# Synopsys Constraint Checker, version map201609actrcp1, Build 005R, built Jan 25 2017
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Fri Nov 17 16:26:52 2017


##### DESIGN INFO #######################################################

Top View:                "PROC_SUBSYSTEM"
Constraint File(s):      "C:\Users\hbreslin\Desktop\Project Workspace\My projects\M2S090\Modify_The_FPGA_Design\CoreMIV\designer\PROC_SUBSYSTEM\synthesis.fdc"




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                                                                      Ending                                                                        |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                        uj_jtag_85|un1_duttck_inferred_clock                                          |     No paths         |     No paths         |     10.000           |     No paths                         
System                                                                        COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock                                     |     10.000           |     No paths         |     10.000           |     No paths                         
MSS_SUBSYSTEM_sb_0_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                     MSS_SUBSYSTEM_sb_0_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                     |     10.000           |     No paths         |     5.000            |     5.000                            
MSS_SUBSYSTEM_sb_0_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                     MSS_SUBSYSTEM_sb_0_sb_CCC_0_FCCC|GL0_net_inferred_clock                       |     Diff grp         |     No paths         |     No paths         |     No paths                         
MSS_SUBSYSTEM_sb_0_sb_CCC_0_FCCC|GL0_net_inferred_clock                       MSS_SUBSYSTEM_sb_0_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                     |     Diff grp         |     No paths         |     No paths         |     No paths                         
MSS_SUBSYSTEM_sb_0_sb_CCC_0_FCCC|GL0_net_inferred_clock                       MSS_SUBSYSTEM_sb_0_sb_CCC_0_FCCC|GL0_net_inferred_clock                       |     10.000           |     No paths         |     No paths         |     No paths                         
MSS_SUBSYSTEM_sb_0_sb_CCC_0_FCCC|GL0_net_inferred_clock                       MSS_SUBSYSTEM_sb_0_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     |     Diff grp         |     No paths         |     No paths         |     No paths                         
MSS_SUBSYSTEM_sb_0_sb_CCC_0_FCCC|GL0_net_inferred_clock                       uj_jtag_85|un1_duttck_inferred_clock                                          |     No paths         |     No paths         |     Diff grp         |     No paths                         
MSS_SUBSYSTEM_sb_0_sb_CCC_0_FCCC|GL0_net_inferred_clock                       spi_chanctrl_Z11|un1_resetn_rx_inferred_clock                                 |     No paths         |     No paths         |     Diff grp         |     No paths                         
MSS_SUBSYSTEM_sb_0_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     MSS_SUBSYSTEM_sb_0_sb_CCC_0_FCCC|GL0_net_inferred_clock                       |     Diff grp         |     No paths         |     No paths         |     No paths                         
MSS_SUBSYSTEM_sb_0_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     MSS_SUBSYSTEM_sb_0_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     |     10.000           |     No paths         |     No paths         |     No paths                         
uj_jtag_85|un1_duttck_inferred_clock                                          MSS_SUBSYSTEM_sb_0_sb_CCC_0_FCCC|GL0_net_inferred_clock                       |     No paths         |     No paths         |     No paths         |     Diff grp                         
uj_jtag_85|un1_duttck_inferred_clock                                          uj_jtag_85|un1_duttck_inferred_clock                                          |     10.000           |     10.000           |     5.000            |     5.000                            
uj_jtag_85|un1_duttck_inferred_clock                                          COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock                                     |     Diff grp         |     No paths         |     No paths         |     No paths                         
spi_chanctrl_Z11|un1_resetn_rx_inferred_clock                                 MSS_SUBSYSTEM_sb_0_sb_CCC_0_FCCC|GL0_net_inferred_clock                       |     No paths         |     No paths         |     No paths         |     Diff grp                         
COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock                                     System                                                                        |     10.000           |     No paths         |     No paths         |     No paths                         
COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock                                     uj_jtag_85|un1_duttck_inferred_clock                                          |     No paths         |     Diff grp         |     No paths         |     No paths                         
COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock                                     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock                                     |     10.000           |     No paths         |     5.000            |     No paths                         
=======================================================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:CLK0_PAD
p:DEVRST_N
p:GPIO_IN[0]
p:GPIO_IN[1]
p:GPIO_IN[2]
p:GPIO_IN[3]
p:GPIO_IN[4]
p:GPIO_IN[5]
p:GPIO_IN[6]
p:GPIO_IN[7]
p:GPIO_OUT[0]
p:GPIO_OUT[1]
p:GPIO_OUT[2]
p:GPIO_OUT[3]
p:GPIO_OUT[4]
p:GPIO_OUT[5]
p:GPIO_OUT[6]
p:GPIO_OUT[7]
p:MDDR_ADDR[0]
p:MDDR_ADDR[1]
p:MDDR_ADDR[2]
p:MDDR_ADDR[3]
p:MDDR_ADDR[4]
p:MDDR_ADDR[5]
p:MDDR_ADDR[6]
p:MDDR_ADDR[7]
p:MDDR_ADDR[8]
p:MDDR_ADDR[9]
p:MDDR_ADDR[10]
p:MDDR_ADDR[11]
p:MDDR_ADDR[12]
p:MDDR_ADDR[13]
p:MDDR_ADDR[14]
p:MDDR_ADDR[15]
p:MDDR_BA[0]
p:MDDR_BA[1]
p:MDDR_BA[2]
p:MDDR_CAS_N
p:MDDR_CKE
p:MDDR_CLK
p:MDDR_CLK_N
p:MDDR_CS_N
p:MDDR_DM_RDQS[0] (bidir end point)
p:MDDR_DM_RDQS[0] (bidir start point)
p:MDDR_DM_RDQS[1] (bidir end point)
p:MDDR_DM_RDQS[1] (bidir start point)
p:MDDR_DQS[0] (bidir end point)
p:MDDR_DQS[0] (bidir start point)
p:MDDR_DQS[1] (bidir end point)
p:MDDR_DQS[1] (bidir start point)
p:MDDR_DQS_TMATCH_0_IN
p:MDDR_DQS_TMATCH_0_OUT
p:MDDR_DQ[0] (bidir end point)
p:MDDR_DQ[0] (bidir start point)
p:MDDR_DQ[1] (bidir end point)
p:MDDR_DQ[1] (bidir start point)
p:MDDR_DQ[2] (bidir end point)
p:MDDR_DQ[2] (bidir start point)
p:MDDR_DQ[3] (bidir end point)
p:MDDR_DQ[3] (bidir start point)
p:MDDR_DQ[4] (bidir end point)
p:MDDR_DQ[4] (bidir start point)
p:MDDR_DQ[5] (bidir end point)
p:MDDR_DQ[5] (bidir start point)
p:MDDR_DQ[6] (bidir end point)
p:MDDR_DQ[6] (bidir start point)
p:MDDR_DQ[7] (bidir end point)
p:MDDR_DQ[7] (bidir start point)
p:MDDR_DQ[8] (bidir end point)
p:MDDR_DQ[8] (bidir start point)
p:MDDR_DQ[9] (bidir end point)
p:MDDR_DQ[9] (bidir start point)
p:MDDR_DQ[10] (bidir end point)
p:MDDR_DQ[10] (bidir start point)
p:MDDR_DQ[11] (bidir end point)
p:MDDR_DQ[11] (bidir start point)
p:MDDR_DQ[12] (bidir end point)
p:MDDR_DQ[12] (bidir start point)
p:MDDR_DQ[13] (bidir end point)
p:MDDR_DQ[13] (bidir start point)
p:MDDR_DQ[14] (bidir end point)
p:MDDR_DQ[14] (bidir start point)
p:MDDR_DQ[15] (bidir end point)
p:MDDR_DQ[15] (bidir start point)
p:MDDR_ODT
p:MDDR_RAS_N
p:MDDR_RESET_N
p:MDDR_WE_N
p:RX
p:SPISCLKO
p:SPISDI
p:SPISDO
p:SPISS
p:TCK
p:TDI
p:TDO
p:TMS
p:TRSTB
p:TX


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
