Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed May 10 20:27:00 2023
| Host         : LAPTOP-R672LTNG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   1000        
LUTAR-1    Warning           LUT drives async reset alert  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1990)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6372)
5. checking no_input_delay (10)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1990)
---------------------------
 There are 710 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 1280 register/latch pins with no clock driven by root clock pin: pdu/control/cpu_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6372)
---------------------------------------------------
 There are 6372 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 6388          inf        0.000                      0                 6388           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          6388 Endpoints
Min Delay          6388 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/pc/pc_cur_reg[8]/C
                            (rising edge-triggered cell FDPE)
  Destination:            hexplay_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.140ns  (logic 7.769ns (20.370%)  route 30.371ns (79.630%))
  Logic Levels:           18  (CARRY4=1 FDPE=1 LUT2=1 LUT3=2 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y114        FDPE                         0.000     0.000 r  cpu/pc/pc_cur_reg[8]/C
    SLICE_X47Y114        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  cpu/pc/pc_cur_reg[8]/Q
                         net (fo=37, routed)          2.949     3.405    memory/im/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X36Y117        MUXF8 (Prop_muxf8_S_O)       0.273     3.678 r  memory/im/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=262, routed)         5.727     9.405    memory/bbstub_spo[31][12]
    SLICE_X56Y131        LUT5 (Prop_lut5_I2_O)        0.316     9.721 r  memory/dm_i_61/O
                         net (fo=32, routed)          3.381    13.102    memory/cpu/rf/rd11
    SLICE_X32Y109        LUT6 (Prop_lut6_I0_O)        0.124    13.226 r  memory/dm_i_35/O
                         net (fo=24, routed)          2.471    15.697    cpu/alu_sel2/hexplay_data_OBUF[0]_inst_i_147
    SLICE_X39Y117        LUT3 (Prop_lut3_I1_O)        0.150    15.847 r  cpu/alu_sel2/dm_i_196/O
                         net (fo=2, routed)           0.782    16.629    cpu/alu/alu_op2[0]
    SLICE_X43Y119        LUT2 (Prop_lut2_I1_O)        0.326    16.955 r  cpu/alu/dm_i_60/O
                         net (fo=1, routed)           0.000    16.955    cpu/alu/dm_i_60_n_0
    SLICE_X43Y119        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    17.561 r  cpu/alu/dm_i_3/O[3]
                         net (fo=459, routed)         3.525    21.086    cpu/alu/data0[3]
    SLICE_X31Y114        LUT3 (Prop_lut3_I0_O)        0.306    21.392 f  cpu/alu/regfile[1][31]_i_49/O
                         net (fo=80, routed)          3.281    24.673    cpu/alu/dm_i_3_2
    SLICE_X29Y119        LUT6 (Prop_lut6_I3_O)        0.124    24.797 r  cpu/alu/regfile[1][1]_i_6/O
                         net (fo=2, routed)           0.785    25.582    cpu/reg_write_sel/hexplay_data_OBUF[1]_inst_i_150_1
    SLICE_X31Y114        LUT6 (Prop_lut6_I4_O)        0.124    25.706 r  cpu/reg_write_sel/hexplay_data_OBUF[1]_inst_i_207/O
                         net (fo=1, routed)           0.943    26.649    memory/hexplay_data_OBUF[1]_inst_i_73_0
    SLICE_X36Y113        LUT6 (Prop_lut6_I3_O)        0.124    26.773 r  memory/hexplay_data_OBUF[1]_inst_i_150/O
                         net (fo=1, routed)           0.655    27.428    pdu/control/hexplay_data_OBUF[1]_inst_i_35_0
    SLICE_X37Y113        LUT6 (Prop_lut6_I1_O)        0.124    27.552 r  pdu/control/hexplay_data_OBUF[1]_inst_i_73/O
                         net (fo=1, routed)           0.000    27.552    pdu/control/hexplay_data_OBUF[1]_inst_i_73_n_0
    SLICE_X37Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    27.764 r  pdu/control/hexplay_data_OBUF[1]_inst_i_35/O
                         net (fo=1, routed)           1.161    28.924    pdu/control/hexplay_data_OBUF[1]_inst_i_35_n_0
    SLICE_X32Y117        LUT6 (Prop_lut6_I3_O)        0.299    29.223 f  pdu/control/hexplay_data_OBUF[1]_inst_i_20/O
                         net (fo=1, routed)           0.741    29.965    pdu/control/hexplay_data_OBUF[1]_inst_i_20_n_0
    SLICE_X29Y119        LUT6 (Prop_lut6_I4_O)        0.124    30.089 r  pdu/control/hexplay_data_OBUF[1]_inst_i_12/O
                         net (fo=1, routed)           0.000    30.089    pdu/control/hexplay_data_OBUF[1]_inst_i_12_n_0
    SLICE_X29Y119        MUXF7 (Prop_muxf7_I0_O)      0.212    30.301 r  pdu/control/hexplay_data_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           1.359    31.659    pdu/control/hexplay_data_OBUF[1]_inst_i_5_n_0
    SLICE_X28Y125        LUT6 (Prop_lut6_I5_O)        0.299    31.958 r  pdu/control/hexplay_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.611    34.570    hexplay_data_OBUF[1]
    A13                  OBUF (Prop_obuf_I_O)         3.570    38.140 r  hexplay_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000    38.140    hexplay_data[1]
    A13                                                               r  hexplay_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/pc/pc_cur_reg[8]/C
                            (rising edge-triggered cell FDPE)
  Destination:            hexplay_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.795ns  (logic 7.771ns (20.562%)  route 30.023ns (79.438%))
  Logic Levels:           18  (CARRY4=1 FDPE=1 LUT2=2 LUT3=2 LUT5=2 LUT6=6 MUXF7=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y114        FDPE                         0.000     0.000 r  cpu/pc/pc_cur_reg[8]/C
    SLICE_X47Y114        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  cpu/pc/pc_cur_reg[8]/Q
                         net (fo=37, routed)          2.949     3.405    memory/im/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X36Y117        MUXF8 (Prop_muxf8_S_O)       0.273     3.678 r  memory/im/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=262, routed)         5.727     9.405    memory/bbstub_spo[31][12]
    SLICE_X56Y131        LUT5 (Prop_lut5_I2_O)        0.316     9.721 r  memory/dm_i_61/O
                         net (fo=32, routed)          3.381    13.102    memory/cpu/rf/rd11
    SLICE_X32Y109        LUT6 (Prop_lut6_I0_O)        0.124    13.226 r  memory/dm_i_35/O
                         net (fo=24, routed)          2.471    15.697    cpu/alu_sel2/hexplay_data_OBUF[0]_inst_i_147
    SLICE_X39Y117        LUT3 (Prop_lut3_I1_O)        0.150    15.847 r  cpu/alu_sel2/dm_i_196/O
                         net (fo=2, routed)           0.782    16.629    cpu/alu/alu_op2[0]
    SLICE_X43Y119        LUT2 (Prop_lut2_I1_O)        0.326    16.955 r  cpu/alu/dm_i_60/O
                         net (fo=1, routed)           0.000    16.955    cpu/alu/dm_i_60_n_0
    SLICE_X43Y119        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    17.561 f  cpu/alu/dm_i_3/O[3]
                         net (fo=459, routed)         3.525    21.086    cpu/alu/data0[3]
    SLICE_X31Y114        LUT3 (Prop_lut3_I0_O)        0.306    21.392 r  cpu/alu/regfile[1][31]_i_49/O
                         net (fo=80, routed)          3.445    24.837    cpu/alu/dm_i_3_2
    SLICE_X35Y129        LUT5 (Prop_lut5_I3_O)        0.124    24.961 f  cpu/alu/regfile[1][23]_i_13/O
                         net (fo=2, routed)           0.973    25.934    cpu/alu/led1_reg[23]
    SLICE_X36Y126        LUT6 (Prop_lut6_I3_O)        0.124    26.058 r  cpu/alu/regfile[1][23]_i_4/O
                         net (fo=2, routed)           0.994    27.052    pdu/control/mem_dout[23]
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.124    27.176 r  pdu/control/hexplay_data_OBUF[3]_inst_i_128/O
                         net (fo=1, routed)           0.661    27.837    pdu/control/hexplay_data_OBUF[3]_inst_i_128_n_0
    SLICE_X46Y126        LUT2 (Prop_lut2_I0_O)        0.124    27.961 r  pdu/control/hexplay_data_OBUF[3]_inst_i_65/O
                         net (fo=1, routed)           0.000    27.961    pdu/control/hexplay_data_OBUF[3]_inst_i_65_n_0
    SLICE_X46Y126        MUXF7 (Prop_muxf7_I1_O)      0.214    28.175 r  pdu/control/hexplay_data_OBUF[3]_inst_i_34/O
                         net (fo=1, routed)           0.596    28.771    pdu/control/hexplay_data_OBUF[3]_inst_i_34_n_0
    SLICE_X39Y125        LUT6 (Prop_lut6_I3_O)        0.297    29.068 f  pdu/control/hexplay_data_OBUF[3]_inst_i_19/O
                         net (fo=1, routed)           1.011    30.080    pdu/control/hexplay_data_OBUF[3]_inst_i_19_n_0
    SLICE_X31Y123        LUT6 (Prop_lut6_I4_O)        0.124    30.204 r  pdu/control/hexplay_data_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.000    30.204    pdu/control/hexplay_data_OBUF[3]_inst_i_9_n_0
    SLICE_X31Y123        MUXF7 (Prop_muxf7_I1_O)      0.217    30.421 r  pdu/control/hexplay_data_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.991    31.412    pdu/control/hexplay_data_OBUF[3]_inst_i_3_n_0
    SLICE_X31Y125        LUT6 (Prop_lut6_I1_O)        0.299    31.711 r  pdu/control/hexplay_data_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.517    34.227    hexplay_data_OBUF[3]
    A15                  OBUF (Prop_obuf_I_O)         3.567    37.795 r  hexplay_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000    37.795    hexplay_data[3]
    A15                                                               r  hexplay_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/pc/pc_cur_reg[8]/C
                            (rising edge-triggered cell FDPE)
  Destination:            hexplay_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.615ns  (logic 8.029ns (21.346%)  route 29.586ns (78.654%))
  Logic Levels:           19  (CARRY4=2 FDPE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y114        FDPE                         0.000     0.000 r  cpu/pc/pc_cur_reg[8]/C
    SLICE_X47Y114        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  cpu/pc/pc_cur_reg[8]/Q
                         net (fo=37, routed)          2.949     3.405    memory/im/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X36Y117        MUXF8 (Prop_muxf8_S_O)       0.273     3.678 r  memory/im/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=262, routed)         5.727     9.405    memory/bbstub_spo[31][12]
    SLICE_X56Y131        LUT5 (Prop_lut5_I2_O)        0.316     9.721 r  memory/dm_i_61/O
                         net (fo=32, routed)          3.381    13.102    memory/cpu/rf/rd11
    SLICE_X32Y109        LUT6 (Prop_lut6_I0_O)        0.124    13.226 r  memory/dm_i_35/O
                         net (fo=24, routed)          2.471    15.697    cpu/alu_sel2/hexplay_data_OBUF[0]_inst_i_147
    SLICE_X39Y117        LUT3 (Prop_lut3_I1_O)        0.150    15.847 r  cpu/alu_sel2/dm_i_196/O
                         net (fo=2, routed)           0.782    16.629    cpu/alu/alu_op2[0]
    SLICE_X43Y119        LUT2 (Prop_lut2_I1_O)        0.326    16.955 r  cpu/alu/dm_i_60/O
                         net (fo=1, routed)           0.000    16.955    cpu/alu/dm_i_60_n_0
    SLICE_X43Y119        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.487 r  cpu/alu/dm_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.487    cpu/alu/dm_i_3_n_0
    SLICE_X43Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.821 f  cpu/alu/dm_i_2/O[1]
                         net (fo=395, routed)         3.872    21.693    cpu/alu/data0[5]
    SLICE_X36Y121        LUT4 (Prop_lut4_I1_O)        0.303    21.996 f  cpu/alu/regfile[1][31]_i_53/O
                         net (fo=1, routed)           0.659    22.654    cpu/alu/regfile[1][31]_i_53_n_0
    SLICE_X39Y122        LUT6 (Prop_lut6_I3_O)        0.124    22.778 f  cpu/alu/regfile[1][31]_i_27/O
                         net (fo=64, routed)          2.548    25.326    cpu/reg_write_sel/hexplay_data_OBUF[3]_inst_i_107
    SLICE_X33Y116        LUT6 (Prop_lut6_I2_O)        0.124    25.450 r  cpu/reg_write_sel/hexplay_data_OBUF[0]_inst_i_206/O
                         net (fo=1, routed)           0.860    26.310    memory/hexplay_data_OBUF[0]_inst_i_73
    SLICE_X38Y112        LUT6 (Prop_lut6_I3_O)        0.124    26.434 r  memory/hexplay_data_OBUF[0]_inst_i_148/O
                         net (fo=1, routed)           0.909    27.343    pdu/control/hexplay_data_OBUF[0]_inst_i_35_0
    SLICE_X39Y116        LUT6 (Prop_lut6_I1_O)        0.124    27.467 r  pdu/control/hexplay_data_OBUF[0]_inst_i_73/O
                         net (fo=1, routed)           0.000    27.467    pdu/control/hexplay_data_OBUF[0]_inst_i_73_n_0
    SLICE_X39Y116        MUXF7 (Prop_muxf7_I0_O)      0.212    27.679 r  pdu/control/hexplay_data_OBUF[0]_inst_i_35/O
                         net (fo=1, routed)           0.808    28.488    pdu/control/hexplay_data_OBUF[0]_inst_i_35_n_0
    SLICE_X32Y116        LUT6 (Prop_lut6_I3_O)        0.299    28.787 f  pdu/control/hexplay_data_OBUF[0]_inst_i_20/O
                         net (fo=1, routed)           0.966    29.753    pdu/control/hexplay_data_OBUF[0]_inst_i_20_n_0
    SLICE_X29Y117        LUT6 (Prop_lut6_I4_O)        0.124    29.877 r  pdu/control/hexplay_data_OBUF[0]_inst_i_12/O
                         net (fo=1, routed)           0.000    29.877    pdu/control/hexplay_data_OBUF[0]_inst_i_12_n_0
    SLICE_X29Y117        MUXF7 (Prop_muxf7_I0_O)      0.212    30.089 r  pdu/control/hexplay_data_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           1.331    31.420    pdu/control/hexplay_data_OBUF[0]_inst_i_5_n_0
    SLICE_X29Y127        LUT6 (Prop_lut6_I5_O)        0.299    31.719 r  pdu/control/hexplay_data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.323    34.042    hexplay_data_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         3.573    37.615 r  hexplay_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000    37.615    hexplay_data[0]
    A14                                                               r  hexplay_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/pc/pc_cur_reg[8]/C
                            (rising edge-triggered cell FDPE)
  Destination:            hexplay_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.600ns  (logic 7.772ns (20.670%)  route 29.828ns (79.330%))
  Logic Levels:           18  (CARRY4=1 FDPE=1 LUT2=1 LUT3=2 LUT5=2 LUT6=7 MUXF7=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y114        FDPE                         0.000     0.000 r  cpu/pc/pc_cur_reg[8]/C
    SLICE_X47Y114        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  cpu/pc/pc_cur_reg[8]/Q
                         net (fo=37, routed)          2.949     3.405    memory/im/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X36Y117        MUXF8 (Prop_muxf8_S_O)       0.273     3.678 r  memory/im/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=262, routed)         5.727     9.405    memory/bbstub_spo[31][12]
    SLICE_X56Y131        LUT5 (Prop_lut5_I2_O)        0.316     9.721 r  memory/dm_i_61/O
                         net (fo=32, routed)          3.381    13.102    memory/cpu/rf/rd11
    SLICE_X32Y109        LUT6 (Prop_lut6_I0_O)        0.124    13.226 r  memory/dm_i_35/O
                         net (fo=24, routed)          2.471    15.697    cpu/alu_sel2/hexplay_data_OBUF[0]_inst_i_147
    SLICE_X39Y117        LUT3 (Prop_lut3_I1_O)        0.150    15.847 r  cpu/alu_sel2/dm_i_196/O
                         net (fo=2, routed)           0.782    16.629    cpu/alu/alu_op2[0]
    SLICE_X43Y119        LUT2 (Prop_lut2_I1_O)        0.326    16.955 r  cpu/alu/dm_i_60/O
                         net (fo=1, routed)           0.000    16.955    cpu/alu/dm_i_60_n_0
    SLICE_X43Y119        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    17.561 r  cpu/alu/dm_i_3/O[3]
                         net (fo=459, routed)         3.525    21.086    cpu/alu/data0[3]
    SLICE_X31Y114        LUT3 (Prop_lut3_I0_O)        0.306    21.392 f  cpu/alu/regfile[1][31]_i_49/O
                         net (fo=80, routed)          3.357    24.749    cpu/alu/dm_i_3_2
    SLICE_X28Y127        LUT6 (Prop_lut6_I3_O)        0.124    24.873 r  cpu/alu/regfile[1][30]_i_7/O
                         net (fo=2, routed)           1.164    26.037    cpu/reg_write_sel/hexplay_data_OBUF[2]_inst_i_99
    SLICE_X36Y130        LUT6 (Prop_lut6_I0_O)        0.124    26.161 r  cpu/reg_write_sel/hexplay_data_OBUF[2]_inst_i_176/O
                         net (fo=1, routed)           0.502    26.663    memory/hexplay_data_OBUF[2]_inst_i_46
    SLICE_X46Y129        LUT6 (Prop_lut6_I2_O)        0.124    26.787 r  memory/hexplay_data_OBUF[2]_inst_i_99/O
                         net (fo=1, routed)           0.793    27.580    pdu/control/hexplay_data_OBUF[2]_inst_i_25_0
    SLICE_X48Y129        LUT5 (Prop_lut5_I2_O)        0.124    27.704 r  pdu/control/hexplay_data_OBUF[2]_inst_i_46/O
                         net (fo=1, routed)           0.000    27.704    pdu/control/hexplay_data_OBUF[2]_inst_i_46_n_0
    SLICE_X48Y129        MUXF7 (Prop_muxf7_I0_O)      0.212    27.916 r  pdu/control/hexplay_data_OBUF[2]_inst_i_25/O
                         net (fo=1, routed)           0.746    28.662    pdu/control/hexplay_data_OBUF[2]_inst_i_25_n_0
    SLICE_X37Y130        LUT6 (Prop_lut6_I3_O)        0.299    28.961 f  pdu/control/hexplay_data_OBUF[2]_inst_i_15/O
                         net (fo=1, routed)           1.267    30.228    pdu/control/hexplay_data_OBUF[2]_inst_i_15_n_0
    SLICE_X29Y127        LUT6 (Prop_lut6_I4_O)        0.124    30.352 r  pdu/control/hexplay_data_OBUF[2]_inst_i_7/O
                         net (fo=1, routed)           0.000    30.352    pdu/control/hexplay_data_OBUF[2]_inst_i_7_n_0
    SLICE_X29Y127        MUXF7 (Prop_muxf7_I1_O)      0.217    30.569 r  pdu/control/hexplay_data_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.810    31.379    pdu/control/hexplay_data_OBUF[2]_inst_i_2_n_0
    SLICE_X29Y125        LUT6 (Prop_lut6_I0_O)        0.299    31.678 r  pdu/control/hexplay_data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.354    34.032    hexplay_data_OBUF[2]
    A16                  OBUF (Prop_obuf_I_O)         3.568    37.600 r  hexplay_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000    37.600    hexplay_data[2]
    A16                                                               r  hexplay_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/pc/pc_cur_reg[8]/C
                            (rising edge-triggered cell FDPE)
  Destination:            cpu/rf/regfile_reg[23][21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.908ns  (logic 2.929ns (9.793%)  route 26.979ns (90.207%))
  Logic Levels:           11  (CARRY4=1 FDPE=1 LUT2=1 LUT3=2 LUT5=2 LUT6=3 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y114        FDPE                         0.000     0.000 r  cpu/pc/pc_cur_reg[8]/C
    SLICE_X47Y114        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  cpu/pc/pc_cur_reg[8]/Q
                         net (fo=37, routed)          2.949     3.405    memory/im/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X36Y117        MUXF8 (Prop_muxf8_S_O)       0.273     3.678 r  memory/im/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=262, routed)         5.727     9.405    memory/bbstub_spo[31][12]
    SLICE_X56Y131        LUT5 (Prop_lut5_I2_O)        0.316     9.721 r  memory/dm_i_61/O
                         net (fo=32, routed)          3.381    13.102    memory/cpu/rf/rd11
    SLICE_X32Y109        LUT6 (Prop_lut6_I0_O)        0.124    13.226 r  memory/dm_i_35/O
                         net (fo=24, routed)          2.471    15.697    cpu/alu_sel2/hexplay_data_OBUF[0]_inst_i_147
    SLICE_X39Y117        LUT3 (Prop_lut3_I1_O)        0.150    15.847 r  cpu/alu_sel2/dm_i_196/O
                         net (fo=2, routed)           0.782    16.629    cpu/alu/alu_op2[0]
    SLICE_X43Y119        LUT2 (Prop_lut2_I1_O)        0.326    16.955 r  cpu/alu/dm_i_60/O
                         net (fo=1, routed)           0.000    16.955    cpu/alu/dm_i_60_n_0
    SLICE_X43Y119        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    17.561 f  cpu/alu/dm_i_3/O[3]
                         net (fo=459, routed)         3.525    21.086    cpu/alu/data0[3]
    SLICE_X31Y114        LUT3 (Prop_lut3_I0_O)        0.306    21.392 r  cpu/alu/regfile[1][31]_i_49/O
                         net (fo=80, routed)          3.700    25.092    cpu/alu/dm_i_3_2
    SLICE_X36Y129        LUT5 (Prop_lut5_I3_O)        0.124    25.216 f  cpu/alu/regfile[1][21]_i_4/O
                         net (fo=2, routed)           0.887    26.104    cpu/alu/led1_reg[21]
    SLICE_X39Y126        LUT6 (Prop_lut6_I3_O)        0.124    26.228 r  cpu/alu/regfile[1][21]_i_3/O
                         net (fo=2, routed)           0.632    26.860    cpu/reg_write_sel/mem_dout[21]
    SLICE_X42Y126        LUT6 (Prop_lut6_I5_O)        0.124    26.984 r  cpu/reg_write_sel/regfile[1][21]_i_1/O
                         net (fo=31, routed)          2.923    29.908    cpu/rf/D[21]
    SLICE_X58Y131        FDRE                                         r  cpu/rf/regfile_reg[23][21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/pc/pc_cur_reg[8]/C
                            (rising edge-triggered cell FDPE)
  Destination:            cpu/rf/regfile_reg[9][25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.835ns  (logic 2.929ns (9.817%)  route 26.906ns (90.183%))
  Logic Levels:           11  (CARRY4=1 FDPE=1 LUT2=1 LUT3=2 LUT5=1 LUT6=4 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y114        FDPE                         0.000     0.000 r  cpu/pc/pc_cur_reg[8]/C
    SLICE_X47Y114        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  cpu/pc/pc_cur_reg[8]/Q
                         net (fo=37, routed)          2.949     3.405    memory/im/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X36Y117        MUXF8 (Prop_muxf8_S_O)       0.273     3.678 r  memory/im/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=262, routed)         5.727     9.405    memory/bbstub_spo[31][12]
    SLICE_X56Y131        LUT5 (Prop_lut5_I2_O)        0.316     9.721 r  memory/dm_i_61/O
                         net (fo=32, routed)          3.381    13.102    memory/cpu/rf/rd11
    SLICE_X32Y109        LUT6 (Prop_lut6_I0_O)        0.124    13.226 r  memory/dm_i_35/O
                         net (fo=24, routed)          2.471    15.697    cpu/alu_sel2/hexplay_data_OBUF[0]_inst_i_147
    SLICE_X39Y117        LUT3 (Prop_lut3_I1_O)        0.150    15.847 r  cpu/alu_sel2/dm_i_196/O
                         net (fo=2, routed)           0.782    16.629    cpu/alu/alu_op2[0]
    SLICE_X43Y119        LUT2 (Prop_lut2_I1_O)        0.326    16.955 r  cpu/alu/dm_i_60/O
                         net (fo=1, routed)           0.000    16.955    cpu/alu/dm_i_60_n_0
    SLICE_X43Y119        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    17.561 r  cpu/alu/dm_i_3/O[3]
                         net (fo=459, routed)         3.525    21.086    cpu/alu/data0[3]
    SLICE_X31Y114        LUT3 (Prop_lut3_I0_O)        0.306    21.392 f  cpu/alu/regfile[1][31]_i_49/O
                         net (fo=80, routed)          4.128    25.520    cpu/alu/dm_i_3_2
    SLICE_X28Y128        LUT6 (Prop_lut6_I3_O)        0.124    25.644 r  cpu/alu/regfile[1][25]_i_6/O
                         net (fo=2, routed)           0.807    26.451    cpu/alu/seg_output_reg[25]
    SLICE_X28Y129        LUT6 (Prop_lut6_I5_O)        0.124    26.575 r  cpu/alu/regfile[1][25]_i_3/O
                         net (fo=2, routed)           0.805    27.380    cpu/reg_write_sel/mem_dout[25]
    SLICE_X37Y129        LUT6 (Prop_lut6_I5_O)        0.124    27.504 r  cpu/reg_write_sel/regfile[1][25]_i_1/O
                         net (fo=31, routed)          2.331    29.835    cpu/rf/D[25]
    SLICE_X39Y138        FDRE                                         r  cpu/rf/regfile_reg[9][25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/pc/pc_cur_reg[8]/C
                            (rising edge-triggered cell FDPE)
  Destination:            cpu/rf/regfile_reg[18][21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.718ns  (logic 2.929ns (9.856%)  route 26.789ns (90.144%))
  Logic Levels:           11  (CARRY4=1 FDPE=1 LUT2=1 LUT3=2 LUT5=2 LUT6=3 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y114        FDPE                         0.000     0.000 r  cpu/pc/pc_cur_reg[8]/C
    SLICE_X47Y114        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  cpu/pc/pc_cur_reg[8]/Q
                         net (fo=37, routed)          2.949     3.405    memory/im/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X36Y117        MUXF8 (Prop_muxf8_S_O)       0.273     3.678 r  memory/im/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=262, routed)         5.727     9.405    memory/bbstub_spo[31][12]
    SLICE_X56Y131        LUT5 (Prop_lut5_I2_O)        0.316     9.721 r  memory/dm_i_61/O
                         net (fo=32, routed)          3.381    13.102    memory/cpu/rf/rd11
    SLICE_X32Y109        LUT6 (Prop_lut6_I0_O)        0.124    13.226 r  memory/dm_i_35/O
                         net (fo=24, routed)          2.471    15.697    cpu/alu_sel2/hexplay_data_OBUF[0]_inst_i_147
    SLICE_X39Y117        LUT3 (Prop_lut3_I1_O)        0.150    15.847 r  cpu/alu_sel2/dm_i_196/O
                         net (fo=2, routed)           0.782    16.629    cpu/alu/alu_op2[0]
    SLICE_X43Y119        LUT2 (Prop_lut2_I1_O)        0.326    16.955 r  cpu/alu/dm_i_60/O
                         net (fo=1, routed)           0.000    16.955    cpu/alu/dm_i_60_n_0
    SLICE_X43Y119        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    17.561 f  cpu/alu/dm_i_3/O[3]
                         net (fo=459, routed)         3.525    21.086    cpu/alu/data0[3]
    SLICE_X31Y114        LUT3 (Prop_lut3_I0_O)        0.306    21.392 r  cpu/alu/regfile[1][31]_i_49/O
                         net (fo=80, routed)          3.700    25.092    cpu/alu/dm_i_3_2
    SLICE_X36Y129        LUT5 (Prop_lut5_I3_O)        0.124    25.216 f  cpu/alu/regfile[1][21]_i_4/O
                         net (fo=2, routed)           0.887    26.104    cpu/alu/led1_reg[21]
    SLICE_X39Y126        LUT6 (Prop_lut6_I3_O)        0.124    26.228 r  cpu/alu/regfile[1][21]_i_3/O
                         net (fo=2, routed)           0.632    26.860    cpu/reg_write_sel/mem_dout[21]
    SLICE_X42Y126        LUT6 (Prop_lut6_I5_O)        0.124    26.984 r  cpu/reg_write_sel/regfile[1][21]_i_1/O
                         net (fo=31, routed)          2.734    29.718    cpu/rf/D[21]
    SLICE_X59Y131        FDRE                                         r  cpu/rf/regfile_reg[18][21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/pc/pc_cur_reg[8]/C
                            (rising edge-triggered cell FDPE)
  Destination:            cpu/rf/regfile_reg[19][21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.648ns  (logic 2.929ns (9.879%)  route 26.719ns (90.121%))
  Logic Levels:           11  (CARRY4=1 FDPE=1 LUT2=1 LUT3=2 LUT5=2 LUT6=3 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y114        FDPE                         0.000     0.000 r  cpu/pc/pc_cur_reg[8]/C
    SLICE_X47Y114        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  cpu/pc/pc_cur_reg[8]/Q
                         net (fo=37, routed)          2.949     3.405    memory/im/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X36Y117        MUXF8 (Prop_muxf8_S_O)       0.273     3.678 r  memory/im/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=262, routed)         5.727     9.405    memory/bbstub_spo[31][12]
    SLICE_X56Y131        LUT5 (Prop_lut5_I2_O)        0.316     9.721 r  memory/dm_i_61/O
                         net (fo=32, routed)          3.381    13.102    memory/cpu/rf/rd11
    SLICE_X32Y109        LUT6 (Prop_lut6_I0_O)        0.124    13.226 r  memory/dm_i_35/O
                         net (fo=24, routed)          2.471    15.697    cpu/alu_sel2/hexplay_data_OBUF[0]_inst_i_147
    SLICE_X39Y117        LUT3 (Prop_lut3_I1_O)        0.150    15.847 r  cpu/alu_sel2/dm_i_196/O
                         net (fo=2, routed)           0.782    16.629    cpu/alu/alu_op2[0]
    SLICE_X43Y119        LUT2 (Prop_lut2_I1_O)        0.326    16.955 r  cpu/alu/dm_i_60/O
                         net (fo=1, routed)           0.000    16.955    cpu/alu/dm_i_60_n_0
    SLICE_X43Y119        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    17.561 f  cpu/alu/dm_i_3/O[3]
                         net (fo=459, routed)         3.525    21.086    cpu/alu/data0[3]
    SLICE_X31Y114        LUT3 (Prop_lut3_I0_O)        0.306    21.392 r  cpu/alu/regfile[1][31]_i_49/O
                         net (fo=80, routed)          3.700    25.092    cpu/alu/dm_i_3_2
    SLICE_X36Y129        LUT5 (Prop_lut5_I3_O)        0.124    25.216 f  cpu/alu/regfile[1][21]_i_4/O
                         net (fo=2, routed)           0.887    26.104    cpu/alu/led1_reg[21]
    SLICE_X39Y126        LUT6 (Prop_lut6_I3_O)        0.124    26.228 r  cpu/alu/regfile[1][21]_i_3/O
                         net (fo=2, routed)           0.632    26.860    cpu/reg_write_sel/mem_dout[21]
    SLICE_X42Y126        LUT6 (Prop_lut6_I5_O)        0.124    26.984 r  cpu/reg_write_sel/regfile[1][21]_i_1/O
                         net (fo=31, routed)          2.663    29.648    cpu/rf/D[21]
    SLICE_X58Y129        FDRE                                         r  cpu/rf/regfile_reg[19][21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/pc/pc_cur_reg[8]/C
                            (rising edge-triggered cell FDPE)
  Destination:            cpu/rf/regfile_reg[7][25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.646ns  (logic 2.929ns (9.880%)  route 26.717ns (90.120%))
  Logic Levels:           11  (CARRY4=1 FDPE=1 LUT2=1 LUT3=2 LUT5=1 LUT6=4 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y114        FDPE                         0.000     0.000 r  cpu/pc/pc_cur_reg[8]/C
    SLICE_X47Y114        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  cpu/pc/pc_cur_reg[8]/Q
                         net (fo=37, routed)          2.949     3.405    memory/im/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X36Y117        MUXF8 (Prop_muxf8_S_O)       0.273     3.678 r  memory/im/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=262, routed)         5.727     9.405    memory/bbstub_spo[31][12]
    SLICE_X56Y131        LUT5 (Prop_lut5_I2_O)        0.316     9.721 r  memory/dm_i_61/O
                         net (fo=32, routed)          3.381    13.102    memory/cpu/rf/rd11
    SLICE_X32Y109        LUT6 (Prop_lut6_I0_O)        0.124    13.226 r  memory/dm_i_35/O
                         net (fo=24, routed)          2.471    15.697    cpu/alu_sel2/hexplay_data_OBUF[0]_inst_i_147
    SLICE_X39Y117        LUT3 (Prop_lut3_I1_O)        0.150    15.847 r  cpu/alu_sel2/dm_i_196/O
                         net (fo=2, routed)           0.782    16.629    cpu/alu/alu_op2[0]
    SLICE_X43Y119        LUT2 (Prop_lut2_I1_O)        0.326    16.955 r  cpu/alu/dm_i_60/O
                         net (fo=1, routed)           0.000    16.955    cpu/alu/dm_i_60_n_0
    SLICE_X43Y119        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    17.561 r  cpu/alu/dm_i_3/O[3]
                         net (fo=459, routed)         3.525    21.086    cpu/alu/data0[3]
    SLICE_X31Y114        LUT3 (Prop_lut3_I0_O)        0.306    21.392 f  cpu/alu/regfile[1][31]_i_49/O
                         net (fo=80, routed)          4.128    25.520    cpu/alu/dm_i_3_2
    SLICE_X28Y128        LUT6 (Prop_lut6_I3_O)        0.124    25.644 r  cpu/alu/regfile[1][25]_i_6/O
                         net (fo=2, routed)           0.807    26.451    cpu/alu/seg_output_reg[25]
    SLICE_X28Y129        LUT6 (Prop_lut6_I5_O)        0.124    26.575 r  cpu/alu/regfile[1][25]_i_3/O
                         net (fo=2, routed)           0.805    27.380    cpu/reg_write_sel/mem_dout[25]
    SLICE_X37Y129        LUT6 (Prop_lut6_I5_O)        0.124    27.504 r  cpu/reg_write_sel/regfile[1][25]_i_1/O
                         net (fo=31, routed)          2.142    29.646    cpu/rf/D[25]
    SLICE_X39Y137        FDRE                                         r  cpu/rf/regfile_reg[7][25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/pc/pc_cur_reg[8]/C
                            (rising edge-triggered cell FDPE)
  Destination:            cpu/rf/regfile_reg[10][29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.637ns  (logic 2.929ns (9.883%)  route 26.708ns (90.117%))
  Logic Levels:           11  (CARRY4=1 FDPE=1 LUT2=1 LUT3=2 LUT5=1 LUT6=4 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y114        FDPE                         0.000     0.000 r  cpu/pc/pc_cur_reg[8]/C
    SLICE_X47Y114        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  cpu/pc/pc_cur_reg[8]/Q
                         net (fo=37, routed)          2.949     3.405    memory/im/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X36Y117        MUXF8 (Prop_muxf8_S_O)       0.273     3.678 r  memory/im/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=262, routed)         5.727     9.405    memory/bbstub_spo[31][12]
    SLICE_X56Y131        LUT5 (Prop_lut5_I2_O)        0.316     9.721 r  memory/dm_i_61/O
                         net (fo=32, routed)          3.381    13.102    memory/cpu/rf/rd11
    SLICE_X32Y109        LUT6 (Prop_lut6_I0_O)        0.124    13.226 r  memory/dm_i_35/O
                         net (fo=24, routed)          2.471    15.697    cpu/alu_sel2/hexplay_data_OBUF[0]_inst_i_147
    SLICE_X39Y117        LUT3 (Prop_lut3_I1_O)        0.150    15.847 r  cpu/alu_sel2/dm_i_196/O
                         net (fo=2, routed)           0.782    16.629    cpu/alu/alu_op2[0]
    SLICE_X43Y119        LUT2 (Prop_lut2_I1_O)        0.326    16.955 r  cpu/alu/dm_i_60/O
                         net (fo=1, routed)           0.000    16.955    cpu/alu/dm_i_60_n_0
    SLICE_X43Y119        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    17.561 r  cpu/alu/dm_i_3/O[3]
                         net (fo=459, routed)         3.525    21.086    cpu/alu/data0[3]
    SLICE_X31Y114        LUT3 (Prop_lut3_I0_O)        0.306    21.392 f  cpu/alu/regfile[1][31]_i_49/O
                         net (fo=80, routed)          3.360    24.752    cpu/alu/dm_i_3_2
    SLICE_X28Y127        LUT6 (Prop_lut6_I3_O)        0.124    24.876 r  cpu/alu/regfile[1][29]_i_6/O
                         net (fo=2, routed)           0.553    25.430    cpu/alu/seg_output_reg[29]
    SLICE_X29Y130        LUT6 (Prop_lut6_I5_O)        0.124    25.554 r  cpu/alu/regfile[1][29]_i_3/O
                         net (fo=2, routed)           1.143    26.696    cpu/reg_write_sel/mem_dout[29]
    SLICE_X43Y129        LUT6 (Prop_lut6_I5_O)        0.124    26.820 r  cpu/reg_write_sel/regfile[1][29]_i_1/O
                         net (fo=31, routed)          2.816    29.637    cpu/rf/D[29]
    SLICE_X41Y135        FDRE                                         r  cpu/rf/regfile_reg[10][29]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pdu/rcv/din_reg_1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdu/rcv/din_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y111        FDRE                         0.000     0.000 r  pdu/rcv/din_reg_1_reg/C
    SLICE_X57Y111        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pdu/rcv/din_reg_1_reg/Q
                         net (fo=1, routed)           0.116     0.257    pdu/rcv/din_reg_1
    SLICE_X57Y109        FDRE                                         r  pdu/rcv/din_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/my_reg/dout_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdu/mmp/sw_input_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.477%)  route 0.131ns (50.523%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDRE                         0.000     0.000 r  pdu/my_reg/dout_reg[31]/C
    SLICE_X31Y126        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  pdu/my_reg/dout_reg[31]/Q
                         net (fo=3, routed)           0.131     0.259    pdu/mmp/sw_input_reg[31]_1[31]
    SLICE_X32Y127        FDRE                                         r  pdu/mmp/sw_input_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/my_reg/dout_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdu/mmp/sw_input_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.556%)  route 0.122ns (46.444%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y121        FDRE                         0.000     0.000 r  pdu/my_reg/dout_reg[10]/C
    SLICE_X31Y121        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pdu/my_reg/dout_reg[10]/Q
                         net (fo=4, routed)           0.122     0.263    pdu/mmp/sw_input_reg[31]_1[10]
    SLICE_X32Y120        FDRE                                         r  pdu/mmp/sw_input_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/control/uart_out/code_r1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdu/send/tx_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.128ns (48.357%)  route 0.137ns (51.643%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y138        FDRE                         0.000     0.000 r  pdu/control/uart_out/code_r1_reg[1]/C
    SLICE_X49Y138        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  pdu/control/uart_out/code_r1_reg[1]/Q
                         net (fo=2, routed)           0.137     0.265    pdu/send/D[1]
    SLICE_X51Y139        FDRE                                         r  pdu/send/tx_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/send/tx_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdu/send/dout_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.186ns (69.797%)  route 0.080ns (30.203%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y139        FDRE                         0.000     0.000 r  pdu/send/tx_cnt_reg[2]/C
    SLICE_X49Y139        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pdu/send/tx_cnt_reg[2]/Q
                         net (fo=5, routed)           0.080     0.221    pdu/send/tx_cnt_reg[2]
    SLICE_X48Y139        LUT5 (Prop_lut5_I3_O)        0.045     0.266 r  pdu/send/dout_i_3/O
                         net (fo=1, routed)           0.000     0.266    pdu/send/dout_i_3_n_0
    SLICE_X48Y139        FDSE                                         r  pdu/send/dout_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/control/uart_out/code_r1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdu/send/tx_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.328%)  route 0.128ns (47.672%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y138        FDRE                         0.000     0.000 r  pdu/control/uart_out/code_r1_reg[0]/C
    SLICE_X49Y138        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pdu/control/uart_out/code_r1_reg[0]/Q
                         net (fo=2, routed)           0.128     0.269    pdu/send/D[0]
    SLICE_X51Y139        FDRE                                         r  pdu/send/tx_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/control/uart_out/code_r1_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdu/send/tx_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.328%)  route 0.128ns (47.672%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y138        FDRE                         0.000     0.000 r  pdu/control/uart_out/code_r1_reg[4]/C
    SLICE_X49Y138        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pdu/control/uart_out/code_r1_reg[4]/Q
                         net (fo=2, routed)           0.128     0.269    pdu/send/D[4]
    SLICE_X50Y139        FDRE                                         r  pdu/send/tx_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/control/uart_out/code_r1_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdu/send/tx_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.128ns (47.490%)  route 0.142ns (52.510%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y138        FDRE                         0.000     0.000 r  pdu/control/uart_out/code_r1_reg[6]/C
    SLICE_X48Y138        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  pdu/control/uart_out/code_r1_reg[6]/Q
                         net (fo=2, routed)           0.142     0.270    pdu/send/D[6]
    SLICE_X50Y139        FDRE                                         r  pdu/send/tx_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/my_ded/sw_1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdu/my_ded/sw_2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y124         FDRE                         0.000     0.000 r  pdu/my_ded/sw_1_reg[1]/C
    SLICE_X2Y124         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  pdu/my_ded/sw_1_reg[1]/Q
                         net (fo=1, routed)           0.110     0.274    pdu/my_ded/sw_1[1]
    SLICE_X2Y124         FDRE                                         r  pdu/my_ded/sw_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/control/uart_out/code_r28_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdu/control/uart_out/code_r27_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.226ns (81.235%)  route 0.052ns (18.765%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y121        FDRE                         0.000     0.000 r  pdu/control/uart_out/code_r28_reg[6]/C
    SLICE_X51Y121        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  pdu/control/uart_out/code_r28_reg[6]/Q
                         net (fo=1, routed)           0.052     0.180    pdu/control/uart_out/code_r28_reg_n_0_[6]
    SLICE_X51Y121        LUT5 (Prop_lut5_I0_O)        0.098     0.278 r  pdu/control/uart_out/code_r27[6]_i_1/O
                         net (fo=1, routed)           0.000     0.278    pdu/control/uart_out/code_r27[6]
    SLICE_X51Y121        FDRE                                         r  pdu/control/uart_out/code_r27_reg[6]/D
  -------------------------------------------------------------------    -------------------





