library ieee;
use ieee.std_logic_1164.all;

entity tam_toplayici is
	Port( a : in STD_LOGIC;
		  b : in STD_LOGIC;
		  cin : in STD_LOGIC;
		  s : out STD_LOGIC;
		  cout : out STD_LOGIC);

end yari_toplayici;

architecture davranissal of tam_toplayici is
begin

s <= (a xor b) xor cin;
cout <= ((a xor b) and cin) or (a and b);

end davranissal;
