<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>A:\ZZ\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s
2 -n 3 -fastpaths -xml acitya_top.twx acitya_top.ncd -o acitya_top.twr
acitya_top.pcf

</twCmdLine><twDesign>acitya_top.ncd</twDesign><twDesignPath>acitya_top.ncd</twDesignPath><twPCF>acitya_top.pcf</twPCF><twPcfPath>acitya_top.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="tqg144"><twDevName>xc6slx9</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">NET &quot;SYS_CLK_IBUF&quot; PERIOD = 20 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;SYS_CLK_IBUF&quot; PERIOD = 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="15.000" period="20.000" constraintValue="10.000" deviceLimit="2.500" physResource="PLL_OSERDES/PLL_ADV/CLKIN1" logResource="PLL_OSERDES/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN2" clockNet="PLL_OSERDES/PLL_ADV_ML_NEW_DIVCLK"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="15.000" period="20.000" constraintValue="10.000" deviceLimit="2.500" physResource="PLL_OSERDES/PLL_ADV/CLKIN1" logResource="PLL_OSERDES/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN2" clockNet="PLL_OSERDES/PLL_ADV_ML_NEW_DIVCLK"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tpllper_CLKIN(Finmax)" slack="17.780" period="20.000" constraintValue="20.000" deviceLimit="2.220" freqLimit="450.450" physResource="PLL_OSERDES/PLL_ADV/CLKIN1" logResource="PLL_OSERDES/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN2" clockNet="PLL_OSERDES/PLL_ADV_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;pllclk1&quot; derived from  NET &quot;SYS_CLK_IBUF&quot; PERIOD = 20 ns HIGH 50%;  multiplied by 2.05 to 41 nS   </twConstName><twItemCnt>2439001</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>1</twErrCntPinLimit><twEndPtCnt>3507</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>50.000</twMinPer></twConstHead><twPathRptBanner iPaths="46620" iCriticalPaths="0" sType="EndPoint">Paths for end point pm/u_cpu/u0/Regs/bG1[7].Reg1H/SP (SLICE_X8Y30.DX), 46620 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.547</twSlack><twSrc BELType="FF">pm/u_cpu/u0/F_2</twSrc><twDest BELType="RAM">pm/u_cpu/u0/Regs/bG1[7].Reg1H/SP</twDest><twTotPathDel>16.329</twTotPathDel><twClkSkew dest = "0.630" src = "0.626">-0.004</twClkSkew><twDelConst>41.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.246" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.128</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pm/u_cpu/u0/F_2</twSrc><twDest BELType='RAM'>pm/u_cpu/u0/Regs/bG1[7].Reg1H/SP</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X19Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pclk</twSrcClk><twPathDel><twSite>SLICE_X19Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>pm/u_cpu/u0/F&lt;4&gt;</twComp><twBEL>pm/u_cpu/u0/F_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y16.C3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.463</twDelInfo><twComp>pm/u_cpu/u0/F&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y16.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>pm/u_cpu/u0/IR_0_3</twComp><twBEL>pm/u_cpu/u0/mcode/Mmux_IR[5]_F[7]_Mux_192_o_3</twBEL><twBEL>pm/u_cpu/u0/mcode/Mmux_IR[5]_F[7]_Mux_192_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y13.C5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.838</twDelInfo><twComp>pm/u_cpu/u0/mcode/IR[5]_F[7]_Mux_192_o</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pm/u_cpu/u0/IR_1_4</twComp><twBEL>pm/u_cpu/u0/mcode/_n491011</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y14.CX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.597</twDelInfo><twComp>pm/u_cpu/u0/mcode/_n49101</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y14.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>pm/u_cpu/u0/mcode/Mmux_IncDec_168211</twComp><twBEL>pm/u_cpu/u0/mcode/_n27691_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y16.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>N333</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>pm/u_cpu/u0/Mmux_RegAddrA11_1</twComp><twBEL>pm/u_cpu/u0/mcode/Mmux_IncDec_162</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y21.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>pm/u_cpu/u0/IncDec_16&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y21.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pm/u_cpu/u0/Mmux_RegAddrA11</twComp><twBEL>pm/u_cpu/u0/Mmux_RegAddrA11_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y24.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.859</twDelInfo><twComp>pm/u_cpu/u0/Mmux_RegAddrA11</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y24.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>pm/u_cpu/u0/RegBusA_r&lt;8&gt;</twComp><twBEL>pm/u_cpu/u0/Regs/bG1[2].Reg1H/SP</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y24.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.293</twDelInfo><twComp>pm/u_cpu/u0/RegBusA&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y24.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>pm/u_cpu/u0/Maddsub_ID16_cy&lt;11&gt;</twComp><twBEL>pm/u_cpu/u0/Maddsub_ID16_lut&lt;10&gt;</twBEL><twBEL>pm/u_cpu/u0/Maddsub_ID16_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pm/u_cpu/u0/Maddsub_ID16_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y25.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>pm/u_cpu/u0/ID16&lt;15&gt;</twComp><twBEL>pm/u_cpu/u0/Maddsub_ID16_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y29.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.472</twDelInfo><twComp>pm/u_cpu/u0/ID16&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N477</twComp><twBEL>pm/u_cpu/u0/Mmux_RegDIH8</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y30.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>pm/u_cpu/u0/RegDIH&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y30.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>pm/u_cpu/u0/RegBusA_r&lt;15&gt;</twComp><twBEL>pm/u_cpu/u0/Regs/bG1[7].Reg1H/SP</twBEL></twPathDel><twLogDel>3.337</twLogDel><twRouteDel>12.992</twRouteDel><twTotDel>16.329</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.000">pclk</twDestClk><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.590</twSlack><twSrc BELType="FF">pm/u_cpu/u0/F_2</twSrc><twDest BELType="RAM">pm/u_cpu/u0/Regs/bG1[7].Reg1H/SP</twDest><twTotPathDel>16.286</twTotPathDel><twClkSkew dest = "0.630" src = "0.626">-0.004</twClkSkew><twDelConst>41.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.246" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.128</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pm/u_cpu/u0/F_2</twSrc><twDest BELType='RAM'>pm/u_cpu/u0/Regs/bG1[7].Reg1H/SP</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X19Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pclk</twSrcClk><twPathDel><twSite>SLICE_X19Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>pm/u_cpu/u0/F&lt;4&gt;</twComp><twBEL>pm/u_cpu/u0/F_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y16.C3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.463</twDelInfo><twComp>pm/u_cpu/u0/F&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y16.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>pm/u_cpu/u0/IR_0_3</twComp><twBEL>pm/u_cpu/u0/mcode/Mmux_IR[5]_F[7]_Mux_192_o_3</twBEL><twBEL>pm/u_cpu/u0/mcode/Mmux_IR[5]_F[7]_Mux_192_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y13.C5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.838</twDelInfo><twComp>pm/u_cpu/u0/mcode/IR[5]_F[7]_Mux_192_o</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pm/u_cpu/u0/IR_1_4</twComp><twBEL>pm/u_cpu/u0/mcode/_n491011</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.560</twDelInfo><twComp>pm/u_cpu/u0/mcode/_n49101</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N337</twComp><twBEL>pm/u_cpu/u0/mcode/_n27691_SW4</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y16.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>N335</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N337</twComp><twBEL>pm/u_cpu/u0/TState[2]_GND_17_o_AND_59_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y21.D2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.652</twDelInfo><twComp>pm/u_cpu/u0/TState[2]_GND_17_o_AND_59_o</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y21.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pm/u_cpu/u0/XY_State&lt;0&gt;</twComp><twBEL>pm/u_cpu/u0/Mmux_RegAddrA3_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y27.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.561</twDelInfo><twComp>pm/u_cpu/u0/Mmux_RegAddrA31</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>pm/u_cpu/u0/RegBusA_r&lt;11&gt;</twComp><twBEL>pm/u_cpu/u0/Regs/bG1[3].Reg1H/SP</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y24.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.213</twDelInfo><twComp>pm/u_cpu/u0/RegBusA&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y24.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>pm/u_cpu/u0/Maddsub_ID16_cy&lt;11&gt;</twComp><twBEL>pm/u_cpu/u0/Maddsub_ID16_lut&lt;11&gt;</twBEL><twBEL>pm/u_cpu/u0/Maddsub_ID16_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pm/u_cpu/u0/Maddsub_ID16_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y25.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>pm/u_cpu/u0/ID16&lt;15&gt;</twComp><twBEL>pm/u_cpu/u0/Maddsub_ID16_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y29.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.472</twDelInfo><twComp>pm/u_cpu/u0/ID16&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N477</twComp><twBEL>pm/u_cpu/u0/Mmux_RegDIH8</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y30.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>pm/u_cpu/u0/RegDIH&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y30.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>pm/u_cpu/u0/RegBusA_r&lt;15&gt;</twComp><twBEL>pm/u_cpu/u0/Regs/bG1[7].Reg1H/SP</twBEL></twPathDel><twLogDel>3.331</twLogDel><twRouteDel>12.955</twRouteDel><twTotDel>16.286</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.000">pclk</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.716</twSlack><twSrc BELType="FF">pm/u_cpu/u0/F_2</twSrc><twDest BELType="RAM">pm/u_cpu/u0/Regs/bG1[7].Reg1H/SP</twDest><twTotPathDel>16.160</twTotPathDel><twClkSkew dest = "0.630" src = "0.626">-0.004</twClkSkew><twDelConst>41.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.246" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.128</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pm/u_cpu/u0/F_2</twSrc><twDest BELType='RAM'>pm/u_cpu/u0/Regs/bG1[7].Reg1H/SP</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X19Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pclk</twSrcClk><twPathDel><twSite>SLICE_X19Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>pm/u_cpu/u0/F&lt;4&gt;</twComp><twBEL>pm/u_cpu/u0/F_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y16.C3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.463</twDelInfo><twComp>pm/u_cpu/u0/F&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y16.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>pm/u_cpu/u0/IR_0_3</twComp><twBEL>pm/u_cpu/u0/mcode/Mmux_IR[5]_F[7]_Mux_192_o_3</twBEL><twBEL>pm/u_cpu/u0/mcode/Mmux_IR[5]_F[7]_Mux_192_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y13.C5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.838</twDelInfo><twComp>pm/u_cpu/u0/mcode/IR[5]_F[7]_Mux_192_o</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pm/u_cpu/u0/IR_1_4</twComp><twBEL>pm/u_cpu/u0/mcode/_n491011</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y14.CX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.597</twDelInfo><twComp>pm/u_cpu/u0/mcode/_n49101</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y14.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>pm/u_cpu/u0/mcode/Mmux_IncDec_168211</twComp><twBEL>pm/u_cpu/u0/mcode/_n27691_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y16.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>N333</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>pm/u_cpu/u0/Mmux_RegAddrA11_1</twComp><twBEL>pm/u_cpu/u0/mcode/Mmux_IncDec_162</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y17.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.906</twDelInfo><twComp>pm/u_cpu/u0/IncDec_16&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pm/u_cpu/u0/RegAddrA&lt;0&gt;</twComp><twBEL>pm/u_cpu/u0/Mmux_RegAddrA11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y30.A2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.026</twDelInfo><twComp>pm/u_cpu/u0/RegAddrA&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y30.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>pm/u_cpu/u0/RegBusA_r&lt;15&gt;</twComp><twBEL>pm/u_cpu/u0/Regs/bG1[7].Reg1H/SP</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y25.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.129</twDelInfo><twComp>pm/u_cpu/u0/RegBusA&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y25.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>pm/u_cpu/u0/ID16&lt;15&gt;</twComp><twBEL>pm/u_cpu/u0/Maddsub_ID16_lut&lt;15&gt;</twBEL><twBEL>pm/u_cpu/u0/Maddsub_ID16_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y29.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.472</twDelInfo><twComp>pm/u_cpu/u0/ID16&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N477</twComp><twBEL>pm/u_cpu/u0/Mmux_RegDIH8</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y30.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>pm/u_cpu/u0/RegDIH&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y30.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>pm/u_cpu/u0/RegBusA_r&lt;15&gt;</twComp><twBEL>pm/u_cpu/u0/Regs/bG1[7].Reg1H/SP</twBEL></twPathDel><twLogDel>3.169</twLogDel><twRouteDel>12.991</twRouteDel><twTotDel>16.160</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.000">pclk</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="31638" iCriticalPaths="0" sType="EndPoint">Paths for end point pm/u_cpu/u0/Regs/bG1[2].Reg2H/SP (SLICE_X8Y29.CI), 31638 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.680</twSlack><twSrc BELType="FF">pm/u_cpu/u0/F_2</twSrc><twDest BELType="RAM">pm/u_cpu/u0/Regs/bG1[2].Reg2H/SP</twDest><twTotPathDel>16.195</twTotPathDel><twClkSkew dest = "0.629" src = "0.626">-0.003</twClkSkew><twDelConst>41.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.246" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.128</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pm/u_cpu/u0/F_2</twSrc><twDest BELType='RAM'>pm/u_cpu/u0/Regs/bG1[2].Reg2H/SP</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X19Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pclk</twSrcClk><twPathDel><twSite>SLICE_X19Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>pm/u_cpu/u0/F&lt;4&gt;</twComp><twBEL>pm/u_cpu/u0/F_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y16.C3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.463</twDelInfo><twComp>pm/u_cpu/u0/F&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y16.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>pm/u_cpu/u0/IR_0_3</twComp><twBEL>pm/u_cpu/u0/mcode/Mmux_IR[5]_F[7]_Mux_192_o_3</twBEL><twBEL>pm/u_cpu/u0/mcode/Mmux_IR[5]_F[7]_Mux_192_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y13.C5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.838</twDelInfo><twComp>pm/u_cpu/u0/mcode/IR[5]_F[7]_Mux_192_o</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pm/u_cpu/u0/IR_1_4</twComp><twBEL>pm/u_cpu/u0/mcode/_n491011</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y14.CX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.597</twDelInfo><twComp>pm/u_cpu/u0/mcode/_n49101</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y14.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>pm/u_cpu/u0/mcode/Mmux_IncDec_168211</twComp><twBEL>pm/u_cpu/u0/mcode/_n27691_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y16.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>N333</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>pm/u_cpu/u0/Mmux_RegAddrA11_1</twComp><twBEL>pm/u_cpu/u0/mcode/Mmux_IncDec_162</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y21.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>pm/u_cpu/u0/IncDec_16&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y21.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pm/u_cpu/u0/Mmux_RegAddrA11</twComp><twBEL>pm/u_cpu/u0/Mmux_RegAddrA11_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y24.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.859</twDelInfo><twComp>pm/u_cpu/u0/Mmux_RegAddrA11</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y24.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>pm/u_cpu/u0/RegBusA_r&lt;8&gt;</twComp><twBEL>pm/u_cpu/u0/Regs/bG1[2].Reg1H/SP</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y24.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.293</twDelInfo><twComp>pm/u_cpu/u0/RegBusA&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y24.CMUX</twSite><twDelType>Topcc</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>pm/u_cpu/u0/Maddsub_ID16_cy&lt;11&gt;</twComp><twBEL>pm/u_cpu/u0/Maddsub_ID16_lut&lt;10&gt;</twBEL><twBEL>pm/u_cpu/u0/Maddsub_ID16_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y24.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.965</twDelInfo><twComp>pm/u_cpu/u0/ID16&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pm/u_cpu/u0/RegDIH&lt;2&gt;</twComp><twBEL>pm/u_cpu/u0/Mmux_RegDIH3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y29.CI</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.451</twDelInfo><twComp>pm/u_cpu/u0/RegDIH&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y29.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>pm/u_cpu/u0/RegBusC&lt;8&gt;</twComp><twBEL>pm/u_cpu/u0/Regs/bG1[2].Reg2H/SP</twBEL></twPathDel><twLogDel>2.913</twLogDel><twRouteDel>13.282</twRouteDel><twTotDel>16.195</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.000">pclk</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.980</twSlack><twSrc BELType="FF">pm/u_cpu/u0/F_2</twSrc><twDest BELType="RAM">pm/u_cpu/u0/Regs/bG1[2].Reg2H/SP</twDest><twTotPathDel>15.895</twTotPathDel><twClkSkew dest = "0.629" src = "0.626">-0.003</twClkSkew><twDelConst>41.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.246" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.128</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pm/u_cpu/u0/F_2</twSrc><twDest BELType='RAM'>pm/u_cpu/u0/Regs/bG1[2].Reg2H/SP</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X19Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pclk</twSrcClk><twPathDel><twSite>SLICE_X19Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>pm/u_cpu/u0/F&lt;4&gt;</twComp><twBEL>pm/u_cpu/u0/F_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y16.C3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.463</twDelInfo><twComp>pm/u_cpu/u0/F&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y16.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>pm/u_cpu/u0/IR_0_3</twComp><twBEL>pm/u_cpu/u0/mcode/Mmux_IR[5]_F[7]_Mux_192_o_3</twBEL><twBEL>pm/u_cpu/u0/mcode/Mmux_IR[5]_F[7]_Mux_192_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y13.C5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.838</twDelInfo><twComp>pm/u_cpu/u0/mcode/IR[5]_F[7]_Mux_192_o</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pm/u_cpu/u0/IR_1_4</twComp><twBEL>pm/u_cpu/u0/mcode/_n491011</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.560</twDelInfo><twComp>pm/u_cpu/u0/mcode/_n49101</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N337</twComp><twBEL>pm/u_cpu/u0/mcode/_n27691_SW4</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y16.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>N335</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N337</twComp><twBEL>pm/u_cpu/u0/TState[2]_GND_17_o_AND_59_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y21.D5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>pm/u_cpu/u0/TState[2]_GND_17_o_AND_59_o</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y21.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pm/u_cpu/u0/Mmux_RegAddrA11</twComp><twBEL>pm/u_cpu/u0/Mmux_RegAddrA11_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y24.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.859</twDelInfo><twComp>pm/u_cpu/u0/Mmux_RegAddrA11</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y24.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>pm/u_cpu/u0/RegBusA_r&lt;8&gt;</twComp><twBEL>pm/u_cpu/u0/Regs/bG1[2].Reg1H/SP</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y24.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.293</twDelInfo><twComp>pm/u_cpu/u0/RegBusA&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y24.CMUX</twSite><twDelType>Topcc</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>pm/u_cpu/u0/Maddsub_ID16_cy&lt;11&gt;</twComp><twBEL>pm/u_cpu/u0/Maddsub_ID16_lut&lt;10&gt;</twBEL><twBEL>pm/u_cpu/u0/Maddsub_ID16_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y24.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.965</twDelInfo><twComp>pm/u_cpu/u0/ID16&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pm/u_cpu/u0/RegDIH&lt;2&gt;</twComp><twBEL>pm/u_cpu/u0/Mmux_RegDIH3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y29.CI</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.451</twDelInfo><twComp>pm/u_cpu/u0/RegDIH&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y29.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>pm/u_cpu/u0/RegBusC&lt;8&gt;</twComp><twBEL>pm/u_cpu/u0/Regs/bG1[2].Reg2H/SP</twBEL></twPathDel><twLogDel>3.014</twLogDel><twRouteDel>12.881</twRouteDel><twTotDel>15.895</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.000">pclk</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>25.014</twSlack><twSrc BELType="FF">pm/u_cpu/u0/F_2</twSrc><twDest BELType="RAM">pm/u_cpu/u0/Regs/bG1[2].Reg2H/SP</twDest><twTotPathDel>15.861</twTotPathDel><twClkSkew dest = "0.629" src = "0.626">-0.003</twClkSkew><twDelConst>41.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.246" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.128</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pm/u_cpu/u0/F_2</twSrc><twDest BELType='RAM'>pm/u_cpu/u0/Regs/bG1[2].Reg2H/SP</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X19Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pclk</twSrcClk><twPathDel><twSite>SLICE_X19Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>pm/u_cpu/u0/F&lt;4&gt;</twComp><twBEL>pm/u_cpu/u0/F_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y16.C3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.463</twDelInfo><twComp>pm/u_cpu/u0/F&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y16.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>pm/u_cpu/u0/IR_0_3</twComp><twBEL>pm/u_cpu/u0/mcode/Mmux_IR[5]_F[7]_Mux_192_o_3</twBEL><twBEL>pm/u_cpu/u0/mcode/Mmux_IR[5]_F[7]_Mux_192_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y13.C5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.838</twDelInfo><twComp>pm/u_cpu/u0/mcode/IR[5]_F[7]_Mux_192_o</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pm/u_cpu/u0/IR_1_4</twComp><twBEL>pm/u_cpu/u0/mcode/_n491011</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y14.CX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.597</twDelInfo><twComp>pm/u_cpu/u0/mcode/_n49101</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y14.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>pm/u_cpu/u0/mcode/Mmux_IncDec_168211</twComp><twBEL>pm/u_cpu/u0/mcode/_n27691_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y16.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>N333</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>pm/u_cpu/u0/Mmux_RegAddrA11_1</twComp><twBEL>pm/u_cpu/u0/mcode/Mmux_IncDec_162</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y21.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>pm/u_cpu/u0/IncDec_16&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y21.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pm/u_cpu/u0/Mmux_RegAddrA11</twComp><twBEL>pm/u_cpu/u0/Mmux_RegAddrA11_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y24.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.125</twDelInfo><twComp>pm/u_cpu/u0/Mmux_RegAddrA11</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y24.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>pm/u_cpu/u0/RegBusA_r&lt;8&gt;</twComp><twBEL>pm/u_cpu/u0/Regs/bG1[1].Reg1H/SP</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y24.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.549</twDelInfo><twComp>pm/u_cpu/u0/RegBusA&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y24.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>pm/u_cpu/u0/Maddsub_ID16_cy&lt;11&gt;</twComp><twBEL>pm/u_cpu/u0/Maddsub_ID16_lut&lt;9&gt;</twBEL><twBEL>pm/u_cpu/u0/Maddsub_ID16_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y24.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.965</twDelInfo><twComp>pm/u_cpu/u0/ID16&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pm/u_cpu/u0/RegDIH&lt;2&gt;</twComp><twBEL>pm/u_cpu/u0/Mmux_RegDIH3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y29.CI</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.451</twDelInfo><twComp>pm/u_cpu/u0/RegDIH&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y29.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>pm/u_cpu/u0/RegBusC&lt;8&gt;</twComp><twBEL>pm/u_cpu/u0/Regs/bG1[2].Reg2H/SP</twBEL></twPathDel><twLogDel>3.057</twLogDel><twRouteDel>12.804</twRouteDel><twTotDel>15.861</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.000">pclk</twDestClk><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="31638" iCriticalPaths="0" sType="EndPoint">Paths for end point pm/u_cpu/u0/Regs/bG1[2].Reg2H/DP (SLICE_X8Y29.AI), 31638 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.821</twSlack><twSrc BELType="FF">pm/u_cpu/u0/F_2</twSrc><twDest BELType="RAM">pm/u_cpu/u0/Regs/bG1[2].Reg2H/DP</twDest><twTotPathDel>16.054</twTotPathDel><twClkSkew dest = "0.629" src = "0.626">-0.003</twClkSkew><twDelConst>41.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.246" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.128</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pm/u_cpu/u0/F_2</twSrc><twDest BELType='RAM'>pm/u_cpu/u0/Regs/bG1[2].Reg2H/DP</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X19Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pclk</twSrcClk><twPathDel><twSite>SLICE_X19Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>pm/u_cpu/u0/F&lt;4&gt;</twComp><twBEL>pm/u_cpu/u0/F_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y16.C3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.463</twDelInfo><twComp>pm/u_cpu/u0/F&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y16.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>pm/u_cpu/u0/IR_0_3</twComp><twBEL>pm/u_cpu/u0/mcode/Mmux_IR[5]_F[7]_Mux_192_o_3</twBEL><twBEL>pm/u_cpu/u0/mcode/Mmux_IR[5]_F[7]_Mux_192_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y13.C5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.838</twDelInfo><twComp>pm/u_cpu/u0/mcode/IR[5]_F[7]_Mux_192_o</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pm/u_cpu/u0/IR_1_4</twComp><twBEL>pm/u_cpu/u0/mcode/_n491011</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y14.CX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.597</twDelInfo><twComp>pm/u_cpu/u0/mcode/_n49101</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y14.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>pm/u_cpu/u0/mcode/Mmux_IncDec_168211</twComp><twBEL>pm/u_cpu/u0/mcode/_n27691_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y16.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>N333</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>pm/u_cpu/u0/Mmux_RegAddrA11_1</twComp><twBEL>pm/u_cpu/u0/mcode/Mmux_IncDec_162</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y21.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>pm/u_cpu/u0/IncDec_16&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y21.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pm/u_cpu/u0/Mmux_RegAddrA11</twComp><twBEL>pm/u_cpu/u0/Mmux_RegAddrA11_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y24.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.859</twDelInfo><twComp>pm/u_cpu/u0/Mmux_RegAddrA11</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y24.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>pm/u_cpu/u0/RegBusA_r&lt;8&gt;</twComp><twBEL>pm/u_cpu/u0/Regs/bG1[2].Reg1H/SP</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y24.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.293</twDelInfo><twComp>pm/u_cpu/u0/RegBusA&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y24.CMUX</twSite><twDelType>Topcc</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>pm/u_cpu/u0/Maddsub_ID16_cy&lt;11&gt;</twComp><twBEL>pm/u_cpu/u0/Maddsub_ID16_lut&lt;10&gt;</twBEL><twBEL>pm/u_cpu/u0/Maddsub_ID16_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y24.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.965</twDelInfo><twComp>pm/u_cpu/u0/ID16&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pm/u_cpu/u0/RegDIH&lt;2&gt;</twComp><twBEL>pm/u_cpu/u0/Mmux_RegDIH3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y29.AI</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.339</twDelInfo><twComp>pm/u_cpu/u0/RegDIH&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y29.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.062</twDelInfo><twComp>pm/u_cpu/u0/RegBusC&lt;8&gt;</twComp><twBEL>pm/u_cpu/u0/Regs/bG1[2].Reg2H/DP</twBEL></twPathDel><twLogDel>2.884</twLogDel><twRouteDel>13.170</twRouteDel><twTotDel>16.054</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.000">pclk</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>25.121</twSlack><twSrc BELType="FF">pm/u_cpu/u0/F_2</twSrc><twDest BELType="RAM">pm/u_cpu/u0/Regs/bG1[2].Reg2H/DP</twDest><twTotPathDel>15.754</twTotPathDel><twClkSkew dest = "0.629" src = "0.626">-0.003</twClkSkew><twDelConst>41.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.246" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.128</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pm/u_cpu/u0/F_2</twSrc><twDest BELType='RAM'>pm/u_cpu/u0/Regs/bG1[2].Reg2H/DP</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X19Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pclk</twSrcClk><twPathDel><twSite>SLICE_X19Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>pm/u_cpu/u0/F&lt;4&gt;</twComp><twBEL>pm/u_cpu/u0/F_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y16.C3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.463</twDelInfo><twComp>pm/u_cpu/u0/F&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y16.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>pm/u_cpu/u0/IR_0_3</twComp><twBEL>pm/u_cpu/u0/mcode/Mmux_IR[5]_F[7]_Mux_192_o_3</twBEL><twBEL>pm/u_cpu/u0/mcode/Mmux_IR[5]_F[7]_Mux_192_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y13.C5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.838</twDelInfo><twComp>pm/u_cpu/u0/mcode/IR[5]_F[7]_Mux_192_o</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pm/u_cpu/u0/IR_1_4</twComp><twBEL>pm/u_cpu/u0/mcode/_n491011</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.560</twDelInfo><twComp>pm/u_cpu/u0/mcode/_n49101</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N337</twComp><twBEL>pm/u_cpu/u0/mcode/_n27691_SW4</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y16.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>N335</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N337</twComp><twBEL>pm/u_cpu/u0/TState[2]_GND_17_o_AND_59_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y21.D5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>pm/u_cpu/u0/TState[2]_GND_17_o_AND_59_o</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y21.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pm/u_cpu/u0/Mmux_RegAddrA11</twComp><twBEL>pm/u_cpu/u0/Mmux_RegAddrA11_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y24.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.859</twDelInfo><twComp>pm/u_cpu/u0/Mmux_RegAddrA11</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y24.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>pm/u_cpu/u0/RegBusA_r&lt;8&gt;</twComp><twBEL>pm/u_cpu/u0/Regs/bG1[2].Reg1H/SP</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y24.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.293</twDelInfo><twComp>pm/u_cpu/u0/RegBusA&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y24.CMUX</twSite><twDelType>Topcc</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>pm/u_cpu/u0/Maddsub_ID16_cy&lt;11&gt;</twComp><twBEL>pm/u_cpu/u0/Maddsub_ID16_lut&lt;10&gt;</twBEL><twBEL>pm/u_cpu/u0/Maddsub_ID16_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y24.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.965</twDelInfo><twComp>pm/u_cpu/u0/ID16&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pm/u_cpu/u0/RegDIH&lt;2&gt;</twComp><twBEL>pm/u_cpu/u0/Mmux_RegDIH3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y29.AI</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.339</twDelInfo><twComp>pm/u_cpu/u0/RegDIH&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y29.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.062</twDelInfo><twComp>pm/u_cpu/u0/RegBusC&lt;8&gt;</twComp><twBEL>pm/u_cpu/u0/Regs/bG1[2].Reg2H/DP</twBEL></twPathDel><twLogDel>2.985</twLogDel><twRouteDel>12.769</twRouteDel><twTotDel>15.754</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.000">pclk</twDestClk><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>25.155</twSlack><twSrc BELType="FF">pm/u_cpu/u0/F_2</twSrc><twDest BELType="RAM">pm/u_cpu/u0/Regs/bG1[2].Reg2H/DP</twDest><twTotPathDel>15.720</twTotPathDel><twClkSkew dest = "0.629" src = "0.626">-0.003</twClkSkew><twDelConst>41.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.246" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.128</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pm/u_cpu/u0/F_2</twSrc><twDest BELType='RAM'>pm/u_cpu/u0/Regs/bG1[2].Reg2H/DP</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X19Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pclk</twSrcClk><twPathDel><twSite>SLICE_X19Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>pm/u_cpu/u0/F&lt;4&gt;</twComp><twBEL>pm/u_cpu/u0/F_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y16.C3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.463</twDelInfo><twComp>pm/u_cpu/u0/F&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y16.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>pm/u_cpu/u0/IR_0_3</twComp><twBEL>pm/u_cpu/u0/mcode/Mmux_IR[5]_F[7]_Mux_192_o_3</twBEL><twBEL>pm/u_cpu/u0/mcode/Mmux_IR[5]_F[7]_Mux_192_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y13.C5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.838</twDelInfo><twComp>pm/u_cpu/u0/mcode/IR[5]_F[7]_Mux_192_o</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pm/u_cpu/u0/IR_1_4</twComp><twBEL>pm/u_cpu/u0/mcode/_n491011</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y14.CX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.597</twDelInfo><twComp>pm/u_cpu/u0/mcode/_n49101</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y14.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>pm/u_cpu/u0/mcode/Mmux_IncDec_168211</twComp><twBEL>pm/u_cpu/u0/mcode/_n27691_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y16.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>N333</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>pm/u_cpu/u0/Mmux_RegAddrA11_1</twComp><twBEL>pm/u_cpu/u0/mcode/Mmux_IncDec_162</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y21.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>pm/u_cpu/u0/IncDec_16&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y21.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pm/u_cpu/u0/Mmux_RegAddrA11</twComp><twBEL>pm/u_cpu/u0/Mmux_RegAddrA11_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y24.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.125</twDelInfo><twComp>pm/u_cpu/u0/Mmux_RegAddrA11</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y24.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>pm/u_cpu/u0/RegBusA_r&lt;8&gt;</twComp><twBEL>pm/u_cpu/u0/Regs/bG1[1].Reg1H/SP</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y24.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.549</twDelInfo><twComp>pm/u_cpu/u0/RegBusA&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y24.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>pm/u_cpu/u0/Maddsub_ID16_cy&lt;11&gt;</twComp><twBEL>pm/u_cpu/u0/Maddsub_ID16_lut&lt;9&gt;</twBEL><twBEL>pm/u_cpu/u0/Maddsub_ID16_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y24.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.965</twDelInfo><twComp>pm/u_cpu/u0/ID16&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pm/u_cpu/u0/RegDIH&lt;2&gt;</twComp><twBEL>pm/u_cpu/u0/Mmux_RegDIH3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y29.AI</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.339</twDelInfo><twComp>pm/u_cpu/u0/RegDIH&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y29.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.062</twDelInfo><twComp>pm/u_cpu/u0/RegBusC&lt;8&gt;</twComp><twBEL>pm/u_cpu/u0/Regs/bG1[2].Reg2H/DP</twBEL></twPathDel><twLogDel>3.028</twLogDel><twRouteDel>12.692</twRouteDel><twTotDel>15.720</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.000">pclk</twDestClk><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;pllclk1&quot; derived from
 NET &quot;SYS_CLK_IBUF&quot; PERIOD = 20 ns HIGH 50%;
 multiplied by 2.05 to 41 nS  

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pm/u_rams/ramlo (RAMB16_X1Y16.DIA2), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.317</twSlack><twSrc BELType="FF">pm/u_cpu/u0/DO_2</twSrc><twDest BELType="RAM">pm/u_rams/ramlo</twDest><twTotPathDel>0.320</twTotPathDel><twClkSkew dest = "0.077" src = "0.074">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pm/u_cpu/u0/DO_2</twSrc><twDest BELType='RAM'>pm/u_rams/ramlo</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="41.000">pclk</twSrcClk><twPathDel><twSite>SLICE_X17Y32.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>pm/u_cpu/u0/DO&lt;4&gt;</twComp><twBEL>pm/u_cpu/u0/DO_2</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y16.DIA2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.175</twDelInfo><twComp>pm/u_cpu/u0/DO&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y16.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>pm/u_rams/ramlo</twComp><twBEL>pm/u_rams/ramlo</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.175</twRouteDel><twTotDel>0.320</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.000">pclk</twDestClk><twPctLog>45.3</twPctLog><twPctRoute>54.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pm/u_program_rom/rom7.inst (RAMB16_X0Y16.ADDRA4), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.369</twSlack><twSrc BELType="FF">pm/u_cpu/u0/A_4</twSrc><twDest BELType="RAM">pm/u_program_rom/rom7.inst</twDest><twTotPathDel>0.371</twTotPathDel><twClkSkew dest = "0.120" src = "0.118">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pm/u_cpu/u0/A_4</twSrc><twDest BELType='RAM'>pm/u_program_rom/rom7.inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="41.000">pclk</twSrcClk><twPathDel><twSite>SLICE_X2Y32.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>pm/u_cpu/u0/A&lt;6&gt;</twComp><twBEL>pm/u_cpu/u0/A_4</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y16.ADDRA4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twFalling">0.237</twDelInfo><twComp>pm/u_cpu/u0/A&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y16.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>pm/u_program_rom/rom7.inst</twComp><twBEL>pm/u_program_rom/rom7.inst</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.237</twRouteDel><twTotDel>0.371</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.000">pclk</twDestClk><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pm/u_program_rom/rom7.inst (RAMB16_X0Y16.ADDRA5), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.372</twSlack><twSrc BELType="FF">pm/u_cpu/u0/A_5</twSrc><twDest BELType="RAM">pm/u_program_rom/rom7.inst</twDest><twTotPathDel>0.374</twTotPathDel><twClkSkew dest = "0.120" src = "0.118">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pm/u_cpu/u0/A_5</twSrc><twDest BELType='RAM'>pm/u_program_rom/rom7.inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="41.000">pclk</twSrcClk><twPathDel><twSite>SLICE_X2Y32.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>pm/u_cpu/u0/A&lt;6&gt;</twComp><twBEL>pm/u_cpu/u0/A_5</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y16.ADDRA5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twFalling">0.240</twDelInfo><twComp>pm/u_cpu/u0/A&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y16.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>pm/u_program_rom/rom7.inst</twComp><twBEL>pm/u_program_rom/rom7.inst</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.240</twRouteDel><twTotDel>0.374</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.000">pclk</twDestClk><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;pllclk1&quot; derived from
 NET &quot;SYS_CLK_IBUF&quot; PERIOD = 20 ns HIGH 50%;
 multiplied by 2.05 to 41 nS  
</twPinLimitBanner><twPinLimit anchorID="36" type="MINPERIOD" name="Tcapper" slack="-9.000" period="41.000" constraintValue="41.000" deviceLimit="50.000" freqLimit="20.000" physResource="el_multiboot/multiboot/ICAP_SPARTAN6_inst/CLK" logResource="el_multiboot/multiboot/ICAP_SPARTAN6_inst/CLK" locationPin="ICAP_X0Y0.CLK" clockNet="pclk"/><twPinLimit anchorID="37" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="37.430" period="41.000" constraintValue="41.000" deviceLimit="3.570" freqLimit="280.112" physResource="pm/u_video/u_sprite_ram/CLKA" logResource="pm/u_video/u_sprite_ram/CLKA" locationPin="RAMB16_X1Y28.CLKA" clockNet="pclk"/><twPinLimit anchorID="38" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="37.430" period="41.000" constraintValue="41.000" deviceLimit="3.570" freqLimit="280.112" physResource="pm/u_video/u_sprite_ram/CLKB" logResource="pm/u_video/u_sprite_ram/CLKB" locationPin="RAMB16_X1Y28.CLKB" clockNet="pclk"/></twPinLimitRpt></twConst><twConst anchorID="39" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;pllclk2&quot; derived from  NET &quot;SYS_CLK_IBUF&quot; PERIOD = 20 ns HIGH 50%; </twConstName><twItemCnt>165</twItemCnt><twErrCntSetup>37</twErrCntSetup><twErrCntEndPt>37</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>75</twEndPtCnt><twPathErrCnt>63</twPathErrCnt><twMinPer>52.360</twMinPer></twConstHead><twPathRptBanner iPaths="24" iCriticalPaths="8" sType="EndPoint">Paths for end point pm/u_dac/sig_in_9 (SLICE_X22Y39.CIN), 24 paths
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.618</twSlack><twSrc BELType="FF">pm/u_audio/O_AUDIO_0</twSrc><twDest BELType="FF">pm/u_dac/sig_in_9</twDest><twTotPathDel>1.719</twTotPathDel><twClkSkew dest = "1.317" src = "1.968">0.651</twClkSkew><twDelConst>1.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.246" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.248</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pm/u_audio/O_AUDIO_0</twSrc><twDest BELType='FF'>pm/u_dac/sig_in_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X23Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="779.000">pclk</twSrcClk><twPathDel><twSite>SLICE_X23Y36.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>pm/u_audio/u_volume_mul/partial_2/Mram_R1</twComp><twBEL>pm/u_audio/O_AUDIO_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y37.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>pm/u_audio/O_AUDIO&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y37.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>pm/u_dac/sig_in&lt;3&gt;</twComp><twBEL>pm/u_dac/Maccum_sig_in_lut&lt;0&gt;</twBEL><twBEL>pm/u_dac/Maccum_sig_in_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pm/u_dac/Maccum_sig_in_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y38.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>pm/u_dac/sig_in&lt;7&gt;</twComp><twBEL>pm/u_dac/Maccum_sig_in_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pm/u_dac/Maccum_sig_in_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>pm/u_dac/sig_in&lt;9&gt;</twComp><twBEL>pm/u_dac/Maccum_sig_in_xor&lt;9&gt;</twBEL><twBEL>pm/u_dac/sig_in_9</twBEL></twPathDel><twLogDel>1.388</twLogDel><twRouteDel>0.331</twRouteDel><twTotDel>1.719</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="780.000">pclkx2</twDestClk><twPctLog>80.7</twPctLog><twPctRoute>19.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.530</twSlack><twSrc BELType="FF">pm/u_audio/O_AUDIO_1</twSrc><twDest BELType="FF">pm/u_dac/sig_in_9</twDest><twTotPathDel>1.633</twTotPathDel><twClkSkew dest = "1.317" src = "1.966">0.649</twClkSkew><twDelConst>1.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.246" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.248</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pm/u_audio/O_AUDIO_1</twSrc><twDest BELType='FF'>pm/u_dac/sig_in_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X21Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="779.000">pclk</twSrcClk><twPathDel><twSite>SLICE_X21Y37.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>pm/u_audio/O_AUDIO&lt;2&gt;</twComp><twBEL>pm/u_audio/O_AUDIO_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y37.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>pm/u_audio/O_AUDIO&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y37.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>pm/u_dac/sig_in&lt;3&gt;</twComp><twBEL>pm/u_dac/Maccum_sig_in_lut&lt;1&gt;</twBEL><twBEL>pm/u_dac/Maccum_sig_in_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pm/u_dac/Maccum_sig_in_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y38.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>pm/u_dac/sig_in&lt;7&gt;</twComp><twBEL>pm/u_dac/Maccum_sig_in_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pm/u_dac/Maccum_sig_in_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>pm/u_dac/sig_in&lt;9&gt;</twComp><twBEL>pm/u_dac/Maccum_sig_in_xor&lt;9&gt;</twBEL><twBEL>pm/u_dac/sig_in_9</twBEL></twPathDel><twLogDel>1.276</twLogDel><twRouteDel>0.357</twRouteDel><twTotDel>1.633</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="780.000">pclkx2</twDestClk><twPctLog>78.1</twPctLog><twPctRoute>21.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.509</twSlack><twSrc BELType="FF">pm/u_audio/O_AUDIO_7</twSrc><twDest BELType="FF">pm/u_dac/sig_in_9</twDest><twTotPathDel>1.615</twTotPathDel><twClkSkew dest = "1.317" src = "1.963">0.646</twClkSkew><twDelConst>1.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.246" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.248</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pm/u_audio/O_AUDIO_7</twSrc><twDest BELType='FF'>pm/u_dac/sig_in_9</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X20Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="779.000">pclk</twSrcClk><twPathDel><twSite>SLICE_X20Y38.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>pm/u_audio/O_AUDIO&lt;7&gt;</twComp><twBEL>pm/u_audio/O_AUDIO_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y38.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>pm/u_audio/O_AUDIO&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y38.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>pm/u_dac/sig_in&lt;7&gt;</twComp><twBEL>pm/u_dac/Maccum_sig_in_lut&lt;7&gt;</twBEL><twBEL>pm/u_dac/Maccum_sig_in_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pm/u_dac/Maccum_sig_in_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>pm/u_dac/sig_in&lt;9&gt;</twComp><twBEL>pm/u_dac/Maccum_sig_in_xor&lt;9&gt;</twBEL><twBEL>pm/u_dac/sig_in_9</twBEL></twPathDel><twLogDel>1.122</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.615</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="780.000">pclkx2</twDestClk><twPctLog>69.5</twPctLog><twPctRoute>30.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="24" iCriticalPaths="8" sType="EndPoint">Paths for end point pm/u_dac/sig_in_8 (SLICE_X22Y39.CIN), 24 paths
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.551</twSlack><twSrc BELType="FF">pm/u_audio/O_AUDIO_0</twSrc><twDest BELType="FF">pm/u_dac/sig_in_8</twDest><twTotPathDel>1.652</twTotPathDel><twClkSkew dest = "1.317" src = "1.968">0.651</twClkSkew><twDelConst>1.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.246" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.248</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pm/u_audio/O_AUDIO_0</twSrc><twDest BELType='FF'>pm/u_dac/sig_in_8</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X23Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="779.000">pclk</twSrcClk><twPathDel><twSite>SLICE_X23Y36.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>pm/u_audio/u_volume_mul/partial_2/Mram_R1</twComp><twBEL>pm/u_audio/O_AUDIO_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y37.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>pm/u_audio/O_AUDIO&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y37.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>pm/u_dac/sig_in&lt;3&gt;</twComp><twBEL>pm/u_dac/Maccum_sig_in_lut&lt;0&gt;</twBEL><twBEL>pm/u_dac/Maccum_sig_in_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pm/u_dac/Maccum_sig_in_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y38.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>pm/u_dac/sig_in&lt;7&gt;</twComp><twBEL>pm/u_dac/Maccum_sig_in_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pm/u_dac/Maccum_sig_in_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>pm/u_dac/sig_in&lt;9&gt;</twComp><twBEL>pm/u_dac/Maccum_sig_in_xor&lt;9&gt;</twBEL><twBEL>pm/u_dac/sig_in_8</twBEL></twPathDel><twLogDel>1.321</twLogDel><twRouteDel>0.331</twRouteDel><twTotDel>1.652</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="780.000">pclkx2</twDestClk><twPctLog>80.0</twPctLog><twPctRoute>20.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.463</twSlack><twSrc BELType="FF">pm/u_audio/O_AUDIO_1</twSrc><twDest BELType="FF">pm/u_dac/sig_in_8</twDest><twTotPathDel>1.566</twTotPathDel><twClkSkew dest = "1.317" src = "1.966">0.649</twClkSkew><twDelConst>1.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.246" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.248</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pm/u_audio/O_AUDIO_1</twSrc><twDest BELType='FF'>pm/u_dac/sig_in_8</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X21Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="779.000">pclk</twSrcClk><twPathDel><twSite>SLICE_X21Y37.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>pm/u_audio/O_AUDIO&lt;2&gt;</twComp><twBEL>pm/u_audio/O_AUDIO_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y37.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>pm/u_audio/O_AUDIO&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y37.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>pm/u_dac/sig_in&lt;3&gt;</twComp><twBEL>pm/u_dac/Maccum_sig_in_lut&lt;1&gt;</twBEL><twBEL>pm/u_dac/Maccum_sig_in_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pm/u_dac/Maccum_sig_in_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y38.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>pm/u_dac/sig_in&lt;7&gt;</twComp><twBEL>pm/u_dac/Maccum_sig_in_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pm/u_dac/Maccum_sig_in_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>pm/u_dac/sig_in&lt;9&gt;</twComp><twBEL>pm/u_dac/Maccum_sig_in_xor&lt;9&gt;</twBEL><twBEL>pm/u_dac/sig_in_8</twBEL></twPathDel><twLogDel>1.209</twLogDel><twRouteDel>0.357</twRouteDel><twTotDel>1.566</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="780.000">pclkx2</twDestClk><twPctLog>77.2</twPctLog><twPctRoute>22.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.442</twSlack><twSrc BELType="FF">pm/u_audio/O_AUDIO_7</twSrc><twDest BELType="FF">pm/u_dac/sig_in_8</twDest><twTotPathDel>1.548</twTotPathDel><twClkSkew dest = "1.317" src = "1.963">0.646</twClkSkew><twDelConst>1.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.246" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.248</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pm/u_audio/O_AUDIO_7</twSrc><twDest BELType='FF'>pm/u_dac/sig_in_8</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X20Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="779.000">pclk</twSrcClk><twPathDel><twSite>SLICE_X20Y38.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>pm/u_audio/O_AUDIO&lt;7&gt;</twComp><twBEL>pm/u_audio/O_AUDIO_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y38.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>pm/u_audio/O_AUDIO&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y38.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>pm/u_dac/sig_in&lt;7&gt;</twComp><twBEL>pm/u_dac/Maccum_sig_in_lut&lt;7&gt;</twBEL><twBEL>pm/u_dac/Maccum_sig_in_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pm/u_dac/Maccum_sig_in_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>pm/u_dac/sig_in&lt;9&gt;</twComp><twBEL>pm/u_dac/Maccum_sig_in_xor&lt;9&gt;</twBEL><twBEL>pm/u_dac/sig_in_8</twBEL></twPathDel><twLogDel>1.055</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.548</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="780.000">pclkx2</twDestClk><twPctLog>68.2</twPctLog><twPctRoute>31.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="12" iCriticalPaths="4" sType="EndPoint">Paths for end point pm/u_dac/sig_in_6 (SLICE_X22Y38.CIN), 12 paths
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.534</twSlack><twSrc BELType="FF">pm/u_audio/O_AUDIO_0</twSrc><twDest BELType="FF">pm/u_dac/sig_in_6</twDest><twTotPathDel>1.637</twTotPathDel><twClkSkew dest = "1.319" src = "1.968">0.649</twClkSkew><twDelConst>1.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.246" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.248</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pm/u_audio/O_AUDIO_0</twSrc><twDest BELType='FF'>pm/u_dac/sig_in_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X23Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="779.000">pclk</twSrcClk><twPathDel><twSite>SLICE_X23Y36.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>pm/u_audio/u_volume_mul/partial_2/Mram_R1</twComp><twBEL>pm/u_audio/O_AUDIO_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y37.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>pm/u_audio/O_AUDIO&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y37.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>pm/u_dac/sig_in&lt;3&gt;</twComp><twBEL>pm/u_dac/Maccum_sig_in_lut&lt;0&gt;</twBEL><twBEL>pm/u_dac/Maccum_sig_in_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pm/u_dac/Maccum_sig_in_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y38.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>pm/u_dac/sig_in&lt;7&gt;</twComp><twBEL>pm/u_dac/Maccum_sig_in_cy&lt;7&gt;</twBEL><twBEL>pm/u_dac/sig_in_6</twBEL></twPathDel><twLogDel>1.309</twLogDel><twRouteDel>0.328</twRouteDel><twTotDel>1.637</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="780.000">pclkx2</twDestClk><twPctLog>80.0</twPctLog><twPctRoute>20.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.446</twSlack><twSrc BELType="FF">pm/u_audio/O_AUDIO_1</twSrc><twDest BELType="FF">pm/u_dac/sig_in_6</twDest><twTotPathDel>1.551</twTotPathDel><twClkSkew dest = "1.319" src = "1.966">0.647</twClkSkew><twDelConst>1.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.246" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.248</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pm/u_audio/O_AUDIO_1</twSrc><twDest BELType='FF'>pm/u_dac/sig_in_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X21Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="779.000">pclk</twSrcClk><twPathDel><twSite>SLICE_X21Y37.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>pm/u_audio/O_AUDIO&lt;2&gt;</twComp><twBEL>pm/u_audio/O_AUDIO_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y37.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>pm/u_audio/O_AUDIO&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y37.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>pm/u_dac/sig_in&lt;3&gt;</twComp><twBEL>pm/u_dac/Maccum_sig_in_lut&lt;1&gt;</twBEL><twBEL>pm/u_dac/Maccum_sig_in_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pm/u_dac/Maccum_sig_in_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y38.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>pm/u_dac/sig_in&lt;7&gt;</twComp><twBEL>pm/u_dac/Maccum_sig_in_cy&lt;7&gt;</twBEL><twBEL>pm/u_dac/sig_in_6</twBEL></twPathDel><twLogDel>1.197</twLogDel><twRouteDel>0.354</twRouteDel><twTotDel>1.551</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="780.000">pclkx2</twDestClk><twPctLog>77.2</twPctLog><twPctRoute>22.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.323</twSlack><twSrc BELType="FF">pm/u_audio/O_AUDIO_2</twSrc><twDest BELType="FF">pm/u_dac/sig_in_6</twDest><twTotPathDel>1.428</twTotPathDel><twClkSkew dest = "1.319" src = "1.966">0.647</twClkSkew><twDelConst>1.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.246" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.248</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pm/u_audio/O_AUDIO_2</twSrc><twDest BELType='FF'>pm/u_dac/sig_in_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X21Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="779.000">pclk</twSrcClk><twPathDel><twSite>SLICE_X21Y37.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>pm/u_audio/O_AUDIO&lt;2&gt;</twComp><twBEL>pm/u_audio/O_AUDIO_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y37.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>pm/u_audio/O_AUDIO&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y37.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>pm/u_dac/sig_in&lt;3&gt;</twComp><twBEL>pm/u_dac/Maccum_sig_in_lut&lt;2&gt;</twBEL><twBEL>pm/u_dac/Maccum_sig_in_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pm/u_dac/Maccum_sig_in_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y38.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>pm/u_dac/sig_in&lt;7&gt;</twComp><twBEL>pm/u_dac/Maccum_sig_in_cy&lt;7&gt;</twBEL><twBEL>pm/u_dac/sig_in_6</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.354</twRouteDel><twTotDel>1.428</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="780.000">pclkx2</twDestClk><twPctLog>75.2</twPctLog><twPctRoute>24.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;pllclk2&quot; derived from
 NET &quot;SYS_CLK_IBUF&quot; PERIOD = 20 ns HIGH 50%;

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pm/u_dac/sig_in_3 (SLICE_X22Y37.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.439</twSlack><twSrc BELType="FF">pm/u_dac/sig_in_2</twSrc><twDest BELType="FF">pm/u_dac/sig_in_3</twDest><twTotPathDel>0.439</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pm/u_dac/sig_in_2</twSrc><twDest BELType='FF'>pm/u_dac/sig_in_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">pclkx2</twSrcClk><twPathDel><twSite>SLICE_X22Y37.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>pm/u_dac/sig_in&lt;3&gt;</twComp><twBEL>pm/u_dac/sig_in_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y37.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>pm/u_dac/sig_in&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y37.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>pm/u_dac/sig_in&lt;3&gt;</twComp><twBEL>pm/u_dac/Maccum_sig_in_cy&lt;3&gt;</twBEL><twBEL>pm/u_dac/sig_in_3</twBEL></twPathDel><twLogDel>0.342</twLogDel><twRouteDel>0.097</twRouteDel><twTotDel>0.439</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">pclkx2</twDestClk><twPctLog>77.9</twPctLog><twPctRoute>22.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pm/u_dac/sig_in_7 (SLICE_X22Y38.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.439</twSlack><twSrc BELType="FF">pm/u_dac/sig_in_6</twSrc><twDest BELType="FF">pm/u_dac/sig_in_7</twDest><twTotPathDel>0.439</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pm/u_dac/sig_in_6</twSrc><twDest BELType='FF'>pm/u_dac/sig_in_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">pclkx2</twSrcClk><twPathDel><twSite>SLICE_X22Y38.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>pm/u_dac/sig_in&lt;7&gt;</twComp><twBEL>pm/u_dac/sig_in_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y38.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>pm/u_dac/sig_in&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y38.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>pm/u_dac/sig_in&lt;7&gt;</twComp><twBEL>pm/u_dac/Maccum_sig_in_cy&lt;7&gt;</twBEL><twBEL>pm/u_dac/sig_in_7</twBEL></twPathDel><twLogDel>0.342</twLogDel><twRouteDel>0.097</twRouteDel><twTotDel>0.439</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">pclkx2</twDestClk><twPctLog>77.9</twPctLog><twPctRoute>22.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pm/u_dac/sig_in_1 (SLICE_X22Y37.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.449</twSlack><twSrc BELType="FF">pm/u_dac/sig_in_0</twSrc><twDest BELType="FF">pm/u_dac/sig_in_1</twDest><twTotPathDel>0.449</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pm/u_dac/sig_in_0</twSrc><twDest BELType='FF'>pm/u_dac/sig_in_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">pclkx2</twSrcClk><twPathDel><twSite>SLICE_X22Y37.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>pm/u_dac/sig_in&lt;3&gt;</twComp><twBEL>pm/u_dac/sig_in_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y37.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.103</twDelInfo><twComp>pm/u_dac/sig_in&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y37.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.146</twDelInfo><twComp>pm/u_dac/sig_in&lt;3&gt;</twComp><twBEL>pm/u_dac/Maccum_sig_in_cy&lt;3&gt;</twBEL><twBEL>pm/u_dac/sig_in_1</twBEL></twPathDel><twLogDel>0.346</twLogDel><twRouteDel>0.103</twRouteDel><twTotDel>0.449</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">pclkx2</twDestClk><twPctLog>77.1</twPctLog><twPctRoute>22.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="64"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;pllclk2&quot; derived from
 NET &quot;SYS_CLK_IBUF&quot; PERIOD = 20 ns HIGH 50%;
</twPinLimitBanner><twPinLimit anchorID="65" type="MINPERIOD" name="Tbcper_I" slack="17.334" period="20.000" constraintValue="20.000" deviceLimit="2.666" freqLimit="375.094" physResource="pclkx2bufg/I0" logResource="pclkx2bufg/I0" locationPin="BUFGMUX_X2Y3.I0" clockNet="pllclk2"/><twPinLimit anchorID="66" type="MINPERIOD" name="Tcp" slack="19.525" period="20.000" constraintValue="20.000" deviceLimit="0.475" freqLimit="2105.263" physResource="pm/u_dac/sig_in&lt;3&gt;/CLK" logResource="pm/u_dac/sig_in_0/CK" locationPin="SLICE_X22Y37.CLK" clockNet="pclkx2"/><twPinLimit anchorID="67" type="MINPERIOD" name="Tcp" slack="19.525" period="20.000" constraintValue="20.000" deviceLimit="0.475" freqLimit="2105.263" physResource="pm/u_dac/sig_in&lt;3&gt;/CLK" logResource="pm/u_dac/sig_in_1/CK" locationPin="SLICE_X22Y37.CLK" clockNet="pclkx2"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="68"><twConstRollup name="SYS_CLK_IBUF" fullName="NET &quot;SYS_CLK_IBUF&quot; PERIOD = 20 ns HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="5.000" actualRollup="52.360" errors="0" errorRollup="38" items="0" itemsRollup="2439166"/><twConstRollup name="pllclk1" fullName="PERIOD analysis for net &quot;pllclk1&quot; derived from  NET &quot;SYS_CLK_IBUF&quot; PERIOD = 20 ns HIGH 50%;  multiplied by 2.05 to 41 nS   " type="child" depth="1" requirement="41.000" prefType="period" actual="50.000" actualRollup="N/A" errors="1" errorRollup="0" items="2439001" itemsRollup="0"/><twConstRollup name="pllclk2" fullName="PERIOD analysis for net &quot;pllclk2&quot; derived from  NET &quot;SYS_CLK_IBUF&quot; PERIOD = 20 ns HIGH 50%; " type="child" depth="1" requirement="20.000" prefType="period" actual="52.360" actualRollup="N/A" errors="37" errorRollup="0" items="165" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="69">2</twUnmetConstCnt><twDataSheet anchorID="70" twNameLen="15"><twClk2SUList anchorID="71" twDestWidth="7"><twDest>SYS_CLK</twDest><twClk2SU><twSrc>SYS_CLK</twSrc><twRiseRise>16.453</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="72"><twErrCnt>38</twErrCnt><twScore>55640</twScore><twSetupScore>46640</twSetupScore><twHoldScore>0</twHoldScore><twPinLimitScore>9000</twPinLimitScore><twConstCov><twPathCnt>2439166</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>10166</twConnCnt></twConstCov><twStats anchorID="73"><twMinPer>52.360</twMinPer><twFootnote number="1" /><twMaxFreq>19.099</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Jul 02 23:50:05 2018 </twTimestamp></twFoot><twClientInfo anchorID="74"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 243 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
