
stm32f769.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004a50  080001f8  080001f8  000101f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c4  08004c48  08004c48  00014c48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004d0c  08004d0c  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08004d0c  08004d0c  00014d0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004d14  08004d14  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004d14  08004d14  00014d14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004d18  08004d18  00014d18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08004d1c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b4  20000074  08004d90  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000128  08004d90  00020128  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_line   00015568  00000000  00000000  000200a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_info   0002465b  00000000  00000000  0003560a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004e59  00000000  00000000  00059c65  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ee8  00000000  00000000  0005eac0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0013f819  00000000  00000000  0005f9a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00000db0  00000000  00000000  0019f1c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000373b0  00000000  00000000  0019ff78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001d7328  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000040f0  00000000  00000000  001d7378  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f8 <__do_global_dtors_aux>:
 80001f8:	b510      	push	{r4, lr}
 80001fa:	4c05      	ldr	r4, [pc, #20]	; (8000210 <__do_global_dtors_aux+0x18>)
 80001fc:	7823      	ldrb	r3, [r4, #0]
 80001fe:	b933      	cbnz	r3, 800020e <__do_global_dtors_aux+0x16>
 8000200:	4b04      	ldr	r3, [pc, #16]	; (8000214 <__do_global_dtors_aux+0x1c>)
 8000202:	b113      	cbz	r3, 800020a <__do_global_dtors_aux+0x12>
 8000204:	4804      	ldr	r0, [pc, #16]	; (8000218 <__do_global_dtors_aux+0x20>)
 8000206:	f3af 8000 	nop.w
 800020a:	2301      	movs	r3, #1
 800020c:	7023      	strb	r3, [r4, #0]
 800020e:	bd10      	pop	{r4, pc}
 8000210:	20000074 	.word	0x20000074
 8000214:	00000000 	.word	0x00000000
 8000218:	08004c30 	.word	0x08004c30

0800021c <frame_dummy>:
 800021c:	b508      	push	{r3, lr}
 800021e:	4b03      	ldr	r3, [pc, #12]	; (800022c <frame_dummy+0x10>)
 8000220:	b11b      	cbz	r3, 800022a <frame_dummy+0xe>
 8000222:	4903      	ldr	r1, [pc, #12]	; (8000230 <frame_dummy+0x14>)
 8000224:	4803      	ldr	r0, [pc, #12]	; (8000234 <frame_dummy+0x18>)
 8000226:	f3af 8000 	nop.w
 800022a:	bd08      	pop	{r3, pc}
 800022c:	00000000 	.word	0x00000000
 8000230:	20000078 	.word	0x20000078
 8000234:	08004c30 	.word	0x08004c30

08000238 <strlen>:
 8000238:	4603      	mov	r3, r0
 800023a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800023e:	2a00      	cmp	r2, #0
 8000240:	d1fb      	bne.n	800023a <strlen+0x2>
 8000242:	1a18      	subs	r0, r3, r0
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr

08000248 <__aeabi_uldivmod>:
 8000248:	b953      	cbnz	r3, 8000260 <__aeabi_uldivmod+0x18>
 800024a:	b94a      	cbnz	r2, 8000260 <__aeabi_uldivmod+0x18>
 800024c:	2900      	cmp	r1, #0
 800024e:	bf08      	it	eq
 8000250:	2800      	cmpeq	r0, #0
 8000252:	bf1c      	itt	ne
 8000254:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000258:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 800025c:	f000 b974 	b.w	8000548 <__aeabi_idiv0>
 8000260:	f1ad 0c08 	sub.w	ip, sp, #8
 8000264:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000268:	f000 f806 	bl	8000278 <__udivmoddi4>
 800026c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000270:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000274:	b004      	add	sp, #16
 8000276:	4770      	bx	lr

08000278 <__udivmoddi4>:
 8000278:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800027c:	9d08      	ldr	r5, [sp, #32]
 800027e:	4604      	mov	r4, r0
 8000280:	468e      	mov	lr, r1
 8000282:	2b00      	cmp	r3, #0
 8000284:	d14d      	bne.n	8000322 <__udivmoddi4+0xaa>
 8000286:	428a      	cmp	r2, r1
 8000288:	4694      	mov	ip, r2
 800028a:	d969      	bls.n	8000360 <__udivmoddi4+0xe8>
 800028c:	fab2 f282 	clz	r2, r2
 8000290:	b152      	cbz	r2, 80002a8 <__udivmoddi4+0x30>
 8000292:	fa01 f302 	lsl.w	r3, r1, r2
 8000296:	f1c2 0120 	rsb	r1, r2, #32
 800029a:	fa20 f101 	lsr.w	r1, r0, r1
 800029e:	fa0c fc02 	lsl.w	ip, ip, r2
 80002a2:	ea41 0e03 	orr.w	lr, r1, r3
 80002a6:	4094      	lsls	r4, r2
 80002a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002ac:	0c21      	lsrs	r1, r4, #16
 80002ae:	fbbe f6f8 	udiv	r6, lr, r8
 80002b2:	fa1f f78c 	uxth.w	r7, ip
 80002b6:	fb08 e316 	mls	r3, r8, r6, lr
 80002ba:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002be:	fb06 f107 	mul.w	r1, r6, r7
 80002c2:	4299      	cmp	r1, r3
 80002c4:	d90a      	bls.n	80002dc <__udivmoddi4+0x64>
 80002c6:	eb1c 0303 	adds.w	r3, ip, r3
 80002ca:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 80002ce:	f080 811f 	bcs.w	8000510 <__udivmoddi4+0x298>
 80002d2:	4299      	cmp	r1, r3
 80002d4:	f240 811c 	bls.w	8000510 <__udivmoddi4+0x298>
 80002d8:	3e02      	subs	r6, #2
 80002da:	4463      	add	r3, ip
 80002dc:	1a5b      	subs	r3, r3, r1
 80002de:	b2a4      	uxth	r4, r4
 80002e0:	fbb3 f0f8 	udiv	r0, r3, r8
 80002e4:	fb08 3310 	mls	r3, r8, r0, r3
 80002e8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002ec:	fb00 f707 	mul.w	r7, r0, r7
 80002f0:	42a7      	cmp	r7, r4
 80002f2:	d90a      	bls.n	800030a <__udivmoddi4+0x92>
 80002f4:	eb1c 0404 	adds.w	r4, ip, r4
 80002f8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80002fc:	f080 810a 	bcs.w	8000514 <__udivmoddi4+0x29c>
 8000300:	42a7      	cmp	r7, r4
 8000302:	f240 8107 	bls.w	8000514 <__udivmoddi4+0x29c>
 8000306:	4464      	add	r4, ip
 8000308:	3802      	subs	r0, #2
 800030a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800030e:	1be4      	subs	r4, r4, r7
 8000310:	2600      	movs	r6, #0
 8000312:	b11d      	cbz	r5, 800031c <__udivmoddi4+0xa4>
 8000314:	40d4      	lsrs	r4, r2
 8000316:	2300      	movs	r3, #0
 8000318:	e9c5 4300 	strd	r4, r3, [r5]
 800031c:	4631      	mov	r1, r6
 800031e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000322:	428b      	cmp	r3, r1
 8000324:	d909      	bls.n	800033a <__udivmoddi4+0xc2>
 8000326:	2d00      	cmp	r5, #0
 8000328:	f000 80ef 	beq.w	800050a <__udivmoddi4+0x292>
 800032c:	2600      	movs	r6, #0
 800032e:	e9c5 0100 	strd	r0, r1, [r5]
 8000332:	4630      	mov	r0, r6
 8000334:	4631      	mov	r1, r6
 8000336:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800033a:	fab3 f683 	clz	r6, r3
 800033e:	2e00      	cmp	r6, #0
 8000340:	d14a      	bne.n	80003d8 <__udivmoddi4+0x160>
 8000342:	428b      	cmp	r3, r1
 8000344:	d302      	bcc.n	800034c <__udivmoddi4+0xd4>
 8000346:	4282      	cmp	r2, r0
 8000348:	f200 80f9 	bhi.w	800053e <__udivmoddi4+0x2c6>
 800034c:	1a84      	subs	r4, r0, r2
 800034e:	eb61 0303 	sbc.w	r3, r1, r3
 8000352:	2001      	movs	r0, #1
 8000354:	469e      	mov	lr, r3
 8000356:	2d00      	cmp	r5, #0
 8000358:	d0e0      	beq.n	800031c <__udivmoddi4+0xa4>
 800035a:	e9c5 4e00 	strd	r4, lr, [r5]
 800035e:	e7dd      	b.n	800031c <__udivmoddi4+0xa4>
 8000360:	b902      	cbnz	r2, 8000364 <__udivmoddi4+0xec>
 8000362:	deff      	udf	#255	; 0xff
 8000364:	fab2 f282 	clz	r2, r2
 8000368:	2a00      	cmp	r2, #0
 800036a:	f040 8092 	bne.w	8000492 <__udivmoddi4+0x21a>
 800036e:	eba1 010c 	sub.w	r1, r1, ip
 8000372:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000376:	fa1f fe8c 	uxth.w	lr, ip
 800037a:	2601      	movs	r6, #1
 800037c:	0c20      	lsrs	r0, r4, #16
 800037e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000382:	fb07 1113 	mls	r1, r7, r3, r1
 8000386:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800038a:	fb0e f003 	mul.w	r0, lr, r3
 800038e:	4288      	cmp	r0, r1
 8000390:	d908      	bls.n	80003a4 <__udivmoddi4+0x12c>
 8000392:	eb1c 0101 	adds.w	r1, ip, r1
 8000396:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 800039a:	d202      	bcs.n	80003a2 <__udivmoddi4+0x12a>
 800039c:	4288      	cmp	r0, r1
 800039e:	f200 80cb 	bhi.w	8000538 <__udivmoddi4+0x2c0>
 80003a2:	4643      	mov	r3, r8
 80003a4:	1a09      	subs	r1, r1, r0
 80003a6:	b2a4      	uxth	r4, r4
 80003a8:	fbb1 f0f7 	udiv	r0, r1, r7
 80003ac:	fb07 1110 	mls	r1, r7, r0, r1
 80003b0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003b4:	fb0e fe00 	mul.w	lr, lr, r0
 80003b8:	45a6      	cmp	lr, r4
 80003ba:	d908      	bls.n	80003ce <__udivmoddi4+0x156>
 80003bc:	eb1c 0404 	adds.w	r4, ip, r4
 80003c0:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x154>
 80003c6:	45a6      	cmp	lr, r4
 80003c8:	f200 80bb 	bhi.w	8000542 <__udivmoddi4+0x2ca>
 80003cc:	4608      	mov	r0, r1
 80003ce:	eba4 040e 	sub.w	r4, r4, lr
 80003d2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003d6:	e79c      	b.n	8000312 <__udivmoddi4+0x9a>
 80003d8:	f1c6 0720 	rsb	r7, r6, #32
 80003dc:	40b3      	lsls	r3, r6
 80003de:	fa22 fc07 	lsr.w	ip, r2, r7
 80003e2:	ea4c 0c03 	orr.w	ip, ip, r3
 80003e6:	fa20 f407 	lsr.w	r4, r0, r7
 80003ea:	fa01 f306 	lsl.w	r3, r1, r6
 80003ee:	431c      	orrs	r4, r3
 80003f0:	40f9      	lsrs	r1, r7
 80003f2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003f6:	fa00 f306 	lsl.w	r3, r0, r6
 80003fa:	fbb1 f8f9 	udiv	r8, r1, r9
 80003fe:	0c20      	lsrs	r0, r4, #16
 8000400:	fa1f fe8c 	uxth.w	lr, ip
 8000404:	fb09 1118 	mls	r1, r9, r8, r1
 8000408:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800040c:	fb08 f00e 	mul.w	r0, r8, lr
 8000410:	4288      	cmp	r0, r1
 8000412:	fa02 f206 	lsl.w	r2, r2, r6
 8000416:	d90b      	bls.n	8000430 <__udivmoddi4+0x1b8>
 8000418:	eb1c 0101 	adds.w	r1, ip, r1
 800041c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000420:	f080 8088 	bcs.w	8000534 <__udivmoddi4+0x2bc>
 8000424:	4288      	cmp	r0, r1
 8000426:	f240 8085 	bls.w	8000534 <__udivmoddi4+0x2bc>
 800042a:	f1a8 0802 	sub.w	r8, r8, #2
 800042e:	4461      	add	r1, ip
 8000430:	1a09      	subs	r1, r1, r0
 8000432:	b2a4      	uxth	r4, r4
 8000434:	fbb1 f0f9 	udiv	r0, r1, r9
 8000438:	fb09 1110 	mls	r1, r9, r0, r1
 800043c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000440:	fb00 fe0e 	mul.w	lr, r0, lr
 8000444:	458e      	cmp	lr, r1
 8000446:	d908      	bls.n	800045a <__udivmoddi4+0x1e2>
 8000448:	eb1c 0101 	adds.w	r1, ip, r1
 800044c:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000450:	d26c      	bcs.n	800052c <__udivmoddi4+0x2b4>
 8000452:	458e      	cmp	lr, r1
 8000454:	d96a      	bls.n	800052c <__udivmoddi4+0x2b4>
 8000456:	3802      	subs	r0, #2
 8000458:	4461      	add	r1, ip
 800045a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800045e:	fba0 9402 	umull	r9, r4, r0, r2
 8000462:	eba1 010e 	sub.w	r1, r1, lr
 8000466:	42a1      	cmp	r1, r4
 8000468:	46c8      	mov	r8, r9
 800046a:	46a6      	mov	lr, r4
 800046c:	d356      	bcc.n	800051c <__udivmoddi4+0x2a4>
 800046e:	d053      	beq.n	8000518 <__udivmoddi4+0x2a0>
 8000470:	b15d      	cbz	r5, 800048a <__udivmoddi4+0x212>
 8000472:	ebb3 0208 	subs.w	r2, r3, r8
 8000476:	eb61 010e 	sbc.w	r1, r1, lr
 800047a:	fa01 f707 	lsl.w	r7, r1, r7
 800047e:	fa22 f306 	lsr.w	r3, r2, r6
 8000482:	40f1      	lsrs	r1, r6
 8000484:	431f      	orrs	r7, r3
 8000486:	e9c5 7100 	strd	r7, r1, [r5]
 800048a:	2600      	movs	r6, #0
 800048c:	4631      	mov	r1, r6
 800048e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000492:	f1c2 0320 	rsb	r3, r2, #32
 8000496:	40d8      	lsrs	r0, r3
 8000498:	fa0c fc02 	lsl.w	ip, ip, r2
 800049c:	fa21 f303 	lsr.w	r3, r1, r3
 80004a0:	4091      	lsls	r1, r2
 80004a2:	4301      	orrs	r1, r0
 80004a4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004a8:	fa1f fe8c 	uxth.w	lr, ip
 80004ac:	fbb3 f0f7 	udiv	r0, r3, r7
 80004b0:	fb07 3610 	mls	r6, r7, r0, r3
 80004b4:	0c0b      	lsrs	r3, r1, #16
 80004b6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004ba:	fb00 f60e 	mul.w	r6, r0, lr
 80004be:	429e      	cmp	r6, r3
 80004c0:	fa04 f402 	lsl.w	r4, r4, r2
 80004c4:	d908      	bls.n	80004d8 <__udivmoddi4+0x260>
 80004c6:	eb1c 0303 	adds.w	r3, ip, r3
 80004ca:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 80004ce:	d22f      	bcs.n	8000530 <__udivmoddi4+0x2b8>
 80004d0:	429e      	cmp	r6, r3
 80004d2:	d92d      	bls.n	8000530 <__udivmoddi4+0x2b8>
 80004d4:	3802      	subs	r0, #2
 80004d6:	4463      	add	r3, ip
 80004d8:	1b9b      	subs	r3, r3, r6
 80004da:	b289      	uxth	r1, r1
 80004dc:	fbb3 f6f7 	udiv	r6, r3, r7
 80004e0:	fb07 3316 	mls	r3, r7, r6, r3
 80004e4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004e8:	fb06 f30e 	mul.w	r3, r6, lr
 80004ec:	428b      	cmp	r3, r1
 80004ee:	d908      	bls.n	8000502 <__udivmoddi4+0x28a>
 80004f0:	eb1c 0101 	adds.w	r1, ip, r1
 80004f4:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 80004f8:	d216      	bcs.n	8000528 <__udivmoddi4+0x2b0>
 80004fa:	428b      	cmp	r3, r1
 80004fc:	d914      	bls.n	8000528 <__udivmoddi4+0x2b0>
 80004fe:	3e02      	subs	r6, #2
 8000500:	4461      	add	r1, ip
 8000502:	1ac9      	subs	r1, r1, r3
 8000504:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000508:	e738      	b.n	800037c <__udivmoddi4+0x104>
 800050a:	462e      	mov	r6, r5
 800050c:	4628      	mov	r0, r5
 800050e:	e705      	b.n	800031c <__udivmoddi4+0xa4>
 8000510:	4606      	mov	r6, r0
 8000512:	e6e3      	b.n	80002dc <__udivmoddi4+0x64>
 8000514:	4618      	mov	r0, r3
 8000516:	e6f8      	b.n	800030a <__udivmoddi4+0x92>
 8000518:	454b      	cmp	r3, r9
 800051a:	d2a9      	bcs.n	8000470 <__udivmoddi4+0x1f8>
 800051c:	ebb9 0802 	subs.w	r8, r9, r2
 8000520:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000524:	3801      	subs	r0, #1
 8000526:	e7a3      	b.n	8000470 <__udivmoddi4+0x1f8>
 8000528:	4646      	mov	r6, r8
 800052a:	e7ea      	b.n	8000502 <__udivmoddi4+0x28a>
 800052c:	4620      	mov	r0, r4
 800052e:	e794      	b.n	800045a <__udivmoddi4+0x1e2>
 8000530:	4640      	mov	r0, r8
 8000532:	e7d1      	b.n	80004d8 <__udivmoddi4+0x260>
 8000534:	46d0      	mov	r8, sl
 8000536:	e77b      	b.n	8000430 <__udivmoddi4+0x1b8>
 8000538:	3b02      	subs	r3, #2
 800053a:	4461      	add	r1, ip
 800053c:	e732      	b.n	80003a4 <__udivmoddi4+0x12c>
 800053e:	4630      	mov	r0, r6
 8000540:	e709      	b.n	8000356 <__udivmoddi4+0xde>
 8000542:	4464      	add	r4, ip
 8000544:	3802      	subs	r0, #2
 8000546:	e742      	b.n	80003ce <__udivmoddi4+0x156>

08000548 <__aeabi_idiv0>:
 8000548:	4770      	bx	lr
 800054a:	bf00      	nop

0800054c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800054c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000584 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000550:	480d      	ldr	r0, [pc, #52]	; (8000588 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000552:	490e      	ldr	r1, [pc, #56]	; (800058c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000554:	4a0e      	ldr	r2, [pc, #56]	; (8000590 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000556:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000558:	e002      	b.n	8000560 <LoopCopyDataInit>

0800055a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800055a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800055c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800055e:	3304      	adds	r3, #4

08000560 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000560:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000562:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000564:	d3f9      	bcc.n	800055a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000566:	4a0b      	ldr	r2, [pc, #44]	; (8000594 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000568:	4c0b      	ldr	r4, [pc, #44]	; (8000598 <LoopFillZerobss+0x26>)
  movs r3, #0
 800056a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800056c:	e001      	b.n	8000572 <LoopFillZerobss>

0800056e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800056e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000570:	3204      	adds	r2, #4

08000572 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000572:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000574:	d3fb      	bcc.n	800056e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000576:	f000 ffcd 	bl	8001514 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800057a:	f004 fa2f 	bl	80049dc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800057e:	f000 fc05 	bl	8000d8c <main>
  bx  lr    
 8000582:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000584:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8000588:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800058c:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000590:	08004d1c 	.word	0x08004d1c
  ldr r2, =_sbss
 8000594:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000598:	20000128 	.word	0x20000128

0800059c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800059c:	e7fe      	b.n	800059c <ADC_IRQHandler>
	...

080005a0 <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 80005a0:	b480      	push	{r7}
 80005a2:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80005a4:	f3bf 8f4f 	dsb	sy
}
 80005a8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80005aa:	f3bf 8f6f 	isb	sy
}
 80005ae:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80005b0:	4b0d      	ldr	r3, [pc, #52]	; (80005e8 <SCB_EnableICache+0x48>)
 80005b2:	2200      	movs	r2, #0
 80005b4:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80005b8:	f3bf 8f4f 	dsb	sy
}
 80005bc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80005be:	f3bf 8f6f 	isb	sy
}
 80005c2:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80005c4:	4b08      	ldr	r3, [pc, #32]	; (80005e8 <SCB_EnableICache+0x48>)
 80005c6:	695b      	ldr	r3, [r3, #20]
 80005c8:	4a07      	ldr	r2, [pc, #28]	; (80005e8 <SCB_EnableICache+0x48>)
 80005ca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005ce:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80005d0:	f3bf 8f4f 	dsb	sy
}
 80005d4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80005d6:	f3bf 8f6f 	isb	sy
}
 80005da:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 80005dc:	bf00      	nop
 80005de:	46bd      	mov	sp, r7
 80005e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop
 80005e8:	e000ed00 	.word	0xe000ed00

080005ec <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 80005ec:	b480      	push	{r7}
 80005ee:	b085      	sub	sp, #20
 80005f0:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 80005f2:	4b25      	ldr	r3, [pc, #148]	; (8000688 <SCB_EnableDCache+0x9c>)
 80005f4:	2200      	movs	r2, #0
 80005f6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 80005fa:	f3bf 8f4f 	dsb	sy
}
 80005fe:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8000600:	4b21      	ldr	r3, [pc, #132]	; (8000688 <SCB_EnableDCache+0x9c>)
 8000602:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000606:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	0b5b      	lsrs	r3, r3, #13
 800060c:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000610:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	08db      	lsrs	r3, r3, #3
 8000616:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800061a:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800061c:	68fb      	ldr	r3, [r7, #12]
 800061e:	015a      	lsls	r2, r3, #5
 8000620:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 8000624:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8000626:	68ba      	ldr	r2, [r7, #8]
 8000628:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800062a:	4917      	ldr	r1, [pc, #92]	; (8000688 <SCB_EnableDCache+0x9c>)
 800062c:	4313      	orrs	r3, r2
 800062e:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8000632:	68bb      	ldr	r3, [r7, #8]
 8000634:	1e5a      	subs	r2, r3, #1
 8000636:	60ba      	str	r2, [r7, #8]
 8000638:	2b00      	cmp	r3, #0
 800063a:	bf14      	ite	ne
 800063c:	2301      	movne	r3, #1
 800063e:	2300      	moveq	r3, #0
 8000640:	b2db      	uxtb	r3, r3
 8000642:	2b00      	cmp	r3, #0
 8000644:	d000      	beq.n	8000648 <SCB_EnableDCache+0x5c>
      do {
 8000646:	e7e9      	b.n	800061c <SCB_EnableDCache+0x30>
    } while(sets-- != 0U);
 8000648:	68fb      	ldr	r3, [r7, #12]
 800064a:	1e5a      	subs	r2, r3, #1
 800064c:	60fa      	str	r2, [r7, #12]
 800064e:	2b00      	cmp	r3, #0
 8000650:	bf14      	ite	ne
 8000652:	2301      	movne	r3, #1
 8000654:	2300      	moveq	r3, #0
 8000656:	b2db      	uxtb	r3, r3
 8000658:	2b00      	cmp	r3, #0
 800065a:	d000      	beq.n	800065e <SCB_EnableDCache+0x72>
    do {
 800065c:	e7d9      	b.n	8000612 <SCB_EnableDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 800065e:	f3bf 8f4f 	dsb	sy
}
 8000662:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000664:	4b08      	ldr	r3, [pc, #32]	; (8000688 <SCB_EnableDCache+0x9c>)
 8000666:	695b      	ldr	r3, [r3, #20]
 8000668:	4a07      	ldr	r2, [pc, #28]	; (8000688 <SCB_EnableDCache+0x9c>)
 800066a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800066e:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000670:	f3bf 8f4f 	dsb	sy
}
 8000674:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000676:	f3bf 8f6f 	isb	sy
}
 800067a:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 800067c:	bf00      	nop
 800067e:	3714      	adds	r7, #20
 8000680:	46bd      	mov	sp, r7
 8000682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000686:	4770      	bx	lr
 8000688:	e000ed00 	.word	0xe000ed00

0800068c <_Z16SystemInitializev>:
#include "boot.hpp"

// System Initialize Function
QA_Result
SystemInitialize(void)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	b0c6      	sub	sp, #280	; 0x118
 8000690:	af00      	add	r7, sp, #0
  SCB_EnableICache();
 8000692:	f7ff ff85 	bl	80005a0 <SCB_EnableICache>
  SCB_EnableDCache();
 8000696:	f7ff ffa9 	bl	80005ec <SCB_EnableDCache>

  // adaptive real time accelerator
  // quicker access to in-build flash
  __HAL_FLASH_ART_ENABLE();
 800069a:	4b69      	ldr	r3, [pc, #420]	; (8000840 <_Z16SystemInitializev+0x1b4>)
 800069c:	681b      	ldr	r3, [r3, #0]
 800069e:	4a68      	ldr	r2, [pc, #416]	; (8000840 <_Z16SystemInitializev+0x1b4>)
 80006a0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80006a4:	6013      	str	r3, [r2, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80006a6:	4b66      	ldr	r3, [pc, #408]	; (8000840 <_Z16SystemInitializev+0x1b4>)
 80006a8:	681b      	ldr	r3, [r3, #0]
 80006aa:	4a65      	ldr	r2, [pc, #404]	; (8000840 <_Z16SystemInitializev+0x1b4>)
 80006ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80006b0:	6013      	str	r3, [r2, #0]

  // so instead of major.minor interrupt priorities,
  // only have single number between 0-15
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80006b2:	2003      	movs	r0, #3
 80006b4:	f001 f8a8 	bl	8001808 <HAL_NVIC_SetPriorityGrouping>

  // set systick to a high priority
  // systick is a timer built into ARM, so is consistent unlike peripheral timers
  // also only counts up and no capture modes
  // IMPORTANT: If setting systick to say 1ms, NVIC might dump some interrupts as too many
  HAL_InitTick(TICK_INT_PRIORITY);
 80006b8:	2000      	movs	r0, #0
 80006ba:	f000 ff3d 	bl	8001538 <HAL_InitTick>
  // The processor has some sort of 'backup' domain circuitry,
  // i.e. memory and registers that are preserved on reset, code flashing
  // we want to have LSE as part of this 'backup' domain also
  // so it can power RTC?
  // to modify the 'backup' domain, must get access to it
  HAL_PWR_EnableBkUpAccess();
 80006be:	f001 fab9 	bl	8001c34 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80006c2:	4b60      	ldr	r3, [pc, #384]	; (8000844 <_Z16SystemInitializev+0x1b8>)
 80006c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80006c6:	4a5f      	ldr	r2, [pc, #380]	; (8000844 <_Z16SystemInitializev+0x1b8>)
 80006c8:	f023 0318 	bic.w	r3, r3, #24
 80006cc:	6713      	str	r3, [r2, #112]	; 0x70

  // enable power management clock
  __HAL_RCC_PWR_CLK_ENABLE();
 80006ce:	4b5d      	ldr	r3, [pc, #372]	; (8000844 <_Z16SystemInitializev+0x1b8>)
 80006d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006d2:	4a5c      	ldr	r2, [pc, #368]	; (8000844 <_Z16SystemInitializev+0x1b8>)
 80006d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006d8:	6413      	str	r3, [r2, #64]	; 0x40
 80006da:	4b5a      	ldr	r3, [pc, #360]	; (8000844 <_Z16SystemInitializev+0x1b8>)
 80006dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006e2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80006e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  // internal regulator output voltage
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006e6:	4b58      	ldr	r3, [pc, #352]	; (8000848 <_Z16SystemInitializev+0x1bc>)
 80006e8:	681b      	ldr	r3, [r3, #0]
 80006ea:	4a57      	ldr	r2, [pc, #348]	; (8000848 <_Z16SystemInitializev+0x1bc>)
 80006ec:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80006f0:	6013      	str	r3, [r2, #0]
 80006f2:	4b55      	ldr	r3, [pc, #340]	; (8000848 <_Z16SystemInitializev+0x1bc>)
 80006f4:	681b      	ldr	r3, [r3, #0]
 80006f6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80006fa:	63bb      	str	r3, [r7, #56]	; 0x38
 80006fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  // 1. enable oscillators and PLL so frequency output for system is what we want
  // 2. making sure bus clock and bus clock dividers are correct
  // 3. setup some peripheral clocks (most are driver specific)
  // 4. setup GPIO clocks and DMA clocks

  RCC_OscInitTypeDef RCC_OscInit = {0};
 80006fe:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000702:	2234      	movs	r2, #52	; 0x34
 8000704:	2100      	movs	r1, #0
 8000706:	4618      	mov	r0, r3
 8000708:	f004 f994 	bl	8004a34 <memset>
  RCC_OscInit.OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_LSE;
 800070c:	2305      	movs	r3, #5
 800070e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  RCC_OscInit.HSEState = RCC_HSE_ON;
 8000712:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000716:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
  RCC_OscInit.LSEState = RCC_LSE_ON;
 800071a:	2301      	movs	r3, #1
 800071c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  RCC_OscInit.PLL.PLLState = RCC_PLL_ON;
 8000720:	2302      	movs	r3, #2
 8000722:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  RCC_OscInit.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000726:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800072a:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
  RCC_OscInit.PLL.PLLM = 25;
 800072e:	2319      	movs	r3, #25
 8000730:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
  RCC_OscInit.PLL.PLLN = 432;
 8000734:	f44f 73d8 	mov.w	r3, #432	; 0x1b0
 8000738:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
  RCC_OscInit.PLL.PLLP = RCC_PLLP_DIV2;
 800073c:	2302      	movs	r3, #2
 800073e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  RCC_OscInit.PLL.PLLQ = 4;
 8000742:	2304      	movs	r3, #4
 8000744:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110

  if (HAL_RCC_OscConfig(&RCC_OscInit) != HAL_OK)
 8000748:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800074c:	4618      	mov	r0, r3
 800074e:	f001 fad1 	bl	8001cf4 <HAL_RCC_OscConfig>
 8000752:	4603      	mov	r3, r0
 8000754:	2b00      	cmp	r3, #0
 8000756:	bf14      	ite	ne
 8000758:	2301      	movne	r3, #1
 800075a:	2300      	moveq	r3, #0
 800075c:	b2db      	uxtb	r3, r3
 800075e:	2b00      	cmp	r3, #0
 8000760:	d001      	beq.n	8000766 <_Z16SystemInitializev+0xda>
  {
    return QA_Fail;
 8000762:	2301      	movs	r3, #1
 8000764:	e147      	b.n	80009f6 <_Z16SystemInitializev+0x36a>
  }

  // syscfg collection of registers not fitting elsewhere
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000766:	4b37      	ldr	r3, [pc, #220]	; (8000844 <_Z16SystemInitializev+0x1b8>)
 8000768:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800076a:	4a36      	ldr	r2, [pc, #216]	; (8000844 <_Z16SystemInitializev+0x1b8>)
 800076c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000770:	6453      	str	r3, [r2, #68]	; 0x44
 8000772:	4b34      	ldr	r3, [pc, #208]	; (8000844 <_Z16SystemInitializev+0x1b8>)
 8000774:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000776:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800077a:	637b      	str	r3, [r7, #52]	; 0x34
 800077c:	6b7b      	ldr	r3, [r7, #52]	; 0x34

  // overdrive mode ensures running smoothly at max. clock value
  // i.e. allow core to run at higher frequency than default
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800077e:	f001 fa69 	bl	8001c54 <HAL_PWREx_EnableOverDrive>
 8000782:	4603      	mov	r3, r0
 8000784:	2b00      	cmp	r3, #0
 8000786:	bf14      	ite	ne
 8000788:	2301      	movne	r3, #1
 800078a:	2300      	moveq	r3, #0
 800078c:	b2db      	uxtb	r3, r3
 800078e:	2b00      	cmp	r3, #0
 8000790:	d001      	beq.n	8000796 <_Z16SystemInitializev+0x10a>
  {
  	return QA_Fail;
 8000792:	2301      	movs	r3, #1
 8000794:	e12f      	b.n	80009f6 <_Z16SystemInitializev+0x36a>
  }

  // enable cpu and bus clocks
  RCC_ClkInitTypeDef RCC_ClkInit = {0};
 8000796:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 800079a:	2200      	movs	r2, #0
 800079c:	601a      	str	r2, [r3, #0]
 800079e:	605a      	str	r2, [r3, #4]
 80007a0:	609a      	str	r2, [r3, #8]
 80007a2:	60da      	str	r2, [r3, #12]
 80007a4:	611a      	str	r2, [r3, #16]
  RCC_ClkInit.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK |
 80007a6:	230f      	movs	r3, #15
 80007a8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  		                    RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInit.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007ac:	2302      	movs	r3, #2
 80007ae:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_ClkInit.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007b2:	2300      	movs	r3, #0
 80007b4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_ClkInit.APB1CLKDivider = RCC_HCLK_DIV4;
 80007b8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80007bc:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  RCC_ClkInit.APB2CLKDivider = RCC_HCLK_DIV2;
 80007c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007c4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0

  if (HAL_RCC_ClockConfig(&RCC_ClkInit, FLASH_LATENCY_7) != HAL_OK)
 80007c8:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80007cc:	2107      	movs	r1, #7
 80007ce:	4618      	mov	r0, r3
 80007d0:	f001 fd3e 	bl	8002250 <HAL_RCC_ClockConfig>
 80007d4:	4603      	mov	r3, r0
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	bf14      	ite	ne
 80007da:	2301      	movne	r3, #1
 80007dc:	2300      	moveq	r3, #0
 80007de:	b2db      	uxtb	r3, r3
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d001      	beq.n	80007e8 <_Z16SystemInitializev+0x15c>
  {
    return QA_Fail;
 80007e4:	2301      	movs	r3, #1
 80007e6:	e106      	b.n	80009f6 <_Z16SystemInitializev+0x36a>
  }

  // setup peripheral clocks
  // RTC is considered a peripheral?
  RCC_PeriphCLKInitTypeDef RCC_PeriphClkInit = {0};
 80007e8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80007ec:	2290      	movs	r2, #144	; 0x90
 80007ee:	2100      	movs	r1, #0
 80007f0:	4618      	mov	r0, r3
 80007f2:	f004 f91f 	bl	8004a34 <memset>
  RCC_PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC | RCC_PERIPHCLK_LTDC | RCC_PERIPHCLK_USART1;
 80007f6:	2368      	movs	r3, #104	; 0x68
 80007f8:	643b      	str	r3, [r7, #64]	; 0x40

  // LTDC uses SAI PLL
  RCC_PeriphClkInit.PLLSAI.PLLSAIN = 384;
 80007fa:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80007fe:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_PeriphClkInit.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 8000800:	2303      	movs	r3, #3
 8000802:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_PeriphClkInit.PLLSAI.PLLSAIR = 7;
 8000804:	2307      	movs	r3, #7
 8000806:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_PeriphClkInit.PLLSAI.PLLSAIQ = 8;
 8000808:	2308      	movs	r3, #8
 800080a:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_PeriphClkInit.PLLSAIDivQ = 1;
 800080c:	2301      	movs	r3, #1
 800080e:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_PeriphClkInit.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 8000810:	2300      	movs	r3, #0
 8000812:	66fb      	str	r3, [r7, #108]	; 0x6c

  RCC_PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000814:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000818:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800081a:	2300      	movs	r3, #0
 800081c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

  if (HAL_RCCEx_PeriphCLKConfig(&RCC_PeriphClkInit) != HAL_OK)
 8000820:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000824:	4618      	mov	r0, r3
 8000826:	f001 fef9 	bl	800261c <HAL_RCCEx_PeriphCLKConfig>
 800082a:	4603      	mov	r3, r0
 800082c:	2b00      	cmp	r3, #0
 800082e:	bf14      	ite	ne
 8000830:	2301      	movne	r3, #1
 8000832:	2300      	moveq	r3, #0
 8000834:	b2db      	uxtb	r3, r3
 8000836:	2b00      	cmp	r3, #0
 8000838:	d008      	beq.n	800084c <_Z16SystemInitializev+0x1c0>
  {
    return QA_Fail;
 800083a:	2301      	movs	r3, #1
 800083c:	e0db      	b.n	80009f6 <_Z16SystemInitializev+0x36a>
 800083e:	bf00      	nop
 8000840:	40023c00 	.word	0x40023c00
 8000844:	40023800 	.word	0x40023800
 8000848:	40007000 	.word	0x40007000
  }

  __HAL_RCC_GPIOA_CLK_ENABLE();
 800084c:	4b6c      	ldr	r3, [pc, #432]	; (8000a00 <_Z16SystemInitializev+0x374>)
 800084e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000850:	4a6b      	ldr	r2, [pc, #428]	; (8000a00 <_Z16SystemInitializev+0x374>)
 8000852:	f043 0301 	orr.w	r3, r3, #1
 8000856:	6313      	str	r3, [r2, #48]	; 0x30
 8000858:	4b69      	ldr	r3, [pc, #420]	; (8000a00 <_Z16SystemInitializev+0x374>)
 800085a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800085c:	f003 0301 	and.w	r3, r3, #1
 8000860:	633b      	str	r3, [r7, #48]	; 0x30
 8000862:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000864:	4b66      	ldr	r3, [pc, #408]	; (8000a00 <_Z16SystemInitializev+0x374>)
 8000866:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000868:	4a65      	ldr	r2, [pc, #404]	; (8000a00 <_Z16SystemInitializev+0x374>)
 800086a:	f043 0302 	orr.w	r3, r3, #2
 800086e:	6313      	str	r3, [r2, #48]	; 0x30
 8000870:	4b63      	ldr	r3, [pc, #396]	; (8000a00 <_Z16SystemInitializev+0x374>)
 8000872:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000874:	f003 0302 	and.w	r3, r3, #2
 8000878:	62fb      	str	r3, [r7, #44]	; 0x2c
 800087a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800087c:	4b60      	ldr	r3, [pc, #384]	; (8000a00 <_Z16SystemInitializev+0x374>)
 800087e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000880:	4a5f      	ldr	r2, [pc, #380]	; (8000a00 <_Z16SystemInitializev+0x374>)
 8000882:	f043 0304 	orr.w	r3, r3, #4
 8000886:	6313      	str	r3, [r2, #48]	; 0x30
 8000888:	4b5d      	ldr	r3, [pc, #372]	; (8000a00 <_Z16SystemInitializev+0x374>)
 800088a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800088c:	f003 0304 	and.w	r3, r3, #4
 8000890:	62bb      	str	r3, [r7, #40]	; 0x28
 8000892:	6abb      	ldr	r3, [r7, #40]	; 0x28
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000894:	4b5a      	ldr	r3, [pc, #360]	; (8000a00 <_Z16SystemInitializev+0x374>)
 8000896:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000898:	4a59      	ldr	r2, [pc, #356]	; (8000a00 <_Z16SystemInitializev+0x374>)
 800089a:	f043 0308 	orr.w	r3, r3, #8
 800089e:	6313      	str	r3, [r2, #48]	; 0x30
 80008a0:	4b57      	ldr	r3, [pc, #348]	; (8000a00 <_Z16SystemInitializev+0x374>)
 80008a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008a4:	f003 0308 	and.w	r3, r3, #8
 80008a8:	627b      	str	r3, [r7, #36]	; 0x24
 80008aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80008ac:	4b54      	ldr	r3, [pc, #336]	; (8000a00 <_Z16SystemInitializev+0x374>)
 80008ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008b0:	4a53      	ldr	r2, [pc, #332]	; (8000a00 <_Z16SystemInitializev+0x374>)
 80008b2:	f043 0310 	orr.w	r3, r3, #16
 80008b6:	6313      	str	r3, [r2, #48]	; 0x30
 80008b8:	4b51      	ldr	r3, [pc, #324]	; (8000a00 <_Z16SystemInitializev+0x374>)
 80008ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008bc:	f003 0310 	and.w	r3, r3, #16
 80008c0:	623b      	str	r3, [r7, #32]
 80008c2:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80008c4:	4b4e      	ldr	r3, [pc, #312]	; (8000a00 <_Z16SystemInitializev+0x374>)
 80008c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008c8:	4a4d      	ldr	r2, [pc, #308]	; (8000a00 <_Z16SystemInitializev+0x374>)
 80008ca:	f043 0320 	orr.w	r3, r3, #32
 80008ce:	6313      	str	r3, [r2, #48]	; 0x30
 80008d0:	4b4b      	ldr	r3, [pc, #300]	; (8000a00 <_Z16SystemInitializev+0x374>)
 80008d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008d4:	f003 0320 	and.w	r3, r3, #32
 80008d8:	61fb      	str	r3, [r7, #28]
 80008da:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80008dc:	4b48      	ldr	r3, [pc, #288]	; (8000a00 <_Z16SystemInitializev+0x374>)
 80008de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008e0:	4a47      	ldr	r2, [pc, #284]	; (8000a00 <_Z16SystemInitializev+0x374>)
 80008e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80008e6:	6313      	str	r3, [r2, #48]	; 0x30
 80008e8:	4b45      	ldr	r3, [pc, #276]	; (8000a00 <_Z16SystemInitializev+0x374>)
 80008ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ec:	f003 0240 	and.w	r2, r3, #64	; 0x40
 80008f0:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80008f4:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80008f8:	601a      	str	r2, [r3, #0]
 80008fa:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80008fe:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8000902:	681b      	ldr	r3, [r3, #0]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000904:	4b3e      	ldr	r3, [pc, #248]	; (8000a00 <_Z16SystemInitializev+0x374>)
 8000906:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000908:	4a3d      	ldr	r2, [pc, #244]	; (8000a00 <_Z16SystemInitializev+0x374>)
 800090a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800090e:	6313      	str	r3, [r2, #48]	; 0x30
 8000910:	4b3b      	ldr	r3, [pc, #236]	; (8000a00 <_Z16SystemInitializev+0x374>)
 8000912:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000914:	f003 0280 	and.w	r2, r3, #128	; 0x80
 8000918:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800091c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8000920:	601a      	str	r2, [r3, #0]
 8000922:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8000926:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800092a:	681b      	ldr	r3, [r3, #0]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800092c:	4b34      	ldr	r3, [pc, #208]	; (8000a00 <_Z16SystemInitializev+0x374>)
 800092e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000930:	4a33      	ldr	r2, [pc, #204]	; (8000a00 <_Z16SystemInitializev+0x374>)
 8000932:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000936:	6313      	str	r3, [r2, #48]	; 0x30
 8000938:	4b31      	ldr	r3, [pc, #196]	; (8000a00 <_Z16SystemInitializev+0x374>)
 800093a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800093c:	f403 7280 	and.w	r2, r3, #256	; 0x100
 8000940:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8000944:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8000948:	601a      	str	r2, [r3, #0]
 800094a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800094e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8000952:	681b      	ldr	r3, [r3, #0]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8000954:	4b2a      	ldr	r3, [pc, #168]	; (8000a00 <_Z16SystemInitializev+0x374>)
 8000956:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000958:	4a29      	ldr	r2, [pc, #164]	; (8000a00 <_Z16SystemInitializev+0x374>)
 800095a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800095e:	6313      	str	r3, [r2, #48]	; 0x30
 8000960:	4b27      	ldr	r3, [pc, #156]	; (8000a00 <_Z16SystemInitializev+0x374>)
 8000962:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000964:	f403 7200 	and.w	r2, r3, #512	; 0x200
 8000968:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800096c:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8000970:	601a      	str	r2, [r3, #0]
 8000972:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8000976:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800097a:	681b      	ldr	r3, [r3, #0]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 800097c:	4b20      	ldr	r3, [pc, #128]	; (8000a00 <_Z16SystemInitializev+0x374>)
 800097e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000980:	4a1f      	ldr	r2, [pc, #124]	; (8000a00 <_Z16SystemInitializev+0x374>)
 8000982:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000986:	6313      	str	r3, [r2, #48]	; 0x30
 8000988:	4b1d      	ldr	r3, [pc, #116]	; (8000a00 <_Z16SystemInitializev+0x374>)
 800098a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800098c:	f403 6280 	and.w	r2, r3, #1024	; 0x400
 8000990:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8000994:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8000998:	601a      	str	r2, [r3, #0]
 800099a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800099e:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80009a2:	681b      	ldr	r3, [r3, #0]

  __HAL_RCC_DMA1_CLK_ENABLE();
 80009a4:	4b16      	ldr	r3, [pc, #88]	; (8000a00 <_Z16SystemInitializev+0x374>)
 80009a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009a8:	4a15      	ldr	r2, [pc, #84]	; (8000a00 <_Z16SystemInitializev+0x374>)
 80009aa:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80009ae:	6313      	str	r3, [r2, #48]	; 0x30
 80009b0:	4b13      	ldr	r3, [pc, #76]	; (8000a00 <_Z16SystemInitializev+0x374>)
 80009b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009b4:	f403 1200 	and.w	r2, r3, #2097152	; 0x200000
 80009b8:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80009bc:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80009c0:	601a      	str	r2, [r3, #0]
 80009c2:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80009c6:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80009ca:	681b      	ldr	r3, [r3, #0]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80009cc:	4b0c      	ldr	r3, [pc, #48]	; (8000a00 <_Z16SystemInitializev+0x374>)
 80009ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009d0:	4a0b      	ldr	r2, [pc, #44]	; (8000a00 <_Z16SystemInitializev+0x374>)
 80009d2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80009d6:	6313      	str	r3, [r2, #48]	; 0x30
 80009d8:	4b09      	ldr	r3, [pc, #36]	; (8000a00 <_Z16SystemInitializev+0x374>)
 80009da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009dc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80009e0:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80009e4:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80009e8:	601a      	str	r2, [r3, #0]
 80009ea:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80009ee:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80009f2:	681b      	ldr	r3, [r3, #0]


  return QA_OK;
 80009f4:	2300      	movs	r3, #0
}
 80009f6:	4618      	mov	r0, r3
 80009f8:	f507 778c 	add.w	r7, r7, #280	; 0x118
 80009fc:	46bd      	mov	sp, r7
 80009fe:	bd80      	pop	{r7, pc}
 8000a00:	40023800 	.word	0x40023800

08000a04 <NMI_Handler>:

// these have higher priorities than peripheral interrupt handlers

void
NMI_Handler(void)
{
 8000a04:	b480      	push	{r7}
 8000a06:	af00      	add	r7, sp, #0
}
 8000a08:	bf00      	nop
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a10:	4770      	bx	lr
	...

08000a14 <HardFault_Handler>:

void
HardFault_Handler(void)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	af00      	add	r7, sp, #0
	gpio_user_led_red->on();
 8000a18:	4b05      	ldr	r3, [pc, #20]	; (8000a30 <HardFault_Handler+0x1c>)
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	f003 f9ff 	bl	8003e20 <_ZN15QAD_GPIO_Output2onEv>
	gpio_user_led_green->on();
 8000a22:	4b04      	ldr	r3, [pc, #16]	; (8000a34 <HardFault_Handler+0x20>)
 8000a24:	681b      	ldr	r3, [r3, #0]
 8000a26:	4618      	mov	r0, r3
 8000a28:	f003 f9fa 	bl	8003e20 <_ZN15QAD_GPIO_Output2onEv>
	while(1) {}
 8000a2c:	e7fe      	b.n	8000a2c <HardFault_Handler+0x18>
 8000a2e:	bf00      	nop
 8000a30:	20000104 	.word	0x20000104
 8000a34:	20000108 	.word	0x20000108

08000a38 <MemManage_Handler>:
}

void
MemManage_Handler(void)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	af00      	add	r7, sp, #0
	gpio_user_led_red->on();
 8000a3c:	4b05      	ldr	r3, [pc, #20]	; (8000a54 <MemManage_Handler+0x1c>)
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	4618      	mov	r0, r3
 8000a42:	f003 f9ed 	bl	8003e20 <_ZN15QAD_GPIO_Output2onEv>
	gpio_user_led_green->on();
 8000a46:	4b04      	ldr	r3, [pc, #16]	; (8000a58 <MemManage_Handler+0x20>)
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	f003 f9e8 	bl	8003e20 <_ZN15QAD_GPIO_Output2onEv>
	while (1) {}
 8000a50:	e7fe      	b.n	8000a50 <MemManage_Handler+0x18>
 8000a52:	bf00      	nop
 8000a54:	20000104 	.word	0x20000104
 8000a58:	20000108 	.word	0x20000108

08000a5c <BusFault_Handler>:
}

void
BusFault_Handler(void)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	af00      	add	r7, sp, #0
	gpio_user_led_red->on();
 8000a60:	4b05      	ldr	r3, [pc, #20]	; (8000a78 <BusFault_Handler+0x1c>)
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	4618      	mov	r0, r3
 8000a66:	f003 f9db 	bl	8003e20 <_ZN15QAD_GPIO_Output2onEv>
	gpio_user_led_green->on();
 8000a6a:	4b04      	ldr	r3, [pc, #16]	; (8000a7c <BusFault_Handler+0x20>)
 8000a6c:	681b      	ldr	r3, [r3, #0]
 8000a6e:	4618      	mov	r0, r3
 8000a70:	f003 f9d6 	bl	8003e20 <_ZN15QAD_GPIO_Output2onEv>
	while(1) {}
 8000a74:	e7fe      	b.n	8000a74 <BusFault_Handler+0x18>
 8000a76:	bf00      	nop
 8000a78:	20000104 	.word	0x20000104
 8000a7c:	20000108 	.word	0x20000108

08000a80 <UsageFault_Handler>:
}

void
UsageFault_Handler(void)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	af00      	add	r7, sp, #0
	gpio_user_led_red->on();
 8000a84:	4b05      	ldr	r3, [pc, #20]	; (8000a9c <UsageFault_Handler+0x1c>)
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	4618      	mov	r0, r3
 8000a8a:	f003 f9c9 	bl	8003e20 <_ZN15QAD_GPIO_Output2onEv>
	gpio_user_led_green->on();
 8000a8e:	4b04      	ldr	r3, [pc, #16]	; (8000aa0 <UsageFault_Handler+0x20>)
 8000a90:	681b      	ldr	r3, [r3, #0]
 8000a92:	4618      	mov	r0, r3
 8000a94:	f003 f9c4 	bl	8003e20 <_ZN15QAD_GPIO_Output2onEv>
	while(1) {}
 8000a98:	e7fe      	b.n	8000a98 <UsageFault_Handler+0x18>
 8000a9a:	bf00      	nop
 8000a9c:	20000104 	.word	0x20000104
 8000aa0:	20000108 	.word	0x20000108

08000aa4 <SVC_Handler>:
}

void
SVC_Handler(void)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	af00      	add	r7, sp, #0
}
 8000aa8:	bf00      	nop
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab0:	4770      	bx	lr

08000ab2 <DebugMon_Handler>:

void
DebugMon_Handler(void)
{
 8000ab2:	b480      	push	{r7}
 8000ab4:	af00      	add	r7, sp, #0
}
 8000ab6:	bf00      	nop
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000abe:	4770      	bx	lr

08000ac0 <PendSV_Handler>:

void
PendSV_Handler(void)
{
 8000ac0:	b480      	push	{r7}
 8000ac2:	af00      	add	r7, sp, #0
}
 8000ac4:	bf00      	nop
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000acc:	4770      	bx	lr

08000ace <SysTick_Handler>:

void
SysTick_Handler(void)
{
 8000ace:	b580      	push	{r7, lr}
 8000ad0:	af00      	add	r7, sp, #0
	HAL_IncTick();
 8000ad2:	f000 fd61 	bl	8001598 <HAL_IncTick>
}
 8000ad6:	bf00      	nop
 8000ad8:	bd80      	pop	{r7, pc}
	...

08000adc <USART1_IRQHandler>:

void USART1_IRQHandler(void) {
 8000adc:	b580      	push	{r7, lr}
 8000ade:	af00      	add	r7, sp, #0
  Serial_UART->handler(NULL);
 8000ae0:	4b03      	ldr	r3, [pc, #12]	; (8000af0 <USART1_IRQHandler+0x14>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	2100      	movs	r1, #0
 8000ae6:	4618      	mov	r0, r3
 8000ae8:	f003 fc8d 	bl	8004406 <_ZN19QAS_Serial_Dev_Base7handlerEPv>
}
 8000aec:	bf00      	nop
 8000aee:	bd80      	pop	{r7, pc}
 8000af0:	20000100 	.word	0x20000100

08000af4 <_ZN14QAD_GPIO_InputC1EP12GPIO_TypeDeft>:
	enum PinState : uint8_t {PinOff = 0, PinOn};

  GPIO_TypeDef *gpio;
  uint16_t pin;
  QAD_GPIO_Input() = delete;
  QAD_GPIO_Input(GPIO_TypeDef *gpio, uint16_t pin) :
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b08a      	sub	sp, #40	; 0x28
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	60f8      	str	r0, [r7, #12]
 8000afc:	60b9      	str	r1, [r7, #8]
 8000afe:	4613      	mov	r3, r2
 8000b00:	80fb      	strh	r3, [r7, #6]
  	gpio(gpio), pin(pin) {
 8000b02:	68fb      	ldr	r3, [r7, #12]
 8000b04:	68ba      	ldr	r2, [r7, #8]
 8000b06:	601a      	str	r2, [r3, #0]
 8000b08:	68fb      	ldr	r3, [r7, #12]
 8000b0a:	88fa      	ldrh	r2, [r7, #6]
 8000b0c:	809a      	strh	r2, [r3, #4]

    GPIO_InitTypeDef GPIO_Init;
    GPIO_Init.Pin = pin;
 8000b0e:	88fb      	ldrh	r3, [r7, #6]
 8000b10:	617b      	str	r3, [r7, #20]
    GPIO_Init.Mode = GPIO_MODE_INPUT;
 8000b12:	2300      	movs	r3, #0
 8000b14:	61bb      	str	r3, [r7, #24]
    GPIO_Init.Pull = GPIO_NOPULL;
 8000b16:	2300      	movs	r3, #0
 8000b18:	61fb      	str	r3, [r7, #28]
    GPIO_Init.Speed = GPIO_SPEED_FREQ_LOW;
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	623b      	str	r3, [r7, #32]

    HAL_GPIO_Init(gpio, &GPIO_Init);
 8000b1e:	f107 0314 	add.w	r3, r7, #20
 8000b22:	4619      	mov	r1, r3
 8000b24:	68b8      	ldr	r0, [r7, #8]
 8000b26:	f000 febf 	bl	80018a8 <HAL_GPIO_Init>
  }
 8000b2a:	68fb      	ldr	r3, [r7, #12]
 8000b2c:	4618      	mov	r0, r3
 8000b2e:	3728      	adds	r7, #40	; 0x28
 8000b30:	46bd      	mov	sp, r7
 8000b32:	bd80      	pop	{r7, pc}

08000b34 <_ZN14QAT_FIFOBufferC1Et>:
	// if these indexes don't match, then there is data waiting?
	uint16_t read_index;
	uint16_t write_index;

	QAT_FIFOBuffer() = delete;
  QAT_FIFOBuffer(uint16_t size) :
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b082      	sub	sp, #8
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
 8000b3c:	460b      	mov	r3, r1
 8000b3e:	807b      	strh	r3, [r7, #2]
  	buffer(std::make_unique<uint8_t[]>(size)),
		size(size),
		read_index(0),
		write_index(0) {}
 8000b40:	887a      	ldrh	r2, [r7, #2]
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	4611      	mov	r1, r2
 8000b46:	4618      	mov	r0, r3
 8000b48:	f000 fa0c 	bl	8000f64 <_ZSt11make_uniqueIA_hENSt9_MakeUniqIT_E7__arrayEj>
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	887a      	ldrh	r2, [r7, #2]
 8000b50:	809a      	strh	r2, [r3, #4]
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	2200      	movs	r2, #0
 8000b56:	80da      	strh	r2, [r3, #6]
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	811a      	strh	r2, [r3, #8]
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	4618      	mov	r0, r3
 8000b62:	3708      	adds	r7, #8
 8000b64:	46bd      	mov	sp, r7
 8000b66:	bd80      	pop	{r7, pc}

08000b68 <_ZN19QAS_Serial_Dev_BaseC1EttNS_10DeviceTypeE>:

  QAS_Serial_Dev_Base() = delete;

  // members actually initialised in the order of their declaration, not init-list
  // so will get warning of this
  QAS_Serial_Dev_Base(uint16_t tx_fifo_size, uint16_t rx_fifo_size, DeviceType device_type) :
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b084      	sub	sp, #16
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	60f8      	str	r0, [r7, #12]
 8000b70:	4608      	mov	r0, r1
 8000b72:	4611      	mov	r1, r2
 8000b74:	461a      	mov	r2, r3
 8000b76:	4603      	mov	r3, r0
 8000b78:	817b      	strh	r3, [r7, #10]
 8000b7a:	460b      	mov	r3, r1
 8000b7c:	813b      	strh	r3, [r7, #8]
 8000b7e:	4613      	mov	r3, r2
 8000b80:	71fb      	strb	r3, [r7, #7]
    tx_fifo(std::make_unique<QAT_FIFOBuffer>(tx_fifo_size)),
    rx_fifo(std::make_unique<QAT_FIFOBuffer>(rx_fifo_size)),
    tx_state(PeriphInactive),
    rx_state(PeriphInactive),
    init_state(QA_NotInitialised),
    device_type(device_type) {}
 8000b82:	4a12      	ldr	r2, [pc, #72]	; (8000bcc <_ZN19QAS_Serial_Dev_BaseC1EttNS_10DeviceTypeE+0x64>)
 8000b84:	68fb      	ldr	r3, [r7, #12]
 8000b86:	601a      	str	r2, [r3, #0]
 8000b88:	68fb      	ldr	r3, [r7, #12]
 8000b8a:	3304      	adds	r3, #4
 8000b8c:	f107 020a 	add.w	r2, r7, #10
 8000b90:	4611      	mov	r1, r2
 8000b92:	4618      	mov	r0, r3
 8000b94:	f000 fa02 	bl	8000f9c <_ZSt11make_uniqueI14QAT_FIFOBufferJRtEENSt9_MakeUniqIT_E15__single_objectEDpOT0_>
 8000b98:	68fb      	ldr	r3, [r7, #12]
 8000b9a:	3308      	adds	r3, #8
 8000b9c:	f107 0208 	add.w	r2, r7, #8
 8000ba0:	4611      	mov	r1, r2
 8000ba2:	4618      	mov	r0, r3
 8000ba4:	f000 f9fa 	bl	8000f9c <_ZSt11make_uniqueI14QAT_FIFOBufferJRtEENSt9_MakeUniqIT_E15__single_objectEDpOT0_>
 8000ba8:	68fb      	ldr	r3, [r7, #12]
 8000baa:	2201      	movs	r2, #1
 8000bac:	731a      	strb	r2, [r3, #12]
 8000bae:	68fb      	ldr	r3, [r7, #12]
 8000bb0:	2201      	movs	r2, #1
 8000bb2:	735a      	strb	r2, [r3, #13]
 8000bb4:	68fb      	ldr	r3, [r7, #12]
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	739a      	strb	r2, [r3, #14]
 8000bba:	68fb      	ldr	r3, [r7, #12]
 8000bbc:	79fa      	ldrb	r2, [r7, #7]
 8000bbe:	73da      	strb	r2, [r3, #15]
 8000bc0:	68fb      	ldr	r3, [r7, #12]
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	3710      	adds	r7, #16
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bd80      	pop	{r7, pc}
 8000bca:	bf00      	nop
 8000bcc:	08004cb4 	.word	0x08004cb4

08000bd0 <_ZN8QAD_UARTC1ER19QAD_UART_InitStruct>:

  QAD_UART() = delete;

  // reference is just a name, cannot be NULL
  // it cannot be reassigned to something else, i.e. reseated
  QAD_UART(QAD_UART_InitStruct& init) :
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b082      	sub	sp, #8
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	6078      	str	r0, [r7, #4]
 8000bd8:	6039      	str	r1, [r7, #0]
		rx_pin(init.rx_pin),
    rx_af(init.rx_af),
		irq(USART1_IRQn),
		handle({0}),
		tx_state(PeriphInactive),
		rx_state(PeriphInactive) {}
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	2200      	movs	r2, #0
 8000bde:	701a      	strb	r2, [r3, #0]
		uart(init.uart),
 8000be0:	683b      	ldr	r3, [r7, #0]
 8000be2:	781a      	ldrb	r2, [r3, #0]
		rx_state(PeriphInactive) {}
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	705a      	strb	r2, [r3, #1]
    baud(init.baud),
 8000be8:	683b      	ldr	r3, [r7, #0]
 8000bea:	685a      	ldr	r2, [r3, #4]
		rx_state(PeriphInactive) {}
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	605a      	str	r2, [r3, #4]
		irq_priority(init.irq_priority),
 8000bf0:	683b      	ldr	r3, [r7, #0]
 8000bf2:	7a1a      	ldrb	r2, [r3, #8]
		rx_state(PeriphInactive) {}
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	721a      	strb	r2, [r3, #8]
		tx_gpio(init.tx_gpio),
 8000bf8:	683b      	ldr	r3, [r7, #0]
 8000bfa:	68da      	ldr	r2, [r3, #12]
		rx_state(PeriphInactive) {}
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	60da      	str	r2, [r3, #12]
		tx_pin(init.tx_pin),
 8000c00:	683b      	ldr	r3, [r7, #0]
 8000c02:	8a1a      	ldrh	r2, [r3, #16]
		rx_state(PeriphInactive) {}
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	821a      	strh	r2, [r3, #16]
    tx_af(init.tx_af),
 8000c08:	683b      	ldr	r3, [r7, #0]
 8000c0a:	7c9a      	ldrb	r2, [r3, #18]
		rx_state(PeriphInactive) {}
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	749a      	strb	r2, [r3, #18]
		rx_gpio(init.rx_gpio),
 8000c10:	683b      	ldr	r3, [r7, #0]
 8000c12:	695a      	ldr	r2, [r3, #20]
		rx_state(PeriphInactive) {}
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	615a      	str	r2, [r3, #20]
		rx_pin(init.rx_pin),
 8000c18:	683b      	ldr	r3, [r7, #0]
 8000c1a:	8b1a      	ldrh	r2, [r3, #24]
		rx_state(PeriphInactive) {}
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	831a      	strh	r2, [r3, #24]
    rx_af(init.rx_af),
 8000c20:	683b      	ldr	r3, [r7, #0]
 8000c22:	7e9a      	ldrb	r2, [r3, #26]
		rx_state(PeriphInactive) {}
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	769a      	strb	r2, [r3, #26]
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	2225      	movs	r2, #37	; 0x25
 8000c2c:	76da      	strb	r2, [r3, #27]
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	331c      	adds	r3, #28
 8000c32:	2288      	movs	r2, #136	; 0x88
 8000c34:	2100      	movs	r1, #0
 8000c36:	4618      	mov	r0, r3
 8000c38:	f003 fefc 	bl	8004a34 <memset>
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	2200      	movs	r2, #0
 8000c40:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	2200      	movs	r2, #0
 8000c48:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	4618      	mov	r0, r3
 8000c50:	3708      	adds	r7, #8
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bd80      	pop	{r7, pc}
	...

08000c58 <_ZN19QAS_Serial_Dev_UARTC1ER30QAS_Serial_Dev_UART_InitStruct>:
	QAD_UART_Periph periph;

	std::unique_ptr<QAD_UART> uart;

	QAS_Serial_Dev_UART() = delete;
	QAS_Serial_Dev_UART(QAS_Serial_Dev_UART_InitStruct &init) :
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b082      	sub	sp, #8
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
 8000c60:	6039      	str	r1, [r7, #0]
		QAS_Serial_Dev_Base(init.txfifo_size, init.rxfifo_size, DT_UART),
    periph(init.uart.uart),
		uart(std::make_unique<QAD_UART>(init.uart)) {}
 8000c62:	6878      	ldr	r0, [r7, #4]
 8000c64:	683b      	ldr	r3, [r7, #0]
 8000c66:	8b99      	ldrh	r1, [r3, #28]
 8000c68:	683b      	ldr	r3, [r7, #0]
 8000c6a:	8bda      	ldrh	r2, [r3, #30]
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	f7ff ff7b 	bl	8000b68 <_ZN19QAS_Serial_Dev_BaseC1EttNS_10DeviceTypeE>
 8000c72:	4a09      	ldr	r2, [pc, #36]	; (8000c98 <_ZN19QAS_Serial_Dev_UARTC1ER30QAS_Serial_Dev_UART_InitStruct+0x40>)
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	601a      	str	r2, [r3, #0]
    periph(init.uart.uart),
 8000c78:	683b      	ldr	r3, [r7, #0]
 8000c7a:	781a      	ldrb	r2, [r3, #0]
		uart(std::make_unique<QAD_UART>(init.uart)) {}
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	741a      	strb	r2, [r3, #16]
 8000c80:	683a      	ldr	r2, [r7, #0]
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	3314      	adds	r3, #20
 8000c86:	4611      	mov	r1, r2
 8000c88:	4618      	mov	r0, r3
 8000c8a:	f000 f9a2 	bl	8000fd2 <_ZSt11make_uniqueI8QAD_UARTJR19QAD_UART_InitStructEENSt9_MakeUniqIT_E15__single_objectEDpOT0_>
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	4618      	mov	r0, r3
 8000c92:	3708      	adds	r7, #8
 8000c94:	46bd      	mov	sp, r7
 8000c96:	bd80      	pop	{r7, pc}
 8000c98:	08004cf0 	.word	0x08004cf0

08000c9c <_ZN7QAD_FMCC1Ev>:

	SDRAM_HandleTypeDef handle;

  QA_InitState state;

	QAD_FMC() :
 8000c9c:	b480      	push	{r7}
 8000c9e:	b083      	sub	sp, #12
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
	  state(QA_NotInitialised) {}
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	601a      	str	r2, [r3, #0]
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	2201      	movs	r2, #1
 8000cae:	605a      	str	r2, [r3, #4]
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	2202      	movs	r2, #2
 8000cb4:	609a      	str	r2, [r3, #8]
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	2204      	movs	r2, #4
 8000cba:	60da      	str	r2, [r3, #12]
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	611a      	str	r2, [r3, #16]
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	2208      	movs	r2, #8
 8000cc6:	615a      	str	r2, [r3, #20]
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	2220      	movs	r2, #32
 8000ccc:	619a      	str	r2, [r3, #24]
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	2230      	movs	r2, #48	; 0x30
 8000cd2:	61da      	str	r2, [r3, #28]
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	621a      	str	r2, [r3, #32]
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	2200      	movs	r2, #0
 8000cde:	625a      	str	r2, [r3, #36]	; 0x24
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000ce6:	629a      	str	r2, [r3, #40]	; 0x28
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000cee:	62da      	str	r2, [r3, #44]	; 0x2c
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	f240 6203 	movw	r2, #1539	; 0x603
 8000cf6:	631a      	str	r2, [r3, #48]	; 0x30
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	4618      	mov	r0, r3
 8000d04:	370c      	adds	r7, #12
 8000d06:	46bd      	mov	sp, r7
 8000d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0c:	4770      	bx	lr
	...

08000d10 <_ZN7QAD_FMC3getEv>:
  QAD_FMC(const QAD_FMC& other) = delete;
  // seems references and consts used for operator overloading or default constructor methods
  QAD_FMC& operator=(const QAD_FMC& other) = delete;

  // to create a singleton
  static QAD_FMC& get(void) {
 8000d10:	b580      	push	{r7, lr}
 8000d12:	af00      	add	r7, sp, #0
  	// this will call default constructor
    static QAD_FMC instance;
 8000d14:	4b10      	ldr	r3, [pc, #64]	; (8000d58 <_ZN7QAD_FMC3getEv+0x48>)
 8000d16:	781b      	ldrb	r3, [r3, #0]
 8000d18:	f3bf 8f5b 	dmb	ish
 8000d1c:	b2db      	uxtb	r3, r3
 8000d1e:	f003 0301 	and.w	r3, r3, #1
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	bf0c      	ite	eq
 8000d26:	2301      	moveq	r3, #1
 8000d28:	2300      	movne	r3, #0
 8000d2a:	b2db      	uxtb	r3, r3
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d010      	beq.n	8000d52 <_ZN7QAD_FMC3getEv+0x42>
 8000d30:	4809      	ldr	r0, [pc, #36]	; (8000d58 <_ZN7QAD_FMC3getEv+0x48>)
 8000d32:	f003 fe05 	bl	8004940 <__cxa_guard_acquire>
 8000d36:	4603      	mov	r3, r0
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	bf14      	ite	ne
 8000d3c:	2301      	movne	r3, #1
 8000d3e:	2300      	moveq	r3, #0
 8000d40:	b2db      	uxtb	r3, r3
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d005      	beq.n	8000d52 <_ZN7QAD_FMC3getEv+0x42>
 8000d46:	4805      	ldr	r0, [pc, #20]	; (8000d5c <_ZN7QAD_FMC3getEv+0x4c>)
 8000d48:	f7ff ffa8 	bl	8000c9c <_ZN7QAD_FMCC1Ev>
 8000d4c:	4802      	ldr	r0, [pc, #8]	; (8000d58 <_ZN7QAD_FMC3getEv+0x48>)
 8000d4e:	f003 fe03 	bl	8004958 <__cxa_guard_release>

    return instance;
 8000d52:	4b02      	ldr	r3, [pc, #8]	; (8000d5c <_ZN7QAD_FMC3getEv+0x4c>)
  }
 8000d54:	4618      	mov	r0, r3
 8000d56:	bd80      	pop	{r7, pc}
 8000d58:	200000fc 	.word	0x200000fc
 8000d5c:	20000090 	.word	0x20000090

08000d60 <_ZN7QAD_FMC4initEv>:

  static QA_InitState getState(void) {
    return get().state;
  }

  static QA_Result init(void) {
 8000d60:	b580      	push	{r7, lr}
 8000d62:	af00      	add	r7, sp, #0
  	return get().imp_init();
 8000d64:	f7ff ffd4 	bl	8000d10 <_ZN7QAD_FMC3getEv>
 8000d68:	4603      	mov	r3, r0
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	f002 fed4 	bl	8003b18 <_ZN7QAD_FMC8imp_initEv>
 8000d70:	4603      	mov	r3, r0
  }
 8000d72:	4618      	mov	r0, r3
 8000d74:	bd80      	pop	{r7, pc}

08000d76 <_ZN7QAD_FMC4testEv>:

  static QA_Result test(void) {
 8000d76:	b580      	push	{r7, lr}
 8000d78:	af00      	add	r7, sp, #0
  	return get().imp_test();
 8000d7a:	f7ff ffc9 	bl	8000d10 <_ZN7QAD_FMC3getEv>
 8000d7e:	4603      	mov	r3, r0
 8000d80:	4618      	mov	r0, r3
 8000d82:	f002 ffe5 	bl	8003d50 <_ZN7QAD_FMC8imp_testEv>
 8000d86:	4603      	mov	r3, r0
  }
 8000d88:	4618      	mov	r0, r3
 8000d8a:	bd80      	pop	{r7, pc}

08000d8c <main>:
QAD_GPIO_Output *gpio_user_led_red;
QAD_GPIO_Output *gpio_user_led_green;

int
main(void)
{
 8000d8c:	b590      	push	{r4, r7, lr}
 8000d8e:	b091      	sub	sp, #68	; 0x44
 8000d90:	af00      	add	r7, sp, #0
	uint32_t ticks = 0;
 8000d92:	2300      	movs	r3, #0
 8000d94:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint32_t old_tick = 0;
 8000d96:	2300      	movs	r3, #0
 8000d98:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t new_tick = 0;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	63bb      	str	r3, [r7, #56]	; 0x38
	uint32_t cur_tick = 0;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	62fb      	str	r3, [r7, #44]	; 0x2c

	uint32_t heartbeat_ticks = 0;
 8000da2:	2300      	movs	r3, #0
 8000da4:	637b      	str	r3, [r7, #52]	; 0x34
	const uint32_t heartbeat_tick_threshold = 500;
 8000da6:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000daa:	62bb      	str	r3, [r7, #40]	; 0x28

  // System setup
  if (SystemInitialize())
 8000dac:	f7ff fc6e 	bl	800068c <_Z16SystemInitializev>
 8000db0:	4603      	mov	r3, r0
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	bf14      	ite	ne
 8000db6:	2301      	movne	r3, #1
 8000db8:	2300      	moveq	r3, #0
 8000dba:	b2db      	uxtb	r3, r3
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d000      	beq.n	8000dc2 <main+0x36>
  {
    while (1) {}
 8000dc0:	e7fe      	b.n	8000dc0 <main+0x34>
  }

  // User LEDs
  gpio_user_led_red = new QAD_GPIO_Output(QA_USERLED_RED_GPIO_PORT, QA_USERLED_RED_GPIO_PIN);
 8000dc2:	2008      	movs	r0, #8
 8000dc4:	f003 fdcb 	bl	800495e <_Znwj>
 8000dc8:	4603      	mov	r3, r0
 8000dca:	461c      	mov	r4, r3
 8000dcc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000dd0:	495c      	ldr	r1, [pc, #368]	; (8000f44 <main+0x1b8>)
 8000dd2:	4620      	mov	r0, r4
 8000dd4:	f003 f801 	bl	8003dda <_ZN15QAD_GPIO_OutputC1EP12GPIO_TypeDeft>
 8000dd8:	4b5b      	ldr	r3, [pc, #364]	; (8000f48 <main+0x1bc>)
 8000dda:	601c      	str	r4, [r3, #0]
  gpio_user_led_green = new QAD_GPIO_Output(QA_USERLED_GREEN_GPIO_PORT, QA_USERLED_GREEN_GPIO_PIN);
 8000ddc:	2008      	movs	r0, #8
 8000dde:	f003 fdbe 	bl	800495e <_Znwj>
 8000de2:	4603      	mov	r3, r0
 8000de4:	461c      	mov	r4, r3
 8000de6:	2220      	movs	r2, #32
 8000de8:	4956      	ldr	r1, [pc, #344]	; (8000f44 <main+0x1b8>)
 8000dea:	4620      	mov	r0, r4
 8000dec:	f002 fff5 	bl	8003dda <_ZN15QAD_GPIO_OutputC1EP12GPIO_TypeDeft>
 8000df0:	4b56      	ldr	r3, [pc, #344]	; (8000f4c <main+0x1c0>)
 8000df2:	601c      	str	r4, [r3, #0]

  QAD_GPIO_Input *gpio_user_button = new QAD_GPIO_Input(QA_USERBUTTON_GPIO_PORT, QA_USERBUTTON_GPIO_PIN);
 8000df4:	2008      	movs	r0, #8
 8000df6:	f003 fdb2 	bl	800495e <_Znwj>
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	461c      	mov	r4, r3
 8000dfe:	2201      	movs	r2, #1
 8000e00:	4953      	ldr	r1, [pc, #332]	; (8000f50 <main+0x1c4>)
 8000e02:	4620      	mov	r0, r4
 8000e04:	f7ff fe76 	bl	8000af4 <_ZN14QAD_GPIO_InputC1EP12GPIO_TypeDeft>
 8000e08:	627c      	str	r4, [r7, #36]	; 0x24

  QAS_Serial_Dev_UART_InitStruct serial_init = {};
 8000e0a:	1d3b      	adds	r3, r7, #4
 8000e0c:	2220      	movs	r2, #32
 8000e0e:	2100      	movs	r1, #0
 8000e10:	4618      	mov	r0, r3
 8000e12:	f003 fe0f 	bl	8004a34 <memset>
  serial_init.uart.uart = QAD_UART1;
 8000e16:	2300      	movs	r3, #0
 8000e18:	713b      	strb	r3, [r7, #4]
  serial_init.uart.baud = QAD_UART1_BAUDRATE;
 8000e1a:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 8000e1e:	60bb      	str	r3, [r7, #8]
  serial_init.uart.irq_priority = QAD_IRQPRIORITY_UART1;
 8000e20:	2309      	movs	r3, #9
 8000e22:	733b      	strb	r3, [r7, #12]
  serial_init.uart.tx_gpio = QAD_UART1_TX_PORT;
 8000e24:	4b4a      	ldr	r3, [pc, #296]	; (8000f50 <main+0x1c4>)
 8000e26:	613b      	str	r3, [r7, #16]
  serial_init.uart.tx_pin = QAD_UART1_TX_PIN;
 8000e28:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000e2c:	82bb      	strh	r3, [r7, #20]
  serial_init.uart.tx_af = QAD_UART1_TX_AF;
 8000e2e:	2307      	movs	r3, #7
 8000e30:	75bb      	strb	r3, [r7, #22]
  serial_init.uart.rx_gpio = QAD_UART1_RX_PORT;
 8000e32:	4b47      	ldr	r3, [pc, #284]	; (8000f50 <main+0x1c4>)
 8000e34:	61bb      	str	r3, [r7, #24]
  serial_init.uart.rx_pin = QAD_UART1_RX_PIN;
 8000e36:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000e3a:	83bb      	strh	r3, [r7, #28]
  serial_init.uart.rx_af = QAD_UART1_RX_AF;
 8000e3c:	2307      	movs	r3, #7
 8000e3e:	77bb      	strb	r3, [r7, #30]
  serial_init.txfifo_size = QAD_UART1_TX_FIFOSIZE;
 8000e40:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000e44:	843b      	strh	r3, [r7, #32]
  serial_init.rxfifo_size = QAD_UART1_RX_FIFOSIZE;
 8000e46:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000e4a:	847b      	strh	r3, [r7, #34]	; 0x22
  Serial_UART = new QAS_Serial_Dev_UART(serial_init);
 8000e4c:	2018      	movs	r0, #24
 8000e4e:	f003 fd86 	bl	800495e <_Znwj>
 8000e52:	4603      	mov	r3, r0
 8000e54:	461c      	mov	r4, r3
 8000e56:	1d3b      	adds	r3, r7, #4
 8000e58:	4619      	mov	r1, r3
 8000e5a:	4620      	mov	r0, r4
 8000e5c:	f7ff fefc 	bl	8000c58 <_ZN19QAS_Serial_Dev_UARTC1ER30QAS_Serial_Dev_UART_InitStruct>
 8000e60:	4b3c      	ldr	r3, [pc, #240]	; (8000f54 <main+0x1c8>)
 8000e62:	601c      	str	r4, [r3, #0]

  if (Serial_UART->init(NULL) == QA_Fail) {
 8000e64:	4b3b      	ldr	r3, [pc, #236]	; (8000f54 <main+0x1c8>)
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	2100      	movs	r1, #0
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	f003 faa8 	bl	80043c0 <_ZN19QAS_Serial_Dev_Base4initEPv>
 8000e70:	4603      	mov	r3, r0
 8000e72:	2b01      	cmp	r3, #1
 8000e74:	bf0c      	ite	eq
 8000e76:	2301      	moveq	r3, #1
 8000e78:	2300      	movne	r3, #0
 8000e7a:	b2db      	uxtb	r3, r3
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d005      	beq.n	8000e8c <main+0x100>
  	gpio_user_led_red->on();
 8000e80:	4b31      	ldr	r3, [pc, #196]	; (8000f48 <main+0x1bc>)
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	4618      	mov	r0, r3
 8000e86:	f002 ffcb 	bl	8003e20 <_ZN15QAD_GPIO_Output2onEv>
    while (1) {}
 8000e8a:	e7fe      	b.n	8000e8a <main+0xfe>
  }

  if (QAD_FMC::init() == QA_OK) {
 8000e8c:	f7ff ff68 	bl	8000d60 <_ZN7QAD_FMC4initEv>
 8000e90:	4603      	mov	r3, r0
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	bf0c      	ite	eq
 8000e96:	2301      	moveq	r3, #1
 8000e98:	2300      	movne	r3, #0
 8000e9a:	b2db      	uxtb	r3, r3
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d017      	beq.n	8000ed0 <main+0x144>
    if (QAD_FMC::test() == QA_OK) {
 8000ea0:	f7ff ff69 	bl	8000d76 <_ZN7QAD_FMC4testEv>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	bf0c      	ite	eq
 8000eaa:	2301      	moveq	r3, #1
 8000eac:	2300      	movne	r3, #0
 8000eae:	b2db      	uxtb	r3, r3
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d006      	beq.n	8000ec2 <main+0x136>
    	Serial_UART->txStringCR("SDRAM: Initialised and tested OK");
 8000eb4:	4b27      	ldr	r3, [pc, #156]	; (8000f54 <main+0x1c8>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	4927      	ldr	r1, [pc, #156]	; (8000f58 <main+0x1cc>)
 8000eba:	4618      	mov	r0, r3
 8000ebc:	f003 fab3 	bl	8004426 <_ZN19QAS_Serial_Dev_Base10txStringCREPKc>
 8000ec0:	e00c      	b.n	8000edc <main+0x150>
    } else {
    	Serial_UART->txStringCR("SDRAM: Initialised, failed test");
 8000ec2:	4b24      	ldr	r3, [pc, #144]	; (8000f54 <main+0x1c8>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	4925      	ldr	r1, [pc, #148]	; (8000f5c <main+0x1d0>)
 8000ec8:	4618      	mov	r0, r3
 8000eca:	f003 faac 	bl	8004426 <_ZN19QAS_Serial_Dev_Base10txStringCREPKc>
 8000ece:	e005      	b.n	8000edc <main+0x150>
    }
  } else {
  	Serial_UART->txStringCR("SDRAM: Initialisation failed");
 8000ed0:	4b20      	ldr	r3, [pc, #128]	; (8000f54 <main+0x1c8>)
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	4922      	ldr	r1, [pc, #136]	; (8000f60 <main+0x1d4>)
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	f003 faa5 	bl	8004426 <_ZN19QAS_Serial_Dev_Base10txStringCREPKc>
  }

  // Processing loop
	new_tick = HAL_GetTick();
 8000edc:	f000 fb70 	bl	80015c0 <HAL_GetTick>
 8000ee0:	63b8      	str	r0, [r7, #56]	; 0x38
	old_tick = new_tick;
 8000ee2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000ee4:	633b      	str	r3, [r7, #48]	; 0x30

  while (1) {
  	cur_tick = HAL_GetTick();
 8000ee6:	f000 fb6b 	bl	80015c0 <HAL_GetTick>
 8000eea:	62f8      	str	r0, [r7, #44]	; 0x2c
  	// check more than 1ms elapsed since previous loop iteration
  	if (cur_tick != new_tick) {
 8000eec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000eee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000ef0:	429a      	cmp	r2, r3
 8000ef2:	d012      	beq.n	8000f1a <main+0x18e>
  	  old_tick = new_tick;
 8000ef4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000ef6:	633b      	str	r3, [r7, #48]	; 0x30
  	  new_tick = cur_tick;
 8000ef8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000efa:	63bb      	str	r3, [r7, #56]	; 0x38

  	  // as cumulative ticks, if running longer than 52days, 32bit overflow will occur
  	  if (new_tick < old_tick) {
 8000efc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8000efe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000f00:	429a      	cmp	r2, r3
 8000f02:	d205      	bcs.n	8000f10 <main+0x184>
  	    ticks = new_tick + (0xffffffff - old_tick);
 8000f04:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8000f06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000f08:	1ad3      	subs	r3, r2, r3
 8000f0a:	3b01      	subs	r3, #1
 8000f0c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000f0e:	e006      	b.n	8000f1e <main+0x192>
  	  } else {
  	    ticks = new_tick - old_tick;
 8000f10:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8000f12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000f14:	1ad3      	subs	r3, r2, r3
 8000f16:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000f18:	e001      	b.n	8000f1e <main+0x192>
  	  }
  	} else {
  	  // ticks holds the amount of ms since last loop
  	  ticks = 0;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	63fb      	str	r3, [r7, #60]	; 0x3c
  	}



  	// update heartbeat led
  	heartbeat_ticks += ticks;
 8000f1e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000f20:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000f22:	4413      	add	r3, r2
 8000f24:	637b      	str	r3, [r7, #52]	; 0x34
  	if (heartbeat_ticks >= heartbeat_tick_threshold) {
 8000f26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000f28:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000f2c:	d3db      	bcc.n	8000ee6 <main+0x15a>
      gpio_user_led_green->toggle();
 8000f2e:	4b07      	ldr	r3, [pc, #28]	; (8000f4c <main+0x1c0>)
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	4618      	mov	r0, r3
 8000f34:	f002 ff9a 	bl	8003e6c <_ZN15QAD_GPIO_Output6toggleEv>
      heartbeat_ticks -= heartbeat_tick_threshold;
 8000f38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000f3a:	f5a3 73fa 	sub.w	r3, r3, #500	; 0x1f4
 8000f3e:	637b      	str	r3, [r7, #52]	; 0x34
  	cur_tick = HAL_GetTick();
 8000f40:	e7d1      	b.n	8000ee6 <main+0x15a>
 8000f42:	bf00      	nop
 8000f44:	40022400 	.word	0x40022400
 8000f48:	20000104 	.word	0x20000104
 8000f4c:	20000108 	.word	0x20000108
 8000f50:	40020000 	.word	0x40020000
 8000f54:	20000100 	.word	0x20000100
 8000f58:	08004c48 	.word	0x08004c48
 8000f5c:	08004c6c 	.word	0x08004c6c
 8000f60:	08004c8c 	.word	0x08004c8c

08000f64 <_ZSt11make_uniqueIA_hENSt9_MakeUniqIT_E7__arrayEj>:
    { return unique_ptr<_Tp>(new _Tp(std::forward<_Args>(__args)...)); }

  /// std::make_unique for arrays of unknown bound
  template<typename _Tp>
    inline typename _MakeUniq<_Tp>::__array
    make_unique(size_t __num)
 8000f64:	b590      	push	{r4, r7, lr}
 8000f66:	b083      	sub	sp, #12
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
 8000f6c:	6039      	str	r1, [r7, #0]
    { return unique_ptr<_Tp>(new remove_extent_t<_Tp>[__num]()); }
 8000f6e:	683c      	ldr	r4, [r7, #0]
 8000f70:	4620      	mov	r0, r4
 8000f72:	f003 fd05 	bl	8004980 <_Znaj>
 8000f76:	4603      	mov	r3, r0
 8000f78:	4618      	mov	r0, r3
 8000f7a:	4602      	mov	r2, r0
 8000f7c:	1e63      	subs	r3, r4, #1
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	db04      	blt.n	8000f8c <_ZSt11make_uniqueIA_hENSt9_MakeUniqIT_E7__arrayEj+0x28>
 8000f82:	2100      	movs	r1, #0
 8000f84:	7011      	strb	r1, [r2, #0]
 8000f86:	3201      	adds	r2, #1
 8000f88:	3b01      	subs	r3, #1
 8000f8a:	e7f8      	b.n	8000f7e <_ZSt11make_uniqueIA_hENSt9_MakeUniqIT_E7__arrayEj+0x1a>
 8000f8c:	4601      	mov	r1, r0
 8000f8e:	6878      	ldr	r0, [r7, #4]
 8000f90:	f000 f849 	bl	8001026 <_ZNSt10unique_ptrIA_hSt14default_deleteIS0_EEC1IPhS2_vbEET_>
 8000f94:	6878      	ldr	r0, [r7, #4]
 8000f96:	370c      	adds	r7, #12
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bd90      	pop	{r4, r7, pc}

08000f9c <_ZSt11make_uniqueI14QAT_FIFOBufferJRtEENSt9_MakeUniqIT_E15__single_objectEDpOT0_>:
    make_unique(_Args&&... __args)
 8000f9c:	b5b0      	push	{r4, r5, r7, lr}
 8000f9e:	b082      	sub	sp, #8
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
 8000fa4:	6039      	str	r1, [r7, #0]
    { return unique_ptr<_Tp>(new _Tp(std::forward<_Args>(__args)...)); }
 8000fa6:	6838      	ldr	r0, [r7, #0]
 8000fa8:	f000 f859 	bl	800105e <_ZSt7forwardIRtEOT_RNSt16remove_referenceIS1_E4typeE>
 8000fac:	4603      	mov	r3, r0
 8000fae:	881c      	ldrh	r4, [r3, #0]
 8000fb0:	200c      	movs	r0, #12
 8000fb2:	f003 fcd4 	bl	800495e <_Znwj>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	461d      	mov	r5, r3
 8000fba:	4621      	mov	r1, r4
 8000fbc:	4628      	mov	r0, r5
 8000fbe:	f7ff fdb9 	bl	8000b34 <_ZN14QAT_FIFOBufferC1Et>
 8000fc2:	4629      	mov	r1, r5
 8000fc4:	6878      	ldr	r0, [r7, #4]
 8000fc6:	f000 f865 	bl	8001094 <_ZNSt10unique_ptrI14QAT_FIFOBufferSt14default_deleteIS0_EEC1IS2_vEEPS0_>
 8000fca:	6878      	ldr	r0, [r7, #4]
 8000fcc:	3708      	adds	r7, #8
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bdb0      	pop	{r4, r5, r7, pc}

08000fd2 <_ZSt11make_uniqueI8QAD_UARTJR19QAD_UART_InitStructEENSt9_MakeUniqIT_E15__single_objectEDpOT0_>:
    make_unique(_Args&&... __args)
 8000fd2:	b5b0      	push	{r4, r5, r7, lr}
 8000fd4:	b082      	sub	sp, #8
 8000fd6:	af00      	add	r7, sp, #0
 8000fd8:	6078      	str	r0, [r7, #4]
 8000fda:	6039      	str	r1, [r7, #0]
    { return unique_ptr<_Tp>(new _Tp(std::forward<_Args>(__args)...)); }
 8000fdc:	6838      	ldr	r0, [r7, #0]
 8000fde:	f000 f875 	bl	80010cc <_ZSt7forwardIR19QAD_UART_InitStructEOT_RNSt16remove_referenceIS2_E4typeE>
 8000fe2:	4605      	mov	r5, r0
 8000fe4:	20a8      	movs	r0, #168	; 0xa8
 8000fe6:	f003 fcba 	bl	800495e <_Znwj>
 8000fea:	4603      	mov	r3, r0
 8000fec:	461c      	mov	r4, r3
 8000fee:	4629      	mov	r1, r5
 8000ff0:	4620      	mov	r0, r4
 8000ff2:	f7ff fded 	bl	8000bd0 <_ZN8QAD_UARTC1ER19QAD_UART_InitStruct>
 8000ff6:	4621      	mov	r1, r4
 8000ff8:	6878      	ldr	r0, [r7, #4]
 8000ffa:	f000 f882 	bl	8001102 <_ZNSt10unique_ptrI8QAD_UARTSt14default_deleteIS0_EEC1IS2_vEEPS0_>
 8000ffe:	6878      	ldr	r0, [r7, #4]
 8001000:	3708      	adds	r7, #8
 8001002:	46bd      	mov	sp, r7
 8001004:	bdb0      	pop	{r4, r5, r7, pc}

08001006 <_ZNSt15__uniq_ptr_dataIhSt14default_deleteIA_hELb1ELb1EECI1St15__uniq_ptr_implIhS2_EEPh>:
      using __uniq_ptr_impl<_Tp, _Dp>::__uniq_ptr_impl;
 8001006:	b580      	push	{r7, lr}
 8001008:	b082      	sub	sp, #8
 800100a:	af00      	add	r7, sp, #0
 800100c:	6078      	str	r0, [r7, #4]
 800100e:	6039      	str	r1, [r7, #0]
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	683a      	ldr	r2, [r7, #0]
 8001014:	4611      	mov	r1, r2
 8001016:	4618      	mov	r0, r3
 8001018:	f000 f88f 	bl	800113a <_ZNSt15__uniq_ptr_implIhSt14default_deleteIA_hEEC1EPh>
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	4618      	mov	r0, r3
 8001020:	3708      	adds	r7, #8
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}

08001026 <_ZNSt10unique_ptrIA_hSt14default_deleteIS0_EEC1IPhS2_vbEET_>:
	unique_ptr(_Up __p) noexcept
 8001026:	b580      	push	{r7, lr}
 8001028:	b082      	sub	sp, #8
 800102a:	af00      	add	r7, sp, #0
 800102c:	6078      	str	r0, [r7, #4]
 800102e:	6039      	str	r1, [r7, #0]
	: _M_t(__p)
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	6839      	ldr	r1, [r7, #0]
 8001034:	4618      	mov	r0, r3
 8001036:	f7ff ffe6 	bl	8001006 <_ZNSt15__uniq_ptr_dataIhSt14default_deleteIA_hELb1ELb1EECI1St15__uniq_ptr_implIhS2_EEPh>
        { }
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	4618      	mov	r0, r3
 800103e:	3708      	adds	r7, #8
 8001040:	46bd      	mov	sp, r7
 8001042:	bd80      	pop	{r7, pc}

08001044 <_ZNSt15__uniq_ptr_implIhSt14default_deleteIA_hEE6_M_ptrEv>:
      pointer&   _M_ptr() { return std::get<0>(_M_t); }
 8001044:	b580      	push	{r7, lr}
 8001046:	b082      	sub	sp, #8
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	4618      	mov	r0, r3
 8001050:	f000 f887 	bl	8001162 <_ZSt3getILj0EJPhSt14default_deleteIA_hEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>
 8001054:	4603      	mov	r3, r0
 8001056:	4618      	mov	r0, r3
 8001058:	3708      	adds	r7, #8
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}

0800105e <_ZSt7forwardIRtEOT_RNSt16remove_referenceIS1_E4typeE>:
   *
   *  This function is used to implement "perfect forwarding".
   */
  template<typename _Tp>
    constexpr _Tp&&
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 800105e:	b480      	push	{r7}
 8001060:	b083      	sub	sp, #12
 8001062:	af00      	add	r7, sp, #0
 8001064:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	4618      	mov	r0, r3
 800106a:	370c      	adds	r7, #12
 800106c:	46bd      	mov	sp, r7
 800106e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001072:	4770      	bx	lr

08001074 <_ZNSt15__uniq_ptr_dataI14QAT_FIFOBufferSt14default_deleteIS0_ELb1ELb1EECI1St15__uniq_ptr_implIS0_S2_EEPS0_>:
      using __uniq_ptr_impl<_Tp, _Dp>::__uniq_ptr_impl;
 8001074:	b580      	push	{r7, lr}
 8001076:	b082      	sub	sp, #8
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
 800107c:	6039      	str	r1, [r7, #0]
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	683a      	ldr	r2, [r7, #0]
 8001082:	4611      	mov	r1, r2
 8001084:	4618      	mov	r0, r3
 8001086:	f000 f886 	bl	8001196 <_ZNSt15__uniq_ptr_implI14QAT_FIFOBufferSt14default_deleteIS0_EEC1EPS0_>
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	4618      	mov	r0, r3
 800108e:	3708      	adds	r7, #8
 8001090:	46bd      	mov	sp, r7
 8001092:	bd80      	pop	{r7, pc}

08001094 <_ZNSt10unique_ptrI14QAT_FIFOBufferSt14default_deleteIS0_EEC1IS2_vEEPS0_>:
	unique_ptr(pointer __p) noexcept
 8001094:	b580      	push	{r7, lr}
 8001096:	b082      	sub	sp, #8
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
 800109c:	6039      	str	r1, [r7, #0]
	: _M_t(__p)
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	6839      	ldr	r1, [r7, #0]
 80010a2:	4618      	mov	r0, r3
 80010a4:	f7ff ffe6 	bl	8001074 <_ZNSt15__uniq_ptr_dataI14QAT_FIFOBufferSt14default_deleteIS0_ELb1ELb1EECI1St15__uniq_ptr_implIS0_S2_EEPS0_>
        { }
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	4618      	mov	r0, r3
 80010ac:	3708      	adds	r7, #8
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bd80      	pop	{r7, pc}

080010b2 <_ZNSt15__uniq_ptr_implI14QAT_FIFOBufferSt14default_deleteIS0_EE6_M_ptrEv>:
      pointer&   _M_ptr() { return std::get<0>(_M_t); }
 80010b2:	b580      	push	{r7, lr}
 80010b4:	b082      	sub	sp, #8
 80010b6:	af00      	add	r7, sp, #0
 80010b8:	6078      	str	r0, [r7, #4]
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	4618      	mov	r0, r3
 80010be:	f000 f87e 	bl	80011be <_ZSt3getILj0EJP14QAT_FIFOBufferSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>
 80010c2:	4603      	mov	r3, r0
 80010c4:	4618      	mov	r0, r3
 80010c6:	3708      	adds	r7, #8
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}

080010cc <_ZSt7forwardIR19QAD_UART_InitStructEOT_RNSt16remove_referenceIS2_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 80010cc:	b480      	push	{r7}
 80010ce:	b083      	sub	sp, #12
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	4618      	mov	r0, r3
 80010d8:	370c      	adds	r7, #12
 80010da:	46bd      	mov	sp, r7
 80010dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e0:	4770      	bx	lr

080010e2 <_ZNSt15__uniq_ptr_dataI8QAD_UARTSt14default_deleteIS0_ELb1ELb1EECI1St15__uniq_ptr_implIS0_S2_EEPS0_>:
      using __uniq_ptr_impl<_Tp, _Dp>::__uniq_ptr_impl;
 80010e2:	b580      	push	{r7, lr}
 80010e4:	b082      	sub	sp, #8
 80010e6:	af00      	add	r7, sp, #0
 80010e8:	6078      	str	r0, [r7, #4]
 80010ea:	6039      	str	r1, [r7, #0]
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	683a      	ldr	r2, [r7, #0]
 80010f0:	4611      	mov	r1, r2
 80010f2:	4618      	mov	r0, r3
 80010f4:	f000 f87d 	bl	80011f2 <_ZNSt15__uniq_ptr_implI8QAD_UARTSt14default_deleteIS0_EEC1EPS0_>
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	4618      	mov	r0, r3
 80010fc:	3708      	adds	r7, #8
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}

08001102 <_ZNSt10unique_ptrI8QAD_UARTSt14default_deleteIS0_EEC1IS2_vEEPS0_>:
	unique_ptr(pointer __p) noexcept
 8001102:	b580      	push	{r7, lr}
 8001104:	b082      	sub	sp, #8
 8001106:	af00      	add	r7, sp, #0
 8001108:	6078      	str	r0, [r7, #4]
 800110a:	6039      	str	r1, [r7, #0]
	: _M_t(__p)
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	6839      	ldr	r1, [r7, #0]
 8001110:	4618      	mov	r0, r3
 8001112:	f7ff ffe6 	bl	80010e2 <_ZNSt15__uniq_ptr_dataI8QAD_UARTSt14default_deleteIS0_ELb1ELb1EECI1St15__uniq_ptr_implIS0_S2_EEPS0_>
        { }
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	4618      	mov	r0, r3
 800111a:	3708      	adds	r7, #8
 800111c:	46bd      	mov	sp, r7
 800111e:	bd80      	pop	{r7, pc}

08001120 <_ZNSt15__uniq_ptr_implI8QAD_UARTSt14default_deleteIS0_EE6_M_ptrEv>:
      pointer&   _M_ptr() { return std::get<0>(_M_t); }
 8001120:	b580      	push	{r7, lr}
 8001122:	b082      	sub	sp, #8
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	4618      	mov	r0, r3
 800112c:	f000 f875 	bl	800121a <_ZSt3getILj0EJP8QAD_UARTSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>
 8001130:	4603      	mov	r3, r0
 8001132:	4618      	mov	r0, r3
 8001134:	3708      	adds	r7, #8
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}

0800113a <_ZNSt15__uniq_ptr_implIhSt14default_deleteIA_hEEC1EPh>:
      __uniq_ptr_impl(pointer __p) : _M_t() { _M_ptr() = __p; }
 800113a:	b580      	push	{r7, lr}
 800113c:	b082      	sub	sp, #8
 800113e:	af00      	add	r7, sp, #0
 8001140:	6078      	str	r0, [r7, #4]
 8001142:	6039      	str	r1, [r7, #0]
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	4618      	mov	r0, r3
 8001148:	f000 f881 	bl	800124e <_ZNSt5tupleIJPhSt14default_deleteIA_hEEEC1ILb1ELb1EEEv>
 800114c:	6878      	ldr	r0, [r7, #4]
 800114e:	f7ff ff79 	bl	8001044 <_ZNSt15__uniq_ptr_implIhSt14default_deleteIA_hEE6_M_ptrEv>
 8001152:	4602      	mov	r2, r0
 8001154:	683b      	ldr	r3, [r7, #0]
 8001156:	6013      	str	r3, [r2, #0]
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	4618      	mov	r0, r3
 800115c:	3708      	adds	r7, #8
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}

08001162 <_ZSt3getILj0EJPhSt14default_deleteIA_hEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>:
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }

  /// Return a reference to the ith element of a tuple.
  template<std::size_t __i, typename... _Elements>
    constexpr __tuple_element_t<__i, tuple<_Elements...>>&
    get(tuple<_Elements...>& __t) noexcept
 8001162:	b580      	push	{r7, lr}
 8001164:	b082      	sub	sp, #8
 8001166:	af00      	add	r7, sp, #0
 8001168:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	4618      	mov	r0, r3
 800116e:	f000 f87b 	bl	8001268 <_ZSt12__get_helperILj0EPhJSt14default_deleteIA_hEEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
 8001172:	4603      	mov	r3, r0
 8001174:	4618      	mov	r0, r3
 8001176:	3708      	adds	r7, #8
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}

0800117c <_ZNSt11_Tuple_implILj0EJPhSt14default_deleteIA_hEEE7_M_headERS4_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 800117c:	b580      	push	{r7, lr}
 800117e:	b082      	sub	sp, #8
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	4618      	mov	r0, r3
 8001188:	f000 f87a 	bl	8001280 <_ZNSt10_Head_baseILj0EPhLb0EE7_M_headERS1_>
 800118c:	4603      	mov	r3, r0
 800118e:	4618      	mov	r0, r3
 8001190:	3708      	adds	r7, #8
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}

08001196 <_ZNSt15__uniq_ptr_implI14QAT_FIFOBufferSt14default_deleteIS0_EEC1EPS0_>:
 8001196:	b580      	push	{r7, lr}
 8001198:	b082      	sub	sp, #8
 800119a:	af00      	add	r7, sp, #0
 800119c:	6078      	str	r0, [r7, #4]
 800119e:	6039      	str	r1, [r7, #0]
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	4618      	mov	r0, r3
 80011a4:	f000 f877 	bl	8001296 <_ZNSt5tupleIJP14QAT_FIFOBufferSt14default_deleteIS0_EEEC1ILb1ELb1EEEv>
 80011a8:	6878      	ldr	r0, [r7, #4]
 80011aa:	f7ff ff82 	bl	80010b2 <_ZNSt15__uniq_ptr_implI14QAT_FIFOBufferSt14default_deleteIS0_EE6_M_ptrEv>
 80011ae:	4602      	mov	r2, r0
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	6013      	str	r3, [r2, #0]
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	4618      	mov	r0, r3
 80011b8:	3708      	adds	r7, #8
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}

080011be <_ZSt3getILj0EJP14QAT_FIFOBufferSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>:
    get(tuple<_Elements...>& __t) noexcept
 80011be:	b580      	push	{r7, lr}
 80011c0:	b082      	sub	sp, #8
 80011c2:	af00      	add	r7, sp, #0
 80011c4:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	4618      	mov	r0, r3
 80011ca:	f000 f871 	bl	80012b0 <_ZSt12__get_helperILj0EP14QAT_FIFOBufferJSt14default_deleteIS0_EEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
 80011ce:	4603      	mov	r3, r0
 80011d0:	4618      	mov	r0, r3
 80011d2:	3708      	adds	r7, #8
 80011d4:	46bd      	mov	sp, r7
 80011d6:	bd80      	pop	{r7, pc}

080011d8 <_ZNSt11_Tuple_implILj0EJP14QAT_FIFOBufferSt14default_deleteIS0_EEE7_M_headERS4_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 80011d8:	b580      	push	{r7, lr}
 80011da:	b082      	sub	sp, #8
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	4618      	mov	r0, r3
 80011e4:	f000 f870 	bl	80012c8 <_ZNSt10_Head_baseILj0EP14QAT_FIFOBufferLb0EE7_M_headERS2_>
 80011e8:	4603      	mov	r3, r0
 80011ea:	4618      	mov	r0, r3
 80011ec:	3708      	adds	r7, #8
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd80      	pop	{r7, pc}

080011f2 <_ZNSt15__uniq_ptr_implI8QAD_UARTSt14default_deleteIS0_EEC1EPS0_>:
 80011f2:	b580      	push	{r7, lr}
 80011f4:	b082      	sub	sp, #8
 80011f6:	af00      	add	r7, sp, #0
 80011f8:	6078      	str	r0, [r7, #4]
 80011fa:	6039      	str	r1, [r7, #0]
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	4618      	mov	r0, r3
 8001200:	f000 f86d 	bl	80012de <_ZNSt5tupleIJP8QAD_UARTSt14default_deleteIS0_EEEC1ILb1ELb1EEEv>
 8001204:	6878      	ldr	r0, [r7, #4]
 8001206:	f7ff ff8b 	bl	8001120 <_ZNSt15__uniq_ptr_implI8QAD_UARTSt14default_deleteIS0_EE6_M_ptrEv>
 800120a:	4602      	mov	r2, r0
 800120c:	683b      	ldr	r3, [r7, #0]
 800120e:	6013      	str	r3, [r2, #0]
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	4618      	mov	r0, r3
 8001214:	3708      	adds	r7, #8
 8001216:	46bd      	mov	sp, r7
 8001218:	bd80      	pop	{r7, pc}

0800121a <_ZSt3getILj0EJP8QAD_UARTSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>:
    get(tuple<_Elements...>& __t) noexcept
 800121a:	b580      	push	{r7, lr}
 800121c:	b082      	sub	sp, #8
 800121e:	af00      	add	r7, sp, #0
 8001220:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	4618      	mov	r0, r3
 8001226:	f000 f867 	bl	80012f8 <_ZSt12__get_helperILj0EP8QAD_UARTJSt14default_deleteIS0_EEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
 800122a:	4603      	mov	r3, r0
 800122c:	4618      	mov	r0, r3
 800122e:	3708      	adds	r7, #8
 8001230:	46bd      	mov	sp, r7
 8001232:	bd80      	pop	{r7, pc}

08001234 <_ZNSt11_Tuple_implILj0EJP8QAD_UARTSt14default_deleteIS0_EEE7_M_headERS4_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 8001234:	b580      	push	{r7, lr}
 8001236:	b082      	sub	sp, #8
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	4618      	mov	r0, r3
 8001240:	f000 f866 	bl	8001310 <_ZNSt10_Head_baseILj0EP8QAD_UARTLb0EE7_M_headERS2_>
 8001244:	4603      	mov	r3, r0
 8001246:	4618      	mov	r0, r3
 8001248:	3708      	adds	r7, #8
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}

0800124e <_ZNSt5tupleIJPhSt14default_deleteIA_hEEEC1ILb1ELb1EEEv>:
	tuple()
 800124e:	b580      	push	{r7, lr}
 8001250:	b082      	sub	sp, #8
 8001252:	af00      	add	r7, sp, #0
 8001254:	6078      	str	r0, [r7, #4]
	: _Inherited() { }
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	4618      	mov	r0, r3
 800125a:	f000 f864 	bl	8001326 <_ZNSt11_Tuple_implILj0EJPhSt14default_deleteIA_hEEEC1Ev>
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	4618      	mov	r0, r3
 8001262:	3708      	adds	r7, #8
 8001264:	46bd      	mov	sp, r7
 8001266:	bd80      	pop	{r7, pc}

08001268 <_ZSt12__get_helperILj0EPhJSt14default_deleteIA_hEEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 8001268:	b580      	push	{r7, lr}
 800126a:	b082      	sub	sp, #8
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 8001270:	6878      	ldr	r0, [r7, #4]
 8001272:	f7ff ff83 	bl	800117c <_ZNSt11_Tuple_implILj0EJPhSt14default_deleteIA_hEEE7_M_headERS4_>
 8001276:	4603      	mov	r3, r0
 8001278:	4618      	mov	r0, r3
 800127a:	3708      	adds	r7, #8
 800127c:	46bd      	mov	sp, r7
 800127e:	bd80      	pop	{r7, pc}

08001280 <_ZNSt10_Head_baseILj0EPhLb0EE7_M_headERS1_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 8001280:	b480      	push	{r7}
 8001282:	b083      	sub	sp, #12
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	4618      	mov	r0, r3
 800128c:	370c      	adds	r7, #12
 800128e:	46bd      	mov	sp, r7
 8001290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001294:	4770      	bx	lr

08001296 <_ZNSt5tupleIJP14QAT_FIFOBufferSt14default_deleteIS0_EEEC1ILb1ELb1EEEv>:
	tuple()
 8001296:	b580      	push	{r7, lr}
 8001298:	b082      	sub	sp, #8
 800129a:	af00      	add	r7, sp, #0
 800129c:	6078      	str	r0, [r7, #4]
	: _Inherited() { }
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	4618      	mov	r0, r3
 80012a2:	f000 f850 	bl	8001346 <_ZNSt11_Tuple_implILj0EJP14QAT_FIFOBufferSt14default_deleteIS0_EEEC1Ev>
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	4618      	mov	r0, r3
 80012aa:	3708      	adds	r7, #8
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bd80      	pop	{r7, pc}

080012b0 <_ZSt12__get_helperILj0EP14QAT_FIFOBufferJSt14default_deleteIS0_EEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b082      	sub	sp, #8
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 80012b8:	6878      	ldr	r0, [r7, #4]
 80012ba:	f7ff ff8d 	bl	80011d8 <_ZNSt11_Tuple_implILj0EJP14QAT_FIFOBufferSt14default_deleteIS0_EEE7_M_headERS4_>
 80012be:	4603      	mov	r3, r0
 80012c0:	4618      	mov	r0, r3
 80012c2:	3708      	adds	r7, #8
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bd80      	pop	{r7, pc}

080012c8 <_ZNSt10_Head_baseILj0EP14QAT_FIFOBufferLb0EE7_M_headERS2_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 80012c8:	b480      	push	{r7}
 80012ca:	b083      	sub	sp, #12
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	4618      	mov	r0, r3
 80012d4:	370c      	adds	r7, #12
 80012d6:	46bd      	mov	sp, r7
 80012d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012dc:	4770      	bx	lr

080012de <_ZNSt5tupleIJP8QAD_UARTSt14default_deleteIS0_EEEC1ILb1ELb1EEEv>:
	tuple()
 80012de:	b580      	push	{r7, lr}
 80012e0:	b082      	sub	sp, #8
 80012e2:	af00      	add	r7, sp, #0
 80012e4:	6078      	str	r0, [r7, #4]
	: _Inherited() { }
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	4618      	mov	r0, r3
 80012ea:	f000 f83c 	bl	8001366 <_ZNSt11_Tuple_implILj0EJP8QAD_UARTSt14default_deleteIS0_EEEC1Ev>
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	4618      	mov	r0, r3
 80012f2:	3708      	adds	r7, #8
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}

080012f8 <_ZSt12__get_helperILj0EP8QAD_UARTJSt14default_deleteIS0_EEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b082      	sub	sp, #8
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 8001300:	6878      	ldr	r0, [r7, #4]
 8001302:	f7ff ff97 	bl	8001234 <_ZNSt11_Tuple_implILj0EJP8QAD_UARTSt14default_deleteIS0_EEE7_M_headERS4_>
 8001306:	4603      	mov	r3, r0
 8001308:	4618      	mov	r0, r3
 800130a:	3708      	adds	r7, #8
 800130c:	46bd      	mov	sp, r7
 800130e:	bd80      	pop	{r7, pc}

08001310 <_ZNSt10_Head_baseILj0EP8QAD_UARTLb0EE7_M_headERS2_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 8001310:	b480      	push	{r7}
 8001312:	b083      	sub	sp, #12
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	4618      	mov	r0, r3
 800131c:	370c      	adds	r7, #12
 800131e:	46bd      	mov	sp, r7
 8001320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001324:	4770      	bx	lr

08001326 <_ZNSt11_Tuple_implILj0EJPhSt14default_deleteIA_hEEEC1Ev>:
      constexpr _Tuple_impl()
 8001326:	b580      	push	{r7, lr}
 8001328:	b082      	sub	sp, #8
 800132a:	af00      	add	r7, sp, #0
 800132c:	6078      	str	r0, [r7, #4]
      : _Inherited(), _Base() { }
 800132e:	6878      	ldr	r0, [r7, #4]
 8001330:	f000 f829 	bl	8001386 <_ZNSt11_Tuple_implILj1EJSt14default_deleteIA_hEEEC1Ev>
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	4618      	mov	r0, r3
 8001338:	f000 f831 	bl	800139e <_ZNSt10_Head_baseILj0EPhLb0EEC1Ev>
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	4618      	mov	r0, r3
 8001340:	3708      	adds	r7, #8
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}

08001346 <_ZNSt11_Tuple_implILj0EJP14QAT_FIFOBufferSt14default_deleteIS0_EEEC1Ev>:
      constexpr _Tuple_impl()
 8001346:	b580      	push	{r7, lr}
 8001348:	b082      	sub	sp, #8
 800134a:	af00      	add	r7, sp, #0
 800134c:	6078      	str	r0, [r7, #4]
      : _Inherited(), _Base() { }
 800134e:	6878      	ldr	r0, [r7, #4]
 8001350:	f000 f833 	bl	80013ba <_ZNSt11_Tuple_implILj1EJSt14default_deleteI14QAT_FIFOBufferEEEC1Ev>
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	4618      	mov	r0, r3
 8001358:	f000 f83b 	bl	80013d2 <_ZNSt10_Head_baseILj0EP14QAT_FIFOBufferLb0EEC1Ev>
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	4618      	mov	r0, r3
 8001360:	3708      	adds	r7, #8
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}

08001366 <_ZNSt11_Tuple_implILj0EJP8QAD_UARTSt14default_deleteIS0_EEEC1Ev>:
      constexpr _Tuple_impl()
 8001366:	b580      	push	{r7, lr}
 8001368:	b082      	sub	sp, #8
 800136a:	af00      	add	r7, sp, #0
 800136c:	6078      	str	r0, [r7, #4]
      : _Inherited(), _Base() { }
 800136e:	6878      	ldr	r0, [r7, #4]
 8001370:	f000 f83d 	bl	80013ee <_ZNSt11_Tuple_implILj1EJSt14default_deleteI8QAD_UARTEEEC1Ev>
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	4618      	mov	r0, r3
 8001378:	f000 f845 	bl	8001406 <_ZNSt10_Head_baseILj0EP8QAD_UARTLb0EEC1Ev>
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	4618      	mov	r0, r3
 8001380:	3708      	adds	r7, #8
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}

08001386 <_ZNSt11_Tuple_implILj1EJSt14default_deleteIA_hEEEC1Ev>:
      constexpr _Tuple_impl()
 8001386:	b580      	push	{r7, lr}
 8001388:	b082      	sub	sp, #8
 800138a:	af00      	add	r7, sp, #0
 800138c:	6078      	str	r0, [r7, #4]
      : _Base() { }
 800138e:	6878      	ldr	r0, [r7, #4]
 8001390:	f000 f847 	bl	8001422 <_ZNSt10_Head_baseILj1ESt14default_deleteIA_hELb1EEC1Ev>
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	4618      	mov	r0, r3
 8001398:	3708      	adds	r7, #8
 800139a:	46bd      	mov	sp, r7
 800139c:	bd80      	pop	{r7, pc}

0800139e <_ZNSt10_Head_baseILj0EPhLb0EEC1Ev>:
      constexpr _Head_base()
 800139e:	b480      	push	{r7}
 80013a0:	b083      	sub	sp, #12
 80013a2:	af00      	add	r7, sp, #0
 80013a4:	6078      	str	r0, [r7, #4]
      : _M_head_impl() { }
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	2200      	movs	r2, #0
 80013aa:	601a      	str	r2, [r3, #0]
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	4618      	mov	r0, r3
 80013b0:	370c      	adds	r7, #12
 80013b2:	46bd      	mov	sp, r7
 80013b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b8:	4770      	bx	lr

080013ba <_ZNSt11_Tuple_implILj1EJSt14default_deleteI14QAT_FIFOBufferEEEC1Ev>:
      constexpr _Tuple_impl()
 80013ba:	b580      	push	{r7, lr}
 80013bc:	b082      	sub	sp, #8
 80013be:	af00      	add	r7, sp, #0
 80013c0:	6078      	str	r0, [r7, #4]
      : _Base() { }
 80013c2:	6878      	ldr	r0, [r7, #4]
 80013c4:	f000 f838 	bl	8001438 <_ZNSt10_Head_baseILj1ESt14default_deleteI14QAT_FIFOBufferELb1EEC1Ev>
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	4618      	mov	r0, r3
 80013cc:	3708      	adds	r7, #8
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}

080013d2 <_ZNSt10_Head_baseILj0EP14QAT_FIFOBufferLb0EEC1Ev>:
      constexpr _Head_base()
 80013d2:	b480      	push	{r7}
 80013d4:	b083      	sub	sp, #12
 80013d6:	af00      	add	r7, sp, #0
 80013d8:	6078      	str	r0, [r7, #4]
      : _M_head_impl() { }
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	2200      	movs	r2, #0
 80013de:	601a      	str	r2, [r3, #0]
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	4618      	mov	r0, r3
 80013e4:	370c      	adds	r7, #12
 80013e6:	46bd      	mov	sp, r7
 80013e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ec:	4770      	bx	lr

080013ee <_ZNSt11_Tuple_implILj1EJSt14default_deleteI8QAD_UARTEEEC1Ev>:
      constexpr _Tuple_impl()
 80013ee:	b580      	push	{r7, lr}
 80013f0:	b082      	sub	sp, #8
 80013f2:	af00      	add	r7, sp, #0
 80013f4:	6078      	str	r0, [r7, #4]
      : _Base() { }
 80013f6:	6878      	ldr	r0, [r7, #4]
 80013f8:	f000 f829 	bl	800144e <_ZNSt10_Head_baseILj1ESt14default_deleteI8QAD_UARTELb1EEC1Ev>
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	4618      	mov	r0, r3
 8001400:	3708      	adds	r7, #8
 8001402:	46bd      	mov	sp, r7
 8001404:	bd80      	pop	{r7, pc}

08001406 <_ZNSt10_Head_baseILj0EP8QAD_UARTLb0EEC1Ev>:
      constexpr _Head_base()
 8001406:	b480      	push	{r7}
 8001408:	b083      	sub	sp, #12
 800140a:	af00      	add	r7, sp, #0
 800140c:	6078      	str	r0, [r7, #4]
      : _M_head_impl() { }
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	2200      	movs	r2, #0
 8001412:	601a      	str	r2, [r3, #0]
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	4618      	mov	r0, r3
 8001418:	370c      	adds	r7, #12
 800141a:	46bd      	mov	sp, r7
 800141c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001420:	4770      	bx	lr

08001422 <_ZNSt10_Head_baseILj1ESt14default_deleteIA_hELb1EEC1Ev>:
      constexpr _Head_base()
 8001422:	b480      	push	{r7}
 8001424:	b083      	sub	sp, #12
 8001426:	af00      	add	r7, sp, #0
 8001428:	6078      	str	r0, [r7, #4]
      : _Head() { }
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	4618      	mov	r0, r3
 800142e:	370c      	adds	r7, #12
 8001430:	46bd      	mov	sp, r7
 8001432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001436:	4770      	bx	lr

08001438 <_ZNSt10_Head_baseILj1ESt14default_deleteI14QAT_FIFOBufferELb1EEC1Ev>:
      constexpr _Head_base()
 8001438:	b480      	push	{r7}
 800143a:	b083      	sub	sp, #12
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
      : _Head() { }
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	4618      	mov	r0, r3
 8001444:	370c      	adds	r7, #12
 8001446:	46bd      	mov	sp, r7
 8001448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144c:	4770      	bx	lr

0800144e <_ZNSt10_Head_baseILj1ESt14default_deleteI8QAD_UARTELb1EEC1Ev>:
      constexpr _Head_base()
 800144e:	b480      	push	{r7}
 8001450:	b083      	sub	sp, #12
 8001452:	af00      	add	r7, sp, #0
 8001454:	6078      	str	r0, [r7, #4]
      : _Head() { }
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	4618      	mov	r0, r3
 800145a:	370c      	adds	r7, #12
 800145c:	46bd      	mov	sp, r7
 800145e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001462:	4770      	bx	lr

08001464 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001464:	b480      	push	{r7}
 8001466:	af00      	add	r7, sp, #0
  return 1;
 8001468:	2301      	movs	r3, #1
}
 800146a:	4618      	mov	r0, r3
 800146c:	46bd      	mov	sp, r7
 800146e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001472:	4770      	bx	lr

08001474 <_kill>:

int _kill(int pid, int sig)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b082      	sub	sp, #8
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
 800147c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800147e:	f003 faa7 	bl	80049d0 <__errno>
 8001482:	4603      	mov	r3, r0
 8001484:	2216      	movs	r2, #22
 8001486:	601a      	str	r2, [r3, #0]
  return -1;
 8001488:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800148c:	4618      	mov	r0, r3
 800148e:	3708      	adds	r7, #8
 8001490:	46bd      	mov	sp, r7
 8001492:	bd80      	pop	{r7, pc}

08001494 <_exit>:

void _exit (int status)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b082      	sub	sp, #8
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800149c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80014a0:	6878      	ldr	r0, [r7, #4]
 80014a2:	f7ff ffe7 	bl	8001474 <_kill>
  while (1) {}    /* Make sure we hang here */
 80014a6:	e7fe      	b.n	80014a6 <_exit+0x12>

080014a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b086      	sub	sp, #24
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80014b0:	4a14      	ldr	r2, [pc, #80]	; (8001504 <_sbrk+0x5c>)
 80014b2:	4b15      	ldr	r3, [pc, #84]	; (8001508 <_sbrk+0x60>)
 80014b4:	1ad3      	subs	r3, r2, r3
 80014b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80014b8:	697b      	ldr	r3, [r7, #20]
 80014ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80014bc:	4b13      	ldr	r3, [pc, #76]	; (800150c <_sbrk+0x64>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d102      	bne.n	80014ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80014c4:	4b11      	ldr	r3, [pc, #68]	; (800150c <_sbrk+0x64>)
 80014c6:	4a12      	ldr	r2, [pc, #72]	; (8001510 <_sbrk+0x68>)
 80014c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80014ca:	4b10      	ldr	r3, [pc, #64]	; (800150c <_sbrk+0x64>)
 80014cc:	681a      	ldr	r2, [r3, #0]
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	4413      	add	r3, r2
 80014d2:	693a      	ldr	r2, [r7, #16]
 80014d4:	429a      	cmp	r2, r3
 80014d6:	d207      	bcs.n	80014e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80014d8:	f003 fa7a 	bl	80049d0 <__errno>
 80014dc:	4603      	mov	r3, r0
 80014de:	220c      	movs	r2, #12
 80014e0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80014e2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80014e6:	e009      	b.n	80014fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80014e8:	4b08      	ldr	r3, [pc, #32]	; (800150c <_sbrk+0x64>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80014ee:	4b07      	ldr	r3, [pc, #28]	; (800150c <_sbrk+0x64>)
 80014f0:	681a      	ldr	r2, [r3, #0]
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	4413      	add	r3, r2
 80014f6:	4a05      	ldr	r2, [pc, #20]	; (800150c <_sbrk+0x64>)
 80014f8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80014fa:	68fb      	ldr	r3, [r7, #12]
}
 80014fc:	4618      	mov	r0, r3
 80014fe:	3718      	adds	r7, #24
 8001500:	46bd      	mov	sp, r7
 8001502:	bd80      	pop	{r7, pc}
 8001504:	20080000 	.word	0x20080000
 8001508:	00000400 	.word	0x00000400
 800150c:	2000010c 	.word	0x2000010c
 8001510:	20000128 	.word	0x20000128

08001514 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001514:	b480      	push	{r7}
 8001516:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001518:	4b06      	ldr	r3, [pc, #24]	; (8001534 <SystemInit+0x20>)
 800151a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800151e:	4a05      	ldr	r2, [pc, #20]	; (8001534 <SystemInit+0x20>)
 8001520:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001524:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001528:	bf00      	nop
 800152a:	46bd      	mov	sp, r7
 800152c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001530:	4770      	bx	lr
 8001532:	bf00      	nop
 8001534:	e000ed00 	.word	0xe000ed00

08001538 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b082      	sub	sp, #8
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001540:	4b12      	ldr	r3, [pc, #72]	; (800158c <HAL_InitTick+0x54>)
 8001542:	681a      	ldr	r2, [r3, #0]
 8001544:	4b12      	ldr	r3, [pc, #72]	; (8001590 <HAL_InitTick+0x58>)
 8001546:	781b      	ldrb	r3, [r3, #0]
 8001548:	4619      	mov	r1, r3
 800154a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800154e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001552:	fbb2 f3f3 	udiv	r3, r2, r3
 8001556:	4618      	mov	r0, r3
 8001558:	f000 f999 	bl	800188e <HAL_SYSTICK_Config>
 800155c:	4603      	mov	r3, r0
 800155e:	2b00      	cmp	r3, #0
 8001560:	d001      	beq.n	8001566 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001562:	2301      	movs	r3, #1
 8001564:	e00e      	b.n	8001584 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	2b0f      	cmp	r3, #15
 800156a:	d80a      	bhi.n	8001582 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800156c:	2200      	movs	r2, #0
 800156e:	6879      	ldr	r1, [r7, #4]
 8001570:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001574:	f000 f953 	bl	800181e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001578:	4a06      	ldr	r2, [pc, #24]	; (8001594 <HAL_InitTick+0x5c>)
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800157e:	2300      	movs	r3, #0
 8001580:	e000      	b.n	8001584 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001582:	2301      	movs	r3, #1
}
 8001584:	4618      	mov	r0, r3
 8001586:	3708      	adds	r7, #8
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}
 800158c:	20000000 	.word	0x20000000
 8001590:	20000008 	.word	0x20000008
 8001594:	20000004 	.word	0x20000004

08001598 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001598:	b480      	push	{r7}
 800159a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800159c:	4b06      	ldr	r3, [pc, #24]	; (80015b8 <HAL_IncTick+0x20>)
 800159e:	781b      	ldrb	r3, [r3, #0]
 80015a0:	461a      	mov	r2, r3
 80015a2:	4b06      	ldr	r3, [pc, #24]	; (80015bc <HAL_IncTick+0x24>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	4413      	add	r3, r2
 80015a8:	4a04      	ldr	r2, [pc, #16]	; (80015bc <HAL_IncTick+0x24>)
 80015aa:	6013      	str	r3, [r2, #0]
}
 80015ac:	bf00      	nop
 80015ae:	46bd      	mov	sp, r7
 80015b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b4:	4770      	bx	lr
 80015b6:	bf00      	nop
 80015b8:	20000008 	.word	0x20000008
 80015bc:	20000110 	.word	0x20000110

080015c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015c0:	b480      	push	{r7}
 80015c2:	af00      	add	r7, sp, #0
  return uwTick;
 80015c4:	4b03      	ldr	r3, [pc, #12]	; (80015d4 <HAL_GetTick+0x14>)
 80015c6:	681b      	ldr	r3, [r3, #0]
}
 80015c8:	4618      	mov	r0, r3
 80015ca:	46bd      	mov	sp, r7
 80015cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d0:	4770      	bx	lr
 80015d2:	bf00      	nop
 80015d4:	20000110 	.word	0x20000110

080015d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b084      	sub	sp, #16
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80015e0:	f7ff ffee 	bl	80015c0 <HAL_GetTick>
 80015e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80015f0:	d005      	beq.n	80015fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80015f2:	4b0a      	ldr	r3, [pc, #40]	; (800161c <HAL_Delay+0x44>)
 80015f4:	781b      	ldrb	r3, [r3, #0]
 80015f6:	461a      	mov	r2, r3
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	4413      	add	r3, r2
 80015fc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80015fe:	bf00      	nop
 8001600:	f7ff ffde 	bl	80015c0 <HAL_GetTick>
 8001604:	4602      	mov	r2, r0
 8001606:	68bb      	ldr	r3, [r7, #8]
 8001608:	1ad3      	subs	r3, r2, r3
 800160a:	68fa      	ldr	r2, [r7, #12]
 800160c:	429a      	cmp	r2, r3
 800160e:	d8f7      	bhi.n	8001600 <HAL_Delay+0x28>
  {
  }
}
 8001610:	bf00      	nop
 8001612:	bf00      	nop
 8001614:	3710      	adds	r7, #16
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}
 800161a:	bf00      	nop
 800161c:	20000008 	.word	0x20000008

08001620 <__NVIC_SetPriorityGrouping>:
{
 8001620:	b480      	push	{r7}
 8001622:	b085      	sub	sp, #20
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	f003 0307 	and.w	r3, r3, #7
 800162e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001630:	4b0b      	ldr	r3, [pc, #44]	; (8001660 <__NVIC_SetPriorityGrouping+0x40>)
 8001632:	68db      	ldr	r3, [r3, #12]
 8001634:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001636:	68ba      	ldr	r2, [r7, #8]
 8001638:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800163c:	4013      	ands	r3, r2
 800163e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001644:	68bb      	ldr	r3, [r7, #8]
 8001646:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001648:	4b06      	ldr	r3, [pc, #24]	; (8001664 <__NVIC_SetPriorityGrouping+0x44>)
 800164a:	4313      	orrs	r3, r2
 800164c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800164e:	4a04      	ldr	r2, [pc, #16]	; (8001660 <__NVIC_SetPriorityGrouping+0x40>)
 8001650:	68bb      	ldr	r3, [r7, #8]
 8001652:	60d3      	str	r3, [r2, #12]
}
 8001654:	bf00      	nop
 8001656:	3714      	adds	r7, #20
 8001658:	46bd      	mov	sp, r7
 800165a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165e:	4770      	bx	lr
 8001660:	e000ed00 	.word	0xe000ed00
 8001664:	05fa0000 	.word	0x05fa0000

08001668 <__NVIC_GetPriorityGrouping>:
{
 8001668:	b480      	push	{r7}
 800166a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800166c:	4b04      	ldr	r3, [pc, #16]	; (8001680 <__NVIC_GetPriorityGrouping+0x18>)
 800166e:	68db      	ldr	r3, [r3, #12]
 8001670:	0a1b      	lsrs	r3, r3, #8
 8001672:	f003 0307 	and.w	r3, r3, #7
}
 8001676:	4618      	mov	r0, r3
 8001678:	46bd      	mov	sp, r7
 800167a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167e:	4770      	bx	lr
 8001680:	e000ed00 	.word	0xe000ed00

08001684 <__NVIC_EnableIRQ>:
{
 8001684:	b480      	push	{r7}
 8001686:	b083      	sub	sp, #12
 8001688:	af00      	add	r7, sp, #0
 800168a:	4603      	mov	r3, r0
 800168c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800168e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001692:	2b00      	cmp	r3, #0
 8001694:	db0b      	blt.n	80016ae <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001696:	79fb      	ldrb	r3, [r7, #7]
 8001698:	f003 021f 	and.w	r2, r3, #31
 800169c:	4907      	ldr	r1, [pc, #28]	; (80016bc <__NVIC_EnableIRQ+0x38>)
 800169e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016a2:	095b      	lsrs	r3, r3, #5
 80016a4:	2001      	movs	r0, #1
 80016a6:	fa00 f202 	lsl.w	r2, r0, r2
 80016aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80016ae:	bf00      	nop
 80016b0:	370c      	adds	r7, #12
 80016b2:	46bd      	mov	sp, r7
 80016b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b8:	4770      	bx	lr
 80016ba:	bf00      	nop
 80016bc:	e000e100 	.word	0xe000e100

080016c0 <__NVIC_DisableIRQ>:
{
 80016c0:	b480      	push	{r7}
 80016c2:	b083      	sub	sp, #12
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	4603      	mov	r3, r0
 80016c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	db12      	blt.n	80016f8 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016d2:	79fb      	ldrb	r3, [r7, #7]
 80016d4:	f003 021f 	and.w	r2, r3, #31
 80016d8:	490a      	ldr	r1, [pc, #40]	; (8001704 <__NVIC_DisableIRQ+0x44>)
 80016da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016de:	095b      	lsrs	r3, r3, #5
 80016e0:	2001      	movs	r0, #1
 80016e2:	fa00 f202 	lsl.w	r2, r0, r2
 80016e6:	3320      	adds	r3, #32
 80016e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80016ec:	f3bf 8f4f 	dsb	sy
}
 80016f0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80016f2:	f3bf 8f6f 	isb	sy
}
 80016f6:	bf00      	nop
}
 80016f8:	bf00      	nop
 80016fa:	370c      	adds	r7, #12
 80016fc:	46bd      	mov	sp, r7
 80016fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001702:	4770      	bx	lr
 8001704:	e000e100 	.word	0xe000e100

08001708 <__NVIC_SetPriority>:
{
 8001708:	b480      	push	{r7}
 800170a:	b083      	sub	sp, #12
 800170c:	af00      	add	r7, sp, #0
 800170e:	4603      	mov	r3, r0
 8001710:	6039      	str	r1, [r7, #0]
 8001712:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001714:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001718:	2b00      	cmp	r3, #0
 800171a:	db0a      	blt.n	8001732 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800171c:	683b      	ldr	r3, [r7, #0]
 800171e:	b2da      	uxtb	r2, r3
 8001720:	490c      	ldr	r1, [pc, #48]	; (8001754 <__NVIC_SetPriority+0x4c>)
 8001722:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001726:	0112      	lsls	r2, r2, #4
 8001728:	b2d2      	uxtb	r2, r2
 800172a:	440b      	add	r3, r1
 800172c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001730:	e00a      	b.n	8001748 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001732:	683b      	ldr	r3, [r7, #0]
 8001734:	b2da      	uxtb	r2, r3
 8001736:	4908      	ldr	r1, [pc, #32]	; (8001758 <__NVIC_SetPriority+0x50>)
 8001738:	79fb      	ldrb	r3, [r7, #7]
 800173a:	f003 030f 	and.w	r3, r3, #15
 800173e:	3b04      	subs	r3, #4
 8001740:	0112      	lsls	r2, r2, #4
 8001742:	b2d2      	uxtb	r2, r2
 8001744:	440b      	add	r3, r1
 8001746:	761a      	strb	r2, [r3, #24]
}
 8001748:	bf00      	nop
 800174a:	370c      	adds	r7, #12
 800174c:	46bd      	mov	sp, r7
 800174e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001752:	4770      	bx	lr
 8001754:	e000e100 	.word	0xe000e100
 8001758:	e000ed00 	.word	0xe000ed00

0800175c <NVIC_EncodePriority>:
{
 800175c:	b480      	push	{r7}
 800175e:	b089      	sub	sp, #36	; 0x24
 8001760:	af00      	add	r7, sp, #0
 8001762:	60f8      	str	r0, [r7, #12]
 8001764:	60b9      	str	r1, [r7, #8]
 8001766:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	f003 0307 	and.w	r3, r3, #7
 800176e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001770:	69fb      	ldr	r3, [r7, #28]
 8001772:	f1c3 0307 	rsb	r3, r3, #7
 8001776:	2b04      	cmp	r3, #4
 8001778:	bf28      	it	cs
 800177a:	2304      	movcs	r3, #4
 800177c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800177e:	69fb      	ldr	r3, [r7, #28]
 8001780:	3304      	adds	r3, #4
 8001782:	2b06      	cmp	r3, #6
 8001784:	d902      	bls.n	800178c <NVIC_EncodePriority+0x30>
 8001786:	69fb      	ldr	r3, [r7, #28]
 8001788:	3b03      	subs	r3, #3
 800178a:	e000      	b.n	800178e <NVIC_EncodePriority+0x32>
 800178c:	2300      	movs	r3, #0
 800178e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001790:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001794:	69bb      	ldr	r3, [r7, #24]
 8001796:	fa02 f303 	lsl.w	r3, r2, r3
 800179a:	43da      	mvns	r2, r3
 800179c:	68bb      	ldr	r3, [r7, #8]
 800179e:	401a      	ands	r2, r3
 80017a0:	697b      	ldr	r3, [r7, #20]
 80017a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017a4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80017a8:	697b      	ldr	r3, [r7, #20]
 80017aa:	fa01 f303 	lsl.w	r3, r1, r3
 80017ae:	43d9      	mvns	r1, r3
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017b4:	4313      	orrs	r3, r2
}
 80017b6:	4618      	mov	r0, r3
 80017b8:	3724      	adds	r7, #36	; 0x24
 80017ba:	46bd      	mov	sp, r7
 80017bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c0:	4770      	bx	lr
	...

080017c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b082      	sub	sp, #8
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	3b01      	subs	r3, #1
 80017d0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80017d4:	d301      	bcc.n	80017da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80017d6:	2301      	movs	r3, #1
 80017d8:	e00f      	b.n	80017fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017da:	4a0a      	ldr	r2, [pc, #40]	; (8001804 <SysTick_Config+0x40>)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	3b01      	subs	r3, #1
 80017e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80017e2:	210f      	movs	r1, #15
 80017e4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80017e8:	f7ff ff8e 	bl	8001708 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80017ec:	4b05      	ldr	r3, [pc, #20]	; (8001804 <SysTick_Config+0x40>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80017f2:	4b04      	ldr	r3, [pc, #16]	; (8001804 <SysTick_Config+0x40>)
 80017f4:	2207      	movs	r2, #7
 80017f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80017f8:	2300      	movs	r3, #0
}
 80017fa:	4618      	mov	r0, r3
 80017fc:	3708      	adds	r7, #8
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}
 8001802:	bf00      	nop
 8001804:	e000e010 	.word	0xe000e010

08001808 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b082      	sub	sp, #8
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001810:	6878      	ldr	r0, [r7, #4]
 8001812:	f7ff ff05 	bl	8001620 <__NVIC_SetPriorityGrouping>
}
 8001816:	bf00      	nop
 8001818:	3708      	adds	r7, #8
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}

0800181e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800181e:	b580      	push	{r7, lr}
 8001820:	b086      	sub	sp, #24
 8001822:	af00      	add	r7, sp, #0
 8001824:	4603      	mov	r3, r0
 8001826:	60b9      	str	r1, [r7, #8]
 8001828:	607a      	str	r2, [r7, #4]
 800182a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800182c:	2300      	movs	r3, #0
 800182e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001830:	f7ff ff1a 	bl	8001668 <__NVIC_GetPriorityGrouping>
 8001834:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001836:	687a      	ldr	r2, [r7, #4]
 8001838:	68b9      	ldr	r1, [r7, #8]
 800183a:	6978      	ldr	r0, [r7, #20]
 800183c:	f7ff ff8e 	bl	800175c <NVIC_EncodePriority>
 8001840:	4602      	mov	r2, r0
 8001842:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001846:	4611      	mov	r1, r2
 8001848:	4618      	mov	r0, r3
 800184a:	f7ff ff5d 	bl	8001708 <__NVIC_SetPriority>
}
 800184e:	bf00      	nop
 8001850:	3718      	adds	r7, #24
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}

08001856 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001856:	b580      	push	{r7, lr}
 8001858:	b082      	sub	sp, #8
 800185a:	af00      	add	r7, sp, #0
 800185c:	4603      	mov	r3, r0
 800185e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001860:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001864:	4618      	mov	r0, r3
 8001866:	f7ff ff0d 	bl	8001684 <__NVIC_EnableIRQ>
}
 800186a:	bf00      	nop
 800186c:	3708      	adds	r7, #8
 800186e:	46bd      	mov	sp, r7
 8001870:	bd80      	pop	{r7, pc}

08001872 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001872:	b580      	push	{r7, lr}
 8001874:	b082      	sub	sp, #8
 8001876:	af00      	add	r7, sp, #0
 8001878:	4603      	mov	r3, r0
 800187a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800187c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001880:	4618      	mov	r0, r3
 8001882:	f7ff ff1d 	bl	80016c0 <__NVIC_DisableIRQ>
}
 8001886:	bf00      	nop
 8001888:	3708      	adds	r7, #8
 800188a:	46bd      	mov	sp, r7
 800188c:	bd80      	pop	{r7, pc}

0800188e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800188e:	b580      	push	{r7, lr}
 8001890:	b082      	sub	sp, #8
 8001892:	af00      	add	r7, sp, #0
 8001894:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001896:	6878      	ldr	r0, [r7, #4]
 8001898:	f7ff ff94 	bl	80017c4 <SysTick_Config>
 800189c:	4603      	mov	r3, r0
}
 800189e:	4618      	mov	r0, r3
 80018a0:	3708      	adds	r7, #8
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd80      	pop	{r7, pc}
	...

080018a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80018a8:	b480      	push	{r7}
 80018aa:	b089      	sub	sp, #36	; 0x24
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
 80018b0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80018b2:	2300      	movs	r3, #0
 80018b4:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80018b6:	2300      	movs	r3, #0
 80018b8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80018ba:	2300      	movs	r3, #0
 80018bc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80018be:	2300      	movs	r3, #0
 80018c0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80018c2:	2300      	movs	r3, #0
 80018c4:	61fb      	str	r3, [r7, #28]
 80018c6:	e175      	b.n	8001bb4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80018c8:	2201      	movs	r2, #1
 80018ca:	69fb      	ldr	r3, [r7, #28]
 80018cc:	fa02 f303 	lsl.w	r3, r2, r3
 80018d0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80018d2:	683b      	ldr	r3, [r7, #0]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	697a      	ldr	r2, [r7, #20]
 80018d8:	4013      	ands	r3, r2
 80018da:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80018dc:	693a      	ldr	r2, [r7, #16]
 80018de:	697b      	ldr	r3, [r7, #20]
 80018e0:	429a      	cmp	r2, r3
 80018e2:	f040 8164 	bne.w	8001bae <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80018e6:	683b      	ldr	r3, [r7, #0]
 80018e8:	685b      	ldr	r3, [r3, #4]
 80018ea:	f003 0303 	and.w	r3, r3, #3
 80018ee:	2b01      	cmp	r3, #1
 80018f0:	d005      	beq.n	80018fe <HAL_GPIO_Init+0x56>
 80018f2:	683b      	ldr	r3, [r7, #0]
 80018f4:	685b      	ldr	r3, [r3, #4]
 80018f6:	f003 0303 	and.w	r3, r3, #3
 80018fa:	2b02      	cmp	r3, #2
 80018fc:	d130      	bne.n	8001960 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	689b      	ldr	r3, [r3, #8]
 8001902:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001904:	69fb      	ldr	r3, [r7, #28]
 8001906:	005b      	lsls	r3, r3, #1
 8001908:	2203      	movs	r2, #3
 800190a:	fa02 f303 	lsl.w	r3, r2, r3
 800190e:	43db      	mvns	r3, r3
 8001910:	69ba      	ldr	r2, [r7, #24]
 8001912:	4013      	ands	r3, r2
 8001914:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001916:	683b      	ldr	r3, [r7, #0]
 8001918:	68da      	ldr	r2, [r3, #12]
 800191a:	69fb      	ldr	r3, [r7, #28]
 800191c:	005b      	lsls	r3, r3, #1
 800191e:	fa02 f303 	lsl.w	r3, r2, r3
 8001922:	69ba      	ldr	r2, [r7, #24]
 8001924:	4313      	orrs	r3, r2
 8001926:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	69ba      	ldr	r2, [r7, #24]
 800192c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	685b      	ldr	r3, [r3, #4]
 8001932:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001934:	2201      	movs	r2, #1
 8001936:	69fb      	ldr	r3, [r7, #28]
 8001938:	fa02 f303 	lsl.w	r3, r2, r3
 800193c:	43db      	mvns	r3, r3
 800193e:	69ba      	ldr	r2, [r7, #24]
 8001940:	4013      	ands	r3, r2
 8001942:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	685b      	ldr	r3, [r3, #4]
 8001948:	091b      	lsrs	r3, r3, #4
 800194a:	f003 0201 	and.w	r2, r3, #1
 800194e:	69fb      	ldr	r3, [r7, #28]
 8001950:	fa02 f303 	lsl.w	r3, r2, r3
 8001954:	69ba      	ldr	r2, [r7, #24]
 8001956:	4313      	orrs	r3, r2
 8001958:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	69ba      	ldr	r2, [r7, #24]
 800195e:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	685b      	ldr	r3, [r3, #4]
 8001964:	f003 0303 	and.w	r3, r3, #3
 8001968:	2b03      	cmp	r3, #3
 800196a:	d017      	beq.n	800199c <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	68db      	ldr	r3, [r3, #12]
 8001970:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001972:	69fb      	ldr	r3, [r7, #28]
 8001974:	005b      	lsls	r3, r3, #1
 8001976:	2203      	movs	r2, #3
 8001978:	fa02 f303 	lsl.w	r3, r2, r3
 800197c:	43db      	mvns	r3, r3
 800197e:	69ba      	ldr	r2, [r7, #24]
 8001980:	4013      	ands	r3, r2
 8001982:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	689a      	ldr	r2, [r3, #8]
 8001988:	69fb      	ldr	r3, [r7, #28]
 800198a:	005b      	lsls	r3, r3, #1
 800198c:	fa02 f303 	lsl.w	r3, r2, r3
 8001990:	69ba      	ldr	r2, [r7, #24]
 8001992:	4313      	orrs	r3, r2
 8001994:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	69ba      	ldr	r2, [r7, #24]
 800199a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	685b      	ldr	r3, [r3, #4]
 80019a0:	f003 0303 	and.w	r3, r3, #3
 80019a4:	2b02      	cmp	r3, #2
 80019a6:	d123      	bne.n	80019f0 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80019a8:	69fb      	ldr	r3, [r7, #28]
 80019aa:	08da      	lsrs	r2, r3, #3
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	3208      	adds	r2, #8
 80019b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80019b6:	69fb      	ldr	r3, [r7, #28]
 80019b8:	f003 0307 	and.w	r3, r3, #7
 80019bc:	009b      	lsls	r3, r3, #2
 80019be:	220f      	movs	r2, #15
 80019c0:	fa02 f303 	lsl.w	r3, r2, r3
 80019c4:	43db      	mvns	r3, r3
 80019c6:	69ba      	ldr	r2, [r7, #24]
 80019c8:	4013      	ands	r3, r2
 80019ca:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80019cc:	683b      	ldr	r3, [r7, #0]
 80019ce:	691a      	ldr	r2, [r3, #16]
 80019d0:	69fb      	ldr	r3, [r7, #28]
 80019d2:	f003 0307 	and.w	r3, r3, #7
 80019d6:	009b      	lsls	r3, r3, #2
 80019d8:	fa02 f303 	lsl.w	r3, r2, r3
 80019dc:	69ba      	ldr	r2, [r7, #24]
 80019de:	4313      	orrs	r3, r2
 80019e0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80019e2:	69fb      	ldr	r3, [r7, #28]
 80019e4:	08da      	lsrs	r2, r3, #3
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	3208      	adds	r2, #8
 80019ea:	69b9      	ldr	r1, [r7, #24]
 80019ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80019f6:	69fb      	ldr	r3, [r7, #28]
 80019f8:	005b      	lsls	r3, r3, #1
 80019fa:	2203      	movs	r2, #3
 80019fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001a00:	43db      	mvns	r3, r3
 8001a02:	69ba      	ldr	r2, [r7, #24]
 8001a04:	4013      	ands	r3, r2
 8001a06:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	685b      	ldr	r3, [r3, #4]
 8001a0c:	f003 0203 	and.w	r2, r3, #3
 8001a10:	69fb      	ldr	r3, [r7, #28]
 8001a12:	005b      	lsls	r3, r3, #1
 8001a14:	fa02 f303 	lsl.w	r3, r2, r3
 8001a18:	69ba      	ldr	r2, [r7, #24]
 8001a1a:	4313      	orrs	r3, r2
 8001a1c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	69ba      	ldr	r2, [r7, #24]
 8001a22:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	685b      	ldr	r3, [r3, #4]
 8001a28:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	f000 80be 	beq.w	8001bae <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a32:	4b66      	ldr	r3, [pc, #408]	; (8001bcc <HAL_GPIO_Init+0x324>)
 8001a34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a36:	4a65      	ldr	r2, [pc, #404]	; (8001bcc <HAL_GPIO_Init+0x324>)
 8001a38:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a3c:	6453      	str	r3, [r2, #68]	; 0x44
 8001a3e:	4b63      	ldr	r3, [pc, #396]	; (8001bcc <HAL_GPIO_Init+0x324>)
 8001a40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a42:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a46:	60fb      	str	r3, [r7, #12]
 8001a48:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001a4a:	4a61      	ldr	r2, [pc, #388]	; (8001bd0 <HAL_GPIO_Init+0x328>)
 8001a4c:	69fb      	ldr	r3, [r7, #28]
 8001a4e:	089b      	lsrs	r3, r3, #2
 8001a50:	3302      	adds	r3, #2
 8001a52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a56:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001a58:	69fb      	ldr	r3, [r7, #28]
 8001a5a:	f003 0303 	and.w	r3, r3, #3
 8001a5e:	009b      	lsls	r3, r3, #2
 8001a60:	220f      	movs	r2, #15
 8001a62:	fa02 f303 	lsl.w	r3, r2, r3
 8001a66:	43db      	mvns	r3, r3
 8001a68:	69ba      	ldr	r2, [r7, #24]
 8001a6a:	4013      	ands	r3, r2
 8001a6c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	4a58      	ldr	r2, [pc, #352]	; (8001bd4 <HAL_GPIO_Init+0x32c>)
 8001a72:	4293      	cmp	r3, r2
 8001a74:	d037      	beq.n	8001ae6 <HAL_GPIO_Init+0x23e>
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	4a57      	ldr	r2, [pc, #348]	; (8001bd8 <HAL_GPIO_Init+0x330>)
 8001a7a:	4293      	cmp	r3, r2
 8001a7c:	d031      	beq.n	8001ae2 <HAL_GPIO_Init+0x23a>
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	4a56      	ldr	r2, [pc, #344]	; (8001bdc <HAL_GPIO_Init+0x334>)
 8001a82:	4293      	cmp	r3, r2
 8001a84:	d02b      	beq.n	8001ade <HAL_GPIO_Init+0x236>
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	4a55      	ldr	r2, [pc, #340]	; (8001be0 <HAL_GPIO_Init+0x338>)
 8001a8a:	4293      	cmp	r3, r2
 8001a8c:	d025      	beq.n	8001ada <HAL_GPIO_Init+0x232>
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	4a54      	ldr	r2, [pc, #336]	; (8001be4 <HAL_GPIO_Init+0x33c>)
 8001a92:	4293      	cmp	r3, r2
 8001a94:	d01f      	beq.n	8001ad6 <HAL_GPIO_Init+0x22e>
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	4a53      	ldr	r2, [pc, #332]	; (8001be8 <HAL_GPIO_Init+0x340>)
 8001a9a:	4293      	cmp	r3, r2
 8001a9c:	d019      	beq.n	8001ad2 <HAL_GPIO_Init+0x22a>
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	4a52      	ldr	r2, [pc, #328]	; (8001bec <HAL_GPIO_Init+0x344>)
 8001aa2:	4293      	cmp	r3, r2
 8001aa4:	d013      	beq.n	8001ace <HAL_GPIO_Init+0x226>
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	4a51      	ldr	r2, [pc, #324]	; (8001bf0 <HAL_GPIO_Init+0x348>)
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d00d      	beq.n	8001aca <HAL_GPIO_Init+0x222>
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	4a50      	ldr	r2, [pc, #320]	; (8001bf4 <HAL_GPIO_Init+0x34c>)
 8001ab2:	4293      	cmp	r3, r2
 8001ab4:	d007      	beq.n	8001ac6 <HAL_GPIO_Init+0x21e>
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	4a4f      	ldr	r2, [pc, #316]	; (8001bf8 <HAL_GPIO_Init+0x350>)
 8001aba:	4293      	cmp	r3, r2
 8001abc:	d101      	bne.n	8001ac2 <HAL_GPIO_Init+0x21a>
 8001abe:	2309      	movs	r3, #9
 8001ac0:	e012      	b.n	8001ae8 <HAL_GPIO_Init+0x240>
 8001ac2:	230a      	movs	r3, #10
 8001ac4:	e010      	b.n	8001ae8 <HAL_GPIO_Init+0x240>
 8001ac6:	2308      	movs	r3, #8
 8001ac8:	e00e      	b.n	8001ae8 <HAL_GPIO_Init+0x240>
 8001aca:	2307      	movs	r3, #7
 8001acc:	e00c      	b.n	8001ae8 <HAL_GPIO_Init+0x240>
 8001ace:	2306      	movs	r3, #6
 8001ad0:	e00a      	b.n	8001ae8 <HAL_GPIO_Init+0x240>
 8001ad2:	2305      	movs	r3, #5
 8001ad4:	e008      	b.n	8001ae8 <HAL_GPIO_Init+0x240>
 8001ad6:	2304      	movs	r3, #4
 8001ad8:	e006      	b.n	8001ae8 <HAL_GPIO_Init+0x240>
 8001ada:	2303      	movs	r3, #3
 8001adc:	e004      	b.n	8001ae8 <HAL_GPIO_Init+0x240>
 8001ade:	2302      	movs	r3, #2
 8001ae0:	e002      	b.n	8001ae8 <HAL_GPIO_Init+0x240>
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	e000      	b.n	8001ae8 <HAL_GPIO_Init+0x240>
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	69fa      	ldr	r2, [r7, #28]
 8001aea:	f002 0203 	and.w	r2, r2, #3
 8001aee:	0092      	lsls	r2, r2, #2
 8001af0:	4093      	lsls	r3, r2
 8001af2:	69ba      	ldr	r2, [r7, #24]
 8001af4:	4313      	orrs	r3, r2
 8001af6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001af8:	4935      	ldr	r1, [pc, #212]	; (8001bd0 <HAL_GPIO_Init+0x328>)
 8001afa:	69fb      	ldr	r3, [r7, #28]
 8001afc:	089b      	lsrs	r3, r3, #2
 8001afe:	3302      	adds	r3, #2
 8001b00:	69ba      	ldr	r2, [r7, #24]
 8001b02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001b06:	4b3d      	ldr	r3, [pc, #244]	; (8001bfc <HAL_GPIO_Init+0x354>)
 8001b08:	689b      	ldr	r3, [r3, #8]
 8001b0a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b0c:	693b      	ldr	r3, [r7, #16]
 8001b0e:	43db      	mvns	r3, r3
 8001b10:	69ba      	ldr	r2, [r7, #24]
 8001b12:	4013      	ands	r3, r2
 8001b14:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001b16:	683b      	ldr	r3, [r7, #0]
 8001b18:	685b      	ldr	r3, [r3, #4]
 8001b1a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d003      	beq.n	8001b2a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001b22:	69ba      	ldr	r2, [r7, #24]
 8001b24:	693b      	ldr	r3, [r7, #16]
 8001b26:	4313      	orrs	r3, r2
 8001b28:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001b2a:	4a34      	ldr	r2, [pc, #208]	; (8001bfc <HAL_GPIO_Init+0x354>)
 8001b2c:	69bb      	ldr	r3, [r7, #24]
 8001b2e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001b30:	4b32      	ldr	r3, [pc, #200]	; (8001bfc <HAL_GPIO_Init+0x354>)
 8001b32:	68db      	ldr	r3, [r3, #12]
 8001b34:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b36:	693b      	ldr	r3, [r7, #16]
 8001b38:	43db      	mvns	r3, r3
 8001b3a:	69ba      	ldr	r2, [r7, #24]
 8001b3c:	4013      	ands	r3, r2
 8001b3e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001b40:	683b      	ldr	r3, [r7, #0]
 8001b42:	685b      	ldr	r3, [r3, #4]
 8001b44:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d003      	beq.n	8001b54 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001b4c:	69ba      	ldr	r2, [r7, #24]
 8001b4e:	693b      	ldr	r3, [r7, #16]
 8001b50:	4313      	orrs	r3, r2
 8001b52:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001b54:	4a29      	ldr	r2, [pc, #164]	; (8001bfc <HAL_GPIO_Init+0x354>)
 8001b56:	69bb      	ldr	r3, [r7, #24]
 8001b58:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001b5a:	4b28      	ldr	r3, [pc, #160]	; (8001bfc <HAL_GPIO_Init+0x354>)
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b60:	693b      	ldr	r3, [r7, #16]
 8001b62:	43db      	mvns	r3, r3
 8001b64:	69ba      	ldr	r2, [r7, #24]
 8001b66:	4013      	ands	r3, r2
 8001b68:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001b6a:	683b      	ldr	r3, [r7, #0]
 8001b6c:	685b      	ldr	r3, [r3, #4]
 8001b6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d003      	beq.n	8001b7e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001b76:	69ba      	ldr	r2, [r7, #24]
 8001b78:	693b      	ldr	r3, [r7, #16]
 8001b7a:	4313      	orrs	r3, r2
 8001b7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001b7e:	4a1f      	ldr	r2, [pc, #124]	; (8001bfc <HAL_GPIO_Init+0x354>)
 8001b80:	69bb      	ldr	r3, [r7, #24]
 8001b82:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001b84:	4b1d      	ldr	r3, [pc, #116]	; (8001bfc <HAL_GPIO_Init+0x354>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b8a:	693b      	ldr	r3, [r7, #16]
 8001b8c:	43db      	mvns	r3, r3
 8001b8e:	69ba      	ldr	r2, [r7, #24]
 8001b90:	4013      	ands	r3, r2
 8001b92:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	685b      	ldr	r3, [r3, #4]
 8001b98:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d003      	beq.n	8001ba8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001ba0:	69ba      	ldr	r2, [r7, #24]
 8001ba2:	693b      	ldr	r3, [r7, #16]
 8001ba4:	4313      	orrs	r3, r2
 8001ba6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001ba8:	4a14      	ldr	r2, [pc, #80]	; (8001bfc <HAL_GPIO_Init+0x354>)
 8001baa:	69bb      	ldr	r3, [r7, #24]
 8001bac:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8001bae:	69fb      	ldr	r3, [r7, #28]
 8001bb0:	3301      	adds	r3, #1
 8001bb2:	61fb      	str	r3, [r7, #28]
 8001bb4:	69fb      	ldr	r3, [r7, #28]
 8001bb6:	2b0f      	cmp	r3, #15
 8001bb8:	f67f ae86 	bls.w	80018c8 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001bbc:	bf00      	nop
 8001bbe:	bf00      	nop
 8001bc0:	3724      	adds	r7, #36	; 0x24
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc8:	4770      	bx	lr
 8001bca:	bf00      	nop
 8001bcc:	40023800 	.word	0x40023800
 8001bd0:	40013800 	.word	0x40013800
 8001bd4:	40020000 	.word	0x40020000
 8001bd8:	40020400 	.word	0x40020400
 8001bdc:	40020800 	.word	0x40020800
 8001be0:	40020c00 	.word	0x40020c00
 8001be4:	40021000 	.word	0x40021000
 8001be8:	40021400 	.word	0x40021400
 8001bec:	40021800 	.word	0x40021800
 8001bf0:	40021c00 	.word	0x40021c00
 8001bf4:	40022000 	.word	0x40022000
 8001bf8:	40022400 	.word	0x40022400
 8001bfc:	40013c00 	.word	0x40013c00

08001c00 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c00:	b480      	push	{r7}
 8001c02:	b083      	sub	sp, #12
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
 8001c08:	460b      	mov	r3, r1
 8001c0a:	807b      	strh	r3, [r7, #2]
 8001c0c:	4613      	mov	r3, r2
 8001c0e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001c10:	787b      	ldrb	r3, [r7, #1]
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d003      	beq.n	8001c1e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001c16:	887a      	ldrh	r2, [r7, #2]
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8001c1c:	e003      	b.n	8001c26 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001c1e:	887b      	ldrh	r3, [r7, #2]
 8001c20:	041a      	lsls	r2, r3, #16
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	619a      	str	r2, [r3, #24]
}
 8001c26:	bf00      	nop
 8001c28:	370c      	adds	r7, #12
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c30:	4770      	bx	lr
	...

08001c34 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001c34:	b480      	push	{r7}
 8001c36:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001c38:	4b05      	ldr	r3, [pc, #20]	; (8001c50 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	4a04      	ldr	r2, [pc, #16]	; (8001c50 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001c3e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c42:	6013      	str	r3, [r2, #0]
}
 8001c44:	bf00      	nop
 8001c46:	46bd      	mov	sp, r7
 8001c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4c:	4770      	bx	lr
 8001c4e:	bf00      	nop
 8001c50:	40007000 	.word	0x40007000

08001c54 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b082      	sub	sp, #8
 8001c58:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8001c5e:	4b23      	ldr	r3, [pc, #140]	; (8001cec <HAL_PWREx_EnableOverDrive+0x98>)
 8001c60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c62:	4a22      	ldr	r2, [pc, #136]	; (8001cec <HAL_PWREx_EnableOverDrive+0x98>)
 8001c64:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c68:	6413      	str	r3, [r2, #64]	; 0x40
 8001c6a:	4b20      	ldr	r3, [pc, #128]	; (8001cec <HAL_PWREx_EnableOverDrive+0x98>)
 8001c6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c72:	603b      	str	r3, [r7, #0]
 8001c74:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001c76:	4b1e      	ldr	r3, [pc, #120]	; (8001cf0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	4a1d      	ldr	r2, [pc, #116]	; (8001cf0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001c7c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c80:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001c82:	f7ff fc9d 	bl	80015c0 <HAL_GetTick>
 8001c86:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001c88:	e009      	b.n	8001c9e <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001c8a:	f7ff fc99 	bl	80015c0 <HAL_GetTick>
 8001c8e:	4602      	mov	r2, r0
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	1ad3      	subs	r3, r2, r3
 8001c94:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001c98:	d901      	bls.n	8001c9e <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8001c9a:	2303      	movs	r3, #3
 8001c9c:	e022      	b.n	8001ce4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001c9e:	4b14      	ldr	r3, [pc, #80]	; (8001cf0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001ca0:	685b      	ldr	r3, [r3, #4]
 8001ca2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ca6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001caa:	d1ee      	bne.n	8001c8a <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001cac:	4b10      	ldr	r3, [pc, #64]	; (8001cf0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	4a0f      	ldr	r2, [pc, #60]	; (8001cf0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001cb2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001cb6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001cb8:	f7ff fc82 	bl	80015c0 <HAL_GetTick>
 8001cbc:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001cbe:	e009      	b.n	8001cd4 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001cc0:	f7ff fc7e 	bl	80015c0 <HAL_GetTick>
 8001cc4:	4602      	mov	r2, r0
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	1ad3      	subs	r3, r2, r3
 8001cca:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001cce:	d901      	bls.n	8001cd4 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8001cd0:	2303      	movs	r3, #3
 8001cd2:	e007      	b.n	8001ce4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001cd4:	4b06      	ldr	r3, [pc, #24]	; (8001cf0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001cd6:	685b      	ldr	r3, [r3, #4]
 8001cd8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cdc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001ce0:	d1ee      	bne.n	8001cc0 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8001ce2:	2300      	movs	r3, #0
}
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	3708      	adds	r7, #8
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bd80      	pop	{r7, pc}
 8001cec:	40023800 	.word	0x40023800
 8001cf0:	40007000 	.word	0x40007000

08001cf4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b086      	sub	sp, #24
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d101      	bne.n	8001d0a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8001d06:	2301      	movs	r3, #1
 8001d08:	e29b      	b.n	8002242 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f003 0301 	and.w	r3, r3, #1
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	f000 8087 	beq.w	8001e26 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001d18:	4b96      	ldr	r3, [pc, #600]	; (8001f74 <HAL_RCC_OscConfig+0x280>)
 8001d1a:	689b      	ldr	r3, [r3, #8]
 8001d1c:	f003 030c 	and.w	r3, r3, #12
 8001d20:	2b04      	cmp	r3, #4
 8001d22:	d00c      	beq.n	8001d3e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001d24:	4b93      	ldr	r3, [pc, #588]	; (8001f74 <HAL_RCC_OscConfig+0x280>)
 8001d26:	689b      	ldr	r3, [r3, #8]
 8001d28:	f003 030c 	and.w	r3, r3, #12
 8001d2c:	2b08      	cmp	r3, #8
 8001d2e:	d112      	bne.n	8001d56 <HAL_RCC_OscConfig+0x62>
 8001d30:	4b90      	ldr	r3, [pc, #576]	; (8001f74 <HAL_RCC_OscConfig+0x280>)
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001d38:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001d3c:	d10b      	bne.n	8001d56 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d3e:	4b8d      	ldr	r3, [pc, #564]	; (8001f74 <HAL_RCC_OscConfig+0x280>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d06c      	beq.n	8001e24 <HAL_RCC_OscConfig+0x130>
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	685b      	ldr	r3, [r3, #4]
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d168      	bne.n	8001e24 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001d52:	2301      	movs	r3, #1
 8001d54:	e275      	b.n	8002242 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	685b      	ldr	r3, [r3, #4]
 8001d5a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d5e:	d106      	bne.n	8001d6e <HAL_RCC_OscConfig+0x7a>
 8001d60:	4b84      	ldr	r3, [pc, #528]	; (8001f74 <HAL_RCC_OscConfig+0x280>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	4a83      	ldr	r2, [pc, #524]	; (8001f74 <HAL_RCC_OscConfig+0x280>)
 8001d66:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d6a:	6013      	str	r3, [r2, #0]
 8001d6c:	e02e      	b.n	8001dcc <HAL_RCC_OscConfig+0xd8>
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	685b      	ldr	r3, [r3, #4]
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d10c      	bne.n	8001d90 <HAL_RCC_OscConfig+0x9c>
 8001d76:	4b7f      	ldr	r3, [pc, #508]	; (8001f74 <HAL_RCC_OscConfig+0x280>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	4a7e      	ldr	r2, [pc, #504]	; (8001f74 <HAL_RCC_OscConfig+0x280>)
 8001d7c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001d80:	6013      	str	r3, [r2, #0]
 8001d82:	4b7c      	ldr	r3, [pc, #496]	; (8001f74 <HAL_RCC_OscConfig+0x280>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	4a7b      	ldr	r2, [pc, #492]	; (8001f74 <HAL_RCC_OscConfig+0x280>)
 8001d88:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001d8c:	6013      	str	r3, [r2, #0]
 8001d8e:	e01d      	b.n	8001dcc <HAL_RCC_OscConfig+0xd8>
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	685b      	ldr	r3, [r3, #4]
 8001d94:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001d98:	d10c      	bne.n	8001db4 <HAL_RCC_OscConfig+0xc0>
 8001d9a:	4b76      	ldr	r3, [pc, #472]	; (8001f74 <HAL_RCC_OscConfig+0x280>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	4a75      	ldr	r2, [pc, #468]	; (8001f74 <HAL_RCC_OscConfig+0x280>)
 8001da0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001da4:	6013      	str	r3, [r2, #0]
 8001da6:	4b73      	ldr	r3, [pc, #460]	; (8001f74 <HAL_RCC_OscConfig+0x280>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	4a72      	ldr	r2, [pc, #456]	; (8001f74 <HAL_RCC_OscConfig+0x280>)
 8001dac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001db0:	6013      	str	r3, [r2, #0]
 8001db2:	e00b      	b.n	8001dcc <HAL_RCC_OscConfig+0xd8>
 8001db4:	4b6f      	ldr	r3, [pc, #444]	; (8001f74 <HAL_RCC_OscConfig+0x280>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	4a6e      	ldr	r2, [pc, #440]	; (8001f74 <HAL_RCC_OscConfig+0x280>)
 8001dba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001dbe:	6013      	str	r3, [r2, #0]
 8001dc0:	4b6c      	ldr	r3, [pc, #432]	; (8001f74 <HAL_RCC_OscConfig+0x280>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	4a6b      	ldr	r2, [pc, #428]	; (8001f74 <HAL_RCC_OscConfig+0x280>)
 8001dc6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001dca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	685b      	ldr	r3, [r3, #4]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d013      	beq.n	8001dfc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dd4:	f7ff fbf4 	bl	80015c0 <HAL_GetTick>
 8001dd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dda:	e008      	b.n	8001dee <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ddc:	f7ff fbf0 	bl	80015c0 <HAL_GetTick>
 8001de0:	4602      	mov	r2, r0
 8001de2:	693b      	ldr	r3, [r7, #16]
 8001de4:	1ad3      	subs	r3, r2, r3
 8001de6:	2b64      	cmp	r3, #100	; 0x64
 8001de8:	d901      	bls.n	8001dee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001dea:	2303      	movs	r3, #3
 8001dec:	e229      	b.n	8002242 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dee:	4b61      	ldr	r3, [pc, #388]	; (8001f74 <HAL_RCC_OscConfig+0x280>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d0f0      	beq.n	8001ddc <HAL_RCC_OscConfig+0xe8>
 8001dfa:	e014      	b.n	8001e26 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dfc:	f7ff fbe0 	bl	80015c0 <HAL_GetTick>
 8001e00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e02:	e008      	b.n	8001e16 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e04:	f7ff fbdc 	bl	80015c0 <HAL_GetTick>
 8001e08:	4602      	mov	r2, r0
 8001e0a:	693b      	ldr	r3, [r7, #16]
 8001e0c:	1ad3      	subs	r3, r2, r3
 8001e0e:	2b64      	cmp	r3, #100	; 0x64
 8001e10:	d901      	bls.n	8001e16 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001e12:	2303      	movs	r3, #3
 8001e14:	e215      	b.n	8002242 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e16:	4b57      	ldr	r3, [pc, #348]	; (8001f74 <HAL_RCC_OscConfig+0x280>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d1f0      	bne.n	8001e04 <HAL_RCC_OscConfig+0x110>
 8001e22:	e000      	b.n	8001e26 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e24:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f003 0302 	and.w	r3, r3, #2
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d069      	beq.n	8001f06 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001e32:	4b50      	ldr	r3, [pc, #320]	; (8001f74 <HAL_RCC_OscConfig+0x280>)
 8001e34:	689b      	ldr	r3, [r3, #8]
 8001e36:	f003 030c 	and.w	r3, r3, #12
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d00b      	beq.n	8001e56 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001e3e:	4b4d      	ldr	r3, [pc, #308]	; (8001f74 <HAL_RCC_OscConfig+0x280>)
 8001e40:	689b      	ldr	r3, [r3, #8]
 8001e42:	f003 030c 	and.w	r3, r3, #12
 8001e46:	2b08      	cmp	r3, #8
 8001e48:	d11c      	bne.n	8001e84 <HAL_RCC_OscConfig+0x190>
 8001e4a:	4b4a      	ldr	r3, [pc, #296]	; (8001f74 <HAL_RCC_OscConfig+0x280>)
 8001e4c:	685b      	ldr	r3, [r3, #4]
 8001e4e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d116      	bne.n	8001e84 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e56:	4b47      	ldr	r3, [pc, #284]	; (8001f74 <HAL_RCC_OscConfig+0x280>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f003 0302 	and.w	r3, r3, #2
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d005      	beq.n	8001e6e <HAL_RCC_OscConfig+0x17a>
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	68db      	ldr	r3, [r3, #12]
 8001e66:	2b01      	cmp	r3, #1
 8001e68:	d001      	beq.n	8001e6e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	e1e9      	b.n	8002242 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e6e:	4b41      	ldr	r3, [pc, #260]	; (8001f74 <HAL_RCC_OscConfig+0x280>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	691b      	ldr	r3, [r3, #16]
 8001e7a:	00db      	lsls	r3, r3, #3
 8001e7c:	493d      	ldr	r1, [pc, #244]	; (8001f74 <HAL_RCC_OscConfig+0x280>)
 8001e7e:	4313      	orrs	r3, r2
 8001e80:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e82:	e040      	b.n	8001f06 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	68db      	ldr	r3, [r3, #12]
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d023      	beq.n	8001ed4 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001e8c:	4b39      	ldr	r3, [pc, #228]	; (8001f74 <HAL_RCC_OscConfig+0x280>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	4a38      	ldr	r2, [pc, #224]	; (8001f74 <HAL_RCC_OscConfig+0x280>)
 8001e92:	f043 0301 	orr.w	r3, r3, #1
 8001e96:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e98:	f7ff fb92 	bl	80015c0 <HAL_GetTick>
 8001e9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e9e:	e008      	b.n	8001eb2 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ea0:	f7ff fb8e 	bl	80015c0 <HAL_GetTick>
 8001ea4:	4602      	mov	r2, r0
 8001ea6:	693b      	ldr	r3, [r7, #16]
 8001ea8:	1ad3      	subs	r3, r2, r3
 8001eaa:	2b02      	cmp	r3, #2
 8001eac:	d901      	bls.n	8001eb2 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8001eae:	2303      	movs	r3, #3
 8001eb0:	e1c7      	b.n	8002242 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001eb2:	4b30      	ldr	r3, [pc, #192]	; (8001f74 <HAL_RCC_OscConfig+0x280>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f003 0302 	and.w	r3, r3, #2
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d0f0      	beq.n	8001ea0 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ebe:	4b2d      	ldr	r3, [pc, #180]	; (8001f74 <HAL_RCC_OscConfig+0x280>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	691b      	ldr	r3, [r3, #16]
 8001eca:	00db      	lsls	r3, r3, #3
 8001ecc:	4929      	ldr	r1, [pc, #164]	; (8001f74 <HAL_RCC_OscConfig+0x280>)
 8001ece:	4313      	orrs	r3, r2
 8001ed0:	600b      	str	r3, [r1, #0]
 8001ed2:	e018      	b.n	8001f06 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ed4:	4b27      	ldr	r3, [pc, #156]	; (8001f74 <HAL_RCC_OscConfig+0x280>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	4a26      	ldr	r2, [pc, #152]	; (8001f74 <HAL_RCC_OscConfig+0x280>)
 8001eda:	f023 0301 	bic.w	r3, r3, #1
 8001ede:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ee0:	f7ff fb6e 	bl	80015c0 <HAL_GetTick>
 8001ee4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ee6:	e008      	b.n	8001efa <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ee8:	f7ff fb6a 	bl	80015c0 <HAL_GetTick>
 8001eec:	4602      	mov	r2, r0
 8001eee:	693b      	ldr	r3, [r7, #16]
 8001ef0:	1ad3      	subs	r3, r2, r3
 8001ef2:	2b02      	cmp	r3, #2
 8001ef4:	d901      	bls.n	8001efa <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001ef6:	2303      	movs	r3, #3
 8001ef8:	e1a3      	b.n	8002242 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001efa:	4b1e      	ldr	r3, [pc, #120]	; (8001f74 <HAL_RCC_OscConfig+0x280>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f003 0302 	and.w	r3, r3, #2
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d1f0      	bne.n	8001ee8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f003 0308 	and.w	r3, r3, #8
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d038      	beq.n	8001f84 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	695b      	ldr	r3, [r3, #20]
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d019      	beq.n	8001f4e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f1a:	4b16      	ldr	r3, [pc, #88]	; (8001f74 <HAL_RCC_OscConfig+0x280>)
 8001f1c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001f1e:	4a15      	ldr	r2, [pc, #84]	; (8001f74 <HAL_RCC_OscConfig+0x280>)
 8001f20:	f043 0301 	orr.w	r3, r3, #1
 8001f24:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f26:	f7ff fb4b 	bl	80015c0 <HAL_GetTick>
 8001f2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f2c:	e008      	b.n	8001f40 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f2e:	f7ff fb47 	bl	80015c0 <HAL_GetTick>
 8001f32:	4602      	mov	r2, r0
 8001f34:	693b      	ldr	r3, [r7, #16]
 8001f36:	1ad3      	subs	r3, r2, r3
 8001f38:	2b02      	cmp	r3, #2
 8001f3a:	d901      	bls.n	8001f40 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001f3c:	2303      	movs	r3, #3
 8001f3e:	e180      	b.n	8002242 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f40:	4b0c      	ldr	r3, [pc, #48]	; (8001f74 <HAL_RCC_OscConfig+0x280>)
 8001f42:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001f44:	f003 0302 	and.w	r3, r3, #2
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d0f0      	beq.n	8001f2e <HAL_RCC_OscConfig+0x23a>
 8001f4c:	e01a      	b.n	8001f84 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f4e:	4b09      	ldr	r3, [pc, #36]	; (8001f74 <HAL_RCC_OscConfig+0x280>)
 8001f50:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001f52:	4a08      	ldr	r2, [pc, #32]	; (8001f74 <HAL_RCC_OscConfig+0x280>)
 8001f54:	f023 0301 	bic.w	r3, r3, #1
 8001f58:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f5a:	f7ff fb31 	bl	80015c0 <HAL_GetTick>
 8001f5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f60:	e00a      	b.n	8001f78 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f62:	f7ff fb2d 	bl	80015c0 <HAL_GetTick>
 8001f66:	4602      	mov	r2, r0
 8001f68:	693b      	ldr	r3, [r7, #16]
 8001f6a:	1ad3      	subs	r3, r2, r3
 8001f6c:	2b02      	cmp	r3, #2
 8001f6e:	d903      	bls.n	8001f78 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001f70:	2303      	movs	r3, #3
 8001f72:	e166      	b.n	8002242 <HAL_RCC_OscConfig+0x54e>
 8001f74:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f78:	4b92      	ldr	r3, [pc, #584]	; (80021c4 <HAL_RCC_OscConfig+0x4d0>)
 8001f7a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001f7c:	f003 0302 	and.w	r3, r3, #2
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d1ee      	bne.n	8001f62 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f003 0304 	and.w	r3, r3, #4
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	f000 80a4 	beq.w	80020da <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f92:	4b8c      	ldr	r3, [pc, #560]	; (80021c4 <HAL_RCC_OscConfig+0x4d0>)
 8001f94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d10d      	bne.n	8001fba <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f9e:	4b89      	ldr	r3, [pc, #548]	; (80021c4 <HAL_RCC_OscConfig+0x4d0>)
 8001fa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fa2:	4a88      	ldr	r2, [pc, #544]	; (80021c4 <HAL_RCC_OscConfig+0x4d0>)
 8001fa4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001fa8:	6413      	str	r3, [r2, #64]	; 0x40
 8001faa:	4b86      	ldr	r3, [pc, #536]	; (80021c4 <HAL_RCC_OscConfig+0x4d0>)
 8001fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fb2:	60bb      	str	r3, [r7, #8]
 8001fb4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001fba:	4b83      	ldr	r3, [pc, #524]	; (80021c8 <HAL_RCC_OscConfig+0x4d4>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d118      	bne.n	8001ff8 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8001fc6:	4b80      	ldr	r3, [pc, #512]	; (80021c8 <HAL_RCC_OscConfig+0x4d4>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	4a7f      	ldr	r2, [pc, #508]	; (80021c8 <HAL_RCC_OscConfig+0x4d4>)
 8001fcc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fd0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001fd2:	f7ff faf5 	bl	80015c0 <HAL_GetTick>
 8001fd6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001fd8:	e008      	b.n	8001fec <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fda:	f7ff faf1 	bl	80015c0 <HAL_GetTick>
 8001fde:	4602      	mov	r2, r0
 8001fe0:	693b      	ldr	r3, [r7, #16]
 8001fe2:	1ad3      	subs	r3, r2, r3
 8001fe4:	2b64      	cmp	r3, #100	; 0x64
 8001fe6:	d901      	bls.n	8001fec <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8001fe8:	2303      	movs	r3, #3
 8001fea:	e12a      	b.n	8002242 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001fec:	4b76      	ldr	r3, [pc, #472]	; (80021c8 <HAL_RCC_OscConfig+0x4d4>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d0f0      	beq.n	8001fda <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	689b      	ldr	r3, [r3, #8]
 8001ffc:	2b01      	cmp	r3, #1
 8001ffe:	d106      	bne.n	800200e <HAL_RCC_OscConfig+0x31a>
 8002000:	4b70      	ldr	r3, [pc, #448]	; (80021c4 <HAL_RCC_OscConfig+0x4d0>)
 8002002:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002004:	4a6f      	ldr	r2, [pc, #444]	; (80021c4 <HAL_RCC_OscConfig+0x4d0>)
 8002006:	f043 0301 	orr.w	r3, r3, #1
 800200a:	6713      	str	r3, [r2, #112]	; 0x70
 800200c:	e02d      	b.n	800206a <HAL_RCC_OscConfig+0x376>
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	689b      	ldr	r3, [r3, #8]
 8002012:	2b00      	cmp	r3, #0
 8002014:	d10c      	bne.n	8002030 <HAL_RCC_OscConfig+0x33c>
 8002016:	4b6b      	ldr	r3, [pc, #428]	; (80021c4 <HAL_RCC_OscConfig+0x4d0>)
 8002018:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800201a:	4a6a      	ldr	r2, [pc, #424]	; (80021c4 <HAL_RCC_OscConfig+0x4d0>)
 800201c:	f023 0301 	bic.w	r3, r3, #1
 8002020:	6713      	str	r3, [r2, #112]	; 0x70
 8002022:	4b68      	ldr	r3, [pc, #416]	; (80021c4 <HAL_RCC_OscConfig+0x4d0>)
 8002024:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002026:	4a67      	ldr	r2, [pc, #412]	; (80021c4 <HAL_RCC_OscConfig+0x4d0>)
 8002028:	f023 0304 	bic.w	r3, r3, #4
 800202c:	6713      	str	r3, [r2, #112]	; 0x70
 800202e:	e01c      	b.n	800206a <HAL_RCC_OscConfig+0x376>
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	689b      	ldr	r3, [r3, #8]
 8002034:	2b05      	cmp	r3, #5
 8002036:	d10c      	bne.n	8002052 <HAL_RCC_OscConfig+0x35e>
 8002038:	4b62      	ldr	r3, [pc, #392]	; (80021c4 <HAL_RCC_OscConfig+0x4d0>)
 800203a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800203c:	4a61      	ldr	r2, [pc, #388]	; (80021c4 <HAL_RCC_OscConfig+0x4d0>)
 800203e:	f043 0304 	orr.w	r3, r3, #4
 8002042:	6713      	str	r3, [r2, #112]	; 0x70
 8002044:	4b5f      	ldr	r3, [pc, #380]	; (80021c4 <HAL_RCC_OscConfig+0x4d0>)
 8002046:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002048:	4a5e      	ldr	r2, [pc, #376]	; (80021c4 <HAL_RCC_OscConfig+0x4d0>)
 800204a:	f043 0301 	orr.w	r3, r3, #1
 800204e:	6713      	str	r3, [r2, #112]	; 0x70
 8002050:	e00b      	b.n	800206a <HAL_RCC_OscConfig+0x376>
 8002052:	4b5c      	ldr	r3, [pc, #368]	; (80021c4 <HAL_RCC_OscConfig+0x4d0>)
 8002054:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002056:	4a5b      	ldr	r2, [pc, #364]	; (80021c4 <HAL_RCC_OscConfig+0x4d0>)
 8002058:	f023 0301 	bic.w	r3, r3, #1
 800205c:	6713      	str	r3, [r2, #112]	; 0x70
 800205e:	4b59      	ldr	r3, [pc, #356]	; (80021c4 <HAL_RCC_OscConfig+0x4d0>)
 8002060:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002062:	4a58      	ldr	r2, [pc, #352]	; (80021c4 <HAL_RCC_OscConfig+0x4d0>)
 8002064:	f023 0304 	bic.w	r3, r3, #4
 8002068:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	689b      	ldr	r3, [r3, #8]
 800206e:	2b00      	cmp	r3, #0
 8002070:	d015      	beq.n	800209e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002072:	f7ff faa5 	bl	80015c0 <HAL_GetTick>
 8002076:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002078:	e00a      	b.n	8002090 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800207a:	f7ff faa1 	bl	80015c0 <HAL_GetTick>
 800207e:	4602      	mov	r2, r0
 8002080:	693b      	ldr	r3, [r7, #16]
 8002082:	1ad3      	subs	r3, r2, r3
 8002084:	f241 3288 	movw	r2, #5000	; 0x1388
 8002088:	4293      	cmp	r3, r2
 800208a:	d901      	bls.n	8002090 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800208c:	2303      	movs	r3, #3
 800208e:	e0d8      	b.n	8002242 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002090:	4b4c      	ldr	r3, [pc, #304]	; (80021c4 <HAL_RCC_OscConfig+0x4d0>)
 8002092:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002094:	f003 0302 	and.w	r3, r3, #2
 8002098:	2b00      	cmp	r3, #0
 800209a:	d0ee      	beq.n	800207a <HAL_RCC_OscConfig+0x386>
 800209c:	e014      	b.n	80020c8 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800209e:	f7ff fa8f 	bl	80015c0 <HAL_GetTick>
 80020a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020a4:	e00a      	b.n	80020bc <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020a6:	f7ff fa8b 	bl	80015c0 <HAL_GetTick>
 80020aa:	4602      	mov	r2, r0
 80020ac:	693b      	ldr	r3, [r7, #16]
 80020ae:	1ad3      	subs	r3, r2, r3
 80020b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80020b4:	4293      	cmp	r3, r2
 80020b6:	d901      	bls.n	80020bc <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80020b8:	2303      	movs	r3, #3
 80020ba:	e0c2      	b.n	8002242 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020bc:	4b41      	ldr	r3, [pc, #260]	; (80021c4 <HAL_RCC_OscConfig+0x4d0>)
 80020be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020c0:	f003 0302 	and.w	r3, r3, #2
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d1ee      	bne.n	80020a6 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80020c8:	7dfb      	ldrb	r3, [r7, #23]
 80020ca:	2b01      	cmp	r3, #1
 80020cc:	d105      	bne.n	80020da <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80020ce:	4b3d      	ldr	r3, [pc, #244]	; (80021c4 <HAL_RCC_OscConfig+0x4d0>)
 80020d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020d2:	4a3c      	ldr	r2, [pc, #240]	; (80021c4 <HAL_RCC_OscConfig+0x4d0>)
 80020d4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80020d8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	699b      	ldr	r3, [r3, #24]
 80020de:	2b00      	cmp	r3, #0
 80020e0:	f000 80ae 	beq.w	8002240 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80020e4:	4b37      	ldr	r3, [pc, #220]	; (80021c4 <HAL_RCC_OscConfig+0x4d0>)
 80020e6:	689b      	ldr	r3, [r3, #8]
 80020e8:	f003 030c 	and.w	r3, r3, #12
 80020ec:	2b08      	cmp	r3, #8
 80020ee:	d06d      	beq.n	80021cc <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	699b      	ldr	r3, [r3, #24]
 80020f4:	2b02      	cmp	r3, #2
 80020f6:	d14b      	bne.n	8002190 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020f8:	4b32      	ldr	r3, [pc, #200]	; (80021c4 <HAL_RCC_OscConfig+0x4d0>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	4a31      	ldr	r2, [pc, #196]	; (80021c4 <HAL_RCC_OscConfig+0x4d0>)
 80020fe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002102:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002104:	f7ff fa5c 	bl	80015c0 <HAL_GetTick>
 8002108:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800210a:	e008      	b.n	800211e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800210c:	f7ff fa58 	bl	80015c0 <HAL_GetTick>
 8002110:	4602      	mov	r2, r0
 8002112:	693b      	ldr	r3, [r7, #16]
 8002114:	1ad3      	subs	r3, r2, r3
 8002116:	2b02      	cmp	r3, #2
 8002118:	d901      	bls.n	800211e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800211a:	2303      	movs	r3, #3
 800211c:	e091      	b.n	8002242 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800211e:	4b29      	ldr	r3, [pc, #164]	; (80021c4 <HAL_RCC_OscConfig+0x4d0>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002126:	2b00      	cmp	r3, #0
 8002128:	d1f0      	bne.n	800210c <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	69da      	ldr	r2, [r3, #28]
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	6a1b      	ldr	r3, [r3, #32]
 8002132:	431a      	orrs	r2, r3
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002138:	019b      	lsls	r3, r3, #6
 800213a:	431a      	orrs	r2, r3
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002140:	085b      	lsrs	r3, r3, #1
 8002142:	3b01      	subs	r3, #1
 8002144:	041b      	lsls	r3, r3, #16
 8002146:	431a      	orrs	r2, r3
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800214c:	061b      	lsls	r3, r3, #24
 800214e:	431a      	orrs	r2, r3
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002154:	071b      	lsls	r3, r3, #28
 8002156:	491b      	ldr	r1, [pc, #108]	; (80021c4 <HAL_RCC_OscConfig+0x4d0>)
 8002158:	4313      	orrs	r3, r2
 800215a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800215c:	4b19      	ldr	r3, [pc, #100]	; (80021c4 <HAL_RCC_OscConfig+0x4d0>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	4a18      	ldr	r2, [pc, #96]	; (80021c4 <HAL_RCC_OscConfig+0x4d0>)
 8002162:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002166:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002168:	f7ff fa2a 	bl	80015c0 <HAL_GetTick>
 800216c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800216e:	e008      	b.n	8002182 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002170:	f7ff fa26 	bl	80015c0 <HAL_GetTick>
 8002174:	4602      	mov	r2, r0
 8002176:	693b      	ldr	r3, [r7, #16]
 8002178:	1ad3      	subs	r3, r2, r3
 800217a:	2b02      	cmp	r3, #2
 800217c:	d901      	bls.n	8002182 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800217e:	2303      	movs	r3, #3
 8002180:	e05f      	b.n	8002242 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002182:	4b10      	ldr	r3, [pc, #64]	; (80021c4 <HAL_RCC_OscConfig+0x4d0>)
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800218a:	2b00      	cmp	r3, #0
 800218c:	d0f0      	beq.n	8002170 <HAL_RCC_OscConfig+0x47c>
 800218e:	e057      	b.n	8002240 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002190:	4b0c      	ldr	r3, [pc, #48]	; (80021c4 <HAL_RCC_OscConfig+0x4d0>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	4a0b      	ldr	r2, [pc, #44]	; (80021c4 <HAL_RCC_OscConfig+0x4d0>)
 8002196:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800219a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800219c:	f7ff fa10 	bl	80015c0 <HAL_GetTick>
 80021a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80021a2:	e008      	b.n	80021b6 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021a4:	f7ff fa0c 	bl	80015c0 <HAL_GetTick>
 80021a8:	4602      	mov	r2, r0
 80021aa:	693b      	ldr	r3, [r7, #16]
 80021ac:	1ad3      	subs	r3, r2, r3
 80021ae:	2b02      	cmp	r3, #2
 80021b0:	d901      	bls.n	80021b6 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 80021b2:	2303      	movs	r3, #3
 80021b4:	e045      	b.n	8002242 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80021b6:	4b03      	ldr	r3, [pc, #12]	; (80021c4 <HAL_RCC_OscConfig+0x4d0>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d1f0      	bne.n	80021a4 <HAL_RCC_OscConfig+0x4b0>
 80021c2:	e03d      	b.n	8002240 <HAL_RCC_OscConfig+0x54c>
 80021c4:	40023800 	.word	0x40023800
 80021c8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80021cc:	4b1f      	ldr	r3, [pc, #124]	; (800224c <HAL_RCC_OscConfig+0x558>)
 80021ce:	685b      	ldr	r3, [r3, #4]
 80021d0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	699b      	ldr	r3, [r3, #24]
 80021d6:	2b01      	cmp	r3, #1
 80021d8:	d030      	beq.n	800223c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80021e4:	429a      	cmp	r2, r3
 80021e6:	d129      	bne.n	800223c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021f2:	429a      	cmp	r2, r3
 80021f4:	d122      	bne.n	800223c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80021f6:	68fa      	ldr	r2, [r7, #12]
 80021f8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80021fc:	4013      	ands	r3, r2
 80021fe:	687a      	ldr	r2, [r7, #4]
 8002200:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002202:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002204:	4293      	cmp	r3, r2
 8002206:	d119      	bne.n	800223c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002212:	085b      	lsrs	r3, r3, #1
 8002214:	3b01      	subs	r3, #1
 8002216:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002218:	429a      	cmp	r2, r3
 800221a:	d10f      	bne.n	800223c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002226:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002228:	429a      	cmp	r2, r3
 800222a:	d107      	bne.n	800223c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002236:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002238:	429a      	cmp	r2, r3
 800223a:	d001      	beq.n	8002240 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 800223c:	2301      	movs	r3, #1
 800223e:	e000      	b.n	8002242 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8002240:	2300      	movs	r3, #0
}
 8002242:	4618      	mov	r0, r3
 8002244:	3718      	adds	r7, #24
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}
 800224a:	bf00      	nop
 800224c:	40023800 	.word	0x40023800

08002250 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b084      	sub	sp, #16
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
 8002258:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800225a:	2300      	movs	r3, #0
 800225c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	2b00      	cmp	r3, #0
 8002262:	d101      	bne.n	8002268 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002264:	2301      	movs	r3, #1
 8002266:	e0d0      	b.n	800240a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002268:	4b6a      	ldr	r3, [pc, #424]	; (8002414 <HAL_RCC_ClockConfig+0x1c4>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f003 030f 	and.w	r3, r3, #15
 8002270:	683a      	ldr	r2, [r7, #0]
 8002272:	429a      	cmp	r2, r3
 8002274:	d910      	bls.n	8002298 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002276:	4b67      	ldr	r3, [pc, #412]	; (8002414 <HAL_RCC_ClockConfig+0x1c4>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f023 020f 	bic.w	r2, r3, #15
 800227e:	4965      	ldr	r1, [pc, #404]	; (8002414 <HAL_RCC_ClockConfig+0x1c4>)
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	4313      	orrs	r3, r2
 8002284:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002286:	4b63      	ldr	r3, [pc, #396]	; (8002414 <HAL_RCC_ClockConfig+0x1c4>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f003 030f 	and.w	r3, r3, #15
 800228e:	683a      	ldr	r2, [r7, #0]
 8002290:	429a      	cmp	r2, r3
 8002292:	d001      	beq.n	8002298 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002294:	2301      	movs	r3, #1
 8002296:	e0b8      	b.n	800240a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f003 0302 	and.w	r3, r3, #2
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d020      	beq.n	80022e6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f003 0304 	and.w	r3, r3, #4
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d005      	beq.n	80022bc <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80022b0:	4b59      	ldr	r3, [pc, #356]	; (8002418 <HAL_RCC_ClockConfig+0x1c8>)
 80022b2:	689b      	ldr	r3, [r3, #8]
 80022b4:	4a58      	ldr	r2, [pc, #352]	; (8002418 <HAL_RCC_ClockConfig+0x1c8>)
 80022b6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80022ba:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f003 0308 	and.w	r3, r3, #8
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d005      	beq.n	80022d4 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80022c8:	4b53      	ldr	r3, [pc, #332]	; (8002418 <HAL_RCC_ClockConfig+0x1c8>)
 80022ca:	689b      	ldr	r3, [r3, #8]
 80022cc:	4a52      	ldr	r2, [pc, #328]	; (8002418 <HAL_RCC_ClockConfig+0x1c8>)
 80022ce:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80022d2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80022d4:	4b50      	ldr	r3, [pc, #320]	; (8002418 <HAL_RCC_ClockConfig+0x1c8>)
 80022d6:	689b      	ldr	r3, [r3, #8]
 80022d8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	689b      	ldr	r3, [r3, #8]
 80022e0:	494d      	ldr	r1, [pc, #308]	; (8002418 <HAL_RCC_ClockConfig+0x1c8>)
 80022e2:	4313      	orrs	r3, r2
 80022e4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f003 0301 	and.w	r3, r3, #1
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d040      	beq.n	8002374 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	685b      	ldr	r3, [r3, #4]
 80022f6:	2b01      	cmp	r3, #1
 80022f8:	d107      	bne.n	800230a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022fa:	4b47      	ldr	r3, [pc, #284]	; (8002418 <HAL_RCC_ClockConfig+0x1c8>)
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002302:	2b00      	cmp	r3, #0
 8002304:	d115      	bne.n	8002332 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002306:	2301      	movs	r3, #1
 8002308:	e07f      	b.n	800240a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	685b      	ldr	r3, [r3, #4]
 800230e:	2b02      	cmp	r3, #2
 8002310:	d107      	bne.n	8002322 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002312:	4b41      	ldr	r3, [pc, #260]	; (8002418 <HAL_RCC_ClockConfig+0x1c8>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800231a:	2b00      	cmp	r3, #0
 800231c:	d109      	bne.n	8002332 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800231e:	2301      	movs	r3, #1
 8002320:	e073      	b.n	800240a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002322:	4b3d      	ldr	r3, [pc, #244]	; (8002418 <HAL_RCC_ClockConfig+0x1c8>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f003 0302 	and.w	r3, r3, #2
 800232a:	2b00      	cmp	r3, #0
 800232c:	d101      	bne.n	8002332 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800232e:	2301      	movs	r3, #1
 8002330:	e06b      	b.n	800240a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002332:	4b39      	ldr	r3, [pc, #228]	; (8002418 <HAL_RCC_ClockConfig+0x1c8>)
 8002334:	689b      	ldr	r3, [r3, #8]
 8002336:	f023 0203 	bic.w	r2, r3, #3
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	685b      	ldr	r3, [r3, #4]
 800233e:	4936      	ldr	r1, [pc, #216]	; (8002418 <HAL_RCC_ClockConfig+0x1c8>)
 8002340:	4313      	orrs	r3, r2
 8002342:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002344:	f7ff f93c 	bl	80015c0 <HAL_GetTick>
 8002348:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800234a:	e00a      	b.n	8002362 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800234c:	f7ff f938 	bl	80015c0 <HAL_GetTick>
 8002350:	4602      	mov	r2, r0
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	1ad3      	subs	r3, r2, r3
 8002356:	f241 3288 	movw	r2, #5000	; 0x1388
 800235a:	4293      	cmp	r3, r2
 800235c:	d901      	bls.n	8002362 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800235e:	2303      	movs	r3, #3
 8002360:	e053      	b.n	800240a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002362:	4b2d      	ldr	r3, [pc, #180]	; (8002418 <HAL_RCC_ClockConfig+0x1c8>)
 8002364:	689b      	ldr	r3, [r3, #8]
 8002366:	f003 020c 	and.w	r2, r3, #12
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	685b      	ldr	r3, [r3, #4]
 800236e:	009b      	lsls	r3, r3, #2
 8002370:	429a      	cmp	r2, r3
 8002372:	d1eb      	bne.n	800234c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002374:	4b27      	ldr	r3, [pc, #156]	; (8002414 <HAL_RCC_ClockConfig+0x1c4>)
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f003 030f 	and.w	r3, r3, #15
 800237c:	683a      	ldr	r2, [r7, #0]
 800237e:	429a      	cmp	r2, r3
 8002380:	d210      	bcs.n	80023a4 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002382:	4b24      	ldr	r3, [pc, #144]	; (8002414 <HAL_RCC_ClockConfig+0x1c4>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f023 020f 	bic.w	r2, r3, #15
 800238a:	4922      	ldr	r1, [pc, #136]	; (8002414 <HAL_RCC_ClockConfig+0x1c4>)
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	4313      	orrs	r3, r2
 8002390:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002392:	4b20      	ldr	r3, [pc, #128]	; (8002414 <HAL_RCC_ClockConfig+0x1c4>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f003 030f 	and.w	r3, r3, #15
 800239a:	683a      	ldr	r2, [r7, #0]
 800239c:	429a      	cmp	r2, r3
 800239e:	d001      	beq.n	80023a4 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80023a0:	2301      	movs	r3, #1
 80023a2:	e032      	b.n	800240a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f003 0304 	and.w	r3, r3, #4
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d008      	beq.n	80023c2 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80023b0:	4b19      	ldr	r3, [pc, #100]	; (8002418 <HAL_RCC_ClockConfig+0x1c8>)
 80023b2:	689b      	ldr	r3, [r3, #8]
 80023b4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	68db      	ldr	r3, [r3, #12]
 80023bc:	4916      	ldr	r1, [pc, #88]	; (8002418 <HAL_RCC_ClockConfig+0x1c8>)
 80023be:	4313      	orrs	r3, r2
 80023c0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f003 0308 	and.w	r3, r3, #8
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d009      	beq.n	80023e2 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80023ce:	4b12      	ldr	r3, [pc, #72]	; (8002418 <HAL_RCC_ClockConfig+0x1c8>)
 80023d0:	689b      	ldr	r3, [r3, #8]
 80023d2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	691b      	ldr	r3, [r3, #16]
 80023da:	00db      	lsls	r3, r3, #3
 80023dc:	490e      	ldr	r1, [pc, #56]	; (8002418 <HAL_RCC_ClockConfig+0x1c8>)
 80023de:	4313      	orrs	r3, r2
 80023e0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80023e2:	f000 f821 	bl	8002428 <HAL_RCC_GetSysClockFreq>
 80023e6:	4602      	mov	r2, r0
 80023e8:	4b0b      	ldr	r3, [pc, #44]	; (8002418 <HAL_RCC_ClockConfig+0x1c8>)
 80023ea:	689b      	ldr	r3, [r3, #8]
 80023ec:	091b      	lsrs	r3, r3, #4
 80023ee:	f003 030f 	and.w	r3, r3, #15
 80023f2:	490a      	ldr	r1, [pc, #40]	; (800241c <HAL_RCC_ClockConfig+0x1cc>)
 80023f4:	5ccb      	ldrb	r3, [r1, r3]
 80023f6:	fa22 f303 	lsr.w	r3, r2, r3
 80023fa:	4a09      	ldr	r2, [pc, #36]	; (8002420 <HAL_RCC_ClockConfig+0x1d0>)
 80023fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80023fe:	4b09      	ldr	r3, [pc, #36]	; (8002424 <HAL_RCC_ClockConfig+0x1d4>)
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	4618      	mov	r0, r3
 8002404:	f7ff f898 	bl	8001538 <HAL_InitTick>

  return HAL_OK;
 8002408:	2300      	movs	r3, #0
}
 800240a:	4618      	mov	r0, r3
 800240c:	3710      	adds	r7, #16
 800240e:	46bd      	mov	sp, r7
 8002410:	bd80      	pop	{r7, pc}
 8002412:	bf00      	nop
 8002414:	40023c00 	.word	0x40023c00
 8002418:	40023800 	.word	0x40023800
 800241c:	08004cd0 	.word	0x08004cd0
 8002420:	20000000 	.word	0x20000000
 8002424:	20000004 	.word	0x20000004

08002428 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002428:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800242c:	b090      	sub	sp, #64	; 0x40
 800242e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8002430:	2300      	movs	r3, #0
 8002432:	637b      	str	r3, [r7, #52]	; 0x34
 8002434:	2300      	movs	r3, #0
 8002436:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002438:	2300      	movs	r3, #0
 800243a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0;
 800243c:	2300      	movs	r3, #0
 800243e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002440:	4b59      	ldr	r3, [pc, #356]	; (80025a8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002442:	689b      	ldr	r3, [r3, #8]
 8002444:	f003 030c 	and.w	r3, r3, #12
 8002448:	2b08      	cmp	r3, #8
 800244a:	d00d      	beq.n	8002468 <HAL_RCC_GetSysClockFreq+0x40>
 800244c:	2b08      	cmp	r3, #8
 800244e:	f200 80a1 	bhi.w	8002594 <HAL_RCC_GetSysClockFreq+0x16c>
 8002452:	2b00      	cmp	r3, #0
 8002454:	d002      	beq.n	800245c <HAL_RCC_GetSysClockFreq+0x34>
 8002456:	2b04      	cmp	r3, #4
 8002458:	d003      	beq.n	8002462 <HAL_RCC_GetSysClockFreq+0x3a>
 800245a:	e09b      	b.n	8002594 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800245c:	4b53      	ldr	r3, [pc, #332]	; (80025ac <HAL_RCC_GetSysClockFreq+0x184>)
 800245e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002460:	e09b      	b.n	800259a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002462:	4b53      	ldr	r3, [pc, #332]	; (80025b0 <HAL_RCC_GetSysClockFreq+0x188>)
 8002464:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002466:	e098      	b.n	800259a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002468:	4b4f      	ldr	r3, [pc, #316]	; (80025a8 <HAL_RCC_GetSysClockFreq+0x180>)
 800246a:	685b      	ldr	r3, [r3, #4]
 800246c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002470:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002472:	4b4d      	ldr	r3, [pc, #308]	; (80025a8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002474:	685b      	ldr	r3, [r3, #4]
 8002476:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800247a:	2b00      	cmp	r3, #0
 800247c:	d028      	beq.n	80024d0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800247e:	4b4a      	ldr	r3, [pc, #296]	; (80025a8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002480:	685b      	ldr	r3, [r3, #4]
 8002482:	099b      	lsrs	r3, r3, #6
 8002484:	2200      	movs	r2, #0
 8002486:	623b      	str	r3, [r7, #32]
 8002488:	627a      	str	r2, [r7, #36]	; 0x24
 800248a:	6a3b      	ldr	r3, [r7, #32]
 800248c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002490:	2100      	movs	r1, #0
 8002492:	4b47      	ldr	r3, [pc, #284]	; (80025b0 <HAL_RCC_GetSysClockFreq+0x188>)
 8002494:	fb03 f201 	mul.w	r2, r3, r1
 8002498:	2300      	movs	r3, #0
 800249a:	fb00 f303 	mul.w	r3, r0, r3
 800249e:	4413      	add	r3, r2
 80024a0:	4a43      	ldr	r2, [pc, #268]	; (80025b0 <HAL_RCC_GetSysClockFreq+0x188>)
 80024a2:	fba0 1202 	umull	r1, r2, r0, r2
 80024a6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80024a8:	460a      	mov	r2, r1
 80024aa:	62ba      	str	r2, [r7, #40]	; 0x28
 80024ac:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80024ae:	4413      	add	r3, r2
 80024b0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80024b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80024b4:	2200      	movs	r2, #0
 80024b6:	61bb      	str	r3, [r7, #24]
 80024b8:	61fa      	str	r2, [r7, #28]
 80024ba:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80024be:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80024c2:	f7fd fec1 	bl	8000248 <__aeabi_uldivmod>
 80024c6:	4602      	mov	r2, r0
 80024c8:	460b      	mov	r3, r1
 80024ca:	4613      	mov	r3, r2
 80024cc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80024ce:	e053      	b.n	8002578 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80024d0:	4b35      	ldr	r3, [pc, #212]	; (80025a8 <HAL_RCC_GetSysClockFreq+0x180>)
 80024d2:	685b      	ldr	r3, [r3, #4]
 80024d4:	099b      	lsrs	r3, r3, #6
 80024d6:	2200      	movs	r2, #0
 80024d8:	613b      	str	r3, [r7, #16]
 80024da:	617a      	str	r2, [r7, #20]
 80024dc:	693b      	ldr	r3, [r7, #16]
 80024de:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80024e2:	f04f 0b00 	mov.w	fp, #0
 80024e6:	4652      	mov	r2, sl
 80024e8:	465b      	mov	r3, fp
 80024ea:	f04f 0000 	mov.w	r0, #0
 80024ee:	f04f 0100 	mov.w	r1, #0
 80024f2:	0159      	lsls	r1, r3, #5
 80024f4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80024f8:	0150      	lsls	r0, r2, #5
 80024fa:	4602      	mov	r2, r0
 80024fc:	460b      	mov	r3, r1
 80024fe:	ebb2 080a 	subs.w	r8, r2, sl
 8002502:	eb63 090b 	sbc.w	r9, r3, fp
 8002506:	f04f 0200 	mov.w	r2, #0
 800250a:	f04f 0300 	mov.w	r3, #0
 800250e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002512:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002516:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800251a:	ebb2 0408 	subs.w	r4, r2, r8
 800251e:	eb63 0509 	sbc.w	r5, r3, r9
 8002522:	f04f 0200 	mov.w	r2, #0
 8002526:	f04f 0300 	mov.w	r3, #0
 800252a:	00eb      	lsls	r3, r5, #3
 800252c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002530:	00e2      	lsls	r2, r4, #3
 8002532:	4614      	mov	r4, r2
 8002534:	461d      	mov	r5, r3
 8002536:	eb14 030a 	adds.w	r3, r4, sl
 800253a:	603b      	str	r3, [r7, #0]
 800253c:	eb45 030b 	adc.w	r3, r5, fp
 8002540:	607b      	str	r3, [r7, #4]
 8002542:	f04f 0200 	mov.w	r2, #0
 8002546:	f04f 0300 	mov.w	r3, #0
 800254a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800254e:	4629      	mov	r1, r5
 8002550:	028b      	lsls	r3, r1, #10
 8002552:	4621      	mov	r1, r4
 8002554:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002558:	4621      	mov	r1, r4
 800255a:	028a      	lsls	r2, r1, #10
 800255c:	4610      	mov	r0, r2
 800255e:	4619      	mov	r1, r3
 8002560:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002562:	2200      	movs	r2, #0
 8002564:	60bb      	str	r3, [r7, #8]
 8002566:	60fa      	str	r2, [r7, #12]
 8002568:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800256c:	f7fd fe6c 	bl	8000248 <__aeabi_uldivmod>
 8002570:	4602      	mov	r2, r0
 8002572:	460b      	mov	r3, r1
 8002574:	4613      	mov	r3, r2
 8002576:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002578:	4b0b      	ldr	r3, [pc, #44]	; (80025a8 <HAL_RCC_GetSysClockFreq+0x180>)
 800257a:	685b      	ldr	r3, [r3, #4]
 800257c:	0c1b      	lsrs	r3, r3, #16
 800257e:	f003 0303 	and.w	r3, r3, #3
 8002582:	3301      	adds	r3, #1
 8002584:	005b      	lsls	r3, r3, #1
 8002586:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco / pllp;
 8002588:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800258a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800258c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002590:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002592:	e002      	b.n	800259a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002594:	4b05      	ldr	r3, [pc, #20]	; (80025ac <HAL_RCC_GetSysClockFreq+0x184>)
 8002596:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002598:	bf00      	nop
    }
  }
  return sysclockfreq;
 800259a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 800259c:	4618      	mov	r0, r3
 800259e:	3740      	adds	r7, #64	; 0x40
 80025a0:	46bd      	mov	sp, r7
 80025a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80025a6:	bf00      	nop
 80025a8:	40023800 	.word	0x40023800
 80025ac:	00f42400 	.word	0x00f42400
 80025b0:	017d7840 	.word	0x017d7840

080025b4 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80025b4:	b480      	push	{r7}
 80025b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80025b8:	4b03      	ldr	r3, [pc, #12]	; (80025c8 <HAL_RCC_GetHCLKFreq+0x14>)
 80025ba:	681b      	ldr	r3, [r3, #0]
}
 80025bc:	4618      	mov	r0, r3
 80025be:	46bd      	mov	sp, r7
 80025c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c4:	4770      	bx	lr
 80025c6:	bf00      	nop
 80025c8:	20000000 	.word	0x20000000

080025cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80025d0:	f7ff fff0 	bl	80025b4 <HAL_RCC_GetHCLKFreq>
 80025d4:	4602      	mov	r2, r0
 80025d6:	4b05      	ldr	r3, [pc, #20]	; (80025ec <HAL_RCC_GetPCLK1Freq+0x20>)
 80025d8:	689b      	ldr	r3, [r3, #8]
 80025da:	0a9b      	lsrs	r3, r3, #10
 80025dc:	f003 0307 	and.w	r3, r3, #7
 80025e0:	4903      	ldr	r1, [pc, #12]	; (80025f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80025e2:	5ccb      	ldrb	r3, [r1, r3]
 80025e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80025e8:	4618      	mov	r0, r3
 80025ea:	bd80      	pop	{r7, pc}
 80025ec:	40023800 	.word	0x40023800
 80025f0:	08004ce0 	.word	0x08004ce0

080025f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80025f8:	f7ff ffdc 	bl	80025b4 <HAL_RCC_GetHCLKFreq>
 80025fc:	4602      	mov	r2, r0
 80025fe:	4b05      	ldr	r3, [pc, #20]	; (8002614 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002600:	689b      	ldr	r3, [r3, #8]
 8002602:	0b5b      	lsrs	r3, r3, #13
 8002604:	f003 0307 	and.w	r3, r3, #7
 8002608:	4903      	ldr	r1, [pc, #12]	; (8002618 <HAL_RCC_GetPCLK2Freq+0x24>)
 800260a:	5ccb      	ldrb	r3, [r1, r3]
 800260c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002610:	4618      	mov	r0, r3
 8002612:	bd80      	pop	{r7, pc}
 8002614:	40023800 	.word	0x40023800
 8002618:	08004ce0 	.word	0x08004ce0

0800261c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b088      	sub	sp, #32
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002624:	2300      	movs	r3, #0
 8002626:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8002628:	2300      	movs	r3, #0
 800262a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800262c:	2300      	movs	r3, #0
 800262e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8002630:	2300      	movs	r3, #0
 8002632:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002634:	2300      	movs	r3, #0
 8002636:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f003 0301 	and.w	r3, r3, #1
 8002640:	2b00      	cmp	r3, #0
 8002642:	d012      	beq.n	800266a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002644:	4b69      	ldr	r3, [pc, #420]	; (80027ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002646:	689b      	ldr	r3, [r3, #8]
 8002648:	4a68      	ldr	r2, [pc, #416]	; (80027ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800264a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800264e:	6093      	str	r3, [r2, #8]
 8002650:	4b66      	ldr	r3, [pc, #408]	; (80027ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002652:	689a      	ldr	r2, [r3, #8]
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002658:	4964      	ldr	r1, [pc, #400]	; (80027ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800265a:	4313      	orrs	r3, r2
 800265c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002662:	2b00      	cmp	r3, #0
 8002664:	d101      	bne.n	800266a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8002666:	2301      	movs	r3, #1
 8002668:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002672:	2b00      	cmp	r3, #0
 8002674:	d017      	beq.n	80026a6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002676:	4b5d      	ldr	r3, [pc, #372]	; (80027ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002678:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800267c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002684:	4959      	ldr	r1, [pc, #356]	; (80027ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002686:	4313      	orrs	r3, r2
 8002688:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002690:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002694:	d101      	bne.n	800269a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8002696:	2301      	movs	r3, #1
 8002698:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d101      	bne.n	80026a6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80026a2:	2301      	movs	r3, #1
 80026a4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d017      	beq.n	80026e2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80026b2:	4b4e      	ldr	r3, [pc, #312]	; (80027ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80026b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80026b8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026c0:	494a      	ldr	r1, [pc, #296]	; (80027ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80026c2:	4313      	orrs	r3, r2
 80026c4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026cc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80026d0:	d101      	bne.n	80026d6 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80026d2:	2301      	movs	r3, #1
 80026d4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d101      	bne.n	80026e2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80026de:	2301      	movs	r3, #1
 80026e0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d001      	beq.n	80026f2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80026ee:	2301      	movs	r3, #1
 80026f0:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f003 0320 	and.w	r3, r3, #32
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	f000 808b 	beq.w	8002816 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002700:	4b3a      	ldr	r3, [pc, #232]	; (80027ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002702:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002704:	4a39      	ldr	r2, [pc, #228]	; (80027ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002706:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800270a:	6413      	str	r3, [r2, #64]	; 0x40
 800270c:	4b37      	ldr	r3, [pc, #220]	; (80027ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800270e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002710:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002714:	60bb      	str	r3, [r7, #8]
 8002716:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002718:	4b35      	ldr	r3, [pc, #212]	; (80027f0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4a34      	ldr	r2, [pc, #208]	; (80027f0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800271e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002722:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002724:	f7fe ff4c 	bl	80015c0 <HAL_GetTick>
 8002728:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800272a:	e008      	b.n	800273e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800272c:	f7fe ff48 	bl	80015c0 <HAL_GetTick>
 8002730:	4602      	mov	r2, r0
 8002732:	697b      	ldr	r3, [r7, #20]
 8002734:	1ad3      	subs	r3, r2, r3
 8002736:	2b64      	cmp	r3, #100	; 0x64
 8002738:	d901      	bls.n	800273e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800273a:	2303      	movs	r3, #3
 800273c:	e38f      	b.n	8002e5e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800273e:	4b2c      	ldr	r3, [pc, #176]	; (80027f0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002746:	2b00      	cmp	r3, #0
 8002748:	d0f0      	beq.n	800272c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800274a:	4b28      	ldr	r3, [pc, #160]	; (80027ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800274c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800274e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002752:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002754:	693b      	ldr	r3, [r7, #16]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d035      	beq.n	80027c6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800275e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002762:	693a      	ldr	r2, [r7, #16]
 8002764:	429a      	cmp	r2, r3
 8002766:	d02e      	beq.n	80027c6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002768:	4b20      	ldr	r3, [pc, #128]	; (80027ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800276a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800276c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002770:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002772:	4b1e      	ldr	r3, [pc, #120]	; (80027ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002774:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002776:	4a1d      	ldr	r2, [pc, #116]	; (80027ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002778:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800277c:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800277e:	4b1b      	ldr	r3, [pc, #108]	; (80027ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002780:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002782:	4a1a      	ldr	r2, [pc, #104]	; (80027ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002784:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002788:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800278a:	4a18      	ldr	r2, [pc, #96]	; (80027ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800278c:	693b      	ldr	r3, [r7, #16]
 800278e:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002790:	4b16      	ldr	r3, [pc, #88]	; (80027ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002792:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002794:	f003 0301 	and.w	r3, r3, #1
 8002798:	2b01      	cmp	r3, #1
 800279a:	d114      	bne.n	80027c6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800279c:	f7fe ff10 	bl	80015c0 <HAL_GetTick>
 80027a0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027a2:	e00a      	b.n	80027ba <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80027a4:	f7fe ff0c 	bl	80015c0 <HAL_GetTick>
 80027a8:	4602      	mov	r2, r0
 80027aa:	697b      	ldr	r3, [r7, #20]
 80027ac:	1ad3      	subs	r3, r2, r3
 80027ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d901      	bls.n	80027ba <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80027b6:	2303      	movs	r3, #3
 80027b8:	e351      	b.n	8002e5e <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027ba:	4b0c      	ldr	r3, [pc, #48]	; (80027ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80027bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027be:	f003 0302 	and.w	r3, r3, #2
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d0ee      	beq.n	80027a4 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80027ce:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80027d2:	d111      	bne.n	80027f8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80027d4:	4b05      	ldr	r3, [pc, #20]	; (80027ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80027d6:	689b      	ldr	r3, [r3, #8]
 80027d8:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80027e0:	4b04      	ldr	r3, [pc, #16]	; (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80027e2:	400b      	ands	r3, r1
 80027e4:	4901      	ldr	r1, [pc, #4]	; (80027ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80027e6:	4313      	orrs	r3, r2
 80027e8:	608b      	str	r3, [r1, #8]
 80027ea:	e00b      	b.n	8002804 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80027ec:	40023800 	.word	0x40023800
 80027f0:	40007000 	.word	0x40007000
 80027f4:	0ffffcff 	.word	0x0ffffcff
 80027f8:	4bac      	ldr	r3, [pc, #688]	; (8002aac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80027fa:	689b      	ldr	r3, [r3, #8]
 80027fc:	4aab      	ldr	r2, [pc, #684]	; (8002aac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80027fe:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8002802:	6093      	str	r3, [r2, #8]
 8002804:	4ba9      	ldr	r3, [pc, #676]	; (8002aac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002806:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800280c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002810:	49a6      	ldr	r1, [pc, #664]	; (8002aac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002812:	4313      	orrs	r3, r2
 8002814:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f003 0310 	and.w	r3, r3, #16
 800281e:	2b00      	cmp	r3, #0
 8002820:	d010      	beq.n	8002844 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002822:	4ba2      	ldr	r3, [pc, #648]	; (8002aac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002824:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002828:	4aa0      	ldr	r2, [pc, #640]	; (8002aac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800282a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800282e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8002832:	4b9e      	ldr	r3, [pc, #632]	; (8002aac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002834:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800283c:	499b      	ldr	r1, [pc, #620]	; (8002aac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800283e:	4313      	orrs	r3, r2
 8002840:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800284c:	2b00      	cmp	r3, #0
 800284e:	d00a      	beq.n	8002866 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002850:	4b96      	ldr	r3, [pc, #600]	; (8002aac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002852:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002856:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800285e:	4993      	ldr	r1, [pc, #588]	; (8002aac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002860:	4313      	orrs	r3, r2
 8002862:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800286e:	2b00      	cmp	r3, #0
 8002870:	d00a      	beq.n	8002888 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002872:	4b8e      	ldr	r3, [pc, #568]	; (8002aac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002874:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002878:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002880:	498a      	ldr	r1, [pc, #552]	; (8002aac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002882:	4313      	orrs	r3, r2
 8002884:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002890:	2b00      	cmp	r3, #0
 8002892:	d00a      	beq.n	80028aa <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002894:	4b85      	ldr	r3, [pc, #532]	; (8002aac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002896:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800289a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80028a2:	4982      	ldr	r1, [pc, #520]	; (8002aac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80028a4:	4313      	orrs	r3, r2
 80028a6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d00a      	beq.n	80028cc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80028b6:	4b7d      	ldr	r3, [pc, #500]	; (8002aac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80028b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80028bc:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028c4:	4979      	ldr	r1, [pc, #484]	; (8002aac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80028c6:	4313      	orrs	r3, r2
 80028c8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d00a      	beq.n	80028ee <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80028d8:	4b74      	ldr	r3, [pc, #464]	; (8002aac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80028da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80028de:	f023 0203 	bic.w	r2, r3, #3
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028e6:	4971      	ldr	r1, [pc, #452]	; (8002aac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80028e8:	4313      	orrs	r3, r2
 80028ea:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d00a      	beq.n	8002910 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80028fa:	4b6c      	ldr	r3, [pc, #432]	; (8002aac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80028fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002900:	f023 020c 	bic.w	r2, r3, #12
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002908:	4968      	ldr	r1, [pc, #416]	; (8002aac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800290a:	4313      	orrs	r3, r2
 800290c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002918:	2b00      	cmp	r3, #0
 800291a:	d00a      	beq.n	8002932 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800291c:	4b63      	ldr	r3, [pc, #396]	; (8002aac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800291e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002922:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800292a:	4960      	ldr	r1, [pc, #384]	; (8002aac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800292c:	4313      	orrs	r3, r2
 800292e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800293a:	2b00      	cmp	r3, #0
 800293c:	d00a      	beq.n	8002954 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800293e:	4b5b      	ldr	r3, [pc, #364]	; (8002aac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002940:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002944:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800294c:	4957      	ldr	r1, [pc, #348]	; (8002aac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800294e:	4313      	orrs	r3, r2
 8002950:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800295c:	2b00      	cmp	r3, #0
 800295e:	d00a      	beq.n	8002976 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002960:	4b52      	ldr	r3, [pc, #328]	; (8002aac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002962:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002966:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800296e:	494f      	ldr	r1, [pc, #316]	; (8002aac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002970:	4313      	orrs	r3, r2
 8002972:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800297e:	2b00      	cmp	r3, #0
 8002980:	d00a      	beq.n	8002998 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8002982:	4b4a      	ldr	r3, [pc, #296]	; (8002aac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002984:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002988:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002990:	4946      	ldr	r1, [pc, #280]	; (8002aac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002992:	4313      	orrs	r3, r2
 8002994:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d00a      	beq.n	80029ba <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80029a4:	4b41      	ldr	r3, [pc, #260]	; (8002aac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80029a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029aa:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029b2:	493e      	ldr	r1, [pc, #248]	; (8002aac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80029b4:	4313      	orrs	r3, r2
 80029b6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d00a      	beq.n	80029dc <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80029c6:	4b39      	ldr	r3, [pc, #228]	; (8002aac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80029c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029cc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80029d4:	4935      	ldr	r1, [pc, #212]	; (8002aac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80029d6:	4313      	orrs	r3, r2
 80029d8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d00a      	beq.n	80029fe <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80029e8:	4b30      	ldr	r3, [pc, #192]	; (8002aac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80029ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029ee:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80029f6:	492d      	ldr	r1, [pc, #180]	; (8002aac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80029f8:	4313      	orrs	r3, r2
 80029fa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d011      	beq.n	8002a2e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002a0a:	4b28      	ldr	r3, [pc, #160]	; (8002aac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002a0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a10:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002a18:	4924      	ldr	r1, [pc, #144]	; (8002aac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002a1a:	4313      	orrs	r3, r2
 8002a1c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002a24:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002a28:	d101      	bne.n	8002a2e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f003 0308 	and.w	r3, r3, #8
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d001      	beq.n	8002a3e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d00a      	beq.n	8002a60 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002a4a:	4b18      	ldr	r3, [pc, #96]	; (8002aac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002a4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a50:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a58:	4914      	ldr	r1, [pc, #80]	; (8002aac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002a5a:	4313      	orrs	r3, r2
 8002a5c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d00b      	beq.n	8002a84 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002a6c:	4b0f      	ldr	r3, [pc, #60]	; (8002aac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002a6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a72:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002a7c:	490b      	ldr	r1, [pc, #44]	; (8002aac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002a7e:	4313      	orrs	r3, r2
 8002a80:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d00f      	beq.n	8002ab0 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8002a90:	4b06      	ldr	r3, [pc, #24]	; (8002aac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002a92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a96:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002aa0:	4902      	ldr	r1, [pc, #8]	; (8002aac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002aa2:	4313      	orrs	r3, r2
 8002aa4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002aa8:	e002      	b.n	8002ab0 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8002aaa:	bf00      	nop
 8002aac:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d00b      	beq.n	8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002abc:	4b8a      	ldr	r3, [pc, #552]	; (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002abe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002ac2:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002acc:	4986      	ldr	r1, [pc, #536]	; (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002ace:	4313      	orrs	r3, r2
 8002ad0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d00b      	beq.n	8002af8 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8002ae0:	4b81      	ldr	r3, [pc, #516]	; (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002ae2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002ae6:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002af0:	497d      	ldr	r1, [pc, #500]	; (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002af2:	4313      	orrs	r3, r2
 8002af4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002af8:	69fb      	ldr	r3, [r7, #28]
 8002afa:	2b01      	cmp	r3, #1
 8002afc:	d006      	beq.n	8002b0c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	f000 80d6 	beq.w	8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002b0c:	4b76      	ldr	r3, [pc, #472]	; (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	4a75      	ldr	r2, [pc, #468]	; (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002b12:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002b16:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002b18:	f7fe fd52 	bl	80015c0 <HAL_GetTick>
 8002b1c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002b1e:	e008      	b.n	8002b32 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002b20:	f7fe fd4e 	bl	80015c0 <HAL_GetTick>
 8002b24:	4602      	mov	r2, r0
 8002b26:	697b      	ldr	r3, [r7, #20]
 8002b28:	1ad3      	subs	r3, r2, r3
 8002b2a:	2b64      	cmp	r3, #100	; 0x64
 8002b2c:	d901      	bls.n	8002b32 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002b2e:	2303      	movs	r3, #3
 8002b30:	e195      	b.n	8002e5e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002b32:	4b6d      	ldr	r3, [pc, #436]	; (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d1f0      	bne.n	8002b20 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f003 0301 	and.w	r3, r3, #1
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d021      	beq.n	8002b8e <HAL_RCCEx_PeriphCLKConfig+0x572>
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d11d      	bne.n	8002b8e <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002b52:	4b65      	ldr	r3, [pc, #404]	; (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002b54:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002b58:	0c1b      	lsrs	r3, r3, #16
 8002b5a:	f003 0303 	and.w	r3, r3, #3
 8002b5e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002b60:	4b61      	ldr	r3, [pc, #388]	; (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002b62:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002b66:	0e1b      	lsrs	r3, r3, #24
 8002b68:	f003 030f 	and.w	r3, r3, #15
 8002b6c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	685b      	ldr	r3, [r3, #4]
 8002b72:	019a      	lsls	r2, r3, #6
 8002b74:	693b      	ldr	r3, [r7, #16]
 8002b76:	041b      	lsls	r3, r3, #16
 8002b78:	431a      	orrs	r2, r3
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	061b      	lsls	r3, r3, #24
 8002b7e:	431a      	orrs	r2, r3
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	689b      	ldr	r3, [r3, #8]
 8002b84:	071b      	lsls	r3, r3, #28
 8002b86:	4958      	ldr	r1, [pc, #352]	; (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002b88:	4313      	orrs	r3, r2
 8002b8a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d004      	beq.n	8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b9e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002ba2:	d00a      	beq.n	8002bba <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d02e      	beq.n	8002c0e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bb4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002bb8:	d129      	bne.n	8002c0e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002bba:	4b4b      	ldr	r3, [pc, #300]	; (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002bbc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002bc0:	0c1b      	lsrs	r3, r3, #16
 8002bc2:	f003 0303 	and.w	r3, r3, #3
 8002bc6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002bc8:	4b47      	ldr	r3, [pc, #284]	; (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002bca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002bce:	0f1b      	lsrs	r3, r3, #28
 8002bd0:	f003 0307 	and.w	r3, r3, #7
 8002bd4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	685b      	ldr	r3, [r3, #4]
 8002bda:	019a      	lsls	r2, r3, #6
 8002bdc:	693b      	ldr	r3, [r7, #16]
 8002bde:	041b      	lsls	r3, r3, #16
 8002be0:	431a      	orrs	r2, r3
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	68db      	ldr	r3, [r3, #12]
 8002be6:	061b      	lsls	r3, r3, #24
 8002be8:	431a      	orrs	r2, r3
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	071b      	lsls	r3, r3, #28
 8002bee:	493e      	ldr	r1, [pc, #248]	; (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002bf0:	4313      	orrs	r3, r2
 8002bf2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002bf6:	4b3c      	ldr	r3, [pc, #240]	; (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002bf8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002bfc:	f023 021f 	bic.w	r2, r3, #31
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c04:	3b01      	subs	r3, #1
 8002c06:	4938      	ldr	r1, [pc, #224]	; (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002c08:	4313      	orrs	r3, r2
 8002c0a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d01d      	beq.n	8002c56 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002c1a:	4b33      	ldr	r3, [pc, #204]	; (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002c1c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002c20:	0e1b      	lsrs	r3, r3, #24
 8002c22:	f003 030f 	and.w	r3, r3, #15
 8002c26:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002c28:	4b2f      	ldr	r3, [pc, #188]	; (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002c2a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002c2e:	0f1b      	lsrs	r3, r3, #28
 8002c30:	f003 0307 	and.w	r3, r3, #7
 8002c34:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	685b      	ldr	r3, [r3, #4]
 8002c3a:	019a      	lsls	r2, r3, #6
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	691b      	ldr	r3, [r3, #16]
 8002c40:	041b      	lsls	r3, r3, #16
 8002c42:	431a      	orrs	r2, r3
 8002c44:	693b      	ldr	r3, [r7, #16]
 8002c46:	061b      	lsls	r3, r3, #24
 8002c48:	431a      	orrs	r2, r3
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	071b      	lsls	r3, r3, #28
 8002c4e:	4926      	ldr	r1, [pc, #152]	; (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002c50:	4313      	orrs	r3, r2
 8002c52:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d011      	beq.n	8002c86 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	685b      	ldr	r3, [r3, #4]
 8002c66:	019a      	lsls	r2, r3, #6
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	691b      	ldr	r3, [r3, #16]
 8002c6c:	041b      	lsls	r3, r3, #16
 8002c6e:	431a      	orrs	r2, r3
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	68db      	ldr	r3, [r3, #12]
 8002c74:	061b      	lsls	r3, r3, #24
 8002c76:	431a      	orrs	r2, r3
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	689b      	ldr	r3, [r3, #8]
 8002c7c:	071b      	lsls	r3, r3, #28
 8002c7e:	491a      	ldr	r1, [pc, #104]	; (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002c80:	4313      	orrs	r3, r2
 8002c82:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002c86:	4b18      	ldr	r3, [pc, #96]	; (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	4a17      	ldr	r2, [pc, #92]	; (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002c8c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002c90:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002c92:	f7fe fc95 	bl	80015c0 <HAL_GetTick>
 8002c96:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002c98:	e008      	b.n	8002cac <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002c9a:	f7fe fc91 	bl	80015c0 <HAL_GetTick>
 8002c9e:	4602      	mov	r2, r0
 8002ca0:	697b      	ldr	r3, [r7, #20]
 8002ca2:	1ad3      	subs	r3, r2, r3
 8002ca4:	2b64      	cmp	r3, #100	; 0x64
 8002ca6:	d901      	bls.n	8002cac <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002ca8:	2303      	movs	r3, #3
 8002caa:	e0d8      	b.n	8002e5e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002cac:	4b0e      	ldr	r3, [pc, #56]	; (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d0f0      	beq.n	8002c9a <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8002cb8:	69bb      	ldr	r3, [r7, #24]
 8002cba:	2b01      	cmp	r3, #1
 8002cbc:	f040 80ce 	bne.w	8002e5c <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8002cc0:	4b09      	ldr	r3, [pc, #36]	; (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4a08      	ldr	r2, [pc, #32]	; (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002cc6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002cca:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ccc:	f7fe fc78 	bl	80015c0 <HAL_GetTick>
 8002cd0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002cd2:	e00b      	b.n	8002cec <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002cd4:	f7fe fc74 	bl	80015c0 <HAL_GetTick>
 8002cd8:	4602      	mov	r2, r0
 8002cda:	697b      	ldr	r3, [r7, #20]
 8002cdc:	1ad3      	subs	r3, r2, r3
 8002cde:	2b64      	cmp	r3, #100	; 0x64
 8002ce0:	d904      	bls.n	8002cec <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002ce2:	2303      	movs	r3, #3
 8002ce4:	e0bb      	b.n	8002e5e <HAL_RCCEx_PeriphCLKConfig+0x842>
 8002ce6:	bf00      	nop
 8002ce8:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002cec:	4b5e      	ldr	r3, [pc, #376]	; (8002e68 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002cf4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002cf8:	d0ec      	beq.n	8002cd4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d003      	beq.n	8002d0e <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d009      	beq.n	8002d22 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d02e      	beq.n	8002d78 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d12a      	bne.n	8002d78 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002d22:	4b51      	ldr	r3, [pc, #324]	; (8002e68 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002d24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d28:	0c1b      	lsrs	r3, r3, #16
 8002d2a:	f003 0303 	and.w	r3, r3, #3
 8002d2e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002d30:	4b4d      	ldr	r3, [pc, #308]	; (8002e68 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002d32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d36:	0f1b      	lsrs	r3, r3, #28
 8002d38:	f003 0307 	and.w	r3, r3, #7
 8002d3c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	695b      	ldr	r3, [r3, #20]
 8002d42:	019a      	lsls	r2, r3, #6
 8002d44:	693b      	ldr	r3, [r7, #16]
 8002d46:	041b      	lsls	r3, r3, #16
 8002d48:	431a      	orrs	r2, r3
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	699b      	ldr	r3, [r3, #24]
 8002d4e:	061b      	lsls	r3, r3, #24
 8002d50:	431a      	orrs	r2, r3
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	071b      	lsls	r3, r3, #28
 8002d56:	4944      	ldr	r1, [pc, #272]	; (8002e68 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002d58:	4313      	orrs	r3, r2
 8002d5a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8002d5e:	4b42      	ldr	r3, [pc, #264]	; (8002e68 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002d60:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002d64:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d6c:	3b01      	subs	r3, #1
 8002d6e:	021b      	lsls	r3, r3, #8
 8002d70:	493d      	ldr	r1, [pc, #244]	; (8002e68 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002d72:	4313      	orrs	r3, r2
 8002d74:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d022      	beq.n	8002dca <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002d88:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002d8c:	d11d      	bne.n	8002dca <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002d8e:	4b36      	ldr	r3, [pc, #216]	; (8002e68 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002d90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d94:	0e1b      	lsrs	r3, r3, #24
 8002d96:	f003 030f 	and.w	r3, r3, #15
 8002d9a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002d9c:	4b32      	ldr	r3, [pc, #200]	; (8002e68 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002d9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002da2:	0f1b      	lsrs	r3, r3, #28
 8002da4:	f003 0307 	and.w	r3, r3, #7
 8002da8:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	695b      	ldr	r3, [r3, #20]
 8002dae:	019a      	lsls	r2, r3, #6
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	6a1b      	ldr	r3, [r3, #32]
 8002db4:	041b      	lsls	r3, r3, #16
 8002db6:	431a      	orrs	r2, r3
 8002db8:	693b      	ldr	r3, [r7, #16]
 8002dba:	061b      	lsls	r3, r3, #24
 8002dbc:	431a      	orrs	r2, r3
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	071b      	lsls	r3, r3, #28
 8002dc2:	4929      	ldr	r1, [pc, #164]	; (8002e68 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002dc4:	4313      	orrs	r3, r2
 8002dc6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f003 0308 	and.w	r3, r3, #8
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d028      	beq.n	8002e28 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002dd6:	4b24      	ldr	r3, [pc, #144]	; (8002e68 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002dd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ddc:	0e1b      	lsrs	r3, r3, #24
 8002dde:	f003 030f 	and.w	r3, r3, #15
 8002de2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002de4:	4b20      	ldr	r3, [pc, #128]	; (8002e68 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002de6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dea:	0c1b      	lsrs	r3, r3, #16
 8002dec:	f003 0303 	and.w	r3, r3, #3
 8002df0:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	695b      	ldr	r3, [r3, #20]
 8002df6:	019a      	lsls	r2, r3, #6
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	041b      	lsls	r3, r3, #16
 8002dfc:	431a      	orrs	r2, r3
 8002dfe:	693b      	ldr	r3, [r7, #16]
 8002e00:	061b      	lsls	r3, r3, #24
 8002e02:	431a      	orrs	r2, r3
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	69db      	ldr	r3, [r3, #28]
 8002e08:	071b      	lsls	r3, r3, #28
 8002e0a:	4917      	ldr	r1, [pc, #92]	; (8002e68 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002e0c:	4313      	orrs	r3, r2
 8002e0e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8002e12:	4b15      	ldr	r3, [pc, #84]	; (8002e68 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002e14:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002e18:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e20:	4911      	ldr	r1, [pc, #68]	; (8002e68 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002e22:	4313      	orrs	r3, r2
 8002e24:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8002e28:	4b0f      	ldr	r3, [pc, #60]	; (8002e68 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	4a0e      	ldr	r2, [pc, #56]	; (8002e68 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002e2e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e32:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e34:	f7fe fbc4 	bl	80015c0 <HAL_GetTick>
 8002e38:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002e3a:	e008      	b.n	8002e4e <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002e3c:	f7fe fbc0 	bl	80015c0 <HAL_GetTick>
 8002e40:	4602      	mov	r2, r0
 8002e42:	697b      	ldr	r3, [r7, #20]
 8002e44:	1ad3      	subs	r3, r2, r3
 8002e46:	2b64      	cmp	r3, #100	; 0x64
 8002e48:	d901      	bls.n	8002e4e <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002e4a:	2303      	movs	r3, #3
 8002e4c:	e007      	b.n	8002e5e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002e4e:	4b06      	ldr	r3, [pc, #24]	; (8002e68 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002e56:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002e5a:	d1ef      	bne.n	8002e3c <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8002e5c:	2300      	movs	r3, #0
}
 8002e5e:	4618      	mov	r0, r3
 8002e60:	3720      	adds	r7, #32
 8002e62:	46bd      	mov	sp, r7
 8002e64:	bd80      	pop	{r7, pc}
 8002e66:	bf00      	nop
 8002e68:	40023800 	.word	0x40023800

08002e6c <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b082      	sub	sp, #8
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
 8002e74:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d101      	bne.n	8002e80 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8002e7c:	2301      	movs	r3, #1
 8002e7e:	e025      	b.n	8002ecc <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8002e86:	b2db      	uxtb	r3, r3
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d106      	bne.n	8002e9a <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	2200      	movs	r2, #0
 8002e90:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8002e94:	6878      	ldr	r0, [r7, #4]
 8002e96:	f000 f81d 	bl	8002ed4 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	2202      	movs	r2, #2
 8002e9e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681a      	ldr	r2, [r3, #0]
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	3304      	adds	r3, #4
 8002eaa:	4619      	mov	r1, r3
 8002eac:	4610      	mov	r0, r2
 8002eae:	f000 fd31 	bl	8003914 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6818      	ldr	r0, [r3, #0]
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	685b      	ldr	r3, [r3, #4]
 8002eba:	461a      	mov	r2, r3
 8002ebc:	6839      	ldr	r1, [r7, #0]
 8002ebe:	f000 fd85 	bl	80039cc <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	2201      	movs	r2, #1
 8002ec6:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8002eca:	2300      	movs	r3, #0
}
 8002ecc:	4618      	mov	r0, r3
 8002ece:	3708      	adds	r7, #8
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	bd80      	pop	{r7, pc}

08002ed4 <HAL_SDRAM_MspInit>:
  * @param  hsdram pointer to a SDRAM_HandleTypeDef structure that contains
  *                the configuration information for SDRAM module.
  * @retval None
  */
__weak void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef *hsdram)
{
 8002ed4:	b480      	push	{r7}
 8002ed6:	b083      	sub	sp, #12
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
  UNUSED(hsdram);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_SDRAM_MspInit could be implemented in the user file
   */
}
 8002edc:	bf00      	nop
 8002ede:	370c      	adds	r7, #12
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee6:	4770      	bx	lr

08002ee8 <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b086      	sub	sp, #24
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	60f8      	str	r0, [r7, #12]
 8002ef0:	60b9      	str	r1, [r7, #8]
 8002ef2:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8002efa:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 8002efc:	7dfb      	ldrb	r3, [r7, #23]
 8002efe:	2b02      	cmp	r3, #2
 8002f00:	d101      	bne.n	8002f06 <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 8002f02:	2302      	movs	r3, #2
 8002f04:	e021      	b.n	8002f4a <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 8002f06:	7dfb      	ldrb	r3, [r7, #23]
 8002f08:	2b01      	cmp	r3, #1
 8002f0a:	d002      	beq.n	8002f12 <HAL_SDRAM_SendCommand+0x2a>
 8002f0c:	7dfb      	ldrb	r3, [r7, #23]
 8002f0e:	2b05      	cmp	r3, #5
 8002f10:	d118      	bne.n	8002f44 <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	2202      	movs	r2, #2
 8002f16:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	687a      	ldr	r2, [r7, #4]
 8002f20:	68b9      	ldr	r1, [r7, #8]
 8002f22:	4618      	mov	r0, r3
 8002f24:	f000 fdbc 	bl	8003aa0 <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8002f28:	68bb      	ldr	r3, [r7, #8]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	2b02      	cmp	r3, #2
 8002f2e:	d104      	bne.n	8002f3a <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	2205      	movs	r2, #5
 8002f34:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8002f38:	e006      	b.n	8002f48 <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	2201      	movs	r2, #1
 8002f3e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8002f42:	e001      	b.n	8002f48 <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 8002f44:	2301      	movs	r3, #1
 8002f46:	e000      	b.n	8002f4a <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 8002f48:	2300      	movs	r3, #0
}
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	3718      	adds	r7, #24
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	bd80      	pop	{r7, pc}

08002f52 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 8002f52:	b580      	push	{r7, lr}
 8002f54:	b082      	sub	sp, #8
 8002f56:	af00      	add	r7, sp, #0
 8002f58:	6078      	str	r0, [r7, #4]
 8002f5a:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8002f62:	b2db      	uxtb	r3, r3
 8002f64:	2b02      	cmp	r3, #2
 8002f66:	d101      	bne.n	8002f6c <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 8002f68:	2302      	movs	r3, #2
 8002f6a:	e016      	b.n	8002f9a <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8002f72:	b2db      	uxtb	r3, r3
 8002f74:	2b01      	cmp	r3, #1
 8002f76:	d10f      	bne.n	8002f98 <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2202      	movs	r2, #2
 8002f7c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	6839      	ldr	r1, [r7, #0]
 8002f86:	4618      	mov	r0, r3
 8002f88:	f000 fdae 	bl	8003ae8 <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2201      	movs	r2, #1
 8002f90:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 8002f94:	2300      	movs	r3, #0
 8002f96:	e000      	b.n	8002f9a <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 8002f98:	2301      	movs	r3, #1
}
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	3708      	adds	r7, #8
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	bd80      	pop	{r7, pc}

08002fa2 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002fa2:	b580      	push	{r7, lr}
 8002fa4:	b082      	sub	sp, #8
 8002fa6:	af00      	add	r7, sp, #0
 8002fa8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d101      	bne.n	8002fb4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002fb0:	2301      	movs	r3, #1
 8002fb2:	e040      	b.n	8003036 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d106      	bne.n	8002fca <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002fc4:	6878      	ldr	r0, [r7, #4]
 8002fc6:	f000 f877 	bl	80030b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	2224      	movs	r2, #36	; 0x24
 8002fce:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	681a      	ldr	r2, [r3, #0]
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f022 0201 	bic.w	r2, r2, #1
 8002fde:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002fe0:	6878      	ldr	r0, [r7, #4]
 8002fe2:	f000 f87d 	bl	80030e0 <UART_SetConfig>
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	2b01      	cmp	r3, #1
 8002fea:	d101      	bne.n	8002ff0 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8002fec:	2301      	movs	r3, #1
 8002fee:	e022      	b.n	8003036 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d002      	beq.n	8002ffe <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8002ff8:	6878      	ldr	r0, [r7, #4]
 8002ffa:	f000 fad5 	bl	80035a8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	685a      	ldr	r2, [r3, #4]
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800300c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	689a      	ldr	r2, [r3, #8]
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800301c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	681a      	ldr	r2, [r3, #0]
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f042 0201 	orr.w	r2, r2, #1
 800302c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800302e:	6878      	ldr	r0, [r7, #4]
 8003030:	f000 fb5c 	bl	80036ec <UART_CheckIdleState>
 8003034:	4603      	mov	r3, r0
}
 8003036:	4618      	mov	r0, r3
 8003038:	3708      	adds	r7, #8
 800303a:	46bd      	mov	sp, r7
 800303c:	bd80      	pop	{r7, pc}

0800303e <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 800303e:	b580      	push	{r7, lr}
 8003040:	b082      	sub	sp, #8
 8003042:	af00      	add	r7, sp, #0
 8003044:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2b00      	cmp	r3, #0
 800304a:	d101      	bne.n	8003050 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 800304c:	2301      	movs	r3, #1
 800304e:	e02f      	b.n	80030b0 <HAL_UART_DeInit+0x72>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2224      	movs	r2, #36	; 0x24
 8003054:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	681a      	ldr	r2, [r3, #0]
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f022 0201 	bic.w	r2, r2, #1
 8003064:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	2200      	movs	r2, #0
 800306c:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	2200      	movs	r2, #0
 8003074:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	2200      	movs	r2, #0
 800307c:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 800307e:	6878      	ldr	r0, [r7, #4]
 8003080:	f000 f824 	bl	80030cc <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2200      	movs	r2, #0
 8003088:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->gState = HAL_UART_STATE_RESET;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2200      	movs	r2, #0
 8003090:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_RESET;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	2200      	movs	r2, #0
 8003096:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	2200      	movs	r2, #0
 800309e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2200      	movs	r2, #0
 80030a4:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	2200      	movs	r2, #0
 80030aa:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 80030ae:	2300      	movs	r3, #0
}
 80030b0:	4618      	mov	r0, r3
 80030b2:	3708      	adds	r7, #8
 80030b4:	46bd      	mov	sp, r7
 80030b6:	bd80      	pop	{r7, pc}

080030b8 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 80030b8:	b480      	push	{r7}
 80030ba:	b083      	sub	sp, #12
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 80030c0:	bf00      	nop
 80030c2:	370c      	adds	r7, #12
 80030c4:	46bd      	mov	sp, r7
 80030c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ca:	4770      	bx	lr

080030cc <HAL_UART_MspDeInit>:
  * @brief DeInitialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspDeInit(UART_HandleTypeDef *huart)
{
 80030cc:	b480      	push	{r7}
 80030ce:	b083      	sub	sp, #12
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspDeInit can be implemented in the user file
   */
}
 80030d4:	bf00      	nop
 80030d6:	370c      	adds	r7, #12
 80030d8:	46bd      	mov	sp, r7
 80030da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030de:	4770      	bx	lr

080030e0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b088      	sub	sp, #32
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80030e8:	2300      	movs	r3, #0
 80030ea:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	689a      	ldr	r2, [r3, #8]
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	691b      	ldr	r3, [r3, #16]
 80030f4:	431a      	orrs	r2, r3
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	695b      	ldr	r3, [r3, #20]
 80030fa:	431a      	orrs	r2, r3
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	69db      	ldr	r3, [r3, #28]
 8003100:	4313      	orrs	r3, r2
 8003102:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	681a      	ldr	r2, [r3, #0]
 800310a:	4ba6      	ldr	r3, [pc, #664]	; (80033a4 <UART_SetConfig+0x2c4>)
 800310c:	4013      	ands	r3, r2
 800310e:	687a      	ldr	r2, [r7, #4]
 8003110:	6812      	ldr	r2, [r2, #0]
 8003112:	6979      	ldr	r1, [r7, #20]
 8003114:	430b      	orrs	r3, r1
 8003116:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	685b      	ldr	r3, [r3, #4]
 800311e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	68da      	ldr	r2, [r3, #12]
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	430a      	orrs	r2, r1
 800312c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	699b      	ldr	r3, [r3, #24]
 8003132:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6a1b      	ldr	r3, [r3, #32]
 8003138:	697a      	ldr	r2, [r7, #20]
 800313a:	4313      	orrs	r3, r2
 800313c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	689b      	ldr	r3, [r3, #8]
 8003144:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	697a      	ldr	r2, [r7, #20]
 800314e:	430a      	orrs	r2, r1
 8003150:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	4a94      	ldr	r2, [pc, #592]	; (80033a8 <UART_SetConfig+0x2c8>)
 8003158:	4293      	cmp	r3, r2
 800315a:	d120      	bne.n	800319e <UART_SetConfig+0xbe>
 800315c:	4b93      	ldr	r3, [pc, #588]	; (80033ac <UART_SetConfig+0x2cc>)
 800315e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003162:	f003 0303 	and.w	r3, r3, #3
 8003166:	2b03      	cmp	r3, #3
 8003168:	d816      	bhi.n	8003198 <UART_SetConfig+0xb8>
 800316a:	a201      	add	r2, pc, #4	; (adr r2, 8003170 <UART_SetConfig+0x90>)
 800316c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003170:	08003181 	.word	0x08003181
 8003174:	0800318d 	.word	0x0800318d
 8003178:	08003187 	.word	0x08003187
 800317c:	08003193 	.word	0x08003193
 8003180:	2301      	movs	r3, #1
 8003182:	77fb      	strb	r3, [r7, #31]
 8003184:	e150      	b.n	8003428 <UART_SetConfig+0x348>
 8003186:	2302      	movs	r3, #2
 8003188:	77fb      	strb	r3, [r7, #31]
 800318a:	e14d      	b.n	8003428 <UART_SetConfig+0x348>
 800318c:	2304      	movs	r3, #4
 800318e:	77fb      	strb	r3, [r7, #31]
 8003190:	e14a      	b.n	8003428 <UART_SetConfig+0x348>
 8003192:	2308      	movs	r3, #8
 8003194:	77fb      	strb	r3, [r7, #31]
 8003196:	e147      	b.n	8003428 <UART_SetConfig+0x348>
 8003198:	2310      	movs	r3, #16
 800319a:	77fb      	strb	r3, [r7, #31]
 800319c:	e144      	b.n	8003428 <UART_SetConfig+0x348>
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	4a83      	ldr	r2, [pc, #524]	; (80033b0 <UART_SetConfig+0x2d0>)
 80031a4:	4293      	cmp	r3, r2
 80031a6:	d132      	bne.n	800320e <UART_SetConfig+0x12e>
 80031a8:	4b80      	ldr	r3, [pc, #512]	; (80033ac <UART_SetConfig+0x2cc>)
 80031aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031ae:	f003 030c 	and.w	r3, r3, #12
 80031b2:	2b0c      	cmp	r3, #12
 80031b4:	d828      	bhi.n	8003208 <UART_SetConfig+0x128>
 80031b6:	a201      	add	r2, pc, #4	; (adr r2, 80031bc <UART_SetConfig+0xdc>)
 80031b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031bc:	080031f1 	.word	0x080031f1
 80031c0:	08003209 	.word	0x08003209
 80031c4:	08003209 	.word	0x08003209
 80031c8:	08003209 	.word	0x08003209
 80031cc:	080031fd 	.word	0x080031fd
 80031d0:	08003209 	.word	0x08003209
 80031d4:	08003209 	.word	0x08003209
 80031d8:	08003209 	.word	0x08003209
 80031dc:	080031f7 	.word	0x080031f7
 80031e0:	08003209 	.word	0x08003209
 80031e4:	08003209 	.word	0x08003209
 80031e8:	08003209 	.word	0x08003209
 80031ec:	08003203 	.word	0x08003203
 80031f0:	2300      	movs	r3, #0
 80031f2:	77fb      	strb	r3, [r7, #31]
 80031f4:	e118      	b.n	8003428 <UART_SetConfig+0x348>
 80031f6:	2302      	movs	r3, #2
 80031f8:	77fb      	strb	r3, [r7, #31]
 80031fa:	e115      	b.n	8003428 <UART_SetConfig+0x348>
 80031fc:	2304      	movs	r3, #4
 80031fe:	77fb      	strb	r3, [r7, #31]
 8003200:	e112      	b.n	8003428 <UART_SetConfig+0x348>
 8003202:	2308      	movs	r3, #8
 8003204:	77fb      	strb	r3, [r7, #31]
 8003206:	e10f      	b.n	8003428 <UART_SetConfig+0x348>
 8003208:	2310      	movs	r3, #16
 800320a:	77fb      	strb	r3, [r7, #31]
 800320c:	e10c      	b.n	8003428 <UART_SetConfig+0x348>
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	4a68      	ldr	r2, [pc, #416]	; (80033b4 <UART_SetConfig+0x2d4>)
 8003214:	4293      	cmp	r3, r2
 8003216:	d120      	bne.n	800325a <UART_SetConfig+0x17a>
 8003218:	4b64      	ldr	r3, [pc, #400]	; (80033ac <UART_SetConfig+0x2cc>)
 800321a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800321e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003222:	2b30      	cmp	r3, #48	; 0x30
 8003224:	d013      	beq.n	800324e <UART_SetConfig+0x16e>
 8003226:	2b30      	cmp	r3, #48	; 0x30
 8003228:	d814      	bhi.n	8003254 <UART_SetConfig+0x174>
 800322a:	2b20      	cmp	r3, #32
 800322c:	d009      	beq.n	8003242 <UART_SetConfig+0x162>
 800322e:	2b20      	cmp	r3, #32
 8003230:	d810      	bhi.n	8003254 <UART_SetConfig+0x174>
 8003232:	2b00      	cmp	r3, #0
 8003234:	d002      	beq.n	800323c <UART_SetConfig+0x15c>
 8003236:	2b10      	cmp	r3, #16
 8003238:	d006      	beq.n	8003248 <UART_SetConfig+0x168>
 800323a:	e00b      	b.n	8003254 <UART_SetConfig+0x174>
 800323c:	2300      	movs	r3, #0
 800323e:	77fb      	strb	r3, [r7, #31]
 8003240:	e0f2      	b.n	8003428 <UART_SetConfig+0x348>
 8003242:	2302      	movs	r3, #2
 8003244:	77fb      	strb	r3, [r7, #31]
 8003246:	e0ef      	b.n	8003428 <UART_SetConfig+0x348>
 8003248:	2304      	movs	r3, #4
 800324a:	77fb      	strb	r3, [r7, #31]
 800324c:	e0ec      	b.n	8003428 <UART_SetConfig+0x348>
 800324e:	2308      	movs	r3, #8
 8003250:	77fb      	strb	r3, [r7, #31]
 8003252:	e0e9      	b.n	8003428 <UART_SetConfig+0x348>
 8003254:	2310      	movs	r3, #16
 8003256:	77fb      	strb	r3, [r7, #31]
 8003258:	e0e6      	b.n	8003428 <UART_SetConfig+0x348>
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	4a56      	ldr	r2, [pc, #344]	; (80033b8 <UART_SetConfig+0x2d8>)
 8003260:	4293      	cmp	r3, r2
 8003262:	d120      	bne.n	80032a6 <UART_SetConfig+0x1c6>
 8003264:	4b51      	ldr	r3, [pc, #324]	; (80033ac <UART_SetConfig+0x2cc>)
 8003266:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800326a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800326e:	2bc0      	cmp	r3, #192	; 0xc0
 8003270:	d013      	beq.n	800329a <UART_SetConfig+0x1ba>
 8003272:	2bc0      	cmp	r3, #192	; 0xc0
 8003274:	d814      	bhi.n	80032a0 <UART_SetConfig+0x1c0>
 8003276:	2b80      	cmp	r3, #128	; 0x80
 8003278:	d009      	beq.n	800328e <UART_SetConfig+0x1ae>
 800327a:	2b80      	cmp	r3, #128	; 0x80
 800327c:	d810      	bhi.n	80032a0 <UART_SetConfig+0x1c0>
 800327e:	2b00      	cmp	r3, #0
 8003280:	d002      	beq.n	8003288 <UART_SetConfig+0x1a8>
 8003282:	2b40      	cmp	r3, #64	; 0x40
 8003284:	d006      	beq.n	8003294 <UART_SetConfig+0x1b4>
 8003286:	e00b      	b.n	80032a0 <UART_SetConfig+0x1c0>
 8003288:	2300      	movs	r3, #0
 800328a:	77fb      	strb	r3, [r7, #31]
 800328c:	e0cc      	b.n	8003428 <UART_SetConfig+0x348>
 800328e:	2302      	movs	r3, #2
 8003290:	77fb      	strb	r3, [r7, #31]
 8003292:	e0c9      	b.n	8003428 <UART_SetConfig+0x348>
 8003294:	2304      	movs	r3, #4
 8003296:	77fb      	strb	r3, [r7, #31]
 8003298:	e0c6      	b.n	8003428 <UART_SetConfig+0x348>
 800329a:	2308      	movs	r3, #8
 800329c:	77fb      	strb	r3, [r7, #31]
 800329e:	e0c3      	b.n	8003428 <UART_SetConfig+0x348>
 80032a0:	2310      	movs	r3, #16
 80032a2:	77fb      	strb	r3, [r7, #31]
 80032a4:	e0c0      	b.n	8003428 <UART_SetConfig+0x348>
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	4a44      	ldr	r2, [pc, #272]	; (80033bc <UART_SetConfig+0x2dc>)
 80032ac:	4293      	cmp	r3, r2
 80032ae:	d125      	bne.n	80032fc <UART_SetConfig+0x21c>
 80032b0:	4b3e      	ldr	r3, [pc, #248]	; (80033ac <UART_SetConfig+0x2cc>)
 80032b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80032ba:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80032be:	d017      	beq.n	80032f0 <UART_SetConfig+0x210>
 80032c0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80032c4:	d817      	bhi.n	80032f6 <UART_SetConfig+0x216>
 80032c6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80032ca:	d00b      	beq.n	80032e4 <UART_SetConfig+0x204>
 80032cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80032d0:	d811      	bhi.n	80032f6 <UART_SetConfig+0x216>
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d003      	beq.n	80032de <UART_SetConfig+0x1fe>
 80032d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80032da:	d006      	beq.n	80032ea <UART_SetConfig+0x20a>
 80032dc:	e00b      	b.n	80032f6 <UART_SetConfig+0x216>
 80032de:	2300      	movs	r3, #0
 80032e0:	77fb      	strb	r3, [r7, #31]
 80032e2:	e0a1      	b.n	8003428 <UART_SetConfig+0x348>
 80032e4:	2302      	movs	r3, #2
 80032e6:	77fb      	strb	r3, [r7, #31]
 80032e8:	e09e      	b.n	8003428 <UART_SetConfig+0x348>
 80032ea:	2304      	movs	r3, #4
 80032ec:	77fb      	strb	r3, [r7, #31]
 80032ee:	e09b      	b.n	8003428 <UART_SetConfig+0x348>
 80032f0:	2308      	movs	r3, #8
 80032f2:	77fb      	strb	r3, [r7, #31]
 80032f4:	e098      	b.n	8003428 <UART_SetConfig+0x348>
 80032f6:	2310      	movs	r3, #16
 80032f8:	77fb      	strb	r3, [r7, #31]
 80032fa:	e095      	b.n	8003428 <UART_SetConfig+0x348>
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	4a2f      	ldr	r2, [pc, #188]	; (80033c0 <UART_SetConfig+0x2e0>)
 8003302:	4293      	cmp	r3, r2
 8003304:	d125      	bne.n	8003352 <UART_SetConfig+0x272>
 8003306:	4b29      	ldr	r3, [pc, #164]	; (80033ac <UART_SetConfig+0x2cc>)
 8003308:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800330c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003310:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003314:	d017      	beq.n	8003346 <UART_SetConfig+0x266>
 8003316:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800331a:	d817      	bhi.n	800334c <UART_SetConfig+0x26c>
 800331c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003320:	d00b      	beq.n	800333a <UART_SetConfig+0x25a>
 8003322:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003326:	d811      	bhi.n	800334c <UART_SetConfig+0x26c>
 8003328:	2b00      	cmp	r3, #0
 800332a:	d003      	beq.n	8003334 <UART_SetConfig+0x254>
 800332c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003330:	d006      	beq.n	8003340 <UART_SetConfig+0x260>
 8003332:	e00b      	b.n	800334c <UART_SetConfig+0x26c>
 8003334:	2301      	movs	r3, #1
 8003336:	77fb      	strb	r3, [r7, #31]
 8003338:	e076      	b.n	8003428 <UART_SetConfig+0x348>
 800333a:	2302      	movs	r3, #2
 800333c:	77fb      	strb	r3, [r7, #31]
 800333e:	e073      	b.n	8003428 <UART_SetConfig+0x348>
 8003340:	2304      	movs	r3, #4
 8003342:	77fb      	strb	r3, [r7, #31]
 8003344:	e070      	b.n	8003428 <UART_SetConfig+0x348>
 8003346:	2308      	movs	r3, #8
 8003348:	77fb      	strb	r3, [r7, #31]
 800334a:	e06d      	b.n	8003428 <UART_SetConfig+0x348>
 800334c:	2310      	movs	r3, #16
 800334e:	77fb      	strb	r3, [r7, #31]
 8003350:	e06a      	b.n	8003428 <UART_SetConfig+0x348>
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	4a1b      	ldr	r2, [pc, #108]	; (80033c4 <UART_SetConfig+0x2e4>)
 8003358:	4293      	cmp	r3, r2
 800335a:	d138      	bne.n	80033ce <UART_SetConfig+0x2ee>
 800335c:	4b13      	ldr	r3, [pc, #76]	; (80033ac <UART_SetConfig+0x2cc>)
 800335e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003362:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8003366:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800336a:	d017      	beq.n	800339c <UART_SetConfig+0x2bc>
 800336c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003370:	d82a      	bhi.n	80033c8 <UART_SetConfig+0x2e8>
 8003372:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003376:	d00b      	beq.n	8003390 <UART_SetConfig+0x2b0>
 8003378:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800337c:	d824      	bhi.n	80033c8 <UART_SetConfig+0x2e8>
 800337e:	2b00      	cmp	r3, #0
 8003380:	d003      	beq.n	800338a <UART_SetConfig+0x2aa>
 8003382:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003386:	d006      	beq.n	8003396 <UART_SetConfig+0x2b6>
 8003388:	e01e      	b.n	80033c8 <UART_SetConfig+0x2e8>
 800338a:	2300      	movs	r3, #0
 800338c:	77fb      	strb	r3, [r7, #31]
 800338e:	e04b      	b.n	8003428 <UART_SetConfig+0x348>
 8003390:	2302      	movs	r3, #2
 8003392:	77fb      	strb	r3, [r7, #31]
 8003394:	e048      	b.n	8003428 <UART_SetConfig+0x348>
 8003396:	2304      	movs	r3, #4
 8003398:	77fb      	strb	r3, [r7, #31]
 800339a:	e045      	b.n	8003428 <UART_SetConfig+0x348>
 800339c:	2308      	movs	r3, #8
 800339e:	77fb      	strb	r3, [r7, #31]
 80033a0:	e042      	b.n	8003428 <UART_SetConfig+0x348>
 80033a2:	bf00      	nop
 80033a4:	efff69f3 	.word	0xefff69f3
 80033a8:	40011000 	.word	0x40011000
 80033ac:	40023800 	.word	0x40023800
 80033b0:	40004400 	.word	0x40004400
 80033b4:	40004800 	.word	0x40004800
 80033b8:	40004c00 	.word	0x40004c00
 80033bc:	40005000 	.word	0x40005000
 80033c0:	40011400 	.word	0x40011400
 80033c4:	40007800 	.word	0x40007800
 80033c8:	2310      	movs	r3, #16
 80033ca:	77fb      	strb	r3, [r7, #31]
 80033cc:	e02c      	b.n	8003428 <UART_SetConfig+0x348>
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	4a72      	ldr	r2, [pc, #456]	; (800359c <UART_SetConfig+0x4bc>)
 80033d4:	4293      	cmp	r3, r2
 80033d6:	d125      	bne.n	8003424 <UART_SetConfig+0x344>
 80033d8:	4b71      	ldr	r3, [pc, #452]	; (80035a0 <UART_SetConfig+0x4c0>)
 80033da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033de:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80033e2:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80033e6:	d017      	beq.n	8003418 <UART_SetConfig+0x338>
 80033e8:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80033ec:	d817      	bhi.n	800341e <UART_SetConfig+0x33e>
 80033ee:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80033f2:	d00b      	beq.n	800340c <UART_SetConfig+0x32c>
 80033f4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80033f8:	d811      	bhi.n	800341e <UART_SetConfig+0x33e>
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d003      	beq.n	8003406 <UART_SetConfig+0x326>
 80033fe:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003402:	d006      	beq.n	8003412 <UART_SetConfig+0x332>
 8003404:	e00b      	b.n	800341e <UART_SetConfig+0x33e>
 8003406:	2300      	movs	r3, #0
 8003408:	77fb      	strb	r3, [r7, #31]
 800340a:	e00d      	b.n	8003428 <UART_SetConfig+0x348>
 800340c:	2302      	movs	r3, #2
 800340e:	77fb      	strb	r3, [r7, #31]
 8003410:	e00a      	b.n	8003428 <UART_SetConfig+0x348>
 8003412:	2304      	movs	r3, #4
 8003414:	77fb      	strb	r3, [r7, #31]
 8003416:	e007      	b.n	8003428 <UART_SetConfig+0x348>
 8003418:	2308      	movs	r3, #8
 800341a:	77fb      	strb	r3, [r7, #31]
 800341c:	e004      	b.n	8003428 <UART_SetConfig+0x348>
 800341e:	2310      	movs	r3, #16
 8003420:	77fb      	strb	r3, [r7, #31]
 8003422:	e001      	b.n	8003428 <UART_SetConfig+0x348>
 8003424:	2310      	movs	r3, #16
 8003426:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	69db      	ldr	r3, [r3, #28]
 800342c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003430:	d15b      	bne.n	80034ea <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8003432:	7ffb      	ldrb	r3, [r7, #31]
 8003434:	2b08      	cmp	r3, #8
 8003436:	d828      	bhi.n	800348a <UART_SetConfig+0x3aa>
 8003438:	a201      	add	r2, pc, #4	; (adr r2, 8003440 <UART_SetConfig+0x360>)
 800343a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800343e:	bf00      	nop
 8003440:	08003465 	.word	0x08003465
 8003444:	0800346d 	.word	0x0800346d
 8003448:	08003475 	.word	0x08003475
 800344c:	0800348b 	.word	0x0800348b
 8003450:	0800347b 	.word	0x0800347b
 8003454:	0800348b 	.word	0x0800348b
 8003458:	0800348b 	.word	0x0800348b
 800345c:	0800348b 	.word	0x0800348b
 8003460:	08003483 	.word	0x08003483
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003464:	f7ff f8b2 	bl	80025cc <HAL_RCC_GetPCLK1Freq>
 8003468:	61b8      	str	r0, [r7, #24]
        break;
 800346a:	e013      	b.n	8003494 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800346c:	f7ff f8c2 	bl	80025f4 <HAL_RCC_GetPCLK2Freq>
 8003470:	61b8      	str	r0, [r7, #24]
        break;
 8003472:	e00f      	b.n	8003494 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003474:	4b4b      	ldr	r3, [pc, #300]	; (80035a4 <UART_SetConfig+0x4c4>)
 8003476:	61bb      	str	r3, [r7, #24]
        break;
 8003478:	e00c      	b.n	8003494 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800347a:	f7fe ffd5 	bl	8002428 <HAL_RCC_GetSysClockFreq>
 800347e:	61b8      	str	r0, [r7, #24]
        break;
 8003480:	e008      	b.n	8003494 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003482:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003486:	61bb      	str	r3, [r7, #24]
        break;
 8003488:	e004      	b.n	8003494 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800348a:	2300      	movs	r3, #0
 800348c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800348e:	2301      	movs	r3, #1
 8003490:	77bb      	strb	r3, [r7, #30]
        break;
 8003492:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003494:	69bb      	ldr	r3, [r7, #24]
 8003496:	2b00      	cmp	r3, #0
 8003498:	d074      	beq.n	8003584 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800349a:	69bb      	ldr	r3, [r7, #24]
 800349c:	005a      	lsls	r2, r3, #1
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	685b      	ldr	r3, [r3, #4]
 80034a2:	085b      	lsrs	r3, r3, #1
 80034a4:	441a      	add	r2, r3
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	685b      	ldr	r3, [r3, #4]
 80034aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80034ae:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80034b0:	693b      	ldr	r3, [r7, #16]
 80034b2:	2b0f      	cmp	r3, #15
 80034b4:	d916      	bls.n	80034e4 <UART_SetConfig+0x404>
 80034b6:	693b      	ldr	r3, [r7, #16]
 80034b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80034bc:	d212      	bcs.n	80034e4 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80034be:	693b      	ldr	r3, [r7, #16]
 80034c0:	b29b      	uxth	r3, r3
 80034c2:	f023 030f 	bic.w	r3, r3, #15
 80034c6:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80034c8:	693b      	ldr	r3, [r7, #16]
 80034ca:	085b      	lsrs	r3, r3, #1
 80034cc:	b29b      	uxth	r3, r3
 80034ce:	f003 0307 	and.w	r3, r3, #7
 80034d2:	b29a      	uxth	r2, r3
 80034d4:	89fb      	ldrh	r3, [r7, #14]
 80034d6:	4313      	orrs	r3, r2
 80034d8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	89fa      	ldrh	r2, [r7, #14]
 80034e0:	60da      	str	r2, [r3, #12]
 80034e2:	e04f      	b.n	8003584 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80034e4:	2301      	movs	r3, #1
 80034e6:	77bb      	strb	r3, [r7, #30]
 80034e8:	e04c      	b.n	8003584 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80034ea:	7ffb      	ldrb	r3, [r7, #31]
 80034ec:	2b08      	cmp	r3, #8
 80034ee:	d828      	bhi.n	8003542 <UART_SetConfig+0x462>
 80034f0:	a201      	add	r2, pc, #4	; (adr r2, 80034f8 <UART_SetConfig+0x418>)
 80034f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034f6:	bf00      	nop
 80034f8:	0800351d 	.word	0x0800351d
 80034fc:	08003525 	.word	0x08003525
 8003500:	0800352d 	.word	0x0800352d
 8003504:	08003543 	.word	0x08003543
 8003508:	08003533 	.word	0x08003533
 800350c:	08003543 	.word	0x08003543
 8003510:	08003543 	.word	0x08003543
 8003514:	08003543 	.word	0x08003543
 8003518:	0800353b 	.word	0x0800353b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800351c:	f7ff f856 	bl	80025cc <HAL_RCC_GetPCLK1Freq>
 8003520:	61b8      	str	r0, [r7, #24]
        break;
 8003522:	e013      	b.n	800354c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003524:	f7ff f866 	bl	80025f4 <HAL_RCC_GetPCLK2Freq>
 8003528:	61b8      	str	r0, [r7, #24]
        break;
 800352a:	e00f      	b.n	800354c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800352c:	4b1d      	ldr	r3, [pc, #116]	; (80035a4 <UART_SetConfig+0x4c4>)
 800352e:	61bb      	str	r3, [r7, #24]
        break;
 8003530:	e00c      	b.n	800354c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003532:	f7fe ff79 	bl	8002428 <HAL_RCC_GetSysClockFreq>
 8003536:	61b8      	str	r0, [r7, #24]
        break;
 8003538:	e008      	b.n	800354c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800353a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800353e:	61bb      	str	r3, [r7, #24]
        break;
 8003540:	e004      	b.n	800354c <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8003542:	2300      	movs	r3, #0
 8003544:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003546:	2301      	movs	r3, #1
 8003548:	77bb      	strb	r3, [r7, #30]
        break;
 800354a:	bf00      	nop
    }

    if (pclk != 0U)
 800354c:	69bb      	ldr	r3, [r7, #24]
 800354e:	2b00      	cmp	r3, #0
 8003550:	d018      	beq.n	8003584 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	685b      	ldr	r3, [r3, #4]
 8003556:	085a      	lsrs	r2, r3, #1
 8003558:	69bb      	ldr	r3, [r7, #24]
 800355a:	441a      	add	r2, r3
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	685b      	ldr	r3, [r3, #4]
 8003560:	fbb2 f3f3 	udiv	r3, r2, r3
 8003564:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003566:	693b      	ldr	r3, [r7, #16]
 8003568:	2b0f      	cmp	r3, #15
 800356a:	d909      	bls.n	8003580 <UART_SetConfig+0x4a0>
 800356c:	693b      	ldr	r3, [r7, #16]
 800356e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003572:	d205      	bcs.n	8003580 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003574:	693b      	ldr	r3, [r7, #16]
 8003576:	b29a      	uxth	r2, r3
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	60da      	str	r2, [r3, #12]
 800357e:	e001      	b.n	8003584 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8003580:	2301      	movs	r3, #1
 8003582:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2200      	movs	r2, #0
 8003588:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	2200      	movs	r2, #0
 800358e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8003590:	7fbb      	ldrb	r3, [r7, #30]
}
 8003592:	4618      	mov	r0, r3
 8003594:	3720      	adds	r7, #32
 8003596:	46bd      	mov	sp, r7
 8003598:	bd80      	pop	{r7, pc}
 800359a:	bf00      	nop
 800359c:	40007c00 	.word	0x40007c00
 80035a0:	40023800 	.word	0x40023800
 80035a4:	00f42400 	.word	0x00f42400

080035a8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80035a8:	b480      	push	{r7}
 80035aa:	b083      	sub	sp, #12
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035b4:	f003 0301 	and.w	r3, r3, #1
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d00a      	beq.n	80035d2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	685b      	ldr	r3, [r3, #4]
 80035c2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	430a      	orrs	r2, r1
 80035d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035d6:	f003 0302 	and.w	r3, r3, #2
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d00a      	beq.n	80035f4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	685b      	ldr	r3, [r3, #4]
 80035e4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	430a      	orrs	r2, r1
 80035f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035f8:	f003 0304 	and.w	r3, r3, #4
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d00a      	beq.n	8003616 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	685b      	ldr	r3, [r3, #4]
 8003606:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	430a      	orrs	r2, r1
 8003614:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800361a:	f003 0308 	and.w	r3, r3, #8
 800361e:	2b00      	cmp	r3, #0
 8003620:	d00a      	beq.n	8003638 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	685b      	ldr	r3, [r3, #4]
 8003628:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	430a      	orrs	r2, r1
 8003636:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800363c:	f003 0310 	and.w	r3, r3, #16
 8003640:	2b00      	cmp	r3, #0
 8003642:	d00a      	beq.n	800365a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	689b      	ldr	r3, [r3, #8]
 800364a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	430a      	orrs	r2, r1
 8003658:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800365e:	f003 0320 	and.w	r3, r3, #32
 8003662:	2b00      	cmp	r3, #0
 8003664:	d00a      	beq.n	800367c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	689b      	ldr	r3, [r3, #8]
 800366c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	430a      	orrs	r2, r1
 800367a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003680:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003684:	2b00      	cmp	r3, #0
 8003686:	d01a      	beq.n	80036be <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	685b      	ldr	r3, [r3, #4]
 800368e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	430a      	orrs	r2, r1
 800369c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036a2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80036a6:	d10a      	bne.n	80036be <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	685b      	ldr	r3, [r3, #4]
 80036ae:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	430a      	orrs	r2, r1
 80036bc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d00a      	beq.n	80036e0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	685b      	ldr	r3, [r3, #4]
 80036d0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	430a      	orrs	r2, r1
 80036de:	605a      	str	r2, [r3, #4]
  }
}
 80036e0:	bf00      	nop
 80036e2:	370c      	adds	r7, #12
 80036e4:	46bd      	mov	sp, r7
 80036e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ea:	4770      	bx	lr

080036ec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b086      	sub	sp, #24
 80036f0:	af02      	add	r7, sp, #8
 80036f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2200      	movs	r2, #0
 80036f8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80036fc:	f7fd ff60 	bl	80015c0 <HAL_GetTick>
 8003700:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f003 0308 	and.w	r3, r3, #8
 800370c:	2b08      	cmp	r3, #8
 800370e:	d10e      	bne.n	800372e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003710:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003714:	9300      	str	r3, [sp, #0]
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	2200      	movs	r2, #0
 800371a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800371e:	6878      	ldr	r0, [r7, #4]
 8003720:	f000 f831 	bl	8003786 <UART_WaitOnFlagUntilTimeout>
 8003724:	4603      	mov	r3, r0
 8003726:	2b00      	cmp	r3, #0
 8003728:	d001      	beq.n	800372e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800372a:	2303      	movs	r3, #3
 800372c:	e027      	b.n	800377e <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f003 0304 	and.w	r3, r3, #4
 8003738:	2b04      	cmp	r3, #4
 800373a:	d10e      	bne.n	800375a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800373c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003740:	9300      	str	r3, [sp, #0]
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	2200      	movs	r2, #0
 8003746:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800374a:	6878      	ldr	r0, [r7, #4]
 800374c:	f000 f81b 	bl	8003786 <UART_WaitOnFlagUntilTimeout>
 8003750:	4603      	mov	r3, r0
 8003752:	2b00      	cmp	r3, #0
 8003754:	d001      	beq.n	800375a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003756:	2303      	movs	r3, #3
 8003758:	e011      	b.n	800377e <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	2220      	movs	r2, #32
 800375e:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2220      	movs	r2, #32
 8003764:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2200      	movs	r2, #0
 800376c:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	2200      	movs	r2, #0
 8003772:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2200      	movs	r2, #0
 8003778:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800377c:	2300      	movs	r3, #0
}
 800377e:	4618      	mov	r0, r3
 8003780:	3710      	adds	r7, #16
 8003782:	46bd      	mov	sp, r7
 8003784:	bd80      	pop	{r7, pc}

08003786 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003786:	b580      	push	{r7, lr}
 8003788:	b09c      	sub	sp, #112	; 0x70
 800378a:	af00      	add	r7, sp, #0
 800378c:	60f8      	str	r0, [r7, #12]
 800378e:	60b9      	str	r1, [r7, #8]
 8003790:	603b      	str	r3, [r7, #0]
 8003792:	4613      	mov	r3, r2
 8003794:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003796:	e0a7      	b.n	80038e8 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003798:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800379a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800379e:	f000 80a3 	beq.w	80038e8 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037a2:	f7fd ff0d 	bl	80015c0 <HAL_GetTick>
 80037a6:	4602      	mov	r2, r0
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	1ad3      	subs	r3, r2, r3
 80037ac:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80037ae:	429a      	cmp	r2, r3
 80037b0:	d302      	bcc.n	80037b8 <UART_WaitOnFlagUntilTimeout+0x32>
 80037b2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d13f      	bne.n	8003838 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037be:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80037c0:	e853 3f00 	ldrex	r3, [r3]
 80037c4:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80037c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80037c8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80037cc:	667b      	str	r3, [r7, #100]	; 0x64
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	461a      	mov	r2, r3
 80037d4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80037d6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80037d8:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037da:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80037dc:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80037de:	e841 2300 	strex	r3, r2, [r1]
 80037e2:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80037e4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d1e6      	bne.n	80037b8 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	3308      	adds	r3, #8
 80037f0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80037f4:	e853 3f00 	ldrex	r3, [r3]
 80037f8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80037fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80037fc:	f023 0301 	bic.w	r3, r3, #1
 8003800:	663b      	str	r3, [r7, #96]	; 0x60
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	3308      	adds	r3, #8
 8003808:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800380a:	64ba      	str	r2, [r7, #72]	; 0x48
 800380c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800380e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8003810:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003812:	e841 2300 	strex	r3, r2, [r1]
 8003816:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8003818:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800381a:	2b00      	cmp	r3, #0
 800381c:	d1e5      	bne.n	80037ea <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	2220      	movs	r2, #32
 8003822:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	2220      	movs	r2, #32
 8003828:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	2200      	movs	r2, #0
 8003830:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8003834:	2303      	movs	r3, #3
 8003836:	e068      	b.n	800390a <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f003 0304 	and.w	r3, r3, #4
 8003842:	2b00      	cmp	r3, #0
 8003844:	d050      	beq.n	80038e8 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	69db      	ldr	r3, [r3, #28]
 800384c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003850:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003854:	d148      	bne.n	80038e8 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800385e:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003866:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003868:	e853 3f00 	ldrex	r3, [r3]
 800386c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800386e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003870:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003874:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	461a      	mov	r2, r3
 800387c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800387e:	637b      	str	r3, [r7, #52]	; 0x34
 8003880:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003882:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003884:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003886:	e841 2300 	strex	r3, r2, [r1]
 800388a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800388c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800388e:	2b00      	cmp	r3, #0
 8003890:	d1e6      	bne.n	8003860 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	3308      	adds	r3, #8
 8003898:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800389a:	697b      	ldr	r3, [r7, #20]
 800389c:	e853 3f00 	ldrex	r3, [r3]
 80038a0:	613b      	str	r3, [r7, #16]
   return(result);
 80038a2:	693b      	ldr	r3, [r7, #16]
 80038a4:	f023 0301 	bic.w	r3, r3, #1
 80038a8:	66bb      	str	r3, [r7, #104]	; 0x68
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	3308      	adds	r3, #8
 80038b0:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80038b2:	623a      	str	r2, [r7, #32]
 80038b4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038b6:	69f9      	ldr	r1, [r7, #28]
 80038b8:	6a3a      	ldr	r2, [r7, #32]
 80038ba:	e841 2300 	strex	r3, r2, [r1]
 80038be:	61bb      	str	r3, [r7, #24]
   return(result);
 80038c0:	69bb      	ldr	r3, [r7, #24]
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d1e5      	bne.n	8003892 <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	2220      	movs	r2, #32
 80038ca:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	2220      	movs	r2, #32
 80038d0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	2220      	movs	r2, #32
 80038d8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	2200      	movs	r2, #0
 80038e0:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 80038e4:	2303      	movs	r3, #3
 80038e6:	e010      	b.n	800390a <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	69da      	ldr	r2, [r3, #28]
 80038ee:	68bb      	ldr	r3, [r7, #8]
 80038f0:	4013      	ands	r3, r2
 80038f2:	68ba      	ldr	r2, [r7, #8]
 80038f4:	429a      	cmp	r2, r3
 80038f6:	bf0c      	ite	eq
 80038f8:	2301      	moveq	r3, #1
 80038fa:	2300      	movne	r3, #0
 80038fc:	b2db      	uxtb	r3, r3
 80038fe:	461a      	mov	r2, r3
 8003900:	79fb      	ldrb	r3, [r7, #7]
 8003902:	429a      	cmp	r2, r3
 8003904:	f43f af48 	beq.w	8003798 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003908:	2300      	movs	r3, #0
}
 800390a:	4618      	mov	r0, r3
 800390c:	3770      	adds	r7, #112	; 0x70
 800390e:	46bd      	mov	sp, r7
 8003910:	bd80      	pop	{r7, pc}
	...

08003914 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8003914:	b480      	push	{r7}
 8003916:	b083      	sub	sp, #12
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
 800391c:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	2b00      	cmp	r3, #0
 8003924:	d121      	bne.n	800396a <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681a      	ldr	r2, [r3, #0]
 800392a:	4b27      	ldr	r3, [pc, #156]	; (80039c8 <FMC_SDRAM_Init+0xb4>)
 800392c:	4013      	ands	r3, r2
 800392e:	683a      	ldr	r2, [r7, #0]
 8003930:	6851      	ldr	r1, [r2, #4]
 8003932:	683a      	ldr	r2, [r7, #0]
 8003934:	6892      	ldr	r2, [r2, #8]
 8003936:	4311      	orrs	r1, r2
 8003938:	683a      	ldr	r2, [r7, #0]
 800393a:	68d2      	ldr	r2, [r2, #12]
 800393c:	4311      	orrs	r1, r2
 800393e:	683a      	ldr	r2, [r7, #0]
 8003940:	6912      	ldr	r2, [r2, #16]
 8003942:	4311      	orrs	r1, r2
 8003944:	683a      	ldr	r2, [r7, #0]
 8003946:	6952      	ldr	r2, [r2, #20]
 8003948:	4311      	orrs	r1, r2
 800394a:	683a      	ldr	r2, [r7, #0]
 800394c:	6992      	ldr	r2, [r2, #24]
 800394e:	4311      	orrs	r1, r2
 8003950:	683a      	ldr	r2, [r7, #0]
 8003952:	69d2      	ldr	r2, [r2, #28]
 8003954:	4311      	orrs	r1, r2
 8003956:	683a      	ldr	r2, [r7, #0]
 8003958:	6a12      	ldr	r2, [r2, #32]
 800395a:	4311      	orrs	r1, r2
 800395c:	683a      	ldr	r2, [r7, #0]
 800395e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003960:	430a      	orrs	r2, r1
 8003962:	431a      	orrs	r2, r3
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	601a      	str	r2, [r3, #0]
 8003968:	e026      	b.n	80039b8 <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 8003972:	683b      	ldr	r3, [r7, #0]
 8003974:	69d9      	ldr	r1, [r3, #28]
 8003976:	683b      	ldr	r3, [r7, #0]
 8003978:	6a1b      	ldr	r3, [r3, #32]
 800397a:	4319      	orrs	r1, r3
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003980:	430b      	orrs	r3, r1
 8003982:	431a      	orrs	r2, r3
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	685a      	ldr	r2, [r3, #4]
 800398c:	4b0e      	ldr	r3, [pc, #56]	; (80039c8 <FMC_SDRAM_Init+0xb4>)
 800398e:	4013      	ands	r3, r2
 8003990:	683a      	ldr	r2, [r7, #0]
 8003992:	6851      	ldr	r1, [r2, #4]
 8003994:	683a      	ldr	r2, [r7, #0]
 8003996:	6892      	ldr	r2, [r2, #8]
 8003998:	4311      	orrs	r1, r2
 800399a:	683a      	ldr	r2, [r7, #0]
 800399c:	68d2      	ldr	r2, [r2, #12]
 800399e:	4311      	orrs	r1, r2
 80039a0:	683a      	ldr	r2, [r7, #0]
 80039a2:	6912      	ldr	r2, [r2, #16]
 80039a4:	4311      	orrs	r1, r2
 80039a6:	683a      	ldr	r2, [r7, #0]
 80039a8:	6952      	ldr	r2, [r2, #20]
 80039aa:	4311      	orrs	r1, r2
 80039ac:	683a      	ldr	r2, [r7, #0]
 80039ae:	6992      	ldr	r2, [r2, #24]
 80039b0:	430a      	orrs	r2, r1
 80039b2:	431a      	orrs	r2, r3
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 80039b8:	2300      	movs	r3, #0
}
 80039ba:	4618      	mov	r0, r3
 80039bc:	370c      	adds	r7, #12
 80039be:	46bd      	mov	sp, r7
 80039c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c4:	4770      	bx	lr
 80039c6:	bf00      	nop
 80039c8:	ffff8000 	.word	0xffff8000

080039cc <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80039cc:	b480      	push	{r7}
 80039ce:	b085      	sub	sp, #20
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	60f8      	str	r0, [r7, #12]
 80039d4:	60b9      	str	r1, [r7, #8]
 80039d6:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d128      	bne.n	8003a30 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	689b      	ldr	r3, [r3, #8]
 80039e2:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 80039e6:	68bb      	ldr	r3, [r7, #8]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	1e59      	subs	r1, r3, #1
 80039ec:	68bb      	ldr	r3, [r7, #8]
 80039ee:	685b      	ldr	r3, [r3, #4]
 80039f0:	3b01      	subs	r3, #1
 80039f2:	011b      	lsls	r3, r3, #4
 80039f4:	4319      	orrs	r1, r3
 80039f6:	68bb      	ldr	r3, [r7, #8]
 80039f8:	689b      	ldr	r3, [r3, #8]
 80039fa:	3b01      	subs	r3, #1
 80039fc:	021b      	lsls	r3, r3, #8
 80039fe:	4319      	orrs	r1, r3
 8003a00:	68bb      	ldr	r3, [r7, #8]
 8003a02:	68db      	ldr	r3, [r3, #12]
 8003a04:	3b01      	subs	r3, #1
 8003a06:	031b      	lsls	r3, r3, #12
 8003a08:	4319      	orrs	r1, r3
 8003a0a:	68bb      	ldr	r3, [r7, #8]
 8003a0c:	691b      	ldr	r3, [r3, #16]
 8003a0e:	3b01      	subs	r3, #1
 8003a10:	041b      	lsls	r3, r3, #16
 8003a12:	4319      	orrs	r1, r3
 8003a14:	68bb      	ldr	r3, [r7, #8]
 8003a16:	695b      	ldr	r3, [r3, #20]
 8003a18:	3b01      	subs	r3, #1
 8003a1a:	051b      	lsls	r3, r3, #20
 8003a1c:	4319      	orrs	r1, r3
 8003a1e:	68bb      	ldr	r3, [r7, #8]
 8003a20:	699b      	ldr	r3, [r3, #24]
 8003a22:	3b01      	subs	r3, #1
 8003a24:	061b      	lsls	r3, r3, #24
 8003a26:	430b      	orrs	r3, r1
 8003a28:	431a      	orrs	r2, r3
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	609a      	str	r2, [r3, #8]
 8003a2e:	e02d      	b.n	8003a8c <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	689a      	ldr	r2, [r3, #8]
 8003a34:	4b19      	ldr	r3, [pc, #100]	; (8003a9c <FMC_SDRAM_Timing_Init+0xd0>)
 8003a36:	4013      	ands	r3, r2
 8003a38:	68ba      	ldr	r2, [r7, #8]
 8003a3a:	68d2      	ldr	r2, [r2, #12]
 8003a3c:	3a01      	subs	r2, #1
 8003a3e:	0311      	lsls	r1, r2, #12
 8003a40:	68ba      	ldr	r2, [r7, #8]
 8003a42:	6952      	ldr	r2, [r2, #20]
 8003a44:	3a01      	subs	r2, #1
 8003a46:	0512      	lsls	r2, r2, #20
 8003a48:	430a      	orrs	r2, r1
 8003a4a:	431a      	orrs	r2, r3
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	68db      	ldr	r3, [r3, #12]
 8003a54:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 8003a58:	68bb      	ldr	r3, [r7, #8]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	1e59      	subs	r1, r3, #1
 8003a5e:	68bb      	ldr	r3, [r7, #8]
 8003a60:	685b      	ldr	r3, [r3, #4]
 8003a62:	3b01      	subs	r3, #1
 8003a64:	011b      	lsls	r3, r3, #4
 8003a66:	4319      	orrs	r1, r3
 8003a68:	68bb      	ldr	r3, [r7, #8]
 8003a6a:	689b      	ldr	r3, [r3, #8]
 8003a6c:	3b01      	subs	r3, #1
 8003a6e:	021b      	lsls	r3, r3, #8
 8003a70:	4319      	orrs	r1, r3
 8003a72:	68bb      	ldr	r3, [r7, #8]
 8003a74:	691b      	ldr	r3, [r3, #16]
 8003a76:	3b01      	subs	r3, #1
 8003a78:	041b      	lsls	r3, r3, #16
 8003a7a:	4319      	orrs	r1, r3
 8003a7c:	68bb      	ldr	r3, [r7, #8]
 8003a7e:	699b      	ldr	r3, [r3, #24]
 8003a80:	3b01      	subs	r3, #1
 8003a82:	061b      	lsls	r3, r3, #24
 8003a84:	430b      	orrs	r3, r1
 8003a86:	431a      	orrs	r2, r3
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 8003a8c:	2300      	movs	r3, #0
}
 8003a8e:	4618      	mov	r0, r3
 8003a90:	3714      	adds	r7, #20
 8003a92:	46bd      	mov	sp, r7
 8003a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a98:	4770      	bx	lr
 8003a9a:	bf00      	nop
 8003a9c:	ff0f0fff 	.word	0xff0f0fff

08003aa0 <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8003aa0:	b480      	push	{r7}
 8003aa2:	b085      	sub	sp, #20
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	60f8      	str	r0, [r7, #12]
 8003aa8:	60b9      	str	r1, [r7, #8]
 8003aaa:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	691a      	ldr	r2, [r3, #16]
 8003ab0:	4b0c      	ldr	r3, [pc, #48]	; (8003ae4 <FMC_SDRAM_SendCommand+0x44>)
 8003ab2:	4013      	ands	r3, r2
 8003ab4:	68ba      	ldr	r2, [r7, #8]
 8003ab6:	6811      	ldr	r1, [r2, #0]
 8003ab8:	68ba      	ldr	r2, [r7, #8]
 8003aba:	6852      	ldr	r2, [r2, #4]
 8003abc:	4311      	orrs	r1, r2
 8003abe:	68ba      	ldr	r2, [r7, #8]
 8003ac0:	6892      	ldr	r2, [r2, #8]
 8003ac2:	3a01      	subs	r2, #1
 8003ac4:	0152      	lsls	r2, r2, #5
 8003ac6:	4311      	orrs	r1, r2
 8003ac8:	68ba      	ldr	r2, [r7, #8]
 8003aca:	68d2      	ldr	r2, [r2, #12]
 8003acc:	0252      	lsls	r2, r2, #9
 8003ace:	430a      	orrs	r2, r1
 8003ad0:	431a      	orrs	r2, r3
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Timeout);
  return HAL_OK;
 8003ad6:	2300      	movs	r3, #0
}
 8003ad8:	4618      	mov	r0, r3
 8003ada:	3714      	adds	r7, #20
 8003adc:	46bd      	mov	sp, r7
 8003ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae2:	4770      	bx	lr
 8003ae4:	ffc00000 	.word	0xffc00000

08003ae8 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 8003ae8:	b480      	push	{r7}
 8003aea:	b083      	sub	sp, #12
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
 8003af0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	695a      	ldr	r2, [r3, #20]
 8003af6:	4b07      	ldr	r3, [pc, #28]	; (8003b14 <FMC_SDRAM_ProgramRefreshRate+0x2c>)
 8003af8:	4013      	ands	r3, r2
 8003afa:	683a      	ldr	r2, [r7, #0]
 8003afc:	0052      	lsls	r2, r2, #1
 8003afe:	431a      	orrs	r2, r3
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 8003b04:	2300      	movs	r3, #0
}
 8003b06:	4618      	mov	r0, r3
 8003b08:	370c      	adds	r7, #12
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b10:	4770      	bx	lr
 8003b12:	bf00      	nop
 8003b14:	ffffc001 	.word	0xffffc001

08003b18 <_ZN7QAD_FMC8imp_initEv>:
 *      Author: ryan
 */

#include "QAD_FMC.hpp"

 QA_Result QAD_FMC::imp_init() {
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	b094      	sub	sp, #80	; 0x50
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
    if (state) {
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d001      	beq.n	8003b2e <_ZN7QAD_FMC8imp_initEv+0x16>
    	return QA_OK;
 8003b2a:	2300      	movs	r3, #0
 8003b2c:	e0fc      	b.n	8003d28 <_ZN7QAD_FMC8imp_initEv+0x210>
    }

    // configuration order: gpio -> fmc -> sdram

    GPIO_InitTypeDef gpio_init = {};
 8003b2e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003b32:	2200      	movs	r2, #0
 8003b34:	601a      	str	r2, [r3, #0]
 8003b36:	605a      	str	r2, [r3, #4]
 8003b38:	609a      	str	r2, [r3, #8]
 8003b3a:	60da      	str	r2, [r3, #12]
 8003b3c:	611a      	str	r2, [r3, #16]
    FMC_SDRAM_TimingTypeDef sdram_timing = {};
 8003b3e:	f107 0320 	add.w	r3, r7, #32
 8003b42:	2200      	movs	r2, #0
 8003b44:	601a      	str	r2, [r3, #0]
 8003b46:	605a      	str	r2, [r3, #4]
 8003b48:	609a      	str	r2, [r3, #8]
 8003b4a:	60da      	str	r2, [r3, #12]
 8003b4c:	611a      	str	r2, [r3, #16]
 8003b4e:	615a      	str	r2, [r3, #20]
 8003b50:	619a      	str	r2, [r3, #24]
    FMC_SDRAM_CommandTypeDef sdram_cmd = {};
 8003b52:	f107 0310 	add.w	r3, r7, #16
 8003b56:	2200      	movs	r2, #0
 8003b58:	601a      	str	r2, [r3, #0]
 8003b5a:	605a      	str	r2, [r3, #4]
 8003b5c:	609a      	str	r2, [r3, #8]
 8003b5e:	60da      	str	r2, [r3, #12]

    // We keep pin definitions local here as FMC controller has a lot
    // of pin connections, e.g. data, address, control signals etc.
    gpio_init.Mode = GPIO_MODE_AF_PP;
 8003b60:	2302      	movs	r3, #2
 8003b62:	643b      	str	r3, [r7, #64]	; 0x40
    gpio_init.Pull = GPIO_PULLUP;
 8003b64:	2301      	movs	r3, #1
 8003b66:	647b      	str	r3, [r7, #68]	; 0x44
    gpio_init.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b68:	2303      	movs	r3, #3
 8003b6a:	64bb      	str	r3, [r7, #72]	; 0x48
    gpio_init.Alternate = GPIO_AF12_FMC;
 8003b6c:	230c      	movs	r3, #12
 8003b6e:	64fb      	str	r3, [r7, #76]	; 0x4c

    // gpio ports or banks
    gpio_init.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_14 | GPIO_PIN_15;
 8003b70:	f24c 7303 	movw	r3, #50947	; 0xc703
 8003b74:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOD, &gpio_init);
 8003b76:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003b7a:	4619      	mov	r1, r3
 8003b7c:	486c      	ldr	r0, [pc, #432]	; (8003d30 <_ZN7QAD_FMC8imp_initEv+0x218>)
 8003b7e:	f7fd fe93 	bl	80018a8 <HAL_GPIO_Init>

    gpio_init.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
 8003b82:	f64f 7383 	movw	r3, #65411	; 0xff83
 8003b86:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOE, &gpio_init);
 8003b88:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003b8c:	4619      	mov	r1, r3
 8003b8e:	4869      	ldr	r0, [pc, #420]	; (8003d34 <_ZN7QAD_FMC8imp_initEv+0x21c>)
 8003b90:	f7fd fe8a 	bl	80018a8 <HAL_GPIO_Init>

    gpio_init.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
 8003b94:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8003b98:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOF, &gpio_init);
 8003b9a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003b9e:	4619      	mov	r1, r3
 8003ba0:	4865      	ldr	r0, [pc, #404]	; (8003d38 <_ZN7QAD_FMC8imp_initEv+0x220>)
 8003ba2:	f7fd fe81 	bl	80018a8 <HAL_GPIO_Init>

    gpio_init.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_9;
 8003ba6:	f240 3337 	movw	r3, #823	; 0x337
 8003baa:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOG, &gpio_init);
 8003bac:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003bb0:	4619      	mov	r1, r3
 8003bb2:	4862      	ldr	r0, [pc, #392]	; (8003d3c <_ZN7QAD_FMC8imp_initEv+0x224>)
 8003bb4:	f7fd fe78 	bl	80018a8 <HAL_GPIO_Init>

    gpio_init.Pin = GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
 8003bb8:	f64f 732c 	movw	r3, #65324	; 0xff2c
 8003bbc:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOH, &gpio_init);
 8003bbe:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003bc2:	4619      	mov	r1, r3
 8003bc4:	485e      	ldr	r0, [pc, #376]	; (8003d40 <_ZN7QAD_FMC8imp_initEv+0x228>)
 8003bc6:	f7fd fe6f 	bl	80018a8 <HAL_GPIO_Init>

    gpio_init.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_9 | GPIO_PIN_10;
 8003bca:	f240 63ff 	movw	r3, #1791	; 0x6ff
 8003bce:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOI, &gpio_init);
 8003bd0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003bd4:	4619      	mov	r1, r3
 8003bd6:	485b      	ldr	r0, [pc, #364]	; (8003d44 <_ZN7QAD_FMC8imp_initEv+0x22c>)
 8003bd8:	f7fd fe66 	bl	80018a8 <HAL_GPIO_Init>

    __HAL_RCC_FMC_CLK_ENABLE();
 8003bdc:	4b5a      	ldr	r3, [pc, #360]	; (8003d48 <_ZN7QAD_FMC8imp_initEv+0x230>)
 8003bde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003be0:	4a59      	ldr	r2, [pc, #356]	; (8003d48 <_ZN7QAD_FMC8imp_initEv+0x230>)
 8003be2:	f043 0301 	orr.w	r3, r3, #1
 8003be6:	6393      	str	r3, [r2, #56]	; 0x38
 8003be8:	4b57      	ldr	r3, [pc, #348]	; (8003d48 <_ZN7QAD_FMC8imp_initEv+0x230>)
 8003bea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bec:	f003 0301 	and.w	r3, r3, #1
 8003bf0:	60fb      	str	r3, [r7, #12]
 8003bf2:	68fb      	ldr	r3, [r7, #12]

    handle.Instance = FMC_SDRAM_DEVICE;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	4a55      	ldr	r2, [pc, #340]	; (8003d4c <_ZN7QAD_FMC8imp_initEv+0x234>)
 8003bf8:	635a      	str	r2, [r3, #52]	; 0x34
    handle.Init.SDBank = FMC_SDRAM_BANK1;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	639a      	str	r2, [r3, #56]	; 0x38
    handle.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2200      	movs	r2, #0
 8003c04:	63da      	str	r2, [r3, #60]	; 0x3c
    handle.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	2204      	movs	r2, #4
 8003c0a:	641a      	str	r2, [r3, #64]	; 0x40
    handle.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_32;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2220      	movs	r2, #32
 8003c10:	645a      	str	r2, [r3, #68]	; 0x44
    handle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	2240      	movs	r2, #64	; 0x40
 8003c16:	649a      	str	r2, [r3, #72]	; 0x48
    // how many clock cycles to give column address to sdram chip
    handle.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8003c1e:	64da      	str	r2, [r3, #76]	; 0x4c
    handle.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	2200      	movs	r2, #0
 8003c24:	651a      	str	r2, [r3, #80]	; 0x50
    handle.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003c2c:	655a      	str	r2, [r3, #84]	; 0x54
    handle.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003c34:	659a      	str	r2, [r3, #88]	; 0x58
    handle.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	2200      	movs	r2, #0
 8003c3a:	65da      	str	r2, [r3, #92]	; 0x5c

    sdram_timing.LoadToActiveDelay = 2;
 8003c3c:	2302      	movs	r3, #2
 8003c3e:	623b      	str	r3, [r7, #32]
    sdram_timing.ExitSelfRefreshDelay = 7;
 8003c40:	2307      	movs	r3, #7
 8003c42:	627b      	str	r3, [r7, #36]	; 0x24
    sdram_timing.SelfRefreshTime = 4;
 8003c44:	2304      	movs	r3, #4
 8003c46:	62bb      	str	r3, [r7, #40]	; 0x28
    sdram_timing.RowCycleDelay = 7;
 8003c48:	2307      	movs	r3, #7
 8003c4a:	62fb      	str	r3, [r7, #44]	; 0x2c
    sdram_timing.WriteRecoveryTime = 2;
 8003c4c:	2302      	movs	r3, #2
 8003c4e:	633b      	str	r3, [r7, #48]	; 0x30
    sdram_timing.RPDelay = 2;
 8003c50:	2302      	movs	r3, #2
 8003c52:	637b      	str	r3, [r7, #52]	; 0x34
    sdram_timing.RCDDelay = 2;
 8003c54:	2302      	movs	r3, #2
 8003c56:	63bb      	str	r3, [r7, #56]	; 0x38

    if (HAL_SDRAM_Init(&handle, &sdram_timing) != HAL_OK) {
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	3334      	adds	r3, #52	; 0x34
 8003c5c:	f107 0220 	add.w	r2, r7, #32
 8003c60:	4611      	mov	r1, r2
 8003c62:	4618      	mov	r0, r3
 8003c64:	f7ff f902 	bl	8002e6c <HAL_SDRAM_Init>
 8003c68:	4603      	mov	r3, r0
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	bf14      	ite	ne
 8003c6e:	2301      	movne	r3, #1
 8003c70:	2300      	moveq	r3, #0
 8003c72:	b2db      	uxtb	r3, r3
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d001      	beq.n	8003c7c <_ZN7QAD_FMC8imp_initEv+0x164>
      return QA_Fail;
 8003c78:	2301      	movs	r3, #1
 8003c7a:	e055      	b.n	8003d28 <_ZN7QAD_FMC8imp_initEv+0x210>
    }

    // enable clock
    sdram_cmd.CommandMode = FMC_SDRAM_CMD_CLK_ENABLE;
 8003c7c:	2301      	movs	r3, #1
 8003c7e:	613b      	str	r3, [r7, #16]
    sdram_cmd.CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 8003c80:	2310      	movs	r3, #16
 8003c82:	617b      	str	r3, [r7, #20]
    sdram_cmd.AutoRefreshNumber = 1;
 8003c84:	2301      	movs	r3, #1
 8003c86:	61bb      	str	r3, [r7, #24]
    sdram_cmd.ModeRegisterDefinition = 0;
 8003c88:	2300      	movs	r3, #0
 8003c8a:	61fb      	str	r3, [r7, #28]
    cmd(sdram_cmd);
 8003c8c:	f107 0310 	add.w	r3, r7, #16
 8003c90:	4619      	mov	r1, r3
 8003c92:	6878      	ldr	r0, [r7, #4]
 8003c94:	f000 f891 	bl	8003dba <_ZN7QAD_FMC3cmdER24FMC_SDRAM_CommandTypeDef>

    HAL_Delay(1);
 8003c98:	2001      	movs	r0, #1
 8003c9a:	f7fd fc9d 	bl	80015d8 <HAL_Delay>

    // precharge banks
    // banks are memory modules that access portion of memory, so might have four banks with 1GB each
    sdram_cmd.CommandMode = FMC_SDRAM_CMD_PALL;
 8003c9e:	2302      	movs	r3, #2
 8003ca0:	613b      	str	r3, [r7, #16]
    sdram_cmd.CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 8003ca2:	2310      	movs	r3, #16
 8003ca4:	617b      	str	r3, [r7, #20]
    sdram_cmd.AutoRefreshNumber = 1;
 8003ca6:	2301      	movs	r3, #1
 8003ca8:	61bb      	str	r3, [r7, #24]
    sdram_cmd.ModeRegisterDefinition = 0;
 8003caa:	2300      	movs	r3, #0
 8003cac:	61fb      	str	r3, [r7, #28]
    cmd(sdram_cmd);
 8003cae:	f107 0310 	add.w	r3, r7, #16
 8003cb2:	4619      	mov	r1, r3
 8003cb4:	6878      	ldr	r0, [r7, #4]
 8003cb6:	f000 f880 	bl	8003dba <_ZN7QAD_FMC3cmdER24FMC_SDRAM_CommandTypeDef>

    // auto refresh
    sdram_cmd.CommandMode = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8003cba:	2303      	movs	r3, #3
 8003cbc:	613b      	str	r3, [r7, #16]
    sdram_cmd.CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 8003cbe:	2310      	movs	r3, #16
 8003cc0:	617b      	str	r3, [r7, #20]
    sdram_cmd.AutoRefreshNumber = 8;
 8003cc2:	2308      	movs	r3, #8
 8003cc4:	61bb      	str	r3, [r7, #24]
    sdram_cmd.ModeRegisterDefinition = 0;
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	61fb      	str	r3, [r7, #28]
    cmd(sdram_cmd);
 8003cca:	f107 0310 	add.w	r3, r7, #16
 8003cce:	4619      	mov	r1, r3
 8003cd0:	6878      	ldr	r0, [r7, #4]
 8003cd2:	f000 f872 	bl	8003dba <_ZN7QAD_FMC3cmdER24FMC_SDRAM_CommandTypeDef>

    // configure the program mode register
    sdram_cmd.CommandMode = FMC_SDRAM_CMD_LOAD_MODE;
 8003cd6:	2304      	movs	r3, #4
 8003cd8:	613b      	str	r3, [r7, #16]
    sdram_cmd.CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 8003cda:	2310      	movs	r3, #16
 8003cdc:	617b      	str	r3, [r7, #20]
    sdram_cmd.AutoRefreshNumber = 1;
 8003cde:	2301      	movs	r3, #1
 8003ce0:	61bb      	str	r3, [r7, #24]
    sdram_cmd.ModeRegisterDefinition = modereg_burstlength_1 | modereg_bursttype_seq | modereg_caslatency_3 |
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681a      	ldr	r2, [r3, #0]
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	691b      	ldr	r3, [r3, #16]
 8003cea:	431a      	orrs	r2, r3
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	69db      	ldr	r3, [r3, #28]
 8003cf0:	431a      	orrs	r2, r3
                                       modereg_opmode_std | modereg_writeburst_single;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6a1b      	ldr	r3, [r3, #32]
    sdram_cmd.ModeRegisterDefinition = modereg_burstlength_1 | modereg_bursttype_seq | modereg_caslatency_3 |
 8003cf6:	431a      	orrs	r2, r3
                                       modereg_opmode_std | modereg_writeburst_single;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cfc:	4313      	orrs	r3, r2
    sdram_cmd.ModeRegisterDefinition = modereg_burstlength_1 | modereg_bursttype_seq | modereg_caslatency_3 |
 8003cfe:	61fb      	str	r3, [r7, #28]
    cmd(sdram_cmd);
 8003d00:	f107 0310 	add.w	r3, r7, #16
 8003d04:	4619      	mov	r1, r3
 8003d06:	6878      	ldr	r0, [r7, #4]
 8003d08:	f000 f857 	bl	8003dba <_ZN7QAD_FMC3cmdER24FMC_SDRAM_CommandTypeDef>

    // refresh rate
    HAL_SDRAM_ProgramRefreshRate(&handle, refresh);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d16:	4619      	mov	r1, r3
 8003d18:	4610      	mov	r0, r2
 8003d1a:	f7ff f91a 	bl	8002f52 <HAL_SDRAM_ProgramRefreshRate>

    state = QA_Initialised;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	2201      	movs	r2, #1
 8003d22:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    return QA_OK;
 8003d26:	2300      	movs	r3, #0

  }
 8003d28:	4618      	mov	r0, r3
 8003d2a:	3750      	adds	r7, #80	; 0x50
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	bd80      	pop	{r7, pc}
 8003d30:	40020c00 	.word	0x40020c00
 8003d34:	40021000 	.word	0x40021000
 8003d38:	40021400 	.word	0x40021400
 8003d3c:	40021800 	.word	0x40021800
 8003d40:	40021c00 	.word	0x40021c00
 8003d44:	40022000 	.word	0x40022000
 8003d48:	40023800 	.word	0x40023800
 8003d4c:	a0000140 	.word	0xa0000140

08003d50 <_ZN7QAD_FMC8imp_testEv>:

  QA_Result QAD_FMC::imp_test(void) {
 8003d50:	b480      	push	{r7}
 8003d52:	b085      	sub	sp, #20
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]

  	// access in 4bytes, hence divide size by 4
    for (uint32_t i = base_addr; i < (base_addr + (size >> 2)); i += 1) {
 8003d58:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
 8003d5c:	60fb      	str	r3, [r7, #12]
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	f113 5f7f 	cmn.w	r3, #1069547520	; 0x3fc00000
 8003d64:	d209      	bcs.n	8003d7a <_ZN7QAD_FMC8imp_testEv+0x2a>
      QA_FMC_PTR->data[i] = i;
 8003d66:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	68fa      	ldr	r2, [r7, #12]
 8003d6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (uint32_t i = base_addr; i < (base_addr + (size >> 2)); i += 1) {
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	3301      	adds	r3, #1
 8003d76:	60fb      	str	r3, [r7, #12]
 8003d78:	e7f1      	b.n	8003d5e <_ZN7QAD_FMC8imp_testEv+0xe>
    }

    for (uint32_t i = base_addr; i < (base_addr + (size >> 2)); i += 1) {
 8003d7a:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
 8003d7e:	60bb      	str	r3, [r7, #8]
 8003d80:	68bb      	ldr	r3, [r7, #8]
 8003d82:	f113 5f7f 	cmn.w	r3, #1069547520	; 0x3fc00000
 8003d86:	d212      	bcs.n	8003dae <_ZN7QAD_FMC8imp_testEv+0x5e>
      if (QA_FMC_PTR->data[i] != i) {
 8003d88:	f04f 4240 	mov.w	r2, #3221225472	; 0xc0000000
 8003d8c:	68bb      	ldr	r3, [r7, #8]
 8003d8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d92:	68ba      	ldr	r2, [r7, #8]
 8003d94:	429a      	cmp	r2, r3
 8003d96:	bf14      	ite	ne
 8003d98:	2301      	movne	r3, #1
 8003d9a:	2300      	moveq	r3, #0
 8003d9c:	b2db      	uxtb	r3, r3
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d001      	beq.n	8003da6 <_ZN7QAD_FMC8imp_testEv+0x56>
      	return QA_Fail;
 8003da2:	2301      	movs	r3, #1
 8003da4:	e003      	b.n	8003dae <_ZN7QAD_FMC8imp_testEv+0x5e>
    for (uint32_t i = base_addr; i < (base_addr + (size >> 2)); i += 1) {
 8003da6:	68bb      	ldr	r3, [r7, #8]
 8003da8:	3301      	adds	r3, #1
 8003daa:	60bb      	str	r3, [r7, #8]
 8003dac:	e7e8      	b.n	8003d80 <_ZN7QAD_FMC8imp_testEv+0x30>
      }
    }
  }
 8003dae:	4618      	mov	r0, r3
 8003db0:	3714      	adds	r7, #20
 8003db2:	46bd      	mov	sp, r7
 8003db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db8:	4770      	bx	lr

08003dba <_ZN7QAD_FMC3cmdER24FMC_SDRAM_CommandTypeDef>:

  void QAD_FMC::cmd(FMC_SDRAM_CommandTypeDef &cmd) {
 8003dba:	b580      	push	{r7, lr}
 8003dbc:	b082      	sub	sp, #8
 8003dbe:	af00      	add	r7, sp, #0
 8003dc0:	6078      	str	r0, [r7, #4]
 8003dc2:	6039      	str	r1, [r7, #0]
  	HAL_SDRAM_SendCommand(&handle, &cmd, 0);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	3334      	adds	r3, #52	; 0x34
 8003dc8:	2200      	movs	r2, #0
 8003dca:	6839      	ldr	r1, [r7, #0]
 8003dcc:	4618      	mov	r0, r3
 8003dce:	f7ff f88b 	bl	8002ee8 <HAL_SDRAM_SendCommand>
  }
 8003dd2:	bf00      	nop
 8003dd4:	3708      	adds	r7, #8
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	bd80      	pop	{r7, pc}

08003dda <_ZN15QAD_GPIO_OutputC1EP12GPIO_TypeDeft>:
 *  Created on: 12 Jan. 2023
 *      Author: ryan
 */
#include "QAD_GPIO.hpp"

QAD_GPIO_Output::QAD_GPIO_Output(GPIO_TypeDef *gpio, uint16_t pin) :
 8003dda:	b580      	push	{r7, lr}
 8003ddc:	b08a      	sub	sp, #40	; 0x28
 8003dde:	af00      	add	r7, sp, #0
 8003de0:	60f8      	str	r0, [r7, #12]
 8003de2:	60b9      	str	r1, [r7, #8]
 8003de4:	4613      	mov	r3, r2
 8003de6:	80fb      	strh	r3, [r7, #6]
    gpio(gpio), pin(pin), state(PinOff) {
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	68ba      	ldr	r2, [r7, #8]
 8003dec:	601a      	str	r2, [r3, #0]
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	88fa      	ldrh	r2, [r7, #6]
 8003df2:	809a      	strh	r2, [r3, #4]
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	2200      	movs	r2, #0
 8003df8:	719a      	strb	r2, [r3, #6]

    GPIO_InitTypeDef GPIO_Init;
    GPIO_Init.Pin = pin;
 8003dfa:	88fb      	ldrh	r3, [r7, #6]
 8003dfc:	617b      	str	r3, [r7, #20]
    GPIO_Init.Mode = GPIO_MODE_OUTPUT_PP;
 8003dfe:	2301      	movs	r3, #1
 8003e00:	61bb      	str	r3, [r7, #24]
    GPIO_Init.Pull = GPIO_NOPULL;
 8003e02:	2300      	movs	r3, #0
 8003e04:	61fb      	str	r3, [r7, #28]
    GPIO_Init.Speed = GPIO_SPEED_FREQ_LOW;
 8003e06:	2300      	movs	r3, #0
 8003e08:	623b      	str	r3, [r7, #32]

    HAL_GPIO_Init(gpio, &GPIO_Init);
 8003e0a:	f107 0314 	add.w	r3, r7, #20
 8003e0e:	4619      	mov	r1, r3
 8003e10:	68b8      	ldr	r0, [r7, #8]
 8003e12:	f7fd fd49 	bl	80018a8 <HAL_GPIO_Init>
  }
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	4618      	mov	r0, r3
 8003e1a:	3728      	adds	r7, #40	; 0x28
 8003e1c:	46bd      	mov	sp, r7
 8003e1e:	bd80      	pop	{r7, pc}

08003e20 <_ZN15QAD_GPIO_Output2onEv>:
    GPIO_Init.Speed = GPIO_SPEED_FREQ_LOW;

    HAL_GPIO_Init(gpio, &GPIO_Init);
  }

  void QAD_GPIO_Output::on(void) {
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b082      	sub	sp, #8
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
  	HAL_GPIO_WritePin(gpio, pin, GPIO_PIN_SET);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6818      	ldr	r0, [r3, #0]
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	889b      	ldrh	r3, [r3, #4]
 8003e30:	2201      	movs	r2, #1
 8003e32:	4619      	mov	r1, r3
 8003e34:	f7fd fee4 	bl	8001c00 <HAL_GPIO_WritePin>
  	state = PinOn;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2201      	movs	r2, #1
 8003e3c:	719a      	strb	r2, [r3, #6]
  }
 8003e3e:	bf00      	nop
 8003e40:	3708      	adds	r7, #8
 8003e42:	46bd      	mov	sp, r7
 8003e44:	bd80      	pop	{r7, pc}

08003e46 <_ZN15QAD_GPIO_Output3offEv>:

  void QAD_GPIO_Output::off(void) {
 8003e46:	b580      	push	{r7, lr}
 8003e48:	b082      	sub	sp, #8
 8003e4a:	af00      	add	r7, sp, #0
 8003e4c:	6078      	str	r0, [r7, #4]
  	HAL_GPIO_WritePin(gpio, pin, GPIO_PIN_RESET);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6818      	ldr	r0, [r3, #0]
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	889b      	ldrh	r3, [r3, #4]
 8003e56:	2200      	movs	r2, #0
 8003e58:	4619      	mov	r1, r3
 8003e5a:	f7fd fed1 	bl	8001c00 <HAL_GPIO_WritePin>
  	state = PinOff;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	2200      	movs	r2, #0
 8003e62:	719a      	strb	r2, [r3, #6]
  }
 8003e64:	bf00      	nop
 8003e66:	3708      	adds	r7, #8
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	bd80      	pop	{r7, pc}

08003e6c <_ZN15QAD_GPIO_Output6toggleEv>:

  void QAD_GPIO_Output::toggle(void) {
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	b082      	sub	sp, #8
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	6078      	str	r0, [r7, #4]
  	if (state == PinOn) {
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	799b      	ldrb	r3, [r3, #6]
 8003e78:	2b01      	cmp	r3, #1
 8003e7a:	d103      	bne.n	8003e84 <_ZN15QAD_GPIO_Output6toggleEv+0x18>
  		off();
 8003e7c:	6878      	ldr	r0, [r7, #4]
 8003e7e:	f7ff ffe2 	bl	8003e46 <_ZN15QAD_GPIO_Output3offEv>
  	} else {
  		on();
  	}
  }
 8003e82:	e002      	b.n	8003e8a <_ZN15QAD_GPIO_Output6toggleEv+0x1e>
  		on();
 8003e84:	6878      	ldr	r0, [r7, #4]
 8003e86:	f7ff ffcb 	bl	8003e20 <_ZN15QAD_GPIO_Output2onEv>
  }
 8003e8a:	bf00      	nop
 8003e8c:	3708      	adds	r7, #8
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	bd80      	pop	{r7, pc}

08003e92 <_ZN8QAD_UART4initEv>:
 *  Created on: 17 Jan. 2023
 *      Author: ryan
 */
#include "QAD_UART.hpp"

QA_Result QAD_UART::init(void) {
 8003e92:	b580      	push	{r7, lr}
 8003e94:	b082      	sub	sp, #8
 8003e96:	af00      	add	r7, sp, #0
 8003e98:	6078      	str	r0, [r7, #4]
  if (state == PeriphActive) return QA_Fail;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	781b      	ldrb	r3, [r3, #0]
 8003e9e:	2b01      	cmp	r3, #1
 8003ea0:	d101      	bne.n	8003ea6 <_ZN8QAD_UART4initEv+0x14>
 8003ea2:	2301      	movs	r3, #1
 8003ea4:	e010      	b.n	8003ec8 <_ZN8QAD_UART4initEv+0x36>

  if (periphInit()) {
 8003ea6:	6878      	ldr	r0, [r7, #4]
 8003ea8:	f000 f8a8 	bl	8003ffc <_ZN8QAD_UART10periphInitEv>
 8003eac:	4603      	mov	r3, r0
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	bf14      	ite	ne
 8003eb2:	2301      	movne	r3, #1
 8003eb4:	2300      	moveq	r3, #0
 8003eb6:	b2db      	uxtb	r3, r3
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d001      	beq.n	8003ec0 <_ZN8QAD_UART4initEv+0x2e>
    return QA_Fail;
 8003ebc:	2301      	movs	r3, #1
 8003ebe:	e003      	b.n	8003ec8 <_ZN8QAD_UART4initEv+0x36>
  }

  state = PeriphActive;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2201      	movs	r2, #1
 8003ec4:	701a      	strb	r2, [r3, #0]
  return QA_OK;
 8003ec6:	2300      	movs	r3, #0
}
 8003ec8:	4618      	mov	r0, r3
 8003eca:	3708      	adds	r7, #8
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	bd80      	pop	{r7, pc}

08003ed0 <_ZN8QAD_UART6deinitEv>:

void QAD_UART::deinit(void) {
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	b082      	sub	sp, #8
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
  if (state != PeriphActive) return;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	781b      	ldrb	r3, [r3, #0]
 8003edc:	2b01      	cmp	r3, #1
 8003ede:	d107      	bne.n	8003ef0 <_ZN8QAD_UART6deinitEv+0x20>

  periphDeinit(DeinitFull);
 8003ee0:	2101      	movs	r1, #1
 8003ee2:	6878      	ldr	r0, [r7, #4]
 8003ee4:	f000 f9e2 	bl	80042ac <_ZN8QAD_UART12periphDeinitENS_10DeinitModeE>

  state = PeriphInactive;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2200      	movs	r2, #0
 8003eec:	701a      	strb	r2, [r3, #0]
 8003eee:	e000      	b.n	8003ef2 <_ZN8QAD_UART6deinitEv+0x22>
  if (state != PeriphActive) return;
 8003ef0:	bf00      	nop
}
 8003ef2:	3708      	adds	r7, #8
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	bd80      	pop	{r7, pc}

08003ef8 <_ZN8QAD_UART9getHandleEv>:

QAD_UART::PeriphState QAD_UART::getState(void) {
  return state;
}

UART_HandleTypeDef& QAD_UART::getHandle(void) {
 8003ef8:	b480      	push	{r7}
 8003efa:	b083      	sub	sp, #12
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
  return handle;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	331c      	adds	r3, #28
}
 8003f04:	4618      	mov	r0, r3
 8003f06:	370c      	adds	r7, #12
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0e:	4770      	bx	lr

08003f10 <_ZN8QAD_UART8start_txEv>:

void QAD_UART::start_tx(void) {
 8003f10:	b480      	push	{r7}
 8003f12:	b083      	sub	sp, #12
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
	// interrupt when tx register is empty
	// so, will ask when it wants more data
	__HAL_UART_ENABLE_IT(&handle, UART_IT_TXE);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	69db      	ldr	r3, [r3, #28]
 8003f1c:	681a      	ldr	r2, [r3, #0]
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	69db      	ldr	r3, [r3, #28]
 8003f22:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003f26:	601a      	str	r2, [r3, #0]
  tx_state = PeriphActive;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2201      	movs	r2, #1
 8003f2c:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
}
 8003f30:	bf00      	nop
 8003f32:	370c      	adds	r7, #12
 8003f34:	46bd      	mov	sp, r7
 8003f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3a:	4770      	bx	lr

08003f3c <_ZN8QAD_UART7stop_txEv>:

void QAD_UART::stop_tx(void) {
 8003f3c:	b480      	push	{r7}
 8003f3e:	b083      	sub	sp, #12
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
	__HAL_UART_DISABLE_IT(&handle, UART_IT_TXE);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	69db      	ldr	r3, [r3, #28]
 8003f48:	681a      	ldr	r2, [r3, #0]
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	69db      	ldr	r3, [r3, #28]
 8003f4e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003f52:	601a      	str	r2, [r3, #0]
  tx_state = PeriphInactive;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2200      	movs	r2, #0
 8003f58:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
}
 8003f5c:	bf00      	nop
 8003f5e:	370c      	adds	r7, #12
 8003f60:	46bd      	mov	sp, r7
 8003f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f66:	4770      	bx	lr

08003f68 <_ZN8QAD_UART8start_rxEv>:

QAD_UART::PeriphState QAD_UART::get_tx_state(void) {
	return tx_state;
}

void QAD_UART::start_rx(void) {
 8003f68:	b480      	push	{r7}
 8003f6a:	b083      	sub	sp, #12
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]
	__HAL_UART_ENABLE_IT(&handle, UART_IT_RXNE);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	69db      	ldr	r3, [r3, #28]
 8003f74:	681a      	ldr	r2, [r3, #0]
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	69db      	ldr	r3, [r3, #28]
 8003f7a:	f042 0220 	orr.w	r2, r2, #32
 8003f7e:	601a      	str	r2, [r3, #0]
	rx_state = PeriphActive;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2201      	movs	r2, #1
 8003f84:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
}
 8003f88:	bf00      	nop
 8003f8a:	370c      	adds	r7, #12
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f92:	4770      	bx	lr

08003f94 <_ZN8QAD_UART7stop_rxEv>:

void QAD_UART::stop_rx(void) {
 8003f94:	b480      	push	{r7}
 8003f96:	b083      	sub	sp, #12
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	6078      	str	r0, [r7, #4]
	__HAL_UART_DISABLE_IT(&handle, UART_IT_RXNE);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	69db      	ldr	r3, [r3, #28]
 8003fa0:	681a      	ldr	r2, [r3, #0]
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	69db      	ldr	r3, [r3, #28]
 8003fa6:	f022 0220 	bic.w	r2, r2, #32
 8003faa:	601a      	str	r2, [r3, #0]
	rx_state = PeriphInactive;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2200      	movs	r2, #0
 8003fb0:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
}
 8003fb4:	bf00      	nop
 8003fb6:	370c      	adds	r7, #12
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fbe:	4770      	bx	lr

08003fc0 <_ZN8QAD_UART7data_txEh>:

QAD_UART::PeriphState QAD_UART::get_rx_state(void) {
	return rx_state;
}

void QAD_UART::data_tx(uint8_t data) {
 8003fc0:	b480      	push	{r7}
 8003fc2:	b083      	sub	sp, #12
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
 8003fc8:	460b      	mov	r3, r1
 8003fca:	70fb      	strb	r3, [r7, #3]
  handle.Instance->TDR = data;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	69db      	ldr	r3, [r3, #28]
 8003fd0:	78fa      	ldrb	r2, [r7, #3]
 8003fd2:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003fd4:	bf00      	nop
 8003fd6:	370c      	adds	r7, #12
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fde:	4770      	bx	lr

08003fe0 <_ZN8QAD_UART7data_rxEv>:

uint8_t QAD_UART::data_rx(void) {
 8003fe0:	b480      	push	{r7}
 8003fe2:	b083      	sub	sp, #12
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
  return handle.Instance->RDR;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	69db      	ldr	r3, [r3, #28]
 8003fec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fee:	b2db      	uxtb	r3, r3
}
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	370c      	adds	r7, #12
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffa:	4770      	bx	lr

08003ffc <_ZN8QAD_UART10periphInitEv>:

QA_Result QAD_UART::periphInit(void) {
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	b08e      	sub	sp, #56	; 0x38
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_Init = {0};
 8004004:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004008:	2200      	movs	r2, #0
 800400a:	601a      	str	r2, [r3, #0]
 800400c:	605a      	str	r2, [r3, #4]
 800400e:	609a      	str	r2, [r3, #8]
 8004010:	60da      	str	r2, [r3, #12]
 8004012:	611a      	str	r2, [r3, #16]

	GPIO_Init.Pin = tx_pin;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	8a1b      	ldrh	r3, [r3, #16]
 8004018:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_Init.Mode = GPIO_MODE_AF_PP;
 800401a:	2302      	movs	r3, #2
 800401c:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_Init.Pull = GPIO_NOPULL;
 800401e:	2300      	movs	r3, #0
 8004020:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_Init.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004022:	2303      	movs	r3, #3
 8004024:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_Init.Alternate = tx_af;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	7c9b      	ldrb	r3, [r3, #18]
 800402a:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(tx_gpio, &GPIO_Init);
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	68db      	ldr	r3, [r3, #12]
 8004030:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8004034:	4611      	mov	r1, r2
 8004036:	4618      	mov	r0, r3
 8004038:	f7fd fc36 	bl	80018a8 <HAL_GPIO_Init>

	GPIO_Init.Pin = rx_pin;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	8b1b      	ldrh	r3, [r3, #24]
 8004040:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_Init.Mode = GPIO_MODE_AF_PP;
 8004042:	2302      	movs	r3, #2
 8004044:	62bb      	str	r3, [r7, #40]	; 0x28
	// prevent possible spurious reads of a start bit resulting from floating state
	GPIO_Init.Pull = GPIO_PULLUP;
 8004046:	2301      	movs	r3, #1
 8004048:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_Init.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800404a:	2303      	movs	r3, #3
 800404c:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_Init.Alternate = rx_af;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	7e9b      	ldrb	r3, [r3, #26]
 8004052:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(rx_gpio, &GPIO_Init);
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	695b      	ldr	r3, [r3, #20]
 8004058:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800405c:	4611      	mov	r1, r2
 800405e:	4618      	mov	r0, r3
 8004060:	f7fd fc22 	bl	80018a8 <HAL_GPIO_Init>

	switch (uart) {
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	785b      	ldrb	r3, [r3, #1]
 8004068:	2b05      	cmp	r3, #5
 800406a:	f200 80c9 	bhi.w	8004200 <_ZN8QAD_UART10periphInitEv+0x204>
 800406e:	a201      	add	r2, pc, #4	; (adr r2, 8004074 <_ZN8QAD_UART10periphInitEv+0x78>)
 8004070:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004074:	0800408d 	.word	0x0800408d
 8004078:	080040cb 	.word	0x080040cb
 800407c:	08004109 	.word	0x08004109
 8004080:	08004147 	.word	0x08004147
 8004084:	08004185 	.word	0x08004185
 8004088:	080041c3 	.word	0x080041c3
	  case (QAD_UART1): {
	    __HAL_RCC_USART1_CLK_ENABLE();
 800408c:	4b80      	ldr	r3, [pc, #512]	; (8004290 <_ZN8QAD_UART10periphInitEv+0x294>)
 800408e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004090:	4a7f      	ldr	r2, [pc, #508]	; (8004290 <_ZN8QAD_UART10periphInitEv+0x294>)
 8004092:	f043 0310 	orr.w	r3, r3, #16
 8004096:	6453      	str	r3, [r2, #68]	; 0x44
 8004098:	4b7d      	ldr	r3, [pc, #500]	; (8004290 <_ZN8QAD_UART10periphInitEv+0x294>)
 800409a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800409c:	f003 0310 	and.w	r3, r3, #16
 80040a0:	623b      	str	r3, [r7, #32]
 80040a2:	6a3b      	ldr	r3, [r7, #32]
	    __HAL_RCC_USART1_FORCE_RESET();
 80040a4:	4b7a      	ldr	r3, [pc, #488]	; (8004290 <_ZN8QAD_UART10periphInitEv+0x294>)
 80040a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040a8:	4a79      	ldr	r2, [pc, #484]	; (8004290 <_ZN8QAD_UART10periphInitEv+0x294>)
 80040aa:	f043 0310 	orr.w	r3, r3, #16
 80040ae:	6253      	str	r3, [r2, #36]	; 0x24
	    __HAL_RCC_USART1_RELEASE_RESET();
 80040b0:	4b77      	ldr	r3, [pc, #476]	; (8004290 <_ZN8QAD_UART10periphInitEv+0x294>)
 80040b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040b4:	4a76      	ldr	r2, [pc, #472]	; (8004290 <_ZN8QAD_UART10periphInitEv+0x294>)
 80040b6:	f023 0310 	bic.w	r3, r3, #16
 80040ba:	6253      	str	r3, [r2, #36]	; 0x24
	    irq = USART1_IRQn;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2225      	movs	r2, #37	; 0x25
 80040c0:	76da      	strb	r2, [r3, #27]
	    handle.Instance = USART1;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	4a73      	ldr	r2, [pc, #460]	; (8004294 <_ZN8QAD_UART10periphInitEv+0x298>)
 80040c6:	61da      	str	r2, [r3, #28]
	  } break;
 80040c8:	e09a      	b.n	8004200 <_ZN8QAD_UART10periphInitEv+0x204>
	  case (QAD_UART2): {
	    __HAL_RCC_USART2_CLK_ENABLE();
 80040ca:	4b71      	ldr	r3, [pc, #452]	; (8004290 <_ZN8QAD_UART10periphInitEv+0x294>)
 80040cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040ce:	4a70      	ldr	r2, [pc, #448]	; (8004290 <_ZN8QAD_UART10periphInitEv+0x294>)
 80040d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80040d4:	6413      	str	r3, [r2, #64]	; 0x40
 80040d6:	4b6e      	ldr	r3, [pc, #440]	; (8004290 <_ZN8QAD_UART10periphInitEv+0x294>)
 80040d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040de:	61fb      	str	r3, [r7, #28]
 80040e0:	69fb      	ldr	r3, [r7, #28]
	    __HAL_RCC_USART2_FORCE_RESET();
 80040e2:	4b6b      	ldr	r3, [pc, #428]	; (8004290 <_ZN8QAD_UART10periphInitEv+0x294>)
 80040e4:	6a1b      	ldr	r3, [r3, #32]
 80040e6:	4a6a      	ldr	r2, [pc, #424]	; (8004290 <_ZN8QAD_UART10periphInitEv+0x294>)
 80040e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80040ec:	6213      	str	r3, [r2, #32]
	    __HAL_RCC_USART2_RELEASE_RESET();
 80040ee:	4b68      	ldr	r3, [pc, #416]	; (8004290 <_ZN8QAD_UART10periphInitEv+0x294>)
 80040f0:	6a1b      	ldr	r3, [r3, #32]
 80040f2:	4a67      	ldr	r2, [pc, #412]	; (8004290 <_ZN8QAD_UART10periphInitEv+0x294>)
 80040f4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80040f8:	6213      	str	r3, [r2, #32]
	    irq = USART2_IRQn;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	2226      	movs	r2, #38	; 0x26
 80040fe:	76da      	strb	r2, [r3, #27]
	    handle.Instance = USART2;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	4a65      	ldr	r2, [pc, #404]	; (8004298 <_ZN8QAD_UART10periphInitEv+0x29c>)
 8004104:	61da      	str	r2, [r3, #28]
	  } break;
 8004106:	e07b      	b.n	8004200 <_ZN8QAD_UART10periphInitEv+0x204>
	  case (QAD_UART3): {
	    __HAL_RCC_USART3_CLK_ENABLE();
 8004108:	4b61      	ldr	r3, [pc, #388]	; (8004290 <_ZN8QAD_UART10periphInitEv+0x294>)
 800410a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800410c:	4a60      	ldr	r2, [pc, #384]	; (8004290 <_ZN8QAD_UART10periphInitEv+0x294>)
 800410e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004112:	6413      	str	r3, [r2, #64]	; 0x40
 8004114:	4b5e      	ldr	r3, [pc, #376]	; (8004290 <_ZN8QAD_UART10periphInitEv+0x294>)
 8004116:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004118:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800411c:	61bb      	str	r3, [r7, #24]
 800411e:	69bb      	ldr	r3, [r7, #24]
	    __HAL_RCC_USART3_FORCE_RESET();
 8004120:	4b5b      	ldr	r3, [pc, #364]	; (8004290 <_ZN8QAD_UART10periphInitEv+0x294>)
 8004122:	6a1b      	ldr	r3, [r3, #32]
 8004124:	4a5a      	ldr	r2, [pc, #360]	; (8004290 <_ZN8QAD_UART10periphInitEv+0x294>)
 8004126:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800412a:	6213      	str	r3, [r2, #32]
	    __HAL_RCC_USART3_RELEASE_RESET();
 800412c:	4b58      	ldr	r3, [pc, #352]	; (8004290 <_ZN8QAD_UART10periphInitEv+0x294>)
 800412e:	6a1b      	ldr	r3, [r3, #32]
 8004130:	4a57      	ldr	r2, [pc, #348]	; (8004290 <_ZN8QAD_UART10periphInitEv+0x294>)
 8004132:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004136:	6213      	str	r3, [r2, #32]
	    irq = USART3_IRQn;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2227      	movs	r2, #39	; 0x27
 800413c:	76da      	strb	r2, [r3, #27]
	    handle.Instance = USART3;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	4a56      	ldr	r2, [pc, #344]	; (800429c <_ZN8QAD_UART10periphInitEv+0x2a0>)
 8004142:	61da      	str	r2, [r3, #28]
	  } break;
 8004144:	e05c      	b.n	8004200 <_ZN8QAD_UART10periphInitEv+0x204>
	  case (QAD_UART4): {
	    __HAL_RCC_UART4_CLK_ENABLE();
 8004146:	4b52      	ldr	r3, [pc, #328]	; (8004290 <_ZN8QAD_UART10periphInitEv+0x294>)
 8004148:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800414a:	4a51      	ldr	r2, [pc, #324]	; (8004290 <_ZN8QAD_UART10periphInitEv+0x294>)
 800414c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004150:	6413      	str	r3, [r2, #64]	; 0x40
 8004152:	4b4f      	ldr	r3, [pc, #316]	; (8004290 <_ZN8QAD_UART10periphInitEv+0x294>)
 8004154:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004156:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800415a:	617b      	str	r3, [r7, #20]
 800415c:	697b      	ldr	r3, [r7, #20]
	    __HAL_RCC_UART4_FORCE_RESET();
 800415e:	4b4c      	ldr	r3, [pc, #304]	; (8004290 <_ZN8QAD_UART10periphInitEv+0x294>)
 8004160:	6a1b      	ldr	r3, [r3, #32]
 8004162:	4a4b      	ldr	r2, [pc, #300]	; (8004290 <_ZN8QAD_UART10periphInitEv+0x294>)
 8004164:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004168:	6213      	str	r3, [r2, #32]
	    __HAL_RCC_UART4_RELEASE_RESET();
 800416a:	4b49      	ldr	r3, [pc, #292]	; (8004290 <_ZN8QAD_UART10periphInitEv+0x294>)
 800416c:	6a1b      	ldr	r3, [r3, #32]
 800416e:	4a48      	ldr	r2, [pc, #288]	; (8004290 <_ZN8QAD_UART10periphInitEv+0x294>)
 8004170:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8004174:	6213      	str	r3, [r2, #32]
	    irq = UART4_IRQn;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	2234      	movs	r2, #52	; 0x34
 800417a:	76da      	strb	r2, [r3, #27]
	    handle.Instance = UART4;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	4a48      	ldr	r2, [pc, #288]	; (80042a0 <_ZN8QAD_UART10periphInitEv+0x2a4>)
 8004180:	61da      	str	r2, [r3, #28]
	  } break;
 8004182:	e03d      	b.n	8004200 <_ZN8QAD_UART10periphInitEv+0x204>
	  case (QAD_UART5): {
	    __HAL_RCC_UART5_CLK_ENABLE();
 8004184:	4b42      	ldr	r3, [pc, #264]	; (8004290 <_ZN8QAD_UART10periphInitEv+0x294>)
 8004186:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004188:	4a41      	ldr	r2, [pc, #260]	; (8004290 <_ZN8QAD_UART10periphInitEv+0x294>)
 800418a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800418e:	6413      	str	r3, [r2, #64]	; 0x40
 8004190:	4b3f      	ldr	r3, [pc, #252]	; (8004290 <_ZN8QAD_UART10periphInitEv+0x294>)
 8004192:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004194:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004198:	613b      	str	r3, [r7, #16]
 800419a:	693b      	ldr	r3, [r7, #16]
	    __HAL_RCC_UART5_FORCE_RESET();
 800419c:	4b3c      	ldr	r3, [pc, #240]	; (8004290 <_ZN8QAD_UART10periphInitEv+0x294>)
 800419e:	6a1b      	ldr	r3, [r3, #32]
 80041a0:	4a3b      	ldr	r2, [pc, #236]	; (8004290 <_ZN8QAD_UART10periphInitEv+0x294>)
 80041a2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80041a6:	6213      	str	r3, [r2, #32]
	    __HAL_RCC_UART5_RELEASE_RESET();
 80041a8:	4b39      	ldr	r3, [pc, #228]	; (8004290 <_ZN8QAD_UART10periphInitEv+0x294>)
 80041aa:	6a1b      	ldr	r3, [r3, #32]
 80041ac:	4a38      	ldr	r2, [pc, #224]	; (8004290 <_ZN8QAD_UART10periphInitEv+0x294>)
 80041ae:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80041b2:	6213      	str	r3, [r2, #32]
	    irq = UART5_IRQn;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2235      	movs	r2, #53	; 0x35
 80041b8:	76da      	strb	r2, [r3, #27]
	    handle.Instance = UART5;
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	4a39      	ldr	r2, [pc, #228]	; (80042a4 <_ZN8QAD_UART10periphInitEv+0x2a8>)
 80041be:	61da      	str	r2, [r3, #28]
	  } break;
 80041c0:	e01e      	b.n	8004200 <_ZN8QAD_UART10periphInitEv+0x204>
	  case (QAD_UART6): {
	    __HAL_RCC_USART6_CLK_ENABLE();
 80041c2:	4b33      	ldr	r3, [pc, #204]	; (8004290 <_ZN8QAD_UART10periphInitEv+0x294>)
 80041c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041c6:	4a32      	ldr	r2, [pc, #200]	; (8004290 <_ZN8QAD_UART10periphInitEv+0x294>)
 80041c8:	f043 0320 	orr.w	r3, r3, #32
 80041cc:	6453      	str	r3, [r2, #68]	; 0x44
 80041ce:	4b30      	ldr	r3, [pc, #192]	; (8004290 <_ZN8QAD_UART10periphInitEv+0x294>)
 80041d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041d2:	f003 0320 	and.w	r3, r3, #32
 80041d6:	60fb      	str	r3, [r7, #12]
 80041d8:	68fb      	ldr	r3, [r7, #12]
	    __HAL_RCC_USART6_FORCE_RESET();
 80041da:	4b2d      	ldr	r3, [pc, #180]	; (8004290 <_ZN8QAD_UART10periphInitEv+0x294>)
 80041dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041de:	4a2c      	ldr	r2, [pc, #176]	; (8004290 <_ZN8QAD_UART10periphInitEv+0x294>)
 80041e0:	f043 0320 	orr.w	r3, r3, #32
 80041e4:	6253      	str	r3, [r2, #36]	; 0x24
	    __HAL_RCC_USART6_RELEASE_RESET();
 80041e6:	4b2a      	ldr	r3, [pc, #168]	; (8004290 <_ZN8QAD_UART10periphInitEv+0x294>)
 80041e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041ea:	4a29      	ldr	r2, [pc, #164]	; (8004290 <_ZN8QAD_UART10periphInitEv+0x294>)
 80041ec:	f023 0320 	bic.w	r3, r3, #32
 80041f0:	6253      	str	r3, [r2, #36]	; 0x24
	    irq = USART6_IRQn;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	2247      	movs	r2, #71	; 0x47
 80041f6:	76da      	strb	r2, [r3, #27]
	    handle.Instance = USART6;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	4a2b      	ldr	r2, [pc, #172]	; (80042a8 <_ZN8QAD_UART10periphInitEv+0x2ac>)
 80041fc:	61da      	str	r2, [r3, #28]
	  } break;
 80041fe:	bf00      	nop
	}

	  handle.Init.BaudRate = baud;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	685a      	ldr	r2, [r3, #4]
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	621a      	str	r2, [r3, #32]
	  handle.Init.WordLength = UART_WORDLENGTH_8B;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2200      	movs	r2, #0
 800420c:	625a      	str	r2, [r3, #36]	; 0x24
	  handle.Init.StopBits = UART_STOPBITS_1;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	2200      	movs	r2, #0
 8004212:	629a      	str	r2, [r3, #40]	; 0x28
	  handle.Init.Parity = UART_PARITY_NONE;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2200      	movs	r2, #0
 8004218:	62da      	str	r2, [r3, #44]	; 0x2c
	  handle.Init.Mode = UART_MODE_TX_RX;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	220c      	movs	r2, #12
 800421e:	631a      	str	r2, [r3, #48]	; 0x30
	  handle.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2200      	movs	r2, #0
 8004224:	635a      	str	r2, [r3, #52]	; 0x34
	  handle.Init.OverSampling = UART_OVERSAMPLING_16;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	2200      	movs	r2, #0
 800422a:	639a      	str	r2, [r3, #56]	; 0x38
	  handle.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2200      	movs	r2, #0
 8004230:	63da      	str	r2, [r3, #60]	; 0x3c
	  if (HAL_UART_Init(&handle) != HAL_OK) {
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	331c      	adds	r3, #28
 8004236:	4618      	mov	r0, r3
 8004238:	f7fe feb3 	bl	8002fa2 <HAL_UART_Init>
 800423c:	4603      	mov	r3, r0
 800423e:	2b00      	cmp	r3, #0
 8004240:	bf14      	ite	ne
 8004242:	2301      	movne	r3, #1
 8004244:	2300      	moveq	r3, #0
 8004246:	b2db      	uxtb	r3, r3
 8004248:	2b00      	cmp	r3, #0
 800424a:	d005      	beq.n	8004258 <_ZN8QAD_UART10periphInitEv+0x25c>
	    periphDeinit(DeinitPartial);
 800424c:	2100      	movs	r1, #0
 800424e:	6878      	ldr	r0, [r7, #4]
 8004250:	f000 f82c 	bl	80042ac <_ZN8QAD_UART12periphDeinitENS_10DeinitModeE>
	    return QA_Fail;
 8004254:	2301      	movs	r3, #1
 8004256:	e017      	b.n	8004288 <_ZN8QAD_UART10periphInitEv+0x28c>
	  }

	  __HAL_UART_ENABLE(&handle);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	69db      	ldr	r3, [r3, #28]
 800425c:	681a      	ldr	r2, [r3, #0]
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	69db      	ldr	r3, [r3, #28]
 8004262:	f042 0201 	orr.w	r2, r2, #1
 8004266:	601a      	str	r2, [r3, #0]

	  HAL_NVIC_SetPriority(irq, irq_priority, 0x00);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	f993 001b 	ldrsb.w	r0, [r3, #27]
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	7a1b      	ldrb	r3, [r3, #8]
 8004272:	2200      	movs	r2, #0
 8004274:	4619      	mov	r1, r3
 8004276:	f7fd fad2 	bl	800181e <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(irq);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	f993 301b 	ldrsb.w	r3, [r3, #27]
 8004280:	4618      	mov	r0, r3
 8004282:	f7fd fae8 	bl	8001856 <HAL_NVIC_EnableIRQ>

	  return QA_OK;
 8004286:	2300      	movs	r3, #0
}
 8004288:	4618      	mov	r0, r3
 800428a:	3738      	adds	r7, #56	; 0x38
 800428c:	46bd      	mov	sp, r7
 800428e:	bd80      	pop	{r7, pc}
 8004290:	40023800 	.word	0x40023800
 8004294:	40011000 	.word	0x40011000
 8004298:	40004400 	.word	0x40004400
 800429c:	40004800 	.word	0x40004800
 80042a0:	40004c00 	.word	0x40004c00
 80042a4:	40005000 	.word	0x40005000
 80042a8:	40011400 	.word	0x40011400

080042ac <_ZN8QAD_UART12periphDeinitENS_10DeinitModeE>:

void QAD_UART::periphDeinit(QAD_UART::DeinitMode deinit_mode) {
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b088      	sub	sp, #32
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
 80042b4:	460b      	mov	r3, r1
 80042b6:	70fb      	strb	r3, [r7, #3]
	GPIO_InitTypeDef GPIO_Init = {0};
 80042b8:	f107 030c 	add.w	r3, r7, #12
 80042bc:	2200      	movs	r2, #0
 80042be:	601a      	str	r2, [r3, #0]
 80042c0:	605a      	str	r2, [r3, #4]
 80042c2:	609a      	str	r2, [r3, #8]
 80042c4:	60da      	str	r2, [r3, #12]
 80042c6:	611a      	str	r2, [r3, #16]

	if (deinit_mode == DeinitFull) {
 80042c8:	78fb      	ldrb	r3, [r7, #3]
 80042ca:	2b01      	cmp	r3, #1
 80042cc:	d118      	bne.n	8004300 <_ZN8QAD_UART12periphDeinitENS_10DeinitModeE+0x54>
	  stop_tx();
 80042ce:	6878      	ldr	r0, [r7, #4]
 80042d0:	f7ff fe34 	bl	8003f3c <_ZN8QAD_UART7stop_txEv>
	  stop_rx();
 80042d4:	6878      	ldr	r0, [r7, #4]
 80042d6:	f7ff fe5d 	bl	8003f94 <_ZN8QAD_UART7stop_rxEv>
	  HAL_NVIC_DisableIRQ(irq);
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	f993 301b 	ldrsb.w	r3, [r3, #27]
 80042e0:	4618      	mov	r0, r3
 80042e2:	f7fd fac6 	bl	8001872 <HAL_NVIC_DisableIRQ>
	  __HAL_UART_DISABLE(&handle);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	69db      	ldr	r3, [r3, #28]
 80042ea:	681a      	ldr	r2, [r3, #0]
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	69db      	ldr	r3, [r3, #28]
 80042f0:	f022 0201 	bic.w	r2, r2, #1
 80042f4:	601a      	str	r2, [r3, #0]
	  HAL_UART_DeInit(&handle);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	331c      	adds	r3, #28
 80042fa:	4618      	mov	r0, r3
 80042fc:	f7fe fe9f 	bl	800303e <HAL_UART_DeInit>
	}

	switch (uart) {
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	785b      	ldrb	r3, [r3, #1]
 8004304:	2b05      	cmp	r3, #5
 8004306:	d839      	bhi.n	800437c <_ZN8QAD_UART12periphDeinitENS_10DeinitModeE+0xd0>
 8004308:	a201      	add	r2, pc, #4	; (adr r2, 8004310 <_ZN8QAD_UART12periphDeinitENS_10DeinitModeE+0x64>)
 800430a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800430e:	bf00      	nop
 8004310:	08004329 	.word	0x08004329
 8004314:	08004337 	.word	0x08004337
 8004318:	08004345 	.word	0x08004345
 800431c:	08004353 	.word	0x08004353
 8004320:	08004361 	.word	0x08004361
 8004324:	0800436f 	.word	0x0800436f
	  case (QAD_UART1): {
	    __HAL_RCC_USART1_CLK_DISABLE();
 8004328:	4b24      	ldr	r3, [pc, #144]	; (80043bc <_ZN8QAD_UART12periphDeinitENS_10DeinitModeE+0x110>)
 800432a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800432c:	4a23      	ldr	r2, [pc, #140]	; (80043bc <_ZN8QAD_UART12periphDeinitENS_10DeinitModeE+0x110>)
 800432e:	f023 0310 	bic.w	r3, r3, #16
 8004332:	6453      	str	r3, [r2, #68]	; 0x44
	  } break;
 8004334:	e022      	b.n	800437c <_ZN8QAD_UART12periphDeinitENS_10DeinitModeE+0xd0>
	  case (QAD_UART2): {
	    __HAL_RCC_USART2_CLK_DISABLE();
 8004336:	4b21      	ldr	r3, [pc, #132]	; (80043bc <_ZN8QAD_UART12periphDeinitENS_10DeinitModeE+0x110>)
 8004338:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800433a:	4a20      	ldr	r2, [pc, #128]	; (80043bc <_ZN8QAD_UART12periphDeinitENS_10DeinitModeE+0x110>)
 800433c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8004340:	6413      	str	r3, [r2, #64]	; 0x40
	  } break;
 8004342:	e01b      	b.n	800437c <_ZN8QAD_UART12periphDeinitENS_10DeinitModeE+0xd0>
	  case (QAD_UART3): {
	    __HAL_RCC_USART3_CLK_DISABLE();
 8004344:	4b1d      	ldr	r3, [pc, #116]	; (80043bc <_ZN8QAD_UART12periphDeinitENS_10DeinitModeE+0x110>)
 8004346:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004348:	4a1c      	ldr	r2, [pc, #112]	; (80043bc <_ZN8QAD_UART12periphDeinitENS_10DeinitModeE+0x110>)
 800434a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800434e:	6413      	str	r3, [r2, #64]	; 0x40
	  } break;
 8004350:	e014      	b.n	800437c <_ZN8QAD_UART12periphDeinitENS_10DeinitModeE+0xd0>
	  case (QAD_UART4): {
	    __HAL_RCC_UART4_CLK_DISABLE();
 8004352:	4b1a      	ldr	r3, [pc, #104]	; (80043bc <_ZN8QAD_UART12periphDeinitENS_10DeinitModeE+0x110>)
 8004354:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004356:	4a19      	ldr	r2, [pc, #100]	; (80043bc <_ZN8QAD_UART12periphDeinitENS_10DeinitModeE+0x110>)
 8004358:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800435c:	6413      	str	r3, [r2, #64]	; 0x40
	  } break;
 800435e:	e00d      	b.n	800437c <_ZN8QAD_UART12periphDeinitENS_10DeinitModeE+0xd0>
	  case (QAD_UART5): {
	    __HAL_RCC_UART5_CLK_DISABLE();
 8004360:	4b16      	ldr	r3, [pc, #88]	; (80043bc <_ZN8QAD_UART12periphDeinitENS_10DeinitModeE+0x110>)
 8004362:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004364:	4a15      	ldr	r2, [pc, #84]	; (80043bc <_ZN8QAD_UART12periphDeinitENS_10DeinitModeE+0x110>)
 8004366:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800436a:	6413      	str	r3, [r2, #64]	; 0x40
	  } break;
 800436c:	e006      	b.n	800437c <_ZN8QAD_UART12periphDeinitENS_10DeinitModeE+0xd0>
	  case (QAD_UART6): {
	    __HAL_RCC_USART6_CLK_DISABLE();
 800436e:	4b13      	ldr	r3, [pc, #76]	; (80043bc <_ZN8QAD_UART12periphDeinitENS_10DeinitModeE+0x110>)
 8004370:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004372:	4a12      	ldr	r2, [pc, #72]	; (80043bc <_ZN8QAD_UART12periphDeinitENS_10DeinitModeE+0x110>)
 8004374:	f023 0320 	bic.w	r3, r3, #32
 8004378:	6453      	str	r3, [r2, #68]	; 0x44
	  } break;
 800437a:	bf00      	nop
	}

	GPIO_Init.Pin = rx_pin;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	8b1b      	ldrh	r3, [r3, #24]
 8004380:	60fb      	str	r3, [r7, #12]
	GPIO_Init.Mode = GPIO_MODE_INPUT;
 8004382:	2300      	movs	r3, #0
 8004384:	613b      	str	r3, [r7, #16]
	GPIO_Init.Pull = GPIO_NOPULL;
 8004386:	2300      	movs	r3, #0
 8004388:	617b      	str	r3, [r7, #20]
	GPIO_Init.Speed = GPIO_SPEED_FREQ_LOW;
 800438a:	2300      	movs	r3, #0
 800438c:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(rx_gpio, &GPIO_Init);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	695b      	ldr	r3, [r3, #20]
 8004392:	f107 020c 	add.w	r2, r7, #12
 8004396:	4611      	mov	r1, r2
 8004398:	4618      	mov	r0, r3
 800439a:	f7fd fa85 	bl	80018a8 <HAL_GPIO_Init>

	GPIO_Init.Pin = tx_pin;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	8a1b      	ldrh	r3, [r3, #16]
 80043a2:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(tx_gpio, &GPIO_Init);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	68db      	ldr	r3, [r3, #12]
 80043a8:	f107 020c 	add.w	r2, r7, #12
 80043ac:	4611      	mov	r1, r2
 80043ae:	4618      	mov	r0, r3
 80043b0:	f7fd fa7a 	bl	80018a8 <HAL_GPIO_Init>

}
 80043b4:	bf00      	nop
 80043b6:	3720      	adds	r7, #32
 80043b8:	46bd      	mov	sp, r7
 80043ba:	bd80      	pop	{r7, pc}
 80043bc:	40023800 	.word	0x40023800

080043c0 <_ZN19QAS_Serial_Dev_Base4initEPv>:

#include "QAS_Serial_Dev_Base.hpp"


  QA_Result QAS_Serial_Dev_Base::init(void *p)
  {
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b082      	sub	sp, #8
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]
 80043c8:	6039      	str	r1, [r7, #0]
  	if (init_state) {
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	7b9b      	ldrb	r3, [r3, #14]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d001      	beq.n	80043d6 <_ZN19QAS_Serial_Dev_Base4initEPv+0x16>
  		return QA_OK;
 80043d2:	2300      	movs	r3, #0
 80043d4:	e013      	b.n	80043fe <_ZN19QAS_Serial_Dev_Base4initEPv+0x3e>
  	}

  	if (imp_init(p)) {
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	6839      	ldr	r1, [r7, #0]
 80043de:	6878      	ldr	r0, [r7, #4]
 80043e0:	4798      	blx	r3
 80043e2:	4603      	mov	r3, r0
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	bf14      	ite	ne
 80043e8:	2301      	movne	r3, #1
 80043ea:	2300      	moveq	r3, #0
 80043ec:	b2db      	uxtb	r3, r3
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d001      	beq.n	80043f6 <_ZN19QAS_Serial_Dev_Base4initEPv+0x36>
      return QA_Fail;
 80043f2:	2301      	movs	r3, #1
 80043f4:	e003      	b.n	80043fe <_ZN19QAS_Serial_Dev_Base4initEPv+0x3e>
  	}

    init_state = QA_Initialised;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	2201      	movs	r2, #1
 80043fa:	739a      	strb	r2, [r3, #14]

    return QA_OK;
 80043fc:	2300      	movs	r3, #0
  }
 80043fe:	4618      	mov	r0, r3
 8004400:	3708      	adds	r7, #8
 8004402:	46bd      	mov	sp, r7
 8004404:	bd80      	pop	{r7, pc}

08004406 <_ZN19QAS_Serial_Dev_Base7handlerEPv>:
  	return device_type;
  }

  // will be called by specific interrupt handler
  void QAS_Serial_Dev_Base::handler(void *p)
  {
 8004406:	b580      	push	{r7, lr}
 8004408:	b082      	sub	sp, #8
 800440a:	af00      	add	r7, sp, #0
 800440c:	6078      	str	r0, [r7, #4]
 800440e:	6039      	str	r1, [r7, #0]
  	imp_handler(p);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	3308      	adds	r3, #8
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	6839      	ldr	r1, [r7, #0]
 800441a:	6878      	ldr	r0, [r7, #4]
 800441c:	4798      	blx	r3
  }
 800441e:	bf00      	nop
 8004420:	3708      	adds	r7, #8
 8004422:	46bd      	mov	sp, r7
 8004424:	bd80      	pop	{r7, pc}

08004426 <_ZN19QAS_Serial_Dev_Base10txStringCREPKc>:
  }

  // carriage return moves to start of line
  // line feed goes down a line from current cursor position
  // unix treats line feed as newline character, so a slight modification of original typewriter behaviour
  void QAS_Serial_Dev_Base::txStringCR(const char *str) {
 8004426:	b580      	push	{r7, lr}
 8004428:	b084      	sub	sp, #16
 800442a:	af00      	add	r7, sp, #0
 800442c:	6078      	str	r0, [r7, #4]
 800442e:	6039      	str	r1, [r7, #0]
  	uint16_t len = strlen(str);
 8004430:	6838      	ldr	r0, [r7, #0]
 8004432:	f7fb ff01 	bl	8000238 <strlen>
 8004436:	4603      	mov	r3, r0
 8004438:	81bb      	strh	r3, [r7, #12]
    for (uint16_t i = 0; i < len; i += 1) {
 800443a:	2300      	movs	r3, #0
 800443c:	81fb      	strh	r3, [r7, #14]
 800443e:	89fa      	ldrh	r2, [r7, #14]
 8004440:	89bb      	ldrh	r3, [r7, #12]
 8004442:	429a      	cmp	r2, r3
 8004444:	d20f      	bcs.n	8004466 <_ZN19QAS_Serial_Dev_Base10txStringCREPKc+0x40>
      tx_fifo->push(str[i]);
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	3304      	adds	r3, #4
 800444a:	4618      	mov	r0, r3
 800444c:	f000 f81f 	bl	800448e <_ZNKSt10unique_ptrI14QAT_FIFOBufferSt14default_deleteIS0_EEptEv>
 8004450:	89fb      	ldrh	r3, [r7, #14]
 8004452:	683a      	ldr	r2, [r7, #0]
 8004454:	4413      	add	r3, r2
 8004456:	781b      	ldrb	r3, [r3, #0]
 8004458:	4619      	mov	r1, r3
 800445a:	f000 f9c2 	bl	80047e2 <_ZN14QAT_FIFOBuffer4pushEh>
    for (uint16_t i = 0; i < len; i += 1) {
 800445e:	89fb      	ldrh	r3, [r7, #14]
 8004460:	3301      	adds	r3, #1
 8004462:	81fb      	strh	r3, [r7, #14]
 8004464:	e7eb      	b.n	800443e <_ZN19QAS_Serial_Dev_Base10txStringCREPKc+0x18>
    }
    tx_fifo->push(13);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	3304      	adds	r3, #4
 800446a:	4618      	mov	r0, r3
 800446c:	f000 f80f 	bl	800448e <_ZNKSt10unique_ptrI14QAT_FIFOBufferSt14default_deleteIS0_EEptEv>
 8004470:	4603      	mov	r3, r0
 8004472:	210d      	movs	r1, #13
 8004474:	4618      	mov	r0, r3
 8004476:	f000 f9b4 	bl	80047e2 <_ZN14QAT_FIFOBuffer4pushEh>

    imp_txStart();
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	330c      	adds	r3, #12
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	6878      	ldr	r0, [r7, #4]
 8004484:	4798      	blx	r3
  }
 8004486:	bf00      	nop
 8004488:	3710      	adds	r7, #16
 800448a:	46bd      	mov	sp, r7
 800448c:	bd80      	pop	{r7, pc}

0800448e <_ZNKSt10unique_ptrI14QAT_FIFOBufferSt14default_deleteIS0_EEptEv>:
      operator->() const noexcept
 800448e:	b580      	push	{r7, lr}
 8004490:	b082      	sub	sp, #8
 8004492:	af00      	add	r7, sp, #0
 8004494:	6078      	str	r0, [r7, #4]
	return get();
 8004496:	6878      	ldr	r0, [r7, #4]
 8004498:	f000 f805 	bl	80044a6 <_ZNKSt10unique_ptrI14QAT_FIFOBufferSt14default_deleteIS0_EE3getEv>
 800449c:	4603      	mov	r3, r0
      }
 800449e:	4618      	mov	r0, r3
 80044a0:	3708      	adds	r7, #8
 80044a2:	46bd      	mov	sp, r7
 80044a4:	bd80      	pop	{r7, pc}

080044a6 <_ZNKSt10unique_ptrI14QAT_FIFOBufferSt14default_deleteIS0_EE3getEv>:
      get() const noexcept
 80044a6:	b580      	push	{r7, lr}
 80044a8:	b082      	sub	sp, #8
 80044aa:	af00      	add	r7, sp, #0
 80044ac:	6078      	str	r0, [r7, #4]
      { return _M_t._M_ptr(); }
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	4618      	mov	r0, r3
 80044b2:	f000 f805 	bl	80044c0 <_ZNKSt15__uniq_ptr_implI14QAT_FIFOBufferSt14default_deleteIS0_EE6_M_ptrEv>
 80044b6:	4603      	mov	r3, r0
 80044b8:	4618      	mov	r0, r3
 80044ba:	3708      	adds	r7, #8
 80044bc:	46bd      	mov	sp, r7
 80044be:	bd80      	pop	{r7, pc}

080044c0 <_ZNKSt15__uniq_ptr_implI14QAT_FIFOBufferSt14default_deleteIS0_EE6_M_ptrEv>:
      pointer    _M_ptr() const { return std::get<0>(_M_t); }
 80044c0:	b580      	push	{r7, lr}
 80044c2:	b082      	sub	sp, #8
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	4618      	mov	r0, r3
 80044cc:	f000 f806 	bl	80044dc <_ZSt3getILj0EJP14QAT_FIFOBufferSt14default_deleteIS0_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS8_>
 80044d0:	4603      	mov	r3, r0
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	4618      	mov	r0, r3
 80044d6:	3708      	adds	r7, #8
 80044d8:	46bd      	mov	sp, r7
 80044da:	bd80      	pop	{r7, pc}

080044dc <_ZSt3getILj0EJP14QAT_FIFOBufferSt14default_deleteIS0_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS8_>:

  /// Return a const reference to the ith element of a const tuple.
  template<std::size_t __i, typename... _Elements>
    constexpr const __tuple_element_t<__i, tuple<_Elements...>>&
    get(const tuple<_Elements...>& __t) noexcept
 80044dc:	b580      	push	{r7, lr}
 80044de:	b082      	sub	sp, #8
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	4618      	mov	r0, r3
 80044e8:	f000 f805 	bl	80044f6 <_ZSt12__get_helperILj0EP14QAT_FIFOBufferJSt14default_deleteIS0_EEERKT0_RKSt11_Tuple_implIXT_EJS4_DpT1_EE>
 80044ec:	4603      	mov	r3, r0
 80044ee:	4618      	mov	r0, r3
 80044f0:	3708      	adds	r7, #8
 80044f2:	46bd      	mov	sp, r7
 80044f4:	bd80      	pop	{r7, pc}

080044f6 <_ZSt12__get_helperILj0EP14QAT_FIFOBufferJSt14default_deleteIS0_EEERKT0_RKSt11_Tuple_implIXT_EJS4_DpT1_EE>:
    __get_helper(const _Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 80044f6:	b580      	push	{r7, lr}
 80044f8:	b082      	sub	sp, #8
 80044fa:	af00      	add	r7, sp, #0
 80044fc:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 80044fe:	6878      	ldr	r0, [r7, #4]
 8004500:	f000 f805 	bl	800450e <_ZNSt11_Tuple_implILj0EJP14QAT_FIFOBufferSt14default_deleteIS0_EEE7_M_headERKS4_>
 8004504:	4603      	mov	r3, r0
 8004506:	4618      	mov	r0, r3
 8004508:	3708      	adds	r7, #8
 800450a:	46bd      	mov	sp, r7
 800450c:	bd80      	pop	{r7, pc}

0800450e <_ZNSt11_Tuple_implILj0EJP14QAT_FIFOBufferSt14default_deleteIS0_EEE7_M_headERKS4_>:
      _M_head(const _Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 800450e:	b580      	push	{r7, lr}
 8004510:	b082      	sub	sp, #8
 8004512:	af00      	add	r7, sp, #0
 8004514:	6078      	str	r0, [r7, #4]
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	4618      	mov	r0, r3
 800451a:	f000 f805 	bl	8004528 <_ZNSt10_Head_baseILj0EP14QAT_FIFOBufferLb0EE7_M_headERKS2_>
 800451e:	4603      	mov	r3, r0
 8004520:	4618      	mov	r0, r3
 8004522:	3708      	adds	r7, #8
 8004524:	46bd      	mov	sp, r7
 8004526:	bd80      	pop	{r7, pc}

08004528 <_ZNSt10_Head_baseILj0EP14QAT_FIFOBufferLb0EE7_M_headERKS2_>:
      _M_head(const _Head_base& __b) noexcept { return __b._M_head_impl; }
 8004528:	b480      	push	{r7}
 800452a:	b083      	sub	sp, #12
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	4618      	mov	r0, r3
 8004534:	370c      	adds	r7, #12
 8004536:	46bd      	mov	sp, r7
 8004538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800453c:	4770      	bx	lr

0800453e <_ZN19QAS_Serial_Dev_UART8imp_initEPv>:
 *      Author: ryan
 */

#include "QAS_Serial_Dev_UART.hpp"

QA_Result QAS_Serial_Dev_UART::imp_init(void *p) {
 800453e:	b580      	push	{r7, lr}
 8004540:	b082      	sub	sp, #8
 8004542:	af00      	add	r7, sp, #0
 8004544:	6078      	str	r0, [r7, #4]
 8004546:	6039      	str	r1, [r7, #0]
  return uart->init();
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	3314      	adds	r3, #20
 800454c:	4618      	mov	r0, r3
 800454e:	f000 f8dd 	bl	800470c <_ZNKSt10unique_ptrI8QAD_UARTSt14default_deleteIS0_EEptEv>
 8004552:	4603      	mov	r3, r0
 8004554:	4618      	mov	r0, r3
 8004556:	f7ff fc9c 	bl	8003e92 <_ZN8QAD_UART4initEv>
 800455a:	4603      	mov	r3, r0
}
 800455c:	4618      	mov	r0, r3
 800455e:	3708      	adds	r7, #8
 8004560:	46bd      	mov	sp, r7
 8004562:	bd80      	pop	{r7, pc}

08004564 <_ZN19QAS_Serial_Dev_UART10imp_deinitEv>:

void QAS_Serial_Dev_UART::imp_deinit(void) {
 8004564:	b580      	push	{r7, lr}
 8004566:	b082      	sub	sp, #8
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]
  uart->deinit();
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	3314      	adds	r3, #20
 8004570:	4618      	mov	r0, r3
 8004572:	f000 f8cb 	bl	800470c <_ZNKSt10unique_ptrI8QAD_UARTSt14default_deleteIS0_EEptEv>
 8004576:	4603      	mov	r3, r0
 8004578:	4618      	mov	r0, r3
 800457a:	f7ff fca9 	bl	8003ed0 <_ZN8QAD_UART6deinitEv>
}
 800457e:	bf00      	nop
 8004580:	3708      	adds	r7, #8
 8004582:	46bd      	mov	sp, r7
 8004584:	bd80      	pop	{r7, pc}

08004586 <_ZN19QAS_Serial_Dev_UART11imp_handlerEPv>:

void QAS_Serial_Dev_UART::imp_handler(void *p) {
 8004586:	b590      	push	{r4, r7, lr}
 8004588:	b085      	sub	sp, #20
 800458a:	af00      	add	r7, sp, #0
 800458c:	6078      	str	r0, [r7, #4]
 800458e:	6039      	str	r1, [r7, #0]
  UART_HandleTypeDef *handle = &uart->getHandle();
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	3314      	adds	r3, #20
 8004594:	4618      	mov	r0, r3
 8004596:	f000 f8b9 	bl	800470c <_ZNKSt10unique_ptrI8QAD_UARTSt14default_deleteIS0_EEptEv>
 800459a:	4603      	mov	r3, r0
 800459c:	4618      	mov	r0, r3
 800459e:	f7ff fcab 	bl	8003ef8 <_ZN8QAD_UART9getHandleEv>
 80045a2:	60f8      	str	r0, [r7, #12]

  if (__HAL_UART_GET_FLAG(handle, UART_FLAG_RXNE)) {
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	69db      	ldr	r3, [r3, #28]
 80045aa:	f003 0320 	and.w	r3, r3, #32
 80045ae:	2b20      	cmp	r3, #32
 80045b0:	bf0c      	ite	eq
 80045b2:	2301      	moveq	r3, #1
 80045b4:	2300      	movne	r3, #0
 80045b6:	b2db      	uxtb	r3, r3
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d01d      	beq.n	80045f8 <_ZN19QAS_Serial_Dev_UART11imp_handlerEPv+0x72>
    uint8_t data = uart->data_rx();
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	3314      	adds	r3, #20
 80045c0:	4618      	mov	r0, r3
 80045c2:	f000 f8a3 	bl	800470c <_ZNKSt10unique_ptrI8QAD_UARTSt14default_deleteIS0_EEptEv>
 80045c6:	4603      	mov	r3, r0
 80045c8:	4618      	mov	r0, r3
 80045ca:	f7ff fd09 	bl	8003fe0 <_ZN8QAD_UART7data_rxEv>
 80045ce:	4603      	mov	r3, r0
 80045d0:	72fb      	strb	r3, [r7, #11]
    if (rx_state) {
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	7b5b      	ldrb	r3, [r3, #13]
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d00e      	beq.n	80045f8 <_ZN19QAS_Serial_Dev_UART11imp_handlerEPv+0x72>
    	rx_fifo->push(data);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	3308      	adds	r3, #8
 80045de:	4618      	mov	r0, r3
 80045e0:	f7ff ff55 	bl	800448e <_ZNKSt10unique_ptrI14QAT_FIFOBufferSt14default_deleteIS0_EEptEv>
 80045e4:	4602      	mov	r2, r0
 80045e6:	7afb      	ldrb	r3, [r7, #11]
 80045e8:	4619      	mov	r1, r3
 80045ea:	4610      	mov	r0, r2
 80045ec:	f000 f8f9 	bl	80047e2 <_ZN14QAT_FIFOBuffer4pushEh>
    	// clear this to ensure it doesn't continually call the interrupt handler again
    	__HAL_UART_CLEAR_FLAG(handle, UART_FLAG_RXNE);
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	2220      	movs	r2, #32
 80045f6:	621a      	str	r2, [r3, #32]
    }
  }

  if (__HAL_UART_GET_FLAG(handle, UART_FLAG_TXE)) {
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	69db      	ldr	r3, [r3, #28]
 80045fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004602:	2b80      	cmp	r3, #128	; 0x80
 8004604:	bf0c      	ite	eq
 8004606:	2301      	moveq	r3, #1
 8004608:	2300      	movne	r3, #0
 800460a:	b2db      	uxtb	r3, r3
 800460c:	2b00      	cmp	r3, #0
 800460e:	d035      	beq.n	800467c <_ZN19QAS_Serial_Dev_UART11imp_handlerEPv+0xf6>
  	if (!tx_fifo->empty()) {
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	3304      	adds	r3, #4
 8004614:	4618      	mov	r0, r3
 8004616:	f7ff ff3a 	bl	800448e <_ZNKSt10unique_ptrI14QAT_FIFOBufferSt14default_deleteIS0_EEptEv>
 800461a:	4603      	mov	r3, r0
 800461c:	4618      	mov	r0, r3
 800461e:	f000 f8cd 	bl	80047bc <_ZN14QAT_FIFOBuffer5emptyEv>
 8004622:	4603      	mov	r3, r0
 8004624:	2b00      	cmp	r3, #0
 8004626:	bf0c      	ite	eq
 8004628:	2301      	moveq	r3, #1
 800462a:	2300      	movne	r3, #0
 800462c:	b2db      	uxtb	r3, r3
 800462e:	2b00      	cmp	r3, #0
 8004630:	d014      	beq.n	800465c <_ZN19QAS_Serial_Dev_UART11imp_handlerEPv+0xd6>
      uart->data_tx(tx_fifo->pop());
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	3314      	adds	r3, #20
 8004636:	4618      	mov	r0, r3
 8004638:	f000 f868 	bl	800470c <_ZNKSt10unique_ptrI8QAD_UARTSt14default_deleteIS0_EEptEv>
 800463c:	4604      	mov	r4, r0
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	3304      	adds	r3, #4
 8004642:	4618      	mov	r0, r3
 8004644:	f7ff ff23 	bl	800448e <_ZNKSt10unique_ptrI14QAT_FIFOBufferSt14default_deleteIS0_EEptEv>
 8004648:	4603      	mov	r3, r0
 800464a:	4618      	mov	r0, r3
 800464c:	f000 f8ed 	bl	800482a <_ZN14QAT_FIFOBuffer3popEv>
 8004650:	4603      	mov	r3, r0
 8004652:	4619      	mov	r1, r3
 8004654:	4620      	mov	r0, r4
 8004656:	f7ff fcb3 	bl	8003fc0 <_ZN8QAD_UART7data_txEh>
 800465a:	e00b      	b.n	8004674 <_ZN19QAS_Serial_Dev_UART11imp_handlerEPv+0xee>
  	} else {
  		uart->stop_tx();
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	3314      	adds	r3, #20
 8004660:	4618      	mov	r0, r3
 8004662:	f000 f853 	bl	800470c <_ZNKSt10unique_ptrI8QAD_UARTSt14default_deleteIS0_EEptEv>
 8004666:	4603      	mov	r3, r0
 8004668:	4618      	mov	r0, r3
 800466a:	f7ff fc67 	bl	8003f3c <_ZN8QAD_UART7stop_txEv>
  		tx_state = PeriphInactive;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	2201      	movs	r2, #1
 8004672:	731a      	strb	r2, [r3, #12]
  	}

  	__HAL_UART_CLEAR_FLAG(handle, UART_FLAG_TXE);
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	2280      	movs	r2, #128	; 0x80
 800467a:	621a      	str	r2, [r3, #32]

  }
}
 800467c:	bf00      	nop
 800467e:	3714      	adds	r7, #20
 8004680:	46bd      	mov	sp, r7
 8004682:	bd90      	pop	{r4, r7, pc}

08004684 <_ZN19QAS_Serial_Dev_UART11imp_rxStartEv>:

void QAS_Serial_Dev_UART::imp_rxStart(void) {
 8004684:	b580      	push	{r7, lr}
 8004686:	b082      	sub	sp, #8
 8004688:	af00      	add	r7, sp, #0
 800468a:	6078      	str	r0, [r7, #4]
  uart->start_rx();
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	3314      	adds	r3, #20
 8004690:	4618      	mov	r0, r3
 8004692:	f000 f83b 	bl	800470c <_ZNKSt10unique_ptrI8QAD_UARTSt14default_deleteIS0_EEptEv>
 8004696:	4603      	mov	r3, r0
 8004698:	4618      	mov	r0, r3
 800469a:	f7ff fc65 	bl	8003f68 <_ZN8QAD_UART8start_rxEv>
}
 800469e:	bf00      	nop
 80046a0:	3708      	adds	r7, #8
 80046a2:	46bd      	mov	sp, r7
 80046a4:	bd80      	pop	{r7, pc}

080046a6 <_ZN19QAS_Serial_Dev_UART10imp_rxStopEv>:

void QAS_Serial_Dev_UART::imp_rxStop(void) {
 80046a6:	b580      	push	{r7, lr}
 80046a8:	b082      	sub	sp, #8
 80046aa:	af00      	add	r7, sp, #0
 80046ac:	6078      	str	r0, [r7, #4]
	uart->stop_rx();
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	3314      	adds	r3, #20
 80046b2:	4618      	mov	r0, r3
 80046b4:	f000 f82a 	bl	800470c <_ZNKSt10unique_ptrI8QAD_UARTSt14default_deleteIS0_EEptEv>
 80046b8:	4603      	mov	r3, r0
 80046ba:	4618      	mov	r0, r3
 80046bc:	f7ff fc6a 	bl	8003f94 <_ZN8QAD_UART7stop_rxEv>
}
 80046c0:	bf00      	nop
 80046c2:	3708      	adds	r7, #8
 80046c4:	46bd      	mov	sp, r7
 80046c6:	bd80      	pop	{r7, pc}

080046c8 <_ZN19QAS_Serial_Dev_UART11imp_txStartEv>:

void QAS_Serial_Dev_UART::imp_txStart(void) {
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b082      	sub	sp, #8
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
	uart->start_tx();
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	3314      	adds	r3, #20
 80046d4:	4618      	mov	r0, r3
 80046d6:	f000 f819 	bl	800470c <_ZNKSt10unique_ptrI8QAD_UARTSt14default_deleteIS0_EEptEv>
 80046da:	4603      	mov	r3, r0
 80046dc:	4618      	mov	r0, r3
 80046de:	f7ff fc17 	bl	8003f10 <_ZN8QAD_UART8start_txEv>
}
 80046e2:	bf00      	nop
 80046e4:	3708      	adds	r7, #8
 80046e6:	46bd      	mov	sp, r7
 80046e8:	bd80      	pop	{r7, pc}

080046ea <_ZN19QAS_Serial_Dev_UART10imp_txStopEv>:

void QAS_Serial_Dev_UART::imp_txStop(void) {
 80046ea:	b580      	push	{r7, lr}
 80046ec:	b082      	sub	sp, #8
 80046ee:	af00      	add	r7, sp, #0
 80046f0:	6078      	str	r0, [r7, #4]
	uart->stop_tx();
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	3314      	adds	r3, #20
 80046f6:	4618      	mov	r0, r3
 80046f8:	f000 f808 	bl	800470c <_ZNKSt10unique_ptrI8QAD_UARTSt14default_deleteIS0_EEptEv>
 80046fc:	4603      	mov	r3, r0
 80046fe:	4618      	mov	r0, r3
 8004700:	f7ff fc1c 	bl	8003f3c <_ZN8QAD_UART7stop_txEv>
}
 8004704:	bf00      	nop
 8004706:	3708      	adds	r7, #8
 8004708:	46bd      	mov	sp, r7
 800470a:	bd80      	pop	{r7, pc}

0800470c <_ZNKSt10unique_ptrI8QAD_UARTSt14default_deleteIS0_EEptEv>:
      operator->() const noexcept
 800470c:	b580      	push	{r7, lr}
 800470e:	b082      	sub	sp, #8
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]
	return get();
 8004714:	6878      	ldr	r0, [r7, #4]
 8004716:	f000 f805 	bl	8004724 <_ZNKSt10unique_ptrI8QAD_UARTSt14default_deleteIS0_EE3getEv>
 800471a:	4603      	mov	r3, r0
      }
 800471c:	4618      	mov	r0, r3
 800471e:	3708      	adds	r7, #8
 8004720:	46bd      	mov	sp, r7
 8004722:	bd80      	pop	{r7, pc}

08004724 <_ZNKSt10unique_ptrI8QAD_UARTSt14default_deleteIS0_EE3getEv>:
      get() const noexcept
 8004724:	b580      	push	{r7, lr}
 8004726:	b082      	sub	sp, #8
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
      { return _M_t._M_ptr(); }
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	4618      	mov	r0, r3
 8004730:	f000 f805 	bl	800473e <_ZNKSt15__uniq_ptr_implI8QAD_UARTSt14default_deleteIS0_EE6_M_ptrEv>
 8004734:	4603      	mov	r3, r0
 8004736:	4618      	mov	r0, r3
 8004738:	3708      	adds	r7, #8
 800473a:	46bd      	mov	sp, r7
 800473c:	bd80      	pop	{r7, pc}

0800473e <_ZNKSt15__uniq_ptr_implI8QAD_UARTSt14default_deleteIS0_EE6_M_ptrEv>:
      pointer    _M_ptr() const { return std::get<0>(_M_t); }
 800473e:	b580      	push	{r7, lr}
 8004740:	b082      	sub	sp, #8
 8004742:	af00      	add	r7, sp, #0
 8004744:	6078      	str	r0, [r7, #4]
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	4618      	mov	r0, r3
 800474a:	f000 f806 	bl	800475a <_ZSt3getILj0EJP8QAD_UARTSt14default_deleteIS0_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS8_>
 800474e:	4603      	mov	r3, r0
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	4618      	mov	r0, r3
 8004754:	3708      	adds	r7, #8
 8004756:	46bd      	mov	sp, r7
 8004758:	bd80      	pop	{r7, pc}

0800475a <_ZSt3getILj0EJP8QAD_UARTSt14default_deleteIS0_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS8_>:
    get(const tuple<_Elements...>& __t) noexcept
 800475a:	b580      	push	{r7, lr}
 800475c:	b082      	sub	sp, #8
 800475e:	af00      	add	r7, sp, #0
 8004760:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	4618      	mov	r0, r3
 8004766:	f000 f805 	bl	8004774 <_ZSt12__get_helperILj0EP8QAD_UARTJSt14default_deleteIS0_EEERKT0_RKSt11_Tuple_implIXT_EJS4_DpT1_EE>
 800476a:	4603      	mov	r3, r0
 800476c:	4618      	mov	r0, r3
 800476e:	3708      	adds	r7, #8
 8004770:	46bd      	mov	sp, r7
 8004772:	bd80      	pop	{r7, pc}

08004774 <_ZSt12__get_helperILj0EP8QAD_UARTJSt14default_deleteIS0_EEERKT0_RKSt11_Tuple_implIXT_EJS4_DpT1_EE>:
    __get_helper(const _Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 8004774:	b580      	push	{r7, lr}
 8004776:	b082      	sub	sp, #8
 8004778:	af00      	add	r7, sp, #0
 800477a:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 800477c:	6878      	ldr	r0, [r7, #4]
 800477e:	f000 f805 	bl	800478c <_ZNSt11_Tuple_implILj0EJP8QAD_UARTSt14default_deleteIS0_EEE7_M_headERKS4_>
 8004782:	4603      	mov	r3, r0
 8004784:	4618      	mov	r0, r3
 8004786:	3708      	adds	r7, #8
 8004788:	46bd      	mov	sp, r7
 800478a:	bd80      	pop	{r7, pc}

0800478c <_ZNSt11_Tuple_implILj0EJP8QAD_UARTSt14default_deleteIS0_EEE7_M_headERKS4_>:
      _M_head(const _Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 800478c:	b580      	push	{r7, lr}
 800478e:	b082      	sub	sp, #8
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	4618      	mov	r0, r3
 8004798:	f000 f805 	bl	80047a6 <_ZNSt10_Head_baseILj0EP8QAD_UARTLb0EE7_M_headERKS2_>
 800479c:	4603      	mov	r3, r0
 800479e:	4618      	mov	r0, r3
 80047a0:	3708      	adds	r7, #8
 80047a2:	46bd      	mov	sp, r7
 80047a4:	bd80      	pop	{r7, pc}

080047a6 <_ZNSt10_Head_baseILj0EP8QAD_UARTLb0EE7_M_headERKS2_>:
      _M_head(const _Head_base& __b) noexcept { return __b._M_head_impl; }
 80047a6:	b480      	push	{r7}
 80047a8:	b083      	sub	sp, #12
 80047aa:	af00      	add	r7, sp, #0
 80047ac:	6078      	str	r0, [r7, #4]
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	4618      	mov	r0, r3
 80047b2:	370c      	adds	r7, #12
 80047b4:	46bd      	mov	sp, r7
 80047b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ba:	4770      	bx	lr

080047bc <_ZN14QAT_FIFOBuffer5emptyEv>:

  void QAT_FIFOBuffer::clear(void) {
    read_index = write_index = 0;
  }

  QAT_FIFOBuffer::FIFOState QAT_FIFOBuffer::empty(void) {
 80047bc:	b480      	push	{r7}
 80047be:	b083      	sub	sp, #12
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
  	return (read_index == write_index) ? FSEmpty : FS_NotEmpty;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	88da      	ldrh	r2, [r3, #6]
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	891b      	ldrh	r3, [r3, #8]
 80047cc:	429a      	cmp	r2, r3
 80047ce:	d101      	bne.n	80047d4 <_ZN14QAT_FIFOBuffer5emptyEv+0x18>
 80047d0:	2301      	movs	r3, #1
 80047d2:	e000      	b.n	80047d6 <_ZN14QAT_FIFOBuffer5emptyEv+0x1a>
 80047d4:	2300      	movs	r3, #0
  }
 80047d6:	4618      	mov	r0, r3
 80047d8:	370c      	adds	r7, #12
 80047da:	46bd      	mov	sp, r7
 80047dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e0:	4770      	bx	lr

080047e2 <_ZN14QAT_FIFOBuffer4pushEh>:
    } else {
      return cached_write_index + (size - read_index);
    }
  }

  void QAT_FIFOBuffer::push(uint8_t data) {
 80047e2:	b580      	push	{r7, lr}
 80047e4:	b082      	sub	sp, #8
 80047e6:	af00      	add	r7, sp, #0
 80047e8:	6078      	str	r0, [r7, #4]
 80047ea:	460b      	mov	r3, r1
 80047ec:	70fb      	strb	r3, [r7, #3]
    buffer[write_index] = data;
 80047ee:	687a      	ldr	r2, [r7, #4]
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	891b      	ldrh	r3, [r3, #8]
 80047f4:	4619      	mov	r1, r3
 80047f6:	4610      	mov	r0, r2
 80047f8:	f000 f847 	bl	800488a <_ZNKSt10unique_ptrIA_hSt14default_deleteIS0_EEixEj>
 80047fc:	4602      	mov	r2, r0
 80047fe:	78fb      	ldrb	r3, [r7, #3]
 8004800:	7013      	strb	r3, [r2, #0]
    if (write_index <= (size - 1)) {
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	889a      	ldrh	r2, [r3, #4]
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	891b      	ldrh	r3, [r3, #8]
 800480a:	429a      	cmp	r2, r3
 800480c:	d906      	bls.n	800481c <_ZN14QAT_FIFOBuffer4pushEh+0x3a>
    	write_index += 1;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	891b      	ldrh	r3, [r3, #8]
 8004812:	3301      	adds	r3, #1
 8004814:	b29a      	uxth	r2, r3
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	811a      	strh	r2, [r3, #8]
    } else {
    	write_index = 0;
    }
  }
 800481a:	e002      	b.n	8004822 <_ZN14QAT_FIFOBuffer4pushEh+0x40>
    	write_index = 0;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2200      	movs	r2, #0
 8004820:	811a      	strh	r2, [r3, #8]
  }
 8004822:	bf00      	nop
 8004824:	3708      	adds	r7, #8
 8004826:	46bd      	mov	sp, r7
 8004828:	bd80      	pop	{r7, pc}

0800482a <_ZN14QAT_FIFOBuffer3popEv>:

  uint8_t QAT_FIFOBuffer::pop(void) {
 800482a:	b580      	push	{r7, lr}
 800482c:	b084      	sub	sp, #16
 800482e:	af00      	add	r7, sp, #0
 8004830:	6078      	str	r0, [r7, #4]
    if (!empty()) {
 8004832:	6878      	ldr	r0, [r7, #4]
 8004834:	f7ff ffc2 	bl	80047bc <_ZN14QAT_FIFOBuffer5emptyEv>
 8004838:	4603      	mov	r3, r0
 800483a:	2b00      	cmp	r3, #0
 800483c:	bf0c      	ite	eq
 800483e:	2301      	moveq	r3, #1
 8004840:	2300      	movne	r3, #0
 8004842:	b2db      	uxtb	r3, r3
 8004844:	2b00      	cmp	r3, #0
 8004846:	d01b      	beq.n	8004880 <_ZN14QAT_FIFOBuffer3popEv+0x56>
      uint8_t data = buffer[read_index];
 8004848:	687a      	ldr	r2, [r7, #4]
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	88db      	ldrh	r3, [r3, #6]
 800484e:	4619      	mov	r1, r3
 8004850:	4610      	mov	r0, r2
 8004852:	f000 f81a 	bl	800488a <_ZNKSt10unique_ptrIA_hSt14default_deleteIS0_EEixEj>
 8004856:	4603      	mov	r3, r0
 8004858:	781b      	ldrb	r3, [r3, #0]
 800485a:	73fb      	strb	r3, [r7, #15]
      if (read_index <= (size - 1)) {
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	889a      	ldrh	r2, [r3, #4]
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	88db      	ldrh	r3, [r3, #6]
 8004864:	429a      	cmp	r2, r3
 8004866:	d906      	bls.n	8004876 <_ZN14QAT_FIFOBuffer3popEv+0x4c>
      	read_index += 1;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	88db      	ldrh	r3, [r3, #6]
 800486c:	3301      	adds	r3, #1
 800486e:	b29a      	uxth	r2, r3
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	80da      	strh	r2, [r3, #6]
 8004874:	e002      	b.n	800487c <_ZN14QAT_FIFOBuffer3popEv+0x52>
      } else {
      	read_index = 0;
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	2200      	movs	r2, #0
 800487a:	80da      	strh	r2, [r3, #6]
      }
      return data;
 800487c:	7bfb      	ldrb	r3, [r7, #15]
 800487e:	e000      	b.n	8004882 <_ZN14QAT_FIFOBuffer3popEv+0x58>
    }
    return 0;
 8004880:	2300      	movs	r3, #0
  }
 8004882:	4618      	mov	r0, r3
 8004884:	3710      	adds	r7, #16
 8004886:	46bd      	mov	sp, r7
 8004888:	bd80      	pop	{r7, pc}

0800488a <_ZNKSt10unique_ptrIA_hSt14default_deleteIS0_EEixEj>:
      operator[](size_t __i) const
 800488a:	b580      	push	{r7, lr}
 800488c:	b082      	sub	sp, #8
 800488e:	af00      	add	r7, sp, #0
 8004890:	6078      	str	r0, [r7, #4]
 8004892:	6039      	str	r1, [r7, #0]
	return get()[__i];
 8004894:	6878      	ldr	r0, [r7, #4]
 8004896:	f000 f807 	bl	80048a8 <_ZNKSt10unique_ptrIA_hSt14default_deleteIS0_EE3getEv>
 800489a:	4602      	mov	r2, r0
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	4413      	add	r3, r2
      }
 80048a0:	4618      	mov	r0, r3
 80048a2:	3708      	adds	r7, #8
 80048a4:	46bd      	mov	sp, r7
 80048a6:	bd80      	pop	{r7, pc}

080048a8 <_ZNKSt10unique_ptrIA_hSt14default_deleteIS0_EE3getEv>:
      get() const noexcept
 80048a8:	b580      	push	{r7, lr}
 80048aa:	b082      	sub	sp, #8
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	6078      	str	r0, [r7, #4]
      { return _M_t._M_ptr(); }
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	4618      	mov	r0, r3
 80048b4:	f000 f805 	bl	80048c2 <_ZNKSt15__uniq_ptr_implIhSt14default_deleteIA_hEE6_M_ptrEv>
 80048b8:	4603      	mov	r3, r0
 80048ba:	4618      	mov	r0, r3
 80048bc:	3708      	adds	r7, #8
 80048be:	46bd      	mov	sp, r7
 80048c0:	bd80      	pop	{r7, pc}

080048c2 <_ZNKSt15__uniq_ptr_implIhSt14default_deleteIA_hEE6_M_ptrEv>:
      pointer    _M_ptr() const { return std::get<0>(_M_t); }
 80048c2:	b580      	push	{r7, lr}
 80048c4:	b082      	sub	sp, #8
 80048c6:	af00      	add	r7, sp, #0
 80048c8:	6078      	str	r0, [r7, #4]
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	4618      	mov	r0, r3
 80048ce:	f000 f806 	bl	80048de <_ZSt3getILj0EJPhSt14default_deleteIA_hEEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS8_>
 80048d2:	4603      	mov	r3, r0
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	4618      	mov	r0, r3
 80048d8:	3708      	adds	r7, #8
 80048da:	46bd      	mov	sp, r7
 80048dc:	bd80      	pop	{r7, pc}

080048de <_ZSt3getILj0EJPhSt14default_deleteIA_hEEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS8_>:
    get(const tuple<_Elements...>& __t) noexcept
 80048de:	b580      	push	{r7, lr}
 80048e0:	b082      	sub	sp, #8
 80048e2:	af00      	add	r7, sp, #0
 80048e4:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	4618      	mov	r0, r3
 80048ea:	f000 f805 	bl	80048f8 <_ZSt12__get_helperILj0EPhJSt14default_deleteIA_hEEERKT0_RKSt11_Tuple_implIXT_EJS4_DpT1_EE>
 80048ee:	4603      	mov	r3, r0
 80048f0:	4618      	mov	r0, r3
 80048f2:	3708      	adds	r7, #8
 80048f4:	46bd      	mov	sp, r7
 80048f6:	bd80      	pop	{r7, pc}

080048f8 <_ZSt12__get_helperILj0EPhJSt14default_deleteIA_hEEERKT0_RKSt11_Tuple_implIXT_EJS4_DpT1_EE>:
    __get_helper(const _Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b082      	sub	sp, #8
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 8004900:	6878      	ldr	r0, [r7, #4]
 8004902:	f000 f805 	bl	8004910 <_ZNSt11_Tuple_implILj0EJPhSt14default_deleteIA_hEEE7_M_headERKS4_>
 8004906:	4603      	mov	r3, r0
 8004908:	4618      	mov	r0, r3
 800490a:	3708      	adds	r7, #8
 800490c:	46bd      	mov	sp, r7
 800490e:	bd80      	pop	{r7, pc}

08004910 <_ZNSt11_Tuple_implILj0EJPhSt14default_deleteIA_hEEE7_M_headERKS4_>:
      _M_head(const _Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 8004910:	b580      	push	{r7, lr}
 8004912:	b082      	sub	sp, #8
 8004914:	af00      	add	r7, sp, #0
 8004916:	6078      	str	r0, [r7, #4]
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	4618      	mov	r0, r3
 800491c:	f000 f805 	bl	800492a <_ZNSt10_Head_baseILj0EPhLb0EE7_M_headERKS1_>
 8004920:	4603      	mov	r3, r0
 8004922:	4618      	mov	r0, r3
 8004924:	3708      	adds	r7, #8
 8004926:	46bd      	mov	sp, r7
 8004928:	bd80      	pop	{r7, pc}

0800492a <_ZNSt10_Head_baseILj0EPhLb0EE7_M_headERKS1_>:
      _M_head(const _Head_base& __b) noexcept { return __b._M_head_impl; }
 800492a:	b480      	push	{r7}
 800492c:	b083      	sub	sp, #12
 800492e:	af00      	add	r7, sp, #0
 8004930:	6078      	str	r0, [r7, #4]
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	4618      	mov	r0, r3
 8004936:	370c      	adds	r7, #12
 8004938:	46bd      	mov	sp, r7
 800493a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800493e:	4770      	bx	lr

08004940 <__cxa_guard_acquire>:
 8004940:	6803      	ldr	r3, [r0, #0]
 8004942:	07db      	lsls	r3, r3, #31
 8004944:	d406      	bmi.n	8004954 <__cxa_guard_acquire+0x14>
 8004946:	7843      	ldrb	r3, [r0, #1]
 8004948:	b103      	cbz	r3, 800494c <__cxa_guard_acquire+0xc>
 800494a:	deff      	udf	#255	; 0xff
 800494c:	2301      	movs	r3, #1
 800494e:	7043      	strb	r3, [r0, #1]
 8004950:	4618      	mov	r0, r3
 8004952:	4770      	bx	lr
 8004954:	2000      	movs	r0, #0
 8004956:	4770      	bx	lr

08004958 <__cxa_guard_release>:
 8004958:	2301      	movs	r3, #1
 800495a:	6003      	str	r3, [r0, #0]
 800495c:	4770      	bx	lr

0800495e <_Znwj>:
 800495e:	2801      	cmp	r0, #1
 8004960:	bf38      	it	cc
 8004962:	2001      	movcc	r0, #1
 8004964:	b510      	push	{r4, lr}
 8004966:	4604      	mov	r4, r0
 8004968:	4620      	mov	r0, r4
 800496a:	f000 f85b 	bl	8004a24 <malloc>
 800496e:	b930      	cbnz	r0, 800497e <_Znwj+0x20>
 8004970:	f000 f81e 	bl	80049b0 <_ZSt15get_new_handlerv>
 8004974:	b908      	cbnz	r0, 800497a <_Znwj+0x1c>
 8004976:	f000 f823 	bl	80049c0 <abort>
 800497a:	4780      	blx	r0
 800497c:	e7f4      	b.n	8004968 <_Znwj+0xa>
 800497e:	bd10      	pop	{r4, pc}

08004980 <_Znaj>:
 8004980:	f7ff bfed 	b.w	800495e <_Znwj>

08004984 <__cxa_pure_virtual>:
 8004984:	b508      	push	{r3, lr}
 8004986:	f000 f80d 	bl	80049a4 <_ZSt9terminatev>

0800498a <_ZN10__cxxabiv111__terminateEPFvvE>:
 800498a:	b508      	push	{r3, lr}
 800498c:	4780      	blx	r0
 800498e:	f000 f817 	bl	80049c0 <abort>
	...

08004994 <_ZSt13get_terminatev>:
 8004994:	4b02      	ldr	r3, [pc, #8]	; (80049a0 <_ZSt13get_terminatev+0xc>)
 8004996:	6818      	ldr	r0, [r3, #0]
 8004998:	f3bf 8f5b 	dmb	ish
 800499c:	4770      	bx	lr
 800499e:	bf00      	nop
 80049a0:	2000000c 	.word	0x2000000c

080049a4 <_ZSt9terminatev>:
 80049a4:	b508      	push	{r3, lr}
 80049a6:	f7ff fff5 	bl	8004994 <_ZSt13get_terminatev>
 80049aa:	f7ff ffee 	bl	800498a <_ZN10__cxxabiv111__terminateEPFvvE>
	...

080049b0 <_ZSt15get_new_handlerv>:
 80049b0:	4b02      	ldr	r3, [pc, #8]	; (80049bc <_ZSt15get_new_handlerv+0xc>)
 80049b2:	6818      	ldr	r0, [r3, #0]
 80049b4:	f3bf 8f5b 	dmb	ish
 80049b8:	4770      	bx	lr
 80049ba:	bf00      	nop
 80049bc:	20000114 	.word	0x20000114

080049c0 <abort>:
 80049c0:	b508      	push	{r3, lr}
 80049c2:	2006      	movs	r0, #6
 80049c4:	f000 f90a 	bl	8004bdc <raise>
 80049c8:	2001      	movs	r0, #1
 80049ca:	f7fc fd63 	bl	8001494 <_exit>
	...

080049d0 <__errno>:
 80049d0:	4b01      	ldr	r3, [pc, #4]	; (80049d8 <__errno+0x8>)
 80049d2:	6818      	ldr	r0, [r3, #0]
 80049d4:	4770      	bx	lr
 80049d6:	bf00      	nop
 80049d8:	20000010 	.word	0x20000010

080049dc <__libc_init_array>:
 80049dc:	b570      	push	{r4, r5, r6, lr}
 80049de:	4d0d      	ldr	r5, [pc, #52]	; (8004a14 <__libc_init_array+0x38>)
 80049e0:	4c0d      	ldr	r4, [pc, #52]	; (8004a18 <__libc_init_array+0x3c>)
 80049e2:	1b64      	subs	r4, r4, r5
 80049e4:	10a4      	asrs	r4, r4, #2
 80049e6:	2600      	movs	r6, #0
 80049e8:	42a6      	cmp	r6, r4
 80049ea:	d109      	bne.n	8004a00 <__libc_init_array+0x24>
 80049ec:	4d0b      	ldr	r5, [pc, #44]	; (8004a1c <__libc_init_array+0x40>)
 80049ee:	4c0c      	ldr	r4, [pc, #48]	; (8004a20 <__libc_init_array+0x44>)
 80049f0:	f000 f91e 	bl	8004c30 <_init>
 80049f4:	1b64      	subs	r4, r4, r5
 80049f6:	10a4      	asrs	r4, r4, #2
 80049f8:	2600      	movs	r6, #0
 80049fa:	42a6      	cmp	r6, r4
 80049fc:	d105      	bne.n	8004a0a <__libc_init_array+0x2e>
 80049fe:	bd70      	pop	{r4, r5, r6, pc}
 8004a00:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a04:	4798      	blx	r3
 8004a06:	3601      	adds	r6, #1
 8004a08:	e7ee      	b.n	80049e8 <__libc_init_array+0xc>
 8004a0a:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a0e:	4798      	blx	r3
 8004a10:	3601      	adds	r6, #1
 8004a12:	e7f2      	b.n	80049fa <__libc_init_array+0x1e>
 8004a14:	08004d14 	.word	0x08004d14
 8004a18:	08004d14 	.word	0x08004d14
 8004a1c:	08004d14 	.word	0x08004d14
 8004a20:	08004d18 	.word	0x08004d18

08004a24 <malloc>:
 8004a24:	4b02      	ldr	r3, [pc, #8]	; (8004a30 <malloc+0xc>)
 8004a26:	4601      	mov	r1, r0
 8004a28:	6818      	ldr	r0, [r3, #0]
 8004a2a:	f000 b82b 	b.w	8004a84 <_malloc_r>
 8004a2e:	bf00      	nop
 8004a30:	20000010 	.word	0x20000010

08004a34 <memset>:
 8004a34:	4402      	add	r2, r0
 8004a36:	4603      	mov	r3, r0
 8004a38:	4293      	cmp	r3, r2
 8004a3a:	d100      	bne.n	8004a3e <memset+0xa>
 8004a3c:	4770      	bx	lr
 8004a3e:	f803 1b01 	strb.w	r1, [r3], #1
 8004a42:	e7f9      	b.n	8004a38 <memset+0x4>

08004a44 <sbrk_aligned>:
 8004a44:	b570      	push	{r4, r5, r6, lr}
 8004a46:	4e0e      	ldr	r6, [pc, #56]	; (8004a80 <sbrk_aligned+0x3c>)
 8004a48:	460c      	mov	r4, r1
 8004a4a:	6831      	ldr	r1, [r6, #0]
 8004a4c:	4605      	mov	r5, r0
 8004a4e:	b911      	cbnz	r1, 8004a56 <sbrk_aligned+0x12>
 8004a50:	f000 f88c 	bl	8004b6c <_sbrk_r>
 8004a54:	6030      	str	r0, [r6, #0]
 8004a56:	4621      	mov	r1, r4
 8004a58:	4628      	mov	r0, r5
 8004a5a:	f000 f887 	bl	8004b6c <_sbrk_r>
 8004a5e:	1c43      	adds	r3, r0, #1
 8004a60:	d00a      	beq.n	8004a78 <sbrk_aligned+0x34>
 8004a62:	1cc4      	adds	r4, r0, #3
 8004a64:	f024 0403 	bic.w	r4, r4, #3
 8004a68:	42a0      	cmp	r0, r4
 8004a6a:	d007      	beq.n	8004a7c <sbrk_aligned+0x38>
 8004a6c:	1a21      	subs	r1, r4, r0
 8004a6e:	4628      	mov	r0, r5
 8004a70:	f000 f87c 	bl	8004b6c <_sbrk_r>
 8004a74:	3001      	adds	r0, #1
 8004a76:	d101      	bne.n	8004a7c <sbrk_aligned+0x38>
 8004a78:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8004a7c:	4620      	mov	r0, r4
 8004a7e:	bd70      	pop	{r4, r5, r6, pc}
 8004a80:	2000011c 	.word	0x2000011c

08004a84 <_malloc_r>:
 8004a84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004a88:	1ccd      	adds	r5, r1, #3
 8004a8a:	f025 0503 	bic.w	r5, r5, #3
 8004a8e:	3508      	adds	r5, #8
 8004a90:	2d0c      	cmp	r5, #12
 8004a92:	bf38      	it	cc
 8004a94:	250c      	movcc	r5, #12
 8004a96:	2d00      	cmp	r5, #0
 8004a98:	4607      	mov	r7, r0
 8004a9a:	db01      	blt.n	8004aa0 <_malloc_r+0x1c>
 8004a9c:	42a9      	cmp	r1, r5
 8004a9e:	d905      	bls.n	8004aac <_malloc_r+0x28>
 8004aa0:	230c      	movs	r3, #12
 8004aa2:	603b      	str	r3, [r7, #0]
 8004aa4:	2600      	movs	r6, #0
 8004aa6:	4630      	mov	r0, r6
 8004aa8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004aac:	4e2e      	ldr	r6, [pc, #184]	; (8004b68 <_malloc_r+0xe4>)
 8004aae:	f000 f8b1 	bl	8004c14 <__malloc_lock>
 8004ab2:	6833      	ldr	r3, [r6, #0]
 8004ab4:	461c      	mov	r4, r3
 8004ab6:	bb34      	cbnz	r4, 8004b06 <_malloc_r+0x82>
 8004ab8:	4629      	mov	r1, r5
 8004aba:	4638      	mov	r0, r7
 8004abc:	f7ff ffc2 	bl	8004a44 <sbrk_aligned>
 8004ac0:	1c43      	adds	r3, r0, #1
 8004ac2:	4604      	mov	r4, r0
 8004ac4:	d14d      	bne.n	8004b62 <_malloc_r+0xde>
 8004ac6:	6834      	ldr	r4, [r6, #0]
 8004ac8:	4626      	mov	r6, r4
 8004aca:	2e00      	cmp	r6, #0
 8004acc:	d140      	bne.n	8004b50 <_malloc_r+0xcc>
 8004ace:	6823      	ldr	r3, [r4, #0]
 8004ad0:	4631      	mov	r1, r6
 8004ad2:	4638      	mov	r0, r7
 8004ad4:	eb04 0803 	add.w	r8, r4, r3
 8004ad8:	f000 f848 	bl	8004b6c <_sbrk_r>
 8004adc:	4580      	cmp	r8, r0
 8004ade:	d13a      	bne.n	8004b56 <_malloc_r+0xd2>
 8004ae0:	6821      	ldr	r1, [r4, #0]
 8004ae2:	3503      	adds	r5, #3
 8004ae4:	1a6d      	subs	r5, r5, r1
 8004ae6:	f025 0503 	bic.w	r5, r5, #3
 8004aea:	3508      	adds	r5, #8
 8004aec:	2d0c      	cmp	r5, #12
 8004aee:	bf38      	it	cc
 8004af0:	250c      	movcc	r5, #12
 8004af2:	4629      	mov	r1, r5
 8004af4:	4638      	mov	r0, r7
 8004af6:	f7ff ffa5 	bl	8004a44 <sbrk_aligned>
 8004afa:	3001      	adds	r0, #1
 8004afc:	d02b      	beq.n	8004b56 <_malloc_r+0xd2>
 8004afe:	6823      	ldr	r3, [r4, #0]
 8004b00:	442b      	add	r3, r5
 8004b02:	6023      	str	r3, [r4, #0]
 8004b04:	e00e      	b.n	8004b24 <_malloc_r+0xa0>
 8004b06:	6822      	ldr	r2, [r4, #0]
 8004b08:	1b52      	subs	r2, r2, r5
 8004b0a:	d41e      	bmi.n	8004b4a <_malloc_r+0xc6>
 8004b0c:	2a0b      	cmp	r2, #11
 8004b0e:	d916      	bls.n	8004b3e <_malloc_r+0xba>
 8004b10:	1961      	adds	r1, r4, r5
 8004b12:	42a3      	cmp	r3, r4
 8004b14:	6025      	str	r5, [r4, #0]
 8004b16:	bf18      	it	ne
 8004b18:	6059      	strne	r1, [r3, #4]
 8004b1a:	6863      	ldr	r3, [r4, #4]
 8004b1c:	bf08      	it	eq
 8004b1e:	6031      	streq	r1, [r6, #0]
 8004b20:	5162      	str	r2, [r4, r5]
 8004b22:	604b      	str	r3, [r1, #4]
 8004b24:	4638      	mov	r0, r7
 8004b26:	f104 060b 	add.w	r6, r4, #11
 8004b2a:	f000 f879 	bl	8004c20 <__malloc_unlock>
 8004b2e:	f026 0607 	bic.w	r6, r6, #7
 8004b32:	1d23      	adds	r3, r4, #4
 8004b34:	1af2      	subs	r2, r6, r3
 8004b36:	d0b6      	beq.n	8004aa6 <_malloc_r+0x22>
 8004b38:	1b9b      	subs	r3, r3, r6
 8004b3a:	50a3      	str	r3, [r4, r2]
 8004b3c:	e7b3      	b.n	8004aa6 <_malloc_r+0x22>
 8004b3e:	6862      	ldr	r2, [r4, #4]
 8004b40:	42a3      	cmp	r3, r4
 8004b42:	bf0c      	ite	eq
 8004b44:	6032      	streq	r2, [r6, #0]
 8004b46:	605a      	strne	r2, [r3, #4]
 8004b48:	e7ec      	b.n	8004b24 <_malloc_r+0xa0>
 8004b4a:	4623      	mov	r3, r4
 8004b4c:	6864      	ldr	r4, [r4, #4]
 8004b4e:	e7b2      	b.n	8004ab6 <_malloc_r+0x32>
 8004b50:	4634      	mov	r4, r6
 8004b52:	6876      	ldr	r6, [r6, #4]
 8004b54:	e7b9      	b.n	8004aca <_malloc_r+0x46>
 8004b56:	230c      	movs	r3, #12
 8004b58:	603b      	str	r3, [r7, #0]
 8004b5a:	4638      	mov	r0, r7
 8004b5c:	f000 f860 	bl	8004c20 <__malloc_unlock>
 8004b60:	e7a1      	b.n	8004aa6 <_malloc_r+0x22>
 8004b62:	6025      	str	r5, [r4, #0]
 8004b64:	e7de      	b.n	8004b24 <_malloc_r+0xa0>
 8004b66:	bf00      	nop
 8004b68:	20000118 	.word	0x20000118

08004b6c <_sbrk_r>:
 8004b6c:	b538      	push	{r3, r4, r5, lr}
 8004b6e:	4d06      	ldr	r5, [pc, #24]	; (8004b88 <_sbrk_r+0x1c>)
 8004b70:	2300      	movs	r3, #0
 8004b72:	4604      	mov	r4, r0
 8004b74:	4608      	mov	r0, r1
 8004b76:	602b      	str	r3, [r5, #0]
 8004b78:	f7fc fc96 	bl	80014a8 <_sbrk>
 8004b7c:	1c43      	adds	r3, r0, #1
 8004b7e:	d102      	bne.n	8004b86 <_sbrk_r+0x1a>
 8004b80:	682b      	ldr	r3, [r5, #0]
 8004b82:	b103      	cbz	r3, 8004b86 <_sbrk_r+0x1a>
 8004b84:	6023      	str	r3, [r4, #0]
 8004b86:	bd38      	pop	{r3, r4, r5, pc}
 8004b88:	20000120 	.word	0x20000120

08004b8c <_raise_r>:
 8004b8c:	291f      	cmp	r1, #31
 8004b8e:	b538      	push	{r3, r4, r5, lr}
 8004b90:	4604      	mov	r4, r0
 8004b92:	460d      	mov	r5, r1
 8004b94:	d904      	bls.n	8004ba0 <_raise_r+0x14>
 8004b96:	2316      	movs	r3, #22
 8004b98:	6003      	str	r3, [r0, #0]
 8004b9a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004b9e:	bd38      	pop	{r3, r4, r5, pc}
 8004ba0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8004ba2:	b112      	cbz	r2, 8004baa <_raise_r+0x1e>
 8004ba4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8004ba8:	b94b      	cbnz	r3, 8004bbe <_raise_r+0x32>
 8004baa:	4620      	mov	r0, r4
 8004bac:	f000 f830 	bl	8004c10 <_getpid_r>
 8004bb0:	462a      	mov	r2, r5
 8004bb2:	4601      	mov	r1, r0
 8004bb4:	4620      	mov	r0, r4
 8004bb6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004bba:	f000 b817 	b.w	8004bec <_kill_r>
 8004bbe:	2b01      	cmp	r3, #1
 8004bc0:	d00a      	beq.n	8004bd8 <_raise_r+0x4c>
 8004bc2:	1c59      	adds	r1, r3, #1
 8004bc4:	d103      	bne.n	8004bce <_raise_r+0x42>
 8004bc6:	2316      	movs	r3, #22
 8004bc8:	6003      	str	r3, [r0, #0]
 8004bca:	2001      	movs	r0, #1
 8004bcc:	e7e7      	b.n	8004b9e <_raise_r+0x12>
 8004bce:	2400      	movs	r4, #0
 8004bd0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8004bd4:	4628      	mov	r0, r5
 8004bd6:	4798      	blx	r3
 8004bd8:	2000      	movs	r0, #0
 8004bda:	e7e0      	b.n	8004b9e <_raise_r+0x12>

08004bdc <raise>:
 8004bdc:	4b02      	ldr	r3, [pc, #8]	; (8004be8 <raise+0xc>)
 8004bde:	4601      	mov	r1, r0
 8004be0:	6818      	ldr	r0, [r3, #0]
 8004be2:	f7ff bfd3 	b.w	8004b8c <_raise_r>
 8004be6:	bf00      	nop
 8004be8:	20000010 	.word	0x20000010

08004bec <_kill_r>:
 8004bec:	b538      	push	{r3, r4, r5, lr}
 8004bee:	4d07      	ldr	r5, [pc, #28]	; (8004c0c <_kill_r+0x20>)
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	4604      	mov	r4, r0
 8004bf4:	4608      	mov	r0, r1
 8004bf6:	4611      	mov	r1, r2
 8004bf8:	602b      	str	r3, [r5, #0]
 8004bfa:	f7fc fc3b 	bl	8001474 <_kill>
 8004bfe:	1c43      	adds	r3, r0, #1
 8004c00:	d102      	bne.n	8004c08 <_kill_r+0x1c>
 8004c02:	682b      	ldr	r3, [r5, #0]
 8004c04:	b103      	cbz	r3, 8004c08 <_kill_r+0x1c>
 8004c06:	6023      	str	r3, [r4, #0]
 8004c08:	bd38      	pop	{r3, r4, r5, pc}
 8004c0a:	bf00      	nop
 8004c0c:	20000120 	.word	0x20000120

08004c10 <_getpid_r>:
 8004c10:	f7fc bc28 	b.w	8001464 <_getpid>

08004c14 <__malloc_lock>:
 8004c14:	4801      	ldr	r0, [pc, #4]	; (8004c1c <__malloc_lock+0x8>)
 8004c16:	f000 b809 	b.w	8004c2c <__retarget_lock_acquire_recursive>
 8004c1a:	bf00      	nop
 8004c1c:	20000124 	.word	0x20000124

08004c20 <__malloc_unlock>:
 8004c20:	4801      	ldr	r0, [pc, #4]	; (8004c28 <__malloc_unlock+0x8>)
 8004c22:	f000 b804 	b.w	8004c2e <__retarget_lock_release_recursive>
 8004c26:	bf00      	nop
 8004c28:	20000124 	.word	0x20000124

08004c2c <__retarget_lock_acquire_recursive>:
 8004c2c:	4770      	bx	lr

08004c2e <__retarget_lock_release_recursive>:
 8004c2e:	4770      	bx	lr

08004c30 <_init>:
 8004c30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c32:	bf00      	nop
 8004c34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c36:	bc08      	pop	{r3}
 8004c38:	469e      	mov	lr, r3
 8004c3a:	4770      	bx	lr

08004c3c <_fini>:
 8004c3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c3e:	bf00      	nop
 8004c40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c42:	bc08      	pop	{r3}
 8004c44:	469e      	mov	lr, r3
 8004c46:	4770      	bx	lr
