// Seed: 3577364077
module module_0 (
    input id_0,
    output id_1,
    output id_2,
    output id_3,
    output logic id_4,
    input id_5,
    output id_6
);
  logic id_7;
  assign id_3 = id_5;
  logic id_8;
  always @(negedge id_0 - (id_5)) begin
    if (1) id_1[1] = 1;
  end
  logic id_9;
endmodule
