#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5c854814cb10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5c854814b030 .scope package, "arm7tdmi_pkg" "arm7tdmi_pkg" 3 1;
 .timescale 0 0;
P_0x5c854816c770 .param/l "CPSR_C_BIT" 0 3 109, +C4<00000000000000000000000000011101>;
P_0x5c854816c7b0 .param/l "CPSR_F_BIT" 0 3 112, +C4<00000000000000000000000000000110>;
P_0x5c854816c7f0 .param/l "CPSR_I_BIT" 0 3 111, +C4<00000000000000000000000000000111>;
P_0x5c854816c830 .param/l "CPSR_N_BIT" 0 3 107, +C4<00000000000000000000000000011111>;
P_0x5c854816c870 .param/l "CPSR_T_BIT" 0 3 113, +C4<00000000000000000000000000000101>;
P_0x5c854816c8b0 .param/l "CPSR_V_BIT" 0 3 110, +C4<00000000000000000000000000011100>;
P_0x5c854816c8f0 .param/l "CPSR_Z_BIT" 0 3 108, +C4<00000000000000000000000000011110>;
P_0x5c854816c930 .param/l "R0" 0 3 89, C4<0000>;
P_0x5c854816c970 .param/l "R1" 0 3 90, C4<0001>;
P_0x5c854816c9b0 .param/l "R10" 0 3 99, C4<1010>;
P_0x5c854816c9f0 .param/l "R11" 0 3 100, C4<1011>;
P_0x5c854816ca30 .param/l "R12" 0 3 101, C4<1100>;
P_0x5c854816ca70 .param/l "R13" 0 3 102, C4<1101>;
P_0x5c854816cab0 .param/l "R14" 0 3 103, C4<1110>;
P_0x5c854816caf0 .param/l "R15" 0 3 104, C4<1111>;
P_0x5c854816cb30 .param/l "R2" 0 3 91, C4<0010>;
P_0x5c854816cb70 .param/l "R3" 0 3 92, C4<0011>;
P_0x5c854816cbb0 .param/l "R4" 0 3 93, C4<0100>;
P_0x5c854816cbf0 .param/l "R5" 0 3 94, C4<0101>;
P_0x5c854816cc30 .param/l "R6" 0 3 95, C4<0110>;
P_0x5c854816cc70 .param/l "R7" 0 3 96, C4<0111>;
P_0x5c854816ccb0 .param/l "R8" 0 3 97, C4<1000>;
P_0x5c854816ccf0 .param/l "R9" 0 3 98, C4<1001>;
enum0x5c8547fdab80 .enum4 (3)
   "FETCH" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY" 3'b011,
   "WRITEBACK" 3'b100
 ;
enum0x5c8547fdb4e0 .enum4 (5)
   "MODE_USER" 5'b10000,
   "MODE_FIQ" 5'b10001,
   "MODE_IRQ" 5'b10010,
   "MODE_SUPERVISOR" 5'b10011,
   "MODE_ABORT" 5'b10111,
   "MODE_UNDEFINED" 5'b11011,
   "MODE_SYSTEM" 5'b11111
 ;
enum0x5c85480110d0 .enum4 (4)
   "INSTR_DATA_PROC" 4'b0000,
   "INSTR_MUL" 4'b0001,
   "INSTR_MUL_LONG" 4'b0010,
   "INSTR_SINGLE_SWAP" 4'b0011,
   "INSTR_BRANCH_EX" 4'b0100,
   "INSTR_HALFWORD_DT" 4'b0101,
   "INSTR_SINGLE_DT" 4'b0110,
   "INSTR_UNDEFINED" 4'b0111,
   "INSTR_BLOCK_DT" 4'b1000,
   "INSTR_BRANCH" 4'b1001,
   "INSTR_COPROCESSOR" 4'b1010,
   "INSTR_SWI" 4'b1011,
   "INSTR_PSR_TRANSFER" 4'b1100
 ;
enum0x5c85480cd230 .enum4 (4)
   "ALU_AND" 4'b0000,
   "ALU_EOR" 4'b0001,
   "ALU_SUB" 4'b0010,
   "ALU_RSB" 4'b0011,
   "ALU_ADD" 4'b0100,
   "ALU_ADC" 4'b0101,
   "ALU_SBC" 4'b0110,
   "ALU_RSC" 4'b0111,
   "ALU_TST" 4'b1000,
   "ALU_TEQ" 4'b1001,
   "ALU_CMP" 4'b1010,
   "ALU_CMN" 4'b1011,
   "ALU_ORR" 4'b1100,
   "ALU_MOV" 4'b1101,
   "ALU_BIC" 4'b1110,
   "ALU_MVN" 4'b1111
 ;
enum0x5c85480cede0 .enum4 (4)
   "COND_EQ" 4'b0000,
   "COND_NE" 4'b0001,
   "COND_CS" 4'b0010,
   "COND_CC" 4'b0011,
   "COND_MI" 4'b0100,
   "COND_PL" 4'b0101,
   "COND_VS" 4'b0110,
   "COND_VC" 4'b0111,
   "COND_HI" 4'b1000,
   "COND_LS" 4'b1001,
   "COND_GE" 4'b1010,
   "COND_LT" 4'b1011,
   "COND_GT" 4'b1100,
   "COND_LE" 4'b1101,
   "COND_AL" 4'b1110,
   "COND_NV" 4'b1111
 ;
enum0x5c85480d0990 .enum4 (2)
   "SHIFT_LSL" 2'b00,
   "SHIFT_LSR" 2'b01,
   "SHIFT_ASR" 2'b10,
   "SHIFT_ROR" 2'b11
 ;
enum0x5c85480d1220 .enum4 (3)
   "CP_CDP" 3'b000,
   "CP_LDC" 3'b001,
   "CP_STC" 3'b010,
   "CP_MCR" 3'b011,
   "CP_MRC" 3'b100
 ;
enum0x5c85480d1c90 .enum4 (5)
   "THUMB_ALU_IMM" 5'b00000,
   "THUMB_ALU_REG" 5'b00001,
   "THUMB_SHIFT" 5'b00010,
   "THUMB_CMP_MOV_IMM" 5'b00011,
   "THUMB_ALU_HI" 5'b00100,
   "THUMB_PC_REL_LOAD" 5'b00101,
   "THUMB_LOAD_STORE" 5'b00110,
   "THUMB_LOAD_STORE_IMM" 5'b00111,
   "THUMB_LOAD_STORE_HW" 5'b01000,
   "THUMB_SP_REL_LOAD" 5'b01001,
   "THUMB_GET_REL_ADDR" 5'b01010,
   "THUMB_ADD_SUB_SP" 5'b01011,
   "THUMB_PUSH_POP" 5'b01100,
   "THUMB_LOAD_STORE_MULT" 5'b01101,
   "THUMB_BRANCH_COND" 5'b01110,
   "THUMB_BRANCH_UNCOND" 5'b01111,
   "THUMB_BL_HIGH" 5'b10000,
   "THUMB_BL_LOW" 5'b10001,
   "THUMB_SWI" 5'b10010
 ;
S_0x5c854814b400 .scope module, "cache_integrated_perf_test_tb" "cache_integrated_perf_test_tb" 4 8;
 .timescale -9 -12;
P_0x5c854801f2c0 .param/l "ADDR_WIDTH" 1 4 14, +C4<00000000000000000000000000100000>;
P_0x5c854801f300 .param/l "CACHE_LINE_SIZE" 1 4 12, +C4<00000000000000000000000000010000>;
P_0x5c854801f340 .param/l "CACHE_SIZE_BYTES" 1 4 11, +C4<00000000000000000000000100000000>;
P_0x5c854801f380 .param/l "CACHE_WAYS" 1 4 13, +C4<00000000000000000000000000000010>;
L_0x5c85481a8a40 .functor AND 1, v0x5c8548192100_0, v0x5c85481917c0_0, C4<1>, C4<1>;
L_0x5c85481a8ab0 .functor AND 1, v0x5c8548192100_0, v0x5c85481917c0_0, C4<1>, C4<1>;
L_0x5c85481a8b20 .functor AND 1, L_0x5c85481a8ab0, L_0x5c85481a75c0, C4<1>, C4<1>;
L_0x5c85481a8b90 .functor AND 1, L_0x5c85481a8b20, L_0x5c85480fa530, C4<1>, C4<1>;
L_0x5c85481a8d60 .functor AND 1, v0x5c8548186f70_0, L_0x5c85481a8cc0, C4<1>, C4<1>;
L_0x5c85481a8e70 .functor AND 1, v0x5c8548192370_0, v0x5c8548192100_0, C4<1>, C4<1>;
L_0x5c85481a8fb0 .functor AND 1, v0x5c8548186f70_0, v0x5c8548187110_0, C4<1>, C4<1>;
v0x5c85481913f0_0 .net *"_ivl_15", 0 0, L_0x5c85481a8ab0;  1 drivers
v0x5c85481914d0_0 .net *"_ivl_17", 0 0, L_0x5c85481a75c0;  1 drivers
v0x5c8548191590_0 .net *"_ivl_19", 0 0, L_0x5c85481a8b20;  1 drivers
v0x5c8548191660_0 .net *"_ivl_25", 0 0, L_0x5c85481a8cc0;  1 drivers
v0x5c8548191720_0 .net "cache_busy", 0 0, L_0x5c85480fe3b0;  1 drivers
v0x5c85481917c0_0 .var "cache_enable", 0 0;
v0x5c8548191890_0 .net "cache_evictions", 31 0, v0x5c8548184f10_0;  1 drivers
v0x5c8548191960_0 .var "cache_flush", 0 0;
v0x5c8548191a30_0 .net "cache_hits", 31 0, v0x5c8548185170_0;  1 drivers
v0x5c8548191b00_0 .net "cache_misses", 31 0, v0x5c8548185250_0;  1 drivers
v0x5c8548191bd0_0 .var "clk", 0 0;
v0x5c8548191c70_0 .net "counters_overflow", 0 0, L_0x5c85481a6b40;  1 drivers
v0x5c8548191d10_0 .var "cpu_addr", 31 0;
v0x5c8548191e00_0 .var "cpu_byte_en", 3 0;
v0x5c8548191ea0_0 .net "cpu_hit", 0 0, L_0x5c85480f9a60;  1 drivers
v0x5c8548191f90_0 .net "cpu_rdata", 31 0, v0x5c8548185f80_0;  1 drivers
v0x5c8548192030_0 .net "cpu_ready", 0 0, L_0x5c85480fa530;  1 drivers
v0x5c8548192100_0 .var "cpu_req", 0 0;
v0x5c85481921d0_0 .var "cpu_size", 1 0;
v0x5c85481922a0_0 .var "cpu_wdata", 31 0;
v0x5c8548192370_0 .var "cpu_write", 0 0;
v0x5c8548192440_0 .net "mem_addr", 31 0, v0x5c8548186c10_0;  1 drivers
v0x5c8548192510_0 .net "mem_byte_en", 3 0, v0x5c8548186cf0_0;  1 drivers
v0x5c85481925e0_0 .var "mem_rdata", 31 0;
v0x5c85481926b0_0 .var "mem_ready", 0 0;
v0x5c8548192780_0 .net "mem_req", 0 0, v0x5c8548186f70_0;  1 drivers
v0x5c8548192850_0 .net "mem_wdata", 31 0, v0x5c8548187030_0;  1 drivers
v0x5c8548192920_0 .net "mem_write", 0 0, v0x5c8548187110_0;  1 drivers
v0x5c85481929f0 .array "memory", 16383 0, 31 0;
v0x5c8548192a90_0 .net "monitor_active", 0 0, L_0x5c85481a8810;  1 drivers
v0x5c8548192b60_0 .net "perf_efficiency_metric", 31 0, v0x5c854818b8b0_0;  1 drivers
v0x5c8548192c30_0 .var "perf_enable", 0 0;
v0x5c8548192d00_0 .net "perf_hit_rate_percent", 15 0, v0x5c854818cb90_0;  1 drivers
v0x5c8548192dd0_0 .var "perf_reset", 0 0;
v0x5c8548192ea0_0 .var "perf_sample_period", 3 0;
v0x5c8548192f70_0 .net "perf_total_accesses", 31 0, L_0x5c85481a7890;  1 drivers
v0x5c8548193040_0 .net "perf_total_hits", 31 0, L_0x5c85481a7950;  1 drivers
v0x5c8548193110_0 .net "perf_total_misses", 31 0, L_0x5c85481a7ad0;  1 drivers
v0x5c85481931e0_0 .var "replacement_select", 1 0;
v0x5c85481932b0_0 .var "rst_n", 0 0;
v0x5c85481933a0_0 .var/2s "test_count", 31 0;
v0x5c8548193440_0 .var/2s "test_passed", 31 0;
L_0x5c85481a75c0 .reduce/nor L_0x5c85480f9a60;
L_0x5c85481a8cc0 .reduce/nor v0x5c8548187110_0;
S_0x5c854814b7d0 .scope begin, "$ivl_for_loop8" "$ivl_for_loop8" 4 71, 4 71 0, S_0x5c854814b400;
 .timescale -9 -12;
v0x5c85481063a0_0 .var/2s "i", 31 0;
S_0x5c854814bba0 .scope task, "cache_access" "cache_access" 4 194, 4 194 0, S_0x5c854814b400;
 .timescale -9 -12;
v0x5c85480f98c0_0 .var "addr", 31 0;
v0x5c85480fa0b0_0 .var "wdata", 31 0;
v0x5c85480fa390_0 .var "write", 0 0;
E_0x5c854807e950 .event posedge, v0x5c8548185920_0;
E_0x5c8548079670 .event edge, v0x5c8548186060_0;
TD_cache_integrated_perf_test_tb.cache_access ;
    %load/vec4 v0x5c85480f98c0_0;
    %store/vec4 v0x5c8548191d10_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c8548192100_0, 0, 1;
    %load/vec4 v0x5c85480fa390_0;
    %store/vec4 v0x5c8548192370_0, 0, 1;
    %load/vec4 v0x5c85480fa0b0_0;
    %store/vec4 v0x5c85481922a0_0, 0, 32;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5c85481921d0_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5c8548191e00_0, 0, 4;
T_0.0 ;
    %load/vec4 v0x5c8548192030_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.1, 6;
    %wait E_0x5c8548079670;
    %jmp T_0.0;
T_0.1 ;
    %wait E_0x5c854807e950;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c8548192100_0, 0, 1;
    %wait E_0x5c854807e950;
    %end;
S_0x5c854814bf70 .scope task, "test_cache_performance_tracking" "test_cache_performance_tracking" 4 209, 4 209 0, S_0x5c854814b400;
 .timescale -9 -12;
TD_cache_integrated_perf_test_tb.test_cache_performance_tracking ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5c85481933a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5c85481933a0_0, 0, 32;
    %vpi_call/w 4 211 "$display", "Test %d: Cache Performance Integration", v0x5c85481933a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c8548192dd0_0, 0, 1;
    %wait E_0x5c854807e950;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c8548192dd0_0, 0, 1;
    %wait E_0x5c854807e950;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c8548191960_0, 0, 1;
    %wait E_0x5c854807e950;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c8548191960_0, 0, 1;
    %wait E_0x5c854807e950;
    %vpi_call/w 4 225 "$display", "  Testing cache miss patterns..." {0 0 0};
    %fork t_1, S_0x5c854817e380;
    %jmp t_0;
    .scope S_0x5c854817e380;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c85480f8fa0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x5c85480f8fa0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 4096, 0, 32;
    %load/vec4 v0x5c85480f8fa0_0;
    %muli 64, 0, 32;
    %add;
    %store/vec4 v0x5c85480f98c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c85480fa390_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c85480fa0b0_0, 0, 32;
    %fork TD_cache_integrated_perf_test_tb.cache_access, S_0x5c854814bba0;
    %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5c85480f8fa0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5c85480f8fa0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
    .scope S_0x5c854814bf70;
t_0 %join;
    %vpi_call/w 4 232 "$display", "  Testing cache hit patterns..." {0 0 0};
    %fork t_3, S_0x5c854814c340;
    %jmp t_2;
    .scope S_0x5c854814c340;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c85480fa690_0, 0, 32;
T_1.4 ;
    %load/vec4 v0x5c85480fa690_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_1.5, 5;
    %pushi/vec4 4096, 0, 32;
    %load/vec4 v0x5c85480fa690_0;
    %muli 64, 0, 32;
    %add;
    %store/vec4 v0x5c85480f98c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c85480fa390_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c85480fa0b0_0, 0, 32;
    %fork TD_cache_integrated_perf_test_tb.cache_access, S_0x5c854814bba0;
    %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5c85480fa690_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5c85480fa690_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
    %end;
    .scope S_0x5c854814bf70;
t_2 %join;
    %vpi_call/w 4 239 "$display", "  Testing write patterns..." {0 0 0};
    %fork t_5, S_0x5c854814c710;
    %jmp t_4;
    .scope S_0x5c854814c710;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c85480fe590_0, 0, 32;
T_1.6 ;
    %load/vec4 v0x5c85480fe590_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_1.7, 5;
    %pushi/vec4 4096, 0, 32;
    %load/vec4 v0x5c85480fe590_0;
    %muli 64, 0, 32;
    %add;
    %store/vec4 v0x5c85480f98c0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c85480fa390_0, 0, 1;
    %pushi/vec4 3735928559, 0, 32;
    %load/vec4 v0x5c85480fe590_0;
    %add;
    %store/vec4 v0x5c85480fa0b0_0, 0, 32;
    %fork TD_cache_integrated_perf_test_tb.cache_access, S_0x5c854814bba0;
    %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5c85480fe590_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5c85480fe590_0, 0, 32;
    %jmp T_1.6;
T_1.7 ;
    %end;
    .scope S_0x5c854814bf70;
t_4 %join;
    %pushi/vec4 32, 0, 32;
T_1.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.9, 5;
    %jmp/1 T_1.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5c854807e950;
    %jmp T_1.8;
T_1.9 ;
    %pop/vec4 1;
    %vpi_call/w 4 250 "$display", "  Performance Results:" {0 0 0};
    %vpi_call/w 4 251 "$display", "    Cache Hits: %d", v0x5c8548191a30_0 {0 0 0};
    %vpi_call/w 4 252 "$display", "    Cache Misses: %d", v0x5c8548191b00_0 {0 0 0};
    %vpi_call/w 4 253 "$display", "    Monitor Hits: %d", v0x5c8548193040_0 {0 0 0};
    %vpi_call/w 4 254 "$display", "    Monitor Misses: %d", v0x5c8548193110_0 {0 0 0};
    %load/vec4 v0x5c8548192d00_0;
    %cvt/rv;
    %pushi/real 1677721600, 4072; load=100.000
    %div/wr;
    %vpi_call/w 4 255 "$display", "    Hit Rate: %.2f%%", W<0,r> {0 1 0};
    %vpi_call/w 4 256 "$display", "    Efficiency: %d%%", v0x5c8548192b60_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5c8548192f70_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5c8548192d00_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5c8548193440_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5c8548193440_0, 0, 32;
    %vpi_call/w 4 261 "$display", "  \342\234\205 PASS: Performance tracking functional" {0 0 0};
    %jmp T_1.11;
T_1.10 ;
    %vpi_call/w 4 263 "$display", "  \342\235\214 FAIL: Performance tracking issues" {0 0 0};
T_1.11 ;
    %end;
S_0x5c854814c340 .scope begin, "$ivl_for_loop10" "$ivl_for_loop10" 4 235, 4 235 0, S_0x5c854814bf70;
 .timescale -9 -12;
v0x5c85480fa690_0 .var/2s "i", 31 0;
S_0x5c854814c710 .scope begin, "$ivl_for_loop11" "$ivl_for_loop11" 4 242, 4 242 0, S_0x5c854814bf70;
 .timescale -9 -12;
v0x5c85480fe590_0 .var/2s "i", 31 0;
S_0x5c854817e380 .scope begin, "$ivl_for_loop9" "$ivl_for_loop9" 4 228, 4 228 0, S_0x5c854814bf70;
 .timescale -9 -12;
v0x5c85480f8fa0_0 .var/2s "i", 31 0;
S_0x5c854817e5d0 .scope task, "test_replacement_policy_performance" "test_replacement_policy_performance" 4 267, 4 267 0, S_0x5c854814b400;
 .timescale -9 -12;
v0x5c854817ed90_0 .var "lru_hit_rate", 15 0;
v0x5c854817ee90_0 .var "rr_hit_rate", 15 0;
TD_cache_integrated_perf_test_tb.test_replacement_policy_performance ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5c85481933a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5c85481933a0_0, 0, 32;
    %vpi_call/w 4 271 "$display", "Test %d: Replacement Policy Performance Comparison", v0x5c85481933a0_0 {0 0 0};
    %vpi_call/w 4 274 "$display", "  Testing LRU policy..." {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5c85481931e0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c8548192dd0_0, 0, 1;
    %wait E_0x5c854807e950;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c8548192dd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c8548191960_0, 0, 1;
    %wait E_0x5c854807e950;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c8548191960_0, 0, 1;
    %wait E_0x5c854807e950;
    %fork t_7, S_0x5c854817e7b0;
    %jmp t_6;
    .scope S_0x5c854817e7b0;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c854817e9b0_0, 0, 32;
T_2.12 ;
    %load/vec4 v0x5c854817e9b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.13, 5;
    %pushi/vec4 8192, 0, 32;
    %load/vec4 v0x5c854817e9b0_0;
    %muli 32, 0, 32;
    %add;
    %store/vec4 v0x5c85480f98c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c85480fa390_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c85480fa0b0_0, 0, 32;
    %fork TD_cache_integrated_perf_test_tb.cache_access, S_0x5c854814bba0;
    %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5c854817e9b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5c854817e9b0_0, 0, 32;
    %jmp T_2.12;
T_2.13 ;
    %end;
    .scope S_0x5c854817e5d0;
t_6 %join;
    %pushi/vec4 32, 0, 32;
T_2.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.15, 5;
    %jmp/1 T_2.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5c854807e950;
    %jmp T_2.14;
T_2.15 ;
    %pop/vec4 1;
    %load/vec4 v0x5c8548192d00_0;
    %store/vec4 v0x5c854817ed90_0, 0, 16;
    %vpi_call/w 4 293 "$display", "  Testing Round-Robin policy..." {0 0 0};
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5c85481931e0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c8548192dd0_0, 0, 1;
    %wait E_0x5c854807e950;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c8548192dd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c8548191960_0, 0, 1;
    %wait E_0x5c854807e950;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c8548191960_0, 0, 1;
    %wait E_0x5c854807e950;
    %fork t_9, S_0x5c854817eab0;
    %jmp t_8;
    .scope S_0x5c854817eab0;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c854817ecb0_0, 0, 32;
T_2.16 ;
    %load/vec4 v0x5c854817ecb0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.17, 5;
    %pushi/vec4 8192, 0, 32;
    %load/vec4 v0x5c854817ecb0_0;
    %muli 32, 0, 32;
    %add;
    %store/vec4 v0x5c85480f98c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c85480fa390_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c85480fa0b0_0, 0, 32;
    %fork TD_cache_integrated_perf_test_tb.cache_access, S_0x5c854814bba0;
    %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5c854817ecb0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5c854817ecb0_0, 0, 32;
    %jmp T_2.16;
T_2.17 ;
    %end;
    .scope S_0x5c854817e5d0;
t_8 %join;
    %pushi/vec4 32, 0, 32;
T_2.18 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.19, 5;
    %jmp/1 T_2.19, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5c854807e950;
    %jmp T_2.18;
T_2.19 ;
    %pop/vec4 1;
    %load/vec4 v0x5c8548192d00_0;
    %store/vec4 v0x5c854817ee90_0, 0, 16;
    %vpi_call/w 4 311 "$display", "  Policy Comparison:" {0 0 0};
    %load/vec4 v0x5c854817ed90_0;
    %cvt/rv;
    %pushi/real 1677721600, 4072; load=100.000
    %div/wr;
    %vpi_call/w 4 312 "$display", "    LRU Hit Rate: %.2f%%", W<0,r> {0 1 0};
    %load/vec4 v0x5c854817ee90_0;
    %cvt/rv;
    %pushi/real 1677721600, 4072; load=100.000
    %div/wr;
    %vpi_call/w 4 313 "$display", "    Round-Robin Hit Rate: %.2f%%", W<0,r> {0 1 0};
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5c854817ed90_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5c854817ee90_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.20, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5c8548193440_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5c8548193440_0, 0, 32;
    %vpi_call/w 4 317 "$display", "  \342\234\205 PASS: Policy performance comparison working" {0 0 0};
    %jmp T_2.21;
T_2.20 ;
    %vpi_call/w 4 319 "$display", "  \342\235\214 FAIL: Policy performance comparison failed" {0 0 0};
T_2.21 ;
    %end;
S_0x5c854817e7b0 .scope begin, "$ivl_for_loop12" "$ivl_for_loop12" 4 285, 4 285 0, S_0x5c854817e5d0;
 .timescale -9 -12;
v0x5c854817e9b0_0 .var/2s "i", 31 0;
S_0x5c854817eab0 .scope begin, "$ivl_for_loop13" "$ivl_for_loop13" 4 304, 4 304 0, S_0x5c854817e5d0;
 .timescale -9 -12;
v0x5c854817ecb0_0 .var/2s "i", 31 0;
S_0x5c854817ef70 .scope module, "u_dcache" "arm7tdmi_dcache_enhanced" 4 100, 5 7 0, S_0x5c854814b400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "cpu_addr";
    .port_info 3 /INPUT 1 "cpu_req";
    .port_info 4 /INPUT 1 "cpu_write";
    .port_info 5 /INPUT 2 "cpu_size";
    .port_info 6 /INPUT 32 "cpu_wdata";
    .port_info 7 /INPUT 4 "cpu_byte_en";
    .port_info 8 /OUTPUT 32 "cpu_rdata";
    .port_info 9 /OUTPUT 1 "cpu_hit";
    .port_info 10 /OUTPUT 1 "cpu_ready";
    .port_info 11 /OUTPUT 32 "mem_addr";
    .port_info 12 /OUTPUT 1 "mem_req";
    .port_info 13 /OUTPUT 1 "mem_write";
    .port_info 14 /OUTPUT 32 "mem_wdata";
    .port_info 15 /OUTPUT 4 "mem_byte_en";
    .port_info 16 /INPUT 32 "mem_rdata";
    .port_info 17 /INPUT 1 "mem_ready";
    .port_info 18 /INPUT 1 "cache_enable";
    .port_info 19 /INPUT 1 "cache_flush";
    .port_info 20 /OUTPUT 32 "coherency_addr";
    .port_info 21 /OUTPUT 1 "coherency_write";
    .port_info 22 /OUTPUT 1 "coherency_req";
    .port_info 23 /OUTPUT 1 "coherency_ready";
    .port_info 24 /INPUT 2 "replacement_select";
    .port_info 25 /OUTPUT 32 "cache_hits";
    .port_info 26 /OUTPUT 32 "cache_misses";
    .port_info 27 /OUTPUT 32 "cache_evictions";
    .port_info 28 /OUTPUT 32 "lru_replacements";
    .port_info 29 /OUTPUT 32 "lfu_replacements";
    .port_info 30 /OUTPUT 32 "random_replacements";
    .port_info 31 /OUTPUT 32 "rr_replacements";
    .port_info 32 /OUTPUT 1 "cache_busy";
P_0x5c8548106920 .param/l "ADDR_WIDTH" 0 5 11, +C4<00000000000000000000000000100000>;
P_0x5c8548106960 .param/l "CACHE_LINE_SIZE" 0 5 9, +C4<00000000000000000000000000010000>;
P_0x5c85481069a0 .param/l "CACHE_SETS" 1 5 62, +C4<0000000000000000000000000000000000000000000000000000000000001000>;
P_0x5c85481069e0 .param/l "CACHE_SIZE_BYTES" 0 5 8, +C4<00000000000000000000000100000000>;
P_0x5c8548106a20 .param/l "CACHE_WAYS" 0 5 10, +C4<00000000000000000000000000000010>;
P_0x5c8548106a60 .param/l "INDEX_BITS" 1 5 65, +C4<00000000000000000000000000000011>;
P_0x5c8548106aa0 .param/l "OFFSET_BITS" 1 5 64, +C4<00000000000000000000000000000100>;
P_0x5c8548106ae0 .param/str "REPLACEMENT_POLICY" 0 5 12, "LRU";
P_0x5c8548106b20 .param/l "TAG_BITS" 1 5 66, +C4<0000000000000000000000000000011001>;
P_0x5c8548106b60 .param/l "WAY_BITS" 1 5 68, +C4<00000000000000000000000000000001>;
P_0x5c8548106ba0 .param/l "WORDS_PER_LINE" 1 5 63, +C4<00000000000000000000000000000100>;
P_0x5c8548106be0 .param/l "WORD_OFFSET_BITS" 1 5 67, +C4<00000000000000000000000000000010>;
enum0x5c85480d65a0 .enum4 (3)
   "CACHE_IDLE" 3'b000,
   "CACHE_LOOKUP" 3'b001,
   "CACHE_WRITEBACK" 3'b010,
   "CACHE_FILL" 3'b011,
   "CACHE_COMPLETE" 3'b100
 ;
L_0x5c85480f9a60 .functor AND 1, v0x5c85481850b0_0, L_0x5c85481938f0, C4<1>, C4<1>;
L_0x5c85480fa230 .functor AND 1, L_0x5c8548193c10, v0x5c85481926b0_0, C4<1>, C4<1>;
L_0x5c85480fa530 .functor OR 1, L_0x5c8548193ad0, L_0x5c85480fa230, C4<0>, C4<0>;
L_0x5c85480fe3b0 .functor AND 1, L_0x5c8548193ee0, L_0x5c8548193fd0, C4<1>, C4<1>;
L_0x5c85480f8dc0 .functor BUFZ 32, v0x5c8548191d10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5c85481669f0 .functor BUFZ 1, v0x5c8548192370_0, C4<0>, C4<0>, C4<0>;
L_0x5c8548166a60 .functor AND 1, v0x5c8548192100_0, v0x5c8548192370_0, C4<1>, C4<1>;
L_0x5c8548194310 .functor AND 1, L_0x5c8548166a60, v0x5c85481917c0_0, C4<1>, C4<1>;
L_0x5c8548194420 .functor BUFZ 1, L_0x5c85480fa530, C4<0>, C4<0>, C4<0>;
L_0x7550e2b86018 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5c8548183070_0 .net/2u *"_ivl_10", 2 0, L_0x7550e2b86018;  1 drivers
v0x5c8548183170_0 .net *"_ivl_12", 0 0, L_0x5c85481938f0;  1 drivers
L_0x7550e2b86060 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5c8548183230_0 .net/2u *"_ivl_16", 2 0, L_0x7550e2b86060;  1 drivers
v0x5c8548183320_0 .net *"_ivl_18", 0 0, L_0x5c8548193ad0;  1 drivers
v0x5c85481833e0_0 .net *"_ivl_21", 0 0, L_0x5c8548193c10;  1 drivers
v0x5c85481834f0_0 .net *"_ivl_23", 0 0, L_0x5c85480fa230;  1 drivers
L_0x7550e2b860a8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5c85481835b0_0 .net/2u *"_ivl_26", 2 0, L_0x7550e2b860a8;  1 drivers
v0x5c8548183690_0 .net *"_ivl_28", 0 0, L_0x5c8548193ee0;  1 drivers
L_0x7550e2b860f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5c8548183750_0 .net/2u *"_ivl_30", 2 0, L_0x7550e2b860f0;  1 drivers
v0x5c8548183830_0 .net *"_ivl_32", 0 0, L_0x5c8548193fd0;  1 drivers
v0x5c85481838f0_0 .net *"_ivl_41", 0 0, L_0x5c8548166a60;  1 drivers
v0x5c85481839b0 .array "access_count", 15 0, 7 0;
v0x5c8548183c70_0 .net "addr_index", 2 0, L_0x5c8548193580;  1 drivers
v0x5c8548183d50_0 .net "addr_offset", 3 0, L_0x5c8548193650;  1 drivers
v0x5c8548183e30_0 .net "addr_tag", 24 0, L_0x5c85481934e0;  1 drivers
v0x5c8548183f10_0 .net "byte_offset", 1 0, L_0x5c8548193820;  1 drivers
v0x5c8548183ff0_0 .net "cache_busy", 0 0, L_0x5c85480fe3b0;  alias, 1 drivers
v0x5c85481840b0 .array "cache_data_word0", 15 0, 31 0;
v0x5c8548184370 .array "cache_data_word1", 15 0, 31 0;
v0x5c8548184630 .array "cache_data_word2", 15 0, 31 0;
v0x5c85481848f0 .array "cache_data_word3", 15 0, 31 0;
v0x5c8548184bb0 .array "cache_dirty", 15 0, 0 0;
v0x5c8548184e50_0 .net "cache_enable", 0 0, v0x5c85481917c0_0;  1 drivers
v0x5c8548184f10_0 .var "cache_evictions", 31 0;
v0x5c8548184ff0_0 .net "cache_flush", 0 0, v0x5c8548191960_0;  1 drivers
v0x5c85481850b0_0 .var "cache_hit_internal", 0 0;
v0x5c8548185170_0 .var "cache_hits", 31 0;
v0x5c8548185250_0 .var "cache_misses", 31 0;
v0x5c8548185330 .array "cache_tags", 15 0, 24 0;
v0x5c85481855f0 .array "cache_valid", 15 0, 0 0;
v0x5c8548185920_0 .net "clk", 0 0, v0x5c8548191bd0_0;  1 drivers
v0x5c85481859e0_0 .net "coherency_addr", 31 0, L_0x5c85480f8dc0;  1 drivers
v0x5c8548185ac0_0 .net "coherency_ready", 0 0, L_0x5c8548194420;  1 drivers
v0x5c8548185b80_0 .net "coherency_req", 0 0, L_0x5c8548194310;  1 drivers
v0x5c8548185c40_0 .net "coherency_write", 0 0, L_0x5c85481669f0;  1 drivers
v0x5c8548185d00_0 .net "cpu_addr", 31 0, v0x5c8548191d10_0;  1 drivers
v0x5c8548185de0_0 .net "cpu_byte_en", 3 0, v0x5c8548191e00_0;  1 drivers
v0x5c8548185ec0_0 .net "cpu_hit", 0 0, L_0x5c85480f9a60;  alias, 1 drivers
v0x5c8548185f80_0 .var "cpu_rdata", 31 0;
v0x5c8548186060_0 .net "cpu_ready", 0 0, L_0x5c85480fa530;  alias, 1 drivers
v0x5c8548186120_0 .net "cpu_req", 0 0, v0x5c8548192100_0;  1 drivers
v0x5c85481861e0_0 .net "cpu_size", 1 0, v0x5c85481921d0_0;  1 drivers
v0x5c85481862c0_0 .net "cpu_wdata", 31 0, v0x5c85481922a0_0;  1 drivers
v0x5c85481863a0_0 .net "cpu_write", 0 0, v0x5c8548192370_0;  1 drivers
v0x5c8548186460_0 .var "fill_counter", 1 0;
v0x5c8548186540_0 .var "hit_way", 0 0;
v0x5c8548186620_0 .var "lfsr", 15 0;
v0x5c8548186700_0 .var "lfu_replacements", 31 0;
v0x5c85481867e0 .array "lru_order", 15 0, 0 0;
v0x5c8548186b30_0 .var "lru_replacements", 31 0;
v0x5c8548186c10_0 .var "mem_addr", 31 0;
v0x5c8548186cf0_0 .var "mem_byte_en", 3 0;
v0x5c8548186dd0_0 .net "mem_rdata", 31 0, v0x5c85481925e0_0;  1 drivers
v0x5c8548186eb0_0 .net "mem_ready", 0 0, v0x5c85481926b0_0;  1 drivers
v0x5c8548186f70_0 .var "mem_req", 0 0;
v0x5c8548187030_0 .var "mem_wdata", 31 0;
v0x5c8548187110_0 .var "mem_write", 0 0;
v0x5c85481871d0_0 .var "miss_index", 2 0;
v0x5c85481872b0_0 .var "miss_tag", 24 0;
v0x5c8548187390_0 .var "miss_word_offset", 1 0;
v0x5c8548187470_0 .var "next_state", 2 0;
v0x5c8548187550_0 .var "random_replacements", 31 0;
v0x5c8548187630_0 .var "replace_way", 0 0;
v0x5c8548187710_0 .net "replacement_select", 1 0, v0x5c85481931e0_0;  1 drivers
v0x5c85481877f0 .array "rr_next_way", 0 7, 0 0;
v0x5c85481879b0_0 .var "rr_replacements", 31 0;
v0x5c8548187a90_0 .net "rst_n", 0 0, v0x5c85481932b0_0;  1 drivers
v0x5c8548187b50_0 .var "selected_word", 31 0;
v0x5c8548187c30_0 .var "state", 2 0;
v0x5c8548187d10_0 .net "word_offset", 1 0, L_0x5c8548193720;  1 drivers
v0x5c8548187df0_0 .var "write_data_masked", 31 0;
v0x5c8548187ed0_0 .var "writeback_counter", 1 0;
v0x5c8548187fb0_0 .var "writeback_index", 2 0;
v0x5c8548188090_0 .var "writeback_tag", 24 0;
v0x5c8548188170_0 .var "writeback_way", 0 0;
E_0x5c854809fa00/0 .event edge, v0x5c8548184e50_0, v0x5c8548186dd0_0, v0x5c85481861e0_0, v0x5c8548183f10_0;
E_0x5c854809fa00/1 .event edge, v0x5c8548187b50_0, v0x5c8548187b50_0, v0x5c8548187b50_0, v0x5c8548187b50_0;
E_0x5c854809fa00/2 .event edge, v0x5c8548183f10_0, v0x5c8548187b50_0, v0x5c8548187b50_0, v0x5c8548187b50_0;
E_0x5c854809fa00 .event/or E_0x5c854809fa00/0, E_0x5c854809fa00/1, E_0x5c854809fa00/2;
E_0x5c8547ffe170/0 .event edge, v0x5c8548185d00_0, v0x5c85481862c0_0, v0x5c8548185de0_0, v0x5c8548187c30_0;
E_0x5c8547ffe170/1 .event edge, v0x5c8548188090_0, v0x5c8548187fb0_0, v0x5c8548187ed0_0, v0x5c8548188170_0;
v0x5c85481840b0_0 .array/port v0x5c85481840b0, 0;
v0x5c85481840b0_1 .array/port v0x5c85481840b0, 1;
v0x5c85481840b0_2 .array/port v0x5c85481840b0, 2;
v0x5c85481840b0_3 .array/port v0x5c85481840b0, 3;
E_0x5c8547ffe170/2 .event edge, v0x5c85481840b0_0, v0x5c85481840b0_1, v0x5c85481840b0_2, v0x5c85481840b0_3;
v0x5c85481840b0_4 .array/port v0x5c85481840b0, 4;
v0x5c85481840b0_5 .array/port v0x5c85481840b0, 5;
v0x5c85481840b0_6 .array/port v0x5c85481840b0, 6;
v0x5c85481840b0_7 .array/port v0x5c85481840b0, 7;
E_0x5c8547ffe170/3 .event edge, v0x5c85481840b0_4, v0x5c85481840b0_5, v0x5c85481840b0_6, v0x5c85481840b0_7;
v0x5c85481840b0_8 .array/port v0x5c85481840b0, 8;
v0x5c85481840b0_9 .array/port v0x5c85481840b0, 9;
v0x5c85481840b0_10 .array/port v0x5c85481840b0, 10;
v0x5c85481840b0_11 .array/port v0x5c85481840b0, 11;
E_0x5c8547ffe170/4 .event edge, v0x5c85481840b0_8, v0x5c85481840b0_9, v0x5c85481840b0_10, v0x5c85481840b0_11;
v0x5c85481840b0_12 .array/port v0x5c85481840b0, 12;
v0x5c85481840b0_13 .array/port v0x5c85481840b0, 13;
v0x5c85481840b0_14 .array/port v0x5c85481840b0, 14;
v0x5c85481840b0_15 .array/port v0x5c85481840b0, 15;
E_0x5c8547ffe170/5 .event edge, v0x5c85481840b0_12, v0x5c85481840b0_13, v0x5c85481840b0_14, v0x5c85481840b0_15;
v0x5c8548184370_0 .array/port v0x5c8548184370, 0;
v0x5c8548184370_1 .array/port v0x5c8548184370, 1;
v0x5c8548184370_2 .array/port v0x5c8548184370, 2;
v0x5c8548184370_3 .array/port v0x5c8548184370, 3;
E_0x5c8547ffe170/6 .event edge, v0x5c8548184370_0, v0x5c8548184370_1, v0x5c8548184370_2, v0x5c8548184370_3;
v0x5c8548184370_4 .array/port v0x5c8548184370, 4;
v0x5c8548184370_5 .array/port v0x5c8548184370, 5;
v0x5c8548184370_6 .array/port v0x5c8548184370, 6;
v0x5c8548184370_7 .array/port v0x5c8548184370, 7;
E_0x5c8547ffe170/7 .event edge, v0x5c8548184370_4, v0x5c8548184370_5, v0x5c8548184370_6, v0x5c8548184370_7;
v0x5c8548184370_8 .array/port v0x5c8548184370, 8;
v0x5c8548184370_9 .array/port v0x5c8548184370, 9;
v0x5c8548184370_10 .array/port v0x5c8548184370, 10;
v0x5c8548184370_11 .array/port v0x5c8548184370, 11;
E_0x5c8547ffe170/8 .event edge, v0x5c8548184370_8, v0x5c8548184370_9, v0x5c8548184370_10, v0x5c8548184370_11;
v0x5c8548184370_12 .array/port v0x5c8548184370, 12;
v0x5c8548184370_13 .array/port v0x5c8548184370, 13;
v0x5c8548184370_14 .array/port v0x5c8548184370, 14;
v0x5c8548184370_15 .array/port v0x5c8548184370, 15;
E_0x5c8547ffe170/9 .event edge, v0x5c8548184370_12, v0x5c8548184370_13, v0x5c8548184370_14, v0x5c8548184370_15;
v0x5c8548184630_0 .array/port v0x5c8548184630, 0;
v0x5c8548184630_1 .array/port v0x5c8548184630, 1;
v0x5c8548184630_2 .array/port v0x5c8548184630, 2;
v0x5c8548184630_3 .array/port v0x5c8548184630, 3;
E_0x5c8547ffe170/10 .event edge, v0x5c8548184630_0, v0x5c8548184630_1, v0x5c8548184630_2, v0x5c8548184630_3;
v0x5c8548184630_4 .array/port v0x5c8548184630, 4;
v0x5c8548184630_5 .array/port v0x5c8548184630, 5;
v0x5c8548184630_6 .array/port v0x5c8548184630, 6;
v0x5c8548184630_7 .array/port v0x5c8548184630, 7;
E_0x5c8547ffe170/11 .event edge, v0x5c8548184630_4, v0x5c8548184630_5, v0x5c8548184630_6, v0x5c8548184630_7;
v0x5c8548184630_8 .array/port v0x5c8548184630, 8;
v0x5c8548184630_9 .array/port v0x5c8548184630, 9;
v0x5c8548184630_10 .array/port v0x5c8548184630, 10;
v0x5c8548184630_11 .array/port v0x5c8548184630, 11;
E_0x5c8547ffe170/12 .event edge, v0x5c8548184630_8, v0x5c8548184630_9, v0x5c8548184630_10, v0x5c8548184630_11;
v0x5c8548184630_12 .array/port v0x5c8548184630, 12;
v0x5c8548184630_13 .array/port v0x5c8548184630, 13;
v0x5c8548184630_14 .array/port v0x5c8548184630, 14;
v0x5c8548184630_15 .array/port v0x5c8548184630, 15;
E_0x5c8547ffe170/13 .event edge, v0x5c8548184630_12, v0x5c8548184630_13, v0x5c8548184630_14, v0x5c8548184630_15;
v0x5c85481848f0_0 .array/port v0x5c85481848f0, 0;
v0x5c85481848f0_1 .array/port v0x5c85481848f0, 1;
v0x5c85481848f0_2 .array/port v0x5c85481848f0, 2;
v0x5c85481848f0_3 .array/port v0x5c85481848f0, 3;
E_0x5c8547ffe170/14 .event edge, v0x5c85481848f0_0, v0x5c85481848f0_1, v0x5c85481848f0_2, v0x5c85481848f0_3;
v0x5c85481848f0_4 .array/port v0x5c85481848f0, 4;
v0x5c85481848f0_5 .array/port v0x5c85481848f0, 5;
v0x5c85481848f0_6 .array/port v0x5c85481848f0, 6;
v0x5c85481848f0_7 .array/port v0x5c85481848f0, 7;
E_0x5c8547ffe170/15 .event edge, v0x5c85481848f0_4, v0x5c85481848f0_5, v0x5c85481848f0_6, v0x5c85481848f0_7;
v0x5c85481848f0_8 .array/port v0x5c85481848f0, 8;
v0x5c85481848f0_9 .array/port v0x5c85481848f0, 9;
v0x5c85481848f0_10 .array/port v0x5c85481848f0, 10;
v0x5c85481848f0_11 .array/port v0x5c85481848f0, 11;
E_0x5c8547ffe170/16 .event edge, v0x5c85481848f0_8, v0x5c85481848f0_9, v0x5c85481848f0_10, v0x5c85481848f0_11;
v0x5c85481848f0_12 .array/port v0x5c85481848f0, 12;
v0x5c85481848f0_13 .array/port v0x5c85481848f0, 13;
v0x5c85481848f0_14 .array/port v0x5c85481848f0, 14;
v0x5c85481848f0_15 .array/port v0x5c85481848f0, 15;
E_0x5c8547ffe170/17 .event edge, v0x5c85481848f0_12, v0x5c85481848f0_13, v0x5c85481848f0_14, v0x5c85481848f0_15;
E_0x5c8547ffe170/18 .event edge, v0x5c85481872b0_0, v0x5c85481871d0_0, v0x5c8548186460_0, v0x5c8548184e50_0;
E_0x5c8547ffe170/19 .event edge, v0x5c8548186120_0, v0x5c85481863a0_0;
E_0x5c8547ffe170 .event/or E_0x5c8547ffe170/0, E_0x5c8547ffe170/1, E_0x5c8547ffe170/2, E_0x5c8547ffe170/3, E_0x5c8547ffe170/4, E_0x5c8547ffe170/5, E_0x5c8547ffe170/6, E_0x5c8547ffe170/7, E_0x5c8547ffe170/8, E_0x5c8547ffe170/9, E_0x5c8547ffe170/10, E_0x5c8547ffe170/11, E_0x5c8547ffe170/12, E_0x5c8547ffe170/13, E_0x5c8547ffe170/14, E_0x5c8547ffe170/15, E_0x5c8547ffe170/16, E_0x5c8547ffe170/17, E_0x5c8547ffe170/18, E_0x5c8547ffe170/19;
E_0x5c854816af80/0 .event edge, v0x5c8548187c30_0, v0x5c8548186120_0, v0x5c8548184e50_0, v0x5c85481850b0_0;
v0x5c85481855f0_0 .array/port v0x5c85481855f0, 0;
v0x5c85481855f0_1 .array/port v0x5c85481855f0, 1;
E_0x5c854816af80/1 .event edge, v0x5c8548183c70_0, v0x5c8548187630_0, v0x5c85481855f0_0, v0x5c85481855f0_1;
v0x5c85481855f0_2 .array/port v0x5c85481855f0, 2;
v0x5c85481855f0_3 .array/port v0x5c85481855f0, 3;
v0x5c85481855f0_4 .array/port v0x5c85481855f0, 4;
v0x5c85481855f0_5 .array/port v0x5c85481855f0, 5;
E_0x5c854816af80/2 .event edge, v0x5c85481855f0_2, v0x5c85481855f0_3, v0x5c85481855f0_4, v0x5c85481855f0_5;
v0x5c85481855f0_6 .array/port v0x5c85481855f0, 6;
v0x5c85481855f0_7 .array/port v0x5c85481855f0, 7;
v0x5c85481855f0_8 .array/port v0x5c85481855f0, 8;
v0x5c85481855f0_9 .array/port v0x5c85481855f0, 9;
E_0x5c854816af80/3 .event edge, v0x5c85481855f0_6, v0x5c85481855f0_7, v0x5c85481855f0_8, v0x5c85481855f0_9;
v0x5c85481855f0_10 .array/port v0x5c85481855f0, 10;
v0x5c85481855f0_11 .array/port v0x5c85481855f0, 11;
v0x5c85481855f0_12 .array/port v0x5c85481855f0, 12;
v0x5c85481855f0_13 .array/port v0x5c85481855f0, 13;
E_0x5c854816af80/4 .event edge, v0x5c85481855f0_10, v0x5c85481855f0_11, v0x5c85481855f0_12, v0x5c85481855f0_13;
v0x5c85481855f0_14 .array/port v0x5c85481855f0, 14;
v0x5c85481855f0_15 .array/port v0x5c85481855f0, 15;
v0x5c8548184bb0_0 .array/port v0x5c8548184bb0, 0;
v0x5c8548184bb0_1 .array/port v0x5c8548184bb0, 1;
E_0x5c854816af80/5 .event edge, v0x5c85481855f0_14, v0x5c85481855f0_15, v0x5c8548184bb0_0, v0x5c8548184bb0_1;
v0x5c8548184bb0_2 .array/port v0x5c8548184bb0, 2;
v0x5c8548184bb0_3 .array/port v0x5c8548184bb0, 3;
v0x5c8548184bb0_4 .array/port v0x5c8548184bb0, 4;
v0x5c8548184bb0_5 .array/port v0x5c8548184bb0, 5;
E_0x5c854816af80/6 .event edge, v0x5c8548184bb0_2, v0x5c8548184bb0_3, v0x5c8548184bb0_4, v0x5c8548184bb0_5;
v0x5c8548184bb0_6 .array/port v0x5c8548184bb0, 6;
v0x5c8548184bb0_7 .array/port v0x5c8548184bb0, 7;
v0x5c8548184bb0_8 .array/port v0x5c8548184bb0, 8;
v0x5c8548184bb0_9 .array/port v0x5c8548184bb0, 9;
E_0x5c854816af80/7 .event edge, v0x5c8548184bb0_6, v0x5c8548184bb0_7, v0x5c8548184bb0_8, v0x5c8548184bb0_9;
v0x5c8548184bb0_10 .array/port v0x5c8548184bb0, 10;
v0x5c8548184bb0_11 .array/port v0x5c8548184bb0, 11;
v0x5c8548184bb0_12 .array/port v0x5c8548184bb0, 12;
v0x5c8548184bb0_13 .array/port v0x5c8548184bb0, 13;
E_0x5c854816af80/8 .event edge, v0x5c8548184bb0_10, v0x5c8548184bb0_11, v0x5c8548184bb0_12, v0x5c8548184bb0_13;
v0x5c8548184bb0_14 .array/port v0x5c8548184bb0, 14;
v0x5c8548184bb0_15 .array/port v0x5c8548184bb0, 15;
E_0x5c854816af80/9 .event edge, v0x5c8548184bb0_14, v0x5c8548184bb0_15, v0x5c8548186eb0_0, v0x5c8548187ed0_0;
E_0x5c854816af80/10 .event edge, v0x5c8548186460_0, v0x5c8548184ff0_0;
E_0x5c854816af80 .event/or E_0x5c854816af80/0, E_0x5c854816af80/1, E_0x5c854816af80/2, E_0x5c854816af80/3, E_0x5c854816af80/4, E_0x5c854816af80/5, E_0x5c854816af80/6, E_0x5c854816af80/7, E_0x5c854816af80/8, E_0x5c854816af80/9, E_0x5c854816af80/10;
E_0x5c854816b090/0 .event negedge, v0x5c8548187a90_0;
E_0x5c854816b090/1 .event posedge, v0x5c8548185920_0;
E_0x5c854816b090 .event/or E_0x5c854816b090/0, E_0x5c854816b090/1;
E_0x5c854817ff60/0 .event edge, v0x5c8548187b50_0, v0x5c85481861e0_0, v0x5c8548183f10_0, v0x5c8548185de0_0;
E_0x5c854817ff60/1 .event edge, v0x5c8548187b50_0, v0x5c85481862c0_0, v0x5c8548187b50_0, v0x5c8548187b50_0;
E_0x5c854817ff60/2 .event edge, v0x5c8548187b50_0, v0x5c8548187b50_0, v0x5c8548187b50_0, v0x5c8548183f10_0;
E_0x5c854817ff60/3 .event edge, v0x5c8548185de0_0, v0x5c85481862c0_0, v0x5c8548187df0_0, v0x5c8548185de0_0;
E_0x5c854817ff60/4 .event edge, v0x5c8548187df0_0, v0x5c85481862c0_0, v0x5c8548187df0_0, v0x5c8548185de0_0;
E_0x5c854817ff60/5 .event edge, v0x5c8548187df0_0, v0x5c85481862c0_0, v0x5c8548187df0_0, v0x5c8548185de0_0;
E_0x5c854817ff60/6 .event edge, v0x5c85481862c0_0, v0x5c8548187df0_0;
E_0x5c854817ff60 .event/or E_0x5c854817ff60/0, E_0x5c854817ff60/1, E_0x5c854817ff60/2, E_0x5c854817ff60/3, E_0x5c854817ff60/4, E_0x5c854817ff60/5, E_0x5c854817ff60/6;
E_0x5c8548180080/0 .event edge, v0x5c8548187710_0, v0x5c8548183c70_0, v0x5c85481855f0_0, v0x5c85481855f0_1;
E_0x5c8548180080/1 .event edge, v0x5c85481855f0_2, v0x5c85481855f0_3, v0x5c85481855f0_4, v0x5c85481855f0_5;
E_0x5c8548180080/2 .event edge, v0x5c85481855f0_6, v0x5c85481855f0_7, v0x5c85481855f0_8, v0x5c85481855f0_9;
E_0x5c8548180080/3 .event edge, v0x5c85481855f0_10, v0x5c85481855f0_11, v0x5c85481855f0_12, v0x5c85481855f0_13;
v0x5c85481867e0_0 .array/port v0x5c85481867e0, 0;
v0x5c85481867e0_1 .array/port v0x5c85481867e0, 1;
E_0x5c8548180080/4 .event edge, v0x5c85481855f0_14, v0x5c85481855f0_15, v0x5c85481867e0_0, v0x5c85481867e0_1;
v0x5c85481867e0_2 .array/port v0x5c85481867e0, 2;
v0x5c85481867e0_3 .array/port v0x5c85481867e0, 3;
v0x5c85481867e0_4 .array/port v0x5c85481867e0, 4;
v0x5c85481867e0_5 .array/port v0x5c85481867e0, 5;
E_0x5c8548180080/5 .event edge, v0x5c85481867e0_2, v0x5c85481867e0_3, v0x5c85481867e0_4, v0x5c85481867e0_5;
v0x5c85481867e0_6 .array/port v0x5c85481867e0, 6;
v0x5c85481867e0_7 .array/port v0x5c85481867e0, 7;
v0x5c85481867e0_8 .array/port v0x5c85481867e0, 8;
v0x5c85481867e0_9 .array/port v0x5c85481867e0, 9;
E_0x5c8548180080/6 .event edge, v0x5c85481867e0_6, v0x5c85481867e0_7, v0x5c85481867e0_8, v0x5c85481867e0_9;
v0x5c85481867e0_10 .array/port v0x5c85481867e0, 10;
v0x5c85481867e0_11 .array/port v0x5c85481867e0, 11;
v0x5c85481867e0_12 .array/port v0x5c85481867e0, 12;
v0x5c85481867e0_13 .array/port v0x5c85481867e0, 13;
E_0x5c8548180080/7 .event edge, v0x5c85481867e0_10, v0x5c85481867e0_11, v0x5c85481867e0_12, v0x5c85481867e0_13;
v0x5c85481867e0_14 .array/port v0x5c85481867e0, 14;
v0x5c85481867e0_15 .array/port v0x5c85481867e0, 15;
v0x5c85481839b0_0 .array/port v0x5c85481839b0, 0;
v0x5c85481839b0_1 .array/port v0x5c85481839b0, 1;
E_0x5c8548180080/8 .event edge, v0x5c85481867e0_14, v0x5c85481867e0_15, v0x5c85481839b0_0, v0x5c85481839b0_1;
v0x5c85481839b0_2 .array/port v0x5c85481839b0, 2;
v0x5c85481839b0_3 .array/port v0x5c85481839b0, 3;
v0x5c85481839b0_4 .array/port v0x5c85481839b0, 4;
v0x5c85481839b0_5 .array/port v0x5c85481839b0, 5;
E_0x5c8548180080/9 .event edge, v0x5c85481839b0_2, v0x5c85481839b0_3, v0x5c85481839b0_4, v0x5c85481839b0_5;
v0x5c85481839b0_6 .array/port v0x5c85481839b0, 6;
v0x5c85481839b0_7 .array/port v0x5c85481839b0, 7;
v0x5c85481839b0_8 .array/port v0x5c85481839b0, 8;
v0x5c85481839b0_9 .array/port v0x5c85481839b0, 9;
E_0x5c8548180080/10 .event edge, v0x5c85481839b0_6, v0x5c85481839b0_7, v0x5c85481839b0_8, v0x5c85481839b0_9;
v0x5c85481839b0_10 .array/port v0x5c85481839b0, 10;
v0x5c85481839b0_11 .array/port v0x5c85481839b0, 11;
v0x5c85481839b0_12 .array/port v0x5c85481839b0, 12;
v0x5c85481839b0_13 .array/port v0x5c85481839b0, 13;
E_0x5c8548180080/11 .event edge, v0x5c85481839b0_10, v0x5c85481839b0_11, v0x5c85481839b0_12, v0x5c85481839b0_13;
v0x5c85481839b0_14 .array/port v0x5c85481839b0, 14;
v0x5c85481839b0_15 .array/port v0x5c85481839b0, 15;
v0x5c85481877f0_0 .array/port v0x5c85481877f0, 0;
E_0x5c8548180080/12 .event edge, v0x5c85481839b0_14, v0x5c85481839b0_15, v0x5c8548186620_0, v0x5c85481877f0_0;
v0x5c85481877f0_1 .array/port v0x5c85481877f0, 1;
v0x5c85481877f0_2 .array/port v0x5c85481877f0, 2;
v0x5c85481877f0_3 .array/port v0x5c85481877f0, 3;
v0x5c85481877f0_4 .array/port v0x5c85481877f0, 4;
E_0x5c8548180080/13 .event edge, v0x5c85481877f0_1, v0x5c85481877f0_2, v0x5c85481877f0_3, v0x5c85481877f0_4;
v0x5c85481877f0_5 .array/port v0x5c85481877f0, 5;
v0x5c85481877f0_6 .array/port v0x5c85481877f0, 6;
v0x5c85481877f0_7 .array/port v0x5c85481877f0, 7;
E_0x5c8548180080/14 .event edge, v0x5c85481877f0_5, v0x5c85481877f0_6, v0x5c85481877f0_7;
E_0x5c8548180080 .event/or E_0x5c8548180080/0, E_0x5c8548180080/1, E_0x5c8548180080/2, E_0x5c8548180080/3, E_0x5c8548180080/4, E_0x5c8548180080/5, E_0x5c8548180080/6, E_0x5c8548180080/7, E_0x5c8548180080/8, E_0x5c8548180080/9, E_0x5c8548180080/10, E_0x5c8548180080/11, E_0x5c8548180080/12, E_0x5c8548180080/13, E_0x5c8548180080/14;
E_0x5c85481802e0/0 .event edge, v0x5c8548187d10_0, v0x5c8548183c70_0, v0x5c8548186540_0, v0x5c85481840b0_0;
E_0x5c85481802e0/1 .event edge, v0x5c85481840b0_1, v0x5c85481840b0_2, v0x5c85481840b0_3, v0x5c85481840b0_4;
E_0x5c85481802e0/2 .event edge, v0x5c85481840b0_5, v0x5c85481840b0_6, v0x5c85481840b0_7, v0x5c85481840b0_8;
E_0x5c85481802e0/3 .event edge, v0x5c85481840b0_9, v0x5c85481840b0_10, v0x5c85481840b0_11, v0x5c85481840b0_12;
E_0x5c85481802e0/4 .event edge, v0x5c85481840b0_13, v0x5c85481840b0_14, v0x5c85481840b0_15, v0x5c8548184370_0;
E_0x5c85481802e0/5 .event edge, v0x5c8548184370_1, v0x5c8548184370_2, v0x5c8548184370_3, v0x5c8548184370_4;
E_0x5c85481802e0/6 .event edge, v0x5c8548184370_5, v0x5c8548184370_6, v0x5c8548184370_7, v0x5c8548184370_8;
E_0x5c85481802e0/7 .event edge, v0x5c8548184370_9, v0x5c8548184370_10, v0x5c8548184370_11, v0x5c8548184370_12;
E_0x5c85481802e0/8 .event edge, v0x5c8548184370_13, v0x5c8548184370_14, v0x5c8548184370_15, v0x5c8548184630_0;
E_0x5c85481802e0/9 .event edge, v0x5c8548184630_1, v0x5c8548184630_2, v0x5c8548184630_3, v0x5c8548184630_4;
E_0x5c85481802e0/10 .event edge, v0x5c8548184630_5, v0x5c8548184630_6, v0x5c8548184630_7, v0x5c8548184630_8;
E_0x5c85481802e0/11 .event edge, v0x5c8548184630_9, v0x5c8548184630_10, v0x5c8548184630_11, v0x5c8548184630_12;
E_0x5c85481802e0/12 .event edge, v0x5c8548184630_13, v0x5c8548184630_14, v0x5c8548184630_15, v0x5c85481848f0_0;
E_0x5c85481802e0/13 .event edge, v0x5c85481848f0_1, v0x5c85481848f0_2, v0x5c85481848f0_3, v0x5c85481848f0_4;
E_0x5c85481802e0/14 .event edge, v0x5c85481848f0_5, v0x5c85481848f0_6, v0x5c85481848f0_7, v0x5c85481848f0_8;
E_0x5c85481802e0/15 .event edge, v0x5c85481848f0_9, v0x5c85481848f0_10, v0x5c85481848f0_11, v0x5c85481848f0_12;
E_0x5c85481802e0/16 .event edge, v0x5c85481848f0_13, v0x5c85481848f0_14, v0x5c85481848f0_15;
E_0x5c85481802e0 .event/or E_0x5c85481802e0/0, E_0x5c85481802e0/1, E_0x5c85481802e0/2, E_0x5c85481802e0/3, E_0x5c85481802e0/4, E_0x5c85481802e0/5, E_0x5c85481802e0/6, E_0x5c85481802e0/7, E_0x5c85481802e0/8, E_0x5c85481802e0/9, E_0x5c85481802e0/10, E_0x5c85481802e0/11, E_0x5c85481802e0/12, E_0x5c85481802e0/13, E_0x5c85481802e0/14, E_0x5c85481802e0/15, E_0x5c85481802e0/16;
E_0x5c8548180540/0 .event edge, v0x5c8548183c70_0, v0x5c85481855f0_0, v0x5c85481855f0_1, v0x5c85481855f0_2;
E_0x5c8548180540/1 .event edge, v0x5c85481855f0_3, v0x5c85481855f0_4, v0x5c85481855f0_5, v0x5c85481855f0_6;
E_0x5c8548180540/2 .event edge, v0x5c85481855f0_7, v0x5c85481855f0_8, v0x5c85481855f0_9, v0x5c85481855f0_10;
E_0x5c8548180540/3 .event edge, v0x5c85481855f0_11, v0x5c85481855f0_12, v0x5c85481855f0_13, v0x5c85481855f0_14;
v0x5c8548185330_0 .array/port v0x5c8548185330, 0;
v0x5c8548185330_1 .array/port v0x5c8548185330, 1;
v0x5c8548185330_2 .array/port v0x5c8548185330, 2;
E_0x5c8548180540/4 .event edge, v0x5c85481855f0_15, v0x5c8548185330_0, v0x5c8548185330_1, v0x5c8548185330_2;
v0x5c8548185330_3 .array/port v0x5c8548185330, 3;
v0x5c8548185330_4 .array/port v0x5c8548185330, 4;
v0x5c8548185330_5 .array/port v0x5c8548185330, 5;
v0x5c8548185330_6 .array/port v0x5c8548185330, 6;
E_0x5c8548180540/5 .event edge, v0x5c8548185330_3, v0x5c8548185330_4, v0x5c8548185330_5, v0x5c8548185330_6;
v0x5c8548185330_7 .array/port v0x5c8548185330, 7;
v0x5c8548185330_8 .array/port v0x5c8548185330, 8;
v0x5c8548185330_9 .array/port v0x5c8548185330, 9;
v0x5c8548185330_10 .array/port v0x5c8548185330, 10;
E_0x5c8548180540/6 .event edge, v0x5c8548185330_7, v0x5c8548185330_8, v0x5c8548185330_9, v0x5c8548185330_10;
v0x5c8548185330_11 .array/port v0x5c8548185330, 11;
v0x5c8548185330_12 .array/port v0x5c8548185330, 12;
v0x5c8548185330_13 .array/port v0x5c8548185330, 13;
v0x5c8548185330_14 .array/port v0x5c8548185330, 14;
E_0x5c8548180540/7 .event edge, v0x5c8548185330_11, v0x5c8548185330_12, v0x5c8548185330_13, v0x5c8548185330_14;
v0x5c8548185330_15 .array/port v0x5c8548185330, 15;
E_0x5c8548180540/8 .event edge, v0x5c8548185330_15, v0x5c8548183e30_0;
E_0x5c8548180540 .event/or E_0x5c8548180540/0, E_0x5c8548180540/1, E_0x5c8548180540/2, E_0x5c8548180540/3, E_0x5c8548180540/4, E_0x5c8548180540/5, E_0x5c8548180540/6, E_0x5c8548180540/7, E_0x5c8548180540/8;
L_0x5c85481934e0 .part v0x5c8548191d10_0, 7, 25;
L_0x5c8548193580 .part v0x5c8548191d10_0, 4, 3;
L_0x5c8548193650 .part v0x5c8548191d10_0, 0, 4;
L_0x5c8548193720 .part L_0x5c8548193650, 2, 2;
L_0x5c8548193820 .part L_0x5c8548193650, 0, 2;
L_0x5c85481938f0 .cmp/eq 3, v0x5c8548187c30_0, L_0x7550e2b86018;
L_0x5c8548193ad0 .cmp/eq 3, v0x5c8548187c30_0, L_0x7550e2b86060;
L_0x5c8548193c10 .reduce/nor v0x5c85481917c0_0;
L_0x5c8548193ee0 .cmp/ne 3, v0x5c8548187c30_0, L_0x7550e2b860a8;
L_0x5c8548193fd0 .cmp/ne 3, v0x5c8548187c30_0, L_0x7550e2b860f0;
S_0x5c85481806f0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 5 129, 5 129 0, S_0x5c854817ef70;
 .timescale 0 0;
v0x5c85481808f0_0 .var/2s "i", 31 0;
S_0x5c85481809f0 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 5 254, 5 254 0, S_0x5c854817ef70;
 .timescale 0 0;
v0x5c8548180ed0_0 .var/2s "i", 31 0;
S_0x5c8548180bf0 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 5 256, 5 256 0, S_0x5c85481809f0;
 .timescale 0 0;
v0x5c8548180dd0_0 .var/2s "j", 31 0;
S_0x5c8548180fd0 .scope begin, "$ivl_for_loop5" "$ivl_for_loop5" 5 368, 5 368 0, S_0x5c854817ef70;
 .timescale 0 0;
v0x5c8548181490_0 .var/2s "i", 31 0;
S_0x5c85481811b0 .scope begin, "$ivl_for_loop6" "$ivl_for_loop6" 5 369, 5 369 0, S_0x5c8548180fd0;
 .timescale 0 0;
v0x5c8548181390_0 .var/2s "j", 31 0;
S_0x5c8548181590 .scope function.vec4.s1, "get_lfu_way" "get_lfu_way" 5 177, 5 177 0, S_0x5c854817ef70;
 .timescale 0 0;
; Variable get_lfu_way is vec4 return value of scope S_0x5c8548181590
v0x5c8548181b70_0 .var "lfu_way", 0 0;
v0x5c8548181c50_0 .var "min_count", 7 0;
v0x5c8548181d40_0 .var "set_index", 2 0;
TD_cache_integrated_perf_test_tb.u_dcache.get_lfu_way ;
    %fork t_11, S_0x5c8548181770;
    %jmp t_10;
    .scope S_0x5c8548181770;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c8548181970_0, 0, 32;
T_3.22 ;
    %load/vec4 v0x5c8548181970_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_3.23, 5;
    %load/vec4 v0x5c8548181d40_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v0x5c8548181970_0;
    %pad/s 9;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5c85481855f0, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.24, 8;
    %load/vec4 v0x5c8548181970_0;
    %pad/s 1;
    %ret/vec4 0, 0, 1;  Assign to get_lfu_way (store_vec4_to_lval)
    %disable S_0x5c8548181590;
T_3.24 ;
    %load/vec4 v0x5c8548181d40_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v0x5c8548181970_0;
    %pad/s 9;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5c85481839b0, 4;
    %load/vec4 v0x5c8548181c50_0;
    %cmp/u;
    %jmp/0xz  T_3.26, 5;
    %load/vec4 v0x5c8548181d40_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v0x5c8548181970_0;
    %pad/s 9;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5c85481839b0, 4;
    %store/vec4 v0x5c8548181c50_0, 0, 8;
    %load/vec4 v0x5c8548181970_0;
    %pad/s 1;
    %store/vec4 v0x5c8548181b70_0, 0, 1;
T_3.26 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5c8548181970_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5c8548181970_0, 0, 32;
    %jmp T_3.22;
T_3.23 ;
    %end;
    .scope S_0x5c8548181590;
t_10 %join;
    %load/vec4 v0x5c8548181b70_0;
    %ret/vec4 0, 0, 1;  Assign to get_lfu_way (store_vec4_to_lval)
    %disable S_0x5c8548181590;
    %end;
S_0x5c8548181770 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 5 181, 5 181 0, S_0x5c8548181590;
 .timescale 0 0;
v0x5c8548181970_0 .var/2s "i", 31 0;
S_0x5c8548181e20 .scope function.vec4.s1, "get_lru_way" "get_lru_way" 5 160, 5 160 0, S_0x5c854817ef70;
 .timescale 0 0;
; Variable get_lru_way is vec4 return value of scope S_0x5c8548181e20
v0x5c8548182450_0 .var "lru_way", 0 0;
v0x5c8548182530_0 .var "max_order", 0 0;
v0x5c85481825f0_0 .var "set_index", 2 0;
TD_cache_integrated_perf_test_tb.u_dcache.get_lru_way ;
    %fork t_13, S_0x5c8548182050;
    %jmp t_12;
    .scope S_0x5c8548182050;
t_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c8548182250_0, 0, 32;
T_4.28 ;
    %load/vec4 v0x5c8548182250_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_4.29, 5;
    %load/vec4 v0x5c85481825f0_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v0x5c8548182250_0;
    %pad/s 9;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5c85481855f0, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.30, 8;
    %load/vec4 v0x5c8548182250_0;
    %pad/s 1;
    %ret/vec4 0, 0, 1;  Assign to get_lru_way (store_vec4_to_lval)
    %disable S_0x5c8548181e20;
T_4.30 ;
    %load/vec4 v0x5c8548182530_0;
    %load/vec4 v0x5c85481825f0_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v0x5c8548182250_0;
    %pad/s 9;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5c85481867e0, 4;
    %cmp/u;
    %jmp/0xz  T_4.32, 5;
    %load/vec4 v0x5c85481825f0_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v0x5c8548182250_0;
    %pad/s 9;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5c85481867e0, 4;
    %store/vec4 v0x5c8548182530_0, 0, 1;
    %load/vec4 v0x5c8548182250_0;
    %pad/s 1;
    %store/vec4 v0x5c8548182450_0, 0, 1;
T_4.32 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5c8548182250_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5c8548182250_0, 0, 32;
    %jmp T_4.28;
T_4.29 ;
    %end;
    .scope S_0x5c8548181e20;
t_12 %join;
    %load/vec4 v0x5c8548182450_0;
    %ret/vec4 0, 0, 1;  Assign to get_lru_way (store_vec4_to_lval)
    %disable S_0x5c8548181e20;
    %end;
S_0x5c8548182050 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 5 164, 5 164 0, S_0x5c8548181e20;
 .timescale 0 0;
v0x5c8548182250_0 .var/2s "i", 31 0;
S_0x5c85481826d0 .scope function.vec4.s1, "get_random_way" "get_random_way" 5 194, 5 194 0, S_0x5c854817ef70;
 .timescale 0 0;
; Variable get_random_way is vec4 return value of scope S_0x5c85481826d0
TD_cache_integrated_perf_test_tb.u_dcache.get_random_way ;
    %load/vec4 v0x5c8548186620_0;
    %parti/s 1, 0, 2;
    %ret/vec4 0, 0, 1;  Assign to get_random_way (store_vec4_to_lval)
    %disable S_0x5c85481826d0;
    %end;
S_0x5c85481829b0 .scope task, "update_lru" "update_lru" 5 382, 5 382 0, S_0x5c854817ef70;
 .timescale 0 0;
v0x5c8548182e90_0 .var "accessed_way", 0 0;
v0x5c8548182f90_0 .var "set_idx", 2 0;
TD_cache_integrated_perf_test_tb.u_dcache.update_lru ;
    %fork t_15, S_0x5c8548182b90;
    %jmp t_14;
    .scope S_0x5c8548182b90;
t_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c8548182d90_0, 0, 32;
T_6.34 ;
    %load/vec4 v0x5c8548182d90_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.35, 5;
    %load/vec4 v0x5c8548182d90_0;
    %load/vec4 v0x5c8548182e90_0;
    %pad/u 32;
    %cmp/e;
    %jmp/0xz  T_6.36, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5c8548182f90_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v0x5c8548182d90_0;
    %pad/s 9;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c85481867e0, 0, 4;
    %jmp T_6.37;
T_6.36 ;
    %load/vec4 v0x5c8548182f90_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v0x5c8548182d90_0;
    %pad/s 9;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5c85481867e0, 4;
    %load/vec4 v0x5c8548182f90_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v0x5c8548182e90_0;
    %pad/u 3;
    %pad/u 9;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5c85481867e0, 4;
    %cmp/u;
    %jmp/0xz  T_6.38, 5;
    %load/vec4 v0x5c8548182f90_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v0x5c8548182d90_0;
    %pad/s 9;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5c85481867e0, 4;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %load/vec4 v0x5c8548182f90_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v0x5c8548182d90_0;
    %pad/s 9;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c85481867e0, 0, 4;
T_6.38 ;
T_6.37 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5c8548182d90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5c8548182d90_0, 0, 32;
    %jmp T_6.34;
T_6.35 ;
    %end;
    .scope S_0x5c85481829b0;
t_14 %join;
    %end;
S_0x5c8548182b90 .scope begin, "$ivl_for_loop7" "$ivl_for_loop7" 5 383, 5 383 0, S_0x5c85481829b0;
 .timescale 0 0;
v0x5c8548182d90_0 .var/2s "i", 31 0;
S_0x5c8548188670 .scope module, "u_perf_monitor" "arm7tdmi_cache_perf_monitor" 4 139, 6 6 0, S_0x5c854814b400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "icache_access";
    .port_info 3 /INPUT 1 "icache_hit";
    .port_info 4 /INPUT 1 "icache_miss";
    .port_info 5 /INPUT 1 "icache_eviction";
    .port_info 6 /INPUT 1 "icache_fill";
    .port_info 7 /INPUT 32 "icache_addr";
    .port_info 8 /INPUT 1 "dcache_access";
    .port_info 9 /INPUT 1 "dcache_hit";
    .port_info 10 /INPUT 1 "dcache_miss";
    .port_info 11 /INPUT 1 "dcache_eviction";
    .port_info 12 /INPUT 1 "dcache_fill";
    .port_info 13 /INPUT 1 "dcache_write";
    .port_info 14 /INPUT 1 "dcache_writeback";
    .port_info 15 /INPUT 32 "dcache_addr";
    .port_info 16 /INPUT 1 "coherency_invalidation";
    .port_info 17 /INPUT 1 "coherency_conflict";
    .port_info 18 /INPUT 32 "coherency_addr";
    .port_info 19 /INPUT 1 "mmu_tlb_access";
    .port_info 20 /INPUT 1 "mmu_tlb_hit";
    .port_info 21 /INPUT 1 "mmu_tlb_miss";
    .port_info 22 /INPUT 1 "mmu_page_fault";
    .port_info 23 /INPUT 1 "mmu_asid_switch";
    .port_info 24 /OUTPUT 32 "icache_total_accesses";
    .port_info 25 /OUTPUT 32 "icache_total_hits";
    .port_info 26 /OUTPUT 32 "icache_total_misses";
    .port_info 27 /OUTPUT 32 "icache_total_evictions";
    .port_info 28 /OUTPUT 32 "dcache_total_accesses";
    .port_info 29 /OUTPUT 32 "dcache_total_hits";
    .port_info 30 /OUTPUT 32 "dcache_total_misses";
    .port_info 31 /OUTPUT 32 "dcache_total_evictions";
    .port_info 32 /OUTPUT 32 "dcache_total_writes";
    .port_info 33 /OUTPUT 32 "dcache_total_writebacks";
    .port_info 34 /OUTPUT 32 "coherency_total_invalidations";
    .port_info 35 /OUTPUT 32 "coherency_total_conflicts";
    .port_info 36 /OUTPUT 32 "mmu_total_accesses";
    .port_info 37 /OUTPUT 32 "mmu_total_hits";
    .port_info 38 /OUTPUT 32 "mmu_total_misses";
    .port_info 39 /OUTPUT 32 "mmu_total_page_faults";
    .port_info 40 /OUTPUT 32 "mmu_total_asid_switches";
    .port_info 41 /OUTPUT 16 "icache_hit_rate_percent";
    .port_info 42 /OUTPUT 16 "dcache_hit_rate_percent";
    .port_info 43 /OUTPUT 16 "mmu_hit_rate_percent";
    .port_info 44 /OUTPUT 32 "total_memory_accesses";
    .port_info 45 /OUTPUT 32 "cache_efficiency_metric";
    .port_info 46 /INPUT 1 "perf_reset";
    .port_info 47 /INPUT 1 "perf_enable";
    .port_info 48 /INPUT 4 "perf_sample_period";
    .port_info 49 /OUTPUT 1 "monitor_active";
    .port_info 50 /OUTPUT 1 "counters_overflow";
P_0x5c8548188850 .param/l "ADDR_WIDTH" 0 6 7, +C4<00000000000000000000000000100000>;
P_0x5c8548188890 .param/l "NUM_COUNTERS" 0 6 8, +C4<00000000000000000000000000010000>;
L_0x5c85481a46d0 .functor OR 1, L_0x5c85481a44f0, L_0x5c85481a45e0, C4<0>, C4<0>;
L_0x5c85481a4900 .functor OR 1, L_0x5c85481a46d0, L_0x5c85481a47e0, C4<0>, C4<0>;
L_0x5c85481a4b60 .functor OR 1, L_0x5c85481a4900, L_0x5c85481a4a10, C4<0>, C4<0>;
L_0x5c85481a4f60 .functor OR 1, L_0x5c85481a4d00, L_0x5c85481a4dd0, C4<0>, C4<0>;
L_0x5c85481a5190 .functor OR 1, L_0x5c85481a4f60, L_0x5c85481a50a0, C4<0>, C4<0>;
L_0x5c85481a5410 .functor OR 1, L_0x5c85481a5190, L_0x5c85481a52a0, C4<0>, C4<0>;
L_0x5c85481a5650 .functor OR 1, L_0x5c85481a5410, L_0x5c85481a5560, C4<0>, C4<0>;
L_0x5c85481a58e0 .functor OR 1, L_0x5c85481a5650, L_0x5c85481a5760, C4<0>, C4<0>;
L_0x5c85481a5cd0 .functor OR 1, L_0x5c85481a59f0, L_0x5c85481a5b10, C4<0>, C4<0>;
L_0x5c85481a5c60 .functor OR 1, L_0x5c85481a5de0, L_0x5c85481a5f00, C4<0>, C4<0>;
L_0x5c85481a62a0 .functor OR 1, L_0x5c85481a5c60, L_0x5c85481a61d0, C4<0>, C4<0>;
L_0x5c85481a6560 .functor OR 1, L_0x5c85481a62a0, L_0x5c85481a63b0, C4<0>, C4<0>;
L_0x5c85481a6800 .functor OR 1, L_0x5c85481a6560, L_0x5c85481a66e0, C4<0>, C4<0>;
L_0x5c85481a6910 .functor OR 1, L_0x5c85481a4b60, L_0x5c85481a58e0, C4<0>, C4<0>;
L_0x5c85481a6670 .functor OR 1, L_0x5c85481a6910, L_0x5c85481a5cd0, C4<0>, C4<0>;
L_0x5c85481a6b40 .functor OR 1, L_0x5c85481a6670, L_0x5c85481a6800, C4<0>, C4<0>;
L_0x5c85481a6dd0 .functor BUFZ 32, v0x5c854818dbf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5c85481a7550 .functor BUFZ 32, v0x5c854818e410_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5c85481a7660 .functor BUFZ 32, v0x5c854818e670_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5c85481a7720 .functor BUFZ 32, v0x5c854818df30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5c85481a7890 .functor BUFZ 32, v0x5c854818c470_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5c85481a7950 .functor BUFZ 32, v0x5c854818cc70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5c85481a7ad0 .functor BUFZ 32, v0x5c854818ced0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5c85481a7be0 .functor BUFZ 32, v0x5c854818c7a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5c85481a7d70 .functor BUFZ 32, v0x5c854818d990_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5c85481a7e30 .functor BUFZ 32, v0x5c854818d8b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5c85481a7fd0 .functor BUFZ 32, v0x5c854818bed0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5c85481a8090 .functor BUFZ 32, v0x5c854818bc70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5c85481a8240 .functor BUFZ 32, v0x5c854818eb90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5c85481a8300 .functor BUFZ 32, v0x5c854818f090_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5c85481a84c0 .functor BUFZ 32, v0x5c854818f170_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5c85481a8580 .functor BUFZ 32, v0x5c854818f490_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5c85481a8750 .functor BUFZ 32, v0x5c854818edf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5c85481a8810 .functor BUFZ 1, v0x5c8548192c30_0, C4<0>, C4<0>, C4<0>;
L_0x7550e2b86138 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x5c8548188f10_0 .net/2u *"_ivl_0", 31 0, L_0x7550e2b86138;  1 drivers
L_0x7550e2b861c8 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x5c8548189010_0 .net/2u *"_ivl_10", 31 0, L_0x7550e2b861c8;  1 drivers
L_0x7550e2b86600 .functor BUFT 1, C4<00000000000000000000000000101000>, C4<0>, C4<0>, C4<0>;
v0x5c85481890f0_0 .net/2u *"_ivl_102", 31 0, L_0x7550e2b86600;  1 drivers
v0x5c85481891e0_0 .net *"_ivl_105", 31 0, L_0x5c85481a6f80;  1 drivers
L_0x7550e2b86648 .functor BUFT 1, C4<00000000000000000000000000111100>, C4<0>, C4<0>, C4<0>;
v0x5c85481892c0_0 .net/2u *"_ivl_106", 31 0, L_0x7550e2b86648;  1 drivers
v0x5c85481893f0_0 .net *"_ivl_109", 31 0, L_0x5c85481a70c0;  1 drivers
v0x5c85481894d0_0 .net *"_ivl_110", 31 0, L_0x5c85481a6ee0;  1 drivers
L_0x7550e2b86690 .functor BUFT 1, C4<00000000000000000000000001100100>, C4<0>, C4<0>, C4<0>;
v0x5c85481895b0_0 .net/2u *"_ivl_112", 31 0, L_0x7550e2b86690;  1 drivers
v0x5c8548189690_0 .net *"_ivl_12", 0 0, L_0x5c85481a47e0;  1 drivers
v0x5c8548189750_0 .net *"_ivl_15", 0 0, L_0x5c85481a4900;  1 drivers
L_0x7550e2b86210 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x5c8548189810_0 .net/2u *"_ivl_16", 31 0, L_0x7550e2b86210;  1 drivers
v0x5c85481898f0_0 .net *"_ivl_18", 0 0, L_0x5c85481a4a10;  1 drivers
v0x5c85481899b0_0 .net *"_ivl_2", 0 0, L_0x5c85481a44f0;  1 drivers
L_0x7550e2b86258 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x5c8548189a70_0 .net/2u *"_ivl_22", 31 0, L_0x7550e2b86258;  1 drivers
v0x5c8548189b50_0 .net *"_ivl_24", 0 0, L_0x5c85481a4d00;  1 drivers
L_0x7550e2b862a0 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x5c8548189c10_0 .net/2u *"_ivl_26", 31 0, L_0x7550e2b862a0;  1 drivers
v0x5c8548189cf0_0 .net *"_ivl_28", 0 0, L_0x5c85481a4dd0;  1 drivers
v0x5c8548189db0_0 .net *"_ivl_31", 0 0, L_0x5c85481a4f60;  1 drivers
L_0x7550e2b862e8 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x5c8548189e70_0 .net/2u *"_ivl_32", 31 0, L_0x7550e2b862e8;  1 drivers
v0x5c8548189f50_0 .net *"_ivl_34", 0 0, L_0x5c85481a50a0;  1 drivers
v0x5c854818a010_0 .net *"_ivl_37", 0 0, L_0x5c85481a5190;  1 drivers
L_0x7550e2b86330 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x5c854818a0d0_0 .net/2u *"_ivl_38", 31 0, L_0x7550e2b86330;  1 drivers
L_0x7550e2b86180 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x5c854818a1b0_0 .net/2u *"_ivl_4", 31 0, L_0x7550e2b86180;  1 drivers
v0x5c854818a290_0 .net *"_ivl_40", 0 0, L_0x5c85481a52a0;  1 drivers
v0x5c854818a350_0 .net *"_ivl_43", 0 0, L_0x5c85481a5410;  1 drivers
L_0x7550e2b86378 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x5c854818a410_0 .net/2u *"_ivl_44", 31 0, L_0x7550e2b86378;  1 drivers
v0x5c854818a4f0_0 .net *"_ivl_46", 0 0, L_0x5c85481a5560;  1 drivers
v0x5c854818a5b0_0 .net *"_ivl_49", 0 0, L_0x5c85481a5650;  1 drivers
L_0x7550e2b863c0 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x5c854818a670_0 .net/2u *"_ivl_50", 31 0, L_0x7550e2b863c0;  1 drivers
v0x5c854818a750_0 .net *"_ivl_52", 0 0, L_0x5c85481a5760;  1 drivers
L_0x7550e2b86408 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x5c854818a810_0 .net/2u *"_ivl_56", 31 0, L_0x7550e2b86408;  1 drivers
v0x5c854818a8f0_0 .net *"_ivl_58", 0 0, L_0x5c85481a59f0;  1 drivers
v0x5c854818a9b0_0 .net *"_ivl_6", 0 0, L_0x5c85481a45e0;  1 drivers
L_0x7550e2b86450 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x5c854818aa70_0 .net/2u *"_ivl_60", 31 0, L_0x7550e2b86450;  1 drivers
v0x5c854818ab50_0 .net *"_ivl_62", 0 0, L_0x5c85481a5b10;  1 drivers
L_0x7550e2b86498 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x5c854818ac10_0 .net/2u *"_ivl_66", 31 0, L_0x7550e2b86498;  1 drivers
v0x5c854818acf0_0 .net *"_ivl_68", 0 0, L_0x5c85481a5de0;  1 drivers
L_0x7550e2b864e0 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x5c854818adb0_0 .net/2u *"_ivl_70", 31 0, L_0x7550e2b864e0;  1 drivers
v0x5c854818ae90_0 .net *"_ivl_72", 0 0, L_0x5c85481a5f00;  1 drivers
v0x5c854818af50_0 .net *"_ivl_75", 0 0, L_0x5c85481a5c60;  1 drivers
L_0x7550e2b86528 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x5c854818b010_0 .net/2u *"_ivl_76", 31 0, L_0x7550e2b86528;  1 drivers
v0x5c854818b0f0_0 .net *"_ivl_78", 0 0, L_0x5c85481a61d0;  1 drivers
v0x5c854818b1b0_0 .net *"_ivl_81", 0 0, L_0x5c85481a62a0;  1 drivers
L_0x7550e2b86570 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x5c854818b270_0 .net/2u *"_ivl_82", 31 0, L_0x7550e2b86570;  1 drivers
v0x5c854818b350_0 .net *"_ivl_84", 0 0, L_0x5c85481a63b0;  1 drivers
v0x5c854818b410_0 .net *"_ivl_87", 0 0, L_0x5c85481a6560;  1 drivers
L_0x7550e2b865b8 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x5c854818b4d0_0 .net/2u *"_ivl_88", 31 0, L_0x7550e2b865b8;  1 drivers
v0x5c854818b5b0_0 .net *"_ivl_9", 0 0, L_0x5c85481a46d0;  1 drivers
v0x5c854818b670_0 .net *"_ivl_90", 0 0, L_0x5c85481a66e0;  1 drivers
v0x5c854818b730_0 .net *"_ivl_95", 0 0, L_0x5c85481a6910;  1 drivers
v0x5c854818b7f0_0 .net *"_ivl_97", 0 0, L_0x5c85481a6670;  1 drivers
v0x5c854818b8b0_0 .var "cache_efficiency_metric", 31 0;
v0x5c854818b990_0 .net "clk", 0 0, v0x5c8548191bd0_0;  alias, 1 drivers
L_0x7550e2b86960 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c854818ba30_0 .net "coherency_addr", 31 0, L_0x7550e2b86960;  1 drivers
L_0x7550e2b86918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c854818baf0_0 .net "coherency_conflict", 0 0, L_0x7550e2b86918;  1 drivers
v0x5c854818bbb0_0 .var "coherency_conflict_prev", 0 0;
v0x5c854818bc70_0 .var "coherency_conflicts", 31 0;
L_0x7550e2b868d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c854818bd50_0 .net "coherency_invalidation", 0 0, L_0x7550e2b868d0;  1 drivers
v0x5c854818be10_0 .var "coherency_invalidation_prev", 0 0;
v0x5c854818bed0_0 .var "coherency_invalidations", 31 0;
v0x5c854818bfb0_0 .net "coherency_overflow", 0 0, L_0x5c85481a5cd0;  1 drivers
v0x5c854818c070_0 .net "coherency_total_conflicts", 31 0, L_0x5c85481a8090;  1 drivers
v0x5c854818c150_0 .net "coherency_total_invalidations", 31 0, L_0x5c85481a7fd0;  1 drivers
v0x5c854818c230_0 .net "counters_overflow", 0 0, L_0x5c85481a6b40;  alias, 1 drivers
v0x5c854818c2f0_0 .net "dcache_access", 0 0, L_0x5c85481a8a40;  1 drivers
v0x5c854818c3b0_0 .var "dcache_access_prev", 0 0;
v0x5c854818c470_0 .var "dcache_accesses", 31 0;
v0x5c854818c550_0 .net "dcache_addr", 31 0, v0x5c8548191d10_0;  alias, 1 drivers
L_0x7550e2b86888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c854818c640_0 .net "dcache_eviction", 0 0, L_0x7550e2b86888;  1 drivers
v0x5c854818c6e0_0 .var "dcache_eviction_prev", 0 0;
v0x5c854818c7a0_0 .var "dcache_evictions", 31 0;
v0x5c854818c880_0 .net "dcache_fill", 0 0, L_0x5c85481a8d60;  1 drivers
v0x5c854818c940_0 .net "dcache_hit", 0 0, L_0x5c85480f9a60;  alias, 1 drivers
v0x5c854818ca10_0 .var "dcache_hit_prev", 0 0;
v0x5c854818cab0_0 .var "dcache_hit_rate_calc", 31 0;
v0x5c854818cb90_0 .var "dcache_hit_rate_percent", 15 0;
v0x5c854818cc70_0 .var "dcache_hits", 31 0;
v0x5c854818cd50_0 .net "dcache_miss", 0 0, L_0x5c85481a8b90;  1 drivers
v0x5c854818ce10_0 .var "dcache_miss_prev", 0 0;
v0x5c854818ced0_0 .var "dcache_misses", 31 0;
v0x5c854818cfb0_0 .net "dcache_overflow", 0 0, L_0x5c85481a58e0;  1 drivers
v0x5c854818d070_0 .net "dcache_total_accesses", 31 0, L_0x5c85481a7890;  alias, 1 drivers
v0x5c854818d150_0 .net "dcache_total_evictions", 31 0, L_0x5c85481a7be0;  1 drivers
v0x5c854818d230_0 .net "dcache_total_hits", 31 0, L_0x5c85481a7950;  alias, 1 drivers
v0x5c854818d310_0 .net "dcache_total_misses", 31 0, L_0x5c85481a7ad0;  alias, 1 drivers
v0x5c854818d3f0_0 .net "dcache_total_writebacks", 31 0, L_0x5c85481a7e30;  1 drivers
v0x5c854818d4d0_0 .net "dcache_total_writes", 31 0, L_0x5c85481a7d70;  1 drivers
v0x5c854818d5b0_0 .net "dcache_write", 0 0, L_0x5c85481a8e70;  1 drivers
v0x5c854818d670_0 .var "dcache_write_prev", 0 0;
v0x5c854818d730_0 .net "dcache_writeback", 0 0, L_0x5c85481a8fb0;  1 drivers
v0x5c854818d7f0_0 .var "dcache_writeback_prev", 0 0;
v0x5c854818d8b0_0 .var "dcache_writebacks", 31 0;
v0x5c854818d990_0 .var "dcache_writes", 31 0;
L_0x7550e2b866d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c854818da70_0 .net "icache_access", 0 0, L_0x7550e2b866d8;  1 drivers
v0x5c854818db30_0 .var "icache_access_prev", 0 0;
v0x5c854818dbf0_0 .var "icache_accesses", 31 0;
L_0x7550e2b86840 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c854818dcd0_0 .net "icache_addr", 31 0, L_0x7550e2b86840;  1 drivers
L_0x7550e2b867b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c854818ddb0_0 .net "icache_eviction", 0 0, L_0x7550e2b867b0;  1 drivers
v0x5c854818de70_0 .var "icache_eviction_prev", 0 0;
v0x5c854818df30_0 .var "icache_evictions", 31 0;
L_0x7550e2b867f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c854818e010_0 .net "icache_fill", 0 0, L_0x7550e2b867f8;  1 drivers
L_0x7550e2b86720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c854818e0d0_0 .net "icache_hit", 0 0, L_0x7550e2b86720;  1 drivers
v0x5c854818e190_0 .var "icache_hit_prev", 0 0;
v0x5c854818e250_0 .var "icache_hit_rate_calc", 31 0;
v0x5c854818e330_0 .var "icache_hit_rate_percent", 15 0;
v0x5c854818e410_0 .var "icache_hits", 31 0;
L_0x7550e2b86768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c854818e4f0_0 .net "icache_miss", 0 0, L_0x7550e2b86768;  1 drivers
v0x5c854818e5b0_0 .var "icache_miss_prev", 0 0;
v0x5c854818e670_0 .var "icache_misses", 31 0;
v0x5c854818e750_0 .net "icache_overflow", 0 0, L_0x5c85481a4b60;  1 drivers
v0x5c854818e810_0 .net "icache_total_accesses", 31 0, L_0x5c85481a6dd0;  1 drivers
v0x5c854818e8f0_0 .net "icache_total_evictions", 31 0, L_0x5c85481a7720;  1 drivers
v0x5c854818e9d0_0 .net "icache_total_hits", 31 0, L_0x5c85481a7550;  1 drivers
v0x5c854818eab0_0 .net "icache_total_misses", 31 0, L_0x5c85481a7660;  1 drivers
v0x5c854818eb90_0 .var "mmu_accesses", 31 0;
L_0x7550e2b86ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c854818ec70_0 .net "mmu_asid_switch", 0 0, L_0x7550e2b86ac8;  1 drivers
v0x5c854818ed30_0 .var "mmu_asid_switch_prev", 0 0;
v0x5c854818edf0_0 .var "mmu_asid_switches", 31 0;
v0x5c854818eed0_0 .var "mmu_hit_rate_calc", 31 0;
v0x5c854818efb0_0 .var "mmu_hit_rate_percent", 15 0;
v0x5c854818f090_0 .var "mmu_hits", 31 0;
v0x5c854818f170_0 .var "mmu_misses", 31 0;
v0x5c854818f250_0 .net "mmu_overflow", 0 0, L_0x5c85481a6800;  1 drivers
L_0x7550e2b86a80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c854818f310_0 .net "mmu_page_fault", 0 0, L_0x7550e2b86a80;  1 drivers
v0x5c854818f3d0_0 .var "mmu_page_fault_prev", 0 0;
v0x5c854818f490_0 .var "mmu_page_faults", 31 0;
L_0x7550e2b869a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c854818f570_0 .net "mmu_tlb_access", 0 0, L_0x7550e2b869a8;  1 drivers
v0x5c854818f630_0 .var "mmu_tlb_access_prev", 0 0;
L_0x7550e2b869f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c854818f6f0_0 .net "mmu_tlb_hit", 0 0, L_0x7550e2b869f0;  1 drivers
v0x5c854818ffc0_0 .var "mmu_tlb_hit_prev", 0 0;
L_0x7550e2b86a38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c8548190080_0 .net "mmu_tlb_miss", 0 0, L_0x7550e2b86a38;  1 drivers
v0x5c8548190140_0 .var "mmu_tlb_miss_prev", 0 0;
v0x5c8548190200_0 .net "mmu_total_accesses", 31 0, L_0x5c85481a8240;  1 drivers
v0x5c85481902e0_0 .net "mmu_total_asid_switches", 31 0, L_0x5c85481a8750;  1 drivers
v0x5c85481903c0_0 .net "mmu_total_hits", 31 0, L_0x5c85481a8300;  1 drivers
v0x5c85481904a0_0 .net "mmu_total_misses", 31 0, L_0x5c85481a84c0;  1 drivers
v0x5c8548190580_0 .net "mmu_total_page_faults", 31 0, L_0x5c85481a8580;  1 drivers
v0x5c8548190660_0 .net "monitor_active", 0 0, L_0x5c85481a8810;  alias, 1 drivers
v0x5c8548190720_0 .net "perf_enable", 0 0, v0x5c8548192c30_0;  1 drivers
v0x5c85481907e0_0 .net "perf_reset", 0 0, v0x5c8548192dd0_0;  1 drivers
v0x5c85481908a0_0 .net "perf_sample_period", 3 0, v0x5c8548192ea0_0;  1 drivers
v0x5c8548190980_0 .net "rst_n", 0 0, v0x5c85481932b0_0;  alias, 1 drivers
v0x5c8548190a50_0 .var "sample_counter", 31 0;
v0x5c8548190b10_0 .var "sample_tick", 0 0;
v0x5c8548190bd0_0 .net "total_memory_accesses", 31 0, L_0x5c85481a6d30;  1 drivers
v0x5c8548190cb0_0 .net "weighted_hits", 31 0, L_0x5c85481a7350;  1 drivers
L_0x5c85481a44f0 .cmp/eq 32, v0x5c854818dbf0_0, L_0x7550e2b86138;
L_0x5c85481a45e0 .cmp/eq 32, v0x5c854818e410_0, L_0x7550e2b86180;
L_0x5c85481a47e0 .cmp/eq 32, v0x5c854818e670_0, L_0x7550e2b861c8;
L_0x5c85481a4a10 .cmp/eq 32, v0x5c854818df30_0, L_0x7550e2b86210;
L_0x5c85481a4d00 .cmp/eq 32, v0x5c854818c470_0, L_0x7550e2b86258;
L_0x5c85481a4dd0 .cmp/eq 32, v0x5c854818cc70_0, L_0x7550e2b862a0;
L_0x5c85481a50a0 .cmp/eq 32, v0x5c854818ced0_0, L_0x7550e2b862e8;
L_0x5c85481a52a0 .cmp/eq 32, v0x5c854818c7a0_0, L_0x7550e2b86330;
L_0x5c85481a5560 .cmp/eq 32, v0x5c854818d990_0, L_0x7550e2b86378;
L_0x5c85481a5760 .cmp/eq 32, v0x5c854818d8b0_0, L_0x7550e2b863c0;
L_0x5c85481a59f0 .cmp/eq 32, v0x5c854818bed0_0, L_0x7550e2b86408;
L_0x5c85481a5b10 .cmp/eq 32, v0x5c854818bc70_0, L_0x7550e2b86450;
L_0x5c85481a5de0 .cmp/eq 32, v0x5c854818eb90_0, L_0x7550e2b86498;
L_0x5c85481a5f00 .cmp/eq 32, v0x5c854818f090_0, L_0x7550e2b864e0;
L_0x5c85481a61d0 .cmp/eq 32, v0x5c854818f170_0, L_0x7550e2b86528;
L_0x5c85481a63b0 .cmp/eq 32, v0x5c854818f490_0, L_0x7550e2b86570;
L_0x5c85481a66e0 .cmp/eq 32, v0x5c854818edf0_0, L_0x7550e2b865b8;
L_0x5c85481a6d30 .arith/sum 32, v0x5c854818dbf0_0, v0x5c854818c470_0;
L_0x5c85481a6f80 .arith/mult 32, v0x5c854818e410_0, L_0x7550e2b86600;
L_0x5c85481a70c0 .arith/mult 32, v0x5c854818cc70_0, L_0x7550e2b86648;
L_0x5c85481a6ee0 .arith/sum 32, L_0x5c85481a6f80, L_0x5c85481a70c0;
L_0x5c85481a7350 .arith/div 32, L_0x5c85481a6ee0, L_0x7550e2b86690;
    .scope S_0x5c8548181590;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c8548181b70_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5c8548181c50_0, 0, 8;
    %end;
    .thread T_7, $init;
    .scope S_0x5c8548181e20;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c8548182450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c8548182530_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x5c854817ef70;
T_9 ;
Ewait_0 .event/or E_0x5c8548180540, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c85481850b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c8548186540_0, 0, 1;
    %fork t_17, S_0x5c85481806f0;
    %jmp t_16;
    .scope S_0x5c85481806f0;
t_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c85481808f0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x5c85481808f0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_9.1, 5;
    %load/vec4 v0x5c8548183c70_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v0x5c85481808f0_0;
    %pad/s 9;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5c85481855f0, 4;
    %load/vec4 v0x5c8548183c70_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v0x5c85481808f0_0;
    %pad/s 9;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5c8548185330, 4;
    %load/vec4 v0x5c8548183e30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c85481850b0_0, 0, 1;
    %load/vec4 v0x5c85481808f0_0;
    %pad/s 1;
    %store/vec4 v0x5c8548186540_0, 0, 1;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5c85481808f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5c85481808f0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .scope S_0x5c854817ef70;
t_16 %join;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5c854817ef70;
T_10 ;
Ewait_1 .event/or E_0x5c85481802e0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x5c8548187d10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v0x5c8548183c70_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v0x5c8548186540_0;
    %pad/u 3;
    %pad/u 9;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5c85481840b0, 4;
    %store/vec4 v0x5c8548187b50_0, 0, 32;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v0x5c8548183c70_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v0x5c8548186540_0;
    %pad/u 3;
    %pad/u 9;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5c8548184370, 4;
    %store/vec4 v0x5c8548187b50_0, 0, 32;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0x5c8548183c70_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v0x5c8548186540_0;
    %pad/u 3;
    %pad/u 9;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5c8548184630, 4;
    %store/vec4 v0x5c8548187b50_0, 0, 32;
    %jmp T_10.4;
T_10.3 ;
    %load/vec4 v0x5c8548183c70_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v0x5c8548186540_0;
    %pad/u 3;
    %pad/u 9;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5c85481848f0, 4;
    %store/vec4 v0x5c8548187b50_0, 0, 32;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5c854817ef70;
T_11 ;
Ewait_2 .event/or E_0x5c8548180080, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x5c8548187710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v0x5c8548183c70_0;
    %store/vec4 v0x5c85481825f0_0, 0, 3;
    %callf/vec4 TD_cache_integrated_perf_test_tb.u_dcache.get_lru_way, S_0x5c8548181e20;
    %store/vec4 v0x5c8548187630_0, 0, 1;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v0x5c8548183c70_0;
    %store/vec4 v0x5c8548181d40_0, 0, 3;
    %callf/vec4 TD_cache_integrated_perf_test_tb.u_dcache.get_lfu_way, S_0x5c8548181590;
    %store/vec4 v0x5c8548187630_0, 0, 1;
    %jmp T_11.4;
T_11.2 ;
    %callf/vec4 TD_cache_integrated_perf_test_tb.u_dcache.get_random_way, S_0x5c85481826d0;
    %store/vec4 v0x5c8548187630_0, 0, 1;
    %jmp T_11.4;
T_11.3 ;
    %load/vec4 v0x5c8548183c70_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5c85481877f0, 4;
    %store/vec4 v0x5c8548187630_0, 0, 1;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5c854817ef70;
T_12 ;
Ewait_3 .event/or E_0x5c854817ff60, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x5c8548187b50_0;
    %store/vec4 v0x5c8548187df0_0, 0, 32;
    %load/vec4 v0x5c85481861e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %jmp T_12.3;
T_12.0 ;
    %load/vec4 v0x5c8548183f10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %jmp T_12.8;
T_12.4 ;
    %load/vec4 v0x5c8548185de0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.9, 8;
    %load/vec4 v0x5c8548187b50_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x5c85481862c0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5c8548187df0_0, 0, 32;
T_12.9 ;
    %jmp T_12.8;
T_12.5 ;
    %load/vec4 v0x5c8548185de0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.11, 8;
    %load/vec4 v0x5c8548187b50_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x5c85481862c0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5c8548187b50_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5c8548187df0_0, 0, 32;
T_12.11 ;
    %jmp T_12.8;
T_12.6 ;
    %load/vec4 v0x5c8548185de0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.13, 8;
    %load/vec4 v0x5c8548187b50_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5c85481862c0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5c8548187b50_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5c8548187df0_0, 0, 32;
T_12.13 ;
    %jmp T_12.8;
T_12.7 ;
    %load/vec4 v0x5c8548185de0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.15, 8;
    %load/vec4 v0x5c85481862c0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5c8548187b50_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5c8548187df0_0, 0, 32;
T_12.15 ;
    %jmp T_12.8;
T_12.8 ;
    %pop/vec4 1;
    %jmp T_12.3;
T_12.1 ;
    %load/vec4 v0x5c8548183f10_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_12.17, 4;
    %load/vec4 v0x5c8548185de0_0;
    %parti/s 2, 0, 2;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_12.19, 4;
    %load/vec4 v0x5c8548187b50_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x5c85481862c0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5c8548187df0_0, 0, 32;
T_12.19 ;
    %jmp T_12.18;
T_12.17 ;
    %load/vec4 v0x5c8548185de0_0;
    %parti/s 2, 0, 2;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_12.21, 4;
    %load/vec4 v0x5c85481862c0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x5c8548187b50_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5c8548187df0_0, 0, 32;
T_12.21 ;
T_12.18 ;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x5c8548187b50_0;
    %store/vec4 v0x5c8548187df0_0, 0, 32;
    %load/vec4 v0x5c8548185de0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.23, 8;
    %load/vec4 v0x5c8548187df0_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x5c85481862c0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5c8548187df0_0, 0, 32;
T_12.23 ;
    %load/vec4 v0x5c8548185de0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.25, 8;
    %load/vec4 v0x5c8548187df0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x5c85481862c0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5c8548187df0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5c8548187df0_0, 0, 32;
T_12.25 ;
    %load/vec4 v0x5c8548185de0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.27, 8;
    %load/vec4 v0x5c8548187df0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5c85481862c0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5c8548187df0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5c8548187df0_0, 0, 32;
T_12.27 ;
    %load/vec4 v0x5c8548185de0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.29, 8;
    %load/vec4 v0x5c85481862c0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5c8548187df0_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5c8548187df0_0, 0, 32;
T_12.29 ;
    %jmp T_12.3;
T_12.3 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5c854817ef70;
T_13 ;
    %wait E_0x5c854816b090;
    %load/vec4 v0x5c8548187a90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 44257, 0, 16;
    %assign/vec4 v0x5c8548186620_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5c8548186620_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x5c8548186620_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x5c8548186620_0;
    %parti/s 1, 13, 5;
    %xor;
    %load/vec4 v0x5c8548186620_0;
    %parti/s 1, 12, 5;
    %xor;
    %load/vec4 v0x5c8548186620_0;
    %parti/s 1, 10, 5;
    %xor;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5c8548186620_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5c854817ef70;
T_14 ;
    %wait E_0x5c854816b090;
    %load/vec4 v0x5c8548187a90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5c8548187c30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c8548185170_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c8548185250_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c8548184f10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c8548186b30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c8548186700_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c8548187550_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c85481879b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5c8548186460_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5c8548187ed0_0, 0;
    %fork t_19, S_0x5c85481809f0;
    %jmp t_18;
    .scope S_0x5c85481809f0;
t_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c8548180ed0_0, 0, 32;
T_14.2 ;
    %load/vec4 v0x5c8548180ed0_0;
    %pad/s 64;
    %cmpi/s 8, 0, 64;
    %jmp/0xz T_14.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x5c8548180ed0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c85481877f0, 0, 4;
    %fork t_21, S_0x5c8548180bf0;
    %jmp t_20;
    .scope S_0x5c8548180bf0;
t_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c8548180dd0_0, 0, 32;
T_14.4 ;
    %load/vec4 v0x5c8548180dd0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_14.5, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5c8548180ed0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x5c8548180dd0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c85481855f0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5c8548180ed0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x5c8548180dd0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c8548184bb0, 0, 4;
    %pushi/vec4 0, 0, 25;
    %load/vec4 v0x5c8548180ed0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x5c8548180dd0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c8548185330, 0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5c8548180ed0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x5c8548180dd0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c85481840b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5c8548180ed0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x5c8548180dd0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c8548184370, 0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5c8548180ed0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x5c8548180dd0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c8548184630, 0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5c8548180ed0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x5c8548180dd0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c85481848f0, 0, 4;
    %load/vec4 v0x5c8548180dd0_0;
    %pad/s 1;
    %load/vec4 v0x5c8548180ed0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x5c8548180dd0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c85481867e0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x5c8548180ed0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x5c8548180dd0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c85481839b0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5c8548180dd0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5c8548180dd0_0, 0, 32;
    %jmp T_14.4;
T_14.5 ;
    %end;
    .scope S_0x5c85481809f0;
t_20 %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5c8548180ed0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5c8548180ed0_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
    %end;
    .scope S_0x5c854817ef70;
t_18 %join;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5c8548187470_0;
    %assign/vec4 v0x5c8548187c30_0, 0;
    %load/vec4 v0x5c8548187c30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %jmp T_14.9;
T_14.6 ;
    %load/vec4 v0x5c85481850b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.10, 8;
    %load/vec4 v0x5c8548185170_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5c8548185170_0, 0;
    %load/vec4 v0x5c8548183c70_0;
    %store/vec4 v0x5c8548182f90_0, 0, 3;
    %load/vec4 v0x5c8548186540_0;
    %store/vec4 v0x5c8548182e90_0, 0, 1;
    %fork TD_cache_integrated_perf_test_tb.u_dcache.update_lru, S_0x5c85481829b0;
    %join;
    %load/vec4 v0x5c8548183c70_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v0x5c8548186540_0;
    %pad/u 3;
    %pad/u 9;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5c85481839b0, 4;
    %addi 1, 0, 8;
    %load/vec4 v0x5c8548183c70_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v0x5c8548186540_0;
    %pad/u 3;
    %pad/u 9;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c85481839b0, 0, 4;
    %load/vec4 v0x5c85481863a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.12, 8;
    %load/vec4 v0x5c8548187d10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.17, 6;
    %jmp T_14.18;
T_14.14 ;
    %load/vec4 v0x5c8548187df0_0;
    %load/vec4 v0x5c8548183c70_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v0x5c8548186540_0;
    %pad/u 3;
    %pad/u 9;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c85481840b0, 0, 4;
    %jmp T_14.18;
T_14.15 ;
    %load/vec4 v0x5c8548187df0_0;
    %load/vec4 v0x5c8548183c70_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v0x5c8548186540_0;
    %pad/u 3;
    %pad/u 9;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c8548184370, 0, 4;
    %jmp T_14.18;
T_14.16 ;
    %load/vec4 v0x5c8548187df0_0;
    %load/vec4 v0x5c8548183c70_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v0x5c8548186540_0;
    %pad/u 3;
    %pad/u 9;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c8548184630, 0, 4;
    %jmp T_14.18;
T_14.17 ;
    %load/vec4 v0x5c8548187df0_0;
    %load/vec4 v0x5c8548183c70_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v0x5c8548186540_0;
    %pad/u 3;
    %pad/u 9;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c85481848f0, 0, 4;
    %jmp T_14.18;
T_14.18 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x5c8548183c70_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v0x5c8548186540_0;
    %pad/u 3;
    %pad/u 9;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c8548184bb0, 0, 4;
T_14.12 ;
    %jmp T_14.11;
T_14.10 ;
    %load/vec4 v0x5c8548185250_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5c8548185250_0, 0;
    %load/vec4 v0x5c8548183e30_0;
    %assign/vec4 v0x5c85481872b0_0, 0;
    %load/vec4 v0x5c8548183c70_0;
    %assign/vec4 v0x5c85481871d0_0, 0;
    %load/vec4 v0x5c8548187d10_0;
    %assign/vec4 v0x5c8548187390_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5c8548186460_0, 0;
    %load/vec4 v0x5c8548183c70_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v0x5c8548187630_0;
    %pad/u 3;
    %pad/u 9;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5c85481855f0, 4;
    %load/vec4 v0x5c8548183c70_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v0x5c8548187630_0;
    %pad/u 3;
    %pad/u 9;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5c8548184bb0, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.19, 8;
    %load/vec4 v0x5c8548184f10_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5c8548184f10_0, 0;
    %load/vec4 v0x5c8548183c70_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v0x5c8548187630_0;
    %pad/u 3;
    %pad/u 9;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5c8548185330, 4;
    %assign/vec4 v0x5c8548188090_0, 0;
    %load/vec4 v0x5c8548183c70_0;
    %assign/vec4 v0x5c8548187fb0_0, 0;
    %load/vec4 v0x5c8548187630_0;
    %assign/vec4 v0x5c8548188170_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5c8548187ed0_0, 0;
T_14.19 ;
    %load/vec4 v0x5c8548187710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.21, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.23, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.24, 6;
    %jmp T_14.25;
T_14.21 ;
    %load/vec4 v0x5c8548186b30_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5c8548186b30_0, 0;
    %jmp T_14.25;
T_14.22 ;
    %load/vec4 v0x5c8548186700_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5c8548186700_0, 0;
    %jmp T_14.25;
T_14.23 ;
    %load/vec4 v0x5c8548187550_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5c8548187550_0, 0;
    %jmp T_14.25;
T_14.24 ;
    %load/vec4 v0x5c85481879b0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5c85481879b0_0, 0;
    %jmp T_14.25;
T_14.25 ;
    %pop/vec4 1;
T_14.11 ;
    %jmp T_14.9;
T_14.7 ;
    %load/vec4 v0x5c8548186eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.26, 8;
    %load/vec4 v0x5c8548187ed0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_14.28, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5c8548187fb0_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v0x5c8548188170_0;
    %pad/u 3;
    %pad/u 9;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c8548184bb0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5c8548187ed0_0, 0;
    %jmp T_14.29;
T_14.28 ;
    %load/vec4 v0x5c8548187ed0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5c8548187ed0_0, 0;
T_14.29 ;
T_14.26 ;
    %jmp T_14.9;
T_14.8 ;
    %load/vec4 v0x5c8548186eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.30, 8;
    %load/vec4 v0x5c8548186460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.32, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.33, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.34, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.35, 6;
    %jmp T_14.36;
T_14.32 ;
    %load/vec4 v0x5c8548186dd0_0;
    %load/vec4 v0x5c85481871d0_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v0x5c8548187630_0;
    %pad/u 3;
    %pad/u 9;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c85481840b0, 0, 4;
    %jmp T_14.36;
T_14.33 ;
    %load/vec4 v0x5c8548186dd0_0;
    %load/vec4 v0x5c85481871d0_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v0x5c8548187630_0;
    %pad/u 3;
    %pad/u 9;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c8548184370, 0, 4;
    %jmp T_14.36;
T_14.34 ;
    %load/vec4 v0x5c8548186dd0_0;
    %load/vec4 v0x5c85481871d0_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v0x5c8548187630_0;
    %pad/u 3;
    %pad/u 9;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c8548184630, 0, 4;
    %jmp T_14.36;
T_14.35 ;
    %load/vec4 v0x5c8548186dd0_0;
    %load/vec4 v0x5c85481871d0_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v0x5c8548187630_0;
    %pad/u 3;
    %pad/u 9;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c85481848f0, 0, 4;
    %jmp T_14.36;
T_14.36 ;
    %pop/vec4 1;
    %load/vec4 v0x5c8548186460_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_14.37, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x5c85481871d0_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v0x5c8548187630_0;
    %pad/u 3;
    %pad/u 9;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c85481855f0, 0, 4;
    %load/vec4 v0x5c85481872b0_0;
    %load/vec4 v0x5c85481871d0_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v0x5c8548187630_0;
    %pad/u 3;
    %pad/u 9;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c8548185330, 0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5c8548186460_0, 0;
    %load/vec4 v0x5c85481871d0_0;
    %store/vec4 v0x5c8548182f90_0, 0, 3;
    %load/vec4 v0x5c8548187630_0;
    %store/vec4 v0x5c8548182e90_0, 0, 1;
    %fork TD_cache_integrated_perf_test_tb.u_dcache.update_lru, S_0x5c85481829b0;
    %join;
    %pushi/vec4 1, 0, 8;
    %load/vec4 v0x5c85481871d0_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v0x5c8548187630_0;
    %pad/u 3;
    %pad/u 9;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c85481839b0, 0, 4;
    %load/vec4 v0x5c8548187630_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 2, 0, 32;
    %mod;
    %pad/u 1;
    %load/vec4 v0x5c85481871d0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c85481877f0, 0, 4;
    %load/vec4 v0x5c85481863a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.39, 8;
    %load/vec4 v0x5c8548187390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.41, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.42, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.43, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.44, 6;
    %jmp T_14.45;
T_14.41 ;
    %load/vec4 v0x5c8548187df0_0;
    %load/vec4 v0x5c85481871d0_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v0x5c8548187630_0;
    %pad/u 3;
    %pad/u 9;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c85481840b0, 0, 4;
    %jmp T_14.45;
T_14.42 ;
    %load/vec4 v0x5c8548187df0_0;
    %load/vec4 v0x5c85481871d0_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v0x5c8548187630_0;
    %pad/u 3;
    %pad/u 9;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c8548184370, 0, 4;
    %jmp T_14.45;
T_14.43 ;
    %load/vec4 v0x5c8548187df0_0;
    %load/vec4 v0x5c85481871d0_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v0x5c8548187630_0;
    %pad/u 3;
    %pad/u 9;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c8548184630, 0, 4;
    %jmp T_14.45;
T_14.44 ;
    %load/vec4 v0x5c8548187df0_0;
    %load/vec4 v0x5c85481871d0_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v0x5c8548187630_0;
    %pad/u 3;
    %pad/u 9;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c85481848f0, 0, 4;
    %jmp T_14.45;
T_14.45 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x5c85481871d0_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v0x5c8548187630_0;
    %pad/u 3;
    %pad/u 9;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c8548184bb0, 0, 4;
    %jmp T_14.40;
T_14.39 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5c85481871d0_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v0x5c8548187630_0;
    %pad/u 3;
    %pad/u 9;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c8548184bb0, 0, 4;
T_14.40 ;
    %jmp T_14.38;
T_14.37 ;
    %load/vec4 v0x5c8548186460_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5c8548186460_0, 0;
T_14.38 ;
T_14.30 ;
    %jmp T_14.9;
T_14.9 ;
    %pop/vec4 1;
    %load/vec4 v0x5c8548184ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.46, 8;
    %fork t_23, S_0x5c8548180fd0;
    %jmp t_22;
    .scope S_0x5c8548180fd0;
t_23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c8548181490_0, 0, 32;
T_14.48 ;
    %load/vec4 v0x5c8548181490_0;
    %pad/s 64;
    %cmpi/s 8, 0, 64;
    %jmp/0xz T_14.49, 5;
    %fork t_25, S_0x5c85481811b0;
    %jmp t_24;
    .scope S_0x5c85481811b0;
t_25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c8548181390_0, 0, 32;
T_14.50 ;
    %load/vec4 v0x5c8548181390_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_14.51, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5c8548181490_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x5c8548181390_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c85481855f0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5c8548181490_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x5c8548181390_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c8548184bb0, 0, 4;
    %load/vec4 v0x5c8548181390_0;
    %pad/s 1;
    %load/vec4 v0x5c8548181490_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x5c8548181390_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c85481867e0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x5c8548181490_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x5c8548181390_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c85481839b0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5c8548181390_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5c8548181390_0, 0, 32;
    %jmp T_14.50;
T_14.51 ;
    %end;
    .scope S_0x5c8548180fd0;
t_24 %join;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x5c8548181490_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c85481877f0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5c8548181490_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5c8548181490_0, 0, 32;
    %jmp T_14.48;
T_14.49 ;
    %end;
    .scope S_0x5c854817ef70;
t_22 %join;
T_14.46 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5c854817ef70;
T_15 ;
Ewait_4 .event/or E_0x5c854816af80, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x5c8548187c30_0;
    %store/vec4 v0x5c8548187470_0, 0, 3;
    %load/vec4 v0x5c8548187c30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %jmp T_15.5;
T_15.0 ;
    %load/vec4 v0x5c8548186120_0;
    %load/vec4 v0x5c8548184e50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5c8548187470_0, 0, 3;
T_15.6 ;
    %jmp T_15.5;
T_15.1 ;
    %load/vec4 v0x5c85481850b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.8, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5c8548187470_0, 0, 3;
    %jmp T_15.9;
T_15.8 ;
    %load/vec4 v0x5c8548183c70_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v0x5c8548187630_0;
    %pad/u 3;
    %pad/u 9;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5c85481855f0, 4;
    %load/vec4 v0x5c8548183c70_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v0x5c8548187630_0;
    %pad/u 3;
    %pad/u 9;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5c8548184bb0, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5c8548187470_0, 0, 3;
    %jmp T_15.11;
T_15.10 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5c8548187470_0, 0, 3;
T_15.11 ;
T_15.9 ;
    %jmp T_15.5;
T_15.2 ;
    %load/vec4 v0x5c8548186eb0_0;
    %load/vec4 v0x5c8548187ed0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.12, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5c8548187470_0, 0, 3;
T_15.12 ;
    %jmp T_15.5;
T_15.3 ;
    %load/vec4 v0x5c8548186eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.14, 8;
    %load/vec4 v0x5c8548186460_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_15.16, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5c8548187470_0, 0, 3;
T_15.16 ;
T_15.14 ;
    %jmp T_15.5;
T_15.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5c8548187470_0, 0, 3;
    %jmp T_15.5;
T_15.5 ;
    %pop/vec4 1;
    %load/vec4 v0x5c8548184ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.18, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5c8548187470_0, 0, 3;
T_15.18 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x5c854817ef70;
T_16 ;
Ewait_5 .event/or E_0x5c8547ffe170, E_0x0;
    %wait Ewait_5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c8548186f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c8548187110_0, 0, 1;
    %load/vec4 v0x5c8548185d00_0;
    %store/vec4 v0x5c8548186c10_0, 0, 32;
    %load/vec4 v0x5c85481862c0_0;
    %store/vec4 v0x5c8548187030_0, 0, 32;
    %load/vec4 v0x5c8548185de0_0;
    %store/vec4 v0x5c8548186cf0_0, 0, 4;
    %load/vec4 v0x5c8548187c30_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %load/vec4 v0x5c8548184e50_0;
    %nor/r;
    %load/vec4 v0x5c8548186120_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x5c8548186120_0;
    %store/vec4 v0x5c8548186f70_0, 0, 1;
    %load/vec4 v0x5c85481863a0_0;
    %store/vec4 v0x5c8548187110_0, 0, 1;
    %load/vec4 v0x5c8548185d00_0;
    %store/vec4 v0x5c8548186c10_0, 0, 32;
    %load/vec4 v0x5c85481862c0_0;
    %store/vec4 v0x5c8548187030_0, 0, 32;
    %load/vec4 v0x5c8548185de0_0;
    %store/vec4 v0x5c8548186cf0_0, 0, 4;
T_16.4 ;
    %jmp T_16.3;
T_16.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c8548186f70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c8548187110_0, 0, 1;
    %load/vec4 v0x5c8548188090_0;
    %load/vec4 v0x5c8548187fb0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 4;
    %load/vec4 v0x5c8548187ed0_0;
    %concati/vec4 0, 0, 2;
    %pad/u 32;
    %add;
    %store/vec4 v0x5c8548186c10_0, 0, 32;
    %load/vec4 v0x5c8548187ed0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %jmp T_16.10;
T_16.6 ;
    %load/vec4 v0x5c8548187fb0_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v0x5c8548188170_0;
    %pad/u 3;
    %pad/u 9;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5c85481840b0, 4;
    %store/vec4 v0x5c8548187030_0, 0, 32;
    %jmp T_16.10;
T_16.7 ;
    %load/vec4 v0x5c8548187fb0_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v0x5c8548188170_0;
    %pad/u 3;
    %pad/u 9;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5c8548184370, 4;
    %store/vec4 v0x5c8548187030_0, 0, 32;
    %jmp T_16.10;
T_16.8 ;
    %load/vec4 v0x5c8548187fb0_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v0x5c8548188170_0;
    %pad/u 3;
    %pad/u 9;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5c8548184630, 4;
    %store/vec4 v0x5c8548187030_0, 0, 32;
    %jmp T_16.10;
T_16.9 ;
    %load/vec4 v0x5c8548187fb0_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v0x5c8548188170_0;
    %pad/u 3;
    %pad/u 9;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5c85481848f0, 4;
    %store/vec4 v0x5c8548187030_0, 0, 32;
    %jmp T_16.10;
T_16.10 ;
    %pop/vec4 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5c8548186cf0_0, 0, 4;
    %jmp T_16.3;
T_16.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c8548186f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c8548187110_0, 0, 1;
    %load/vec4 v0x5c85481872b0_0;
    %load/vec4 v0x5c85481871d0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 4;
    %load/vec4 v0x5c8548186460_0;
    %concati/vec4 0, 0, 2;
    %pad/u 32;
    %add;
    %store/vec4 v0x5c8548186c10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c8548187030_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5c8548186cf0_0, 0, 4;
    %jmp T_16.3;
T_16.3 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x5c854817ef70;
T_17 ;
Ewait_6 .event/or E_0x5c854809fa00, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0x5c8548184e50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x5c8548186dd0_0;
    %store/vec4 v0x5c8548185f80_0, 0, 32;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x5c85481861e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %load/vec4 v0x5c8548187b50_0;
    %store/vec4 v0x5c8548185f80_0, 0, 32;
    %jmp T_17.6;
T_17.2 ;
    %load/vec4 v0x5c8548183f10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.10, 6;
    %jmp T_17.11;
T_17.7 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5c8548187b50_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5c8548185f80_0, 0, 32;
    %jmp T_17.11;
T_17.8 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5c8548187b50_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5c8548185f80_0, 0, 32;
    %jmp T_17.11;
T_17.9 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5c8548187b50_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5c8548185f80_0, 0, 32;
    %jmp T_17.11;
T_17.10 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5c8548187b50_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5c8548185f80_0, 0, 32;
    %jmp T_17.11;
T_17.11 ;
    %pop/vec4 1;
    %jmp T_17.6;
T_17.3 ;
    %load/vec4 v0x5c8548183f10_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_17.12, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5c8548187b50_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5c8548185f80_0, 0, 32;
    %jmp T_17.13;
T_17.12 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5c8548187b50_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5c8548185f80_0, 0, 32;
T_17.13 ;
    %jmp T_17.6;
T_17.4 ;
    %load/vec4 v0x5c8548187b50_0;
    %store/vec4 v0x5c8548185f80_0, 0, 32;
    %jmp T_17.6;
T_17.6 ;
    %pop/vec4 1;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x5c8548188670;
T_18 ;
    %wait E_0x5c854816b090;
    %load/vec4 v0x5c8548190980_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c8548190a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c8548190b10_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x5c8548190720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %pushi/vec4 1, 0, 32;
    %ix/getv 4, v0x5c85481908a0_0;
    %shiftl 4;
    %subi 1, 0, 32;
    %load/vec4 v0x5c8548190a50_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_18.4, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c8548190a50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c8548190b10_0, 0;
    %jmp T_18.5;
T_18.4 ;
    %load/vec4 v0x5c8548190a50_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5c8548190a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c8548190b10_0, 0;
T_18.5 ;
    %jmp T_18.3;
T_18.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c8548190b10_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x5c8548188670;
T_19 ;
    %wait E_0x5c854816b090;
    %load/vec4 v0x5c8548190980_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0x5c85481907e0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_19.0, 9;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c854818db30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c854818e190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c854818e5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c854818de70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c854818c3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c854818ca10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c854818ce10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c854818c6e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c854818d670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c854818d7f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c854818be10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c854818bbb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c854818f630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c854818ffc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c8548190140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c854818f3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c854818ed30_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x5c854818da70_0;
    %assign/vec4 v0x5c854818db30_0, 0;
    %load/vec4 v0x5c854818e0d0_0;
    %assign/vec4 v0x5c854818e190_0, 0;
    %load/vec4 v0x5c854818e4f0_0;
    %assign/vec4 v0x5c854818e5b0_0, 0;
    %load/vec4 v0x5c854818ddb0_0;
    %assign/vec4 v0x5c854818de70_0, 0;
    %load/vec4 v0x5c854818c2f0_0;
    %assign/vec4 v0x5c854818c3b0_0, 0;
    %load/vec4 v0x5c854818c940_0;
    %assign/vec4 v0x5c854818ca10_0, 0;
    %load/vec4 v0x5c854818cd50_0;
    %assign/vec4 v0x5c854818ce10_0, 0;
    %load/vec4 v0x5c854818c640_0;
    %assign/vec4 v0x5c854818c6e0_0, 0;
    %load/vec4 v0x5c854818d5b0_0;
    %assign/vec4 v0x5c854818d670_0, 0;
    %load/vec4 v0x5c854818d730_0;
    %assign/vec4 v0x5c854818d7f0_0, 0;
    %load/vec4 v0x5c854818bd50_0;
    %assign/vec4 v0x5c854818be10_0, 0;
    %load/vec4 v0x5c854818baf0_0;
    %assign/vec4 v0x5c854818bbb0_0, 0;
    %load/vec4 v0x5c854818f570_0;
    %assign/vec4 v0x5c854818f630_0, 0;
    %load/vec4 v0x5c854818f6f0_0;
    %assign/vec4 v0x5c854818ffc0_0, 0;
    %load/vec4 v0x5c8548190080_0;
    %assign/vec4 v0x5c8548190140_0, 0;
    %load/vec4 v0x5c854818f310_0;
    %assign/vec4 v0x5c854818f3d0_0, 0;
    %load/vec4 v0x5c854818ec70_0;
    %assign/vec4 v0x5c854818ed30_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5c8548188670;
T_20 ;
    %wait E_0x5c854816b090;
    %load/vec4 v0x5c8548190980_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0x5c85481907e0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_20.0, 9;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c854818dbf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c854818e410_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c854818e670_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c854818df30_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x5c8548190720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x5c854818da70_0;
    %load/vec4 v0x5c854818db30_0;
    %nor/r;
    %and;
    %load/vec4 v0x5c854818e750_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x5c854818dbf0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5c854818dbf0_0, 0;
T_20.4 ;
    %load/vec4 v0x5c854818e0d0_0;
    %load/vec4 v0x5c854818e190_0;
    %nor/r;
    %and;
    %load/vec4 v0x5c854818e750_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x5c854818e410_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5c854818e410_0, 0;
T_20.6 ;
    %load/vec4 v0x5c854818e4f0_0;
    %load/vec4 v0x5c854818e5b0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5c854818e750_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.8, 8;
    %load/vec4 v0x5c854818e670_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5c854818e670_0, 0;
T_20.8 ;
    %load/vec4 v0x5c854818ddb0_0;
    %load/vec4 v0x5c854818de70_0;
    %nor/r;
    %and;
    %load/vec4 v0x5c854818e750_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.10, 8;
    %load/vec4 v0x5c854818df30_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5c854818df30_0, 0;
T_20.10 ;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5c8548188670;
T_21 ;
    %wait E_0x5c854816b090;
    %load/vec4 v0x5c8548190980_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0x5c85481907e0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_21.0, 9;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c854818c470_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c854818cc70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c854818ced0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c854818c7a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c854818d990_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c854818d8b0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x5c8548190720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x5c854818c2f0_0;
    %load/vec4 v0x5c854818c3b0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5c854818cfb0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x5c854818c470_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5c854818c470_0, 0;
T_21.4 ;
    %load/vec4 v0x5c854818c940_0;
    %load/vec4 v0x5c854818ca10_0;
    %nor/r;
    %and;
    %load/vec4 v0x5c854818cfb0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x5c854818cc70_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5c854818cc70_0, 0;
T_21.6 ;
    %load/vec4 v0x5c854818cd50_0;
    %load/vec4 v0x5c854818ce10_0;
    %nor/r;
    %and;
    %load/vec4 v0x5c854818cfb0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.8, 8;
    %load/vec4 v0x5c854818ced0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5c854818ced0_0, 0;
T_21.8 ;
    %load/vec4 v0x5c854818c640_0;
    %load/vec4 v0x5c854818c6e0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5c854818cfb0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.10, 8;
    %load/vec4 v0x5c854818c7a0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5c854818c7a0_0, 0;
T_21.10 ;
    %load/vec4 v0x5c854818d5b0_0;
    %load/vec4 v0x5c854818d670_0;
    %nor/r;
    %and;
    %load/vec4 v0x5c854818cfb0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.12, 8;
    %load/vec4 v0x5c854818d990_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5c854818d990_0, 0;
T_21.12 ;
    %load/vec4 v0x5c854818d730_0;
    %load/vec4 v0x5c854818d7f0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5c854818cfb0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.14, 8;
    %load/vec4 v0x5c854818d8b0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5c854818d8b0_0, 0;
T_21.14 ;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x5c8548188670;
T_22 ;
    %wait E_0x5c854816b090;
    %load/vec4 v0x5c8548190980_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0x5c85481907e0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_22.0, 9;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c854818bed0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c854818bc70_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x5c8548190720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x5c854818bd50_0;
    %load/vec4 v0x5c854818be10_0;
    %nor/r;
    %and;
    %load/vec4 v0x5c854818bfb0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x5c854818bed0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5c854818bed0_0, 0;
T_22.4 ;
    %load/vec4 v0x5c854818baf0_0;
    %load/vec4 v0x5c854818bbb0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5c854818bfb0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x5c854818bc70_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5c854818bc70_0, 0;
T_22.6 ;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x5c8548188670;
T_23 ;
    %wait E_0x5c854816b090;
    %load/vec4 v0x5c8548190980_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0x5c85481907e0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_23.0, 9;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c854818eb90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c854818f090_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c854818f170_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c854818f490_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c854818edf0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x5c8548190720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x5c854818f570_0;
    %load/vec4 v0x5c854818f630_0;
    %nor/r;
    %and;
    %load/vec4 v0x5c854818f250_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x5c854818eb90_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5c854818eb90_0, 0;
T_23.4 ;
    %load/vec4 v0x5c854818f6f0_0;
    %load/vec4 v0x5c854818ffc0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5c854818f250_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x5c854818f090_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5c854818f090_0, 0;
T_23.6 ;
    %load/vec4 v0x5c8548190080_0;
    %load/vec4 v0x5c8548190140_0;
    %nor/r;
    %and;
    %load/vec4 v0x5c854818f250_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.8, 8;
    %load/vec4 v0x5c854818f170_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5c854818f170_0, 0;
T_23.8 ;
    %load/vec4 v0x5c854818f310_0;
    %load/vec4 v0x5c854818f3d0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5c854818f250_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.10, 8;
    %load/vec4 v0x5c854818f490_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5c854818f490_0, 0;
T_23.10 ;
    %load/vec4 v0x5c854818ec70_0;
    %load/vec4 v0x5c854818ed30_0;
    %nor/r;
    %and;
    %load/vec4 v0x5c854818f250_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.12, 8;
    %load/vec4 v0x5c854818edf0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5c854818edf0_0, 0;
T_23.12 ;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x5c8548188670;
T_24 ;
    %wait E_0x5c854816b090;
    %load/vec4 v0x5c8548190980_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0x5c85481907e0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_24.0, 9;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5c854818e330_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5c854818cb90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5c854818efb0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x5c8548190b10_0;
    %load/vec4 v0x5c8548190720_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x5c854818dbf0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_24.4, 5;
    %load/vec4 v0x5c854818e410_0;
    %muli 10000, 0, 32;
    %load/vec4 v0x5c854818dbf0_0;
    %div;
    %store/vec4 v0x5c854818e250_0, 0, 32;
    %load/vec4 v0x5c854818e250_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x5c854818e330_0, 0;
    %jmp T_24.5;
T_24.4 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5c854818e330_0, 0;
T_24.5 ;
    %load/vec4 v0x5c854818c470_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_24.6, 5;
    %load/vec4 v0x5c854818cc70_0;
    %muli 10000, 0, 32;
    %load/vec4 v0x5c854818c470_0;
    %div;
    %store/vec4 v0x5c854818cab0_0, 0, 32;
    %load/vec4 v0x5c854818cab0_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x5c854818cb90_0, 0;
    %jmp T_24.7;
T_24.6 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5c854818cb90_0, 0;
T_24.7 ;
    %load/vec4 v0x5c854818eb90_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_24.8, 5;
    %load/vec4 v0x5c854818f090_0;
    %muli 10000, 0, 32;
    %load/vec4 v0x5c854818eb90_0;
    %div;
    %store/vec4 v0x5c854818eed0_0, 0, 32;
    %load/vec4 v0x5c854818eed0_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x5c854818efb0_0, 0;
    %jmp T_24.9;
T_24.8 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5c854818efb0_0, 0;
T_24.9 ;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x5c8548188670;
T_25 ;
    %wait E_0x5c854816b090;
    %load/vec4 v0x5c8548190980_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0x5c85481907e0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_25.0, 9;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c854818b8b0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x5c8548190b10_0;
    %load/vec4 v0x5c8548190720_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x5c8548190bd0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_25.4, 5;
    %load/vec4 v0x5c8548190cb0_0;
    %muli 100, 0, 32;
    %load/vec4 v0x5c8548190bd0_0;
    %div;
    %assign/vec4 v0x5c854818b8b0_0, 0;
    %jmp T_25.5;
T_25.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c854818b8b0_0, 0;
T_25.5 ;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x5c854814b400;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c8548191bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c85481932b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c85481933a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c8548193440_0, 0, 32;
    %end;
    .thread T_26, $init;
    .scope S_0x5c854814b400;
T_27 ;
    %delay 5000, 0;
    %load/vec4 v0x5c8548191bd0_0;
    %inv;
    %store/vec4 v0x5c8548191bd0_0, 0, 1;
    %jmp T_27;
    .thread T_27;
    .scope S_0x5c854814b400;
T_28 ;
    %fork t_27, S_0x5c854814b7d0;
    %jmp t_26;
    .scope S_0x5c854814b7d0;
t_27 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c85481063a0_0, 0, 32;
T_28.0 ;
    %load/vec4 v0x5c85481063a0_0;
    %cmpi/s 16384, 0, 32;
    %jmp/0xz T_28.1, 5;
    %pushi/vec4 3405643776, 0, 32;
    %load/vec4 v0x5c85481063a0_0;
    %add;
    %ix/getv/s 4, v0x5c85481063a0_0;
    %store/vec4a v0x5c85481929f0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5c85481063a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5c85481063a0_0, 0, 32;
    %jmp T_28.0;
T_28.1 ;
    %end;
    .scope S_0x5c854814b400;
t_26 %join;
    %end;
    .thread T_28;
    .scope S_0x5c854814b400;
T_29 ;
    %wait E_0x5c854816b090;
    %load/vec4 v0x5c85481932b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c85481926b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c85481925e0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c85481926b0_0, 0;
    %load/vec4 v0x5c8548192780_0;
    %load/vec4 v0x5c8548192920_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x5c8548192440_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x5c85481929f0, 4;
    %assign/vec4 v0x5c85481925e0_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x5c8548192780_0;
    %load/vec4 v0x5c8548192920_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.4, 8;
    %load/vec4 v0x5c8548192510_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.6, 8;
    %load/vec4 v0x5c8548192850_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5c8548192440_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c85481929f0, 0, 4;
T_29.6 ;
    %load/vec4 v0x5c8548192510_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.8, 8;
    %load/vec4 v0x5c8548192850_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5c8548192440_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c85481929f0, 4, 5;
T_29.8 ;
    %load/vec4 v0x5c8548192510_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.10, 8;
    %load/vec4 v0x5c8548192850_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5c8548192440_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c85481929f0, 4, 5;
T_29.10 ;
    %load/vec4 v0x5c8548192510_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.12, 8;
    %load/vec4 v0x5c8548192850_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5c8548192440_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c85481929f0, 4, 5;
T_29.12 ;
T_29.4 ;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x5c854814b400;
T_30 ;
    %vpi_call/w 4 325 "$dumpfile", "cache_integrated_perf_test_tb.vcd" {0 0 0};
    %vpi_call/w 4 326 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5c854814b400 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c8548191d10_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c8548192100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c8548192370_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5c85481921d0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c85481922a0_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5c8548191e00_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c85481917c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c8548191960_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5c85481931e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c8548192dd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c8548192c30_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5c8548192ea0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c85481932b0_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_30.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_30.1, 5;
    %jmp/1 T_30.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5c854807e950;
    %jmp T_30.0;
T_30.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c85481932b0_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_30.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_30.3, 5;
    %jmp/1 T_30.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5c854807e950;
    %jmp T_30.2;
T_30.3 ;
    %pop/vec4 1;
    %vpi_call/w 4 349 "$display", "=== ARM7TDMI Integrated Cache Performance Test ===" {0 0 0};
    %vpi_call/w 4 350 "$display", "Cache Configuration:" {0 0 0};
    %vpi_call/w 4 351 "$display", "  Size: %d bytes", P_0x5c854801f340 {0 0 0};
    %vpi_call/w 4 352 "$display", "  Line Size: %d bytes", P_0x5c854801f300 {0 0 0};
    %vpi_call/w 4 353 "$display", "  Ways: %d", P_0x5c854801f380 {0 0 0};
    %vpi_call/w 4 354 "$display", "  Sets: %d", 32'sb00000000000000000000000000001000 {0 0 0};
    %fork TD_cache_integrated_perf_test_tb.test_cache_performance_tracking, S_0x5c854814bf70;
    %join;
    %fork TD_cache_integrated_perf_test_tb.test_replacement_policy_performance, S_0x5c854817e5d0;
    %join;
    %vpi_call/w 4 361 "$display", "\012=== Test Results ===" {0 0 0};
    %vpi_call/w 4 362 "$display", "Tests Run: %d", v0x5c85481933a0_0 {0 0 0};
    %vpi_call/w 4 363 "$display", "Tests Passed: %d", v0x5c8548193440_0 {0 0 0};
    %load/vec4 v0x5c8548193440_0;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %load/vec4 v0x5c85481933a0_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call/w 4 364 "$display", "Pass Rate: %.1f%%", W<0,r> {0 1 0};
    %load/vec4 v0x5c8548193440_0;
    %load/vec4 v0x5c85481933a0_0;
    %cmp/e;
    %jmp/0xz  T_30.4, 4;
    %vpi_call/w 4 367 "$display", "\012\342\234\205 ALL INTEGRATED CACHE PERFORMANCE TESTS PASSED!" {0 0 0};
    %jmp T_30.5;
T_30.4 ;
    %vpi_call/w 4 369 "$display", "\012\342\235\214 SOME INTEGRATED CACHE PERFORMANCE TESTS FAILED" {0 0 0};
T_30.5 ;
    %vpi_call/w 4 372 "$display", "\012Final System Status:" {0 0 0};
    %vpi_call/w 4 373 "$display", "  Cache Busy: %b", v0x5c8548191720_0 {0 0 0};
    %vpi_call/w 4 374 "$display", "  Monitor Active: %b", v0x5c8548192a90_0 {0 0 0};
    %vpi_call/w 4 375 "$display", "  Counters Overflow: %b", v0x5c8548191c70_0 {0 0 0};
    %vpi_call/w 4 377 "$finish" {0 0 0};
    %end;
    .thread T_30;
    .scope S_0x5c854814b400;
T_31 ;
    %delay 200000000, 0;
    %vpi_call/w 4 383 "$display", "ERROR: Test timeout!" {0 0 0};
    %vpi_call/w 4 384 "$finish" {0 0 0};
    %end;
    .thread T_31;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "../rtl/arm7tdmi_defines.sv";
    "cache_integrated_perf_test_tb.sv";
    "../rtl/arm7tdmi_dcache_enhanced.sv";
    "../rtl/arm7tdmi_cache_perf_monitor.sv";
