#*****************************************************************************************
# Vivado (TM) v2023.1.1 (64-bit)
#
# recreate-rpspmc-pacpll-vivado-project.tcl: Tcl script for re-creating project 'project_RP-SPMC-RedPACPLL-Gxsm4'
#
# Generated by Vivado on Sun Jan 05 22:11:20 EST 2025
# IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
#
# This file contains the Vivado Tcl commands for re-creating the project to the state*
# when this script was generated. In order to re-create the project, please source this
# file in the Vivado Tcl Shell.
#
# * Note that the runs in the created project will be configured the same way as the
#   original project, however they will not be launched automatically. To regenerate the
#   run results please launch the synthesis/implementation runs as needed.
#
#*****************************************************************************************
# NOTE: In order to use this script for source control purposes, please make sure that the
#       following files are added to the source control system:-
#
# 1. This project restoration tcl script (recreate-rpspmc-pacpll-vivado-project.tcl) that was generated.
#
# 2. The following source(s) files that were local or imported into the original project.
#    (Please see the '$orig_proj_dir' and '$origin_dir' variable setting below at the start of the script)
#
# 3. The following remote source files that were added to the original project:-
#
#    "/home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/cfg_to_axis.v"
#    "/home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/controller_pi.v"
#    "/home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/cfg_select.v"
#    "/home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/amplitude_good.v"
#    "/home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/phase_unwrap.v"
#    "/home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/axis_dc_filter.v"
#    "/home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/axis_decimator.v"
#    "/home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/axis_splitter.v"
#    "/home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/lms_phase_amplitude_detector.v"
#    "/home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/PulseForm.v"
#    "/home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/McBSP_io_connect.v"
#    "/home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/McBSP_controller.v"
#    "/home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/axis_bram_push.v"
#    "/home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/axis_4s_combine.v"
#    "/home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/axis_FIR.v"
#    "/home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/axis_ctrlsrc_select.v"
#    "/home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/gvp.v"
#    "/home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/axis_AD5791.v"
#    "/home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/AD5791_io_connect.v"
#    "/home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/axis_bram_stream_srcs.v"
#    "/home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/axis_selector.v"
#    "/home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/axis_py_lockin.v"
#    "/home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/axis_sadd.v"
#    "/home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/axis_spm_control.v"
#    "/home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/LED_connect.v"
#    "/home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/VolumeAdjuster16_14.v"
#    "/home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/axis_sc28_to_14.v"
#    "/home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/Volume_QControl_Mixer.v"
#    "/home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/QControl.v"
#    "/home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/axis_biquad_iir_filter.v"
#    "/home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/system_wrapper.v"
#    "/home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/cores/axi_cfg_register_v1_0/axi_cfg_register.v"
#    "/home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/cores/axis_averager_v1_0/axis_averager.v"
#    "/home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/cores/axis_constant_v1_0/axis_constant.v"
#    "/home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/cores/axis_red_pitaya_dac_v1_0/axis_red_pitaya_dac.v"
#    "/home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/cores/axis_red_pitaya_adc_v1_0/axis_red_pitaya_adc.v"
#    "/home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/ScaleAndAdjust.v"
#    "/home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/comparator.v"
#    "/home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/logic_or.v"
#    "/home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/cfg_axis_select.v"
#    "/home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/axis_ram_writer.v"
#    "/home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/signal_combine.v"
#    "/home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/split_signal.v"
#    "/home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/SineSDB64.v"
#    "/home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/Signed16toQ22.v"
#    "/home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/SignedQ31toQ22.v"
#    "/home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/ArrithmeticShift.v"
#    "/home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/port_slicer.v"
#    "/home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/axis_iir_filter.v"
#    "/home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/cfg/ports.xdc"
#    "/home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/cfg/clocks.xdc"
#    "/home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/sim/tb_spm_ad.v"
#    "/home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/sim/lms_phase_amplitude_detector_tb.v"
#    "/home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/sim/McBSP_tb.v"
#    "/home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/sim/axis_4s_combine_tb.v"
#    "/home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/sim/controller_pi_tb.v"
#    "/home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/sim/tb_spm_ad_behav.wcfg"
#    "/home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/sim/ad5791_tb.v"
#
#*****************************************************************************************

# Check file required for this script exists
proc checkRequiredFiles { origin_dir} {
  set status true
  set files [list \
  ]
  foreach ifile $files {
    if { ![file isfile $ifile] } {
      puts " Could not find local file $ifile "
      set status false
    }
  }

  set files [list \
 "[file normalize "$origin_dir/rtl/cfg_to_axis.v"]"\
 "[file normalize "$origin_dir/rtl/controller_pi.v"]"\
 "[file normalize "$origin_dir/rtl/cfg_select.v"]"\
 "[file normalize "$origin_dir/rtl/amplitude_good.v"]"\
 "[file normalize "$origin_dir/rtl/phase_unwrap.v"]"\
 "[file normalize "$origin_dir/rtl/axis_dc_filter.v"]"\
 "[file normalize "$origin_dir/rtl/axis_decimator.v"]"\
 "[file normalize "$origin_dir/rtl/axis_splitter.v"]"\
 "[file normalize "$origin_dir/rtl/lms_phase_amplitude_detector.v"]"\
 "[file normalize "$origin_dir/rtl/PulseForm.v"]"\
 "[file normalize "$origin_dir/rtl/McBSP_io_connect.v"]"\
 "[file normalize "$origin_dir/rtl/McBSP_controller.v"]"\
 "[file normalize "$origin_dir/rtl/axis_bram_push.v"]"\
 "[file normalize "$origin_dir/rtl/axis_4s_combine.v"]"\
 "[file normalize "$origin_dir/rtl/axis_FIR.v"]"\
 "[file normalize "$origin_dir/rtl/axis_ctrlsrc_select.v"]"\
 "[file normalize "$origin_dir/rtl/gvp.v"]"\
 "[file normalize "$origin_dir/rtl/axis_AD5791.v"]"\
 "[file normalize "$origin_dir/rtl/AD5791_io_connect.v"]"\
 "[file normalize "$origin_dir/rtl/axis_bram_stream_srcs.v"]"\
 "[file normalize "$origin_dir/rtl/axis_selector.v"]"\
 "[file normalize "$origin_dir/rtl/axis_py_lockin.v"]"\
 "[file normalize "$origin_dir/rtl/axis_sadd.v"]"\
 "[file normalize "$origin_dir/rtl/axis_spm_control.v"]"\
 "[file normalize "$origin_dir/rtl/LED_connect.v"]"\
 "[file normalize "$origin_dir/rtl/VolumeAdjuster16_14.v"]"\
 "[file normalize "$origin_dir/rtl/axis_sc28_to_14.v"]"\
 "[file normalize "$origin_dir/rtl/Volume_QControl_Mixer.v"]"\
 "[file normalize "$origin_dir/rtl/QControl.v"]"\
 "[file normalize "$origin_dir/rtl/axis_biquad_iir_filter.v"]"\
 "[file normalize "$origin_dir/rtl/system_wrapper.v"]"\
 "[file normalize "$origin_dir/cores/axi_cfg_register_v1_0/axi_cfg_register.v"]"\
 "[file normalize "$origin_dir/cores/axis_averager_v1_0/axis_averager.v"]"\
 "[file normalize "$origin_dir/cores/axis_constant_v1_0/axis_constant.v"]"\
 "[file normalize "$origin_dir/cores/axis_red_pitaya_dac_v1_0/axis_red_pitaya_dac.v"]"\
 "[file normalize "$origin_dir/cores/axis_red_pitaya_adc_v1_0/axis_red_pitaya_adc.v"]"\
 "[file normalize "$origin_dir/rtl/ScaleAndAdjust.v"]"\
 "[file normalize "$origin_dir/rtl/comparator.v"]"\
 "[file normalize "$origin_dir/rtl/logic_or.v"]"\
 "[file normalize "$origin_dir/rtl/cfg_axis_select.v"]"\
 "[file normalize "$origin_dir/rtl/axis_ram_writer.v"]"\
 "[file normalize "$origin_dir/rtl/signal_combine.v"]"\
 "[file normalize "$origin_dir/rtl/split_signal.v"]"\
 "[file normalize "$origin_dir/rtl/SineSDB64.v"]"\
 "[file normalize "$origin_dir/rtl/Signed16toQ22.v"]"\
 "[file normalize "$origin_dir/rtl/SignedQ31toQ22.v"]"\
 "[file normalize "$origin_dir/rtl/ArrithmeticShift.v"]"\
 "[file normalize "$origin_dir/rtl/port_slicer.v"]"\
 "[file normalize "$origin_dir/rtl/axis_iir_filter.v"]"\
 "[file normalize "$origin_dir/cfg/ports.xdc"]"\
 "[file normalize "$origin_dir/cfg/clocks.xdc"]"\
 "[file normalize "$origin_dir/sim/tb_spm_ad.v"]"\
 "[file normalize "$origin_dir/sim/lms_phase_amplitude_detector_tb.v"]"\
 "[file normalize "$origin_dir/sim/McBSP_tb.v"]"\
 "[file normalize "$origin_dir/sim/axis_4s_combine_tb.v"]"\
 "[file normalize "$origin_dir/sim/controller_pi_tb.v"]"\
 "[file normalize "$origin_dir/sim/tb_spm_ad_behav.wcfg"]"\
 "[file normalize "$origin_dir/sim/ad5791_tb.v"]"\
  ]
  foreach ifile $files {
    if { ![file isfile $ifile] } {
      puts " Could not find remote file $ifile "
      set status false
    }
  }

  set paths [list \
 "[file normalize "$origin_dir/[file normalize "$origin_dir/tmp/cores"]"]"\
  ]
  foreach ipath $paths {
    if { ![file isdirectory $ipath] } {
      puts " Could not access $ipath "
      set status false
    }
  }

  return $status
}
# Set the reference directory for source file relative paths (by default the value is script directory path)
set origin_dir "."

# Use origin directory path location variable, if specified in the tcl shell
if { [info exists ::origin_dir_loc] } {
  set origin_dir $::origin_dir_loc
}

# Set the project name
set _xil_proj_name_ "project_RP-SPMC-PACPLL-Gxsm4"

# Use project name variable, if specified in the tcl shell
if { [info exists ::user_project_name] } {
  set _xil_proj_name_ $::user_project_name
}

variable script_file
set script_file "recreate-rpspmc-pacpll-vivado-project.tcl"

# Help information for this script
proc print_help {} {
  variable script_file
  puts "\nDescription:"
  puts "Recreate a Vivado project from this script. The created project will be"
  puts "functionally equivalent to the original project for which this script was"
  puts "generated. The script contains commands for creating a project, filesets,"
  puts "runs, adding/importing sources and setting properties on various objects.\n"
  puts "Syntax:"
  puts "$script_file"
  puts "$script_file -tclargs \[--origin_dir <path>\]"
  puts "$script_file -tclargs \[--project_name <name>\]"
  puts "$script_file -tclargs \[--help\]\n"
  puts "Usage:"
  puts "Name                   Description"
  puts "-------------------------------------------------------------------------"
  puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
  puts "                       origin_dir path value is \".\", otherwise, the value"
  puts "                       that was set with the \"-paths_relative_to\" switch"
  puts "                       when this script was generated.\n"
  puts "\[--project_name <name>\] Create project with the specified name. Default"
  puts "                       name is the name of the project from where this"
  puts "                       script was generated.\n"
  puts "\[--help\]               Print help information for this script"
  puts "-------------------------------------------------------------------------\n"
  exit 0
}

if { $::argc > 0 } {
  for {set i 0} {$i < $::argc} {incr i} {
    set option [string trim [lindex $::argv $i]]
    switch -regexp -- $option {
      "--origin_dir"   { incr i; set origin_dir [lindex $::argv $i] }
      "--project_name" { incr i; set _xil_proj_name_ [lindex $::argv $i] }
      "--help"         { print_help }
      default {
        if { [regexp {^-} $option] } {
          puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
          return 1
        }
      }
    }
  }
}

# Set the directory path for the original project from where this script was exported
set orig_proj_dir "[file normalize "$origin_dir/project_RP-SPMC-PACPLL-Gxsm4"]"

# Check for paths and files needed for project creation
set validate_required 0
if { $validate_required } {
  if { [checkRequiredFiles $origin_dir] } {
    puts "Tcl file $script_file is valid. All files required for project creation is accesable. "
  } else {
    puts "Tcl file $script_file is not valid. Not all files required for project creation is accesable. "
    return
  }
}

# Create project
create_project ${_xil_proj_name_} ./${_xil_proj_name_} -part xc7z020clg400-1

# Set the directory path for the new project
set proj_dir [get_property directory [current_project]]

# Reconstruct message rules
# None

# Set project properties
set obj [current_project]
set_property -name "default_lib" -value "xil_defaultlib" -objects $obj
set_property -name "enable_resource_estimation" -value "0" -objects $obj
set_property -name "enable_vhdl_2008" -value "1" -objects $obj
set_property -name "ip_cache_permissions" -value "read write" -objects $obj
set_property -name "ip_output_repo" -value "$proj_dir/${_xil_proj_name_}.cache/ip" -objects $obj
set_property -name "mem.enable_memory_map_generation" -value "1" -objects $obj
set_property -name "part" -value "xc7z020clg400-1" -objects $obj
set_property -name "platform.num_compute_units" -value "16" -objects $obj
set_property -name "revised_directory_structure" -value "1" -objects $obj
set_property -name "sim.central_dir" -value "$proj_dir/${_xil_proj_name_}.ip_user_files" -objects $obj
set_property -name "sim.ip.auto_export_scripts" -value "1" -objects $obj
set_property -name "simulator_language" -value "Mixed" -objects $obj
set_property -name "sim_compile_state" -value "1" -objects $obj
set_property -name "webtalk.activehdl_export_sim" -value "19" -objects $obj
set_property -name "webtalk.ies_export_sim" -value "10" -objects $obj
set_property -name "webtalk.modelsim_export_sim" -value "19" -objects $obj
set_property -name "webtalk.questa_export_sim" -value "19" -objects $obj
set_property -name "webtalk.riviera_export_sim" -value "19" -objects $obj
set_property -name "webtalk.vcs_export_sim" -value "19" -objects $obj
set_property -name "webtalk.xsim_export_sim" -value "19" -objects $obj
set_property -name "webtalk.xsim_launch_sim" -value "871" -objects $obj
set_property -name "xpm_libraries" -value "XPM_CDC XPM_FIFO XPM_MEMORY" -objects $obj

# Create 'sources_1' fileset (if not found)
if {[string equal [get_filesets -quiet sources_1] ""]} {
  create_fileset -srcset sources_1
}

# Set IP repository paths
set obj [get_filesets sources_1]
if { $obj != {} } {
   set_property "ip_repo_paths" "[file normalize "$origin_dir/tmp/cores"]" $obj

   # Rebuild user ip_repo's index before adding any source files
   update_ip_catalog -rebuild
}

# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
set files [list \
 [file normalize "${origin_dir}/rtl/cfg_to_axis.v"] \
 [file normalize "${origin_dir}/rtl/controller_pi.v"] \
 [file normalize "${origin_dir}/rtl/cfg_select.v"] \
 [file normalize "${origin_dir}/rtl/amplitude_good.v"] \
 [file normalize "${origin_dir}/rtl/phase_unwrap.v"] \
 [file normalize "${origin_dir}/rtl/axis_dc_filter.v"] \
 [file normalize "${origin_dir}/rtl/axis_decimator.v"] \
 [file normalize "${origin_dir}/rtl/axis_splitter.v"] \
 [file normalize "${origin_dir}/rtl/lms_phase_amplitude_detector.v"] \
 [file normalize "${origin_dir}/rtl/PulseForm.v"] \
 [file normalize "${origin_dir}/rtl/McBSP_io_connect.v"] \
 [file normalize "${origin_dir}/rtl/McBSP_controller.v"] \
 [file normalize "${origin_dir}/rtl/axis_bram_push.v"] \
 [file normalize "${origin_dir}/rtl/axis_4s_combine.v"] \
 [file normalize "${origin_dir}/rtl/axis_FIR.v"] \
 [file normalize "${origin_dir}/rtl/axis_ctrlsrc_select.v"] \
 [file normalize "${origin_dir}/rtl/gvp.v"] \
 [file normalize "${origin_dir}/rtl/axis_AD5791.v"] \
 [file normalize "${origin_dir}/rtl/AD5791_io_connect.v"] \
 [file normalize "${origin_dir}/rtl/axis_bram_stream_srcs.v"] \
 [file normalize "${origin_dir}/rtl/axis_selector.v"] \
 [file normalize "${origin_dir}/rtl/axis_py_lockin.v"] \
 [file normalize "${origin_dir}/rtl/axis_sadd.v"] \
 [file normalize "${origin_dir}/rtl/axis_spm_control.v"] \
 [file normalize "${origin_dir}/rtl/LED_connect.v"] \
 [file normalize "${origin_dir}/rtl/VolumeAdjuster16_14.v"] \
 [file normalize "${origin_dir}/rtl/axis_sc28_to_14.v"] \
 [file normalize "${origin_dir}/rtl/Volume_QControl_Mixer.v"] \
 [file normalize "${origin_dir}/rtl/QControl.v"] \
 [file normalize "${origin_dir}/rtl/axis_biquad_iir_filter.v"] \
 [file normalize "${origin_dir}/rtl/system_wrapper.v"] \
 [file normalize "${origin_dir}/cores/axi_cfg_register_v1_0/axi_cfg_register.v"] \
 [file normalize "${origin_dir}/cores/axis_averager_v1_0/axis_averager.v"] \
 [file normalize "${origin_dir}/cores/axis_constant_v1_0/axis_constant.v"] \
 [file normalize "${origin_dir}/cores/axis_red_pitaya_dac_v1_0/axis_red_pitaya_dac.v"] \
 [file normalize "${origin_dir}/cores/axis_red_pitaya_adc_v1_0/axis_red_pitaya_adc.v"] \
 [file normalize "${origin_dir}/rtl/ScaleAndAdjust.v"] \
 [file normalize "${origin_dir}/rtl/comparator.v"] \
 [file normalize "${origin_dir}/rtl/logic_or.v"] \
 [file normalize "${origin_dir}/rtl/cfg_axis_select.v"] \
 [file normalize "${origin_dir}/rtl/axis_ram_writer.v"] \
 [file normalize "${origin_dir}/rtl/signal_combine.v"] \
 [file normalize "${origin_dir}/rtl/split_signal.v"] \
 [file normalize "${origin_dir}/rtl/SineSDB64.v"] \
 [file normalize "${origin_dir}/rtl/Signed16toQ22.v"] \
 [file normalize "${origin_dir}/rtl/SignedQ31toQ22.v"] \
 [file normalize "${origin_dir}/rtl/ArrithmeticShift.v"] \
 [file normalize "${origin_dir}/rtl/port_slicer.v"] \
 [file normalize "${origin_dir}/rtl/axis_iir_filter.v"] \
]
add_files -norecurse -fileset $obj $files

# Set 'sources_1' fileset file properties for remote files
# None

# Set 'sources_1' fileset file properties for local files
# None

# Set 'sources_1' fileset properties
set obj [get_filesets sources_1]
set_property -name "dataflow_viewer_settings" -value "min_width=16" -objects $obj
set_property -name "top" -value "system_wrapper" -objects $obj
set_property -name "top_auto_set" -value "0" -objects $obj
set_property -name "verilog_define" -value "TOOL_VIVADO" -objects $obj

# Create 'constrs_1' fileset (if not found)
if {[string equal [get_filesets -quiet constrs_1] ""]} {
  create_fileset -constrset constrs_1
}

# Set 'constrs_1' fileset object
set obj [get_filesets constrs_1]

# Add/Import constrs file and set constrs file properties
set file "[file normalize "$origin_dir/cfg/ports.xdc"]"
set file_added [add_files -norecurse -fileset $obj [list $file]]
set file "$origin_dir/cfg/ports.xdc"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
set_property -name "file_type" -value "XDC" -objects $file_obj

# Add/Import constrs file and set constrs file properties
set file "[file normalize "$origin_dir/cfg/clocks.xdc"]"
set file_added [add_files -norecurse -fileset $obj [list $file]]
set file "$origin_dir/cfg/clocks.xdc"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
set_property -name "file_type" -value "XDC" -objects $file_obj

# Set 'constrs_1' fileset properties
set obj [get_filesets constrs_1]
set_property -name "target_constrs_file" -value "[file normalize "$origin_dir/cfg/clocks.xdc"]" -objects $obj
set_property -name "target_part" -value "xc7z020clg400-1" -objects $obj
set_property -name "target_ucf" -value "[file normalize "$origin_dir/cfg/clocks.xdc"]" -objects $obj

# Create 'sim_1' fileset (if not found)
if {[string equal [get_filesets -quiet sim_1] ""]} {
  create_fileset -simset sim_1
}

# Set 'sim_1' fileset object
set obj [get_filesets sim_1]
set files [list \
 [file normalize "${origin_dir}/sim/tb_spm_ad.v"] \
 [file normalize "${origin_dir}/sim/lms_phase_amplitude_detector_tb.v"] \
 [file normalize "${origin_dir}/sim/McBSP_tb.v"] \
 [file normalize "${origin_dir}/sim/axis_4s_combine_tb.v"] \
 [file normalize "${origin_dir}/sim/controller_pi_tb.v"] \
 [file normalize "${origin_dir}/sim/tb_spm_ad_behav.wcfg"] \
]
add_files -norecurse -fileset $obj $files

# Set 'sim_1' fileset file properties for remote files
# None

# Set 'sim_1' fileset file properties for local files
# None

# Set 'sim_1' fileset properties
set obj [get_filesets sim_1]
set_property -name "top" -value "tb_spm_ad" -objects $obj
set_property -name "top_auto_set" -value "0" -objects $obj
set_property -name "top_lib" -value "xil_defaultlib" -objects $obj

# Create 'sim_ad5791' fileset (if not found)
if {[string equal [get_filesets -quiet sim_ad5791] ""]} {
  create_fileset -simset sim_ad5791
}

# Set 'sim_ad5791' fileset object
set obj [get_filesets sim_ad5791]
set files [list \
 [file normalize "${origin_dir}/sim/ad5791_tb.v"] \
]
add_files -norecurse -fileset $obj $files

# Set 'sim_ad5791' fileset file properties for remote files
# None

# Set 'sim_ad5791' fileset file properties for local files
# None

# Set 'sim_ad5791' fileset properties
set obj [get_filesets sim_ad5791]
set_property -name "top" -value "ad5791_tb" -objects $obj
set_property -name "top_auto_set" -value "0" -objects $obj
set_property -name "top_lib" -value "xil_defaultlib" -objects $obj


# Set 'utils_1' fileset properties
set obj [get_filesets utils_1]


# Adding sources referenced in BDs, if not already added
if { [get_files cfg_to_axis.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/cfg_to_axis.v
}
if { [get_files cfg_to_axis.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/cfg_to_axis.v
}
if { [get_files cfg_to_axis.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/cfg_to_axis.v
}
if { [get_files cfg_to_axis.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/cfg_to_axis.v
}
if { [get_files cfg_to_axis.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/cfg_to_axis.v
}
if { [get_files cfg_to_axis.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/cfg_to_axis.v
}
if { [get_files controller_pi.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/controller_pi.v
}
if { [get_files cfg_select.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/cfg_select.v
}
if { [get_files cfg_to_axis.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/cfg_to_axis.v
}
if { [get_files cfg_to_axis.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/cfg_to_axis.v
}
if { [get_files cfg_to_axis.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/cfg_to_axis.v
}
if { [get_files cfg_to_axis.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/cfg_to_axis.v
}
if { [get_files cfg_to_axis.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/cfg_to_axis.v
}
if { [get_files cfg_to_axis.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/cfg_to_axis.v
}
if { [get_files cfg_to_axis.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/cfg_to_axis.v
}
if { [get_files amplitude_good.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/amplitude_good.v
}
if { [get_files phase_unwrap.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/phase_unwrap.v
}
if { [get_files controller_pi.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/controller_pi.v
}
if { [get_files cfg_select.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/cfg_select.v
}
if { [get_files cfg_select.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/cfg_select.v
}
if { [get_files cfg_select.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/cfg_select.v
}
if { [get_files cfg_select.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/cfg_select.v
}
if { [get_files cfg_to_axis.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/cfg_to_axis.v
}
if { [get_files cfg_to_axis.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/cfg_to_axis.v
}
if { [get_files cfg_to_axis.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/cfg_to_axis.v
}
if { [get_files cfg_to_axis.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/cfg_to_axis.v
}
if { [get_files axis_dc_filter.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/axis_dc_filter.v
}
if { [get_files axis_decimator.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/axis_decimator.v
}
if { [get_files axis_splitter.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/axis_splitter.v
}
if { [get_files lms_phase_amplitude_detector.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/lms_phase_amplitude_detector.v
}
if { [get_files cfg_to_axis.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/cfg_to_axis.v
}
if { [get_files cfg_to_axis.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/cfg_to_axis.v
}
if { [get_files PulseForm.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/PulseForm.v
}
if { [get_files cfg_select.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/cfg_select.v
}
if { [get_files cfg_to_axis.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/cfg_to_axis.v
}
if { [get_files cfg_to_axis.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/cfg_to_axis.v
}
if { [get_files cfg_to_axis.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/cfg_to_axis.v
}
if { [get_files cfg_to_axis.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/cfg_to_axis.v
}
if { [get_files cfg_to_axis.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/cfg_to_axis.v
}
if { [get_files controller_pi.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/controller_pi.v
}
if { [get_files McBSP_io_connect.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/McBSP_io_connect.v
}
if { [get_files McBSP_controller.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/McBSP_controller.v
}
if { [get_files cfg_to_axis.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/cfg_to_axis.v
}
if { [get_files cfg_to_axis.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/cfg_to_axis.v
}
if { [get_files cfg_to_axis.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/cfg_to_axis.v
}
if { [get_files cfg_to_axis.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/cfg_to_axis.v
}
if { [get_files cfg_to_axis.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/cfg_to_axis.v
}
if { [get_files axis_bram_push.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/axis_bram_push.v
}
if { [get_files axis_splitter.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/axis_splitter.v
}
if { [get_files axis_4s_combine.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/axis_4s_combine.v
}
if { [get_files axis_FIR.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/axis_FIR.v
}
if { [get_files axis_FIR.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/axis_FIR.v
}
if { [get_files axis_FIR.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/axis_FIR.v
}
if { [get_files axis_FIR.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/axis_FIR.v
}
if { [get_files cfg_select.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/cfg_select.v
}
if { [get_files cfg_to_axis.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/cfg_to_axis.v
}
if { [get_files cfg_to_axis.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/cfg_to_axis.v
}
if { [get_files cfg_to_axis.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/cfg_to_axis.v
}
if { [get_files cfg_to_axis.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/cfg_to_axis.v
}
if { [get_files cfg_to_axis.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/cfg_to_axis.v
}
if { [get_files cfg_select.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/cfg_select.v
}
if { [get_files cfg_select.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/cfg_select.v
}
if { [get_files cfg_to_axis.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/cfg_to_axis.v
}
if { [get_files cfg_to_axis.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/cfg_to_axis.v
}
if { [get_files controller_pi.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/controller_pi.v
}
if { [get_files cfg_select.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/cfg_select.v
}
if { [get_files axis_ctrlsrc_select.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/axis_ctrlsrc_select.v
}
if { [get_files axis_ctrlsrc_select.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/axis_ctrlsrc_select.v
}
if { [get_files cfg_to_axis.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/cfg_to_axis.v
}
if { [get_files cfg_to_axis.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/cfg_to_axis.v
}
if { [get_files cfg_to_axis.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/cfg_to_axis.v
}
if { [get_files cfg_to_axis.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/cfg_to_axis.v
}
if { [get_files gvp.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/gvp.v
}
if { [get_files axis_AD5791.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/axis_AD5791.v
}
if { [get_files axis_splitter.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/axis_splitter.v
}
if { [get_files axis_splitter.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/axis_splitter.v
}
if { [get_files axis_splitter.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/axis_splitter.v
}
if { [get_files axis_splitter.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/axis_splitter.v
}
if { [get_files axis_splitter.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/axis_splitter.v
}
if { [get_files axis_splitter.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/axis_splitter.v
}
if { [get_files axis_splitter.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/axis_splitter.v
}
if { [get_files axis_splitter.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/axis_splitter.v
}
if { [get_files AD5791_io_connect.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/AD5791_io_connect.v
}
if { [get_files axis_splitter.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/axis_splitter.v
}
if { [get_files axis_bram_stream_srcs.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/axis_bram_stream_srcs.v
}
if { [get_files axis_selector.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/axis_selector.v
}
if { [get_files axis_FIR.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/axis_FIR.v
}
if { [get_files axis_FIR.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/axis_FIR.v
}
if { [get_files axis_py_lockin.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/axis_py_lockin.v
}
if { [get_files axis_splitter.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/axis_splitter.v
}
if { [get_files axis_sadd.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/axis_sadd.v
}
if { [get_files axis_spm_control.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/axis_spm_control.v
}
if { [get_files LED_connect.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/LED_connect.v
}
if { [get_files VolumeAdjuster16_14.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/VolumeAdjuster16_14.v
}
if { [get_files axis_sc28_to_14.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/axis_sc28_to_14.v
}
if { [get_files Volume_QControl_Mixer.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/Volume_QControl_Mixer.v
}
if { [get_files cfg_select.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/cfg_select.v
}
if { [get_files cfg_to_axis.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/cfg_to_axis.v
}
if { [get_files cfg_to_axis.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/cfg_to_axis.v
}
if { [get_files QControl.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/QControl.v
}
if { [get_files axis_biquad_iir_filter.v] == "" } {
  import_files -quiet -fileset sources_1 /home/pzahl/SVN/Gxsm4/plug-ins/hard/RPSPMC/rtl/axis_biquad_iir_filter.v
}


# Proc to create BD system
proc cr_bd_system { parentCell } {
# The design that will be created by this Tcl proc contains the following 
# module references:
# led_connect, cfg_select, cfg_select, cfg_select, cfg_select, cfg_to_axis, cfg_to_axis, cfg_to_axis, cfg_to_axis, axis_dc_filter, axis_decimator, axis_splitter, lms_phase_amplitude_detector, McBSP_io_connect, McBSP_controller, cfg_to_axis, cfg_to_axis, cfg_to_axis, cfg_to_axis, cfg_to_axis, axis_bram_push, axis_splitter, axis_4s_combine, axis_FIR, axis_FIR, axis_FIR, axis_FIR, cfg_to_axis, cfg_to_axis, cfg_to_axis, cfg_to_axis, axis_AD5791, axis_splitter, axis_splitter, axis_splitter, axis_splitter, axis_splitter, axis_splitter, axis_splitter, axis_splitter, AD5791_io_connect, axis_splitter, axis_splitter, axis_sadd, axis_FIR, axis_FIR, axis_biquad_iir_filter, gvp, axis_py_lockin, axis_spm_control, VolumeAdjuster16_14, axis_sc28_to_14, Volume_QControl_Mixer, cfg_to_axis, cfg_to_axis, cfg_to_axis, cfg_to_axis, cfg_to_axis, cfg_to_axis, controller_pi, cfg_select, cfg_to_axis, cfg_to_axis, cfg_to_axis, cfg_to_axis, cfg_to_axis, cfg_to_axis, cfg_to_axis, amplitude_good, phase_unwrap, controller_pi, cfg_to_axis, cfg_to_axis, PulseForm, cfg_select, cfg_to_axis, cfg_to_axis, cfg_to_axis, cfg_to_axis, cfg_to_axis, controller_pi, cfg_select, cfg_to_axis, cfg_to_axis, cfg_to_axis, cfg_to_axis, cfg_to_axis, cfg_select, cfg_select, cfg_to_axis, cfg_to_axis, controller_pi, cfg_select, axis_ctrlsrc_select, axis_ctrlsrc_select, axis_bram_stream_srcs, axis_selector, cfg_select, cfg_to_axis, cfg_to_axis, QControl



  # CHANGE DESIGN NAME HERE
  set design_name system

  common::send_gid_msg -ssname BD::TCL -id 2010 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."

  create_bd_design $design_name

  set bCheckIPsPassed 1
  ##################################################################
  # CHECK IPs
  ##################################################################
  set bCheckIPs 1
  if { $bCheckIPs == 1 } {
     set list_check_ips "\ 
  pavel-demin:user:axis_red_pitaya_adc:1.0\
  pavel-demin:user:axis_red_pitaya_dac:1.0\
  xilinx.com:ip:util_ds_buf:2.2\
  xilinx.com:ip:xlconcat:2.1\
  xilinx.com:ip:xlslice:1.0\
  xilinx.com:ip:dds_compiler:6.0\
  xilinx.com:ip:cordic:6.0\
  anton-potocnik:user:axi_bram_reader:1.0\
  xilinx.com:ip:processing_system7:5.5\
  xilinx.com:ip:proc_sys_reset:5.0\
  xilinx.com:ip:axi_dma:7.1\
  xilinx.com:ip:util_vector_logic:2.0\
  xilinx.com:ip:axis_data_fifo:2.0\
  xilinx.com:ip:blk_mem_gen:8.4\
  xilinx.com:ip:xlconstant:1.1\
  pavel-demin:user:axis_constant:1.0\
  xilinx.com:ip:clk_wiz:6.0\
  xilinx.com:ip:axi_gpio:2.0\
  pavel-demin:user:axi_cfg_register:1.0\
  xilinx.com:ip:floating_point:7.1\
  "

   set list_ips_missing ""
   common::send_gid_msg -ssname BD::TCL -id 2011 -severity "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."

   foreach ip_vlnv $list_check_ips {
      set ip_obj [get_ipdefs -all $ip_vlnv]
      if { $ip_obj eq "" } {
         lappend list_ips_missing $ip_vlnv
      }
   }

   if { $list_ips_missing ne "" } {
      catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
      set bCheckIPsPassed 0
   }

  }

  ##################################################################
  # CHECK Modules
  ##################################################################
  set bCheckModules 1
  if { $bCheckModules == 1 } {
     set list_check_mods "\ 
  led_connect\
  cfg_select\
  cfg_select\
  cfg_select\
  cfg_select\
  cfg_to_axis\
  cfg_to_axis\
  cfg_to_axis\
  cfg_to_axis\
  axis_dc_filter\
  axis_decimator\
  axis_splitter\
  lms_phase_amplitude_detector\
  McBSP_io_connect\
  McBSP_controller\
  cfg_to_axis\
  cfg_to_axis\
  cfg_to_axis\
  cfg_to_axis\
  cfg_to_axis\
  axis_bram_push\
  axis_splitter\
  axis_4s_combine\
  axis_FIR\
  axis_FIR\
  axis_FIR\
  axis_FIR\
  cfg_to_axis\
  cfg_to_axis\
  cfg_to_axis\
  cfg_to_axis\
  axis_AD5791\
  axis_splitter\
  axis_splitter\
  axis_splitter\
  axis_splitter\
  axis_splitter\
  axis_splitter\
  axis_splitter\
  axis_splitter\
  AD5791_io_connect\
  axis_splitter\
  axis_splitter\
  axis_sadd\
  axis_FIR\
  axis_FIR\
  axis_biquad_iir_filter\
  gvp\
  axis_py_lockin\
  axis_spm_control\
  VolumeAdjuster16_14\
  axis_sc28_to_14\
  Volume_QControl_Mixer\
  cfg_to_axis\
  cfg_to_axis\
  cfg_to_axis\
  cfg_to_axis\
  cfg_to_axis\
  cfg_to_axis\
  controller_pi\
  cfg_select\
  cfg_to_axis\
  cfg_to_axis\
  cfg_to_axis\
  cfg_to_axis\
  cfg_to_axis\
  cfg_to_axis\
  cfg_to_axis\
  amplitude_good\
  phase_unwrap\
  controller_pi\
  cfg_to_axis\
  cfg_to_axis\
  PulseForm\
  cfg_select\
  cfg_to_axis\
  cfg_to_axis\
  cfg_to_axis\
  cfg_to_axis\
  cfg_to_axis\
  controller_pi\
  cfg_select\
  cfg_to_axis\
  cfg_to_axis\
  cfg_to_axis\
  cfg_to_axis\
  cfg_to_axis\
  cfg_select\
  cfg_select\
  cfg_to_axis\
  cfg_to_axis\
  controller_pi\
  cfg_select\
  axis_ctrlsrc_select\
  axis_ctrlsrc_select\
  axis_bram_stream_srcs\
  axis_selector\
  cfg_select\
  cfg_to_axis\
  cfg_to_axis\
  QControl\
  "

   set list_mods_missing ""
   common::send_gid_msg -ssname BD::TCL -id 2020 -severity "INFO" "Checking if the following modules exist in the project's sources: $list_check_mods ."

   foreach mod_vlnv $list_check_mods {
      if { [can_resolve_reference $mod_vlnv] == 0 } {
         lappend list_mods_missing $mod_vlnv
      }
   }

   if { $list_mods_missing ne "" } {
      catch {common::send_gid_msg -ssname BD::TCL -id 2021 -severity "ERROR" "The following module(s) are not found in the project: $list_mods_missing" }
      common::send_gid_msg -ssname BD::TCL -id 2022 -severity "INFO" "Please add source files for the missing module(s) above."
      set bCheckIPsPassed 0
   }
}

  if { $bCheckIPsPassed != 1 } {
    common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
    return 3
  }

  
# Hierarchical cell: Block_QControl
proc create_hier_cell_Block_QControl { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_Block_QControl() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS_SIGNAL_M


  # Create pins
  create_bd_pin -dir I -type clk a_clk
  create_bd_pin -dir I -from 1023 -to 0 cfg

  # Create instance: cfg_select_qcontrol, and set properties
  set block_name cfg_select
  set block_cell_name cfg_select_qcontrol
  if { [catch {set cfg_select_qcontrol [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $cfg_select_qcontrol eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.CFG_SWBIT {3} \
    CONFIG.SRC_ADDR {3} \
  ] $cfg_select_qcontrol


  # Create instance: cfg_to_axis_qc_delay, and set properties
  set block_name cfg_to_axis
  set block_cell_name cfg_to_axis_qc_delay
  if { [catch {set cfg_to_axis_qc_delay [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $cfg_to_axis_qc_delay eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.DST_WIDTH {16} \
    CONFIG.SRC_ADDR {29} \
    CONFIG.SRC_BITS {16} \
  ] $cfg_to_axis_qc_delay


  # Create instance: cfg_to_axis_qc_gain, and set properties
  set block_name cfg_to_axis
  set block_cell_name cfg_to_axis_qc_gain
  if { [catch {set cfg_to_axis_qc_gain [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $cfg_to_axis_qc_gain eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.DST_WIDTH {16} \
    CONFIG.SRC_ADDR {29} \
    CONFIG.SRC_BITS {32} \
  ] $cfg_to_axis_qc_gain


  # Create instance: QControl, and set properties
  set block_name QControl
  set block_cell_name QControl
  if { [catch {set QControl [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $QControl eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create interface connections
  connect_bd_intf_net -intf_net QControl_M_AXIS [get_bd_intf_pins M_AXIS] [get_bd_intf_pins QControl/M_AXIS]
  connect_bd_intf_net -intf_net axis_dc_filter_0_M_AXIS_AC16 [get_bd_intf_pins S_AXIS_SIGNAL_M] [get_bd_intf_pins QControl/S_AXIS_SIGNAL_M]

  # Create port connections
  connect_bd_net -net PS_cfg_data [get_bd_pins cfg] [get_bd_pins cfg_select_qcontrol/cfg] [get_bd_pins cfg_to_axis_qc_delay/cfg] [get_bd_pins cfg_to_axis_qc_gain/cfg]
  connect_bd_net -net axis_red_pitaya_adc_0_adc_clk1 [get_bd_pins a_clk] [get_bd_pins cfg_to_axis_qc_delay/a_clk] [get_bd_pins cfg_to_axis_qc_gain/a_clk] [get_bd_pins QControl/a_clk] [get_bd_pins QControl/adc_clk]
  connect_bd_net -net cfg_select_qcontrol_status [get_bd_pins cfg_select_qcontrol/status] [get_bd_pins QControl/QC_enable]
  connect_bd_net -net cfg_to_axis_qc_delay_data [get_bd_pins cfg_to_axis_qc_delay/data] [get_bd_pins QControl/QC_delay]
  connect_bd_net -net cfg_to_axis_qc_gain_data [get_bd_pins cfg_to_axis_qc_gain/data] [get_bd_pins QControl/QC_gain]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: spmc_signal_streaming
proc create_hier_cell_spmc_signal_streaming { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_spmc_signal_streaming() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS_00

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS_01

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS_02

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS_03

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS_04

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS_14

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS_15

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS_ch1s

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS_ch2s

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS_ch3s

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS_ch4s

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS_ch5s

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS_ch6s

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS_ch7s

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS_ch8s

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS_gvp_time

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS_index

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS_srcs

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS_13

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS_12

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS_11

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS_10

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS_08

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS_09

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS_07

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS_06

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS_05


  # Create pins
  create_bd_pin -dir I -type clk a_clk
  create_bd_pin -dir O -type clk dma_data_clk
  create_bd_pin -dir O -type rst dma_fifo_resetn
  create_bd_pin -dir I -from 1 -to 0 push_next
  create_bd_pin -dir I -type rst reset
  create_bd_pin -dir O -from 31 -to 0 last_write_addr
  create_bd_pin -dir O stall
  create_bd_pin -dir I -from 1023 -to 0 cfg1
  create_bd_pin -dir I -from 31 -to 0 config_addr
  create_bd_pin -dir I -from 511 -to 0 config_data

  # Create instance: axis_dma_stream_srcs, and set properties
  set block_name axis_bram_stream_srcs
  set block_cell_name axis_dma_stream_srcs
  if { [catch {set axis_dma_stream_srcs [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axis_dma_stream_srcs eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property CONFIG.DMA_ADDR_WIDTH {32} $axis_dma_stream_srcs


  # Create instance: axis_selector_mux_16_6, and set properties
  set block_name axis_selector
  set block_cell_name axis_selector_mux_16_6
  if { [catch {set axis_selector_mux_16_6 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axis_selector_mux_16_6 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create interface connections
  connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins axis_selector_mux_16_6/S_AXIS_13] [get_bd_intf_pins S_AXIS_13]
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins axis_selector_mux_16_6/S_AXIS_12] [get_bd_intf_pins S_AXIS_12]
  connect_bd_intf_net -intf_net Conn3 [get_bd_intf_pins axis_selector_mux_16_6/S_AXIS_11] [get_bd_intf_pins S_AXIS_11]
  connect_bd_intf_net -intf_net Conn4 [get_bd_intf_pins axis_selector_mux_16_6/S_AXIS_10] [get_bd_intf_pins S_AXIS_10]
  connect_bd_intf_net -intf_net Conn5 [get_bd_intf_pins axis_selector_mux_16_6/S_AXIS_09] [get_bd_intf_pins S_AXIS_09]
  connect_bd_intf_net -intf_net Conn6 [get_bd_intf_pins axis_selector_mux_16_6/S_AXIS_08] [get_bd_intf_pins S_AXIS_08]
  connect_bd_intf_net -intf_net Conn7 [get_bd_intf_pins axis_selector_mux_16_6/S_AXIS_07] [get_bd_intf_pins S_AXIS_07]
  connect_bd_intf_net -intf_net Conn8 [get_bd_intf_pins axis_selector_mux_16_6/S_AXIS_06] [get_bd_intf_pins S_AXIS_06]
  connect_bd_intf_net -intf_net Conn9 [get_bd_intf_pins axis_selector_mux_16_6/S_AXIS_05] [get_bd_intf_pins S_AXIS_05]
  connect_bd_intf_net -intf_net S_AXIS_ch9s_DFREQ_1 [get_bd_intf_pins S_AXIS_00] [get_bd_intf_pins axis_selector_mux_16_6/S_AXIS_00]
  connect_bd_intf_net -intf_net S_AXIS_chA_EXEC_1 [get_bd_intf_pins S_AXIS_01] [get_bd_intf_pins axis_selector_mux_16_6/S_AXIS_01]
  connect_bd_intf_net -intf_net S_AXIS_chB_PHASE_1 [get_bd_intf_pins S_AXIS_02] [get_bd_intf_pins axis_selector_mux_16_6/S_AXIS_02]
  connect_bd_intf_net -intf_net S_AXIS_chC_AMPL_1 [get_bd_intf_pins S_AXIS_03] [get_bd_intf_pins axis_selector_mux_16_6/S_AXIS_03]
  connect_bd_intf_net -intf_net S_AXIS_chEs_dFreqCtrl_1 [get_bd_intf_pins S_AXIS_04] [get_bd_intf_pins axis_selector_mux_16_6/S_AXIS_04]
  connect_bd_intf_net -intf_net axis_FIR_0_M_AXIS [get_bd_intf_pins S_AXIS_ch5s] [get_bd_intf_pins axis_dma_stream_srcs/S_AXIS_ch5s]
  connect_bd_intf_net -intf_net axis_bram_stream_srcs_M_AXIS [get_bd_intf_pins M_AXIS] [get_bd_intf_pins axis_dma_stream_srcs/M_AXIS]
  connect_bd_intf_net -intf_net axis_selector_0_M_AXIS_1 [get_bd_intf_pins axis_selector_mux_16_6/M_AXIS_1] [get_bd_intf_pins axis_dma_stream_srcs/S_AXIS_ch9s]
  connect_bd_intf_net -intf_net axis_selector_0_M_AXIS_2 [get_bd_intf_pins axis_dma_stream_srcs/S_AXIS_chAs] [get_bd_intf_pins axis_selector_mux_16_6/M_AXIS_2]
  connect_bd_intf_net -intf_net axis_selector_0_M_AXIS_3 [get_bd_intf_pins axis_dma_stream_srcs/S_AXIS_chBs] [get_bd_intf_pins axis_selector_mux_16_6/M_AXIS_3]
  connect_bd_intf_net -intf_net axis_selector_0_M_AXIS_4 [get_bd_intf_pins axis_dma_stream_srcs/S_AXIS_chCs] [get_bd_intf_pins axis_selector_mux_16_6/M_AXIS_4]
  connect_bd_intf_net -intf_net axis_selector_mux_16_4_M_AXIS_5 [get_bd_intf_pins axis_dma_stream_srcs/S_AXIS_chDs] [get_bd_intf_pins axis_selector_mux_16_6/M_AXIS_5]
  connect_bd_intf_net -intf_net axis_selector_mux_16_6_M_AXIS_6 [get_bd_intf_pins axis_dma_stream_srcs/S_AXIS_chEs] [get_bd_intf_pins axis_selector_mux_16_6/M_AXIS_6]
  connect_bd_intf_net -intf_net axis_splitter_CH1_S16_to_S32_aka_IN2_as_32_M_AXIS2 [get_bd_intf_pins S_AXIS_14] [get_bd_intf_pins axis_selector_mux_16_6/S_AXIS_14]
  connect_bd_intf_net -intf_net axis_splitter_U_M_AXIS [get_bd_intf_pins S_AXIS_ch4s] [get_bd_intf_pins axis_dma_stream_srcs/S_AXIS_ch4s]
  connect_bd_intf_net -intf_net axis_splitter_X_M_AXIS [get_bd_intf_pins S_AXIS_ch1s] [get_bd_intf_pins axis_dma_stream_srcs/S_AXIS_ch1s]
  connect_bd_intf_net -intf_net axis_splitter_Y_M_AXIS [get_bd_intf_pins S_AXIS_ch2s] [get_bd_intf_pins axis_dma_stream_srcs/S_AXIS_ch2s]
  connect_bd_intf_net -intf_net axis_splitter_Z1_M_AXIS [get_bd_intf_pins S_AXIS_ch8s] [get_bd_intf_pins axis_dma_stream_srcs/S_AXIS_ch8s]
  connect_bd_intf_net -intf_net axis_splitter_ZControlSignalPass_M_AXIS [get_bd_intf_pins S_AXIS_ch6s] [get_bd_intf_pins axis_dma_stream_srcs/S_AXIS_ch6s]
  connect_bd_intf_net -intf_net axis_splitter_Z_M_AXIS [get_bd_intf_pins S_AXIS_ch3s] [get_bd_intf_pins axis_dma_stream_srcs/S_AXIS_ch3s]
  connect_bd_intf_net -intf_net axis_splitter_w_slope_M_AXIS [get_bd_intf_pins S_AXIS_15] [get_bd_intf_pins axis_selector_mux_16_6/S_AXIS_15]
  connect_bd_intf_net -intf_net controller_zservo_M_AXIS_PASS [get_bd_intf_pins S_AXIS_ch7s] [get_bd_intf_pins axis_dma_stream_srcs/S_AXIS_ch7s]
  connect_bd_intf_net -intf_net gvp_main_M_AXIS_SRCS [get_bd_intf_pins S_AXIS_srcs] [get_bd_intf_pins axis_dma_stream_srcs/S_AXIS_srcs]
  connect_bd_intf_net -intf_net gvp_main_M_AXIS_gvp_time [get_bd_intf_pins S_AXIS_gvp_time] [get_bd_intf_pins axis_dma_stream_srcs/S_AXIS_gvp_time]
  connect_bd_intf_net -intf_net gvp_main_M_AXIS_index [get_bd_intf_pins S_AXIS_index] [get_bd_intf_pins axis_dma_stream_srcs/S_AXIS_index]

  # Create port connections
  connect_bd_net -net a_clk [get_bd_pins a_clk] [get_bd_pins axis_dma_stream_srcs/a2_clk] [get_bd_pins axis_selector_mux_16_6/a_clk]
  connect_bd_net -net axis_bram_stream_srcs_dma_data_clk [get_bd_pins axis_dma_stream_srcs/dma_data_clk] [get_bd_pins dma_data_clk]
  connect_bd_net -net axis_dma_stream_srcs_dma_fifo_resetn [get_bd_pins axis_dma_stream_srcs/dma_fifo_resetn] [get_bd_pins dma_fifo_resetn]
  connect_bd_net -net axis_dma_stream_srcs_last_write_addr [get_bd_pins axis_dma_stream_srcs/last_write_addr] [get_bd_pins last_write_addr]
  connect_bd_net -net axis_dma_stream_srcs_ready [get_bd_pins axis_dma_stream_srcs/stall] [get_bd_pins stall]
  connect_bd_net -net config_addr_1 [get_bd_pins config_addr] [get_bd_pins axis_selector_mux_16_6/config_addr]
  connect_bd_net -net config_data_1 [get_bd_pins config_data] [get_bd_pins axis_selector_mux_16_6/config_data]
  connect_bd_net -net gvp_main_store_data [get_bd_pins push_next] [get_bd_pins axis_dma_stream_srcs/push_next]
  connect_bd_net -net xlslice_gvp_reset_Dout [get_bd_pins reset] [get_bd_pins axis_dma_stream_srcs/reset]

  # Perform GUI Layout
  regenerate_bd_layout -hierarchy [get_bd_cells /SPM_control_logic/spmc_signal_streaming] -layout_string {
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"3.07636",
   "Default View_TopLeft":"-386,-67",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port S_AXIS_00 -pg 1 -lvl 0 -x -150 -y 350 -defaultsOSRD
preplace port S_AXIS_01 -pg 1 -lvl 0 -x -150 -y 380 -defaultsOSRD
preplace port S_AXIS_02 -pg 1 -lvl 0 -x -150 -y 410 -defaultsOSRD
preplace port S_AXIS_03 -pg 1 -lvl 0 -x -150 -y 440 -defaultsOSRD
preplace port S_AXIS_04 -pg 1 -lvl 0 -x -150 -y 470 -defaultsOSRD
preplace port S_AXIS_14 -pg 1 -lvl 0 -x -150 -y 720 -defaultsOSRD
preplace port S_AXIS_15 -pg 1 -lvl 0 -x -150 -y 750 -defaultsOSRD
preplace port M_AXIS -pg 1 -lvl 4 -x 1340 -y 170 -defaultsOSRD
preplace port S_AXIS_ch1s -pg 1 -lvl 0 -x -150 -y -70 -defaultsOSRD
preplace port S_AXIS_ch2s -pg 1 -lvl 0 -x -150 -y -40 -defaultsOSRD
preplace port S_AXIS_ch3s -pg 1 -lvl 0 -x -150 -y -10 -defaultsOSRD
preplace port S_AXIS_ch4s -pg 1 -lvl 0 -x -150 -y 20 -defaultsOSRD
preplace port S_AXIS_ch5s -pg 1 -lvl 0 -x -150 -y 50 -defaultsOSRD
preplace port S_AXIS_ch6s -pg 1 -lvl 0 -x -150 -y 160 -defaultsOSRD
preplace port S_AXIS_ch7s -pg 1 -lvl 0 -x -150 -y 190 -defaultsOSRD
preplace port S_AXIS_ch8s -pg 1 -lvl 0 -x -150 -y 220 -defaultsOSRD
preplace port S_AXIS_gvp_time -pg 1 -lvl 0 -x -150 -y 900 -defaultsOSRD
preplace port S_AXIS_index -pg 1 -lvl 0 -x -150 -y 930 -defaultsOSRD
preplace port S_AXIS_srcs -pg 1 -lvl 0 -x -150 -y 960 -defaultsOSRD
preplace port S_AXIS_13 -pg 1 -lvl 0 -x -150 -y 690 -defaultsOSRD
preplace port S_AXIS_12 -pg 1 -lvl 0 -x -150 -y 660 -defaultsOSRD
preplace port S_AXIS_11 -pg 1 -lvl 0 -x -150 -y 630 -defaultsOSRD
preplace port S_AXIS_10 -pg 1 -lvl 0 -x -150 -y 600 -defaultsOSRD
preplace port S_AXIS_08 -pg 1 -lvl 0 -x -150 -y 540 -defaultsOSRD
preplace port S_AXIS_09 -pg 1 -lvl 0 -x -150 -y 570 -defaultsOSRD
preplace port S_AXIS_07 -pg 1 -lvl 0 -x -150 -y 500 -defaultsOSRD
preplace port S_AXIS_06 -pg 1 -lvl 0 -x -150 -y 320 -defaultsOSRD
preplace port S_AXIS_05 -pg 1 -lvl 0 -x -150 -y 290 -defaultsOSRD
preplace port port-id_a_clk -pg 1 -lvl 0 -x -150 -y 1050 -defaultsOSRD
preplace port port-id_dma_data_clk -pg 1 -lvl 4 -x 1340 -y 200 -defaultsOSRD
preplace port port-id_dma_fifo_resetn -pg 1 -lvl 4 -x 1340 -y 230 -defaultsOSRD
preplace port port-id_reset -pg 1 -lvl 0 -x -150 -y 1020 -defaultsOSRD
preplace port port-id_stall -pg 1 -lvl 4 -x 1340 -y 290 -defaultsOSRD
preplace portBus push_next -pg 1 -lvl 0 -x -150 -y 990 -defaultsOSRD
preplace portBus last_write_addr -pg 1 -lvl 4 -x 1340 -y 260 -defaultsOSRD
preplace portBus cfg1 -pg 1 -lvl 0 -x -150 -y -120 -defaultsOSRD
preplace portBus config_addr -pg 1 -lvl 0 -x -150 -y 780 -defaultsOSRD
preplace portBus config_data -pg 1 -lvl 0 -x -150 -y 810 -defaultsOSRD
preplace inst axis_dma_stream_srcs -pg 1 -lvl 3 -x 1120 -y 250 -defaultsOSRD
preplace inst axis_selector_mux_16_6 -pg 1 -lvl 2 -x 630 -y 550 -defaultsOSRD
preplace netloc a_clk 1 0 3 -40 770 430 290 820J
preplace netloc axis_bram_stream_srcs_dma_data_clk 1 3 1 1310J 200n
preplace netloc axis_dma_stream_srcs_dma_fifo_resetn 1 3 1 1320J 230n
preplace netloc axis_dma_stream_srcs_last_write_addr 1 3 1 1300J 260n
preplace netloc axis_dma_stream_srcs_ready 1 3 1 NJ 290
preplace netloc gvp_main_store_data 1 0 3 -70J 270 NJ 270 850J
preplace netloc xlslice_gvp_reset_Dout 1 0 3 -50J 280 NJ 280 800J
preplace netloc config_addr_1 1 0 2 NJ 780 450J
preplace netloc config_data_1 1 0 2 NJ 810 460J
preplace netloc Conn1 1 0 2 -80J 650 NJ
preplace netloc Conn2 1 0 2 -100J 630 NJ
preplace netloc Conn3 1 0 2 -130J 610 NJ
preplace netloc Conn4 1 0 2 NJ 600 460J
preplace netloc Conn5 1 0 2 NJ 570 NJ
preplace netloc Conn6 1 0 2 NJ 540 180J
preplace netloc S_AXIS_ch9s_DFREQ_1 1 0 2 NJ 350 NJ
preplace netloc S_AXIS_chA_EXEC_1 1 0 2 NJ 380 180J
preplace netloc S_AXIS_chB_PHASE_1 1 0 2 NJ 410 180J
preplace netloc S_AXIS_chC_AMPL_1 1 0 2 NJ 440 440J
preplace netloc S_AXIS_chEs_dFreqCtrl_1 1 0 2 NJ 470 450J
preplace netloc axis_FIR_0_M_AXIS 1 0 3 -130J 140 NJ 140 NJ
preplace netloc axis_bram_stream_srcs_M_AXIS 1 3 1 1300J 170n
preplace netloc axis_selector_0_M_AXIS_1 1 2 1 840 220n
preplace netloc axis_selector_0_M_AXIS_2 1 2 1 860 240n
preplace netloc axis_selector_0_M_AXIS_3 1 2 1 870 260n
preplace netloc axis_selector_0_M_AXIS_4 1 2 1 880 280n
preplace netloc axis_selector_mux_16_4_M_AXIS_5 1 2 1 900 300n
preplace netloc axis_selector_mux_16_6_M_AXIS_6 1 2 1 910 320n
preplace netloc axis_splitter_CH1_S16_to_S32_aka_IN2_as_32_M_AXIS2 1 0 2 -60J 670 NJ
preplace netloc axis_splitter_U_M_AXIS 1 0 3 -120J 120 NJ 120 NJ
preplace netloc axis_splitter_X_M_AXIS 1 0 3 -50J 60 NJ 60 NJ
preplace netloc axis_splitter_Y_M_AXIS 1 0 3 -70J 80 NJ 80 NJ
preplace netloc axis_splitter_Z1_M_AXIS 1 0 3 NJ 220 NJ 220 800J
preplace netloc axis_splitter_ZControlSignalPass_M_AXIS 1 0 3 NJ 160 NJ 160 NJ
preplace netloc axis_splitter_Z_M_AXIS 1 0 3 -110J 100 NJ 100 NJ
preplace netloc axis_splitter_w_slope_M_AXIS 1 0 2 -40J 690 NJ
preplace netloc controller_zservo_M_AXIS_PASS 1 0 3 NJ 190 NJ 190 800J
preplace netloc gvp_main_M_AXIS_SRCS 1 0 3 -110J 240 NJ 240 830J
preplace netloc gvp_main_M_AXIS_gvp_time 1 0 3 -120J 250 NJ 250 890J
preplace netloc gvp_main_M_AXIS_index 1 0 3 -90J 260 NJ 260 810J
preplace netloc Conn7 1 0 2 NJ 500 450J
preplace netloc Conn8 1 0 2 NJ 320 460J
preplace netloc Conn9 1 0 2 NJ 290 190J
levelinfo -pg 1 -150 160 630 1120 1340
pagesize -pg 1 -db -bbox -sgen -330 -200 1530 1170
"
}

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: controller_zservo
proc create_hier_cell_controller_zservo { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_controller_zservo() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS_CONTROL

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS_CONTROL2

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS_PASS

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS_MON


  # Create pins
  create_bd_pin -dir I -type clk a_clk
  create_bd_pin -dir I -from 1023 -to 0 cfg1
  create_bd_pin -dir O -from 0 -to 0 Z_Servo_enable
  create_bd_pin -dir O -from 31 -to 0 mon_control
  create_bd_pin -dir I -from 31 -to 0 Din
  create_bd_pin -dir O -from 0 -to 0 Z_Servo_hold

  # Create instance: cfg_select_zservo_control_hold_B0, and set properties
  set block_name cfg_select
  set block_cell_name cfg_select_zservo_control_hold_B0
  if { [catch {set cfg_select_zservo_control_hold_B0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $cfg_select_zservo_control_hold_B0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.CFG_SWBIT {0} \
    CONFIG.SRC_ADDR {19} \
  ] $cfg_select_zservo_control_hold_B0


  # Create instance: floating_point_log_signal, and set properties
  set floating_point_log_signal [ create_bd_cell -type ip -vlnv xilinx.com:ip:floating_point:7.1 floating_point_log_signal ]
  set_property -dict [list \
    CONFIG.C_Latency {23} \
    CONFIG.C_Mult_Usage {Medium_Usage} \
    CONFIG.C_Rate {1} \
    CONFIG.C_Result_Exponent_Width {8} \
    CONFIG.C_Result_Fraction_Width {24} \
    CONFIG.Operation_Type {Logarithm} \
    CONFIG.Result_Precision_Type {Single} \
  ] $floating_point_log_signal


  # Create instance: xlslice_servo_hold_B0, and set properties
  set xlslice_servo_hold_B0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_servo_hold_B0 ]

  # Create instance: cfg_to_transport_zservo_ci, and set properties
  set block_name cfg_to_axis
  set block_cell_name cfg_to_transport_zservo_ci
  if { [catch {set cfg_to_transport_zservo_ci [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $cfg_to_transport_zservo_ci eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.CFG_WIDTH {1024} \
    CONFIG.SRC_ADDR {12} \
  ] $cfg_to_transport_zservo_ci


  # Create instance: cfg_to_transport_zservo_cp, and set properties
  set block_name cfg_to_axis
  set block_cell_name cfg_to_transport_zservo_cp
  if { [catch {set cfg_to_transport_zservo_cp [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $cfg_to_transport_zservo_cp eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.CFG_WIDTH {1024} \
    CONFIG.SRC_ADDR {11} \
  ] $cfg_to_transport_zservo_cp


  # Create instance: cfg_to_transport_zservo_lower, and set properties
  set block_name cfg_to_axis
  set block_cell_name cfg_to_transport_zservo_lower
  if { [catch {set cfg_to_transport_zservo_lower [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $cfg_to_transport_zservo_lower eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.CFG_WIDTH {1024} \
    CONFIG.SRC_ADDR {15} \
  ] $cfg_to_transport_zservo_lower


  # Create instance: cfg_to_transport_zservo_set, and set properties
  set block_name cfg_to_axis
  set block_cell_name cfg_to_transport_zservo_set
  if { [catch {set cfg_to_transport_zservo_set [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $cfg_to_transport_zservo_set eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.CFG_WIDTH {1024} \
    CONFIG.SRC_ADDR {10} \
  ] $cfg_to_transport_zservo_set


  # Create instance: cfg_to_transport_zservo_upper, and set properties
  set block_name cfg_to_axis
  set block_cell_name cfg_to_transport_zservo_upper
  if { [catch {set cfg_to_transport_zservo_upper [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $cfg_to_transport_zservo_upper eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.CFG_WIDTH {1024} \
    CONFIG.SRC_ADDR {13} \
  ] $cfg_to_transport_zservo_upper


  # Create instance: fixed_to_floating_point, and set properties
  set fixed_to_floating_point [ create_bd_cell -type ip -vlnv xilinx.com:ip:floating_point:7.1 fixed_to_floating_point ]
  set_property -dict [list \
    CONFIG.C_Accum_Input_Msb {32} \
    CONFIG.C_Accum_Lsb {-31} \
    CONFIG.C_Accum_Msb {32} \
    CONFIG.C_Latency {6} \
    CONFIG.C_Mult_Usage {No_Usage} \
    CONFIG.C_Rate {1} \
    CONFIG.C_Result_Exponent_Width {8} \
    CONFIG.C_Result_Fraction_Width {24} \
    CONFIG.Flow_Control {NonBlocking} \
    CONFIG.Has_RESULT_TREADY {false} \
    CONFIG.Maximum_Latency {false} \
    CONFIG.Operation_Type {Fixed_to_float} \
    CONFIG.Result_Precision_Type {Single} \
  ] $fixed_to_floating_point


  # Create instance: floating_point_to_fixed_8_24_signal, and set properties
  set floating_point_to_fixed_8_24_signal [ create_bd_cell -type ip -vlnv xilinx.com:ip:floating_point:7.1 floating_point_to_fixed_8_24_signal ]
  set_property -dict [list \
    CONFIG.C_Accum_Input_Msb {32} \
    CONFIG.C_Accum_Lsb {-31} \
    CONFIG.C_Accum_Msb {32} \
    CONFIG.C_Latency {6} \
    CONFIG.C_Mult_Usage {No_Usage} \
    CONFIG.C_Rate {1} \
    CONFIG.C_Result_Exponent_Width {8} \
    CONFIG.C_Result_Fraction_Width {24} \
    CONFIG.Flow_Control {NonBlocking} \
    CONFIG.Has_RESULT_TREADY {false} \
    CONFIG.Maximum_Latency {false} \
    CONFIG.Operation_Type {Float_to_fixed} \
    CONFIG.Result_Precision_Type {Custom} \
  ] $floating_point_to_fixed_8_24_signal


  # Create instance: cfg_select_zservo_fcz_mode_B2, and set properties
  set block_name cfg_select
  set block_cell_name cfg_select_zservo_fcz_mode_B2
  if { [catch {set cfg_select_zservo_fcz_mode_B2 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $cfg_select_zservo_fcz_mode_B2 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.CFG_SWBIT {2} \
    CONFIG.SRC_ADDR {19} \
  ] $cfg_select_zservo_fcz_mode_B2


  # Create instance: cfg_select_zservo_log_mode_B1, and set properties
  set block_name cfg_select
  set block_cell_name cfg_select_zservo_log_mode_B1
  if { [catch {set cfg_select_zservo_log_mode_B1 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $cfg_select_zservo_log_mode_B1 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.CFG_SWBIT {1} \
    CONFIG.SRC_ADDR {19} \
  ] $cfg_select_zservo_log_mode_B1


  # Create instance: cfg_to_signal_level_offset, and set properties
  set block_name cfg_to_axis
  set block_cell_name cfg_to_signal_level_offset
  if { [catch {set cfg_to_signal_level_offset [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $cfg_to_signal_level_offset eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.CFG_WIDTH {1024} \
    CONFIG.SRC_ADDR {18} \
  ] $cfg_to_signal_level_offset


  # Create instance: cfg_to_z_setpoint, and set properties
  set block_name cfg_to_axis
  set block_cell_name cfg_to_z_setpoint
  if { [catch {set cfg_to_z_setpoint [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $cfg_to_z_setpoint eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.CFG_WIDTH {1024} \
    CONFIG.SRC_ADDR {17} \
  ] $cfg_to_z_setpoint


  # Create instance: fixed_to_floating_point1, and set properties
  set fixed_to_floating_point1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:floating_point:7.1 fixed_to_floating_point1 ]
  set_property -dict [list \
    CONFIG.C_Accum_Input_Msb {32} \
    CONFIG.C_Accum_Lsb {-31} \
    CONFIG.C_Accum_Msb {32} \
    CONFIG.C_Latency {6} \
    CONFIG.C_Mult_Usage {No_Usage} \
    CONFIG.C_Rate {1} \
    CONFIG.C_Result_Exponent_Width {8} \
    CONFIG.C_Result_Fraction_Width {24} \
    CONFIG.Flow_Control {NonBlocking} \
    CONFIG.Has_RESULT_TREADY {false} \
    CONFIG.Maximum_Latency {false} \
    CONFIG.Operation_Type {Fixed_to_float} \
    CONFIG.Result_Precision_Type {Single} \
  ] $fixed_to_floating_point1


  # Create instance: floating_point_log_setpoint, and set properties
  set floating_point_log_setpoint [ create_bd_cell -type ip -vlnv xilinx.com:ip:floating_point:7.1 floating_point_log_setpoint ]
  set_property -dict [list \
    CONFIG.C_Latency {23} \
    CONFIG.C_Mult_Usage {Medium_Usage} \
    CONFIG.C_Rate {1} \
    CONFIG.C_Result_Exponent_Width {8} \
    CONFIG.C_Result_Fraction_Width {24} \
    CONFIG.Operation_Type {Logarithm} \
    CONFIG.Result_Precision_Type {Single} \
  ] $floating_point_log_setpoint


  # Create instance: floating_point_to_fixed_8_24_setpoint, and set properties
  set floating_point_to_fixed_8_24_setpoint [ create_bd_cell -type ip -vlnv xilinx.com:ip:floating_point:7.1 floating_point_to_fixed_8_24_setpoint ]
  set_property -dict [list \
    CONFIG.C_Accum_Input_Msb {32} \
    CONFIG.C_Accum_Lsb {-31} \
    CONFIG.C_Accum_Msb {32} \
    CONFIG.C_Latency {6} \
    CONFIG.C_Mult_Usage {No_Usage} \
    CONFIG.C_Rate {1} \
    CONFIG.C_Result_Exponent_Width {8} \
    CONFIG.C_Result_Fraction_Width {24} \
    CONFIG.Flow_Control {NonBlocking} \
    CONFIG.Has_RESULT_TREADY {false} \
    CONFIG.Maximum_Latency {false} \
    CONFIG.Operation_Type {Float_to_fixed} \
    CONFIG.Result_Precision_Type {Custom} \
  ] $floating_point_to_fixed_8_24_setpoint


  # Create instance: controller_z_servo, and set properties
  set block_name controller_pi
  set block_cell_name controller_z_servo
  if { [catch {set controller_z_servo [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $controller_z_servo eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.AXIS_TDATA_WIDTH {32} \
    CONFIG.CONTROL_W {32} \
    CONFIG.FUZZY_CONST_CONTROL_MODE {1} \
    CONFIG.IN_Q {31} \
    CONFIG.IN_W {32} \
    CONFIG.M_AXIS_CONTROL2_TDATA_WIDTH {32} \
    CONFIG.M_AXIS_CONTROL_TDATA_WIDTH {32} \
    CONFIG.RDECI {8} \
    CONFIG.RDECII {250} \
    CONFIG.USE_RESET_DATA_INPUT {1} \
  ] $controller_z_servo


  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]
  set_property -dict [list \
    CONFIG.CONST_VAL {0} \
    CONFIG.CONST_WIDTH {32} \
  ] $xlconstant_0


  # Create instance: util_vector_logic_or_for_hold, and set properties
  set util_vector_logic_or_for_hold [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_or_for_hold ]
  set_property -dict [list \
    CONFIG.C_OPERATION {or} \
    CONFIG.C_SIZE {1} \
  ] $util_vector_logic_or_for_hold


  # Create instance: cfg_select_zservo_control_disable_B8, and set properties
  set block_name cfg_select
  set block_cell_name cfg_select_zservo_control_disable_B8
  if { [catch {set cfg_select_zservo_control_disable_B8 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $cfg_select_zservo_control_disable_B8 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.CFG_SWBIT {8} \
    CONFIG.SRC_ADDR {19} \
  ] $cfg_select_zservo_control_disable_B8


  # Create instance: util_vector_logic_0, and set properties
  set util_vector_logic_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0 ]
  set_property -dict [list \
    CONFIG.C_OPERATION {not} \
    CONFIG.C_SIZE {1} \
  ] $util_vector_logic_0


  # Create instance: axis_ctrlsrc_select_0, and set properties
  set block_name axis_ctrlsrc_select
  set block_cell_name axis_ctrlsrc_select_0
  if { [catch {set axis_ctrlsrc_select_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axis_ctrlsrc_select_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property CONFIG.SAXIS_DATA_WIDTH {32} $axis_ctrlsrc_select_0


  # Create instance: axis_ctrlsrc_select_1, and set properties
  set block_name axis_ctrlsrc_select
  set block_cell_name axis_ctrlsrc_select_1
  if { [catch {set axis_ctrlsrc_select_1 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axis_ctrlsrc_select_1 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.ADD_OFFSET {0} \
    CONFIG.SAXIS_DATA_WIDTH {32} \
  ] $axis_ctrlsrc_select_1


  # Create interface connections
  connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins axis_ctrlsrc_select_0/S_AXIS] [get_bd_intf_pins S_AXIS]
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins controller_z_servo/M_AXIS_PASS] [get_bd_intf_pins M_AXIS_PASS]
  connect_bd_intf_net -intf_net Conn3 [get_bd_intf_pins axis_ctrlsrc_select_0/M_AXIS_MON] [get_bd_intf_pins M_AXIS_MON]
  connect_bd_intf_net -intf_net axis_ctrlsrc_select_0_M_AXIS [get_bd_intf_pins controller_z_servo/S_AXIS] [get_bd_intf_pins axis_ctrlsrc_select_0/M_AXIS]
  connect_bd_intf_net -intf_net axis_ctrlsrc_select_0_M_AXIS_FLOAT [get_bd_intf_pins axis_ctrlsrc_select_0/M_AXIS_ABS] [get_bd_intf_pins fixed_to_floating_point/S_AXIS_A]
  connect_bd_intf_net -intf_net axis_ctrlsrc_select_1_M_AXIS_ABS [get_bd_intf_pins axis_ctrlsrc_select_1/M_AXIS_ABS] [get_bd_intf_pins fixed_to_floating_point1/S_AXIS_A]
  connect_bd_intf_net -intf_net cfg_to_transport_zservo_set_M_AXIS [get_bd_intf_pins cfg_to_transport_zservo_set/M_AXIS] [get_bd_intf_pins axis_ctrlsrc_select_1/S_AXIS]
  connect_bd_intf_net -intf_net cfg_to_z_setpoint_M_AXIS [get_bd_intf_pins cfg_to_z_setpoint/M_AXIS] [get_bd_intf_pins controller_z_servo/S_AXIS_reset]
  connect_bd_intf_net -intf_net controller_pi_dfreq_M_AXIS_CONTROL [get_bd_intf_pins M_AXIS_CONTROL] [get_bd_intf_pins controller_z_servo/M_AXIS_CONTROL]
  connect_bd_intf_net -intf_net controller_pi_dfreq_M_AXIS_CONTROL2 [get_bd_intf_pins M_AXIS_CONTROL2] [get_bd_intf_pins controller_z_servo/M_AXIS_CONTROL2]
  connect_bd_intf_net -intf_net fixed_to_floating_point1_M_AXIS_RESULT [get_bd_intf_pins fixed_to_floating_point1/M_AXIS_RESULT] [get_bd_intf_pins floating_point_log_setpoint/S_AXIS_A]
  connect_bd_intf_net -intf_net fixed_to_floating_point_M_AXIS_RESULT [get_bd_intf_pins fixed_to_floating_point/M_AXIS_RESULT] [get_bd_intf_pins floating_point_log_signal/S_AXIS_A]
  connect_bd_intf_net -intf_net floating_point_log1_M_AXIS_RESULT [get_bd_intf_pins floating_point_log_setpoint/M_AXIS_RESULT] [get_bd_intf_pins floating_point_to_fixed_8_24_setpoint/S_AXIS_A]
  connect_bd_intf_net -intf_net floating_point_log_M_AXIS_RESULT [get_bd_intf_pins floating_point_log_signal/M_AXIS_RESULT] [get_bd_intf_pins floating_point_to_fixed_8_24_signal/S_AXIS_A]
  connect_bd_intf_net -intf_net floating_point_to_fixed_8_25_M_AXIS_RESULT [get_bd_intf_pins floating_point_to_fixed_8_24_setpoint/M_AXIS_RESULT] [get_bd_intf_pins axis_ctrlsrc_select_1/S_AXIS_LN]
  connect_bd_intf_net -intf_net floating_point_to_fixed_M_AXIS_RESULT [get_bd_intf_pins floating_point_to_fixed_8_24_signal/M_AXIS_RESULT] [get_bd_intf_pins axis_ctrlsrc_select_0/S_AXIS_LN]

  # Create port connections
  connect_bd_net -net Din_1 [get_bd_pins Din] [get_bd_pins xlslice_servo_hold_B0/Din]
  connect_bd_net -net PS_cfg_data [get_bd_pins cfg1] [get_bd_pins cfg_select_zservo_control_hold_B0/cfg] [get_bd_pins cfg_to_transport_zservo_ci/cfg] [get_bd_pins cfg_to_transport_zservo_cp/cfg] [get_bd_pins cfg_to_transport_zservo_lower/cfg] [get_bd_pins cfg_to_transport_zservo_set/cfg] [get_bd_pins cfg_to_transport_zservo_upper/cfg] [get_bd_pins cfg_select_zservo_log_mode_B1/cfg] [get_bd_pins cfg_select_zservo_fcz_mode_B2/cfg] [get_bd_pins cfg_to_signal_level_offset/cfg] [get_bd_pins cfg_to_z_setpoint/cfg] [get_bd_pins cfg_select_zservo_control_disable_B8/cfg]
  connect_bd_net -net PS_data_transport_status [get_bd_pins util_vector_logic_0/Res] [get_bd_pins Z_Servo_enable] [get_bd_pins controller_z_servo/enable]
  connect_bd_net -net axis_ctrlsrc_select_1_M_AXIS_tdata [get_bd_pins axis_ctrlsrc_select_1/M_AXIS_tdata] [get_bd_pins controller_z_servo/setpoint]
  connect_bd_net -net axis_red_pitaya_adc_0_adc_clk1 [get_bd_pins a_clk] [get_bd_pins floating_point_log_signal/aclk] [get_bd_pins cfg_to_transport_zservo_ci/a_clk] [get_bd_pins cfg_to_transport_zservo_cp/a_clk] [get_bd_pins cfg_to_transport_zservo_lower/a_clk] [get_bd_pins cfg_to_transport_zservo_set/a_clk] [get_bd_pins cfg_to_transport_zservo_upper/a_clk] [get_bd_pins fixed_to_floating_point/aclk] [get_bd_pins floating_point_to_fixed_8_24_signal/aclk] [get_bd_pins cfg_to_signal_level_offset/a_clk] [get_bd_pins cfg_to_z_setpoint/a_clk] [get_bd_pins floating_point_to_fixed_8_24_setpoint/aclk] [get_bd_pins floating_point_log_setpoint/aclk] [get_bd_pins fixed_to_floating_point1/aclk] [get_bd_pins controller_z_servo/aclk] [get_bd_pins axis_ctrlsrc_select_0/a_clk] [get_bd_pins axis_ctrlsrc_select_1/a_clk]
  connect_bd_net -net cfg_select_zservo_control_enable_B0_status [get_bd_pins cfg_select_zservo_control_hold_B0/status] [get_bd_pins util_vector_logic_or_for_hold/Op2]
  connect_bd_net -net cfg_select_zservo_control_enable_B8_status [get_bd_pins cfg_select_zservo_control_disable_B8/status] [get_bd_pins util_vector_logic_0/Op1]
  connect_bd_net -net cfg_select_zservo_fcz_mode_B2_status [get_bd_pins cfg_select_zservo_fcz_mode_B2/status] [get_bd_pins controller_z_servo/fuzzy_cr_mode]
  connect_bd_net -net cfg_select_zservo_log_mode_status [get_bd_pins cfg_select_zservo_log_mode_B1/status] [get_bd_pins axis_ctrlsrc_select_0/selection_ln] [get_bd_pins axis_ctrlsrc_select_1/selection_ln]
  connect_bd_net -net cfg_to_signal_level_offset_data [get_bd_pins cfg_to_signal_level_offset/data] [get_bd_pins axis_ctrlsrc_select_0/signal_offset]
  connect_bd_net -net cfg_to_transport_dfreq_ci_data [get_bd_pins cfg_to_transport_zservo_ci/data] [get_bd_pins controller_z_servo/ci]
  connect_bd_net -net cfg_to_transport_dfreq_cp_data [get_bd_pins cfg_to_transport_zservo_cp/data] [get_bd_pins controller_z_servo/cp]
  connect_bd_net -net cfg_to_transport_dfreq_lower_data [get_bd_pins cfg_to_transport_zservo_lower/data] [get_bd_pins controller_z_servo/limit_lower]
  connect_bd_net -net cfg_to_transport_dfreq_upper_data [get_bd_pins cfg_to_transport_zservo_upper/data] [get_bd_pins controller_z_servo/limit_upper]
  connect_bd_net -net gpio_io_6_x13_1 [get_bd_pins controller_z_servo/mon_control] [get_bd_pins mon_control]
  connect_bd_net -net util_vector_logic_or_for_hold_Res [get_bd_pins util_vector_logic_or_for_hold/Res] [get_bd_pins controller_z_servo/control_hold] [get_bd_pins Z_Servo_hold]
  connect_bd_net -net xlconstant_0_dout [get_bd_pins xlconstant_0/dout] [get_bd_pins axis_ctrlsrc_select_1/signal_offset]
  connect_bd_net -net xlslice_servo_hold_Dout [get_bd_pins xlslice_servo_hold_B0/Dout] [get_bd_pins util_vector_logic_or_for_hold/Op1]

  # Perform GUI Layout
  regenerate_bd_layout -hierarchy [get_bd_cells /SPM_control_logic/controller_zservo] -layout_string {
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.1487",
   "Default View_TopLeft":"-757,-427",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port M_AXIS_CONTROL -pg 1 -lvl 6 -x 2200 -y 120 -defaultsOSRD
preplace port M_AXIS_CONTROL2 -pg 1 -lvl 6 -x 2200 -y 190 -defaultsOSRD
preplace port S_AXIS -pg 1 -lvl 0 -x -80 -y -190 -defaultsOSRD
preplace port M_AXIS_PASS -pg 1 -lvl 6 -x 2200 -y 220 -defaultsOSRD
preplace port M_AXIS_MON -pg 1 -lvl 6 -x 2200 -y 280 -defaultsOSRD
preplace port port-id_a_clk -pg 1 -lvl 0 -x -80 -y -290 -defaultsOSRD
preplace portBus cfg1 -pg 1 -lvl 0 -x -80 -y 220 -defaultsOSRD
preplace portBus enable -pg 1 -lvl 6 -x 2200 -y 310 -defaultsOSRD
preplace portBus mon_control -pg 1 -lvl 6 -x 2200 -y 250 -defaultsOSRD
preplace portBus Din -pg 1 -lvl 0 -x -80 -y 60 -defaultsOSRD
preplace inst cfg_select_zservo_control_hold_B0 -pg 1 -lvl 3 -x 1010 -y 130 -defaultsOSRD
preplace inst floating_point_log_signal -pg 1 -lvl 2 -x 420 -y -10 -defaultsOSRD
preplace inst xlslice_servo_hold_B0 -pg 1 -lvl 4 -x 1440 -y 300 -defaultsOSRD
preplace inst cfg_to_transport_zservo_ci -pg 1 -lvl 4 -x 1440 -y 770 -defaultsOSRD
preplace inst cfg_to_transport_zservo_cp -pg 1 -lvl 4 -x 1440 -y 650 -defaultsOSRD
preplace inst cfg_to_transport_zservo_lower -pg 1 -lvl 4 -x 1440 -y 1010 -defaultsOSRD
preplace inst cfg_to_transport_zservo_set -pg 1 -lvl 4 -x 1440 -y 530 -defaultsOSRD
preplace inst cfg_to_transport_zservo_upper -pg 1 -lvl 4 -x 1440 -y 890 -defaultsOSRD
preplace inst fixed_to_floating_point -pg 1 -lvl 1 -x 110 -y -120 -defaultsOSRD
preplace inst floating_point_to_fixed_8_24_signal -pg 1 -lvl 3 -x 1010 -y -100 -defaultsOSRD
preplace inst cfg_select_zservo_fcz_mode_B2 -pg 1 -lvl 3 -x 1010 -y 330 -defaultsOSRD
preplace inst cfg_select_zservo_log_mode_B1 -pg 1 -lvl 3 -x 1010 -y 230 -defaultsOSRD
preplace inst cfg_to_signal_level_offset -pg 1 -lvl 3 -x 1010 -y 440 -defaultsOSRD
preplace inst cfg_to_z_setpoint -pg 1 -lvl 4 -x 1440 -y 90 -defaultsOSRD
preplace inst fixed_to_floating_point1 -pg 1 -lvl 1 -x 110 -y -300 -defaultsOSRD
preplace inst floating_point_log_setpoint -pg 1 -lvl 2 -x 420 -y -290 -defaultsOSRD
preplace inst floating_point_to_fixed_8_24_setpoint -pg 1 -lvl 3 -x 1010 -y -280 -defaultsOSRD
preplace inst controller_z_servo -pg 1 -lvl 5 -x 1940 -y 30 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 5 -x 1940 -y -290 -defaultsOSRD
preplace inst util_vector_logic_or_for_hold -pg 1 -lvl 4 -x 1440 -y 410 -defaultsOSRD
preplace inst cfg_select_zservo_control_disable_B8 -pg 1 -lvl 3 -x 1010 -y 560 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 4 -x 1440 -y 200 -defaultsOSRD
preplace inst axis_ctrlsrc_select_0 -pg 1 -lvl 4 -x 1440 -y -80 -defaultsOSRD
preplace inst axis_ctrlsrc_select_1 -pg 1 -lvl 4 -x 1440 -y -280 -defaultsOSRD
preplace netloc Din_1 1 0 4 NJ 60 NJ 60 NJ 60 1200J
preplace netloc PS_cfg_data 1 0 4 NJ 220 NJ 220 870 70 1170
preplace netloc PS_data_transport_status 1 4 2 1750 310 NJ
preplace netloc axis_ctrlsrc_select_1_M_AXIS_tdata 1 4 1 1720 -290n
preplace netloc axis_red_pitaya_adc_0_adc_clk1 1 0 5 -50 -200 280 -200 860 -200 1230 -180 1710
preplace netloc cfg_select_zservo_control_enable_B0_status 1 3 1 1180 130n
preplace netloc cfg_select_zservo_control_enable_B8_status 1 3 1 1240 200n
preplace netloc cfg_select_zservo_fcz_mode_B2_status 1 3 2 1220 20 1660J
preplace netloc cfg_select_zservo_log_mode_status 1 3 1 1190J -240n
preplace netloc cfg_to_signal_level_offset_data 1 3 1 1210 -60n
preplace netloc cfg_to_transport_dfreq_ci_data 1 4 1 1680 30n
preplace netloc cfg_to_transport_dfreq_cp_data 1 4 1 1670 10n
preplace netloc cfg_to_transport_dfreq_lower_data 1 4 1 1710 70n
preplace netloc cfg_to_transport_dfreq_upper_data 1 4 1 1690 50n
preplace netloc gpio_io_6_x13_1 1 5 1 2130J 60n
preplace netloc util_vector_logic_or_for_hold_Res 1 4 1 1700 110n
preplace netloc xlconstant_0_dout 1 3 3 1240 -400 N -400 2130
preplace netloc xlslice_servo_hold_Dout 1 3 2 1250 -390 1630
preplace netloc Conn1 1 0 4 NJ -190 NJ -190 NJ -190 1240J
preplace netloc Conn2 1 5 1 2140J -20n
preplace netloc Conn3 1 4 2 1670J -140 2150J
preplace netloc axis_ctrlsrc_select_0_M_AXIS 1 4 1 1690 -100n
preplace netloc axis_ctrlsrc_select_0_M_AXIS_FLOAT 1 0 5 -40 -420 NJ -420 NJ -420 NJ -420 1650
preplace netloc axis_ctrlsrc_select_1_M_AXIS_ABS 1 0 5 -30 -410 NJ -410 NJ -410 NJ -410 1620
preplace netloc cfg_to_transport_zservo_set_M_AXIS 1 3 2 1260 -380 1640
preplace netloc cfg_to_z_setpoint_M_AXIS 1 4 1 1650 -50n
preplace netloc controller_pi_dfreq_M_AXIS_CONTROL 1 5 1 2170J -80n
preplace netloc controller_pi_dfreq_M_AXIS_CONTROL2 1 5 1 2160J -60n
preplace netloc fixed_to_floating_point1_M_AXIS_RESULT 1 1 1 N -300
preplace netloc fixed_to_floating_point_M_AXIS_RESULT 1 1 1 250 -120n
preplace netloc floating_point_log1_M_AXIS_RESULT 1 2 1 N -290
preplace netloc floating_point_log_M_AXIS_RESULT 1 2 1 560 -110n
preplace netloc floating_point_to_fixed_8_25_M_AXIS_RESULT 1 3 1 1170 -300n
preplace netloc floating_point_to_fixed_M_AXIS_RESULT 1 3 1 N -100
levelinfo -pg 1 -80 110 420 1010 1440 1940 2200
pagesize -pg 1 -db -bbox -sgen -220 -530 2380 1360
"
}

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: controller_dfreq
proc create_hier_cell_controller_dfreq { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_controller_dfreq() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS_CONTROL

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS_CONTROL2

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS


  # Create pins
  create_bd_pin -dir I -from 31 -to 0 S_AXIS_reset_tdata
  create_bd_pin -dir I -type clk a_clk
  create_bd_pin -dir I -from 1023 -to 0 cfg
  create_bd_pin -dir I -from 1023 -to 0 cfg1
  create_bd_pin -dir I control_hold
  create_bd_pin -dir O enable
  create_bd_pin -dir O -from 31 -to 0 mon_control

  # Create instance: cfg_select_dfreq_control, and set properties
  set block_name cfg_select
  set block_cell_name cfg_select_dfreq_control
  if { [catch {set cfg_select_dfreq_control [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $cfg_select_dfreq_control eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.CFG_SWBIT {8} \
    CONFIG.SRC_ADDR {3} \
  ] $cfg_select_dfreq_control


  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]

  # Create instance: cfg_to_transport_dfreq_ci, and set properties
  set block_name cfg_to_axis
  set block_cell_name cfg_to_transport_dfreq_ci
  if { [catch {set cfg_to_transport_dfreq_ci [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $cfg_to_transport_dfreq_ci eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.CFG_WIDTH {1024} \
    CONFIG.SRC_ADDR {2} \
  ] $cfg_to_transport_dfreq_ci


  # Create instance: cfg_to_transport_dfreq_cp, and set properties
  set block_name cfg_to_axis
  set block_cell_name cfg_to_transport_dfreq_cp
  if { [catch {set cfg_to_transport_dfreq_cp [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $cfg_to_transport_dfreq_cp eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.CFG_WIDTH {1024} \
    CONFIG.SRC_ADDR {1} \
  ] $cfg_to_transport_dfreq_cp


  # Create instance: cfg_to_transport_dfreq_lower, and set properties
  set block_name cfg_to_axis
  set block_cell_name cfg_to_transport_dfreq_lower
  if { [catch {set cfg_to_transport_dfreq_lower [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $cfg_to_transport_dfreq_lower eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.CFG_WIDTH {1024} \
    CONFIG.SRC_ADDR {5} \
  ] $cfg_to_transport_dfreq_lower


  # Create instance: cfg_to_transport_dfreq_set, and set properties
  set block_name cfg_to_axis
  set block_cell_name cfg_to_transport_dfreq_set
  if { [catch {set cfg_to_transport_dfreq_set [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $cfg_to_transport_dfreq_set eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.CFG_WIDTH {1024} \
    CONFIG.SRC_ADDR {0} \
  ] $cfg_to_transport_dfreq_set


  # Create instance: cfg_to_transport_dfreq_upper, and set properties
  set block_name cfg_to_axis
  set block_cell_name cfg_to_transport_dfreq_upper
  if { [catch {set cfg_to_transport_dfreq_upper [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $cfg_to_transport_dfreq_upper eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.CFG_WIDTH {1024} \
    CONFIG.SRC_ADDR {3} \
  ] $cfg_to_transport_dfreq_upper


  # Create instance: controller_pi_dfreq, and set properties
  set block_name controller_pi
  set block_cell_name controller_pi_dfreq
  if { [catch {set controller_pi_dfreq [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $controller_pi_dfreq eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.CONTROL_W {32} \
    CONFIG.IN_Q {24} \
    CONFIG.IN_W {25} \
    CONFIG.M_AXIS_CONTROL2_TDATA_WIDTH {32} \
    CONFIG.M_AXIS_CONTROL_TDATA_WIDTH {32} \
    CONFIG.USE_RESET_DATA_INPUT {0} \
  ] $controller_pi_dfreq


  # Create instance: xlconstant_1, and set properties
  set xlconstant_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1 ]
  set_property CONFIG.CONST_VAL {0} $xlconstant_1


  # Create interface connections
  connect_bd_intf_net -intf_net PS_data_transport_M_AXIS_DFREQ_DEC2 [get_bd_intf_pins S_AXIS] [get_bd_intf_pins controller_pi_dfreq/S_AXIS]
  connect_bd_intf_net -intf_net controller_pi_dfreq_M_AXIS_CONTROL [get_bd_intf_pins M_AXIS_CONTROL] [get_bd_intf_pins controller_pi_dfreq/M_AXIS_CONTROL]
  connect_bd_intf_net -intf_net controller_pi_dfreq_M_AXIS_CONTROL2 [get_bd_intf_pins M_AXIS_CONTROL2] [get_bd_intf_pins controller_pi_dfreq/M_AXIS_CONTROL2]

  # Create port connections
  connect_bd_net -net PS_Dout [get_bd_pins cfg] [get_bd_pins cfg_to_transport_dfreq_ci/cfg] [get_bd_pins cfg_to_transport_dfreq_cp/cfg] [get_bd_pins cfg_to_transport_dfreq_lower/cfg] [get_bd_pins cfg_to_transport_dfreq_set/cfg] [get_bd_pins cfg_to_transport_dfreq_upper/cfg]
  connect_bd_net -net PS_cfg_data [get_bd_pins cfg1] [get_bd_pins cfg_select_dfreq_control/cfg]
  connect_bd_net -net PS_data_transport_dout [get_bd_pins S_AXIS_reset_tdata] [get_bd_pins controller_pi_dfreq/S_AXIS_reset_tdata]
  connect_bd_net -net PS_data_transport_dout1 [get_bd_pins control_hold] [get_bd_pins controller_pi_dfreq/control_hold]
  connect_bd_net -net PS_data_transport_status [get_bd_pins cfg_select_dfreq_control/status] [get_bd_pins enable] [get_bd_pins controller_pi_dfreq/enable]
  connect_bd_net -net axis_red_pitaya_adc_0_adc_clk1 [get_bd_pins a_clk] [get_bd_pins cfg_to_transport_dfreq_ci/a_clk] [get_bd_pins cfg_to_transport_dfreq_cp/a_clk] [get_bd_pins cfg_to_transport_dfreq_lower/a_clk] [get_bd_pins cfg_to_transport_dfreq_set/a_clk] [get_bd_pins cfg_to_transport_dfreq_upper/a_clk] [get_bd_pins controller_pi_dfreq/aclk]
  connect_bd_net -net cfg_to_transport_dfreq_ci_data [get_bd_pins cfg_to_transport_dfreq_ci/data] [get_bd_pins controller_pi_dfreq/ci]
  connect_bd_net -net cfg_to_transport_dfreq_cp_data [get_bd_pins cfg_to_transport_dfreq_cp/data] [get_bd_pins controller_pi_dfreq/cp]
  connect_bd_net -net cfg_to_transport_dfreq_lower_data [get_bd_pins cfg_to_transport_dfreq_lower/data] [get_bd_pins controller_pi_dfreq/limit_lower]
  connect_bd_net -net cfg_to_transport_dfreq_upper_data [get_bd_pins cfg_to_transport_dfreq_upper/data] [get_bd_pins controller_pi_dfreq/limit_upper]
  connect_bd_net -net cfg_to_transport_tau_dfreq_data [get_bd_pins cfg_to_transport_dfreq_set/data] [get_bd_pins controller_pi_dfreq/setpoint]
  connect_bd_net -net gpio_io_6_x13_1 [get_bd_pins controller_pi_dfreq/mon_control] [get_bd_pins mon_control]
  connect_bd_net -net xlconstant_0_dout [get_bd_pins xlconstant_0/dout] [get_bd_pins controller_pi_dfreq/S_AXIS_reset_tvalid]
  connect_bd_net -net xlconstant_1_dout [get_bd_pins xlconstant_1/dout] [get_bd_pins controller_pi_dfreq/fuzzy_cr_mode]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: PulseFormer
proc create_hier_cell_PulseFormer { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_PulseFormer() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS


  # Create pins
  create_bd_pin -dir I -type clk a_clk
  create_bd_pin -dir I -from 1023 -to 0 cfg2
  create_bd_pin -dir I -from 2 -to 0 zero_spcp
  create_bd_pin -dir I single_shot
  create_bd_pin -dir I run

  # Create instance: cfg2_to_pulse_12_delay, and set properties
  set block_name cfg_to_axis
  set block_cell_name cfg2_to_pulse_12_delay
  if { [catch {set cfg2_to_pulse_12_delay [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $cfg2_to_pulse_12_delay eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.DST_WIDTH {32} \
    CONFIG.MAXIS_TDATA_WIDTH {32} \
    CONFIG.SRC_ADDR {0} \
    CONFIG.SRC_BITS {32} \
  ] $cfg2_to_pulse_12_delay


  # Create instance: cfg2_to_pulse_12_width_height_array, and set properties
  set block_name cfg_to_axis
  set block_cell_name cfg2_to_pulse_12_width_height_array
  if { [catch {set cfg2_to_pulse_12_width_height_array [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $cfg2_to_pulse_12_width_height_array eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.DST_WIDTH {448} \
    CONFIG.MAXIS_TDATA_WIDTH {448} \
    CONFIG.SRC_ADDR {1} \
    CONFIG.SRC_BITS {448} \
  ] $cfg2_to_pulse_12_width_height_array


  # Create instance: PulseForm_0, and set properties
  set block_name PulseForm
  set block_cell_name PulseForm_0
  if { [catch {set PulseForm_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $PulseForm_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create interface connections
  connect_bd_intf_net -intf_net PulseForm_0_M_AXIS [get_bd_intf_pins M_AXIS] [get_bd_intf_pins PulseForm_0/M_AXIS]

  # Create port connections
  connect_bd_net -net axis_red_pitaya_adc_0_adc_clk [get_bd_pins a_clk] [get_bd_pins cfg2_to_pulse_12_delay/a_clk] [get_bd_pins cfg2_to_pulse_12_width_height_array/a_clk] [get_bd_pins PulseForm_0/a_clk]
  connect_bd_net -net cfg2_1 [get_bd_pins cfg2] [get_bd_pins cfg2_to_pulse_12_delay/cfg] [get_bd_pins cfg2_to_pulse_12_width_height_array/cfg]
  connect_bd_net -net cfg2_to_pulse_12_width_height_array_data [get_bd_pins cfg2_to_pulse_12_width_height_array/data] [get_bd_pins PulseForm_0/pulse_12_width_height_array]
  connect_bd_net -net cfg2_to_pulse_delay1_data [get_bd_pins cfg2_to_pulse_12_delay/data] [get_bd_pins PulseForm_0/pulse_12_delay]
  connect_bd_net -net run_1 [get_bd_pins run] [get_bd_pins PulseForm_0/run]
  connect_bd_net -net single_shot_1 [get_bd_pins single_shot] [get_bd_pins PulseForm_0/single_shot]
  connect_bd_net -net zero_spcp_1 [get_bd_pins zero_spcp] [get_bd_pins PulseForm_0/zero_spcp]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: Configurations
proc create_hier_cell_Configurations { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_Configurations() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI1


  # Create pins
  create_bd_pin -dir O -from 1023 -to 0 cfg_data_reg_1
  create_bd_pin -dir O -from 1023 -to 0 cfg_data_reg_2
  create_bd_pin -dir I -type clk aclk
  create_bd_pin -dir I -type rst aresetn
  create_bd_pin -dir O -from 1023 -to 0 cfg_data_reg_3
  create_bd_pin -dir O -from 1023 -to 0 cfg_data_reg_0

  # Create instance: xlslice_cfg_reg1, and set properties
  set xlslice_cfg_reg1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_cfg_reg1 ]
  set_property -dict [list \
    CONFIG.DIN_FROM {2047} \
    CONFIG.DIN_TO {1024} \
    CONFIG.DIN_WIDTH {3072} \
    CONFIG.DOUT_WIDTH {1024} \
  ] $xlslice_cfg_reg1


  # Create instance: xlslice_cfg_reg2, and set properties
  set xlslice_cfg_reg2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_cfg_reg2 ]
  set_property -dict [list \
    CONFIG.DIN_FROM {3071} \
    CONFIG.DIN_TO {2048} \
    CONFIG.DIN_WIDTH {3072} \
    CONFIG.DOUT_WIDTH {1024} \
  ] $xlslice_cfg_reg2


  # Create instance: axi_cfg_register_0, and set properties
  set axi_cfg_register_0 [ create_bd_cell -type ip -vlnv pavel-demin:user:axi_cfg_register:1.0 axi_cfg_register_0 ]
  set_property -dict [list \
    CONFIG.AXI_ADDR_WIDTH {16} \
    CONFIG.AXI_DATA_WIDTH {32} \
    CONFIG.CFG_DATA_WIDTH {3072} \
  ] $axi_cfg_register_0


  # Create instance: xlslice_cfg_reg3, and set properties
  set xlslice_cfg_reg3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_cfg_reg3 ]
  set_property -dict [list \
    CONFIG.DIN_FROM {1023} \
    CONFIG.DIN_TO {0} \
    CONFIG.DIN_WIDTH {3072} \
    CONFIG.DOUT_WIDTH {1024} \
  ] $xlslice_cfg_reg3


  # Create instance: axi_cfg_register_1, and set properties
  set axi_cfg_register_1 [ create_bd_cell -type ip -vlnv pavel-demin:user:axi_cfg_register:1.0 axi_cfg_register_1 ]
  set_property -dict [list \
    CONFIG.AXI_ADDR_WIDTH {16} \
    CONFIG.AXI_DATA_WIDTH {32} \
    CONFIG.CFG_DATA_WIDTH {3072} \
  ] $axi_cfg_register_1


  # Create instance: xlslice_cfg_reg0, and set properties
  set xlslice_cfg_reg0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_cfg_reg0 ]
  set_property -dict [list \
    CONFIG.DIN_FROM {1023} \
    CONFIG.DIN_WIDTH {3072} \
    CONFIG.DOUT_WIDTH {1024} \
  ] $xlslice_cfg_reg0


  # Create interface connections
  connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins S_AXI] [get_bd_intf_pins axi_cfg_register_0/S_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M12_AXI [get_bd_intf_pins S_AXI1] [get_bd_intf_pins axi_cfg_register_1/S_AXI]

  # Create port connections
  connect_bd_net -net Net [get_bd_pins aclk] [get_bd_pins axi_cfg_register_1/aclk] [get_bd_pins axi_cfg_register_0/aclk]
  connect_bd_net -net axi_cfg_register_0_cfg_data [get_bd_pins axi_cfg_register_0/cfg_data] [get_bd_pins xlslice_cfg_reg2/Din] [get_bd_pins xlslice_cfg_reg1/Din] [get_bd_pins xlslice_cfg_reg0/Din]
  connect_bd_net -net axi_cfg_register_1_cfg_data [get_bd_pins axi_cfg_register_1/cfg_data] [get_bd_pins xlslice_cfg_reg3/Din]
  connect_bd_net -net rst_ps7_0_125M_peripheral_aresetn [get_bd_pins aresetn] [get_bd_pins axi_cfg_register_1/aresetn] [get_bd_pins axi_cfg_register_0/aresetn]
  connect_bd_net -net xlslice_cfg_reg0_Dout [get_bd_pins xlslice_cfg_reg0/Dout] [get_bd_pins cfg_data_reg_0]
  connect_bd_net -net xlslice_cfg_reg1_Dout [get_bd_pins xlslice_cfg_reg1/Dout] [get_bd_pins cfg_data_reg_1]
  connect_bd_net -net xlslice_cfg_reg2_Dout [get_bd_pins xlslice_cfg_reg2/Dout] [get_bd_pins cfg_data_reg_2]
  connect_bd_net -net xlslice_cfg_reg3_Dout [get_bd_pins xlslice_cfg_reg3/Dout] [get_bd_pins cfg_data_reg_3]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: GPIOs
proc create_hier_cell_GPIOs { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_GPIOs() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI1

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI2

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI3

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI4

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI5

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI6

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI7

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI8

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI9

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI10

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI11


  # Create pins
  create_bd_pin -dir I -type clk s_axi_aclk
  create_bd_pin -dir I -type rst s_axi_aresetn
  create_bd_pin -dir I -from 31 -to 0 gpio_io_6_x13
  create_bd_pin -dir I -from 31 -to 0 gpio_io_6_x14
  create_bd_pin -dir I -from 31 -to 0 gpio_io_7_x15
  create_bd_pin -dir I -from 31 -to 0 gpio_io_7_x16
  create_bd_pin -dir I -from 31 -to 0 gpio_io_9_x19
  create_bd_pin -dir I -from 31 -to 0 gpio2_io_9_x20
  create_bd_pin -dir I -from 31 -to 0 gpio_io_0_x1
  create_bd_pin -dir I -from 31 -to 0 gpio_io_0_x2
  create_bd_pin -dir I -from 31 -to 0 gpio_io_1_x3
  create_bd_pin -dir I -from 31 -to 0 gpio_io_1_x4
  create_bd_pin -dir I -from 31 -to 0 gpio_io_2_x5
  create_bd_pin -dir I -from 31 -to 0 gpio_io_2_x6
  create_bd_pin -dir I -from 31 -to 0 gpio_io_3_x7
  create_bd_pin -dir I -from 31 -to 0 gpio_io_3_x8
  create_bd_pin -dir I -from 31 -to 0 gpio_io_10_x21
  create_bd_pin -dir I -from 31 -to 0 gpio_io_10_x22
  create_bd_pin -dir I -from 31 -to 0 gpio_io_4_x9
  create_bd_pin -dir I -from 31 -to 0 gpio_io_4_x10
  create_bd_pin -dir I -from 31 -to 0 gpio_io_5_x11
  create_bd_pin -dir I -from 31 -to 0 gpio_io_5_x12
  create_bd_pin -dir I -from 31 -to 0 gpio_io_8_x17
  create_bd_pin -dir I -from 31 -to 0 gpio_io_8_x18
  create_bd_pin -dir I -from 31 -to 0 gpio_io_11_23
  create_bd_pin -dir I -from 31 -to 0 gpio2_io_11_24

  # Create instance: axi_gpio_6, and set properties
  set axi_gpio_6 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_6 ]
  set_property -dict [list \
    CONFIG.C_ALL_INPUTS {1} \
    CONFIG.C_ALL_INPUTS_2 {1} \
    CONFIG.C_IS_DUAL {1} \
  ] $axi_gpio_6


  # Create instance: axi_gpio_7, and set properties
  set axi_gpio_7 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_7 ]
  set_property -dict [list \
    CONFIG.C_ALL_INPUTS {1} \
    CONFIG.C_ALL_INPUTS_2 {1} \
    CONFIG.C_IS_DUAL {1} \
  ] $axi_gpio_7


  # Create instance: axi_gpio_9, and set properties
  set axi_gpio_9 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_9 ]
  set_property -dict [list \
    CONFIG.C_ALL_INPUTS {1} \
    CONFIG.C_ALL_INPUTS_2 {1} \
    CONFIG.C_IS_DUAL {1} \
  ] $axi_gpio_9


  # Create instance: axi_gpio_0, and set properties
  set axi_gpio_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0 ]
  set_property -dict [list \
    CONFIG.C_ALL_INPUTS {1} \
    CONFIG.C_ALL_INPUTS_2 {1} \
    CONFIG.C_IS_DUAL {1} \
  ] $axi_gpio_0


  # Create instance: axi_gpio_1, and set properties
  set axi_gpio_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1 ]
  set_property -dict [list \
    CONFIG.C_ALL_INPUTS {1} \
    CONFIG.C_ALL_INPUTS_2 {1} \
    CONFIG.C_IS_DUAL {1} \
  ] $axi_gpio_1


  # Create instance: axi_gpio_2, and set properties
  set axi_gpio_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_2 ]
  set_property -dict [list \
    CONFIG.C_ALL_INPUTS {1} \
    CONFIG.C_ALL_INPUTS_2 {1} \
    CONFIG.C_IS_DUAL {1} \
  ] $axi_gpio_2


  # Create instance: axi_gpio_3, and set properties
  set axi_gpio_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_3 ]
  set_property -dict [list \
    CONFIG.C_ALL_INPUTS {1} \
    CONFIG.C_ALL_INPUTS_2 {1} \
    CONFIG.C_IS_DUAL {1} \
  ] $axi_gpio_3


  # Create instance: axi_gpio_10, and set properties
  set axi_gpio_10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_10 ]
  set_property -dict [list \
    CONFIG.C_ALL_INPUTS {1} \
    CONFIG.C_ALL_INPUTS_2 {1} \
    CONFIG.C_IS_DUAL {1} \
  ] $axi_gpio_10


  # Create instance: axi_gpio_4, and set properties
  set axi_gpio_4 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_4 ]
  set_property -dict [list \
    CONFIG.C_ALL_INPUTS {1} \
    CONFIG.C_ALL_INPUTS_2 {1} \
    CONFIG.C_IS_DUAL {1} \
  ] $axi_gpio_4


  # Create instance: axi_gpio_5, and set properties
  set axi_gpio_5 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_5 ]
  set_property -dict [list \
    CONFIG.C_ALL_INPUTS {1} \
    CONFIG.C_ALL_INPUTS_2 {1} \
    CONFIG.C_IS_DUAL {1} \
  ] $axi_gpio_5


  # Create instance: axi_gpio_8, and set properties
  set axi_gpio_8 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_8 ]
  set_property -dict [list \
    CONFIG.C_ALL_INPUTS {1} \
    CONFIG.C_ALL_INPUTS_2 {1} \
    CONFIG.C_IS_DUAL {1} \
  ] $axi_gpio_8


  # Create instance: axi_gpio_11, and set properties
  set axi_gpio_11 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_11 ]
  set_property -dict [list \
    CONFIG.C_ALL_INPUTS {1} \
    CONFIG.C_ALL_INPUTS_2 {1} \
    CONFIG.C_IS_DUAL {1} \
  ] $axi_gpio_11


  # Create interface connections
  connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins axi_gpio_11/S_AXI] [get_bd_intf_pins S_AXI11]
  connect_bd_intf_net -intf_net axi_interconnect_0_M01_AXI [get_bd_intf_pins S_AXI3] [get_bd_intf_pins axi_gpio_0/S_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M02_AXI [get_bd_intf_pins S_AXI4] [get_bd_intf_pins axi_gpio_1/S_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M03_AXI [get_bd_intf_pins S_AXI5] [get_bd_intf_pins axi_gpio_2/S_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M04_AXI [get_bd_intf_pins S_AXI6] [get_bd_intf_pins axi_gpio_3/S_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M05_AXI [get_bd_intf_pins S_AXI8] [get_bd_intf_pins axi_gpio_4/S_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M07_AXI [get_bd_intf_pins S_AXI9] [get_bd_intf_pins axi_gpio_5/S_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M08_AXI [get_bd_intf_pins S_AXI] [get_bd_intf_pins axi_gpio_6/S_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M09_AXI [get_bd_intf_pins S_AXI1] [get_bd_intf_pins axi_gpio_7/S_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M10_AXI [get_bd_intf_pins S_AXI10] [get_bd_intf_pins axi_gpio_8/S_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M11_AXI [get_bd_intf_pins S_AXI2] [get_bd_intf_pins axi_gpio_9/S_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M14_AXI [get_bd_intf_pins S_AXI7] [get_bd_intf_pins axi_gpio_10/S_AXI]

  # Create port connections
  connect_bd_net -net Net [get_bd_pins s_axi_aclk] [get_bd_pins axi_gpio_0/s_axi_aclk] [get_bd_pins axi_gpio_1/s_axi_aclk] [get_bd_pins axi_gpio_2/s_axi_aclk] [get_bd_pins axi_gpio_3/s_axi_aclk] [get_bd_pins axi_gpio_4/s_axi_aclk] [get_bd_pins axi_gpio_5/s_axi_aclk] [get_bd_pins axi_gpio_7/s_axi_aclk] [get_bd_pins axi_gpio_8/s_axi_aclk] [get_bd_pins axi_gpio_9/s_axi_aclk] [get_bd_pins axi_gpio_10/s_axi_aclk] [get_bd_pins axi_gpio_6/s_axi_aclk] [get_bd_pins axi_gpio_11/s_axi_aclk]
  connect_bd_net -net gpio2_io_i1_1 [get_bd_pins gpio_io_1_x4] [get_bd_pins axi_gpio_1/gpio2_io_i]
  connect_bd_net -net gpio2_io_i1_2 [get_bd_pins gpio_io_6_x14] [get_bd_pins axi_gpio_6/gpio2_io_i]
  connect_bd_net -net gpio2_io_i3_1 [get_bd_pins gpio_io_3_x8] [get_bd_pins axi_gpio_3/gpio2_io_i]
  connect_bd_net -net gpio2_io_i4_1 [get_bd_pins gpio_io_2_x6] [get_bd_pins axi_gpio_2/gpio2_io_i]
  connect_bd_net -net gpio2_io_i_1 [get_bd_pins gpio_io_0_x2] [get_bd_pins axi_gpio_0/gpio2_io_i]
  connect_bd_net -net gpio2_io_i_2 [get_bd_pins gpio_io_4_x10] [get_bd_pins axi_gpio_4/gpio2_io_i]
  connect_bd_net -net gpio2_io_i_3 [get_bd_pins gpio_io_5_x12] [get_bd_pins axi_gpio_5/gpio2_io_i]
  connect_bd_net -net gpio2_io_i_4 [get_bd_pins gpio2_io_9_x20] [get_bd_pins axi_gpio_9/gpio2_io_i]
  connect_bd_net -net gpio2_io_i_5 [get_bd_pins gpio_io_7_x16] [get_bd_pins axi_gpio_7/gpio2_io_i]
  connect_bd_net -net gpio2_io_i_6 [get_bd_pins gpio_io_8_x18] [get_bd_pins axi_gpio_8/gpio2_io_i]
  connect_bd_net -net gpio2_io_i_7 [get_bd_pins gpio_io_10_x22] [get_bd_pins axi_gpio_10/gpio2_io_i]
  connect_bd_net -net gpio2_io_i_8 [get_bd_pins gpio2_io_11_24] [get_bd_pins axi_gpio_11/gpio2_io_i]
  connect_bd_net -net gpio_io_i1_1 [get_bd_pins gpio_io_1_x3] [get_bd_pins axi_gpio_1/gpio_io_i]
  connect_bd_net -net gpio_io_i1_2 [get_bd_pins gpio_io_7_x15] [get_bd_pins axi_gpio_7/gpio_io_i]
  connect_bd_net -net gpio_io_i1_3 [get_bd_pins gpio_io_8_x17] [get_bd_pins axi_gpio_8/gpio_io_i]
  connect_bd_net -net gpio_io_i3_1 [get_bd_pins gpio_io_3_x7] [get_bd_pins axi_gpio_3/gpio_io_i]
  connect_bd_net -net gpio_io_i4_1 [get_bd_pins gpio_io_2_x5] [get_bd_pins axi_gpio_2/gpio_io_i]
  connect_bd_net -net gpio_io_i_1 [get_bd_pins gpio_io_0_x1] [get_bd_pins axi_gpio_0/gpio_io_i]
  connect_bd_net -net gpio_io_i_2 [get_bd_pins gpio_io_4_x9] [get_bd_pins axi_gpio_4/gpio_io_i]
  connect_bd_net -net gpio_io_i_3 [get_bd_pins gpio_io_5_x11] [get_bd_pins axi_gpio_5/gpio_io_i]
  connect_bd_net -net gpio_io_i_4 [get_bd_pins gpio_io_6_x13] [get_bd_pins axi_gpio_6/gpio_io_i]
  connect_bd_net -net gpio_io_i_5 [get_bd_pins gpio_io_9_x19] [get_bd_pins axi_gpio_9/gpio_io_i]
  connect_bd_net -net gpio_io_i_6 [get_bd_pins gpio_io_10_x21] [get_bd_pins axi_gpio_10/gpio_io_i]
  connect_bd_net -net gpio_io_i_7 [get_bd_pins gpio_io_11_23] [get_bd_pins axi_gpio_11/gpio_io_i]
  connect_bd_net -net rst_ps7_0_125M_peripheral_aresetn [get_bd_pins s_axi_aresetn] [get_bd_pins axi_gpio_0/s_axi_aresetn] [get_bd_pins axi_gpio_1/s_axi_aresetn] [get_bd_pins axi_gpio_2/s_axi_aresetn] [get_bd_pins axi_gpio_3/s_axi_aresetn] [get_bd_pins axi_gpio_4/s_axi_aresetn] [get_bd_pins axi_gpio_5/s_axi_aresetn] [get_bd_pins axi_gpio_7/s_axi_aresetn] [get_bd_pins axi_gpio_8/s_axi_aresetn] [get_bd_pins axi_gpio_9/s_axi_aresetn] [get_bd_pins axi_gpio_10/s_axi_aresetn] [get_bd_pins axi_gpio_6/s_axi_aresetn] [get_bd_pins axi_gpio_11/s_axi_aresetn]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: PS_Phase_Controller
proc create_hier_cell_PS_Phase_Controller { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_PS_Phase_Controller() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS_CONTROL

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS_CONTROL2

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS_CONTROL3

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS_PASS

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS_PASS2

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS_AMPL


  # Create pins
  create_bd_pin -dir I -type clk aclk
  create_bd_pin -dir I -from 1023 -to 0 cfg
  create_bd_pin -dir I -from 1023 -to 0 cfg1
  create_bd_pin -dir O -from 47 -to 0 data_lower
  create_bd_pin -dir I enable
  create_bd_pin -dir O -from 31 -to 0 mon_control
  create_bd_pin -dir O -from 31 -to 0 mon_control_B
  create_bd_pin -dir O -from 31 -to 0 mon_control_lower32
  create_bd_pin -dir O -from 31 -to 0 mon_error
  create_bd_pin -dir O -from 31 -to 0 mon_signal
  create_bd_pin -dir O status_max
  create_bd_pin -dir O status_min

  # Create instance: cfg_select_phase_unwrapping, and set properties
  set block_name cfg_select
  set block_cell_name cfg_select_phase_unwrapping
  if { [catch {set cfg_select_phase_unwrapping [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $cfg_select_phase_unwrapping eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.CFG_SWBIT {2} \
    CONFIG.SRC_ADDR {3} \
  ] $cfg_select_phase_unwrapping


  # Create instance: cfg_to_am_threashold, and set properties
  set block_name cfg_to_axis
  set block_cell_name cfg_to_am_threashold
  if { [catch {set cfg_to_am_threashold [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $cfg_to_am_threashold eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.CFG_WIDTH {1024} \
    CONFIG.DST_WIDTH {24} \
    CONFIG.MAXIS_TDATA_WIDTH {24} \
    CONFIG.SRC_ADDR {8} \
  ] $cfg_to_am_threashold


  # Create instance: cfg_to_axis_PhaseInc, and set properties
  set block_name cfg_to_axis
  set block_cell_name cfg_to_axis_PhaseInc
  if { [catch {set cfg_to_axis_PhaseInc [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $cfg_to_axis_PhaseInc eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.DST_WIDTH {48} \
    CONFIG.MAXIS_TDATA_WIDTH {48} \
    CONFIG.SRC_BITS {64} \
  ] $cfg_to_axis_PhaseInc


  # Create instance: cfg_to_ph_ci, and set properties
  set block_name cfg_to_axis
  set block_cell_name cfg_to_ph_ci
  if { [catch {set cfg_to_ph_ci [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $cfg_to_ph_ci eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.DST_WIDTH {32} \
    CONFIG.MAXIS_TDATA_WIDTH {32} \
    CONFIG.SRC_ADDR {12} \
    CONFIG.SRC_BITS {32} \
  ] $cfg_to_ph_ci


  # Create instance: cfg_to_ph_cp, and set properties
  set block_name cfg_to_axis
  set block_cell_name cfg_to_ph_cp
  if { [catch {set cfg_to_ph_cp [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $cfg_to_ph_cp eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.DST_WIDTH {32} \
    CONFIG.MAXIS_TDATA_WIDTH {32} \
    CONFIG.SRC_ADDR {11} \
    CONFIG.SRC_BITS {32} \
  ] $cfg_to_ph_cp


  # Create instance: cfg_to_ph_lower, and set properties
  set block_name cfg_to_axis
  set block_cell_name cfg_to_ph_lower
  if { [catch {set cfg_to_ph_lower [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $cfg_to_ph_lower eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.DST_WIDTH {48} \
    CONFIG.MAXIS_TDATA_WIDTH {48} \
    CONFIG.SRC_ADDR {15} \
    CONFIG.SRC_BITS {64} \
  ] $cfg_to_ph_lower


  # Create instance: cfg_to_ph_setpoint, and set properties
  set block_name cfg_to_axis
  set block_cell_name cfg_to_ph_setpoint
  if { [catch {set cfg_to_ph_setpoint [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $cfg_to_ph_setpoint eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.DST_WIDTH {32} \
    CONFIG.MAXIS_TDATA_WIDTH {32} \
    CONFIG.SRC_ADDR {10} \
  ] $cfg_to_ph_setpoint


  # Create instance: cfg_to_ph_upper, and set properties
  set block_name cfg_to_axis
  set block_cell_name cfg_to_ph_upper
  if { [catch {set cfg_to_ph_upper [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $cfg_to_ph_upper eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.DST_WIDTH {48} \
    CONFIG.MAXIS_TDATA_WIDTH {48} \
    CONFIG.SRC_ADDR {13} \
    CONFIG.SRC_BITS {64} \
  ] $cfg_to_ph_upper


  # Create instance: amplitude_good_check, and set properties
  set block_name amplitude_good
  set block_cell_name amplitude_good_check
  if { [catch {set amplitude_good_check [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $amplitude_good_check eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property CONFIG.AXIS_TDATA_WIDTH {24} $amplitude_good_check


  # Create instance: phase_unwrap, and set properties
  set block_name phase_unwrap
  set block_cell_name phase_unwrap
  if { [catch {set phase_unwrap [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $phase_unwrap eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property CONFIG.PHU_DISABLE {1} $phase_unwrap


  # Create instance: phase_controller, and set properties
  set block_name controller_pi
  set block_cell_name phase_controller
  if { [catch {set phase_controller [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $phase_controller eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.AMCONTROL_ALLOW_NEG_SPECIAL {0} \
    CONFIG.AUTO_RESET_AT_LIMIT {0} \
    CONFIG.AXIS_TDATA_WIDTH {32} \
    CONFIG.CONTROL2_W {44} \
    CONFIG.IN_Q {21} \
    CONFIG.IN_W {24} \
    CONFIG.M_AXIS_CONTROL2_TDATA_WIDTH {48} \
    CONFIG.M_AXIS_CONTROL_TDATA_WIDTH {48} \
    CONFIG.RDECI {8} \
  ] $phase_controller


  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]
  set_property CONFIG.CONST_VAL {0} $xlconstant_0


  # Create interface connections
  connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins M_AXIS_CONTROL2] [get_bd_intf_pins phase_controller/M_AXIS_CONTROL2]
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins M_AXIS_PASS2] [get_bd_intf_pins phase_controller/M_AXIS_PASS2]
  connect_bd_intf_net -intf_net Conn3 [get_bd_intf_pins M_AXIS_CONTROL3] [get_bd_intf_pins phase_controller/M_AXIS_CONTROL3]
  connect_bd_intf_net -intf_net Conn4 [get_bd_intf_pins S_AXIS_AMPL] [get_bd_intf_pins amplitude_good_check/S_AXIS_AM]
  connect_bd_intf_net -intf_net S_AXIS_1 [get_bd_intf_pins S_AXIS] [get_bd_intf_pins phase_unwrap/S_AXIS]
  connect_bd_intf_net -intf_net cfg_to_axis_PhaseInc_M_AXIS [get_bd_intf_pins cfg_to_axis_PhaseInc/M_AXIS] [get_bd_intf_pins phase_controller/S_AXIS_reset]
  connect_bd_intf_net -intf_net cfg_to_transport_dfreq_ci_M_AXIS [get_bd_intf_pins amplitude_good_check/S_AXIS_AMTHR] [get_bd_intf_pins cfg_to_am_threashold/M_AXIS]
  connect_bd_intf_net -intf_net phase_controller_M_AXIS_CONTROL [get_bd_intf_pins M_AXIS_CONTROL] [get_bd_intf_pins phase_controller/M_AXIS_CONTROL]
  connect_bd_intf_net -intf_net phase_controller_M_AXIS_PASS [get_bd_intf_pins M_AXIS_PASS] [get_bd_intf_pins phase_controller/M_AXIS_PASS]
  connect_bd_intf_net -intf_net phase_unwrap_0_M_AXIS [get_bd_intf_pins phase_controller/S_AXIS] [get_bd_intf_pins phase_unwrap/M_AXIS]

  # Create port connections
  connect_bd_net -net Net [get_bd_pins cfg] [get_bd_pins cfg_select_phase_unwrapping/cfg] [get_bd_pins cfg_to_axis_PhaseInc/cfg] [get_bd_pins cfg_to_ph_ci/cfg] [get_bd_pins cfg_to_ph_cp/cfg] [get_bd_pins cfg_to_ph_lower/cfg] [get_bd_pins cfg_to_ph_setpoint/cfg] [get_bd_pins cfg_to_ph_upper/cfg]
  connect_bd_net -net amplitude_good_0_out [get_bd_pins amplitude_good_check/hold] [get_bd_pins phase_controller/control_hold]
  connect_bd_net -net axis_red_pitaya_adc_0_adc_clk [get_bd_pins aclk] [get_bd_pins cfg_to_am_threashold/a_clk] [get_bd_pins cfg_to_axis_PhaseInc/a_clk] [get_bd_pins cfg_to_ph_ci/a_clk] [get_bd_pins cfg_to_ph_cp/a_clk] [get_bd_pins cfg_to_ph_lower/a_clk] [get_bd_pins cfg_to_ph_setpoint/a_clk] [get_bd_pins cfg_to_ph_upper/a_clk] [get_bd_pins amplitude_good_check/aclk] [get_bd_pins phase_unwrap/aclk] [get_bd_pins phase_controller/aclk]
  connect_bd_net -net cfg1_1 [get_bd_pins cfg1] [get_bd_pins cfg_to_am_threashold/cfg]
  connect_bd_net -net cfg_select_phase_unwrapping_status [get_bd_pins cfg_select_phase_unwrapping/status] [get_bd_pins phase_unwrap/enable]
  connect_bd_net -net cfg_to_am_setpoint_data [get_bd_pins cfg_to_ph_setpoint/data] [get_bd_pins phase_controller/setpoint]
  connect_bd_net -net cfg_to_ph_ci_data [get_bd_pins cfg_to_ph_ci/data] [get_bd_pins phase_controller/ci]
  connect_bd_net -net cfg_to_ph_cp_data [get_bd_pins cfg_to_ph_cp/data] [get_bd_pins phase_controller/cp]
  connect_bd_net -net cfg_to_ph_lower_data [get_bd_pins cfg_to_ph_upper/data] [get_bd_pins phase_controller/limit_upper]
  connect_bd_net -net cfg_to_ph_upper_data [get_bd_pins cfg_to_ph_lower/data] [get_bd_pins data_lower] [get_bd_pins phase_controller/limit_lower]
  connect_bd_net -net enable_1 [get_bd_pins enable] [get_bd_pins phase_controller/enable]
  connect_bd_net -net phase_controller_mon_control [get_bd_pins phase_controller/mon_control] [get_bd_pins mon_control]
  connect_bd_net -net phase_controller_mon_control_B [get_bd_pins phase_controller/mon_control_B] [get_bd_pins mon_control_B]
  connect_bd_net -net phase_controller_mon_control_lower32 [get_bd_pins phase_controller/mon_control_lower32] [get_bd_pins mon_control_lower32]
  connect_bd_net -net phase_controller_mon_error [get_bd_pins phase_controller/mon_error] [get_bd_pins mon_error]
  connect_bd_net -net phase_controller_mon_signal [get_bd_pins phase_controller/mon_signal] [get_bd_pins mon_signal]
  connect_bd_net -net phase_controller_status_max [get_bd_pins phase_controller/status_max] [get_bd_pins status_max]
  connect_bd_net -net phase_controller_status_min [get_bd_pins phase_controller/status_min] [get_bd_pins status_min]
  connect_bd_net -net xlconstant_0_dout [get_bd_pins xlconstant_0/dout] [get_bd_pins phase_controller/fuzzy_cr_mode]

  # Perform GUI Layout
  regenerate_bd_layout -hierarchy [get_bd_cells /PAC_PLL/PS_Phase_Controller] -layout_string {
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.25297",
   "Default View_TopLeft":"-1577,-7",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port M_AXIS_CONTROL -pg 1 -lvl 5 -x 1290 -y 50 -defaultsOSRD
preplace port M_AXIS_CONTROL2 -pg 1 -lvl 5 -x 1290 -y 80 -defaultsOSRD
preplace port M_AXIS_CONTROL3 -pg 1 -lvl 5 -x 1290 -y 110 -defaultsOSRD
preplace port M_AXIS_PASS -pg 1 -lvl 5 -x 1290 -y 140 -defaultsOSRD
preplace port M_AXIS_PASS2 -pg 1 -lvl 5 -x 1290 -y 170 -defaultsOSRD
preplace port S_AXIS -pg 1 -lvl 0 -x -10 -y 50 -defaultsOSRD
preplace port S_AXIS_AMPL -pg 1 -lvl 0 -x -10 -y 940 -defaultsOSRD
preplace port port-id_aclk -pg 1 -lvl 0 -x -10 -y 970 -defaultsOSRD
preplace port port-id_enable -pg 1 -lvl 0 -x -10 -y 650 -defaultsOSRD
preplace port port-id_status_max -pg 1 -lvl 5 -x 1290 -y 350 -defaultsOSRD
preplace port port-id_status_min -pg 1 -lvl 5 -x 1290 -y 380 -defaultsOSRD
preplace portBus cfg -pg 1 -lvl 0 -x -10 -y 110 -defaultsOSRD
preplace portBus cfg1 -pg 1 -lvl 0 -x -10 -y 1030 -defaultsOSRD
preplace portBus data_lower -pg 1 -lvl 5 -x 1290 -y 440 -defaultsOSRD
preplace portBus mon_control -pg 1 -lvl 5 -x 1290 -y 260 -defaultsOSRD
preplace portBus mon_control_B -pg 1 -lvl 5 -x 1290 -y 320 -defaultsOSRD
preplace portBus mon_control_lower32 -pg 1 -lvl 5 -x 1290 -y 290 -defaultsOSRD
preplace portBus mon_error -pg 1 -lvl 5 -x 1290 -y 230 -defaultsOSRD
preplace portBus mon_signal -pg 1 -lvl 5 -x 1290 -y 200 -defaultsOSRD
preplace inst cfg_select_phase_unwrapping -pg 1 -lvl 1 -x 150 -y 110 -defaultsOSRD
preplace inst cfg_to_am_threashold -pg 1 -lvl 1 -x 150 -y 1020 -defaultsOSRD
preplace inst cfg_to_axis_PhaseInc -pg 1 -lvl 2 -x 430 -y 200 -defaultsOSRD
preplace inst cfg_to_ph_ci -pg 1 -lvl 2 -x 430 -y 320 -defaultsOSRD
preplace inst cfg_to_ph_cp -pg 1 -lvl 2 -x 430 -y 440 -defaultsOSRD
preplace inst cfg_to_ph_lower -pg 1 -lvl 2 -x 430 -y 840 -defaultsOSRD
preplace inst cfg_to_ph_setpoint -pg 1 -lvl 2 -x 430 -y 580 -defaultsOSRD
preplace inst cfg_to_ph_upper -pg 1 -lvl 2 -x 430 -y 720 -defaultsOSRD
preplace inst amplitude_good_check -pg 1 -lvl 2 -x 430 -y 970 -defaultsOSRD
preplace inst phase_unwrap -pg 1 -lvl 2 -x 430 -y 70 -defaultsOSRD
preplace inst phase_controller -pg 1 -lvl 4 -x 990 -y 270 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 3 -x 700 -y 570 -defaultsOSRD
preplace netloc Net 1 0 2 20 40 300
preplace netloc amplitude_good_0_out 1 2 2 610 350 N
preplace netloc axis_red_pitaya_adc_0_adc_clk 1 0 4 20 950 290 510 560 210 N
preplace netloc cfg1_1 1 0 1 NJ 1030
preplace netloc cfg_select_phase_unwrapping_status 1 1 1 280J 90n
preplace netloc cfg_to_am_setpoint_data 1 2 2 590 230 N
preplace netloc cfg_to_ph_ci_data 1 2 2 580 270 N
preplace netloc cfg_to_ph_cp_data 1 2 2 570 250 N
preplace netloc cfg_to_ph_lower_data 1 2 2 600 290 N
preplace netloc cfg_to_ph_upper_data 1 2 3 620 510 780 440 NJ
preplace netloc enable_1 1 0 4 NJ 650 NJ 650 NJ 650 790
preplace netloc phase_controller_mon_control 1 4 1 1250J 260n
preplace netloc phase_controller_mon_control_B 1 4 1 1270J 320n
preplace netloc phase_controller_mon_control_lower32 1 4 1 1260J 290n
preplace netloc phase_controller_mon_error 1 4 1 1240J 230n
preplace netloc phase_controller_mon_signal 1 4 1 1230J 200n
preplace netloc phase_controller_status_max 1 4 1 1180J 350n
preplace netloc phase_controller_status_min 1 4 1 NJ 380
preplace netloc xlconstant_0_dout 1 3 1 800 370n
preplace netloc Conn1 1 4 1 1190J 80n
preplace netloc Conn2 1 4 1 1220J 170n
preplace netloc Conn3 1 4 1 1200J 110n
preplace netloc Conn4 1 0 2 NJ 940 300J
preplace netloc S_AXIS_1 1 0 2 NJ 50 NJ
preplace netloc cfg_to_axis_PhaseInc_M_AXIS 1 2 2 N 190 N
preplace netloc cfg_to_transport_dfreq_ci_M_AXIS 1 1 1 300 970n
preplace netloc phase_controller_M_AXIS_CONTROL 1 4 1 1180J 50n
preplace netloc phase_controller_M_AXIS_PASS 1 4 1 1210J 140n
preplace netloc phase_unwrap_0_M_AXIS 1 2 2 N 70 780
levelinfo -pg 1 -10 150 430 700 990 1290
pagesize -pg 1 -db -bbox -sgen -150 -10 1530 1090
"
}

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: PS_Amplitude_Controller
proc create_hier_cell_PS_Amplitude_Controller { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_PS_Amplitude_Controller() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS_CONTROL

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS_CONTROL2

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS_PASS

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS_PASS2

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS


  # Create pins
  create_bd_pin -dir I -type clk aclk
  create_bd_pin -dir I -from 1023 -to 0 cfg
  create_bd_pin -dir I enable
  create_bd_pin -dir O -from 31 -to 0 mon_control
  create_bd_pin -dir O -from 31 -to 0 mon_control_lower32
  create_bd_pin -dir O -from 31 -to 0 mon_signal
  create_bd_pin -dir O status_max
  create_bd_pin -dir O status_min

  # Create instance: const_zero, and set properties
  set const_zero [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 const_zero ]
  set_property CONFIG.CONST_VAL {0} $const_zero


  # Create instance: cfg_to_am_ci, and set properties
  set block_name cfg_to_axis
  set block_cell_name cfg_to_am_ci
  if { [catch {set cfg_to_am_ci [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $cfg_to_am_ci eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.DST_WIDTH {32} \
    CONFIG.MAXIS_TDATA_WIDTH {32} \
    CONFIG.SRC_ADDR {22} \
  ] $cfg_to_am_ci


  # Create instance: cfg_to_am_cp, and set properties
  set block_name cfg_to_axis
  set block_cell_name cfg_to_am_cp
  if { [catch {set cfg_to_am_cp [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $cfg_to_am_cp eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.DST_WIDTH {32} \
    CONFIG.MAXIS_TDATA_WIDTH {32} \
    CONFIG.SRC_ADDR {21} \
  ] $cfg_to_am_cp


  # Create instance: cfg_to_am_lower, and set properties
  set block_name cfg_to_axis
  set block_cell_name cfg_to_am_lower
  if { [catch {set cfg_to_am_lower [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $cfg_to_am_lower eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.DST_WIDTH {16} \
    CONFIG.MAXIS_TDATA_WIDTH {32} \
    CONFIG.SRC_ADDR {25} \
  ] $cfg_to_am_lower


  # Create instance: cfg_to_am_setpoint, and set properties
  set block_name cfg_to_axis
  set block_cell_name cfg_to_am_setpoint
  if { [catch {set cfg_to_am_setpoint [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $cfg_to_am_setpoint eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.DST_WIDTH {24} \
    CONFIG.MAXIS_TDATA_WIDTH {32} \
    CONFIG.SRC_ADDR {20} \
  ] $cfg_to_am_setpoint


  # Create instance: cfg_to_am_upper, and set properties
  set block_name cfg_to_axis
  set block_cell_name cfg_to_am_upper
  if { [catch {set cfg_to_am_upper [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $cfg_to_am_upper eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.DST_WIDTH {16} \
    CONFIG.MAXIS_TDATA_WIDTH {32} \
    CONFIG.SRC_ADDR {23} \
  ] $cfg_to_am_upper


  # Create instance: cfg_to_axis_volume, and set properties
  set block_name cfg_to_axis
  set block_cell_name cfg_to_axis_volume
  if { [catch {set cfg_to_axis_volume [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $cfg_to_axis_volume eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.DST_WIDTH {16} \
    CONFIG.MAXIS_TDATA_WIDTH {16} \
    CONFIG.SRC_ADDR {2} \
  ] $cfg_to_axis_volume


  # Create instance: amplitude_controller, and set properties
  set block_name controller_pi
  set block_cell_name amplitude_controller
  if { [catch {set amplitude_controller [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $amplitude_controller eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.AMCONTROL_ALLOW_NEG_SPECIAL {1} \
    CONFIG.AXIS_TDATA_WIDTH {24} \
    CONFIG.CONTROL2_W {32} \
    CONFIG.CONTROL_Q {15} \
    CONFIG.CONTROL_W {16} \
    CONFIG.IN_Q {23} \
    CONFIG.IN_W {24} \
    CONFIG.M_AXIS_CONTROL2_TDATA_WIDTH {32} \
    CONFIG.M_AXIS_CONTROL_TDATA_WIDTH {16} \
  ] $amplitude_controller


  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]
  set_property CONFIG.CONST_VAL {0} $xlconstant_0


  # Create interface connections
  connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins M_AXIS_CONTROL2] [get_bd_intf_pins amplitude_controller/M_AXIS_CONTROL2]
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins M_AXIS_PASS2] [get_bd_intf_pins amplitude_controller/M_AXIS_PASS2]
  connect_bd_intf_net -intf_net amplitude_controller_M_AXIS_CONTROL [get_bd_intf_pins M_AXIS_CONTROL] [get_bd_intf_pins amplitude_controller/M_AXIS_CONTROL]
  connect_bd_intf_net -intf_net amplitude_controller_M_AXIS_PASS [get_bd_intf_pins M_AXIS_PASS] [get_bd_intf_pins amplitude_controller/M_AXIS_PASS]
  connect_bd_intf_net -intf_net cfg_to_axis_volume_M_AXIS [get_bd_intf_pins amplitude_controller/S_AXIS_reset] [get_bd_intf_pins cfg_to_axis_volume/M_AXIS]
  connect_bd_intf_net -intf_net cordic_sqrt_M_AXIS_DOUT [get_bd_intf_pins S_AXIS] [get_bd_intf_pins amplitude_controller/S_AXIS]

  # Create port connections
  connect_bd_net -net PS_cfg_data [get_bd_pins cfg] [get_bd_pins cfg_to_am_ci/cfg] [get_bd_pins cfg_to_am_cp/cfg] [get_bd_pins cfg_to_am_lower/cfg] [get_bd_pins cfg_to_am_setpoint/cfg] [get_bd_pins cfg_to_am_upper/cfg] [get_bd_pins cfg_to_axis_volume/cfg]
  connect_bd_net -net amplitude_controller_mon_control [get_bd_pins amplitude_controller/mon_control] [get_bd_pins mon_control]
  connect_bd_net -net amplitude_controller_mon_control_lower32 [get_bd_pins amplitude_controller/mon_control_lower32] [get_bd_pins mon_control_lower32]
  connect_bd_net -net amplitude_controller_mon_signal [get_bd_pins amplitude_controller/mon_signal] [get_bd_pins mon_signal]
  connect_bd_net -net amplitude_controller_status_max [get_bd_pins amplitude_controller/status_max] [get_bd_pins status_max]
  connect_bd_net -net amplitude_controller_status_min [get_bd_pins amplitude_controller/status_min] [get_bd_pins status_min]
  connect_bd_net -net axis_red_pitaya_adc_0_adc_clk [get_bd_pins aclk] [get_bd_pins cfg_to_am_ci/a_clk] [get_bd_pins cfg_to_am_cp/a_clk] [get_bd_pins cfg_to_am_lower/a_clk] [get_bd_pins cfg_to_am_setpoint/a_clk] [get_bd_pins cfg_to_am_upper/a_clk] [get_bd_pins cfg_to_axis_volume/a_clk] [get_bd_pins amplitude_controller/aclk]
  connect_bd_net -net cfg_to_am_ci_data [get_bd_pins cfg_to_am_ci/data] [get_bd_pins amplitude_controller/ci]
  connect_bd_net -net cfg_to_am_cp_data [get_bd_pins cfg_to_am_cp/data] [get_bd_pins amplitude_controller/cp]
  connect_bd_net -net cfg_to_am_lower_data [get_bd_pins cfg_to_am_lower/data] [get_bd_pins amplitude_controller/limit_lower]
  connect_bd_net -net cfg_to_am_setpoint_data [get_bd_pins cfg_to_am_setpoint/data] [get_bd_pins amplitude_controller/setpoint]
  connect_bd_net -net cfg_to_am_upper_data [get_bd_pins cfg_to_am_upper/data] [get_bd_pins amplitude_controller/limit_upper]
  connect_bd_net -net enable_1 [get_bd_pins enable] [get_bd_pins amplitude_controller/enable]
  connect_bd_net -net xlconstant_0_dout [get_bd_pins const_zero/dout] [get_bd_pins amplitude_controller/control_hold]
  connect_bd_net -net xlconstant_0_dout1 [get_bd_pins xlconstant_0/dout] [get_bd_pins amplitude_controller/fuzzy_cr_mode]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: Q_Control_Stage
proc create_hier_cell_Q_Control_Stage { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_Q_Control_Stage() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 SV_AXIS

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS_aux

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS_SIGNAL_M


  # Create pins
  create_bd_pin -dir I -type clk a_clk
  create_bd_pin -dir O -type clk clk_out1
  create_bd_pin -dir O locked
  create_bd_pin -dir I -from 1023 -to 0 cfg

  # Create instance: VolumeAdjuster16_14, and set properties
  set block_name VolumeAdjuster16_14
  set block_cell_name VolumeAdjuster16_14
  if { [catch {set VolumeAdjuster16_14 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $VolumeAdjuster16_14 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: axis_sc26_to_14_0, and set properties
  set block_name axis_sc28_to_14
  set block_cell_name axis_sc26_to_14_0
  if { [catch {set axis_sc26_to_14_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axis_sc26_to_14_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property CONFIG.SRC_BITS {25} $axis_sc26_to_14_0


  # Create instance: Volume_QControl_Mixer, and set properties
  set block_name Volume_QControl_Mixer
  set block_cell_name Volume_QControl_Mixer
  if { [catch {set Volume_QControl_Mixer [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $Volume_QControl_Mixer eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: clk_wiz_0, and set properties
  set clk_wiz_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0 ]
  set_property -dict [list \
    CONFIG.CLKIN1_JITTER_PS {80.0} \
    CONFIG.CLKIN2_JITTER_PS {166.66} \
    CONFIG.CLKOUT1_JITTER {104.759} \
    CONFIG.CLKOUT1_PHASE_ERROR {96.948} \
    CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {250} \
    CONFIG.CLKOUT2_JITTER {137.150} \
    CONFIG.CLKOUT2_PHASE_ERROR {96.948} \
    CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {62.5} \
    CONFIG.CLKOUT2_USED {true} \
    CONFIG.MMCM_CLKFBOUT_MULT_F {8.000} \
    CONFIG.MMCM_CLKIN1_PERIOD {8.000} \
    CONFIG.MMCM_CLKIN2_PERIOD {10.000} \
    CONFIG.MMCM_CLKOUT0_DIVIDE_F {4.000} \
    CONFIG.MMCM_CLKOUT1_DIVIDE {16} \
    CONFIG.MMCM_DIVCLK_DIVIDE {1} \
    CONFIG.NUM_OUT_CLKS {2} \
    CONFIG.PRIM_IN_FREQ {125} \
    CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} \
    CONFIG.USE_INCLK_SWITCHOVER {false} \
    CONFIG.USE_RESET {false} \
  ] $clk_wiz_0


  # Create instance: Block_QControl
  create_hier_cell_Block_QControl $hier_obj Block_QControl

  # Create interface connections
  connect_bd_intf_net -intf_net PS_Amplitude_Controller_M_AXIS_CONTROL [get_bd_intf_pins SV_AXIS] [get_bd_intf_pins VolumeAdjuster16_14/SV_AXIS]
  connect_bd_intf_net -intf_net PS_data_transport_M_AXIS_aux [get_bd_intf_pins S_AXIS_aux] [get_bd_intf_pins axis_sc26_to_14_0/S_AXIS_aux]
  connect_bd_intf_net -intf_net QControl_M_AXIS [get_bd_intf_pins Block_QControl/M_AXIS] [get_bd_intf_pins Volume_QControl_Mixer/S_AXIS_QS]
  connect_bd_intf_net -intf_net VolumeAdjuster16_14_M_AXIS [get_bd_intf_pins VolumeAdjuster16_14/M_AXIS] [get_bd_intf_pins Volume_QControl_Mixer/S_AXIS_VS]
  connect_bd_intf_net -intf_net Volume_QControl_Mixer_0_M_AXIS [get_bd_intf_pins M_AXIS] [get_bd_intf_pins Volume_QControl_Mixer/M_AXIS]
  connect_bd_intf_net -intf_net axis_dc_filter_0_M_AXIS_AC16 [get_bd_intf_pins S_AXIS_SIGNAL_M] [get_bd_intf_pins Block_QControl/S_AXIS_SIGNAL_M]
  connect_bd_intf_net -intf_net axis_sc26_to_14_0_M_AXIS [get_bd_intf_pins VolumeAdjuster16_14/S_AXIS] [get_bd_intf_pins axis_sc26_to_14_0/M_AXIS]
  connect_bd_intf_net -intf_net lms_phase_amplitude_detector_0_M_AXIS_SC [get_bd_intf_pins S_AXIS] [get_bd_intf_pins axis_sc26_to_14_0/S_AXIS]

  # Create port connections
  connect_bd_net -net PS_cfg_data [get_bd_pins cfg] [get_bd_pins Block_QControl/cfg]
  connect_bd_net -net axis_red_pitaya_adc_0_adc_clk1 [get_bd_pins a_clk] [get_bd_pins Block_QControl/a_clk] [get_bd_pins VolumeAdjuster16_14/adc_clk] [get_bd_pins Volume_QControl_Mixer/a_clk] [get_bd_pins Volume_QControl_Mixer/adc_clk] [get_bd_pins clk_wiz_0/clk_in1] [get_bd_pins axis_sc26_to_14_0/a_clk] [get_bd_pins VolumeAdjuster16_14/a_clk]
  connect_bd_net -net clk_wiz_0_clk_out1 [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins clk_out1]
  connect_bd_net -net clk_wiz_0_locked [get_bd_pins clk_wiz_0/locked] [get_bd_pins locked]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: SPM_control_logic
proc create_hier_cell_SPM_control_logic { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_SPM_control_logic() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS_CH1_16

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS_ch9s_DFREQ

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS_chA_EXEC

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS_chB_PHASE

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS_chC_AMPL

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS_chEs_dFreqCtrl

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS_CH0_16

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS_DMA


  # Create pins
  create_bd_pin -dir I -type clk a_clk
  create_bd_pin -dir I -from 1023 -to 0 cfg3
  create_bd_pin -dir IO -from 7 -to 0 exp_p_io
  create_bd_pin -dir I -from 1023 -to 0 cfg1
  create_bd_pin -dir O -from 31 -to 0 M_AXIS_IN1_pass
  create_bd_pin -dir O gvp_finished
  create_bd_pin -dir O -from 0 -to 0 enable
  create_bd_pin -dir O -from 31 -to 0 data
  create_bd_pin -dir O gvp_hold
  create_bd_pin -dir O -from 31 -to 0 dbg_i
  create_bd_pin -dir O -from 31 -to 0 section
  create_bd_pin -dir O -from 31 -to 0 dbg_status
  create_bd_pin -dir O -from 31 -to 0 M_AXIS_ZSMON_tdata
  create_bd_pin -dir O -from 31 -to 0 M_AXIS_X0MON_tdata
  create_bd_pin -dir O -from 31 -to 0 M_AXIS_XSMON_tdata
  create_bd_pin -dir O -from 31 -to 0 M_AXIS_YSMON_tdata
  create_bd_pin -dir O -from 31 -to 0 M_AXIS_Z0MON_tdata
  create_bd_pin -dir O -from 31 -to 0 mon3
  create_bd_pin -dir O -from 31 -to 0 mon0
  create_bd_pin -dir O -from 31 -to 0 mon1
  create_bd_pin -dir O -from 31 -to 0 mon2
  create_bd_pin -dir O -from 31 -to 0 last_write_addr
  create_bd_pin -dir O -from 31 -to 0 M_AXIS_Z_tdata
  create_bd_pin -dir O -type clk dma_data_clk
  create_bd_pin -dir O -type rst dma_fifo_resetn
  create_bd_pin -dir IO -from 7 -to 0 exp_n_io
  create_bd_pin -dir O -from 0 -to 0 Z_Servo_hold

  # Create instance: xlslice_cfg_dac_mode, and set properties
  set xlslice_cfg_dac_mode [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_cfg_dac_mode ]
  set_property -dict [list \
    CONFIG.DIN_FROM {3} \
    CONFIG.DIN_TO {3} \
  ] $xlslice_cfg_dac_mode


  # Create instance: xlslice_cfg_dac_send, and set properties
  set xlslice_cfg_dac_send [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_cfg_dac_send ]
  set_property -dict [list \
    CONFIG.DIN_FROM {4} \
    CONFIG.DIN_TO {4} \
    CONFIG.DOUT_WIDTH {1} \
  ] $xlslice_cfg_dac_send


  # Create instance: xlslice_cfg_dac_axis, and set properties
  set xlslice_cfg_dac_axis [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_cfg_dac_axis ]
  set_property CONFIG.DIN_FROM {2} $xlslice_cfg_dac_axis


  # Create instance: controller_zservo
  create_hier_cell_controller_zservo $hier_obj controller_zservo

  # Create instance: cfg3_to_cfg_dac_axis, and set properties
  set block_name cfg_to_axis
  set block_cell_name cfg3_to_cfg_dac_axis
  if { [catch {set cfg3_to_cfg_dac_axis [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $cfg3_to_cfg_dac_axis eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.DST_WIDTH {32} \
    CONFIG.MAXIS_TDATA_WIDTH {32} \
    CONFIG.SRC_ADDR {17} \
    CONFIG.SRC_BITS {32} \
  ] $cfg3_to_cfg_dac_axis


  # Create instance: cfg3_to_cfg_dac_control, and set properties
  set block_name cfg_to_axis
  set block_cell_name cfg3_to_cfg_dac_control
  if { [catch {set cfg3_to_cfg_dac_control [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $cfg3_to_cfg_dac_control eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.DST_WIDTH {32} \
    CONFIG.MAXIS_TDATA_WIDTH {32} \
    CONFIG.SRC_ADDR {18} \
    CONFIG.SRC_BITS {32} \
  ] $cfg3_to_cfg_dac_control


  # Create instance: cfg3_to_module_config_data, and set properties
  set block_name cfg_to_axis
  set block_cell_name cfg3_to_module_config_data
  if { [catch {set cfg3_to_module_config_data [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $cfg3_to_module_config_data eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.DST_WIDTH {512} \
    CONFIG.MAXIS_TDATA_WIDTH {512} \
    CONFIG.SRC_ADDR {1} \
    CONFIG.SRC_BITS {512} \
  ] $cfg3_to_module_config_data


  # Create instance: cfg3_to_module_config_adress, and set properties
  set block_name cfg_to_axis
  set block_cell_name cfg3_to_module_config_adress
  if { [catch {set cfg3_to_module_config_adress [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $cfg3_to_module_config_adress eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.DST_WIDTH {32} \
    CONFIG.MAXIS_TDATA_WIDTH {32} \
    CONFIG.SRC_ADDR {0} \
    CONFIG.SRC_BITS {32} \
  ] $cfg3_to_module_config_adress


  # Create instance: axis_AD5791_0, and set properties
  set block_name axis_AD5791
  set block_cell_name axis_AD5791_0
  if { [catch {set axis_AD5791_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axis_AD5791_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: axis_splitter_U, and set properties
  set block_name axis_splitter
  set block_cell_name axis_splitter_U
  if { [catch {set axis_splitter_U [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axis_splitter_U eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: axis_splitter_Z, and set properties
  set block_name axis_splitter
  set block_cell_name axis_splitter_Z
  if { [catch {set axis_splitter_Z [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axis_splitter_Z eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: axis_splitter_Y, and set properties
  set block_name axis_splitter
  set block_cell_name axis_splitter_Y
  if { [catch {set axis_splitter_Y [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axis_splitter_Y eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: axis_splitter_X, and set properties
  set block_name axis_splitter
  set block_cell_name axis_splitter_X
  if { [catch {set axis_splitter_X [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axis_splitter_X eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: axis_splitter_CH0_S16_to_S32_aka_IN1_as32, and set properties
  set block_name axis_splitter
  set block_cell_name axis_splitter_CH0_S16_to_S32_aka_IN1_as32
  if { [catch {set axis_splitter_CH0_S16_to_S32_aka_IN1_as32 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axis_splitter_CH0_S16_to_S32_aka_IN1_as32 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property CONFIG.SAXIS_TDATA_WIDTH {16} $axis_splitter_CH0_S16_to_S32_aka_IN1_as32


  # Create instance: axis_splitter_CH1_S16_to_S32_aka_IN2_as_32, and set properties
  set block_name axis_splitter
  set block_cell_name axis_splitter_CH1_S16_to_S32_aka_IN2_as_32
  if { [catch {set axis_splitter_CH1_S16_to_S32_aka_IN2_as_32 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axis_splitter_CH1_S16_to_S32_aka_IN2_as_32 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property CONFIG.SAXIS_TDATA_WIDTH {16} $axis_splitter_CH1_S16_to_S32_aka_IN2_as_32


  # Create instance: axis_splitter_ZControlSignalPass, and set properties
  set block_name axis_splitter
  set block_cell_name axis_splitter_ZControlSignalPass
  if { [catch {set axis_splitter_ZControlSignalPass [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axis_splitter_ZControlSignalPass eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: axis_splitter_w_slope, and set properties
  set block_name axis_splitter
  set block_cell_name axis_splitter_w_slope
  if { [catch {set axis_splitter_w_slope [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axis_splitter_w_slope eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: AD5791_io_connect_0, and set properties
  set block_name AD5791_io_connect
  set block_cell_name AD5791_io_connect_0
  if { [catch {set AD5791_io_connect_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $AD5791_io_connect_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: axis_splitter_Zslope, and set properties
  set block_name axis_splitter
  set block_cell_name axis_splitter_Zslope
  if { [catch {set axis_splitter_Zslope [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axis_splitter_Zslope eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: spmc_signal_streaming
  create_hier_cell_spmc_signal_streaming $hier_obj spmc_signal_streaming

  # Create instance: dds_compiler_sc_lockin, and set properties
  set dds_compiler_sc_lockin [ create_bd_cell -type ip -vlnv xilinx.com:ip:dds_compiler:6.0 dds_compiler_sc_lockin ]
  set_property -dict [list \
    CONFIG.DATA_Has_TLAST {Not_Required} \
    CONFIG.DDS_Clock_Rate {125} \
    CONFIG.Frequency_Resolution {0.00001} \
    CONFIG.Has_Phase_Out {false} \
    CONFIG.Latency {10} \
    CONFIG.M_DATA_Has_TUSER {Not_Required} \
    CONFIG.Noise_Shaping {Auto} \
    CONFIG.Output_Frequency1 {0} \
    CONFIG.Output_Width {25} \
    CONFIG.PINC1 {0} \
    CONFIG.Phase_Increment {Streaming} \
    CONFIG.Phase_Width {44} \
    CONFIG.Phase_offset {None} \
    CONFIG.S_PHASE_Has_TUSER {Not_Required} \
    CONFIG.Spurious_Free_Dynamic_Range {140} \
  ] $dds_compiler_sc_lockin


  # Create instance: axis_splitter_Lck_SRef, and set properties
  set block_name axis_splitter
  set block_cell_name axis_splitter_Lck_SRef
  if { [catch {set axis_splitter_Lck_SRef [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axis_splitter_Lck_SRef eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: axis_sadd_z_slope, and set properties
  set block_name axis_sadd
  set block_cell_name axis_sadd_z_slope
  if { [catch {set axis_sadd_z_slope [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axis_sadd_z_slope eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.NEG_SATURATION_LIMIT {-2147483646} \
    CONFIG.POS_SATURATION_LIMIT {2147483646} \
    CONFIG.POS_SATURATION_VALUE {2147483646} \
  ] $axis_sadd_z_slope


  # Create instance: cordic_sqrt_LckF0_Mag, and set properties
  set cordic_sqrt_LckF0_Mag [ create_bd_cell -type ip -vlnv xilinx.com:ip:cordic:6.0 cordic_sqrt_LckF0_Mag ]
  set_property -dict [list \
    CONFIG.Coarse_Rotation {false} \
    CONFIG.Data_Format {UnsignedFraction} \
    CONFIG.Functional_Selection {Square_Root} \
    CONFIG.Input_Width {45} \
    CONFIG.Output_Width {32} \
    CONFIG.Pipelining_Mode {Optimal} \
    CONFIG.Round_Mode {Nearest_Even} \
  ] $cordic_sqrt_LckF0_Mag


  # Create instance: axis_FIR_CH0, and set properties
  set block_name axis_FIR
  set block_cell_name axis_FIR_CH0
  if { [catch {set axis_FIR_CH0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axis_FIR_CH0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.FIR_DECI {128} \
    CONFIG.FIR_DECI_L {7} \
  ] $axis_FIR_CH0


  # Create instance: axis_FIR_CH1, and set properties
  set block_name axis_FIR
  set block_cell_name axis_FIR_CH1
  if { [catch {set axis_FIR_CH1 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axis_FIR_CH1 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.FIR_DECI {128} \
    CONFIG.FIR_DECI_L {7} \
  ] $axis_FIR_CH1


  # Create instance: axis_biquad_iir_LckF0_Mag, and set properties
  set block_name axis_biquad_iir_filter
  set block_cell_name axis_biquad_iir_LckF0_Mag
  if { [catch {set axis_biquad_iir_LckF0_Mag [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axis_biquad_iir_LckF0_Mag eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property CONFIG.configuration_address {1001} $axis_biquad_iir_LckF0_Mag


  # Create instance: gvp_main, and set properties
  set block_name gvp
  set block_cell_name gvp_main
  if { [catch {set gvp_main [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $gvp_main eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.NUM_VECTORS {32} \
    CONFIG.NUM_VECTORS_N2 {5} \
  ] $gvp_main


  # Create instance: axis_py_lockin_F0, and set properties
  set block_name axis_py_lockin
  set block_cell_name axis_py_lockin_F0
  if { [catch {set axis_py_lockin_F0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axis_py_lockin_F0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property CONFIG.configuration_address {1000} $axis_py_lockin_F0


  # Create instance: axis_spm_control, and set properties
  set block_name axis_spm_control
  set block_cell_name axis_spm_control
  if { [catch {set axis_spm_control [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axis_spm_control eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create interface connections
  connect_bd_intf_net -intf_net S_AXIS_1 [get_bd_intf_pins S_AXIS_CH1_16] [get_bd_intf_pins axis_splitter_CH1_S16_to_S32_aka_IN2_as_32/S_AXIS]
  connect_bd_intf_net -intf_net S_AXIS_ch5s_1 [get_bd_intf_pins S_AXIS_CH0_16] [get_bd_intf_pins axis_splitter_CH0_S16_to_S32_aka_IN1_as32/S_AXIS]
  connect_bd_intf_net -intf_net S_AXIS_ch9s_DFREQ_1 [get_bd_intf_pins S_AXIS_ch9s_DFREQ] [get_bd_intf_pins spmc_signal_streaming/S_AXIS_00]
  connect_bd_intf_net -intf_net S_AXIS_chA_EXEC_1 [get_bd_intf_pins S_AXIS_chA_EXEC] [get_bd_intf_pins spmc_signal_streaming/S_AXIS_01]
  connect_bd_intf_net -intf_net S_AXIS_chB_PHASE_1 [get_bd_intf_pins S_AXIS_chB_PHASE] [get_bd_intf_pins spmc_signal_streaming/S_AXIS_02]
  connect_bd_intf_net -intf_net S_AXIS_chC_AMPL_1 [get_bd_intf_pins S_AXIS_chC_AMPL] [get_bd_intf_pins spmc_signal_streaming/S_AXIS_03]
  connect_bd_intf_net -intf_net S_AXIS_chEs_dFreqCtrl_1 [get_bd_intf_pins S_AXIS_chEs_dFreqCtrl] [get_bd_intf_pins spmc_signal_streaming/S_AXIS_04]
  connect_bd_intf_net -intf_net axis_FIR_0_M_AXIS [get_bd_intf_pins spmc_signal_streaming/S_AXIS_ch5s] [get_bd_intf_pins axis_FIR_CH0/M_AXIS]
  connect_bd_intf_net -intf_net axis_FIR_1_M_AXIS [get_bd_intf_pins axis_FIR_CH1/M_AXIS] [get_bd_intf_pins controller_zservo/S_AXIS]
  connect_bd_intf_net -intf_net axis_biquad_iir_filt_0_M_AXIS [get_bd_intf_pins axis_biquad_iir_LckF0_Mag/M_AXIS] [get_bd_intf_pins spmc_signal_streaming/S_AXIS_12]
  connect_bd_intf_net -intf_net axis_bram_stream_srcs_M_AXIS [get_bd_intf_pins M_AXIS_DMA] [get_bd_intf_pins spmc_signal_streaming/M_AXIS]
  connect_bd_intf_net -intf_net axis_py_lockin_0_M_AXIS_SDref [get_bd_intf_pins axis_py_lockin_F0/M_AXIS_SDref] [get_bd_intf_pins spmc_signal_streaming/S_AXIS_08]
  connect_bd_intf_net -intf_net axis_py_lockin_0_M_AXIS_Sref [get_bd_intf_pins axis_py_lockin_F0/M_AXIS_Sref] [get_bd_intf_pins axis_splitter_Lck_SRef/S_AXIS]
  connect_bd_intf_net -intf_net axis_py_lockin_0_M_AXIS_X [get_bd_intf_pins axis_py_lockin_F0/M_AXIS_X] [get_bd_intf_pins spmc_signal_streaming/S_AXIS_11]
  connect_bd_intf_net -intf_net axis_py_lockin_0_M_AXIS_Y [get_bd_intf_pins axis_py_lockin_F0/M_AXIS_Y] [get_bd_intf_pins spmc_signal_streaming/S_AXIS_10]
  connect_bd_intf_net -intf_net axis_py_lockin_F0_M_AXIS_A2 [get_bd_intf_pins axis_py_lockin_F0/M_AXIS_A2] [get_bd_intf_pins cordic_sqrt_LckF0_Mag/S_AXIS_CARTESIAN]
  connect_bd_intf_net -intf_net axis_py_lockin_F0_M_AXIS_DDSPhaseInc [get_bd_intf_pins axis_py_lockin_F0/M_AXIS_DDSPhaseInc] [get_bd_intf_pins dds_compiler_sc_lockin/S_AXIS_PHASE]
  connect_bd_intf_net -intf_net axis_py_lockin_F0_M_AXIS_SignalOut [get_bd_intf_pins axis_py_lockin_F0/M_AXIS_SignalOut] [get_bd_intf_pins spmc_signal_streaming/S_AXIS_06]
  connect_bd_intf_net -intf_net axis_py_lockin_F0_M_AXIS_i [get_bd_intf_pins axis_py_lockin_F0/M_AXIS_i] [get_bd_intf_pins spmc_signal_streaming/S_AXIS_07]
  connect_bd_intf_net -intf_net axis_sadd_z_slope_M_AXIS_SUM [get_bd_intf_pins axis_sadd_z_slope/M_AXIS_SUM] [get_bd_intf_pins axis_splitter_w_slope/S_AXIS]
  connect_bd_intf_net -intf_net axis_splitter_CH0_S16_to_S32_M_AXIS [get_bd_intf_pins axis_FIR_CH0/S_AXIS] [get_bd_intf_pins axis_splitter_CH0_S16_to_S32_aka_IN1_as32/M_AXIS]
  connect_bd_intf_net -intf_net axis_splitter_CH0_S16_to_S32_aka_IN1_as32_M_AXIS2 [get_bd_intf_pins axis_splitter_CH0_S16_to_S32_aka_IN1_as32/M_AXIS2] [get_bd_intf_pins spmc_signal_streaming/S_AXIS_05]
  connect_bd_intf_net -intf_net axis_splitter_CH0_S16_to_S33_M_AXIS [get_bd_intf_pins axis_splitter_CH1_S16_to_S32_aka_IN2_as_32/M_AXIS] [get_bd_intf_pins axis_FIR_CH1/S_AXIS]
  connect_bd_intf_net -intf_net axis_splitter_CH1_S16_to_S32_aka_IN2_as_32_M_AXIS2 [get_bd_intf_pins spmc_signal_streaming/S_AXIS_14] [get_bd_intf_pins axis_splitter_CH1_S16_to_S32_aka_IN2_as_32/M_AXIS2]
  connect_bd_intf_net -intf_net axis_splitter_U_M_AXIS [get_bd_intf_pins axis_splitter_U/M_AXIS] [get_bd_intf_pins spmc_signal_streaming/S_AXIS_ch4s]
  connect_bd_intf_net -intf_net axis_splitter_U_M_AXIS2 [get_bd_intf_pins axis_splitter_U/M_AXIS2] [get_bd_intf_pins axis_AD5791_0/S_AXIS4]
  connect_bd_intf_net -intf_net axis_splitter_X_M_AXIS [get_bd_intf_pins axis_splitter_X/M_AXIS] [get_bd_intf_pins spmc_signal_streaming/S_AXIS_ch1s]
  connect_bd_intf_net -intf_net axis_splitter_X_M_AXIS2 [get_bd_intf_pins axis_splitter_X/M_AXIS2] [get_bd_intf_pins axis_spm_control/S_AXIS_Xs]
  connect_bd_intf_net -intf_net axis_splitter_Y_M_AXIS [get_bd_intf_pins axis_splitter_Y/M_AXIS] [get_bd_intf_pins spmc_signal_streaming/S_AXIS_ch2s]
  connect_bd_intf_net -intf_net axis_splitter_Y_M_AXIS2 [get_bd_intf_pins axis_splitter_Y/M_AXIS2] [get_bd_intf_pins axis_spm_control/S_AXIS_Ys]
  connect_bd_intf_net -intf_net axis_splitter_Z1_M_AXIS [get_bd_intf_pins axis_splitter_Zslope/M_AXIS] [get_bd_intf_pins spmc_signal_streaming/S_AXIS_ch8s]
  connect_bd_intf_net -intf_net axis_splitter_Z1_M_AXIS2 [get_bd_intf_pins axis_splitter_Zslope/M_AXIS2] [get_bd_intf_pins axis_sadd_z_slope/S_AXIS_B]
  connect_bd_intf_net -intf_net axis_splitter_ZControlSignalPass_M_AXIS [get_bd_intf_pins axis_splitter_ZControlSignalPass/M_AXIS] [get_bd_intf_pins spmc_signal_streaming/S_AXIS_ch6s]
  connect_bd_intf_net -intf_net axis_splitter_ZControlSignalPass_M_AXIS2 [get_bd_intf_pins axis_splitter_ZControlSignalPass/M_AXIS2] [get_bd_intf_pins axis_py_lockin_F0/S_AXIS_SIGNAL]
  connect_bd_intf_net -intf_net axis_splitter_Z_M_AXIS [get_bd_intf_pins axis_splitter_Z/M_AXIS] [get_bd_intf_pins spmc_signal_streaming/S_AXIS_ch3s]
  connect_bd_intf_net -intf_net axis_splitter_Z_M_AXIS2 [get_bd_intf_pins axis_splitter_Z/M_AXIS2] [get_bd_intf_pins axis_sadd_z_slope/S_AXIS_A]
  connect_bd_intf_net -intf_net axis_splitter_Zslope1_M_AXIS [get_bd_intf_pins axis_splitter_Lck_SRef/M_AXIS] [get_bd_intf_pins spmc_signal_streaming/S_AXIS_13]
  connect_bd_intf_net -intf_net axis_splitter_Zslope1_M_AXIS2 [get_bd_intf_pins axis_splitter_Lck_SRef/M_AXIS2] [get_bd_intf_pins axis_spm_control/S_AXIS_SREF]
  connect_bd_intf_net -intf_net axis_splitter_w_slope_M_AXIS [get_bd_intf_pins axis_splitter_w_slope/M_AXIS] [get_bd_intf_pins spmc_signal_streaming/S_AXIS_15]
  connect_bd_intf_net -intf_net axis_splitter_w_slope_M_AXIS2 [get_bd_intf_pins axis_splitter_w_slope/M_AXIS2] [get_bd_intf_pins axis_AD5791_0/S_AXIS3]
  connect_bd_intf_net -intf_net axis_spm_control_0_M_AXIS1 [get_bd_intf_pins axis_spm_control/M_AXIS1] [get_bd_intf_pins axis_AD5791_0/S_AXIS1]
  connect_bd_intf_net -intf_net axis_spm_control_0_M_AXIS2 [get_bd_intf_pins axis_spm_control/M_AXIS2] [get_bd_intf_pins axis_AD5791_0/S_AXIS2]
  connect_bd_intf_net -intf_net axis_spm_control_M_AXIS3 [get_bd_intf_pins axis_spm_control/M_AXIS3] [get_bd_intf_pins axis_splitter_Z/S_AXIS]
  connect_bd_intf_net -intf_net axis_spm_control_M_AXIS4 [get_bd_intf_pins axis_spm_control/M_AXIS4] [get_bd_intf_pins axis_splitter_U/S_AXIS]
  connect_bd_intf_net -intf_net axis_spm_control_M_AXIS5 [get_bd_intf_pins axis_spm_control/M_AXIS5] [get_bd_intf_pins axis_py_lockin_F0/S_AXIS_GAIN]
  connect_bd_intf_net -intf_net axis_spm_control_M_AXIS_ZSMON [get_bd_intf_pins axis_spm_control/M_AXIS_ZSMON] [get_bd_intf_pins spmc_signal_streaming/S_AXIS_09]
  connect_bd_intf_net -intf_net axis_spm_control_M_AXIS_Z_SLOPE [get_bd_intf_pins axis_spm_control/M_AXIS_Z_SLOPE] [get_bd_intf_pins axis_splitter_Zslope/S_AXIS]
  connect_bd_intf_net -intf_net cfg3_to_cfg_dac_axis_M_AXIS [get_bd_intf_pins cfg3_to_cfg_dac_axis/M_AXIS] [get_bd_intf_pins axis_AD5791_0/S_AXISCFG]
  connect_bd_intf_net -intf_net controller_zservo_M_AXIS_CONTROL [get_bd_intf_pins controller_zservo/M_AXIS_CONTROL] [get_bd_intf_pins axis_spm_control/S_AXIS_Z]
  connect_bd_intf_net -intf_net controller_zservo_M_AXIS_MON [get_bd_intf_pins axis_splitter_ZControlSignalPass/S_AXIS] [get_bd_intf_pins controller_zservo/M_AXIS_MON]
  connect_bd_intf_net -intf_net controller_zservo_M_AXIS_PASS [get_bd_intf_pins controller_zservo/M_AXIS_PASS] [get_bd_intf_pins spmc_signal_streaming/S_AXIS_ch7s]
  connect_bd_intf_net -intf_net cordic_sqrt_M_AXIS_DOUT [get_bd_intf_pins cordic_sqrt_LckF0_Mag/M_AXIS_DOUT] [get_bd_intf_pins axis_biquad_iir_LckF0_Mag/S_AXIS]
  connect_bd_intf_net -intf_net dds_compiler_sc_lockin_M_AXIS_DATA [get_bd_intf_pins dds_compiler_sc_lockin/M_AXIS_DATA] [get_bd_intf_pins axis_py_lockin_F0/S_AXIS_SC]
  connect_bd_intf_net -intf_net gvp_main_M_AXIS_A [get_bd_intf_pins gvp_main/M_AXIS_A] [get_bd_intf_pins axis_spm_control/S_AXIS_A]
  connect_bd_intf_net -intf_net gvp_main_M_AXIS_B [get_bd_intf_pins gvp_main/M_AXIS_B] [get_bd_intf_pins axis_spm_control/S_AXIS_B]
  connect_bd_intf_net -intf_net gvp_main_M_AXIS_SRCS [get_bd_intf_pins gvp_main/M_AXIS_SRCS] [get_bd_intf_pins spmc_signal_streaming/S_AXIS_srcs]
  connect_bd_intf_net -intf_net gvp_main_M_AXIS_U [get_bd_intf_pins gvp_main/M_AXIS_U] [get_bd_intf_pins axis_spm_control/S_AXIS_U]
  connect_bd_intf_net -intf_net gvp_main_M_AXIS_X [get_bd_intf_pins gvp_main/M_AXIS_X] [get_bd_intf_pins axis_splitter_X/S_AXIS]
  connect_bd_intf_net -intf_net gvp_main_M_AXIS_Y [get_bd_intf_pins gvp_main/M_AXIS_Y] [get_bd_intf_pins axis_splitter_Y/S_AXIS]
  connect_bd_intf_net -intf_net gvp_main_M_AXIS_Z [get_bd_intf_pins gvp_main/M_AXIS_Z] [get_bd_intf_pins axis_spm_control/S_AXIS_Zs]
  connect_bd_intf_net -intf_net gvp_main_M_AXIS_gvp_time [get_bd_intf_pins gvp_main/M_AXIS_gvp_time] [get_bd_intf_pins spmc_signal_streaming/S_AXIS_gvp_time]
  connect_bd_intf_net -intf_net gvp_main_M_AXIS_index [get_bd_intf_pins gvp_main/M_AXIS_index] [get_bd_intf_pins spmc_signal_streaming/S_AXIS_index]

  # Create port connections
  connect_bd_net -net Net [get_bd_pins exp_n_io] [get_bd_pins AD5791_io_connect_0/exp_n_io]
  connect_bd_net -net Net1 -boundary_type lower [get_bd_pins exp_p_io]
  connect_bd_net -net PS_cfg_data_reg_3 [get_bd_pins cfg3] [get_bd_pins cfg3_to_cfg_dac_axis/cfg] [get_bd_pins cfg3_to_cfg_dac_control/cfg] [get_bd_pins cfg3_to_module_config_data/cfg] [get_bd_pins cfg3_to_module_config_adress/cfg]
  connect_bd_net -net a_clk [get_bd_pins a_clk] [get_bd_pins controller_zservo/a_clk] [get_bd_pins cfg3_to_cfg_dac_axis/a_clk] [get_bd_pins cfg3_to_cfg_dac_control/a_clk] [get_bd_pins cfg3_to_module_config_data/a_clk] [get_bd_pins cfg3_to_module_config_adress/a_clk] [get_bd_pins axis_AD5791_0/a_clk] [get_bd_pins axis_splitter_U/a_clk] [get_bd_pins axis_splitter_Z/a_clk] [get_bd_pins axis_splitter_Y/a_clk] [get_bd_pins axis_splitter_X/a_clk] [get_bd_pins axis_splitter_CH0_S16_to_S32_aka_IN1_as32/a_clk] [get_bd_pins axis_splitter_CH1_S16_to_S32_aka_IN2_as_32/a_clk] [get_bd_pins axis_splitter_ZControlSignalPass/a_clk] [get_bd_pins axis_splitter_w_slope/a_clk] [get_bd_pins axis_splitter_Zslope/a_clk] [get_bd_pins spmc_signal_streaming/a_clk] [get_bd_pins dds_compiler_sc_lockin/aclk] [get_bd_pins axis_splitter_Lck_SRef/a_clk] [get_bd_pins axis_sadd_z_slope/a_clk] [get_bd_pins cordic_sqrt_LckF0_Mag/aclk] [get_bd_pins axis_FIR_CH0/a_clk] [get_bd_pins axis_FIR_CH0/next_dv] [get_bd_pins axis_FIR_CH1/a_clk] [get_bd_pins axis_FIR_CH1/next_dv] [get_bd_pins axis_biquad_iir_LckF0_Mag/aclk] [get_bd_pins gvp_main/a_clk] [get_bd_pins axis_py_lockin_F0/a_clk] [get_bd_pins axis_spm_control/a_clk]
  connect_bd_net -net axis_AD5791_0_mon0 [get_bd_pins axis_AD5791_0/mon0] [get_bd_pins mon0]
  connect_bd_net -net axis_AD5791_0_mon1 [get_bd_pins axis_AD5791_0/mon1] [get_bd_pins mon1]
  connect_bd_net -net axis_AD5791_0_mon2 [get_bd_pins axis_AD5791_0/mon2] [get_bd_pins mon2]
  connect_bd_net -net axis_AD5791_0_mon3 [get_bd_pins axis_AD5791_0/mon3] [get_bd_pins mon3]
  connect_bd_net -net axis_AD5791_0_wire_PMD_clk [get_bd_pins axis_AD5791_0/wire_PMD_clk] [get_bd_pins AD5791_io_connect_0/PMD_clk]
  connect_bd_net -net axis_AD5791_0_wire_PMD_dac [get_bd_pins axis_AD5791_0/wire_PMD_dac] [get_bd_pins AD5791_io_connect_0/PMD_dac]
  connect_bd_net -net axis_AD5791_0_wire_PMD_sync [get_bd_pins axis_AD5791_0/wire_PMD_sync] [get_bd_pins AD5791_io_connect_0/PMD_sync]
  connect_bd_net -net axis_bram_stream_srcs_dma_data_clk [get_bd_pins spmc_signal_streaming/dma_data_clk] [get_bd_pins dma_data_clk]
  connect_bd_net -net axis_dma_stream_srcs_dma_fifo_resetn [get_bd_pins spmc_signal_streaming/dma_fifo_resetn] [get_bd_pins dma_fifo_resetn]
  connect_bd_net -net axis_dma_stream_srcs_last_write_addr [get_bd_pins spmc_signal_streaming/last_write_addr] [get_bd_pins last_write_addr]
  connect_bd_net -net axis_dma_stream_srcs_ready [get_bd_pins spmc_signal_streaming/stall] [get_bd_pins gvp_main/stall]
  connect_bd_net -net axis_splitter_ZControlSignalPass_monitor [get_bd_pins axis_splitter_ZControlSignalPass/monitor] [get_bd_pins M_AXIS_IN1_pass]
  connect_bd_net -net axis_splitter_Z_monitor [get_bd_pins axis_splitter_Z/monitor] [get_bd_pins M_AXIS_Z_tdata]
  connect_bd_net -net axis_spm_control_0_M_AXIS_X0MON_tdata [get_bd_pins axis_spm_control/M_AXIS_X0MON_tdata] [get_bd_pins M_AXIS_X0MON_tdata]
  connect_bd_net -net axis_spm_control_0_M_AXIS_XSMON_tdata [get_bd_pins axis_spm_control/M_AXIS_XSMON_tdata] [get_bd_pins M_AXIS_XSMON_tdata]
  connect_bd_net -net axis_spm_control_0_M_AXIS_YSMON_tdata [get_bd_pins axis_spm_control/M_AXIS_YSMON_tdata] [get_bd_pins M_AXIS_YSMON_tdata]
  connect_bd_net -net axis_spm_control_0_M_AXIS_Z0MON_tdata [get_bd_pins axis_spm_control/M_AXIS_Z0MON_tdata] [get_bd_pins M_AXIS_Z0MON_tdata]
  connect_bd_net -net axis_spm_control_0_M_AXIS_ZSMON_tdata [get_bd_pins axis_spm_control/M_AXIS_ZSMON_tdata] [get_bd_pins M_AXIS_ZSMON_tdata]
  connect_bd_net -net cfg1_1 [get_bd_pins cfg1] [get_bd_pins controller_zservo/cfg1] [get_bd_pins spmc_signal_streaming/cfg1]
  connect_bd_net -net cfg3_to_cfg_dac_axis_data [get_bd_pins cfg3_to_cfg_dac_axis/data] [get_bd_pins data]
  connect_bd_net -net cfg3_to_cfg_dac_control_data [get_bd_pins cfg3_to_cfg_dac_control/data] [get_bd_pins xlslice_cfg_dac_mode/Din] [get_bd_pins xlslice_cfg_dac_send/Din] [get_bd_pins xlslice_cfg_dac_axis/Din]
  connect_bd_net -net cfg3_to_gvp_program_vector_data [get_bd_pins cfg3_to_module_config_data/data] [get_bd_pins axis_biquad_iir_LckF0_Mag/config_data] [get_bd_pins gvp_main/config_data] [get_bd_pins spmc_signal_streaming/config_data] [get_bd_pins axis_py_lockin_F0/config_data] [get_bd_pins axis_spm_control/config_data]
  connect_bd_net -net cfg3_to_gvp_setvector_data [get_bd_pins cfg3_to_module_config_adress/data] [get_bd_pins axis_biquad_iir_LckF0_Mag/config_addr] [get_bd_pins gvp_main/config_addr] [get_bd_pins spmc_signal_streaming/config_addr] [get_bd_pins axis_py_lockin_F0/config_addr] [get_bd_pins axis_spm_control/config_addr]
  connect_bd_net -net controller_zservo_enable [get_bd_pins controller_zservo/Z_Servo_enable] [get_bd_pins enable]
  connect_bd_net -net controller_zservo_hold [get_bd_pins controller_zservo/Z_Servo_hold] [get_bd_pins Z_Servo_hold]
  connect_bd_net -net gvp_0_options [get_bd_pins gvp_main/options] [get_bd_pins controller_zservo/Din]
  connect_bd_net -net gvp_main_dbg_i -boundary_type lower [get_bd_pins dbg_i]
  connect_bd_net -net gvp_main_dbg_status [get_bd_pins gvp_main/dbg_status] [get_bd_pins dbg_status]
  connect_bd_net -net gvp_main_gvp_finished [get_bd_pins gvp_main/gvp_finished] [get_bd_pins gvp_finished]
  connect_bd_net -net gvp_main_gvp_hold [get_bd_pins gvp_main/gvp_hold] [get_bd_pins gvp_hold]
  connect_bd_net -net gvp_main_reset_state [get_bd_pins gvp_main/reset_state] [get_bd_pins spmc_signal_streaming/reset]
  connect_bd_net -net gvp_main_section -boundary_type lower [get_bd_pins section]
  connect_bd_net -net gvp_main_store_data [get_bd_pins gvp_main/store_data] [get_bd_pins spmc_signal_streaming/push_next]
  connect_bd_net -net xlslice_cfg_dac_axis_Dout [get_bd_pins xlslice_cfg_dac_axis/Dout] [get_bd_pins axis_AD5791_0/configuration_axis]
  connect_bd_net -net xlslice_cfg_dac_mode_Dout [get_bd_pins xlslice_cfg_dac_mode/Dout] [get_bd_pins axis_AD5791_0/configuration_mode]
  connect_bd_net -net xlslice_cfg_dac_send_Dout [get_bd_pins xlslice_cfg_dac_send/Dout] [get_bd_pins axis_AD5791_0/configuration_send]

  # Perform GUI Layout
  regenerate_bd_layout -hierarchy [get_bd_cells /SPM_control_logic] -layout_string {
   "ActiveEmotionalView":"Default View",
   "Default View_Layers":"/SPM_control_logic/a_clk:true|/SPM_control_logic/axis_bram_stream_srcs_dma_data_clk:true|/SPM_control_logic/axis_AD5791_0_wire_PMD_clk:true|/SPM_control_logic/axis_dma_stream_srcs_dma_fifo_resetn:true|",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"1491,99",
   "Display-PortTypeClock":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Interfaces View_ExpandedHierarchyInLayout":"",
   "Interfaces View_Layers":"/SPM_control_logic/a_clk:false|/SPM_control_logic/axis_bram_stream_srcs_dma_data_clk:false|/SPM_control_logic/axis_AD5791_0_wire_PMD_clk:false|/SPM_control_logic/axis_dma_stream_srcs_dma_fifo_resetn:false|",
   "Interfaces View_Layout":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port S_AXIS -pg 1 -lvl 0 -x 0 -y 510 -defaultsOSRD
preplace port S_AXIS_ch9s -pg 1 -lvl 0 -x 0 -y 220 -defaultsOSRD
preplace port S_AXIS_chAs -pg 1 -lvl 0 -x 0 -y 250 -defaultsOSRD
preplace port S_AXIS_chBs -pg 1 -lvl 0 -x 0 -y 280 -defaultsOSRD
preplace port S_AXIS_chCs -pg 1 -lvl 0 -x 0 -y 310 -defaultsOSRD
preplace port S_AXIS_chEs -pg 1 -lvl 0 -x 0 -y 350 -defaultsOSRD
preplace port S_AXIS_ch5s -pg 1 -lvl 0 -x 0 -y 170 -defaultsOSRD
preplace port M_AXIS_DMA -pg 1 -lvl 7 -x 1800 -y 240 -defaultsOSRD
preplace port port-id_gvp_finished -pg 1 -lvl 7 -x 1800 -y 520 -defaultsOSRD
preplace port port-id_enable -pg 1 -lvl 7 -x 1800 -y 490 -defaultsOSRD
preplace port port-id_gvp_hold -pg 1 -lvl 7 -x 1800 -y 550 -defaultsOSRD
preplace portBus cfg3 -pg 1 -lvl 0 -x 0 -y 50 -defaultsOSRD
preplace portBus cfg1 -pg 1 -lvl 0 -x 0 -y 20 -defaultsOSRD
preplace portBus M_AXIS_PASS_tdata -pg 1 -lvl 7 -x 1800 -y 20 -defaultsOSRD
preplace portBus data -pg 1 -lvl 7 -x 1800 -y 280 -defaultsOSRD
preplace portBus dbg_status -pg 1 -lvl 7 -x 1800 -y 310 -defaultsOSRD
preplace portBus M_AXIS_ZSMON_tdata -pg 1 -lvl 7 -x 1800 -y 140 -defaultsOSRD
preplace portBus M_AXIS_X0MON_tdata -pg 1 -lvl 7 -x 1800 -y 80 -defaultsOSRD
preplace portBus M_AXIS_XSMON_tdata -pg 1 -lvl 7 -x 1800 -y 50 -defaultsOSRD
preplace portBus M_AXIS_YSMON_tdata -pg 1 -lvl 7 -x 1800 -y 110 -defaultsOSRD
preplace portBus M_AXIS_Z0MON_tdata -pg 1 -lvl 7 -x 1800 -y 200 -defaultsOSRD
preplace portBus mon3 -pg 1 -lvl 7 -x 1800 -y 460 -defaultsOSRD
preplace portBus mon0 -pg 1 -lvl 7 -x 1800 -y 370 -defaultsOSRD
preplace portBus mon1 -pg 1 -lvl 7 -x 1800 -y 400 -defaultsOSRD
preplace portBus mon2 -pg 1 -lvl 7 -x 1800 -y 430 -defaultsOSRD
preplace portBus last_write_addr -pg 1 -lvl 7 -x 1800 -y 340 -defaultsOSRD
preplace portBus M_AXIS_Z_tdata -pg 1 -lvl 7 -x 1800 -y 170 -defaultsOSRD
preplace inst controller_zservo -pg 1 -lvl 4 -x 930 -y 490 -defaultsOSRD
preplace inst cfg3_to_cfg_dac_axis -pg 1 -lvl 5 -x 1320 -y 1200 -defaultsOSRD
preplace inst cfg3_to_cfg_dac_control -pg 1 -lvl 4 -x 930 -y 1780 -defaultsOSRD
preplace inst cfg3_to_gvp_program_vector -pg 1 -lvl 2 -x 360 -y 620 -defaultsOSRD
preplace inst cfg3_to_gvp_setvector -pg 1 -lvl 1 -x 120 -y 570 -defaultsOSRD
preplace inst cfg3_to_rotmxx -pg 1 -lvl 4 -x 930 -y 1680 -defaultsOSRD
preplace inst cfg3_to_rotmxy -pg 1 -lvl 4 -x 930 -y 1880 -defaultsOSRD
preplace inst cfg3_to_slope_x -pg 1 -lvl 4 -x 930 -y 880 -defaultsOSRD
preplace inst cfg3_to_slope_y -pg 1 -lvl 4 -x 930 -y 980 -defaultsOSRD
preplace inst cfg3_to_x0 -pg 1 -lvl 4 -x 930 -y 1180 -defaultsOSRD
preplace inst cfg3_to_y0 -pg 1 -lvl 4 -x 930 -y 1380 -defaultsOSRD
preplace inst cfg3_to_z0 -pg 1 -lvl 4 -x 930 -y 1480 -defaultsOSRD
preplace inst cfg3_to_bias -pg 1 -lvl 4 -x 930 -y 1580 -defaultsOSRD
preplace inst cfg3_to_xy_move_step -pg 1 -lvl 4 -x 930 -y 1080 -defaultsOSRD
preplace inst cfg3_to_z_move_step -pg 1 -lvl 4 -x 930 -y 1280 -defaultsOSRD
preplace inst axis_AD5791_0 -pg 1 -lvl 6 -x 1650 -y 980 -defaultsOSRD
preplace inst axis_spm_control -pg 1 -lvl 5 -x 1320 -y 760 -defaultsOSRD
preplace inst gvp_main -pg 1 -lvl 3 -x 610 -y 750 -defaultsOSRD
preplace inst axis_dma_stream_srcs -pg 1 -lvl 5 -x 1320 -y 240 -defaultsOSRD
preplace inst axis_splitter_U -pg 1 -lvl 5 -x 1320 -y 1090 -defaultsOSRD
preplace inst axis_splitter_Z -pg 1 -lvl 5 -x 1320 -y 970 -defaultsOSRD
preplace inst axis_splitter_Y -pg 1 -lvl 4 -x 930 -y 750 -defaultsOSRD
preplace inst axis_splitter_X -pg 1 -lvl 4 -x 930 -y 610 -defaultsOSRD
preplace inst axis_splitter_CH0_S16_to_S32 -pg 1 -lvl 2 -x 360 -y 170 -defaultsOSRD
preplace inst axis_splitter_ZControlSignalPass -pg 1 -lvl 5 -x 1320 -y 510 -defaultsOSRD
preplace inst axis_FIR_CH0 -pg 1 -lvl 3 -x 610 -y 160 -defaultsOSRD
preplace inst axis_splitter_CH1_S16_to_S33 -pg 1 -lvl 2 -x 360 -y 510 -defaultsOSRD
preplace inst axis_FIR_CH1 -pg 1 -lvl 3 -x 610 -y 500 -defaultsOSRD
preplace netloc Net 1 7 1 NJ 1320n
preplace netloc a_clk 1 0 6 10 840n 300 300n 590 490n 1030 490n 1520 1290n 2090
preplace netloc axis_AD5791_0_wire_PMD_clk 1 6 1 2560 1310n
preplace netloc axis_AD5791_0_wire_PMD_dac 1 6 1 2580 1350n
preplace netloc axis_AD5791_0_wire_PMD_sync 1 6 1 2570 1330n
preplace netloc axis_bram_stream_srcs_dma_data_clk 1 5 3 2060 240n NJ 240n NJ
preplace netloc axis_dma_stream_srcs_dma_fifo_resetn 1 5 3 2060 270n NJ 270n NJ
preplace netloc axis_dma_stream_srcs_ready 1 2 4 610 500n NJ 500n NJ 500n 2030J
preplace netloc cfg3_to_bias1_data 1 4 1 1550 1040n
preplace netloc cfg3_to_bias2_data 1 4 1 1580 1060n
preplace netloc cfg3_to_bias_data 1 4 1 1590 1020n
preplace netloc cfg3_to_cfg_dac_control_data 1 4 1 1610 1750n
preplace netloc cfg3_to_gvp_program_vector_data 1 2 1 590 950n
preplace netloc cfg3_to_gvp_setvector_data 1 1 1 280 380n
preplace netloc cfg3_to_rotmxx_data 1 4 1 1530 880n
preplace netloc cfg3_to_rotmxy_data 1 4 1 1560 900n
preplace netloc cfg3_to_slope_x_data 1 4 1 1450 920n
preplace netloc cfg3_to_slope_y_data 1 4 1 1460 940n
preplace netloc cfg3_to_x0_data 1 4 1 1470 960n
preplace netloc cfg3_to_y0_data 1 4 1 1540 980n
preplace netloc cfg3_to_z0_data 1 4 1 1570 1000n
preplace netloc gvp_0_options 1 3 1 1080 650n
preplace netloc gvp_main_store_data 1 3 2 1060 420n NJ
preplace netloc xlslice_cfg_dac_axis_Dout 1 5 1 2180 1470n
preplace netloc xlslice_cfg_dac_mode_Dout 1 5 1 2170 1450n
preplace netloc xlslice_cfg_dac_send_Dout 1 5 1 2190 1490n
preplace netloc xlslice_gvp_reset1_Dout 1 2 1 570 820n
preplace netloc xlslice_gvp_reset_Dout 1 2 3 600 440n NJ 440n NJ
preplace netloc xlslice_gvp_setvec_1_Dout 1 2 1 580 380n
preplace netloc xlslice_gvp_setvec_Dout 1 2 1 560 920n
preplace netloc S_AXIS_1 1 0 2 NJ 510 NJ
preplace netloc S_AXIS_ch5s_1 1 0 2 NJ 170 NJ
preplace netloc S_AXIS_ch9s_1 1 0 5 20J 90 NJ 90 NJ 90 NJ 90 1130J
preplace netloc S_AXIS_chAs_1 1 0 5 NJ 250 NJ 250 NJ 250 NJ 250 1130J
preplace netloc S_AXIS_chBs_1 1 0 5 NJ 280 NJ 280 NJ 280 NJ 280 NJ
preplace netloc S_AXIS_chCs_1 1 0 5 20J 300 NJ 300 NJ 300 NJ 300 NJ
preplace netloc S_AXIS_chEs_1 1 0 5 20J 340 NJ 340 NJ 340 NJ 340 NJ
preplace netloc axis_FIR_0_M_AXIS 1 3 2 N 150 1120
preplace netloc axis_FIR_1_M_AXIS 1 3 1 N 490
preplace netloc axis_bram_stream_srcs_M_AXIS 1 5 2 N 240 NJ
preplace netloc axis_splitter_CH0_S16_to_S32_M_AXIS 1 2 1 N 160
preplace netloc axis_splitter_CH0_S16_to_S33_M_AXIS 1 2 1 N 500
preplace netloc axis_splitter_U_M_AXIS 1 4 2 1150 10 1510
preplace netloc axis_splitter_U_M_AXIS2 1 5 1 1520 1000n
preplace netloc axis_splitter_X_M_AXIS 1 4 1 1110J 80n
preplace netloc axis_splitter_X_M_AXIS2 1 4 1 1090 620n
preplace netloc axis_splitter_Y_M_AXIS 1 4 1 1070J 100n
preplace netloc axis_splitter_Y_M_AXIS2 1 4 1 N 760
preplace netloc axis_splitter_ZControlSignalPass_M_AXIS 1 4 2 1160 580 1480
preplace netloc axis_splitter_Z_M_AXIS 1 4 2 1160 20 1500
preplace netloc axis_splitter_Z_M_AXIS2 1 5 1 N 980
preplace netloc axis_spm_control_0_M_AXIS1 1 5 1 1530 660n
preplace netloc axis_spm_control_0_M_AXIS2 1 5 1 1520 680n
preplace netloc axis_spm_control_M_AXIS3 1 4 2 1150 590 1480
preplace netloc axis_spm_control_M_AXIS4 1 4 2 1160 600 1490
preplace netloc cfg3_to_cfg_dac_axis_M_AXIS 1 5 1 1530 1020n
preplace netloc controller_zservo_M_AXIS_CONTROL 1 4 1 1100 470n
preplace netloc controller_zservo_M_AXIS_PASS 1 4 1 N 510
preplace netloc gvp_main_M_AXIS_SRCS 1 3 2 740 400 NJ
preplace netloc gvp_main_M_AXIS_U 1 3 2 790J 680 1080
preplace netloc gvp_main_M_AXIS_X 1 3 1 780 610n
preplace netloc gvp_main_M_AXIS_Y 1 3 1 N 750
preplace netloc gvp_main_M_AXIS_Z 1 3 2 760J 820 1080
preplace netloc gvp_main_M_AXIS_gvp_time 1 3 2 750 360 NJ
preplace netloc gvp_main_M_AXIS_index 1 3 2 770 380 NJ
levelinfo -pg 1 0 120 360 610 930 1320 1650 1800
pagesize -pg 1 -db -bbox -sgen -140 -10 2040 1940
",
   "Interfaces View_ScaleFactor":"1.04528",
   "Interfaces View_TopLeft":"-1241,0",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port S_AXIS_CH1_16 -pg 1 -lvl 0 -x -40 -y 820 -defaultsOSRD
preplace port S_AXIS_ch9s_DFREQ -pg 1 -lvl 0 -x -40 -y 80 -defaultsOSRD
preplace port S_AXIS_chA_EXEC -pg 1 -lvl 0 -x -40 -y 20 -defaultsOSRD
preplace port S_AXIS_chB_PHASE -pg 1 -lvl 0 -x -40 -y 50 -defaultsOSRD
preplace port S_AXIS_chC_AMPL -pg 1 -lvl 0 -x -40 -y 110 -defaultsOSRD
preplace port S_AXIS_chEs_dFreqCtrl -pg 1 -lvl 0 -x -40 -y 140 -defaultsOSRD
preplace port S_AXIS_CH0_16 -pg 1 -lvl 0 -x -40 -y 190 -defaultsOSRD
preplace port M_AXIS_DMA -pg 1 -lvl 13 -x 5720 -y 320 -defaultsOSRD
preplace port port-id_a_clk -pg 1 -lvl 0 -x -40 -y 850 -defaultsOSRD
preplace port port-id_gvp_finished -pg 1 -lvl 13 -x 5720 -y 2040 -defaultsOSRD
preplace port port-id_gvp_hold -pg 1 -lvl 13 -x 5720 -y 2070 -defaultsOSRD
preplace port port-id_dma_data_clk -pg 1 -lvl 13 -x 5720 -y 350 -defaultsOSRD
preplace port port-id_dma_fifo_resetn -pg 1 -lvl 13 -x 5720 -y 380 -defaultsOSRD
preplace portBus cfg3 -pg 1 -lvl 0 -x -40 -y 1440 -defaultsOSRD
preplace portBus exp_p_io -pg 1 -lvl 13 -x 5720 -y 50 -defaultsOSRD
preplace portBus cfg1 -pg 1 -lvl 0 -x -40 -y 1000 -defaultsOSRD
preplace portBus M_AXIS_IN1_pass -pg 1 -lvl 13 -x 5720 -y 710 -defaultsOSRD
preplace portBus enable -pg 1 -lvl 13 -x 5720 -y 2010 -defaultsOSRD
preplace portBus data -pg 1 -lvl 13 -x 5720 -y 1500 -defaultsOSRD
preplace portBus dbg_i -pg 1 -lvl 13 -x 5720 -y 20 -defaultsOSRD
preplace portBus section -pg 1 -lvl 13 -x 5720 -y 80 -defaultsOSRD
preplace portBus dbg_status -pg 1 -lvl 13 -x 5720 -y 1880 -defaultsOSRD
preplace portBus M_AXIS_ZSMON_tdata -pg 1 -lvl 13 -x 5720 -y 1440 -defaultsOSRD
preplace portBus M_AXIS_X0MON_tdata -pg 1 -lvl 13 -x 5720 -y 1270 -defaultsOSRD
preplace portBus M_AXIS_XSMON_tdata -pg 1 -lvl 13 -x 5720 -y 1310 -defaultsOSRD
preplace portBus M_AXIS_YSMON_tdata -pg 1 -lvl 13 -x 5720 -y 1380 -defaultsOSRD
preplace portBus M_AXIS_Z0MON_tdata -pg 1 -lvl 13 -x 5720 -y 1410 -defaultsOSRD
preplace portBus mon3 -pg 1 -lvl 13 -x 5720 -y 1150 -defaultsOSRD
preplace portBus mon0 -pg 1 -lvl 13 -x 5720 -y 1060 -defaultsOSRD
preplace portBus mon1 -pg 1 -lvl 13 -x 5720 -y 1090 -defaultsOSRD
preplace portBus mon2 -pg 1 -lvl 13 -x 5720 -y 1120 -defaultsOSRD
preplace portBus last_write_addr -pg 1 -lvl 13 -x 5720 -y 410 -defaultsOSRD
preplace portBus M_AXIS_Z_tdata -pg 1 -lvl 13 -x 5720 -y 740 -defaultsOSRD
preplace portBus exp_n_io -pg 1 -lvl 13 -x 5720 -y 980 -defaultsOSRD
preplace portBus Z_Servo_hold -pg 1 -lvl 13 -x 5720 -y 1740 -defaultsOSRD
preplace inst xlslice_cfg_dac_mode -pg 1 -lvl 10 -x 4220 -y 960 -defaultsOSRD
preplace inst xlslice_cfg_dac_send -pg 1 -lvl 10 -x 4220 -y 1160 -defaultsOSRD
preplace inst xlslice_cfg_dac_axis -pg 1 -lvl 10 -x 4220 -y 1060 -defaultsOSRD
preplace inst controller_zservo -pg 1 -lvl 3 -x 830 -y 1050 -defaultsOSRD
preplace inst cfg3_to_cfg_dac_axis -pg 1 -lvl 10 -x 4220 -y 1490 -defaultsOSRD
preplace inst cfg3_to_cfg_dac_control -pg 1 -lvl 9 -x 3730 -y 1400 -defaultsOSRD
preplace inst cfg3_to_module_config_data -pg 1 -lvl 3 -x 830 -y 1390 -defaultsOSRD
preplace inst cfg3_to_module_config_adress -pg 1 -lvl 3 -x 830 -y 1230 -defaultsOSRD
preplace inst axis_AD5791_0 -pg 1 -lvl 11 -x 5000 -y 1180 -defaultsOSRD
preplace inst axis_splitter_U -pg 1 -lvl 10 -x 4220 -y 800 -defaultsOSRD
preplace inst axis_splitter_Z -pg 1 -lvl 8 -x 3270 -y 590 -defaultsOSRD
preplace inst axis_splitter_Y -pg 1 -lvl 6 -x 2260 -y 1050 -defaultsOSRD
preplace inst axis_splitter_X -pg 1 -lvl 6 -x 2260 -y 910 -defaultsOSRD
preplace inst axis_splitter_CH0_S16_to_S32_aka_IN1_as32 -pg 1 -lvl 9 -x 3730 -y 200 -defaultsOSRD
preplace inst axis_splitter_CH1_S16_to_S32_aka_IN2_as_32 -pg 1 -lvl 1 -x 150 -y 830 -defaultsOSRD
preplace inst axis_splitter_ZControlSignalPass -pg 1 -lvl 4 -x 1260 -y 440 -defaultsOSRD
preplace inst axis_splitter_w_slope -pg 1 -lvl 10 -x 4220 -y 610 -defaultsOSRD
preplace inst AD5791_io_connect_0 -pg 1 -lvl 12 -x 5476 -y 990 -defaultsOSRD
preplace inst axis_splitter_Zslope -pg 1 -lvl 8 -x 3270 -y 750 -defaultsOSRD
preplace inst spmc_signal_streaming -pg 1 -lvl 11 -x 5000 -y 360 -defaultsOSRD
preplace inst dds_compiler_sc_lockin -pg 1 -lvl 4 -x 1260 -y 670 -defaultsOSRD
preplace inst axis_splitter_Lck_SRef -pg 1 -lvl 6 -x 2260 -y 740 -defaultsOSRD
preplace inst axis_sadd_z_slope -pg 1 -lvl 9 -x 3730 -y 610 -defaultsOSRD
preplace inst cordic_sqrt_LckF0_Mag -pg 1 -lvl 9 -x 3730 -y 370 -defaultsOSRD
preplace inst axis_FIR_CH0 -pg 1 -lvl 10 -x 4220 -y 190 -defaultsOSRD
preplace inst axis_FIR_CH1 -pg 1 -lvl 2 -x 430 -y 910 -defaultsOSRD
preplace inst axis_biquad_iir_LckF0_Mag -pg 1 -lvl 10 -x 4220 -y 340 -defaultsOSRD
preplace inst gvp_main -pg 1 -lvl 5 -x 1740 -y 1260 -defaultsOSRD
preplace inst axis_py_lockin_F0 -pg 1 -lvl 5 -x 1740 -y 450 -defaultsOSRD
preplace inst axis_spm_control -pg 1 -lvl 7 -x 2790 -y 1330 -defaultsOSRD
preplace netloc Net 1 12 1 NJ 980
preplace netloc PS_cfg_data_reg_3 1 0 10 NJ 1440 NJ 1440 680 1570 N 1570 NJ 1570 N 1570 NJ 1570 3140J 1480 3570 1480 3890J
preplace netloc a_clk 1 0 11 10 750 310 750 650 700 1070 360 1510 810 2110 1190 2530 760 3090 420 3520 280 3970 1310 4790
preplace netloc axis_AD5791_0_mon0 1 11 2 5220J 1070 5690J
preplace netloc axis_AD5791_0_mon1 1 11 2 5230J 1090 NJ
preplace netloc axis_AD5791_0_mon2 1 11 2 5240J 1120 NJ
preplace netloc axis_AD5791_0_mon3 1 11 2 5250J 1150 NJ
preplace netloc axis_AD5791_0_wire_PMD_clk 1 11 1 5190 970n
preplace netloc axis_AD5791_0_wire_PMD_dac 1 11 1 5210 1010n
preplace netloc axis_AD5791_0_wire_PMD_sync 1 11 1 5200 990n
preplace netloc axis_bram_stream_srcs_dma_data_clk 1 11 2 NJ 340 5690J
preplace netloc axis_dma_stream_srcs_dma_fifo_resetn 1 11 2 NJ 360 5690J
preplace netloc axis_dma_stream_srcs_last_write_addr 1 11 2 NJ 380 5630J
preplace netloc axis_dma_stream_srcs_ready 1 4 8 1550 1050 2020J 1140 2440J 1040 NJ 1040 NJ 1040 4030J 1250 4610J 1030 5180
preplace netloc axis_splitter_ZControlSignalPass_monitor 1 4 9 1440J 590 NJ 590 2430J 510 NJ 510 3410J 520 4040J 1260 4390J 730 5190J 710 NJ
preplace netloc axis_splitter_Z_monitor 1 8 5 3440J 300 4050J 1270 4800J 910 NJ 910 5630J
preplace netloc axis_spm_control_0_M_AXIS_X0MON_tdata 1 7 6 NJ 1310 NJ 1310 3910J 1340 NJ 1340 5180J 1270 NJ
preplace netloc axis_spm_control_0_M_AXIS_XSMON_tdata 1 7 6 3130J 1300 NJ 1300 3940J 1320 NJ 1320 5250J 1310 NJ
preplace netloc axis_spm_control_0_M_AXIS_YSMON_tdata 1 7 6 3140J 1320 NJ 1320 3900J 1330 NJ 1330 NJ 1330 5690J
preplace netloc axis_spm_control_0_M_AXIS_Z0MON_tdata 1 7 6 NJ 1450 3400J 1470 4070J 1420 NJ 1420 NJ 1420 5690J
preplace netloc axis_spm_control_0_M_AXIS_ZSMON_tdata 1 7 6 NJ 1490 NJ 1490 4050J 1410 NJ 1410 NJ 1410 5640J
preplace netloc cfg1_1 1 0 11 NJ 1000 NJ 1000 670 920 N 920 NJ 920 2030 1170 2510J 1050 NJ 1050 NJ 1050 4000J 1280 4600
preplace netloc cfg3_to_cfg_dac_axis_data 1 10 3 NJ 1500 NJ 1500 NJ
preplace netloc cfg3_to_cfg_dac_control_data 1 9 1 4010 960n
preplace netloc cfg3_to_gvp_program_vector_data 1 3 8 N 1400 1540 660 N 660 2430 670 N 670 3450 530 4010 530 4470
preplace netloc controller_zservo_enable 1 3 10 1000J 1060 NJ 1060 1990J 1150 2420J 1020 3070J 1330 NJ 1330 3890J 1350 NJ 1350 NJ 1350 5660J
preplace netloc gvp_0_options 1 2 4 680 930 NJ 930 NJ 930 1930
preplace netloc gvp_main_dbg_status 1 5 8 2070J 1200 2560J 1060 NJ 1060 NJ 1060 3950J 1370 NJ 1370 NJ 1370 5650J
preplace netloc gvp_main_gvp_finished 1 5 8 2090J 1280 2570J 1070 NJ 1070 NJ 1070 3930J 1380 NJ 1380 NJ 1380 5630J
preplace netloc gvp_main_gvp_hold 1 5 8 2100J 1300 2580J 1080 NJ 1080 NJ 1080 3960J 1300 4810J 1040 5230J 1080 5670J
preplace netloc gvp_main_store_data 1 5 6 2080J 1270 2540J 1010 NJ 1010 NJ 1010 4020J 1290 4590
preplace netloc xlslice_cfg_dac_axis_Dout 1 10 1 4410J 1060n
preplace netloc xlslice_cfg_dac_mode_Dout 1 10 1 4420J 960n
preplace netloc xlslice_cfg_dac_send_Dout 1 10 1 4400J 1160n
preplace netloc cfg3_to_gvp_setvector_data 1 3 8 N 1240 1530J 600 N 600 2490 500 N 500 3450 490 4070 500 4500
preplace netloc controller_zservo_hold 1 3 10 990 1040 NJ 1040 2000J 1180 2500J 1030 3060J 1210 NJ 1210 3920J 1360 NJ 1360 NJ 1360 5680J
preplace netloc gvp_main_reset_state 1 5 6 2040 480 NJ 480 NJ 480 3410J 500 4060J 520 4490J
preplace netloc S_AXIS_1 1 0 1 NJ 820
preplace netloc S_AXIS_ch5s_1 1 0 9 NJ 190 NJ 190 NJ 190 NJ 190 NJ 190 NJ 190 NJ 190 NJ 190 NJ
preplace netloc S_AXIS_ch9s_DFREQ_1 1 0 11 -20J 40 NJ 40 NJ 40 NJ 40 NJ 40 NJ 40 NJ 40 NJ 40 NJ 40 NJ 40 NJ
preplace netloc S_AXIS_chA_EXEC_1 1 0 11 NJ 20 NJ 20 NJ 20 NJ 20 NJ 20 NJ 20 NJ 20 NJ 20 NJ 20 NJ 20 4660J
preplace netloc S_AXIS_chB_PHASE_1 1 0 11 NJ 50 NJ 50 NJ 50 NJ 50 NJ 50 NJ 50 NJ 50 NJ 50 NJ 50 NJ 50 4650J
preplace netloc S_AXIS_chC_AMPL_1 1 0 11 -10J 70 NJ 70 NJ 70 NJ 70 NJ 70 NJ 70 NJ 70 NJ 70 NJ 70 NJ 70 4640J
preplace netloc S_AXIS_chEs_dFreqCtrl_1 1 0 11 NJ 140 NJ 140 NJ 140 NJ 140 1490J 110 NJ 110 NJ 110 NJ 110 NJ 110 NJ 110 4620J
preplace netloc axis_FIR_0_M_AXIS 1 10 1 4370 180n
preplace netloc axis_FIR_1_M_AXIS 1 2 1 660 900n
preplace netloc axis_bram_stream_srcs_M_AXIS 1 11 2 NJ 320 NJ
preplace netloc axis_py_lockin_0_M_AXIS_SDref 1 5 6 2040 440 NJ 440 NJ 440 3560J 460 NJ 460 4530J
preplace netloc axis_py_lockin_0_M_AXIS_Sref 1 5 1 1960 460n
preplace netloc axis_py_lockin_0_M_AXIS_X 1 5 6 1970J 460 NJ 460 NJ 460 3430J 450 NJ 450 4540
preplace netloc axis_py_lockin_0_M_AXIS_Y 1 5 6 1990J 470 NJ 470 NJ 470 NJ 470 NJ 470 4540
preplace netloc axis_sadd_z_slope_M_AXIS_SUM 1 9 1 3900 600n
preplace netloc axis_splitter_CH0_S16_to_S32_M_AXIS 1 9 1 3970 170n
preplace netloc axis_splitter_CH0_S16_to_S33_M_AXIS 1 1 1 280 810n
preplace netloc axis_splitter_CH1_S16_to_S32_aka_IN2_as_32_M_AXIS2 1 1 10 NJ 830 NJ 830 NJ 830 NJ 830 NJ 830 NJ 830 NJ 830 3530J 690 NJ 690 4380
preplace netloc axis_splitter_U_M_AXIS 1 10 1 4480 240n
preplace netloc axis_splitter_U_M_AXIS2 1 10 1 4430 800n
preplace netloc axis_splitter_X_M_AXIS 1 6 5 NJ 890 3020J 880 NJ 880 NJ 880 4450
preplace netloc axis_splitter_X_M_AXIS2 1 6 1 2400 910n
preplace netloc axis_splitter_Y_M_AXIS 1 6 5 2390J 990 NJ 990 3550J 700 NJ 700 4430
preplace netloc axis_splitter_Y_M_AXIS2 1 6 1 2450 1050n
preplace netloc axis_splitter_Z1_M_AXIS 1 8 3 3410J 1240 NJ 1240 4370
preplace netloc axis_splitter_Z1_M_AXIS2 1 8 1 3460 610n
preplace netloc axis_splitter_ZControlSignalPass_M_AXIS 1 4 7 1440 90 NJ 90 NJ 90 NJ 90 NJ 90 NJ 90 4600J
preplace netloc axis_splitter_ZControlSignalPass_M_AXIS2 1 4 1 N 440
preplace netloc axis_splitter_Z_M_AXIS 1 8 3 3400J 80 NJ 80 4630
preplace netloc axis_splitter_Z_M_AXIS2 1 8 1 N 590
preplace netloc axis_splitter_Zslope1_M_AXIS 1 6 5 NJ 720 3140J 860 NJ 860 3910J 430 4440
preplace netloc axis_splitter_Zslope1_M_AXIS2 1 6 1 2550 740n
preplace netloc axis_splitter_w_slope_M_AXIS 1 10 1 4390 160n
preplace netloc axis_splitter_w_slope_M_AXIS2 1 10 1 4440 610n
preplace netloc axis_spm_control_0_M_AXIS1 1 7 4 NJ 1150 NJ 1150 3990J 1230 4620
preplace netloc axis_spm_control_0_M_AXIS2 1 7 4 NJ 1170 NJ 1170 3980J 1220 4380
preplace netloc axis_spm_control_M_AXIS3 1 7 1 3010 580n
preplace netloc axis_spm_control_M_AXIS4 1 7 3 3050J 870 3570J 850 3920
preplace netloc axis_spm_control_M_AXIS_ZSMON 1 7 4 3040J 490 3430J 480 NJ 480 4510
preplace netloc axis_spm_control_M_AXIS_Z_SLOPE 1 7 1 3120 740n
preplace netloc cfg3_to_cfg_dac_axis_M_AXIS 1 10 1 4820 1180n
preplace netloc controller_zservo_M_AXIS_CONTROL 1 3 4 NJ 990 NJ 990 1970J 1290 2390
preplace netloc controller_zservo_M_AXIS_MON 1 3 1 980 430n
preplace netloc controller_zservo_M_AXIS_PASS 1 3 8 1000J 820 NJ 820 NJ 820 2580J 840 NJ 840 3540J 710 NJ 710 4460
preplace netloc gvp_main_M_AXIS_SRCS 1 5 6 N 1160 2410J 850 NJ 850 3560J 720 NJ 720 4550J
preplace netloc gvp_main_M_AXIS_U 1 5 2 1940 1260 2420J
preplace netloc gvp_main_M_AXIS_X 1 5 1 1980 900n
preplace netloc gvp_main_M_AXIS_Y 1 5 1 2010 1040n
preplace netloc gvp_main_M_AXIS_Z 1 5 2 2020 1220 2410J
preplace netloc gvp_main_M_AXIS_gvp_time 1 5 6 2050 1240 2470J 910 3070J 900 NJ 900 NJ 900 4570J
preplace netloc gvp_main_M_AXIS_index 1 5 6 2060 1250 2460J 900 3030J 890 NJ 890 NJ 890 4580J
preplace netloc dds_compiler_sc_lockin_M_AXIS_DATA 1 4 1 1520 420n
preplace netloc axis_py_lockin_F0_M_AXIS_A2 1 5 4 1930 360 NJ 360 NJ 360 NJ
preplace netloc axis_py_lockin_F0_M_AXIS_i 1 5 6 1980J 430 NJ 430 NJ 430 3570J 440 NJ 440 4520
preplace netloc axis_py_lockin_F0_M_AXIS_SignalOut 1 5 6 1990J 450 NJ 450 NJ 450 3420J 510 NJ 510 4560
preplace netloc cordic_sqrt_M_AXIS_DOUT 1 9 1 3910 310n
preplace netloc axis_biquad_iir_filt_0_M_AXIS 1 10 1 4520 340n
preplace netloc gvp_main_M_AXIS_B 1 5 2 1950J 1230 2480
preplace netloc gvp_main_M_AXIS_A 1 5 2 1960J 1210 2510
preplace netloc axis_spm_control_M_AXIS5 1 4 4 1550 800 2070J 1130 2520J 1090 3000
preplace netloc axis_splitter_CH0_S16_to_S32_aka_IN1_as32_M_AXIS2 1 9 2 3910J 100 4590
preplace netloc axis_py_lockin_F0_M_AXIS_DDSPhaseInc 1 3 3 1080 580 NJ 580 1930
levelinfo -pg 1 -40 150 430 830 1260 1740 2260 2790 3270 3730 4220 5000 5476 5720
pagesize -pg 1 -db -bbox -sgen -240 -20 7180 2790
"
}

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: PS_data_transport
proc create_hier_cell_PS_data_transport { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_PS_data_transport() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:bram_rtl:1.0 BRAM_PORTB

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS_aux

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS1

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS2

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS3

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS4

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS5

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS6

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS7

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS8

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS2

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS3

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS4

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS5

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS6


  # Create pins
  create_bd_pin -dir O McBSP_Frame
  create_bd_pin -dir I -type clk a_clk
  create_bd_pin -dir I -from 1023 -to 0 cfg1
  create_bd_pin -dir I -from 1023 -to 0 cfg0
  create_bd_pin -dir I -from 1023 -to 0 cfg2
  create_bd_pin -dir O -from 31 -to 0 delta_frequency_monitor
  create_bd_pin -dir O enable
  create_bd_pin -dir IO -from 7 -to 0 exp_n_io
  create_bd_pin -dir IO -from 7 -to 0 exp_p_io
  create_bd_pin -dir O -from 31 -to 0 mon_control
  create_bd_pin -dir O -from 31 -to 0 writeposition
  create_bd_pin -dir I -from 2 -to 0 zero_spcp

  # Create instance: PulseFormer
  create_hier_cell_PulseFormer $hier_obj PulseFormer

  # Create instance: controller_dfreq
  create_hier_cell_controller_dfreq $hier_obj controller_dfreq

  # Create instance: blk_mem_gen_pacpll, and set properties
  set blk_mem_gen_pacpll [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_pacpll ]
  set_property -dict [list \
    CONFIG.Algorithm {Minimum_Area} \
    CONFIG.Enable_32bit_Address {false} \
    CONFIG.Enable_B {Use_ENB_Pin} \
    CONFIG.Memory_Type {Simple_Dual_Port_RAM} \
    CONFIG.Operating_Mode_A {NO_CHANGE} \
    CONFIG.Port_B_Clock {100} \
    CONFIG.Port_B_Enable_Rate {100} \
    CONFIG.Read_Width_B {32} \
    CONFIG.Register_PortB_Output_of_Memory_Primitives {true} \
    CONFIG.Use_Byte_Write_Enable {false} \
    CONFIG.Use_RSTB_Pin {false} \
    CONFIG.Write_Depth_A {16384} \
    CONFIG.Write_Width_A {32} \
    CONFIG.Write_Width_B {32} \
    CONFIG.use_bram_block {Stand_Alone} \
  ] $blk_mem_gen_pacpll


  # Create instance: const_zero1, and set properties
  set const_zero1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 const_zero1 ]
  set_property -dict [list \
    CONFIG.CONST_VAL {0} \
    CONFIG.CONST_WIDTH {32} \
  ] $const_zero1


  # Create instance: const_zero, and set properties
  set const_zero [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 const_zero ]
  set_property CONFIG.CONST_VAL {0} $const_zero


  # Create instance: McBSP_io_connect_0, and set properties
  set block_name McBSP_io_connect
  set block_cell_name McBSP_io_connect_0
  if { [catch {set McBSP_io_connect_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $McBSP_io_connect_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: McBSP_controller_0, and set properties
  set block_name McBSP_controller
  set block_cell_name McBSP_controller_0
  if { [catch {set McBSP_controller_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $McBSP_controller_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: cfg18_19_to_transport_auxcenter, and set properties
  set block_name cfg_to_axis
  set block_cell_name cfg18_19_to_transport_auxcenter
  if { [catch {set cfg18_19_to_transport_auxcenter [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $cfg18_19_to_transport_auxcenter eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.DST_WIDTH {48} \
    CONFIG.MAXIS_TDATA_WIDTH {48} \
    CONFIG.SRC_ADDR {18} \
    CONFIG.SRC_BITS {64} \
  ] $cfg18_19_to_transport_auxcenter


  # Create instance: cfg_to_transport_channel_select, and set properties
  set block_name cfg_to_axis
  set block_cell_name cfg_to_transport_channel_select
  if { [catch {set cfg_to_transport_channel_select [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $cfg_to_transport_channel_select eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.DST_WIDTH {32} \
    CONFIG.MAXIS_TDATA_WIDTH {32} \
    CONFIG.SRC_ADDR {9} \
  ] $cfg_to_transport_channel_select


  # Create instance: cfg_to_transport_control, and set properties
  set block_name cfg_to_axis
  set block_cell_name cfg_to_transport_control
  if { [catch {set cfg_to_transport_control [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $cfg_to_transport_control eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.DST_WIDTH {32} \
    CONFIG.MAXIS_TDATA_WIDTH {32} \
    CONFIG.SRC_ADDR {6} \
  ] $cfg_to_transport_control


  # Create instance: cfg_to_transport_decimation, and set properties
  set block_name cfg_to_axis
  set block_cell_name cfg_to_transport_decimation
  if { [catch {set cfg_to_transport_decimation [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $cfg_to_transport_decimation eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.DST_WIDTH {32} \
    CONFIG.MAXIS_TDATA_WIDTH {32} \
    CONFIG.SRC_ADDR {8} \
  ] $cfg_to_transport_decimation


  # Create instance: cfg_to_transport_nsamples, and set properties
  set block_name cfg_to_axis
  set block_cell_name cfg_to_transport_nsamples
  if { [catch {set cfg_to_transport_nsamples [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $cfg_to_transport_nsamples eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.DST_WIDTH {32} \
    CONFIG.MAXIS_TDATA_WIDTH {32} \
    CONFIG.SRC_ADDR {7} \
  ] $cfg_to_transport_nsamples


  # Create instance: axis_bram_push2ch64, and set properties
  set block_name axis_bram_push
  set block_cell_name axis_bram_push2ch64
  if { [catch {set axis_bram_push2ch64 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axis_bram_push2ch64 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.BRAM_ADDR_WIDTH {14} \
    CONFIG.BRAM_DATA_WIDTH {32} \
  ] $axis_bram_push2ch64


  # Create instance: axis_splitter_dFreqCrtl, and set properties
  set block_name axis_splitter
  set block_cell_name axis_splitter_dFreqCrtl
  if { [catch {set axis_splitter_dFreqCrtl [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axis_splitter_dFreqCrtl eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: axis_4s_combine_decimate, and set properties
  set block_name axis_4s_combine
  set block_cell_name axis_4s_combine_decimate
  if { [catch {set axis_4s_combine_decimate [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axis_4s_combine_decimate eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.BRAM_ADDR_WIDTH {15} \
    CONFIG.BRAM_DATA_WIDTH {64} \
    CONFIG.LCK_ENABLE {1} \
  ] $axis_4s_combine_decimate


  # Create instance: axis_constant_0, and set properties
  set axis_constant_0 [ create_bd_cell -type ip -vlnv pavel-demin:user:axis_constant:1.0 axis_constant_0 ]

  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]
  set_property -dict [list \
    CONFIG.CONST_VAL {0} \
    CONFIG.CONST_WIDTH {32} \
  ] $xlconstant_0


  # Create instance: axis_constant_1, and set properties
  set axis_constant_1 [ create_bd_cell -type ip -vlnv pavel-demin:user:axis_constant:1.0 axis_constant_1 ]

  # Create instance: axis_FIR_CH1, and set properties
  set block_name axis_FIR
  set block_cell_name axis_FIR_CH1
  if { [catch {set axis_FIR_CH1 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axis_FIR_CH1 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.FIR_DECI {64} \
    CONFIG.FIR_DECI_L {6} \
  ] $axis_FIR_CH1


  # Create instance: axis_FIR_CH2, and set properties
  set block_name axis_FIR
  set block_cell_name axis_FIR_CH2
  if { [catch {set axis_FIR_CH2 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axis_FIR_CH2 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.FIR_DECI {64} \
    CONFIG.FIR_DECI_L {6} \
  ] $axis_FIR_CH2


  # Create instance: axis_FIR_CH3, and set properties
  set block_name axis_FIR
  set block_cell_name axis_FIR_CH3
  if { [catch {set axis_FIR_CH3 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axis_FIR_CH3 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.FIR_DECI {64} \
    CONFIG.FIR_DECI_L {6} \
  ] $axis_FIR_CH3


  # Create instance: axis_FIR_CH4, and set properties
  set block_name axis_FIR
  set block_cell_name axis_FIR_CH4
  if { [catch {set axis_FIR_CH4 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axis_FIR_CH4 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.FIR_DECI {64} \
    CONFIG.FIR_DECI_L {6} \
  ] $axis_FIR_CH4


  # Create interface connections
  connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins S_AXIS7] [get_bd_intf_pins axis_4s_combine_decimate/S_AXIS7]
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins S_AXIS8] [get_bd_intf_pins axis_4s_combine_decimate/S_AXIS8]
  connect_bd_intf_net -intf_net Conn3 [get_bd_intf_pins S_AXIS6] [get_bd_intf_pins axis_4s_combine_decimate/S_AXIS6]
  connect_bd_intf_net -intf_net PS_Amplitude_Controller_M_AXIS_CONTROL2 [get_bd_intf_pins S_AXIS2] [get_bd_intf_pins axis_4s_combine_decimate/S_AXIS2]
  connect_bd_intf_net -intf_net PS_Amplitude_Controller_M_AXIS_PASS2 [get_bd_intf_pins S_AXIS5] [get_bd_intf_pins axis_4s_combine_decimate/S_AXIS5]
  connect_bd_intf_net -intf_net PS_BRAM_PORTA [get_bd_intf_pins BRAM_PORTB] [get_bd_intf_pins blk_mem_gen_pacpll/BRAM_PORTB]
  connect_bd_intf_net -intf_net PS_Phase_Controller_M_AXIS_CONTROL2 [get_bd_intf_pins S_AXIS3] [get_bd_intf_pins axis_4s_combine_decimate/S_AXIS3]
  connect_bd_intf_net -intf_net PS_Phase_Controller_M_AXIS_PASS2 [get_bd_intf_pins S_AXIS4] [get_bd_intf_pins axis_4s_combine_decimate/S_AXIS4]
  connect_bd_intf_net -intf_net PulseForm_0_M_AXIS [get_bd_intf_pins M_AXIS_aux] [get_bd_intf_pins PulseFormer/M_AXIS]
  connect_bd_intf_net -intf_net axis_4s_combine_decimate_M_AXIS_CH1 [get_bd_intf_pins axis_4s_combine_decimate/M_AXIS_CH1] [get_bd_intf_pins axis_FIR_CH1/S_AXIS]
  connect_bd_intf_net -intf_net axis_4s_combine_decimate_M_AXIS_CH2 [get_bd_intf_pins axis_4s_combine_decimate/M_AXIS_CH2] [get_bd_intf_pins axis_FIR_CH2/S_AXIS]
  connect_bd_intf_net -intf_net axis_4s_combine_decimate_M_AXIS_CH3 [get_bd_intf_pins axis_4s_combine_decimate/M_AXIS_CH3] [get_bd_intf_pins axis_FIR_CH3/S_AXIS]
  connect_bd_intf_net -intf_net axis_4s_combine_decimate_M_AXIS_CH4 [get_bd_intf_pins axis_4s_combine_decimate/M_AXIS_CH4] [get_bd_intf_pins axis_FIR_CH4/S_AXIS]
  connect_bd_intf_net -intf_net axis_4s_combine_decimate_M_AXIS_DFREQ_DEC [get_bd_intf_pins axis_4s_combine_decimate/M_AXIS_DFREQ_DEC] [get_bd_intf_pins McBSP_controller_0/S_AXIS5]
  connect_bd_intf_net -intf_net axis_4s_combine_decimate_M_AXIS_DFREQ_DEC2 [get_bd_intf_pins axis_4s_combine_decimate/M_AXIS_DFREQ_DEC2] [get_bd_intf_pins controller_dfreq/S_AXIS]
  connect_bd_intf_net -intf_net axis_FIR_CH1_M_AXIS [get_bd_intf_pins axis_FIR_CH1/M_AXIS] [get_bd_intf_pins McBSP_controller_0/S_AXIS1]
  connect_bd_intf_net -intf_net axis_FIR_CH1_M_AXIS2 [get_bd_intf_pins M_AXIS2] [get_bd_intf_pins axis_FIR_CH1/M_AXIS2]
  connect_bd_intf_net -intf_net axis_FIR_CH2_M_AXIS [get_bd_intf_pins axis_FIR_CH2/M_AXIS] [get_bd_intf_pins McBSP_controller_0/S_AXIS2]
  connect_bd_intf_net -intf_net axis_FIR_CH2_M_AXIS2 [get_bd_intf_pins M_AXIS3] [get_bd_intf_pins axis_FIR_CH2/M_AXIS2]
  connect_bd_intf_net -intf_net axis_FIR_CH3_M_AXIS [get_bd_intf_pins axis_FIR_CH3/M_AXIS] [get_bd_intf_pins McBSP_controller_0/S_AXIS3]
  connect_bd_intf_net -intf_net axis_FIR_CH3_M_AXIS2 [get_bd_intf_pins M_AXIS4] [get_bd_intf_pins axis_FIR_CH3/M_AXIS2]
  connect_bd_intf_net -intf_net axis_FIR_CH4_M_AXIS [get_bd_intf_pins axis_FIR_CH4/M_AXIS] [get_bd_intf_pins McBSP_controller_0/S_AXIS4]
  connect_bd_intf_net -intf_net axis_FIR_CH4_M_AXIS2 [get_bd_intf_pins M_AXIS5] [get_bd_intf_pins axis_FIR_CH4/M_AXIS2]
  connect_bd_intf_net -intf_net axis_constant_0_M_AXIS [get_bd_intf_pins axis_constant_0/M_AXIS] [get_bd_intf_pins McBSP_controller_0/S_AXIS6]
  connect_bd_intf_net -intf_net axis_constant_1_M_AXIS [get_bd_intf_pins axis_constant_1/M_AXIS] [get_bd_intf_pins McBSP_controller_0/S_AXIS7]
  connect_bd_intf_net -intf_net axis_splitter_0_M_AXIS [get_bd_intf_pins axis_splitter_dFreqCrtl/M_AXIS] [get_bd_intf_pins McBSP_controller_0/S_AXIS8]
  connect_bd_intf_net -intf_net axis_splitter_0_M_AXIS2 [get_bd_intf_pins M_AXIS6] [get_bd_intf_pins axis_splitter_dFreqCrtl/M_AXIS2]
  connect_bd_intf_net -intf_net controller_dfreq_M_AXIS_CONTROL [get_bd_intf_pins controller_dfreq/M_AXIS_CONTROL] [get_bd_intf_pins axis_splitter_dFreqCrtl/S_AXIS]
  connect_bd_intf_net -intf_net controller_dfreq_M_AXIS_CONTROL2 [get_bd_intf_pins axis_4s_combine_decimate/S_AXIS1S] [get_bd_intf_pins controller_dfreq/M_AXIS_CONTROL2]
  connect_bd_intf_net -intf_net lms_phase_amplitude_detector_0_M_AXIS_SIGNAL [get_bd_intf_pins S_AXIS1] [get_bd_intf_pins axis_4s_combine_decimate/S_AXIS1]

  # Create port connections
  connect_bd_net -net McBSP_controller_0_mcbsp_data_clkr [get_bd_pins McBSP_controller_0/mcbsp_data_clkr] [get_bd_pins McBSP_io_connect_0/McBSP_clkr]
  connect_bd_net -net McBSP_controller_0_mcbsp_data_frm [get_bd_pins McBSP_controller_0/mcbsp_data_frm] [get_bd_pins McBSP_io_connect_0/McBSP_frm] [get_bd_pins McBSP_Frame]
  connect_bd_net -net McBSP_controller_0_mcbsp_data_fsx [get_bd_pins McBSP_controller_0/mcbsp_data_fsx] [get_bd_pins McBSP_io_connect_0/McBSP_fsx]
  connect_bd_net -net McBSP_controller_0_mcbsp_data_tx [get_bd_pins McBSP_controller_0/mcbsp_data_tx] [get_bd_pins McBSP_io_connect_0/McBSP_tx]
  connect_bd_net -net McBSP_controller_0_trigger [get_bd_pins McBSP_controller_0/trigger] [get_bd_pins axis_4s_combine_decimate/ext_trigger]
  connect_bd_net -net McBSP_io_connect_0_McBSP_clk [get_bd_pins McBSP_io_connect_0/McBSP_clk] [get_bd_pins McBSP_controller_0/mcbsp_clk]
  connect_bd_net -net McBSP_io_connect_0_McBSP_fs [get_bd_pins McBSP_io_connect_0/McBSP_fs] [get_bd_pins McBSP_controller_0/mcbsp_frame_start]
  connect_bd_net -net McBSP_io_connect_0_McBSP_nrx [get_bd_pins McBSP_io_connect_0/McBSP_nrx] [get_bd_pins McBSP_controller_0/mcbsp_data_nrx]
  connect_bd_net -net McBSP_io_connect_0_McBSP_rx [get_bd_pins McBSP_io_connect_0/McBSP_rx] [get_bd_pins McBSP_controller_0/mcbsp_data_rx]
  connect_bd_net -net Net [get_bd_pins exp_p_io] [get_bd_pins McBSP_io_connect_0/exp_p_io]
  connect_bd_net -net Net1 [get_bd_pins exp_n_io] [get_bd_pins McBSP_io_connect_0/exp_n_io]
  connect_bd_net -net axis_4s_combine_0_BR_ch1s [get_bd_pins axis_4s_combine_decimate/BR_ch1s] [get_bd_pins axis_bram_push2ch64/ch1s]
  connect_bd_net -net axis_4s_combine_0_BR_ch2s [get_bd_pins axis_4s_combine_decimate/BR_ch2s] [get_bd_pins axis_bram_push2ch64/ch2s]
  connect_bd_net -net axis_4s_combine_0_BR_reset [get_bd_pins axis_4s_combine_decimate/BR_reset] [get_bd_pins axis_bram_push2ch64/reset]
  connect_bd_net -net axis_4s_combine_0_bram_porta_addr [get_bd_pins axis_bram_push2ch64/BRAM_PORTA_addr] [get_bd_pins blk_mem_gen_pacpll/addra]
  connect_bd_net -net axis_4s_combine_0_bram_porta_clk [get_bd_pins axis_bram_push2ch64/BRAM_PORTA_clk] [get_bd_pins blk_mem_gen_pacpll/clka]
  connect_bd_net -net axis_4s_combine_0_bram_porta_en [get_bd_pins axis_bram_push2ch64/BRAM_PORTA_en] [get_bd_pins blk_mem_gen_pacpll/ena]
  connect_bd_net -net axis_4s_combine_0_bram_porta_we [get_bd_pins axis_bram_push2ch64/BRAM_PORTA_we] [get_bd_pins blk_mem_gen_pacpll/wea]
  connect_bd_net -net axis_4s_combine_0_bram_porta_wrdata [get_bd_pins axis_bram_push2ch64/BRAM_PORTA_din] [get_bd_pins blk_mem_gen_pacpll/dina]
  connect_bd_net -net axis_4s_combine_0_writeposition [get_bd_pins axis_4s_combine_decimate/writeposition] [get_bd_pins writeposition]
  connect_bd_net -net axis_4s_combine_decimate_BR_next [get_bd_pins axis_4s_combine_decimate/BR_next] [get_bd_pins axis_bram_push2ch64/push_next]
  connect_bd_net -net axis_4s_combine_decimate_FIR_next [get_bd_pins axis_4s_combine_decimate/FIR_next] [get_bd_pins axis_FIR_CH1/next_dv] [get_bd_pins axis_FIR_CH2/next_dv] [get_bd_pins axis_FIR_CH3/next_dv] [get_bd_pins axis_FIR_CH4/next_dv]
  connect_bd_net -net axis_4s_combine_decimate_delta_frequency_monitor [get_bd_pins axis_4s_combine_decimate/delta_frequency_monitor] [get_bd_pins delta_frequency_monitor]
  connect_bd_net -net axis_4s_combine_decimate_pulse_arm_single [get_bd_pins axis_4s_combine_decimate/pulse_arm_single] [get_bd_pins PulseFormer/single_shot]
  connect_bd_net -net axis_4s_combine_decimate_pulse_run [get_bd_pins axis_4s_combine_decimate/pulse_run] [get_bd_pins PulseFormer/run]
  connect_bd_net -net axis_bram_push2ch64_last_write_addr [get_bd_pins axis_bram_push2ch64/last_write_addr] [get_bd_pins axis_4s_combine_decimate/BR_wpos]
  connect_bd_net -net axis_bram_push_0_ready [get_bd_pins axis_bram_push2ch64/ready] [get_bd_pins axis_4s_combine_decimate/BR_ready]
  connect_bd_net -net axis_red_pitaya_adc_0_adc_clk [get_bd_pins a_clk] [get_bd_pins PulseFormer/a_clk] [get_bd_pins controller_dfreq/a_clk] [get_bd_pins McBSP_controller_0/a_clk] [get_bd_pins cfg18_19_to_transport_auxcenter/a_clk] [get_bd_pins cfg_to_transport_channel_select/a_clk] [get_bd_pins cfg_to_transport_control/a_clk] [get_bd_pins cfg_to_transport_decimation/a_clk] [get_bd_pins cfg_to_transport_nsamples/a_clk] [get_bd_pins axis_bram_push2ch64/a2_clk] [get_bd_pins axis_splitter_dFreqCrtl/a_clk] [get_bd_pins axis_4s_combine_decimate/a_clk] [get_bd_pins axis_constant_0/aclk] [get_bd_pins axis_constant_1/aclk] [get_bd_pins axis_FIR_CH1/a_clk] [get_bd_pins axis_FIR_CH2/a_clk] [get_bd_pins axis_FIR_CH3/a_clk] [get_bd_pins axis_FIR_CH4/a_clk]
  connect_bd_net -net cfg18_19_to_transport_auxcenter_data [get_bd_pins cfg18_19_to_transport_auxcenter/data] [get_bd_pins axis_4s_combine_decimate/axis3_center]
  connect_bd_net -net cfg2_1 [get_bd_pins cfg2] [get_bd_pins PulseFormer/cfg2]
  connect_bd_net -net cfg_1 [get_bd_pins cfg0] [get_bd_pins controller_dfreq/cfg1] [get_bd_pins cfg18_19_to_transport_auxcenter/cfg] [get_bd_pins cfg_to_transport_channel_select/cfg] [get_bd_pins cfg_to_transport_control/cfg] [get_bd_pins cfg_to_transport_decimation/cfg] [get_bd_pins cfg_to_transport_nsamples/cfg]
  connect_bd_net -net cfg_2 [get_bd_pins cfg1] [get_bd_pins controller_dfreq/cfg]
  connect_bd_net -net cfg_to_channel_select_data [get_bd_pins cfg_to_transport_channel_select/data] [get_bd_pins axis_4s_combine_decimate/channel_selector]
  connect_bd_net -net cfg_to_transport_channel_select1_data [get_bd_pins cfg_to_transport_nsamples/data] [get_bd_pins axis_4s_combine_decimate/nsamples]
  connect_bd_net -net cfg_to_transport_control_data [get_bd_pins cfg_to_transport_control/data] [get_bd_pins axis_4s_combine_decimate/operation]
  connect_bd_net -net cfg_to_transport_data [get_bd_pins cfg_to_transport_decimation/data] [get_bd_pins axis_4s_combine_decimate/ndecimate]
  connect_bd_net -net const_zero1_dout [get_bd_pins const_zero1/dout] [get_bd_pins controller_dfreq/S_AXIS_reset_tdata]
  connect_bd_net -net const_zero_dout [get_bd_pins const_zero/dout] [get_bd_pins controller_dfreq/control_hold]
  connect_bd_net -net controller_dfreq_enable [get_bd_pins controller_dfreq/enable] [get_bd_pins enable]
  connect_bd_net -net controller_dfreq_mon_control [get_bd_pins controller_dfreq/mon_control] [get_bd_pins mon_control]
  connect_bd_net -net xlconstant_0_dout [get_bd_pins xlconstant_0/dout] [get_bd_pins axis_constant_0/cfg_data] [get_bd_pins axis_constant_1/cfg_data]
  connect_bd_net -net zero_spcp_1 [get_bd_pins zero_spcp] [get_bd_pins PulseFormer/zero_spcp] [get_bd_pins axis_4s_combine_decimate/zero_spcp]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: PS
proc create_hier_cell_PS { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_PS() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:bram_rtl:1.0 BRAM_PORTA_PACPLL

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR

  create_bd_intf_pin -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 FIXED_IO

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS_DMA


  # Create pins
  create_bd_pin -dir O -from 1023 -to 0 cfg_data_reg_0
  create_bd_pin -dir O -from 1023 -to 0 cfg_data_reg_1
  create_bd_pin -dir O -from 1023 -to 0 cfg_data_reg_2
  create_bd_pin -dir O -from 1023 -to 0 cfg_data_reg_3
  create_bd_pin -dir I -from 31 -to 0 gpio_io_0_x1
  create_bd_pin -dir I -from 31 -to 0 gpio_io_0_x2
  create_bd_pin -dir I -from 31 -to 0 gpio_io_1_x3
  create_bd_pin -dir I -from 31 -to 0 gpio_io_1_x4
  create_bd_pin -dir I -from 31 -to 0 gpio_io_2_x5
  create_bd_pin -dir I -from 31 -to 0 gpio_io_2_x6
  create_bd_pin -dir I -from 31 -to 0 gpio_io_3_x7
  create_bd_pin -dir I -from 31 -to 0 gpio_io_3_x8
  create_bd_pin -dir I -from 31 -to 0 gpio_io_4_x9
  create_bd_pin -dir I -from 31 -to 0 gpio_io_4_x10
  create_bd_pin -dir I -from 31 -to 0 gpio_io_5_x11
  create_bd_pin -dir I -from 31 -to 0 gpio_io_5_x12
  create_bd_pin -dir I -from 31 -to 0 gpio_io_7_x15
  create_bd_pin -dir I -from 31 -to 0 gpio_io_7_x16
  create_bd_pin -dir I -from 31 -to 0 gpio_io_8_x17
  create_bd_pin -dir I -from 31 -to 0 gpio_io_8_x18
  create_bd_pin -dir I -from 31 -to 0 gpio_io_6_x13
  create_bd_pin -dir I -from 31 -to 0 gpio_io_6_x14
  create_bd_pin -dir I -from 31 -to 0 gpio_io_9_x19
  create_bd_pin -dir I -from 31 -to 0 gpio2_io_9_x20
  create_bd_pin -dir I -from 31 -to 0 gpio_io_10_x21
  create_bd_pin -dir I -from 31 -to 0 gpio_io_10_x22
  create_bd_pin -dir I -type clk s_axis_aclk
  create_bd_pin -dir I -type rst s_axis_aresetn

  # Create instance: axi_bram_reader_scope, and set properties
  set axi_bram_reader_scope [ create_bd_cell -type ip -vlnv anton-potocnik:user:axi_bram_reader:1.0 axi_bram_reader_scope ]
  set_property -dict [list \
    CONFIG.BRAM_ADDR_WIDTH {14} \
    CONFIG.C_S00_AXI_ADDR_WIDTH {16} \
  ] $axi_bram_reader_scope


  # Create instance: processing_system7_Zynq, and set properties
  set processing_system7_Zynq [ create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_Zynq ]
  set_property -dict [list \
    CONFIG.PCW_ACT_APU_PERIPHERAL_FREQMHZ {666.666687} \
    CONFIG.PCW_ACT_CAN0_PERIPHERAL_FREQMHZ {23.8095} \
    CONFIG.PCW_ACT_CAN1_PERIPHERAL_FREQMHZ {23.8095} \
    CONFIG.PCW_ACT_CAN_PERIPHERAL_FREQMHZ {10.000000} \
    CONFIG.PCW_ACT_DCI_PERIPHERAL_FREQMHZ {10.158730} \
    CONFIG.PCW_ACT_ENET0_PERIPHERAL_FREQMHZ {125.000000} \
    CONFIG.PCW_ACT_ENET1_PERIPHERAL_FREQMHZ {10.000000} \
    CONFIG.PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ {100.000000} \
    CONFIG.PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ {20.000000} \
    CONFIG.PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ {10.000000} \
    CONFIG.PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ {10.000000} \
    CONFIG.PCW_ACT_I2C_PERIPHERAL_FREQMHZ {50} \
    CONFIG.PCW_ACT_PCAP_PERIPHERAL_FREQMHZ {200.000000} \
    CONFIG.PCW_ACT_QSPI_PERIPHERAL_FREQMHZ {125.000000} \
    CONFIG.PCW_ACT_SDIO_PERIPHERAL_FREQMHZ {100.000000} \
    CONFIG.PCW_ACT_SMC_PERIPHERAL_FREQMHZ {10.000000} \
    CONFIG.PCW_ACT_SPI_PERIPHERAL_FREQMHZ {166.666672} \
    CONFIG.PCW_ACT_TPIU_PERIPHERAL_FREQMHZ {200.000000} \
    CONFIG.PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ {111.111115} \
    CONFIG.PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ {111.111115} \
    CONFIG.PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ {111.111115} \
    CONFIG.PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ {111.111115} \
    CONFIG.PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ {111.111115} \
    CONFIG.PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ {111.111115} \
    CONFIG.PCW_ACT_TTC_PERIPHERAL_FREQMHZ {50} \
    CONFIG.PCW_ACT_UART_PERIPHERAL_FREQMHZ {100.000000} \
    CONFIG.PCW_ACT_USB0_PERIPHERAL_FREQMHZ {60} \
    CONFIG.PCW_ACT_USB1_PERIPHERAL_FREQMHZ {60} \
    CONFIG.PCW_ACT_WDT_PERIPHERAL_FREQMHZ {111.111115} \
    CONFIG.PCW_APU_CLK_RATIO_ENABLE {6:2:1} \
    CONFIG.PCW_APU_PERIPHERAL_FREQMHZ {666.666666} \
    CONFIG.PCW_CAN0_PERIPHERAL_CLKSRC {External} \
    CONFIG.PCW_CAN0_PERIPHERAL_ENABLE {0} \
    CONFIG.PCW_CAN1_PERIPHERAL_CLKSRC {External} \
    CONFIG.PCW_CAN1_PERIPHERAL_ENABLE {0} \
    CONFIG.PCW_CAN_PERIPHERAL_CLKSRC {IO PLL} \
    CONFIG.PCW_CAN_PERIPHERAL_VALID {0} \
    CONFIG.PCW_CLK0_FREQ {100000000} \
    CONFIG.PCW_CLK1_FREQ {20000000} \
    CONFIG.PCW_CLK2_FREQ {10000000} \
    CONFIG.PCW_CLK3_FREQ {10000000} \
    CONFIG.PCW_CPU_CPU_6X4X_MAX_RANGE {667} \
    CONFIG.PCW_CPU_PERIPHERAL_CLKSRC {ARM PLL} \
    CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ {33.333333} \
    CONFIG.PCW_DCI_PERIPHERAL_CLKSRC {DDR PLL} \
    CONFIG.PCW_DCI_PERIPHERAL_FREQMHZ {10.159} \
    CONFIG.PCW_DDR_PERIPHERAL_CLKSRC {DDR PLL} \
    CONFIG.PCW_DDR_RAM_BASEADDR {0x00100000} \
    CONFIG.PCW_DDR_RAM_HIGHADDR {0x1FFFFFFF} \
    CONFIG.PCW_DM_WIDTH {4} \
    CONFIG.PCW_DQS_WIDTH {4} \
    CONFIG.PCW_DQ_WIDTH {32} \
    CONFIG.PCW_ENET0_BASEADDR {0xE000B000} \
    CONFIG.PCW_ENET0_ENET0_IO {MIO 16 .. 27} \
    CONFIG.PCW_ENET0_GRP_MDIO_ENABLE {1} \
    CONFIG.PCW_ENET0_GRP_MDIO_IO {EMIO} \
    CONFIG.PCW_ENET0_HIGHADDR {0xE000BFFF} \
    CONFIG.PCW_ENET0_PERIPHERAL_CLKSRC {IO PLL} \
    CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {1} \
    CONFIG.PCW_ENET0_PERIPHERAL_FREQMHZ {1000 Mbps} \
    CONFIG.PCW_ENET0_RESET_ENABLE {0} \
    CONFIG.PCW_ENET1_PERIPHERAL_CLKSRC {IO PLL} \
    CONFIG.PCW_ENET1_PERIPHERAL_ENABLE {0} \
    CONFIG.PCW_ENET_RESET_ENABLE {1} \
    CONFIG.PCW_ENET_RESET_POLARITY {Active Low} \
    CONFIG.PCW_ENET_RESET_SELECT {Share reset pin} \
    CONFIG.PCW_EN_4K_TIMER {0} \
    CONFIG.PCW_EN_CAN0 {0} \
    CONFIG.PCW_EN_CAN1 {0} \
    CONFIG.PCW_EN_CLK0_PORT {1} \
    CONFIG.PCW_EN_CLK1_PORT {1} \
    CONFIG.PCW_EN_CLK2_PORT {0} \
    CONFIG.PCW_EN_CLK3_PORT {0} \
    CONFIG.PCW_EN_CLKTRIG0_PORT {0} \
    CONFIG.PCW_EN_CLKTRIG1_PORT {0} \
    CONFIG.PCW_EN_CLKTRIG2_PORT {0} \
    CONFIG.PCW_EN_CLKTRIG3_PORT {0} \
    CONFIG.PCW_EN_DDR {1} \
    CONFIG.PCW_EN_EMIO_CAN0 {0} \
    CONFIG.PCW_EN_EMIO_CAN1 {0} \
    CONFIG.PCW_EN_EMIO_CD_SDIO0 {0} \
    CONFIG.PCW_EN_EMIO_CD_SDIO1 {0} \
    CONFIG.PCW_EN_EMIO_ENET0 {0} \
    CONFIG.PCW_EN_EMIO_ENET1 {0} \
    CONFIG.PCW_EN_EMIO_GPIO {0} \
    CONFIG.PCW_EN_EMIO_I2C0 {0} \
    CONFIG.PCW_EN_EMIO_I2C1 {0} \
    CONFIG.PCW_EN_EMIO_MODEM_UART0 {0} \
    CONFIG.PCW_EN_EMIO_MODEM_UART1 {0} \
    CONFIG.PCW_EN_EMIO_PJTAG {0} \
    CONFIG.PCW_EN_EMIO_SDIO0 {0} \
    CONFIG.PCW_EN_EMIO_SDIO1 {0} \
    CONFIG.PCW_EN_EMIO_SPI0 {1} \
    CONFIG.PCW_EN_EMIO_SPI1 {0} \
    CONFIG.PCW_EN_EMIO_SRAM_INT {0} \
    CONFIG.PCW_EN_EMIO_TRACE {0} \
    CONFIG.PCW_EN_EMIO_TTC0 {1} \
    CONFIG.PCW_EN_EMIO_TTC1 {0} \
    CONFIG.PCW_EN_EMIO_UART0 {0} \
    CONFIG.PCW_EN_EMIO_UART1 {0} \
    CONFIG.PCW_EN_EMIO_WDT {0} \
    CONFIG.PCW_EN_EMIO_WP_SDIO0 {0} \
    CONFIG.PCW_EN_EMIO_WP_SDIO1 {0} \
    CONFIG.PCW_EN_ENET0 {1} \
    CONFIG.PCW_EN_ENET1 {0} \
    CONFIG.PCW_EN_GPIO {1} \
    CONFIG.PCW_EN_I2C0 {1} \
    CONFIG.PCW_EN_I2C1 {0} \
    CONFIG.PCW_EN_MODEM_UART0 {0} \
    CONFIG.PCW_EN_MODEM_UART1 {0} \
    CONFIG.PCW_EN_PJTAG {0} \
    CONFIG.PCW_EN_PTP_ENET0 {0} \
    CONFIG.PCW_EN_PTP_ENET1 {0} \
    CONFIG.PCW_EN_QSPI {1} \
    CONFIG.PCW_EN_RST0_PORT {1} \
    CONFIG.PCW_EN_RST1_PORT {0} \
    CONFIG.PCW_EN_RST2_PORT {0} \
    CONFIG.PCW_EN_RST3_PORT {0} \
    CONFIG.PCW_EN_SDIO0 {1} \
    CONFIG.PCW_EN_SDIO1 {0} \
    CONFIG.PCW_EN_SMC {0} \
    CONFIG.PCW_EN_SPI0 {1} \
    CONFIG.PCW_EN_SPI1 {1} \
    CONFIG.PCW_EN_TRACE {0} \
    CONFIG.PCW_EN_TTC0 {1} \
    CONFIG.PCW_EN_TTC1 {0} \
    CONFIG.PCW_EN_UART0 {1} \
    CONFIG.PCW_EN_UART1 {1} \
    CONFIG.PCW_EN_USB0 {1} \
    CONFIG.PCW_EN_USB1 {0} \
    CONFIG.PCW_EN_WDT {0} \
    CONFIG.PCW_FCLK0_PERIPHERAL_CLKSRC {IO PLL} \
    CONFIG.PCW_FCLK1_PERIPHERAL_CLKSRC {IO PLL} \
    CONFIG.PCW_FCLK2_PERIPHERAL_CLKSRC {IO PLL} \
    CONFIG.PCW_FCLK3_PERIPHERAL_CLKSRC {IO PLL} \
    CONFIG.PCW_FCLK_CLK0_BUF {TRUE} \
    CONFIG.PCW_FCLK_CLK1_BUF {TRUE} \
    CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100} \
    CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {20} \
    CONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ {50} \
    CONFIG.PCW_FPGA3_PERIPHERAL_FREQMHZ {200} \
    CONFIG.PCW_FPGA_FCLK0_ENABLE {1} \
    CONFIG.PCW_FPGA_FCLK1_ENABLE {1} \
    CONFIG.PCW_GP0_EN_MODIFIABLE_TXN {1} \
    CONFIG.PCW_GP0_NUM_READ_THREADS {4} \
    CONFIG.PCW_GP0_NUM_WRITE_THREADS {4} \
    CONFIG.PCW_GP1_EN_MODIFIABLE_TXN {1} \
    CONFIG.PCW_GP1_NUM_READ_THREADS {4} \
    CONFIG.PCW_GP1_NUM_WRITE_THREADS {4} \
    CONFIG.PCW_GPIO_BASEADDR {0xE000A000} \
    CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {0} \
    CONFIG.PCW_GPIO_HIGHADDR {0xE000AFFF} \
    CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {1} \
    CONFIG.PCW_GPIO_MIO_GPIO_IO {MIO} \
    CONFIG.PCW_GPIO_PERIPHERAL_ENABLE {1} \
    CONFIG.PCW_I2C0_BASEADDR {0xE0004000} \
    CONFIG.PCW_I2C0_GRP_INT_ENABLE {0} \
    CONFIG.PCW_I2C0_HIGHADDR {0xE0004FFF} \
    CONFIG.PCW_I2C0_I2C0_IO {MIO 50 .. 51} \
    CONFIG.PCW_I2C0_PERIPHERAL_ENABLE {1} \
    CONFIG.PCW_I2C0_RESET_ENABLE {0} \
    CONFIG.PCW_I2C1_PERIPHERAL_ENABLE {0} \
    CONFIG.PCW_I2C_PERIPHERAL_FREQMHZ {111.111115} \
    CONFIG.PCW_I2C_RESET_ENABLE {1} \
    CONFIG.PCW_I2C_RESET_POLARITY {Active Low} \
    CONFIG.PCW_I2C_RESET_SELECT {Share reset pin} \
    CONFIG.PCW_IMPORT_BOARD_PRESET {cfg/red_pitaya.xml} \
    CONFIG.PCW_INCLUDE_ACP_TRANS_CHECK {0} \
    CONFIG.PCW_IRQ_F2P_INTR {1} \
    CONFIG.PCW_IRQ_F2P_MODE {DIRECT} \
    CONFIG.PCW_MIO_0_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_0_PULLUP {disabled} \
    CONFIG.PCW_MIO_0_SLEW {slow} \
    CONFIG.PCW_MIO_10_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_10_PULLUP {enabled} \
    CONFIG.PCW_MIO_10_SLEW {slow} \
    CONFIG.PCW_MIO_11_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_11_PULLUP {enabled} \
    CONFIG.PCW_MIO_11_SLEW {slow} \
    CONFIG.PCW_MIO_12_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_12_PULLUP {enabled} \
    CONFIG.PCW_MIO_12_SLEW {slow} \
    CONFIG.PCW_MIO_13_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_13_PULLUP {enabled} \
    CONFIG.PCW_MIO_13_SLEW {slow} \
    CONFIG.PCW_MIO_14_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_14_PULLUP {enabled} \
    CONFIG.PCW_MIO_14_SLEW {slow} \
    CONFIG.PCW_MIO_15_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_15_PULLUP {enabled} \
    CONFIG.PCW_MIO_15_SLEW {slow} \
    CONFIG.PCW_MIO_16_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_16_PULLUP {disabled} \
    CONFIG.PCW_MIO_16_SLEW {fast} \
    CONFIG.PCW_MIO_17_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_17_PULLUP {disabled} \
    CONFIG.PCW_MIO_17_SLEW {fast} \
    CONFIG.PCW_MIO_18_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_18_PULLUP {disabled} \
    CONFIG.PCW_MIO_18_SLEW {fast} \
    CONFIG.PCW_MIO_19_IOTYPE {out} \
    CONFIG.PCW_MIO_19_PULLUP {disabled} \
    CONFIG.PCW_MIO_19_SLEW {fast} \
    CONFIG.PCW_MIO_1_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_1_PULLUP {enabled} \
    CONFIG.PCW_MIO_1_SLEW {slow} \
    CONFIG.PCW_MIO_20_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_20_PULLUP {disabled} \
    CONFIG.PCW_MIO_20_SLEW {fast} \
    CONFIG.PCW_MIO_21_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_21_PULLUP {disabled} \
    CONFIG.PCW_MIO_21_SLEW {fast} \
    CONFIG.PCW_MIO_22_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_22_PULLUP {disabled} \
    CONFIG.PCW_MIO_22_SLEW {fast} \
    CONFIG.PCW_MIO_23_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_23_PULLUP {disabled} \
    CONFIG.PCW_MIO_23_SLEW {fast} \
    CONFIG.PCW_MIO_24_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_24_PULLUP {disabled} \
    CONFIG.PCW_MIO_24_SLEW {fast} \
    CONFIG.PCW_MIO_25_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_25_PULLUP {disabled} \
    CONFIG.PCW_MIO_25_SLEW {fast} \
    CONFIG.PCW_MIO_26_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_26_PULLUP {disabled} \
    CONFIG.PCW_MIO_26_SLEW {fast} \
    CONFIG.PCW_MIO_27_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_27_PULLUP {disabled} \
    CONFIG.PCW_MIO_27_SLEW {fast} \
    CONFIG.PCW_MIO_28_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_28_PULLUP {enabled} \
    CONFIG.PCW_MIO_28_SLEW {fast} \
    CONFIG.PCW_MIO_29_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_29_PULLUP {enabled} \
    CONFIG.PCW_MIO_29_SLEW {fast} \
    CONFIG.PCW_MIO_2_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_2_SLEW {slow} \
    CONFIG.PCW_MIO_30_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_30_PULLUP {enabled} \
    CONFIG.PCW_MIO_30_SLEW {fast} \
    CONFIG.PCW_MIO_31_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_31_PULLUP {enabled} \
    CONFIG.PCW_MIO_31_SLEW {fast} \
    CONFIG.PCW_MIO_32_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_32_PULLUP {enabled} \
    CONFIG.PCW_MIO_32_SLEW {fast} \
    CONFIG.PCW_MIO_33_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_33_PULLUP {enabled} \
    CONFIG.PCW_MIO_33_SLEW {fast} \
    CONFIG.PCW_MIO_34_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_34_PULLUP {enabled} \
    CONFIG.PCW_MIO_34_SLEW {fast} \
    CONFIG.PCW_MIO_35_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_35_PULLUP {enabled} \
    CONFIG.PCW_MIO_35_SLEW {fast} \
    CONFIG.PCW_MIO_36_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_36_PULLUP {enabled} \
    CONFIG.PCW_MIO_36_SLEW {fast} \
    CONFIG.PCW_MIO_37_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_37_PULLUP {enabled} \
    CONFIG.PCW_MIO_37_SLEW {fast} \
    CONFIG.PCW_MIO_38_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_38_PULLUP {enabled} \
    CONFIG.PCW_MIO_38_SLEW {fast} \
    CONFIG.PCW_MIO_39_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_39_PULLUP {enabled} \
    CONFIG.PCW_MIO_39_SLEW {fast} \
    CONFIG.PCW_MIO_3_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_3_SLEW {slow} \
    CONFIG.PCW_MIO_40_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_40_PULLUP {enabled} \
    CONFIG.PCW_MIO_40_SLEW {slow} \
    CONFIG.PCW_MIO_41_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_41_PULLUP {enabled} \
    CONFIG.PCW_MIO_41_SLEW {slow} \
    CONFIG.PCW_MIO_42_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_42_PULLUP {enabled} \
    CONFIG.PCW_MIO_42_SLEW {slow} \
    CONFIG.PCW_MIO_43_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_43_PULLUP {enabled} \
    CONFIG.PCW_MIO_43_SLEW {slow} \
    CONFIG.PCW_MIO_44_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_44_PULLUP {enabled} \
    CONFIG.PCW_MIO_44_SLEW {slow} \
    CONFIG.PCW_MIO_45_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_45_PULLUP {enabled} \
    CONFIG.PCW_MIO_45_SLEW {slow} \
    CONFIG.PCW_MIO_46_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_46_PULLUP {enabled} \
    CONFIG.PCW_MIO_46_SLEW {slow} \
    CONFIG.PCW_MIO_47_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_47_PULLUP {enabled} \
    CONFIG.PCW_MIO_47_SLEW {slow} \
    CONFIG.PCW_MIO_48_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_48_PULLUP {enabled} \
    CONFIG.PCW_MIO_48_SLEW {slow} \
    CONFIG.PCW_MIO_49_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_49_PULLUP {enabled} \
    CONFIG.PCW_MIO_49_SLEW {slow} \
    CONFIG.PCW_MIO_4_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_4_SLEW {slow} \
    CONFIG.PCW_MIO_50_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_50_PULLUP {enabled} \
    CONFIG.PCW_MIO_50_SLEW {slow} \
    CONFIG.PCW_MIO_51_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_51_PULLUP {enabled} \
    CONFIG.PCW_MIO_51_SLEW {slow} \
    CONFIG.PCW_MIO_52_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_52_PULLUP {enabled} \
    CONFIG.PCW_MIO_52_SLEW {slow} \
    CONFIG.PCW_MIO_53_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_53_PULLUP {enabled} \
    CONFIG.PCW_MIO_53_SLEW {slow} \
    CONFIG.PCW_MIO_5_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_5_SLEW {slow} \
    CONFIG.PCW_MIO_6_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_6_SLEW {slow} \
    CONFIG.PCW_MIO_7_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_7_SLEW {slow} \
    CONFIG.PCW_MIO_8_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_8_SLEW {slow} \
    CONFIG.PCW_MIO_9_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_9_PULLUP {enabled} \
    CONFIG.PCW_MIO_9_SLEW {slow} \
    CONFIG.PCW_MIO_PRIMITIVE {54} \
    CONFIG.PCW_MIO_TREE_PERIPHERALS {GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#UART 1#UART 1#SPI 1#SPI 1#SPI 1#SPI 1#UART 0#UART 0#Enet 0#Enet\
0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#USB Reset#GPIO#I2C\
0#I2C 0#GPIO#GPIO} \
    CONFIG.PCW_MIO_TREE_SIGNALS {gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#tx#rx#mosi#miso#sclk#ss[0]#rx#tx#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#cd#wp#reset#gpio[49]#scl#sda#gpio[52]#gpio[53]}\
\
    CONFIG.PCW_M_AXI_GP0_ENABLE_STATIC_REMAP {0} \
    CONFIG.PCW_M_AXI_GP0_ID_WIDTH {12} \
    CONFIG.PCW_M_AXI_GP0_SUPPORT_NARROW_BURST {0} \
    CONFIG.PCW_M_AXI_GP0_THREAD_ID_WIDTH {12} \
    CONFIG.PCW_NAND_CYCLES_T_AR {1} \
    CONFIG.PCW_NAND_CYCLES_T_CLR {1} \
    CONFIG.PCW_NAND_CYCLES_T_RC {11} \
    CONFIG.PCW_NAND_CYCLES_T_REA {1} \
    CONFIG.PCW_NAND_CYCLES_T_RR {1} \
    CONFIG.PCW_NAND_CYCLES_T_WC {11} \
    CONFIG.PCW_NAND_CYCLES_T_WP {1} \
    CONFIG.PCW_NOR_CS0_T_CEOE {1} \
    CONFIG.PCW_NOR_CS0_T_PC {1} \
    CONFIG.PCW_NOR_CS0_T_RC {11} \
    CONFIG.PCW_NOR_CS0_T_TR {1} \
    CONFIG.PCW_NOR_CS0_T_WC {11} \
    CONFIG.PCW_NOR_CS0_T_WP {1} \
    CONFIG.PCW_NOR_CS0_WE_TIME {0} \
    CONFIG.PCW_NOR_CS1_T_CEOE {1} \
    CONFIG.PCW_NOR_CS1_T_PC {1} \
    CONFIG.PCW_NOR_CS1_T_RC {11} \
    CONFIG.PCW_NOR_CS1_T_TR {1} \
    CONFIG.PCW_NOR_CS1_T_WC {11} \
    CONFIG.PCW_NOR_CS1_T_WP {1} \
    CONFIG.PCW_NOR_CS1_WE_TIME {0} \
    CONFIG.PCW_NOR_SRAM_CS0_T_CEOE {1} \
    CONFIG.PCW_NOR_SRAM_CS0_T_PC {1} \
    CONFIG.PCW_NOR_SRAM_CS0_T_RC {11} \
    CONFIG.PCW_NOR_SRAM_CS0_T_TR {1} \
    CONFIG.PCW_NOR_SRAM_CS0_T_WC {11} \
    CONFIG.PCW_NOR_SRAM_CS0_T_WP {1} \
    CONFIG.PCW_NOR_SRAM_CS0_WE_TIME {0} \
    CONFIG.PCW_NOR_SRAM_CS1_T_CEOE {1} \
    CONFIG.PCW_NOR_SRAM_CS1_T_PC {1} \
    CONFIG.PCW_NOR_SRAM_CS1_T_RC {11} \
    CONFIG.PCW_NOR_SRAM_CS1_T_TR {1} \
    CONFIG.PCW_NOR_SRAM_CS1_T_WC {11} \
    CONFIG.PCW_NOR_SRAM_CS1_T_WP {1} \
    CONFIG.PCW_NOR_SRAM_CS1_WE_TIME {0} \
    CONFIG.PCW_OVERRIDE_BASIC_CLOCK {0} \
    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY0 {0.080} \
    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY1 {0.063} \
    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY2 {0.057} \
    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY3 {0.068} \
    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0 {-0.047} \
    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1 {-0.025} \
    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2 {-0.006} \
    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3 {-0.017} \
    CONFIG.PCW_PACKAGE_NAME {clg400} \
    CONFIG.PCW_PCAP_PERIPHERAL_CLKSRC {IO PLL} \
    CONFIG.PCW_PCAP_PERIPHERAL_FREQMHZ {200} \
    CONFIG.PCW_PERIPHERAL_BOARD_PRESET {None} \
    CONFIG.PCW_PJTAG_PERIPHERAL_ENABLE {0} \
    CONFIG.PCW_PLL_BYPASSMODE_ENABLE {0} \
    CONFIG.PCW_PRESET_BANK0_VOLTAGE {LVCMOS 3.3V} \
    CONFIG.PCW_PRESET_BANK1_VOLTAGE {LVCMOS 2.5V} \
    CONFIG.PCW_PS7_SI_REV {PRODUCTION} \
    CONFIG.PCW_QSPI_GRP_FBCLK_ENABLE {0} \
    CONFIG.PCW_QSPI_GRP_IO1_ENABLE {0} \
    CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} \
    CONFIG.PCW_QSPI_GRP_SINGLE_SS_IO {MIO 1 .. 6} \
    CONFIG.PCW_QSPI_GRP_SS1_ENABLE {0} \
    CONFIG.PCW_QSPI_INTERNAL_HIGHADDRESS {0xFCFFFFFF} \
    CONFIG.PCW_QSPI_PERIPHERAL_CLKSRC {IO PLL} \
    CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {1} \
    CONFIG.PCW_QSPI_PERIPHERAL_FREQMHZ {125} \
    CONFIG.PCW_QSPI_QSPI_IO {MIO 1 .. 6} \
    CONFIG.PCW_SD0_GRP_CD_ENABLE {1} \
    CONFIG.PCW_SD0_GRP_CD_IO {MIO 46} \
    CONFIG.PCW_SD0_GRP_POW_ENABLE {0} \
    CONFIG.PCW_SD0_GRP_WP_ENABLE {1} \
    CONFIG.PCW_SD0_GRP_WP_IO {MIO 47} \
    CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1} \
    CONFIG.PCW_SD0_SD0_IO {MIO 40 .. 45} \
    CONFIG.PCW_SD1_PERIPHERAL_ENABLE {0} \
    CONFIG.PCW_SDIO0_BASEADDR {0xE0100000} \
    CONFIG.PCW_SDIO0_HIGHADDR {0xE0100FFF} \
    CONFIG.PCW_SDIO_PERIPHERAL_CLKSRC {IO PLL} \
    CONFIG.PCW_SDIO_PERIPHERAL_FREQMHZ {100} \
    CONFIG.PCW_SDIO_PERIPHERAL_VALID {1} \
    CONFIG.PCW_SINGLE_QSPI_DATA_MODE {x4} \
    CONFIG.PCW_SMC_CYCLE_T0 {NA} \
    CONFIG.PCW_SMC_CYCLE_T1 {NA} \
    CONFIG.PCW_SMC_CYCLE_T2 {NA} \
    CONFIG.PCW_SMC_CYCLE_T3 {NA} \
    CONFIG.PCW_SMC_CYCLE_T4 {NA} \
    CONFIG.PCW_SMC_CYCLE_T5 {NA} \
    CONFIG.PCW_SMC_CYCLE_T6 {NA} \
    CONFIG.PCW_SMC_PERIPHERAL_CLKSRC {IO PLL} \
    CONFIG.PCW_SMC_PERIPHERAL_VALID {0} \
    CONFIG.PCW_SPI0_BASEADDR {0xE0006000} \
    CONFIG.PCW_SPI0_HIGHADDR {0xE0006FFF} \
    CONFIG.PCW_SPI0_PERIPHERAL_ENABLE {1} \
    CONFIG.PCW_SPI0_SPI0_IO {EMIO} \
    CONFIG.PCW_SPI1_BASEADDR {0xE0007000} \
    CONFIG.PCW_SPI1_GRP_SS1_ENABLE {0} \
    CONFIG.PCW_SPI1_GRP_SS2_ENABLE {0} \
    CONFIG.PCW_SPI1_HIGHADDR {0xE0007FFF} \
    CONFIG.PCW_SPI1_PERIPHERAL_ENABLE {1} \
    CONFIG.PCW_SPI1_SPI1_IO {MIO 10 .. 15} \
    CONFIG.PCW_SPI_PERIPHERAL_CLKSRC {IO PLL} \
    CONFIG.PCW_SPI_PERIPHERAL_FREQMHZ {166.666666} \
    CONFIG.PCW_SPI_PERIPHERAL_VALID {1} \
    CONFIG.PCW_S_AXI_HP0_DATA_WIDTH {64} \
    CONFIG.PCW_S_AXI_HP1_DATA_WIDTH {64} \
    CONFIG.PCW_S_AXI_HP2_DATA_WIDTH {64} \
    CONFIG.PCW_S_AXI_HP3_DATA_WIDTH {64} \
    CONFIG.PCW_TPIU_PERIPHERAL_CLKSRC {External} \
    CONFIG.PCW_TRACE_INTERNAL_WIDTH {2} \
    CONFIG.PCW_TRACE_PERIPHERAL_ENABLE {0} \
    CONFIG.PCW_TTC0_BASEADDR {0xE0104000} \
    CONFIG.PCW_TTC0_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \
    CONFIG.PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0 {1} \
    CONFIG.PCW_TTC0_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \
    CONFIG.PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0 {1} \
    CONFIG.PCW_TTC0_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \
    CONFIG.PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0 {1} \
    CONFIG.PCW_TTC0_HIGHADDR {0xE0104fff} \
    CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {1} \
    CONFIG.PCW_TTC0_TTC0_IO {EMIO} \
    CONFIG.PCW_TTC1_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \
    CONFIG.PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0 {1} \
    CONFIG.PCW_TTC1_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \
    CONFIG.PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0 {1} \
    CONFIG.PCW_TTC1_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \
    CONFIG.PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0 {1} \
    CONFIG.PCW_TTC1_PERIPHERAL_ENABLE {0} \
    CONFIG.PCW_TTC_PERIPHERAL_FREQMHZ {50} \
    CONFIG.PCW_UART0_BASEADDR {0xE0000000} \
    CONFIG.PCW_UART0_BAUD_RATE {115200} \
    CONFIG.PCW_UART0_GRP_FULL_ENABLE {0} \
    CONFIG.PCW_UART0_HIGHADDR {0xE0000FFF} \
    CONFIG.PCW_UART0_PERIPHERAL_ENABLE {1} \
    CONFIG.PCW_UART0_UART0_IO {MIO 14 .. 15} \
    CONFIG.PCW_UART1_BASEADDR {0xE0001000} \
    CONFIG.PCW_UART1_BAUD_RATE {115200} \
    CONFIG.PCW_UART1_GRP_FULL_ENABLE {0} \
    CONFIG.PCW_UART1_HIGHADDR {0xE0001FFF} \
    CONFIG.PCW_UART1_PERIPHERAL_ENABLE {1} \
    CONFIG.PCW_UART1_UART1_IO {MIO 8 .. 9} \
    CONFIG.PCW_UART_PERIPHERAL_CLKSRC {IO PLL} \
    CONFIG.PCW_UART_PERIPHERAL_FREQMHZ {100} \
    CONFIG.PCW_UART_PERIPHERAL_VALID {1} \
    CONFIG.PCW_UIPARAM_ACT_DDR_FREQ_MHZ {533.333374} \
    CONFIG.PCW_UIPARAM_DDR_ADV_ENABLE {0} \
    CONFIG.PCW_UIPARAM_DDR_AL {0} \
    CONFIG.PCW_UIPARAM_DDR_BL {8} \
    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY0 {0.25} \
    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY1 {0.25} \
    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY2 {0.25} \
    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY3 {0.25} \
    CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH {16 Bit} \
    CONFIG.PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM {0} \
    CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH {54.563} \
    CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY {160} \
    CONFIG.PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM {0} \
    CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH {54.563} \
    CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY {160} \
    CONFIG.PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM {0} \
    CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH {54.563} \
    CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY {160} \
    CONFIG.PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM {0} \
    CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH {54.563} \
    CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY {160} \
    CONFIG.PCW_UIPARAM_DDR_CLOCK_STOP_EN {0} \
    CONFIG.PCW_UIPARAM_DDR_DQS_0_LENGTH_MM {0} \
    CONFIG.PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH {101.239} \
    CONFIG.PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY {160} \
    CONFIG.PCW_UIPARAM_DDR_DQS_1_LENGTH_MM {0} \
    CONFIG.PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH {79.5025} \
    CONFIG.PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY {160} \
    CONFIG.PCW_UIPARAM_DDR_DQS_2_LENGTH_MM {0} \
    CONFIG.PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH {60.536} \
    CONFIG.PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY {160} \
    CONFIG.PCW_UIPARAM_DDR_DQS_3_LENGTH_MM {0} \
    CONFIG.PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH {71.7715} \
    CONFIG.PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY {160} \
    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 {0.0} \
    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 {0.0} \
    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 {0.0} \
    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 {0.0} \
    CONFIG.PCW_UIPARAM_DDR_DQ_0_LENGTH_MM {0} \
    CONFIG.PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH {104.5365} \
    CONFIG.PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY {160} \
    CONFIG.PCW_UIPARAM_DDR_DQ_1_LENGTH_MM {0} \
    CONFIG.PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH {70.676} \
    CONFIG.PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY {160} \
    CONFIG.PCW_UIPARAM_DDR_DQ_2_LENGTH_MM {0} \
    CONFIG.PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH {59.1615} \
    CONFIG.PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY {160} \
    CONFIG.PCW_UIPARAM_DDR_DQ_3_LENGTH_MM {0} \
    CONFIG.PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH {81.319} \
    CONFIG.PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY {160} \
    CONFIG.PCW_UIPARAM_DDR_ECC {Disabled} \
    CONFIG.PCW_UIPARAM_DDR_ENABLE {1} \
    CONFIG.PCW_UIPARAM_DDR_FREQ_MHZ {533.333333} \
    CONFIG.PCW_UIPARAM_DDR_HIGH_TEMP {Normal (0-85)} \
    CONFIG.PCW_UIPARAM_DDR_MEMORY_TYPE {DDR 3} \
    CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41J256M16 RE-125} \
    CONFIG.PCW_UIPARAM_DDR_TRAIN_DATA_EYE {1} \
    CONFIG.PCW_UIPARAM_DDR_TRAIN_READ_GATE {1} \
    CONFIG.PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL {1} \
    CONFIG.PCW_UIPARAM_DDR_USE_INTERNAL_VREF {0} \
    CONFIG.PCW_UIPARAM_GENERATE_SUMMARY {NA} \
    CONFIG.PCW_USB0_BASEADDR {0xE0102000} \
    CONFIG.PCW_USB0_HIGHADDR {0xE0102fff} \
    CONFIG.PCW_USB0_PERIPHERAL_ENABLE {1} \
    CONFIG.PCW_USB0_RESET_ENABLE {1} \
    CONFIG.PCW_USB0_RESET_IO {MIO 48} \
    CONFIG.PCW_USB0_USB0_IO {MIO 28 .. 39} \
    CONFIG.PCW_USB1_PERIPHERAL_ENABLE {0} \
    CONFIG.PCW_USB_RESET_ENABLE {1} \
    CONFIG.PCW_USB_RESET_POLARITY {Active Low} \
    CONFIG.PCW_USB_RESET_SELECT {Share reset pin} \
    CONFIG.PCW_USE_AXI_FABRIC_IDLE {0} \
    CONFIG.PCW_USE_AXI_NONSECURE {1} \
    CONFIG.PCW_USE_CORESIGHT {0} \
    CONFIG.PCW_USE_CROSS_TRIGGER {0} \
    CONFIG.PCW_USE_CR_FABRIC {1} \
    CONFIG.PCW_USE_DDR_BYPASS {0} \
    CONFIG.PCW_USE_DEBUG {0} \
    CONFIG.PCW_USE_DMA0 {0} \
    CONFIG.PCW_USE_DMA1 {0} \
    CONFIG.PCW_USE_DMA2 {0} \
    CONFIG.PCW_USE_DMA3 {0} \
    CONFIG.PCW_USE_EXPANDED_IOP {0} \
    CONFIG.PCW_USE_FABRIC_INTERRUPT {1} \
    CONFIG.PCW_USE_HIGH_OCM {0} \
    CONFIG.PCW_USE_M_AXI_GP0 {1} \
    CONFIG.PCW_USE_M_AXI_GP1 {1} \
    CONFIG.PCW_USE_PROC_EVENT_BUS {0} \
    CONFIG.PCW_USE_PS_SLCR_REGISTERS {0} \
    CONFIG.PCW_USE_S_AXI_ACP {0} \
    CONFIG.PCW_USE_S_AXI_GP0 {0} \
    CONFIG.PCW_USE_S_AXI_GP1 {0} \
    CONFIG.PCW_USE_S_AXI_HP0 {1} \
    CONFIG.PCW_USE_S_AXI_HP1 {0} \
    CONFIG.PCW_USE_S_AXI_HP2 {0} \
    CONFIG.PCW_USE_S_AXI_HP3 {0} \
    CONFIG.PCW_USE_TRACE {0} \
    CONFIG.PCW_VALUE_SILVERSION {3} \
    CONFIG.PCW_WDT_PERIPHERAL_CLKSRC {CPU_1X} \
    CONFIG.PCW_WDT_PERIPHERAL_DIVISOR0 {1} \
    CONFIG.PCW_WDT_PERIPHERAL_ENABLE {0} \
  ] $processing_system7_Zynq


  # Create instance: rst_ps7_0_125M, and set properties
  set rst_ps7_0_125M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_ps7_0_125M ]

  # Create instance: axi_interconnect_0, and set properties
  set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]
  set_property -dict [list \
    CONFIG.ENABLE_ADVANCED_OPTIONS {0} \
    CONFIG.M06_HAS_DATA_FIFO {0} \
    CONFIG.M13_HAS_DATA_FIFO {0} \
    CONFIG.NUM_MI {16} \
    CONFIG.NUM_SI {2} \
  ] $axi_interconnect_0


  # Create instance: GPIOs
  create_hier_cell_GPIOs $hier_obj GPIOs

  # Create instance: Configurations
  create_hier_cell_Configurations $hier_obj Configurations

  # Create instance: axi_dma_spmc, and set properties
  set axi_dma_spmc [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_spmc ]
  set_property -dict [list \
    CONFIG.c_include_mm2s {0} \
    CONFIG.c_include_s2mm {1} \
    CONFIG.c_include_s2mm_dre {1} \
    CONFIG.c_s2mm_burst_size {32} \
    CONFIG.c_sg_include_stscntrl_strm {0} \
    CONFIG.c_sg_length_width {20} \
  ] $axi_dma_spmc


  # Create instance: axi_mem_intercon, and set properties
  set axi_mem_intercon [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_mem_intercon ]
  set_property -dict [list \
    CONFIG.ENABLE_ADVANCED_OPTIONS {0} \
    CONFIG.NUM_MI {1} \
    CONFIG.NUM_SI {2} \
  ] $axi_mem_intercon


  # Create instance: util_vector_logic_0, and set properties
  set util_vector_logic_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0 ]
  set_property CONFIG.C_SIZE {1} $util_vector_logic_0


  # Create instance: axis_data_fifo_0, and set properties
  set axis_data_fifo_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 axis_data_fifo_0 ]
  set_property -dict [list \
    CONFIG.ACLKEN_CONV_MODE {0} \
    CONFIG.FIFO_DEPTH {512} \
    CONFIG.FIFO_MODE {1} \
    CONFIG.HAS_RD_DATA_COUNT {1} \
    CONFIG.HAS_WR_DATA_COUNT {1} \
    CONFIG.IS_ACLK_ASYNC {1} \
    CONFIG.SYNCHRONIZATION_STAGES {3} \
  ] $axis_data_fifo_0


  # Create interface connections
  connect_bd_intf_net -intf_net S_AXIS_DMA_1 [get_bd_intf_pins S_AXIS_DMA] [get_bd_intf_pins axis_data_fifo_0/S_AXIS]
  connect_bd_intf_net -intf_net axi_bram_reader_0_BRAM_PORTA [get_bd_intf_pins BRAM_PORTA_PACPLL] [get_bd_intf_pins axi_bram_reader_scope/BRAM_PORTA]
  connect_bd_intf_net -intf_net axi_dma_0_M_AXI_S2MM [get_bd_intf_pins axi_dma_spmc/M_AXI_S2MM] [get_bd_intf_pins axi_mem_intercon/S01_AXI]
  connect_bd_intf_net -intf_net axi_dma_spmc_M_AXI_SG [get_bd_intf_pins axi_dma_spmc/M_AXI_SG] [get_bd_intf_pins axi_mem_intercon/S00_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins Configurations/S_AXI] [get_bd_intf_pins axi_interconnect_0/M00_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M01_AXI [get_bd_intf_pins GPIOs/S_AXI3] [get_bd_intf_pins axi_interconnect_0/M01_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M02_AXI [get_bd_intf_pins GPIOs/S_AXI4] [get_bd_intf_pins axi_interconnect_0/M02_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M03_AXI [get_bd_intf_pins GPIOs/S_AXI5] [get_bd_intf_pins axi_interconnect_0/M03_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M04_AXI [get_bd_intf_pins GPIOs/S_AXI6] [get_bd_intf_pins axi_interconnect_0/M04_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M05_AXI [get_bd_intf_pins GPIOs/S_AXI8] [get_bd_intf_pins axi_interconnect_0/M05_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M06_AXI [get_bd_intf_pins axi_bram_reader_scope/S_AXI] [get_bd_intf_pins axi_interconnect_0/M06_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M07_AXI [get_bd_intf_pins GPIOs/S_AXI9] [get_bd_intf_pins axi_interconnect_0/M07_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M08_AXI [get_bd_intf_pins axi_interconnect_0/M08_AXI] [get_bd_intf_pins GPIOs/S_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M09_AXI [get_bd_intf_pins axi_interconnect_0/M09_AXI] [get_bd_intf_pins GPIOs/S_AXI1]
  connect_bd_intf_net -intf_net axi_interconnect_0_M10_AXI [get_bd_intf_pins axi_interconnect_0/M10_AXI] [get_bd_intf_pins GPIOs/S_AXI10]
  connect_bd_intf_net -intf_net axi_interconnect_0_M11_AXI [get_bd_intf_pins axi_interconnect_0/M11_AXI] [get_bd_intf_pins GPIOs/S_AXI2]
  connect_bd_intf_net -intf_net axi_interconnect_0_M12_AXI [get_bd_intf_pins Configurations/S_AXI1] [get_bd_intf_pins axi_interconnect_0/M12_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M13_AXI [get_bd_intf_pins axi_interconnect_0/M13_AXI] [get_bd_intf_pins axi_dma_spmc/S_AXI_LITE]
  connect_bd_intf_net -intf_net axi_interconnect_0_M14_AXI [get_bd_intf_pins axi_interconnect_0/M14_AXI] [get_bd_intf_pins GPIOs/S_AXI7]
  connect_bd_intf_net -intf_net axi_interconnect_0_M15_AXI [get_bd_intf_pins axi_interconnect_0/M15_AXI] [get_bd_intf_pins GPIOs/S_AXI11]
  connect_bd_intf_net -intf_net axi_mem_intercon_M00_AXI [get_bd_intf_pins axi_mem_intercon/M00_AXI] [get_bd_intf_pins processing_system7_Zynq/S_AXI_HP0]
  connect_bd_intf_net -intf_net axis_data_fifo_0_M_AXIS [get_bd_intf_pins axis_data_fifo_0/M_AXIS] [get_bd_intf_pins axi_dma_spmc/S_AXIS_S2MM]
  connect_bd_intf_net -intf_net processing_system7_0_DDR [get_bd_intf_pins DDR] [get_bd_intf_pins processing_system7_Zynq/DDR]
  connect_bd_intf_net -intf_net processing_system7_0_FIXED_IO [get_bd_intf_pins FIXED_IO] [get_bd_intf_pins processing_system7_Zynq/FIXED_IO]
  connect_bd_intf_net -intf_net processing_system7_0_M_AXI_GP0 [get_bd_intf_pins axi_interconnect_0/S00_AXI] [get_bd_intf_pins processing_system7_Zynq/M_AXI_GP0]
  connect_bd_intf_net -intf_net processing_system7_Zynq_M_AXI_GP1 [get_bd_intf_pins processing_system7_Zynq/M_AXI_GP1] [get_bd_intf_pins axi_interconnect_0/S01_AXI]

  # Create port connections
  connect_bd_net -net Net [get_bd_pins processing_system7_Zynq/FCLK_CLK0] [get_bd_pins axi_bram_reader_scope/s00_axi_aclk] [get_bd_pins processing_system7_Zynq/M_AXI_GP0_ACLK] [get_bd_pins rst_ps7_0_125M/slowest_sync_clk] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/M01_ACLK] [get_bd_pins axi_interconnect_0/M02_ACLK] [get_bd_pins axi_interconnect_0/M03_ACLK] [get_bd_pins axi_interconnect_0/M04_ACLK] [get_bd_pins axi_interconnect_0/M05_ACLK] [get_bd_pins axi_interconnect_0/M06_ACLK] [get_bd_pins axi_interconnect_0/M07_ACLK] [get_bd_pins axi_interconnect_0/M08_ACLK] [get_bd_pins axi_interconnect_0/M09_ACLK] [get_bd_pins axi_interconnect_0/M10_ACLK] [get_bd_pins axi_interconnect_0/M11_ACLK] [get_bd_pins axi_interconnect_0/M12_ACLK] [get_bd_pins axi_interconnect_0/M13_ACLK] [get_bd_pins axi_interconnect_0/M14_ACLK] [get_bd_pins processing_system7_Zynq/M_AXI_GP1_ACLK] [get_bd_pins axi_interconnect_0/S01_ACLK] [get_bd_pins GPIOs/s_axi_aclk] [get_bd_pins Configurations/aclk] [get_bd_pins axi_mem_intercon/M00_ACLK] [get_bd_pins axi_mem_intercon/S00_ACLK] [get_bd_pins axi_mem_intercon/ACLK] [get_bd_pins processing_system7_Zynq/S_AXI_HP0_ACLK] [get_bd_pins axi_mem_intercon/S01_ACLK] [get_bd_pins axi_dma_spmc/m_axi_sg_aclk] [get_bd_pins axi_dma_spmc/s_axi_lite_aclk] [get_bd_pins axi_dma_spmc/m_axi_s2mm_aclk] [get_bd_pins axi_interconnect_0/M15_ACLK] [get_bd_pins axis_data_fifo_0/m_axis_aclk]
  connect_bd_net -net axi_dma_spmc_s2mm_introut [get_bd_pins axi_dma_spmc/s2mm_introut] [get_bd_pins processing_system7_Zynq/IRQ_F2P]
  connect_bd_net -net axis_data_fifo_0_axis_wr_data_count [get_bd_pins axis_data_fifo_0/axis_wr_data_count] [get_bd_pins GPIOs/gpio2_io_11_24]
  connect_bd_net -net gpio2_io_i1_1 [get_bd_pins gpio_io_1_x4] [get_bd_pins GPIOs/gpio_io_1_x4]
  connect_bd_net -net gpio2_io_i1_2 [get_bd_pins gpio_io_6_x14] [get_bd_pins GPIOs/gpio_io_6_x14]
  connect_bd_net -net gpio2_io_i3_1 [get_bd_pins gpio_io_3_x8] [get_bd_pins GPIOs/gpio_io_3_x8]
  connect_bd_net -net gpio2_io_i4_1 [get_bd_pins gpio_io_2_x6] [get_bd_pins GPIOs/gpio_io_2_x6]
  connect_bd_net -net gpio2_io_i_1 [get_bd_pins gpio_io_0_x2] [get_bd_pins GPIOs/gpio_io_0_x2]
  connect_bd_net -net gpio2_io_i_2 [get_bd_pins gpio_io_4_x10] [get_bd_pins GPIOs/gpio_io_4_x10]
  connect_bd_net -net gpio2_io_i_4 [get_bd_pins gpio2_io_9_x20] [get_bd_pins GPIOs/gpio2_io_9_x20]
  connect_bd_net -net gpio2_io_i_5 [get_bd_pins gpio_io_7_x16] [get_bd_pins GPIOs/gpio_io_7_x16]
  connect_bd_net -net gpio2_io_i_6 [get_bd_pins gpio_io_8_x18] [get_bd_pins GPIOs/gpio_io_8_x18]
  connect_bd_net -net gpio2_io_i_7 [get_bd_pins gpio_io_10_x22] [get_bd_pins GPIOs/gpio_io_10_x22]
  connect_bd_net -net gpio_io_11_23_1 [get_bd_pins axis_data_fifo_0/axis_rd_data_count] [get_bd_pins GPIOs/gpio_io_11_23]
  connect_bd_net -net gpio_io_5_x12_1 [get_bd_pins gpio_io_5_x12] [get_bd_pins GPIOs/gpio_io_5_x12]
  connect_bd_net -net gpio_io_i1_1 [get_bd_pins gpio_io_1_x3] [get_bd_pins GPIOs/gpio_io_1_x3]
  connect_bd_net -net gpio_io_i1_2 [get_bd_pins gpio_io_7_x15] [get_bd_pins GPIOs/gpio_io_7_x15]
  connect_bd_net -net gpio_io_i1_3 [get_bd_pins gpio_io_8_x17] [get_bd_pins GPIOs/gpio_io_8_x17]
  connect_bd_net -net gpio_io_i3_1 [get_bd_pins gpio_io_3_x7] [get_bd_pins GPIOs/gpio_io_3_x7]
  connect_bd_net -net gpio_io_i4_1 [get_bd_pins gpio_io_2_x5] [get_bd_pins GPIOs/gpio_io_2_x5]
  connect_bd_net -net gpio_io_i_1 [get_bd_pins gpio_io_0_x1] [get_bd_pins GPIOs/gpio_io_0_x1]
  connect_bd_net -net gpio_io_i_2 [get_bd_pins gpio_io_4_x9] [get_bd_pins GPIOs/gpio_io_4_x9]
  connect_bd_net -net gpio_io_i_3 [get_bd_pins gpio_io_5_x11] [get_bd_pins GPIOs/gpio_io_5_x11]
  connect_bd_net -net gpio_io_i_4 [get_bd_pins gpio_io_6_x13] [get_bd_pins GPIOs/gpio_io_6_x13]
  connect_bd_net -net gpio_io_i_5 [get_bd_pins gpio_io_9_x19] [get_bd_pins GPIOs/gpio_io_9_x19]
  connect_bd_net -net gpio_io_i_6 [get_bd_pins gpio_io_10_x21] [get_bd_pins GPIOs/gpio_io_10_x21]
  connect_bd_net -net processing_system7_0_FCLK_RESET0_N [get_bd_pins processing_system7_Zynq/FCLK_RESET0_N] [get_bd_pins rst_ps7_0_125M/ext_reset_in]
  connect_bd_net -net rst_ps7_0_125M_interconnect_aresetn [get_bd_pins rst_ps7_0_125M/interconnect_aresetn] [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_mem_intercon/ARESETN]
  connect_bd_net -net rst_ps7_0_125M_peripheral_aresetn [get_bd_pins rst_ps7_0_125M/peripheral_aresetn] [get_bd_pins axi_bram_reader_scope/s00_axi_aresetn] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins axi_interconnect_0/M02_ARESETN] [get_bd_pins axi_interconnect_0/M03_ARESETN] [get_bd_pins axi_interconnect_0/M04_ARESETN] [get_bd_pins axi_interconnect_0/M05_ARESETN] [get_bd_pins axi_interconnect_0/M06_ARESETN] [get_bd_pins axi_interconnect_0/M07_ARESETN] [get_bd_pins axi_interconnect_0/M08_ARESETN] [get_bd_pins axi_interconnect_0/M09_ARESETN] [get_bd_pins axi_interconnect_0/M10_ARESETN] [get_bd_pins axi_interconnect_0/M11_ARESETN] [get_bd_pins axi_interconnect_0/M12_ARESETN] [get_bd_pins axi_interconnect_0/M13_ARESETN] [get_bd_pins axi_interconnect_0/M14_ARESETN] [get_bd_pins axi_interconnect_0/S01_ARESETN] [get_bd_pins GPIOs/s_axi_aresetn] [get_bd_pins Configurations/aresetn] [get_bd_pins util_vector_logic_0/Op2] [get_bd_pins axi_interconnect_0/M15_ARESETN] [get_bd_pins axi_mem_intercon/S00_ARESETN] [get_bd_pins axi_mem_intercon/M00_ARESETN] [get_bd_pins axi_mem_intercon/S01_ARESETN] [get_bd_pins axi_dma_spmc/axi_resetn]
  connect_bd_net -net s_axis_aclk_1 [get_bd_pins s_axis_aclk] [get_bd_pins axis_data_fifo_0/s_axis_aclk]
  connect_bd_net -net s_axis_aresetn_1 [get_bd_pins s_axis_aresetn] [get_bd_pins util_vector_logic_0/Op1]
  connect_bd_net -net util_vector_logic_0_Res [get_bd_pins util_vector_logic_0/Res] [get_bd_pins axis_data_fifo_0/s_axis_aresetn]
  connect_bd_net -net xlslice_cfg_reg0_Dout [get_bd_pins Configurations/cfg_data_reg_0] [get_bd_pins cfg_data_reg_0]
  connect_bd_net -net xlslice_cfg_reg1_Dout [get_bd_pins Configurations/cfg_data_reg_1] [get_bd_pins cfg_data_reg_1]
  connect_bd_net -net xlslice_cfg_reg2_Dout [get_bd_pins Configurations/cfg_data_reg_2] [get_bd_pins cfg_data_reg_2]
  connect_bd_net -net xlslice_cfg_reg3_Dout [get_bd_pins Configurations/cfg_data_reg_3] [get_bd_pins cfg_data_reg_3]

  # Perform GUI Layout
  regenerate_bd_layout -hierarchy [get_bd_cells /PS] -layout_string {
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.896732",
   "Default View_TopLeft":"-1152,252",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port BRAM_PORTA_PACPLL -pg 1 -lvl 9 -x 4150 -y 600 -defaultsOSRD
preplace port DDR -pg 1 -lvl 9 -x 4150 -y 390 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 9 -x 4150 -y 420 -defaultsOSRD
preplace port S_AXIS_DMA -pg 1 -lvl 0 -x -140 -y 360 -defaultsOSRD
preplace port port-id_s_axis_aclk -pg 1 -lvl 0 -x -140 -y 390 -defaultsOSRD
preplace port port-id_s_axis_aresetn -pg 1 -lvl 0 -x -140 -y 460 -defaultsOSRD
preplace portBus cfg_data_reg_0 -pg 1 -lvl 9 -x 4150 -y 790 -defaultsOSRD
preplace portBus cfg_data_reg_1 -pg 1 -lvl 9 -x 4150 -y 700 -defaultsOSRD
preplace portBus cfg_data_reg_2 -pg 1 -lvl 9 -x 4150 -y 730 -defaultsOSRD
preplace portBus cfg_data_reg_3 -pg 1 -lvl 9 -x 4150 -y 760 -defaultsOSRD
preplace portBus gpio_io_0_x1 -pg 1 -lvl 0 -x -140 -y 1310 -defaultsOSRD
preplace portBus gpio_io_0_x2 -pg 1 -lvl 0 -x -140 -y 1340 -defaultsOSRD
preplace portBus gpio_io_1_x3 -pg 1 -lvl 0 -x -140 -y 1370 -defaultsOSRD
preplace portBus gpio_io_1_x4 -pg 1 -lvl 0 -x -140 -y 1400 -defaultsOSRD
preplace portBus gpio_io_2_x5 -pg 1 -lvl 0 -x -140 -y 1430 -defaultsOSRD
preplace portBus gpio_io_2_x6 -pg 1 -lvl 0 -x -140 -y 1460 -defaultsOSRD
preplace portBus gpio_io_3_x7 -pg 1 -lvl 0 -x -140 -y 1490 -defaultsOSRD
preplace portBus gpio_io_3_x8 -pg 1 -lvl 0 -x -140 -y 1520 -defaultsOSRD
preplace portBus gpio_io_4_x9 -pg 1 -lvl 0 -x -140 -y 1610 -defaultsOSRD
preplace portBus gpio_io_4_x10 -pg 1 -lvl 0 -x -140 -y 1640 -defaultsOSRD
preplace portBus gpio_io_5_x11 -pg 1 -lvl 0 -x -140 -y 1670 -defaultsOSRD
preplace portBus gpio_io_5_x12 -pg 1 -lvl 0 -x -140 -y 1700 -defaultsOSRD
preplace portBus gpio_io_7_x15 -pg 1 -lvl 0 -x -140 -y 1190 -defaultsOSRD
preplace portBus gpio_io_7_x16 -pg 1 -lvl 0 -x -140 -y 1220 -defaultsOSRD
preplace portBus gpio_io_8_x17 -pg 1 -lvl 0 -x -140 -y 1730 -defaultsOSRD
preplace portBus gpio_io_8_x18 -pg 1 -lvl 0 -x -140 -y 1760 -defaultsOSRD
preplace portBus gpio_io_6_x13 -pg 1 -lvl 0 -x -140 -y 1130 -defaultsOSRD
preplace portBus gpio_io_6_x14 -pg 1 -lvl 0 -x -140 -y 1160 -defaultsOSRD
preplace portBus gpio_io_9_x19 -pg 1 -lvl 0 -x -140 -y 1250 -defaultsOSRD
preplace portBus gpio2_io_9_x20 -pg 1 -lvl 0 -x -140 -y 1280 -defaultsOSRD
preplace portBus gpio_io_10_x21 -pg 1 -lvl 0 -x -140 -y 1550 -defaultsOSRD
preplace portBus gpio_io_10_x22 -pg 1 -lvl 0 -x -140 -y 1580 -defaultsOSRD
preplace inst axi_bram_reader_scope -pg 1 -lvl 8 -x 3960 -y 540 -defaultsOSRD
preplace inst processing_system7_Zynq -pg 1 -lvl 6 -x 2750 -y 490 -defaultsOSRD
preplace inst rst_ps7_0_125M -pg 1 -lvl 1 -x 170 -y 650 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 7 -x 3250 -y 860 -defaultsOSRD
preplace inst GPIOs -pg 1 -lvl 8 -x 3960 -y 1230 -defaultsOSRD
preplace inst Configurations -pg 1 -lvl 8 -x 3960 -y 690 -defaultsOSRD
preplace inst axi_dma_spmc -pg 1 -lvl 4 -x 1600 -y 450 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 5 -x 2160 -y 460 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 2 -x 510 -y 470 -defaultsOSRD
preplace inst axis_data_fifo_0 -pg 1 -lvl 3 -x 1030 -y 440 -defaultsOSRD
preplace netloc Net 1 0 8 -120 400 NJ 400 860 350 1420 340 2000 310 2520 310 3090 380 3770
preplace netloc axi_dma_spmc_s2mm_introut 1 4 2 1970 300 2310J
preplace netloc axis_data_fifo_0_axis_wr_data_count 1 3 5 1190J 270 NJ 270 NJ 270 NJ 270 3720
preplace netloc gpio2_io_i1_1 1 0 8 NJ 1400 NJ 1400 NJ 1400 NJ 1400 NJ 1400 NJ 1400 2980J 1390 3780J
preplace netloc gpio2_io_i1_2 1 0 8 NJ 1160 NJ 1160 NJ 1160 NJ 1160 NJ 1160 NJ 1160 3010J 1400 3410J
preplace netloc gpio2_io_i3_1 1 0 8 -70J 1460 NJ 1460 NJ 1460 NJ 1460 NJ 1460 NJ 1460 NJ 1460 3430J
preplace netloc gpio2_io_i4_1 1 0 8 -80J 1470 NJ 1470 NJ 1470 NJ 1470 NJ 1470 NJ 1470 NJ 1470 3810J
preplace netloc gpio2_io_i_1 1 0 8 NJ 1340 NJ 1340 NJ 1340 NJ 1340 NJ 1340 NJ 1340 2980J 1350 3760J
preplace netloc gpio2_io_i_2 1 0 8 -50J 1480 NJ 1480 NJ 1480 NJ 1480 NJ 1480 NJ 1480 NJ 1480 NJ
preplace netloc gpio2_io_i_4 1 0 8 NJ 1280 NJ 1280 NJ 1280 NJ 1280 NJ 1280 NJ 1280 3000J 1340 3730J
preplace netloc gpio2_io_i_5 1 0 8 NJ 1220 NJ 1220 NJ 1220 NJ 1220 NJ 1220 NJ 1220 2990J 1380 3750J
preplace netloc gpio2_io_i_6 1 0 8 -10J 1560 NJ 1560 NJ 1560 NJ 1560 NJ 1560 NJ 1560 NJ 1560 NJ
preplace netloc gpio2_io_i_7 1 0 8 -60J 1450 NJ 1450 NJ 1450 NJ 1450 NJ 1450 NJ 1450 NJ 1450 3820J
preplace netloc gpio_io_11_23_1 1 3 5 1200J 280 NJ 280 NJ 280 NJ 280 3710
preplace netloc gpio_io_5_x12_1 1 0 8 -30J 1520 NJ 1520 NJ 1520 NJ 1520 NJ 1520 NJ 1520 NJ 1520 NJ
preplace netloc gpio_io_i1_1 1 0 8 NJ 1370 NJ 1370 NJ 1370 NJ 1370 NJ 1370 NJ 1370 NJ 1370 3770J
preplace netloc gpio_io_i1_2 1 0 8 NJ 1190 NJ 1190 NJ 1190 NJ 1190 NJ 1190 NJ 1190 3030J 1310 3420J
preplace netloc gpio_io_i1_3 1 0 8 -20J 1540 NJ 1540 NJ 1540 NJ 1540 NJ 1540 NJ 1540 NJ 1540 NJ
preplace netloc gpio_io_i3_1 1 0 8 -110J 1430 NJ 1430 NJ 1430 NJ 1430 NJ 1430 NJ 1430 NJ 1430 3800J
preplace netloc gpio_io_i4_1 1 0 8 -120J 1440 NJ 1440 NJ 1440 NJ 1440 NJ 1440 NJ 1440 NJ 1440 3790J
preplace netloc gpio_io_i_1 1 0 8 NJ 1310 NJ 1310 NJ 1310 NJ 1310 NJ 1310 NJ 1310 3020J 1320 3440J
preplace netloc gpio_io_i_2 1 0 8 -90J 1410 NJ 1410 NJ 1410 NJ 1410 NJ 1410 NJ 1410 NJ 1410 3450J
preplace netloc gpio_io_i_3 1 0 8 -40J 1500 NJ 1500 NJ 1500 NJ 1500 NJ 1500 NJ 1500 NJ 1500 NJ
preplace netloc gpio_io_i_4 1 0 8 NJ 1130 NJ 1130 NJ 1130 NJ 1130 NJ 1130 NJ 1130 3040J 1330 3400J
preplace netloc gpio_io_i_5 1 0 8 -120J 1360 NJ 1360 NJ 1360 NJ 1360 NJ 1360 NJ 1360 NJ 1360 3740J
preplace netloc gpio_io_i_6 1 0 8 -100J 1420 NJ 1420 NJ 1420 NJ 1420 NJ 1420 NJ 1420 NJ 1420 NJ
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 7 -10 550 NJ 550 NJ 550 1190J 610 NJ 610 2320J 670 2980
preplace netloc rst_ps7_0_125M_interconnect_aresetn 1 1 6 NJ 670 NJ 670 NJ 670 2010 680 NJ 680 2990
preplace netloc rst_ps7_0_125M_peripheral_aresetn 1 1 7 360 560 NJ 560 1430 560 1960 290 NJ 290 3100 400 3700
preplace netloc s_axis_aclk_1 1 0 3 NJ 390 NJ 390 660J
preplace netloc s_axis_aresetn_1 1 0 2 NJ 460 NJ
preplace netloc util_vector_logic_0_Res 1 2 1 670 430n
preplace netloc xlslice_cfg_reg0_Dout 1 8 1 4100J 720n
preplace netloc xlslice_cfg_reg1_Dout 1 8 1 4130J 660n
preplace netloc xlslice_cfg_reg2_Dout 1 8 1 4120J 680n
preplace netloc xlslice_cfg_reg3_Dout 1 8 1 4110J 700n
preplace netloc S_AXIS_DMA_1 1 0 3 NJ 360 NJ 360 870J
preplace netloc axi_bram_reader_0_BRAM_PORTA 1 8 1 4130J 540n
preplace netloc axi_dma_0_M_AXI_S2MM 1 4 1 1990 390n
preplace netloc axi_dma_spmc_M_AXI_SG 1 4 1 1980 370n
preplace netloc axi_interconnect_0_M00_AXI 1 7 1 3420 660n
preplace netloc axi_interconnect_0_M01_AXI 1 7 1 3820 730n
preplace netloc axi_interconnect_0_M02_AXI 1 7 1 3810 750n
preplace netloc axi_interconnect_0_M03_AXI 1 7 1 3790 770n
preplace netloc axi_interconnect_0_M04_AXI 1 7 1 3780 790n
preplace netloc axi_interconnect_0_M05_AXI 1 7 1 3480 810n
preplace netloc axi_interconnect_0_M06_AXI 1 7 1 3410 520n
preplace netloc axi_interconnect_0_M07_AXI 1 7 1 3470 850n
preplace netloc axi_interconnect_0_M08_AXI 1 7 1 3420 860n
preplace netloc axi_interconnect_0_M09_AXI 1 7 1 3440 880n
preplace netloc axi_interconnect_0_M10_AXI 1 7 1 3450 910n
preplace netloc axi_interconnect_0_M11_AXI 1 7 1 3440 900n
preplace netloc axi_interconnect_0_M12_AXI 1 7 1 3430 680n
preplace netloc axi_interconnect_0_M13_AXI 1 3 5 1430 260 NJ 260 NJ 260 NJ 260 3400
preplace netloc axi_interconnect_0_M14_AXI 1 7 1 3460 990n
preplace netloc axi_interconnect_0_M15_AXI 1 7 1 3400 1010n
preplace netloc axi_mem_intercon_M00_AXI 1 5 1 N 460
preplace netloc axis_data_fifo_0_M_AXIS 1 3 1 N 420
preplace netloc processing_system7_0_DDR 1 6 3 NJ 390 NJ 390 NJ
preplace netloc processing_system7_0_FIXED_IO 1 6 3 NJ 410 NJ 410 4130J
preplace netloc processing_system7_0_M_AXI_GP0 1 6 1 N 470
preplace netloc processing_system7_Zynq_M_AXI_GP1 1 6 1 N 490
levelinfo -pg 1 -140 170 510 1030 1600 2160 2750 3250 3960 4150
pagesize -pg 1 -db -bbox -sgen -340 0 4810 1970
"
}

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: PAC_PLL
proc create_hier_cell_PAC_PLL { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_PAC_PLL() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS_AC16

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS_ACDC

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS_CONTROL

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS_CONTROL2

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS_CONTROL3

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS_LockInX

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS_LockInY

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS_PASS2

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS_PASS3

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS_S01

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS_SC

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS_SIGNAL

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS_CH1_16

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS_CH0_16


  # Create pins
  create_bd_pin -dir O -from 31 -to 0 M_AXIS_Aout_tdata
  create_bd_pin -dir O -from 31 -to 0 M_AXIS_Bout_tdata
  create_bd_pin -dir I -type clk aclk
  create_bd_pin -dir I -from 1023 -to 0 cfg
  create_bd_pin -dir I -from 1023 -to 0 cfg1
  create_bd_pin -dir O -from 31 -to 0 dbg_m
  create_bd_pin -dir O -from 31 -to 0 dbg_mdc
  create_bd_pin -dir O enable
  create_bd_pin -dir O enable1
  create_bd_pin -dir O -from 31 -to 0 mon_control
  create_bd_pin -dir O -from 31 -to 0 mon_control1
  create_bd_pin -dir O -from 31 -to 0 mon_control_B
  create_bd_pin -dir O -from 31 -to 0 mon_control_lower32
  create_bd_pin -dir O -from 31 -to 0 mon_control_lower33
  create_bd_pin -dir O -from 31 -to 0 mon_signal
  create_bd_pin -dir O -from 31 -to 0 mon_signal1
  create_bd_pin -dir O status_max
  create_bd_pin -dir O status_max1
  create_bd_pin -dir O status_min
  create_bd_pin -dir O status_min1
  create_bd_pin -dir O -from 2 -to 0 zero_spcp

  # Create instance: PS_Amplitude_Controller
  create_hier_cell_PS_Amplitude_Controller $hier_obj PS_Amplitude_Controller

  # Create instance: PS_Phase_Controller
  create_hier_cell_PS_Phase_Controller $hier_obj PS_Phase_Controller

  # Create instance: cfg_select_amplitude_control, and set properties
  set block_name cfg_select
  set block_cell_name cfg_select_amplitude_control
  if { [catch {set cfg_select_amplitude_control [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $cfg_select_amplitude_control eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.CFG_SWBIT {1} \
    CONFIG.SRC_ADDR {3} \
  ] $cfg_select_amplitude_control


  # Create instance: cfg_select_lck_ampl_control, and set properties
  set block_name cfg_select
  set block_cell_name cfg_select_lck_ampl_control
  if { [catch {set cfg_select_lck_ampl_control [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $cfg_select_lck_ampl_control eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.CFG_SWBIT {4} \
    CONFIG.SRC_ADDR {3} \
  ] $cfg_select_lck_ampl_control


  # Create instance: cfg_select_lck_phase_control1, and set properties
  set block_name cfg_select
  set block_cell_name cfg_select_lck_phase_control1
  if { [catch {set cfg_select_lck_phase_control1 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $cfg_select_lck_phase_control1 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.CFG_SWBIT {5} \
    CONFIG.SRC_ADDR {3} \
  ] $cfg_select_lck_phase_control1


  # Create instance: cfg_select_phase_control, and set properties
  set block_name cfg_select
  set block_cell_name cfg_select_phase_control
  if { [catch {set cfg_select_phase_control [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $cfg_select_phase_control eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property CONFIG.SRC_ADDR {3} $cfg_select_phase_control


  # Create instance: dds_compiler_sc_pacpll, and set properties
  set dds_compiler_sc_pacpll [ create_bd_cell -type ip -vlnv xilinx.com:ip:dds_compiler:6.0 dds_compiler_sc_pacpll ]
  set_property -dict [list \
    CONFIG.DATA_Has_TLAST {Not_Required} \
    CONFIG.DDS_Clock_Rate {125} \
    CONFIG.Frequency_Resolution {0.00001} \
    CONFIG.Has_Phase_Out {false} \
    CONFIG.Latency {10} \
    CONFIG.M_DATA_Has_TUSER {Not_Required} \
    CONFIG.Noise_Shaping {Auto} \
    CONFIG.Output_Frequency1 {0} \
    CONFIG.Output_Width {25} \
    CONFIG.PINC1 {0} \
    CONFIG.Phase_Increment {Streaming} \
    CONFIG.Phase_Width {44} \
    CONFIG.Phase_offset {None} \
    CONFIG.S_PHASE_Has_TUSER {Not_Required} \
    CONFIG.Spurious_Free_Dynamic_Range {140} \
  ] $dds_compiler_sc_pacpll


  # Create instance: cordic_atan_xy, and set properties
  set cordic_atan_xy [ create_bd_cell -type ip -vlnv xilinx.com:ip:cordic:6.0 cordic_atan_xy ]
  set_property -dict [list \
    CONFIG.Coarse_Rotation {true} \
    CONFIG.Data_Format {SignedFraction} \
    CONFIG.Functional_Selection {Arc_Tan} \
    CONFIG.Input_Width {28} \
    CONFIG.Output_Width {24} \
    CONFIG.Pipelining_Mode {Optimal} \
    CONFIG.Round_Mode {Nearest_Even} \
  ] $cordic_atan_xy


  # Create instance: cordic_sqrt, and set properties
  set cordic_sqrt [ create_bd_cell -type ip -vlnv xilinx.com:ip:cordic:6.0 cordic_sqrt ]
  set_property -dict [list \
    CONFIG.Coarse_Rotation {false} \
    CONFIG.Data_Format {UnsignedFraction} \
    CONFIG.Functional_Selection {Square_Root} \
    CONFIG.Input_Width {45} \
    CONFIG.Output_Width {24} \
    CONFIG.Pipelining_Mode {Optimal} \
    CONFIG.Round_Mode {Nearest_Even} \
  ] $cordic_sqrt


  # Create instance: cfg_to_axis_Atau, and set properties
  set block_name cfg_to_axis
  set block_cell_name cfg_to_axis_Atau
  if { [catch {set cfg_to_axis_Atau [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $cfg_to_axis_Atau eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property CONFIG.SRC_ADDR {27} $cfg_to_axis_Atau


  # Create instance: cfg_to_axis_dc, and set properties
  set block_name cfg_to_axis
  set block_cell_name cfg_to_axis_dc
  if { [catch {set cfg_to_axis_dc [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $cfg_to_axis_dc eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.DST_WIDTH {32} \
    CONFIG.MAXIS_TDATA_WIDTH {32} \
    CONFIG.SRC_ADDR {5} \
  ] $cfg_to_axis_dc


  # Create instance: cfg_to_axis_dc_tau, and set properties
  set block_name cfg_to_axis
  set block_cell_name cfg_to_axis_dc_tau
  if { [catch {set cfg_to_axis_dc_tau [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $cfg_to_axis_dc_tau eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property CONFIG.SRC_ADDR {28} $cfg_to_axis_dc_tau


  # Create instance: cfg_to_axis_tau, and set properties
  set block_name cfg_to_axis
  set block_cell_name cfg_to_axis_tau
  if { [catch {set cfg_to_axis_tau [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $cfg_to_axis_tau eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.DST_WIDTH {32} \
    CONFIG.MAXIS_TDATA_WIDTH {32} \
    CONFIG.SRC_ADDR {4} \
  ] $cfg_to_axis_tau


  # Create instance: axis_dc_filter_0, and set properties
  set block_name axis_dc_filter
  set block_cell_name axis_dc_filter_0
  if { [catch {set axis_dc_filter_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axis_dc_filter_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: axis_decimator_0, and set properties
  set block_name axis_decimator
  set block_cell_name axis_decimator_0
  if { [catch {set axis_decimator_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axis_decimator_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: axis_splitter_CH0, and set properties
  set block_name axis_splitter
  set block_cell_name axis_splitter_CH0
  if { [catch {set axis_splitter_CH0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axis_splitter_CH0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.MAXIS_TDATA_WIDTH {16} \
    CONFIG.SAXIS_TDATA_WIDTH {16} \
  ] $axis_splitter_CH0


  # Create instance: lms_phase_amplitude_detector_0, and set properties
  set block_name lms_phase_amplitude_detector
  set block_cell_name lms_phase_amplitude_detector_0
  if { [catch {set lms_phase_amplitude_detector_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $lms_phase_amplitude_detector_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.COMPUTE_LOCKIN {0} \
    CONFIG.SC_DATA_WIDTH {25} \
    CONFIG.USE_DUAL_PAC {2} \
  ] $lms_phase_amplitude_detector_0


  # Create interface connections
  connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins axis_decimator_0/M_AXIS_S1] [get_bd_intf_pins M_AXIS_CH1_16]
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins axis_splitter_CH0/M_AXIS2] [get_bd_intf_pins M_AXIS_CH0_16]
  connect_bd_intf_net -intf_net PS_Amplitude_Controller_M_AXIS_CONTROL [get_bd_intf_pins M_AXIS_CONTROL] [get_bd_intf_pins PS_Amplitude_Controller/M_AXIS_CONTROL]
  connect_bd_intf_net -intf_net PS_Amplitude_Controller_M_AXIS_CONTROL2 [get_bd_intf_pins M_AXIS_CONTROL2] [get_bd_intf_pins PS_Amplitude_Controller/M_AXIS_CONTROL2]
  connect_bd_intf_net -intf_net PS_Amplitude_Controller_M_AXIS_PASS [get_bd_intf_pins PS_Amplitude_Controller/M_AXIS_PASS] [get_bd_intf_pins PS_Phase_Controller/S_AXIS_AMPL]
  connect_bd_intf_net -intf_net PS_Amplitude_Controller_M_AXIS_PASS2 [get_bd_intf_pins M_AXIS_PASS2] [get_bd_intf_pins PS_Amplitude_Controller/M_AXIS_PASS2]
  connect_bd_intf_net -intf_net PS_Phase_Controller_M_AXIS_CONTROL [get_bd_intf_pins PS_Phase_Controller/M_AXIS_CONTROL] [get_bd_intf_pins dds_compiler_sc_pacpll/S_AXIS_PHASE]
  connect_bd_intf_net -intf_net PS_Phase_Controller_M_AXIS_CONTROL2 [get_bd_intf_pins M_AXIS_CONTROL3] [get_bd_intf_pins PS_Phase_Controller/M_AXIS_CONTROL2]
  connect_bd_intf_net -intf_net PS_Phase_Controller_M_AXIS_CONTROL3 [get_bd_intf_pins PS_Phase_Controller/M_AXIS_CONTROL3] [get_bd_intf_pins lms_phase_amplitude_detector_0/S_AXIS_DDS_dphi]
  connect_bd_intf_net -intf_net PS_Phase_Controller_M_AXIS_PASS2 [get_bd_intf_pins M_AXIS_PASS3] [get_bd_intf_pins PS_Phase_Controller/M_AXIS_PASS2]
  connect_bd_intf_net -intf_net S_AXIS1_1 [get_bd_intf_pins M_AXIS_S01] [get_bd_intf_pins axis_decimator_0/M_AXIS_S01]
  connect_bd_intf_net -intf_net axis_dc_filter_0_M_AXIS [get_bd_intf_pins axis_dc_filter_0/M_AXIS_AC_LMS] [get_bd_intf_pins lms_phase_amplitude_detector_0/S_AXIS_SIGNAL]
  connect_bd_intf_net -intf_net axis_dc_filter_0_M_AXIS_AC16 [get_bd_intf_pins M_AXIS_AC16] [get_bd_intf_pins axis_dc_filter_0/M_AXIS_AC16]
  connect_bd_intf_net -intf_net axis_dc_filter_0_M_AXIS_ACDC [get_bd_intf_pins M_AXIS_ACDC] [get_bd_intf_pins axis_dc_filter_0/M_AXIS_ACDC]
  connect_bd_intf_net -intf_net axis_decimator_0_M_AXIS_S0 [get_bd_intf_pins axis_decimator_0/M_AXIS_S0] [get_bd_intf_pins axis_splitter_CH0/S_AXIS]
  connect_bd_intf_net -intf_net axis_red_pitaya_adc_0_M_AXIS [get_bd_intf_pins S_AXIS_SIGNAL] [get_bd_intf_pins axis_decimator_0/S_AXIS_SIGNAL]
  connect_bd_intf_net -intf_net axis_splitter_CH0_M_AXIS [get_bd_intf_pins axis_dc_filter_0/S_AXIS] [get_bd_intf_pins axis_splitter_CH0/M_AXIS]
  connect_bd_intf_net -intf_net cordic_atan_xy_M_AXIS_DOUT [get_bd_intf_pins PS_Phase_Controller/S_AXIS] [get_bd_intf_pins cordic_atan_xy/M_AXIS_DOUT]
  connect_bd_intf_net -intf_net cordic_sqrt_M_AXIS_DOUT [get_bd_intf_pins PS_Amplitude_Controller/S_AXIS] [get_bd_intf_pins cordic_sqrt/M_AXIS_DOUT]
  connect_bd_intf_net -intf_net dds_compiler_0_M_AXIS_DATA [get_bd_intf_pins dds_compiler_sc_pacpll/M_AXIS_DATA] [get_bd_intf_pins lms_phase_amplitude_detector_0/S_AXIS_SC]
  connect_bd_intf_net -intf_net lms_phase_amplitude_detector_0_M_AXIS_AM2 [get_bd_intf_pins cordic_sqrt/S_AXIS_CARTESIAN] [get_bd_intf_pins lms_phase_amplitude_detector_0/M_AXIS_AM2]
  connect_bd_intf_net -intf_net lms_phase_amplitude_detector_0_M_AXIS_LockInX [get_bd_intf_pins M_AXIS_LockInX] [get_bd_intf_pins lms_phase_amplitude_detector_0/M_AXIS_LockInX]
  connect_bd_intf_net -intf_net lms_phase_amplitude_detector_0_M_AXIS_LockInY [get_bd_intf_pins M_AXIS_LockInY] [get_bd_intf_pins lms_phase_amplitude_detector_0/M_AXIS_LockInY]
  connect_bd_intf_net -intf_net lms_phase_amplitude_detector_0_M_AXIS_SC [get_bd_intf_pins M_AXIS_SC] [get_bd_intf_pins lms_phase_amplitude_detector_0/M_AXIS_SC]
  connect_bd_intf_net -intf_net lms_phase_amplitude_detector_0_M_AXIS_XY [get_bd_intf_pins cordic_atan_xy/S_AXIS_CARTESIAN] [get_bd_intf_pins lms_phase_amplitude_detector_0/M_AXIS_XY]

  # Create port connections
  connect_bd_net -net PS_Amplitude_Controller_mon_control_lower32 [get_bd_pins PS_Amplitude_Controller/mon_control_lower32] [get_bd_pins mon_control_lower32]
  connect_bd_net -net PS_Amplitude_Controller_status_max [get_bd_pins PS_Amplitude_Controller/status_max] [get_bd_pins status_max]
  connect_bd_net -net PS_Amplitude_Controller_status_min [get_bd_pins PS_Amplitude_Controller/status_min] [get_bd_pins status_min]
  connect_bd_net -net PS_Dout [get_bd_pins cfg1] [get_bd_pins PS_Phase_Controller/cfg1]
  connect_bd_net -net PS_Phase_Controller_mon_control_B [get_bd_pins PS_Phase_Controller/mon_control_B] [get_bd_pins mon_control_B]
  connect_bd_net -net PS_Phase_Controller_status_max [get_bd_pins PS_Phase_Controller/status_max] [get_bd_pins status_max1]
  connect_bd_net -net PS_Phase_Controller_status_min [get_bd_pins PS_Phase_Controller/status_min] [get_bd_pins status_min1]
  connect_bd_net -net PS_cfg_data [get_bd_pins cfg] [get_bd_pins PS_Amplitude_Controller/cfg] [get_bd_pins PS_Phase_Controller/cfg] [get_bd_pins cfg_select_amplitude_control/cfg] [get_bd_pins cfg_select_lck_ampl_control/cfg] [get_bd_pins cfg_select_lck_phase_control1/cfg] [get_bd_pins cfg_select_phase_control/cfg] [get_bd_pins cfg_to_axis_Atau/cfg] [get_bd_pins cfg_to_axis_dc/cfg] [get_bd_pins cfg_to_axis_dc_tau/cfg] [get_bd_pins cfg_to_axis_tau/cfg]
  connect_bd_net -net amplitude_controller_mon_signal [get_bd_pins PS_Amplitude_Controller/mon_signal] [get_bd_pins mon_signal]
  connect_bd_net -net axis_dc_filter_0_dbg_m [get_bd_pins axis_dc_filter_0/dbg_m] [get_bd_pins dbg_m]
  connect_bd_net -net axis_dc_filter_0_dbg_mdc [get_bd_pins axis_dc_filter_0/dbg_mdc] [get_bd_pins dbg_mdc]
  connect_bd_net -net axis_red_pitaya_adc_0_adc_clk1 [get_bd_pins aclk] [get_bd_pins PS_Amplitude_Controller/aclk] [get_bd_pins PS_Phase_Controller/aclk] [get_bd_pins dds_compiler_sc_pacpll/aclk] [get_bd_pins cordic_atan_xy/aclk] [get_bd_pins cordic_sqrt/aclk] [get_bd_pins cfg_to_axis_Atau/a_clk] [get_bd_pins cfg_to_axis_dc/a_clk] [get_bd_pins cfg_to_axis_dc_tau/a_clk] [get_bd_pins cfg_to_axis_tau/a_clk] [get_bd_pins axis_dc_filter_0/aclk] [get_bd_pins axis_decimator_0/adc_clk] [get_bd_pins axis_decimator_0/aclk] [get_bd_pins axis_splitter_CH0/a_clk] [get_bd_pins lms_phase_amplitude_detector_0/aclk]
  connect_bd_net -net cfg_axis_phaseinc_status [get_bd_pins cfg_select_phase_control/status] [get_bd_pins enable] [get_bd_pins PS_Phase_Controller/enable]
  connect_bd_net -net cfg_axis_volume_status [get_bd_pins cfg_select_amplitude_control/status] [get_bd_pins enable1] [get_bd_pins PS_Amplitude_Controller/enable]
  connect_bd_net -net cfg_select_lck_ampl_control_status [get_bd_pins cfg_select_lck_ampl_control/status] [get_bd_pins lms_phase_amplitude_detector_0/lck_ampl]
  connect_bd_net -net cfg_select_lck_phase_control1_status [get_bd_pins cfg_select_lck_phase_control1/status] [get_bd_pins lms_phase_amplitude_detector_0/lck_phase]
  connect_bd_net -net cfg_to_axis_Atau_M_AXIS_tdata [get_bd_pins cfg_to_axis_Atau/M_AXIS_tdata] [get_bd_pins lms_phase_amplitude_detector_0/Atau]
  connect_bd_net -net cfg_to_axis_dc_M_AXIS_tdata [get_bd_pins cfg_to_axis_dc/M_AXIS_tdata] [get_bd_pins axis_dc_filter_0/dc]
  connect_bd_net -net cfg_to_axis_dc_tau_M_AXIS_tdata [get_bd_pins cfg_to_axis_dc_tau/M_AXIS_tdata] [get_bd_pins axis_dc_filter_0/dc_tau]
  connect_bd_net -net cfg_to_axis_tau_M_AXIS_tdata [get_bd_pins cfg_to_axis_tau/M_AXIS_tdata] [get_bd_pins lms_phase_amplitude_detector_0/tau]
  connect_bd_net -net gpio2_io_i_1 [get_bd_pins PS_Phase_Controller/mon_signal] [get_bd_pins mon_signal1]
  connect_bd_net -net gpio_io_3_x7_1 [get_bd_pins PS_Amplitude_Controller/mon_control] [get_bd_pins mon_control]
  connect_bd_net -net gpio_io_3_x8_1 [get_bd_pins PS_Phase_Controller/mon_control] [get_bd_pins mon_control1]
  connect_bd_net -net gpio_io_4_x9_1 [get_bd_pins PS_Phase_Controller/mon_control_lower32] [get_bd_pins mon_control_lower33]
  connect_bd_net -net lms_phase_amplitude_detector_0_dbg_lckX [get_bd_pins lms_phase_amplitude_detector_0/M_AXIS_Aout_tdata] [get_bd_pins M_AXIS_Aout_tdata]
  connect_bd_net -net lms_phase_amplitude_detector_0_dbg_lckY [get_bd_pins lms_phase_amplitude_detector_0/M_AXIS_Bout_tdata] [get_bd_pins M_AXIS_Bout_tdata]
  connect_bd_net -net lms_phase_amplitude_detector_0_sc_zero_x [get_bd_pins lms_phase_amplitude_detector_0/sc_zero_x] [get_bd_pins axis_dc_filter_0/sc_zero]
  connect_bd_net -net lms_phase_amplitude_detector_0_zero_spcp [get_bd_pins lms_phase_amplitude_detector_0/zero_spcp] [get_bd_pins zero_spcp]

  # Perform GUI Layout
  regenerate_bd_layout -hierarchy [get_bd_cells /PAC_PLL] -layout_string {
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-1488,3",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port M_AXIS_AC16 -pg 1 -lvl 4 -x 2410 -y 220 -defaultsOSRD
preplace port M_AXIS_ACDC -pg 1 -lvl 4 -x 2410 -y 250 -defaultsOSRD
preplace port M_AXIS_CONTROL -pg 1 -lvl 4 -x 2410 -y 1360 -defaultsOSRD
preplace port M_AXIS_CONTROL2 -pg 1 -lvl 4 -x 2410 -y 1390 -defaultsOSRD
preplace port M_AXIS_CONTROL3 -pg 1 -lvl 4 -x 2410 -y 910 -defaultsOSRD
preplace port M_AXIS_LockInX -pg 1 -lvl 4 -x 2410 -y 660 -defaultsOSRD
preplace port M_AXIS_LockInY -pg 1 -lvl 4 -x 2410 -y 690 -defaultsOSRD
preplace port M_AXIS_PASS2 -pg 1 -lvl 4 -x 2410 -y 1420 -defaultsOSRD
preplace port M_AXIS_PASS3 -pg 1 -lvl 4 -x 2410 -y 1120 -defaultsOSRD
preplace port M_AXIS_S01 -pg 1 -lvl 4 -x 2410 -y 990 -defaultsOSRD
preplace port M_AXIS_SC -pg 1 -lvl 4 -x 2410 -y 720 -defaultsOSRD
preplace port S_AXIS_SIGNAL -pg 1 -lvl 0 -x -10 -y 1030 -defaultsOSRD
preplace port M_AXIS_CH1_16 -pg 1 -lvl 4 -x 2410 -y 1020 -defaultsOSRD
preplace port M_AXIS_CH0_16 -pg 1 -lvl 4 -x 2410 -y 80 -defaultsOSRD
preplace port port-id_aclk -pg 1 -lvl 0 -x -10 -y 290 -defaultsOSRD
preplace port port-id_enable -pg 1 -lvl 4 -x 2410 -y 1330 -defaultsOSRD
preplace port port-id_enable1 -pg 1 -lvl 4 -x 2410 -y 1670 -defaultsOSRD
preplace port port-id_status_max -pg 1 -lvl 4 -x 2410 -y 1540 -defaultsOSRD
preplace port port-id_status_max1 -pg 1 -lvl 4 -x 2410 -y 1270 -defaultsOSRD
preplace port port-id_status_min -pg 1 -lvl 4 -x 2410 -y 1570 -defaultsOSRD
preplace port port-id_status_min1 -pg 1 -lvl 4 -x 2410 -y 1300 -defaultsOSRD
preplace portBus M_AXIS_Aout_tdata -pg 1 -lvl 4 -x 2410 -y 600 -defaultsOSRD
preplace portBus M_AXIS_Bout_tdata -pg 1 -lvl 4 -x 2410 -y 630 -defaultsOSRD
preplace portBus cfg -pg 1 -lvl 0 -x -10 -y 320 -defaultsOSRD
preplace portBus cfg1 -pg 1 -lvl 0 -x -10 -y 1190 -defaultsOSRD
preplace portBus dbg_m -pg 1 -lvl 4 -x 2410 -y 280 -defaultsOSRD
preplace portBus dbg_mdc -pg 1 -lvl 4 -x 2410 -y 310 -defaultsOSRD
preplace portBus mon_control -pg 1 -lvl 4 -x 2410 -y 1450 -defaultsOSRD
preplace portBus mon_control1 -pg 1 -lvl 4 -x 2410 -y 1150 -defaultsOSRD
preplace portBus mon_control_B -pg 1 -lvl 4 -x 2410 -y 1180 -defaultsOSRD
preplace portBus mon_control_lower32 -pg 1 -lvl 4 -x 2410 -y 1480 -defaultsOSRD
preplace portBus mon_control_lower33 -pg 1 -lvl 4 -x 2410 -y 1210 -defaultsOSRD
preplace portBus mon_signal -pg 1 -lvl 4 -x 2410 -y 1510 -defaultsOSRD
preplace portBus mon_signal1 -pg 1 -lvl 4 -x 2410 -y 1240 -defaultsOSRD
preplace portBus zero_spcp -pg 1 -lvl 4 -x 2410 -y 830 -defaultsOSRD
preplace inst PS_Amplitude_Controller -pg 1 -lvl 3 -x 2150 -y 1440 -defaultsOSRD
preplace inst PS_Phase_Controller -pg 1 -lvl 2 -x 670 -y 1162 -defaultsOSRD
preplace inst cfg_select_amplitude_control -pg 1 -lvl 2 -x 670 -y 2524 -defaultsOSRD
preplace inst cfg_select_lck_ampl_control -pg 1 -lvl 2 -x 670 -y 830 -defaultsOSRD
preplace inst cfg_select_lck_phase_control1 -pg 1 -lvl 2 -x 670 -y 2410 -defaultsOSRD
preplace inst cfg_select_phase_control -pg 1 -lvl 3 -x 2150 -y 1610 -defaultsOSRD
preplace inst dds_compiler_sc_pacpll -pg 1 -lvl 2 -x 670 -y 440 -defaultsOSRD
preplace inst cordic_atan_xy -pg 1 -lvl 1 -x 190 -y 960 -defaultsOSRD
preplace inst cordic_sqrt -pg 1 -lvl 2 -x 670 -y 560 -defaultsOSRD
preplace inst cfg_to_axis_Atau -pg 1 -lvl 2 -x 670 -y 2284 -defaultsOSRD
preplace inst cfg_to_axis_dc -pg 1 -lvl 1 -x 190 -y 300 -defaultsOSRD
preplace inst cfg_to_axis_dc_tau -pg 1 -lvl 1 -x 190 -y 460 -defaultsOSRD
preplace inst cfg_to_axis_tau -pg 1 -lvl 2 -x 670 -y 710 -defaultsOSRD
preplace inst axis_dc_filter_0 -pg 1 -lvl 2 -x 670 -y 260 -defaultsOSRD
preplace inst axis_decimator_0 -pg 1 -lvl 3 -x 2150 -y 990 -defaultsOSRD
preplace inst axis_splitter_CH0 -pg 1 -lvl 2 -x 670 -y 80 -defaultsOSRD
preplace inst lms_phase_amplitude_detector_0 -pg 1 -lvl 3 -x 2150 -y 700 -defaultsOSRD
preplace netloc PS_Amplitude_Controller_mon_control_lower32 1 3 1 2390J 1460n
preplace netloc PS_Amplitude_Controller_status_max 1 3 1 2360J 1500n
preplace netloc PS_Amplitude_Controller_status_min 1 3 1 2350J 1520n
preplace netloc PS_Dout 1 0 2 NJ 1190 350J
preplace netloc PS_Phase_Controller_mon_control_B 1 2 2 1950J 1180 NJ
preplace netloc PS_Phase_Controller_status_max 1 2 2 850J 1270 NJ
preplace netloc PS_Phase_Controller_status_min 1 2 2 NJ 1282 2390J
preplace netloc PS_cfg_data 1 0 3 30 380 450 1450 1870
preplace netloc amplitude_controller_mon_signal 1 3 1 2370J 1480n
preplace netloc axis_dc_filter_0_dbg_m 1 2 2 NJ 280 NJ
preplace netloc axis_dc_filter_0_dbg_mdc 1 2 2 NJ 300 2360J
preplace netloc axis_red_pitaya_adc_0_adc_clk1 1 0 3 20 220 470 910 840
preplace netloc cfg_axis_phaseinc_status 1 1 3 500 1330 1950J 1300 2380
preplace netloc cfg_axis_volume_status 1 2 2 1950 1670 NJ
preplace netloc cfg_select_lck_ampl_control_status 1 2 1 870J 750n
preplace netloc cfg_select_lck_phase_control1_status 1 2 1 1940 770n
preplace netloc cfg_to_axis_Atau_M_AXIS_tdata 1 2 1 1920 730n
preplace netloc cfg_to_axis_dc_M_AXIS_tdata 1 1 1 N 300
preplace netloc cfg_to_axis_dc_tau_M_AXIS_tdata 1 1 1 460 280n
preplace netloc cfg_to_axis_tau_M_AXIS_tdata 1 2 1 N 710
preplace netloc gpio2_io_i_1 1 2 2 1950J 1240 NJ
preplace netloc gpio_io_3_x7_1 1 3 1 2390J 1440n
preplace netloc gpio_io_3_x8_1 1 2 2 1930J 1150 NJ
preplace netloc gpio_io_4_x9_1 1 2 2 NJ 1202 2390J
preplace netloc lms_phase_amplitude_detector_0_dbg_lckX 1 3 1 2390J 600n
preplace netloc lms_phase_amplitude_detector_0_dbg_lckY 1 3 1 2390J 630n
preplace netloc lms_phase_amplitude_detector_0_sc_zero_x 1 1 3 480 370 NJ 370 2370
preplace netloc lms_phase_amplitude_detector_0_zero_spcp 1 3 1 NJ 830
preplace netloc Conn1 1 3 1 2390J 1010n
preplace netloc Conn2 1 2 2 NJ 80 NJ
preplace netloc PS_Amplitude_Controller_M_AXIS_CONTROL 1 3 1 NJ 1360
preplace netloc PS_Amplitude_Controller_M_AXIS_CONTROL2 1 3 1 2390J 1380n
preplace netloc PS_Amplitude_Controller_M_AXIS_PASS 1 1 3 500 900 NJ 900 2360
preplace netloc PS_Amplitude_Controller_M_AXIS_PASS2 1 3 1 NJ 1420
preplace netloc PS_Phase_Controller_M_AXIS_CONTROL 1 1 2 490 980 850
preplace netloc PS_Phase_Controller_M_AXIS_CONTROL2 1 2 2 870J 910 NJ
preplace netloc PS_Phase_Controller_M_AXIS_CONTROL3 1 2 1 860 630n
preplace netloc PS_Phase_Controller_M_AXIS_PASS2 1 2 2 890J 1120 NJ
preplace netloc S_AXIS1_1 1 3 1 NJ 990
preplace netloc axis_dc_filter_0_M_AXIS 1 2 1 920 260n
preplace netloc axis_dc_filter_0_M_AXIS_AC16 1 2 2 NJ 220 NJ
preplace netloc axis_dc_filter_0_M_AXIS_ACDC 1 2 2 NJ 240 2360J
preplace netloc axis_decimator_0_M_AXIS_S0 1 1 3 490 360 NJ 360 2380
preplace netloc axis_red_pitaya_adc_0_M_AXIS 1 0 3 NJ 1030 480J 970 NJ
preplace netloc axis_splitter_CH0_M_AXIS 1 1 2 500 160 840
preplace netloc cordic_atan_xy_M_AXIS_DOUT 1 1 1 460 960n
preplace netloc cordic_sqrt_M_AXIS_DOUT 1 2 1 880 560n
preplace netloc dds_compiler_0_M_AXIS_DATA 1 2 1 900 440n
preplace netloc lms_phase_amplitude_detector_0_M_AXIS_AM2 1 1 3 500 630 840J 510 2360
preplace netloc lms_phase_amplitude_detector_0_M_AXIS_LockInX 1 3 1 2390J 660n
preplace netloc lms_phase_amplitude_detector_0_M_AXIS_LockInY 1 3 1 NJ 690
preplace netloc lms_phase_amplitude_detector_0_M_AXIS_SC 1 3 1 2390J 710n
preplace netloc lms_phase_amplitude_detector_0_M_AXIS_XY 1 0 4 30 890 NJ 890 NJ 890 2360
levelinfo -pg 1 -10 190 670 2150 2410
pagesize -pg 1 -db -bbox -sgen -170 0 2650 2590
"
}

  # Restore current instance
  current_bd_instance $oldCurInst
}
  variable script_folder

  if { $parentCell eq "" } {
     set parentCell [get_bd_cells /]
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj


  # Create interface ports
  set DDR [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR ]

  set FIXED_IO [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 FIXED_IO ]

  set Vaux0 [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_analog_io_rtl:1.0 Vaux0 ]

  set Vaux1 [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_analog_io_rtl:1.0 Vaux1 ]

  set Vaux8 [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_analog_io_rtl:1.0 Vaux8 ]

  set Vaux9 [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_analog_io_rtl:1.0 Vaux9 ]

  set Vp_Vn [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_analog_io_rtl:1.0 Vp_Vn ]

  set gpio_rtl_0 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 gpio_rtl_0 ]

  set spi_rtl_0 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:spi_rtl:1.0 spi_rtl_0 ]

  set gpio_rtl_1 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 gpio_rtl_1 ]

  set gpio_rtl_2 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 gpio_rtl_2 ]


  # Create ports
  set adc_clk_n_i [ create_bd_port -dir I adc_clk_n_i ]
  set adc_clk_p_i [ create_bd_port -dir I adc_clk_p_i ]
  set adc_csn_o [ create_bd_port -dir O adc_csn_o ]
  set adc_dat_a_i [ create_bd_port -dir I -from 13 -to 0 adc_dat_a_i ]
  set adc_dat_b_i [ create_bd_port -dir I -from 13 -to 0 adc_dat_b_i ]
  set adc_enc_n_o [ create_bd_port -dir O adc_enc_n_o ]
  set adc_enc_p_o [ create_bd_port -dir O adc_enc_p_o ]
  set dac_clk_o [ create_bd_port -dir O dac_clk_o ]
  set dac_dat_o [ create_bd_port -dir O -from 13 -to 0 dac_dat_o ]
  set dac_pwm_o [ create_bd_port -dir O -from 3 -to 0 dac_pwm_o ]
  set dac_rst_o [ create_bd_port -dir O dac_rst_o ]
  set dac_sel_o [ create_bd_port -dir O dac_sel_o ]
  set dac_wrt_o [ create_bd_port -dir O dac_wrt_o ]
  set daisy_n_i [ create_bd_port -dir I -from 1 -to 0 daisy_n_i ]
  set daisy_n_o [ create_bd_port -dir O -from 1 -to 0 daisy_n_o ]
  set daisy_p_i [ create_bd_port -dir I -from 1 -to 0 daisy_p_i ]
  set daisy_p_o [ create_bd_port -dir O -from 1 -to 0 daisy_p_o ]
  set exp_n_io [ create_bd_port -dir IO -from 7 -to 0 exp_n_io ]
  set exp_p_io [ create_bd_port -dir IO -from 7 -to 0 exp_p_io ]
  set led_o [ create_bd_port -dir O -from 7 -to 0 led_o ]
  set reset_rtl_0 [ create_bd_port -dir I -type rst reset_rtl_0 ]
  set_property -dict [ list \
   CONFIG.POLARITY {ACTIVE_HIGH} \
 ] $reset_rtl_0

  # Create instance: PAC_PLL
  create_hier_cell_PAC_PLL [current_bd_instance .] PAC_PLL

  # Create instance: PS
  create_hier_cell_PS [current_bd_instance .] PS

  # Create instance: PS_data_transport
  create_hier_cell_PS_data_transport [current_bd_instance .] PS_data_transport

  # Create instance: SPM_control_logic
  create_hier_cell_SPM_control_logic [current_bd_instance .] SPM_control_logic

  # Create instance: axis_red_pitaya_adc_0, and set properties
  set axis_red_pitaya_adc_0 [ create_bd_cell -type ip -vlnv pavel-demin:user:axis_red_pitaya_adc:1.0 axis_red_pitaya_adc_0 ]

  # Create instance: axis_red_pitaya_dac_0, and set properties
  set axis_red_pitaya_dac_0 [ create_bd_cell -type ip -vlnv pavel-demin:user:axis_red_pitaya_dac:1.0 axis_red_pitaya_dac_0 ]

  # Create instance: led_connect_0, and set properties
  set block_name led_connect
  set block_cell_name led_connect_0
  if { [catch {set led_connect_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $led_connect_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: util_ds_buf_1, and set properties
  set util_ds_buf_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.2 util_ds_buf_1 ]
  set_property CONFIG.C_SIZE {2} $util_ds_buf_1


  # Create instance: util_ds_buf_2, and set properties
  set util_ds_buf_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.2 util_ds_buf_2 ]
  set_property -dict [list \
    CONFIG.C_BUF_TYPE {OBUFDS} \
    CONFIG.C_SIZE {2} \
  ] $util_ds_buf_2


  # Create instance: xlconcat_spmc_status, and set properties
  set xlconcat_spmc_status [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_spmc_status ]
  set_property CONFIG.NUM_PORTS {9} $xlconcat_spmc_status


  # Create instance: xlslice_GVP_status, and set properties
  set xlslice_GVP_status [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_GVP_status ]
  set_property CONFIG.DIN_FROM {23} $xlslice_GVP_status


  # Create instance: Q_Control_Stage
  create_hier_cell_Q_Control_Stage [current_bd_instance .] Q_Control_Stage

  # Create interface connections
  connect_bd_intf_net -intf_net PS_Amplitude_Controller_M_AXIS_CONTROL [get_bd_intf_pins PAC_PLL/M_AXIS_CONTROL] [get_bd_intf_pins Q_Control_Stage/SV_AXIS]
  connect_bd_intf_net -intf_net PS_Amplitude_Controller_M_AXIS_CONTROL2 [get_bd_intf_pins PAC_PLL/M_AXIS_CONTROL2] [get_bd_intf_pins PS_data_transport/S_AXIS2]
  connect_bd_intf_net -intf_net PS_Amplitude_Controller_M_AXIS_PASS2 [get_bd_intf_pins PAC_PLL/M_AXIS_PASS2] [get_bd_intf_pins PS_data_transport/S_AXIS5]
  connect_bd_intf_net -intf_net PS_BRAM_PORTA [get_bd_intf_pins PS/BRAM_PORTA_PACPLL] [get_bd_intf_pins PS_data_transport/BRAM_PORTB]
  connect_bd_intf_net -intf_net PS_Phase_Controller_M_AXIS_CONTROL2 [get_bd_intf_pins PAC_PLL/M_AXIS_CONTROL3] [get_bd_intf_pins PS_data_transport/S_AXIS3]
  connect_bd_intf_net -intf_net PS_Phase_Controller_M_AXIS_PASS2 [get_bd_intf_pins PAC_PLL/M_AXIS_PASS3] [get_bd_intf_pins PS_data_transport/S_AXIS4]
  connect_bd_intf_net -intf_net PS_data_transport_M_AXIS3 [get_bd_intf_pins PS_data_transport/M_AXIS3] [get_bd_intf_pins SPM_control_logic/S_AXIS_chA_EXEC]
  connect_bd_intf_net -intf_net PS_data_transport_M_AXIS5 [get_bd_intf_pins PS_data_transport/M_AXIS5] [get_bd_intf_pins SPM_control_logic/S_AXIS_chC_AMPL]
  connect_bd_intf_net -intf_net PS_data_transport_M_AXIS6 [get_bd_intf_pins PS_data_transport/M_AXIS6] [get_bd_intf_pins SPM_control_logic/S_AXIS_chEs_dFreqCtrl]
  connect_bd_intf_net -intf_net PS_data_transport_M_AXIS_ADC2 [get_bd_intf_pins PAC_PLL/M_AXIS_CH1_16] [get_bd_intf_pins SPM_control_logic/S_AXIS_CH1_16]
  connect_bd_intf_net -intf_net PS_data_transport_M_AXIS_aux [get_bd_intf_pins PS_data_transport/M_AXIS_aux] [get_bd_intf_pins Q_Control_Stage/S_AXIS_aux]
  connect_bd_intf_net -intf_net SPM_control_logic_M_AXIS [get_bd_intf_pins SPM_control_logic/M_AXIS_DMA] [get_bd_intf_pins PS/S_AXIS_DMA]
  connect_bd_intf_net -intf_net S_AXIS1_1 [get_bd_intf_pins PAC_PLL/M_AXIS_S01] [get_bd_intf_pins PS_data_transport/S_AXIS1]
  connect_bd_intf_net -intf_net S_AXIS_ch5s_1 [get_bd_intf_pins SPM_control_logic/S_AXIS_CH0_16] [get_bd_intf_pins PAC_PLL/M_AXIS_CH0_16]
  connect_bd_intf_net -intf_net S_AXIS_ch9s_1 [get_bd_intf_pins SPM_control_logic/S_AXIS_ch9s_DFREQ] [get_bd_intf_pins PS_data_transport/M_AXIS2]
  connect_bd_intf_net -intf_net S_AXIS_chBs_1 [get_bd_intf_pins SPM_control_logic/S_AXIS_chB_PHASE] [get_bd_intf_pins PS_data_transport/M_AXIS4]
  connect_bd_intf_net -intf_net Volume_QControl_Mixer_0_M_AXIS [get_bd_intf_pins Q_Control_Stage/M_AXIS] [get_bd_intf_pins axis_red_pitaya_dac_0/S_AXIS]
  connect_bd_intf_net -intf_net axis_dc_filter_0_M_AXIS_AC16 [get_bd_intf_pins Q_Control_Stage/S_AXIS_SIGNAL_M] [get_bd_intf_pins PAC_PLL/M_AXIS_AC16]
  connect_bd_intf_net -intf_net axis_dc_filter_0_M_AXIS_ACDC [get_bd_intf_pins PAC_PLL/M_AXIS_ACDC] [get_bd_intf_pins PS_data_transport/S_AXIS6]
  connect_bd_intf_net -intf_net axis_red_pitaya_adc_0_M_AXIS [get_bd_intf_pins PAC_PLL/S_AXIS_SIGNAL] [get_bd_intf_pins axis_red_pitaya_adc_0/M_AXIS]
  connect_bd_intf_net -intf_net lms_phase_amplitude_detector_0_M_AXIS_SC [get_bd_intf_pins PAC_PLL/M_AXIS_SC] [get_bd_intf_pins Q_Control_Stage/S_AXIS]
  connect_bd_intf_net -intf_net processing_system7_0_DDR [get_bd_intf_ports DDR] [get_bd_intf_pins PS/DDR]
  connect_bd_intf_net -intf_net processing_system7_0_FIXED_IO [get_bd_intf_ports FIXED_IO] [get_bd_intf_pins PS/FIXED_IO]

  # Create port connections
  connect_bd_net -net Net [get_bd_ports exp_n_io] [get_bd_pins SPM_control_logic/exp_n_io]
  connect_bd_net -net Net1 [get_bd_ports exp_p_io] [get_bd_pins SPM_control_logic/exp_p_io]
  connect_bd_net -net PS_Amplitude_Controller_status_max [get_bd_pins PAC_PLL/status_max] [get_bd_pins led_connect_0/led3]
  connect_bd_net -net PS_Amplitude_Controller_status_min [get_bd_pins PAC_PLL/status_min] [get_bd_pins led_connect_0/led2]
  connect_bd_net -net PS_Dout [get_bd_pins PS/cfg_data_reg_1] [get_bd_pins PAC_PLL/cfg1] [get_bd_pins PS_data_transport/cfg1] [get_bd_pins SPM_control_logic/cfg1]
  connect_bd_net -net PS_Phase_Controller_mon_control_B -boundary_type upper [get_bd_pins PAC_PLL/mon_control_B]
  connect_bd_net -net PS_Phase_Controller_status_max [get_bd_pins PAC_PLL/status_max1] [get_bd_pins led_connect_0/led6]
  connect_bd_net -net PS_Phase_Controller_status_min [get_bd_pins PAC_PLL/status_min1] [get_bd_pins led_connect_0/led5]
  connect_bd_net -net PS_cfg_data [get_bd_pins PS/cfg_data_reg_0] [get_bd_pins PAC_PLL/cfg] [get_bd_pins PS_data_transport/cfg0] [get_bd_pins Q_Control_Stage/cfg]
  connect_bd_net -net PS_cfg_data_reg_2 [get_bd_pins PS/cfg_data_reg_2] [get_bd_pins PS_data_transport/cfg2]
  connect_bd_net -net PS_cfg_data_reg_3 [get_bd_pins PS/cfg_data_reg_3] [get_bd_pins SPM_control_logic/cfg3]
  connect_bd_net -net PS_data_transport_enable [get_bd_pins PS_data_transport/enable] [get_bd_pins led_connect_0/led7]
  connect_bd_net -net PS_data_transport_finished_state [get_bd_pins PS_data_transport/McBSP_Frame] [get_bd_pins led_connect_0/led8]
  connect_bd_net -net PS_data_transport_mon_control [get_bd_pins PS_data_transport/mon_control] [get_bd_pins PS/gpio_io_6_x13]
  connect_bd_net -net PS_data_transport_writeposition [get_bd_pins PS_data_transport/writeposition] [get_bd_pins PS/gpio_io_5_x12]
  connect_bd_net -net SPM_control_logic_M_AXIS_PASS_tdata [get_bd_pins SPM_control_logic/M_AXIS_IN1_pass] [get_bd_pins PS/gpio_io_6_x14]
  connect_bd_net -net SPM_control_logic_M_AXIS_XSMON_tdata [get_bd_pins SPM_control_logic/M_AXIS_XSMON_tdata] [get_bd_pins PS/gpio_io_0_x1]
  connect_bd_net -net SPM_control_logic_M_AXIS_ZSMON_tdata [get_bd_pins SPM_control_logic/M_AXIS_ZSMON_tdata] [get_bd_pins PS/gpio_io_9_x19]
  connect_bd_net -net SPM_control_logic_Z_Servo_Hold [get_bd_pins SPM_control_logic/Z_Servo_hold] [get_bd_pins xlconcat_spmc_status/In3]
  connect_bd_net -net SPM_control_logic_Z_Servo_enable [get_bd_pins SPM_control_logic/enable] [get_bd_pins xlconcat_spmc_status/In0]
  connect_bd_net -net SPM_control_logic_dbg_status [get_bd_pins SPM_control_logic/dbg_status] [get_bd_pins xlslice_GVP_status/Din]
  connect_bd_net -net SPM_control_logic_dma_fifo_resetn [get_bd_pins SPM_control_logic/dma_fifo_resetn] [get_bd_pins PS/s_axis_aresetn]
  connect_bd_net -net SPM_control_logic_gvp_finished [get_bd_pins SPM_control_logic/gvp_finished] [get_bd_pins xlconcat_spmc_status/In1]
  connect_bd_net -net SPM_control_logic_gvp_hold [get_bd_pins SPM_control_logic/gvp_hold] [get_bd_pins xlconcat_spmc_status/In2]
  connect_bd_net -net SPM_control_logic_last_write_addr [get_bd_pins SPM_control_logic/last_write_addr] [get_bd_pins PS/gpio_io_10_x21]
  connect_bd_net -net adc_clk_n_i_1 [get_bd_ports adc_clk_n_i] [get_bd_pins axis_red_pitaya_adc_0/adc_clk_n]
  connect_bd_net -net adc_clk_p_i_1 [get_bd_ports adc_clk_p_i] [get_bd_pins axis_red_pitaya_adc_0/adc_clk_p]
  connect_bd_net -net adc_dat_a_i_1 [get_bd_ports adc_dat_a_i] [get_bd_pins axis_red_pitaya_adc_0/adc_dat_a]
  connect_bd_net -net adc_dat_b_i_1 [get_bd_ports adc_dat_b_i] [get_bd_pins axis_red_pitaya_adc_0/adc_dat_b]
  connect_bd_net -net amplitude_controller_mon_signal [get_bd_pins PAC_PLL/mon_signal] [get_bd_pins PS/gpio_io_1_x4]
  connect_bd_net -net axis_dc_filter_0_dbg_m [get_bd_pins PAC_PLL/dbg_m] [get_bd_pins PS/gpio_io_1_x3]
  connect_bd_net -net axis_dc_filter_0_dbg_mdc [get_bd_pins PAC_PLL/dbg_mdc] [get_bd_pins PS/gpio_io_2_x5]
  connect_bd_net -net axis_red_pitaya_adc_0_adc_clk1 [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins PAC_PLL/aclk] [get_bd_pins PS_data_transport/a_clk] [get_bd_pins SPM_control_logic/a_clk] [get_bd_pins axis_red_pitaya_dac_0/aclk] [get_bd_pins Q_Control_Stage/a_clk]
  connect_bd_net -net axis_red_pitaya_adc_0_adc_csn [get_bd_pins axis_red_pitaya_adc_0/adc_csn] [get_bd_ports adc_csn_o]
  connect_bd_net -net axis_red_pitaya_dac_0_dac_clk [get_bd_pins axis_red_pitaya_dac_0/dac_clk] [get_bd_ports dac_clk_o]
  connect_bd_net -net axis_red_pitaya_dac_0_dac_dat [get_bd_pins axis_red_pitaya_dac_0/dac_dat] [get_bd_ports dac_dat_o]
  connect_bd_net -net axis_red_pitaya_dac_0_dac_rst [get_bd_pins axis_red_pitaya_dac_0/dac_rst] [get_bd_ports dac_rst_o]
  connect_bd_net -net axis_red_pitaya_dac_0_dac_sel [get_bd_pins axis_red_pitaya_dac_0/dac_sel] [get_bd_ports dac_sel_o]
  connect_bd_net -net axis_red_pitaya_dac_0_dac_wrt [get_bd_pins axis_red_pitaya_dac_0/dac_wrt] [get_bd_ports dac_wrt_o]
  connect_bd_net -net cfg_axis_phaseinc_status [get_bd_pins PAC_PLL/enable] [get_bd_pins led_connect_0/led4]
  connect_bd_net -net cfg_axis_volume_status [get_bd_pins PAC_PLL/enable1] [get_bd_pins led_connect_0/led1]
  connect_bd_net -net clk_wiz_0_clk_out1 [get_bd_pins Q_Control_Stage/clk_out1] [get_bd_pins axis_red_pitaya_dac_0/ddr_clk]
  connect_bd_net -net clk_wiz_0_locked [get_bd_pins Q_Control_Stage/locked] [get_bd_pins axis_red_pitaya_dac_0/locked]
  connect_bd_net -net daisy_n_i_1 [get_bd_ports daisy_n_i] [get_bd_pins util_ds_buf_1/IBUF_DS_N]
  connect_bd_net -net daisy_p_i_1 [get_bd_ports daisy_p_i] [get_bd_pins util_ds_buf_1/IBUF_DS_P]
  connect_bd_net -net gpio2_io_9_x20_1 [get_bd_pins SPM_control_logic/M_AXIS_Z0MON_tdata] [get_bd_pins PS/gpio2_io_9_x20]
  connect_bd_net -net gpio2_io_i_1 [get_bd_pins PAC_PLL/mon_signal1] [get_bd_pins PS/gpio_io_4_x10]
  connect_bd_net -net gpio2_io_i_2 [get_bd_pins SPM_control_logic/M_AXIS_Z_tdata] [get_bd_pins PS/gpio_io_10_x22]
  connect_bd_net -net gpio_io_0_x2_1 [get_bd_pins SPM_control_logic/M_AXIS_YSMON_tdata] [get_bd_pins PS/gpio_io_0_x2]
  connect_bd_net -net gpio_io_3_x7_1 [get_bd_pins PAC_PLL/mon_control] [get_bd_pins PS/gpio_io_3_x7]
  connect_bd_net -net gpio_io_3_x8_1 [get_bd_pins PAC_PLL/mon_control1] [get_bd_pins PS/gpio_io_3_x8]
  connect_bd_net -net gpio_io_4_x9_1 [get_bd_pins PAC_PLL/mon_control_lower33] [get_bd_pins PS/gpio_io_4_x9]
  connect_bd_net -net gpio_io_5_x11_1 [get_bd_pins PS_data_transport/delta_frequency_monitor] [get_bd_pins PS/gpio_io_5_x11]
  connect_bd_net -net gpio_io_7_x15_1 [get_bd_pins SPM_control_logic/mon3] [get_bd_pins PS/gpio_io_7_x15]
  connect_bd_net -net gpio_io_7_x16_1 [get_bd_pins SPM_control_logic/mon0] [get_bd_pins PS/gpio_io_7_x16]
  connect_bd_net -net gpio_io_8_x17_1 [get_bd_pins SPM_control_logic/mon1] [get_bd_pins PS/gpio_io_8_x17]
  connect_bd_net -net gpio_io_8_x18_1 [get_bd_pins SPM_control_logic/mon2] [get_bd_pins PS/gpio_io_8_x18]
  connect_bd_net -net led_connect_0_leds [get_bd_pins led_connect_0/leds] [get_bd_ports led_o]
  connect_bd_net -net lms_phase_amplitude_detector_0_zero_spcp [get_bd_pins PAC_PLL/zero_spcp] [get_bd_pins PS_data_transport/zero_spcp]
  connect_bd_net -net s_axis_aclk_1 [get_bd_pins SPM_control_logic/dma_data_clk] [get_bd_pins PS/s_axis_aclk]
  connect_bd_net -net util_ds_buf_1_IBUF_OUT [get_bd_pins util_ds_buf_1/IBUF_OUT] [get_bd_pins util_ds_buf_2/OBUF_IN]
  connect_bd_net -net util_ds_buf_2_OBUF_DS_N [get_bd_pins util_ds_buf_2/OBUF_DS_N] [get_bd_ports daisy_n_o]
  connect_bd_net -net util_ds_buf_2_OBUF_DS_P [get_bd_pins util_ds_buf_2/OBUF_DS_P] [get_bd_ports daisy_p_o]
  connect_bd_net -net xlconcat_spmc_status_dout [get_bd_pins xlconcat_spmc_status/dout] [get_bd_pins PS/gpio_io_2_x6]
  connect_bd_net -net xlslice_0_Dout [get_bd_pins xlslice_GVP_status/Dout] [get_bd_pins xlconcat_spmc_status/In8]

  # Create address segments
  assign_bd_address -offset 0x40000000 -range 0x00200000 -target_address_space [get_bd_addr_spaces PS/processing_system7_Zynq/Data] [get_bd_addr_segs PS/axi_bram_reader_scope/s00_axi/reg0] -force
  assign_bd_address -offset 0x42000000 -range 0x00001000 -target_address_space [get_bd_addr_spaces PS/processing_system7_Zynq/Data] [get_bd_addr_segs PS/Configurations/axi_cfg_register_0/s_axi/reg0] -force
  assign_bd_address -offset 0x43000000 -range 0x00001000 -target_address_space [get_bd_addr_spaces PS/processing_system7_Zynq/Data] [get_bd_addr_segs PS/Configurations/axi_cfg_register_1/s_axi/reg0] -force
  assign_bd_address -offset 0x40400000 -range 0x00010000 -target_address_space [get_bd_addr_spaces PS/processing_system7_Zynq/Data] [get_bd_addr_segs PS/axi_dma_spmc/S_AXI_LITE/Reg] -force
  assign_bd_address -offset 0x42002000 -range 0x00001000 -target_address_space [get_bd_addr_spaces PS/processing_system7_Zynq/Data] [get_bd_addr_segs PS/GPIOs/axi_gpio_0/S_AXI/Reg] -force
  assign_bd_address -offset 0x4200C000 -range 0x00001000 -target_address_space [get_bd_addr_spaces PS/processing_system7_Zynq/Data] [get_bd_addr_segs PS/GPIOs/axi_gpio_10/S_AXI/Reg] -force
  assign_bd_address -offset 0x4200D000 -range 0x00001000 -target_address_space [get_bd_addr_spaces PS/processing_system7_Zynq/Data] [get_bd_addr_segs PS/GPIOs/axi_gpio_11/S_AXI/Reg] -force
  assign_bd_address -offset 0x42003000 -range 0x00001000 -target_address_space [get_bd_addr_spaces PS/processing_system7_Zynq/Data] [get_bd_addr_segs PS/GPIOs/axi_gpio_1/S_AXI/Reg] -force
  assign_bd_address -offset 0x42004000 -range 0x00001000 -target_address_space [get_bd_addr_spaces PS/processing_system7_Zynq/Data] [get_bd_addr_segs PS/GPIOs/axi_gpio_2/S_AXI/Reg] -force
  assign_bd_address -offset 0x42005000 -range 0x00001000 -target_address_space [get_bd_addr_spaces PS/processing_system7_Zynq/Data] [get_bd_addr_segs PS/GPIOs/axi_gpio_3/S_AXI/Reg] -force
  assign_bd_address -offset 0x42006000 -range 0x00001000 -target_address_space [get_bd_addr_spaces PS/processing_system7_Zynq/Data] [get_bd_addr_segs PS/GPIOs/axi_gpio_4/S_AXI/Reg] -force
  assign_bd_address -offset 0x42007000 -range 0x00001000 -target_address_space [get_bd_addr_spaces PS/processing_system7_Zynq/Data] [get_bd_addr_segs PS/GPIOs/axi_gpio_5/S_AXI/Reg] -force
  assign_bd_address -offset 0x42008000 -range 0x00001000 -target_address_space [get_bd_addr_spaces PS/processing_system7_Zynq/Data] [get_bd_addr_segs PS/GPIOs/axi_gpio_6/S_AXI/Reg] -force
  assign_bd_address -offset 0x42009000 -range 0x00001000 -target_address_space [get_bd_addr_spaces PS/processing_system7_Zynq/Data] [get_bd_addr_segs PS/GPIOs/axi_gpio_7/S_AXI/Reg] -force
  assign_bd_address -offset 0x4200A000 -range 0x00001000 -target_address_space [get_bd_addr_spaces PS/processing_system7_Zynq/Data] [get_bd_addr_segs PS/GPIOs/axi_gpio_8/S_AXI/Reg] -force
  assign_bd_address -offset 0x4200B000 -range 0x00001000 -target_address_space [get_bd_addr_spaces PS/processing_system7_Zynq/Data] [get_bd_addr_segs PS/GPIOs/axi_gpio_9/S_AXI/Reg] -force
  assign_bd_address -offset 0x01000000 -range 0x00200000 -target_address_space [get_bd_addr_spaces PS/axi_dma_spmc/Data_S2MM] [get_bd_addr_segs PS/processing_system7_Zynq/S_AXI_HP0/HP0_DDR_LOWOCM] -force
  assign_bd_address -offset 0x01000000 -range 0x00200000 -target_address_space [get_bd_addr_spaces PS/axi_dma_spmc/Data_SG] [get_bd_addr_segs PS/processing_system7_Zynq/S_AXI_HP0/HP0_DDR_LOWOCM] -force

  # Exclude Address Segments
  exclude_bd_addr_seg -offset 0x4200D000 -range 0x00001000 -target_address_space [get_bd_addr_spaces PS/processing_system7_Zynq/Data] [get_bd_addr_segs PS/GPIOs/axi_gpio_11/S_AXI/Reg]

  # Perform GUI Layout
  regenerate_bd_layout -layout_string {
   "ActiveEmotionalView":"Default View",
   "Color Coded_Layers":"/PS/rst_ps7_0_125M_peripheral_aresetn:true|/SPM_control_logic/axis_bram_stream_srcs_dma_data_clk:true|/PS_data_transport/axis_4s_combine_0_bram_porta_clk:true|/axis_red_pitaya_dac_0_dac_clk:true|/axis_red_pitaya_dac_0_dac_rst:true|/PS_data_transport/McBSP_io_connect_0_McBSP_clk:true|/axis_red_pitaya_adc_0_adc_clk1:true|/SPM_control_logic/axis_dma_stream_srcs_dma_fifo_resetn:true|/PS/processing_system7_0_FCLK_RESET0_N:true|/PS/axi_dma_spmc_s2mm_introut:true|/SPM_control_logic/axis_AD5791_0_wire_PMD_clk:true|/util_ds_buf_1_IBUF_OUT:true|/util_ds_buf_2_OBUF_DS_N:true|/util_ds_buf_2_OBUF_DS_P:true|/PS/Net:true|/Q_Control_Stage/clk_wiz_0_clk_out1:true|/PS/rst_ps7_0_125M_interconnect_aresetn:true|/PS_data_transport/axis_4s_combine_0_BR_reset:true|",
   "Color Coded_ScaleFactor":"0.614354",
   "Color Coded_TopLeft":"-2995,2",
   "Default View_Layers":"/PS/rst_ps7_0_125M_peripheral_aresetn:true|/SPM_control_logic/axis_bram_stream_srcs_dma_data_clk:true|/PS_data_transport/axis_4s_combine_0_bram_porta_clk:true|/axis_red_pitaya_dac_0_dac_clk:true|/axis_red_pitaya_dac_0_dac_rst:true|/PS_data_transport/McBSP_io_connect_0_McBSP_clk:true|/axis_red_pitaya_adc_0_adc_clk1:true|/SPM_control_logic/axis_dma_stream_srcs_dma_fifo_resetn:true|/PS/processing_system7_0_FCLK_RESET0_N:true|/PS/axi_dma_spmc_s2mm_introut:true|/SPM_control_logic/axis_AD5791_0_wire_PMD_clk:true|/util_ds_buf_1_IBUF_OUT:true|/util_ds_buf_2_OBUF_DS_N:true|/util_ds_buf_2_OBUF_DS_P:true|/PS/Net:true|/Q_Control_Stage/clk_wiz_0_clk_out1:true|/PS/rst_ps7_0_125M_interconnect_aresetn:true|/PS_data_transport/axis_4s_combine_0_BR_reset:true|",
   "Default View_ScaleFactor":"1.66942",
   "Default View_TopLeft":"2523,1601",
   "Display-PortTypeClock":"true",
   "Display-PortTypeInterrupt":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_Layout":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port group_1 -pg 1 -lvl 0 -x 0 -y 180 -defaultsOSRD
preplace port group_2 -pg 1 -lvl 8 -x 6190 -y 530 -defaultsOSRD
preplace port group_3 -pg 1 -lvl 8 -x 6190 -y 400 -defaultsOSRD
preplace port group_4 -pg 1 -lvl 8 -x 6190 -y 200 -defaultsOSRD
preplace port Vaux0 -pg 1 -lvl 0 -x 0 -y 20 -defaultsOSRD
preplace port Vaux1 -pg 1 -lvl 0 -x 0 -y 50 -defaultsOSRD
preplace port Vaux8 -pg 1 -lvl 0 -x 0 -y 80 -defaultsOSRD
preplace port Vaux9 -pg 1 -lvl 0 -x 0 -y 110 -defaultsOSRD
preplace port Vp_Vn -pg 1 -lvl 0 -x 0 -y 140 -defaultsOSRD
preplace port gpio_rtl_0 -pg 1 -lvl 8 -x 6190 -y 50 -defaultsOSRD
preplace port spi_rtl_0 -pg 1 -lvl 8 -x 6190 -y 290 -defaultsOSRD
preplace port gpio_rtl_1 -pg 1 -lvl 8 -x 6190 -y 80 -defaultsOSRD
preplace port gpio_rtl_2 -pg 1 -lvl 8 -x 6190 -y 110 -defaultsOSRD
preplace port port-id_adc_csn_o -pg 1 -lvl 8 -x 6190 -y 740 -defaultsOSRD
preplace port port-id_adc_enc_n_o -pg 1 -lvl 8 -x 6190 -y 140 -defaultsOSRD
preplace port port-id_adc_enc_p_o -pg 1 -lvl 8 -x 6190 -y 170 -defaultsOSRD
preplace port port-id_dac_clk_o -pg 1 -lvl 8 -x 6190 -y 230 -defaultsOSRD
preplace port port-id_dac_rst_o -pg 1 -lvl 8 -x 6190 -y 260 -defaultsOSRD
preplace port port-id_reset_rtl_0 -pg 1 -lvl 0 -x 0 -y 210 -defaultsOSRD
preplace portBus dac_pwm_o -pg 1 -lvl 8 -x 6190 -y 20 -defaultsOSRD
preplace portBus daisy_n_i -pg 1 -lvl 0 -x 0 -y 960 -defaultsOSRD
preplace portBus daisy_n_o -pg 1 -lvl 8 -x 6190 -y 920 -defaultsOSRD
preplace portBus daisy_p_i -pg 1 -lvl 0 -x 0 -y 990 -defaultsOSRD
preplace portBus daisy_p_o -pg 1 -lvl 8 -x 6190 -y 890 -defaultsOSRD
preplace portBus led_o -pg 1 -lvl 8 -x 6190 -y 660 -defaultsOSRD
preplace inst PAC_PLL -pg 1 -lvl 2 -x 400 -y 160 -swap {2 17 21 20 19 5 6 7 8 9 10 11 12 13 3 4 16 0 1 14 15 18} -defaultsOSRD -pinBusDir group_1 right -pinBusY group_1 160R -pinBusDir group_2 right -pinBusY group_2 440R -pinBusDir group_3 right -pinBusY group_3 520R -pinBusDir group_4 right -pinBusY group_4 500R -pinBusDir group_5 right -pinBusY group_5 480R -pinDir M_AXIS_LockInX right -pinY M_AXIS_LockInX 220R -pinDir M_AXIS_LockInY right -pinY M_AXIS_LockInY 240R -pinDir S_AXIS_SIGNAL left -pinY S_AXIS_SIGNAL 20L -pinBusDir M_AXIS_Aout_tdata right -pinBusY M_AXIS_Aout_tdata 180R -pinBusDir M_AXIS_Bout_tdata right -pinBusY M_AXIS_Bout_tdata 200R -pinDir aclk left -pinY aclk 40L -pinBusDir cfg right -pinBusY cfg 20R -pinBusDir cfg1 right -pinBusY cfg1 60R -pinBusDir mon_control_B right -pinBusY mon_control_B 260R -pinBusDir mon_control_lower32 right -pinBusY mon_control_lower32 280R -pinBusDir zero_spcp right -pinBusY zero_spcp 460R
preplace inst PS -pg 1 -lvl 4 -x 4960 -y 40 -swap {0 1 19 16 4 5 6 7 8 9 10 11 12 13 15 14 3 2 20 17 18} -defaultsOSRD -pinBusDir group_1 left -pinBusY group_1 240L -pinBusDir group_2 right -pinBusY group_2 20R -pinBusDir group_3 left -pinBusY group_3 340L -pinBusDir group_4 right -pinBusY group_4 360R -pinDir BRAM_PORTA_PACPLL right -pinY BRAM_PORTA_PACPLL 80R -pinDir S_AXIS_DMA left -pinY S_AXIS_DMA 280L -pinBusDir cfg_data_reg_0 right -pinBusY cfg_data_reg_0 340R -pinBusDir cfg_data_reg_1 right -pinBusY cfg_data_reg_1 100R -pinBusDir cfg_data_reg_2 right -pinBusY cfg_data_reg_2 40R -pinBusDir cfg_data_reg_3 left -pinBusY cfg_data_reg_3 260L -pinBusDir gpio_io_2_x6 left -pinBusY gpio_io_2_x6 360L -pinDir s_axis_aclk left -pinY s_axis_aclk 300L -pinDir s_axis_aresetn left -pinY s_axis_aresetn 320L
preplace inst PS_data_transport -pg 1 -lvl 5 -x 5390 -y 40 -swap {18 0 23 21 4 5 6 7 8 9 10 11 12 13 14 15 16 17 19 3 24 1 2 22 20} -defaultsOSRD -pinBusDir group_1 left -pinBusY group_1 140L -pinBusDir group_2 left -pinBusY group_2 20L -pinBusDir group_3 right -pinBusY group_3 220R -pinBusDir group_4 left -pinBusY group_4 200L -pinDir BRAM_PORTB left -pinY BRAM_PORTB 80L -pinDir M_AXIS_aux right -pinY M_AXIS_aux 180R -pinDir S_AXIS7 left -pinY S_AXIS7 100L -pinDir S_AXIS8 left -pinY S_AXIS8 120L -pinDir a_clk left -pinY a_clk 160L -pinBusDir cfg1 left -pinBusY cfg1 60L -pinBusDir cfg0 left -pinBusY cfg0 220L -pinBusDir cfg2 left -pinBusY cfg2 40L -pinBusDir exp_n_io right -pinBusY exp_n_io 20R -pinBusDir exp_p_io right -pinBusY exp_p_io 200R -pinBusDir zero_spcp left -pinBusY zero_spcp 180L
preplace inst SPM_control_logic -pg 1 -lvl 3 -x 1020 -y 260 -defaultsOSRD -pinBusDir group_1 right -pinBusY group_1 180R -pinBusDir group_2 right -pinBusY group_2 200R -pinBusDir group_3 right -pinBusY group_3 220R -pinBusDir group_4 left -pinBusY group_4 60L -pinBusDir group_5 right -pinBusY group_5 780R -pinDir M_AXIS_DMA right -pinY M_AXIS_DMA 800R -pinDir a_clk left -pinY a_clk 80L -pinBusDir cfg3 right -pinBusY cfg3 1180R -pinBusDir cfg1 left -pinBusY cfg1 100L -pinBusDir data right -pinBusY data 1200R -pinBusDir dbg_i right -pinBusY dbg_i 1220R -pinBusDir section right -pinBusY section 1240R -pinBusDir dbg_status left -pinBusY dbg_status 790L -pinBusDir M_AXIS_X0MON_tdata right -pinBusY M_AXIS_X0MON_tdata 1260R -pinDir dma_data_clk right -pinY dma_data_clk 1280R -pinDir dma_fifo_resetn right -pinY dma_fifo_resetn 1300R
preplace inst axis_red_pitaya_adc_0 -pg 1 -lvl 1 -x 120 -y 160 -defaultsOSRD -pinBusDir group_1 left -pinBusY group_1 20L -pinDir M_AXIS right -pinY M_AXIS 20R -pinDir adc_clk right -pinY adc_clk 40R -pinDir adc_csn right -pinY adc_csn 580R
preplace inst axis_red_pitaya_dac_0 -pg 1 -lvl 7 -x 6020 -y 180 -defaultsOSRD -pinBusDir group_1 right -pinBusY group_1 20R -pinDir S_AXIS left -pinY S_AXIS 20L -pinDir aclk left -pinY aclk 40L -pinDir ddr_clk left -pinY ddr_clk 60L -pinDir locked left -pinY locked 80L -pinDir dac_clk right -pinY dac_clk 50R -pinDir dac_rst right -pinY dac_rst 80R
preplace inst led_connect_0 -pg 1 -lvl 7 -x 6020 -y 640 -swap {1 0 2} -defaultsOSRD -pinBusDir group_1 left -pinBusY group_1 40L -pinBusDir group_2 left -pinBusY group_2 20L -pinBusDir leds right -pinBusY leds 20R
preplace inst util_ds_buf_1 -pg 1 -lvl 6 -x 5720 -y 900 -defaultsOSRD -pinDir CLK_IN_D left -pinY CLK_IN_D 20L -pinDir CLK_IN_D.IBUF_DS_P left -pinY CLK_IN_D.IBUF_DS_P 40L -pinDir CLK_IN_D.IBUF_DS_N left -pinY CLK_IN_D.IBUF_DS_N 60L -pinBusDir IBUF_OUT right -pinBusY IBUF_OUT 20R
preplace inst util_ds_buf_2 -pg 1 -lvl 7 -x 6020 -y 850 -defaultsOSRD -pinDir CLK_OUT_D3 right -pinY CLK_OUT_D3 20R -pinDir CLK_OUT_D3.OBUF_DS_P right -pinY CLK_OUT_D3.OBUF_DS_P 40R -pinDir CLK_OUT_D3.OBUF_DS_N right -pinY CLK_OUT_D3.OBUF_DS_N 70R -pinBusDir OBUF_IN left -pinBusY OBUF_IN 70L
preplace inst xlconcat_spmc_status -pg 1 -lvl 3 -x 1020 -y 2340 -swap {0 6 2 3 4 5 1 7} -defaultsOSRD -pinBusDir group_1 right -pinBusY group_1 20R -pinBusDir In3 left -pinBusY In3 120L -pinBusDir In4 left -pinBusY In4 40L -pinBusDir In5 left -pinBusY In5 60L -pinBusDir In6 left -pinBusY In6 80L -pinBusDir In7 left -pinBusY In7 100L -pinBusDir In8 left -pinBusY In8 20L -pinBusDir dout right -pinBusY dout 40R
preplace inst xlslice_0 -pg 1 -lvl 2 -x 400 -y 1030 -defaultsOSRD -pinBusDir Din right -pinBusY Din 20R -pinBusDir Dout right -pinBusY Dout 40R
preplace inst Q_Control_Stage -pg 1 -lvl 6 -x 5720 -y 180 -swap {10 1 2 3 4 5 6 0 8 9 7} -defaultsOSRD -pinBusDir group_1 left -pinBusY group_1 170L -pinDir S_AXIS_aux left -pinY S_AXIS_aux 40L -pinDir M_AXIS right -pinY M_AXIS 20R -pinDir a_clk left -pinY a_clk 20L -pinDir clk_out1 right -pinY clk_out1 60R -pinDir locked right -pinY locked 80R -pinBusDir cfg left -pinBusY cfg 150L
preplace inst SPM_control_logic|xlslice_cfg_dac_mode -pg 1 -lvl 7 -x 3360 -y 1700 -defaultsOSRD -pinBusDir Din left -pinBusY Din 20L -pinBusDir Dout right -pinBusY Dout 20R
preplace inst SPM_control_logic|xlslice_cfg_dac_send -pg 1 -lvl 7 -x 3360 -y 1500 -defaultsOSRD -pinBusDir Din left -pinBusY Din 20L -pinBusDir Dout right -pinBusY Dout 20R
preplace inst SPM_control_logic|xlslice_gvp_reset -pg 1 -lvl 2 -x 1270 -y 860 -defaultsOSRD -pinBusDir Din left -pinBusY Din 20L -pinBusDir Dout right -pinBusY Dout 20R
preplace inst SPM_control_logic|xlslice_gvp_setvec -pg 1 -lvl 2 -x 1270 -y 540 -defaultsOSRD -pinBusDir Din left -pinBusY Din 20L -pinBusDir Dout right -pinBusY Dout 20R
preplace inst SPM_control_logic|xlslice_cfg_dac_axis -pg 1 -lvl 7 -x 3360 -y 1600 -defaultsOSRD -pinBusDir Din left -pinBusY Din 20L -pinBusDir Dout right -pinBusY Dout 20R
preplace inst SPM_control_logic|controller_zservo -pg 1 -lvl 4 -x 1940 -y 290 -swap {15 1 8 3 4 2 6 7 5 9 10 12 11 0 14 13} -defaultsOSRD -pinBusDir group_1 right -pinBusY group_1 120R -pinBusDir group_2 left -pinBusY group_2 30L -pinDir M_AXIS_CONTROL right -pinY M_AXIS_CONTROL 80R -pinDir M_AXIS_CONTROL2 right -pinY M_AXIS_CONTROL2 40R -pinDir M_AXIS_PASS right -pinY M_AXIS_PASS 60R -pinDir a_clk left -pinY a_clk 90L -pinBusDir cfg1 left -pinBusY cfg1 70L -pinBusDir mon_control right -pinBusY mon_control 20R -pinBusDir Din left -pinBusY Din 120L -pinBusDir M_AXIS_PASS_tdata1 right -pinBusY M_AXIS_PASS_tdata1 100R
preplace inst SPM_control_logic|cfg3_to_cfg_dac_axis -pg 1 -lvl 7 -x 3360 -y 1280 -defaultsOSRD -pinDir M_AXIS right -pinY M_AXIS 20R -pinDir a_clk left -pinY a_clk 20L -pinBusDir cfg left -pinBusY cfg 100L -pinBusDir data right -pinBusY data 100R
preplace inst SPM_control_logic|cfg3_to_cfg_dac_control -pg 1 -lvl 6 -x 2890 -y 1500 -defaultsOSRD -pinDir M_AXIS right -pinY M_AXIS 20R -pinDir a_clk left -pinY a_clk 20L -pinBusDir cfg left -pinBusY cfg 40L -pinBusDir data right -pinBusY data 40R
preplace inst SPM_control_logic|cfg3_to_gvp_program_vector -pg 1 -lvl 2 -x 1270 -y 740 -defaultsOSRD -pinDir M_AXIS right -pinY M_AXIS 20R -pinDir a_clk left -pinY a_clk 20L -pinBusDir cfg left -pinBusY cfg 40L -pinBusDir data right -pinBusY data 40R
preplace inst SPM_control_logic|cfg3_to_gvp_setvector -pg 1 -lvl 1 -x 1010 -y 400 -swap {0 1 2 3 5 4} -defaultsOSRD -pinDir M_AXIS right -pinY M_AXIS 20R -pinDir a_clk left -pinY a_clk 20L -pinBusDir cfg right -pinBusY cfg 380R -pinBusDir data right -pinBusY data 60R
preplace inst SPM_control_logic|cfg3_to_rotmxx -pg 1 -lvl 4 -x 1940 -y 1480 -defaultsOSRD -pinDir M_AXIS right -pinY M_AXIS 20R -pinDir a_clk left -pinY a_clk 20L -pinBusDir cfg left -pinBusY cfg 40L -pinBusDir data right -pinBusY data 40R
preplace inst SPM_control_logic|cfg3_to_rotmxy -pg 1 -lvl 4 -x 1940 -y 1600 -defaultsOSRD -pinDir M_AXIS right -pinY M_AXIS 20R -pinDir a_clk left -pinY a_clk 20L -pinBusDir cfg left -pinBusY cfg 40L -pinBusDir data right -pinBusY data 40R
preplace inst SPM_control_logic|cfg3_to_slope_x -pg 1 -lvl 4 -x 1940 -y 1720 -defaultsOSRD -pinDir M_AXIS right -pinY M_AXIS 20R -pinDir a_clk left -pinY a_clk 20L -pinBusDir cfg left -pinBusY cfg 40L -pinBusDir data right -pinBusY data 40R
preplace inst SPM_control_logic|cfg3_to_slope_y -pg 1 -lvl 4 -x 1940 -y 1840 -defaultsOSRD -pinDir M_AXIS right -pinY M_AXIS 20R -pinDir a_clk left -pinY a_clk 20L -pinBusDir cfg left -pinBusY cfg 40L -pinBusDir data right -pinBusY data 40R
preplace inst SPM_control_logic|cfg3_to_x0 -pg 1 -lvl 4 -x 1940 -y 1960 -defaultsOSRD -pinDir M_AXIS right -pinY M_AXIS 20R -pinDir a_clk left -pinY a_clk 20L -pinBusDir cfg left -pinBusY cfg 40L -pinBusDir data right -pinBusY data 40R
preplace inst SPM_control_logic|cfg3_to_y0 -pg 1 -lvl 4 -x 1940 -y 2080 -defaultsOSRD -pinDir M_AXIS right -pinY M_AXIS 20R -pinDir a_clk left -pinY a_clk 20L -pinBusDir cfg left -pinBusY cfg 40L -pinBusDir data right -pinBusY data 40R
preplace inst SPM_control_logic|cfg3_to_z0 -pg 1 -lvl 4 -x 1940 -y 1220 -defaultsOSRD -pinDir M_AXIS right -pinY M_AXIS 20R -pinDir a_clk left -pinY a_clk 20L -pinBusDir cfg left -pinBusY cfg 40L -pinBusDir data right -pinBusY data 40R
preplace inst SPM_control_logic|xlslice_gvp_pause -pg 1 -lvl 2 -x 1270 -y 440 -defaultsOSRD -pinBusDir Din left -pinBusY Din 20L -pinBusDir Dout right -pinBusY Dout 20R
preplace inst SPM_control_logic|cfg3_to_bias -pg 1 -lvl 4 -x 1940 -y 1100 -defaultsOSRD -pinDir M_AXIS right -pinY M_AXIS 20R -pinDir a_clk left -pinY a_clk 20L -pinBusDir cfg left -pinBusY cfg 40L -pinBusDir data right -pinBusY data 40R
preplace inst SPM_control_logic|cfg3_to_xy_move_step -pg 1 -lvl 4 -x 1940 -y 980 -defaultsOSRD -pinDir M_AXIS right -pinY M_AXIS 20R -pinDir a_clk left -pinY a_clk 20L -pinBusDir cfg left -pinBusY cfg 40L -pinBusDir data right -pinBusY data 40R
preplace inst SPM_control_logic|cfg3_to_z_move_step -pg 1 -lvl 4 -x 1940 -y 1360 -defaultsOSRD -pinDir M_AXIS right -pinY M_AXIS 20R -pinDir a_clk left -pinY a_clk 20L -pinBusDir cfg left -pinBusY cfg 40L -pinBusDir data right -pinBusY data 40R
preplace inst SPM_control_logic|xlslice_gvp_reset_options -pg 1 -lvl 2 -x 1270 -y 640 -defaultsOSRD -pinBusDir Din left -pinBusY Din 20L -pinBusDir Dout right -pinBusY Dout 20R
preplace inst SPM_control_logic|AD5791_io_connect_0 -pg 1 -lvl 9 -x 4120 -y 1100 -defaultsOSRD -pinBusDir group_1 left -pinBusY group_1 60L -pinBusDir group_2 right -pinBusY group_2 20R -pinDir PMD_clk left -pinY PMD_clk 80L -pinBusDir RP_exp_out right -pinBusY RP_exp_out 40R
preplace inst SPM_control_logic|axis_AD5791_0 -pg 1 -lvl 8 -x 3810 -y 1120 -swap {2 1 0 3 4 5 6 7 8 9 10 11 12 15 14 13 16 17} -defaultsOSRD -pinBusDir group_1 right -pinBusY group_1 40R -pinBusDir group_2 left -pinBusY group_2 60L -pinBusDir group_3 right -pinBusY group_3 20R -pinDir S_AXIS3 left -pinY S_AXIS3 80L -pinDir S_AXIS4 left -pinY S_AXIS4 100L -pinDir S_AXISCFG left -pinY S_AXISCFG 180L -pinDir a_clk left -pinY a_clk 200L -pinDir configuration_mode left -pinY configuration_mode 260L -pinBusDir configuration_axis left -pinBusY configuration_axis 240L -pinDir configuration_send left -pinY configuration_send 220L -pinDir wire_PMD_clk right -pinY wire_PMD_clk 60R -pinDir ready right -pinY ready 80R
preplace inst SPM_control_logic|axis_splitter_U -pg 1 -lvl 6 -x 2890 -y 980 -defaultsOSRD -pinDir M_AXIS right -pinY M_AXIS 20R -pinDir M_AXIS2 right -pinY M_AXIS2 40R -pinDir S_AXIS left -pinY S_AXIS 40L -pinDir a_clk left -pinY a_clk 60L -pinBusDir monitor right -pinBusY monitor 60R
preplace inst SPM_control_logic|axis_splitter_Z -pg 1 -lvl 6 -x 2890 -y 1160 -defaultsOSRD -pinBusDir group_1 right -pinBusY group_1 20R -pinDir M_AXIS right -pinY M_AXIS 40R -pinDir M_AXIS2 right -pinY M_AXIS2 60R -pinDir S_AXIS left -pinY S_AXIS 40L -pinDir a_clk left -pinY a_clk 60L
preplace inst SPM_control_logic|axis_splitter_Y -pg 1 -lvl 4 -x 1940 -y 740 -defaultsOSRD -pinDir M_AXIS right -pinY M_AXIS 20R -pinDir M_AXIS2 right -pinY M_AXIS2 40R -pinDir S_AXIS left -pinY S_AXIS 40L -pinDir a_clk left -pinY a_clk 60L -pinBusDir monitor right -pinBusY monitor 60R
preplace inst SPM_control_logic|axis_splitter_X -pg 1 -lvl 4 -x 1940 -y 540 -defaultsOSRD -pinDir M_AXIS right -pinY M_AXIS 20R -pinDir M_AXIS2 right -pinY M_AXIS2 100R -pinDir S_AXIS left -pinY S_AXIS 20L -pinDir a_clk left -pinY a_clk 40L -pinBusDir monitor right -pinBusY monitor 120R
preplace inst SPM_control_logic|axis_splitter_CH0_S16_to_S32 -pg 1 -lvl 6 -x 2890 -y 600 -swap {0 4 2 3 1 5 6 7 8} -defaultsOSRD -pinBusDir group_1 left -pinBusY group_1 20L -pinDir M_AXIS right -pinY M_AXIS 40R -pinDir M_AXIS2 right -pinY M_AXIS2 20R -pinDir a_clk left -pinY a_clk 60L -pinBusDir monitor right -pinBusY monitor 60R
preplace inst SPM_control_logic|axis_splitter_ZControlSignalPass -pg 1 -lvl 6 -x 2890 -y 760 -defaultsOSRD -pinBusDir group_1 right -pinBusY group_1 20R -pinDir M_AXIS right -pinY M_AXIS 40R -pinDir M_AXIS2 right -pinY M_AXIS2 60R -pinDir S_AXIS left -pinY S_AXIS 20L -pinDir a_clk left -pinY a_clk 40L
preplace inst SPM_control_logic|axis_spm_control -pg 1 -lvl 5 -x 2470 -y 900 -swap {0 1 2 6 4 5 3 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 33 31 32 36 34 35 30 37 38 39 44 45 46 47 48 49 42 41 40 43} -defaultsOSRD -pinBusDir group_1 left -pinBusY group_1 20L -pinBusDir group_2 right -pinBusY group_2 40R -pinBusDir group_3 right -pinBusY group_3 100R -pinDir M_AXIS3 right -pinY M_AXIS3 300R -pinDir M_AXIS4 right -pinY M_AXIS4 120R -pinDir M_AXIS_UrefMON right -pinY M_AXIS_UrefMON 320R -pinDir M_AXIS_X0MON right -pinY M_AXIS_X0MON 540R -pinDir M_AXIS_X0MON.M_AXIS_X0MON_tdata right -pinY M_AXIS_X0MON.M_AXIS_X0MON_tdata 560R -pinDir M_AXIS_XSMON right -pinY M_AXIS_XSMON 580R -pinDir M_AXIS_Y0MON right -pinY M_AXIS_Y0MON 600R -pinDir M_AXIS_YSMON right -pinY M_AXIS_YSMON 620R -pinDir M_AXIS_Z0MON right -pinY M_AXIS_Z0MON 640R -pinDir M_AXIS_ZSMON right -pinY M_AXIS_ZSMON 660R -pinDir S_AXIS_Xs left -pinY S_AXIS_Xs 60L -pinDir S_AXIS_Ys left -pinY S_AXIS_Ys 80L -pinDir S_AXIS_Z left -pinY S_AXIS_Z 40L -pinDir a_clk left -pinY a_clk 100L -pinBusDir rotmxx left -pinBusY rotmxx 620L -pinBusDir rotmxy left -pinBusY rotmxy 740L -pinBusDir slope_x left -pinBusY slope_x 860L -pinBusDir slope_y left -pinBusY slope_y 880L -pinBusDir x0 left -pinBusY x0 900L -pinBusDir y0 left -pinBusY y0 920L -pinBusDir z0 left -pinBusY z0 360L -pinBusDir u0 left -pinBusY u0 240L -pinBusDir xy_offset_step left -pinBusY xy_offset_step 120L -pinBusDir z_offset_step left -pinBusY z_offset_step 500L
preplace inst SPM_control_logic|gvp_main -pg 1 -lvl 3 -x 1580 -y 420 -swap {17 2 1 3 4 5 6 7 8 9 14 10 11 13 12 16 0 15 18} -defaultsOSRD -pinBusDir group_1 right -pinBusY group_1 480R -pinBusDir group_2 right -pinBusY group_2 60R -pinBusDir group_3 right -pinBusY group_3 40R -pinDir M_AXIS_X right -pinY M_AXIS_X 140R -pinDir M_AXIS_Y right -pinY M_AXIS_Y 360R -pinDir a_clk left -pinY a_clk 20L -pinDir reset left -pinY reset 460L -pinDir pause left -pinY pause 40L -pinDir setvec left -pinY setvec 140L -pinBusDir vp_set left -pinBusY vp_set 360L -pinBusDir reset_options left -pinBusY reset_options 240L -pinDir stall right -pinY stall 460R -pinBusDir options right -pinBusY options 20R -pinBusDir store_data right -pinBusY store_data 440R -pinBusDir dbg_status left -pinBusY dbg_status 480L
preplace inst SPM_control_logic|axis_dma_stream_srcs -pg 1 -lvl 7 -x 3360 -y 520 -swap {0 1 2 3 4 5 6 7 8 9 10 23 12 13 32 15 16 29 18 19 20 21 22 26 24 25 11 27 28 17 30 31 14 33 34 35 36 40 37 39 38} -defaultsOSRD -pinBusDir group_1 left -pinBusY group_1 20L -pinBusDir group_2 right -pinBusY group_2 20R -pinBusDir group_3 right -pinBusY group_3 40R -pinDir M_AXIS right -pinY M_AXIS 60R -pinDir S_AXIS_ch1s left -pinY S_AXIS_ch1s 40L -pinDir S_AXIS_ch2s left -pinY S_AXIS_ch2s 140L -pinDir S_AXIS_ch3s left -pinY S_AXIS_ch3s 200L -pinDir S_AXIS_ch4s left -pinY S_AXIS_ch4s 180L -pinDir S_AXIS_ch5s left -pinY S_AXIS_ch5s 120L -pinDir S_AXIS_ch6s left -pinY S_AXIS_ch6s 160L -pinDir S_AXIS_ch7s left -pinY S_AXIS_ch7s 60L -pinDir S_AXIS_ch8s left -pinY S_AXIS_ch8s 100L -pinDir S_AXIS_chDs left -pinY S_AXIS_chDs 80L -pinDir dma_data_clk right -pinY dma_data_clk 80R -pinDir dma_fifo_resetn right -pinY dma_fifo_resetn 100R -pinDir a2_clk left -pinY a2_clk 280L -pinBusDir push_next left -pinBusY push_next 220L -pinDir reset left -pinY reset 260L -pinDir stall left -pinY stall 240L
preplace netloc netgroup_1 1 3 1 4430 280n
preplace netloc netgroup_2 1 3 2 4510 450 5150J
preplace netloc netgroup_3 1 3 1 4430 480n
preplace netloc netgroup_4 1 2 1 N 320
preplace netloc netgroup_5 1 0 1 NJ 180
preplace netloc netgroup_6 1 3 5 4550J 530 NJ 530 NJ 530 NJ 530 NJ
preplace netloc netgroup_7 1 4 1 N 60
preplace netloc netgroup_8 1 2 2 740J 2200 4570
preplace netloc netgroup_9 1 5 2 5550 680 NJ
preplace netloc netgroup_10 1 2 3 660J 2280 4710J 680 5250
preplace netloc netgroup_11 1 2 5 680J 2260 4690J 660 NJ 660 NJ 660 N
preplace netloc netgroup_12 1 4 4 NJ 400 NJ 400 NJ 400 NJ
preplace netloc netgroup_13 1 7 1 NJ 200
preplace netloc netgroup_14 1 2 4 700J 2240 4670J 640 NJ 640 5570
preplace netloc PS_Dout 1 2 3 740 220 4590J 510 5170
preplace netloc PS_Phase_Controller_mon_control_B 1 2 1 N 420
preplace netloc PS_cfg_data 1 2 4 N 180 4630J 470 5210 330 NJ
preplace netloc PS_cfg_data_reg_2 1 4 1 N 80
preplace netloc PS_cfg_data_reg_3 1 3 1 4450 300n
preplace netloc SPM_control_logic_dbg_status 1 2 1 N 1050
preplace netloc SPM_control_logic_dma_fifo_resetn 1 3 1 4530 360n
preplace netloc axis_red_pitaya_adc_0_adc_clk1 1 1 6 220 120 580 200 4610J 490 5190 310 5530 140 5870J
preplace netloc axis_red_pitaya_adc_0_adc_csn 1 1 7 NJ 740 640J 2300 4730J 740 NJ 740 NJ 740 NJ 740 NJ
preplace netloc axis_red_pitaya_dac_0_dac_clk 1 7 1 NJ 230
preplace netloc axis_red_pitaya_dac_0_dac_rst 1 7 1 NJ 260
preplace netloc clk_wiz_0_clk_out1 1 6 1 N 240
preplace netloc clk_wiz_0_locked 1 6 1 N 260
preplace netloc daisy_n_i_1 1 0 6 NJ 960 NJ 960 620J 2520 4750J 960 NJ 960 NJ
preplace netloc daisy_p_i_1 1 0 6 NJ 990 NJ 990 580J 2540 4770J 990 NJ 990 5530J
preplace netloc led_connect_0_leds 1 7 1 NJ 660
preplace netloc lms_phase_amplitude_detector_0_zero_spcp 1 2 3 720J 2220 4630J 620 5230
preplace netloc s_axis_aclk_1 1 3 1 4490 340n
preplace netloc util_ds_buf_1_IBUF_OUT 1 6 1 N 920
preplace netloc util_ds_buf_2_OBUF_DS_N 1 7 1 NJ 920
preplace netloc util_ds_buf_2_OBUF_DS_P 1 7 1 NJ 890
preplace netloc xlconcat_spmc_status_dout 1 3 1 4650 400n
preplace netloc xlslice_0_Dout 1 2 1 600 1070n
preplace netloc PS_BRAM_PORTA 1 4 1 N 120
preplace netloc PS_data_transport_M_AXIS_aux 1 5 1 N 220
preplace netloc SPM_control_logic_M_AXIS 1 3 1 4470 320n
preplace netloc Volume_QControl_Mixer_0_M_AXIS 1 6 1 N 200
preplace netloc axis_red_pitaya_adc_0_M_AXIS 1 1 1 N 180
preplace netloc SPM_control_logic|netgroup_1 1 3 2 1740J 920 NJ
preplace netloc SPM_control_logic|netgroup_2 1 8 1 NJ 1160
preplace netloc SPM_control_logic|netgroup_4 1 5 3 2700J 440 NJ 440 3640
preplace netloc SPM_control_logic|netgroup_7 1 3 4 NJ 480 2200J 420 NJ 420 3040
preplace netloc SPM_control_logic|netgroup_8 1 7 3 3520 460 NJ 460 NJ
preplace netloc SPM_control_logic|netgroup_9 1 5 5 2680J 1120 3060 1160 3520 1080 3980 440 NJ
preplace netloc SPM_control_logic|netgroup_10 1 3 7 N 460 2140 500 NJ 500 3020J 480 NJ 480 NJ 480 NJ
preplace netloc SPM_control_logic|netgroup_11 1 0 6 NJ 320 NJ 320 NJ 320 1780 500 2100J 520 2760J
preplace netloc SPM_control_logic|netgroup_12 1 9 1 4260 1040n
preplace netloc SPM_control_logic|PS_cfg_data_reg_3 1 1 9 1120 980 NJ 980 1740 1320 2140J 1880 2760 1600 3020 1440 NJ 1440 NJ 1440 NJ
preplace netloc SPM_control_logic|a_clk 1 0 8 900 340 1120 400 1400 380 1760 940 2180 800 2740 1100 3200 1240 3640J
preplace netloc SPM_control_logic|axis_AD5791_0_wire_PMD_clk 1 8 1 N 1180
preplace netloc SPM_control_logic|axis_bram_stream_srcs_dma_data_clk 1 7 3 3580 1540 NJ 1540 NJ
preplace netloc SPM_control_logic|axis_dma_stream_srcs_dma_fifo_resetn 1 7 3 3540 1560 NJ 1560 NJ
preplace netloc SPM_control_logic|axis_dma_stream_srcs_ready 1 3 4 NJ 880 2200J 840 2720J 900 3120J
preplace netloc SPM_control_logic|axis_spm_control_0_M_AXIS_X0MON_tdata 1 5 5 N 1460 NJ 1460 3520J 1480 NJ 1480 4260J
preplace netloc SPM_control_logic|cfg1_1 1 0 4 NJ 360 NJ 360 NJ 360 N
preplace netloc SPM_control_logic|cfg3_to_bias1_data 1 4 1 N 1020
preplace netloc SPM_control_logic|cfg3_to_bias2_data 1 4 1 N 1400
preplace netloc SPM_control_logic|cfg3_to_bias_data 1 4 1 N 1140
preplace netloc SPM_control_logic|cfg3_to_cfg_dac_axis_data 1 7 3 3560 1460 NJ 1460 NJ
preplace netloc SPM_control_logic|cfg3_to_cfg_dac_control_data 1 6 1 3200 1520n
preplace netloc SPM_control_logic|cfg3_to_gvp_program_vector_data 1 2 1 N 780
preplace netloc SPM_control_logic|cfg3_to_gvp_setvector_data 1 1 1 1140 460n
preplace netloc SPM_control_logic|cfg3_to_rotmxx_data 1 4 1 N 1520
preplace netloc SPM_control_logic|cfg3_to_rotmxy_data 1 4 1 N 1640
preplace netloc SPM_control_logic|cfg3_to_slope_x_data 1 4 1 N 1760
preplace netloc SPM_control_logic|cfg3_to_slope_y_data 1 4 1 2100 1780n
preplace netloc SPM_control_logic|cfg3_to_x0_data 1 4 1 2200 1800n
preplace netloc SPM_control_logic|cfg3_to_y0_data 1 4 1 2240 1820n
preplace netloc SPM_control_logic|cfg3_to_z0_data 1 4 1 N 1260
preplace netloc SPM_control_logic|gvp_0_options 1 3 1 1740 410n
preplace netloc SPM_control_logic|gvp_main_dbg_i 1 9 1 N 1480
preplace netloc SPM_control_logic|gvp_main_dbg_status 1 0 3 900J 940 NJ 940 1420
preplace netloc SPM_control_logic|gvp_main_section 1 9 1 N 1500
preplace netloc SPM_control_logic|gvp_main_store_data 1 3 4 NJ 860 2120J 820 2760J 880 3080J
preplace netloc SPM_control_logic|xlslice_cfg_dac_axis_Dout 1 7 1 3620 1360n
preplace netloc SPM_control_logic|xlslice_cfg_dac_mode_Dout 1 7 1 3640 1380n
preplace netloc SPM_control_logic|xlslice_cfg_dac_send_Dout 1 7 1 3600 1340n
preplace netloc SPM_control_logic|xlslice_gvp_reset1_Dout 1 2 1 NJ 660
preplace netloc SPM_control_logic|xlslice_gvp_reset_Dout 1 2 5 1400 960 1780J 900 2220J 860 2680J 920 3180J
preplace netloc SPM_control_logic|xlslice_gvp_setvec_1_Dout 1 2 1 NJ 460
preplace netloc SPM_control_logic|xlslice_gvp_setvec_Dout 1 2 1 NJ 560
preplace netloc SPM_control_logic|axis_bram_stream_srcs_M_AXIS 1 7 3 3620 1060 NJ 1060 NJ
preplace netloc SPM_control_logic|axis_splitter_0_M_AXIS 1 6 1 N 640
preplace netloc SPM_control_logic|axis_splitter_U_M_AXIS 1 6 1 3100 700n
preplace netloc SPM_control_logic|axis_splitter_U_M_AXIS2 1 6 2 3180 1220 NJ
preplace netloc SPM_control_logic|axis_splitter_X_M_AXIS 1 4 3 NJ 560 NJ 560 N
preplace netloc SPM_control_logic|axis_splitter_X_M_AXIS2 1 4 1 2140 640n
preplace netloc SPM_control_logic|axis_splitter_Y_M_AXIS 1 4 3 2100J 720 NJ 720 3020J
preplace netloc SPM_control_logic|axis_splitter_Y_M_AXIS2 1 4 1 2100 780n
preplace netloc SPM_control_logic|axis_splitter_ZControlSignalPass_M_AXIS 1 6 1 3040 680n
preplace netloc SPM_control_logic|axis_splitter_Z_M_AXIS 1 6 1 3140 720n
preplace netloc SPM_control_logic|axis_splitter_Z_M_AXIS2 1 6 2 3160J 1200 NJ
preplace netloc SPM_control_logic|axis_spm_control_M_AXIS3 1 5 1 N 1200
preplace netloc SPM_control_logic|axis_spm_control_M_AXIS4 1 5 1 N 1020
preplace netloc SPM_control_logic|cfg3_to_cfg_dac_axis_M_AXIS 1 7 1 N 1300
preplace netloc SPM_control_logic|controller_zservo_M_AXIS_CONTROL 1 4 1 2240 370n
preplace netloc SPM_control_logic|controller_zservo_M_AXIS_PASS 1 4 2 2260 780 NJ
preplace netloc SPM_control_logic|gvp_main_M_AXIS_X 1 3 1 N 560
preplace netloc SPM_control_logic|gvp_main_M_AXIS_Y 1 3 1 N 780
levelinfo -pg 1 0 120 400 1020 4960 5390 5720 6020 6190
levelinfo -hier SPM_control_logic * 1010 1270 1580 1940 2470 2890 3360 3810 4120 *
pagesize -pg 1 -db -bbox -sgen -140 0 6350 2550
pagesize -hier SPM_control_logic -db -bbox -sgen 870 250 4290 2180
",
   "Grouping and No Loops_ScaleFactor":"2.17638",
   "Grouping and No Loops_TopLeft":"599,131",
   "Interfaces View_ExpandedHierarchyInLayout":"",
   "Interfaces View_Layers":"/PS/rst_ps7_0_125M_peripheral_aresetn:false|/SPM_control_logic/axis_bram_stream_srcs_dma_data_clk:false|/PS_data_transport/axis_4s_combine_0_bram_porta_clk:false|/axis_red_pitaya_dac_0_dac_clk:false|/axis_red_pitaya_dac_0_dac_rst:false|/PS_data_transport/McBSP_io_connect_0_McBSP_clk:false|/axis_red_pitaya_adc_0_adc_clk1:false|/SPM_control_logic/axis_dma_stream_srcs_dma_fifo_resetn:false|/PS/processing_system7_0_FCLK_RESET0_N:false|/PS/axi_dma_spmc_s2mm_introut:false|/SPM_control_logic/axis_AD5791_0_wire_PMD_clk:false|/util_ds_buf_1_IBUF_OUT:false|/util_ds_buf_2_OBUF_DS_N:false|/util_ds_buf_2_OBUF_DS_P:false|/PS/Net:false|/Q_Control_Stage/clk_wiz_0_clk_out1:false|/PS/rst_ps7_0_125M_interconnect_aresetn:false|/PS_data_transport/axis_4s_combine_0_BR_reset:false|",
   "Interfaces View_Layout":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 6 -x 1550 -y 150 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 6 -x 1550 -y 180 -defaultsOSRD
preplace port port-id_adc_clk_n_i -pg 1 -lvl 0 -x 0 -y 140 -defaultsOSRD
preplace port port-id_adc_clk_p_i -pg 1 -lvl 0 -x 0 -y 170 -defaultsOSRD
preplace port port-id_adc_csn_o -pg 1 -lvl 6 -x 1550 -y 110 -defaultsOSRD
preplace port port-id_dac_sel_o -pg 1 -lvl 6 -x 1550 -y 210 -defaultsOSRD
preplace port port-id_dac_wrt_o -pg 1 -lvl 6 -x 1550 -y 240 -defaultsOSRD
preplace portBus adc_dat_a_i -pg 1 -lvl 0 -x 0 -y 20 -defaultsOSRD
preplace portBus adc_dat_b_i -pg 1 -lvl 0 -x 0 -y 50 -defaultsOSRD
preplace portBus dac_dat_o -pg 1 -lvl 6 -x 1550 -y 20 -defaultsOSRD
preplace portBus daisy_n_i -pg 1 -lvl 0 -x 0 -y 80 -defaultsOSRD
preplace portBus daisy_p_i -pg 1 -lvl 0 -x 0 -y 110 -defaultsOSRD
preplace portBus exp_n_io -pg 1 -lvl 6 -x 1550 -y 50 -defaultsOSRD
preplace portBus exp_p_io -pg 1 -lvl 6 -x 1550 -y 80 -defaultsOSRD
preplace inst PAC_PLL -pg 1 -lvl 2 -x 380 -y 250 -defaultsOSRD
preplace inst PS -pg 1 -lvl 5 -x 1370 -y 160 -defaultsOSRD
preplace inst PS_data_transport -pg 1 -lvl 3 -x 750 -y 150 -defaultsOSRD
preplace inst SPM_control_logic -pg 1 -lvl 4 -x 1070 -y 160 -defaultsOSRD
preplace inst axis_red_pitaya_adc_0 -pg 1 -lvl 1 -x 120 -y 250 -defaultsOSRD
preplace inst axis_red_pitaya_dac_0 -pg 1 -lvl 5 -x 1370 -y 340 -defaultsOSRD
preplace inst util_ds_buf_1 -pg 1 -lvl 1 -x 120 -y 60 -defaultsOSRD
preplace inst util_ds_buf_2 -pg 1 -lvl 1 -x 120 -y 350 -defaultsOSRD
preplace inst Q_Control_Stage -pg 1 -lvl 4 -x 1070 -y 340 -defaultsOSRD
preplace netloc PAC_PLL_M_AXIS2 1 2 2 NJ 370 900
preplace netloc PS_Amplitude_Controller_M_AXIS_CONTROL 1 2 2 580J 290 930
preplace netloc PS_Amplitude_Controller_M_AXIS_CONTROL2 1 2 1 540 110n
preplace netloc PS_Amplitude_Controller_M_AXIS_PASS2 1 2 1 610 170n
preplace netloc PS_BRAM_PORTA 1 2 4 610 10 NJ 10 NJ 10 1530
preplace netloc PS_Phase_Controller_M_AXIS_CONTROL2 1 2 1 590 130n
preplace netloc PS_Phase_Controller_M_AXIS_PASS2 1 2 1 570 150n
preplace netloc PS_data_transport_M_AXIS3 1 3 1 N 140
preplace netloc PS_data_transport_M_AXIS5 1 3 1 N 180
preplace netloc PS_data_transport_M_AXIS6 1 3 1 N 200
preplace netloc PS_data_transport_M_AXIS_ADC2 1 2 2 NJ 350 920
preplace netloc PS_data_transport_M_AXIS_aux 1 3 1 890 100n
preplace netloc SPM_control_logic_M_AXIS 1 4 1 N 160
preplace netloc S_AXIS1_1 1 2 1 600 90n
preplace netloc S_AXIS_ch9s_1 1 3 1 N 120
preplace netloc S_AXIS_chBs_1 1 3 1 N 160
preplace netloc Volume_QControl_Mixer_0_M_AXIS 1 4 1 N 340
preplace netloc axis_dc_filter_0_M_AXIS_AC16 1 2 2 560J 280 910
preplace netloc axis_dc_filter_0_M_AXIS_ACDC 1 2 1 550 150n
preplace netloc axis_red_pitaya_adc_0_M_AXIS 1 1 1 N 250
preplace netloc lms_phase_amplitude_detector_0_M_AXIS_SC 1 2 2 NJ 330 N
preplace netloc processing_system7_0_DDR 1 5 1 1530J 150n
preplace netloc processing_system7_0_FIXED_IO 1 5 1 NJ 180
levelinfo -pg 1 0 120 380 750 1070 1370 1550
pagesize -pg 1 -db -bbox -sgen -170 0 1710 420
",
   "Interfaces View_ScaleFactor":"1.5",
   "Interfaces View_TopLeft":"-1310,-276",
   "No Loops_Layers":"/PS/rst_ps7_0_125M_peripheral_aresetn:true|/SPM_control_logic/axis_bram_stream_srcs_dma_data_clk:true|/PS_data_transport/axis_4s_combine_0_bram_porta_clk:true|/axis_red_pitaya_dac_0_dac_clk:true|/axis_red_pitaya_dac_0_dac_rst:true|/PS_data_transport/McBSP_io_connect_0_McBSP_clk:true|/axis_red_pitaya_adc_0_adc_clk1:true|/SPM_control_logic/axis_dma_stream_srcs_dma_fifo_resetn:true|/PS/processing_system7_0_FCLK_RESET0_N:true|/PS/axi_dma_spmc_s2mm_introut:true|/SPM_control_logic/axis_AD5791_0_wire_PMD_clk:true|/util_ds_buf_1_IBUF_OUT:true|/util_ds_buf_2_OBUF_DS_N:true|/util_ds_buf_2_OBUF_DS_P:true|/PS/Net:true|/Q_Control_Stage/clk_wiz_0_clk_out1:true|/PS/rst_ps7_0_125M_interconnect_aresetn:true|/PS_data_transport/axis_4s_combine_0_BR_reset:true|",
   "No Loops_ScaleFactor":"0.924817",
   "No Loops_TopLeft":"-1933,2",
   "Reduced Jogs_ScaleFactor":"0.88687",
   "Reduced Jogs_TopLeft":"-1823,2",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 6 -x 9020 -y 620 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 6 -x 9020 -y 650 -defaultsOSRD
preplace port Vaux0 -pg 1 -lvl 0 -x -10 -y 20 -defaultsOSRD
preplace port Vaux1 -pg 1 -lvl 0 -x -10 -y 50 -defaultsOSRD
preplace port Vaux8 -pg 1 -lvl 0 -x -10 -y 80 -defaultsOSRD
preplace port Vaux9 -pg 1 -lvl 0 -x -10 -y 110 -defaultsOSRD
preplace port Vp_Vn -pg 1 -lvl 0 -x -10 -y 140 -defaultsOSRD
preplace port gpio_rtl_0 -pg 1 -lvl 6 -x 9020 -y 50 -defaultsOSRD
preplace port spi_rtl_0 -pg 1 -lvl 6 -x 9020 -y 200 -defaultsOSRD
preplace port gpio_rtl_1 -pg 1 -lvl 6 -x 9020 -y 80 -defaultsOSRD
preplace port gpio_rtl_2 -pg 1 -lvl 6 -x 9020 -y 110 -defaultsOSRD
preplace port port-id_adc_clk_n_i -pg 1 -lvl 0 -x -10 -y 1200 -defaultsOSRD
preplace port port-id_adc_clk_p_i -pg 1 -lvl 0 -x -10 -y 1170 -defaultsOSRD
preplace port port-id_adc_csn_o -pg 1 -lvl 6 -x 9020 -y 1360 -defaultsOSRD
preplace port port-id_adc_enc_n_o -pg 1 -lvl 6 -x 9020 -y 140 -defaultsOSRD
preplace port port-id_adc_enc_p_o -pg 1 -lvl 6 -x 9020 -y 170 -defaultsOSRD
preplace port port-id_dac_clk_o -pg 1 -lvl 6 -x 9020 -y 1200 -defaultsOSRD
preplace port port-id_dac_rst_o -pg 1 -lvl 6 -x 9020 -y 1230 -defaultsOSRD
preplace port port-id_dac_sel_o -pg 1 -lvl 6 -x 9020 -y 1260 -defaultsOSRD
preplace port port-id_dac_wrt_o -pg 1 -lvl 6 -x 9020 -y 1290 -defaultsOSRD
preplace port port-id_reset_rtl_0 -pg 1 -lvl 0 -x -10 -y 170 -defaultsOSRD
preplace portBus adc_dat_a_i -pg 1 -lvl 0 -x -10 -y 1230 -defaultsOSRD
preplace portBus adc_dat_b_i -pg 1 -lvl 0 -x -10 -y 1260 -defaultsOSRD
preplace portBus dac_dat_o -pg 1 -lvl 6 -x 9020 -y 1320 -defaultsOSRD
preplace portBus dac_pwm_o -pg 1 -lvl 6 -x 9020 -y 20 -defaultsOSRD
preplace portBus daisy_n_i -pg 1 -lvl 0 -x -10 -y 860 -defaultsOSRD
preplace portBus daisy_n_o -pg 1 -lvl 6 -x 9020 -y 1100 -defaultsOSRD
preplace portBus daisy_p_i -pg 1 -lvl 0 -x -10 -y 830 -defaultsOSRD
preplace portBus daisy_p_o -pg 1 -lvl 6 -x 9020 -y 1070 -defaultsOSRD
preplace portBus exp_n_io -pg 1 -lvl 6 -x 9020 -y 960 -defaultsOSRD
preplace portBus exp_p_io -pg 1 -lvl 6 -x 9020 -y 360 -defaultsOSRD
preplace portBus led_o -pg 1 -lvl 6 -x 9020 -y 1490 -defaultsOSRD
preplace inst PAC_PLL -pg 1 -lvl 2 -x 480 -y 1230 -defaultsOSRD
preplace inst PS -pg 1 -lvl 5 -x 8780 -y 660 -defaultsOSRD
preplace inst PS_data_transport -pg 1 -lvl 3 -x 1030 -y 1040 -defaultsOSRD
preplace inst SPM_control_logic -pg 1 -lvl 4 -x 1850 -y 632 -defaultsOSRD
preplace inst axis_red_pitaya_adc_0 -pg 1 -lvl 1 -x 140 -y 1220 -defaultsOSRD
preplace inst axis_red_pitaya_dac_0 -pg 1 -lvl 5 -x 8780 -y 1260 -defaultsOSRD
preplace inst led_connect_0 -pg 1 -lvl 5 -x 8780 -y 1490 -defaultsOSRD
preplace inst util_ds_buf_1 -pg 1 -lvl 4 -x 1850 -y 3464 -defaultsOSRD
preplace inst util_ds_buf_2 -pg 1 -lvl 5 -x 8780 -y 1070 -defaultsOSRD
preplace inst xlconcat_spmc_status -pg 1 -lvl 4 -x 1850 -y 140 -defaultsOSRD
preplace inst xlslice_GVP_status -pg 1 -lvl 3 -x 1030 -y 220 -defaultsOSRD
preplace inst Q_Control_Stage -pg 1 -lvl 4 -x 1850 -y 3664 -defaultsOSRD
preplace inst SPM_control_logic|xlslice_cfg_dac_mode -pg 1 -lvl 10 -x 5670 -y 2832 -defaultsOSRD
preplace inst SPM_control_logic|xlslice_cfg_dac_send -pg 1 -lvl 10 -x 5670 -y 2932 -defaultsOSRD
preplace inst SPM_control_logic|xlslice_cfg_dac_axis -pg 1 -lvl 10 -x 5670 -y 1682 -defaultsOSRD
preplace inst SPM_control_logic|controller_zservo -pg 1 -lvl 3 -x 2430 -y 2872 -defaultsOSRD
preplace inst SPM_control_logic|cfg3_to_cfg_dac_axis -pg 1 -lvl 10 -x 5670 -y 2542 -defaultsOSRD
preplace inst SPM_control_logic|cfg3_to_cfg_dac_control -pg 1 -lvl 9 -x 5200 -y 2672 -defaultsOSRD
preplace inst SPM_control_logic|cfg3_to_module_config_data -pg 1 -lvl 4 -x 2790 -y 3092 -defaultsOSRD
preplace inst SPM_control_logic|cfg3_to_module_config_adress -pg 1 -lvl 4 -x 2790 -y 2922 -defaultsOSRD
preplace inst SPM_control_logic|axis_AD5791_0 -pg 1 -lvl 11 -x 6360 -y 2902 -defaultsOSRD
preplace inst SPM_control_logic|axis_splitter_U -pg 1 -lvl 10 -x 5670 -y 1822 -defaultsOSRD
preplace inst SPM_control_logic|axis_splitter_Z -pg 1 -lvl 8 -x 4840 -y 1652 -defaultsOSRD
preplace inst SPM_control_logic|axis_splitter_Y -pg 1 -lvl 6 -x 3720 -y 1822 -defaultsOSRD
preplace inst SPM_control_logic|axis_splitter_X -pg 1 -lvl 6 -x 3720 -y 1302 -defaultsOSRD
preplace inst SPM_control_logic|axis_splitter_CH0_S16_to_S32_aka_IN1_as32 -pg 1 -lvl 9 -x 5200 -y 2292 -defaultsOSRD
preplace inst SPM_control_logic|axis_splitter_CH1_S16_to_S32_aka_IN2_as_32 -pg 1 -lvl 1 -x 1850 -y 3022 -defaultsOSRD
preplace inst SPM_control_logic|axis_splitter_ZControlSignalPass -pg 1 -lvl 4 -x 2790 -y 2732 -defaultsOSRD
preplace inst SPM_control_logic|axis_splitter_w_slope -pg 1 -lvl 10 -x 5670 -y 2032 -defaultsOSRD
preplace inst SPM_control_logic|AD5791_io_connect_0 -pg 1 -lvl 12 -x 7810 -y 2852 -defaultsOSRD
preplace inst SPM_control_logic|axis_splitter_Zslope -pg 1 -lvl 8 -x 4840 -y 1972 -defaultsOSRD
preplace inst SPM_control_logic|spmc_signal_streaming -pg 1 -lvl 11 -x 6360 -y 2112 -defaultsOSRD
preplace inst SPM_control_logic|dds_compiler_sc_lockin -pg 1 -lvl 4 -x 2790 -y 2512 -defaultsOSRD
preplace inst SPM_control_logic|axis_splitter_Lck_SRef -pg 1 -lvl 6 -x 3720 -y 2282 -defaultsOSRD
preplace inst SPM_control_logic|axis_sadd_z_slope -pg 1 -lvl 9 -x 5200 -y 2032 -defaultsOSRD
preplace inst SPM_control_logic|cordic_sqrt_LckF0_Mag -pg 1 -lvl 9 -x 5200 -y 2532 -defaultsOSRD
preplace inst SPM_control_logic|axis_FIR_CH0 -pg 1 -lvl 10 -x 5670 -y 2222 -defaultsOSRD
preplace inst SPM_control_logic|axis_FIR_CH1 -pg 1 -lvl 2 -x 2130 -y 2922 -defaultsOSRD
preplace inst SPM_control_logic|axis_biquad_iir_LckF0_Mag -pg 1 -lvl 10 -x 5670 -y 2682 -defaultsOSRD
preplace inst SPM_control_logic|gvp_main -pg 1 -lvl 5 -x 3220 -y 1922 -defaultsOSRD
preplace inst SPM_control_logic|axis_py_lockin_F0 -pg 1 -lvl 5 -x 3220 -y 2442 -defaultsOSRD
preplace inst SPM_control_logic|axis_spm_control -pg 1 -lvl 7 -x 4320 -y 1782 -defaultsOSRD
preplace inst SPM_control_logic|spmc_signal_streaming|axis_dma_stream_srcs -pg 1 -lvl 3 -x 7230 -y 2132 -defaultsOSRD
preplace inst SPM_control_logic|spmc_signal_streaming|axis_selector_mux_16_6 -pg 1 -lvl 2 -x 6790 -y 2342 -defaultsOSRD
preplace netloc Net 1 4 2 8480J 960 NJ
preplace netloc Net1 1 4 2 8250J 360 NJ
preplace netloc PS_Amplitude_Controller_status_max 1 2 3 720J 3230 1380J 3220 8510
preplace netloc PS_Amplitude_Controller_status_min 1 2 3 670J 3250 1390J 3230 8500
preplace netloc PS_Dout 1 1 5 300 1580 830 3270 1470 3350 NJ 3350 8980
preplace netloc PS_Phase_Controller_mon_control_B 1 2 1 N 1350
preplace netloc PS_Phase_Controller_status_max 1 2 3 700J 3240 NJ 3240 8530
preplace netloc PS_Phase_Controller_status_min 1 2 3 660J 3260 NJ 3260 8540
preplace netloc PS_cfg_data 1 1 5 290 1600 820 3290 1260 3810 NJ 3810 8990
preplace netloc PS_cfg_data_reg_2 1 2 4 850 3360 NJ 3360 NJ 3360 8970
preplace netloc PS_cfg_data_reg_3 1 3 3 1520 3370 NJ 3370 8960
preplace netloc PS_data_transport_enable 1 3 2 1400 3250 8560J
preplace netloc PS_data_transport_finished_state 1 3 2 1220 322 8370J
preplace netloc PS_data_transport_mon_control 1 3 2 1210 312 8400J
preplace netloc PS_data_transport_writeposition 1 3 2 1330 332 8380J
preplace netloc SPM_control_logic_M_AXIS_PASS_tdata 1 4 1 8290 780n
preplace netloc SPM_control_logic_M_AXIS_XSMON_tdata 1 4 1 8270 440n
preplace netloc SPM_control_logic_M_AXIS_ZSMON_tdata 1 4 1 8310 800n
preplace netloc SPM_control_logic_dbg_status 1 2 3 840 3790 NJ 3790 8240
preplace netloc SPM_control_logic_dma_fifo_resetn 1 4 1 8460 900n
preplace netloc SPM_control_logic_Z_Servo_enable 1 3 2 1510 3270 8250
preplace netloc SPM_control_logic_gvp_finished 1 3 2 1490 3280 8260
preplace netloc SPM_control_logic_gvp_hold 1 3 2 1480 3320 8230
preplace netloc SPM_control_logic_last_write_addr 1 4 1 8380 840n
preplace netloc adc_clk_n_i_1 1 0 1 10J 1200n
preplace netloc adc_clk_p_i_1 1 0 1 10J 1170n
preplace netloc adc_dat_a_i_1 1 0 1 NJ 1230
preplace netloc adc_dat_b_i_1 1 0 1 10J 1250n
preplace netloc amplitude_controller_mon_signal 1 2 3 740 3210 1300J 3290 8360J
preplace netloc axis_dc_filter_0_dbg_m 1 2 3 710J 3780 NJ 3780 8470
preplace netloc axis_dc_filter_0_dbg_mdc 1 2 3 690J 3800 NJ 3800 8490
preplace netloc axis_red_pitaya_adc_0_adc_clk1 1 1 4 280 1590 810 3280 1460 3550 8580
preplace netloc axis_red_pitaya_adc_0_adc_csn 1 1 5 260J 3820 NJ 3820 NJ 3820 NJ 3820 9000J
preplace netloc axis_red_pitaya_dac_0_dac_clk 1 5 1 9000J 1200n
preplace netloc axis_red_pitaya_dac_0_dac_dat 1 5 1 9000J 1300n
preplace netloc axis_red_pitaya_dac_0_dac_rst 1 5 1 9000J 1230n
preplace netloc axis_red_pitaya_dac_0_dac_sel 1 5 1 NJ 1260
preplace netloc axis_red_pitaya_dac_0_dac_wrt 1 5 1 9000J 1280n
preplace netloc cfg_axis_phaseinc_status 1 2 3 760J 3190 1310J 3300 8550
preplace netloc cfg_axis_volume_status 1 2 3 720J 292 NJ 292 8410
preplace netloc clk_wiz_0_clk_out1 1 4 1 8590 1270n
preplace netloc clk_wiz_0_locked 1 4 1 8600 1290n
preplace netloc daisy_n_i_1 1 0 4 10J 820 NJ 820 NJ 820 1430J
preplace netloc daisy_p_i_1 1 0 4 NJ 830 NJ 830 NJ 830 1420J
preplace netloc gpio2_io_9_x20_1 1 4 1 8340 820n
preplace netloc gpio2_io_i_1 1 2 3 730J 3220 1280J 3340 8440
preplace netloc gpio2_io_i_2 1 4 1 8400 860n
preplace netloc gpio_io_0_x2_1 1 4 1 8280 460n
preplace netloc gpio_io_3_x7_1 1 2 3 740J 302 NJ 302 8450
preplace netloc gpio_io_3_x8_1 1 2 3 680J 3380 NJ 3380 8420
preplace netloc gpio_io_4_x9_1 1 2 3 750J 3200 1290J 3310 8390
preplace netloc gpio_io_5_x11_1 1 3 2 1340 3330 8450J
preplace netloc gpio_io_7_x15_1 1 4 1 8300 680n
preplace netloc gpio_io_7_x16_1 1 4 1 8320 700n
preplace netloc gpio_io_8_x17_1 1 4 1 8330 720n
preplace netloc gpio_io_8_x18_1 1 4 1 8350 740n
preplace netloc led_connect_0_leds 1 5 1 NJ 1490
preplace netloc lms_phase_amplitude_detector_0_zero_spcp 1 2 1 780 1170n
preplace netloc s_axis_aclk_1 1 4 1 8430 880n
preplace netloc util_ds_buf_1_IBUF_OUT 1 4 1 8520 1070n
preplace netloc util_ds_buf_2_OBUF_DS_N 1 5 1 9000J 1090n
preplace netloc util_ds_buf_2_OBUF_DS_P 1 5 1 NJ 1070
preplace netloc xlconcat_spmc_status_dout 1 4 1 8480 140n
preplace netloc xlslice_0_Dout 1 3 1 NJ 220
preplace netloc SPM_control_logic_Z_Servo_Hold 1 3 2 1500 3770 8220
preplace netloc PS_Amplitude_Controller_M_AXIS_CONTROL 1 2 2 690 850 1370J
preplace netloc PS_Amplitude_Controller_M_AXIS_CONTROL2 1 2 1 730 950n
preplace netloc PS_Amplitude_Controller_M_AXIS_PASS2 1 2 1 810 1010n
preplace netloc PS_BRAM_PORTA 1 2 4 850 282 NJ 282 NJ 282 8960
preplace netloc PS_Phase_Controller_M_AXIS_CONTROL2 1 2 1 780 970n
preplace netloc PS_Phase_Controller_M_AXIS_PASS2 1 2 1 800 990n
preplace netloc PS_data_transport_M_AXIS3 1 3 1 1460 960n
preplace netloc PS_data_transport_M_AXIS5 1 3 1 1440 1000n
preplace netloc PS_data_transport_M_AXIS6 1 3 1 1410 1020n
preplace netloc PS_data_transport_M_AXIS_ADC2 1 2 2 800 1220 1360J
preplace netloc PS_data_transport_M_AXIS_aux 1 3 1 1320 920n
preplace netloc SPM_control_logic_M_AXIS 1 4 1 8260 420n
preplace netloc S_AXIS1_1 1 2 1 790 930n
preplace netloc S_AXIS_ch5s_1 1 2 2 770 2192 NJ
preplace netloc S_AXIS_ch9s_1 1 3 1 1470 940n
preplace netloc S_AXIS_chBs_1 1 3 1 1450 980n
preplace netloc Volume_QControl_Mixer_0_M_AXIS 1 4 1 8570 1230n
preplace netloc axis_dc_filter_0_M_AXIS_AC16 1 2 2 660 840 1350J
preplace netloc axis_dc_filter_0_M_AXIS_ACDC 1 2 1 660 950n
preplace netloc axis_red_pitaya_adc_0_M_AXIS 1 1 1 N 1200
preplace netloc lms_phase_amplitude_detector_0_M_AXIS_SC 1 2 2 790 3180 1270J
preplace netloc processing_system7_0_DDR 1 5 1 NJ 620
preplace netloc processing_system7_0_FIXED_IO 1 5 1 8960J 640n
preplace netloc SPM_control_logic|Net 1 12 1 N 2842
preplace netloc SPM_control_logic|Net1 1 12 1 N 1542
preplace netloc SPM_control_logic|PS_cfg_data_reg_3 1 0 10 NJ 2942 1990J 3002 NJ 3002 2640 2652 NJ 2652 N 2652 NJ 2652 NJ 2652 5040 2602 5450
preplace netloc SPM_control_logic|a_clk 1 0 11 1710 2922 2010 2842 2250 2982 2630 2442 2990 2222 3540 2012 4100 2042 4670 1832 5020 1832 5440 2992 6060
preplace netloc SPM_control_logic|axis_AD5791_0_mon0 1 11 2 7630 2092 NJ
preplace netloc SPM_control_logic|axis_AD5791_0_mon1 1 11 2 7650 2112 NJ
preplace netloc SPM_control_logic|axis_AD5791_0_mon2 1 11 2 7660 2142 8050J
preplace netloc SPM_control_logic|axis_AD5791_0_mon3 1 11 2 7640 2072 NJ
preplace netloc SPM_control_logic|axis_AD5791_0_wire_PMD_clk 1 11 1 N 2832
preplace netloc SPM_control_logic|axis_AD5791_0_wire_PMD_dac 1 11 1 N 2872
preplace netloc SPM_control_logic|axis_AD5791_0_wire_PMD_sync 1 11 1 N 2852
preplace netloc SPM_control_logic|axis_bram_stream_srcs_dma_data_clk 1 11 2 7610 2122 7970J
preplace netloc SPM_control_logic|axis_dma_stream_srcs_dma_fifo_resetn 1 11 2 N 2132 7960J
preplace netloc SPM_control_logic|axis_dma_stream_srcs_last_write_addr 1 11 2 N 2152 NJ
preplace netloc SPM_control_logic|axis_dma_stream_srcs_ready 1 4 8 3020 3042 NJ 3042 NJ 3042 NJ 3042 NJ 3042 NJ 3042 NJ 3042 7570
preplace netloc SPM_control_logic|axis_splitter_ZControlSignalPass_monitor 1 4 9 2950 1512 NJ 1512 NJ 1512 NJ 1512 NJ 1512 NJ 1512 NJ 1512 7570J 1562 NJ
preplace netloc SPM_control_logic|axis_splitter_Z_monitor 1 8 5 4970 1602 NJ 1602 NJ 1602 NJ 1602 7980J
preplace netloc SPM_control_logic|axis_spm_control_0_M_AXIS_X0MON_tdata 1 7 6 4560 1822 NJ 1822 5380J 1592 NJ 1592 NJ 1592 7990J
preplace netloc SPM_control_logic|axis_spm_control_0_M_AXIS_XSMON_tdata 1 7 6 4540 1572 NJ 1572 NJ 1572 NJ 1572 NJ 1572 8000J
preplace netloc SPM_control_logic|axis_spm_control_0_M_AXIS_YSMON_tdata 1 7 6 N 1862 NJ 1862 5520J 1922 5830J 2692 7600J 1782 NJ
preplace netloc SPM_control_logic|axis_spm_control_0_M_AXIS_Z0MON_tdata 1 7 6 4690 1892 5030J 1912 NJ 1912 5980J 2702 7620J 1802 NJ
preplace netloc SPM_control_logic|axis_spm_control_0_M_AXIS_ZSMON_tdata 1 7 6 4550 1552 NJ 1552 NJ 1552 NJ 1552 NJ 1552 8010J
preplace netloc SPM_control_logic|cfg1_1 1 0 11 1720J 2832 NJ 2832 2260 3012 N 3012 NJ 3012 N 3012 NJ 3012 NJ 3012 NJ 3012 NJ 3012 6090
preplace netloc SPM_control_logic|cfg3_to_cfg_dac_axis_data 1 10 3 5910 1622 NJ 1622 NJ
preplace netloc SPM_control_logic|cfg3_to_cfg_dac_control_data 1 9 1 5470 1682n
preplace netloc SPM_control_logic|cfg3_to_gvp_program_vector_data 1 4 7 3000 2662 NJ 2662 4110J 2742 NJ 2742 NJ 2742 5510J 3002 6100
preplace netloc SPM_control_logic|controller_zservo_enable 1 3 10 2590 1522 NJ 1522 NJ 1522 NJ 1522 NJ 1522 NJ 1522 NJ 1522 NJ 1522 7580J 1512 8040J
preplace netloc SPM_control_logic|gvp_0_options 1 2 4 2280 2992 NJ 2992 NJ 2992 3420
preplace netloc SPM_control_logic|gvp_main_dbg_i 1 12 1 N 1662
preplace netloc SPM_control_logic|gvp_main_dbg_status 1 5 8 3470 1532 NJ 1532 NJ 1532 NJ 1532 NJ 1532 NJ 1532 NJ 1532 8030J
preplace netloc SPM_control_logic|gvp_main_gvp_finished 1 5 8 3440 1502 NJ 1502 NJ 1502 NJ 1502 NJ 1502 NJ 1502 NJ 1502 8050J
preplace netloc SPM_control_logic|gvp_main_gvp_hold 1 5 8 3480 1542 NJ 1542 NJ 1542 NJ 1542 NJ 1542 NJ 1542 NJ 1542 8020J
preplace netloc SPM_control_logic|gvp_main_section 1 12 1 N 1682
preplace netloc SPM_control_logic|gvp_main_store_data 1 5 6 3510 2032 NJ 2032 4700J 1882 NJ 1882 5480J 1942 5970J
preplace netloc SPM_control_logic|xlslice_cfg_dac_axis_Dout 1 10 1 5950 1682n
preplace netloc SPM_control_logic|xlslice_cfg_dac_mode_Dout 1 10 1 5840J 2832n
preplace netloc SPM_control_logic|xlslice_cfg_dac_send_Dout 1 10 1 5820J 2932n
preplace netloc SPM_control_logic|cfg3_to_gvp_setvector_data 1 4 7 2980 2672 NJ 2672 4090J 2752 NJ 2752 NJ 2752 5520J 2772 6070
preplace netloc SPM_control_logic|controller_zservo_hold 1 3 10 2580 3002 NJ 3002 NJ 3002 NJ 3002 NJ 3002 NJ 3002 5360J 3182 NJ 3182 NJ 3182 NJ
preplace netloc SPM_control_logic|gvp_main_reset_state 1 5 6 3460 3022 NJ 3022 NJ 3022 NJ 3022 NJ 3022 6080J
preplace netloc SPM_control_logic|S_AXIS_1 1 0 1 1700 1202n
preplace netloc SPM_control_logic|S_AXIS_ch5s_1 1 0 9 1690J 2182 NJ 2182 NJ 2182 NJ 2182 NJ 2182 NJ 2182 NJ 2182 NJ 2182 4970
preplace netloc SPM_control_logic|S_AXIS_ch9s_DFREQ_1 1 0 11 NJ 1222 NJ 1222 NJ 1222 NJ 1222 NJ 1222 NJ 1222 NJ 1222 NJ 1222 NJ 1222 NJ 1222 6090
preplace netloc SPM_control_logic|S_AXIS_chA_EXEC_1 1 0 11 NJ 1622 NJ 1622 NJ 1622 2580J 1512 2940J 1502 3410J 1492 NJ 1492 NJ 1492 NJ 1492 NJ 1492 6050
preplace netloc SPM_control_logic|S_AXIS_chB_PHASE_1 1 0 11 NJ 2132 NJ 2132 NJ 2132 NJ 2132 NJ 2132 3440J 2392 NJ 2392 NJ 2392 NJ 2392 NJ 2392 5870
preplace netloc SPM_control_logic|S_AXIS_chC_AMPL_1 1 0 11 NJ 2152 NJ 2152 NJ 2152 NJ 2152 NJ 2152 NJ 2152 NJ 2152 NJ 2152 5040J 2142 NJ 2142 5820
preplace netloc SPM_control_logic|S_AXIS_chEs_dFreqCtrl_1 1 0 11 NJ 2172 NJ 2172 NJ 2172 NJ 2172 NJ 2172 NJ 2172 NJ 2172 NJ 2172 NJ 2172 5460J 2302 5850
preplace netloc SPM_control_logic|axis_FIR_0_M_AXIS 1 10 1 5860 2022n
preplace netloc SPM_control_logic|axis_FIR_1_M_AXIS 1 2 1 2270 2842n
preplace netloc SPM_control_logic|axis_bram_stream_srcs_M_AXIS 1 11 2 7590 1522 NJ
preplace netloc SPM_control_logic|axis_py_lockin_0_M_AXIS_SDref 1 5 6 3560J 2402 NJ 2402 NJ 2402 NJ 2402 NJ 2402 6010
preplace netloc SPM_control_logic|axis_py_lockin_0_M_AXIS_Sref 1 5 1 3550 2272n
preplace netloc SPM_control_logic|axis_py_lockin_0_M_AXIS_X 1 5 6 3590J 2462 NJ 2462 NJ 2462 NJ 2462 NJ 2462 6030
preplace netloc SPM_control_logic|axis_py_lockin_0_M_AXIS_Y 1 5 6 3580 2422 NJ 2422 NJ 2422 NJ 2422 NJ 2422 6000J
preplace netloc SPM_control_logic|axis_sadd_z_slope_M_AXIS_SUM 1 9 1 5370 2022n
preplace netloc SPM_control_logic|axis_splitter_CH0_S16_to_S32_M_AXIS 1 9 1 5450 2202n
preplace netloc SPM_control_logic|axis_splitter_CH0_S16_to_S33_M_AXIS 1 1 1 1980 2902n
preplace netloc SPM_control_logic|axis_splitter_CH1_S16_to_S32_aka_IN2_as_32_M_AXIS2 1 1 10 2000J 2122 NJ 2122 NJ 2122 NJ 2122 3520J 2102 NJ 2102 4710J 1872 NJ 1872 5510J 1902 N
preplace netloc SPM_control_logic|axis_splitter_U_M_AXIS 1 10 1 6040 1802n
preplace netloc SPM_control_logic|axis_splitter_U_M_AXIS2 1 10 1 5940 1822n
preplace netloc SPM_control_logic|axis_splitter_X_M_AXIS 1 6 5 NJ 1282 NJ 1282 NJ 1282 NJ 1282 6080
preplace netloc SPM_control_logic|axis_splitter_X_M_AXIS2 1 6 1 3870 1302n
preplace netloc SPM_control_logic|axis_splitter_Y_M_AXIS 1 6 5 3870J 2052 NJ 2052 4990J 1952 NJ 1952 6010
preplace netloc SPM_control_logic|axis_splitter_Y_M_AXIS2 1 6 1 3850 1782n
preplace netloc SPM_control_logic|axis_splitter_Z1_M_AXIS 1 8 3 4980J 2122 NJ 2122 5880
preplace netloc SPM_control_logic|axis_splitter_Z1_M_AXIS2 1 8 1 4970 1972n
preplace netloc SPM_control_logic|axis_splitter_ZControlSignalPass_M_AXIS 1 4 7 2960J 2312 3430J 2382 NJ 2382 NJ 2382 NJ 2382 NJ 2382 5920
preplace netloc SPM_control_logic|axis_splitter_ZControlSignalPass_M_AXIS2 1 4 1 3010 2432n
preplace netloc SPM_control_logic|axis_splitter_Z_M_AXIS 1 8 3 5000J 1622 NJ 1622 5860
preplace netloc SPM_control_logic|axis_splitter_Z_M_AXIS2 1 8 1 5040 1652n
preplace netloc SPM_control_logic|axis_splitter_Zslope1_M_AXIS 1 6 5 4100J 2132 NJ 2132 NJ 2132 NJ 2132 5930
preplace netloc SPM_control_logic|axis_splitter_Zslope1_M_AXIS2 1 6 1 3860 1722n
preplace netloc SPM_control_logic|axis_splitter_w_slope_M_AXIS 1 10 1 5840 1922n
preplace netloc SPM_control_logic|axis_splitter_w_slope_M_AXIS2 1 10 1 5890 2032n
preplace netloc SPM_control_logic|axis_spm_control_0_M_AXIS1 1 7 4 4710 1732 5010J 1612 NJ 1612 6020J
preplace netloc SPM_control_logic|axis_spm_control_0_M_AXIS2 1 7 4 4580 1742 NJ 1742 NJ 1742 5990J
preplace netloc SPM_control_logic|axis_spm_control_M_AXIS3 1 7 1 N 1642
preplace netloc SPM_control_logic|axis_spm_control_M_AXIS4 1 7 3 4570 1812 NJ 1812 NJ
preplace netloc SPM_control_logic|axis_spm_control_M_AXIS_ZSMON 1 7 4 4570 1842 NJ 1842 5500J 2352 NJ
preplace netloc SPM_control_logic|axis_spm_control_M_AXIS_Z_SLOPE 1 7 1 N 1962
preplace netloc SPM_control_logic|cfg3_to_cfg_dac_axis_M_AXIS 1 10 1 5850 2532n
preplace netloc SPM_control_logic|controller_zservo_M_AXIS_CONTROL 1 3 4 2580J 2192 NJ 2192 3500J 2002 3880
preplace netloc SPM_control_logic|controller_zservo_M_AXIS_MON 1 3 1 2610 2722n
preplace netloc SPM_control_logic|controller_zservo_M_AXIS_PASS 1 3 8 2600J 2202 NJ 2202 3550J 2192 NJ 2192 NJ 2192 NJ 2192 5370J 2312 5900
preplace netloc SPM_control_logic|gvp_main_M_AXIS_SRCS 1 5 6 3550 2022 NJ 2022 4680J 1852 NJ 1852 5490J 2322 5960J
preplace netloc SPM_control_logic|gvp_main_M_AXIS_U 1 5 2 3460 1742 NJ
preplace netloc SPM_control_logic|gvp_main_M_AXIS_X 1 5 1 3420 1292n
preplace netloc SPM_control_logic|gvp_main_M_AXIS_Y 1 5 1 3520 1812n
preplace netloc SPM_control_logic|gvp_main_M_AXIS_Z 1 5 2 N 1902 3890J
preplace netloc SPM_control_logic|gvp_main_M_AXIS_gvp_time 1 5 6 3520 2062 NJ 2062 NJ 2062 5030J 1932 NJ 1932 6000J
preplace netloc SPM_control_logic|gvp_main_M_AXIS_index 1 5 6 3490 2112 NJ 2112 NJ 2112 NJ 2112 NJ 2112 5960J
preplace netloc SPM_control_logic|dds_compiler_sc_lockin_M_AXIS_DATA 1 4 1 2970 2412n
preplace netloc SPM_control_logic|axis_py_lockin_F0_M_AXIS_A2 1 5 4 3510 2362 NJ 2362 NJ 2362 4970J
preplace netloc SPM_control_logic|axis_py_lockin_F0_M_AXIS_i 1 5 6 3570 2372 NJ 2372 NJ 2372 NJ 2372 NJ 2372 NJ
preplace netloc SPM_control_logic|axis_py_lockin_F0_M_AXIS_SignalOut 1 5 6 NJ 2432 NJ 2432 NJ 2432 NJ 2432 NJ 2432 6090
preplace netloc SPM_control_logic|cordic_sqrt_M_AXIS_DOUT 1 9 1 5360 2532n
preplace netloc SPM_control_logic|axis_biquad_iir_filt_0_M_AXIS 1 10 1 6040 2272n
preplace netloc SPM_control_logic|gvp_main_M_AXIS_B 1 5 2 3450 1702 NJ
preplace netloc SPM_control_logic|gvp_main_M_AXIS_A 1 5 2 3430 1682 NJ
preplace netloc SPM_control_logic|axis_spm_control_M_AXIS5 1 4 4 3030 2212 3570J 2202 NJ 2202 4530
preplace netloc SPM_control_logic|axis_splitter_CH0_S16_to_S32_aka_IN1_as32_M_AXIS2 1 9 2 5360J 2412 N
preplace netloc SPM_control_logic|axis_py_lockin_F0_M_AXIS_DDSPhaseInc 1 3 3 2640 2302 NJ 2302 3410
preplace netloc SPM_control_logic|spmc_signal_streaming|a_clk 1 0 3 N 2562 6520 2582 7030
preplace netloc SPM_control_logic|spmc_signal_streaming|axis_bram_stream_srcs_dma_data_clk 1 3 1 N 2112
preplace netloc SPM_control_logic|spmc_signal_streaming|axis_dma_stream_srcs_dma_fifo_resetn 1 3 1 N 2132
preplace netloc SPM_control_logic|spmc_signal_streaming|axis_dma_stream_srcs_last_write_addr 1 3 1 N 2152
preplace netloc SPM_control_logic|spmc_signal_streaming|axis_dma_stream_srcs_ready 1 3 1 N 2172
preplace netloc SPM_control_logic|spmc_signal_streaming|gvp_main_store_data 1 0 3 6260J 2592 NJ 2592 7040
preplace netloc SPM_control_logic|spmc_signal_streaming|xlslice_gvp_reset_Dout 1 0 3 NJ 2602 NJ 2602 7050
preplace netloc SPM_control_logic|spmc_signal_streaming|config_addr_1 1 0 2 6270 2502 NJ
preplace netloc SPM_control_logic|spmc_signal_streaming|config_data_1 1 0 2 6280 2522 NJ
preplace netloc SPM_control_logic|spmc_signal_streaming|Conn1 1 0 2 NJ 2252 6450
preplace netloc SPM_control_logic|spmc_signal_streaming|Conn2 1 0 2 NJ 2272 6440
preplace netloc SPM_control_logic|spmc_signal_streaming|Conn3 1 0 2 NJ 2292 6430
preplace netloc SPM_control_logic|spmc_signal_streaming|Conn4 1 0 2 NJ 2312 6420
preplace netloc SPM_control_logic|spmc_signal_streaming|Conn5 1 0 2 NJ 2352 6530
preplace netloc SPM_control_logic|spmc_signal_streaming|Conn6 1 0 2 NJ 2332 6530
preplace netloc SPM_control_logic|spmc_signal_streaming|S_AXIS_ch9s_DFREQ_1 1 0 2 NJ 1802 6530
preplace netloc SPM_control_logic|spmc_signal_streaming|S_AXIS_chA_EXEC_1 1 0 2 NJ 1822 6520
preplace netloc SPM_control_logic|spmc_signal_streaming|S_AXIS_chB_PHASE_1 1 0 2 NJ 1842 6510
preplace netloc SPM_control_logic|spmc_signal_streaming|S_AXIS_chC_AMPL_1 1 0 2 NJ 1862 6500
preplace netloc SPM_control_logic|spmc_signal_streaming|S_AXIS_chEs_dFreqCtrl_1 1 0 2 NJ 1882 6490
preplace netloc SPM_control_logic|spmc_signal_streaming|axis_FIR_0_M_AXIS 1 0 3 NJ 2022 NJ 2022 N
preplace netloc SPM_control_logic|spmc_signal_streaming|axis_bram_stream_srcs_M_AXIS 1 3 1 N 2092
preplace netloc SPM_control_logic|spmc_signal_streaming|axis_selector_0_M_AXIS_1 1 2 1 6950 2102n
preplace netloc SPM_control_logic|spmc_signal_streaming|axis_selector_0_M_AXIS_2 1 2 1 6960 2122n
preplace netloc SPM_control_logic|spmc_signal_streaming|axis_selector_0_M_AXIS_3 1 2 1 6970 2142n
preplace netloc SPM_control_logic|spmc_signal_streaming|axis_selector_0_M_AXIS_4 1 2 1 6980 2162n
preplace netloc SPM_control_logic|spmc_signal_streaming|axis_selector_mux_16_4_M_AXIS_5 1 2 1 7000 2182n
preplace netloc SPM_control_logic|spmc_signal_streaming|axis_selector_mux_16_6_M_AXIS_6 1 2 1 7020 2202n
preplace netloc SPM_control_logic|spmc_signal_streaming|axis_splitter_CH1_S16_to_S32_aka_IN2_as_32_M_AXIS2 1 0 2 NJ 1902 6460
preplace netloc SPM_control_logic|spmc_signal_streaming|axis_splitter_U_M_AXIS 1 0 3 NJ 2002 NJ 2002 N
preplace netloc SPM_control_logic|spmc_signal_streaming|axis_splitter_X_M_AXIS 1 0 3 NJ 1942 NJ 1942 N
preplace netloc SPM_control_logic|spmc_signal_streaming|axis_splitter_Y_M_AXIS 1 0 3 NJ 1962 NJ 1962 N
preplace netloc SPM_control_logic|spmc_signal_streaming|axis_splitter_Z1_M_AXIS 1 0 3 NJ 2082 NJ 2082 N
preplace netloc SPM_control_logic|spmc_signal_streaming|axis_splitter_ZControlSignalPass_M_AXIS 1 0 3 NJ 2042 NJ 2042 N
preplace netloc SPM_control_logic|spmc_signal_streaming|axis_splitter_Z_M_AXIS 1 0 3 NJ 1982 NJ 1982 N
preplace netloc SPM_control_logic|spmc_signal_streaming|axis_splitter_w_slope_M_AXIS 1 0 2 NJ 1922 6410
preplace netloc SPM_control_logic|spmc_signal_streaming|controller_zservo_M_AXIS_PASS 1 0 3 NJ 2062 NJ 2062 N
preplace netloc SPM_control_logic|spmc_signal_streaming|gvp_main_M_AXIS_SRCS 1 0 3 NJ 2142 6470J 2052 6990
preplace netloc SPM_control_logic|spmc_signal_streaming|gvp_main_M_AXIS_gvp_time 1 0 3 6260J 2072 NJ 2072 7010
preplace netloc SPM_control_logic|spmc_signal_streaming|gvp_main_M_AXIS_index 1 0 3 NJ 2122 6480J 2102 6940
preplace netloc SPM_control_logic|spmc_signal_streaming|Conn7 1 0 2 6280J 2302 N
preplace netloc SPM_control_logic|spmc_signal_streaming|Conn8 1 0 2 6270J 2282 N
preplace netloc SPM_control_logic|spmc_signal_streaming|Conn9 1 0 2 6260J 2262 N
levelinfo -pg 1 -10 140 480 1030 1850 8780 9020
levelinfo -hier SPM_control_logic * 1850 2130 2430 2790 3220 3720 4320 4840 5200 5670 6360 7810 *
levelinfo -hier SPM_control_logic|spmc_signal_streaming * 6390 6790 7230 *
pagesize -pg 1 -db -bbox -sgen -180 0 9180 4010
pagesize -hier SPM_control_logic -db -bbox -sgen 1660 362 8080 3192
pagesize -hier SPM_control_logic|spmc_signal_streaming -db -bbox -sgen 6230 1762 7440 2672
"
}

  # Restore current instance
  current_bd_instance $oldCurInst

  validate_bd_design
  save_bd_design
  close_bd_design $design_name 
}
# End of cr_bd_system()
cr_bd_system ""
set_property REGISTERED_WITH_MANAGER "1" [get_files system.bd ] 
set_property SYNTH_CHECKPOINT_MODE "Hierarchical" [get_files system.bd ] 

set idrFlowPropertiesConstraints ""
catch {
 set idrFlowPropertiesConstraints [get_param runs.disableIDRFlowPropertyConstraints]
 set_param runs.disableIDRFlowPropertyConstraints 1
}

# Create 'synth_1' run (if not found)
if {[string equal [get_runs -quiet synth_1] ""]} {
    create_run -name synth_1 -part xc7z020clg400-1 -flow {Vivado Synthesis 2023} -strategy "Vivado Synthesis Defaults" -report_strategy {No Reports} -constrset constrs_1
} else {
  set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
  set_property flow "Vivado Synthesis 2023" [get_runs synth_1]
}
set obj [get_runs synth_1]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Synthesis Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'synth_1_synth_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0] "" ] } {
  create_report_config -report_name synth_1_synth_report_utilization_0 -report_type report_utilization:1.0 -steps synth_design -runs synth_1
}
set obj [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0]
if { $obj != "" } {

}
set obj [get_runs synth_1]
set_property -name "part" -value "xc7z020clg400-1" -objects $obj
set_property -name "auto_incremental_checkpoint" -value "1" -objects $obj
set_property -name "strategy" -value "Vivado Synthesis Defaults" -objects $obj

# set the current synth run
current_run -synthesis [get_runs synth_1]

# Create 'impl_1' run (if not found)
if {[string equal [get_runs -quiet impl_1] ""]} {
    create_run -name impl_1 -part xc7z020clg400-1 -flow {Vivado Implementation 2023} -strategy "Vivado Implementation Defaults" -report_strategy {No Reports} -constrset constrs_1 -parent_run synth_1
} else {
  set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
  set_property flow "Vivado Implementation 2023" [get_runs impl_1]
}
set obj [get_runs impl_1]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Implementation Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'impl_1_init_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_init_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps init_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_opt_report_drc_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0] "" ] } {
  create_report_config -report_name impl_1_opt_report_drc_0 -report_type report_drc:1.0 -steps opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0]
if { $obj != "" } {

}
# Create 'impl_1_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_power_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps power_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_place_report_io_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0] "" ] } {
  create_report_config -report_name impl_1_place_report_io_0 -report_type report_io:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0]
if { $obj != "" } {

}
# Create 'impl_1_place_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0] "" ] } {
  create_report_config -report_name impl_1_place_report_utilization_0 -report_type report_utilization:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0]
if { $obj != "" } {

}
# Create 'impl_1_place_report_control_sets_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0] "" ] } {
  create_report_config -report_name impl_1_place_report_control_sets_0 -report_type report_control_sets:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0]
if { $obj != "" } {
set_property -name "options.verbose" -value "1" -objects $obj

}
# Create 'impl_1_place_report_incremental_reuse_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0] "" ] } {
  create_report_config -report_name impl_1_place_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj

}
# Create 'impl_1_place_report_incremental_reuse_1' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1] "" ] } {
  create_report_config -report_name impl_1_place_report_incremental_reuse_1 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj

}
# Create 'impl_1_place_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_place_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_post_place_power_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_post_place_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_place_power_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_phys_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_route_report_drc_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0] "" ] } {
  create_report_config -report_name impl_1_route_report_drc_0 -report_type report_drc:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_methodology_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0] "" ] } {
  create_report_config -report_name impl_1_route_report_methodology_0 -report_type report_methodology:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_power_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0] "" ] } {
  create_report_config -report_name impl_1_route_report_power_0 -report_type report_power:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_route_status_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0] "" ] } {
  create_report_config -report_name impl_1_route_report_route_status_0 -report_type report_route_status:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_route_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0]
if { $obj != "" } {
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_route_report_incremental_reuse_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0] "" ] } {
  create_report_config -report_name impl_1_route_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_clock_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0] "" ] } {
  create_report_config -report_name impl_1_route_report_clock_utilization_0 -report_type report_clock_utilization:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_bus_skew_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_bus_skew_0] "" ] } {
  create_report_config -report_name impl_1_route_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_bus_skew_0]
if { $obj != "" } {
set_property -name "options.warn_on_violation" -value "1" -objects $obj

}
# Create 'impl_1_post_route_phys_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_post_route_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_route_phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj
set_property -name "options.warn_on_violation" -value "1" -objects $obj

}
# Create 'impl_1_post_route_phys_opt_report_bus_skew_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_bus_skew_0] "" ] } {
  create_report_config -report_name impl_1_post_route_phys_opt_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps post_route_phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_bus_skew_0]
if { $obj != "" } {
set_property -name "options.warn_on_violation" -value "1" -objects $obj

}
set obj [get_runs impl_1]
set_property -name "part" -value "xc7z020clg400-1" -objects $obj
set_property -name "auto_incremental_checkpoint" -value "1" -objects $obj
set_property -name "incremental_checkpoint.directive" -value "RuntimeOptimized" -objects $obj
set_property -name "strategy" -value "Vivado Implementation Defaults" -objects $obj
set_property -name "steps.write_bitstream.args.readback_file" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.verbose" -value "0" -objects $obj

# set the current impl run
current_run -implementation [get_runs impl_1]
catch {
 if { $idrFlowPropertiesConstraints != {} } {
   set_param runs.disableIDRFlowPropertyConstraints $idrFlowPropertiesConstraints
 }
}

puts "INFO: Project created:${_xil_proj_name_}"
# Create 'drc_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "drc_1" ] ] ""]} {
create_dashboard_gadget -name {drc_1} -type drc
}
set obj [get_dashboard_gadgets [ list "drc_1" ] ]
set_property -name "reports" -value "impl_1#impl_1_route_report_drc_0" -objects $obj

# Create 'methodology_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "methodology_1" ] ] ""]} {
create_dashboard_gadget -name {methodology_1} -type methodology
}
set obj [get_dashboard_gadgets [ list "methodology_1" ] ]
set_property -name "reports" -value "impl_1#impl_1_route_report_methodology_0" -objects $obj

# Create 'power_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "power_1" ] ] ""]} {
create_dashboard_gadget -name {power_1} -type power
}
set obj [get_dashboard_gadgets [ list "power_1" ] ]
set_property -name "reports" -value "impl_1#impl_1_route_report_power_0" -objects $obj

# Create 'timing_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "timing_1" ] ] ""]} {
create_dashboard_gadget -name {timing_1} -type timing
}
set obj [get_dashboard_gadgets [ list "timing_1" ] ]
set_property -name "reports" -value "impl_1#impl_1_route_report_timing_summary_0" -objects $obj

# Create 'utilization_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "utilization_1" ] ] ""]} {
create_dashboard_gadget -name {utilization_1} -type utilization
}
set obj [get_dashboard_gadgets [ list "utilization_1" ] ]
set_property -name "reports" -value "synth_1#synth_1_synth_report_utilization_0" -objects $obj
set_property -name "run.step" -value "synth_design" -objects $obj
set_property -name "run.type" -value "synthesis" -objects $obj

# Create 'utilization_2' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "utilization_2" ] ] ""]} {
create_dashboard_gadget -name {utilization_2} -type utilization
}
set obj [get_dashboard_gadgets [ list "utilization_2" ] ]
set_property -name "reports" -value "impl_1#impl_1_place_report_utilization_0" -objects $obj

move_dashboard_gadget -name {utilization_1} -row 0 -col 0
move_dashboard_gadget -name {power_1} -row 1 -col 0
move_dashboard_gadget -name {drc_1} -row 2 -col 0
move_dashboard_gadget -name {timing_1} -row 0 -col 1
move_dashboard_gadget -name {utilization_2} -row 1 -col 1
move_dashboard_gadget -name {methodology_1} -row 2 -col 1
