Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Oct 22 10:10:33 2025
| Host         : zhou running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    40 |
| Unused register locations in slices containing registers |   140 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |            2 |
|      3 |            5 |
|      4 |            6 |
|      5 |            5 |
|      6 |            1 |
|      8 |            3 |
|     10 |            1 |
|     11 |            1 |
|     12 |            3 |
|     15 |            1 |
|    16+ |           11 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             199 |           69 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             341 |          106 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------+------------------------------+------------------+----------------+
|  Clock Signal  |               Enable Signal              |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------+------------------------------------------+------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | u_stepper/motor_en_i_1_n_0               | u_stepper/system_reset_reg_0 |                1 |              1 |
|  clk_IBUF_BUFG | u_rx_image/rx_buf[3][3]_i_1_n_0          | u_fsm/AR[0]                  |                1 |              2 |
|  clk_IBUF_BUFG | u_rx_image/rx_buf[3][3]_i_1_n_0          | u_fsm/system_reset_reg       |                1 |              2 |
|  clk_IBUF_BUFG |                                          | u_stepper/system_reset_reg_0 |                2 |              3 |
|  clk_IBUF_BUFG | u_fsm/FSM_onehot_state[4]_i_1_n_0        | u_stepper/system_reset_reg   |                1 |              3 |
|  clk_IBUF_BUFG | u_rx_image/checksum[7]_i_1_n_0           | u_fsm/system_reset_reg       |                1 |              3 |
|  clk_IBUF_BUFG | u_rx_image/rx_buf[6][7]_i_1_n_0          | u_fsm/system_reset_reg       |                1 |              3 |
|  clk_IBUF_BUFG | u_rx_image/rx_buf[7][7]_i_1_n_0          | u_fsm/system_reset_reg       |                1 |              3 |
|  clk_IBUF_BUFG | u_rx_image/byte_cnt[3]_i_1_n_0           | u_rx_image/system_reset_reg  |                2 |              4 |
|  clk_IBUF_BUFG | u_rx_image/rx_buf[4][7]_i_1_n_0          | u_fsm/system_reset_reg       |                1 |              4 |
|  clk_IBUF_BUFG | u_rx_image/rx_buf                        | u_fsm/system_reset_reg       |                1 |              4 |
|  clk_IBUF_BUFG | u_rx_image/rx_buf[2][7]_i_1_n_0          | u_fsm/AR[0]                  |                1 |              4 |
|  clk_IBUF_BUFG | u_rx_image/rx_buf[2][7]_i_1_n_0          | u_fsm/system_reset_reg       |                1 |              4 |
|  clk_IBUF_BUFG | u_rx_image/rx_buf[4][7]_i_1_n_0          | u_fsm/AR[0]                  |                1 |              4 |
|  clk_IBUF_BUFG | u_rx_image/checksum[7]_i_1_n_0           | u_rx_image/system_reset_reg  |                1 |              5 |
|  clk_IBUF_BUFG | u_fsm/FSM_onehot_state[4]_i_1_n_0        | u_rx_image/system_reset_reg  |                2 |              5 |
|  clk_IBUF_BUFG | u_rx_image/rx_buf[6][7]_i_1_n_0          | u_rx_image/system_reset_reg  |                1 |              5 |
|  clk_IBUF_BUFG | u_stepper/FSM_onehot_state[4]_i_1__0_n_0 | u_stepper/system_reset_reg   |                1 |              5 |
|  clk_IBUF_BUFG | u_rx_image/rx_buf[7][7]_i_1_n_0          | u_fsm/AR[0]                  |                1 |              5 |
|  clk_IBUF_BUFG | u_stepper/enable_delay[7]_i_1_n_0        | u_stepper/system_reset_reg   |                2 |              6 |
|  clk_IBUF_BUFG | u_rx_image/rx_byte_temp                  | u_rx_image/system_reset_reg  |                3 |              8 |
|  clk_IBUF_BUFG | u_rx_image/rx_buf[5][7]_i_1_n_0          | u_fsm/system_reset_reg       |                3 |              8 |
|  clk_IBUF_BUFG | u_rx_image/rx_done                       | u_rx_image/system_reset_reg  |                3 |              8 |
|  clk_IBUF_BUFG | u_fsm/FSM_onehot_state_reg_n_0_[3]       | u_rx_image/system_reset_reg  |                4 |             10 |
|  clk_IBUF_BUFG | u_rx_image/valid_cnt                     | u_fsm/AR[0]                  |                2 |             11 |
|  clk_IBUF_BUFG | u_fsm/FSM_onehot_state_reg_n_0_[3]       | u_fsm/AR[0]                  |                5 |             12 |
|  clk_IBUF_BUFG | u_fsm/FSM_onehot_state_reg_n_0_[3]       | u_fsm/system_reset_reg       |                7 |             12 |
|  clk_IBUF_BUFG | u_fsm/x_latch                            | u_fsm/AR[0]                  |                3 |             12 |
|  clk_IBUF_BUFG |                                          | u_rx_image/system_reset_reg  |                8 |             15 |
|  clk_IBUF_BUFG | u_rx_image/baud_cnt                      | u_rx_image/system_reset_reg  |                6 |             16 |
|  clk_IBUF_BUFG |                                          | u_stepper/system_reset_reg   |                6 |             19 |
|  clk_IBUF_BUFG | u_fsm/x_latch                            | u_fsm/system_reset_reg       |                7 |             20 |
|  clk_IBUF_BUFG | u_rx_image/valid_cnt                     | u_fsm/system_reset_reg       |                4 |             21 |
|  clk_IBUF_BUFG | u_fsm/FSM_onehot_state_reg_n_0_[1]       | u_fsm/AR[0]                  |                5 |             24 |
|  clk_IBUF_BUFG | u_fsm/FSM_onehot_state_reg_n_0_[1]       | u_fsm/system_reset_reg       |                7 |             24 |
|  clk_IBUF_BUFG | u_stepper/error[12]_i_1_n_0              | u_stepper/system_reset_reg   |                9 |             25 |
|  clk_IBUF_BUFG | u_stepper/FSM_onehot_state_reg_n_0_[2]   | u_stepper/system_reset_reg   |                8 |             26 |
|  clk_IBUF_BUFG | u_fsm/dwell_cnt[31]_i_1_n_0              | u_rx_image/system_reset_reg  |                8 |             32 |
|  clk_IBUF_BUFG |                                          | u_fsm/AR[0]                  |               11 |             34 |
|  clk_IBUF_BUFG |                                          | u_key_reset/reset_n          |               42 |            128 |
+----------------+------------------------------------------+------------------------------+------------------+----------------+


