#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1888470 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1888600 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1892c80 .functor NOT 1, L_0x18bd070, C4<0>, C4<0>, C4<0>;
L_0x18bce00 .functor XOR 1, L_0x18bcca0, L_0x18bcd60, C4<0>, C4<0>;
L_0x18bcf60 .functor XOR 1, L_0x18bce00, L_0x18bcec0, C4<0>, C4<0>;
v0x18b9700_0 .net *"_ivl_10", 0 0, L_0x18bcec0;  1 drivers
v0x18b9800_0 .net *"_ivl_12", 0 0, L_0x18bcf60;  1 drivers
v0x18b98e0_0 .net *"_ivl_2", 0 0, L_0x18bc450;  1 drivers
v0x18b99a0_0 .net *"_ivl_4", 0 0, L_0x18bcca0;  1 drivers
v0x18b9a80_0 .net *"_ivl_6", 0 0, L_0x18bcd60;  1 drivers
v0x18b9bb0_0 .net *"_ivl_8", 0 0, L_0x18bce00;  1 drivers
v0x18b9c90_0 .net "a", 0 0, v0x18b71f0_0;  1 drivers
v0x18b9d30_0 .net "b", 0 0, v0x18b7290_0;  1 drivers
v0x18b9dd0_0 .net "c", 0 0, v0x18b7330_0;  1 drivers
v0x18b9e70_0 .var "clk", 0 0;
v0x18b9f10_0 .net "d", 0 0, v0x18b74a0_0;  1 drivers
v0x18b9fb0_0 .net "out_dut", 0 0, L_0x18bca70;  1 drivers
v0x18ba050_0 .net "out_ref", 0 0, L_0x18bb020;  1 drivers
v0x18ba0f0_0 .var/2u "stats1", 159 0;
v0x18ba190_0 .var/2u "strobe", 0 0;
v0x18ba230_0 .net "tb_match", 0 0, L_0x18bd070;  1 drivers
v0x18ba2f0_0 .net "tb_mismatch", 0 0, L_0x1892c80;  1 drivers
v0x18ba4c0_0 .net "wavedrom_enable", 0 0, v0x18b7590_0;  1 drivers
v0x18ba560_0 .net "wavedrom_title", 511 0, v0x18b7630_0;  1 drivers
L_0x18bc450 .concat [ 1 0 0 0], L_0x18bb020;
L_0x18bcca0 .concat [ 1 0 0 0], L_0x18bb020;
L_0x18bcd60 .concat [ 1 0 0 0], L_0x18bca70;
L_0x18bcec0 .concat [ 1 0 0 0], L_0x18bb020;
L_0x18bd070 .cmp/eeq 1, L_0x18bc450, L_0x18bcf60;
S_0x1888790 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1888600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1888f10 .functor NOT 1, v0x18b7330_0, C4<0>, C4<0>, C4<0>;
L_0x1893540 .functor NOT 1, v0x18b7290_0, C4<0>, C4<0>, C4<0>;
L_0x18ba770 .functor AND 1, L_0x1888f10, L_0x1893540, C4<1>, C4<1>;
L_0x18ba810 .functor NOT 1, v0x18b74a0_0, C4<0>, C4<0>, C4<0>;
L_0x18ba940 .functor NOT 1, v0x18b71f0_0, C4<0>, C4<0>, C4<0>;
L_0x18baa40 .functor AND 1, L_0x18ba810, L_0x18ba940, C4<1>, C4<1>;
L_0x18bab20 .functor OR 1, L_0x18ba770, L_0x18baa40, C4<0>, C4<0>;
L_0x18babe0 .functor AND 1, v0x18b71f0_0, v0x18b7330_0, C4<1>, C4<1>;
L_0x18baca0 .functor AND 1, L_0x18babe0, v0x18b74a0_0, C4<1>, C4<1>;
L_0x18bad60 .functor OR 1, L_0x18bab20, L_0x18baca0, C4<0>, C4<0>;
L_0x18baed0 .functor AND 1, v0x18b7290_0, v0x18b7330_0, C4<1>, C4<1>;
L_0x18baf40 .functor AND 1, L_0x18baed0, v0x18b74a0_0, C4<1>, C4<1>;
L_0x18bb020 .functor OR 1, L_0x18bad60, L_0x18baf40, C4<0>, C4<0>;
v0x1892ef0_0 .net *"_ivl_0", 0 0, L_0x1888f10;  1 drivers
v0x1892f90_0 .net *"_ivl_10", 0 0, L_0x18baa40;  1 drivers
v0x18b59e0_0 .net *"_ivl_12", 0 0, L_0x18bab20;  1 drivers
v0x18b5aa0_0 .net *"_ivl_14", 0 0, L_0x18babe0;  1 drivers
v0x18b5b80_0 .net *"_ivl_16", 0 0, L_0x18baca0;  1 drivers
v0x18b5cb0_0 .net *"_ivl_18", 0 0, L_0x18bad60;  1 drivers
v0x18b5d90_0 .net *"_ivl_2", 0 0, L_0x1893540;  1 drivers
v0x18b5e70_0 .net *"_ivl_20", 0 0, L_0x18baed0;  1 drivers
v0x18b5f50_0 .net *"_ivl_22", 0 0, L_0x18baf40;  1 drivers
v0x18b6030_0 .net *"_ivl_4", 0 0, L_0x18ba770;  1 drivers
v0x18b6110_0 .net *"_ivl_6", 0 0, L_0x18ba810;  1 drivers
v0x18b61f0_0 .net *"_ivl_8", 0 0, L_0x18ba940;  1 drivers
v0x18b62d0_0 .net "a", 0 0, v0x18b71f0_0;  alias, 1 drivers
v0x18b6390_0 .net "b", 0 0, v0x18b7290_0;  alias, 1 drivers
v0x18b6450_0 .net "c", 0 0, v0x18b7330_0;  alias, 1 drivers
v0x18b6510_0 .net "d", 0 0, v0x18b74a0_0;  alias, 1 drivers
v0x18b65d0_0 .net "out", 0 0, L_0x18bb020;  alias, 1 drivers
S_0x18b6730 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1888600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x18b71f0_0 .var "a", 0 0;
v0x18b7290_0 .var "b", 0 0;
v0x18b7330_0 .var "c", 0 0;
v0x18b7400_0 .net "clk", 0 0, v0x18b9e70_0;  1 drivers
v0x18b74a0_0 .var "d", 0 0;
v0x18b7590_0 .var "wavedrom_enable", 0 0;
v0x18b7630_0 .var "wavedrom_title", 511 0;
S_0x18b69d0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x18b6730;
 .timescale -12 -12;
v0x18b6c30_0 .var/2s "count", 31 0;
E_0x18833c0/0 .event negedge, v0x18b7400_0;
E_0x18833c0/1 .event posedge, v0x18b7400_0;
E_0x18833c0 .event/or E_0x18833c0/0, E_0x18833c0/1;
E_0x1883610 .event negedge, v0x18b7400_0;
E_0x186d9f0 .event posedge, v0x18b7400_0;
S_0x18b6d30 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x18b6730;
 .timescale -12 -12;
v0x18b6f30_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x18b7010 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x18b6730;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x18b7790 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1888600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x18bb180 .functor AND 1, v0x18b71f0_0, v0x18b7290_0, C4<1>, C4<1>;
L_0x18bb1f0 .functor NOT 1, v0x18b7330_0, C4<0>, C4<0>, C4<0>;
L_0x18bb280 .functor AND 1, L_0x18bb180, L_0x18bb1f0, C4<1>, C4<1>;
L_0x18bb390 .functor AND 1, L_0x18bb280, v0x18b74a0_0, C4<1>, C4<1>;
L_0x18bb480 .functor NOT 1, v0x18b7290_0, C4<0>, C4<0>, C4<0>;
L_0x18bb4f0 .functor AND 1, v0x18b71f0_0, L_0x18bb480, C4<1>, C4<1>;
L_0x18bb5f0 .functor NOT 1, v0x18b7330_0, C4<0>, C4<0>, C4<0>;
L_0x18bb770 .functor AND 1, L_0x18bb4f0, L_0x18bb5f0, C4<1>, C4<1>;
L_0x18bb8d0 .functor AND 1, L_0x18bb770, v0x18b74a0_0, C4<1>, C4<1>;
L_0x18bbaa0 .functor OR 1, L_0x18bb390, L_0x18bb8d0, C4<0>, C4<0>;
L_0x18bbc10 .functor NOT 1, v0x18b71f0_0, C4<0>, C4<0>, C4<0>;
L_0x18bbd90 .functor AND 1, L_0x18bbc10, v0x18b7290_0, C4<1>, C4<1>;
L_0x18bbf80 .functor AND 1, L_0x18bbd90, v0x18b7330_0, C4<1>, C4<1>;
L_0x18bc040 .functor AND 1, L_0x18bbf80, v0x18b74a0_0, C4<1>, C4<1>;
L_0x18bbf10 .functor OR 1, L_0x18bbaa0, L_0x18bc040, C4<0>, C4<0>;
L_0x18bc220 .functor AND 1, v0x18b71f0_0, v0x18b7290_0, C4<1>, C4<1>;
L_0x18bc320 .functor AND 1, L_0x18bc220, v0x18b7330_0, C4<1>, C4<1>;
L_0x18bc3e0 .functor NOT 1, v0x18b74a0_0, C4<0>, C4<0>, C4<0>;
L_0x18bc4f0 .functor AND 1, L_0x18bc320, L_0x18bc3e0, C4<1>, C4<1>;
L_0x18bc600 .functor OR 1, L_0x18bbf10, L_0x18bc4f0, C4<0>, C4<0>;
L_0x18bc7c0 .functor AND 1, v0x18b71f0_0, v0x18b7290_0, C4<1>, C4<1>;
L_0x18bc830 .functor AND 1, L_0x18bc7c0, v0x18b7330_0, C4<1>, C4<1>;
L_0x18bc9b0 .functor AND 1, L_0x18bc830, v0x18b74a0_0, C4<1>, C4<1>;
L_0x18bca70 .functor OR 1, L_0x18bc600, L_0x18bc9b0, C4<0>, C4<0>;
v0x18b7a80_0 .net *"_ivl_0", 0 0, L_0x18bb180;  1 drivers
v0x18b7b60_0 .net *"_ivl_10", 0 0, L_0x18bb4f0;  1 drivers
v0x18b7c40_0 .net *"_ivl_12", 0 0, L_0x18bb5f0;  1 drivers
v0x18b7d30_0 .net *"_ivl_14", 0 0, L_0x18bb770;  1 drivers
v0x18b7e10_0 .net *"_ivl_16", 0 0, L_0x18bb8d0;  1 drivers
v0x18b7f40_0 .net *"_ivl_18", 0 0, L_0x18bbaa0;  1 drivers
v0x18b8020_0 .net *"_ivl_2", 0 0, L_0x18bb1f0;  1 drivers
v0x18b8100_0 .net *"_ivl_20", 0 0, L_0x18bbc10;  1 drivers
v0x18b81e0_0 .net *"_ivl_22", 0 0, L_0x18bbd90;  1 drivers
v0x18b82c0_0 .net *"_ivl_24", 0 0, L_0x18bbf80;  1 drivers
v0x18b83a0_0 .net *"_ivl_26", 0 0, L_0x18bc040;  1 drivers
v0x18b8480_0 .net *"_ivl_28", 0 0, L_0x18bbf10;  1 drivers
v0x18b8560_0 .net *"_ivl_30", 0 0, L_0x18bc220;  1 drivers
v0x18b8640_0 .net *"_ivl_32", 0 0, L_0x18bc320;  1 drivers
v0x18b8720_0 .net *"_ivl_34", 0 0, L_0x18bc3e0;  1 drivers
v0x18b8800_0 .net *"_ivl_36", 0 0, L_0x18bc4f0;  1 drivers
v0x18b88e0_0 .net *"_ivl_38", 0 0, L_0x18bc600;  1 drivers
v0x18b8ad0_0 .net *"_ivl_4", 0 0, L_0x18bb280;  1 drivers
v0x18b8bb0_0 .net *"_ivl_40", 0 0, L_0x18bc7c0;  1 drivers
v0x18b8c90_0 .net *"_ivl_42", 0 0, L_0x18bc830;  1 drivers
v0x18b8d70_0 .net *"_ivl_44", 0 0, L_0x18bc9b0;  1 drivers
v0x18b8e50_0 .net *"_ivl_6", 0 0, L_0x18bb390;  1 drivers
v0x18b8f30_0 .net *"_ivl_8", 0 0, L_0x18bb480;  1 drivers
v0x18b9010_0 .net "a", 0 0, v0x18b71f0_0;  alias, 1 drivers
v0x18b90b0_0 .net "b", 0 0, v0x18b7290_0;  alias, 1 drivers
v0x18b91a0_0 .net "c", 0 0, v0x18b7330_0;  alias, 1 drivers
v0x18b9290_0 .net "d", 0 0, v0x18b74a0_0;  alias, 1 drivers
v0x18b9380_0 .net "out", 0 0, L_0x18bca70;  alias, 1 drivers
S_0x18b94e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1888600;
 .timescale -12 -12;
E_0x1883160 .event anyedge, v0x18ba190_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18ba190_0;
    %nor/r;
    %assign/vec4 v0x18ba190_0, 0;
    %wait E_0x1883160;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18b6730;
T_3 ;
    %fork t_1, S_0x18b69d0;
    %jmp t_0;
    .scope S_0x18b69d0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18b6c30_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18b74a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18b7330_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18b7290_0, 0;
    %assign/vec4 v0x18b71f0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x186d9f0;
    %load/vec4 v0x18b6c30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x18b6c30_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x18b74a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18b7330_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18b7290_0, 0;
    %assign/vec4 v0x18b71f0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1883610;
    %fork TD_tb.stim1.wavedrom_stop, S_0x18b7010;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18833c0;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x18b71f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18b7290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18b7330_0, 0;
    %assign/vec4 v0x18b74a0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x18b6730;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1888600;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18b9e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ba190_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1888600;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x18b9e70_0;
    %inv;
    %store/vec4 v0x18b9e70_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1888600;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x18b7400_0, v0x18ba2f0_0, v0x18b9c90_0, v0x18b9d30_0, v0x18b9dd0_0, v0x18b9f10_0, v0x18ba050_0, v0x18b9fb0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1888600;
T_7 ;
    %load/vec4 v0x18ba0f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x18ba0f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18ba0f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x18ba0f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18ba0f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18ba0f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18ba0f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1888600;
T_8 ;
    %wait E_0x18833c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18ba0f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18ba0f0_0, 4, 32;
    %load/vec4 v0x18ba230_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x18ba0f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18ba0f0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18ba0f0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18ba0f0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x18ba050_0;
    %load/vec4 v0x18ba050_0;
    %load/vec4 v0x18b9fb0_0;
    %xor;
    %load/vec4 v0x18ba050_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x18ba0f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18ba0f0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x18ba0f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18ba0f0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/human/kmap2/iter0/response14/top_module.sv";
