INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/vivado/ip_repo/edit_QAM_Modulator_v0_1.srcs/sources_1/new/qam_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qam_4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/vivado/ip_repo/QAM_Modulator_0.1/hdl/QAM_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qam_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/vivado/ip_repo/QAM_Modulator_0.1/hdl/QAM_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qam_top
INFO: [VRFC 10-2458] undeclared symbol mod_ready, assumed default net type wire [/home/alex/vivado/ip_repo/QAM_Modulator_0.1/hdl/QAM_Top.v:98]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/vivado/ip_repo/edit_QAM_Modulator_v0_1.sim/QAM_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qam_mod_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/vivado/ip_repo/edit_QAM_Modulator_v0_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
