verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../RNI_vivado.gen/sources_1/bd/design_1/ip/design_1_RNI_0_0/drivers/RNI_v1_0/src" --include "../../../../RNI_vivado.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../RNI_vivado.gen/sources_1/bd/design_1/ipshared/aed8/hdl" \
"../../../../RNI_vivado.gen/sources_1/bd/design_1/ipshared/ae46/hdl/verilog/RNI_control_s_axi.v" \
"../../../../RNI_vivado.gen/sources_1/bd/design_1/ipshared/ae46/hdl/verilog/RNI_flow_control_loop_pipe_sequential_init.v" \
"../../../../RNI_vivado.gen/sources_1/bd/design_1/ipshared/ae46/hdl/verilog/RNI_gmem_m_axi.v" \
"../../../../RNI_vivado.gen/sources_1/bd/design_1/ipshared/ae46/hdl/verilog/RNI_mul_8s_32s_32_2_1.v" \
"../../../../RNI_vivado.gen/sources_1/bd/design_1/ipshared/ae46/hdl/verilog/RNI_NEURONS_MEM_RAM_AUTO_1R1W.v" \
"../../../../RNI_vivado.gen/sources_1/bd/design_1/ipshared/ae46/hdl/verilog/RNI_NEURONS_ROM_AUTO_1R.v" \
"../../../../RNI_vivado.gen/sources_1/bd/design_1/ipshared/ae46/hdl/verilog/RNI_NEURONS_STATE_RAM_AUTO_1R1W.v" \
"../../../../RNI_vivado.gen/sources_1/bd/design_1/ipshared/ae46/hdl/verilog/RNI_RNI_Pipeline_VITIS_LOOP_68_1.v" \
"../../../../RNI_vivado.gen/sources_1/bd/design_1/ipshared/ae46/hdl/verilog/RNI_RNI_Pipeline_WEIGHTS_LOOP.v" \
"../../../../RNI_vivado.gen/sources_1/bd/design_1/ipshared/ae46/hdl/verilog/RNI_RNI_Pipeline_WEIGHTS_LOOP_WEIGHTS_ROM_AUTO_1R.v" \
"../../../../RNI_vivado.gen/sources_1/bd/design_1/ipshared/ae46/hdl/verilog/RNI.v" \
"../../../bd/design_1/ip/design_1_RNI_0_0/sim/design_1_RNI_0_0.v" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
