// Seed: 195606958
module module_0 (
    output supply1 id_0,
    output wand id_1,
    input wor id_2,
    input tri id_3,
    output wire id_4
);
  logic [-1 : 1] id_6;
  ;
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    input wor id_2
    , id_17,
    output uwire id_3,
    input uwire id_4,
    output tri id_5,
    output uwire id_6,
    input uwire id_7,
    output supply0 id_8,
    output tri id_9,
    output logic id_10,
    output tri id_11,
    input supply1 id_12,
    output wire id_13,
    input wire id_14,
    input tri1 id_15
);
  always @(posedge id_2 << id_7 or 1) begin : LABEL_0
    if (-1) begin : LABEL_1
      #1 id_10 = 1;
    end
  end
  logic id_18 = -1;
  module_0 modCall_1 (
      id_3,
      id_11,
      id_4,
      id_2,
      id_13
  );
  assign modCall_1.id_2 = 0;
endmodule
