# VLSI-Project - Hotel Safe Lock FSM
Part 1 - SystemVerilog modules along with state diagrams and simulation results.
Part 2 - Modified modules for synthesis and simulation results after sythesis.
Part 3 - Place and Route results.
