
Stm32f407VG_drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001a8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000cf4  080001a8  080001a8  000101a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000e9c  08000e9c  0002041c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000e9c  08000e9c  0002041c  2**0
                  CONTENTS
  4 .ARM          00000000  08000e9c  08000e9c  0002041c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000e9c  08000e9c  0002041c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000e9c  08000e9c  00010e9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000ea0  08000ea0  00010ea0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000041c  20000000  08000ea4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000040  2000041c  080012c0  0002041c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000045c  080012c0  0002045c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002041c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00001e77  00000000  00000000  0002044c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00000651  00000000  00000000  000222c3  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000190  00000000  00000000  00022918  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000148  00000000  00000000  00022aa8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0000307f  00000000  00000000  00022bf0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000018cb  00000000  00000000  00025c6f  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0000b998  00000000  00000000  0002753a  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00032ed2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000554  00000000  00000000  00032f50  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a8 <__do_global_dtors_aux>:
 80001a8:	b510      	push	{r4, lr}
 80001aa:	4c05      	ldr	r4, [pc, #20]	; (80001c0 <__do_global_dtors_aux+0x18>)
 80001ac:	7823      	ldrb	r3, [r4, #0]
 80001ae:	b933      	cbnz	r3, 80001be <__do_global_dtors_aux+0x16>
 80001b0:	4b04      	ldr	r3, [pc, #16]	; (80001c4 <__do_global_dtors_aux+0x1c>)
 80001b2:	b113      	cbz	r3, 80001ba <__do_global_dtors_aux+0x12>
 80001b4:	4804      	ldr	r0, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x20>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	2301      	movs	r3, #1
 80001bc:	7023      	strb	r3, [r4, #0]
 80001be:	bd10      	pop	{r4, pc}
 80001c0:	2000041c 	.word	0x2000041c
 80001c4:	00000000 	.word	0x00000000
 80001c8:	08000e84 	.word	0x08000e84

080001cc <frame_dummy>:
 80001cc:	b508      	push	{r3, lr}
 80001ce:	4b03      	ldr	r3, [pc, #12]	; (80001dc <frame_dummy+0x10>)
 80001d0:	b11b      	cbz	r3, 80001da <frame_dummy+0xe>
 80001d2:	4903      	ldr	r1, [pc, #12]	; (80001e0 <frame_dummy+0x14>)
 80001d4:	4803      	ldr	r0, [pc, #12]	; (80001e4 <frame_dummy+0x18>)
 80001d6:	f3af 8000 	nop.w
 80001da:	bd08      	pop	{r3, pc}
 80001dc:	00000000 	.word	0x00000000
 80001e0:	20000420 	.word	0x20000420
 80001e4:	08000e84 	.word	0x08000e84

080001e8 <strlen>:
 80001e8:	4603      	mov	r3, r0
 80001ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ee:	2a00      	cmp	r2, #0
 80001f0:	d1fb      	bne.n	80001ea <strlen+0x2>
 80001f2:	1a18      	subs	r0, r3, r0
 80001f4:	3801      	subs	r0, #1
 80001f6:	4770      	bx	lr

080001f8 <USART2_Init>:
char msg[1024] = "UART Tx testing...\n\r";

USARTHandle_t usart2_handle;

void USART2_Init(void)
{
 80001f8:	b580      	push	{r7, lr}
 80001fa:	af00      	add	r7, sp, #0
	usart2_handle.pUSARTx = USART2;
 80001fc:	4b0d      	ldr	r3, [pc, #52]	; (8000234 <USART2_Init+0x3c>)
 80001fe:	4a0e      	ldr	r2, [pc, #56]	; (8000238 <USART2_Init+0x40>)
 8000200:	601a      	str	r2, [r3, #0]
	usart2_handle.USART_Config.USART_Baud = USART_STD_BAUD_9600;
 8000202:	4b0c      	ldr	r3, [pc, #48]	; (8000234 <USART2_Init+0x3c>)
 8000204:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000208:	609a      	str	r2, [r3, #8]
	usart2_handle.USART_Config.USART_HWFlowControl = USART_HW_FLOW_CTRL_NONE;
 800020a:	4b0a      	ldr	r3, [pc, #40]	; (8000234 <USART2_Init+0x3c>)
 800020c:	2200      	movs	r2, #0
 800020e:	73da      	strb	r2, [r3, #15]
	usart2_handle.USART_Config.USART_Mode = USART_MODE_ONLY_TX;
 8000210:	4b08      	ldr	r3, [pc, #32]	; (8000234 <USART2_Init+0x3c>)
 8000212:	2200      	movs	r2, #0
 8000214:	711a      	strb	r2, [r3, #4]
	usart2_handle.USART_Config.USART_NoOfStopBits = USART_STOPBITS_1;
 8000216:	4b07      	ldr	r3, [pc, #28]	; (8000234 <USART2_Init+0x3c>)
 8000218:	2200      	movs	r2, #0
 800021a:	731a      	strb	r2, [r3, #12]
	usart2_handle.USART_Config.USART_WordLength = USART_WORDLEN_8BITS;
 800021c:	4b05      	ldr	r3, [pc, #20]	; (8000234 <USART2_Init+0x3c>)
 800021e:	2200      	movs	r2, #0
 8000220:	735a      	strb	r2, [r3, #13]
	usart2_handle.USART_Config.USART_ParityControl = USART_PARITY_DISABLE;
 8000222:	4b04      	ldr	r3, [pc, #16]	; (8000234 <USART2_Init+0x3c>)
 8000224:	2200      	movs	r2, #0
 8000226:	739a      	strb	r2, [r3, #14]
	USART_Init(&usart2_handle);
 8000228:	4802      	ldr	r0, [pc, #8]	; (8000234 <USART2_Init+0x3c>)
 800022a:	f000 f94b 	bl	80004c4 <USART_Init>
}
 800022e:	bf00      	nop
 8000230:	bd80      	pop	{r7, pc}
 8000232:	bf00      	nop
 8000234:	20000438 	.word	0x20000438
 8000238:	40004400 	.word	0x40004400

0800023c <USART2_GPIOInit>:

void 	USART2_GPIOInit(void)
{
 800023c:	b580      	push	{r7, lr}
 800023e:	b084      	sub	sp, #16
 8000240:	af00      	add	r7, sp, #0
	GPIO_Handle_t usart_gpios;

	usart_gpios.pGPIOx = GPIOA;
 8000242:	4b0e      	ldr	r3, [pc, #56]	; (800027c <USART2_GPIOInit+0x40>)
 8000244:	607b      	str	r3, [r7, #4]
	usart_gpios.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 8000246:	2302      	movs	r3, #2
 8000248:	727b      	strb	r3, [r7, #9]
	usart_gpios.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 800024a:	2300      	movs	r3, #0
 800024c:	733b      	strb	r3, [r7, #12]
	usart_gpios.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PIN_PU;
 800024e:	2301      	movs	r3, #1
 8000250:	72fb      	strb	r3, [r7, #11]
	usart_gpios.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 8000252:	2302      	movs	r3, #2
 8000254:	72bb      	strb	r3, [r7, #10]
	usart_gpios.GPIO_PinConfig.GPIO_PinAltFunMode =7;
 8000256:	2307      	movs	r3, #7
 8000258:	737b      	strb	r3, [r7, #13]

	//USART2 TX
	usart_gpios.GPIO_PinConfig.GPIO_PinNumber  = GPIO_PIN_NO_2;
 800025a:	2302      	movs	r3, #2
 800025c:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&usart_gpios);
 800025e:	1d3b      	adds	r3, r7, #4
 8000260:	4618      	mov	r0, r3
 8000262:	f000 fb6f 	bl	8000944 <GPIO_Init>

	//USART2 RX
	usart_gpios.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_3;
 8000266:	2303      	movs	r3, #3
 8000268:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&usart_gpios);
 800026a:	1d3b      	adds	r3, r7, #4
 800026c:	4618      	mov	r0, r3
 800026e:	f000 fb69 	bl	8000944 <GPIO_Init>


}
 8000272:	bf00      	nop
 8000274:	3710      	adds	r7, #16
 8000276:	46bd      	mov	sp, r7
 8000278:	bd80      	pop	{r7, pc}
 800027a:	bf00      	nop
 800027c:	40020000 	.word	0x40020000

08000280 <GPIO_ButtonInit>:

void GPIO_ButtonInit(void)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	b086      	sub	sp, #24
 8000284:	af00      	add	r7, sp, #0
	GPIO_Handle_t GPIOBtn,GpioLed;

	//this is btn gpio configuration
	GPIOBtn.pGPIOx = GPIOA;
 8000286:	4b13      	ldr	r3, [pc, #76]	; (80002d4 <GPIO_ButtonInit+0x54>)
 8000288:	60fb      	str	r3, [r7, #12]
	GPIOBtn.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_0;
 800028a:	2300      	movs	r3, #0
 800028c:	743b      	strb	r3, [r7, #16]
	GPIOBtn.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_IN;
 800028e:	2300      	movs	r3, #0
 8000290:	747b      	strb	r3, [r7, #17]
	GPIOBtn.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 8000292:	2302      	movs	r3, #2
 8000294:	74bb      	strb	r3, [r7, #18]
	GPIOBtn.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 8000296:	2300      	movs	r3, #0
 8000298:	74fb      	strb	r3, [r7, #19]

	GPIO_Init(&GPIOBtn);
 800029a:	f107 030c 	add.w	r3, r7, #12
 800029e:	4618      	mov	r0, r3
 80002a0:	f000 fb50 	bl	8000944 <GPIO_Init>

	//this is led gpio configuration
	GpioLed.pGPIOx = GPIOD;
 80002a4:	4b0c      	ldr	r3, [pc, #48]	; (80002d8 <GPIO_ButtonInit+0x58>)
 80002a6:	603b      	str	r3, [r7, #0]
	GpioLed.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_12;
 80002a8:	230c      	movs	r3, #12
 80002aa:	713b      	strb	r3, [r7, #4]
	GpioLed.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_OUT;
 80002ac:	2301      	movs	r3, #1
 80002ae:	717b      	strb	r3, [r7, #5]
	GpioLed.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 80002b0:	2302      	movs	r3, #2
 80002b2:	71bb      	strb	r3, [r7, #6]
	GpioLed.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_OD;
 80002b4:	2301      	movs	r3, #1
 80002b6:	723b      	strb	r3, [r7, #8]
	GpioLed.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 80002b8:	2300      	movs	r3, #0
 80002ba:	71fb      	strb	r3, [r7, #7]

	GPIO_PeriClockControl(GPIOD,ENABLE);
 80002bc:	2101      	movs	r1, #1
 80002be:	4806      	ldr	r0, [pc, #24]	; (80002d8 <GPIO_ButtonInit+0x58>)
 80002c0:	f000 fa58 	bl	8000774 <GPIO_PeriClockControl>

	GPIO_Init(&GpioLed);
 80002c4:	463b      	mov	r3, r7
 80002c6:	4618      	mov	r0, r3
 80002c8:	f000 fb3c 	bl	8000944 <GPIO_Init>

}
 80002cc:	bf00      	nop
 80002ce:	3718      	adds	r7, #24
 80002d0:	46bd      	mov	sp, r7
 80002d2:	bd80      	pop	{r7, pc}
 80002d4:	40020000 	.word	0x40020000
 80002d8:	40020c00 	.word	0x40020c00

080002dc <delay>:

void delay(void)
{
 80002dc:	b480      	push	{r7}
 80002de:	b083      	sub	sp, #12
 80002e0:	af00      	add	r7, sp, #0
	for(uint32_t i = 0 ; i < 500000/2 ; i ++);
 80002e2:	2300      	movs	r3, #0
 80002e4:	607b      	str	r3, [r7, #4]
 80002e6:	e002      	b.n	80002ee <delay+0x12>
 80002e8:	687b      	ldr	r3, [r7, #4]
 80002ea:	3301      	adds	r3, #1
 80002ec:	607b      	str	r3, [r7, #4]
 80002ee:	687b      	ldr	r3, [r7, #4]
 80002f0:	4a04      	ldr	r2, [pc, #16]	; (8000304 <delay+0x28>)
 80002f2:	4293      	cmp	r3, r2
 80002f4:	d9f8      	bls.n	80002e8 <delay+0xc>
}
 80002f6:	bf00      	nop
 80002f8:	370c      	adds	r7, #12
 80002fa:	46bd      	mov	sp, r7
 80002fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000300:	4770      	bx	lr
 8000302:	bf00      	nop
 8000304:	0003d08f 	.word	0x0003d08f

08000308 <main>:


int main(void)
{
 8000308:	b580      	push	{r7, lr}
 800030a:	af00      	add	r7, sp, #0

	GPIO_ButtonInit();
 800030c:	f7ff ffb8 	bl	8000280 <GPIO_ButtonInit>

	USART2_GPIOInit();
 8000310:	f7ff ff94 	bl	800023c <USART2_GPIOInit>

    USART2_Init();
 8000314:	f7ff ff70 	bl	80001f8 <USART2_Init>

    USART_PeripheralControl(USART2,ENABLE);
 8000318:	2101      	movs	r1, #1
 800031a:	480b      	ldr	r0, [pc, #44]	; (8000348 <main+0x40>)
 800031c:	f000 f8b6 	bl	800048c <USART_PeripheralControl>

    while(1)
    {
		//wait till button is pressed
		while( ! GPIO_ReadFromInputPin(GPIOA,GPIO_PIN_NO_0) );
 8000320:	bf00      	nop
 8000322:	2100      	movs	r1, #0
 8000324:	4809      	ldr	r0, [pc, #36]	; (800034c <main+0x44>)
 8000326:	f000 fcb7 	bl	8000c98 <GPIO_ReadFromInputPin>
 800032a:	4603      	mov	r3, r0
 800032c:	2b00      	cmp	r3, #0
 800032e:	d0f8      	beq.n	8000322 <main+0x1a>

		//to avoid button de-bouncing related issues 200ms of delay
		delay();
 8000330:	f7ff ffd4 	bl	80002dc <delay>

		USART_SendData(&usart2_handle,(uint8_t*)msg,strlen(msg));
 8000334:	4806      	ldr	r0, [pc, #24]	; (8000350 <main+0x48>)
 8000336:	f7ff ff57 	bl	80001e8 <strlen>
 800033a:	4603      	mov	r3, r0
 800033c:	461a      	mov	r2, r3
 800033e:	4904      	ldr	r1, [pc, #16]	; (8000350 <main+0x48>)
 8000340:	4804      	ldr	r0, [pc, #16]	; (8000354 <main+0x4c>)
 8000342:	f000 f942 	bl	80005ca <USART_SendData>
		while( ! GPIO_ReadFromInputPin(GPIOA,GPIO_PIN_NO_0) );
 8000346:	e7eb      	b.n	8000320 <main+0x18>
 8000348:	40004400 	.word	0x40004400
 800034c:	40020000 	.word	0x40020000
 8000350:	20000000 	.word	0x20000000
 8000354:	20000438 	.word	0x20000438

08000358 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000358:	480d      	ldr	r0, [pc, #52]	; (8000390 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800035a:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 800035c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000360:	480c      	ldr	r0, [pc, #48]	; (8000394 <LoopForever+0x6>)
  ldr r1, =_edata
 8000362:	490d      	ldr	r1, [pc, #52]	; (8000398 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000364:	4a0d      	ldr	r2, [pc, #52]	; (800039c <LoopForever+0xe>)
  movs r3, #0
 8000366:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000368:	e002      	b.n	8000370 <LoopCopyDataInit>

0800036a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800036a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800036c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800036e:	3304      	adds	r3, #4

08000370 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000370:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000372:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000374:	d3f9      	bcc.n	800036a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000376:	4a0a      	ldr	r2, [pc, #40]	; (80003a0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000378:	4c0a      	ldr	r4, [pc, #40]	; (80003a4 <LoopForever+0x16>)
  movs r3, #0
 800037a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800037c:	e001      	b.n	8000382 <LoopFillZerobss>

0800037e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800037e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000380:	3204      	adds	r2, #4

08000382 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000382:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000384:	d3fb      	bcc.n	800037e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000386:	f000 fd59 	bl	8000e3c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800038a:	f7ff ffbd 	bl	8000308 <main>

0800038e <LoopForever>:

LoopForever:
    b LoopForever
 800038e:	e7fe      	b.n	800038e <LoopForever>
  ldr   r0, =_estack
 8000390:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000394:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000398:	2000041c 	.word	0x2000041c
  ldr r2, =_sidata
 800039c:	08000ea4 	.word	0x08000ea4
  ldr r2, =_sbss
 80003a0:	2000041c 	.word	0x2000041c
  ldr r4, =_ebss
 80003a4:	2000045c 	.word	0x2000045c

080003a8 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80003a8:	e7fe      	b.n	80003a8 <ADC_IRQHandler>
	...

080003ac <USART_PeriClockControl>:
 * HelperFunction Content
 */


void USART_PeriClockControl(USART_RegDef_t *pUSARTx, uint8_t EnOrDi)
{
 80003ac:	b480      	push	{r7}
 80003ae:	b083      	sub	sp, #12
 80003b0:	af00      	add	r7, sp, #0
 80003b2:	6078      	str	r0, [r7, #4]
 80003b4:	460b      	mov	r3, r1
 80003b6:	70fb      	strb	r3, [r7, #3]
	if(EnOrDi == ENABLE)
 80003b8:	78fb      	ldrb	r3, [r7, #3]
 80003ba:	2b01      	cmp	r3, #1
 80003bc:	d12b      	bne.n	8000416 <USART_PeriClockControl+0x6a>
	{
		if(pUSARTx == USART1)
 80003be:	687b      	ldr	r3, [r7, #4]
 80003c0:	4a2d      	ldr	r2, [pc, #180]	; (8000478 <USART_PeriClockControl+0xcc>)
 80003c2:	4293      	cmp	r3, r2
 80003c4:	d106      	bne.n	80003d4 <USART_PeriClockControl+0x28>
		{
			USART1_PCLK_EN();
 80003c6:	4b2d      	ldr	r3, [pc, #180]	; (800047c <USART_PeriClockControl+0xd0>)
 80003c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80003ca:	4a2c      	ldr	r2, [pc, #176]	; (800047c <USART_PeriClockControl+0xd0>)
 80003cc:	f043 0310 	orr.w	r3, r3, #16
 80003d0:	6453      	str	r3, [r2, #68]	; 0x44
		}else if (pUSARTx == USART6)
		{
			USART6_PCLK_DI();
		}
	}
}
 80003d2:	e04b      	b.n	800046c <USART_PeriClockControl+0xc0>
		}else if (pUSARTx == USART2)
 80003d4:	687b      	ldr	r3, [r7, #4]
 80003d6:	4a2a      	ldr	r2, [pc, #168]	; (8000480 <USART_PeriClockControl+0xd4>)
 80003d8:	4293      	cmp	r3, r2
 80003da:	d106      	bne.n	80003ea <USART_PeriClockControl+0x3e>
			USART2_PCLK_EN();
 80003dc:	4b27      	ldr	r3, [pc, #156]	; (800047c <USART_PeriClockControl+0xd0>)
 80003de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80003e0:	4a26      	ldr	r2, [pc, #152]	; (800047c <USART_PeriClockControl+0xd0>)
 80003e2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80003e6:	6413      	str	r3, [r2, #64]	; 0x40
}
 80003e8:	e040      	b.n	800046c <USART_PeriClockControl+0xc0>
		}else if (pUSARTx == USART3)
 80003ea:	687b      	ldr	r3, [r7, #4]
 80003ec:	4a25      	ldr	r2, [pc, #148]	; (8000484 <USART_PeriClockControl+0xd8>)
 80003ee:	4293      	cmp	r3, r2
 80003f0:	d106      	bne.n	8000400 <USART_PeriClockControl+0x54>
			USART3_PCLK_EN();
 80003f2:	4b22      	ldr	r3, [pc, #136]	; (800047c <USART_PeriClockControl+0xd0>)
 80003f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80003f6:	4a21      	ldr	r2, [pc, #132]	; (800047c <USART_PeriClockControl+0xd0>)
 80003f8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80003fc:	6413      	str	r3, [r2, #64]	; 0x40
}
 80003fe:	e035      	b.n	800046c <USART_PeriClockControl+0xc0>
		}else if (pUSARTx == USART6)
 8000400:	687b      	ldr	r3, [r7, #4]
 8000402:	4a21      	ldr	r2, [pc, #132]	; (8000488 <USART_PeriClockControl+0xdc>)
 8000404:	4293      	cmp	r3, r2
 8000406:	d131      	bne.n	800046c <USART_PeriClockControl+0xc0>
			USART6_PCLK_EN();
 8000408:	4b1c      	ldr	r3, [pc, #112]	; (800047c <USART_PeriClockControl+0xd0>)
 800040a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800040c:	4a1b      	ldr	r2, [pc, #108]	; (800047c <USART_PeriClockControl+0xd0>)
 800040e:	f043 0320 	orr.w	r3, r3, #32
 8000412:	6453      	str	r3, [r2, #68]	; 0x44
}
 8000414:	e02a      	b.n	800046c <USART_PeriClockControl+0xc0>
		if(pUSARTx == USART1)
 8000416:	687b      	ldr	r3, [r7, #4]
 8000418:	4a17      	ldr	r2, [pc, #92]	; (8000478 <USART_PeriClockControl+0xcc>)
 800041a:	4293      	cmp	r3, r2
 800041c:	d106      	bne.n	800042c <USART_PeriClockControl+0x80>
			USART1_PCLK_DI();
 800041e:	4b17      	ldr	r3, [pc, #92]	; (800047c <USART_PeriClockControl+0xd0>)
 8000420:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000422:	4a16      	ldr	r2, [pc, #88]	; (800047c <USART_PeriClockControl+0xd0>)
 8000424:	f023 0310 	bic.w	r3, r3, #16
 8000428:	6453      	str	r3, [r2, #68]	; 0x44
}
 800042a:	e01f      	b.n	800046c <USART_PeriClockControl+0xc0>
		}else if (pUSARTx == USART2)
 800042c:	687b      	ldr	r3, [r7, #4]
 800042e:	4a14      	ldr	r2, [pc, #80]	; (8000480 <USART_PeriClockControl+0xd4>)
 8000430:	4293      	cmp	r3, r2
 8000432:	d106      	bne.n	8000442 <USART_PeriClockControl+0x96>
			USART2_PCLK_DI();
 8000434:	4b11      	ldr	r3, [pc, #68]	; (800047c <USART_PeriClockControl+0xd0>)
 8000436:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000438:	4a10      	ldr	r2, [pc, #64]	; (800047c <USART_PeriClockControl+0xd0>)
 800043a:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800043e:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000440:	e014      	b.n	800046c <USART_PeriClockControl+0xc0>
		}else if (pUSARTx == USART3)
 8000442:	687b      	ldr	r3, [r7, #4]
 8000444:	4a0f      	ldr	r2, [pc, #60]	; (8000484 <USART_PeriClockControl+0xd8>)
 8000446:	4293      	cmp	r3, r2
 8000448:	d106      	bne.n	8000458 <USART_PeriClockControl+0xac>
			USART3_PCLK_DI();
 800044a:	4b0c      	ldr	r3, [pc, #48]	; (800047c <USART_PeriClockControl+0xd0>)
 800044c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800044e:	4a0b      	ldr	r2, [pc, #44]	; (800047c <USART_PeriClockControl+0xd0>)
 8000450:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000454:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000456:	e009      	b.n	800046c <USART_PeriClockControl+0xc0>
		}else if (pUSARTx == USART6)
 8000458:	687b      	ldr	r3, [r7, #4]
 800045a:	4a0b      	ldr	r2, [pc, #44]	; (8000488 <USART_PeriClockControl+0xdc>)
 800045c:	4293      	cmp	r3, r2
 800045e:	d105      	bne.n	800046c <USART_PeriClockControl+0xc0>
			USART6_PCLK_DI();
 8000460:	4b06      	ldr	r3, [pc, #24]	; (800047c <USART_PeriClockControl+0xd0>)
 8000462:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000464:	4a05      	ldr	r2, [pc, #20]	; (800047c <USART_PeriClockControl+0xd0>)
 8000466:	f023 0320 	bic.w	r3, r3, #32
 800046a:	6453      	str	r3, [r2, #68]	; 0x44
}
 800046c:	bf00      	nop
 800046e:	370c      	adds	r7, #12
 8000470:	46bd      	mov	sp, r7
 8000472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000476:	4770      	bx	lr
 8000478:	40011000 	.word	0x40011000
 800047c:	40023800 	.word	0x40023800
 8000480:	40004400 	.word	0x40004400
 8000484:	40004800 	.word	0x40004800
 8000488:	40011400 	.word	0x40011400

0800048c <USART_PeripheralControl>:
void USART_PeripheralControl(USART_RegDef_t *pUSARTx, uint8_t EnOrDi)
{
 800048c:	b480      	push	{r7}
 800048e:	b083      	sub	sp, #12
 8000490:	af00      	add	r7, sp, #0
 8000492:	6078      	str	r0, [r7, #4]
 8000494:	460b      	mov	r3, r1
 8000496:	70fb      	strb	r3, [r7, #3]
	if(EnOrDi == ENABLE)
 8000498:	78fb      	ldrb	r3, [r7, #3]
 800049a:	2b01      	cmp	r3, #1
 800049c:	d106      	bne.n	80004ac <USART_PeripheralControl+0x20>
	{
		pUSARTx->USART_CR1 |= (1 << USART_CR1_UE);
 800049e:	687b      	ldr	r3, [r7, #4]
 80004a0:	68db      	ldr	r3, [r3, #12]
 80004a2:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80004a6:	687b      	ldr	r3, [r7, #4]
 80004a8:	60da      	str	r2, [r3, #12]
	}else
	{
		pUSARTx->USART_CR1 |= (1 << USART_CR1_UE);
	}
}
 80004aa:	e005      	b.n	80004b8 <USART_PeripheralControl+0x2c>
		pUSARTx->USART_CR1 |= (1 << USART_CR1_UE);
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	68db      	ldr	r3, [r3, #12]
 80004b0:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80004b4:	687b      	ldr	r3, [r7, #4]
 80004b6:	60da      	str	r2, [r3, #12]
}
 80004b8:	bf00      	nop
 80004ba:	370c      	adds	r7, #12
 80004bc:	46bd      	mov	sp, r7
 80004be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004c2:	4770      	bx	lr

080004c4 <USART_Init>:
 *
 * @Note              - Resolve all the TODOs

 */
void USART_Init(USARTHandle_t *pUSARTHandle)
{
 80004c4:	b580      	push	{r7, lr}
 80004c6:	b084      	sub	sp, #16
 80004c8:	af00      	add	r7, sp, #0
 80004ca:	6078      	str	r0, [r7, #4]

	//Temporary variable
	uint32_t tempreg=0;
 80004cc:	2300      	movs	r3, #0
 80004ce:	60fb      	str	r3, [r7, #12]

/******************************** Configuration of CR1******************************************/

	//Implement the code to enable the Clock for given USART peripheral
	USART_PeriClockControl(pUSARTHandle->pUSARTx, ENABLE);
 80004d0:	687b      	ldr	r3, [r7, #4]
 80004d2:	681b      	ldr	r3, [r3, #0]
 80004d4:	2101      	movs	r1, #1
 80004d6:	4618      	mov	r0, r3
 80004d8:	f7ff ff68 	bl	80003ac <USART_PeriClockControl>

	//Enable USART Tx and Rx engines according to the USART_Mode configuration item
	if ( pUSARTHandle->USART_Config.USART_Mode == USART_MODE_ONLY_RX)
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	791b      	ldrb	r3, [r3, #4]
 80004e0:	2b01      	cmp	r3, #1
 80004e2:	d104      	bne.n	80004ee <USART_Init+0x2a>
	{
		//Implement the code to enable the Receiver bit field
		tempreg|= (1 << USART_CR1_RE);
 80004e4:	68fb      	ldr	r3, [r7, #12]
 80004e6:	f043 0304 	orr.w	r3, r3, #4
 80004ea:	60fb      	str	r3, [r7, #12]
 80004ec:	e010      	b.n	8000510 <USART_Init+0x4c>


	}else if (pUSARTHandle->USART_Config.USART_Mode == USART_MODE_ONLY_TX)
 80004ee:	687b      	ldr	r3, [r7, #4]
 80004f0:	791b      	ldrb	r3, [r3, #4]
 80004f2:	2b00      	cmp	r3, #0
 80004f4:	d104      	bne.n	8000500 <USART_Init+0x3c>
	{
		//Implement the code to enable the Transmitter bit field
		tempreg |= ( 1 << USART_CR1_TE);
 80004f6:	68fb      	ldr	r3, [r7, #12]
 80004f8:	f043 0308 	orr.w	r3, r3, #8
 80004fc:	60fb      	str	r3, [r7, #12]
 80004fe:	e007      	b.n	8000510 <USART_Init+0x4c>

	}else if (pUSARTHandle->USART_Config.USART_Mode == USART_MODE_TXRX)
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	791b      	ldrb	r3, [r3, #4]
 8000504:	2b02      	cmp	r3, #2
 8000506:	d103      	bne.n	8000510 <USART_Init+0x4c>
	{
		//Implement the code to enable the both Transmitter and Receiver bit fields
		tempreg |= ( ( 1 <<USART_CR1_RE ) | ( 1 << USART_CR1_TE) );
 8000508:	68fb      	ldr	r3, [r7, #12]
 800050a:	f043 030c 	orr.w	r3, r3, #12
 800050e:	60fb      	str	r3, [r7, #12]
	}

    //Implement the code to configure the Word length configuration item
	tempreg |= pUSARTHandle->USART_Config.USART_WordLength << USART_CR1_M;
 8000510:	687b      	ldr	r3, [r7, #4]
 8000512:	7b5b      	ldrb	r3, [r3, #13]
 8000514:	031b      	lsls	r3, r3, #12
 8000516:	461a      	mov	r2, r3
 8000518:	68fb      	ldr	r3, [r7, #12]
 800051a:	4313      	orrs	r3, r2
 800051c:	60fb      	str	r3, [r7, #12]


    //Configuration of parity control bit fields
	if ( pUSARTHandle->USART_Config.USART_ParityControl == USART_PARITY_EN_EVEN)
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	7b9b      	ldrb	r3, [r3, #14]
 8000522:	2b01      	cmp	r3, #1
 8000524:	d104      	bne.n	8000530 <USART_Init+0x6c>
	{
		//Implement the code to enable the parity control
		tempreg |= ( 1 << USART_CR1_PCE);
 8000526:	68fb      	ldr	r3, [r7, #12]
 8000528:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800052c:	60fb      	str	r3, [r7, #12]
 800052e:	e00b      	b.n	8000548 <USART_Init+0x84>
		//Implement the code to enable EVEN parity
		//tempreg &= ~( 1 << USART_CR1_PS);

		//Not required because by default EVEN parity will be selected once you enable the parity control

	}else if (pUSARTHandle->USART_Config.USART_ParityControl == USART_PARITY_EN_ODD )
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	7b9b      	ldrb	r3, [r3, #14]
 8000534:	2b02      	cmp	r3, #2
 8000536:	d107      	bne.n	8000548 <USART_Init+0x84>
	{
		//Implement the code to enable the parity control
	    tempreg |= ( 1 << USART_CR1_PCE);
 8000538:	68fb      	ldr	r3, [r7, #12]
 800053a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800053e:	60fb      	str	r3, [r7, #12]

	    //Implement the code to enable ODD parity
	    tempreg |= ( 1 << USART_CR1_PS);
 8000540:	68fb      	ldr	r3, [r7, #12]
 8000542:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000546:	60fb      	str	r3, [r7, #12]

	}

   //Program the CR1 register
	pUSARTHandle->pUSARTx->USART_CR1 = tempreg;
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	681b      	ldr	r3, [r3, #0]
 800054c:	68fa      	ldr	r2, [r7, #12]
 800054e:	60da      	str	r2, [r3, #12]

/******************************** Configuration of CR2******************************************/

	tempreg=0;
 8000550:	2300      	movs	r3, #0
 8000552:	60fb      	str	r3, [r7, #12]

	//Implement the code to configure the number of stop bits inserted during USART frame transmission
	tempreg |= pUSARTHandle->USART_Config.USART_NoOfStopBits << USART_CR2_STOP;
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	7b1b      	ldrb	r3, [r3, #12]
 8000558:	031b      	lsls	r3, r3, #12
 800055a:	461a      	mov	r2, r3
 800055c:	68fb      	ldr	r3, [r7, #12]
 800055e:	4313      	orrs	r3, r2
 8000560:	60fb      	str	r3, [r7, #12]

	//Program the CR2 register
	pUSARTHandle->pUSARTx->USART_CR2 = tempreg;
 8000562:	687b      	ldr	r3, [r7, #4]
 8000564:	681b      	ldr	r3, [r3, #0]
 8000566:	68fa      	ldr	r2, [r7, #12]
 8000568:	611a      	str	r2, [r3, #16]

/******************************** Configuration of CR3******************************************/

	tempreg=0;
 800056a:	2300      	movs	r3, #0
 800056c:	60fb      	str	r3, [r7, #12]

	//Configuration of USART hardware flow control
	if ( pUSARTHandle->USART_Config.USART_HWFlowControl == USART_HW_FLOW_CTRL_CTS)
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	7bdb      	ldrb	r3, [r3, #15]
 8000572:	2b01      	cmp	r3, #1
 8000574:	d104      	bne.n	8000580 <USART_Init+0xbc>
	{
		//Implement the code to enable CTS flow control
		tempreg |= ( 1 << USART_CR3_CTSE);
 8000576:	68fb      	ldr	r3, [r7, #12]
 8000578:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800057c:	60fb      	str	r3, [r7, #12]
 800057e:	e014      	b.n	80005aa <USART_Init+0xe6>


	}else if (pUSARTHandle->USART_Config.USART_HWFlowControl == USART_HW_FLOW_CTRL_RTS)
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	7bdb      	ldrb	r3, [r3, #15]
 8000584:	2b02      	cmp	r3, #2
 8000586:	d104      	bne.n	8000592 <USART_Init+0xce>
	{
		//Implement the code to enable RTS flow control
		tempreg |= ( 1 << USART_CR3_RTSE);
 8000588:	68fb      	ldr	r3, [r7, #12]
 800058a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800058e:	60fb      	str	r3, [r7, #12]
 8000590:	e00b      	b.n	80005aa <USART_Init+0xe6>

	}else if (pUSARTHandle->USART_Config.USART_HWFlowControl == USART_HW_FLOW_CTRL_CTS_RTS)
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	7bdb      	ldrb	r3, [r3, #15]
 8000596:	2b03      	cmp	r3, #3
 8000598:	d107      	bne.n	80005aa <USART_Init+0xe6>
	{
		//Implement the code to enable both CTS and RTS Flow control
		tempreg |= (1 << USART_CR3_RTSE);
 800059a:	68fb      	ldr	r3, [r7, #12]
 800059c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80005a0:	60fb      	str	r3, [r7, #12]
		tempreg |= (1 << USART_CR3_CTSE);
 80005a2:	68fb      	ldr	r3, [r7, #12]
 80005a4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80005a8:	60fb      	str	r3, [r7, #12]
	}


	pUSARTHandle->pUSARTx->USART_CR3 = tempreg;
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	681b      	ldr	r3, [r3, #0]
 80005ae:	68fa      	ldr	r2, [r7, #12]
 80005b0:	615a      	str	r2, [r3, #20]

/******************************** Configuration of BRR(Baudrate register)******************************************/

	//Implement the code to configure the baud rate
	USART_SetBaudRate(pUSARTHandle->pUSARTx, pUSARTHandle->USART_Config.USART_Baud);
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	681a      	ldr	r2, [r3, #0]
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	689b      	ldr	r3, [r3, #8]
 80005ba:	4619      	mov	r1, r3
 80005bc:	4610      	mov	r0, r2
 80005be:	f000 f851 	bl	8000664 <USART_SetBaudRate>


	//We will cover this in the lecture. No action required here


}
 80005c2:	bf00      	nop
 80005c4:	3710      	adds	r7, #16
 80005c6:	46bd      	mov	sp, r7
 80005c8:	bd80      	pop	{r7, pc}

080005ca <USART_SendData>:
 *
 * @Note              - Resolve all the TODOs

 */
void USART_SendData(USARTHandle_t *pUSARTHandle, uint8_t *pTxBuffer, uint32_t Len)
{
 80005ca:	b580      	push	{r7, lr}
 80005cc:	b086      	sub	sp, #24
 80005ce:	af00      	add	r7, sp, #0
 80005d0:	60f8      	str	r0, [r7, #12]
 80005d2:	60b9      	str	r1, [r7, #8]
 80005d4:	607a      	str	r2, [r7, #4]

	uint16_t *pdata;
   //Loop over until "Len" number of bytes are transferred
	for(uint32_t i = 0 ; i < Len; i++)
 80005d6:	2300      	movs	r3, #0
 80005d8:	617b      	str	r3, [r7, #20]
 80005da:	e031      	b.n	8000640 <USART_SendData+0x76>
	{
		//Implement the code to wait until TXE flag is set in the SR
		while(! USART_GetFlagStatus(pUSARTHandle->pUSARTx,USART_FLAG_TXE));
 80005dc:	bf00      	nop
 80005de:	68fb      	ldr	r3, [r7, #12]
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	2180      	movs	r1, #128	; 0x80
 80005e4:	4618      	mov	r0, r3
 80005e6:	f000 f8af 	bl	8000748 <USART_GetFlagStatus>
 80005ea:	4603      	mov	r3, r0
 80005ec:	2b00      	cmp	r3, #0
 80005ee:	d0f6      	beq.n	80005de <USART_SendData+0x14>

         //Check the USART_WordLength item for 9BIT or 8BIT in a frame
		if( pUSARTHandle->USART_Config.USART_WordLength == USART_WORDLEN_9BITS)
 80005f0:	68fb      	ldr	r3, [r7, #12]
 80005f2:	7b5b      	ldrb	r3, [r3, #13]
 80005f4:	2b01      	cmp	r3, #1
 80005f6:	d118      	bne.n	800062a <USART_SendData+0x60>
		{
			//if 9BIT, load the DR with 2bytes masking the bits other than  9 bits
			pdata = (uint16_t*) pTxBuffer;
 80005f8:	68bb      	ldr	r3, [r7, #8]
 80005fa:	613b      	str	r3, [r7, #16]
			pUSARTHandle->pUSARTx->USART_DR = (*pdata & (uint16_t)0x01FF);
 80005fc:	693b      	ldr	r3, [r7, #16]
 80005fe:	881b      	ldrh	r3, [r3, #0]
 8000600:	461a      	mov	r2, r3
 8000602:	68fb      	ldr	r3, [r7, #12]
 8000604:	681b      	ldr	r3, [r3, #0]
 8000606:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800060a:	605a      	str	r2, [r3, #4]

			//check for USART_ParityControl
			if(pUSARTHandle->USART_Config.USART_ParityControl == USART_PARITY_DISABLE)
 800060c:	68fb      	ldr	r3, [r7, #12]
 800060e:	7b9b      	ldrb	r3, [r3, #14]
 8000610:	2b00      	cmp	r3, #0
 8000612:	d106      	bne.n	8000622 <USART_SendData+0x58>
			{
				//No parity is used in this transfer. so, 9bits of user data will be sent
				//Implement the code to increment pTxBuffer twice
				pTxBuffer++;
 8000614:	68bb      	ldr	r3, [r7, #8]
 8000616:	3301      	adds	r3, #1
 8000618:	60bb      	str	r3, [r7, #8]
				pTxBuffer++;
 800061a:	68bb      	ldr	r3, [r7, #8]
 800061c:	3301      	adds	r3, #1
 800061e:	60bb      	str	r3, [r7, #8]
 8000620:	e00b      	b.n	800063a <USART_SendData+0x70>
			}
			else
			{
				//Parity bit is used in this transfer . so , 8bits of user data will be sent
				//The 9th bit will be replaced by parity bit by the hardware
				pTxBuffer++;
 8000622:	68bb      	ldr	r3, [r7, #8]
 8000624:	3301      	adds	r3, #1
 8000626:	60bb      	str	r3, [r7, #8]
 8000628:	e007      	b.n	800063a <USART_SendData+0x70>
			}
		}
		else
		{
			//This is 8bit data transfer
			pUSARTHandle->pUSARTx->USART_DR = (*pTxBuffer  & (uint8_t)0xFF);
 800062a:	68bb      	ldr	r3, [r7, #8]
 800062c:	781a      	ldrb	r2, [r3, #0]
 800062e:	68fb      	ldr	r3, [r7, #12]
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	605a      	str	r2, [r3, #4]

			//Implement the code to increment the buffer address
			pTxBuffer++;
 8000634:	68bb      	ldr	r3, [r7, #8]
 8000636:	3301      	adds	r3, #1
 8000638:	60bb      	str	r3, [r7, #8]
	for(uint32_t i = 0 ; i < Len; i++)
 800063a:	697b      	ldr	r3, [r7, #20]
 800063c:	3301      	adds	r3, #1
 800063e:	617b      	str	r3, [r7, #20]
 8000640:	697a      	ldr	r2, [r7, #20]
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	429a      	cmp	r2, r3
 8000646:	d3c9      	bcc.n	80005dc <USART_SendData+0x12>
		}
	}

	//Implement the code to wait till TC flag is set in the SR
	while( ! USART_GetFlagStatus(pUSARTHandle->pUSARTx,USART_FLAG_TC));
 8000648:	bf00      	nop
 800064a:	68fb      	ldr	r3, [r7, #12]
 800064c:	681b      	ldr	r3, [r3, #0]
 800064e:	2140      	movs	r1, #64	; 0x40
 8000650:	4618      	mov	r0, r3
 8000652:	f000 f879 	bl	8000748 <USART_GetFlagStatus>
 8000656:	4603      	mov	r3, r0
 8000658:	2b00      	cmp	r3, #0
 800065a:	d0f6      	beq.n	800064a <USART_SendData+0x80>
}
 800065c:	bf00      	nop
 800065e:	3718      	adds	r7, #24
 8000660:	46bd      	mov	sp, r7
 8000662:	bd80      	pop	{r7, pc}

08000664 <USART_SetBaudRate>:
 *
 * @Note              -  Resolve all the TODOs

 */
void USART_SetBaudRate(USART_RegDef_t *pUSARTx, uint32_t BaudRate)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	b088      	sub	sp, #32
 8000668:	af00      	add	r7, sp, #0
 800066a:	6078      	str	r0, [r7, #4]
 800066c:	6039      	str	r1, [r7, #0]
	uint32_t usartdiv;

	//variables to hold Mantissa and Fraction values
	uint32_t M_part,F_part;

  uint32_t tempreg=0;
 800066e:	2300      	movs	r3, #0
 8000670:	613b      	str	r3, [r7, #16]

  //Get the value of APB bus clock in to the variable PCLKx
  if(pUSARTx == USART1 || pUSARTx == USART6)
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	4a31      	ldr	r2, [pc, #196]	; (800073c <USART_SetBaudRate+0xd8>)
 8000676:	4293      	cmp	r3, r2
 8000678:	d003      	beq.n	8000682 <USART_SetBaudRate+0x1e>
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	4a30      	ldr	r2, [pc, #192]	; (8000740 <USART_SetBaudRate+0xdc>)
 800067e:	4293      	cmp	r3, r2
 8000680:	d103      	bne.n	800068a <USART_SetBaudRate+0x26>
  {
	   //USART1 and USART6 are hanging on APB2 bus
	   PCLKx = RCC_GETPCLK2Value();
 8000682:	f000 fb79 	bl	8000d78 <RCC_GETPCLK2Value>
 8000686:	61f8      	str	r0, [r7, #28]
 8000688:	e002      	b.n	8000690 <USART_SetBaudRate+0x2c>
  }else
  {
	   PCLKx = RCC_GETPCLK1Value();
 800068a:	f000 fb1b 	bl	8000cc4 <RCC_GETPCLK1Value>
 800068e:	61f8      	str	r0, [r7, #28]
  }

  //Check for OVER8 configuration bit
  if(pUSARTx->USART_CR1 & (1 << USART_CR1_OVER8))
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	68db      	ldr	r3, [r3, #12]
 8000694:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000698:	2b00      	cmp	r3, #0
 800069a:	d00b      	beq.n	80006b4 <USART_SetBaudRate+0x50>
  {
	   //OVER8 = 1 , over sampling by 8
	   usartdiv = ((25 * PCLKx) / (2 *BaudRate));
 800069c:	69fa      	ldr	r2, [r7, #28]
 800069e:	4613      	mov	r3, r2
 80006a0:	009b      	lsls	r3, r3, #2
 80006a2:	4413      	add	r3, r2
 80006a4:	009a      	lsls	r2, r3, #2
 80006a6:	441a      	add	r2, r3
 80006a8:	683b      	ldr	r3, [r7, #0]
 80006aa:	005b      	lsls	r3, r3, #1
 80006ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80006b0:	61bb      	str	r3, [r7, #24]
 80006b2:	e00a      	b.n	80006ca <USART_SetBaudRate+0x66>
  }else
  {
	   //over sampling by 16
	   usartdiv = ((25* PCLKx) / (4*BaudRate));
 80006b4:	69fa      	ldr	r2, [r7, #28]
 80006b6:	4613      	mov	r3, r2
 80006b8:	009b      	lsls	r3, r3, #2
 80006ba:	4413      	add	r3, r2
 80006bc:	009a      	lsls	r2, r3, #2
 80006be:	441a      	add	r2, r3
 80006c0:	683b      	ldr	r3, [r7, #0]
 80006c2:	009b      	lsls	r3, r3, #2
 80006c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80006c8:	61bb      	str	r3, [r7, #24]
  }

  //Calculate the Mantissa part
  M_part = usartdiv/100;
 80006ca:	69bb      	ldr	r3, [r7, #24]
 80006cc:	4a1d      	ldr	r2, [pc, #116]	; (8000744 <USART_SetBaudRate+0xe0>)
 80006ce:	fba2 2303 	umull	r2, r3, r2, r3
 80006d2:	095b      	lsrs	r3, r3, #5
 80006d4:	60fb      	str	r3, [r7, #12]

  //Place the Mantissa part in appropriate bit position . refer USART_BRR
  tempreg |= M_part << 4;
 80006d6:	68fb      	ldr	r3, [r7, #12]
 80006d8:	011b      	lsls	r3, r3, #4
 80006da:	693a      	ldr	r2, [r7, #16]
 80006dc:	4313      	orrs	r3, r2
 80006de:	613b      	str	r3, [r7, #16]

  //Extract the fraction part
  F_part = (usartdiv - (M_part * 100));
 80006e0:	68fb      	ldr	r3, [r7, #12]
 80006e2:	2264      	movs	r2, #100	; 0x64
 80006e4:	fb02 f303 	mul.w	r3, r2, r3
 80006e8:	69ba      	ldr	r2, [r7, #24]
 80006ea:	1ad3      	subs	r3, r2, r3
 80006ec:	617b      	str	r3, [r7, #20]

  //Calculate the final fractional
  if(pUSARTx->USART_CR1 & ( 1 << USART_CR1_OVER8))
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	68db      	ldr	r3, [r3, #12]
 80006f2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d00a      	beq.n	8000710 <USART_SetBaudRate+0xac>
   {
	  //OVER8 = 1 , over sampling by 8
	  F_part = ((( F_part * 8)+ 50) / 100)& ((uint8_t)0x07);
 80006fa:	697b      	ldr	r3, [r7, #20]
 80006fc:	00db      	lsls	r3, r3, #3
 80006fe:	3332      	adds	r3, #50	; 0x32
 8000700:	4a10      	ldr	r2, [pc, #64]	; (8000744 <USART_SetBaudRate+0xe0>)
 8000702:	fba2 2303 	umull	r2, r3, r2, r3
 8000706:	095b      	lsrs	r3, r3, #5
 8000708:	f003 0307 	and.w	r3, r3, #7
 800070c:	617b      	str	r3, [r7, #20]
 800070e:	e009      	b.n	8000724 <USART_SetBaudRate+0xc0>

   }else
   {
	   //over sampling by 16
	   F_part = ((( F_part * 16)+ 50) / 100) & ((uint8_t)0x0F);
 8000710:	697b      	ldr	r3, [r7, #20]
 8000712:	011b      	lsls	r3, r3, #4
 8000714:	3332      	adds	r3, #50	; 0x32
 8000716:	4a0b      	ldr	r2, [pc, #44]	; (8000744 <USART_SetBaudRate+0xe0>)
 8000718:	fba2 2303 	umull	r2, r3, r2, r3
 800071c:	095b      	lsrs	r3, r3, #5
 800071e:	f003 030f 	and.w	r3, r3, #15
 8000722:	617b      	str	r3, [r7, #20]

   }

  //Place the fractional part in appropriate bit position . refer USART_BRR
  tempreg |= F_part;
 8000724:	693a      	ldr	r2, [r7, #16]
 8000726:	697b      	ldr	r3, [r7, #20]
 8000728:	4313      	orrs	r3, r2
 800072a:	613b      	str	r3, [r7, #16]

  //copy the value of tempreg in to BRR register
  pUSARTx->USART_BRR = tempreg;
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	693a      	ldr	r2, [r7, #16]
 8000730:	609a      	str	r2, [r3, #8]
}
 8000732:	bf00      	nop
 8000734:	3720      	adds	r7, #32
 8000736:	46bd      	mov	sp, r7
 8000738:	bd80      	pop	{r7, pc}
 800073a:	bf00      	nop
 800073c:	40011000 	.word	0x40011000
 8000740:	40011400 	.word	0x40011400
 8000744:	51eb851f 	.word	0x51eb851f

08000748 <USART_GetFlagStatus>:
/*
 * Other Peripheral Control APIs
 */

uint8_t USART_GetFlagStatus(USART_RegDef_t *pUSARTx, uint16_t StatusFlagName)
{
 8000748:	b480      	push	{r7}
 800074a:	b083      	sub	sp, #12
 800074c:	af00      	add	r7, sp, #0
 800074e:	6078      	str	r0, [r7, #4]
 8000750:	460b      	mov	r3, r1
 8000752:	807b      	strh	r3, [r7, #2]
	if (pUSARTx->USART_SR & StatusFlagName)
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	681a      	ldr	r2, [r3, #0]
 8000758:	887b      	ldrh	r3, [r7, #2]
 800075a:	4013      	ands	r3, r2
 800075c:	2b00      	cmp	r3, #0
 800075e:	d001      	beq.n	8000764 <USART_GetFlagStatus+0x1c>
	{
		return FLAG_SET;
 8000760:	2301      	movs	r3, #1
 8000762:	e000      	b.n	8000766 <USART_GetFlagStatus+0x1e>
	}
	return FLAG_RESET;
 8000764:	2300      	movs	r3, #0
}
 8000766:	4618      	mov	r0, r3
 8000768:	370c      	adds	r7, #12
 800076a:	46bd      	mov	sp, r7
 800076c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000770:	4770      	bx	lr
	...

08000774 <GPIO_PeriClockControl>:
 *
 * @Note			- none
 *
 */
void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnorDI)
{
 8000774:	b480      	push	{r7}
 8000776:	b083      	sub	sp, #12
 8000778:	af00      	add	r7, sp, #0
 800077a:	6078      	str	r0, [r7, #4]
 800077c:	460b      	mov	r3, r1
 800077e:	70fb      	strb	r3, [r7, #3]
	if(EnorDI == ENABLE)
 8000780:	78fb      	ldrb	r3, [r7, #3]
 8000782:	2b01      	cmp	r3, #1
 8000784:	d162      	bne.n	800084c <GPIO_PeriClockControl+0xd8>
	{
		if(pGPIOx == GPIOA)
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	4a64      	ldr	r2, [pc, #400]	; (800091c <GPIO_PeriClockControl+0x1a8>)
 800078a:	4293      	cmp	r3, r2
 800078c:	d106      	bne.n	800079c <GPIO_PeriClockControl+0x28>
		{
			GPIOA_PCLK_EN();
 800078e:	4b64      	ldr	r3, [pc, #400]	; (8000920 <GPIO_PeriClockControl+0x1ac>)
 8000790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000792:	4a63      	ldr	r2, [pc, #396]	; (8000920 <GPIO_PeriClockControl+0x1ac>)
 8000794:	f043 0301 	orr.w	r3, r3, #1
 8000798:	6313      	str	r3, [r2, #48]	; 0x30
		else if (pGPIOx == GPIOI)
		{
			GPIOI_PCLK_DI();
		}
	}
}
 800079a:	e0b9      	b.n	8000910 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOB)
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	4a61      	ldr	r2, [pc, #388]	; (8000924 <GPIO_PeriClockControl+0x1b0>)
 80007a0:	4293      	cmp	r3, r2
 80007a2:	d106      	bne.n	80007b2 <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 80007a4:	4b5e      	ldr	r3, [pc, #376]	; (8000920 <GPIO_PeriClockControl+0x1ac>)
 80007a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007a8:	4a5d      	ldr	r2, [pc, #372]	; (8000920 <GPIO_PeriClockControl+0x1ac>)
 80007aa:	f043 0302 	orr.w	r3, r3, #2
 80007ae:	6313      	str	r3, [r2, #48]	; 0x30
}
 80007b0:	e0ae      	b.n	8000910 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOC)
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	4a5c      	ldr	r2, [pc, #368]	; (8000928 <GPIO_PeriClockControl+0x1b4>)
 80007b6:	4293      	cmp	r3, r2
 80007b8:	d106      	bne.n	80007c8 <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 80007ba:	4b59      	ldr	r3, [pc, #356]	; (8000920 <GPIO_PeriClockControl+0x1ac>)
 80007bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007be:	4a58      	ldr	r2, [pc, #352]	; (8000920 <GPIO_PeriClockControl+0x1ac>)
 80007c0:	f043 0304 	orr.w	r3, r3, #4
 80007c4:	6313      	str	r3, [r2, #48]	; 0x30
}
 80007c6:	e0a3      	b.n	8000910 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOD)
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	4a58      	ldr	r2, [pc, #352]	; (800092c <GPIO_PeriClockControl+0x1b8>)
 80007cc:	4293      	cmp	r3, r2
 80007ce:	d106      	bne.n	80007de <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 80007d0:	4b53      	ldr	r3, [pc, #332]	; (8000920 <GPIO_PeriClockControl+0x1ac>)
 80007d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007d4:	4a52      	ldr	r2, [pc, #328]	; (8000920 <GPIO_PeriClockControl+0x1ac>)
 80007d6:	f043 0308 	orr.w	r3, r3, #8
 80007da:	6313      	str	r3, [r2, #48]	; 0x30
}
 80007dc:	e098      	b.n	8000910 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOE)
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	4a53      	ldr	r2, [pc, #332]	; (8000930 <GPIO_PeriClockControl+0x1bc>)
 80007e2:	4293      	cmp	r3, r2
 80007e4:	d106      	bne.n	80007f4 <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 80007e6:	4b4e      	ldr	r3, [pc, #312]	; (8000920 <GPIO_PeriClockControl+0x1ac>)
 80007e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ea:	4a4d      	ldr	r2, [pc, #308]	; (8000920 <GPIO_PeriClockControl+0x1ac>)
 80007ec:	f043 0310 	orr.w	r3, r3, #16
 80007f0:	6313      	str	r3, [r2, #48]	; 0x30
}
 80007f2:	e08d      	b.n	8000910 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOF)
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	4a4f      	ldr	r2, [pc, #316]	; (8000934 <GPIO_PeriClockControl+0x1c0>)
 80007f8:	4293      	cmp	r3, r2
 80007fa:	d106      	bne.n	800080a <GPIO_PeriClockControl+0x96>
			GPIOF_PCLK_EN();
 80007fc:	4b48      	ldr	r3, [pc, #288]	; (8000920 <GPIO_PeriClockControl+0x1ac>)
 80007fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000800:	4a47      	ldr	r2, [pc, #284]	; (8000920 <GPIO_PeriClockControl+0x1ac>)
 8000802:	f043 0320 	orr.w	r3, r3, #32
 8000806:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000808:	e082      	b.n	8000910 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOG)
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	4a4a      	ldr	r2, [pc, #296]	; (8000938 <GPIO_PeriClockControl+0x1c4>)
 800080e:	4293      	cmp	r3, r2
 8000810:	d106      	bne.n	8000820 <GPIO_PeriClockControl+0xac>
			GPIOG_PCLK_EN();
 8000812:	4b43      	ldr	r3, [pc, #268]	; (8000920 <GPIO_PeriClockControl+0x1ac>)
 8000814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000816:	4a42      	ldr	r2, [pc, #264]	; (8000920 <GPIO_PeriClockControl+0x1ac>)
 8000818:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800081c:	6313      	str	r3, [r2, #48]	; 0x30
}
 800081e:	e077      	b.n	8000910 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOH)
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	4a46      	ldr	r2, [pc, #280]	; (800093c <GPIO_PeriClockControl+0x1c8>)
 8000824:	4293      	cmp	r3, r2
 8000826:	d106      	bne.n	8000836 <GPIO_PeriClockControl+0xc2>
			GPIOH_PCLK_EN();
 8000828:	4b3d      	ldr	r3, [pc, #244]	; (8000920 <GPIO_PeriClockControl+0x1ac>)
 800082a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800082c:	4a3c      	ldr	r2, [pc, #240]	; (8000920 <GPIO_PeriClockControl+0x1ac>)
 800082e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000832:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000834:	e06c      	b.n	8000910 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOI)
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	4a41      	ldr	r2, [pc, #260]	; (8000940 <GPIO_PeriClockControl+0x1cc>)
 800083a:	4293      	cmp	r3, r2
 800083c:	d168      	bne.n	8000910 <GPIO_PeriClockControl+0x19c>
			GPIOI_PCLK_EN();
 800083e:	4b38      	ldr	r3, [pc, #224]	; (8000920 <GPIO_PeriClockControl+0x1ac>)
 8000840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000842:	4a37      	ldr	r2, [pc, #220]	; (8000920 <GPIO_PeriClockControl+0x1ac>)
 8000844:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000848:	6313      	str	r3, [r2, #48]	; 0x30
}
 800084a:	e061      	b.n	8000910 <GPIO_PeriClockControl+0x19c>
		if(pGPIOx == GPIOA)
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	4a33      	ldr	r2, [pc, #204]	; (800091c <GPIO_PeriClockControl+0x1a8>)
 8000850:	4293      	cmp	r3, r2
 8000852:	d106      	bne.n	8000862 <GPIO_PeriClockControl+0xee>
			GPIOA_PCLK_DI();
 8000854:	4b32      	ldr	r3, [pc, #200]	; (8000920 <GPIO_PeriClockControl+0x1ac>)
 8000856:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000858:	4a31      	ldr	r2, [pc, #196]	; (8000920 <GPIO_PeriClockControl+0x1ac>)
 800085a:	f023 0301 	bic.w	r3, r3, #1
 800085e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000860:	e056      	b.n	8000910 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOB)
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	4a2f      	ldr	r2, [pc, #188]	; (8000924 <GPIO_PeriClockControl+0x1b0>)
 8000866:	4293      	cmp	r3, r2
 8000868:	d106      	bne.n	8000878 <GPIO_PeriClockControl+0x104>
			GPIOB_PCLK_DI();
 800086a:	4b2d      	ldr	r3, [pc, #180]	; (8000920 <GPIO_PeriClockControl+0x1ac>)
 800086c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800086e:	4a2c      	ldr	r2, [pc, #176]	; (8000920 <GPIO_PeriClockControl+0x1ac>)
 8000870:	f023 0302 	bic.w	r3, r3, #2
 8000874:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000876:	e04b      	b.n	8000910 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOC)
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	4a2b      	ldr	r2, [pc, #172]	; (8000928 <GPIO_PeriClockControl+0x1b4>)
 800087c:	4293      	cmp	r3, r2
 800087e:	d106      	bne.n	800088e <GPIO_PeriClockControl+0x11a>
			GPIOC_PCLK_DI();
 8000880:	4b27      	ldr	r3, [pc, #156]	; (8000920 <GPIO_PeriClockControl+0x1ac>)
 8000882:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000884:	4a26      	ldr	r2, [pc, #152]	; (8000920 <GPIO_PeriClockControl+0x1ac>)
 8000886:	f023 0304 	bic.w	r3, r3, #4
 800088a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800088c:	e040      	b.n	8000910 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOD)
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	4a26      	ldr	r2, [pc, #152]	; (800092c <GPIO_PeriClockControl+0x1b8>)
 8000892:	4293      	cmp	r3, r2
 8000894:	d106      	bne.n	80008a4 <GPIO_PeriClockControl+0x130>
			GPIOD_PCLK_DI();
 8000896:	4b22      	ldr	r3, [pc, #136]	; (8000920 <GPIO_PeriClockControl+0x1ac>)
 8000898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800089a:	4a21      	ldr	r2, [pc, #132]	; (8000920 <GPIO_PeriClockControl+0x1ac>)
 800089c:	f023 0308 	bic.w	r3, r3, #8
 80008a0:	6313      	str	r3, [r2, #48]	; 0x30
}
 80008a2:	e035      	b.n	8000910 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOE)
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	4a22      	ldr	r2, [pc, #136]	; (8000930 <GPIO_PeriClockControl+0x1bc>)
 80008a8:	4293      	cmp	r3, r2
 80008aa:	d106      	bne.n	80008ba <GPIO_PeriClockControl+0x146>
			GPIOE_PCLK_DI();
 80008ac:	4b1c      	ldr	r3, [pc, #112]	; (8000920 <GPIO_PeriClockControl+0x1ac>)
 80008ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008b0:	4a1b      	ldr	r2, [pc, #108]	; (8000920 <GPIO_PeriClockControl+0x1ac>)
 80008b2:	f023 0310 	bic.w	r3, r3, #16
 80008b6:	6313      	str	r3, [r2, #48]	; 0x30
}
 80008b8:	e02a      	b.n	8000910 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOF)
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	4a1d      	ldr	r2, [pc, #116]	; (8000934 <GPIO_PeriClockControl+0x1c0>)
 80008be:	4293      	cmp	r3, r2
 80008c0:	d106      	bne.n	80008d0 <GPIO_PeriClockControl+0x15c>
			GPIOF_PCLK_DI();
 80008c2:	4b17      	ldr	r3, [pc, #92]	; (8000920 <GPIO_PeriClockControl+0x1ac>)
 80008c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008c6:	4a16      	ldr	r2, [pc, #88]	; (8000920 <GPIO_PeriClockControl+0x1ac>)
 80008c8:	f023 0320 	bic.w	r3, r3, #32
 80008cc:	6313      	str	r3, [r2, #48]	; 0x30
}
 80008ce:	e01f      	b.n	8000910 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOG)
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	4a19      	ldr	r2, [pc, #100]	; (8000938 <GPIO_PeriClockControl+0x1c4>)
 80008d4:	4293      	cmp	r3, r2
 80008d6:	d106      	bne.n	80008e6 <GPIO_PeriClockControl+0x172>
			GPIOG_PCLK_DI();
 80008d8:	4b11      	ldr	r3, [pc, #68]	; (8000920 <GPIO_PeriClockControl+0x1ac>)
 80008da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008dc:	4a10      	ldr	r2, [pc, #64]	; (8000920 <GPIO_PeriClockControl+0x1ac>)
 80008de:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80008e2:	6313      	str	r3, [r2, #48]	; 0x30
}
 80008e4:	e014      	b.n	8000910 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOH)
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	4a14      	ldr	r2, [pc, #80]	; (800093c <GPIO_PeriClockControl+0x1c8>)
 80008ea:	4293      	cmp	r3, r2
 80008ec:	d106      	bne.n	80008fc <GPIO_PeriClockControl+0x188>
			GPIOH_PCLK_DI();
 80008ee:	4b0c      	ldr	r3, [pc, #48]	; (8000920 <GPIO_PeriClockControl+0x1ac>)
 80008f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008f2:	4a0b      	ldr	r2, [pc, #44]	; (8000920 <GPIO_PeriClockControl+0x1ac>)
 80008f4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80008f8:	6313      	str	r3, [r2, #48]	; 0x30
}
 80008fa:	e009      	b.n	8000910 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOI)
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	4a10      	ldr	r2, [pc, #64]	; (8000940 <GPIO_PeriClockControl+0x1cc>)
 8000900:	4293      	cmp	r3, r2
 8000902:	d105      	bne.n	8000910 <GPIO_PeriClockControl+0x19c>
			GPIOI_PCLK_DI();
 8000904:	4b06      	ldr	r3, [pc, #24]	; (8000920 <GPIO_PeriClockControl+0x1ac>)
 8000906:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000908:	4a05      	ldr	r2, [pc, #20]	; (8000920 <GPIO_PeriClockControl+0x1ac>)
 800090a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800090e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000910:	bf00      	nop
 8000912:	370c      	adds	r7, #12
 8000914:	46bd      	mov	sp, r7
 8000916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800091a:	4770      	bx	lr
 800091c:	40020000 	.word	0x40020000
 8000920:	40023800 	.word	0x40023800
 8000924:	40020400 	.word	0x40020400
 8000928:	40020800 	.word	0x40020800
 800092c:	40020c00 	.word	0x40020c00
 8000930:	40021000 	.word	0x40021000
 8000934:	40021400 	.word	0x40021400
 8000938:	40021800 	.word	0x40021800
 800093c:	40021c00 	.word	0x40021c00
 8000940:	40022000 	.word	0x40022000

08000944 <GPIO_Init>:
 *
 * @Note			- none
 *
 */
void GPIO_Init(GPIO_Handle_t *pGPIOHandle)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	b086      	sub	sp, #24
 8000948:	af00      	add	r7, sp, #0
 800094a:	6078      	str	r0, [r7, #4]
	uint32_t temp;

	//Enable the Peripheral Clock

	GPIO_PeriClockControl(pGPIOHandle->pGPIOx, ENABLE);
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	2101      	movs	r1, #1
 8000952:	4618      	mov	r0, r3
 8000954:	f7ff ff0e 	bl	8000774 <GPIO_PeriClockControl>



	//1. Configure the Mode of Gpio pin
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG)
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	795b      	ldrb	r3, [r3, #5]
 800095c:	2b03      	cmp	r3, #3
 800095e:	d820      	bhi.n	80009a2 <GPIO_Init+0x5e>
	{
		// the non interrupt mode
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2* pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber) );
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	795b      	ldrb	r3, [r3, #5]
 8000964:	461a      	mov	r2, r3
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	791b      	ldrb	r3, [r3, #4]
 800096a:	005b      	lsls	r3, r3, #1
 800096c:	fa02 f303 	lsl.w	r3, r2, r3
 8000970:	613b      	str	r3, [r7, #16]
		pGPIOHandle->pGPIOx->MODER &= ~(0x3 << (2* pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber) );
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	681a      	ldr	r2, [r3, #0]
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	791b      	ldrb	r3, [r3, #4]
 800097c:	005b      	lsls	r3, r3, #1
 800097e:	2103      	movs	r1, #3
 8000980:	fa01 f303 	lsl.w	r3, r1, r3
 8000984:	43db      	mvns	r3, r3
 8000986:	4619      	mov	r1, r3
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	400a      	ands	r2, r1
 800098e:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp;
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	6819      	ldr	r1, [r3, #0]
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	681b      	ldr	r3, [r3, #0]
 800099a:	693a      	ldr	r2, [r7, #16]
 800099c:	430a      	orrs	r2, r1
 800099e:	601a      	str	r2, [r3, #0]
 80009a0:	e0d2      	b.n	8000b48 <GPIO_Init+0x204>
	}
	else
	{
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT)
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	795b      	ldrb	r3, [r3, #5]
 80009a6:	2b04      	cmp	r3, #4
 80009a8:	d117      	bne.n	80009da <GPIO_Init+0x96>
		{
			// 1. Configure the FTSR
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80009aa:	4b4b      	ldr	r3, [pc, #300]	; (8000ad8 <GPIO_Init+0x194>)
 80009ac:	68db      	ldr	r3, [r3, #12]
 80009ae:	687a      	ldr	r2, [r7, #4]
 80009b0:	7912      	ldrb	r2, [r2, #4]
 80009b2:	4611      	mov	r1, r2
 80009b4:	2201      	movs	r2, #1
 80009b6:	408a      	lsls	r2, r1
 80009b8:	4611      	mov	r1, r2
 80009ba:	4a47      	ldr	r2, [pc, #284]	; (8000ad8 <GPIO_Init+0x194>)
 80009bc:	430b      	orrs	r3, r1
 80009be:	60d3      	str	r3, [r2, #12]

			// 1. Clear the corresponding RTSR bit (Only 1 edge dection at this time
			EXTI->RTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80009c0:	4b45      	ldr	r3, [pc, #276]	; (8000ad8 <GPIO_Init+0x194>)
 80009c2:	689b      	ldr	r3, [r3, #8]
 80009c4:	687a      	ldr	r2, [r7, #4]
 80009c6:	7912      	ldrb	r2, [r2, #4]
 80009c8:	4611      	mov	r1, r2
 80009ca:	2201      	movs	r2, #1
 80009cc:	408a      	lsls	r2, r1
 80009ce:	43d2      	mvns	r2, r2
 80009d0:	4611      	mov	r1, r2
 80009d2:	4a41      	ldr	r2, [pc, #260]	; (8000ad8 <GPIO_Init+0x194>)
 80009d4:	400b      	ands	r3, r1
 80009d6:	6093      	str	r3, [r2, #8]
 80009d8:	e035      	b.n	8000a46 <GPIO_Init+0x102>
		}
		else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RT)
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	795b      	ldrb	r3, [r3, #5]
 80009de:	2b05      	cmp	r3, #5
 80009e0:	d117      	bne.n	8000a12 <GPIO_Init+0xce>
		{
			// 1. Configure the RTSR
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80009e2:	4b3d      	ldr	r3, [pc, #244]	; (8000ad8 <GPIO_Init+0x194>)
 80009e4:	689b      	ldr	r3, [r3, #8]
 80009e6:	687a      	ldr	r2, [r7, #4]
 80009e8:	7912      	ldrb	r2, [r2, #4]
 80009ea:	4611      	mov	r1, r2
 80009ec:	2201      	movs	r2, #1
 80009ee:	408a      	lsls	r2, r1
 80009f0:	4611      	mov	r1, r2
 80009f2:	4a39      	ldr	r2, [pc, #228]	; (8000ad8 <GPIO_Init+0x194>)
 80009f4:	430b      	orrs	r3, r1
 80009f6:	6093      	str	r3, [r2, #8]

			// 1. Clear the corresponding FTSR bit (Only 1 edge dection at this time
			EXTI->FTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80009f8:	4b37      	ldr	r3, [pc, #220]	; (8000ad8 <GPIO_Init+0x194>)
 80009fa:	68db      	ldr	r3, [r3, #12]
 80009fc:	687a      	ldr	r2, [r7, #4]
 80009fe:	7912      	ldrb	r2, [r2, #4]
 8000a00:	4611      	mov	r1, r2
 8000a02:	2201      	movs	r2, #1
 8000a04:	408a      	lsls	r2, r1
 8000a06:	43d2      	mvns	r2, r2
 8000a08:	4611      	mov	r1, r2
 8000a0a:	4a33      	ldr	r2, [pc, #204]	; (8000ad8 <GPIO_Init+0x194>)
 8000a0c:	400b      	ands	r3, r1
 8000a0e:	60d3      	str	r3, [r2, #12]
 8000a10:	e019      	b.n	8000a46 <GPIO_Init+0x102>
		}
		else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RFT)
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	795b      	ldrb	r3, [r3, #5]
 8000a16:	2b06      	cmp	r3, #6
 8000a18:	d115      	bne.n	8000a46 <GPIO_Init+0x102>
		{
			// 1. Configure the FTSR and RTSR
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000a1a:	4b2f      	ldr	r3, [pc, #188]	; (8000ad8 <GPIO_Init+0x194>)
 8000a1c:	689b      	ldr	r3, [r3, #8]
 8000a1e:	687a      	ldr	r2, [r7, #4]
 8000a20:	7912      	ldrb	r2, [r2, #4]
 8000a22:	4611      	mov	r1, r2
 8000a24:	2201      	movs	r2, #1
 8000a26:	408a      	lsls	r2, r1
 8000a28:	4611      	mov	r1, r2
 8000a2a:	4a2b      	ldr	r2, [pc, #172]	; (8000ad8 <GPIO_Init+0x194>)
 8000a2c:	430b      	orrs	r3, r1
 8000a2e:	6093      	str	r3, [r2, #8]

			// 1. Clear the corresponding FTSR bit (Only 1 edge dection at this time
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000a30:	4b29      	ldr	r3, [pc, #164]	; (8000ad8 <GPIO_Init+0x194>)
 8000a32:	68db      	ldr	r3, [r3, #12]
 8000a34:	687a      	ldr	r2, [r7, #4]
 8000a36:	7912      	ldrb	r2, [r2, #4]
 8000a38:	4611      	mov	r1, r2
 8000a3a:	2201      	movs	r2, #1
 8000a3c:	408a      	lsls	r2, r1
 8000a3e:	4611      	mov	r1, r2
 8000a40:	4a25      	ldr	r2, [pc, #148]	; (8000ad8 <GPIO_Init+0x194>)
 8000a42:	430b      	orrs	r3, r1
 8000a44:	60d3      	str	r3, [r2, #12]

		}
		// 2. Configure the GPIO port selection in SYSCFG_EXTICR
		uint8_t temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber/4;
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	791b      	ldrb	r3, [r3, #4]
 8000a4a:	089b      	lsrs	r3, r3, #2
 8000a4c:	75fb      	strb	r3, [r7, #23]
		uint8_t temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber%4;
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	791b      	ldrb	r3, [r3, #4]
 8000a52:	f003 0303 	and.w	r3, r3, #3
 8000a56:	75bb      	strb	r3, [r7, #22]
		uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	4a1f      	ldr	r2, [pc, #124]	; (8000adc <GPIO_Init+0x198>)
 8000a5e:	4293      	cmp	r3, r2
 8000a60:	d04e      	beq.n	8000b00 <GPIO_Init+0x1bc>
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	4a1e      	ldr	r2, [pc, #120]	; (8000ae0 <GPIO_Init+0x19c>)
 8000a68:	4293      	cmp	r3, r2
 8000a6a:	d032      	beq.n	8000ad2 <GPIO_Init+0x18e>
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	4a1c      	ldr	r2, [pc, #112]	; (8000ae4 <GPIO_Init+0x1a0>)
 8000a72:	4293      	cmp	r3, r2
 8000a74:	d02b      	beq.n	8000ace <GPIO_Init+0x18a>
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	4a1b      	ldr	r2, [pc, #108]	; (8000ae8 <GPIO_Init+0x1a4>)
 8000a7c:	4293      	cmp	r3, r2
 8000a7e:	d024      	beq.n	8000aca <GPIO_Init+0x186>
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	4a19      	ldr	r2, [pc, #100]	; (8000aec <GPIO_Init+0x1a8>)
 8000a86:	4293      	cmp	r3, r2
 8000a88:	d01d      	beq.n	8000ac6 <GPIO_Init+0x182>
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	681b      	ldr	r3, [r3, #0]
 8000a8e:	4a18      	ldr	r2, [pc, #96]	; (8000af0 <GPIO_Init+0x1ac>)
 8000a90:	4293      	cmp	r3, r2
 8000a92:	d016      	beq.n	8000ac2 <GPIO_Init+0x17e>
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	4a16      	ldr	r2, [pc, #88]	; (8000af4 <GPIO_Init+0x1b0>)
 8000a9a:	4293      	cmp	r3, r2
 8000a9c:	d00f      	beq.n	8000abe <GPIO_Init+0x17a>
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	4a15      	ldr	r2, [pc, #84]	; (8000af8 <GPIO_Init+0x1b4>)
 8000aa4:	4293      	cmp	r3, r2
 8000aa6:	d008      	beq.n	8000aba <GPIO_Init+0x176>
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	4a13      	ldr	r2, [pc, #76]	; (8000afc <GPIO_Init+0x1b8>)
 8000aae:	4293      	cmp	r3, r2
 8000ab0:	d101      	bne.n	8000ab6 <GPIO_Init+0x172>
 8000ab2:	2308      	movs	r3, #8
 8000ab4:	e025      	b.n	8000b02 <GPIO_Init+0x1be>
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	e023      	b.n	8000b02 <GPIO_Init+0x1be>
 8000aba:	2307      	movs	r3, #7
 8000abc:	e021      	b.n	8000b02 <GPIO_Init+0x1be>
 8000abe:	2306      	movs	r3, #6
 8000ac0:	e01f      	b.n	8000b02 <GPIO_Init+0x1be>
 8000ac2:	2305      	movs	r3, #5
 8000ac4:	e01d      	b.n	8000b02 <GPIO_Init+0x1be>
 8000ac6:	2304      	movs	r3, #4
 8000ac8:	e01b      	b.n	8000b02 <GPIO_Init+0x1be>
 8000aca:	2303      	movs	r3, #3
 8000acc:	e019      	b.n	8000b02 <GPIO_Init+0x1be>
 8000ace:	2302      	movs	r3, #2
 8000ad0:	e017      	b.n	8000b02 <GPIO_Init+0x1be>
 8000ad2:	2301      	movs	r3, #1
 8000ad4:	e015      	b.n	8000b02 <GPIO_Init+0x1be>
 8000ad6:	bf00      	nop
 8000ad8:	40013c00 	.word	0x40013c00
 8000adc:	40020000 	.word	0x40020000
 8000ae0:	40020400 	.word	0x40020400
 8000ae4:	40020800 	.word	0x40020800
 8000ae8:	40020c00 	.word	0x40020c00
 8000aec:	40021000 	.word	0x40021000
 8000af0:	40021400 	.word	0x40021400
 8000af4:	40021800 	.word	0x40021800
 8000af8:	40021c00 	.word	0x40021c00
 8000afc:	40022000 	.word	0x40022000
 8000b00:	2300      	movs	r3, #0
 8000b02:	757b      	strb	r3, [r7, #21]
		SYSCFG_PCLK_EN();
 8000b04:	4b61      	ldr	r3, [pc, #388]	; (8000c8c <GPIO_Init+0x348>)
 8000b06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b08:	4a60      	ldr	r2, [pc, #384]	; (8000c8c <GPIO_Init+0x348>)
 8000b0a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b0e:	6453      	str	r3, [r2, #68]	; 0x44
		SYSCFG->EXTICR[temp1] |= portcode << (temp2*4);
 8000b10:	4a5f      	ldr	r2, [pc, #380]	; (8000c90 <GPIO_Init+0x34c>)
 8000b12:	7dfb      	ldrb	r3, [r7, #23]
 8000b14:	3302      	adds	r3, #2
 8000b16:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000b1a:	7d79      	ldrb	r1, [r7, #21]
 8000b1c:	7dbb      	ldrb	r3, [r7, #22]
 8000b1e:	009b      	lsls	r3, r3, #2
 8000b20:	fa01 f303 	lsl.w	r3, r1, r3
 8000b24:	4618      	mov	r0, r3
 8000b26:	495a      	ldr	r1, [pc, #360]	; (8000c90 <GPIO_Init+0x34c>)
 8000b28:	7dfb      	ldrb	r3, [r7, #23]
 8000b2a:	4302      	orrs	r2, r0
 8000b2c:	3302      	adds	r3, #2
 8000b2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

		// 3. enable the exti interrupt delivery using IMR

			EXTI->IMR |= 1 << (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000b32:	4b58      	ldr	r3, [pc, #352]	; (8000c94 <GPIO_Init+0x350>)
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	687a      	ldr	r2, [r7, #4]
 8000b38:	7912      	ldrb	r2, [r2, #4]
 8000b3a:	4611      	mov	r1, r2
 8000b3c:	2201      	movs	r2, #1
 8000b3e:	408a      	lsls	r2, r1
 8000b40:	4611      	mov	r1, r2
 8000b42:	4a54      	ldr	r2, [pc, #336]	; (8000c94 <GPIO_Init+0x350>)
 8000b44:	430b      	orrs	r3, r1
 8000b46:	6013      	str	r3, [r2, #0]


	}

	temp = 0;
 8000b48:	2300      	movs	r3, #0
 8000b4a:	613b      	str	r3, [r7, #16]
	//2. Configure the speed
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << (2*pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	799b      	ldrb	r3, [r3, #6]
 8000b50:	461a      	mov	r2, r3
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	791b      	ldrb	r3, [r3, #4]
 8000b56:	005b      	lsls	r3, r3, #1
 8000b58:	fa02 f303 	lsl.w	r3, r2, r3
 8000b5c:	613b      	str	r3, [r7, #16]
		pGPIOHandle->pGPIOx->OSPEEDR &= ~(0x3 << (2* pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber) );
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	681b      	ldr	r3, [r3, #0]
 8000b62:	689a      	ldr	r2, [r3, #8]
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	791b      	ldrb	r3, [r3, #4]
 8000b68:	005b      	lsls	r3, r3, #1
 8000b6a:	2103      	movs	r1, #3
 8000b6c:	fa01 f303 	lsl.w	r3, r1, r3
 8000b70:	43db      	mvns	r3, r3
 8000b72:	4619      	mov	r1, r3
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	400a      	ands	r2, r1
 8000b7a:	609a      	str	r2, [r3, #8]
		pGPIOHandle->pGPIOx->OSPEEDR |= temp;
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	6899      	ldr	r1, [r3, #8]
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	693a      	ldr	r2, [r7, #16]
 8000b88:	430a      	orrs	r2, r1
 8000b8a:	609a      	str	r2, [r3, #8]

		temp = 0;
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	613b      	str	r3, [r7, #16]

	//3. configure the pupd setting

		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << (2*pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	79db      	ldrb	r3, [r3, #7]
 8000b94:	461a      	mov	r2, r3
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	791b      	ldrb	r3, [r3, #4]
 8000b9a:	005b      	lsls	r3, r3, #1
 8000b9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000ba0:	613b      	str	r3, [r7, #16]
		pGPIOHandle->pGPIOx->PUPDR &= ~(0x3 << (2* pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber) );
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	68da      	ldr	r2, [r3, #12]
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	791b      	ldrb	r3, [r3, #4]
 8000bac:	005b      	lsls	r3, r3, #1
 8000bae:	2103      	movs	r1, #3
 8000bb0:	fa01 f303 	lsl.w	r3, r1, r3
 8000bb4:	43db      	mvns	r3, r3
 8000bb6:	4619      	mov	r1, r3
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	400a      	ands	r2, r1
 8000bbe:	60da      	str	r2, [r3, #12]
		pGPIOHandle->pGPIOx->PUPDR |= temp;
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	68d9      	ldr	r1, [r3, #12]
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	693a      	ldr	r2, [r7, #16]
 8000bcc:	430a      	orrs	r2, r1
 8000bce:	60da      	str	r2, [r3, #12]


		temp = 0;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	613b      	str	r3, [r7, #16]

	//4. configure the optype

		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType << (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	7a1b      	ldrb	r3, [r3, #8]
 8000bd8:	461a      	mov	r2, r3
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	791b      	ldrb	r3, [r3, #4]
 8000bde:	fa02 f303 	lsl.w	r3, r2, r3
 8000be2:	613b      	str	r3, [r7, #16]
		pGPIOHandle->pGPIOx->OTYPER &= ~(0x1 << (2* pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber) );
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	685a      	ldr	r2, [r3, #4]
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	791b      	ldrb	r3, [r3, #4]
 8000bee:	005b      	lsls	r3, r3, #1
 8000bf0:	2101      	movs	r1, #1
 8000bf2:	fa01 f303 	lsl.w	r3, r1, r3
 8000bf6:	43db      	mvns	r3, r3
 8000bf8:	4619      	mov	r1, r3
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	400a      	ands	r2, r1
 8000c00:	605a      	str	r2, [r3, #4]
		pGPIOHandle->pGPIOx->OTYPER |= temp;
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	6859      	ldr	r1, [r3, #4]
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	693a      	ldr	r2, [r7, #16]
 8000c0e:	430a      	orrs	r2, r1
 8000c10:	605a      	str	r2, [r3, #4]

		temp = 0;
 8000c12:	2300      	movs	r3, #0
 8000c14:	613b      	str	r3, [r7, #16]
	//5. configure the alt functionality
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode)
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	7a5b      	ldrb	r3, [r3, #9]
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d031      	beq.n	8000c82 <GPIO_Init+0x33e>
		{
			uint8_t temp1, temp2;

			temp1= pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 8;
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	791b      	ldrb	r3, [r3, #4]
 8000c22:	08db      	lsrs	r3, r3, #3
 8000c24:	73fb      	strb	r3, [r7, #15]
			temp2= pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 8;
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	791b      	ldrb	r3, [r3, #4]
 8000c2a:	f003 0307 	and.w	r3, r3, #7
 8000c2e:	73bb      	strb	r3, [r7, #14]
			pGPIOHandle->pGPIOx->AFR[temp1] &= ~(0xF << (4*temp2) );
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	7bfa      	ldrb	r2, [r7, #15]
 8000c36:	3208      	adds	r2, #8
 8000c38:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000c3c:	7bbb      	ldrb	r3, [r7, #14]
 8000c3e:	009b      	lsls	r3, r3, #2
 8000c40:	220f      	movs	r2, #15
 8000c42:	fa02 f303 	lsl.w	r3, r2, r3
 8000c46:	43db      	mvns	r3, r3
 8000c48:	4618      	mov	r0, r3
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	7bfa      	ldrb	r2, [r7, #15]
 8000c50:	4001      	ands	r1, r0
 8000c52:	3208      	adds	r2, #8
 8000c54:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			pGPIOHandle->pGPIOx->AFR[temp1] |= (pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode <<(4*temp2));
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	7bfa      	ldrb	r2, [r7, #15]
 8000c5e:	3208      	adds	r2, #8
 8000c60:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	7a5b      	ldrb	r3, [r3, #9]
 8000c68:	461a      	mov	r2, r3
 8000c6a:	7bbb      	ldrb	r3, [r7, #14]
 8000c6c:	009b      	lsls	r3, r3, #2
 8000c6e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c72:	4618      	mov	r0, r3
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	7bfa      	ldrb	r2, [r7, #15]
 8000c7a:	4301      	orrs	r1, r0
 8000c7c:	3208      	adds	r2, #8
 8000c7e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		}
}
 8000c82:	bf00      	nop
 8000c84:	3718      	adds	r7, #24
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	bf00      	nop
 8000c8c:	40023800 	.word	0x40023800
 8000c90:	40013800 	.word	0x40013800
 8000c94:	40013c00 	.word	0x40013c00

08000c98 <GPIO_ReadFromInputPin>:
 *
 * @Note			- none
 *
 */
uint8_t GPIO_ReadFromInputPin(GPIO_RegDef_t *pGPIOx, uint8_t PinNumber)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	b085      	sub	sp, #20
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	6078      	str	r0, [r7, #4]
 8000ca0:	460b      	mov	r3, r1
 8000ca2:	70fb      	strb	r3, [r7, #3]
	uint8_t value;
	value = (uint8_t)((pGPIOx->IDR >> PinNumber) & 0x00000001);
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	691a      	ldr	r2, [r3, #16]
 8000ca8:	78fb      	ldrb	r3, [r7, #3]
 8000caa:	fa22 f303 	lsr.w	r3, r2, r3
 8000cae:	b2db      	uxtb	r3, r3
 8000cb0:	f003 0301 	and.w	r3, r3, #1
 8000cb4:	73fb      	strb	r3, [r7, #15]
	return value;
 8000cb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8000cb8:	4618      	mov	r0, r3
 8000cba:	3714      	adds	r7, #20
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc2:	4770      	bx	lr

08000cc4 <RCC_GETPCLK1Value>:

uint16_t AHB_PreScaler[8] = {2,4,8,16,64,128,256,512};
uint16_t APB1_PreScaler[5] = {2,4,8,16};

uint32_t RCC_GETPCLK1Value(void)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b084      	sub	sp, #16
 8000cc8:	af00      	add	r7, sp, #0
	uint32_t pclk1,SystemClk;

	uint8_t clksrc,temp,ahbp,apb1p;

	clksrc = (( RCC->CFGR >>2 )& 0x03);
 8000cca:	4b26      	ldr	r3, [pc, #152]	; (8000d64 <RCC_GETPCLK1Value+0xa0>)
 8000ccc:	689b      	ldr	r3, [r3, #8]
 8000cce:	089b      	lsrs	r3, r3, #2
 8000cd0:	b2db      	uxtb	r3, r3
 8000cd2:	f003 0303 	and.w	r3, r3, #3
 8000cd6:	727b      	strb	r3, [r7, #9]

	if (clksrc == 0)
 8000cd8:	7a7b      	ldrb	r3, [r7, #9]
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d102      	bne.n	8000ce4 <RCC_GETPCLK1Value+0x20>
	{
		SystemClk = 16000000; // 16Mhz
 8000cde:	4b22      	ldr	r3, [pc, #136]	; (8000d68 <RCC_GETPCLK1Value+0xa4>)
 8000ce0:	60fb      	str	r3, [r7, #12]
 8000ce2:	e00b      	b.n	8000cfc <RCC_GETPCLK1Value+0x38>
	}
	else  if (clksrc == 1)
 8000ce4:	7a7b      	ldrb	r3, [r7, #9]
 8000ce6:	2b01      	cmp	r3, #1
 8000ce8:	d102      	bne.n	8000cf0 <RCC_GETPCLK1Value+0x2c>
	{
		SystemClk = 8000000; //8Mhz
 8000cea:	4b20      	ldr	r3, [pc, #128]	; (8000d6c <RCC_GETPCLK1Value+0xa8>)
 8000cec:	60fb      	str	r3, [r7, #12]
 8000cee:	e005      	b.n	8000cfc <RCC_GETPCLK1Value+0x38>
	}
	else if (clksrc == 2)
 8000cf0:	7a7b      	ldrb	r3, [r7, #9]
 8000cf2:	2b02      	cmp	r3, #2
 8000cf4:	d102      	bne.n	8000cfc <RCC_GETPCLK1Value+0x38>
	{
		SystemClk = RCC_GetPLLOutputClock();
 8000cf6:	f000 f899 	bl	8000e2c <RCC_GetPLLOutputClock>
 8000cfa:	60f8      	str	r0, [r7, #12]
	}

	// To calculate AHB Prescaler
	temp = (( RCC->CFGR >>4  )& 0xF);
 8000cfc:	4b19      	ldr	r3, [pc, #100]	; (8000d64 <RCC_GETPCLK1Value+0xa0>)
 8000cfe:	689b      	ldr	r3, [r3, #8]
 8000d00:	091b      	lsrs	r3, r3, #4
 8000d02:	b2db      	uxtb	r3, r3
 8000d04:	f003 030f 	and.w	r3, r3, #15
 8000d08:	723b      	strb	r3, [r7, #8]
	if (temp <8)
 8000d0a:	7a3b      	ldrb	r3, [r7, #8]
 8000d0c:	2b07      	cmp	r3, #7
 8000d0e:	d802      	bhi.n	8000d16 <RCC_GETPCLK1Value+0x52>
	{
		ahbp=1;
 8000d10:	2301      	movs	r3, #1
 8000d12:	72fb      	strb	r3, [r7, #11]
 8000d14:	e005      	b.n	8000d22 <RCC_GETPCLK1Value+0x5e>
	}
	else
	{
		ahbp = AHB_PreScaler[temp-8];
 8000d16:	7a3b      	ldrb	r3, [r7, #8]
 8000d18:	3b08      	subs	r3, #8
 8000d1a:	4a15      	ldr	r2, [pc, #84]	; (8000d70 <RCC_GETPCLK1Value+0xac>)
 8000d1c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000d20:	72fb      	strb	r3, [r7, #11]
	}


	// To calculate APB1 Prescaler
	temp = (( RCC->CFGR >>10  )& 0x7);
 8000d22:	4b10      	ldr	r3, [pc, #64]	; (8000d64 <RCC_GETPCLK1Value+0xa0>)
 8000d24:	689b      	ldr	r3, [r3, #8]
 8000d26:	0a9b      	lsrs	r3, r3, #10
 8000d28:	b2db      	uxtb	r3, r3
 8000d2a:	f003 0307 	and.w	r3, r3, #7
 8000d2e:	723b      	strb	r3, [r7, #8]
	if (temp <4)
 8000d30:	7a3b      	ldrb	r3, [r7, #8]
 8000d32:	2b03      	cmp	r3, #3
 8000d34:	d802      	bhi.n	8000d3c <RCC_GETPCLK1Value+0x78>
	{
		apb1p = 1;
 8000d36:	2301      	movs	r3, #1
 8000d38:	72bb      	strb	r3, [r7, #10]
 8000d3a:	e005      	b.n	8000d48 <RCC_GETPCLK1Value+0x84>
	}
	else
	{
		apb1p = APB1_PreScaler[temp-4];
 8000d3c:	7a3b      	ldrb	r3, [r7, #8]
 8000d3e:	3b04      	subs	r3, #4
 8000d40:	4a0c      	ldr	r2, [pc, #48]	; (8000d74 <RCC_GETPCLK1Value+0xb0>)
 8000d42:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000d46:	72bb      	strb	r3, [r7, #10]
	}

	pclk1 = (SystemClk/ahbp)/apb1p;
 8000d48:	7afb      	ldrb	r3, [r7, #11]
 8000d4a:	68fa      	ldr	r2, [r7, #12]
 8000d4c:	fbb2 f2f3 	udiv	r2, r2, r3
 8000d50:	7abb      	ldrb	r3, [r7, #10]
 8000d52:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d56:	607b      	str	r3, [r7, #4]
	return pclk1;
 8000d58:	687b      	ldr	r3, [r7, #4]
}
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	3710      	adds	r7, #16
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bd80      	pop	{r7, pc}
 8000d62:	bf00      	nop
 8000d64:	40023800 	.word	0x40023800
 8000d68:	00f42400 	.word	0x00f42400
 8000d6c:	007a1200 	.word	0x007a1200
 8000d70:	20000400 	.word	0x20000400
 8000d74:	20000410 	.word	0x20000410

08000d78 <RCC_GETPCLK2Value>:

uint32_t RCC_GETPCLK2Value(void)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b084      	sub	sp, #16
 8000d7c:	af00      	add	r7, sp, #0
	uint32_t pclk2,SystemClk;

	uint8_t clksrc,temp,ahbp,apb2p;

	clksrc = (( RCC->CFGR >>2 )& 0x03);
 8000d7e:	4b26      	ldr	r3, [pc, #152]	; (8000e18 <RCC_GETPCLK2Value+0xa0>)
 8000d80:	689b      	ldr	r3, [r3, #8]
 8000d82:	089b      	lsrs	r3, r3, #2
 8000d84:	b2db      	uxtb	r3, r3
 8000d86:	f003 0303 	and.w	r3, r3, #3
 8000d8a:	727b      	strb	r3, [r7, #9]

	if (clksrc == 0)
 8000d8c:	7a7b      	ldrb	r3, [r7, #9]
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d102      	bne.n	8000d98 <RCC_GETPCLK2Value+0x20>
	{
		SystemClk = 16000000; // 16Mhz
 8000d92:	4b22      	ldr	r3, [pc, #136]	; (8000e1c <RCC_GETPCLK2Value+0xa4>)
 8000d94:	60fb      	str	r3, [r7, #12]
 8000d96:	e00b      	b.n	8000db0 <RCC_GETPCLK2Value+0x38>
	}
	else  if (clksrc == 1)
 8000d98:	7a7b      	ldrb	r3, [r7, #9]
 8000d9a:	2b01      	cmp	r3, #1
 8000d9c:	d102      	bne.n	8000da4 <RCC_GETPCLK2Value+0x2c>
	{
		SystemClk = 8000000; //8Mhz
 8000d9e:	4b20      	ldr	r3, [pc, #128]	; (8000e20 <RCC_GETPCLK2Value+0xa8>)
 8000da0:	60fb      	str	r3, [r7, #12]
 8000da2:	e005      	b.n	8000db0 <RCC_GETPCLK2Value+0x38>
	}
	else if (clksrc == 2)
 8000da4:	7a7b      	ldrb	r3, [r7, #9]
 8000da6:	2b02      	cmp	r3, #2
 8000da8:	d102      	bne.n	8000db0 <RCC_GETPCLK2Value+0x38>
	{
		SystemClk = RCC_GetPLLOutputClock();
 8000daa:	f000 f83f 	bl	8000e2c <RCC_GetPLLOutputClock>
 8000dae:	60f8      	str	r0, [r7, #12]
	}

	// To calculate AHB Prescaler
	temp = (( RCC->CFGR >>4  )& 0xF);
 8000db0:	4b19      	ldr	r3, [pc, #100]	; (8000e18 <RCC_GETPCLK2Value+0xa0>)
 8000db2:	689b      	ldr	r3, [r3, #8]
 8000db4:	091b      	lsrs	r3, r3, #4
 8000db6:	b2db      	uxtb	r3, r3
 8000db8:	f003 030f 	and.w	r3, r3, #15
 8000dbc:	723b      	strb	r3, [r7, #8]
	if (temp <0x08)
 8000dbe:	7a3b      	ldrb	r3, [r7, #8]
 8000dc0:	2b07      	cmp	r3, #7
 8000dc2:	d802      	bhi.n	8000dca <RCC_GETPCLK2Value+0x52>
	{
		ahbp=1;
 8000dc4:	2301      	movs	r3, #1
 8000dc6:	72fb      	strb	r3, [r7, #11]
 8000dc8:	e005      	b.n	8000dd6 <RCC_GETPCLK2Value+0x5e>
	}
	else
	{
		ahbp = AHB_PreScaler[temp-8];
 8000dca:	7a3b      	ldrb	r3, [r7, #8]
 8000dcc:	3b08      	subs	r3, #8
 8000dce:	4a15      	ldr	r2, [pc, #84]	; (8000e24 <RCC_GETPCLK2Value+0xac>)
 8000dd0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000dd4:	72fb      	strb	r3, [r7, #11]
	}


	// To calculate APB1 Prescaler
	temp = (( RCC->CFGR >>13  )& 0x7);
 8000dd6:	4b10      	ldr	r3, [pc, #64]	; (8000e18 <RCC_GETPCLK2Value+0xa0>)
 8000dd8:	689b      	ldr	r3, [r3, #8]
 8000dda:	0b5b      	lsrs	r3, r3, #13
 8000ddc:	b2db      	uxtb	r3, r3
 8000dde:	f003 0307 	and.w	r3, r3, #7
 8000de2:	723b      	strb	r3, [r7, #8]
	if (temp <0x04)
 8000de4:	7a3b      	ldrb	r3, [r7, #8]
 8000de6:	2b03      	cmp	r3, #3
 8000de8:	d802      	bhi.n	8000df0 <RCC_GETPCLK2Value+0x78>
	{
		apb2p = 1;
 8000dea:	2301      	movs	r3, #1
 8000dec:	72bb      	strb	r3, [r7, #10]
 8000dee:	e005      	b.n	8000dfc <RCC_GETPCLK2Value+0x84>
	}
	else
	{
		apb2p = APB1_PreScaler[temp-4];
 8000df0:	7a3b      	ldrb	r3, [r7, #8]
 8000df2:	3b04      	subs	r3, #4
 8000df4:	4a0c      	ldr	r2, [pc, #48]	; (8000e28 <RCC_GETPCLK2Value+0xb0>)
 8000df6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000dfa:	72bb      	strb	r3, [r7, #10]
	}

	pclk2 = (SystemClk/ahbp)/apb2p;
 8000dfc:	7afb      	ldrb	r3, [r7, #11]
 8000dfe:	68fa      	ldr	r2, [r7, #12]
 8000e00:	fbb2 f2f3 	udiv	r2, r2, r3
 8000e04:	7abb      	ldrb	r3, [r7, #10]
 8000e06:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e0a:	607b      	str	r3, [r7, #4]
	return pclk2;
 8000e0c:	687b      	ldr	r3, [r7, #4]
}
 8000e0e:	4618      	mov	r0, r3
 8000e10:	3710      	adds	r7, #16
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bd80      	pop	{r7, pc}
 8000e16:	bf00      	nop
 8000e18:	40023800 	.word	0x40023800
 8000e1c:	00f42400 	.word	0x00f42400
 8000e20:	007a1200 	.word	0x007a1200
 8000e24:	20000400 	.word	0x20000400
 8000e28:	20000410 	.word	0x20000410

08000e2c <RCC_GetPLLOutputClock>:

uint32_t RCC_GetPLLOutputClock()
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	af00      	add	r7, sp, #0
return 0;
 8000e30:	2300      	movs	r3, #0
}
 8000e32:	4618      	mov	r0, r3
 8000e34:	46bd      	mov	sp, r7
 8000e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3a:	4770      	bx	lr

08000e3c <__libc_init_array>:
 8000e3c:	b570      	push	{r4, r5, r6, lr}
 8000e3e:	4e0d      	ldr	r6, [pc, #52]	; (8000e74 <__libc_init_array+0x38>)
 8000e40:	4c0d      	ldr	r4, [pc, #52]	; (8000e78 <__libc_init_array+0x3c>)
 8000e42:	1ba4      	subs	r4, r4, r6
 8000e44:	10a4      	asrs	r4, r4, #2
 8000e46:	2500      	movs	r5, #0
 8000e48:	42a5      	cmp	r5, r4
 8000e4a:	d109      	bne.n	8000e60 <__libc_init_array+0x24>
 8000e4c:	4e0b      	ldr	r6, [pc, #44]	; (8000e7c <__libc_init_array+0x40>)
 8000e4e:	4c0c      	ldr	r4, [pc, #48]	; (8000e80 <__libc_init_array+0x44>)
 8000e50:	f000 f818 	bl	8000e84 <_init>
 8000e54:	1ba4      	subs	r4, r4, r6
 8000e56:	10a4      	asrs	r4, r4, #2
 8000e58:	2500      	movs	r5, #0
 8000e5a:	42a5      	cmp	r5, r4
 8000e5c:	d105      	bne.n	8000e6a <__libc_init_array+0x2e>
 8000e5e:	bd70      	pop	{r4, r5, r6, pc}
 8000e60:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000e64:	4798      	blx	r3
 8000e66:	3501      	adds	r5, #1
 8000e68:	e7ee      	b.n	8000e48 <__libc_init_array+0xc>
 8000e6a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000e6e:	4798      	blx	r3
 8000e70:	3501      	adds	r5, #1
 8000e72:	e7f2      	b.n	8000e5a <__libc_init_array+0x1e>
 8000e74:	08000e9c 	.word	0x08000e9c
 8000e78:	08000e9c 	.word	0x08000e9c
 8000e7c:	08000e9c 	.word	0x08000e9c
 8000e80:	08000ea0 	.word	0x08000ea0

08000e84 <_init>:
 8000e84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000e86:	bf00      	nop
 8000e88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000e8a:	bc08      	pop	{r3}
 8000e8c:	469e      	mov	lr, r3
 8000e8e:	4770      	bx	lr

08000e90 <_fini>:
 8000e90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000e92:	bf00      	nop
 8000e94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000e96:	bc08      	pop	{r3}
 8000e98:	469e      	mov	lr, r3
 8000e9a:	4770      	bx	lr
