%Warning-DECLFILENAME: testcases/force_misc_inst_VariableDec_modulePort.sv:5:11: Filename 'force_misc_inst_VariableDec_modulePort' does not match IFACE name: 'I'
    5 | interface I;
      |           ^
                       ... For warning description see https://verilator.org/warn/DECLFILENAME?v=5.008
                       ... Use "/* verilator lint_off DECLFILENAME */" and lint_on around source to disable this message.
%Warning-PINMISSING: testcases/force_misc_inst_VariableDec_modulePort.sv:45:6: Cell has missing pin: 'i_b'
   45 |   M1 u_M1 
      |      ^~~~
%Error-ASSIGNIN: testcases/force_misc_inst_VariableDec_modulePort.sv:55:10: Assigning to input/const variable: 'i_b'
   55 |     u_M1.i_b <= 1'b1;
      |          ^~~
%Error: Exiting due to 1 error(s), 2 warning(s)
