// Seed: 2071812190
module module_0 (
    input supply1 id_0,
    output wor id_1,
    input tri0 id_2,
    output wor id_3,
    input tri0 id_4,
    input tri1 id_5,
    input tri id_6,
    input wor id_7,
    input uwire id_8,
    input wire id_9,
    input tri1 id_10,
    input wire id_11,
    output wire id_12,
    input supply1 id_13,
    input tri1 id_14,
    output tri1 id_15,
    output wor id_16,
    output wor id_17,
    output tri1 id_18,
    input tri0 id_19,
    output uwire id_20,
    input tri1 id_21,
    input wand id_22,
    input supply1 id_23
);
  wire id_25, id_26;
  wire id_27;
  tri1 id_28, id_29 = 1'b0, id_30, id_31;
endmodule
module module_1 (
    input tri0 id_0,
    output wire id_1,
    output tri0 id_2,
    input wand id_3,
    id_10,
    output tri0 id_4,
    input supply0 id_5,
    input supply1 id_6,
    input uwire id_7,
    input wor id_8,
    id_11
);
  assign id_1 = id_0;
  wire id_12;
  specify
    (id_13 *> id_14) = (id_12);
  endspecify
  module_0 modCall_1 (
      id_7,
      id_4,
      id_5,
      id_2,
      id_8,
      id_8,
      id_5,
      id_7,
      id_3,
      id_5,
      id_0,
      id_8,
      id_1,
      id_5,
      id_0,
      id_2,
      id_1,
      id_2,
      id_2,
      id_3,
      id_1,
      id_7,
      id_5,
      id_7
  );
  assign modCall_1.id_6 = 0;
  localparam id_15 = "";
  wire id_16;
  always id_1 = -1;
endmodule
