// Seed: 1796663188
module module_0 (
    input  wire id_0,
    output tri  id_1,
    input  tri1 id_2,
    input  tri1 id_3
);
  assign id_1 = !(1);
endmodule
module module_1 (
    output wand id_0,
    output supply1 id_1,
    input uwire id_2,
    output tri1 id_3,
    input wand id_4,
    input tri1 id_5
    , id_11,
    output wor id_6,
    input supply0 id_7,
    input wand id_8,
    output wor id_9
);
  assign id_9 = 1 !=? (id_5);
  xor (id_9, id_7, id_2, id_8, id_11, id_4, id_5);
  module_0(
      id_2, id_3, id_7, id_7
  ); id_12(
      .id_0(id_6), .id_1(1), .id_2(id_2), .id_3(id_7)
  );
  initial begin
    id_11 = id_5;
  end
endmodule
