INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12/Final_1-12.srcs/sim_1/new/CPU_TEST_MODULE_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_TEST_MODULE_12
