{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1539124215710 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1539124215710 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 09 17:30:15 2018 " "Processing started: Tue Oct 09 17:30:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1539124215710 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1539124215710 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DSD_matriz -c DSD_matriz " "Command: quartus_map --read_settings_files=on --write_settings_files=off DSD_matriz -c DSD_matriz" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1539124215710 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1539124216445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix.vhd 2 1 " "Found 2 design units, including 1 entities, in source file matrix.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 matrix-eduardo " "Found design unit 1: matrix-eduardo" {  } { { "matrix.vhd" "" { Text "C:/Users/josee/OneDrive/Documentos/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_matriz/matrix.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539124217289 ""} { "Info" "ISGN_ENTITY_NAME" "1 matrix " "Found entity 1: matrix" {  } { { "matrix.vhd" "" { Text "C:/Users/josee/OneDrive/Documentos/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_matriz/matrix.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539124217289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539124217289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixsq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file matrixsq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 matrixSQ-eduardo " "Found design unit 1: matrixSQ-eduardo" {  } { { "matrixSQ.vhd" "" { Text "C:/Users/josee/OneDrive/Documentos/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_matriz/matrixSQ.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539124217289 ""} { "Info" "ISGN_ENTITY_NAME" "1 matrixSQ " "Found entity 1: matrixSQ" {  } { { "matrixSQ.vhd" "" { Text "C:/Users/josee/OneDrive/Documentos/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_matriz/matrixSQ.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539124217289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539124217289 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "matrix " "Elaborating entity \"matrix\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1539124217414 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q1\[0\] " "Inserted always-enabled tri-state buffer between \"Q1\[0\]\" and its non-tri-state driver." {  } { { "matrix.vhd" "" { Text "C:/Users/josee/OneDrive/Documentos/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_matriz/matrix.vhd" 39 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1539124218336 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q1\[1\] " "Inserted always-enabled tri-state buffer between \"Q1\[1\]\" and its non-tri-state driver." {  } { { "matrix.vhd" "" { Text "C:/Users/josee/OneDrive/Documentos/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_matriz/matrix.vhd" 39 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1539124218336 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q1\[2\] " "Inserted always-enabled tri-state buffer between \"Q1\[2\]\" and its non-tri-state driver." {  } { { "matrix.vhd" "" { Text "C:/Users/josee/OneDrive/Documentos/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_matriz/matrix.vhd" 39 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1539124218336 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q2\[0\] " "Inserted always-enabled tri-state buffer between \"Q2\[0\]\" and its non-tri-state driver." {  } { { "matrix.vhd" "" { Text "C:/Users/josee/OneDrive/Documentos/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_matriz/matrix.vhd" 39 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1539124218336 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q2\[1\] " "Inserted always-enabled tri-state buffer between \"Q2\[1\]\" and its non-tri-state driver." {  } { { "matrix.vhd" "" { Text "C:/Users/josee/OneDrive/Documentos/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_matriz/matrix.vhd" 39 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1539124218336 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q2\[2\] " "Inserted always-enabled tri-state buffer between \"Q2\[2\]\" and its non-tri-state driver." {  } { { "matrix.vhd" "" { Text "C:/Users/josee/OneDrive/Documentos/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_matriz/matrix.vhd" 39 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1539124218336 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q3\[0\] " "Inserted always-enabled tri-state buffer between \"Q3\[0\]\" and its non-tri-state driver." {  } { { "matrix.vhd" "" { Text "C:/Users/josee/OneDrive/Documentos/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_matriz/matrix.vhd" 39 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1539124218336 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q3\[1\] " "Inserted always-enabled tri-state buffer between \"Q3\[1\]\" and its non-tri-state driver." {  } { { "matrix.vhd" "" { Text "C:/Users/josee/OneDrive/Documentos/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_matriz/matrix.vhd" 39 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1539124218336 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q3\[2\] " "Inserted always-enabled tri-state buffer between \"Q3\[2\]\" and its non-tri-state driver." {  } { { "matrix.vhd" "" { Text "C:/Users/josee/OneDrive/Documentos/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_matriz/matrix.vhd" 39 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1539124218336 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q3\[3\] " "Inserted always-enabled tri-state buffer between \"Q3\[3\]\" and its non-tri-state driver." {  } { { "matrix.vhd" "" { Text "C:/Users/josee/OneDrive/Documentos/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_matriz/matrix.vhd" 39 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1539124218336 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q3\[4\] " "Inserted always-enabled tri-state buffer between \"Q3\[4\]\" and its non-tri-state driver." {  } { { "matrix.vhd" "" { Text "C:/Users/josee/OneDrive/Documentos/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_matriz/matrix.vhd" 39 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1539124218336 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q3\[5\] " "Inserted always-enabled tri-state buffer between \"Q3\[5\]\" and its non-tri-state driver." {  } { { "matrix.vhd" "" { Text "C:/Users/josee/OneDrive/Documentos/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_matriz/matrix.vhd" 39 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1539124218336 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q3\[6\] " "Inserted always-enabled tri-state buffer between \"Q3\[6\]\" and its non-tri-state driver." {  } { { "matrix.vhd" "" { Text "C:/Users/josee/OneDrive/Documentos/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_matriz/matrix.vhd" 39 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1539124218336 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q3\[7\] " "Inserted always-enabled tri-state buffer between \"Q3\[7\]\" and its non-tri-state driver." {  } { { "matrix.vhd" "" { Text "C:/Users/josee/OneDrive/Documentos/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_matriz/matrix.vhd" 39 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1539124218336 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q3\[8\] " "Inserted always-enabled tri-state buffer between \"Q3\[8\]\" and its non-tri-state driver." {  } { { "matrix.vhd" "" { Text "C:/Users/josee/OneDrive/Documentos/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_matriz/matrix.vhd" 39 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1539124218336 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q3\[9\] " "Inserted always-enabled tri-state buffer between \"Q3\[9\]\" and its non-tri-state driver." {  } { { "matrix.vhd" "" { Text "C:/Users/josee/OneDrive/Documentos/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_matriz/matrix.vhd" 39 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1539124218336 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q3\[10\] " "Inserted always-enabled tri-state buffer between \"Q3\[10\]\" and its non-tri-state driver." {  } { { "matrix.vhd" "" { Text "C:/Users/josee/OneDrive/Documentos/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_matriz/matrix.vhd" 39 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1539124218336 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1539124218336 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q1\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q1\[0\]\" is moved to its source" {  } { { "matrix.vhd" "" { Text "C:/Users/josee/OneDrive/Documentos/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_matriz/matrix.vhd" 39 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1539124218336 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q1\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q1\[1\]\" is moved to its source" {  } { { "matrix.vhd" "" { Text "C:/Users/josee/OneDrive/Documentos/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_matriz/matrix.vhd" 39 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1539124218336 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q1\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q1\[2\]\" is moved to its source" {  } { { "matrix.vhd" "" { Text "C:/Users/josee/OneDrive/Documentos/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_matriz/matrix.vhd" 39 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1539124218336 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q2\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q2\[0\]\" is moved to its source" {  } { { "matrix.vhd" "" { Text "C:/Users/josee/OneDrive/Documentos/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_matriz/matrix.vhd" 39 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1539124218336 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q2\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q2\[1\]\" is moved to its source" {  } { { "matrix.vhd" "" { Text "C:/Users/josee/OneDrive/Documentos/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_matriz/matrix.vhd" 39 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1539124218336 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q2\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q2\[2\]\" is moved to its source" {  } { { "matrix.vhd" "" { Text "C:/Users/josee/OneDrive/Documentos/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_matriz/matrix.vhd" 39 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1539124218336 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q3\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q3\[0\]\" is moved to its source" {  } { { "matrix.vhd" "" { Text "C:/Users/josee/OneDrive/Documentos/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_matriz/matrix.vhd" 39 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1539124218336 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q3\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q3\[1\]\" is moved to its source" {  } { { "matrix.vhd" "" { Text "C:/Users/josee/OneDrive/Documentos/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_matriz/matrix.vhd" 39 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1539124218336 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q3\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q3\[2\]\" is moved to its source" {  } { { "matrix.vhd" "" { Text "C:/Users/josee/OneDrive/Documentos/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_matriz/matrix.vhd" 39 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1539124218336 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q3\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q3\[3\]\" is moved to its source" {  } { { "matrix.vhd" "" { Text "C:/Users/josee/OneDrive/Documentos/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_matriz/matrix.vhd" 39 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1539124218336 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q3\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q3\[4\]\" is moved to its source" {  } { { "matrix.vhd" "" { Text "C:/Users/josee/OneDrive/Documentos/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_matriz/matrix.vhd" 39 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1539124218336 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q3\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q3\[5\]\" is moved to its source" {  } { { "matrix.vhd" "" { Text "C:/Users/josee/OneDrive/Documentos/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_matriz/matrix.vhd" 39 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1539124218336 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q3\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q3\[6\]\" is moved to its source" {  } { { "matrix.vhd" "" { Text "C:/Users/josee/OneDrive/Documentos/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_matriz/matrix.vhd" 39 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1539124218336 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q3\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q3\[7\]\" is moved to its source" {  } { { "matrix.vhd" "" { Text "C:/Users/josee/OneDrive/Documentos/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_matriz/matrix.vhd" 39 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1539124218336 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q3\[8\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q3\[8\]\" is moved to its source" {  } { { "matrix.vhd" "" { Text "C:/Users/josee/OneDrive/Documentos/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_matriz/matrix.vhd" 39 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1539124218336 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q3\[9\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q3\[9\]\" is moved to its source" {  } { { "matrix.vhd" "" { Text "C:/Users/josee/OneDrive/Documentos/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_matriz/matrix.vhd" 39 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1539124218336 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q3\[10\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q3\[10\]\" is moved to its source" {  } { { "matrix.vhd" "" { Text "C:/Users/josee/OneDrive/Documentos/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_matriz/matrix.vhd" 39 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1539124218336 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1539124218336 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "Q1\[0\]~synth " "Node \"Q1\[0\]~synth\"" {  } { { "matrix.vhd" "" { Text "C:/Users/josee/OneDrive/Documentos/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_matriz/matrix.vhd" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539124218414 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q1\[1\]~synth " "Node \"Q1\[1\]~synth\"" {  } { { "matrix.vhd" "" { Text "C:/Users/josee/OneDrive/Documentos/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_matriz/matrix.vhd" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539124218414 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q1\[2\]~synth " "Node \"Q1\[2\]~synth\"" {  } { { "matrix.vhd" "" { Text "C:/Users/josee/OneDrive/Documentos/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_matriz/matrix.vhd" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539124218414 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q2\[0\]~synth " "Node \"Q2\[0\]~synth\"" {  } { { "matrix.vhd" "" { Text "C:/Users/josee/OneDrive/Documentos/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_matriz/matrix.vhd" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539124218414 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q2\[1\]~synth " "Node \"Q2\[1\]~synth\"" {  } { { "matrix.vhd" "" { Text "C:/Users/josee/OneDrive/Documentos/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_matriz/matrix.vhd" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539124218414 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q2\[2\]~synth " "Node \"Q2\[2\]~synth\"" {  } { { "matrix.vhd" "" { Text "C:/Users/josee/OneDrive/Documentos/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_matriz/matrix.vhd" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539124218414 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q3\[0\]~synth " "Node \"Q3\[0\]~synth\"" {  } { { "matrix.vhd" "" { Text "C:/Users/josee/OneDrive/Documentos/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_matriz/matrix.vhd" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539124218414 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q3\[1\]~synth " "Node \"Q3\[1\]~synth\"" {  } { { "matrix.vhd" "" { Text "C:/Users/josee/OneDrive/Documentos/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_matriz/matrix.vhd" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539124218414 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q3\[2\]~synth " "Node \"Q3\[2\]~synth\"" {  } { { "matrix.vhd" "" { Text "C:/Users/josee/OneDrive/Documentos/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_matriz/matrix.vhd" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539124218414 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q3\[3\]~synth " "Node \"Q3\[3\]~synth\"" {  } { { "matrix.vhd" "" { Text "C:/Users/josee/OneDrive/Documentos/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_matriz/matrix.vhd" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539124218414 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q3\[4\]~synth " "Node \"Q3\[4\]~synth\"" {  } { { "matrix.vhd" "" { Text "C:/Users/josee/OneDrive/Documentos/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_matriz/matrix.vhd" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539124218414 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q3\[5\]~synth " "Node \"Q3\[5\]~synth\"" {  } { { "matrix.vhd" "" { Text "C:/Users/josee/OneDrive/Documentos/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_matriz/matrix.vhd" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539124218414 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q3\[6\]~synth " "Node \"Q3\[6\]~synth\"" {  } { { "matrix.vhd" "" { Text "C:/Users/josee/OneDrive/Documentos/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_matriz/matrix.vhd" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539124218414 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q3\[7\]~synth " "Node \"Q3\[7\]~synth\"" {  } { { "matrix.vhd" "" { Text "C:/Users/josee/OneDrive/Documentos/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_matriz/matrix.vhd" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539124218414 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q3\[8\]~synth " "Node \"Q3\[8\]~synth\"" {  } { { "matrix.vhd" "" { Text "C:/Users/josee/OneDrive/Documentos/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_matriz/matrix.vhd" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539124218414 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q3\[9\]~synth " "Node \"Q3\[9\]~synth\"" {  } { { "matrix.vhd" "" { Text "C:/Users/josee/OneDrive/Documentos/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_matriz/matrix.vhd" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539124218414 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q3\[10\]~synth " "Node \"Q3\[10\]~synth\"" {  } { { "matrix.vhd" "" { Text "C:/Users/josee/OneDrive/Documentos/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_matriz/matrix.vhd" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539124218414 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1539124218414 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "COL\[0\] GND " "Pin \"COL\[0\]\" is stuck at GND" {  } { { "matrix.vhd" "" { Text "C:/Users/josee/OneDrive/Documentos/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_matriz/matrix.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539124218414 "|matrix|COL[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "COL\[7\] GND " "Pin \"COL\[7\]\" is stuck at GND" {  } { { "matrix.vhd" "" { Text "C:/Users/josee/OneDrive/Documentos/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_matriz/matrix.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539124218414 "|matrix|COL[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1539124218414 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "110 " "Implemented 110 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1539124218742 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1539124218742 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Implemented 17 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1539124218742 ""} { "Info" "ICUT_CUT_TM_LCELLS" "75 " "Implemented 75 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1539124218742 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1539124218742 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4637 " "Peak virtual memory: 4637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1539124218883 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 09 17:30:18 2018 " "Processing ended: Tue Oct 09 17:30:18 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1539124218883 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1539124218883 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1539124218883 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1539124218883 ""}
