# do sim.do
# -9
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:42:55 on Apr 19,2021
# vlog -reportprogress 300 -work work ../src/fifo.v 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 23:42:55 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:42:55 on Apr 19,2021
# vlog -reportprogress 300 -work work ../src/dut.v 
# ** Error: (vlog-7) Failed to open design unit file "../src/dut.v" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 23:42:55 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./sim.do line 7
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -work work "../src/dut.v""
do sim.do
# -9
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:45:38 on Apr 19,2021
# vlog -reportprogress 300 -work work ../src/fifo.v 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 23:45:38 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:45:38 on Apr 19,2021
# vlog -reportprogress 300 -work work ../src/grayscale.v 
# -- Compiling module grayscale
# 
# Top level modules:
# 	grayscale
# End time: 23:45:38 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:45:38 on Apr 19,2021
# vlog -reportprogress 300 -work work ../src/dut_system.v 
# -- Compiling module dut_system
# 
# Top level modules:
# 	dut_system
# End time: 23:45:38 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:45:38 on Apr 19,2021
# vlog -reportprogress 300 -work work ../src/testbench.v 
# -- Compiling module dut_testbench
# ** Warning: ../src/testbench.v(222): (vlog-2697) MSB 23 of part-select into 'fifo_out_data_read' is out of bounds.
# ** Warning: ../src/testbench.v(222): (vlog-2697) LSB 16 of part-select into 'fifo_out_data_read' is out of bounds.
# ** Warning: ../src/testbench.v(223): (vlog-2697) MSB 15 of part-select into 'fifo_out_data_read' is out of bounds.
# ** Warning: ../src/testbench.v(223): (vlog-2697) LSB 8 of part-select into 'fifo_out_data_read' is out of bounds.
# 
# Top level modules:
# 	dut_testbench
# End time: 23:45:38 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vsim "+notimingchecks" -L work work.dut_testbench -wlf testbench.wlf 
# Start time: 23:45:39 on Apr 19,2021
# Loading work.dut_testbench
# Loading work.dut_system
# Loading work.fifo
# Loading work.grayscale
# ** UI-Msg: (vish-4014) No objects found matching '/dut_testbench/dut_system_inst/dut_inst/*'.
# Error in macro ./wave.do line 9
# ** UI-Msg: (vish-4014) No objects found matching '/dut_testbench/dut_system_inst/dut_inst/*'.
#     while executing
# "add wave -noupdate -group dut_testbench/dut_system_inst/dut_inst -radix hexadecimal /dut_testbench/dut_system_inst/dut_inst/*"
do sim.do
# -9
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:47:25 on Apr 19,2021
# vlog -reportprogress 300 -work work ../src/fifo.v 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 23:47:25 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:47:26 on Apr 19,2021
# vlog -reportprogress 300 -work work ../src/grayscale.v 
# -- Compiling module grayscale
# 
# Top level modules:
# 	grayscale
# End time: 23:47:26 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:47:26 on Apr 19,2021
# vlog -reportprogress 300 -work work ../src/dut_system.v 
# -- Compiling module dut_system
# 
# Top level modules:
# 	dut_system
# End time: 23:47:26 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:47:26 on Apr 19,2021
# vlog -reportprogress 300 -work work ../src/testbench.v 
# -- Compiling module dut_testbench
# ** Warning: ../src/testbench.v(222): (vlog-2697) MSB 23 of part-select into 'fifo_out_data_read' is out of bounds.
# ** Warning: ../src/testbench.v(222): (vlog-2697) LSB 16 of part-select into 'fifo_out_data_read' is out of bounds.
# ** Warning: ../src/testbench.v(223): (vlog-2697) MSB 15 of part-select into 'fifo_out_data_read' is out of bounds.
# ** Warning: ../src/testbench.v(223): (vlog-2697) LSB 8 of part-select into 'fifo_out_data_read' is out of bounds.
# 
# Top level modules:
# 	dut_testbench
# End time: 23:47:26 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# End time: 23:47:29 on Apr 19,2021, Elapsed time: 0:01:50
# Errors: 0, Warnings: 0
# vsim "+notimingchecks" -L work work.dut_testbench -wlf testbench.wlf 
# Start time: 23:47:29 on Apr 19,2021
# Loading work.dut_testbench
# Loading work.dut_system
# Loading work.fifo
# Loading work.grayscale
# 
# @ 300: Beginning simulation...
# @ 300: Loading file copper_720_540.bmp...
# @ 300: Writing file copper_grayscale.bmp...
# @ 38880600: Simulation completed in 388803 cycles.
# 
# 
# Total simulation cycle count: 388806
# 
# Total warning count: 0
# Total error count: 0
# 
# ** Note: $stop    : ../src/testbench.v(144)
#    Time: 38880600 ns  Iteration: 2  Instance: /dut_testbench
# Break in NamedBeginStat tb_process at ../src/testbench.v line 144
do sim.do
# -9
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:07:22 on Apr 20,2021
# vlog -reportprogress 300 -work work ../src/fifo.v 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 00:07:23 on Apr 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:07:23 on Apr 20,2021
# vlog -reportprogress 300 -work work ../src/grayscale.v 
# -- Compiling module grayscale
# 
# Top level modules:
# 	grayscale
# End time: 00:07:23 on Apr 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:07:23 on Apr 20,2021
# vlog -reportprogress 300 -work work ../src/dut_system.v 
# -- Compiling module dut_system
# 
# Top level modules:
# 	dut_system
# End time: 00:07:23 on Apr 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:07:23 on Apr 20,2021
# vlog -reportprogress 300 -work work ../src/testbench.v 
# -- Compiling module dut_testbench
# ** Warning: ../src/testbench.v(222): (vlog-2697) MSB 23 of part-select into 'fifo_out_data_read' is out of bounds.
# ** Warning: ../src/testbench.v(222): (vlog-2697) LSB 16 of part-select into 'fifo_out_data_read' is out of bounds.
# ** Warning: ../src/testbench.v(223): (vlog-2697) MSB 15 of part-select into 'fifo_out_data_read' is out of bounds.
# ** Warning: ../src/testbench.v(223): (vlog-2697) LSB 8 of part-select into 'fifo_out_data_read' is out of bounds.
# 
# Top level modules:
# 	dut_testbench
# End time: 00:07:23 on Apr 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# End time: 00:07:24 on Apr 20,2021, Elapsed time: 0:19:55
# Errors: 0, Warnings: 0
# vsim "+notimingchecks" -L work work.dut_testbench -wlf testbench.wlf 
# Start time: 00:07:24 on Apr 20,2021
# Loading work.dut_testbench
# Loading work.dut_system
# Loading work.fifo
# Loading work.grayscale
# 
# @ 300: Beginning simulation...
# @ 300: Loading file copper_720_540.bmp...
# @ 300: Writing file copper_grayscale.bmp...
# @ 38880600: Simulation completed in 388803 cycles.
# 
# 
# Total simulation cycle count: 388806
# 
# Total warning count: 0
# Total error count: 0
# 
# ** Note: $stop    : ../src/testbench.v(144)
#    Time: 38880600 ns  Iteration: 2  Instance: /dut_testbench
# Break in NamedBeginStat tb_process at ../src/testbench.v line 144
# End time: 00:07:54 on Apr 20,2021, Elapsed time: 0:00:30
# Errors: 0, Warnings: 0
