{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1460492049343 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1460492049352 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 12 15:14:09 2016 " "Processing started: Tue Apr 12 15:14:09 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1460492049352 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1460492049352 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IntegerMultiplier -c IntegerMultiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off IntegerMultiplier -c IntegerMultiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1460492049352 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1460492049848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg-Behavior " "Found design unit 1: seven_seg-Behavior" {  } { { "seven_seg.vhd" "" { Text "C:/Users/crims_000/Documents/VHDL Labs/project/seven_seg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460492065058 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Found entity 1: seven_seg" {  } { { "seven_seg.vhd" "" { Text "C:/Users/crims_000/Documents/VHDL Labs/project/seven_seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460492065058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460492065058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multreg-behv " "Found design unit 1: multreg-behv" {  } { { "multreg.vhd" "" { Text "C:/Users/crims_000/Documents/VHDL Labs/project/multreg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460492065060 ""} { "Info" "ISGN_ENTITY_NAME" "1 multreg " "Found entity 1: multreg" {  } { { "multreg.vhd" "" { Text "C:/Users/crims_000/Documents/VHDL Labs/project/multreg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460492065060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460492065060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integermultiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file integermultiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IntegerMultiplier-behv " "Found design unit 1: IntegerMultiplier-behv" {  } { { "IntegerMultiplier.vhd" "" { Text "C:/Users/crims_000/Documents/VHDL Labs/project/IntegerMultiplier.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460492065062 ""} { "Info" "ISGN_ENTITY_NAME" "1 IntegerMultiplier " "Found entity 1: IntegerMultiplier" {  } { { "IntegerMultiplier.vhd" "" { Text "C:/Users/crims_000/Documents/VHDL Labs/project/IntegerMultiplier.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460492065062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460492065062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-behv " "Found design unit 1: control-behv" {  } { { "control.vhd" "" { Text "C:/Users/crims_000/Documents/VHDL Labs/project/control.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460492065067 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.vhd" "" { Text "C:/Users/crims_000/Documents/VHDL Labs/project/control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460492065067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460492065067 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IntegerMultiplier " "Elaborating entity \"IntegerMultiplier\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1460492065108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multreg multreg:R1 " "Elaborating entity \"multreg\" for hierarchy \"multreg:R1\"" {  } { { "IntegerMultiplier.vhd" "R1" { Text "C:/Users/crims_000/Documents/VHDL Labs/project/IntegerMultiplier.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460492065134 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "multiplicand multreg.vhd(49) " "VHDL Process Statement warning at multreg.vhd(49): signal \"multiplicand\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "multreg.vhd" "" { Text "C:/Users/crims_000/Documents/VHDL Labs/project/multreg.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1460492065136 "|IntegerMultiplier|multreg:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "multiplier multreg.vhd(49) " "VHDL Process Statement warning at multreg.vhd(49): signal \"multiplier\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "multreg.vhd" "" { Text "C:/Users/crims_000/Documents/VHDL Labs/project/multreg.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1460492065136 "|IntegerMultiplier|multreg:R1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:C1 " "Elaborating entity \"control\" for hierarchy \"control:C1\"" {  } { { "IntegerMultiplier.vhd" "C1" { Text "C:/Users/crims_000/Documents/VHDL Labs/project/IntegerMultiplier.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460492065155 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter control.vhd(46) " "VHDL Process Statement warning at control.vhd(46): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control.vhd" "" { Text "C:/Users/crims_000/Documents/VHDL Labs/project/control.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1460492065156 "|IntegerMultiplier|control:C1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg seven_seg:S0 " "Elaborating entity \"seven_seg\" for hierarchy \"seven_seg:S0\"" {  } { { "IntegerMultiplier.vhd" "S0" { Text "C:/Users/crims_000/Documents/VHDL Labs/project/IntegerMultiplier.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460492065171 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1460492066768 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1460492067334 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460492067334 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "195 " "Implemented 195 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1460492067423 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1460492067423 ""} { "Info" "ICUT_CUT_TM_LCELLS" "117 " "Implemented 117 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1460492067423 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1460492067423 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "792 " "Peak virtual memory: 792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1460492067476 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 12 15:14:27 2016 " "Processing ended: Tue Apr 12 15:14:27 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1460492067476 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1460492067476 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1460492067476 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1460492067476 ""}
