$date
	Wed Oct 18 19:34:25 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module sipo_tb $end
$var wire 8 ! out_po_sequence [7:0] $end
$var reg 1 " clk $end
$var reg 2 # input_si_sequence [1:0] $end
$var reg 1 $ load $end
$var reg 1 % reset $end
$scope module SP $end
$var wire 1 " clk $end
$var wire 2 & input_si_sequence [1:0] $end
$var wire 1 $ load $end
$var wire 1 % reset $end
$var reg 8 ' out_po_sequence [7:0] $end
$var reg 8 ( out_reg_sequence [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 (
bx '
b0 &
0%
0$
b0 #
0"
bx !
$end
#5
1"
#10
0"
1%
#15
1"
#20
0"
#25
b1xxxxxx (
1"
b1 #
b1 &
1$
#30
0"
#35
b10xxxxxx (
1"
b10 #
b10 &
#40
0"
#45
b0xxxxxx (
1"
b0 #
b0 &
#50
0"
#55
1"
#60
0"
#65
1"
#70
0"
#75
1"
#80
0"
#85
1"
#90
0"
#95
1"
#100
0"
