$date
	Wed Jan 29 22:51:25 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module register_16bit $end
$var wire 16 ! buswires [15:0] $end
$var wire 1 " clk $end
$var wire 1 # rin $end
$var reg 16 $ Rout [15:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx $
0#
1"
b111001000011 !
$end
#5000
0"
#10000
1"
#15000
0"
#20000
b111001000011 $
1"
1#
#21000
0#
#25000
0"
#30000
1"
#31001
