# 16-bit-Carry-Look-Ahead-Adder
Verilog Implementation and Verification of 16-bit CLAA 
![title](https://user-images.githubusercontent.com/46491841/107283099-fa1aba80-6a6c-11eb-95bf-25f2b8aae307.jpg)
