Model {
  Name			  "dsppitchtime_win32"
  Version		  6.0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.445"
    NumTestPointedSignals   0
  }
  SaveDefaultBlockParams  on
  SampleTimeColors	  off
  LibraryLinkDisplay	  "none"
  WideLines		  on
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  Created		  "Wed May 28 16:00:44 2003"
  Creator		  "mkhan"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "mkhan"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Fri Mar 19 10:15:33 2004"
  ModelVersionFormat	  "1.%<AutoIncrement:445>"
  ConfigurationManager	  "None"
  SimParamPage		  "Solver"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock off
  BufferReuse		  on
  ProdHWDeviceType	  "Specified"
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.0.3"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.0.3"
	  StartTime		  "0.0"
	  StopTime		  "4"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  Solver		  "FixedStepDiscrete"
	  ZeroCrossControl	  "UseLocalSettings"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  RateTranMode		  "Deterministic"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "OutputOption"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.0.3"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  off
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SaveTime		  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "y_pnt"
	  SignalLoggingName	  "logsOut"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Version		  "1.0.3"
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  ConditionalExecOptimization "on_for_testing"
	  InlineParams		  on
	  InlineInvariantSignals  on
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  ParameterPooling	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.0.3"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  CheckSSInitialOutputMsg on
	  CheckExecutionContextPreStartOutputMsg on
	  CheckExecutionContextRuntimeOutputMsg	on
	  SignalResolutionControl "TryResolveAllWithWarning"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  SolverPrmCheckMsg	  "none"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterPrecisionLossMsg "warning"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.0.3"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "Specified"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.0.3"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  ModelReferenceNumInstancesAllowed "Multi"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  8
	  Version		  "1.0.3"
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      9
	      Version		      "1.0.3"
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      PrefixModelToSubsysFcnNames on
	      CustomSymbolStr	      "$R$N$M"
	      MangleLength	      1
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      10
	      Version		      "1.0.3"
	      TargetFcnLib	      "ansi_tfl_tmw.mat"
	      GenFloatMathFcnCalls    "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      IncludeMdlTerminateFcn  on
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	Simulink.SFSimCC {
	  $ObjectID		  11
	  Version		  "1.0.3"
	  SFSimApplyToAllLibs	  on
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SFSimBuildMode	  "Incremental"
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      SimulationMode	      "normal"
      CurrentDlgPage	      "Solver"
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  BlockParameterDefaults {
    Block {
      BlockType		      ComplexToMagnitudeAngle
      Output		      "Magnitude and angle"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      OutDataTypeMode	      "Inherit from 'Constant value'"
      OutDataType	      "sfix(16)"
      ConRadixGroup	      "Use specified scaling"
      OutScaling	      "2^0"
      SampleTime	      "inf"
    }
    Block {
      BlockType		      FrameConversion
      OutFrame		      "Frame based"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      Interpolate	      on
    }
    Block {
      BlockType		      MagnitudeAngleToComplex
      Input		      "Magnitude and angle"
      ConstantPart	      "0"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Product
      Inputs		      "2"
      Multiplication	      "Element-wise(.*)"
      InputSameDT	      on
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      LockScale		      off
      RndMeth		      "Zero"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Reference
    }
    Block {
      BlockType		      Rounding
      Operator		      "floor"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      "S-Function"
      FunctionName	      "system"
      PortCounts	      "[]"
      SFunctionModules	      "''"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      on
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Sum
      IconShape		      "rectangular"
      Inputs		      "++"
      InputSameDT	      on
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Switch
      Criteria		      "u2 >= Threshold"
      Threshold		      "0"
      InputSameDT	      on
      OutDataTypeMode	      "Inherit via internal rule"
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      ZeroCross		      on
      SampleTime	      "-1"
    }
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  System {
    Name		    "dsppitchtime_win32"
    Location		    [435, 361, 864, 608]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      Reference
      Name		      "Input Signal"
      Ports		      [0, 1]
      Position		      [40, 79, 90, 131]
      ShowName		      off
      SourceBlock	      "dspwin32/From Wave\nDevice"
      SourceType	      "From Wave Device"
      SampleRate	      "8000"
      UserRate		      "16000"
      SampleWidth	      "16"
      Stereo		      off
      SamplesPerFrame	      "64"
      QueueDuration	      "3"
      useDefaultDevice	      on
      userDeviceID	      "INPUTDEVS"
      dType		      "double"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Phase Vocoder"
      Ports		      [1, 1]
      Position		      [160, 71, 265, 139]
      ShowName		      off
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextAcrossSSBoundary on
      RTWSystemCode	      "Auto"
      MaskType		      "Phase Vocoder"
      MaskDescription	      "Algorithm for time-stretching and pitch-scaling"
" of an audio signal. Time-stretching changes the speed of an audio signal wit"
"hout affecting its pitch. Pitch-scaling changes the pitch of an audio signal "
"without affecting its speed. \n\nThe pitch-scaling and time-stretching factor"
"s are defined by the ratio of the Synthesis hop-size parameter to the Analysi"
"s hop-size parameter. \n\nThe Window size parameter must meet the following t"
"wo requirements:\n- log2(Window size) must be a positive integer\n- Window si"
"ze must be greater than both the Analysis hop-size and the Synthesis hop-size"
" parameter values."
      MaskPromptString	      "Analysis hop-size (i.e., temporal shift of anal"
"ysis window) (in samples):|Window size (in samples):|Synthesis hop-size (i.e."
", temporal shift of synthesis window) (in samples):"
      MaskStyleString	      "edit,edit,edit"
      MaskTunableValueString  "off,off,off"
      MaskCallbackString      "||"
      MaskEnableString	      "on,on,on"
      MaskVisibilityString    "on,on,on"
      MaskToolTipString	      "on,on,on"
      MaskVarAliasString      ",,"
      MaskVariables	      "ana_hopSize=@1;winLen=@2;syn_hopSize=@3;"
      MaskDisplay	      "disp('Phase Vocoder')"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "64|256|90"
      MaskTabNameString	      ",,"
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
      System {
	Name			"Phase Vocoder"
	Location		[116, 639, 1043, 846]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  Position		  [20, 53, 50, 67]
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  ComplexToMagnitudeAngle
	  Name			  "Complex to\nMagnitude-Angle"
	  Ports			  [1, 2]
	  Position		  [250, 40, 295, 80]
	  ShowName		  off
	  Output		  "Magnitude and angle"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "ISTFFT"
	  Ports			  [1, 1]
	  Position		  [655, 35, 715, 85]
	  ShowName		  off
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  PropExecContextAcrossSSBoundary on
	  RTWSystemCode		  "Auto"
	  MaskDisplay		  "disp('Overlap\\nIST-FFT')"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  System {
	    Name		    "ISTFFT"
	    Location		    [573, 273, 1059, 389]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [25, 48, 55, 62]
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "IFFT2"
	      Ports		      [1, 1]
	      Position		      [115, 39, 155, 71]
	      ShowName		      off
	      DialogController	      "dspDDGCreate"
	      DialogControllerArgs    "DataTag0"
	      SourceBlock	      "dspxfrm3/IFFT"
	      SourceType	      "IFFT"
	      CompMethod	      "Table lookup"
	      TableOpt		      "Speed"
	      BitRevOrder	      "off"
	      cs_in		      "on"
	      SkipNorm		      "on"
	      mode		      "Complex"
	      additionalParams	      "off"
	      allowOverrides	      "on"
	      firstCoeffMode	      "User-defined"
	      firstCoeffWordLength    "16"
	      firstCoeffFracLength    "15"
	      outputMode	      "Same as input"
	      outputWordLength	      "16"
	      outputFracLength	      "15"
	      accumMode		      "Same as product output"
	      accumWordLength	      "32"
	      accumFracLength	      "30"
	      prodOutputMode	      "Same as input"
	      prodOutputWordLength    "32"
	      prodOutputFracLength    "30"
	      roundingMode	      "Floor"
	      overflowMode	      "off"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Overlap-And-Add"
	      Ports		      [1, 1]
	      Position		      [325, 26, 385, 84]
	      ShowName		      off
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      PropExecContextAcrossSSBoundary on
	      RTWSystemCode	      "Auto"
	      MaskType		      "Overlap-And-Add"
	      MaskDescription	      "Performs overlap-and-add on the input s"
"ignal. Disjoint frames of the input signal are overlapped with each other for"
" a specified number of points and summed. \n"
	      MaskPromptString	      "Number of new points in each frame"
	      MaskStyleString	      "edit"
	      MaskTunableValueString  "on"
	      MaskEnableString	      "on"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskVariables	      "L=@1;"
	      MaskDisplay	      "disp('Overlap\\nAnd\\nAdd')"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "syn_hopSize"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      System {
		Name			"Overlap-And-Add"
		Location		[87, 614, 726, 832]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  Position		  [25, 73, 55, 87]
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "(L)"
		  Ports			  [1, 1]
		  Position		  [105, 92, 155, 128]
		  SourceBlock		  "dspmtrx3/Submatrix"
		  SourceType		  "Submatrix"
		  RowSpan		  "Range of rows"
		  RowStartMode		  "Offset from last"
		  RowStartIndex		  "L-1"
		  RowEndMode		  "Last"
		  RowEndIndex		  "1"
		  ColSpan		  "All columns"
		  ColStartMode		  "First"
		  ColStartIndex		  "1"
		  ColEndMode		  "Last"
		  ColEndIndex		  "1"
		  Port {
		    PortType		    0
		    PortNumber		    1
		    ShowSigGenPortName	    on
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "(N-L)"
		  Ports			  [1, 1]
		  Position		  [100, 36, 155, 74]
		  SourceBlock		  "dspmtrx3/Submatrix"
		  SourceType		  "Submatrix"
		  RowSpan		  "Range of rows"
		  RowStartMode		  "First"
		  RowStartIndex		  "1"
		  RowEndMode		  "Offset from last"
		  RowEndIndex		  "L"
		  ColSpan		  "All columns"
		  ColStartMode		  "First"
		  ColStartIndex		  "1"
		  ColEndMode		  "Last"
		  ColEndIndex		  "1"
		  Port {
		    PortType		    0
		    PortNumber		    1
		    ShowSigGenPortName	    on
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [220, 155, 260, 185]
		  Orientation		  "left"
		  NamePlacement		  "alternate"
		  ShowName		  off
		  SourceBlock		  "dspsigops/Delay"
		  SourceType		  "Delay"
		  dly_unit		  "Samples"
		  delay			  "1"
		  ic_detail		  "off"
		  dif_ic_for_ch		  "off"
		  dif_ic_for_dly	  "off"
		  ic			  "0"
		  reset_popup		  "None"
		  Port {
		    PortType		    0
		    PortNumber		    1
		    ShowSigGenPortName	    on
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Frame Status\nConversion2"
		  Ports			  [1, 1]
		  Position		  [315, 154, 360, 186]
		  Orientation		  "left"
		  ShowName		  off
		  SourceBlock		  "dspsigattribs/Frame Status\nConvers"
"ion"
		  SourceType		  "Frame Status Conversion"
		  ShowPortLabels	  "off"
		  growRefPort		  "off"
		  outframe		  "Sample-based"
		  Port {
		    PortType		    0
		    PortNumber		    1
		    ShowSigGenPortName	    on
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "L"
		  Ports			  [1, 1]
		  Position		  [365, 26, 420, 64]
		  SourceBlock		  "dspmtrx3/Submatrix"
		  SourceType		  "Submatrix"
		  RowSpan		  "Range of rows"
		  RowStartMode		  "First"
		  RowStartIndex		  "1"
		  RowEndMode		  "Index"
		  RowEndIndex		  "L"
		  ColSpan		  "All columns"
		  ColStartMode		  "First"
		  ColStartIndex		  "1"
		  ColEndMode		  "Last"
		  ColEndIndex		  "1"
		  Port {
		    PortType		    0
		    PortNumber		    1
		    ShowSigGenPortName	    on
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Matrix\nConcatenation"
		  Ports			  [2, 1]
		  Position		  [270, 26, 315, 139]
		  ShowName		  off
		  SourceBlock		  "simulink/Math\nOperations/Matrix\nC"
"oncatenation"
		  SourceType		  "Matrix Concatenation"
		  numInports		  "2"
		  catMethod		  "Vertical"
		  Port {
		    PortType		    0
		    PortNumber		    1
		    ShowSigGenPortName	    on
		  }
		  Port {
		    PortType		    0
		    PortNumber		    2
		    ShowSigGenPortName	    on
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "N-L"
		  Ports			  [1, 1]
		  Position		  [370, 92, 420, 128]
		  SourceBlock		  "dspmtrx3/Submatrix"
		  SourceType		  "Submatrix"
		  RowSpan		  "Range of rows"
		  RowStartMode		  "Index"
		  RowStartIndex		  "L+1"
		  RowEndMode		  "Last"
		  RowEndIndex		  "1"
		  ColSpan		  "All columns"
		  ColStartMode		  "First"
		  ColStartIndex		  "1"
		  ColEndMode		  "Last"
		  ColEndIndex		  "1"
		  Port {
		    PortType		    0
		    PortNumber		    1
		    ShowSigGenPortName	    on
		  }
		}
		Block {
		  BlockType		  Sum
		  Name			  "Sum"
		  Ports			  [2, 1]
		  Position		  [190, 40, 220, 70]
		  ShowName		  off
		  IconShape		  "round"
		  Inputs		  "|++"
		  Port {
		    PortType		    0
		    PortNumber		    1
		    ShowSigGenPortName	    on
		  }
		  Port {
		    PortType		    0
		    PortNumber		    2
		    ShowSigGenPortName	    on
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  Position		  [575, 38, 605, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		  Port {
		    PortType		    0
		    PortNumber		    1
		    ShowSigGenPortName	    on
		  }
		}
		Line {
		  SrcBlock		  "L"
		  SrcPort		  1
		  DstBlock		  "out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Sum"
		  SrcPort		  1
		  DstBlock		  "Matrix\nConcatenation"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "(N-L)"
		  SrcPort		  1
		  DstBlock		  "Sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [-10, 0]
		  DstBlock		  "Sum"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "(L)"
		  SrcPort		  1
		  DstBlock		  "Matrix\nConcatenation"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "N-L"
		  SrcPort		  1
		  Points		  [115, 0; 0, 60]
		  DstBlock		  "Frame Status\nConversion2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Matrix\nConcatenation"
		  SrcPort		  1
		  Points		  [30, 0]
		  Branch {
		    DstBlock		    "L"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "N-L"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    Points		    [0, 0; 0, 30]
		    DstBlock		    "(L)"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -25]
		    DstBlock		    "(N-L)"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Frame Status\nConversion2"
		  SrcPort		  1
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Annotation {
		  Name			  "First L samples"
		  Position		  [489, 29]
		}
		Annotation {
		  Name			  "N-L samples"
		  Position		  [489, 114]
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Synthesis\nWindow1"
	      Ports		      [1, 1]
	      Position		      [215, 28, 265, 82]
	      DialogController	      "dspDDGCreate"
	      DialogControllerArgs    "DataTag1"
	      SourceBlock	      "dspsigops/Window\nFunction"
	      SourceType	      "Window Function"
	      winmode		      "Apply window to input"
	      wintype		      "Hanning"
	      sampmode		      "Continuous"
	      samptime		      "1"
	      N			      "64"
	      Rs		      "50"
	      beta		      "10"
	      winsamp		      "Periodic"
	      UserWindow	      "hamming"
	      OptParams		      "off"
	      UserParams	      "{1.0}"
	      additionalParams	      "off"
	      allowOverrides	      "on"
	      dataType		      "double"
	      isSigned		      "on"
	      wordLen		      "16"
	      udDataType	      "sfix(16)"
	      fracBitsMode	      "Best precision"
	      numFracBits	      "15"
	      firstCoeffMode	      "Same word length as input"
	      firstCoeffWordLength    "16"
	      firstCoeffFracLength    "15"
	      prodOutputMode	      "Inherit via internal rule"
	      prodOutputWordLength    "16"
	      prodOutputFracLength    "15"
	      outputMode	      "Same as input"
	      outputWordLength	      "16"
	      outputFracLength	      "15"
	      roundingMode	      "Floor"
	      overflowMode	      "off"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [430, 48, 460, 62]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Line {
	      SrcBlock		      "IFFT2"
	      SrcPort		      1
	      DstBlock		      "Synthesis\nWindow1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Overlap-And-Add"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      DstBlock		      "IFFT2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Synthesis\nWindow1"
	      SrcPort		      1
	      DstBlock		      "Overlap-And-Add"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  MagnitudeAngleToComplex
	  Name			  "Magnitude-Angle\nto Complex1"
	  Ports			  [2, 1]
	  Position		  [555, 40, 595, 80]
	  ShowName		  off
	  Input			  "Magnitude and angle"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "STFFT"
	  Ports			  [1, 1]
	  Position		  [115, 33, 195, 87]
	  ShowName		  off
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  PropExecContextAcrossSSBoundary on
	  RTWSystemCode		  "Auto"
	  MaskDisplay		  "disp('Overlap\\nST-FFT')"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  System {
	    Name		    "STFFT"
	    Location		    [46, 434, 522, 552]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [25, 48, 55, 62]
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Analysis\nWindow"
	      Ports		      [1, 1]
	      Position		      [210, 29, 260, 81]
	      SourceBlock	      "dspsigops/Window\nFunction"
	      SourceType	      "Window Function"
	      winmode		      "Apply window to input"
	      wintype		      "Hanning"
	      sampmode		      "Continuous"
	      samptime		      "1"
	      N			      "64"
	      Rs		      "50"
	      beta		      "10"
	      winsamp		      "Periodic"
	      UserWindow	      "hamming"
	      OptParams		      "off"
	      UserParams	      "{1.0}"
	      additionalParams	      "off"
	      allowOverrides	      "on"
	      dataType		      "double"
	      wordLen		      "16"
	      udDataType	      "sfix(16)"
	      fracBitsMode	      "Best precision"
	      numFracBits	      "15"
	      firstCoeffMode	      "Same word length as input"
	      firstCoeffWordLength    "16"
	      firstCoeffFracLength    "15"
	      prodOutputMode	      "Inherit via internal rule"
	      prodOutputWordLength    "16"
	      prodOutputFracLength    "15"
	      outputMode	      "Same as input"
	      outputWordLength	      "16"
	      outputFracLength	      "15"
	      roundingMode	      "Floor"
	      overflowMode	      "off"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "FFT1"
	      Ports		      [1, 1]
	      Position		      [330, 38, 370, 72]
	      ShowName		      off
	      SourceBlock	      "dspxfrm3/FFT"
	      SourceType	      "FFT"
	      CompMethod	      "Table lookup"
	      TableOpt		      "Speed"
	      BitRevOrder	      "off"
	      additionalParams	      "off"
	      SkipNorm		      "off"
	      allowOverrides	      "on"
	      firstCoeffMode	      "User-defined"
	      firstCoeffWordLength    "16"
	      firstCoeffFracLength    "15"
	      outputMode	      "Same as input"
	      outputWordLength	      "16"
	      outputFracLength	      "15"
	      accumMode		      "Same as product output"
	      accumWordLength	      "32"
	      accumFracLength	      "30"
	      prodOutputMode	      "Same as input"
	      prodOutputWordLength    "32"
	      prodOutputFracLength    "30"
	      roundingMode	      "Floor"
	      overflowMode	      "off"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Overlap\nBuffer"
	      Ports		      [1, 1]
	      Position		      [100, 28, 150, 82]
	      SourceBlock	      "dspbuff3/Buffer"
	      SourceType	      "Buffer"
	      N			      "winLen"
	      V			      "winLen-ana_hopSize"
	      ic		      "0"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [425, 48, 455, 62]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Line {
	      SrcBlock		      "Overlap\nBuffer"
	      SrcPort		      1
	      DstBlock		      "Analysis\nWindow"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "FFT1"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      DstBlock		      "Overlap\nBuffer"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Analysis\nWindow"
	      SrcPort		      1
	      DstBlock		      "FFT1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Signal\nRescaling"
	  Ports			  [1, 1]
	  Position		  [770, 44, 835, 76]
	  SourceBlock		  "dspobslib/DSP Gain"
	  SourceType		  "DSP Gain"
	  ShowPortLabels	  on
	  gainValue		  "1/(winLen*sum(hanning(winLen,'periodic').^2"
")/syn_hopSize)"
	  additionalParams	  off
	  allowOverrides	  on
	  gainMode		  "Same as input"
	  gainWordLength	  "16"
	  gainFracLength	  "15"
	  prodOutputMode	  "Same as input"
	  prodOutputWordLength	  "32"
	  prodOutputFracLength	  "30"
	  roundingMode		  "Floor"
	  overflowMode		  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Synthesis Phase Caculation"
	  Ports			  [1, 1]
	  Position		  [370, 69, 490, 131]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  PropExecContextAcrossSSBoundary on
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "Analysis hop size:|Synthesis hop size:|Wind"
"ow size:"
	  MaskStyleString	  "edit,edit,edit"
	  MaskTunableValueString  "off,off,off"
	  MaskCallbackString	  "||"
	  MaskEnableString	  "on,on,on"
	  MaskVisibilityString	  "on,on,on"
	  MaskToolTipString	  "on,on,on"
	  MaskVarAliasString	  ",,"
	  MaskVariables		  "ana_hopSize=@1;syn_hopSize=@2;winLen=@3;"
	  MaskDisplay		  "disp('Synthesis\\nPhase\\nCalculation')"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "ana_hopSize|syn_hopSize|winLen"
	  MaskTabNameString	  ",,"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  System {
	    Name		    "Synthesis Phase Caculation"
	    Location		    [42, 591, 785, 883]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [15, 23, 45, 37]
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "DSP\nConstant1"
	      Ports		      [0, 1]
	      Position		      [74, 225, 276, 245]
	      Orientation	      "up"
	      ShowName		      off
	      SourceBlock	      "dspsrcs4/DSP\nConstant"
	      SourceType	      "DSP Constant"
	      ShowPortLabels	      on
	      Value		      "2*pi*ana_hopSize*[0:winLen-1]'/winLen"
	      SampleMode	      "Discrete"
	      discreteOutput	      "Sample-based"
	      continuousOutput	      "Sample-based"
	      sampTime		      "64/8000"
	      framePeriod	      "2"
	      additionalParams	      off
	      allowOverrides	      on
	      dataType		      "Inherit from 'Constant value'"
	      isSigned		      on
	      wordLen		      "16"
	      udDataType	      "sfix(16)"
	      fracBitsMode	      "Best precision"
	      numFracBits	      "15"
	      InterpretAs1D	      "-inf"
	      Ts		      "-inf"
	      FramebasedOutput	      "-inf"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "DSP Gain5"
	      Ports		      [1, 1]
	      Position		      [430, 74, 490, 106]
	      ShowName		      off
	      SourceBlock	      "dspobslib/DSP Gain"
	      SourceType	      "DSP Gain"
	      ShowPortLabels	      on
	      gainValue		      "syn_hopSize/ana_hopSize"
	      additionalParams	      off
	      allowOverrides	      on
	      gainMode		      "Same as input"
	      gainWordLength	      "16"
	      gainFracLength	      "15"
	      prodOutputMode	      "Same as input"
	      prodOutputWordLength    "32"
	      prodOutputFracLength    "30"
	      roundingMode	      "Floor"
	      overflowMode	      off
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      Ports		      [1, 1]
	      Position		      [585, 105, 625, 125]
	      Orientation	      "left"
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "dspsigops/Delay"
	      SourceType	      "Delay"
	      dly_unit		      "Frames"
	      delay		      "1"
	      ic_detail		      on
	      dif_ic_for_ch	      off
	      dif_ic_for_dly	      off
	      ic		      "0"
	      reset_popup	      "None"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay3"
	      Ports		      [1, 1]
	      Position		      [120, 80, 160, 100]
	      ShowName		      off
	      SourceBlock	      "dspsigops/Delay"
	      SourceType	      "Delay"
	      dly_unit		      "Frames"
	      delay		      "1"
	      ic_detail		      on
	      dif_ic_for_ch	      off
	      dif_ic_for_dly	      off
	      ic		      "0"
	      reset_popup	      "None"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "N-Sample\nSwitch"
	      Ports		      [2, 1]
	      Position		      [585, 18, 630, 62]
	      SourceBlock	      "dspswit3/N-Sample\nSwitch"
	      SourceType	      "N-Sample Switch"
	      ShowPortLabels	      on
	      N			      "1"
	      reset		      off
	      TriggerType	      "Rising edge"
	      Ts		      "-1"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		2
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Sum6"
	      Ports		      [2, 1]
	      Position		      [380, 80, 400, 100]
	      ShowName		      off
	      IconShape		      "round"
	      Inputs		      "|++"
	      InputSameDT	      off
	      OutDataTypeMode	      "Inherit via internal rule"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		2
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Sum7"
	      Ports		      [3, 1]
	      Position		      [205, 62, 235, 118]
	      ShowName		      off
	      Inputs		      "+--"
	      InputSameDT	      off
	      OutDataTypeMode	      "Inherit via internal rule"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		2
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		3
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Sum8"
	      Ports		      [2, 1]
	      Position		      [530, 80, 550, 100]
	      ShowName		      off
	      IconShape		      "round"
	      Inputs		      "|++"
	      InputSameDT	      off
	      OutDataTypeMode	      "Inherit via internal rule"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		2
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "princarg"
	      Ports		      [1, 1]
	      Position		      [270, 69, 345, 111]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      PropExecContextAcrossSSBoundary on
	      RTWSystemCode	      "Auto"
	      MaskDisplay	      "disp('Principal\\nArgument');"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      System {
		Name			"princarg"
		Location		[29, 329, 477, 435]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "xin"
		  Position		  [25, 33, 55, 47]
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "DSP Gain5"
		  Ports			  [1, 1]
		  Position		  [100, 25, 150, 55]
		  ShowName		  off
		  SourceBlock		  "dspobslib/DSP Gain"
		  SourceType		  "DSP Gain"
		  ShowPortLabels	  "on"
		  gainValue		  "1/(2*pi)"
		  additionalParams	  "off"
		  allowOverrides	  "on"
		  gainMode		  "Same as input"
		  gainWordLength	  "16"
		  gainFracLength	  "15"
		  prodOutputMode	  "Same as input"
		  prodOutputWordLength	  "32"
		  prodOutputFracLength	  "30"
		  roundingMode		  "Floor"
		  overflowMode		  "off"
		  Port {
		    PortType		    0
		    PortNumber		    1
		    ShowSigGenPortName	    on
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "DSP Gain6"
		  Ports			  [1, 1]
		  Position		  [240, 25, 290, 55]
		  ShowName		  off
		  SourceBlock		  "dspobslib/DSP Gain"
		  SourceType		  "DSP Gain"
		  ShowPortLabels	  "on"
		  gainValue		  "2*pi"
		  additionalParams	  "off"
		  allowOverrides	  "on"
		  gainMode		  "Same as input"
		  gainWordLength	  "16"
		  gainFracLength	  "15"
		  prodOutputMode	  "Same as input"
		  prodOutputWordLength	  "32"
		  prodOutputFracLength	  "30"
		  roundingMode		  "Floor"
		  overflowMode		  "off"
		  Port {
		    PortType		    0
		    PortNumber		    1
		    ShowSigGenPortName	    on
		  }
		}
		Block {
		  BlockType		  Rounding
		  Name			  "Rounding\nFunction2"
		  Position		  [175, 25, 205, 55]
		  ShowName		  off
		  Operator		  "round"
		  Port {
		    PortType		    0
		    PortNumber		    1
		    ShowSigGenPortName	    on
		  }
		}
		Block {
		  BlockType		  Sum
		  Name			  "Sum8"
		  Ports			  [2, 1]
		  Position		  [330, 30, 350, 50]
		  ShowName		  off
		  IconShape		  "round"
		  Inputs		  "|-+"
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  Port {
		    PortType		    0
		    PortNumber		    1
		    ShowSigGenPortName	    on
		  }
		  Port {
		    PortType		    0
		    PortNumber		    2
		    ShowSigGenPortName	    on
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "yout"
		  Position		  [375, 33, 405, 47]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		  Port {
		    PortType		    0
		    PortNumber		    1
		    ShowSigGenPortName	    on
		  }
		}
		Line {
		  SrcBlock		  "xin"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "Sum8"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "DSP Gain5"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "DSP Gain5"
		  SrcPort		  1
		  DstBlock		  "Rounding\nFunction2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Rounding\nFunction2"
		  SrcPort		  1
		  DstBlock		  "DSP Gain6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "DSP Gain6"
		  SrcPort		  1
		  DstBlock		  "Sum8"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Sum8"
		  SrcPort		  1
		  DstBlock		  "yout"
		  DstPort		  1
		}
		Annotation {
		  Name			  "yout = xin - round(xin./twopi)*twop"
"i"
		  Position		  [213, 79]
		  DropShadow		  on
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [695, 33, 725, 47]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      Points		      [45, 0]
	      Branch {
		DstBlock		"N-Sample\nSwitch"
		DstPort			1
	      }
	      Branch {
		Points			[0, 40]
		Branch {
		  Points		  [0, 20]
		  DstBlock		  "Delay3"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Sum7"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Delay3"
	      SrcPort		      1
	      DstBlock		      "Sum7"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "DSP\nConstant1"
	      SrcPort		      1
	      Points		      [0, -30]
	      Branch {
		Points			[0, -80]
		DstBlock		"Sum7"
		DstPort			3
	      }
	      Branch {
		Points			[215, 0]
		DstBlock		"Sum6"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Sum7"
	      SrcPort		      1
	      DstBlock		      "princarg"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "princarg"
	      SrcPort		      1
	      DstBlock		      "Sum6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Sum6"
	      SrcPort		      1
	      DstBlock		      "DSP Gain5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "DSP Gain5"
	      SrcPort		      1
	      DstBlock		      "Sum8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "N-Sample\nSwitch"
	      SrcPort		      1
	      Points		      [30, 0]
	      Branch {
		Points			[0, 75]
		DstBlock		"Delay1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Out1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      DstBlock		      "Sum8"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Sum8"
	      SrcPort		      1
	      Points		      [5, 0; 0, -40]
	      DstBlock		      "N-Sample\nSwitch"
	      DstPort		      2
	    }
	    Annotation {
	      Name		      "Phase unwrapping"
	      Position		      [278, 129]
	      DropShadow	      on
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  Position		  [870, 53, 900, 67]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "STFFT"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "STFFT"
	  SrcPort		  1
	  DstBlock		  "Complex to\nMagnitude-Angle"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Magnitude-Angle\nto Complex1"
	  SrcPort		  1
	  DstBlock		  "ISTFFT"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ISTFFT"
	  SrcPort		  1
	  DstBlock		  "Signal\nRescaling"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Complex to\nMagnitude-Angle"
	  SrcPort		  2
	  Points		  [30, 0; 0, 30]
	  DstBlock		  "Synthesis Phase Caculation"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Complex to\nMagnitude-Angle"
	  SrcPort		  1
	  DstBlock		  "Magnitude-Angle\nto Complex1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Synthesis Phase Caculation"
	  SrcPort		  1
	  Points		  [25, 0; 0, -30]
	  DstBlock		  "Magnitude-Angle\nto Complex1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Signal\nRescaling"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Pitch-scaled \nSignal"
      Ports		      [1]
      Position		      [340, 79, 395, 131]
      SourceBlock	      "dspwin32/To Wave\nDevice"
      SourceType	      "To Wave Device"
      bufDuration	      "2"
      initDelay		      "0.1"
      useDefaultDevice	      on
      userDeviceID	      "OUTPUTDEVS"
      enable24Bit	      off
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Theory of Operation"
      Ports		      []
      Position		      [291, 196, 399, 238]
      BackgroundColor	      "cyan"
      DropShadow	      on
      NamePlacement	      "alternate"
      ShowName		      off
      FontName		      "Arial"
      FontSize		      14
      FontWeight	      "bold"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextAcrossSSBoundary on
      RTWSystemCode	      "Auto"
      MaskType		      "Theory of Operation"
      MaskDisplay	      "disp('Theory of\\nOperation')"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"Theory of Operation"
	Location		[508, 79, 982, 270]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Annotation {
	  Name			  "This simulation demonstrates the pitch-scal"
"ing effect applied to audio \nsignal using Phase Vocoder. To see the implemen"
"tation \"Look Under\" \nthe \"Phase Vocoder\" block by selecting the block an"
"d either hitting \n\"ctrl+u\", or right clicking on the block and selecting "
"\"Look Under Mask.\"\n\nFor further information you may also refer to the fol"
"lowing paper:\nA. D. Gotzen, N. Bernardini and D. Arfib, \"Traditional Implem"
"entations\nof a Phase-Vocoder: The Tricks of the Trade,\" Proc. of the COST G"
"-6\nConference on Digital Audio Effects (DAFX-00), Verona, Italy, \nDecember "
"7-9, 2000."
	  Position		  [11, 93]
	  HorizontalAlignment	  "left"
	  DropShadow		  on
	  FontName		  "Arial"
	  FontSize		  14
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "What is this?"
      Ports		      []
      Position		      [150, 195, 256, 239]
      BackgroundColor	      "cyan"
      DropShadow	      on
      NamePlacement	      "alternate"
      ShowName		      off
      FontName		      "Arial"
      FontSize		      14
      FontWeight	      "bold"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextAcrossSSBoundary on
      RTWSystemCode	      "Auto"
      MaskType		      "Frame-Based Simulation Info"
      MaskDisplay	      "disp('What is this?')"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"What is this?"
	Location		[164, 77, 615, 347]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Annotation {
	  Name			  "This simulation demonstrates how to use a p"
"hase vocoder \nto implement real-time pitch-scaling of an audio signal. \nThi"
"s model can only be run on WIN32 platforms.\n\nThis demo requires microphone "
"input. The model modifies the \npitch of the input signal and outputs it to a"
" Windows audio \ndevice while the simulation is running.\n\nDouble-click the "
"Phase Vocoder block. Change the Synthesis \nhop-size parameter to 64, the sam"
"e value as the Analysis hop-size \nparameter. Run the simulation and listen t"
"o the Pitch-scaled Signal.\n\nDouble-click the Phase Vocoder block. Change th"
"e Synthesis \nhop-size parameter to 48. Run the simulation and listen to the "
"\nPitch-scaled Signal."
	  Position		  [11, 133]
	  HorizontalAlignment	  "left"
	  DropShadow		  on
	  FontName		  "Arial"
	  FontSize		  14
	}
      }
    }
    Line {
      SrcBlock		      "Phase Vocoder"
      SrcPort		      1
      DstBlock		      "Pitch-scaled \nSignal"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Input Signal"
      SrcPort		      1
      DstBlock		      "Phase Vocoder"
      DstPort		      1
    }
    Annotation {
      Name		      "  Phase Vocoder for Pitch-scaling "
      Position		      [211, 21]
      BackgroundColor	      "cyan"
      FontSize		      16
      FontWeight	      "bold"
    }
    Annotation {
      Name		      "This demo requires microphone input."
      Position		      [155, 153]
      FontSize		      12
      FontWeight	      "bold"
    }
  }
}
MatData {
  NumRecords		  2
  DataRecord {
    Tag			    DataTag1
    Data		    "  %)30     .    :     8    (     0         %    "
"\"     $    !     0         .    .     8    (    !          %    \"     $    "
"&     0         0    !@   %=I;F1O=P  "
  }
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    8     8    (     0         %    "
"\"     $    !     0         .    ,     8    (    !          %    \"     $    "
"$     0         0  0 249&5 "
  }
}
