# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../VLSI-Files/vhdl/misc.vhd" \
"../../../../../VLSI-Files/vhdl/register_file.vhd" \
"../../../../../VLSI-Files/vhdl/register_file_tb.vhd" \

# Do not sort compile order
nosort
