<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/udp_bx.v.html" target="file-frame">third_party/tests/ivtest/ivltests/udp_bx.v</a>
defines: 
time_elapsed: 1.172s
ram usage: 35432 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpn9r7p_54/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/udp_bx.v.html" target="file-frame">third_party/tests/ivtest/ivltests/udp_bx.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/udp_bx.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/udp_bx.v:1</a>: No timescale set for &#34;UDP&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/udp_bx.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/udp_bx.v:15</a>: No timescale set for &#34;flop&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/udp_bx.v.html#l-23" target="file-frame">third_party/tests/ivtest/ivltests/udp_bx.v:23</a>: No timescale set for &#34;test&#34;.

[INF:CP0300] Compilation...

[INF:CP0305] <a href="../../../../third_party/tests/ivtest/ivltests/udp_bx.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/udp_bx.v:1</a>: Compile udp &#34;work@UDP&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/udp_bx.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/udp_bx.v:15</a>: Compile module &#34;work@flop&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/udp_bx.v.html#l-23" target="file-frame">third_party/tests/ivtest/ivltests/udp_bx.v:23</a>: Compile module &#34;work@test&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/ivtest/ivltests/udp_bx.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/udp_bx.v:15</a>: Implicit port type (wire) for &#34;Q&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/udp_bx.v.html#l-23" target="file-frame">third_party/tests/ivtest/ivltests/udp_bx.v:23</a>: Top level module &#34;work@test&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 6
+ cat /tmpfs/tmp/tmpn9r7p_54/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_flop
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpn9r7p_54/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpn9r7p_54/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@test)
 |vpiName:work@test
 |uhdmallPackages:
 \_package: builtin, parent:work@test
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@flop, file:<a href="../../../../third_party/tests/ivtest/ivltests/udp_bx.v.html" target="file-frame">third_party/tests/ivtest/ivltests/udp_bx.v</a>, line:15, parent:work@test
   |vpiDefName:work@flop
   |vpiFullName:work@flop
   |vpiPort:
   \_port: (Q), line:15
     |vpiName:Q
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (Q), line:15
         |vpiName:Q
         |vpiFullName:work@flop.Q
   |vpiPort:
   \_port: (CK), line:15
     |vpiName:CK
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (CK), line:15
         |vpiName:CK
         |vpiFullName:work@flop.CK
   |vpiPort:
   \_port: (DAT), line:15
     |vpiName:DAT
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (DAT), line:15
         |vpiName:DAT
         |vpiFullName:work@flop.DAT
   |vpiPort:
   \_port: (CL), line:15
     |vpiName:CL
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (CL), line:15
         |vpiName:CL
         |vpiFullName:work@flop.CL
   |vpiNet:
   \_logic_net: (Q), line:15
   |vpiNet:
   \_logic_net: (CK), line:15
   |vpiNet:
   \_logic_net: (DAT), line:15
   |vpiNet:
   \_logic_net: (CL), line:15
 |uhdmallModules:
 \_module: work@test, file:<a href="../../../../third_party/tests/ivtest/ivltests/udp_bx.v.html" target="file-frame">third_party/tests/ivtest/ivltests/udp_bx.v</a>, line:23, parent:work@test
   |vpiDefName:work@test
   |vpiFullName:work@test
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:27
       |vpiFullName:work@test
       |vpiStmt:
       \_sys_func_call: ($monitor), line:28
         |vpiName:$monitor
         |vpiArgument:
         \_sys_func_call: ($time), line:28
           |vpiName:$time
         |vpiArgument:
         \_constant: , line:28
           |vpiConstType:6
           |vpiDecompile:&#34;CL = %b, D = %b, Q = %b&#34;
           |vpiSize:25
           |STRING:&#34;CL = %b, D = %b, Q = %b&#34;
         |vpiArgument:
         \_ref_obj: (CL), line:28
           |vpiName:CL
         |vpiArgument:
         \_ref_obj: (D), line:28
           |vpiName:D
         |vpiArgument:
         \_ref_obj: (Q), line:28
           |vpiName:Q
       |vpiStmt:
       \_assignment: , line:29
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (CL), line:29
           |vpiName:CL
           |vpiFullName:work@test.CL
         |vpiRhs:
         \_constant: , line:29
           |vpiConstType:3
           |vpiDecompile:&#39;b0
           |vpiSize:1
           |BIN:0
       |vpiStmt:
       \_assignment: , line:30
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (D), line:30
           |vpiName:D
           |vpiFullName:work@test.D
         |vpiRhs:
         \_constant: , line:30
           |vpiConstType:3
           |vpiDecompile:&#39;b1
           |vpiSize:1
           |BIN:1
       |vpiStmt:
       \_assignment: , line:31
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (CK), line:31
           |vpiName:CK
           |vpiFullName:work@test.CK
         |vpiRhs:
         \_constant: , line:31
           |vpiConstType:3
           |vpiDecompile:&#39;b0
           |vpiSize:1
           |BIN:0
       |vpiStmt:
       \_delay_control: , line:32
         |#10
       |vpiStmt:
       \_assignment: , line:33
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (CL), line:33
           |vpiName:CL
           |vpiFullName:work@test.CL
         |vpiRhs:
         \_unsupported_expr: , line:33
           |STRING:	CL = 1&#39;bx;

       |vpiStmt:
       \_delay_control: , line:34
         |#10
       |vpiStmt:
       \_assignment: , line:35
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (CL), line:35
           |vpiName:CL
           |vpiFullName:work@test.CL
         |vpiRhs:
         \_constant: , line:35
           |vpiConstType:3
           |vpiDecompile:&#39;b0
           |vpiSize:1
           |BIN:0
       |vpiStmt:
       \_delay_control: , line:36
         |#10
       |vpiStmt:
       \_assignment: , line:37
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (CL), line:37
           |vpiName:CL
           |vpiFullName:work@test.CL
         |vpiRhs:
         \_unsupported_expr: , line:37
           |STRING:	CL = 1&#39;bx;

       |vpiStmt:
       \_delay_control: , line:38
         |#10
       |vpiStmt:
       \_assignment: , line:39
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (CL), line:39
           |vpiName:CL
           |vpiFullName:work@test.CL
         |vpiRhs:
         \_constant: , line:39
           |vpiConstType:3
           |vpiDecompile:&#39;b1
           |vpiSize:1
           |BIN:1
       |vpiStmt:
       \_repeat: , line:40
         |vpiCondition:
         \_constant: , line:40
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
         |vpiStmt:
         \_event_control: , line:40
           |vpiCondition:
           \_operation: , line:40
             |vpiOpType:40
             |vpiOperand:
             \_ref_obj: (CK), line:40
               |vpiName:CK
               |vpiFullName:work@test.CK
       |vpiStmt:
       \_sys_func_call: ($finish), line:41
         |vpiName:$finish
   |vpiProcess:
   \_always: , line:43
     |vpiAlwaysType:1
     |vpiStmt:
     \_delay_control: , line:43
       |#10
       |vpiStmt:
       \_assignment: , line:43
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (CK), line:43
           |vpiName:CK
           |vpiFullName:work@test.CK
         |vpiRhs:
         \_operation: , line:43
           |vpiOpType:3
           |vpiOperand:
           \_ref_obj: (CK), line:43
             |vpiName:CK
             |vpiFullName:work@test.CK
   |vpiNet:
   \_logic_net: (CL), line:24
     |vpiName:CL
     |vpiFullName:work@test.CL
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (D), line:24
     |vpiName:D
     |vpiFullName:work@test.D
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (CK), line:24
     |vpiName:CK
     |vpiFullName:work@test.CK
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (foo), line:24
     |vpiName:foo
     |vpiFullName:work@test.foo
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (Q), line:25
     |vpiName:Q
     |vpiFullName:work@test.Q
     |vpiNetType:1
 |uhdmtopModules:
 \_module: work@test (work@test), file:<a href="../../../../third_party/tests/ivtest/ivltests/udp_bx.v.html" target="file-frame">third_party/tests/ivtest/ivltests/udp_bx.v</a>, line:23
   |vpiDefName:work@test
   |vpiName:work@test
   |vpiModule:
   \_module: work@flop (ff), file:<a href="../../../../third_party/tests/ivtest/ivltests/udp_bx.v.html" target="file-frame">third_party/tests/ivtest/ivltests/udp_bx.v</a>, line:45, parent:work@test
     |vpiDefName:work@flop
     |vpiName:ff
     |vpiFullName:work@test.ff
     |vpiPort:
     \_port: (Q), line:15, parent:ff
       |vpiName:Q
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (Q)
         |vpiName:Q
         |vpiActual:
         \_logic_net: (Q), line:25, parent:work@test
           |vpiName:Q
           |vpiFullName:work@test.Q
           |vpiNetType:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (Q), line:15, parent:ff
           |vpiName:Q
           |vpiFullName:work@test.ff.Q
     |vpiPort:
     \_port: (CK), line:15, parent:ff
       |vpiName:CK
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (CK)
         |vpiName:CK
         |vpiActual:
         \_logic_net: (CK), line:24, parent:work@test
           |vpiName:CK
           |vpiFullName:work@test.CK
           |vpiNetType:48
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (CK), line:15, parent:ff
           |vpiName:CK
           |vpiFullName:work@test.ff.CK
     |vpiPort:
     \_port: (D), line:15, parent:ff
       |vpiName:D
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (D)
         |vpiName:D
         |vpiActual:
         \_logic_net: (D), line:24, parent:work@test
           |vpiName:D
           |vpiFullName:work@test.D
           |vpiNetType:48
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (DAT), line:15, parent:ff
           |vpiName:DAT
           |vpiFullName:work@test.ff.DAT
     |vpiPort:
     \_port: (CL), line:15, parent:ff
       |vpiName:CL
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (CL)
         |vpiName:CL
         |vpiActual:
         \_logic_net: (CL), line:24, parent:work@test
           |vpiName:CL
           |vpiFullName:work@test.CL
           |vpiNetType:48
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (CL), line:15, parent:ff
           |vpiName:CL
           |vpiFullName:work@test.ff.CL
     |vpiNet:
     \_logic_net: (Q), line:15, parent:ff
     |vpiNet:
     \_logic_net: (CK), line:15, parent:ff
     |vpiNet:
     \_logic_net: (DAT), line:15, parent:ff
     |vpiNet:
     \_logic_net: (CL), line:15, parent:ff
     |vpiInstance:
     \_module: work@test (work@test), file:<a href="../../../../third_party/tests/ivtest/ivltests/udp_bx.v.html" target="file-frame">third_party/tests/ivtest/ivltests/udp_bx.v</a>, line:23
   |vpiNet:
   \_logic_net: (CL), line:24, parent:work@test
   |vpiNet:
   \_logic_net: (D), line:24, parent:work@test
   |vpiNet:
   \_logic_net: (CK), line:24, parent:work@test
   |vpiNet:
   \_logic_net: (foo), line:24, parent:work@test
     |vpiName:foo
     |vpiFullName:work@test.foo
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (Q), line:25, parent:work@test
Object: \work_test of type 3000
Object: \work_test of type 32
Object: \ff of type 32
Object: \Q of type 44
Object: \CK of type 44
Object: \D of type 44
Object: \CL of type 44
Object: \Q of type 36
Object: \CK of type 36
Object: \DAT of type 36
Object: \CL of type 36
Object: \CL of type 36
Object: \D of type 36
Object: \CK of type 36
Object: \foo of type 36
Object: \Q of type 36
Object: \work_flop of type 32
Object: \Q of type 36
Object: \CK of type 36
Object: \DAT of type 36
Object: \CL of type 36
Object: \work_test of type 32
Object:  of type 24
Object:  of type 4
Object: \$monitor of type 56
Object: \$time of type 56
Object:  of type 7
Object: \CL of type 608
Object: \D of type 608
Object: \Q of type 608
Object:  of type 3
Object: \CL of type 608
Object:  of type 7
Object:  of type 3
Object: \D of type 608
Object:  of type 7
Object:  of type 3
Object: \CK of type 608
Object:  of type 7
Object:  of type 11
ERROR: Encountered unhandled object type: 11

</pre>
</body>