{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652113795460 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652113795460 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 09 11:29:55 2022 " "Processing started: Mon May 09 11:29:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652113795460 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113795460 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_Lite_Computer -c DE10_Lite_Computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Lite_Computer -c DE10_Lite_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113795460 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652113797812 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652113797812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dseg7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dseg7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dseg7-DATAFLOW " "Found design unit 1: dseg7-DATAFLOW" {  } { { "dSeg7.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/dSeg7.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805338 ""} { "Info" "ISGN_ENTITY_NAME" "1 dseg7 " "Found entity 1: dseg7" {  } { { "dSeg7.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/dSeg7.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/computer_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/computer_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Computer_System-rtl " "Found design unit 1: Computer_System-rtl" {  } { { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805348 ""} { "Info" "ISGN_ENTITY_NAME" "1 Computer_System " "Found entity 1: Computer_System" {  } { { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/computer_system_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/computer_system_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 computer_system_rst_controller-rtl " "Found design unit 1: computer_system_rst_controller-rtl" {  } { { "Computer_System/synthesis/computer_system_rst_controller.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/computer_system_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805348 ""} { "Info" "ISGN_ENTITY_NAME" "1 computer_system_rst_controller " "Found entity 1: computer_system_rst_controller" {  } { { "Computer_System/synthesis/computer_system_rst_controller.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/computer_system_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/computer_system_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/computer_system_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 computer_system_rst_controller_001-rtl " "Found design unit 1: computer_system_rst_controller_001-rtl" {  } { { "Computer_System/synthesis/computer_system_rst_controller_001.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/computer_system_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805348 ""} { "Info" "ISGN_ENTITY_NAME" "1 computer_system_rst_controller_001 " "Found entity 1: computer_system_rst_controller_001" {  } { { "Computer_System/synthesis/computer_system_rst_controller_001.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/computer_system_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Computer_System/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Computer_System/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_irq_mapper " "Found entity 1: Computer_System_irq_mapper" {  } { { "Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0 " "Found entity 1: Computer_System_mm_interconnect_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter_001" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "Computer_System/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_mux_003 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_mux_003" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_003.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805418 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_mux_002 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_mux_002" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_mux_001 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_mux_001" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_mux " "Found entity 1: Computer_System_mm_interconnect_0_rsp_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_demux_001 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_demux_001" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_demux " "Found entity 1: Computer_System_mm_interconnect_0_rsp_demux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_mux_001 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_mux_001" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_mux " "Found entity 1: Computer_System_mm_interconnect_0_cmd_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux_004 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux_004" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_004.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux_003 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux_003" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_003.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux_002 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux_002" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux_001 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux_001" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805458 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805458 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805458 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805458 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805458 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652113805468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "Computer_System/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805468 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652113805468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "Computer_System/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805488 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805488 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_029.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_029.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_029.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_029.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652113805488 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_029.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_029.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_029.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_029.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652113805488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_029.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_029.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_029_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_029_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_029.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_029.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805498 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_029 " "Found entity 2: Computer_System_mm_interconnect_0_router_029" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_029.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_029.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805498 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652113805498 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652113805498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_006_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_006_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805498 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_006 " "Found entity 2: Computer_System_mm_interconnect_0_router_006" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805498 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652113805498 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652113805498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_005_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_005_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805498 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_005 " "Found entity 2: Computer_System_mm_interconnect_0_router_005" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805498 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652113805498 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652113805508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_003_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_003_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805508 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_003 " "Found entity 2: Computer_System_mm_interconnect_0_router_003" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805508 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652113805508 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652113805508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_002_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_002_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805508 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_002 " "Found entity 2: Computer_System_mm_interconnect_0_router_002" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805508 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652113805508 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652113805508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_001_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_001_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805518 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_001 " "Found entity 2: Computer_System_mm_interconnect_0_router_001" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805518 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652113805518 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652113805518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805518 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router " "Found entity 2: Computer_System_mm_interconnect_0_router" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Computer_System/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Computer_System/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "Computer_System/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_nios2_custom_instruction_master_multi_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_nios2_custom_instruction_master_multi_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_custom_instruction_master_multi_xconnect " "Found entity 1: Computer_System_Nios2_custom_instruction_master_multi_xconnect" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_custom_instruction_master_multi_xconnect.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_custom_instruction_master_multi_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "Computer_System/synthesis/submodules/altera_customins_master_translator.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_video_pll_0 " "Found entity 1: Computer_System_video_pll_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_video_pll_0.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_video_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_altpll " "Found entity 1: altera_up_altpll" {  } { { "Computer_System/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_pixel_buffer_dma_0.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_pixel_buffer_dma_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_video_pixel_buffer_dma_0 " "Found entity 1: Computer_System_video_pixel_buffer_dma_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_video_pixel_buffer_dma_0.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_video_pixel_buffer_dma_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_avalon_video_lt24_write_sequencer.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_avalon_video_lt24_write_sequencer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_lt24_write_sequencer " "Found entity 1: altera_up_avalon_video_lt24_write_sequencer" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_video_lt24_write_sequencer.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_lt24_write_sequencer.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805558 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Computer_System_video_lt24_controller_0.v(112) " "Verilog HDL information at Computer_System_video_lt24_controller_0.v(112): always construct contains both blocking and non-blocking assignments" {  } { { "Computer_System/synthesis/submodules/Computer_System_video_lt24_controller_0.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_video_lt24_controller_0.v" 112 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1652113805558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_lt24_controller_0.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_lt24_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_video_lt24_controller_0 " "Found entity 1: Computer_System_video_lt24_controller_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_video_lt24_controller_0.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_video_lt24_controller_0.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Computer_System_vga_subsystem-rtl " "Found design unit 1: Computer_System_vga_subsystem-rtl" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805568 ""} { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_vga_subsystem " "Found entity 1: Computer_System_vga_subsystem" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_vga_subsystem_avalon_st_adapter " "Found entity 1: Computer_System_vga_subsystem_avalon_st_adapter" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_avalon_st_adapter.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_avalon_st_adapter_channel_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_avalon_st_adapter_channel_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_vga_subsystem_avalon_st_adapter_channel_adapter_0 " "Found entity 1: Computer_System_vga_subsystem_avalon_st_adapter_channel_adapter_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_avalon_st_adapter_channel_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_avalon_st_adapter_channel_adapter_0.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_scaler_shrink.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_scaler_shrink.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_shrink " "Found entity 1: altera_up_video_scaler_shrink" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_width " "Found entity 1: altera_up_video_scaler_multiply_width" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_height " "Found entity 1: altera_up_video_scaler_multiply_height" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_vga_subsystem_VGA_Pixel_Scaler " "Found entity 1: Computer_System_vga_subsystem_VGA_Pixel_Scaler" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_Scaler.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_Scaler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_vga_subsystem_VGA_Pixel_RGB_Resampler " "Found entity 1: Computer_System_vga_subsystem_VGA_Pixel_RGB_Resampler" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_RGB_Resampler.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_RGB_Resampler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_vga_subsystem_VGA_Pixel_FIFO " "Found entity 1: Computer_System_vga_subsystem_VGA_Pixel_FIFO" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_FIFO.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_FIFO.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_dma_control_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_dma_control_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_control_slave " "Found entity 1: altera_up_video_dma_control_slave" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_dma_to_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_dma_to_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_memory " "Found entity 1: altera_up_video_dma_to_memory" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_memory.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_memory.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_dma_to_stream.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_dma_to_stream.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_stream " "Found entity 1: altera_up_video_dma_to_stream" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_vga_subsystem_VGA_Pixel_DMA " "Found entity 1: Computer_System_vga_subsystem_VGA_Pixel_DMA" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_DMA.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_DMA.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO " "Found entity 1: Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_vga_subsystem_VGA_Controller " "Found entity 1: Computer_System_vga_subsystem_VGA_Controller" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Controller.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_alpha_blender_normal.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_alpha_blender_normal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_alpha_blender_normal " "Found entity 1: altera_up_video_alpha_blender_normal" {  } { { "Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_alpha_blender_simple.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_alpha_blender_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_alpha_blender_simple " "Found entity 1: altera_up_video_alpha_blender_simple" {  } { { "Computer_System/synthesis/submodules/altera_up_video_alpha_blender_simple.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_simple.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_alpha_blender.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_alpha_blender.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_vga_subsystem_VGA_Alpha_Blender " "Found entity 1: Computer_System_vga_subsystem_VGA_Alpha_Blender" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Alpha_Blender.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Alpha_Blender.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Computer_System_vga_subsystem_Char_Buf_Subsystem-rtl " "Found design unit 1: Computer_System_vga_subsystem_Char_Buf_Subsystem-rtl" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805628 ""} { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_vga_subsystem_Char_Buf_Subsystem " "Found entity 1: Computer_System_vga_subsystem_Char_Buf_Subsystem" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0 " "Found entity 1: Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux " "Found entity 1: Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux " "Found entity 1: Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux " "Found entity 1: Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805648 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652113805648 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652113805648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001_default_decode " "Found entity 1: Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805658 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001 " "Found entity 2: Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805658 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652113805658 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652113805658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_default_decode " "Found entity 1: Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805658 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_router " "Found entity 2: Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_router" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_set_black_transparent.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_set_black_transparent.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_vga_subsystem_Char_Buf_Subsystem_Set_Black_Transparent " "Found entity 1: Computer_System_vga_subsystem_Char_Buf_Subsystem_Set_Black_Transparent" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_Set_Black_Transparent.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_Set_Black_Transparent.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_onchip_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_onchip_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_vga_subsystem_Char_Buf_Subsystem_Onchip_SRAM " "Found entity 1: Computer_System_vga_subsystem_Char_Buf_Subsystem_Onchip_SRAM" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_Onchip_SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_Onchip_SRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_char_buf_scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_char_buf_scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_Scaler " "Found entity 1: Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_Scaler" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_char_buf_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_char_buf_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler " "Found entity 1: Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_char_buf_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_char_buf_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_DMA " "Found entity 1: Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_DMA" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_ascii_rom_128.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_ascii_rom_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_ascii_rom_128 " "Found entity 1: altera_up_video_ascii_rom_128" {  } { { "Computer_System/synthesis/submodules/altera_up_video_ascii_rom_128.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_video_ascii_rom_128.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_ascii_to_image.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_ascii_to_image.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_vga_subsystem_Char_Buf_Subsystem_ASCII_to_Image " "Found entity 1: Computer_System_vga_subsystem_Char_Buf_Subsystem_ASCII_to_Image" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_ASCII_to_Image.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_ASCII_to_Image.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_touch_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_touch_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_touch_spi " "Found entity 1: Computer_System_touch_spi" {  } { { "Computer_System/synthesis/submodules/Computer_System_touch_spi.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_touch_spi.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_modular_adc_0.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_modular_adc_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_modular_adc_0 " "Found entity 1: Computer_System_modular_adc_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_modular_adc_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_modular_adc_sample_store.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_modular_adc_sample_store.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sample_store " "Found entity 1: altera_modular_adc_sample_store" {  } { { "Computer_System/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_sample_store.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_modular_adc_sample_store_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_modular_adc_sample_store_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sample_store_ram " "Found entity 1: altera_modular_adc_sample_store_ram" {  } { { "Computer_System/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_modular_adc_sequencer.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_modular_adc_sequencer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer " "Found entity 1: altera_modular_adc_sequencer" {  } { { "Computer_System/synthesis/submodules/altera_modular_adc_sequencer.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_sequencer.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_modular_adc_sequencer_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_modular_adc_sequencer_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_csr " "Found entity 1: altera_modular_adc_sequencer_csr" {  } { { "Computer_System/synthesis/submodules/altera_modular_adc_sequencer_csr.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_sequencer_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_ctrl " "Found entity 1: altera_modular_adc_sequencer_ctrl" {  } { { "Computer_System/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_modular_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_modular_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control " "Found entity 1: altera_modular_adc_control" {  } { { "Computer_System/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_avrg_fifo " "Found entity 1: altera_modular_adc_control_avrg_fifo" {  } { { "Computer_System/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805728 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(716) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(716): extended using \"x\" or \"z\"" {  } { { "Computer_System/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control_fsm.v" 716 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1652113805728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_modular_adc_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_modular_adc_control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_fsm " "Found entity 1: altera_modular_adc_control_fsm" {  } { { "Computer_System/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control_fsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/chsel_code_converter_sw_to_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/chsel_code_converter_sw_to_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 chsel_code_converter_sw_to_hw " "Found entity 1: chsel_code_converter_sw_to_hw" {  } { { "Computer_System/synthesis/submodules/chsel_code_converter_sw_to_hw.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/chsel_code_converter_sw_to_hw.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "Computer_System/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "Computer_System/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_joyirq.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_joyirq.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_joyirq " "Found entity 1: Computer_System_joyirq" {  } { { "Computer_System/synthesis/submodules/Computer_System_joyirq.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_joyirq.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c " "Found entity 1: altera_avalon_i2c" {  } { { "Computer_System/synthesis/submodules/altera_avalon_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_i2c_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_i2c_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_csr " "Found entity 1: altera_avalon_i2c_csr" {  } { { "Computer_System/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_i2c_clk_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_clk_cnt " "Found entity 1: altera_avalon_i2c_clk_cnt" {  } { { "Computer_System/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805758 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_det.v(157) " "Verilog HDL warning at altera_avalon_i2c_condt_det.v(157): extended using \"x\" or \"z\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c_condt_det.v" 157 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1652113805758 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bus_idle BUS_IDLE altera_avalon_i2c_condt_det.v(38) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_det.v(38): object \"bus_idle\" differs only in case from object \"BUS_IDLE\" in the same scope" {  } { { "Computer_System/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c_condt_det.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652113805758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_i2c_condt_det.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_i2c_condt_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_det " "Found entity 1: altera_avalon_i2c_condt_det" {  } { { "Computer_System/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c_condt_det.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805758 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(127) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(127): extended using \"x\" or \"z\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 127 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1652113805768 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(244) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(244): extended using \"x\" or \"z\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 244 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1652113805768 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(418) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(418): extended using \"x\" or \"z\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 418 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1652113805768 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start_done START_DONE altera_avalon_i2c_condt_gen.v(36) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(36): object \"start_done\" differs only in case from object \"START_DONE\" in the same scope" {  } { { "Computer_System/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652113805768 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "restart_done RESTART_DONE altera_avalon_i2c_condt_gen.v(45) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(45): object \"restart_done\" differs only in case from object \"RESTART_DONE\" in the same scope" {  } { { "Computer_System/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652113805768 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stop_done STOP_DONE altera_avalon_i2c_condt_gen.v(53) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(53): object \"stop_done\" differs only in case from object \"STOP_DONE\" in the same scope" {  } { { "Computer_System/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652113805768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_i2c_condt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_i2c_condt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_gen " "Found entity 1: altera_avalon_i2c_condt_gen" {  } { { "Computer_System/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_i2c_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_i2c_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_fifo " "Found entity 1: altera_avalon_i2c_fifo" {  } { { "Computer_System/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c_fifo.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_i2c_mstfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_i2c_mstfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_mstfsm " "Found entity 1: altera_avalon_i2c_mstfsm" {  } { { "Computer_System/synthesis/submodules/altera_avalon_i2c_mstfsm.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c_mstfsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805778 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_rxshifter.v(197) " "Verilog HDL warning at altera_avalon_i2c_rxshifter.v(197): extended using \"x\" or \"z\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 197 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1652113805778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_i2c_rxshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_i2c_rxshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_rxshifter " "Found entity 1: altera_avalon_i2c_rxshifter" {  } { { "Computer_System/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805778 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_txshifter.v(175) " "Verilog HDL warning at altera_avalon_i2c_txshifter.v(175): extended using \"x\" or \"z\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c_txshifter.v" 175 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1652113805778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_i2c_txshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_i2c_txshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txshifter " "Found entity 1: altera_avalon_i2c_txshifter" {  } { { "Computer_System/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c_txshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_i2c_spksupp.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_i2c_spksupp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_spksupp " "Found entity 1: altera_avalon_i2c_spksupp" {  } { { "Computer_System/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c_spksupp.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_i2c_txout.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_i2c_txout.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txout " "Found entity 1: altera_avalon_i2c_txout" {  } { { "Computer_System/synthesis/submodules/altera_avalon_i2c_txout.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c_txout.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_adc_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file computer_system/synthesis/submodules/computer_system_adc_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_adc_pll_dffpipe_l2c " "Found entity 1: Computer_System_adc_pll_dffpipe_l2c" {  } { { "Computer_System/synthesis/submodules/Computer_System_adc_pll.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_adc_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805808 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_adc_pll_stdsync_sv6 " "Found entity 2: Computer_System_adc_pll_stdsync_sv6" {  } { { "Computer_System/synthesis/submodules/Computer_System_adc_pll.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_adc_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805808 ""} { "Info" "ISGN_ENTITY_NAME" "3 Computer_System_adc_pll_altpll_jc92 " "Found entity 3: Computer_System_adc_pll_altpll_jc92" {  } { { "Computer_System/synthesis/submodules/Computer_System_adc_pll.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_adc_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805808 ""} { "Info" "ISGN_ENTITY_NAME" "4 Computer_System_adc_pll " "Found entity 4: Computer_System_adc_pll" {  } { { "Computer_System/synthesis/submodules/Computer_System_adc_pll.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_adc_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_system_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_system_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_System_PLL " "Found entity 1: Computer_System_System_PLL" {  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_slider_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_slider_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Slider_Switches " "Found entity 1: Computer_System_Slider_Switches" {  } { { "Computer_System/synthesis/submodules/Computer_System_Slider_Switches.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Slider_Switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_SDRAM_input_efifo_module " "Found entity 1: Computer_System_SDRAM_input_efifo_module" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805818 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_SDRAM " "Found entity 2: Computer_System_SDRAM" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805818 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Computer_System_SDRAM_test_component.v(236) " "Verilog HDL warning at Computer_System_SDRAM_test_component.v(236): extended using \"x\" or \"z\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1652113805818 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Computer_System_SDRAM_test_component.v(237) " "Verilog HDL warning at Computer_System_SDRAM_test_component.v(237): extended using \"x\" or \"z\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1652113805818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_SDRAM_test_component_ram_module " "Found entity 1: Computer_System_SDRAM_test_component_ram_module" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805828 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_SDRAM_test_component " "Found entity 2: Computer_System_SDRAM_test_component" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_pushbuttons.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_pushbuttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Pushbuttons " "Found entity 1: Computer_System_Pushbuttons" {  } { { "Computer_System/synthesis/submodules/Computer_System_Pushbuttons.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Pushbuttons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/memmap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/memmap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemMap-STRUCT " "Found design unit 1: MemMap-STRUCT" {  } { { "Computer_System/synthesis/submodules/MemMap.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/MemMap.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805838 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemMap " "Found entity 1: MemMap" {  } { { "Computer_System/synthesis/submodules/MemMap.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/MemMap.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/fpoint_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/fpoint_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpoint_wrapper " "Found entity 1: fpoint_wrapper" {  } { { "Computer_System/synthesis/submodules/fpoint_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_wrapper.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/fpoint_qsys.v 23 23 " "Found 23 design units, including 23 entities, in source file computer_system/synthesis/submodules/fpoint_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpoint_qsys_mult_single " "Found entity 1: fpoint_qsys_mult_single" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805888 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpoint_qsys_addsub_single_altbarrel_shift_fjg " "Found entity 2: fpoint_qsys_addsub_single_altbarrel_shift_fjg" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 763 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805888 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpoint_qsys_addsub_single_altbarrel_shift_44e " "Found entity 3: fpoint_qsys_addsub_single_altbarrel_shift_44e" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 828 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805888 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpoint_qsys_addsub_single_altpriority_encoder_i0b " "Found entity 4: fpoint_qsys_addsub_single_altpriority_encoder_i0b" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 878 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805888 ""} { "Info" "ISGN_ENTITY_NAME" "5 fpoint_qsys_addsub_single_altpriority_encoder_l0b " "Found entity 5: fpoint_qsys_addsub_single_altpriority_encoder_l0b" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 897 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805888 ""} { "Info" "ISGN_ENTITY_NAME" "6 fpoint_qsys_addsub_single_altpriority_encoder_q0b " "Found entity 6: fpoint_qsys_addsub_single_altpriority_encoder_q0b" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 930 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805888 ""} { "Info" "ISGN_ENTITY_NAME" "7 fpoint_qsys_addsub_single_altpriority_encoder_iha " "Found entity 7: fpoint_qsys_addsub_single_altpriority_encoder_iha" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 975 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805888 ""} { "Info" "ISGN_ENTITY_NAME" "8 fpoint_qsys_addsub_single_altpriority_encoder_lha " "Found entity 8: fpoint_qsys_addsub_single_altpriority_encoder_lha" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805888 ""} { "Info" "ISGN_ENTITY_NAME" "9 fpoint_qsys_addsub_single_altpriority_encoder_qha " "Found entity 9: fpoint_qsys_addsub_single_altpriority_encoder_qha" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 1019 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805888 ""} { "Info" "ISGN_ENTITY_NAME" "10 fpoint_qsys_addsub_single_altpriority_encoder_aja " "Found entity 10: fpoint_qsys_addsub_single_altpriority_encoder_aja" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 1047 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805888 ""} { "Info" "ISGN_ENTITY_NAME" "11 fpoint_qsys_addsub_single_altpriority_encoder_a2b " "Found entity 11: fpoint_qsys_addsub_single_altpriority_encoder_a2b" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 1079 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805888 ""} { "Info" "ISGN_ENTITY_NAME" "12 fpoint_qsys_addsub_single_altpriority_encoder_9u8 " "Found entity 12: fpoint_qsys_addsub_single_altpriority_encoder_9u8" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 1112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805888 ""} { "Info" "ISGN_ENTITY_NAME" "13 fpoint_qsys_addsub_single_altpriority_encoder_64b " "Found entity 13: fpoint_qsys_addsub_single_altpriority_encoder_64b" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 1160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805888 ""} { "Info" "ISGN_ENTITY_NAME" "14 fpoint_qsys_addsub_single_altpriority_encoder_94b " "Found entity 14: fpoint_qsys_addsub_single_altpriority_encoder_94b" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 1179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805888 ""} { "Info" "ISGN_ENTITY_NAME" "15 fpoint_qsys_addsub_single_altpriority_encoder_e4b " "Found entity 15: fpoint_qsys_addsub_single_altpriority_encoder_e4b" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 1212 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805888 ""} { "Info" "ISGN_ENTITY_NAME" "16 fpoint_qsys_addsub_single_altpriority_encoder_u5b " "Found entity 16: fpoint_qsys_addsub_single_altpriority_encoder_u5b" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 1245 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805888 ""} { "Info" "ISGN_ENTITY_NAME" "17 fpoint_qsys_addsub_single_altpriority_encoder_6la " "Found entity 17: fpoint_qsys_addsub_single_altpriority_encoder_6la" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 1294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805888 ""} { "Info" "ISGN_ENTITY_NAME" "18 fpoint_qsys_addsub_single_altpriority_encoder_9la " "Found entity 18: fpoint_qsys_addsub_single_altpriority_encoder_9la" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 1310 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805888 ""} { "Info" "ISGN_ENTITY_NAME" "19 fpoint_qsys_addsub_single_altpriority_encoder_ela " "Found entity 19: fpoint_qsys_addsub_single_altpriority_encoder_ela" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 1338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805888 ""} { "Info" "ISGN_ENTITY_NAME" "20 fpoint_qsys_addsub_single_altpriority_encoder_uma " "Found entity 20: fpoint_qsys_addsub_single_altpriority_encoder_uma" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 1366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805888 ""} { "Info" "ISGN_ENTITY_NAME" "21 fpoint_qsys_addsub_single_altpriority_encoder_tma " "Found entity 21: fpoint_qsys_addsub_single_altpriority_encoder_tma" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 1394 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805888 ""} { "Info" "ISGN_ENTITY_NAME" "22 fpoint_qsys_addsub_single " "Found entity 22: fpoint_qsys_addsub_single" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 1422 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805888 ""} { "Info" "ISGN_ENTITY_NAME" "23 fpoint_qsys " "Found entity 23: fpoint_qsys" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 3477 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/fpoint_hw_qsys.v 36 36 " "Found 36 design units, including 36 entities, in source file computer_system/synthesis/submodules/fpoint_hw_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpoint_hw_qsys_mult_single " "Found entity 1: fpoint_hw_qsys_mult_single" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805967 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg " "Found entity 2: fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 763 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805967 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpoint_hw_qsys_addsub_single_altbarrel_shift_44e " "Found entity 3: fpoint_hw_qsys_addsub_single_altbarrel_shift_44e" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 828 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805967 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b " "Found entity 4: fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 878 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805967 ""} { "Info" "ISGN_ENTITY_NAME" "5 fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b " "Found entity 5: fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 897 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805967 ""} { "Info" "ISGN_ENTITY_NAME" "6 fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b " "Found entity 6: fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 930 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805967 ""} { "Info" "ISGN_ENTITY_NAME" "7 fpoint_hw_qsys_addsub_single_altpriority_encoder_iha " "Found entity 7: fpoint_hw_qsys_addsub_single_altpriority_encoder_iha" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 975 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805967 ""} { "Info" "ISGN_ENTITY_NAME" "8 fpoint_hw_qsys_addsub_single_altpriority_encoder_lha " "Found entity 8: fpoint_hw_qsys_addsub_single_altpriority_encoder_lha" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805967 ""} { "Info" "ISGN_ENTITY_NAME" "9 fpoint_hw_qsys_addsub_single_altpriority_encoder_qha " "Found entity 9: fpoint_hw_qsys_addsub_single_altpriority_encoder_qha" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1019 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805967 ""} { "Info" "ISGN_ENTITY_NAME" "10 fpoint_hw_qsys_addsub_single_altpriority_encoder_aja " "Found entity 10: fpoint_hw_qsys_addsub_single_altpriority_encoder_aja" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1047 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805967 ""} { "Info" "ISGN_ENTITY_NAME" "11 fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b " "Found entity 11: fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1079 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805967 ""} { "Info" "ISGN_ENTITY_NAME" "12 fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8 " "Found entity 12: fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805967 ""} { "Info" "ISGN_ENTITY_NAME" "13 fpoint_hw_qsys_addsub_single_altpriority_encoder_64b " "Found entity 13: fpoint_hw_qsys_addsub_single_altpriority_encoder_64b" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805967 ""} { "Info" "ISGN_ENTITY_NAME" "14 fpoint_hw_qsys_addsub_single_altpriority_encoder_94b " "Found entity 14: fpoint_hw_qsys_addsub_single_altpriority_encoder_94b" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805967 ""} { "Info" "ISGN_ENTITY_NAME" "15 fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b " "Found entity 15: fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1212 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805967 ""} { "Info" "ISGN_ENTITY_NAME" "16 fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b " "Found entity 16: fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1245 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805967 ""} { "Info" "ISGN_ENTITY_NAME" "17 fpoint_hw_qsys_addsub_single_altpriority_encoder_6la " "Found entity 17: fpoint_hw_qsys_addsub_single_altpriority_encoder_6la" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805967 ""} { "Info" "ISGN_ENTITY_NAME" "18 fpoint_hw_qsys_addsub_single_altpriority_encoder_9la " "Found entity 18: fpoint_hw_qsys_addsub_single_altpriority_encoder_9la" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1310 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805967 ""} { "Info" "ISGN_ENTITY_NAME" "19 fpoint_hw_qsys_addsub_single_altpriority_encoder_ela " "Found entity 19: fpoint_hw_qsys_addsub_single_altpriority_encoder_ela" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805967 ""} { "Info" "ISGN_ENTITY_NAME" "20 fpoint_hw_qsys_addsub_single_altpriority_encoder_uma " "Found entity 20: fpoint_hw_qsys_addsub_single_altpriority_encoder_uma" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805967 ""} { "Info" "ISGN_ENTITY_NAME" "21 fpoint_hw_qsys_addsub_single_altpriority_encoder_tma " "Found entity 21: fpoint_hw_qsys_addsub_single_altpriority_encoder_tma" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1394 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805967 ""} { "Info" "ISGN_ENTITY_NAME" "22 fpoint_hw_qsys_addsub_single " "Found entity 22: fpoint_hw_qsys_addsub_single" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1422 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805967 ""} { "Info" "ISGN_ENTITY_NAME" "23 fpoint_hw_qsys_div_single_altfp_div_csa_vhf " "Found entity 23: fpoint_hw_qsys_div_single_altfp_div_csa_vhf" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3488 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805967 ""} { "Info" "ISGN_ENTITY_NAME" "24 fpoint_hw_qsys_div_single_altfp_div_csa_mke " "Found entity 24: fpoint_hw_qsys_div_single_altfp_div_csa_mke" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805967 ""} { "Info" "ISGN_ENTITY_NAME" "25 fpoint_hw_qsys_div_single_altfp_div_csa_2jh " "Found entity 25: fpoint_hw_qsys_div_single_altfp_div_csa_2jh" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3699 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805967 ""} { "Info" "ISGN_ENTITY_NAME" "26 fpoint_hw_qsys_div_single_altfp_div_csa_rle " "Found entity 26: fpoint_hw_qsys_div_single_altfp_div_csa_rle" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3822 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805967 ""} { "Info" "ISGN_ENTITY_NAME" "27 fpoint_hw_qsys_div_single_altfp_div_csa_pke " "Found entity 27: fpoint_hw_qsys_div_single_altfp_div_csa_pke" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3937 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805967 ""} { "Info" "ISGN_ENTITY_NAME" "28 fpoint_hw_qsys_div_single_altfp_div_csa_qle " "Found entity 28: fpoint_hw_qsys_div_single_altfp_div_csa_qle" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4048 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805967 ""} { "Info" "ISGN_ENTITY_NAME" "29 fpoint_hw_qsys_div_single_qds_block_mab " "Found entity 29: fpoint_hw_qsys_div_single_qds_block_mab" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805967 ""} { "Info" "ISGN_ENTITY_NAME" "30 fpoint_hw_qsys_div_single_srt_block_int_02n " "Found entity 30: fpoint_hw_qsys_div_single_srt_block_int_02n" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4348 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805967 ""} { "Info" "ISGN_ENTITY_NAME" "31 fpoint_hw_qsys_div_single_qds_block_ls9 " "Found entity 31: fpoint_hw_qsys_div_single_qds_block_ls9" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4565 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805967 ""} { "Info" "ISGN_ENTITY_NAME" "32 fpoint_hw_qsys_div_single_srt_block_int_84n " "Found entity 32: fpoint_hw_qsys_div_single_srt_block_int_84n" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4754 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805967 ""} { "Info" "ISGN_ENTITY_NAME" "33 fpoint_hw_qsys_div_single_srt_block_int_fum " "Found entity 33: fpoint_hw_qsys_div_single_srt_block_int_fum" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4967 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805967 ""} { "Info" "ISGN_ENTITY_NAME" "34 fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh " "Found entity 34: fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 5152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805967 ""} { "Info" "ISGN_ENTITY_NAME" "35 fpoint_hw_qsys_div_single " "Found entity 35: fpoint_hw_qsys_div_single" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 5718 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805967 ""} { "Info" "ISGN_ENTITY_NAME" "36 fpoint_hw_qsys " "Found entity 36: fpoint_hw_qsys" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_nios2.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2 " "Found entity 1: Computer_System_Nios2" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113805967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113805967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_nios2_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file computer_system/synthesis/submodules/computer_system_nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_cpu_register_bank_a_module " "Found entity 1: Computer_System_Nios2_cpu_register_bank_a_module" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113806017 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_Nios2_cpu_register_bank_b_module " "Found entity 2: Computer_System_Nios2_cpu_register_bank_b_module" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113806017 ""} { "Info" "ISGN_ENTITY_NAME" "3 Computer_System_Nios2_cpu_nios2_oci_debug " "Found entity 3: Computer_System_Nios2_cpu_nios2_oci_debug" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113806017 ""} { "Info" "ISGN_ENTITY_NAME" "4 Computer_System_Nios2_cpu_nios2_oci_break " "Found entity 4: Computer_System_Nios2_cpu_nios2_oci_break" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113806017 ""} { "Info" "ISGN_ENTITY_NAME" "5 Computer_System_Nios2_cpu_nios2_oci_xbrk " "Found entity 5: Computer_System_Nios2_cpu_nios2_oci_xbrk" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113806017 ""} { "Info" "ISGN_ENTITY_NAME" "6 Computer_System_Nios2_cpu_nios2_oci_dbrk " "Found entity 6: Computer_System_Nios2_cpu_nios2_oci_dbrk" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113806017 ""} { "Info" "ISGN_ENTITY_NAME" "7 Computer_System_Nios2_cpu_nios2_oci_itrace " "Found entity 7: Computer_System_Nios2_cpu_nios2_oci_itrace" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113806017 ""} { "Info" "ISGN_ENTITY_NAME" "8 Computer_System_Nios2_cpu_nios2_oci_td_mode " "Found entity 8: Computer_System_Nios2_cpu_nios2_oci_td_mode" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113806017 ""} { "Info" "ISGN_ENTITY_NAME" "9 Computer_System_Nios2_cpu_nios2_oci_dtrace " "Found entity 9: Computer_System_Nios2_cpu_nios2_oci_dtrace" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113806017 ""} { "Info" "ISGN_ENTITY_NAME" "10 Computer_System_Nios2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: Computer_System_Nios2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113806017 ""} { "Info" "ISGN_ENTITY_NAME" "11 Computer_System_Nios2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: Computer_System_Nios2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113806017 ""} { "Info" "ISGN_ENTITY_NAME" "12 Computer_System_Nios2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: Computer_System_Nios2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113806017 ""} { "Info" "ISGN_ENTITY_NAME" "13 Computer_System_Nios2_cpu_nios2_oci_fifo " "Found entity 13: Computer_System_Nios2_cpu_nios2_oci_fifo" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113806017 ""} { "Info" "ISGN_ENTITY_NAME" "14 Computer_System_Nios2_cpu_nios2_oci_pib " "Found entity 14: Computer_System_Nios2_cpu_nios2_oci_pib" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113806017 ""} { "Info" "ISGN_ENTITY_NAME" "15 Computer_System_Nios2_cpu_nios2_oci_im " "Found entity 15: Computer_System_Nios2_cpu_nios2_oci_im" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113806017 ""} { "Info" "ISGN_ENTITY_NAME" "16 Computer_System_Nios2_cpu_nios2_performance_monitors " "Found entity 16: Computer_System_Nios2_cpu_nios2_performance_monitors" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113806017 ""} { "Info" "ISGN_ENTITY_NAME" "17 Computer_System_Nios2_cpu_nios2_avalon_reg " "Found entity 17: Computer_System_Nios2_cpu_nios2_avalon_reg" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113806017 ""} { "Info" "ISGN_ENTITY_NAME" "18 Computer_System_Nios2_cpu_ociram_sp_ram_module " "Found entity 18: Computer_System_Nios2_cpu_ociram_sp_ram_module" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113806017 ""} { "Info" "ISGN_ENTITY_NAME" "19 Computer_System_Nios2_cpu_nios2_ocimem " "Found entity 19: Computer_System_Nios2_cpu_nios2_ocimem" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113806017 ""} { "Info" "ISGN_ENTITY_NAME" "20 Computer_System_Nios2_cpu_nios2_oci " "Found entity 20: Computer_System_Nios2_cpu_nios2_oci" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113806017 ""} { "Info" "ISGN_ENTITY_NAME" "21 Computer_System_Nios2_cpu " "Found entity 21: Computer_System_Nios2_cpu" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113806017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113806017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_nios2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_nios2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_cpu_debug_slave_sysclk " "Found entity 1: Computer_System_Nios2_cpu_debug_slave_sysclk" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_sysclk.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113806027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113806027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_nios2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_nios2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_cpu_debug_slave_tck " "Found entity 1: Computer_System_Nios2_cpu_debug_slave_tck" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_tck.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113806037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113806037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_nios2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_nios2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_cpu_debug_slave_wrapper " "Found entity 1: Computer_System_Nios2_cpu_debug_slave_wrapper" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113806037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113806037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_nios2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_nios2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_cpu_test_bench " "Found entity 1: Computer_System_Nios2_cpu_test_bench" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_test_bench.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113806047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113806047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_LEDs " "Found entity 1: Computer_System_LEDs" {  } { { "Computer_System/synthesis/submodules/Computer_System_LEDs.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_LEDs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113806047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113806047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_jtag_to_fpga_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_jtag_to_fpga_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_JTAG_to_FPGA_Bridge " "Found entity 1: Computer_System_JTAG_to_FPGA_Bridge" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113806047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113806047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_jtag_to_fpga_bridge_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_jtag_to_fpga_bridge_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter " "Found entity 1: Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113806057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113806057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_jtag_to_fpga_bridge_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_jtag_to_fpga_bridge_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter " "Found entity 1: Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113806057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113806057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file computer_system/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113806077 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113806077 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113806077 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113806077 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113806077 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113806077 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113806077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113806077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113806087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113806087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113806087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113806087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_jtag_to_fpga_bridge_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_jtag_to_fpga_bridge_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_JTAG_to_FPGA_Bridge_timing_adt " "Found entity 1: Computer_System_JTAG_to_FPGA_Bridge_timing_adt" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_timing_adt.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113806097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113806097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113806097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113806097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file computer_system/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113806107 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113806107 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113806107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113806107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "Computer_System/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113806107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113806107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "Computer_System/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113806117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113806117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113806117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113806117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113806127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113806127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file computer_system/synthesis/submodules/computer_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_JTAG_UART_sim_scfifo_w " "Found entity 1: Computer_System_JTAG_UART_sim_scfifo_w" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113806137 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_JTAG_UART_scfifo_w " "Found entity 2: Computer_System_JTAG_UART_scfifo_w" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113806137 ""} { "Info" "ISGN_ENTITY_NAME" "3 Computer_System_JTAG_UART_sim_scfifo_r " "Found entity 3: Computer_System_JTAG_UART_sim_scfifo_r" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113806137 ""} { "Info" "ISGN_ENTITY_NAME" "4 Computer_System_JTAG_UART_scfifo_r " "Found entity 4: Computer_System_JTAG_UART_scfifo_r" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113806137 ""} { "Info" "ISGN_ENTITY_NAME" "5 Computer_System_JTAG_UART " "Found entity 5: Computer_System_JTAG_UART" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113806137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113806137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_interval_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_interval_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Interval_Timer " "Found entity 1: Computer_System_Interval_Timer" {  } { { "Computer_System/synthesis/submodules/Computer_System_Interval_Timer.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Interval_Timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113806147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113806147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_hex5_hex4.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_hex5_hex4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_HEX5_HEX4 " "Found entity 1: Computer_System_HEX5_HEX4" {  } { { "Computer_System/synthesis/submodules/Computer_System_HEX5_HEX4.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_HEX5_HEX4.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113806147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113806147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_hex3_hex0.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_hex3_hex0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_HEX3_HEX0 " "Found entity 1: Computer_System_HEX3_HEX0" {  } { { "Computer_System/synthesis/submodules/Computer_System_HEX3_HEX0.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_HEX3_HEX0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113806157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113806157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_computer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de10_lite_computer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE10_Lite_Computer-STRUCTURAL " "Found design unit 1: DE10_Lite_Computer-STRUCTURAL" {  } { { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113806157 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_Computer " "Found entity 1: DE10_Lite_Computer" {  } { { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113806157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113806157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEBOUNCE-BEHAV " "Found design unit 1: DEBOUNCE-BEHAV" {  } { { "DEBOUNCE.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DEBOUNCE.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113806157 ""} { "Info" "ISGN_ENTITY_NAME" "1 DEBOUNCE " "Found entity 1: DEBOUNCE" {  } { { "DEBOUNCE.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DEBOUNCE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113806157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113806157 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Computer_System_touch_spi.v(402) " "Verilog HDL or VHDL warning at Computer_System_touch_spi.v(402): conditional expression evaluates to a constant" {  } { { "Computer_System/synthesis/submodules/Computer_System_touch_spi.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_touch_spi.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1652113806217 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Computer_System_SDRAM.v(318) " "Verilog HDL or VHDL warning at Computer_System_SDRAM.v(318): conditional expression evaluates to a constant" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1652113806227 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Computer_System_SDRAM.v(328) " "Verilog HDL or VHDL warning at Computer_System_SDRAM.v(328): conditional expression evaluates to a constant" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1652113806227 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Computer_System_SDRAM.v(338) " "Verilog HDL or VHDL warning at Computer_System_SDRAM.v(338): conditional expression evaluates to a constant" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1652113806227 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Computer_System_SDRAM.v(682) " "Verilog HDL or VHDL warning at Computer_System_SDRAM.v(682): conditional expression evaluates to a constant" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1652113806227 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_Lite_Computer " "Elaborating entity \"DE10_Lite_Computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652113806467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System Computer_System:u0 " "Elaborating entity \"Computer_System\" for hierarchy \"Computer_System:u0\"" {  } { { "DE10_Lite_Computer.vhd" "u0" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113806507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_HEX3_HEX0 Computer_System:u0\|Computer_System_HEX3_HEX0:hex3_hex0 " "Elaborating entity \"Computer_System_HEX3_HEX0\" for hierarchy \"Computer_System:u0\|Computer_System_HEX3_HEX0:hex3_hex0\"" {  } { { "Computer_System/synthesis/Computer_System.vhd" "hex3_hex0" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113806587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_HEX5_HEX4 Computer_System:u0\|Computer_System_HEX5_HEX4:hex5_hex4 " "Elaborating entity \"Computer_System_HEX5_HEX4\" for hierarchy \"Computer_System:u0\|Computer_System_HEX5_HEX4:hex5_hex4\"" {  } { { "Computer_System/synthesis/Computer_System.vhd" "hex5_hex4" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113806617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Interval_Timer Computer_System:u0\|Computer_System_Interval_Timer:interval_timer " "Elaborating entity \"Computer_System_Interval_Timer\" for hierarchy \"Computer_System:u0\|Computer_System_Interval_Timer:interval_timer\"" {  } { { "Computer_System/synthesis/Computer_System.vhd" "interval_timer" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113806627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_JTAG_UART Computer_System:u0\|Computer_System_JTAG_UART:jtag_uart " "Elaborating entity \"Computer_System_JTAG_UART\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_UART:jtag_uart\"" {  } { { "Computer_System/synthesis/Computer_System.vhd" "jtag_uart" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113806657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_JTAG_UART_scfifo_w Computer_System:u0\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w " "Elaborating entity \"Computer_System_JTAG_UART_scfifo_w\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" "the_Computer_System_JTAG_UART_scfifo_w" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113806677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Computer_System:u0\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" "wfifo" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113806947 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Computer_System:u0\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113806947 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"Computer_System:u0\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113806957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113806957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113806957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113806957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113806957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113806957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113806957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113806957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113806957 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113806957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113807007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113807007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 Computer_System:u0\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113807017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113807037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113807037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 Computer_System:u0\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113807047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113807077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113807077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf Computer_System:u0\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113807077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113807127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113807127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 Computer_System:u0\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113807147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113807207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113807207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 Computer_System:u0\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113807207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113807267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113807267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b Computer_System:u0\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113807277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_JTAG_UART_scfifo_r Computer_System:u0\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_r:the_Computer_System_JTAG_UART_scfifo_r " "Elaborating entity \"Computer_System_JTAG_UART_scfifo_r\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_r:the_Computer_System_JTAG_UART_scfifo_r\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" "the_Computer_System_JTAG_UART_scfifo_r" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113807307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic Computer_System:u0\|Computer_System_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" "Computer_System_JTAG_UART_alt_jtag_atlantic" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113807657 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|Computer_System_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Computer_System:u0\|Computer_System_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113807677 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|Computer_System_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic " "Instantiated megafunction \"Computer_System:u0\|Computer_System_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113807677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113807677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113807677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113807677 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113807677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Computer_System:u0\|Computer_System_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113807786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Computer_System:u0\|Computer_System_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113807926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_JTAG_to_FPGA_Bridge Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge " "Elaborating entity \"Computer_System_JTAG_to_FPGA_Bridge\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\"" {  } { { "Computer_System/synthesis/Computer_System.vhd" "jtag_to_fpga_bridge" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113807986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" "jtag_phy_embedded_in_jtag_master" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113808006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113808016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "Computer_System/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113808066 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "Computer_System/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113808076 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113808076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113808076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113808076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113808076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113808076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113808076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113808076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113808076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113808076 ""}  } { { "Computer_System/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113808076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113808086 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "Computer_System/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113808096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113808106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113808126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113808146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113808196 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113808206 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113808206 ""}  } { { "Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113808206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113808216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "Computer_System/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113808286 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "Computer_System/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113808296 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113808296 ""}  } { { "Computer_System/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113808296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "Computer_System/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113808316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "Computer_System/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113808326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113808336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113808356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113808366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113808376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113808386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113808406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_JTAG_to_FPGA_Bridge_timing_adt Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|Computer_System_JTAG_to_FPGA_Bridge_timing_adt:timing_adt " "Elaborating entity \"Computer_System_JTAG_to_FPGA_Bridge_timing_adt\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|Computer_System_JTAG_to_FPGA_Bridge_timing_adt:timing_adt\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" "timing_adt" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113808426 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready Computer_System_JTAG_to_FPGA_Bridge_timing_adt.sv(82) " "Verilog HDL or VHDL warning at Computer_System_JTAG_to_FPGA_Bridge_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_timing_adt.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652113808426 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|Computer_System_JTAG_to_FPGA_Bridge_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" "fifo" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113808436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" "b2p" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113808456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" "p2b" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113808476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_packets_to_master:transacto\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" "transacto" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113808496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113808506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter:b2p_adapter " "Elaborating entity \"Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter:b2p_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" "b2p_adapter" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113808546 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652113808546 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv(90) " "Verilog HDL assignment warning at Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652113808546 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter:p2b_adapter " "Elaborating entity \"Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter:p2b_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" "p2b_adapter" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113808566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_reset_controller:rst_controller\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" "rst_controller" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113808576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Computer_System/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113808586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Computer_System/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113808596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_LEDs Computer_System:u0\|Computer_System_LEDs:leds " "Elaborating entity \"Computer_System_LEDs\" for hierarchy \"Computer_System:u0\|Computer_System_LEDs:leds\"" {  } { { "Computer_System/synthesis/Computer_System.vhd" "leds" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113808606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2 Computer_System:u0\|Computer_System_Nios2:nios2 " "Elaborating entity \"Computer_System_Nios2\" for hierarchy \"Computer_System:u0\|Computer_System_Nios2:nios2\"" {  } { { "Computer_System/synthesis/Computer_System.vhd" "nios2" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113808616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu " "Elaborating entity \"Computer_System_Nios2_cpu\" for hierarchy \"Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2.v" "cpu" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113808636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_test_bench Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_test_bench:the_Computer_System_Nios2_cpu_test_bench " "Elaborating entity \"Computer_System_Nios2_cpu_test_bench\" for hierarchy \"Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_test_bench:the_Computer_System_Nios2_cpu_test_bench\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_test_bench" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 3598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113808736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_register_bank_a_module Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_register_bank_a_module:Computer_System_Nios2_cpu_register_bank_a " "Elaborating entity \"Computer_System_Nios2_cpu_register_bank_a_module\" for hierarchy \"Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_register_bank_a_module:Computer_System_Nios2_cpu_register_bank_a\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "Computer_System_Nios2_cpu_register_bank_a" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 4128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113808756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_register_bank_a_module:Computer_System_Nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_register_bank_a_module:Computer_System_Nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113808866 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_register_bank_a_module:Computer_System_Nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_register_bank_a_module:Computer_System_Nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113808876 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_register_bank_a_module:Computer_System_Nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_register_bank_a_module:Computer_System_Nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113808876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113808876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113808876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113808876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113808876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113808876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113808876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113808876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113808876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113808876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113808876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113808876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113808876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113808876 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113808876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113808936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113808936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_register_bank_a_module:Computer_System_Nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_register_bank_a_module:Computer_System_Nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113808946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_register_bank_b_module Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_register_bank_b_module:Computer_System_Nios2_cpu_register_bank_b " "Elaborating entity \"Computer_System_Nios2_cpu_register_bank_b_module\" for hierarchy \"Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_register_bank_b_module:Computer_System_Nios2_cpu_register_bank_b\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "Computer_System_Nios2_cpu_register_bank_b" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 4146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113808976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci\" for hierarchy \"Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 4665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113809046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_debug Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_debug:the_Computer_System_Nios2_cpu_nios2_oci_debug " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_debug\" for hierarchy \"Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_debug:the_Computer_System_Nios2_cpu_nios2_oci_debug\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci_debug" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113809066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_debug:the_Computer_System_Nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_debug:the_Computer_System_Nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_altera_std_synchronizer" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113809086 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_debug:the_Computer_System_Nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_debug:the_Computer_System_Nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113809096 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_debug:the_Computer_System_Nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_debug:the_Computer_System_Nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113809096 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113809096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_break Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_break:the_Computer_System_Nios2_cpu_nios2_oci_break " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_break\" for hierarchy \"Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_break:the_Computer_System_Nios2_cpu_nios2_oci_break\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci_break" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113809106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_xbrk Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_xbrk:the_Computer_System_Nios2_cpu_nios2_oci_xbrk " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_xbrk\" for hierarchy \"Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_xbrk:the_Computer_System_Nios2_cpu_nios2_oci_xbrk\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci_xbrk" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113809146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_dbrk Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_dbrk:the_Computer_System_Nios2_cpu_nios2_oci_dbrk " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_dbrk\" for hierarchy \"Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_dbrk:the_Computer_System_Nios2_cpu_nios2_oci_dbrk\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci_dbrk" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113809156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_itrace Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_itrace:the_Computer_System_Nios2_cpu_nios2_oci_itrace " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_itrace\" for hierarchy \"Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_itrace:the_Computer_System_Nios2_cpu_nios2_oci_itrace\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci_itrace" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113809176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_dtrace Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_dtrace:the_Computer_System_Nios2_cpu_nios2_oci_dtrace " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_dtrace\" for hierarchy \"Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_dtrace:the_Computer_System_Nios2_cpu_nios2_oci_dtrace\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci_dtrace" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113809186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_td_mode Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_dtrace:the_Computer_System_Nios2_cpu_nios2_oci_dtrace\|Computer_System_Nios2_cpu_nios2_oci_td_mode:Computer_System_Nios2_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_td_mode\" for hierarchy \"Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_dtrace:the_Computer_System_Nios2_cpu_nios2_oci_dtrace\|Computer_System_Nios2_cpu_nios2_oci_td_mode:Computer_System_Nios2_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "Computer_System_Nios2_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113809226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_fifo Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_fifo:the_Computer_System_Nios2_cpu_nios2_oci_fifo " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_fifo\" for hierarchy \"Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_fifo:the_Computer_System_Nios2_cpu_nios2_oci_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci_fifo" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113809236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_compute_input_tm_cnt Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_fifo:the_Computer_System_Nios2_cpu_nios2_oci_fifo\|Computer_System_Nios2_cpu_nios2_oci_compute_input_tm_cnt:the_Computer_System_Nios2_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_fifo:the_Computer_System_Nios2_cpu_nios2_oci_fifo\|Computer_System_Nios2_cpu_nios2_oci_compute_input_tm_cnt:the_Computer_System_Nios2_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113809276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_fifo_wrptr_inc Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_fifo:the_Computer_System_Nios2_cpu_nios2_oci_fifo\|Computer_System_Nios2_cpu_nios2_oci_fifo_wrptr_inc:the_Computer_System_Nios2_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_fifo:the_Computer_System_Nios2_cpu_nios2_oci_fifo\|Computer_System_Nios2_cpu_nios2_oci_fifo_wrptr_inc:the_Computer_System_Nios2_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113809286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_fifo_cnt_inc Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_fifo:the_Computer_System_Nios2_cpu_nios2_oci_fifo\|Computer_System_Nios2_cpu_nios2_oci_fifo_cnt_inc:the_Computer_System_Nios2_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_fifo:the_Computer_System_Nios2_cpu_nios2_oci_fifo\|Computer_System_Nios2_cpu_nios2_oci_fifo_cnt_inc:the_Computer_System_Nios2_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113809296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_pib Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_pib:the_Computer_System_Nios2_cpu_nios2_oci_pib " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_pib\" for hierarchy \"Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_pib:the_Computer_System_Nios2_cpu_nios2_oci_pib\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci_pib" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113809306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_im Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_im\" for hierarchy \"Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci_im" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113809316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_avalon_reg Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_avalon_reg:the_Computer_System_Nios2_cpu_nios2_avalon_reg " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_avalon_reg\" for hierarchy \"Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_avalon_reg:the_Computer_System_Nios2_cpu_nios2_avalon_reg\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_avalon_reg" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113809336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_ocimem Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_ocimem\" for hierarchy \"Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_ocimem" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113809346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_ociram_sp_ram_module Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem\|Computer_System_Nios2_cpu_ociram_sp_ram_module:Computer_System_Nios2_cpu_ociram_sp_ram " "Elaborating entity \"Computer_System_Nios2_cpu_ociram_sp_ram_module\" for hierarchy \"Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem\|Computer_System_Nios2_cpu_ociram_sp_ram_module:Computer_System_Nios2_cpu_ociram_sp_ram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "Computer_System_Nios2_cpu_ociram_sp_ram" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113809386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem\|Computer_System_Nios2_cpu_ociram_sp_ram_module:Computer_System_Nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem\|Computer_System_Nios2_cpu_ociram_sp_ram_module:Computer_System_Nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113809416 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem\|Computer_System_Nios2_cpu_ociram_sp_ram_module:Computer_System_Nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem\|Computer_System_Nios2_cpu_ociram_sp_ram_module:Computer_System_Nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113809416 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem\|Computer_System_Nios2_cpu_ociram_sp_ram_module:Computer_System_Nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem\|Computer_System_Nios2_cpu_ociram_sp_ram_module:Computer_System_Nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113809416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113809416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113809416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113809416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113809416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113809416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113809416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113809416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113809416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113809416 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113809416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113809476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113809476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem\|Computer_System_Nios2_cpu_ociram_sp_ram_module:Computer_System_Nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem\|Computer_System_Nios2_cpu_ociram_sp_ram_module:Computer_System_Nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113809476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_debug_slave_wrapper Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper " "Elaborating entity \"Computer_System_Nios2_cpu_debug_slave_wrapper\" for hierarchy \"Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_debug_slave_wrapper" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113809516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_debug_slave_tck Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|Computer_System_Nios2_cpu_debug_slave_tck:the_Computer_System_Nios2_cpu_debug_slave_tck " "Elaborating entity \"Computer_System_Nios2_cpu_debug_slave_tck\" for hierarchy \"Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|Computer_System_Nios2_cpu_debug_slave_tck:the_Computer_System_Nios2_cpu_debug_slave_tck\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_wrapper.v" "the_Computer_System_Nios2_cpu_debug_slave_tck" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113809526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_debug_slave_sysclk Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|Computer_System_Nios2_cpu_debug_slave_sysclk:the_Computer_System_Nios2_cpu_debug_slave_sysclk " "Elaborating entity \"Computer_System_Nios2_cpu_debug_slave_sysclk\" for hierarchy \"Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|Computer_System_Nios2_cpu_debug_slave_sysclk:the_Computer_System_Nios2_cpu_debug_slave_sysclk\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_wrapper.v" "the_Computer_System_Nios2_cpu_debug_slave_sysclk" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113809586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Computer_System_Nios2_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Computer_System_Nios2_cpu_debug_slave_phy\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_wrapper.v" "Computer_System_Nios2_cpu_debug_slave_phy" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113809636 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Computer_System_Nios2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Computer_System_Nios2_cpu_debug_slave_phy\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113809645 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Computer_System_Nios2_cpu_debug_slave_phy " "Instantiated megafunction \"Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Computer_System_Nios2_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113809645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113809645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113809645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113809645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113809645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113809645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113809645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113809645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113809645 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113809645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Computer_System_Nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Computer_System_Nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113809655 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Computer_System_Nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Computer_System_Nios2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Computer_System_Nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Computer_System_Nios2_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113809655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Computer_System_Nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Computer_System_Nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113809665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Computer_System_Nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Computer_System_Nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113809685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_wrapper Computer_System:u0\|fpoint_wrapper:nios2_floating_point " "Elaborating entity \"fpoint_wrapper\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\"" {  } { { "Computer_System/synthesis/Computer_System.vhd" "nios2_floating_point" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113809715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance " "Elaborating entity \"fpoint_hw_qsys\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\"" {  } { { "Computer_System/synthesis/submodules/fpoint_wrapper.v" "fpoint_instance" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_wrapper.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113809725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_mult_single Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult " "Elaborating entity \"fpoint_hw_qsys_mult_single\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "the_fp_mult" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113809755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "exp_add_adder" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113809855 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder " "Elaborated megafunction instantiation \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 604 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113809865 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder " "Instantiated megafunction \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113809865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113809865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113809865 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 604 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113809865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_n2d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_n2d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_n2d " "Found entity 1: add_sub_n2d" {  } { { "db/add_sub_n2d.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/add_sub_n2d.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113809915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113809915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_n2d Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder\|add_sub_n2d:auto_generated " "Elaborating entity \"add_sub_n2d\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder\|add_sub_n2d:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113809925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "exp_adj_adder" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113809965 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder " "Elaborated megafunction instantiation \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 628 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113809975 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder " "Instantiated megafunction \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113809975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113809975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113809975 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 628 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113809975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3jb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3jb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3jb " "Found entity 1: add_sub_3jb" {  } { { "db/add_sub_3jb.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/add_sub_3jb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113810025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113810025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_3jb Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder\|add_sub_3jb:auto_generated " "Elaborating entity \"add_sub_3jb\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder\|add_sub_3jb:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113810025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "exp_bias_subtr" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113810055 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr " "Elaborated megafunction instantiation \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 652 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113810065 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr " "Instantiated megafunction \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113810065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113810065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113810065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113810065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113810065 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 652 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113810065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mvf " "Found entity 1: add_sub_mvf" {  } { { "db/add_sub_mvf.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/add_sub_mvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113810115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113810115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_mvf Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr\|add_sub_mvf:auto_generated " "Elaborating entity \"add_sub_mvf\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr\|add_sub_mvf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113810115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "man_round_adder" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113810145 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder " "Elaborated megafunction instantiation \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 678 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113810155 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder " "Instantiated megafunction \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113810155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113810155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113810155 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 678 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113810155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_f8b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_f8b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_f8b " "Found entity 1: add_sub_f8b" {  } { { "db/add_sub_f8b.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/add_sub_f8b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113810205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113810205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_f8b Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder\|add_sub_f8b:auto_generated " "Elaborating entity \"add_sub_f8b\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder\|add_sub_f8b:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113810215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "man_product2_mult" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113810325 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult " "Elaborated megafunction instantiation \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 699 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113810335 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult " "Instantiated megafunction \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 5 " "Parameter \"lpm_pipeline\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113810335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113810335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 24 " "Parameter \"lpm_widtha\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113810335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 24 " "Parameter \"lpm_widthb\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113810335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 48 " "Parameter \"lpm_widthp\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113810335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113810335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113810335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113810335 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 699 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113810335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_dus.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_dus.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_dus " "Found entity 1: mult_dus" {  } { { "db/mult_dus.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/mult_dus.tdf" 35 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113810385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113810385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_dus Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\|mult_dus:auto_generated " "Elaborating entity \"mult_dus\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\|mult_dus:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113810395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub " "Elaborating entity \"fpoint_hw_qsys_addsub_single\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "the_fp_addsub" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113810425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "lbarrel_shift" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113810485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altbarrel_shift_44e Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altbarrel_shift_44e\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "rbarrel_shift" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113810505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8 Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "leading_zeroes_cnt" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113810525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_aja Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_aja\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder7" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113810535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder10" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113810555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10\|fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10\|fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder11" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113810565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10\|fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11\|fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder13 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10\|fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11\|fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder13\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder13" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113810575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_qha Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_qha\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder9" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113810625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_lha Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9\|fpoint_hw_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_lha\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9\|fpoint_hw_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder15" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113810635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_iha Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9\|fpoint_hw_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15\|fpoint_hw_qsys_addsub_single_altpriority_encoder_iha:altpriority_encoder17 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_iha\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9\|fpoint_hw_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15\|fpoint_hw_qsys_addsub_single_altpriority_encoder_iha:altpriority_encoder17\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder17" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113810645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder8" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113810685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_tma Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_tma\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "trailing_zeros_cnt" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2078 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113810815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder21" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113810835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder23" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113810845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_94b Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23\|fpoint_hw_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_94b\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23\|fpoint_hw_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder25" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113810865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_64b Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23\|fpoint_hw_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25\|fpoint_hw_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_64b\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23\|fpoint_hw_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25\|fpoint_hw_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder27" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113810875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_uma Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_uma\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder22" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113810975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_ela Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_hw_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_ela\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_hw_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder30" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113811045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_9la Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_hw_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_9la\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_hw_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder32" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113811075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_6la Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_hw_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32\|fpoint_hw_qsys_addsub_single_altpriority_encoder_6la:altpriority_encoder34 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_6la\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_hw_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32\|fpoint_hw_qsys_addsub_single_altpriority_encoder_6la:altpriority_encoder34\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder34" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113811095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "add_sub1" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113811115 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2630 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113811125 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113811125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113811125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113811125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113811125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113811125 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2630 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113811125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_78h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_78h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_78h " "Found entity 1: add_sub_78h" {  } { { "db/add_sub_78h.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/add_sub_78h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113811175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113811175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_78h Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1\|add_sub_78h:auto_generated " "Elaborating entity \"add_sub_78h\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1\|add_sub_78h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113811185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "add_sub3" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113811245 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2682 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113811245 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113811245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113811245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113811245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113811245 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2682 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113811245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_tae.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_tae.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_tae " "Found entity 1: add_sub_tae" {  } { { "db/add_sub_tae.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/add_sub_tae.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113811295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113811295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_tae Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3\|add_sub_tae:auto_generated " "Elaborating entity \"add_sub_tae\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3\|add_sub_tae:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113811305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "add_sub4" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113811335 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2707 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113811345 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113811345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113811345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113811345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113811345 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2707 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113811345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_v9e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_v9e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_v9e " "Found entity 1: add_sub_v9e" {  } { { "db/add_sub_v9e.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/add_sub_v9e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113811395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113811395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_v9e Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4\|add_sub_v9e:auto_generated " "Elaborating entity \"add_sub_v9e\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4\|add_sub_v9e:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113811395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "add_sub5" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113811425 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2732 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113811435 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113811435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113811435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113811435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113811435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113811435 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2732 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113811435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_67h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_67h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_67h " "Found entity 1: add_sub_67h" {  } { { "db/add_sub_67h.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/add_sub_67h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113811485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113811485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_67h Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5\|add_sub_67h:auto_generated " "Elaborating entity \"add_sub_67h\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5\|add_sub_67h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113811485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "man_2comp_res_lower" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113811544 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower " "Elaborated megafunction instantiation \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2775 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113811554 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower " "Instantiated megafunction \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113811554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113811554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113811554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113811554 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2775 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113811554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_60h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_60h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_60h " "Found entity 1: add_sub_60h" {  } { { "db/add_sub_60h.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/add_sub_60h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113811604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113811604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_60h Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower\|add_sub_60h:auto_generated " "Elaborating entity \"add_sub_60h\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower\|add_sub_60h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113811604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "man_2comp_res_upper0" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113811634 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0 " "Elaborated megafunction instantiation \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2792 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113811644 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0 " "Instantiated megafunction \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113811644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113811644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113811644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113811644 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2792 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113811644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bhg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bhg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bhg " "Found entity 1: add_sub_bhg" {  } { { "db/add_sub_bhg.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/add_sub_bhg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113811694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113811694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_bhg Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0\|add_sub_bhg:auto_generated " "Elaborating entity \"add_sub_bhg\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0\|add_sub_bhg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113811704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "man_2comp_res_upper1" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113811724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1 " "Elaborated megafunction instantiation \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2809 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113811734 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1 " "Instantiated megafunction \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113811734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113811734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113811734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113811734 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2809 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113811734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "man_res_rounding_add_sub_lower" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113811874 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborated megafunction instantiation \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2885 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113811884 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower " "Instantiated megafunction \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113811884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113811884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113811884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113811884 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2885 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113811884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5qe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_5qe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5qe " "Found entity 1: add_sub_5qe" {  } { { "db/add_sub_5qe.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/add_sub_5qe.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113811934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113811934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_5qe Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_5qe:auto_generated " "Elaborating entity \"add_sub_5qe\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_5qe:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113811944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "man_res_rounding_add_sub_upper1" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113811974 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborated megafunction instantiation \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2910 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113811974 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Instantiated megafunction \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113811974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113811974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113811974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113811974 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2910 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113811974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_e2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_e2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_e2f " "Found entity 1: add_sub_e2f" {  } { { "db/add_sub_e2f.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/add_sub_e2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113812024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113812024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_e2f Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_e2f:auto_generated " "Elaborating entity \"add_sub_e2f\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_e2f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113812034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator " "Elaborating entity \"lpm_compare\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "trailing_zeros_limit_comparator" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113812104 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator " "Elaborated megafunction instantiation \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2936 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113812114 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator " "Instantiated megafunction \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113812114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113812114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113812114 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2936 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113812114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ipf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ipf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ipf " "Found entity 1: cmpr_ipf" {  } { { "db/cmpr_ipf.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/cmpr_ipf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113812164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113812164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ipf Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_ipf:auto_generated " "Elaborating entity \"cmpr_ipf\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_ipf:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113812164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div " "Elaborating entity \"fpoint_hw_qsys_div_single\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "the_fp_div" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113812184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_altfp_div_csa_vhf Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8 " "Elaborating entity \"fpoint_hw_qsys_div_single_altfp_div_csa_vhf\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altfp_div_csa8" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 6086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113812284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_lower\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "csa_lower" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113812304 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_lower " "Elaborated megafunction instantiation \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_lower\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3537 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113812314 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_lower " "Instantiated megafunction \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113812314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113812314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113812314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113812314 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3537 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113812314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u4f " "Found entity 1: add_sub_u4f" {  } { { "db/add_sub_u4f.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/add_sub_u4f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113812364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113812364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_u4f Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_lower\|add_sub_u4f:auto_generated " "Elaborating entity \"add_sub_u4f\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_lower\|add_sub_u4f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113812364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_upper1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper1" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113812394 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_upper1 " "Elaborated megafunction instantiation \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_upper1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3562 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113812404 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_upper1 " "Instantiated megafunction \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113812404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113812404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113812404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113812404 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3562 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113812404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1 " "Elaborating entity \"fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altfp_div_srt_ext1" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 6096 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113812444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_altfp_div_csa_mke Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25 " "Elaborating entity \"fpoint_hw_qsys_div_single_altfp_div_csa_mke\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altfp_div_csa25" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 5347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113812514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_lower\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "csa_lower" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113812534 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_lower " "Elaborated megafunction instantiation \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_lower\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3630 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113812544 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_lower " "Instantiated megafunction \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113812544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113812544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113812544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113812544 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3630 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113812544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4qe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_4qe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4qe " "Found entity 1: add_sub_4qe" {  } { { "db/add_sub_4qe.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/add_sub_4qe.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113812594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113812594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_4qe Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_lower\|add_sub_4qe:auto_generated " "Elaborating entity \"add_sub_4qe\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_lower\|add_sub_4qe:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113812594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper0\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper0" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113812634 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper0 " "Elaborated megafunction instantiation \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper0\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3655 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113812634 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper0 " "Instantiated megafunction \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113812634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113812634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113812634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113812634 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3655 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113812634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3me.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3me.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3me " "Found entity 1: add_sub_3me" {  } { { "db/add_sub_3me.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/add_sub_3me.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113812684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113812684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_3me Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper0\|add_sub_3me:auto_generated " "Elaborating entity \"add_sub_3me\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper0\|add_sub_3me:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113812694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper1" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113812724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper1 " "Elaborated megafunction instantiation \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3680 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113812724 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper1 " "Instantiated megafunction \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113812724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113812724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113812724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113812724 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3680 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113812724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_altfp_div_csa_2jh Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26 " "Elaborating entity \"fpoint_hw_qsys_div_single_altfp_div_csa_2jh\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altfp_div_csa26" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 5355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113812764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_lower\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "csa_lower" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113812784 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_lower " "Elaborated megafunction instantiation \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_lower\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3750 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113812794 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_lower " "Instantiated megafunction \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113812794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113812794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113812794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113812794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113812794 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3750 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113812794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_eoh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_eoh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_eoh " "Found entity 1: add_sub_eoh" {  } { { "db/add_sub_eoh.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/add_sub_eoh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113812844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113812844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_eoh Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_lower\|add_sub_eoh:auto_generated " "Elaborating entity \"add_sub_eoh\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_lower\|add_sub_eoh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113812844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper0\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper0" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113812874 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper0 " "Elaborated megafunction instantiation \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper0\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3776 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113812884 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper0 " "Instantiated megafunction \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113812884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113812884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113812884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113812884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113812884 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3776 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113812884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dkh " "Found entity 1: add_sub_dkh" {  } { { "db/add_sub_dkh.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/add_sub_dkh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113812934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113812934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_dkh Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper0\|add_sub_dkh:auto_generated " "Elaborating entity \"add_sub_dkh\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper0\|add_sub_dkh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113812944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper1" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113812974 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper1 " "Elaborated megafunction instantiation \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3802 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113812974 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper1 " "Instantiated megafunction \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113812974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113812974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113812974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113812974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113812974 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3802 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113812974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_altfp_div_csa_rle Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27 " "Elaborating entity \"fpoint_hw_qsys_div_single_altfp_div_csa_rle\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altfp_div_csa27" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 5360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113813014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_lower\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "csa_lower" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113813034 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_lower " "Elaborated megafunction instantiation \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_lower\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3864 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113813044 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_lower " "Instantiated megafunction \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113813044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113813044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113813044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113813044 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3864 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113813044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7re.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7re.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7re " "Found entity 1: add_sub_7re" {  } { { "db/add_sub_7re.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/add_sub_7re.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113813094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113813094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7re Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_lower\|add_sub_7re:auto_generated " "Elaborating entity \"add_sub_7re\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_lower\|add_sub_7re:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113813094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper0\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper0" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113813134 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper0 " "Elaborated megafunction instantiation \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper0\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3889 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113813134 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper0 " "Instantiated megafunction \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113813134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113813134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113813134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113813134 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3889 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113813134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6ne.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_6ne.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6ne " "Found entity 1: add_sub_6ne" {  } { { "db/add_sub_6ne.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/add_sub_6ne.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113813184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113813184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_6ne Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper0\|add_sub_6ne:auto_generated " "Elaborating entity \"add_sub_6ne\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper0\|add_sub_6ne:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113813194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper1" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113813224 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper1 " "Elaborated megafunction instantiation \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3914 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113813234 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper1 " "Instantiated megafunction \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113813234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113813234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113813234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113813234 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3914 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113813234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_srt_block_int_02n Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11 " "Elaborating entity \"fpoint_hw_qsys_div_single_srt_block_int_02n\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "srt_block_int11" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 5475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113813274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_altfp_div_csa_pke Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29 " "Elaborating entity \"fpoint_hw_qsys_div_single_altfp_div_csa_pke\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altfp_div_csa29" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113813294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_lower\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "csa_lower" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113813314 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_lower " "Elaborated megafunction instantiation \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_lower\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3979 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113813324 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_lower " "Instantiated megafunction \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113813324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113813324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113813324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113813324 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3979 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113813324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6qe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_6qe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6qe " "Found entity 1: add_sub_6qe" {  } { { "db/add_sub_6qe.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/add_sub_6qe.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113813374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113813374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_6qe Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_lower\|add_sub_6qe:auto_generated " "Elaborating entity \"add_sub_6qe\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_lower\|add_sub_6qe:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113813384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper0\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper0" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113813413 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper0 " "Elaborated megafunction instantiation \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper0\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4004 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113813423 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper0 " "Instantiated megafunction \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113813423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113813423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113813423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113813423 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4004 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113813423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4me.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_4me.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4me " "Found entity 1: add_sub_4me" {  } { { "db/add_sub_4me.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/add_sub_4me.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113813473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113813473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_4me Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper0\|add_sub_4me:auto_generated " "Elaborating entity \"add_sub_4me\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper0\|add_sub_4me:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113813473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper1" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4029 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113813503 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper1 " "Elaborated megafunction instantiation \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4029 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113813513 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper1 " "Instantiated megafunction \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113813513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113813513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113813513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113813513 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4029 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113813513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_altfp_div_csa_qle Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31 " "Elaborating entity \"fpoint_hw_qsys_div_single_altfp_div_csa_qle\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altfp_div_csa31" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113813643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper0\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper0" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113813703 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper0 " "Elaborated megafunction instantiation \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper0\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113813713 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper0 " "Instantiated megafunction \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113813713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113813713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113813713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113813713 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113813713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5ne.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_5ne.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5ne " "Found entity 1: add_sub_5ne" {  } { { "db/add_sub_5ne.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/add_sub_5ne.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113813763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113813763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_5ne Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper0\|add_sub_5ne:auto_generated " "Elaborating entity \"add_sub_5ne\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper0\|add_sub_5ne:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113813773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper1" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113813803 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper1 " "Elaborated megafunction instantiation \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113813803 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper1 " "Instantiated megafunction \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113813803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113813803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113813803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113813803 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113813803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|lpm_mux:mux33 " "Elaborating entity \"lpm_mux\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|lpm_mux:mux33\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "mux33" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113814023 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|lpm_mux:mux33 " "Elaborated megafunction instantiation \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|lpm_mux:mux33\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4512 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113814023 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|lpm_mux:mux33 " "Instantiated megafunction \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|lpm_mux:mux33\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 8 " "Parameter \"lpm_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113814023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113814023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 3 " "Parameter \"lpm_widths\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113814023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mux " "Parameter \"lpm_type\" = \"lpm_mux\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113814023 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4512 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113814023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_r7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_r7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_r7c " "Found entity 1: mux_r7c" {  } { { "db/mux_r7c.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/mux_r7c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113814083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113814083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_r7c Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|lpm_mux:mux33\|mux_r7c:auto_generated " "Elaborating entity \"mux_r7c\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|lpm_mux:mux33\|mux_r7c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113814083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_qds_block_mab Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28 " "Elaborating entity \"fpoint_hw_qsys_div_single_qds_block_mab\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "qds_block28" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113814113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_compare:cmpr35 " "Elaborating entity \"lpm_compare\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_compare:cmpr35\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "cmpr35" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113814153 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_compare:cmpr35 " "Elaborated megafunction instantiation \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_compare:cmpr35\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4227 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113814153 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_compare:cmpr35 " "Instantiated megafunction \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_compare:cmpr35\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113814153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113814153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113814153 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4227 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113814153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vsf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vsf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vsf " "Found entity 1: cmpr_vsf" {  } { { "db/cmpr_vsf.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/cmpr_vsf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113814203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113814203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_vsf Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_compare:cmpr35\|cmpr_vsf:auto_generated " "Elaborating entity \"cmpr_vsf\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_compare:cmpr35\|cmpr_vsf:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113814213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_mux:mux34 " "Elaborating entity \"lpm_mux\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_mux:mux34\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "mux34" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113814333 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_mux:mux34 " "Elaborated megafunction instantiation \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_mux:mux34\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113814343 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_mux:mux34 " "Instantiated megafunction \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_mux:mux34\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 16 " "Parameter \"lpm_size\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113814343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113814343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 4 " "Parameter \"lpm_widths\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113814343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mux " "Parameter \"lpm_type\" = \"lpm_mux\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113814343 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113814343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_99c " "Found entity 1: mux_99c" {  } { { "db/mux_99c.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/mux_99c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113814393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113814393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_99c Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_mux:mux34\|mux_99c:auto_generated " "Elaborating entity \"mux_99c\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_mux:mux34\|mux_99c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113814403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_srt_block_int_84n Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12 " "Elaborating entity \"fpoint_hw_qsys_div_single_srt_block_int_84n\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "srt_block_int12" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 5485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113814453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_qds_block_ls9 Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39 " "Elaborating entity \"fpoint_hw_qsys_div_single_qds_block_ls9\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "qds_block39" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113814893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_srt_block_int_fum Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24 " "Elaborating entity \"fpoint_hw_qsys_div_single_srt_block_int_fum\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "srt_block_int24" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 5605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113821109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\|lpm_mux:mux55 " "Elaborating entity \"lpm_mux\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\|lpm_mux:mux55\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "mux55" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 5107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113821539 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\|lpm_mux:mux55 " "Elaborated megafunction instantiation \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\|lpm_mux:mux55\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 5107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113821549 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\|lpm_mux:mux55 " "Instantiated megafunction \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\|lpm_mux:mux55\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 8 " "Parameter \"lpm_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113821549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 27 " "Parameter \"lpm_width\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113821549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 3 " "Parameter \"lpm_widths\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113821549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mux " "Parameter \"lpm_type\" = \"lpm_mux\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113821549 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 5107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113821549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_t7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_t7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_t7c " "Found entity 1: mux_t7c" {  } { { "db/mux_t7c.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/mux_t7c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113821599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113821599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_t7c Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\|lpm_mux:mux55\|mux_t7c:auto_generated " "Elaborating entity \"mux_t7c\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\|lpm_mux:mux55\|mux_t7c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113821609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_add_sub:add_sub10 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_add_sub:add_sub10\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "add_sub10" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 6935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113821799 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_add_sub:add_sub10 " "Elaborated megafunction instantiation \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_add_sub:add_sub10\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 6935 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113821809 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_add_sub:add_sub10 " "Instantiated megafunction \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_add_sub:add_sub10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113821809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113821809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113821809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113821809 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 6935 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113821809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_j6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j6f " "Found entity 1: add_sub_j6f" {  } { { "db/add_sub_j6f.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/add_sub_j6f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113821859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113821859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_j6f Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_add_sub:add_sub10\|add_sub_j6f:auto_generated " "Elaborating entity \"add_sub_j6f\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_add_sub:add_sub10\|add_sub_j6f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113821859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr2 " "Elaborating entity \"lpm_compare\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr2\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "cmpr2" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 6987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113821919 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr2 " "Elaborated megafunction instantiation \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr2\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 6987 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113821929 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr2 " "Instantiated megafunction \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113821929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113821929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113821929 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 6987 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113821929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_grf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_grf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_grf " "Found entity 1: cmpr_grf" {  } { { "db/cmpr_grf.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/cmpr_grf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113821979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113821979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_grf Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr2\|cmpr_grf:auto_generated " "Elaborating entity \"cmpr_grf\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr2\|cmpr_grf:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113821979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr3 " "Elaborating entity \"lpm_compare\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr3\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "cmpr3" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7012 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113822009 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr3 " "Elaborated megafunction instantiation \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr3\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7012 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113822009 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr3 " "Instantiated megafunction \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822009 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7012 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113822009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_frf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_frf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_frf " "Found entity 1: cmpr_frf" {  } { { "db/cmpr_frf.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/cmpr_frf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113822059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113822059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_frf Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr3\|cmpr_frf:auto_generated " "Elaborating entity \"cmpr_frf\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr3\|cmpr_frf:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113822059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr4 " "Elaborating entity \"lpm_compare\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr4\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "cmpr4" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7037 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113822089 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr4 " "Elaborated megafunction instantiation \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr4\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7037 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113822099 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr4 " "Instantiated megafunction \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822099 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7037 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113822099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hrf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hrf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hrf " "Found entity 1: cmpr_hrf" {  } { { "db/cmpr_hrf.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/cmpr_hrf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113822139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113822139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_hrf Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr4\|cmpr_hrf:auto_generated " "Elaborating entity \"cmpr_hrf\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr4\|cmpr_hrf:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113822149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr5 " "Elaborating entity \"lpm_compare\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr5\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "cmpr5" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113822179 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr5 " "Elaborated megafunction instantiation \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr5\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7062 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113822179 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr5 " "Instantiated megafunction \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822179 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7062 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113822179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_dkf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_dkf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_dkf " "Found entity 1: cmpr_dkf" {  } { { "db/cmpr_dkf.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/cmpr_dkf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113822229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113822229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_dkf Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr5\|cmpr_dkf:auto_generated " "Elaborating entity \"cmpr_dkf\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr5\|cmpr_dkf:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113822239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr6 " "Elaborating entity \"lpm_compare\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr6\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "cmpr6" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7087 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113822259 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr6 " "Elaborated megafunction instantiation \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr6\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7087 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113822269 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr6 " "Instantiated megafunction \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 27 " "Parameter \"lpm_width\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822269 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7087 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113822269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_krf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_krf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_krf " "Found entity 1: cmpr_krf" {  } { { "db/cmpr_krf.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/cmpr_krf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113822319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113822319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_krf Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr6\|cmpr_krf:auto_generated " "Elaborating entity \"cmpr_krf\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr6\|cmpr_krf:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113822319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr7 " "Elaborating entity \"lpm_compare\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr7\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "cmpr7" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113822349 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr7 " "Elaborated megafunction instantiation \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr7\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113822359 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr7 " "Instantiated megafunction \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 27 " "Parameter \"lpm_width\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822359 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113822359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ikf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ikf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ikf " "Found entity 1: cmpr_ikf" {  } { { "db/cmpr_ikf.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/cmpr_ikf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113822399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113822399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ikf Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr7\|cmpr_ikf:auto_generated " "Elaborating entity \"cmpr_ikf\" for hierarchy \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr7\|cmpr_ikf:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113822409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemMap Computer_System:u0\|MemMap:pwmx " "Elaborating entity \"MemMap\" for hierarchy \"Computer_System:u0\|MemMap:pwmx\"" {  } { { "Computer_System/synthesis/Computer_System.vhd" "pwmx" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113822429 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pwm.vhd 2 1 " "Using design file pwm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM-STRUCT " "Found design unit 1: PWM-STRUCT" {  } { { "pwm.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/pwm.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113822459 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "pwm.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/pwm.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113822459 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1652113822459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM Computer_System:u0\|MemMap:pwmx\|PWM:unit0 " "Elaborating entity \"PWM\" for hierarchy \"Computer_System:u0\|MemMap:pwmx\|PWM:unit0\"" {  } { { "Computer_System/synthesis/submodules/MemMap.vhd" "unit0" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/MemMap.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113822459 ""}
{ "Warning" "WSGN_SEARCH_FILE" "count.vhd 2 1 " "Using design file count.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUNT-BEHAV " "Found design unit 1: COUNT-BEHAV" {  } { { "count.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/count.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113822489 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUNT " "Found entity 1: COUNT" {  } { { "count.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/count.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113822489 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1652113822489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNT Computer_System:u0\|MemMap:pwmx\|PWM:unit0\|COUNT:unit0 " "Elaborating entity \"COUNT\" for hierarchy \"Computer_System:u0\|MemMap:pwmx\|PWM:unit0\|COUNT:unit0\"" {  } { { "pwm.vhd" "unit0" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/pwm.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113822489 ""}
{ "Warning" "WSGN_SEARCH_FILE" "algo.vhd 2 1 " "Using design file algo.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALGO-BEHAV " "Found design unit 1: ALGO-BEHAV" {  } { { "algo.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/algo.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113822519 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALGO " "Found entity 1: ALGO" {  } { { "algo.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/algo.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113822519 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1652113822519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALGO Computer_System:u0\|MemMap:pwmx\|PWM:unit0\|ALGO:unit1 " "Elaborating entity \"ALGO\" for hierarchy \"Computer_System:u0\|MemMap:pwmx\|PWM:unit0\|ALGO:unit1\"" {  } { { "pwm.vhd" "unit1" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/pwm.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113822519 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cmplt.vhd 2 1 " "Using design file cmplt.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CMPLT-BEHAV " "Found design unit 1: CMPLT-BEHAV" {  } { { "cmplt.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/cmplt.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113822549 ""} { "Info" "ISGN_ENTITY_NAME" "1 CMPLT " "Found entity 1: CMPLT" {  } { { "cmplt.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/cmplt.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113822549 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1652113822549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMPLT Computer_System:u0\|MemMap:pwmx\|PWM:unit0\|CMPLT:unit2 " "Elaborating entity \"CMPLT\" for hierarchy \"Computer_System:u0\|MemMap:pwmx\|PWM:unit0\|CMPLT:unit2\"" {  } { { "pwm.vhd" "unit2" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/pwm.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113822559 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg32.vhd 2 1 " "Using design file reg32.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG32-BEHAV " "Found design unit 1: REG32-BEHAV" {  } { { "reg32.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/reg32.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113822579 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG32 " "Found entity 1: REG32" {  } { { "reg32.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/reg32.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113822579 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1652113822579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG32 Computer_System:u0\|MemMap:pwmx\|REG32:unit1 " "Elaborating entity \"REG32\" for hierarchy \"Computer_System:u0\|MemMap:pwmx\|REG32:unit1\"" {  } { { "Computer_System/synthesis/submodules/MemMap.vhd" "unit1" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/MemMap.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113822589 ""}
{ "Warning" "WSGN_SEARCH_FILE" "busmux32.vhd 2 1 " "Using design file busmux32.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BUSMUX32-BEHAV " "Found design unit 1: BUSMUX32-BEHAV" {  } { { "busmux32.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/busmux32.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113822619 ""} { "Info" "ISGN_ENTITY_NAME" "1 BUSMUX32 " "Found entity 1: BUSMUX32" {  } { { "busmux32.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/busmux32.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113822619 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1652113822619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX32 Computer_System:u0\|MemMap:pwmx\|BUSMUX32:unit2 " "Elaborating entity \"BUSMUX32\" for hierarchy \"Computer_System:u0\|MemMap:pwmx\|BUSMUX32:unit2\"" {  } { { "Computer_System/synthesis/submodules/MemMap.vhd" "unit2" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/MemMap.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113822619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Pushbuttons Computer_System:u0\|Computer_System_Pushbuttons:pushbuttons " "Elaborating entity \"Computer_System_Pushbuttons\" for hierarchy \"Computer_System:u0\|Computer_System_Pushbuttons:pushbuttons\"" {  } { { "Computer_System/synthesis/Computer_System.vhd" "pushbuttons" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113822679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_SDRAM Computer_System:u0\|Computer_System_SDRAM:sdram " "Elaborating entity \"Computer_System_SDRAM\" for hierarchy \"Computer_System:u0\|Computer_System_SDRAM:sdram\"" {  } { { "Computer_System/synthesis/Computer_System.vhd" "sdram" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113822699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_SDRAM_input_efifo_module Computer_System:u0\|Computer_System_SDRAM:sdram\|Computer_System_SDRAM_input_efifo_module:the_Computer_System_SDRAM_input_efifo_module " "Elaborating entity \"Computer_System_SDRAM_input_efifo_module\" for hierarchy \"Computer_System:u0\|Computer_System_SDRAM:sdram\|Computer_System_SDRAM_input_efifo_module:the_Computer_System_SDRAM_input_efifo_module\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "the_Computer_System_SDRAM_input_efifo_module" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113822758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Slider_Switches Computer_System:u0\|Computer_System_Slider_Switches:slider_switches " "Elaborating entity \"Computer_System_Slider_Switches\" for hierarchy \"Computer_System:u0\|Computer_System_Slider_Switches:slider_switches\"" {  } { { "Computer_System/synthesis/Computer_System.vhd" "slider_switches" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113822778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_System_PLL Computer_System:u0\|Computer_System_System_PLL:system_pll " "Elaborating entity \"Computer_System_System_PLL\" for hierarchy \"Computer_System:u0\|Computer_System_System_PLL:system_pll\"" {  } { { "Computer_System/synthesis/Computer_System.vhd" "system_pll" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113822788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_altpll Computer_System:u0\|Computer_System_System_PLL:system_pll\|altera_up_altpll:sys_pll " "Elaborating entity \"altera_up_altpll\" for hierarchy \"Computer_System:u0\|Computer_System_System_PLL:system_pll\|altera_up_altpll:sys_pll\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL.v" "sys_pll" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113822808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Computer_System:u0\|Computer_System_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborating entity \"altpll\" for hierarchy \"Computer_System:u0\|Computer_System_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "Computer_System/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113822888 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|Computer_System_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborated megafunction instantiation \"Computer_System:u0\|Computer_System_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "Computer_System/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113822898 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|Computer_System_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Instantiated megafunction \"Computer_System:u0\|Computer_System_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113822898 ""}  } { { "Computer_System/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113822898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_nea2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_nea2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_nea2 " "Found entity 1: altpll_nea2" {  } { { "db/altpll_nea2.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altpll_nea2.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113822958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113822958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_nea2 Computer_System:u0\|Computer_System_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated " "Elaborating entity \"altpll_nea2\" for hierarchy \"Computer_System:u0\|Computer_System_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113822968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal Computer_System:u0\|Computer_System_System_PLL:system_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"Computer_System:u0\|Computer_System_System_PLL:system_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL.v" "reset_from_locked" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113822998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_adc_pll Computer_System:u0\|Computer_System_adc_pll:adc_pll " "Elaborating entity \"Computer_System_adc_pll\" for hierarchy \"Computer_System:u0\|Computer_System_adc_pll:adc_pll\"" {  } { { "Computer_System/synthesis/Computer_System.vhd" "adc_pll" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113823008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_adc_pll_stdsync_sv6 Computer_System:u0\|Computer_System_adc_pll:adc_pll\|Computer_System_adc_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"Computer_System_adc_pll_stdsync_sv6\" for hierarchy \"Computer_System:u0\|Computer_System_adc_pll:adc_pll\|Computer_System_adc_pll_stdsync_sv6:stdsync2\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_adc_pll.v" "stdsync2" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_adc_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113823018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_adc_pll_dffpipe_l2c Computer_System:u0\|Computer_System_adc_pll:adc_pll\|Computer_System_adc_pll_stdsync_sv6:stdsync2\|Computer_System_adc_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"Computer_System_adc_pll_dffpipe_l2c\" for hierarchy \"Computer_System:u0\|Computer_System_adc_pll:adc_pll\|Computer_System_adc_pll_stdsync_sv6:stdsync2\|Computer_System_adc_pll_dffpipe_l2c:dffpipe3\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_adc_pll.v" "dffpipe3" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_adc_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113823028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_adc_pll_altpll_jc92 Computer_System:u0\|Computer_System_adc_pll:adc_pll\|Computer_System_adc_pll_altpll_jc92:sd1 " "Elaborating entity \"Computer_System_adc_pll_altpll_jc92\" for hierarchy \"Computer_System:u0\|Computer_System_adc_pll:adc_pll\|Computer_System_adc_pll_altpll_jc92:sd1\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_adc_pll.v" "sd1" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_adc_pll.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113823048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c Computer_System:u0\|altera_avalon_i2c:gyro_i2c " "Elaborating entity \"altera_avalon_i2c\" for hierarchy \"Computer_System:u0\|altera_avalon_i2c:gyro_i2c\"" {  } { { "Computer_System/synthesis/Computer_System.vhd" "gyro_i2c" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113823058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_csr Computer_System:u0\|altera_avalon_i2c:gyro_i2c\|altera_avalon_i2c_csr:u_csr " "Elaborating entity \"altera_avalon_i2c_csr\" for hierarchy \"Computer_System:u0\|altera_avalon_i2c:gyro_i2c\|altera_avalon_i2c_csr:u_csr\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_i2c.v" "u_csr" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113823078 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(255) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(255): truncated value with size 32 to match size of target (3)" {  } { { "Computer_System/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c_csr.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652113823078 "|DE10_Lite_Computer|Computer_System:u0|altera_avalon_i2c:gyro_i2c|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(256) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(256): truncated value with size 32 to match size of target (3)" {  } { { "Computer_System/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c_csr.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652113823078 "|DE10_Lite_Computer|Computer_System:u0|altera_avalon_i2c:gyro_i2c|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(257) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(257): truncated value with size 32 to match size of target (3)" {  } { { "Computer_System/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c_csr.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652113823078 "|DE10_Lite_Computer|Computer_System:u0|altera_avalon_i2c:gyro_i2c|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(267) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(267): truncated value with size 32 to match size of target (3)" {  } { { "Computer_System/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c_csr.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652113823078 "|DE10_Lite_Computer|Computer_System:u0|altera_avalon_i2c:gyro_i2c|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(268) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(268): truncated value with size 32 to match size of target (3)" {  } { { "Computer_System/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c_csr.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652113823078 "|DE10_Lite_Computer|Computer_System:u0|altera_avalon_i2c:gyro_i2c|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(269) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(269): truncated value with size 32 to match size of target (3)" {  } { { "Computer_System/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c_csr.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652113823078 "|DE10_Lite_Computer|Computer_System:u0|altera_avalon_i2c:gyro_i2c|altera_avalon_i2c_csr:u_csr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_mstfsm Computer_System:u0\|altera_avalon_i2c:gyro_i2c\|altera_avalon_i2c_mstfsm:u_mstfsm " "Elaborating entity \"altera_avalon_i2c_mstfsm\" for hierarchy \"Computer_System:u0\|altera_avalon_i2c:gyro_i2c\|altera_avalon_i2c_mstfsm:u_mstfsm\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_i2c.v" "u_mstfsm" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113823098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_rxshifter Computer_System:u0\|altera_avalon_i2c:gyro_i2c\|altera_avalon_i2c_rxshifter:u_rxshifter " "Elaborating entity \"altera_avalon_i2c_rxshifter\" for hierarchy \"Computer_System:u0\|altera_avalon_i2c:gyro_i2c\|altera_avalon_i2c_rxshifter:u_rxshifter\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_i2c.v" "u_rxshifter" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113823118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_txshifter Computer_System:u0\|altera_avalon_i2c:gyro_i2c\|altera_avalon_i2c_txshifter:u_txshifter " "Elaborating entity \"altera_avalon_i2c_txshifter\" for hierarchy \"Computer_System:u0\|altera_avalon_i2c:gyro_i2c\|altera_avalon_i2c_txshifter:u_txshifter\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_i2c.v" "u_txshifter" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113823138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_spksupp Computer_System:u0\|altera_avalon_i2c:gyro_i2c\|altera_avalon_i2c_spksupp:u_spksupp " "Elaborating entity \"altera_avalon_i2c_spksupp\" for hierarchy \"Computer_System:u0\|altera_avalon_i2c:gyro_i2c\|altera_avalon_i2c_spksupp:u_spksupp\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_i2c.v" "u_spksupp" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113823148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_condt_det Computer_System:u0\|altera_avalon_i2c:gyro_i2c\|altera_avalon_i2c_condt_det:u_condt_det " "Elaborating entity \"altera_avalon_i2c_condt_det\" for hierarchy \"Computer_System:u0\|altera_avalon_i2c:gyro_i2c\|altera_avalon_i2c_condt_det:u_condt_det\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_i2c.v" "u_condt_det" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113823168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_condt_gen Computer_System:u0\|altera_avalon_i2c:gyro_i2c\|altera_avalon_i2c_condt_gen:u_condt_gen " "Elaborating entity \"altera_avalon_i2c_condt_gen\" for hierarchy \"Computer_System:u0\|altera_avalon_i2c:gyro_i2c\|altera_avalon_i2c_condt_gen:u_condt_gen\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_i2c.v" "u_condt_gen" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113823178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_clk_cnt Computer_System:u0\|altera_avalon_i2c:gyro_i2c\|altera_avalon_i2c_clk_cnt:u_clk_cnt " "Elaborating entity \"altera_avalon_i2c_clk_cnt\" for hierarchy \"Computer_System:u0\|altera_avalon_i2c:gyro_i2c\|altera_avalon_i2c_clk_cnt:u_clk_cnt\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_i2c.v" "u_clk_cnt" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113823198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_txout Computer_System:u0\|altera_avalon_i2c:gyro_i2c\|altera_avalon_i2c_txout:u_txout " "Elaborating entity \"altera_avalon_i2c_txout\" for hierarchy \"Computer_System:u0\|altera_avalon_i2c:gyro_i2c\|altera_avalon_i2c_txout:u_txout\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_i2c.v" "u_txout" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113823218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_fifo Computer_System:u0\|altera_avalon_i2c:gyro_i2c\|altera_avalon_i2c_fifo:u_txfifo " "Elaborating entity \"altera_avalon_i2c_fifo\" for hierarchy \"Computer_System:u0\|altera_avalon_i2c:gyro_i2c\|altera_avalon_i2c_fifo:u_txfifo\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_i2c.v" "u_txfifo" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113823228 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_avalon_i2c_fifo.v(129) " "Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot" {  } { { "Computer_System/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c_fifo.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1652113823228 "|DE10_Lite_Computer|Computer_System:u0|altera_avalon_i2c:gyro_i2c|altera_avalon_i2c_fifo:u_txfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:u0\|altera_avalon_i2c:gyro_i2c\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:u0\|altera_avalon_i2c:gyro_i2c\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_i2c_fifo.v" "the_dp_ram" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113823258 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|altera_avalon_i2c:gyro_i2c\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"Computer_System:u0\|altera_avalon_i2c:gyro_i2c\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113823268 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|altera_avalon_i2c:gyro_i2c\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Instantiated megafunction \"Computer_System:u0\|altera_avalon_i2c:gyro_i2c\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113823268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113823268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113823268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113823268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113823268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113823268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113823268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113823268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113823268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113823268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113823268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113823268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113823268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113823268 ""}  } { { "Computer_System/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113823268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_33b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_33b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_33b1 " "Found entity 1: altsyncram_33b1" {  } { { "db/altsyncram_33b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_33b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113823318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113823318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_33b1 Computer_System:u0\|altera_avalon_i2c:gyro_i2c\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\|altsyncram_33b1:auto_generated " "Elaborating entity \"altsyncram_33b1\" for hierarchy \"Computer_System:u0\|altera_avalon_i2c:gyro_i2c\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\|altsyncram_33b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113823328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_fifo Computer_System:u0\|altera_avalon_i2c:gyro_i2c\|altera_avalon_i2c_fifo:u_rxfifo " "Elaborating entity \"altera_avalon_i2c_fifo\" for hierarchy \"Computer_System:u0\|altera_avalon_i2c:gyro_i2c\|altera_avalon_i2c_fifo:u_rxfifo\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_i2c.v" "u_rxfifo" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113823358 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_avalon_i2c_fifo.v(129) " "Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot" {  } { { "Computer_System/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c_fifo.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1652113823358 "|DE10_Lite_Computer|Computer_System:u0|altera_avalon_i2c:gyro_i2c|altera_avalon_i2c_fifo:u_rxfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:u0\|altera_avalon_i2c:gyro_i2c\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:u0\|altera_avalon_i2c:gyro_i2c\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_i2c_fifo.v" "the_dp_ram" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113823378 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|altera_avalon_i2c:gyro_i2c\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"Computer_System:u0\|altera_avalon_i2c:gyro_i2c\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113823388 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|altera_avalon_i2c:gyro_i2c\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Instantiated megafunction \"Computer_System:u0\|altera_avalon_i2c:gyro_i2c\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113823388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113823388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113823388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113823388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113823388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113823388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113823388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113823388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113823388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113823388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113823388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113823388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113823388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113823388 ""}  } { { "Computer_System/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113823388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h0b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h0b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h0b1 " "Found entity 1: altsyncram_h0b1" {  } { { "db/altsyncram_h0b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_h0b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113823448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113823448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h0b1 Computer_System:u0\|altera_avalon_i2c:gyro_i2c\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\|altsyncram_h0b1:auto_generated " "Elaborating entity \"altsyncram_h0b1\" for hierarchy \"Computer_System:u0\|altera_avalon_i2c:gyro_i2c\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\|altsyncram_h0b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113823448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_joyirq Computer_System:u0\|Computer_System_joyirq:joyirq " "Elaborating entity \"Computer_System_joyirq\" for hierarchy \"Computer_System:u0\|Computer_System_joyirq:joyirq\"" {  } { { "Computer_System/synthesis/Computer_System.vhd" "joyirq" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113823478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_modular_adc_0 Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0 " "Elaborating entity \"Computer_System_modular_adc_0\" for hierarchy \"Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\"" {  } { { "Computer_System/synthesis/Computer_System.vhd" "modular_adc_0" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113823498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal " "Elaborating entity \"altera_modular_adc_control\" for hierarchy \"Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_modular_adc_0.v" "control_internal" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_modular_adc_0.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113823508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_fsm Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm " "Elaborating entity \"altera_modular_adc_control_fsm\" for hierarchy \"Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\"" {  } { { "Computer_System/synthesis/submodules/altera_modular_adc_control.v" "u_control_fsm" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113823528 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_ctrl_state_nxt altera_modular_adc_control_fsm.v(70) " "Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(70): object \"sync_ctrl_state_nxt\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control_fsm.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652113823528 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_avrg_fifo Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo " "Elaborating entity \"altera_modular_adc_control_avrg_fifo\" for hierarchy \"Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\"" {  } { { "Computer_System/synthesis/submodules/altera_modular_adc_control_fsm.v" "ts_avrg_fifo" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113823568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "Computer_System/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "scfifo_component" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113823718 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "Computer_System/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113823728 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113823728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113823728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113823728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113823728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113823728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113823728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113823728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113823728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113823728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113823728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113823728 ""}  } { { "Computer_System/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113823728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ds61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ds61 " "Found entity 1: scfifo_ds61" {  } { { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_ds61.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113823778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113823778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ds61 Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated " "Elaborating entity \"scfifo_ds61\" for hierarchy \"Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113823778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3o41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3o41 " "Found entity 1: a_dpfifo_3o41" {  } { { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_3o41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113823808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113823808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3o41 Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo " "Elaborating entity \"a_dpfifo_3o41\" for hierarchy \"Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\"" {  } { { "db/scfifo_ds61.tdf" "dpfifo" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_ds61.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113823818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_c6e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_c6e " "Found entity 1: a_fefifo_c6e" {  } { { "db/a_fefifo_c6e.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_fefifo_c6e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113823838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113823838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_c6e Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state " "Elaborating entity \"a_fefifo_c6e\" for hierarchy \"Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\"" {  } { { "db/a_dpfifo_3o41.tdf" "fifo_state" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_3o41.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113823848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rqn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rqn1 " "Found entity 1: altsyncram_rqn1" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_rqn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113823918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113823918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rqn1 Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram " "Elaborating entity \"altsyncram_rqn1\" for hierarchy \"Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\"" {  } { { "db/a_dpfifo_3o41.tdf" "FIFOram" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113823928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_top_wrapper Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst " "Elaborating entity \"fiftyfivenm_adcblock_top_wrapper\" for hierarchy \"Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\"" {  } { { "Computer_System/synthesis/submodules/altera_modular_adc_control.v" "adc_inst" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113823988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chsel_code_converter_sw_to_hw Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder " "Elaborating entity \"chsel_code_converter_sw_to_hw\" for hierarchy \"Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder\"" {  } { { "Computer_System/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "decoder" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113823998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_primitive_wrapper Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance " "Elaborating entity \"fiftyfivenm_adcblock_primitive_wrapper\" for hierarchy \"Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\"" {  } { { "Computer_System/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "adcblock_instance" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113824008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_sequencer:sequencer_internal " "Elaborating entity \"altera_modular_adc_sequencer\" for hierarchy \"Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_sequencer:sequencer_internal\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_modular_adc_0.v" "sequencer_internal" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_modular_adc_0.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113824028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer_csr Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_csr:u_seq_csr " "Elaborating entity \"altera_modular_adc_sequencer_csr\" for hierarchy \"Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_csr:u_seq_csr\"" {  } { { "Computer_System/synthesis/submodules/altera_modular_adc_sequencer.v" "u_seq_csr" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_sequencer.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113824048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer_ctrl Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_ctrl:u_seq_ctrl " "Elaborating entity \"altera_modular_adc_sequencer_ctrl\" for hierarchy \"Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_ctrl:u_seq_ctrl\"" {  } { { "Computer_System/synthesis/submodules/altera_modular_adc_sequencer.v" "u_seq_ctrl" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_sequencer.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113824058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sample_store Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal " "Elaborating entity \"altera_modular_adc_sample_store\" for hierarchy \"Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_modular_adc_0.v" "sample_store_internal" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_modular_adc_0.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113824078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sample_store_ram Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram " "Elaborating entity \"altera_modular_adc_sample_store_ram\" for hierarchy \"Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\"" {  } { { "Computer_System/synthesis/submodules/altera_modular_adc_sample_store.v" "u_ss_ram" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_sample_store.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113824088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\"" {  } { { "Computer_System/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113824118 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\"" {  } { { "Computer_System/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113824128 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113824128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113824128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113824128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113824128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113824128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113824128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113824128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113824128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113824128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113824128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113824128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113824128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113824128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113824128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113824128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113824128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113824128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113824128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113824128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113824128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113824128 ""}  } { { "Computer_System/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113824128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v5s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v5s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v5s1 " "Found entity 1: altsyncram_v5s1" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_v5s1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113824178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113824178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v5s1 Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated " "Elaborating entity \"altsyncram_v5s1\" for hierarchy \"Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113824188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_touch_spi Computer_System:u0\|Computer_System_touch_spi:touch_spi " "Elaborating entity \"Computer_System_touch_spi\" for hierarchy \"Computer_System:u0\|Computer_System_touch_spi:touch_spi\"" {  } { { "Computer_System/synthesis/Computer_System.vhd" "touch_spi" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113824228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_vga_subsystem Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem " "Elaborating entity \"Computer_System_vga_subsystem\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\"" {  } { { "Computer_System/synthesis/Computer_System.vhd" "vga_subsystem" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113824248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_vga_subsystem_Char_Buf_Subsystem Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem " "Elaborating entity \"Computer_System_vga_subsystem_Char_Buf_Subsystem\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" "char_buf_subsystem" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113824278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_vga_subsystem_Char_Buf_Subsystem_ASCII_to_Image Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image " "Elaborating entity \"Computer_System_vga_subsystem_Char_Buf_Subsystem_ASCII_to_Image\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem.vhd" "ascii_to_image" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem.vhd" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113824298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_ascii_rom_128 Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image\|altera_up_video_ascii_rom_128:ASCII_Character_Rom " "Elaborating entity \"altera_up_video_ascii_rom_128\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image\|altera_up_video_ascii_rom_128:ASCII_Character_Rom\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_ASCII_to_Image.v" "ASCII_Character_Rom" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_ASCII_to_Image.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113824308 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 altera_up_video_ascii_rom_128.v(76) " "Net \"rom.waddr_a\" at altera_up_video_ascii_rom_128.v(76) has no driver or initial value, using a default initial value '0'" {  } { { "Computer_System/synthesis/submodules/altera_up_video_ascii_rom_128.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_video_ascii_rom_128.v" 76 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1652113824348 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_vga_subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image|altera_up_video_ascii_rom_128:ASCII_Character_Rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 altera_up_video_ascii_rom_128.v(76) " "Net \"rom.data_a\" at altera_up_video_ascii_rom_128.v(76) has no driver or initial value, using a default initial value '0'" {  } { { "Computer_System/synthesis/submodules/altera_up_video_ascii_rom_128.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_video_ascii_rom_128.v" 76 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1652113824348 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_vga_subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image|altera_up_video_ascii_rom_128:ASCII_Character_Rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 altera_up_video_ascii_rom_128.v(76) " "Net \"rom.we_a\" at altera_up_video_ascii_rom_128.v(76) has no driver or initial value, using a default initial value '0'" {  } { { "Computer_System/synthesis/submodules/altera_up_video_ascii_rom_128.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_video_ascii_rom_128.v" 76 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1652113824348 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_vga_subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image|altera_up_video_ascii_rom_128:ASCII_Character_Rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_DMA Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma " "Elaborating entity \"Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_DMA\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem.vhd" "char_buf_dma" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem.vhd" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113824378 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v(176) " "Verilog HDL assignment warning at Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v(176): truncated value with size 32 to match size of target (6)" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652113824378 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v(179) " "Verilog HDL assignment warning at Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v(179): truncated value with size 32 to match size of target (7)" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652113824378 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_control_slave Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_control_slave:DMA_Control_Slave " "Elaborating entity \"altera_up_video_dma_control_slave\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_control_slave:DMA_Control_Slave\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v" "DMA_Control_Slave" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113824388 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(128) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(128): truncated value with size 32 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652113824388 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(129) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(129): truncated value with size 32 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652113824388 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_to_stream Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream " "Elaborating entity \"altera_up_video_dma_to_stream\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v" "From_Memory_to_Stream" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113824408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer " "Elaborating entity \"scfifo\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "Image_Buffer" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113824598 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer " "Elaborated megafunction instantiation \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113824608 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer " "Instantiated megafunction \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113824608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 32 " "Parameter \"almost_empty_value\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113824608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 96 " "Parameter \"almost_full_value\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113824608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113824608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113824608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113824608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113824608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113824608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113824608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113824608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113824608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113824608 ""}  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113824608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_7f91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_7f91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_7f91 " "Found entity 1: scfifo_7f91" {  } { { "db/scfifo_7f91.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_7f91.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113824657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113824657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_7f91 Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_7f91:auto_generated " "Elaborating entity \"scfifo_7f91\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_7f91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113824657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_s631.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_s631.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_s631 " "Found entity 1: a_dpfifo_s631" {  } { { "db/a_dpfifo_s631.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_s631.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113824687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113824687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_s631 Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_7f91:auto_generated\|a_dpfifo_s631:dpfifo " "Elaborating entity \"a_dpfifo_s631\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_7f91:auto_generated\|a_dpfifo_s631:dpfifo\"" {  } { { "db/scfifo_7f91.tdf" "dpfifo" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_7f91.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113824687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l7b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l7b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l7b1 " "Found entity 1: altsyncram_l7b1" {  } { { "db/altsyncram_l7b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_l7b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113824737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113824737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l7b1 Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_7f91:auto_generated\|a_dpfifo_s631:dpfifo\|altsyncram_l7b1:FIFOram " "Elaborating entity \"altsyncram_l7b1\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_7f91:auto_generated\|a_dpfifo_s631:dpfifo\|altsyncram_l7b1:FIFOram\"" {  } { { "db/a_dpfifo_s631.tdf" "FIFOram" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_s631.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113824747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a78.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a78.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a78 " "Found entity 1: cmpr_a78" {  } { { "db/cmpr_a78.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/cmpr_a78.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113824797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113824797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a78 Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_7f91:auto_generated\|a_dpfifo_s631:dpfifo\|cmpr_a78:almost_full_comparer " "Elaborating entity \"cmpr_a78\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_7f91:auto_generated\|a_dpfifo_s631:dpfifo\|cmpr_a78:almost_full_comparer\"" {  } { { "db/a_dpfifo_s631.tdf" "almost_full_comparer" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_s631.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113824807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a78 Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_7f91:auto_generated\|a_dpfifo_s631:dpfifo\|cmpr_a78:three_comparison " "Elaborating entity \"cmpr_a78\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_7f91:auto_generated\|a_dpfifo_s631:dpfifo\|cmpr_a78:three_comparison\"" {  } { { "db/a_dpfifo_s631.tdf" "three_comparison" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_s631.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113824827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lka " "Found entity 1: cntr_lka" {  } { { "db/cntr_lka.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/cntr_lka.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113824877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113824877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lka Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_7f91:auto_generated\|a_dpfifo_s631:dpfifo\|cntr_lka:rd_ptr_msb " "Elaborating entity \"cntr_lka\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_7f91:auto_generated\|a_dpfifo_s631:dpfifo\|cntr_lka:rd_ptr_msb\"" {  } { { "db/a_dpfifo_s631.tdf" "rd_ptr_msb" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_s631.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113824887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2l6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2l6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2l6 " "Found entity 1: cntr_2l6" {  } { { "db/cntr_2l6.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/cntr_2l6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113824937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113824937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2l6 Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_7f91:auto_generated\|a_dpfifo_s631:dpfifo\|cntr_2l6:usedw_counter " "Elaborating entity \"cntr_2l6\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_7f91:auto_generated\|a_dpfifo_s631:dpfifo\|cntr_2l6:usedw_counter\"" {  } { { "db/a_dpfifo_s631.tdf" "usedw_counter" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_s631.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113824947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mka " "Found entity 1: cntr_mka" {  } { { "db/cntr_mka.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/cntr_mka.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113824997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113824997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mka Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_7f91:auto_generated\|a_dpfifo_s631:dpfifo\|cntr_mka:wr_ptr " "Elaborating entity \"cntr_mka\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_7f91:auto_generated\|a_dpfifo_s631:dpfifo\|cntr_mka:wr_ptr\"" {  } { { "db/a_dpfifo_s631.tdf" "wr_ptr" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_s631.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113825007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler:char_buf_rgb_resampler " "Elaborating entity \"Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler:char_buf_rgb_resampler\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem.vhd" "char_buf_rgb_resampler" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem.vhd" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113825027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_Scaler Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler " "Elaborating entity \"Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_Scaler\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem.vhd" "char_buf_scaler" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem.vhd" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113825047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_height Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height " "Elaborating entity \"altera_up_video_scaler_multiply_height\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v" "Multiply_Height" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113825057 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 altera_up_video_scaler_multiply_height.v(208) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(208): truncated value with size 32 to match size of target (7)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652113825057 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 altera_up_video_scaler_multiply_height.v(224) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(224): truncated value with size 32 to match size of target (7)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652113825057 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_up_video_scaler_multiply_height.v(235) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(235): truncated value with size 32 to match size of target (3)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652113825067 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "Multiply_Height_FIFO" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113825227 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborated megafunction instantiation \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113825247 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Instantiated megafunction \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113825247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113825247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 81 " "Parameter \"lpm_numwords\" = \"81\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113825247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113825247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113825247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113825247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113825247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113825247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113825247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113825247 ""}  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113825247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_fr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_fr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_fr21 " "Found entity 1: scfifo_fr21" {  } { { "db/scfifo_fr21.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_fr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113825297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113825297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_fr21 Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_fr21:auto_generated " "Elaborating entity \"scfifo_fr21\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_fr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113825307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_2j21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_2j21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_2j21 " "Found entity 1: a_dpfifo_2j21" {  } { { "db/a_dpfifo_2j21.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_2j21.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113825327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113825327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_2j21 Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_fr21:auto_generated\|a_dpfifo_2j21:dpfifo " "Elaborating entity \"a_dpfifo_2j21\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_fr21:auto_generated\|a_dpfifo_2j21:dpfifo\"" {  } { { "db/scfifo_fr21.tdf" "dpfifo" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_fr21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113825337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a78 Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_fr21:auto_generated\|a_dpfifo_2j21:dpfifo\|cmpr_a78:almost_full_comparer " "Elaborating entity \"cmpr_a78\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_fr21:auto_generated\|a_dpfifo_2j21:dpfifo\|cmpr_a78:almost_full_comparer\"" {  } { { "db/a_dpfifo_2j21.tdf" "almost_full_comparer" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_2j21.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113825367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_width Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width " "Elaborating entity \"altera_up_video_scaler_multiply_width\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v" "Multiply_Width" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113825457 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 altera_up_video_scaler_multiply_width.v(132) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(132): truncated value with size 9 to match size of target (6)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652113825457 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_width:Multiply_Width"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_up_video_scaler_multiply_width.v(175) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(175): truncated value with size 32 to match size of target (3)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652113825457 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_width:Multiply_Width"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_vga_subsystem_Char_Buf_Subsystem_Onchip_SRAM Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Onchip_SRAM:onchip_sram " "Elaborating entity \"Computer_System_vga_subsystem_Char_Buf_Subsystem_Onchip_SRAM\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Onchip_SRAM:onchip_sram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem.vhd" "onchip_sram" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem.vhd" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113825477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_Onchip_SRAM.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_Onchip_SRAM.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113825517 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_Onchip_SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_Onchip_SRAM.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113825527 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113825527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113825527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113825527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113825527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Computer_System_vga_subsystem_Char_Buf_Subsystem_Onchip_SRAM.hex " "Parameter \"init_file\" = \"Computer_System_vga_subsystem_Char_Buf_Subsystem_Onchip_SRAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113825527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113825527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113825527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113825527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113825527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113825527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113825527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113825527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113825527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113825527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113825527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113825527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113825527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113825527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113825527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113825527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113825527 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_Onchip_SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_Onchip_SRAM.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113825527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8982.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8982.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8982 " "Found entity 1: altsyncram_8982" {  } { { "db/altsyncram_8982.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_8982.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113825587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113825587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8982 Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_8982:auto_generated " "Elaborating entity \"altsyncram_8982\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_8982:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113825597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_vga_subsystem_Char_Buf_Subsystem_Set_Black_Transparent Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Set_Black_Transparent:set_black_transparent " "Elaborating entity \"Computer_System_vga_subsystem_Char_Buf_Subsystem_Set_Black_Transparent\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Set_Black_Transparent:set_black_transparent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem.vhd" "set_black_transparent" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem.vhd" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113825897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0 Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem.vhd" "mm_interconnect_0" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem.vhd" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113825927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:char_buf_dma_avalon_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:char_buf_dma_avalon_dma_master_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" "char_buf_dma_avalon_dma_master_translator" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113825977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_sram_s2_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_sram_s2_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" "onchip_sram_s2_translator" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113825997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:char_buf_dma_avalon_dma_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:char_buf_dma_avalon_dma_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" "char_buf_dma_avalon_dma_master_agent" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113826017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_sram_s2_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_sram_s2_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" "onchip_sram_s2_agent" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113826027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_sram_s2_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_sram_s2_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113826047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" "onchip_sram_s2_agent_rsp_fifo" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113826067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_router Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_router:router " "Elaborating entity \"Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_router\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_router:router\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" "router" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113826097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_default_decode Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_router:router\|Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_default_decode\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_router:router\|Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113826117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001 Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001:router_001\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" "router_001" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113826127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001_default_decode Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001:router_001\|Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001_default_decode\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001:router_001\|Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113826147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" "cmd_demux" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113826157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" "cmd_mux" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" 519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113826167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" "rsp_mux" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" 553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113826187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" "onchip_sram_s2_cmd_width_adapter" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113826207 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652113826207 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113826237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" "onchip_sram_s2_rsp_width_adapter" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" 685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113826257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_avalon_st_adapter_001 Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter " "Elaborating entity \"Computer_System_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113826277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter\|Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter\|Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113826287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|altera_reset_controller:rst_controller\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem.vhd" "rst_controller" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem.vhd" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113826297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_vga_subsystem_VGA_Alpha_Blender Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Alpha_Blender:vga_alpha_blender " "Elaborating entity \"Computer_System_vga_subsystem_VGA_Alpha_Blender\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Alpha_Blender:vga_alpha_blender\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" "vga_alpha_blender" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113826327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_alpha_blender_simple Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Alpha_Blender:vga_alpha_blender\|altera_up_video_alpha_blender_simple:alpha_blender " "Elaborating entity \"altera_up_video_alpha_blender_simple\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Alpha_Blender:vga_alpha_blender\|altera_up_video_alpha_blender_simple:alpha_blender\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Alpha_Blender.v" "alpha_blender" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Alpha_Blender.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113826337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_vga_subsystem_VGA_Controller Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Controller:vga_controller " "Elaborating entity \"Computer_System_vga_subsystem_VGA_Controller\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Controller:vga_controller\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" "vga_controller" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113826347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Controller.v" "VGA_Timing" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Controller.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113826367 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(199) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (10)" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652113826367 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(200) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10)" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652113826367 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo " "Elaborating entity \"Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" "vga_dual_clock_fifo" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113826377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO.v" "Data_FIFO" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113826816 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113826826 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO " "Instantiated megafunction \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113826826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113826826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113826826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113826826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113826826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113826826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113826826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113826826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113826826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113826826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113826826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113826826 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113826826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_d7j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_d7j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_d7j1 " "Found entity 1: dcfifo_d7j1" {  } { { "db/dcfifo_d7j1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/dcfifo_d7j1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113826896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113826896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_d7j1 Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated " "Elaborating entity \"dcfifo_d7j1\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113826906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_jra.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_jra.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_jra " "Found entity 1: a_gray2bin_jra" {  } { { "db/a_gray2bin_jra.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_gray2bin_jra.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113826936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113826936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_jra Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|a_gray2bin_jra:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_jra\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|a_gray2bin_jra:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_d7j1.tdf" "wrptr_g_gray2bin" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/dcfifo_d7j1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113826936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_g26.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_g26.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_g26 " "Found entity 1: a_graycounter_g26" {  } { { "db/a_graycounter_g26.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_graycounter_g26.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113827006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113827006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_g26 Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|a_graycounter_g26:rdptr_g1p " "Elaborating entity \"a_graycounter_g26\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|a_graycounter_g26:rdptr_g1p\"" {  } { { "db/dcfifo_d7j1.tdf" "rdptr_g1p" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/dcfifo_d7j1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113827006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_cgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_cgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_cgb " "Found entity 1: a_graycounter_cgb" {  } { { "db/a_graycounter_cgb.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_graycounter_cgb.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113827056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113827056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_cgb Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|a_graycounter_cgb:wrptr_g1p " "Elaborating entity \"a_graycounter_cgb\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|a_graycounter_cgb:wrptr_g1p\"" {  } { { "db/dcfifo_d7j1.tdf" "wrptr_g1p" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/dcfifo_d7j1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113827066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9f11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9f11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9f11 " "Found entity 1: altsyncram_9f11" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_9f11.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113827116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113827116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9f11 Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram " "Elaborating entity \"altsyncram_9f11\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\"" {  } { { "db/dcfifo_d7j1.tdf" "fifo_ram" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/dcfifo_d7j1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113827126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_g9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_g9l " "Found entity 1: alt_synch_pipe_g9l" {  } { { "db/alt_synch_pipe_g9l.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/alt_synch_pipe_g9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113827156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113827156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_g9l Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_g9l\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\"" {  } { { "db/dcfifo_d7j1.tdf" "rs_dgwp" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/dcfifo_d7j1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113827166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/dffpipe_1v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113827196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113827196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12 " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12\"" {  } { { "db/alt_synch_pipe_g9l.tdf" "dffpipe12" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/alt_synch_pipe_g9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113827206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/dffpipe_0v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113827236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113827236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|dffpipe_0v8:ws_brp " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|dffpipe_0v8:ws_brp\"" {  } { { "db/dcfifo_d7j1.tdf" "ws_brp" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/dcfifo_d7j1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113827246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_h9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_h9l " "Found entity 1: alt_synch_pipe_h9l" {  } { { "db/alt_synch_pipe_h9l.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/alt_synch_pipe_h9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113827286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113827286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_h9l Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_h9l\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\"" {  } { { "db/dcfifo_d7j1.tdf" "ws_dgrp" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/dcfifo_d7j1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113827296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/dffpipe_2v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113827316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113827316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16\"" {  } { { "db/alt_synch_pipe_h9l.tdf" "dffpipe16" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/alt_synch_pipe_h9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113827326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_0h5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_0h5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_0h5 " "Found entity 1: cmpr_0h5" {  } { { "db/cmpr_0h5.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/cmpr_0h5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113827376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113827376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_0h5 Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|cmpr_0h5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_0h5\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|cmpr_0h5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_d7j1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/dcfifo_d7j1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113827386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9d7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9d7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9d7 " "Found entity 1: mux_9d7" {  } { { "db/mux_9d7.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/mux_9d7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113827516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113827516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9d7 Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|mux_9d7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_9d7\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|mux_9d7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_d7j1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/dcfifo_d7j1.tdf" 92 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113827526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_vga_subsystem_VGA_Pixel_DMA Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_DMA:vga_pixel_dma " "Elaborating entity \"Computer_System_vga_subsystem_VGA_Pixel_DMA\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_DMA:vga_pixel_dma\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" "vga_pixel_dma" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113827606 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Computer_System_vga_subsystem_VGA_Pixel_DMA.v(176) " "Verilog HDL assignment warning at Computer_System_vga_subsystem_VGA_Pixel_DMA.v(176): truncated value with size 32 to match size of target (7)" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_DMA.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_DMA.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652113827606 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_VGA_Pixel_DMA:vga_pixel_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Computer_System_vga_subsystem_VGA_Pixel_DMA.v(179) " "Verilog HDL assignment warning at Computer_System_vga_subsystem_VGA_Pixel_DMA.v(179): truncated value with size 32 to match size of target (8)" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_DMA.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_DMA.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652113827606 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_VGA_Pixel_DMA:vga_pixel_dma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_control_slave Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_control_slave:DMA_Control_Slave " "Elaborating entity \"altera_up_video_dma_control_slave\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_control_slave:DMA_Control_Slave\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_DMA.v" "DMA_Control_Slave" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_DMA.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113827636 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(128) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(128): truncated value with size 32 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652113827636 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(129) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(129): truncated value with size 32 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652113827636 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_to_stream Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream " "Elaborating entity \"altera_up_video_dma_to_stream\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_DMA.v" "From_Memory_to_Stream" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_DMA.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113827656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer " "Elaborating entity \"scfifo\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "Image_Buffer" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113827806 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer " "Elaborated megafunction instantiation \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113827806 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer " "Instantiated megafunction \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113827806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 32 " "Parameter \"almost_empty_value\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113827806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 96 " "Parameter \"almost_full_value\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113827806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113827806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113827806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113827806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113827806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113827806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113827806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113827806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113827806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113827806 ""}  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113827806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ff91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ff91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ff91 " "Found entity 1: scfifo_ff91" {  } { { "db/scfifo_ff91.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_ff91.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113827856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113827856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ff91 Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated " "Elaborating entity \"scfifo_ff91\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113827866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_4731.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_4731.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_4731 " "Found entity 1: a_dpfifo_4731" {  } { { "db/a_dpfifo_4731.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_4731.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113827896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113827896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_4731 Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo " "Elaborating entity \"a_dpfifo_4731\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\"" {  } { { "db/scfifo_ff91.tdf" "dpfifo" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_ff91.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113827896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_58b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_58b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_58b1 " "Found entity 1: altsyncram_58b1" {  } { { "db/altsyncram_58b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_58b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113827956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113827956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_58b1 Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|altsyncram_58b1:FIFOram " "Elaborating entity \"altsyncram_58b1\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|altsyncram_58b1:FIFOram\"" {  } { { "db/a_dpfifo_4731.tdf" "FIFOram" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_4731.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113827966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_vga_subsystem_VGA_Pixel_FIFO Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_FIFO:vga_pixel_fifo " "Elaborating entity \"Computer_System_vga_subsystem_VGA_Pixel_FIFO\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" "vga_pixel_fifo" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113828066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_FIFO.v" "Data_FIFO" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_FIFO.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113828326 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_FIFO.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_FIFO.v" 155 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113828336 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO " "Instantiated megafunction \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113828336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113828336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113828336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113828336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113828336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113828336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113828336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113828336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113828336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113828336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113828336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113828336 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_FIFO.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_FIFO.v" 155 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113828336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_l7j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_l7j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_l7j1 " "Found entity 1: dcfifo_l7j1" {  } { { "db/dcfifo_l7j1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/dcfifo_l7j1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113828405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113828405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_l7j1 Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_l7j1:auto_generated " "Elaborating entity \"dcfifo_l7j1\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_l7j1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113828415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hf11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hf11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hf11 " "Found entity 1: altsyncram_hf11" {  } { { "db/altsyncram_hf11.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_hf11.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113828515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113828515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hf11 Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_l7j1:auto_generated\|altsyncram_hf11:fifo_ram " "Elaborating entity \"altsyncram_hf11\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_l7j1:auto_generated\|altsyncram_hf11:fifo_ram\"" {  } { { "db/dcfifo_l7j1.tdf" "fifo_ram" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/dcfifo_l7j1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113828525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_i9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_i9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_i9l " "Found entity 1: alt_synch_pipe_i9l" {  } { { "db/alt_synch_pipe_i9l.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/alt_synch_pipe_i9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113828575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113828575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_i9l Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_l7j1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_i9l\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_l7j1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp\"" {  } { { "db/dcfifo_l7j1.tdf" "rs_dgwp" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/dcfifo_l7j1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113828585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3v8 " "Found entity 1: dffpipe_3v8" {  } { { "db/dffpipe_3v8.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/dffpipe_3v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113828615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113828615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3v8 Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_l7j1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp\|dffpipe_3v8:dffpipe6 " "Elaborating entity \"dffpipe_3v8\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_l7j1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp\|dffpipe_3v8:dffpipe6\"" {  } { { "db/alt_synch_pipe_i9l.tdf" "dffpipe6" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/alt_synch_pipe_i9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113828625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_j9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_j9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_j9l " "Found entity 1: alt_synch_pipe_j9l" {  } { { "db/alt_synch_pipe_j9l.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/alt_synch_pipe_j9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113828675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113828675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_j9l Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_l7j1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_j9l\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_l7j1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp\"" {  } { { "db/dcfifo_l7j1.tdf" "ws_dgrp" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/dcfifo_l7j1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113828685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_4v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_4v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_4v8 " "Found entity 1: dffpipe_4v8" {  } { { "db/dffpipe_4v8.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/dffpipe_4v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113828715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113828715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_4v8 Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_l7j1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp\|dffpipe_4v8:dffpipe9 " "Elaborating entity \"dffpipe_4v8\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_l7j1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp\|dffpipe_4v8:dffpipe9\"" {  } { { "db/alt_synch_pipe_j9l.tdf" "dffpipe9" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/alt_synch_pipe_j9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113828725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_vga_subsystem_VGA_Pixel_RGB_Resampler Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler " "Elaborating entity \"Computer_System_vga_subsystem_VGA_Pixel_RGB_Resampler\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" "vga_pixel_rgb_resampler" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" 499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113828905 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a Computer_System_vga_subsystem_VGA_Pixel_RGB_Resampler.v(118) " "Verilog HDL or VHDL warning at Computer_System_vga_subsystem_VGA_Pixel_RGB_Resampler.v(118): object \"a\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_RGB_Resampler.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_RGB_Resampler.v" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652113828905 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_vga_subsystem_VGA_Pixel_Scaler Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler " "Elaborating entity \"Computer_System_vga_subsystem_VGA_Pixel_Scaler\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" "vga_pixel_scaler" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113828935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_height Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height " "Elaborating entity \"altera_up_video_scaler_multiply_height\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_Scaler.v" "Multiply_Height" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_Scaler.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113828945 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_up_video_scaler_multiply_height.v(208) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(208): truncated value with size 32 to match size of target (8)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652113828945 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_up_video_scaler_multiply_height.v(224) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(224): truncated value with size 32 to match size of target (8)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652113828945 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_up_video_scaler_multiply_height.v(235) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(235): truncated value with size 32 to match size of target (2)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652113828945 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "Multiply_Height_FIFO" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113829165 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborated megafunction instantiation \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113829175 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Instantiated megafunction \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113829175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113829175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 161 " "Parameter \"lpm_numwords\" = \"161\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113829175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113829175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113829175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113829175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113829175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113829175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113829175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113829175 ""}  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113829175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3t21 " "Found entity 1: scfifo_3t21" {  } { { "db/scfifo_3t21.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_3t21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113829225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113829225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3t21 Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_3t21:auto_generated " "Elaborating entity \"scfifo_3t21\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_3t21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113829225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_mk21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_mk21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_mk21 " "Found entity 1: a_dpfifo_mk21" {  } { { "db/a_dpfifo_mk21.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_mk21.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113829255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113829255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_mk21 Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_3t21:auto_generated\|a_dpfifo_mk21:dpfifo " "Elaborating entity \"a_dpfifo_mk21\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_3t21:auto_generated\|a_dpfifo_mk21:dpfifo\"" {  } { { "db/scfifo_3t21.tdf" "dpfifo" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_3t21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113829265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_38b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_38b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_38b1 " "Found entity 1: altsyncram_38b1" {  } { { "db/altsyncram_38b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_38b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113829315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113829315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_38b1 Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_3t21:auto_generated\|a_dpfifo_mk21:dpfifo\|altsyncram_38b1:FIFOram " "Elaborating entity \"altsyncram_38b1\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_3t21:auto_generated\|a_dpfifo_mk21:dpfifo\|altsyncram_38b1:FIFOram\"" {  } { { "db/a_dpfifo_mk21.tdf" "FIFOram" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_mk21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113829325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b78.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b78.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b78 " "Found entity 1: cmpr_b78" {  } { { "db/cmpr_b78.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/cmpr_b78.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113829385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113829385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b78 Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_3t21:auto_generated\|a_dpfifo_mk21:dpfifo\|cmpr_b78:almost_full_comparer " "Elaborating entity \"cmpr_b78\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_3t21:auto_generated\|a_dpfifo_mk21:dpfifo\|cmpr_b78:almost_full_comparer\"" {  } { { "db/a_dpfifo_mk21.tdf" "almost_full_comparer" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_mk21.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113829395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b78 Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_3t21:auto_generated\|a_dpfifo_mk21:dpfifo\|cmpr_b78:three_comparison " "Elaborating entity \"cmpr_b78\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_3t21:auto_generated\|a_dpfifo_mk21:dpfifo\|cmpr_b78:three_comparison\"" {  } { { "db/a_dpfifo_mk21.tdf" "three_comparison" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_mk21.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113829415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3l6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3l6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3l6 " "Found entity 1: cntr_3l6" {  } { { "db/cntr_3l6.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/cntr_3l6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113829485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113829485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3l6 Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_3t21:auto_generated\|a_dpfifo_mk21:dpfifo\|cntr_3l6:usedw_counter " "Elaborating entity \"cntr_3l6\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_3t21:auto_generated\|a_dpfifo_mk21:dpfifo\|cntr_3l6:usedw_counter\"" {  } { { "db/a_dpfifo_mk21.tdf" "usedw_counter" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_mk21.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113829495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_nka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_nka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_nka " "Found entity 1: cntr_nka" {  } { { "db/cntr_nka.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/cntr_nka.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113829555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113829555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_nka Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_3t21:auto_generated\|a_dpfifo_mk21:dpfifo\|cntr_nka:wr_ptr " "Elaborating entity \"cntr_nka\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_3t21:auto_generated\|a_dpfifo_mk21:dpfifo\|cntr_nka:wr_ptr\"" {  } { { "db/a_dpfifo_mk21.tdf" "wr_ptr" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_mk21.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113829565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_width Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width " "Elaborating entity \"altera_up_video_scaler_multiply_width\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_Scaler.v" "Multiply_Width" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_Scaler.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113829585 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 altera_up_video_scaler_multiply_width.v(132) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(132): truncated value with size 3 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652113829585 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_width:Multiply_Width"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_up_video_scaler_multiply_width.v(175) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(175): truncated value with size 32 to match size of target (2)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652113829595 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_width:Multiply_Width"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_vga_subsystem_avalon_st_adapter Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Computer_System_vga_subsystem_avalon_st_adapter\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" "avalon_st_adapter" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113829605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_vga_subsystem_avalon_st_adapter_channel_adapter_0 Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_avalon_st_adapter:avalon_st_adapter\|Computer_System_vga_subsystem_avalon_st_adapter_channel_adapter_0:channel_adapter_0 " "Elaborating entity \"Computer_System_vga_subsystem_avalon_st_adapter_channel_adapter_0\" for hierarchy \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_avalon_st_adapter:avalon_st_adapter\|Computer_System_vga_subsystem_avalon_st_adapter_channel_adapter_0:channel_adapter_0\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_avalon_st_adapter.v" "channel_adapter_0" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_avalon_st_adapter.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113829615 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel Computer_System_vga_subsystem_avalon_st_adapter_channel_adapter_0.sv(78) " "Verilog HDL or VHDL warning at Computer_System_vga_subsystem_avalon_st_adapter_channel_adapter_0.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_avalon_st_adapter_channel_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_avalon_st_adapter_channel_adapter_0.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652113829615 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_avalon_st_adapter:avalon_st_adapter|Computer_System_vga_subsystem_avalon_st_adapter_channel_adapter_0:channel_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 Computer_System_vga_subsystem_avalon_st_adapter_channel_adapter_0.sv(90) " "Verilog HDL assignment warning at Computer_System_vga_subsystem_avalon_st_adapter_channel_adapter_0.sv(90): truncated value with size 4 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_avalon_st_adapter_channel_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_avalon_st_adapter_channel_adapter_0.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652113829615 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_avalon_st_adapter:avalon_st_adapter|Computer_System_vga_subsystem_avalon_st_adapter_channel_adapter_0:channel_adapter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_video_lt24_controller_0 Computer_System:u0\|Computer_System_video_lt24_controller_0:video_lt24_controller_0 " "Elaborating entity \"Computer_System_video_lt24_controller_0\" for hierarchy \"Computer_System:u0\|Computer_System_video_lt24_controller_0:video_lt24_controller_0\"" {  } { { "Computer_System/synthesis/Computer_System.vhd" "video_lt24_controller_0" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113829655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_lt24_write_sequencer Computer_System:u0\|Computer_System_video_lt24_controller_0:video_lt24_controller_0\|altera_up_avalon_video_lt24_write_sequencer:Write_Timing " "Elaborating entity \"altera_up_avalon_video_lt24_write_sequencer\" for hierarchy \"Computer_System:u0\|Computer_System_video_lt24_controller_0:video_lt24_controller_0\|altera_up_avalon_video_lt24_write_sequencer:Write_Timing\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_video_lt24_controller_0.v" "Write_Timing" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_video_lt24_controller_0.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113829675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_video_pixel_buffer_dma_0 Computer_System:u0\|Computer_System_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0 " "Elaborating entity \"Computer_System_video_pixel_buffer_dma_0\" for hierarchy \"Computer_System:u0\|Computer_System_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\"" {  } { { "Computer_System/synthesis/Computer_System.vhd" "video_pixel_buffer_dma_0" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113829685 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Computer_System_video_pixel_buffer_dma_0.v(234) " "Verilog HDL assignment warning at Computer_System_video_pixel_buffer_dma_0.v(234): truncated value with size 32 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/Computer_System_video_pixel_buffer_dma_0.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_video_pixel_buffer_dma_0.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652113829685 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Computer_System_video_pixel_buffer_dma_0.v(235) " "Verilog HDL assignment warning at Computer_System_video_pixel_buffer_dma_0.v(235): truncated value with size 32 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/Computer_System_video_pixel_buffer_dma_0.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_video_pixel_buffer_dma_0.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652113829685 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Computer_System_video_pixel_buffer_dma_0.v(240) " "Verilog HDL assignment warning at Computer_System_video_pixel_buffer_dma_0.v(240): truncated value with size 32 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/Computer_System_video_pixel_buffer_dma_0.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_video_pixel_buffer_dma_0.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652113829685 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Computer_System_video_pixel_buffer_dma_0.v(319) " "Verilog HDL assignment warning at Computer_System_video_pixel_buffer_dma_0.v(319): truncated value with size 32 to match size of target (17)" {  } { { "Computer_System/synthesis/submodules/Computer_System_video_pixel_buffer_dma_0.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_video_pixel_buffer_dma_0.v" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652113829695 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Computer_System:u0\|Computer_System_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer " "Elaborating entity \"scfifo\" for hierarchy \"Computer_System:u0\|Computer_System_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_video_pixel_buffer_dma_0.v" "Image_Buffer" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_video_pixel_buffer_dma_0.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113829855 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|Computer_System_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer " "Elaborated megafunction instantiation \"Computer_System:u0\|Computer_System_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_video_pixel_buffer_dma_0.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_video_pixel_buffer_dma_0.v" 377 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113829855 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|Computer_System_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer " "Instantiated megafunction \"Computer_System:u0\|Computer_System_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113829855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 1 " "Parameter \"almost_empty_value\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113829855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 1 " "Parameter \"almost_full_value\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113829855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113829855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113829855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113829855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113829855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113829855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113829855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113829855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113829855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113829855 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_video_pixel_buffer_dma_0.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_video_pixel_buffer_dma_0.v" 377 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113829855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_e891.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_e891.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_e891 " "Found entity 1: scfifo_e891" {  } { { "db/scfifo_e891.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_e891.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113829905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113829905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_e891 Computer_System:u0\|Computer_System_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_e891:auto_generated " "Elaborating entity \"scfifo_e891\" for hierarchy \"Computer_System:u0\|Computer_System_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_e891:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113829915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l331.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l331.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l331 " "Found entity 1: a_dpfifo_l331" {  } { { "db/a_dpfifo_l331.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_l331.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113829945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113829945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l331 Computer_System:u0\|Computer_System_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_e891:auto_generated\|a_dpfifo_l331:dpfifo " "Elaborating entity \"a_dpfifo_l331\" for hierarchy \"Computer_System:u0\|Computer_System_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_e891:auto_generated\|a_dpfifo_l331:dpfifo\"" {  } { { "db/scfifo_e891.tdf" "dpfifo" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_e891.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113829955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_71b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_71b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_71b1 " "Found entity 1: altsyncram_71b1" {  } { { "db/altsyncram_71b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_71b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113830005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113830005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_71b1 Computer_System:u0\|Computer_System_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_e891:auto_generated\|a_dpfifo_l331:dpfifo\|altsyncram_71b1:FIFOram " "Elaborating entity \"altsyncram_71b1\" for hierarchy \"Computer_System:u0\|Computer_System_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_e891:auto_generated\|a_dpfifo_l331:dpfifo\|altsyncram_71b1:FIFOram\"" {  } { { "db/a_dpfifo_l331.tdf" "FIFOram" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_l331.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113830015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_478.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_478.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_478 " "Found entity 1: cmpr_478" {  } { { "db/cmpr_478.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/cmpr_478.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113830075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113830075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_478 Computer_System:u0\|Computer_System_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_e891:auto_generated\|a_dpfifo_l331:dpfifo\|cmpr_478:almost_full_comparer " "Elaborating entity \"cmpr_478\" for hierarchy \"Computer_System:u0\|Computer_System_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_e891:auto_generated\|a_dpfifo_l331:dpfifo\|cmpr_478:almost_full_comparer\"" {  } { { "db/a_dpfifo_l331.tdf" "almost_full_comparer" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_l331.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113830085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sk6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sk6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sk6 " "Found entity 1: cntr_sk6" {  } { { "db/cntr_sk6.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/cntr_sk6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113830135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113830135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_sk6 Computer_System:u0\|Computer_System_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_e891:auto_generated\|a_dpfifo_l331:dpfifo\|cntr_sk6:usedw_counter " "Elaborating entity \"cntr_sk6\" for hierarchy \"Computer_System:u0\|Computer_System_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_e891:auto_generated\|a_dpfifo_l331:dpfifo\|cntr_sk6:usedw_counter\"" {  } { { "db/a_dpfifo_l331.tdf" "usedw_counter" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_l331.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113830145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gka " "Found entity 1: cntr_gka" {  } { { "db/cntr_gka.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/cntr_gka.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113830205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113830205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_gka Computer_System:u0\|Computer_System_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_e891:auto_generated\|a_dpfifo_l331:dpfifo\|cntr_gka:wr_ptr " "Elaborating entity \"cntr_gka\" for hierarchy \"Computer_System:u0\|Computer_System_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_e891:auto_generated\|a_dpfifo_l331:dpfifo\|cntr_gka:wr_ptr\"" {  } { { "db/a_dpfifo_l331.tdf" "wr_ptr" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_l331.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113830215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_video_pll_0 Computer_System:u0\|Computer_System_video_pll_0:video_pll_0 " "Elaborating entity \"Computer_System_video_pll_0\" for hierarchy \"Computer_System:u0\|Computer_System_video_pll_0:video_pll_0\"" {  } { { "Computer_System/synthesis/Computer_System.vhd" "video_pll_0" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113830235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_altpll Computer_System:u0\|Computer_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll " "Elaborating entity \"altera_up_altpll\" for hierarchy \"Computer_System:u0\|Computer_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_video_pll_0.v" "video_pll" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_video_pll_0.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113830244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Computer_System:u0\|Computer_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborating entity \"altpll\" for hierarchy \"Computer_System:u0\|Computer_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "Computer_System/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113830274 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|Computer_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborated megafunction instantiation \"Computer_System:u0\|Computer_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "Computer_System/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113830294 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|Computer_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards " "Instantiated megafunction \"Computer_System:u0\|Computer_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113830294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113830294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113830294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113830294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113830294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113830294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113830294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113830294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 10 " "Parameter \"clk2_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113830294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113830294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 3 " "Parameter \"clk2_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113830294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113830294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113830294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113830294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113830294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113830294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113830294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113830294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113830294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113830294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113830294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113830294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113830294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113830294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113830294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113830294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113830294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113830294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113830294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113830294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113830294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113830294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113830294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113830294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113830294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113830294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113830294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113830294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113830294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113830294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113830294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113830294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113830294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113830294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113830294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113830294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113830294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113830294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113830294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113830294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113830294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113830294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113830294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113830294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113830294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113830294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113830294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113830294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113830294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113830294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113830294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113830294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113830294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113830294 ""}  } { { "Computer_System/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113830294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_8aa2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_8aa2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_8aa2 " "Found entity 1: altpll_8aa2" {  } { { "db/altpll_8aa2.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altpll_8aa2.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113830344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113830344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_8aa2 Computer_System:u0\|Computer_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8aa2:auto_generated " "Elaborating entity \"altpll_8aa2\" for hierarchy \"Computer_System:u0\|Computer_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8aa2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113830354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_master_translator Computer_System:u0\|altera_customins_master_translator:nios2_custom_instruction_master_translator " "Elaborating entity \"altera_customins_master_translator\" for hierarchy \"Computer_System:u0\|altera_customins_master_translator:nios2_custom_instruction_master_translator\"" {  } { { "Computer_System/synthesis/Computer_System.vhd" "nios2_custom_instruction_master_translator" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113830384 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ci_slave_multi_result altera_customins_master_translator.v(51) " "Output port \"ci_slave_multi_result\" at altera_customins_master_translator.v(51) has no driver" {  } { { "Computer_System/synthesis/submodules/altera_customins_master_translator.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_customins_master_translator.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652113830384 "|DE10_Lite_Computer|Computer_System:u0|altera_customins_master_translator:nios2_custom_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_custom_instruction_master_multi_xconnect Computer_System:u0\|Computer_System_Nios2_custom_instruction_master_multi_xconnect:nios2_custom_instruction_master_multi_xconnect " "Elaborating entity \"Computer_System_Nios2_custom_instruction_master_multi_xconnect\" for hierarchy \"Computer_System:u0\|Computer_System_Nios2_custom_instruction_master_multi_xconnect:nios2_custom_instruction_master_multi_xconnect\"" {  } { { "Computer_System/synthesis/Computer_System.vhd" "nios2_custom_instruction_master_multi_xconnect" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113830394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_slave_translator Computer_System:u0\|altera_customins_slave_translator:nios2_custom_instruction_master_multi_slave_translator0 " "Elaborating entity \"altera_customins_slave_translator\" for hierarchy \"Computer_System:u0\|altera_customins_slave_translator:nios2_custom_instruction_master_multi_slave_translator0\"" {  } { { "Computer_System/synthesis/Computer_System.vhd" "nios2_custom_instruction_master_multi_slave_translator0" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113830404 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(126) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2)" {  } { { "Computer_System/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_customins_slave_translator.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652113830414 "|DE10_Lite_Computer|Computer_System:u0|altera_customins_slave_translator:nios2_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(132) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)" {  } { { "Computer_System/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_customins_slave_translator.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652113830414 "|DE10_Lite_Computer|Computer_System:u0|altera_customins_slave_translator:nios2_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(135) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2)" {  } { { "Computer_System/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_customins_slave_translator.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652113830414 "|DE10_Lite_Computer|Computer_System:u0|altera_customins_slave_translator:nios2_custom_instruction_master_multi_slave_translator0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0 Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Computer_System_mm_interconnect_0\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Computer_System/synthesis/Computer_System.vhd" "mm_interconnect_0" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113830424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 2305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113831304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "nios2_data_master_translator" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 2365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113831324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "nios2_instruction_master_translator" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 2425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113831334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:jtag_to_fpga_bridge_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:jtag_to_fpga_bridge_master_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "jtag_to_fpga_bridge_master_translator" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 2485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113831354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 2609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113831374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:video_pixel_buffer_dma_0_avalon_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:video_pixel_buffer_dma_0_avalon_control_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "video_pixel_buffer_dma_0_avalon_control_slave_translator" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113831394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 2737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113831414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_subsystem_char_buf_rgb_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_subsystem_char_buf_rgb_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "vga_subsystem_char_buf_rgb_translator" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 2801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113831424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:gyro_i2c_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:gyro_i2c_csr_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "gyro_i2c_csr_translator" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 2993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113831454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:adc_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:adc_pll_pll_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "adc_pll_pll_slave_translator" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 3121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113831474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "leds_s1_translator" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 3249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113831494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:interval_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:interval_timer_s1_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "interval_timer_s1_translator" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 3569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113831534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pwmx_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pwmx_s1_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "pwmx_s1_translator" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 3697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113831564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:modular_adc_0_sample_store_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:modular_adc_0_sample_store_csr_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "modular_adc_0_sample_store_csr_translator" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 3953 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113831594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:touch_spi_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:touch_spi_spi_control_port_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "touch_spi_spi_control_port_translator" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 4081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113831614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "nios2_debug_mem_slave_translator" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 4145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113831634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:video_pixel_buffer_dma_0_avalon_pixel_dma_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:video_pixel_buffer_dma_0_avalon_pixel_dma_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "video_pixel_buffer_dma_0_avalon_pixel_dma_master_agent" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 4226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113831654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "nios2_data_master_agent" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 4307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113831664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "nios2_instruction_master_agent" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 4388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113831684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:jtag_to_fpga_bridge_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:jtag_to_fpga_bridge_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "jtag_to_fpga_bridge_master_agent" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 4469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113831694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:vga_subsystem_pixel_dma_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:vga_subsystem_pixel_dma_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "vga_subsystem_pixel_dma_master_agent" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 4550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113831714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 4634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113831724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113831744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 4675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113831764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 4716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113831824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:video_pixel_buffer_dma_0_avalon_control_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:video_pixel_buffer_dma_0_avalon_control_slave_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "video_pixel_buffer_dma_0_avalon_control_slave_agent" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 4800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113831844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:video_pixel_buffer_dma_0_avalon_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:video_pixel_buffer_dma_0_avalon_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113831864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 4841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113831874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 4882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113831904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:gyro_i2c_csr_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:gyro_i2c_csr_agent_rsp_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "gyro_i2c_csr_agent_rsp_fifo" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 5671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113832014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:gyro_i2c_csr_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:gyro_i2c_csr_agent_rdata_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "gyro_i2c_csr_agent_rdata_fifo" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 5712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113832074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router " "Elaborating entity \"Computer_System_mm_interconnect_0_router\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 8716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113832463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_default_decode Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router\|Computer_System_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_default_decode\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router\|Computer_System_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113832493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_001 Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_001\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_001:router_001\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_001" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 8732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113832503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_001_default_decode Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_001:router_001\|Computer_System_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_001_default_decode\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_001:router_001\|Computer_System_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_001.sv" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113832553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_002 Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_002\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_002:router_002\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_002" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 8748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113832563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_002_default_decode Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_002:router_002\|Computer_System_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_002:router_002\|Computer_System_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113832583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_003 Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_003\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_003:router_003\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_003" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 8764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113832593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_003_default_decode Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_003:router_003\|Computer_System_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_003_default_decode\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_003:router_003\|Computer_System_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113832633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_005 Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_005\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_005:router_005\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_005" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 8796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113832653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_005_default_decode Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_005:router_005\|Computer_System_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_005_default_decode\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_005:router_005\|Computer_System_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113832673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_006 Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_006\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_006:router_006\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_006" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 8812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113832683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_006_default_decode Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_006:router_006\|Computer_System_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_006_default_decode\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_006:router_006\|Computer_System_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113832693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_029 Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_029:router_029 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_029\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_029:router_029\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_029" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 9180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113832923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_029_default_decode Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_029:router_029\|Computer_System_mm_interconnect_0_router_029_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_029_default_decode\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_029:router_029\|Computer_System_mm_interconnect_0_router_029_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_029.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_029.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113832953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:jtag_to_fpga_bridge_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:jtag_to_fpga_bridge_master_limiter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "jtag_to_fpga_bridge_master_limiter" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 9230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113832963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 9280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113832983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113833003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_demux Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_demux\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_demux" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 9297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113833013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_demux_001 Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_demux_001\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 9458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113833023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_demux_002 Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_demux_002\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 9481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113833063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_demux_003 Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux_003:cmd_demux_003 " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_demux_003\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux_003:cmd_demux_003\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_demux_003" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 9636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113833083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_demux_004 Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux_004:cmd_demux_004 " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_demux_004\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux_004:cmd_demux_004\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_demux_004" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 9653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113833123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_mux Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_mux\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_mux" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 9694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113833133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113833163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113833173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_mux_001 Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_mux_001\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 9717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113833183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113833193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113833203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_demux Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_demux\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_demux" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 10287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113833523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_demux_001 Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_demux_001\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 10310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113833553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_mux Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_mux\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_mux" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 10856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113833673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_mux_001 Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_mux_001\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 11017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113833703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_001.sv" 678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113833823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113833833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_mux_002 Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_mux_002\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 11040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113833853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113833863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_mux_003 Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_003:rsp_mux_003 " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_mux_003\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_003:rsp_mux_003\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_mux_003" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 11195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113833883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_003.sv" "arb" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_003.sv" 662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113833992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113834002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios2_data_master_to_sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios2_data_master_to_sdram_s1_cmd_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "nios2_data_master_to_sdram_s1_cmd_width_adapter" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 11278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113834012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_to_nios2_data_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_to_nios2_data_master_rsp_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "sdram_s1_to_nios2_data_master_rsp_width_adapter" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 11476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113834052 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652113834062 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652113834062 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652113834062 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_data_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "crosser" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 11642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113834122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113834132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113834182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001 " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "crosser_001" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 11676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113834192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113834212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_avalon_st_adapter Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Computer_System_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 11841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113834342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0 Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113834362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_irq_mapper Computer_System:u0\|Computer_System_irq_mapper:irq_mapper " "Elaborating entity \"Computer_System_irq_mapper\" for hierarchy \"Computer_System:u0\|Computer_System_irq_mapper:irq_mapper\"" {  } { { "Computer_System/synthesis/Computer_System.vhd" "irq_mapper" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 2005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113834572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "computer_system_rst_controller Computer_System:u0\|computer_system_rst_controller:rst_controller " "Elaborating entity \"computer_system_rst_controller\" for hierarchy \"Computer_System:u0\|computer_system_rst_controller:rst_controller\"" {  } { { "Computer_System/synthesis/Computer_System.vhd" "rst_controller" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 2018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113834602 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req computer_system_rst_controller.vhd(55) " "VHDL Signal Declaration warning at computer_system_rst_controller.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Computer_System/synthesis/computer_system_rst_controller.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/computer_system_rst_controller.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652113834602 "|DE10_Lite_Computer|Computer_System:u0|computer_system_rst_controller:rst_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "computer_system_rst_controller_001 Computer_System:u0\|computer_system_rst_controller_001:rst_controller_001 " "Elaborating entity \"computer_system_rst_controller_001\" for hierarchy \"Computer_System:u0\|computer_system_rst_controller_001:rst_controller_001\"" {  } { { "Computer_System/synthesis/Computer_System.vhd" "rst_controller_001" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113834622 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req computer_system_rst_controller_001.vhd(55) " "VHDL Signal Declaration warning at computer_system_rst_controller_001.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Computer_System/synthesis/computer_system_rst_controller_001.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/computer_system_rst_controller_001.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652113834622 "|DE10_Lite_Computer|Computer_System:u0|computer_system_rst_controller_001:rst_controller_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Computer_System:u0\|computer_system_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Computer_System:u0\|computer_system_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "Computer_System/synthesis/computer_system_rst_controller_001.vhd" "rst_controller_001" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/computer_system_rst_controller_001.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113834632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dseg7 dseg7:seg0 " "Elaborating entity \"dseg7\" for hierarchy \"dseg7:seg0\"" {  } { { "DE10_Lite_Computer.vhd" "seg0" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113834682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEBOUNCE DEBOUNCE:debouncer " "Elaborating entity \"DEBOUNCE\" for hierarchy \"DEBOUNCE:debouncer\"" {  } { { "DE10_Lite_Computer.vhd" "debouncer" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113834692 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk PLL_for_DE_Series_Boards 3 6 " "Port \"clk\" on the entity instantiation of \"PLL_for_DE_Series_Boards\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "Computer_System/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1652113838190 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|internal_channel\[5\] " "Net \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|internal_channel\[5\]\" is missing source, defaulting to GND" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v" "internal_channel\[5\]" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652113838230 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|internal_channel\[4\] " "Net \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|internal_channel\[4\]\" is missing source, defaulting to GND" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v" "internal_channel\[4\]" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652113838230 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|internal_channel\[3\] " "Net \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|internal_channel\[3\]\" is missing source, defaulting to GND" {  } { { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v" "internal_channel\[3\]" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652113838230 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1652113838230 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk PLL_for_DE_Series_Boards 3 6 " "Port \"clk\" on the entity instantiation of \"PLL_for_DE_Series_Boards\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "Computer_System/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1652113838250 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_System_PLL:system_pll|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1652113839420 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.05.09.11:30:42 Progress: Loading slda7f67b63/alt_sld_fab_wrapper_hw.tcl " "2022.05.09.11:30:42 Progress: Loading slda7f67b63/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113842378 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113844077 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113844207 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113845736 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113845826 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113845916 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113846026 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113846046 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113846046 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1652113846746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7f67b63/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7f67b63/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda7f67b63/alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/ip/slda7f67b63/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113846975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113846975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113847065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113847065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113847095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113847095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113847155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113847155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113847235 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113847235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113847235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113847315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113847315 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_e891:auto_generated\|a_dpfifo_l331:dpfifo\|altsyncram_71b1:FIFOram\|q_b\[16\] " "Synthesized away node \"Computer_System:u0\|Computer_System_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_e891:auto_generated\|a_dpfifo_l331:dpfifo\|altsyncram_71b1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_71b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_71b1.tdf" 485 2 0 } } { "db/a_dpfifo_l331.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_l331.tdf" 43 2 0 } } { "db/scfifo_e891.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_e891.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_video_pixel_buffer_dma_0.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_video_pixel_buffer_dma_0.v" 377 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1654 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113849824 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_e891:auto_generated|a_dpfifo_l331:dpfifo|altsyncram_71b1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[1\] " "Synthesized away node \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_9f11.tdf" 69 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" 440 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1591 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113849824 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[2\] " "Synthesized away node \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_9f11.tdf" 99 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" 440 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1591 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113849824 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[3\] " "Synthesized away node \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_9f11.tdf" 129 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" 440 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1591 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113849824 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[4\] " "Synthesized away node \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_9f11.tdf" 159 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" 440 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1591 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113849824 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[5\] " "Synthesized away node \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_9f11.tdf" 189 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" 440 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1591 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113849824 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[6\] " "Synthesized away node \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_9f11.tdf" 219 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" 440 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1591 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113849824 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[7\] " "Synthesized away node \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_9f11.tdf" 249 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" 440 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1591 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113849824 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[12\] " "Synthesized away node \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_9f11.tdf" 399 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" 440 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1591 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113849824 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[13\] " "Synthesized away node \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_9f11.tdf" 429 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" 440 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1591 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113849824 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[14\] " "Synthesized away node \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_9f11.tdf" 459 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" 440 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1591 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113849824 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[15\] " "Synthesized away node \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_9f11.tdf" 489 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" 440 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1591 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113849824 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[16\] " "Synthesized away node \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_9f11.tdf" 519 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" 440 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1591 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113849824 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[17\] " "Synthesized away node \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_9f11.tdf" 549 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" 440 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1591 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113849824 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[22\] " "Synthesized away node \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_9f11.tdf" 699 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" 440 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1591 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113849824 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[23\] " "Synthesized away node \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_9f11.tdf" 729 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" 440 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1591 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113849824 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[24\] " "Synthesized away node \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_9f11.tdf" 759 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" 440 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1591 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113849824 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[25\] " "Synthesized away node \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_9f11.tdf" 789 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" 440 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1591 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113849824 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[26\] " "Synthesized away node \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_9f11.tdf" 819 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" 440 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1591 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113849824 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[27\] " "Synthesized away node \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_9f11.tdf" 849 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" 440 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1591 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113849824 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a27"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1652113849824 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1652113849824 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_3t21:auto_generated\|a_dpfifo_mk21:dpfifo\|altsyncram_38b1:FIFOram\|q_b\[0\] " "Synthesized away node \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_3t21:auto_generated\|a_dpfifo_mk21:dpfifo\|altsyncram_38b1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_38b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_38b1.tdf" 37 2 0 } } { "db/a_dpfifo_mk21.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_mk21.tdf" 44 2 0 } } { "db/scfifo_3t21.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_3t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_Scaler.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_Scaler.v" 177 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" 517 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1591 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113849854 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_3t21:auto_generated|a_dpfifo_mk21:dpfifo|altsyncram_38b1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_3t21:auto_generated\|a_dpfifo_mk21:dpfifo\|altsyncram_38b1:FIFOram\|q_b\[1\] " "Synthesized away node \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_3t21:auto_generated\|a_dpfifo_mk21:dpfifo\|altsyncram_38b1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_38b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_38b1.tdf" 67 2 0 } } { "db/a_dpfifo_mk21.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_mk21.tdf" 44 2 0 } } { "db/scfifo_3t21.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_3t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_Scaler.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_Scaler.v" 177 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" 517 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1591 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113849854 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_3t21:auto_generated|a_dpfifo_mk21:dpfifo|altsyncram_38b1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_3t21:auto_generated\|a_dpfifo_mk21:dpfifo\|altsyncram_38b1:FIFOram\|q_b\[2\] " "Synthesized away node \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_3t21:auto_generated\|a_dpfifo_mk21:dpfifo\|altsyncram_38b1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_38b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_38b1.tdf" 97 2 0 } } { "db/a_dpfifo_mk21.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_mk21.tdf" 44 2 0 } } { "db/scfifo_3t21.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_3t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_Scaler.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_Scaler.v" 177 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" 517 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1591 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113849854 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_3t21:auto_generated|a_dpfifo_mk21:dpfifo|altsyncram_38b1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_3t21:auto_generated\|a_dpfifo_mk21:dpfifo\|altsyncram_38b1:FIFOram\|q_b\[3\] " "Synthesized away node \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_3t21:auto_generated\|a_dpfifo_mk21:dpfifo\|altsyncram_38b1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_38b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_38b1.tdf" 127 2 0 } } { "db/a_dpfifo_mk21.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_mk21.tdf" 44 2 0 } } { "db/scfifo_3t21.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_3t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_Scaler.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_Scaler.v" 177 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" 517 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1591 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113849854 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_3t21:auto_generated|a_dpfifo_mk21:dpfifo|altsyncram_38b1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_3t21:auto_generated\|a_dpfifo_mk21:dpfifo\|altsyncram_38b1:FIFOram\|q_b\[4\] " "Synthesized away node \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_3t21:auto_generated\|a_dpfifo_mk21:dpfifo\|altsyncram_38b1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_38b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_38b1.tdf" 157 2 0 } } { "db/a_dpfifo_mk21.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_mk21.tdf" 44 2 0 } } { "db/scfifo_3t21.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_3t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_Scaler.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_Scaler.v" 177 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" 517 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1591 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113849854 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_3t21:auto_generated|a_dpfifo_mk21:dpfifo|altsyncram_38b1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_3t21:auto_generated\|a_dpfifo_mk21:dpfifo\|altsyncram_38b1:FIFOram\|q_b\[5\] " "Synthesized away node \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_3t21:auto_generated\|a_dpfifo_mk21:dpfifo\|altsyncram_38b1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_38b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_38b1.tdf" 187 2 0 } } { "db/a_dpfifo_mk21.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_mk21.tdf" 44 2 0 } } { "db/scfifo_3t21.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_3t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_Scaler.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_Scaler.v" 177 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" 517 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1591 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113849854 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_3t21:auto_generated|a_dpfifo_mk21:dpfifo|altsyncram_38b1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_3t21:auto_generated\|a_dpfifo_mk21:dpfifo\|altsyncram_38b1:FIFOram\|q_b\[10\] " "Synthesized away node \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_3t21:auto_generated\|a_dpfifo_mk21:dpfifo\|altsyncram_38b1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_38b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_38b1.tdf" 337 2 0 } } { "db/a_dpfifo_mk21.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_mk21.tdf" 44 2 0 } } { "db/scfifo_3t21.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_3t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_Scaler.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_Scaler.v" 177 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" 517 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1591 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113849854 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_3t21:auto_generated|a_dpfifo_mk21:dpfifo|altsyncram_38b1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_3t21:auto_generated\|a_dpfifo_mk21:dpfifo\|altsyncram_38b1:FIFOram\|q_b\[11\] " "Synthesized away node \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_3t21:auto_generated\|a_dpfifo_mk21:dpfifo\|altsyncram_38b1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_38b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_38b1.tdf" 367 2 0 } } { "db/a_dpfifo_mk21.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_mk21.tdf" 44 2 0 } } { "db/scfifo_3t21.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_3t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_Scaler.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_Scaler.v" 177 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" 517 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1591 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113849854 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_3t21:auto_generated|a_dpfifo_mk21:dpfifo|altsyncram_38b1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_3t21:auto_generated\|a_dpfifo_mk21:dpfifo\|altsyncram_38b1:FIFOram\|q_b\[12\] " "Synthesized away node \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_3t21:auto_generated\|a_dpfifo_mk21:dpfifo\|altsyncram_38b1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_38b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_38b1.tdf" 397 2 0 } } { "db/a_dpfifo_mk21.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_mk21.tdf" 44 2 0 } } { "db/scfifo_3t21.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_3t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_Scaler.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_Scaler.v" 177 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" 517 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1591 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113849854 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_3t21:auto_generated|a_dpfifo_mk21:dpfifo|altsyncram_38b1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_3t21:auto_generated\|a_dpfifo_mk21:dpfifo\|altsyncram_38b1:FIFOram\|q_b\[13\] " "Synthesized away node \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_3t21:auto_generated\|a_dpfifo_mk21:dpfifo\|altsyncram_38b1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_38b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_38b1.tdf" 427 2 0 } } { "db/a_dpfifo_mk21.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_mk21.tdf" 44 2 0 } } { "db/scfifo_3t21.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_3t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_Scaler.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_Scaler.v" 177 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" 517 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1591 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113849854 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_3t21:auto_generated|a_dpfifo_mk21:dpfifo|altsyncram_38b1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_3t21:auto_generated\|a_dpfifo_mk21:dpfifo\|altsyncram_38b1:FIFOram\|q_b\[14\] " "Synthesized away node \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_3t21:auto_generated\|a_dpfifo_mk21:dpfifo\|altsyncram_38b1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_38b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_38b1.tdf" 457 2 0 } } { "db/a_dpfifo_mk21.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_mk21.tdf" 44 2 0 } } { "db/scfifo_3t21.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_3t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_Scaler.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_Scaler.v" 177 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" 517 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1591 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113849854 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_3t21:auto_generated|a_dpfifo_mk21:dpfifo|altsyncram_38b1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_3t21:auto_generated\|a_dpfifo_mk21:dpfifo\|altsyncram_38b1:FIFOram\|q_b\[15\] " "Synthesized away node \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_3t21:auto_generated\|a_dpfifo_mk21:dpfifo\|altsyncram_38b1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_38b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_38b1.tdf" 487 2 0 } } { "db/a_dpfifo_mk21.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_mk21.tdf" 44 2 0 } } { "db/scfifo_3t21.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_3t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_Scaler.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_Scaler.v" 177 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" 517 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1591 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113849854 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_3t21:auto_generated|a_dpfifo_mk21:dpfifo|altsyncram_38b1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_3t21:auto_generated\|a_dpfifo_mk21:dpfifo\|altsyncram_38b1:FIFOram\|q_b\[20\] " "Synthesized away node \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_3t21:auto_generated\|a_dpfifo_mk21:dpfifo\|altsyncram_38b1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_38b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_38b1.tdf" 637 2 0 } } { "db/a_dpfifo_mk21.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_mk21.tdf" 44 2 0 } } { "db/scfifo_3t21.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_3t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_Scaler.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_Scaler.v" 177 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" 517 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1591 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113849854 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_3t21:auto_generated|a_dpfifo_mk21:dpfifo|altsyncram_38b1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_3t21:auto_generated\|a_dpfifo_mk21:dpfifo\|altsyncram_38b1:FIFOram\|q_b\[21\] " "Synthesized away node \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_3t21:auto_generated\|a_dpfifo_mk21:dpfifo\|altsyncram_38b1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_38b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_38b1.tdf" 667 2 0 } } { "db/a_dpfifo_mk21.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_mk21.tdf" 44 2 0 } } { "db/scfifo_3t21.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_3t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_Scaler.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_Scaler.v" 177 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" 517 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1591 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113849854 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_3t21:auto_generated|a_dpfifo_mk21:dpfifo|altsyncram_38b1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_3t21:auto_generated\|a_dpfifo_mk21:dpfifo\|altsyncram_38b1:FIFOram\|q_b\[22\] " "Synthesized away node \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_3t21:auto_generated\|a_dpfifo_mk21:dpfifo\|altsyncram_38b1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_38b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_38b1.tdf" 697 2 0 } } { "db/a_dpfifo_mk21.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_mk21.tdf" 44 2 0 } } { "db/scfifo_3t21.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_3t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_Scaler.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_Scaler.v" 177 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" 517 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1591 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113849854 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_3t21:auto_generated|a_dpfifo_mk21:dpfifo|altsyncram_38b1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_3t21:auto_generated\|a_dpfifo_mk21:dpfifo\|altsyncram_38b1:FIFOram\|q_b\[23\] " "Synthesized away node \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_3t21:auto_generated\|a_dpfifo_mk21:dpfifo\|altsyncram_38b1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_38b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_38b1.tdf" 727 2 0 } } { "db/a_dpfifo_mk21.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_mk21.tdf" 44 2 0 } } { "db/scfifo_3t21.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_3t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_Scaler.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_Scaler.v" 177 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" 517 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1591 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113849854 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_3t21:auto_generated|a_dpfifo_mk21:dpfifo|altsyncram_38b1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_3t21:auto_generated\|a_dpfifo_mk21:dpfifo\|altsyncram_38b1:FIFOram\|q_b\[24\] " "Synthesized away node \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_3t21:auto_generated\|a_dpfifo_mk21:dpfifo\|altsyncram_38b1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_38b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_38b1.tdf" 757 2 0 } } { "db/a_dpfifo_mk21.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_mk21.tdf" 44 2 0 } } { "db/scfifo_3t21.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_3t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_Scaler.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_Scaler.v" 177 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" 517 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1591 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113849854 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_3t21:auto_generated|a_dpfifo_mk21:dpfifo|altsyncram_38b1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_3t21:auto_generated\|a_dpfifo_mk21:dpfifo\|altsyncram_38b1:FIFOram\|q_b\[25\] " "Synthesized away node \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_3t21:auto_generated\|a_dpfifo_mk21:dpfifo\|altsyncram_38b1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_38b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_38b1.tdf" 787 2 0 } } { "db/a_dpfifo_mk21.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_mk21.tdf" 44 2 0 } } { "db/scfifo_3t21.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_3t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_Scaler.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_Scaler.v" 177 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" 517 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1591 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113849854 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_3t21:auto_generated|a_dpfifo_mk21:dpfifo|altsyncram_38b1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_3t21:auto_generated\|a_dpfifo_mk21:dpfifo\|altsyncram_38b1:FIFOram\|q_b\[31\] " "Synthesized away node \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_3t21:auto_generated\|a_dpfifo_mk21:dpfifo\|altsyncram_38b1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_38b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_38b1.tdf" 967 2 0 } } { "db/a_dpfifo_mk21.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_mk21.tdf" 44 2 0 } } { "db/scfifo_3t21.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_3t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_Scaler.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_Scaler.v" 177 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" 517 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1591 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113849854 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_3t21:auto_generated|a_dpfifo_mk21:dpfifo|altsyncram_38b1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_l7j1:auto_generated\|altsyncram_hf11:fifo_ram\|q_b\[1\] " "Synthesized away node \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_l7j1:auto_generated\|altsyncram_hf11:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_hf11.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_hf11.tdf" 69 2 0 } } { "db/dcfifo_l7j1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/dcfifo_l7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_FIFO.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" 481 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1591 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113849854 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_l7j1:auto_generated|altsyncram_hf11:fifo_ram|ram_block5a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_l7j1:auto_generated\|altsyncram_hf11:fifo_ram\|q_b\[2\] " "Synthesized away node \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_l7j1:auto_generated\|altsyncram_hf11:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_hf11.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_hf11.tdf" 99 2 0 } } { "db/dcfifo_l7j1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/dcfifo_l7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_FIFO.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" 481 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1591 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113849854 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_l7j1:auto_generated|altsyncram_hf11:fifo_ram|ram_block5a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_l7j1:auto_generated\|altsyncram_hf11:fifo_ram\|q_b\[7\] " "Synthesized away node \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_l7j1:auto_generated\|altsyncram_hf11:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_hf11.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_hf11.tdf" 249 2 0 } } { "db/dcfifo_l7j1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/dcfifo_l7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_FIFO.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" 481 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1591 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113849854 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_l7j1:auto_generated|altsyncram_hf11:fifo_ram|ram_block5a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_l7j1:auto_generated\|altsyncram_hf11:fifo_ram\|q_b\[8\] " "Synthesized away node \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_l7j1:auto_generated\|altsyncram_hf11:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_hf11.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_hf11.tdf" 279 2 0 } } { "db/dcfifo_l7j1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/dcfifo_l7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_FIFO.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" 481 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1591 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113849854 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_l7j1:auto_generated|altsyncram_hf11:fifo_ram|ram_block5a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_l7j1:auto_generated\|altsyncram_hf11:fifo_ram\|q_b\[13\] " "Synthesized away node \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_l7j1:auto_generated\|altsyncram_hf11:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_hf11.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_hf11.tdf" 429 2 0 } } { "db/dcfifo_l7j1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/dcfifo_l7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_FIFO.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" 481 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1591 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113849854 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_l7j1:auto_generated|altsyncram_hf11:fifo_ram|ram_block5a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|altsyncram_58b1:FIFOram\|q_b\[0\] " "Synthesized away node \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|altsyncram_58b1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_58b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_58b1.tdf" 37 2 0 } } { "db/a_dpfifo_4731.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_4731.tdf" 45 2 0 } } { "db/scfifo_ff91.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_ff91.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_DMA.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_DMA.v" 260 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" 458 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1591 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113849854 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_ff91:auto_generated|a_dpfifo_4731:dpfifo|altsyncram_58b1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|altsyncram_58b1:FIFOram\|q_b\[5\] " "Synthesized away node \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|altsyncram_58b1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_58b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_58b1.tdf" 187 2 0 } } { "db/a_dpfifo_4731.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_4731.tdf" 45 2 0 } } { "db/scfifo_ff91.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_ff91.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_DMA.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_DMA.v" 260 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" 458 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1591 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113849854 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_ff91:auto_generated|a_dpfifo_4731:dpfifo|altsyncram_58b1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|altsyncram_58b1:FIFOram\|q_b\[6\] " "Synthesized away node \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|altsyncram_58b1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_58b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_58b1.tdf" 217 2 0 } } { "db/a_dpfifo_4731.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_4731.tdf" 45 2 0 } } { "db/scfifo_ff91.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_ff91.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_DMA.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_DMA.v" 260 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" 458 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1591 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113849854 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_ff91:auto_generated|a_dpfifo_4731:dpfifo|altsyncram_58b1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|altsyncram_58b1:FIFOram\|q_b\[11\] " "Synthesized away node \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|altsyncram_58b1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_58b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_58b1.tdf" 367 2 0 } } { "db/a_dpfifo_4731.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_4731.tdf" 45 2 0 } } { "db/scfifo_ff91.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_ff91.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_DMA.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_DMA.v" 260 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" 458 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1591 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113849854 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_ff91:auto_generated|a_dpfifo_4731:dpfifo|altsyncram_58b1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|altsyncram_58b1:FIFOram\|q_b\[17\] " "Synthesized away node \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|altsyncram_58b1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_58b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_58b1.tdf" 547 2 0 } } { "db/a_dpfifo_4731.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_4731.tdf" 45 2 0 } } { "db/scfifo_ff91.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_ff91.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_DMA.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_VGA_Pixel_DMA.v" 260 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" 458 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1591 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113849854 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_ff91:auto_generated|a_dpfifo_4731:dpfifo|altsyncram_58b1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_fr21:auto_generated\|a_dpfifo_2j21:dpfifo\|altsyncram_l7b1:FIFOram\|q_b\[7\] " "Synthesized away node \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_fr21:auto_generated\|a_dpfifo_2j21:dpfifo\|altsyncram_l7b1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_l7b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_l7b1.tdf" 247 2 0 } } { "db/a_dpfifo_2j21.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_2j21.tdf" 44 2 0 } } { "db/scfifo_fr21.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_fr21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v" 177 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem.vhd" 340 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" 374 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1591 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113849854 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_fr21:auto_generated|a_dpfifo_2j21:dpfifo|altsyncram_l7b1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_fr21:auto_generated\|a_dpfifo_2j21:dpfifo\|altsyncram_l7b1:FIFOram\|q_b\[9\] " "Synthesized away node \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_fr21:auto_generated\|a_dpfifo_2j21:dpfifo\|altsyncram_l7b1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_l7b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_l7b1.tdf" 307 2 0 } } { "db/a_dpfifo_2j21.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_2j21.tdf" 44 2 0 } } { "db/scfifo_fr21.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_fr21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v" 177 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem.vhd" 340 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" 374 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1591 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113849854 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_fr21:auto_generated|a_dpfifo_2j21:dpfifo|altsyncram_l7b1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_7f91:auto_generated\|a_dpfifo_s631:dpfifo\|altsyncram_l7b1:FIFOram\|q_b\[7\] " "Synthesized away node \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_7f91:auto_generated\|a_dpfifo_s631:dpfifo\|altsyncram_l7b1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_l7b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_l7b1.tdf" 247 2 0 } } { "db/a_dpfifo_s631.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_s631.tdf" 45 2 0 } } { "db/scfifo_7f91.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_7f91.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v" 260 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem.vhd" 299 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" 374 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1591 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113849854 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_7f91:auto_generated|a_dpfifo_s631:dpfifo|altsyncram_l7b1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_7f91:auto_generated\|a_dpfifo_s631:dpfifo\|altsyncram_l7b1:FIFOram\|q_b\[9\] " "Synthesized away node \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_7f91:auto_generated\|a_dpfifo_s631:dpfifo\|altsyncram_l7b1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_l7b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_l7b1.tdf" 307 2 0 } } { "db/a_dpfifo_s631.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_s631.tdf" 45 2 0 } } { "db/scfifo_7f91.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_7f91.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v" 260 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem_Char_Buf_Subsystem.vhd" 299 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_vga_subsystem.vhd" 374 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1591 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113849854 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_vga_subsystem:vga_subsystem|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_vga_subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_7f91:auto_generated|a_dpfifo_s631:dpfifo|altsyncram_l7b1:FIFOram|ram_block1a9"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1652113849854 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1652113849854 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "158 " "Ignored 158 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "158 " "Ignored 158 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1652113852632 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1652113852632 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Computer_System:u0\|MemMap:pwmy\|comb~synth " "Converted tri-state buffer \"Computer_System:u0\|MemMap:pwmy\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1652113852692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Computer_System:u0\|MemMap:pwmy\|comb~synth " "Converted tri-state buffer \"Computer_System:u0\|MemMap:pwmy\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1652113852692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Computer_System:u0\|MemMap:pwmy\|comb~synth " "Converted tri-state buffer \"Computer_System:u0\|MemMap:pwmy\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1652113852692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Computer_System:u0\|MemMap:pwmy\|comb~synth " "Converted tri-state buffer \"Computer_System:u0\|MemMap:pwmy\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1652113852692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Computer_System:u0\|MemMap:pwmy\|comb~synth " "Converted tri-state buffer \"Computer_System:u0\|MemMap:pwmy\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1652113852692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Computer_System:u0\|MemMap:pwmy\|comb~synth " "Converted tri-state buffer \"Computer_System:u0\|MemMap:pwmy\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1652113852692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Computer_System:u0\|MemMap:pwmy\|comb~synth " "Converted tri-state buffer \"Computer_System:u0\|MemMap:pwmy\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1652113852692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Computer_System:u0\|MemMap:pwmy\|comb~synth " "Converted tri-state buffer \"Computer_System:u0\|MemMap:pwmy\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1652113852692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Computer_System:u0\|MemMap:pwmy\|comb~synth " "Converted tri-state buffer \"Computer_System:u0\|MemMap:pwmy\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1652113852692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Computer_System:u0\|MemMap:pwmy\|comb~synth " "Converted tri-state buffer \"Computer_System:u0\|MemMap:pwmy\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1652113852692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Computer_System:u0\|MemMap:pwmy\|comb~synth " "Converted tri-state buffer \"Computer_System:u0\|MemMap:pwmy\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1652113852692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Computer_System:u0\|MemMap:pwmy\|comb~synth " "Converted tri-state buffer \"Computer_System:u0\|MemMap:pwmy\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1652113852692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Computer_System:u0\|MemMap:pwmy\|comb~synth " "Converted tri-state buffer \"Computer_System:u0\|MemMap:pwmy\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1652113852692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Computer_System:u0\|MemMap:pwmy\|comb~synth " "Converted tri-state buffer \"Computer_System:u0\|MemMap:pwmy\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1652113852692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Computer_System:u0\|MemMap:pwmy\|comb~synth " "Converted tri-state buffer \"Computer_System:u0\|MemMap:pwmy\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1652113852692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Computer_System:u0\|MemMap:pwmy\|comb~synth " "Converted tri-state buffer \"Computer_System:u0\|MemMap:pwmy\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1652113852692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Computer_System:u0\|MemMap:pwmy\|comb~synth " "Converted tri-state buffer \"Computer_System:u0\|MemMap:pwmy\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1652113852692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Computer_System:u0\|MemMap:pwmy\|comb~synth " "Converted tri-state buffer \"Computer_System:u0\|MemMap:pwmy\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1652113852692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Computer_System:u0\|MemMap:pwmy\|comb~synth " "Converted tri-state buffer \"Computer_System:u0\|MemMap:pwmy\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1652113852692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Computer_System:u0\|MemMap:pwmy\|comb~synth " "Converted tri-state buffer \"Computer_System:u0\|MemMap:pwmy\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1652113852692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Computer_System:u0\|MemMap:pwmy\|comb~synth " "Converted tri-state buffer \"Computer_System:u0\|MemMap:pwmy\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1652113852692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Computer_System:u0\|MemMap:pwmy\|comb~synth " "Converted tri-state buffer \"Computer_System:u0\|MemMap:pwmy\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1652113852692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Computer_System:u0\|MemMap:pwmy\|comb~synth " "Converted tri-state buffer \"Computer_System:u0\|MemMap:pwmy\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1652113852692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Computer_System:u0\|MemMap:pwmy\|comb~synth " "Converted tri-state buffer \"Computer_System:u0\|MemMap:pwmy\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1652113852692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Computer_System:u0\|MemMap:pwmy\|comb~synth " "Converted tri-state buffer \"Computer_System:u0\|MemMap:pwmy\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1652113852692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Computer_System:u0\|MemMap:pwmy\|comb~synth " "Converted tri-state buffer \"Computer_System:u0\|MemMap:pwmy\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1652113852692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Computer_System:u0\|MemMap:pwmy\|comb~synth " "Converted tri-state buffer \"Computer_System:u0\|MemMap:pwmy\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1652113852692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Computer_System:u0\|MemMap:pwmy\|comb~synth " "Converted tri-state buffer \"Computer_System:u0\|MemMap:pwmy\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1652113852692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Computer_System:u0\|MemMap:pwmy\|comb~synth " "Converted tri-state buffer \"Computer_System:u0\|MemMap:pwmy\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1652113852692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Computer_System:u0\|MemMap:pwmy\|comb~synth " "Converted tri-state buffer \"Computer_System:u0\|MemMap:pwmy\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1652113852692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Computer_System:u0\|MemMap:pwmy\|comb~synth " "Converted tri-state buffer \"Computer_System:u0\|MemMap:pwmy\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1652113852692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Computer_System:u0\|MemMap:pwmy\|comb~synth " "Converted tri-state buffer \"Computer_System:u0\|MemMap:pwmy\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1652113852692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Computer_System:u0\|MemMap:pwmx\|comb~synth " "Converted tri-state buffer \"Computer_System:u0\|MemMap:pwmx\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1652113852692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Computer_System:u0\|MemMap:pwmx\|comb~synth " "Converted tri-state buffer \"Computer_System:u0\|MemMap:pwmx\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1652113852692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Computer_System:u0\|MemMap:pwmx\|comb~synth " "Converted tri-state buffer \"Computer_System:u0\|MemMap:pwmx\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1652113852692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Computer_System:u0\|MemMap:pwmx\|comb~synth " "Converted tri-state buffer \"Computer_System:u0\|MemMap:pwmx\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1652113852692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Computer_System:u0\|MemMap:pwmx\|comb~synth " "Converted tri-state buffer \"Computer_System:u0\|MemMap:pwmx\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1652113852692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Computer_System:u0\|MemMap:pwmx\|comb~synth " "Converted tri-state buffer \"Computer_System:u0\|MemMap:pwmx\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1652113852692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Computer_System:u0\|MemMap:pwmx\|comb~synth " "Converted tri-state buffer \"Computer_System:u0\|MemMap:pwmx\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1652113852692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Computer_System:u0\|MemMap:pwmx\|comb~synth " "Converted tri-state buffer \"Computer_System:u0\|MemMap:pwmx\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1652113852692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Computer_System:u0\|MemMap:pwmx\|comb~synth " "Converted tri-state buffer \"Computer_System:u0\|MemMap:pwmx\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1652113852692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Computer_System:u0\|MemMap:pwmx\|comb~synth " "Converted tri-state buffer \"Computer_System:u0\|MemMap:pwmx\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1652113852692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Computer_System:u0\|MemMap:pwmx\|comb~synth " "Converted tri-state buffer \"Computer_System:u0\|MemMap:pwmx\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1652113852692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Computer_System:u0\|MemMap:pwmx\|comb~synth " "Converted tri-state buffer \"Computer_System:u0\|MemMap:pwmx\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1652113852692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Computer_System:u0\|MemMap:pwmx\|comb~synth " "Converted tri-state buffer \"Computer_System:u0\|MemMap:pwmx\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1652113852692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Computer_System:u0\|MemMap:pwmx\|comb~synth " "Converted tri-state buffer \"Computer_System:u0\|MemMap:pwmx\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1652113852692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Computer_System:u0\|MemMap:pwmx\|comb~synth " "Converted tri-state buffer \"Computer_System:u0\|MemMap:pwmx\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1652113852692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Computer_System:u0\|MemMap:pwmx\|comb~synth " "Converted tri-state buffer \"Computer_System:u0\|MemMap:pwmx\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1652113852692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Computer_System:u0\|MemMap:pwmx\|comb~synth " "Converted tri-state buffer \"Computer_System:u0\|MemMap:pwmx\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1652113852692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Computer_System:u0\|MemMap:pwmx\|comb~synth " "Converted tri-state buffer \"Computer_System:u0\|MemMap:pwmx\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1652113852692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Computer_System:u0\|MemMap:pwmx\|comb~synth " "Converted tri-state buffer \"Computer_System:u0\|MemMap:pwmx\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1652113852692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Computer_System:u0\|MemMap:pwmx\|comb~synth " "Converted tri-state buffer \"Computer_System:u0\|MemMap:pwmx\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1652113852692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Computer_System:u0\|MemMap:pwmx\|comb~synth " "Converted tri-state buffer \"Computer_System:u0\|MemMap:pwmx\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1652113852692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Computer_System:u0\|MemMap:pwmx\|comb~synth " "Converted tri-state buffer \"Computer_System:u0\|MemMap:pwmx\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1652113852692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Computer_System:u0\|MemMap:pwmx\|comb~synth " "Converted tri-state buffer \"Computer_System:u0\|MemMap:pwmx\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1652113852692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Computer_System:u0\|MemMap:pwmx\|comb~synth " "Converted tri-state buffer \"Computer_System:u0\|MemMap:pwmx\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1652113852692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Computer_System:u0\|MemMap:pwmx\|comb~synth " "Converted tri-state buffer \"Computer_System:u0\|MemMap:pwmx\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1652113852692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Computer_System:u0\|MemMap:pwmx\|comb~synth " "Converted tri-state buffer \"Computer_System:u0\|MemMap:pwmx\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1652113852692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Computer_System:u0\|MemMap:pwmx\|comb~synth " "Converted tri-state buffer \"Computer_System:u0\|MemMap:pwmx\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1652113852692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Computer_System:u0\|MemMap:pwmx\|comb~synth " "Converted tri-state buffer \"Computer_System:u0\|MemMap:pwmx\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1652113852692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Computer_System:u0\|MemMap:pwmx\|comb~synth " "Converted tri-state buffer \"Computer_System:u0\|MemMap:pwmx\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1652113852692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Computer_System:u0\|MemMap:pwmx\|comb~synth " "Converted tri-state buffer \"Computer_System:u0\|MemMap:pwmx\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1652113852692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Computer_System:u0\|MemMap:pwmx\|comb~synth " "Converted tri-state buffer \"Computer_System:u0\|MemMap:pwmx\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1652113852692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Computer_System:u0\|MemMap:pwmx\|comb~synth " "Converted tri-state buffer \"Computer_System:u0\|MemMap:pwmx\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1652113852692 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1652113852692 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_rqn1.tdf" 39 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_modular_adc_0.v" 104 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1539 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113856590 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_rqn1.tdf" 69 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_modular_adc_0.v" 104 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1539 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113856590 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_rqn1.tdf" 99 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_modular_adc_0.v" 104 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1539 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113856590 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_rqn1.tdf" 129 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_modular_adc_0.v" 104 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1539 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113856590 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_rqn1.tdf" 159 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_modular_adc_0.v" 104 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1539 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113856590 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_rqn1.tdf" 189 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_modular_adc_0.v" 104 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1539 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113856590 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_rqn1.tdf" 219 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_modular_adc_0.v" 104 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1539 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113856590 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_rqn1.tdf" 249 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_modular_adc_0.v" 104 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1539 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113856590 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_rqn1.tdf" 279 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_modular_adc_0.v" 104 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1539 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113856590 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_rqn1.tdf" 309 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_modular_adc_0.v" 104 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1539 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113856590 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_rqn1.tdf" 339 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_modular_adc_0.v" 104 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1539 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113856590 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_rqn1.tdf" 369 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_modular_adc_0.v" 104 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1539 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113856590 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1652113856590 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1652113856590 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_rqn1.tdf" 39 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_modular_adc_0.v" 104 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1539 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113858080 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_rqn1.tdf" 69 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_modular_adc_0.v" 104 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1539 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113858080 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_rqn1.tdf" 99 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_modular_adc_0.v" 104 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1539 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113858080 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_rqn1.tdf" 129 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_modular_adc_0.v" 104 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1539 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113858080 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_rqn1.tdf" 159 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_modular_adc_0.v" 104 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1539 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113858080 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_rqn1.tdf" 189 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_modular_adc_0.v" 104 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1539 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113858080 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_rqn1.tdf" 219 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_modular_adc_0.v" 104 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1539 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113858080 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_rqn1.tdf" 249 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_modular_adc_0.v" 104 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1539 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113858080 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_rqn1.tdf" 279 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_modular_adc_0.v" 104 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1539 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113858080 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_rqn1.tdf" 309 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_modular_adc_0.v" 104 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1539 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113858080 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_rqn1.tdf" 339 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_modular_adc_0.v" 104 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1539 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113858080 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_rqn1.tdf" 369 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_modular_adc_0.v" 104 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1539 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113858080 "|DE10_Lite_Computer|Computer_System:u0|Computer_System_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1652113858080 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1652113858080 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1652113860528 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1652113860528 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "16 " "Inferred 16 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image\|altera_up_video_ascii_rom_128:ASCII_Character_Rom\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image\|altera_up_video_ascii_rom_128:ASCII_Character_Rom\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE10_Lite_Computer.ram0_altera_up_video_ascii_rom_128_204429e5.hdl.mif " "Parameter INIT_FILE set to db/DE10_Lite_Computer.ram0_altera_up_video_ascii_rom_128_204429e5.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|sign_div_pipeline0c_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|sign_div_pipeline0c_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 32 " "Parameter TAP_DISTANCE set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 7 " "Parameter WIDTH set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|and_or_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|and_or_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 30 " "Parameter TAP_DISTANCE set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|exp_pipeline0c_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|exp_pipeline0c_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 29 " "Parameter TAP_DISTANCE set to 29" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 9 " "Parameter WIDTH set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 24 " "Parameter TAP_DISTANCE set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 22 " "Parameter TAP_DISTANCE set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 20 " "Parameter TAP_DISTANCE set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 18 " "Parameter TAP_DISTANCE set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 16 " "Parameter TAP_DISTANCE set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 14 " "Parameter TAP_DISTANCE set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 12 " "Parameter TAP_DISTANCE set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|sign_node_ff0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|sign_node_ff0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 10 " "Parameter TAP_DISTANCE set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 4 " "Parameter WIDTH set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|input_is_infinity_dffe_0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|input_is_infinity_dffe_0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 8 " "Parameter TAP_DISTANCE set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 6 " "Parameter WIDTH set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|input_is_nan_dffe1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|input_is_nan_dffe1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 6 " "Parameter WIDTH set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|sign_dffe31_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|sign_dffe31_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 48 " "Parameter WIDTH set to 48" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652113870273 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113870273 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1652113870273 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Computer_System:u0\|MemMap:pwmx\|PWM:unit0\|ALGO:unit1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Computer_System:u0\|MemMap:pwmx\|PWM:unit0\|ALGO:unit1\|Mult0\"" {  } { { "algo.vhd" "Mult0" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/algo.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113870273 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Computer_System:u0\|MemMap:pwmy\|PWM:unit0\|ALGO:unit1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Computer_System:u0\|MemMap:pwmy\|PWM:unit0\|ALGO:unit1\|Mult0\"" {  } { { "algo.vhd" "Mult0" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/algo.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113870273 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1652113870273 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113870313 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113870313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113870313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113870313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113870313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113870313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113870313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113870313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113870313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113870313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113870313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113870313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113870313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113870313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113870313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113870313 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113870313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m4g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m4g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m4g1 " "Found entity 1: altsyncram_m4g1" {  } { { "db/altsyncram_m4g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_m4g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113870373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113870373 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image\|altera_up_video_ascii_rom_128:ASCII_Character_Rom\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image\|altera_up_video_ascii_rom_128:ASCII_Character_Rom\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113870433 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image\|altera_up_video_ascii_rom_128:ASCII_Character_Rom\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"Computer_System:u0\|Computer_System_vga_subsystem:vga_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_vga_subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image\|altera_up_video_ascii_rom_128:ASCII_Character_Rom\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113870433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113870433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113870433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113870433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113870433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113870433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113870433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113870433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113870433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE10_Lite_Computer.ram0_altera_up_video_ascii_rom_128_204429e5.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE10_Lite_Computer.ram0_altera_up_video_ascii_rom_128_204429e5.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113870433 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113870433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t5a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t5a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t5a1 " "Found entity 1: altsyncram_t5a1" {  } { { "db/altsyncram_t5a1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_t5a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113870483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113870483 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|altshift_taps:sign_div_pipeline0c_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|altshift_taps:sign_div_pipeline0c_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113870683 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|altshift_taps:sign_div_pipeline0c_rtl_0 " "Instantiated megafunction \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|altshift_taps:sign_div_pipeline0c_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113870683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 32 " "Parameter \"TAP_DISTANCE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113870683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 7 " "Parameter \"WIDTH\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113870683 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113870683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_jgm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_jgm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_jgm " "Found entity 1: shift_taps_jgm" {  } { { "db/shift_taps_jgm.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/shift_taps_jgm.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113870733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113870733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sca1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sca1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sca1 " "Found entity 1: altsyncram_sca1" {  } { { "db/altsyncram_sca1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_sca1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113870793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113870793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_f5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_f5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_f5f " "Found entity 1: cntr_f5f" {  } { { "db/cntr_f5f.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/cntr_f5f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113870863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113870863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hrb " "Found entity 1: cmpr_hrb" {  } { { "db/cmpr_hrb.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/cmpr_hrb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113870923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113870923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5lg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5lg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5lg " "Found entity 1: cntr_5lg" {  } { { "db/cntr_5lg.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/cntr_5lg.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113870983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113870983 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|altshift_taps:and_or_dffe_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|altshift_taps:and_or_dffe_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113871083 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|altshift_taps:and_or_dffe_rtl_0 " "Instantiated megafunction \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|altshift_taps:and_or_dffe_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113871083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 30 " "Parameter \"TAP_DISTANCE\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113871083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113871083 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113871083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_cgm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_cgm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_cgm " "Found entity 1: shift_taps_cgm" {  } { { "db/shift_taps_cgm.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/shift_taps_cgm.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113871143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113871143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0da1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0da1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0da1 " "Found entity 1: altsyncram_0da1" {  } { { "db/altsyncram_0da1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_0da1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113871203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113871203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m5f " "Found entity 1: cntr_m5f" {  } { { "db/cntr_m5f.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/cntr_m5f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113871263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113871263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_clg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_clg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_clg " "Found entity 1: cntr_clg" {  } { { "db/cntr_clg.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/cntr_clg.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113871352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113871352 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|altshift_taps:exp_pipeline0c_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|altshift_taps:exp_pipeline0c_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113871452 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|altshift_taps:exp_pipeline0c_rtl_0 " "Instantiated megafunction \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|altshift_taps:exp_pipeline0c_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113871452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 29 " "Parameter \"TAP_DISTANCE\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113871452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 9 " "Parameter \"WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113871452 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113871452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_rgm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_rgm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_rgm " "Found entity 1: shift_taps_rgm" {  } { { "db/shift_taps_rgm.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/shift_taps_rgm.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113871502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113871502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cda1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cda1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cda1 " "Found entity 1: altsyncram_cda1" {  } { { "db/altsyncram_cda1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_cda1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113871562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113871562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_l5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_l5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_l5f " "Found entity 1: cntr_l5f" {  } { { "db/cntr_l5f.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/cntr_l5f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113871632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113871632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_blg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_blg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_blg " "Found entity 1: cntr_blg" {  } { { "db/cntr_blg.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/cntr_blg.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113871712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113871712 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\|altshift_taps:rom_out_dffe_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\|altshift_taps:rom_out_dffe_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113871802 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\|altshift_taps:rom_out_dffe_rtl_0 " "Instantiated megafunction \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\|altshift_taps:rom_out_dffe_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113871802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 24 " "Parameter \"TAP_DISTANCE\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113871802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Parameter \"WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113871802 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113871802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_ggm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_ggm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_ggm " "Found entity 1: shift_taps_ggm" {  } { { "db/shift_taps_ggm.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/shift_taps_ggm.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113871862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113871862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mca1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mca1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mca1 " "Found entity 1: altsyncram_mca1" {  } { { "db/altsyncram_mca1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_mca1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113871922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113871922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g5f " "Found entity 1: cntr_g5f" {  } { { "db/cntr_g5f.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/cntr_g5f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113871982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113871982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6lg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6lg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6lg " "Found entity 1: cntr_6lg" {  } { { "db/cntr_6lg.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/cntr_6lg.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113872072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113872072 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13\|altshift_taps:rom_out_dffe_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13\|altshift_taps:rom_out_dffe_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113872162 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13\|altshift_taps:rom_out_dffe_rtl_0 " "Instantiated megafunction \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13\|altshift_taps:rom_out_dffe_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113872162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 22 " "Parameter \"TAP_DISTANCE\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113872162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Parameter \"WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113872162 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113872162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_egm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_egm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_egm " "Found entity 1: shift_taps_egm" {  } { { "db/shift_taps_egm.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/shift_taps_egm.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113872222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113872222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ica1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ica1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ica1 " "Found entity 1: altsyncram_ica1" {  } { { "db/altsyncram_ica1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_ica1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113872282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113872282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_e5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_e5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_e5f " "Found entity 1: cntr_e5f" {  } { { "db/cntr_e5f.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/cntr_e5f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113872342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113872342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4lg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4lg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4lg " "Found entity 1: cntr_4lg" {  } { { "db/cntr_4lg.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/cntr_4lg.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113872432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113872432 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14\|altshift_taps:rom_out_dffe_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14\|altshift_taps:rom_out_dffe_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113872542 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14\|altshift_taps:rom_out_dffe_rtl_0 " "Instantiated megafunction \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14\|altshift_taps:rom_out_dffe_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113872542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 20 " "Parameter \"TAP_DISTANCE\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113872542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Parameter \"WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113872542 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113872542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_dgm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_dgm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_dgm " "Found entity 1: shift_taps_dgm" {  } { { "db/shift_taps_dgm.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/shift_taps_dgm.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113872592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113872592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1da1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1da1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1da1 " "Found entity 1: altsyncram_1da1" {  } { { "db/altsyncram_1da1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_1da1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113872652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113872652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n5f " "Found entity 1: cntr_n5f" {  } { { "db/cntr_n5f.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/cntr_n5f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113872722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113872722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dlg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dlg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dlg " "Found entity 1: cntr_dlg" {  } { { "db/cntr_dlg.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/cntr_dlg.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113872802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113872802 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15\|altshift_taps:rom_out_dffe_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15\|altshift_taps:rom_out_dffe_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113872892 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15\|altshift_taps:rom_out_dffe_rtl_0 " "Instantiated megafunction \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15\|altshift_taps:rom_out_dffe_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113872892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 18 " "Parameter \"TAP_DISTANCE\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113872892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Parameter \"WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113872892 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113872892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_kgm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_kgm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_kgm " "Found entity 1: shift_taps_kgm" {  } { { "db/shift_taps_kgm.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/shift_taps_kgm.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113872952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113872952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qca1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qca1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qca1 " "Found entity 1: altsyncram_qca1" {  } { { "db/altsyncram_qca1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_qca1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113873012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113873012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i5f " "Found entity 1: cntr_i5f" {  } { { "db/cntr_i5f.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/cntr_i5f.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113873072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113873072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9lg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9lg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9lg " "Found entity 1: cntr_9lg" {  } { { "db/cntr_9lg.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/cntr_9lg.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113873141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113873141 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16\|altshift_taps:rom_out_dffe_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16\|altshift_taps:rom_out_dffe_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113873231 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16\|altshift_taps:rom_out_dffe_rtl_0 " "Instantiated megafunction \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16\|altshift_taps:rom_out_dffe_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113873231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 16 " "Parameter \"TAP_DISTANCE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113873231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Parameter \"WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113873231 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113873231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_hgm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_hgm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_hgm " "Found entity 1: shift_taps_hgm" {  } { { "db/shift_taps_hgm.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/shift_taps_hgm.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113873281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113873281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nca1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nca1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nca1 " "Found entity 1: altsyncram_nca1" {  } { { "db/altsyncram_nca1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_nca1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113873351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113873351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h5f " "Found entity 1: cntr_h5f" {  } { { "db/cntr_h5f.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/cntr_h5f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113873411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113873411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_grb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_grb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_grb " "Found entity 1: cmpr_grb" {  } { { "db/cmpr_grb.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/cmpr_grb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113873471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113873471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7lg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7lg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7lg " "Found entity 1: cntr_7lg" {  } { { "db/cntr_7lg.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/cntr_7lg.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113873541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113873541 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17\|altshift_taps:rom_out_dffe_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17\|altshift_taps:rom_out_dffe_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113873651 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17\|altshift_taps:rom_out_dffe_rtl_0 " "Instantiated megafunction \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17\|altshift_taps:rom_out_dffe_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113873651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 14 " "Parameter \"TAP_DISTANCE\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113873651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Parameter \"WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113873651 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113873651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_fgm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_fgm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_fgm " "Found entity 1: shift_taps_fgm" {  } { { "db/shift_taps_fgm.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/shift_taps_fgm.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113873701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113873701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jca1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jca1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jca1 " "Found entity 1: altsyncram_jca1" {  } { { "db/altsyncram_jca1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_jca1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113873771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113873771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_j5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_j5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_j5f " "Found entity 1: cntr_j5f" {  } { { "db/cntr_j5f.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/cntr_j5f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113873831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113873831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8lg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8lg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8lg " "Found entity 1: cntr_8lg" {  } { { "db/cntr_8lg.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/cntr_8lg.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113873921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113873921 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18\|altshift_taps:rom_out_dffe_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18\|altshift_taps:rom_out_dffe_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113874011 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18\|altshift_taps:rom_out_dffe_rtl_0 " "Instantiated megafunction \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18\|altshift_taps:rom_out_dffe_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113874011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 12 " "Parameter \"TAP_DISTANCE\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113874011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Parameter \"WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113874011 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113874011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_igm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_igm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_igm " "Found entity 1: shift_taps_igm" {  } { { "db/shift_taps_igm.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/shift_taps_igm.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113874061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113874061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eca1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eca1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eca1 " "Found entity 1: altsyncram_eca1" {  } { { "db/altsyncram_eca1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_eca1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113874131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113874131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_c5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_c5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_c5f " "Found entity 1: cntr_c5f" {  } { { "db/cntr_c5f.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/cntr_c5f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113874191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113874191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2lg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2lg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2lg " "Found entity 1: cntr_2lg" {  } { { "db/cntr_2lg.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/cntr_2lg.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113874281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113874281 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|altshift_taps:sign_node_ff0_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|altshift_taps:sign_node_ff0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113874381 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|altshift_taps:sign_node_ff0_rtl_0 " "Instantiated megafunction \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|altshift_taps:sign_node_ff0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113874381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 10 " "Parameter \"TAP_DISTANCE\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113874381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113874381 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113874381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_lgm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_lgm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_lgm " "Found entity 1: shift_taps_lgm" {  } { { "db/shift_taps_lgm.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/shift_taps_lgm.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113874431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113874431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s9a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s9a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s9a1 " "Found entity 1: altsyncram_s9a1" {  } { { "db/altsyncram_s9a1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_s9a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113874501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113874501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_24f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_24f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_24f " "Found entity 1: cntr_24f" {  } { { "db/cntr_24f.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/cntr_24f.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113874561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113874561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pjg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pjg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pjg " "Found entity 1: cntr_pjg" {  } { { "db/cntr_pjg.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/cntr_pjg.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113874631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113874631 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|altshift_taps:input_is_infinity_dffe_0_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|altshift_taps:input_is_infinity_dffe_0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113874721 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|altshift_taps:input_is_infinity_dffe_0_rtl_0 " "Instantiated megafunction \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|altshift_taps:input_is_infinity_dffe_0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113874721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 8 " "Parameter \"TAP_DISTANCE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113874721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113874721 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113874721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_5fm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_5fm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_5fm " "Found entity 1: shift_taps_5fm" {  } { { "db/shift_taps_5fm.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/shift_taps_5fm.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113874781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113874781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t9a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t9a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t9a1 " "Found entity 1: altsyncram_t9a1" {  } { { "db/altsyncram_t9a1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_t9a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113874841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113874841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_04f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_04f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_04f " "Found entity 1: cntr_04f" {  } { { "db/cntr_04f.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/cntr_04f.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113874901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113874901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_frb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_frb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_frb " "Found entity 1: cmpr_frb" {  } { { "db/cmpr_frb.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/cmpr_frb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113874971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113874971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mjg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mjg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mjg " "Found entity 1: cntr_mjg" {  } { { "db/cntr_mjg.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/cntr_mjg.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113875041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113875041 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|altshift_taps:input_is_nan_dffe1_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|altshift_taps:input_is_nan_dffe1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113875140 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|altshift_taps:input_is_nan_dffe1_rtl_0 " "Instantiated megafunction \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|altshift_taps:input_is_nan_dffe1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113875140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 6 " "Parameter \"TAP_DISTANCE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113875140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113875140 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113875140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_3fm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_3fm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_3fm " "Found entity 1: shift_taps_3fm" {  } { { "db/shift_taps_3fm.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/shift_taps_3fm.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113875200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113875200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m9a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m9a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m9a1 " "Found entity 1: altsyncram_m9a1" {  } { { "db/altsyncram_m9a1.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_m9a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113875260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113875260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_t3f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_t3f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_t3f " "Found entity 1: cntr_t3f" {  } { { "db/cntr_t3f.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/cntr_t3f.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113875330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113875330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kjg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kjg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kjg " "Found entity 1: cntr_kjg" {  } { { "db/cntr_kjg.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/cntr_kjg.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113875390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113875390 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|altshift_taps:sign_dffe31_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|altshift_taps:sign_dffe31_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113875490 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|altshift_taps:sign_dffe31_rtl_0 " "Instantiated megafunction \"Computer_System:u0\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|altshift_taps:sign_dffe31_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113875490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113875490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 48 " "Parameter \"WIDTH\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113875490 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113875490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_mgm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_mgm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_mgm " "Found entity 1: shift_taps_mgm" {  } { { "db/shift_taps_mgm.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/shift_taps_mgm.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113875540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113875540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1k51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1k51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1k51 " "Found entity 1: altsyncram_1k51" {  } { { "db/altsyncram_1k51.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altsyncram_1k51.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113875610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113875610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_oed.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_oed.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_oed " "Found entity 1: add_sub_oed" {  } { { "db/add_sub_oed.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/add_sub_oed.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113875690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113875690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s3f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s3f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s3f " "Found entity 1: cntr_s3f" {  } { { "db/cntr_s3f.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/cntr_s3f.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113875750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113875750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_erb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_erb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_erb " "Found entity 1: cmpr_erb" {  } { { "db/cmpr_erb.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/cmpr_erb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113875820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113875820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjg " "Found entity 1: cntr_fjg" {  } { { "db/cntr_fjg.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/cntr_fjg.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113875890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113875890 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|MemMap:pwmx\|PWM:unit0\|ALGO:unit1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Computer_System:u0\|MemMap:pwmx\|PWM:unit0\|ALGO:unit1\|lpm_mult:Mult0\"" {  } { { "algo.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/algo.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113875940 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|MemMap:pwmx\|PWM:unit0\|ALGO:unit1\|lpm_mult:Mult0 " "Instantiated megafunction \"Computer_System:u0\|MemMap:pwmx\|PWM:unit0\|ALGO:unit1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113875940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113875940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113875940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113875940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113875940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113875940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113875940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113875940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652113875940 ""}  } { { "algo.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/algo.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652113875940 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:u0\|MemMap:pwmx\|PWM:unit0\|ALGO:unit1\|lpm_mult:Mult0\|multcore:mult_core Computer_System:u0\|MemMap:pwmx\|PWM:unit0\|ALGO:unit1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Computer_System:u0\|MemMap:pwmx\|PWM:unit0\|ALGO:unit1\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"Computer_System:u0\|MemMap:pwmx\|PWM:unit0\|ALGO:unit1\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "algo.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/algo.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113876130 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:u0\|MemMap:pwmx\|PWM:unit0\|ALGO:unit1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder Computer_System:u0\|MemMap:pwmx\|PWM:unit0\|ALGO:unit1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Computer_System:u0\|MemMap:pwmx\|PWM:unit0\|ALGO:unit1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Computer_System:u0\|MemMap:pwmx\|PWM:unit0\|ALGO:unit1\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "algo.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/algo.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113876220 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:u0\|MemMap:pwmx\|PWM:unit0\|ALGO:unit1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] Computer_System:u0\|MemMap:pwmx\|PWM:unit0\|ALGO:unit1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Computer_System:u0\|MemMap:pwmx\|PWM:unit0\|ALGO:unit1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Computer_System:u0\|MemMap:pwmx\|PWM:unit0\|ALGO:unit1\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "algo.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/algo.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113876250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_brg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_brg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_brg " "Found entity 1: add_sub_brg" {  } { { "db/add_sub_brg.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/add_sub_brg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652113876310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113876310 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:u0\|MemMap:pwmx\|PWM:unit0\|ALGO:unit1\|lpm_mult:Mult0\|altshift:external_latency_ffs Computer_System:u0\|MemMap:pwmx\|PWM:unit0\|ALGO:unit1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Computer_System:u0\|MemMap:pwmx\|PWM:unit0\|ALGO:unit1\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Computer_System:u0\|MemMap:pwmx\|PWM:unit0\|ALGO:unit1\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "algo.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/algo.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113876380 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "22 " "22 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1652113878379 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 442 -1 0 } } { "Computer_System/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "Computer_System/synthesis/submodules/Computer_System_touch_spi.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_touch_spi.v" 243 -1 0 } } { "Computer_System/synthesis/submodules/Computer_System_touch_spi.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_touch_spi.v" 132 -1 0 } } { "Computer_System/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 356 -1 0 } } { "Computer_System/synthesis/submodules/Computer_System_touch_spi.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_touch_spi.v" 253 -1 0 } } { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" 352 -1 0 } } { "Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "Computer_System/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 178 -1 0 } } { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2912 -1 0 } } { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 3553 -1 0 } } { "db/shift_taps_jgm.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/shift_taps_jgm.tdf" 39 2 0 } } { "db/shift_taps_lgm.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/shift_taps_lgm.tdf" 39 2 0 } } { "Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" 398 -1 0 } } { "Computer_System/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 36 -1 0 } } { "Computer_System/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c_txshifter.v" 35 -1 0 } } { "Computer_System/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 47 -1 0 } } { "Computer_System/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 56 -1 0 } } { "Computer_System/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 37 -1 0 } } { "Computer_System/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c_txshifter.v" 36 -1 0 } } { "Computer_System/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 37 -1 0 } } { "Computer_System/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 46 -1 0 } } { "Computer_System/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 54 -1 0 } } { "Computer_System/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c_csr.v" 245 -1 0 } } { "Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2099 -1 0 } } { "db/shift_taps_3fm.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/shift_taps_3fm.tdf" 39 2 0 } } { "db/shift_taps_mgm.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/shift_taps_mgm.tdf" 42 2 0 } } { "db/shift_taps_5fm.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/shift_taps_5fm.tdf" 39 2 0 } } { "Computer_System/synthesis/submodules/Computer_System_adc_pll.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_adc_pll.v" 272 -1 0 } } { "Computer_System/synthesis/submodules/altera_avalon_i2c_mstfsm.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c_mstfsm.v" 73 -1 0 } } { "Computer_System/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c_csr.v" 229 -1 0 } } { "Computer_System/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c_csr.v" 237 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "Computer_System/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c_spksupp.v" 85 -1 0 } } { "Computer_System/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 127 -1 0 } } { "Computer_System/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c_fifo.v" 43 -1 0 } } { "Computer_System/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c_fifo.v" 42 -1 0 } } { "Computer_System/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c_txshifter.v" 107 -1 0 } } { "db/shift_taps_rgm.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/shift_taps_rgm.tdf" 39 2 0 } } { "Computer_System/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c_spksupp.v" 130 -1 0 } } { "Computer_System/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c_condt_det.v" 49 -1 0 } } { "Computer_System/synthesis/submodules/Computer_System_Interval_Timer.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Interval_Timer.v" 176 -1 0 } } { "Computer_System/synthesis/submodules/Computer_System_Interval_Timer.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Interval_Timer.v" 167 -1 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_sample_store.v" 96 -1 0 } } { "Computer_System/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c_spksupp.v" 38 -1 0 } } { "Computer_System/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c_condt_det.v" 38 -1 0 } } { "db/shift_taps_cgm.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/shift_taps_cgm.tdf" 39 2 0 } } { "Computer_System/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c_spksupp.v" 39 -1 0 } } { "Computer_System/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c_spksupp.v" 34 -1 0 } } { "Computer_System/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c_condt_det.v" 48 -1 0 } } { "Computer_System/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_avalon_i2c_spksupp.v" 37 -1 0 } } { "db/shift_taps_ggm.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/shift_taps_ggm.tdf" 39 2 0 } } { "db/shift_taps_egm.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/shift_taps_egm.tdf" 39 2 0 } } { "db/shift_taps_dgm.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/shift_taps_dgm.tdf" 39 2 0 } } { "db/shift_taps_kgm.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/shift_taps_kgm.tdf" 39 2 0 } } { "db/shift_taps_hgm.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/shift_taps_hgm.tdf" 39 2 0 } } { "db/shift_taps_fgm.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/shift_taps_fgm.tdf" 39 2 0 } } { "db/shift_taps_igm.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/shift_taps_igm.tdf" 39 2 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control_fsm.v" 42 -1 0 } } { "Computer_System/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_modular_adc_control_fsm.v" 735 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1652113878898 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1652113878898 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652113887644 "|DE10_Lite_Computer|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652113887644 "|DE10_Lite_Computer|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652113887644 "|DE10_Lite_Computer|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652113887644 "|DE10_Lite_Computer|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652113887644 "|DE10_Lite_Computer|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652113887644 "|DE10_Lite_Computer|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652113887644 "|DE10_Lite_Computer|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652113887644 "|DE10_Lite_Computer|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_CS GND " "Pin \"LCD_CS\" is stuck at GND" {  } { { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652113887644 "|DE10_Lite_Computer|LCD_CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RD VCC " "Pin \"LCD_RD\" is stuck at VCC" {  } { { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652113887644 "|DE10_Lite_Computer|LCD_RD"} { "Warning" "WMLS_MLS_STUCK_PIN" "ACCEL_MODE VCC " "Pin \"ACCEL_MODE\" is stuck at VCC" {  } { { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652113887644 "|DE10_Lite_Computer|ACCEL_MODE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ACCEL_SDO GND " "Pin \"ACCEL_SDO\" is stuck at GND" {  } { { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652113887644 "|DE10_Lite_Computer|ACCEL_SDO"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1652113887644 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113888703 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "832 " "832 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652113898448 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1652113898898 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1652113898898 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113899078 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113902216 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 3 0 0 " "Adding 3 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652113908952 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652113908952 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "Computer_System:u0\|Computer_System_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"Computer_System:u0\|Computer_System_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/altpll_nea2.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altpll_nea2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "Computer_System/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_System_PLL.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v" 35 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1462 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1652113909582 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "Computer_System:u0\|Computer_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8aa2:auto_generated\|pll1 compensate_clock clock0 CLK\[0\] " "PLL \"Computer_System:u0\|Computer_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8aa2:auto_generated\|pll1\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/altpll_8aa2.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altpll_8aa2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "Computer_System/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_video_pll_0.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_video_pll_0.v" 34 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1677 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1652113909582 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "Computer_System:u0\|Computer_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8aa2:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"Computer_System:u0\|Computer_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8aa2:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/altpll_8aa2.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altpll_8aa2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "Computer_System/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_video_pll_0.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_video_pll_0.v" 34 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1677 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1652113909582 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_ADC_10 " "No output dependent on input pin \"CLOCK_ADC_10\"" {  } { { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652113910442 "|DE10_Lite_Computer|CLOCK_ADC_10"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1652113910442 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18224 " "Implemented 18224 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652113910442 ""} { "Info" "ICUT_CUT_TM_OPINS" "125 " "Implemented 125 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652113910442 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "18 " "Implemented 18 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1652113910442 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17673 " "Implemented 17673 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652113910442 ""} { "Info" "ICUT_CUT_TM_RAMS" "375 " "Implemented 375 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1652113910442 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1652113910442 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "7 " "Implemented 7 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1652113910442 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652113910442 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 237 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 237 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5304 " "Peak virtual memory: 5304 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652113910691 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 09 11:31:50 2022 " "Processing ended: Mon May 09 11:31:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652113910691 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:55 " "Elapsed time: 00:01:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652113910691 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:12 " "Total CPU time (on all processors): 00:02:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652113910691 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652113910691 ""}
