The following are FPGA implementation results for two FPGA families.
\input ../results.tex

\begin{table}[H]
\ifdefined\XILINX
\ifdefined\INTEL
\begin{minipage}{0.45\linewidth}
\else
\begin{minipage}{\linewidth}
\fi
\centering
\begin{tabular}{|l|r|}
\hline
\rowcolor{iob-green}
\textbf{Resource}  & \textbf{Used} \\
\hline
\hline
\input vivado.tex 
\end{tabular}
\end{minipage}
\fi
\ifdefined\INTEL
\ifdefined\XILINX
\begin{minipage}{0.45\linewidth}
\else
\begin{minipage}{\linewidth}
\fi
\centering
\begin{tabular}{|l|r|}
\hline
\rowcolor{iob-green}
\textbf{Resource}  & \textbf{Used} \\
\hline
\hline
\input quartus.tex 
\end{tabular}
\end{minipage}
\fi
\ifdefined\INTEL
\if@undefined\XILINX
\caption{FPGA results for Kintex Ultrascale (left) and Cyclone V GT (right).}
\fi
\if@undefined\XILINX
\caption{FPGA results for Cyclone V GT.}
\fi
\fi
\ifdefined\XILINX
\if@undefined\INTEL
\caption{FPGA results for Kintex Ultrascale.}
\fi
\fi
\label{tab:fpga_results}
\end{table}

\ifdefined\ASIC
\begin{table}[H]
\centering
\begin{tabular}{|l|r|r|}
\hline
\rowcolor{iob-green}
\textbf{Module} & \textbf{Area} ($\SI{}{\milli\meter\squared}$)  & \textbf{Cells}\\
\hline
\hline
\input asic_results.tex
\end{tabular}
\caption{ASIC results for node UMC 130nm.}
\label{tab:asic_results}
\end{table}
\fi
