llpPhy	,	V_51
maxBlockSize	,	V_90
userData	,	V_56
dmacHw_TRANSFER_STATUS_e	,	T_9
dmacHw_GET_CONFIG_HI	,	F_45
dmacHw_ERROR_INT_CLEAR	,	F_31
pMiscReg	,	V_4
dmacHw_setDataDescriptor	,	F_54
dmacHw_getDmaControllerAttribute	,	F_58
dmacHw_DESC_INIT	,	V_50
dataLen	,	V_81
virt2PhyOffset	,	V_20
dstMaxTransactionWidth	,	V_74
len	,	V_45
dmacHw_CONFIG_t	,	T_5
transferMode	,	V_27
srcMaxTransactionWidth	,	V_71
dmacHw_REG_CTL_TTFC_PM_PERI	,	V_113
ctl	,	V_21
dmacHw_DMA_START	,	F_15
dmacHw_RESET_CONFIG_HI	,	F_28
dmacHw_SRC_PERI_INTF	,	F_40
pSrcAddr	,	V_79
module	,	V_5
dmacHw_MISC_t	,	T_4
descCount	,	V_88
dmacHw_GET_NUM_INTERFACE	,	F_60
pStart	,	V_84
dmacHw_NEXT_DESC	,	F_13
pHead	,	V_29
srcMasterInterface	,	V_110
dmacHw_initDescriptor	,	F_38
dmacHw_REG_CTL_DONE	,	V_22
dmacHw_GET_MAX_BLOCK_SIZE	,	F_59
dmacHw_TRANSFER_STATUS_BUSY	,	V_76
descriptorPhyAddr	,	V_44
dmacHw_REG_CFG_HI_UPDATE_DST_STAT	,	V_63
dmacHw_GET_NUM_CHANNEL	,	F_17
dmacHw_CONTROLLER_ATTRIB_e	,	T_12
dmacHw_INTERRUPT_ENABLE	,	V_67
blkTs	,	V_86
dmacHw_RESET_CONTROL_LO	,	F_25
channelId	,	V_40
dmacHw_TRAN_INT_ENABLE	,	F_47
uint32_t	,	T_1
i	,	V_33
dmacHw_REG_CTL_BLOCK_TS_MASK	,	V_115
dmacHw_DESC_t	,	T_7
dstUpdate	,	V_107
dmacHw_initiateTransfer	,	F_5
pEnd	,	V_25
dmacHw_DESC_RING_t	,	T_6
dmacHw_GET_DESC_RING	,	F_6
errorInterrupt	,	V_69
dmacHw_MAX_CHANNEL_COUNT	,	V_38
dmacHw_SET_SAR	,	F_9
dmacHw_configChannel	,	F_39
dmacHw_DST_PERI_INTF	,	F_41
descUpdated	,	V_19
dmacHw_TRANSFER_MODE_PERIODIC	,	V_28
pConfig	,	V_14
dmacHw_TRANSFER_STATUS_ERROR	,	V_77
pRing	,	V_16
dstScatterJump	,	V_75
dmacHw_ASSERT	,	F_4
dmacHw_MAX_BLOCKSIZE	,	V_91
dmacHw_TRANSFER_TYPE_PERIPHERAL_TO_PERIPHERAL	,	V_103
dmacHw_REG_CTL_TTFC_MP_PERI	,	V_114
dmacHw_REG_INT_RAW_ERROR	,	F_53
count	,	V_89
dmacHw_SET_CHANNEL_PRIORITY	,	F_42
pDstAddr	,	V_80
dmacHw_CONTROLLER_ATTRIB_CHANNEL_FIFO_SIZE	,	V_121
pTail	,	V_49
dmacHw_REG_CFG_HI_UPDATE_SRC_STAT	,	V_65
dmacHw_GET_CHANNEL_DATA_WIDTH	,	F_61
chipcHw_busInterfaceClockEnable	,	F_18
pFree	,	V_48
dmacHw_DTRAN_INT_DISABLE	,	F_35
idx	,	V_41
srcUpdate	,	V_106
dmacHw_STRAN_INT_DISABLE	,	F_34
dmacHw_FLOW_CONTROL_DMA	,	V_105
cfgHigh	,	V_53
srcGatherWidth	,	V_70
dmacHw_GetTrWidthInBytes	,	F_49
srcGatherJump	,	V_72
dmacHw_descriptorLen	,	F_37
dmacHw_CONTROLLER_ATTRIB_MASTER_INTF_NUM	,	V_119
dmacHw_DMA_ENABLE	,	F_24
dmacHw_CBLK_t	,	T_3
CHANNEL_BUSY	,	F_7
dmacHw_gCblk	,	V_39
dmacHw_ERROR_INT_ENABLE	,	F_48
varDataStarted	,	V_18
dmacHw_RESET_CONTROL_HI	,	F_26
dmacHw_BLOCK_INT_CLEAR	,	F_30
dmacHw_DESC_FREE	,	V_52
pCblk	,	V_3
dstTrWidth	,	V_82
dmacHw_SET_DAR	,	F_10
llp	,	V_26
dmacHw_CBLK_TO_HANDLE	,	F_22
dmacHw_HANDLE_t	,	T_2
hi	,	V_10
dmacHw_CONTROLLER_ATTRIB_CHANNEL_BUS_WIDTH	,	V_120
channel	,	V_6
dstStatusRegisterAddress	,	V_62
dmacHw_REG_DSR_LO	,	F_51
srcTs	,	V_85
val	,	V_2
dmacHw_REG_MISC_BASE	,	F_3
dmacHw_SET_SSTATAR	,	F_44
handle	,	V_1
dmacHw_TRANSFER_MODE_CONTINUOUS	,	V_30
dmacHw_initDma	,	F_16
chipcHw_busInterfaceClockDisable	,	F_20
dstTrSize	,	V_55
completeTransferInterrupt	,	V_68
dmacHw_REG_CFG_HI_FIFO_ENOUGH	,	V_57
srcMaxBurstWidth	,	V_108
blockTransferInterrupt	,	V_66
chipcHw_REG_BUS_CLOCK_DMAC0	,	V_36
srcStatusRegisterAddress	,	V_64
dmacHw_GetNextTrWidth	,	F_56
chipcHw_REG_BUS_CLOCK_DMAC1	,	V_37
dmacHw_transferCompleted	,	F_52
dmacHw_exitDma	,	F_19
dmacHw_ID_t	,	T_8
dstPeripheralPort	,	V_60
flowControler	,	V_104
dmacHw_REG_CTL_LO	,	F_11
pDesc	,	V_47
dmacHw_DST_TRANSACTION_WIDTH_8	,	V_99
dstMasterInterface	,	V_111
srcTrSize	,	V_54
dmacHw_REG_CTL_LLP_SRC_EN	,	V_32
dmacHw_REG_CTL_LLP_DST_EN	,	V_31
dmacHw_BLOCK_INT_ENABLE	,	F_46
dmacHw_FREE_USER_MEMORY	,	V_96
lo	,	V_8
num	,	V_46
dstMaxBurstWidth	,	V_109
dmacHw_SET_LLP	,	F_14
size_t	,	T_10
CompParm2	,	V_7
dmacHw_REG_CTL_INT_EN	,	V_112
dar	,	V_24
dmacHw_SRC_TRANSACTION_WIDTH_8	,	V_101
pDescriptorVirt	,	V_43
dmacHw_REG_CTL_SG_ENABLE	,	V_93
dmacHw_TRANSACTION_WIDTH_e	,	T_11
CompParm5	,	V_12
dmacHw_TRANSFER_TYPE_PERIPHERAL_TO_MEM	,	V_98
CompParm6	,	V_13
CompParm3	,	V_9
CompParm4	,	V_11
dmacHw_REG_SGR_LO	,	F_50
dmacHw_RESET_CONFIG_LO	,	F_27
dmacHw_CONTROLLER_ATTRIB_CHANNEL_MAX_BLOCK_SIZE	,	V_118
dmacHw_TRANSFER_TYPE_MEM_TO_PERIPHERAL	,	V_100
dmacHw_TRAN_INT_CLEAR	,	F_29
channelPriority	,	V_61
devCtl	,	V_95
dmacHw_initChannel	,	F_23
pProg	,	V_17
pDescriptor	,	V_15
maxDataPerBlock	,	V_92
dmacHw_ADDRESS_MASK	,	F_55
dmaChannelCount_0	,	V_34
dmacHw_SET_DSTATAR	,	F_43
dmaChannelCount_1	,	V_35
dmacHw_getChannelHandle	,	F_21
dmacHw_REG_CFG_HI_AHB_HPROT_1	,	V_58
dmacHw_ERROR_INT_DISABLE	,	F_36
srcPeripheralPort	,	V_59
descCnt	,	V_42
dmacHw_TRANSFER_TYPE_MEM_TO_MEM	,	V_102
attr	,	V_116
sar	,	V_23
dmacHw_REG_LLP	,	F_8
dmacHw_REG_CTL_HI	,	F_12
oddSize	,	V_87
dmacHw_CONTROLLER_ATTRIB_CHANNEL_NUM	,	V_117
dmacHw_REG_CTL_DS_ENABLE	,	V_94
dmacHw_BLOCK_INT_DISABLE	,	F_33
GetFifoSize	,	F_1
transferType	,	V_97
dstScatterWidth	,	V_73
dmacHw_TRANSFER_STATUS_DONE	,	V_78
dmacHw_HANDLE_TO_CBLK	,	F_2
dmacHw_TRAN_INT_DISABLE	,	F_32
dmacHw_DST_IS_MEMORY	,	F_57
srcTrWidth	,	V_83
