<stg><name>clefia_Pipeline_ClefiaGfn8_label4108</name>


<trans_list>

<trans id="724" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %idx21_i275 = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx21_i275"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %r_assign_9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_assign_9"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i4 9, i4 %r_assign_9

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i8 0, i8 %idx21_i275

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %while.body.i.i284

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
while.body.i.i284:0 %idx21_i275_load = load i8 %idx21_i275

]]></Node>
<StgValue><ssdm name="idx21_i275_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i284:32 %fin_6_addr_30 = getelementptr i8 %fin_6, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="fin_6_addr_30"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i284:33 %fin_6_addr_31 = getelementptr i8 %fin_6, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="fin_6_addr_31"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i284:34 %idx21_i275_cast = zext i8 %idx21_i275_load

]]></Node>
<StgValue><ssdm name="idx21_i275_cast"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i284:38 %con256_addr = getelementptr i8 %con256, i64 0, i64 %idx21_i275_cast

]]></Node>
<StgValue><ssdm name="con256_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i284:39 %fin_6_load = load i5 %fin_6_addr_31

]]></Node>
<StgValue><ssdm name="fin_6_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="9">
<![CDATA[
while.body.i.i284:40 %con256_load = load i9 %con256_addr

]]></Node>
<StgValue><ssdm name="con256_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i284:45 %fin_6_load_1 = load i5 %fin_6_addr_30

]]></Node>
<StgValue><ssdm name="fin_6_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i284:30 %fin_6_addr_28 = getelementptr i8 %fin_6, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="fin_6_addr_28"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i284:31 %fin_6_addr_29 = getelementptr i8 %fin_6, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="fin_6_addr_29"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i284:39 %fin_6_load = load i5 %fin_6_addr_31

]]></Node>
<StgValue><ssdm name="fin_6_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="9">
<![CDATA[
while.body.i.i284:40 %con256_load = load i9 %con256_addr

]]></Node>
<StgValue><ssdm name="con256_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:42 %or_ln121 = or i8 %idx21_i275_load, i8 1

]]></Node>
<StgValue><ssdm name="or_ln121"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i284:43 %zext_ln121 = zext i8 %or_ln121

]]></Node>
<StgValue><ssdm name="zext_ln121"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i284:44 %con256_addr_46 = getelementptr i8 %con256, i64 0, i64 %zext_ln121

]]></Node>
<StgValue><ssdm name="con256_addr_46"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i284:45 %fin_6_load_1 = load i5 %fin_6_addr_30

]]></Node>
<StgValue><ssdm name="fin_6_load_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="9">
<![CDATA[
while.body.i.i284:46 %con256_load_47 = load i9 %con256_addr_46

]]></Node>
<StgValue><ssdm name="con256_load_47"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i284:51 %fin_6_load_2 = load i5 %fin_6_addr_29

]]></Node>
<StgValue><ssdm name="fin_6_load_2"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i284:57 %fin_6_load_3 = load i5 %fin_6_addr_28

]]></Node>
<StgValue><ssdm name="fin_6_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i284:24 %fin_6_addr_22 = getelementptr i8 %fin_6, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="fin_6_addr_22"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i284:25 %fin_6_addr_23 = getelementptr i8 %fin_6, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="fin_6_addr_23"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:41 %xor_ln124 = xor i8 %con256_load, i8 %fin_6_load

]]></Node>
<StgValue><ssdm name="xor_ln124"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="9">
<![CDATA[
while.body.i.i284:46 %con256_load_47 = load i9 %con256_addr_46

]]></Node>
<StgValue><ssdm name="con256_load_47"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:48 %or_ln121_53 = or i8 %idx21_i275_load, i8 2

]]></Node>
<StgValue><ssdm name="or_ln121_53"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i284:49 %zext_ln121_203 = zext i8 %or_ln121_53

]]></Node>
<StgValue><ssdm name="zext_ln121_203"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i284:50 %con256_addr_47 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_203

]]></Node>
<StgValue><ssdm name="con256_addr_47"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i284:51 %fin_6_load_2 = load i5 %fin_6_addr_29

]]></Node>
<StgValue><ssdm name="fin_6_load_2"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="9">
<![CDATA[
while.body.i.i284:52 %con256_load_48 = load i9 %con256_addr_47

]]></Node>
<StgValue><ssdm name="con256_load_48"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i284:57 %fin_6_load_3 = load i5 %fin_6_addr_28

]]></Node>
<StgValue><ssdm name="fin_6_load_3"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i284:60 %zext_ln150 = zext i8 %xor_ln124

]]></Node>
<StgValue><ssdm name="zext_ln150"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i284:61 %clefia_s0_addr = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln150

]]></Node>
<StgValue><ssdm name="clefia_s0_addr"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i284:62 %z = load i8 %clefia_s0_addr

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i284:147 %fin_6_load_8 = load i5 %fin_6_addr_23

]]></Node>
<StgValue><ssdm name="fin_6_load_8"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i284:153 %fin_6_load_9 = load i5 %fin_6_addr_22

]]></Node>
<StgValue><ssdm name="fin_6_load_9"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i284:22 %fin_6_addr_20 = getelementptr i8 %fin_6, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="fin_6_addr_20"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i284:23 %fin_6_addr_21 = getelementptr i8 %fin_6, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="fin_6_addr_21"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:47 %xor_ln124_276 = xor i8 %con256_load_47, i8 %fin_6_load_1

]]></Node>
<StgValue><ssdm name="xor_ln124_276"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="9">
<![CDATA[
while.body.i.i284:52 %con256_load_48 = load i9 %con256_addr_47

]]></Node>
<StgValue><ssdm name="con256_load_48"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:54 %or_ln121_54 = or i8 %idx21_i275_load, i8 3

]]></Node>
<StgValue><ssdm name="or_ln121_54"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i284:55 %zext_ln121_204 = zext i8 %or_ln121_54

]]></Node>
<StgValue><ssdm name="zext_ln121_204"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i284:56 %con256_addr_48 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_204

]]></Node>
<StgValue><ssdm name="con256_addr_48"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="9">
<![CDATA[
while.body.i.i284:58 %con256_load_49 = load i9 %con256_addr_48

]]></Node>
<StgValue><ssdm name="con256_load_49"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i284:62 %z = load i8 %clefia_s0_addr

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i284:63 %zext_ln151 = zext i8 %xor_ln124_276

]]></Node>
<StgValue><ssdm name="zext_ln151"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i284:64 %clefia_s1_addr = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln151

]]></Node>
<StgValue><ssdm name="clefia_s1_addr"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i284:65 %z_16 = load i8 %clefia_s1_addr

]]></Node>
<StgValue><ssdm name="z_16"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:102 %tmp_154 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z, i32 7

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:103 %xor_ln132_44 = xor i8 %z, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_44"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i284:104 %select_ln131_44 = select i1 %tmp_154, i8 %xor_ln132_44, i8 %z

]]></Node>
<StgValue><ssdm name="select_ln131_44"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i284:105 %trunc_ln134_44 = trunc i8 %select_ln131_44

]]></Node>
<StgValue><ssdm name="trunc_ln134_44"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:106 %tmp_155 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_44, i32 7

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i284:107 %x_assign_26 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_44, i1 %tmp_155

]]></Node>
<StgValue><ssdm name="x_assign_26"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:108 %tmp_156 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_44, i32 6

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:109 %xor_ln132_45 = xor i8 %x_assign_26, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_45"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i284:110 %select_ln131_45 = select i1 %tmp_156, i8 %xor_ln132_45, i8 %x_assign_26

]]></Node>
<StgValue><ssdm name="select_ln131_45"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i284:111 %trunc_ln134_45 = trunc i8 %select_ln131_45

]]></Node>
<StgValue><ssdm name="trunc_ln134_45"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:112 %tmp_157 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_45, i32 7

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i284:147 %fin_6_load_8 = load i5 %fin_6_addr_23

]]></Node>
<StgValue><ssdm name="fin_6_load_8"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i284:153 %fin_6_load_9 = load i5 %fin_6_addr_22

]]></Node>
<StgValue><ssdm name="fin_6_load_9"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i284:159 %fin_6_load_10 = load i5 %fin_6_addr_21

]]></Node>
<StgValue><ssdm name="fin_6_load_10"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i284:165 %fin_6_load_11 = load i5 %fin_6_addr_20

]]></Node>
<StgValue><ssdm name="fin_6_load_11"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i284:16 %fin_6_addr_14 = getelementptr i8 %fin_6, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="fin_6_addr_14"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i284:17 %fin_6_addr_15 = getelementptr i8 %fin_6, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="fin_6_addr_15"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:53 %xor_ln124_277 = xor i8 %con256_load_48, i8 %fin_6_load_2

]]></Node>
<StgValue><ssdm name="xor_ln124_277"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="9">
<![CDATA[
while.body.i.i284:58 %con256_load_49 = load i9 %con256_addr_48

]]></Node>
<StgValue><ssdm name="con256_load_49"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i284:65 %z_16 = load i8 %clefia_s1_addr

]]></Node>
<StgValue><ssdm name="z_16"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i284:66 %zext_ln152 = zext i8 %xor_ln124_277

]]></Node>
<StgValue><ssdm name="zext_ln152"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i284:67 %clefia_s0_addr_8 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln152

]]></Node>
<StgValue><ssdm name="clefia_s0_addr_8"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i284:68 %z_17 = load i8 %clefia_s0_addr_8

]]></Node>
<StgValue><ssdm name="z_17"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:72 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_16, i32 7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:73 %xor_ln132 = xor i8 %z_16, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i284:74 %select_ln131 = select i1 %tmp, i8 %xor_ln132, i8 %z_16

]]></Node>
<StgValue><ssdm name="select_ln131"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i284:75 %trunc_ln134 = trunc i8 %select_ln131

]]></Node>
<StgValue><ssdm name="trunc_ln134"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:76 %tmp_145 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 7

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i284:77 %x_assign_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134, i1 %tmp_145

]]></Node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:114 %tmp_158 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 6

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:115 %xor_ln132_46 = xor i8 %x_assign_s, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_46"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i284:116 %select_ln131_46 = select i1 %tmp_158, i8 %xor_ln132_46, i8 %x_assign_s

]]></Node>
<StgValue><ssdm name="select_ln131_46"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i284:117 %trunc_ln134_46 = trunc i8 %select_ln131_46

]]></Node>
<StgValue><ssdm name="trunc_ln134_46"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:118 %tmp_159 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_46, i32 7

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:144 %or_ln212 = or i8 %idx21_i275_load, i8 4

]]></Node>
<StgValue><ssdm name="or_ln212"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i284:145 %zext_ln121_205 = zext i8 %or_ln212

]]></Node>
<StgValue><ssdm name="zext_ln121_205"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i284:146 %con256_addr_49 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_205

]]></Node>
<StgValue><ssdm name="con256_addr_49"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="9">
<![CDATA[
while.body.i.i284:148 %con256_load_50 = load i9 %con256_addr_49

]]></Node>
<StgValue><ssdm name="con256_load_50"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i284:159 %fin_6_load_10 = load i5 %fin_6_addr_21

]]></Node>
<StgValue><ssdm name="fin_6_load_10"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i284:165 %fin_6_load_11 = load i5 %fin_6_addr_20

]]></Node>
<StgValue><ssdm name="fin_6_load_11"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i284:278 %fin_6_load_16 = load i5 %fin_6_addr_15

]]></Node>
<StgValue><ssdm name="fin_6_load_16"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i284:284 %fin_6_load_17 = load i5 %fin_6_addr_14

]]></Node>
<StgValue><ssdm name="fin_6_load_17"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i284:14 %fin_6_addr_12 = getelementptr i8 %fin_6, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="fin_6_addr_12"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i284:15 %fin_6_addr_13 = getelementptr i8 %fin_6, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="fin_6_addr_13"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:59 %xor_ln124_278 = xor i8 %con256_load_49, i8 %fin_6_load_3

]]></Node>
<StgValue><ssdm name="xor_ln124_278"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i284:68 %z_17 = load i8 %clefia_s0_addr_8

]]></Node>
<StgValue><ssdm name="z_17"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i284:69 %zext_ln153 = zext i8 %xor_ln124_278

]]></Node>
<StgValue><ssdm name="zext_ln153"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i284:70 %clefia_s1_addr_8 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln153

]]></Node>
<StgValue><ssdm name="clefia_s1_addr_8"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i284:71 %z_18 = load i8 %clefia_s1_addr_8

]]></Node>
<StgValue><ssdm name="z_18"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:78 %tmp_146 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_17, i32 7

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:79 %xor_ln132_40 = xor i8 %z_17, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_40"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i284:80 %select_ln131_40 = select i1 %tmp_146, i8 %xor_ln132_40, i8 %z_17

]]></Node>
<StgValue><ssdm name="select_ln131_40"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i284:81 %trunc_ln134_40 = trunc i8 %select_ln131_40

]]></Node>
<StgValue><ssdm name="trunc_ln134_40"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:82 %tmp_147 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_40, i32 7

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i284:83 %x_assign_24 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_40, i1 %tmp_147

]]></Node>
<StgValue><ssdm name="x_assign_24"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:84 %tmp_148 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_40, i32 6

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:85 %xor_ln132_41 = xor i8 %x_assign_24, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_41"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i284:86 %select_ln131_41 = select i1 %tmp_148, i8 %xor_ln132_41, i8 %x_assign_24

]]></Node>
<StgValue><ssdm name="select_ln131_41"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i284:87 %trunc_ln134_41 = trunc i8 %select_ln131_41

]]></Node>
<StgValue><ssdm name="trunc_ln134_41"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:88 %tmp_149 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_41, i32 7

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="9">
<![CDATA[
while.body.i.i284:148 %con256_load_50 = load i9 %con256_addr_49

]]></Node>
<StgValue><ssdm name="con256_load_50"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:150 %or_ln121_55 = or i8 %idx21_i275_load, i8 5

]]></Node>
<StgValue><ssdm name="or_ln121_55"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i284:151 %zext_ln121_206 = zext i8 %or_ln121_55

]]></Node>
<StgValue><ssdm name="zext_ln121_206"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i284:152 %con256_addr_50 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_206

]]></Node>
<StgValue><ssdm name="con256_addr_50"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="9">
<![CDATA[
while.body.i.i284:154 %con256_load_51 = load i9 %con256_addr_50

]]></Node>
<StgValue><ssdm name="con256_load_51"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i284:278 %fin_6_load_16 = load i5 %fin_6_addr_15

]]></Node>
<StgValue><ssdm name="fin_6_load_16"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i284:284 %fin_6_load_17 = load i5 %fin_6_addr_14

]]></Node>
<StgValue><ssdm name="fin_6_load_17"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i284:290 %fin_6_load_18 = load i5 %fin_6_addr_13

]]></Node>
<StgValue><ssdm name="fin_6_load_18"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i284:296 %fin_6_load_19 = load i5 %fin_6_addr_12

]]></Node>
<StgValue><ssdm name="fin_6_load_19"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i284:8 %fin_6_addr_6 = getelementptr i8 %fin_6, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="fin_6_addr_6"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i284:9 %fin_6_addr_7 = getelementptr i8 %fin_6, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="fin_6_addr_7"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i284:71 %z_18 = load i8 %clefia_s1_addr_8

]]></Node>
<StgValue><ssdm name="z_18"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:90 %tmp_150 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_18, i32 7

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:91 %xor_ln132_42 = xor i8 %z_18, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_42"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i284:92 %select_ln131_42 = select i1 %tmp_150, i8 %xor_ln132_42, i8 %z_18

]]></Node>
<StgValue><ssdm name="select_ln131_42"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i284:93 %trunc_ln134_42 = trunc i8 %select_ln131_42

]]></Node>
<StgValue><ssdm name="trunc_ln134_42"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:94 %tmp_151 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_42, i32 7

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i284:95 %x_assign_25 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_42, i1 %tmp_151

]]></Node>
<StgValue><ssdm name="x_assign_25"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:96 %tmp_152 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_42, i32 6

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:97 %xor_ln132_43 = xor i8 %x_assign_25, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_43"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i284:98 %select_ln131_43 = select i1 %tmp_152, i8 %xor_ln132_43, i8 %x_assign_25

]]></Node>
<StgValue><ssdm name="select_ln131_43"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i284:99 %trunc_ln134_43 = trunc i8 %select_ln131_43

]]></Node>
<StgValue><ssdm name="trunc_ln134_43"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:100 %tmp_153 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_43, i32 7

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:149 %xor_ln124_288 = xor i8 %con256_load_50, i8 %fin_6_load_8

]]></Node>
<StgValue><ssdm name="xor_ln124_288"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="9">
<![CDATA[
while.body.i.i284:154 %con256_load_51 = load i9 %con256_addr_50

]]></Node>
<StgValue><ssdm name="con256_load_51"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:156 %or_ln121_56 = or i8 %idx21_i275_load, i8 6

]]></Node>
<StgValue><ssdm name="or_ln121_56"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i284:157 %zext_ln121_207 = zext i8 %or_ln121_56

]]></Node>
<StgValue><ssdm name="zext_ln121_207"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i284:158 %con256_addr_51 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_207

]]></Node>
<StgValue><ssdm name="con256_addr_51"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="9">
<![CDATA[
while.body.i.i284:160 %con256_load_52 = load i9 %con256_addr_51

]]></Node>
<StgValue><ssdm name="con256_load_52"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i284:168 %zext_ln173 = zext i8 %xor_ln124_288

]]></Node>
<StgValue><ssdm name="zext_ln173"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i284:169 %clefia_s1_addr_9 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln173

]]></Node>
<StgValue><ssdm name="clefia_s1_addr_9"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i284:170 %z_19 = load i8 %clefia_s1_addr_9

]]></Node>
<StgValue><ssdm name="z_19"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i284:290 %fin_6_load_18 = load i5 %fin_6_addr_13

]]></Node>
<StgValue><ssdm name="fin_6_load_18"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i284:296 %fin_6_load_19 = load i5 %fin_6_addr_12

]]></Node>
<StgValue><ssdm name="fin_6_load_19"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i284:386 %fin_6_load_24 = load i5 %fin_6_addr_7

]]></Node>
<StgValue><ssdm name="fin_6_load_24"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i284:392 %fin_6_load_25 = load i5 %fin_6_addr_6

]]></Node>
<StgValue><ssdm name="fin_6_load_25"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="174" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i284:6 %fin_6_addr_4 = getelementptr i8 %fin_6, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="fin_6_addr_4"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i284:7 %fin_6_addr_5 = getelementptr i8 %fin_6, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="fin_6_addr_5"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:155 %xor_ln124_289 = xor i8 %con256_load_51, i8 %fin_6_load_9

]]></Node>
<StgValue><ssdm name="xor_ln124_289"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="9">
<![CDATA[
while.body.i.i284:160 %con256_load_52 = load i9 %con256_addr_51

]]></Node>
<StgValue><ssdm name="con256_load_52"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:162 %or_ln121_57 = or i8 %idx21_i275_load, i8 7

]]></Node>
<StgValue><ssdm name="or_ln121_57"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i284:163 %zext_ln121_208 = zext i8 %or_ln121_57

]]></Node>
<StgValue><ssdm name="zext_ln121_208"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i284:164 %con256_addr_52 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_208

]]></Node>
<StgValue><ssdm name="con256_addr_52"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="9">
<![CDATA[
while.body.i.i284:166 %con256_load_53 = load i9 %con256_addr_52

]]></Node>
<StgValue><ssdm name="con256_load_53"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i284:170 %z_19 = load i8 %clefia_s1_addr_9

]]></Node>
<StgValue><ssdm name="z_19"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i284:171 %zext_ln174 = zext i8 %xor_ln124_289

]]></Node>
<StgValue><ssdm name="zext_ln174"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i284:172 %clefia_s0_addr_9 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln174

]]></Node>
<StgValue><ssdm name="clefia_s0_addr_9"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i284:173 %z_20 = load i8 %clefia_s0_addr_9

]]></Node>
<StgValue><ssdm name="z_20"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:222 %tmp_174 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_19, i32 7

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:223 %xor_ln132_54 = xor i8 %z_19, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_54"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i284:224 %select_ln131_54 = select i1 %tmp_174, i8 %xor_ln132_54, i8 %z_19

]]></Node>
<StgValue><ssdm name="select_ln131_54"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i284:225 %trunc_ln134_54 = trunc i8 %select_ln131_54

]]></Node>
<StgValue><ssdm name="trunc_ln134_54"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:226 %tmp_175 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_54, i32 7

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i284:227 %x_assign_32 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_54, i1 %tmp_175

]]></Node>
<StgValue><ssdm name="x_assign_32"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:228 %tmp_176 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_54, i32 6

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:229 %xor_ln132_55 = xor i8 %x_assign_32, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_55"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i284:230 %select_ln131_55 = select i1 %tmp_176, i8 %xor_ln132_55, i8 %x_assign_32

]]></Node>
<StgValue><ssdm name="select_ln131_55"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i284:231 %trunc_ln134_55 = trunc i8 %select_ln131_55

]]></Node>
<StgValue><ssdm name="trunc_ln134_55"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:232 %tmp_177 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_55, i32 7

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i284:233 %x_assign_33 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_55, i1 %tmp_177

]]></Node>
<StgValue><ssdm name="x_assign_33"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:234 %tmp_178 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_55, i32 6

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:235 %xor_ln132_56 = xor i8 %x_assign_33, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_56"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i284:236 %select_ln131_56 = select i1 %tmp_178, i8 %xor_ln132_56, i8 %x_assign_33

]]></Node>
<StgValue><ssdm name="select_ln131_56"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i284:237 %trunc_ln134_56 = trunc i8 %select_ln131_56

]]></Node>
<StgValue><ssdm name="trunc_ln134_56"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:238 %tmp_179 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_56, i32 7

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i284:386 %fin_6_load_24 = load i5 %fin_6_addr_7

]]></Node>
<StgValue><ssdm name="fin_6_load_24"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i284:392 %fin_6_load_25 = load i5 %fin_6_addr_6

]]></Node>
<StgValue><ssdm name="fin_6_load_25"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i284:398 %fin_6_load_26 = load i5 %fin_6_addr_5

]]></Node>
<StgValue><ssdm name="fin_6_load_26"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i284:404 %fin_6_load_27 = load i5 %fin_6_addr_4

]]></Node>
<StgValue><ssdm name="fin_6_load_27"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="207" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
while.body.i.i284:1 %r_assign_9_load = load i4 %r_assign_9

]]></Node>
<StgValue><ssdm name="r_assign_9_load"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i284:28 %fin_6_addr_26 = getelementptr i8 %fin_6, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="fin_6_addr_26"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i284:29 %fin_6_addr_27 = getelementptr i8 %fin_6, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="fin_6_addr_27"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i284:120 %fin_6_load_4 = load i5 %fin_6_addr_27

]]></Node>
<StgValue><ssdm name="fin_6_load_4"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i284:126 %fin_6_load_5 = load i5 %fin_6_addr_26

]]></Node>
<StgValue><ssdm name="fin_6_load_5"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:161 %xor_ln124_290 = xor i8 %con256_load_52, i8 %fin_6_load_10

]]></Node>
<StgValue><ssdm name="xor_ln124_290"/></StgValue>
</operation>

<operation id="213" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="9">
<![CDATA[
while.body.i.i284:166 %con256_load_53 = load i9 %con256_addr_52

]]></Node>
<StgValue><ssdm name="con256_load_53"/></StgValue>
</operation>

<operation id="214" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i284:173 %z_20 = load i8 %clefia_s0_addr_9

]]></Node>
<StgValue><ssdm name="z_20"/></StgValue>
</operation>

<operation id="215" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i284:174 %zext_ln175 = zext i8 %xor_ln124_290

]]></Node>
<StgValue><ssdm name="zext_ln175"/></StgValue>
</operation>

<operation id="216" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i284:175 %clefia_s1_addr_10 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln175

]]></Node>
<StgValue><ssdm name="clefia_s1_addr_10"/></StgValue>
</operation>

<operation id="217" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i284:176 %z_21 = load i8 %clefia_s1_addr_10

]]></Node>
<StgValue><ssdm name="z_21"/></StgValue>
</operation>

<operation id="218" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:180 %tmp_160 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_20, i32 7

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="219" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:181 %xor_ln132_47 = xor i8 %z_20, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_47"/></StgValue>
</operation>

<operation id="220" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i284:182 %select_ln131_47 = select i1 %tmp_160, i8 %xor_ln132_47, i8 %z_20

]]></Node>
<StgValue><ssdm name="select_ln131_47"/></StgValue>
</operation>

<operation id="221" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i284:183 %trunc_ln134_47 = trunc i8 %select_ln131_47

]]></Node>
<StgValue><ssdm name="trunc_ln134_47"/></StgValue>
</operation>

<operation id="222" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:184 %tmp_161 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_47, i32 7

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="223" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i284:185 %x_assign_27 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_47, i1 %tmp_161

]]></Node>
<StgValue><ssdm name="x_assign_27"/></StgValue>
</operation>

<operation id="224" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:186 %tmp_162 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_47, i32 6

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="225" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:187 %xor_ln132_48 = xor i8 %x_assign_27, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_48"/></StgValue>
</operation>

<operation id="226" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i284:188 %select_ln131_48 = select i1 %tmp_162, i8 %xor_ln132_48, i8 %x_assign_27

]]></Node>
<StgValue><ssdm name="select_ln131_48"/></StgValue>
</operation>

<operation id="227" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i284:189 %trunc_ln134_48 = trunc i8 %select_ln131_48

]]></Node>
<StgValue><ssdm name="trunc_ln134_48"/></StgValue>
</operation>

<operation id="228" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:190 %tmp_163 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_48, i32 7

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="229" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i284:191 %x_assign_28 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_48, i1 %tmp_163

]]></Node>
<StgValue><ssdm name="x_assign_28"/></StgValue>
</operation>

<operation id="230" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:192 %tmp_164 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_48, i32 6

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="231" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:193 %xor_ln132_49 = xor i8 %x_assign_28, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_49"/></StgValue>
</operation>

<operation id="232" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i284:194 %select_ln131_49 = select i1 %tmp_164, i8 %xor_ln132_49, i8 %x_assign_28

]]></Node>
<StgValue><ssdm name="select_ln131_49"/></StgValue>
</operation>

<operation id="233" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i284:195 %trunc_ln134_49 = trunc i8 %select_ln131_49

]]></Node>
<StgValue><ssdm name="trunc_ln134_49"/></StgValue>
</operation>

<operation id="234" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:196 %tmp_165 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_49, i32 7

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="235" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:252 %xor_ln180 = xor i8 %x_assign_27, i8 %x_assign_32

]]></Node>
<StgValue><ssdm name="xor_ln180"/></StgValue>
</operation>

<operation id="236" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:275 %or_ln213 = or i8 %idx21_i275_load, i8 8

]]></Node>
<StgValue><ssdm name="or_ln213"/></StgValue>
</operation>

<operation id="237" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i284:276 %zext_ln121_209 = zext i8 %or_ln213

]]></Node>
<StgValue><ssdm name="zext_ln121_209"/></StgValue>
</operation>

<operation id="238" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i284:277 %con256_addr_53 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_209

]]></Node>
<StgValue><ssdm name="con256_addr_53"/></StgValue>
</operation>

<operation id="239" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="9">
<![CDATA[
while.body.i.i284:279 %con256_load_54 = load i9 %con256_addr_53

]]></Node>
<StgValue><ssdm name="con256_load_54"/></StgValue>
</operation>

<operation id="240" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i284:398 %fin_6_load_26 = load i5 %fin_6_addr_5

]]></Node>
<StgValue><ssdm name="fin_6_load_26"/></StgValue>
</operation>

<operation id="241" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i284:404 %fin_6_load_27 = load i5 %fin_6_addr_4

]]></Node>
<StgValue><ssdm name="fin_6_load_27"/></StgValue>
</operation>

<operation id="242" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
while.body.i.i284:515 %icmp_ln216 = icmp_eq  i4 %r_assign_9_load, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln216"/></StgValue>
</operation>

<operation id="243" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.body.i22.i.i290.0:4 %store_ln117 = store i8 %fin_6_load_8, i5 %fin_6_addr_27

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="244" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.body.i22.i.i290.0:5 %store_ln117 = store i8 %fin_6_load_9, i5 %fin_6_addr_26

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="245" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i284:26 %fin_6_addr_24 = getelementptr i8 %fin_6, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="fin_6_addr_24"/></StgValue>
</operation>

<operation id="246" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i284:27 %fin_6_addr_25 = getelementptr i8 %fin_6, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="fin_6_addr_25"/></StgValue>
</operation>

<operation id="247" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i284:89 %or_ln134_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_41, i1 %tmp_149

]]></Node>
<StgValue><ssdm name="or_ln134_s"/></StgValue>
</operation>

<operation id="248" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i284:101 %or_ln134_16 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_43, i1 %tmp_153

]]></Node>
<StgValue><ssdm name="or_ln134_16"/></StgValue>
</operation>

<operation id="249" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i284:120 %fin_6_load_4 = load i5 %fin_6_addr_27

]]></Node>
<StgValue><ssdm name="fin_6_load_4"/></StgValue>
</operation>

<operation id="250" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:121 %xor_ln124_279 = xor i8 %fin_6_load_4, i8 %x_assign_25

]]></Node>
<StgValue><ssdm name="xor_ln124_279"/></StgValue>
</operation>

<operation id="251" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:122 %xor_ln124_280 = xor i8 %xor_ln124_279, i8 %z

]]></Node>
<StgValue><ssdm name="xor_ln124_280"/></StgValue>
</operation>

<operation id="252" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:123 %xor_ln124_281 = xor i8 %or_ln134_s, i8 %x_assign_s

]]></Node>
<StgValue><ssdm name="xor_ln124_281"/></StgValue>
</operation>

<operation id="253" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:124 %xor_ln124_282 = xor i8 %xor_ln124_281, i8 %or_ln134_16

]]></Node>
<StgValue><ssdm name="xor_ln124_282"/></StgValue>
</operation>

<operation id="254" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:125 %xor_ln124_283 = xor i8 %xor_ln124_282, i8 %xor_ln124_280

]]></Node>
<StgValue><ssdm name="xor_ln124_283"/></StgValue>
</operation>

<operation id="255" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i284:126 %fin_6_load_5 = load i5 %fin_6_addr_26

]]></Node>
<StgValue><ssdm name="fin_6_load_5"/></StgValue>
</operation>

<operation id="256" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:127 %xor_ln124_284 = xor i8 %fin_6_load_5, i8 %or_ln134_s

]]></Node>
<StgValue><ssdm name="xor_ln124_284"/></StgValue>
</operation>

<operation id="257" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:128 %xor_ln124_312 = xor i8 %xor_ln124_284, i8 %z_16

]]></Node>
<StgValue><ssdm name="xor_ln124_312"/></StgValue>
</operation>

<operation id="258" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:129 %xor_ln124_313 = xor i8 %x_assign_24, i8 %x_assign_26

]]></Node>
<StgValue><ssdm name="xor_ln124_313"/></StgValue>
</operation>

<operation id="259" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:130 %xor_ln124_314 = xor i8 %xor_ln124_313, i8 %or_ln134_16

]]></Node>
<StgValue><ssdm name="xor_ln124_314"/></StgValue>
</operation>

<operation id="260" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:131 %xor_ln124_285 = xor i8 %xor_ln124_314, i8 %xor_ln124_312

]]></Node>
<StgValue><ssdm name="xor_ln124_285"/></StgValue>
</operation>

<operation id="261" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i284:132 %fin_6_load_6 = load i5 %fin_6_addr_25

]]></Node>
<StgValue><ssdm name="fin_6_load_6"/></StgValue>
</operation>

<operation id="262" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i284:138 %fin_6_load_7 = load i5 %fin_6_addr_24

]]></Node>
<StgValue><ssdm name="fin_6_load_7"/></StgValue>
</operation>

<operation id="263" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:167 %xor_ln124_291 = xor i8 %con256_load_53, i8 %fin_6_load_11

]]></Node>
<StgValue><ssdm name="xor_ln124_291"/></StgValue>
</operation>

<operation id="264" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i284:176 %z_21 = load i8 %clefia_s1_addr_10

]]></Node>
<StgValue><ssdm name="z_21"/></StgValue>
</operation>

<operation id="265" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i284:177 %zext_ln176 = zext i8 %xor_ln124_291

]]></Node>
<StgValue><ssdm name="zext_ln176"/></StgValue>
</operation>

<operation id="266" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i284:178 %clefia_s0_addr_10 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="clefia_s0_addr_10"/></StgValue>
</operation>

<operation id="267" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i284:179 %z_22 = load i8 %clefia_s0_addr_10

]]></Node>
<StgValue><ssdm name="z_22"/></StgValue>
</operation>

<operation id="268" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:198 %tmp_166 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_21, i32 7

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="269" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:199 %xor_ln132_50 = xor i8 %z_21, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_50"/></StgValue>
</operation>

<operation id="270" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i284:200 %select_ln131_50 = select i1 %tmp_166, i8 %xor_ln132_50, i8 %z_21

]]></Node>
<StgValue><ssdm name="select_ln131_50"/></StgValue>
</operation>

<operation id="271" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i284:201 %trunc_ln134_50 = trunc i8 %select_ln131_50

]]></Node>
<StgValue><ssdm name="trunc_ln134_50"/></StgValue>
</operation>

<operation id="272" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:202 %tmp_167 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_50, i32 7

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="273" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i284:203 %x_assign_29 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_50, i1 %tmp_167

]]></Node>
<StgValue><ssdm name="x_assign_29"/></StgValue>
</operation>

<operation id="274" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:240 %tmp_180 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_50, i32 6

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="275" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:241 %xor_ln132_57 = xor i8 %x_assign_29, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_57"/></StgValue>
</operation>

<operation id="276" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i284:242 %select_ln131_57 = select i1 %tmp_180, i8 %xor_ln132_57, i8 %x_assign_29

]]></Node>
<StgValue><ssdm name="select_ln131_57"/></StgValue>
</operation>

<operation id="277" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i284:243 %trunc_ln134_57 = trunc i8 %select_ln131_57

]]></Node>
<StgValue><ssdm name="trunc_ln134_57"/></StgValue>
</operation>

<operation id="278" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:244 %tmp_181 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_57, i32 7

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="279" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i284:245 %x_assign_34 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_57, i1 %tmp_181

]]></Node>
<StgValue><ssdm name="x_assign_34"/></StgValue>
</operation>

<operation id="280" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:246 %tmp_182 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_57, i32 6

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="281" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:247 %xor_ln132_58 = xor i8 %x_assign_34, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_58"/></StgValue>
</operation>

<operation id="282" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i284:248 %select_ln131_58 = select i1 %tmp_182, i8 %xor_ln132_58, i8 %x_assign_34

]]></Node>
<StgValue><ssdm name="select_ln131_58"/></StgValue>
</operation>

<operation id="283" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i284:249 %trunc_ln134_58 = trunc i8 %select_ln131_58

]]></Node>
<StgValue><ssdm name="trunc_ln134_58"/></StgValue>
</operation>

<operation id="284" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:250 %tmp_183 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_58, i32 7

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="285" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="9">
<![CDATA[
while.body.i.i284:279 %con256_load_54 = load i9 %con256_addr_53

]]></Node>
<StgValue><ssdm name="con256_load_54"/></StgValue>
</operation>

<operation id="286" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:281 %or_ln121_58 = or i8 %idx21_i275_load, i8 9

]]></Node>
<StgValue><ssdm name="or_ln121_58"/></StgValue>
</operation>

<operation id="287" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i284:282 %zext_ln121_210 = zext i8 %or_ln121_58

]]></Node>
<StgValue><ssdm name="zext_ln121_210"/></StgValue>
</operation>

<operation id="288" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i284:283 %con256_addr_54 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_210

]]></Node>
<StgValue><ssdm name="con256_addr_54"/></StgValue>
</operation>

<operation id="289" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="9">
<![CDATA[
while.body.i.i284:285 %con256_load_55 = load i9 %con256_addr_54

]]></Node>
<StgValue><ssdm name="con256_load_55"/></StgValue>
</operation>

<operation id="290" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.body.i22.i.i290.0:6 %store_ln117 = store i8 %fin_6_load_10, i5 %fin_6_addr_25

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="291" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.body.i22.i.i290.0:7 %store_ln117 = store i8 %fin_6_load_11, i5 %fin_6_addr_24

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="292" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i284:20 %fin_6_addr_18 = getelementptr i8 %fin_6, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="fin_6_addr_18"/></StgValue>
</operation>

<operation id="293" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i284:21 %fin_6_addr_19 = getelementptr i8 %fin_6, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="fin_6_addr_19"/></StgValue>
</operation>

<operation id="294" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i284:113 %or_ln134_17 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_45, i1 %tmp_157

]]></Node>
<StgValue><ssdm name="or_ln134_17"/></StgValue>
</operation>

<operation id="295" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i284:119 %or_ln134_18 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_46, i1 %tmp_159

]]></Node>
<StgValue><ssdm name="or_ln134_18"/></StgValue>
</operation>

<operation id="296" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i284:132 %fin_6_load_6 = load i5 %fin_6_addr_25

]]></Node>
<StgValue><ssdm name="fin_6_load_6"/></StgValue>
</operation>

<operation id="297" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:133 %xor_ln124_315 = xor i8 %fin_6_load_6, i8 %or_ln134_18

]]></Node>
<StgValue><ssdm name="xor_ln124_315"/></StgValue>
</operation>

<operation id="298" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:134 %xor_ln124_316 = xor i8 %xor_ln124_315, i8 %z_17

]]></Node>
<StgValue><ssdm name="xor_ln124_316"/></StgValue>
</operation>

<operation id="299" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:135 %xor_ln124_317 = xor i8 %or_ln134_17, i8 %x_assign_s

]]></Node>
<StgValue><ssdm name="xor_ln124_317"/></StgValue>
</operation>

<operation id="300" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:136 %xor_ln124_318 = xor i8 %xor_ln124_317, i8 %x_assign_25

]]></Node>
<StgValue><ssdm name="xor_ln124_318"/></StgValue>
</operation>

<operation id="301" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:137 %xor_ln124_286 = xor i8 %xor_ln124_318, i8 %xor_ln124_316

]]></Node>
<StgValue><ssdm name="xor_ln124_286"/></StgValue>
</operation>

<operation id="302" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i284:138 %fin_6_load_7 = load i5 %fin_6_addr_24

]]></Node>
<StgValue><ssdm name="fin_6_load_7"/></StgValue>
</operation>

<operation id="303" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:139 %xor_ln124_319 = xor i8 %fin_6_load_7, i8 %or_ln134_18

]]></Node>
<StgValue><ssdm name="xor_ln124_319"/></StgValue>
</operation>

<operation id="304" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:140 %xor_ln124_320 = xor i8 %xor_ln124_319, i8 %z_18

]]></Node>
<StgValue><ssdm name="xor_ln124_320"/></StgValue>
</operation>

<operation id="305" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:141 %xor_ln124_321 = xor i8 %x_assign_26, i8 %or_ln134_17

]]></Node>
<StgValue><ssdm name="xor_ln124_321"/></StgValue>
</operation>

<operation id="306" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:142 %xor_ln124_322 = xor i8 %xor_ln124_321, i8 %x_assign_24

]]></Node>
<StgValue><ssdm name="xor_ln124_322"/></StgValue>
</operation>

<operation id="307" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:143 %xor_ln124_287 = xor i8 %xor_ln124_322, i8 %xor_ln124_320

]]></Node>
<StgValue><ssdm name="xor_ln124_287"/></StgValue>
</operation>

<operation id="308" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i284:179 %z_22 = load i8 %clefia_s0_addr_10

]]></Node>
<StgValue><ssdm name="z_22"/></StgValue>
</operation>

<operation id="309" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:204 %tmp_168 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_22, i32 7

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="310" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:205 %xor_ln132_51 = xor i8 %z_22, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_51"/></StgValue>
</operation>

<operation id="311" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i284:206 %select_ln131_51 = select i1 %tmp_168, i8 %xor_ln132_51, i8 %z_22

]]></Node>
<StgValue><ssdm name="select_ln131_51"/></StgValue>
</operation>

<operation id="312" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i284:207 %trunc_ln134_51 = trunc i8 %select_ln131_51

]]></Node>
<StgValue><ssdm name="trunc_ln134_51"/></StgValue>
</operation>

<operation id="313" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:208 %tmp_169 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_51, i32 7

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="314" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i284:209 %x_assign_30 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_51, i1 %tmp_169

]]></Node>
<StgValue><ssdm name="x_assign_30"/></StgValue>
</operation>

<operation id="315" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:210 %tmp_170 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_51, i32 6

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="316" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:211 %xor_ln132_52 = xor i8 %x_assign_30, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_52"/></StgValue>
</operation>

<operation id="317" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i284:212 %select_ln131_52 = select i1 %tmp_170, i8 %xor_ln132_52, i8 %x_assign_30

]]></Node>
<StgValue><ssdm name="select_ln131_52"/></StgValue>
</operation>

<operation id="318" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i284:213 %trunc_ln134_52 = trunc i8 %select_ln131_52

]]></Node>
<StgValue><ssdm name="trunc_ln134_52"/></StgValue>
</operation>

<operation id="319" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:214 %tmp_171 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_52, i32 7

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="320" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i284:215 %x_assign_31 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_52, i1 %tmp_171

]]></Node>
<StgValue><ssdm name="x_assign_31"/></StgValue>
</operation>

<operation id="321" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:216 %tmp_172 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_52, i32 6

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="322" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:217 %xor_ln132_53 = xor i8 %x_assign_31, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_53"/></StgValue>
</operation>

<operation id="323" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i284:218 %select_ln131_53 = select i1 %tmp_172, i8 %xor_ln132_53, i8 %x_assign_31

]]></Node>
<StgValue><ssdm name="select_ln131_53"/></StgValue>
</operation>

<operation id="324" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i284:219 %trunc_ln134_53 = trunc i8 %select_ln131_53

]]></Node>
<StgValue><ssdm name="trunc_ln134_53"/></StgValue>
</operation>

<operation id="325" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:220 %tmp_173 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_53, i32 7

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="326" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i284:253 %fin_6_load_12 = load i5 %fin_6_addr_19

]]></Node>
<StgValue><ssdm name="fin_6_load_12"/></StgValue>
</operation>

<operation id="327" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i284:259 %fin_6_load_13 = load i5 %fin_6_addr_18

]]></Node>
<StgValue><ssdm name="fin_6_load_13"/></StgValue>
</operation>

<operation id="328" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:280 %xor_ln124_296 = xor i8 %con256_load_54, i8 %fin_6_load_16

]]></Node>
<StgValue><ssdm name="xor_ln124_296"/></StgValue>
</operation>

<operation id="329" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="9">
<![CDATA[
while.body.i.i284:285 %con256_load_55 = load i9 %con256_addr_54

]]></Node>
<StgValue><ssdm name="con256_load_55"/></StgValue>
</operation>

<operation id="330" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:287 %or_ln121_59 = or i8 %idx21_i275_load, i8 10

]]></Node>
<StgValue><ssdm name="or_ln121_59"/></StgValue>
</operation>

<operation id="331" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i284:288 %zext_ln121_211 = zext i8 %or_ln121_59

]]></Node>
<StgValue><ssdm name="zext_ln121_211"/></StgValue>
</operation>

<operation id="332" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i284:289 %con256_addr_55 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_211

]]></Node>
<StgValue><ssdm name="con256_addr_55"/></StgValue>
</operation>

<operation id="333" st_id="11" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="9">
<![CDATA[
while.body.i.i284:291 %con256_load_56 = load i9 %con256_addr_55

]]></Node>
<StgValue><ssdm name="con256_load_56"/></StgValue>
</operation>

<operation id="334" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i284:299 %zext_ln150_2 = zext i8 %xor_ln124_296

]]></Node>
<StgValue><ssdm name="zext_ln150_2"/></StgValue>
</operation>

<operation id="335" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i284:300 %clefia_s0_addr_11 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln150_2

]]></Node>
<StgValue><ssdm name="clefia_s0_addr_11"/></StgValue>
</operation>

<operation id="336" st_id="11" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i284:301 %z_23 = load i8 %clefia_s0_addr_11

]]></Node>
<StgValue><ssdm name="z_23"/></StgValue>
</operation>

<operation id="337" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.body.i22.i.i290.0:12 %store_ln117 = store i8 %fin_6_load_16, i5 %fin_6_addr_19

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="338" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.body.i22.i.i290.0:13 %store_ln117 = store i8 %fin_6_load_17, i5 %fin_6_addr_18

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="339" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i284:18 %fin_6_addr_16 = getelementptr i8 %fin_6, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="fin_6_addr_16"/></StgValue>
</operation>

<operation id="340" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i284:19 %fin_6_addr_17 = getelementptr i8 %fin_6, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="fin_6_addr_17"/></StgValue>
</operation>

<operation id="341" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i284:197 %or_ln134_19 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_49, i1 %tmp_165

]]></Node>
<StgValue><ssdm name="or_ln134_19"/></StgValue>
</operation>

<operation id="342" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i284:221 %or_ln134_20 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_53, i1 %tmp_173

]]></Node>
<StgValue><ssdm name="or_ln134_20"/></StgValue>
</operation>

<operation id="343" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i284:239 %or_ln134_21 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_56, i1 %tmp_179

]]></Node>
<StgValue><ssdm name="or_ln134_21"/></StgValue>
</operation>

<operation id="344" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i284:251 %or_ln134_22 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_58, i1 %tmp_183

]]></Node>
<StgValue><ssdm name="or_ln134_22"/></StgValue>
</operation>

<operation id="345" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i284:253 %fin_6_load_12 = load i5 %fin_6_addr_19

]]></Node>
<StgValue><ssdm name="fin_6_load_12"/></StgValue>
</operation>

<operation id="346" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:254 %xor_ln124_323 = xor i8 %fin_6_load_12, i8 %x_assign_30

]]></Node>
<StgValue><ssdm name="xor_ln124_323"/></StgValue>
</operation>

<operation id="347" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:255 %xor_ln124_324 = xor i8 %xor_ln124_323, i8 %z_19

]]></Node>
<StgValue><ssdm name="xor_ln124_324"/></StgValue>
</operation>

<operation id="348" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:256 %xor_ln124_325 = xor i8 %or_ln134_20, i8 %x_assign_29

]]></Node>
<StgValue><ssdm name="xor_ln124_325"/></StgValue>
</operation>

<operation id="349" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:257 %xor_ln124_326 = xor i8 %xor_ln124_325, i8 %or_ln134_19

]]></Node>
<StgValue><ssdm name="xor_ln124_326"/></StgValue>
</operation>

<operation id="350" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:258 %xor_ln124_292 = xor i8 %xor_ln124_326, i8 %xor_ln124_324

]]></Node>
<StgValue><ssdm name="xor_ln124_292"/></StgValue>
</operation>

<operation id="351" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i284:259 %fin_6_load_13 = load i5 %fin_6_addr_18

]]></Node>
<StgValue><ssdm name="fin_6_load_13"/></StgValue>
</operation>

<operation id="352" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:260 %xor_ln124_327 = xor i8 %fin_6_load_13, i8 %x_assign_30

]]></Node>
<StgValue><ssdm name="xor_ln124_327"/></StgValue>
</operation>

<operation id="353" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:261 %xor_ln124_328 = xor i8 %xor_ln124_327, i8 %z_20

]]></Node>
<StgValue><ssdm name="xor_ln124_328"/></StgValue>
</operation>

<operation id="354" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:262 %xor_ln124_329 = xor i8 %or_ln134_21, i8 %x_assign_29

]]></Node>
<StgValue><ssdm name="xor_ln124_329"/></StgValue>
</operation>

<operation id="355" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:263 %xor_ln124_330 = xor i8 %xor_ln124_328, i8 %or_ln134_22

]]></Node>
<StgValue><ssdm name="xor_ln124_330"/></StgValue>
</operation>

<operation id="356" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:264 %xor_ln124_293 = xor i8 %xor_ln124_330, i8 %xor_ln124_329

]]></Node>
<StgValue><ssdm name="xor_ln124_293"/></StgValue>
</operation>

<operation id="357" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i284:265 %fin_6_load_14 = load i5 %fin_6_addr_17

]]></Node>
<StgValue><ssdm name="fin_6_load_14"/></StgValue>
</operation>

<operation id="358" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i284:270 %fin_6_load_15 = load i5 %fin_6_addr_16

]]></Node>
<StgValue><ssdm name="fin_6_load_15"/></StgValue>
</operation>

<operation id="359" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:286 %xor_ln124_297 = xor i8 %con256_load_55, i8 %fin_6_load_17

]]></Node>
<StgValue><ssdm name="xor_ln124_297"/></StgValue>
</operation>

<operation id="360" st_id="12" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="9">
<![CDATA[
while.body.i.i284:291 %con256_load_56 = load i9 %con256_addr_55

]]></Node>
<StgValue><ssdm name="con256_load_56"/></StgValue>
</operation>

<operation id="361" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:293 %or_ln121_60 = or i8 %idx21_i275_load, i8 11

]]></Node>
<StgValue><ssdm name="or_ln121_60"/></StgValue>
</operation>

<operation id="362" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i284:294 %zext_ln121_212 = zext i8 %or_ln121_60

]]></Node>
<StgValue><ssdm name="zext_ln121_212"/></StgValue>
</operation>

<operation id="363" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i284:295 %con256_addr_56 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_212

]]></Node>
<StgValue><ssdm name="con256_addr_56"/></StgValue>
</operation>

<operation id="364" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="9">
<![CDATA[
while.body.i.i284:297 %con256_load_57 = load i9 %con256_addr_56

]]></Node>
<StgValue><ssdm name="con256_load_57"/></StgValue>
</operation>

<operation id="365" st_id="12" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i284:301 %z_23 = load i8 %clefia_s0_addr_11

]]></Node>
<StgValue><ssdm name="z_23"/></StgValue>
</operation>

<operation id="366" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i284:302 %zext_ln151_2 = zext i8 %xor_ln124_297

]]></Node>
<StgValue><ssdm name="zext_ln151_2"/></StgValue>
</operation>

<operation id="367" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i284:303 %clefia_s1_addr_11 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln151_2

]]></Node>
<StgValue><ssdm name="clefia_s1_addr_11"/></StgValue>
</operation>

<operation id="368" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i284:304 %z_24 = load i8 %clefia_s1_addr_11

]]></Node>
<StgValue><ssdm name="z_24"/></StgValue>
</operation>

<operation id="369" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:341 %tmp_194 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_23, i32 7

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="370" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:342 %xor_ln132_64 = xor i8 %z_23, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_64"/></StgValue>
</operation>

<operation id="371" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i284:343 %select_ln131_64 = select i1 %tmp_194, i8 %xor_ln132_64, i8 %z_23

]]></Node>
<StgValue><ssdm name="select_ln131_64"/></StgValue>
</operation>

<operation id="372" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i284:344 %trunc_ln134_64 = trunc i8 %select_ln131_64

]]></Node>
<StgValue><ssdm name="trunc_ln134_64"/></StgValue>
</operation>

<operation id="373" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:345 %tmp_195 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_64, i32 7

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="374" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i284:346 %x_assign_38 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_64, i1 %tmp_195

]]></Node>
<StgValue><ssdm name="x_assign_38"/></StgValue>
</operation>

<operation id="375" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:347 %tmp_196 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_64, i32 6

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="376" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:348 %xor_ln132_65 = xor i8 %x_assign_38, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_65"/></StgValue>
</operation>

<operation id="377" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i284:349 %select_ln131_65 = select i1 %tmp_196, i8 %xor_ln132_65, i8 %x_assign_38

]]></Node>
<StgValue><ssdm name="select_ln131_65"/></StgValue>
</operation>

<operation id="378" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i284:350 %trunc_ln134_65 = trunc i8 %select_ln131_65

]]></Node>
<StgValue><ssdm name="trunc_ln134_65"/></StgValue>
</operation>

<operation id="379" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:351 %tmp_197 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_65, i32 7

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="380" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.body.i22.i.i290.0:14 %store_ln117 = store i8 %fin_6_load_18, i5 %fin_6_addr_17

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="381" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.body.i22.i.i290.0:15 %store_ln117 = store i8 %fin_6_load_19, i5 %fin_6_addr_16

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="382" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i284:12 %fin_6_addr_10 = getelementptr i8 %fin_6, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="fin_6_addr_10"/></StgValue>
</operation>

<operation id="383" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i284:13 %fin_6_addr_11 = getelementptr i8 %fin_6, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="fin_6_addr_11"/></StgValue>
</operation>

<operation id="384" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i284:265 %fin_6_load_14 = load i5 %fin_6_addr_17

]]></Node>
<StgValue><ssdm name="fin_6_load_14"/></StgValue>
</operation>

<operation id="385" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:266 %xor_ln124_331 = xor i8 %z_21, i8 %fin_6_load_14

]]></Node>
<StgValue><ssdm name="xor_ln124_331"/></StgValue>
</operation>

<operation id="386" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:267 %xor_ln124_332 = xor i8 %or_ln134_20, i8 %xor_ln180

]]></Node>
<StgValue><ssdm name="xor_ln124_332"/></StgValue>
</operation>

<operation id="387" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:268 %xor_ln124_333 = xor i8 %xor_ln124_331, i8 %or_ln134_19

]]></Node>
<StgValue><ssdm name="xor_ln124_333"/></StgValue>
</operation>

<operation id="388" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:269 %xor_ln124_294 = xor i8 %xor_ln124_333, i8 %xor_ln124_332

]]></Node>
<StgValue><ssdm name="xor_ln124_294"/></StgValue>
</operation>

<operation id="389" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i284:270 %fin_6_load_15 = load i5 %fin_6_addr_16

]]></Node>
<StgValue><ssdm name="fin_6_load_15"/></StgValue>
</operation>

<operation id="390" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:271 %xor_ln124_334 = xor i8 %z_22, i8 %fin_6_load_15

]]></Node>
<StgValue><ssdm name="xor_ln124_334"/></StgValue>
</operation>

<operation id="391" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:272 %xor_ln124_335 = xor i8 %or_ln134_22, i8 %xor_ln180

]]></Node>
<StgValue><ssdm name="xor_ln124_335"/></StgValue>
</operation>

<operation id="392" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:273 %xor_ln124_336 = xor i8 %xor_ln124_334, i8 %or_ln134_21

]]></Node>
<StgValue><ssdm name="xor_ln124_336"/></StgValue>
</operation>

<operation id="393" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:274 %xor_ln124_295 = xor i8 %xor_ln124_336, i8 %xor_ln124_335

]]></Node>
<StgValue><ssdm name="xor_ln124_295"/></StgValue>
</operation>

<operation id="394" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:292 %xor_ln124_298 = xor i8 %con256_load_56, i8 %fin_6_load_18

]]></Node>
<StgValue><ssdm name="xor_ln124_298"/></StgValue>
</operation>

<operation id="395" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="9">
<![CDATA[
while.body.i.i284:297 %con256_load_57 = load i9 %con256_addr_56

]]></Node>
<StgValue><ssdm name="con256_load_57"/></StgValue>
</operation>

<operation id="396" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i284:304 %z_24 = load i8 %clefia_s1_addr_11

]]></Node>
<StgValue><ssdm name="z_24"/></StgValue>
</operation>

<operation id="397" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i284:305 %zext_ln152_2 = zext i8 %xor_ln124_298

]]></Node>
<StgValue><ssdm name="zext_ln152_2"/></StgValue>
</operation>

<operation id="398" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i284:306 %clefia_s0_addr_12 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln152_2

]]></Node>
<StgValue><ssdm name="clefia_s0_addr_12"/></StgValue>
</operation>

<operation id="399" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i284:307 %z_25 = load i8 %clefia_s0_addr_12

]]></Node>
<StgValue><ssdm name="z_25"/></StgValue>
</operation>

<operation id="400" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:311 %tmp_184 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_24, i32 7

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="401" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:312 %xor_ln132_59 = xor i8 %z_24, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_59"/></StgValue>
</operation>

<operation id="402" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i284:313 %select_ln131_59 = select i1 %tmp_184, i8 %xor_ln132_59, i8 %z_24

]]></Node>
<StgValue><ssdm name="select_ln131_59"/></StgValue>
</operation>

<operation id="403" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i284:314 %trunc_ln134_59 = trunc i8 %select_ln131_59

]]></Node>
<StgValue><ssdm name="trunc_ln134_59"/></StgValue>
</operation>

<operation id="404" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:315 %tmp_185 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_59, i32 7

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="405" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i284:316 %x_assign_35 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_59, i1 %tmp_185

]]></Node>
<StgValue><ssdm name="x_assign_35"/></StgValue>
</operation>

<operation id="406" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:353 %tmp_198 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_59, i32 6

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="407" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:354 %xor_ln132_66 = xor i8 %x_assign_35, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_66"/></StgValue>
</operation>

<operation id="408" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i284:355 %select_ln131_66 = select i1 %tmp_198, i8 %xor_ln132_66, i8 %x_assign_35

]]></Node>
<StgValue><ssdm name="select_ln131_66"/></StgValue>
</operation>

<operation id="409" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i284:356 %trunc_ln134_66 = trunc i8 %select_ln131_66

]]></Node>
<StgValue><ssdm name="trunc_ln134_66"/></StgValue>
</operation>

<operation id="410" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:357 %tmp_199 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_66, i32 7

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="411" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i284:359 %fin_6_load_20 = load i5 %fin_6_addr_11

]]></Node>
<StgValue><ssdm name="fin_6_load_20"/></StgValue>
</operation>

<operation id="412" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i284:365 %fin_6_load_21 = load i5 %fin_6_addr_10

]]></Node>
<StgValue><ssdm name="fin_6_load_21"/></StgValue>
</operation>

<operation id="413" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:383 %or_ln214 = or i8 %idx21_i275_load, i8 12

]]></Node>
<StgValue><ssdm name="or_ln214"/></StgValue>
</operation>

<operation id="414" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i284:384 %zext_ln121_213 = zext i8 %or_ln214

]]></Node>
<StgValue><ssdm name="zext_ln121_213"/></StgValue>
</operation>

<operation id="415" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i284:385 %con256_addr_57 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_213

]]></Node>
<StgValue><ssdm name="con256_addr_57"/></StgValue>
</operation>

<operation id="416" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="8" op_0_bw="9">
<![CDATA[
while.body.i.i284:387 %con256_load_58 = load i9 %con256_addr_57

]]></Node>
<StgValue><ssdm name="con256_load_58"/></StgValue>
</operation>

<operation id="417" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.body.i22.i.i290.0:20 %store_ln117 = store i8 %fin_6_load_24, i5 %fin_6_addr_11

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="418" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.body.i22.i.i290.0:21 %store_ln117 = store i8 %fin_6_load_25, i5 %fin_6_addr_10

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="419" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i284:10 %fin_6_addr_8 = getelementptr i8 %fin_6, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="fin_6_addr_8"/></StgValue>
</operation>

<operation id="420" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i284:11 %fin_6_addr_9 = getelementptr i8 %fin_6, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="fin_6_addr_9"/></StgValue>
</operation>

<operation id="421" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:298 %xor_ln124_299 = xor i8 %con256_load_57, i8 %fin_6_load_19

]]></Node>
<StgValue><ssdm name="xor_ln124_299"/></StgValue>
</operation>

<operation id="422" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i284:307 %z_25 = load i8 %clefia_s0_addr_12

]]></Node>
<StgValue><ssdm name="z_25"/></StgValue>
</operation>

<operation id="423" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i284:308 %zext_ln153_2 = zext i8 %xor_ln124_299

]]></Node>
<StgValue><ssdm name="zext_ln153_2"/></StgValue>
</operation>

<operation id="424" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i284:309 %clefia_s1_addr_12 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln153_2

]]></Node>
<StgValue><ssdm name="clefia_s1_addr_12"/></StgValue>
</operation>

<operation id="425" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i284:310 %z_26 = load i8 %clefia_s1_addr_12

]]></Node>
<StgValue><ssdm name="z_26"/></StgValue>
</operation>

<operation id="426" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:317 %tmp_186 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_25, i32 7

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="427" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:318 %xor_ln132_60 = xor i8 %z_25, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_60"/></StgValue>
</operation>

<operation id="428" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i284:319 %select_ln131_60 = select i1 %tmp_186, i8 %xor_ln132_60, i8 %z_25

]]></Node>
<StgValue><ssdm name="select_ln131_60"/></StgValue>
</operation>

<operation id="429" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i284:320 %trunc_ln134_60 = trunc i8 %select_ln131_60

]]></Node>
<StgValue><ssdm name="trunc_ln134_60"/></StgValue>
</operation>

<operation id="430" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:321 %tmp_187 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_60, i32 7

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="431" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i284:322 %x_assign_36 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_60, i1 %tmp_187

]]></Node>
<StgValue><ssdm name="x_assign_36"/></StgValue>
</operation>

<operation id="432" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:323 %tmp_188 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_60, i32 6

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="433" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:324 %xor_ln132_61 = xor i8 %x_assign_36, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_61"/></StgValue>
</operation>

<operation id="434" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i284:325 %select_ln131_61 = select i1 %tmp_188, i8 %xor_ln132_61, i8 %x_assign_36

]]></Node>
<StgValue><ssdm name="select_ln131_61"/></StgValue>
</operation>

<operation id="435" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i284:326 %trunc_ln134_61 = trunc i8 %select_ln131_61

]]></Node>
<StgValue><ssdm name="trunc_ln134_61"/></StgValue>
</operation>

<operation id="436" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:327 %tmp_189 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_61, i32 7

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="437" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i284:359 %fin_6_load_20 = load i5 %fin_6_addr_11

]]></Node>
<StgValue><ssdm name="fin_6_load_20"/></StgValue>
</operation>

<operation id="438" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i284:365 %fin_6_load_21 = load i5 %fin_6_addr_10

]]></Node>
<StgValue><ssdm name="fin_6_load_21"/></StgValue>
</operation>

<operation id="439" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i284:371 %fin_6_load_22 = load i5 %fin_6_addr_9

]]></Node>
<StgValue><ssdm name="fin_6_load_22"/></StgValue>
</operation>

<operation id="440" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i284:377 %fin_6_load_23 = load i5 %fin_6_addr_8

]]></Node>
<StgValue><ssdm name="fin_6_load_23"/></StgValue>
</operation>

<operation id="441" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="8" op_0_bw="9">
<![CDATA[
while.body.i.i284:387 %con256_load_58 = load i9 %con256_addr_57

]]></Node>
<StgValue><ssdm name="con256_load_58"/></StgValue>
</operation>

<operation id="442" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:389 %or_ln121_61 = or i8 %idx21_i275_load, i8 13

]]></Node>
<StgValue><ssdm name="or_ln121_61"/></StgValue>
</operation>

<operation id="443" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i284:390 %zext_ln121_214 = zext i8 %or_ln121_61

]]></Node>
<StgValue><ssdm name="zext_ln121_214"/></StgValue>
</operation>

<operation id="444" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i284:391 %con256_addr_58 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_214

]]></Node>
<StgValue><ssdm name="con256_addr_58"/></StgValue>
</operation>

<operation id="445" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="8" op_0_bw="9">
<![CDATA[
while.body.i.i284:393 %con256_load_59 = load i9 %con256_addr_58

]]></Node>
<StgValue><ssdm name="con256_load_59"/></StgValue>
</operation>

<operation id="446" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.body.i22.i.i290.0:22 %store_ln117 = store i8 %fin_6_load_26, i5 %fin_6_addr_9

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="447" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.body.i22.i.i290.0:23 %store_ln117 = store i8 %fin_6_load_27, i5 %fin_6_addr_8

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="448" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i284:4 %fin_6_addr_2 = getelementptr i8 %fin_6, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="fin_6_addr_2"/></StgValue>
</operation>

<operation id="449" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i284:5 %fin_6_addr_3 = getelementptr i8 %fin_6, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="fin_6_addr_3"/></StgValue>
</operation>

<operation id="450" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i284:310 %z_26 = load i8 %clefia_s1_addr_12

]]></Node>
<StgValue><ssdm name="z_26"/></StgValue>
</operation>

<operation id="451" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i284:328 %or_ln134_23 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_61, i1 %tmp_189

]]></Node>
<StgValue><ssdm name="or_ln134_23"/></StgValue>
</operation>

<operation id="452" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:329 %tmp_190 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_26, i32 7

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="453" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:330 %xor_ln132_62 = xor i8 %z_26, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_62"/></StgValue>
</operation>

<operation id="454" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i284:331 %select_ln131_62 = select i1 %tmp_190, i8 %xor_ln132_62, i8 %z_26

]]></Node>
<StgValue><ssdm name="select_ln131_62"/></StgValue>
</operation>

<operation id="455" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i284:332 %trunc_ln134_62 = trunc i8 %select_ln131_62

]]></Node>
<StgValue><ssdm name="trunc_ln134_62"/></StgValue>
</operation>

<operation id="456" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:333 %tmp_191 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_62, i32 7

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="457" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i284:334 %x_assign_37 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_62, i1 %tmp_191

]]></Node>
<StgValue><ssdm name="x_assign_37"/></StgValue>
</operation>

<operation id="458" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:335 %tmp_192 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_62, i32 6

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="459" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:336 %xor_ln132_63 = xor i8 %x_assign_37, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_63"/></StgValue>
</operation>

<operation id="460" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i284:337 %select_ln131_63 = select i1 %tmp_192, i8 %xor_ln132_63, i8 %x_assign_37

]]></Node>
<StgValue><ssdm name="select_ln131_63"/></StgValue>
</operation>

<operation id="461" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i284:338 %trunc_ln134_63 = trunc i8 %select_ln131_63

]]></Node>
<StgValue><ssdm name="trunc_ln134_63"/></StgValue>
</operation>

<operation id="462" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:339 %tmp_193 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_63, i32 7

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="463" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i284:340 %or_ln134_24 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_63, i1 %tmp_193

]]></Node>
<StgValue><ssdm name="or_ln134_24"/></StgValue>
</operation>

<operation id="464" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i284:352 %or_ln134_25 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_65, i1 %tmp_197

]]></Node>
<StgValue><ssdm name="or_ln134_25"/></StgValue>
</operation>

<operation id="465" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i284:358 %or_ln134_26 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_66, i1 %tmp_199

]]></Node>
<StgValue><ssdm name="or_ln134_26"/></StgValue>
</operation>

<operation id="466" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:360 %xor_ln124_337 = xor i8 %fin_6_load_20, i8 %x_assign_37

]]></Node>
<StgValue><ssdm name="xor_ln124_337"/></StgValue>
</operation>

<operation id="467" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:361 %xor_ln124_338 = xor i8 %xor_ln124_337, i8 %z_23

]]></Node>
<StgValue><ssdm name="xor_ln124_338"/></StgValue>
</operation>

<operation id="468" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:362 %xor_ln124_339 = xor i8 %or_ln134_23, i8 %x_assign_35

]]></Node>
<StgValue><ssdm name="xor_ln124_339"/></StgValue>
</operation>

<operation id="469" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:363 %xor_ln124_340 = xor i8 %xor_ln124_339, i8 %or_ln134_24

]]></Node>
<StgValue><ssdm name="xor_ln124_340"/></StgValue>
</operation>

<operation id="470" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:364 %xor_ln124_300 = xor i8 %xor_ln124_340, i8 %xor_ln124_338

]]></Node>
<StgValue><ssdm name="xor_ln124_300"/></StgValue>
</operation>

<operation id="471" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:366 %xor_ln124_341 = xor i8 %fin_6_load_21, i8 %or_ln134_23

]]></Node>
<StgValue><ssdm name="xor_ln124_341"/></StgValue>
</operation>

<operation id="472" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:367 %xor_ln124_342 = xor i8 %xor_ln124_341, i8 %z_24

]]></Node>
<StgValue><ssdm name="xor_ln124_342"/></StgValue>
</operation>

<operation id="473" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:368 %xor_ln124_343 = xor i8 %x_assign_36, i8 %x_assign_38

]]></Node>
<StgValue><ssdm name="xor_ln124_343"/></StgValue>
</operation>

<operation id="474" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:369 %xor_ln124_344 = xor i8 %xor_ln124_343, i8 %or_ln134_24

]]></Node>
<StgValue><ssdm name="xor_ln124_344"/></StgValue>
</operation>

<operation id="475" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:370 %xor_ln124_301 = xor i8 %xor_ln124_344, i8 %xor_ln124_342

]]></Node>
<StgValue><ssdm name="xor_ln124_301"/></StgValue>
</operation>

<operation id="476" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i284:371 %fin_6_load_22 = load i5 %fin_6_addr_9

]]></Node>
<StgValue><ssdm name="fin_6_load_22"/></StgValue>
</operation>

<operation id="477" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:372 %xor_ln124_345 = xor i8 %fin_6_load_22, i8 %or_ln134_26

]]></Node>
<StgValue><ssdm name="xor_ln124_345"/></StgValue>
</operation>

<operation id="478" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:373 %xor_ln124_346 = xor i8 %xor_ln124_345, i8 %z_25

]]></Node>
<StgValue><ssdm name="xor_ln124_346"/></StgValue>
</operation>

<operation id="479" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:374 %xor_ln124_347 = xor i8 %or_ln134_25, i8 %x_assign_35

]]></Node>
<StgValue><ssdm name="xor_ln124_347"/></StgValue>
</operation>

<operation id="480" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:375 %xor_ln124_348 = xor i8 %xor_ln124_347, i8 %x_assign_37

]]></Node>
<StgValue><ssdm name="xor_ln124_348"/></StgValue>
</operation>

<operation id="481" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:376 %xor_ln124_302 = xor i8 %xor_ln124_348, i8 %xor_ln124_346

]]></Node>
<StgValue><ssdm name="xor_ln124_302"/></StgValue>
</operation>

<operation id="482" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i284:377 %fin_6_load_23 = load i5 %fin_6_addr_8

]]></Node>
<StgValue><ssdm name="fin_6_load_23"/></StgValue>
</operation>

<operation id="483" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:378 %xor_ln124_349 = xor i8 %fin_6_load_23, i8 %or_ln134_26

]]></Node>
<StgValue><ssdm name="xor_ln124_349"/></StgValue>
</operation>

<operation id="484" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:379 %xor_ln124_350 = xor i8 %xor_ln124_349, i8 %z_26

]]></Node>
<StgValue><ssdm name="xor_ln124_350"/></StgValue>
</operation>

<operation id="485" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:380 %xor_ln124_351 = xor i8 %x_assign_38, i8 %or_ln134_25

]]></Node>
<StgValue><ssdm name="xor_ln124_351"/></StgValue>
</operation>

<operation id="486" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:381 %xor_ln124_352 = xor i8 %xor_ln124_351, i8 %x_assign_36

]]></Node>
<StgValue><ssdm name="xor_ln124_352"/></StgValue>
</operation>

<operation id="487" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:382 %xor_ln124_303 = xor i8 %xor_ln124_352, i8 %xor_ln124_350

]]></Node>
<StgValue><ssdm name="xor_ln124_303"/></StgValue>
</operation>

<operation id="488" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:388 %xor_ln124_304 = xor i8 %con256_load_58, i8 %fin_6_load_24

]]></Node>
<StgValue><ssdm name="xor_ln124_304"/></StgValue>
</operation>

<operation id="489" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="8" op_0_bw="9">
<![CDATA[
while.body.i.i284:393 %con256_load_59 = load i9 %con256_addr_58

]]></Node>
<StgValue><ssdm name="con256_load_59"/></StgValue>
</operation>

<operation id="490" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:395 %or_ln121_62 = or i8 %idx21_i275_load, i8 14

]]></Node>
<StgValue><ssdm name="or_ln121_62"/></StgValue>
</operation>

<operation id="491" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i284:396 %zext_ln121_215 = zext i8 %or_ln121_62

]]></Node>
<StgValue><ssdm name="zext_ln121_215"/></StgValue>
</operation>

<operation id="492" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i284:397 %con256_addr_59 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_215

]]></Node>
<StgValue><ssdm name="con256_addr_59"/></StgValue>
</operation>

<operation id="493" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="8" op_0_bw="9">
<![CDATA[
while.body.i.i284:399 %con256_load_60 = load i9 %con256_addr_59

]]></Node>
<StgValue><ssdm name="con256_load_60"/></StgValue>
</operation>

<operation id="494" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i284:407 %zext_ln173_2 = zext i8 %xor_ln124_304

]]></Node>
<StgValue><ssdm name="zext_ln173_2"/></StgValue>
</operation>

<operation id="495" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i284:408 %clefia_s1_addr_13 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln173_2

]]></Node>
<StgValue><ssdm name="clefia_s1_addr_13"/></StgValue>
</operation>

<operation id="496" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i284:409 %z_27 = load i8 %clefia_s1_addr_13

]]></Node>
<StgValue><ssdm name="z_27"/></StgValue>
</operation>

<operation id="497" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i284:492 %fin_6_load_28 = load i5 %fin_6_addr_3

]]></Node>
<StgValue><ssdm name="fin_6_load_28"/></StgValue>
</operation>

<operation id="498" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i284:498 %fin_6_load_29 = load i5 %fin_6_addr_2

]]></Node>
<StgValue><ssdm name="fin_6_load_29"/></StgValue>
</operation>

<operation id="499" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.body.i22.i.i290.0:28 %store_ln117 = store i8 %fin_6_load, i5 %fin_6_addr_3

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="500" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.body.i22.i.i290.0:29 %store_ln117 = store i8 %fin_6_load_1, i5 %fin_6_addr_2

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="501" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i284:2 %fin_6_addr = getelementptr i8 %fin_6, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="fin_6_addr"/></StgValue>
</operation>

<operation id="502" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i284:3 %fin_6_addr_1 = getelementptr i8 %fin_6, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="fin_6_addr_1"/></StgValue>
</operation>

<operation id="503" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:394 %xor_ln124_305 = xor i8 %con256_load_59, i8 %fin_6_load_25

]]></Node>
<StgValue><ssdm name="xor_ln124_305"/></StgValue>
</operation>

<operation id="504" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="8" op_0_bw="9">
<![CDATA[
while.body.i.i284:399 %con256_load_60 = load i9 %con256_addr_59

]]></Node>
<StgValue><ssdm name="con256_load_60"/></StgValue>
</operation>

<operation id="505" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:401 %or_ln121_63 = or i8 %idx21_i275_load, i8 15

]]></Node>
<StgValue><ssdm name="or_ln121_63"/></StgValue>
</operation>

<operation id="506" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i284:402 %zext_ln121_216 = zext i8 %or_ln121_63

]]></Node>
<StgValue><ssdm name="zext_ln121_216"/></StgValue>
</operation>

<operation id="507" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i284:403 %con256_addr_60 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_216

]]></Node>
<StgValue><ssdm name="con256_addr_60"/></StgValue>
</operation>

<operation id="508" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="8" op_0_bw="9">
<![CDATA[
while.body.i.i284:405 %con256_load_61 = load i9 %con256_addr_60

]]></Node>
<StgValue><ssdm name="con256_load_61"/></StgValue>
</operation>

<operation id="509" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i284:409 %z_27 = load i8 %clefia_s1_addr_13

]]></Node>
<StgValue><ssdm name="z_27"/></StgValue>
</operation>

<operation id="510" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i284:410 %zext_ln174_2 = zext i8 %xor_ln124_305

]]></Node>
<StgValue><ssdm name="zext_ln174_2"/></StgValue>
</operation>

<operation id="511" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i284:411 %clefia_s0_addr_13 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln174_2

]]></Node>
<StgValue><ssdm name="clefia_s0_addr_13"/></StgValue>
</operation>

<operation id="512" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i284:412 %z_28 = load i8 %clefia_s0_addr_13

]]></Node>
<StgValue><ssdm name="z_28"/></StgValue>
</operation>

<operation id="513" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:461 %tmp_214 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_27, i32 7

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="514" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:462 %xor_ln132_74 = xor i8 %z_27, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_74"/></StgValue>
</operation>

<operation id="515" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i284:463 %select_ln131_74 = select i1 %tmp_214, i8 %xor_ln132_74, i8 %z_27

]]></Node>
<StgValue><ssdm name="select_ln131_74"/></StgValue>
</operation>

<operation id="516" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i284:464 %trunc_ln134_74 = trunc i8 %select_ln131_74

]]></Node>
<StgValue><ssdm name="trunc_ln134_74"/></StgValue>
</operation>

<operation id="517" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:465 %tmp_215 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_74, i32 7

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="518" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i284:466 %x_assign_44 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_74, i1 %tmp_215

]]></Node>
<StgValue><ssdm name="x_assign_44"/></StgValue>
</operation>

<operation id="519" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:467 %tmp_216 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_74, i32 6

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="520" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:468 %xor_ln132_75 = xor i8 %x_assign_44, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_75"/></StgValue>
</operation>

<operation id="521" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i284:469 %select_ln131_75 = select i1 %tmp_216, i8 %xor_ln132_75, i8 %x_assign_44

]]></Node>
<StgValue><ssdm name="select_ln131_75"/></StgValue>
</operation>

<operation id="522" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i284:470 %trunc_ln134_75 = trunc i8 %select_ln131_75

]]></Node>
<StgValue><ssdm name="trunc_ln134_75"/></StgValue>
</operation>

<operation id="523" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:471 %tmp_217 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_75, i32 7

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="524" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i284:472 %x_assign_45 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_75, i1 %tmp_217

]]></Node>
<StgValue><ssdm name="x_assign_45"/></StgValue>
</operation>

<operation id="525" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:473 %tmp_218 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_75, i32 6

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="526" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:474 %xor_ln132_76 = xor i8 %x_assign_45, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_76"/></StgValue>
</operation>

<operation id="527" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i284:475 %select_ln131_76 = select i1 %tmp_218, i8 %xor_ln132_76, i8 %x_assign_45

]]></Node>
<StgValue><ssdm name="select_ln131_76"/></StgValue>
</operation>

<operation id="528" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i284:476 %trunc_ln134_76 = trunc i8 %select_ln131_76

]]></Node>
<StgValue><ssdm name="trunc_ln134_76"/></StgValue>
</operation>

<operation id="529" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:477 %tmp_219 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_76, i32 7

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="530" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i284:492 %fin_6_load_28 = load i5 %fin_6_addr_3

]]></Node>
<StgValue><ssdm name="fin_6_load_28"/></StgValue>
</operation>

<operation id="531" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i284:498 %fin_6_load_29 = load i5 %fin_6_addr_2

]]></Node>
<StgValue><ssdm name="fin_6_load_29"/></StgValue>
</operation>

<operation id="532" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i284:504 %fin_6_load_30 = load i5 %fin_6_addr_1

]]></Node>
<StgValue><ssdm name="fin_6_load_30"/></StgValue>
</operation>

<operation id="533" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i284:509 %fin_6_load_31 = load i5 %fin_6_addr

]]></Node>
<StgValue><ssdm name="fin_6_load_31"/></StgValue>
</operation>

<operation id="534" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.body.i22.i.i290.0:30 %store_ln117 = store i8 %fin_6_load_2, i5 %fin_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="535" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.body.i22.i.i290.0:31 %store_ln117 = store i8 %fin_6_load_3, i5 %fin_6_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="536" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:400 %xor_ln124_306 = xor i8 %con256_load_60, i8 %fin_6_load_26

]]></Node>
<StgValue><ssdm name="xor_ln124_306"/></StgValue>
</operation>

<operation id="537" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="8" op_0_bw="9">
<![CDATA[
while.body.i.i284:405 %con256_load_61 = load i9 %con256_addr_60

]]></Node>
<StgValue><ssdm name="con256_load_61"/></StgValue>
</operation>

<operation id="538" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i284:412 %z_28 = load i8 %clefia_s0_addr_13

]]></Node>
<StgValue><ssdm name="z_28"/></StgValue>
</operation>

<operation id="539" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i284:413 %zext_ln175_2 = zext i8 %xor_ln124_306

]]></Node>
<StgValue><ssdm name="zext_ln175_2"/></StgValue>
</operation>

<operation id="540" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i284:414 %clefia_s1_addr_14 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln175_2

]]></Node>
<StgValue><ssdm name="clefia_s1_addr_14"/></StgValue>
</operation>

<operation id="541" st_id="17" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i284:415 %z_29 = load i8 %clefia_s1_addr_14

]]></Node>
<StgValue><ssdm name="z_29"/></StgValue>
</operation>

<operation id="542" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:419 %tmp_200 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_28, i32 7

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="543" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:420 %xor_ln132_67 = xor i8 %z_28, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_67"/></StgValue>
</operation>

<operation id="544" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i284:421 %select_ln131_67 = select i1 %tmp_200, i8 %xor_ln132_67, i8 %z_28

]]></Node>
<StgValue><ssdm name="select_ln131_67"/></StgValue>
</operation>

<operation id="545" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i284:422 %trunc_ln134_67 = trunc i8 %select_ln131_67

]]></Node>
<StgValue><ssdm name="trunc_ln134_67"/></StgValue>
</operation>

<operation id="546" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:423 %tmp_201 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_67, i32 7

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="547" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i284:424 %x_assign_39 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_67, i1 %tmp_201

]]></Node>
<StgValue><ssdm name="x_assign_39"/></StgValue>
</operation>

<operation id="548" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:425 %tmp_202 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_67, i32 6

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="549" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:426 %xor_ln132_68 = xor i8 %x_assign_39, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_68"/></StgValue>
</operation>

<operation id="550" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i284:427 %select_ln131_68 = select i1 %tmp_202, i8 %xor_ln132_68, i8 %x_assign_39

]]></Node>
<StgValue><ssdm name="select_ln131_68"/></StgValue>
</operation>

<operation id="551" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i284:428 %trunc_ln134_68 = trunc i8 %select_ln131_68

]]></Node>
<StgValue><ssdm name="trunc_ln134_68"/></StgValue>
</operation>

<operation id="552" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:429 %tmp_203 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_68, i32 7

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="553" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i284:430 %x_assign_40 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_68, i1 %tmp_203

]]></Node>
<StgValue><ssdm name="x_assign_40"/></StgValue>
</operation>

<operation id="554" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:431 %tmp_204 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_68, i32 6

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="555" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:432 %xor_ln132_69 = xor i8 %x_assign_40, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_69"/></StgValue>
</operation>

<operation id="556" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i284:433 %select_ln131_69 = select i1 %tmp_204, i8 %xor_ln132_69, i8 %x_assign_40

]]></Node>
<StgValue><ssdm name="select_ln131_69"/></StgValue>
</operation>

<operation id="557" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i284:434 %trunc_ln134_69 = trunc i8 %select_ln131_69

]]></Node>
<StgValue><ssdm name="trunc_ln134_69"/></StgValue>
</operation>

<operation id="558" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:435 %tmp_205 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_69, i32 7

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="559" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:491 %xor_ln180_2 = xor i8 %x_assign_39, i8 %x_assign_44

]]></Node>
<StgValue><ssdm name="xor_ln180_2"/></StgValue>
</operation>

<operation id="560" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i284:504 %fin_6_load_30 = load i5 %fin_6_addr_1

]]></Node>
<StgValue><ssdm name="fin_6_load_30"/></StgValue>
</operation>

<operation id="561" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="8" op_0_bw="5">
<![CDATA[
while.body.i.i284:509 %fin_6_load_31 = load i5 %fin_6_addr

]]></Node>
<StgValue><ssdm name="fin_6_load_31"/></StgValue>
</operation>

<operation id="562" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.body.i22.i.i290.0:0 %store_ln117 = store i8 %xor_ln124_283, i5 %fin_6_addr_31

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="563" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.body.i22.i.i290.0:1 %store_ln117 = store i8 %xor_ln124_285, i5 %fin_6_addr_30

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="564" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:406 %xor_ln124_307 = xor i8 %con256_load_61, i8 %fin_6_load_27

]]></Node>
<StgValue><ssdm name="xor_ln124_307"/></StgValue>
</operation>

<operation id="565" st_id="18" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i284:415 %z_29 = load i8 %clefia_s1_addr_14

]]></Node>
<StgValue><ssdm name="z_29"/></StgValue>
</operation>

<operation id="566" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i284:416 %zext_ln176_2 = zext i8 %xor_ln124_307

]]></Node>
<StgValue><ssdm name="zext_ln176_2"/></StgValue>
</operation>

<operation id="567" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i284:417 %clefia_s0_addr_14 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln176_2

]]></Node>
<StgValue><ssdm name="clefia_s0_addr_14"/></StgValue>
</operation>

<operation id="568" st_id="18" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i284:418 %z_30 = load i8 %clefia_s0_addr_14

]]></Node>
<StgValue><ssdm name="z_30"/></StgValue>
</operation>

<operation id="569" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:437 %tmp_206 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_29, i32 7

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="570" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:438 %xor_ln132_70 = xor i8 %z_29, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_70"/></StgValue>
</operation>

<operation id="571" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i284:439 %select_ln131_70 = select i1 %tmp_206, i8 %xor_ln132_70, i8 %z_29

]]></Node>
<StgValue><ssdm name="select_ln131_70"/></StgValue>
</operation>

<operation id="572" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i284:440 %trunc_ln134_70 = trunc i8 %select_ln131_70

]]></Node>
<StgValue><ssdm name="trunc_ln134_70"/></StgValue>
</operation>

<operation id="573" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:441 %tmp_207 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_70, i32 7

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="574" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i284:442 %x_assign_41 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_70, i1 %tmp_207

]]></Node>
<StgValue><ssdm name="x_assign_41"/></StgValue>
</operation>

<operation id="575" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:479 %tmp_220 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_70, i32 6

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="576" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:480 %xor_ln132_77 = xor i8 %x_assign_41, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_77"/></StgValue>
</operation>

<operation id="577" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i284:481 %select_ln131_77 = select i1 %tmp_220, i8 %xor_ln132_77, i8 %x_assign_41

]]></Node>
<StgValue><ssdm name="select_ln131_77"/></StgValue>
</operation>

<operation id="578" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i284:482 %trunc_ln134_77 = trunc i8 %select_ln131_77

]]></Node>
<StgValue><ssdm name="trunc_ln134_77"/></StgValue>
</operation>

<operation id="579" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:483 %tmp_221 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_77, i32 7

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="580" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i284:484 %x_assign_46 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_77, i1 %tmp_221

]]></Node>
<StgValue><ssdm name="x_assign_46"/></StgValue>
</operation>

<operation id="581" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:485 %tmp_222 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_77, i32 6

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="582" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:486 %xor_ln132_78 = xor i8 %x_assign_46, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_78"/></StgValue>
</operation>

<operation id="583" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i284:487 %select_ln131_78 = select i1 %tmp_222, i8 %xor_ln132_78, i8 %x_assign_46

]]></Node>
<StgValue><ssdm name="select_ln131_78"/></StgValue>
</operation>

<operation id="584" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i284:488 %trunc_ln134_78 = trunc i8 %select_ln131_78

]]></Node>
<StgValue><ssdm name="trunc_ln134_78"/></StgValue>
</operation>

<operation id="585" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:489 %tmp_223 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_78, i32 7

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="586" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.body.i22.i.i290.0:2 %store_ln117 = store i8 %xor_ln124_286, i5 %fin_6_addr_29

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="587" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.body.i22.i.i290.0:3 %store_ln117 = store i8 %xor_ln124_287, i5 %fin_6_addr_28

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="588" st_id="19" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i284:418 %z_30 = load i8 %clefia_s0_addr_14

]]></Node>
<StgValue><ssdm name="z_30"/></StgValue>
</operation>

<operation id="589" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:443 %tmp_208 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_30, i32 7

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="590" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:444 %xor_ln132_71 = xor i8 %z_30, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_71"/></StgValue>
</operation>

<operation id="591" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i284:445 %select_ln131_71 = select i1 %tmp_208, i8 %xor_ln132_71, i8 %z_30

]]></Node>
<StgValue><ssdm name="select_ln131_71"/></StgValue>
</operation>

<operation id="592" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i284:446 %trunc_ln134_71 = trunc i8 %select_ln131_71

]]></Node>
<StgValue><ssdm name="trunc_ln134_71"/></StgValue>
</operation>

<operation id="593" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:447 %tmp_209 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_71, i32 7

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="594" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i284:448 %x_assign_42 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_71, i1 %tmp_209

]]></Node>
<StgValue><ssdm name="x_assign_42"/></StgValue>
</operation>

<operation id="595" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:449 %tmp_210 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_71, i32 6

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="596" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:450 %xor_ln132_72 = xor i8 %x_assign_42, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_72"/></StgValue>
</operation>

<operation id="597" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i284:451 %select_ln131_72 = select i1 %tmp_210, i8 %xor_ln132_72, i8 %x_assign_42

]]></Node>
<StgValue><ssdm name="select_ln131_72"/></StgValue>
</operation>

<operation id="598" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i284:452 %trunc_ln134_72 = trunc i8 %select_ln131_72

]]></Node>
<StgValue><ssdm name="trunc_ln134_72"/></StgValue>
</operation>

<operation id="599" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:453 %tmp_211 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_72, i32 7

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="600" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i284:454 %x_assign_43 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_72, i1 %tmp_211

]]></Node>
<StgValue><ssdm name="x_assign_43"/></StgValue>
</operation>

<operation id="601" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:455 %tmp_212 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_72, i32 6

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="602" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:456 %xor_ln132_73 = xor i8 %x_assign_43, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_73"/></StgValue>
</operation>

<operation id="603" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i284:457 %select_ln131_73 = select i1 %tmp_212, i8 %xor_ln132_73, i8 %x_assign_43

]]></Node>
<StgValue><ssdm name="select_ln131_73"/></StgValue>
</operation>

<operation id="604" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i284:458 %trunc_ln134_73 = trunc i8 %select_ln131_73

]]></Node>
<StgValue><ssdm name="trunc_ln134_73"/></StgValue>
</operation>

<operation id="605" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i284:459 %tmp_213 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_73, i32 7

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="606" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i284:478 %or_ln134_29 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_76, i1 %tmp_219

]]></Node>
<StgValue><ssdm name="or_ln134_29"/></StgValue>
</operation>

<operation id="607" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i284:490 %or_ln134_30 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_78, i1 %tmp_223

]]></Node>
<StgValue><ssdm name="or_ln134_30"/></StgValue>
</operation>

<operation id="608" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:499 %xor_ln124_357 = xor i8 %fin_6_load_29, i8 %x_assign_42

]]></Node>
<StgValue><ssdm name="xor_ln124_357"/></StgValue>
</operation>

<operation id="609" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:500 %xor_ln124_358 = xor i8 %xor_ln124_357, i8 %z_28

]]></Node>
<StgValue><ssdm name="xor_ln124_358"/></StgValue>
</operation>

<operation id="610" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:501 %xor_ln124_359 = xor i8 %or_ln134_29, i8 %x_assign_41

]]></Node>
<StgValue><ssdm name="xor_ln124_359"/></StgValue>
</operation>

<operation id="611" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:502 %xor_ln124_360 = xor i8 %xor_ln124_358, i8 %or_ln134_30

]]></Node>
<StgValue><ssdm name="xor_ln124_360"/></StgValue>
</operation>

<operation id="612" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:503 %xor_ln124_309 = xor i8 %xor_ln124_360, i8 %xor_ln124_359

]]></Node>
<StgValue><ssdm name="xor_ln124_309"/></StgValue>
</operation>

<operation id="613" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:510 %xor_ln124_364 = xor i8 %z_30, i8 %fin_6_load_31

]]></Node>
<StgValue><ssdm name="xor_ln124_364"/></StgValue>
</operation>

<operation id="614" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:511 %xor_ln124_365 = xor i8 %or_ln134_30, i8 %xor_ln180_2

]]></Node>
<StgValue><ssdm name="xor_ln124_365"/></StgValue>
</operation>

<operation id="615" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:512 %xor_ln124_366 = xor i8 %xor_ln124_364, i8 %or_ln134_29

]]></Node>
<StgValue><ssdm name="xor_ln124_366"/></StgValue>
</operation>

<operation id="616" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:513 %xor_ln124_311 = xor i8 %xor_ln124_366, i8 %xor_ln124_365

]]></Node>
<StgValue><ssdm name="xor_ln124_311"/></StgValue>
</operation>

<operation id="617" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.body.i22.i.i290.0:8 %store_ln117 = store i8 %xor_ln124_292, i5 %fin_6_addr_23

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="618" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.body.i22.i.i290.0:9 %store_ln117 = store i8 %xor_ln124_293, i5 %fin_6_addr_22

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="619" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
while.body.i.i284:35 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="620" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.i284:36 %specloopname_ln205 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln205"/></StgValue>
</operation>

<operation id="621" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
while.body.i.i284:37 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="622" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i284:436 %or_ln134_27 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_69, i1 %tmp_205

]]></Node>
<StgValue><ssdm name="or_ln134_27"/></StgValue>
</operation>

<operation id="623" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i284:460 %or_ln134_28 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_73, i1 %tmp_213

]]></Node>
<StgValue><ssdm name="or_ln134_28"/></StgValue>
</operation>

<operation id="624" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:493 %xor_ln124_353 = xor i8 %fin_6_load_28, i8 %x_assign_42

]]></Node>
<StgValue><ssdm name="xor_ln124_353"/></StgValue>
</operation>

<operation id="625" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:494 %xor_ln124_354 = xor i8 %xor_ln124_353, i8 %z_27

]]></Node>
<StgValue><ssdm name="xor_ln124_354"/></StgValue>
</operation>

<operation id="626" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:495 %xor_ln124_355 = xor i8 %or_ln134_28, i8 %x_assign_41

]]></Node>
<StgValue><ssdm name="xor_ln124_355"/></StgValue>
</operation>

<operation id="627" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:496 %xor_ln124_356 = xor i8 %xor_ln124_355, i8 %or_ln134_27

]]></Node>
<StgValue><ssdm name="xor_ln124_356"/></StgValue>
</operation>

<operation id="628" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:497 %xor_ln124_308 = xor i8 %xor_ln124_356, i8 %xor_ln124_354

]]></Node>
<StgValue><ssdm name="xor_ln124_308"/></StgValue>
</operation>

<operation id="629" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:505 %xor_ln124_361 = xor i8 %z_29, i8 %fin_6_load_30

]]></Node>
<StgValue><ssdm name="xor_ln124_361"/></StgValue>
</operation>

<operation id="630" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:506 %xor_ln124_362 = xor i8 %or_ln134_28, i8 %xor_ln180_2

]]></Node>
<StgValue><ssdm name="xor_ln124_362"/></StgValue>
</operation>

<operation id="631" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:507 %xor_ln124_363 = xor i8 %xor_ln124_361, i8 %or_ln134_27

]]></Node>
<StgValue><ssdm name="xor_ln124_363"/></StgValue>
</operation>

<operation id="632" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:508 %xor_ln124_310 = xor i8 %xor_ln124_363, i8 %xor_ln124_362

]]></Node>
<StgValue><ssdm name="xor_ln124_310"/></StgValue>
</operation>

<operation id="633" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i284:514 %add_ln215 = add i8 %idx21_i275_load, i8 16

]]></Node>
<StgValue><ssdm name="add_ln215"/></StgValue>
</operation>

<operation id="634" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.i284:516 %br_ln216 = br i1 %icmp_ln216, void %while.body.i22.i.i290.0, void %if.end.i.i300

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>

<operation id="635" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.body.i22.i.i290.0:10 %store_ln117 = store i8 %xor_ln124_294, i5 %fin_6_addr_21

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="636" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.body.i22.i.i290.0:11 %store_ln117 = store i8 %xor_ln124_295, i5 %fin_6_addr_20

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="637" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.body.i22.i.i290.0:16 %store_ln117 = store i8 %xor_ln124_300, i5 %fin_6_addr_15

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="638" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.body.i22.i.i290.0:17 %store_ln117 = store i8 %xor_ln124_301, i5 %fin_6_addr_14

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="639" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.body.i22.i.i290.0:18 %store_ln117 = store i8 %xor_ln124_302, i5 %fin_6_addr_13

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="640" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.body.i22.i.i290.0:19 %store_ln117 = store i8 %xor_ln124_303, i5 %fin_6_addr_12

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="641" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.body.i22.i.i290.0:24 %store_ln117 = store i8 %xor_ln124_308, i5 %fin_6_addr_7

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="642" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.body.i22.i.i290.0:25 %store_ln117 = store i8 %xor_ln124_309, i5 %fin_6_addr_6

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="643" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.body.i22.i.i290.0:26 %store_ln117 = store i8 %xor_ln124_310, i5 %fin_6_addr_5

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="644" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.body.i22.i.i290.0:27 %store_ln117 = store i8 %xor_ln124_311, i5 %fin_6_addr_4

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="645" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="0">
<![CDATA[
while.body.i22.i.i290.0:32 %br_ln0 = br void %if.end.i.i300

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="646" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.end.i.i300:0 %add_ln210 = add i4 %r_assign_9_load, i4 15

]]></Node>
<StgValue><ssdm name="add_ln210"/></StgValue>
</operation>

<operation id="647" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i300:1 %br_ln210 = br i1 %icmp_ln216, void %if.end.i.i300.while.body.i.i284_crit_edge, void %while.body.i40.i.i307.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>

<operation id="648" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end.i.i300.while.body.i.i284_crit_edge:0 %store_ln210 = store i4 %add_ln210, i4 %r_assign_9

]]></Node>
<StgValue><ssdm name="store_ln210"/></StgValue>
</operation>

<operation id="649" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end.i.i300.while.body.i.i284_crit_edge:1 %store_ln210 = store i8 %add_ln215, i8 %idx21_i275

]]></Node>
<StgValue><ssdm name="store_ln210"/></StgValue>
</operation>

<operation id="650" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="0">
<![CDATA[
if.end.i.i300.while.body.i.i284_crit_edge:2 %br_ln210 = br void %while.body.i.i284

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>

<operation id="651" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i40.i.i307.preheader.exitStub:0 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_6_load_out, i8 %fin_6_load

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="652" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i40.i.i307.preheader.exitStub:1 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_6_load_1_out, i8 %fin_6_load_1

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="653" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i40.i.i307.preheader.exitStub:2 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_6_load_2_out, i8 %fin_6_load_2

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="654" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i40.i.i307.preheader.exitStub:3 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_6_load_3_out, i8 %fin_6_load_3

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="655" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i40.i.i307.preheader.exitStub:4 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_284_out, i8 %xor_ln124_283

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="656" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i40.i.i307.preheader.exitStub:5 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_285_out, i8 %xor_ln124_285

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="657" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i40.i.i307.preheader.exitStub:6 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_286_out, i8 %xor_ln124_286

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="658" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i40.i.i307.preheader.exitStub:7 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_287_out, i8 %xor_ln124_287

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="659" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i40.i.i307.preheader.exitStub:8 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_6_load_8_out, i8 %fin_6_load_8

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="660" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i40.i.i307.preheader.exitStub:9 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_6_load_9_out, i8 %fin_6_load_9

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="661" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i40.i.i307.preheader.exitStub:10 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_6_load_10_out, i8 %fin_6_load_10

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="662" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i40.i.i307.preheader.exitStub:11 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_6_load_11_out, i8 %fin_6_load_11

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="663" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i40.i.i307.preheader.exitStub:12 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_292_out, i8 %xor_ln124_292

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="664" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i40.i.i307.preheader.exitStub:13 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_293_out, i8 %xor_ln124_293

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="665" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i40.i.i307.preheader.exitStub:14 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_294_out, i8 %xor_ln124_294

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="666" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i40.i.i307.preheader.exitStub:15 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_295_out, i8 %xor_ln124_295

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="667" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i40.i.i307.preheader.exitStub:16 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_6_load_16_out, i8 %fin_6_load_16

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="668" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i40.i.i307.preheader.exitStub:17 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_6_load_17_out, i8 %fin_6_load_17

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="669" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i40.i.i307.preheader.exitStub:18 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_6_load_18_out, i8 %fin_6_load_18

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="670" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i40.i.i307.preheader.exitStub:19 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_6_load_19_out, i8 %fin_6_load_19

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="671" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i40.i.i307.preheader.exitStub:20 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_300_out, i8 %xor_ln124_300

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="672" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i40.i.i307.preheader.exitStub:21 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_301_out, i8 %xor_ln124_301

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="673" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i40.i.i307.preheader.exitStub:22 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_302_out, i8 %xor_ln124_302

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="674" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i40.i.i307.preheader.exitStub:23 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_303_out, i8 %xor_ln124_303

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="675" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i40.i.i307.preheader.exitStub:24 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_6_load_24_out, i8 %fin_6_load_24

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="676" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i40.i.i307.preheader.exitStub:25 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_6_load_25_out, i8 %fin_6_load_25

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="677" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i40.i.i307.preheader.exitStub:26 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_6_load_26_out, i8 %fin_6_load_26

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="678" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i40.i.i307.preheader.exitStub:27 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_6_load_27_out, i8 %fin_6_load_27

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="679" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i40.i.i307.preheader.exitStub:28 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_308_out, i8 %xor_ln124_308

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="680" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i40.i.i307.preheader.exitStub:29 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_309_out, i8 %xor_ln124_309

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="681" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i40.i.i307.preheader.exitStub:30 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_310_out, i8 %xor_ln124_310

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="682" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i40.i.i307.preheader.exitStub:31 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_311_out, i8 %xor_ln124_311

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="683" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="0">
<![CDATA[
while.body.i40.i.i307.preheader.exitStub:32 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
