<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: mem/cache/cache.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_2de8987802321a9d5e743b7f5a980a44.html">mem</a></li><li class="navelem"><a class="el" href="dir_68e1670d4c2e08eb7966dfdf3f7580e2.html">cache</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">cache.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="cache_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2012-2018 ARM Limited</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Copyright (c) 2002-2005 The Regents of The University of Michigan</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> * Authors: Erik Hallnor</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> *          Dave Greene</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> *          Steve Reinhardt</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> *          Ron Dreslinski</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"> *          Andreas Hansson</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#ifndef __MEM_CACHE_CACHE_HH__</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define __MEM_CACHE_CACHE_HH__</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#include &lt;unordered_set&gt;</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="base_2types_8hh.html">base/types.hh</a>&quot;</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="mem_2cache_2base_8hh.html">mem/cache/base.hh</a>&quot;</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="packet_8hh.html">mem/packet.hh</a>&quot;</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="keyword">class </span><a class="code" href="classCacheBlk.html">CacheBlk</a>;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="keyword">struct </span><a class="code" href="namespaceX86ISA.html#a6c2b3861d4c3d9526f4877d4f41a9b14ac8dd0ad970a9ca239dcb34107f90eaad">CacheParams</a>;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="keyword">class </span><a class="code" href="classMSHR.html">MSHR</a>;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="classCache.html">   69</a></span>&#160;<span class="keyword">class </span><a class="code" href="classCache.html">Cache</a> : <span class="keyword">public</span> <a class="code" href="classBaseCache.html">BaseCache</a></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;{</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="classCache.html#ab13967c8f9f5933eb31b555e54287238">   75</a></span>&#160;    <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code" href="classCache.html#ab13967c8f9f5933eb31b555e54287238">doFastWrites</a>;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="classCache.html#a4b3b5e3ac1e79d10ba9443964c6eae2c">   82</a></span>&#160;    std::unordered_set&lt;RequestPtr&gt; <a class="code" href="classCache.html#a4b3b5e3ac1e79d10ba9443964c6eae2c">outstandingSnoop</a>;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classCache.html#a1e8c8711157f3b083e1fabb4da6db6b4">promoteWholeLineWrites</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt);</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classCache.html#a221eb34dcde5a9dcf3d990856cca8a9c">access</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt, <a class="code" href="classCacheBlk.html">CacheBlk</a> *&amp;blk, <a class="code" href="classCycles.html">Cycles</a> &amp;lat,</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;                <a class="code" href="classstd_1_1list.html">PacketList</a> &amp;writebacks) <span class="keyword">override</span>;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classCache.html#a961c2bc9f92defc31b1bc08db56f03b2">handleTimingReqHit</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt, <a class="code" href="classCacheBlk.html">CacheBlk</a> *blk,</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;                            <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> request_time) <span class="keyword">override</span>;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classCache.html#a622fca87d71da3f4fe8c9983072569ad">handleTimingReqMiss</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt, <a class="code" href="classCacheBlk.html">CacheBlk</a> *blk,</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;                             <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> forward_time,</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;                             <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> request_time) <span class="keyword">override</span>;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classCache.html#ad6055bfe4d0fb3d4c439fb02923c78ff">recvTimingReq</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt) <span class="keyword">override</span>;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classCache.html#ad41c6b2d3ac662ec33adfcd50b2fe8fc">doWritebacks</a>(<a class="code" href="classstd_1_1list.html">PacketList</a>&amp; writebacks, <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> forward_time) <span class="keyword">override</span>;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classCache.html#a42c97319fd08963fb6b46fdab20c2aad">doWritebacksAtomic</a>(<a class="code" href="classstd_1_1list.html">PacketList</a>&amp; writebacks) <span class="keyword">override</span>;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classCache.html#a05ffa92cd6a6ed6da8314c279a69e2ef">serviceMSHRTargets</a>(<a class="code" href="classMSHR.html">MSHR</a> *mshr, <span class="keyword">const</span> <a class="code" href="classPacket.html">PacketPtr</a> pkt,</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;                            <a class="code" href="classCacheBlk.html">CacheBlk</a> *blk) <span class="keyword">override</span>;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classCache.html#ac0fce40c400a51deaa19cf614cc187e4">recvTimingSnoopReq</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt) <span class="keyword">override</span>;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classCache.html#ab585ed0fdc761161ccaf5569845e180c">recvTimingSnoopResp</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt) <span class="keyword">override</span>;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    <a class="code" href="classCycles.html">Cycles</a> <a class="code" href="classCache.html#a8eb853f0037acc1ab5a872aea954c0e9">handleAtomicReqMiss</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt, <a class="code" href="classCacheBlk.html">CacheBlk</a> *&amp;blk,</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;                               <a class="code" href="classstd_1_1list.html">PacketList</a> &amp;writebacks) <span class="keyword">override</span>;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="code" href="classCache.html#a78fc0155ee15e6ef5819bcaff2521310">recvAtomic</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt) <span class="keyword">override</span>;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="code" href="classCache.html#aa7f31de0412aaf6d7ee27b3a8ecd0f1e">recvAtomicSnoop</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt) <span class="keyword">override</span>;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classCache.html#a514453642d3fe6250d5a03265cfed5b2">satisfyRequest</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt, <a class="code" href="classCacheBlk.html">CacheBlk</a> *blk,</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                        <span class="keywordtype">bool</span> deferred_response = <span class="keyword">false</span>,</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;                        <span class="keywordtype">bool</span> pending_downgrade = <span class="keyword">false</span>) <span class="keyword">override</span>;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classCache.html#a16fade97247a0398248d3663b13fe6a8">doTimingSupplyResponse</a>(<a class="code" href="classPacket.html">PacketPtr</a> req_pkt, <span class="keyword">const</span> uint8_t *blk_data,</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;                                <span class="keywordtype">bool</span> already_copied, <span class="keywordtype">bool</span> pending_inval);</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    uint32_t <a class="code" href="classCache.html#a9f41f3623849bd2c06a67526b735b727">handleSnoop</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt, <a class="code" href="classCacheBlk.html">CacheBlk</a> *blk,</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;                         <span class="keywordtype">bool</span> is_timing, <span class="keywordtype">bool</span> is_deferred, <span class="keywordtype">bool</span> pending_inval);</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <a class="code" href="compiler_8hh.html#aa5e817bc4c6a83321e23889fd24ba846">M5_NODISCARD</a> <a class="code" href="classPacket.html">PacketPtr</a> <a class="code" href="classCache.html#a9850cbbc3e7a136de3f586cee919038a">evictBlock</a>(<a class="code" href="classCacheBlk.html">CacheBlk</a> *blk) <span class="keyword">override</span>;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <a class="code" href="classPacket.html">PacketPtr</a> <a class="code" href="classCache.html#a83aadf303759671d96165435572eb3b2">cleanEvictBlk</a>(<a class="code" href="classCacheBlk.html">CacheBlk</a> *blk);</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <a class="code" href="classPacket.html">PacketPtr</a> <a class="code" href="classCache.html#ab15446b9a6fb9e92bf7061dea1b63a5c">createMissPacket</a>(<a class="code" href="classPacket.html">PacketPtr</a> cpu_pkt, <a class="code" href="classCacheBlk.html">CacheBlk</a> *blk,</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;                               <span class="keywordtype">bool</span> needs_writable,</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;                               <span class="keywordtype">bool</span> is_whole_line_write) <span class="keyword">const override</span>;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classCache.html#a6ad7137a0e9f7e8f21b480c15a69624b">isCachedAbove</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt, <span class="keywordtype">bool</span> is_timing = <span class="keyword">true</span>);</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <a class="code" href="classCache.html#a1732e92d6895ecccb85f4a1533377ead">Cache</a>(<span class="keyword">const</span> <a class="code" href="namespaceX86ISA.html#a6c2b3861d4c3d9526f4877d4f41a9b14ac8dd0ad970a9ca239dcb34107f90eaad">CacheParams</a> *<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>);</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classCache.html#a426bcbd74442a5187700774d0e7d101b">sendMSHRQueuePacket</a>(<a class="code" href="classMSHR.html">MSHR</a>* mshr) <span class="keyword">override</span>;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;};</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#endif // __MEM_CACHE_CACHE_HH__</span></div><div class="ttc" id="classCache_html_ad41c6b2d3ac662ec33adfcd50b2fe8fc"><div class="ttname"><a href="classCache.html#ad41c6b2d3ac662ec33adfcd50b2fe8fc">Cache::doWritebacks</a></div><div class="ttdeci">void doWritebacks(PacketList &amp;writebacks, Tick forward_time) override</div><div class="ttdoc">Insert writebacks into the write buffer. </div><div class="ttdef"><b>Definition:</b> <a href="cache_8cc_source.html#l00193">cache.cc:193</a></div></div>
<div class="ttc" id="mem_2cache_2base_8hh_html"><div class="ttname"><a href="mem_2cache_2base_8hh.html">base.hh</a></div><div class="ttdoc">Declares a basic cache interface BaseCache. </div></div>
<div class="ttc" id="classCache_html_ac0fce40c400a51deaa19cf614cc187e4"><div class="ttname"><a href="classCache.html#ac0fce40c400a51deaa19cf614cc187e4">Cache::recvTimingSnoopReq</a></div><div class="ttdeci">void recvTimingSnoopReq(PacketPtr pkt) override</div><div class="ttdoc">Snoops bus transactions to maintain coherence. </div><div class="ttdef"><b>Definition:</b> <a href="cache_8cc_source.html#l01185">cache.cc:1185</a></div></div>
<div class="ttc" id="classCycles_html"><div class="ttname"><a href="classCycles.html">Cycles</a></div><div class="ttdoc">Cycles is a wrapper class for representing cycle counts, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00083">types.hh:83</a></div></div>
<div class="ttc" id="classCache_html_a05ffa92cd6a6ed6da8314c279a69e2ef"><div class="ttname"><a href="classCache.html#a05ffa92cd6a6ed6da8314c279a69e2ef">Cache::serviceMSHRTargets</a></div><div class="ttdeci">void serviceMSHRTargets(MSHR *mshr, const PacketPtr pkt, CacheBlk *blk) override</div><div class="ttdoc">Service non-deferred MSHR targets using the received response. </div><div class="ttdef"><b>Definition:</b> <a href="cache_8cc_source.html#l00689">cache.cc:689</a></div></div>
<div class="ttc" id="classCache_html_a78fc0155ee15e6ef5819bcaff2521310"><div class="ttname"><a href="classCache.html#a78fc0155ee15e6ef5819bcaff2521310">Cache::recvAtomic</a></div><div class="ttdeci">Tick recvAtomic(PacketPtr pkt) override</div><div class="ttdoc">Performs the access specified by the request. </div><div class="ttdef"><b>Definition:</b> <a href="cache_8cc_source.html#l00658">cache.cc:658</a></div></div>
<div class="ttc" id="classCache_html_a961c2bc9f92defc31b1bc08db56f03b2"><div class="ttname"><a href="classCache.html#a961c2bc9f92defc31b1bc08db56f03b2">Cache::handleTimingReqHit</a></div><div class="ttdeci">void handleTimingReqHit(PacketPtr pkt, CacheBlk *blk, Tick request_time) override</div><div class="ttdef"><b>Definition:</b> <a href="cache_8cc_source.html#l00316">cache.cc:316</a></div></div>
<div class="ttc" id="classCache_html_a42c97319fd08963fb6b46fdab20c2aad"><div class="ttname"><a href="classCache.html#a42c97319fd08963fb6b46fdab20c2aad">Cache::doWritebacksAtomic</a></div><div class="ttdeci">void doWritebacksAtomic(PacketList &amp;writebacks) override</div><div class="ttdoc">Send writebacks down the memory hierarchy in atomic mode. </div><div class="ttdef"><b>Definition:</b> <a href="cache_8cc_source.html#l00235">cache.cc:235</a></div></div>
<div class="ttc" id="classCache_html_a9850cbbc3e7a136de3f586cee919038a"><div class="ttname"><a href="classCache.html#a9850cbbc3e7a136de3f586cee919038a">Cache::evictBlock</a></div><div class="ttdeci">M5_NODISCARD PacketPtr evictBlock(CacheBlk *blk) override</div><div class="ttdoc">Evict a cache block. </div><div class="ttdef"><b>Definition:</b> <a href="cache_8cc_source.html#l00888">cache.cc:888</a></div></div>
<div class="ttc" id="classCache_html_a622fca87d71da3f4fe8c9983072569ad"><div class="ttname"><a href="classCache.html#a622fca87d71da3f4fe8c9983072569ad">Cache::handleTimingReqMiss</a></div><div class="ttdeci">void handleTimingReqMiss(PacketPtr pkt, CacheBlk *blk, Tick forward_time, Tick request_time) override</div><div class="ttdef"><b>Definition:</b> <a href="cache_8cc_source.html#l00327">cache.cc:327</a></div></div>
<div class="ttc" id="classCache_html"><div class="ttname"><a href="classCache.html">Cache</a></div><div class="ttdoc">A coherent cache that can be arranged in flexible topologies. </div><div class="ttdef"><b>Definition:</b> <a href="cache_8hh_source.html#l00069">cache.hh:69</a></div></div>
<div class="ttc" id="classCacheBlk_html"><div class="ttname"><a href="classCacheBlk.html">CacheBlk</a></div><div class="ttdoc">A Basic Cache block. </div><div class="ttdef"><b>Definition:</b> <a href="cache__blk_8hh_source.html#l00087">cache_blk.hh:87</a></div></div>
<div class="ttc" id="compiler_8hh_html_aa5e817bc4c6a83321e23889fd24ba846"><div class="ttname"><a href="compiler_8hh.html#aa5e817bc4c6a83321e23889fd24ba846">M5_NODISCARD</a></div><div class="ttdeci">#define M5_NODISCARD</div><div class="ttdef"><b>Definition:</b> <a href="compiler_8hh_source.html#l00088">compiler.hh:88</a></div></div>
<div class="ttc" id="classCache_html_a514453642d3fe6250d5a03265cfed5b2"><div class="ttname"><a href="classCache.html#a514453642d3fe6250d5a03265cfed5b2">Cache::satisfyRequest</a></div><div class="ttdeci">void satisfyRequest(PacketPtr pkt, CacheBlk *blk, bool deferred_response=false, bool pending_downgrade=false) override</div><div class="ttdoc">Perform any necessary updates to the block and perform any data exchange between the packet and the b...</div><div class="ttdef"><b>Definition:</b> <a href="cache_8cc_source.html#l00081">cache.cc:81</a></div></div>
<div class="ttc" id="classCache_html_a83aadf303759671d96165435572eb3b2"><div class="ttname"><a href="classCache.html#a83aadf303759671d96165435572eb3b2">Cache::cleanEvictBlk</a></div><div class="ttdeci">PacketPtr cleanEvictBlk(CacheBlk *blk)</div><div class="ttdoc">Create a CleanEvict request for the given block. </div><div class="ttdef"><b>Definition:</b> <a href="cache_8cc_source.html#l00899">cache.cc:899</a></div></div>
<div class="ttc" id="classCache_html_a426bcbd74442a5187700774d0e7d101b"><div class="ttname"><a href="classCache.html#a426bcbd74442a5187700774d0e7d101b">Cache::sendMSHRQueuePacket</a></div><div class="ttdeci">bool sendMSHRQueuePacket(MSHR *mshr) override</div><div class="ttdoc">Take an MSHR, turn it into a suitable downstream packet, and send it out. </div><div class="ttdef"><b>Definition:</b> <a href="cache_8cc_source.html#l01344">cache.cc:1344</a></div></div>
<div class="ttc" id="base_2types_8hh_html_a5c8ed81b7d238c9083e1037ba6d61643"><div class="ttname"><a href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a></div><div class="ttdeci">uint64_t Tick</div><div class="ttdoc">Tick count type. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00063">types.hh:63</a></div></div>
<div class="ttc" id="classMSHR_html"><div class="ttname"><a href="classMSHR.html">MSHR</a></div><div class="ttdoc">Miss Status and handling Register. </div><div class="ttdef"><b>Definition:</b> <a href="mshr_8hh_source.html#l00072">mshr.hh:72</a></div></div>
<div class="ttc" id="classCache_html_ab585ed0fdc761161ccaf5569845e180c"><div class="ttname"><a href="classCache.html#ab585ed0fdc761161ccaf5569845e180c">Cache::recvTimingSnoopResp</a></div><div class="ttdeci">void recvTimingSnoopResp(PacketPtr pkt) override</div><div class="ttdoc">Handle a snoop response. </div><div class="ttdef"><b>Definition:</b> <a href="cache_8cc_source.html#l00270">cache.cc:270</a></div></div>
<div class="ttc" id="classCache_html_a6ad7137a0e9f7e8f21b480c15a69624b"><div class="ttname"><a href="classCache.html#a6ad7137a0e9f7e8f21b480c15a69624b">Cache::isCachedAbove</a></div><div class="ttdeci">bool isCachedAbove(PacketPtr pkt, bool is_timing=true)</div><div class="ttdoc">Send up a snoop request and find cached copies. </div><div class="ttdef"><b>Definition:</b> <a href="cache_8cc_source.html#l01316">cache.cc:1316</a></div></div>
<div class="ttc" id="classCache_html_ad6055bfe4d0fb3d4c439fb02923c78ff"><div class="ttname"><a href="classCache.html#ad6055bfe4d0fb3d4c439fb02923c78ff">Cache::recvTimingReq</a></div><div class="ttdeci">void recvTimingReq(PacketPtr pkt) override</div><div class="ttdoc">Performs the access specified by the request. </div><div class="ttdef"><b>Definition:</b> <a href="cache_8cc_source.html#l00406">cache.cc:406</a></div></div>
<div class="ttc" id="classBaseCache_html"><div class="ttname"><a href="classBaseCache.html">BaseCache</a></div><div class="ttdoc">A basic cache interface. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00093">base.hh:93</a></div></div>
<div class="ttc" id="classstd_1_1list_html"><div class="ttname"><a href="classstd_1_1list.html">std::list</a></div><div class="ttdoc">STL list class. </div><div class="ttdef"><b>Definition:</b> <a href="stl_8hh_source.html#l00054">stl.hh:54</a></div></div>
<div class="ttc" id="classCache_html_a1e8c8711157f3b083e1fabb4da6db6b4"><div class="ttname"><a href="classCache.html#a1e8c8711157f3b083e1fabb4da6db6b4">Cache::promoteWholeLineWrites</a></div><div class="ttdeci">void promoteWholeLineWrites(PacketPtr pkt)</div><div class="ttdoc">Turn line-sized writes into WriteInvalidate transactions. </div><div class="ttdef"><b>Definition:</b> <a href="cache_8cc_source.html#l00304">cache.cc:304</a></div></div>
<div class="ttc" id="base_2types_8hh_html"><div class="ttname"><a href="base_2types_8hh.html">types.hh</a></div><div class="ttdoc">Defines global host-dependent types: Counter, Tick, and (indirectly) {int,uint}{8,16,32,64}_t. </div></div>
<div class="ttc" id="classCache_html_aa7f31de0412aaf6d7ee27b3a8ecd0f1e"><div class="ttname"><a href="classCache.html#aa7f31de0412aaf6d7ee27b3a8ecd0f1e">Cache::recvAtomicSnoop</a></div><div class="ttdeci">Tick recvAtomicSnoop(PacketPtr pkt) override</div><div class="ttdoc">Snoop for the provided request in the cache and return the estimated time taken. </div><div class="ttdef"><b>Definition:</b> <a href="cache_8cc_source.html#l01303">cache.cc:1303</a></div></div>
<div class="ttc" id="classPacket_html"><div class="ttname"><a href="classPacket.html">Packet</a></div><div class="ttdoc">A Packet is used to encapsulate a transfer between two objects in the memory system (e...</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00255">packet.hh:255</a></div></div>
<div class="ttc" id="classCache_html_a221eb34dcde5a9dcf3d990856cca8a9c"><div class="ttname"><a href="classCache.html#a221eb34dcde5a9dcf3d990856cca8a9c">Cache::access</a></div><div class="ttdeci">bool access(PacketPtr pkt, CacheBlk *&amp;blk, Cycles &amp;lat, PacketList &amp;writebacks) override</div><div class="ttdoc">Does all the processing necessary to perform the provided request. </div><div class="ttdef"><b>Definition:</b> <a href="cache_8cc_source.html#l00164">cache.cc:164</a></div></div>
<div class="ttc" id="packet_8hh_html"><div class="ttname"><a href="packet_8hh.html">packet.hh</a></div><div class="ttdoc">Declaration of the Packet class. </div></div>
<div class="ttc" id="classCache_html_a1732e92d6895ecccb85f4a1533377ead"><div class="ttname"><a href="classCache.html#a1732e92d6895ecccb85f4a1533377ead">Cache::Cache</a></div><div class="ttdeci">Cache(const CacheParams *p)</div><div class="ttdoc">Instantiates a basic cache object. </div><div class="ttdef"><b>Definition:</b> <a href="cache_8cc_source.html#l00074">cache.cc:74</a></div></div>
<div class="ttc" id="classCache_html_a16fade97247a0398248d3663b13fe6a8"><div class="ttname"><a href="classCache.html#a16fade97247a0398248d3663b13fe6a8">Cache::doTimingSupplyResponse</a></div><div class="ttdeci">void doTimingSupplyResponse(PacketPtr req_pkt, const uint8_t *blk_data, bool already_copied, bool pending_inval)</div><div class="ttdef"><b>Definition:</b> <a href="cache_8cc_source.html#l00927">cache.cc:927</a></div></div>
<div class="ttc" id="classCache_html_a9f41f3623849bd2c06a67526b735b727"><div class="ttname"><a href="classCache.html#a9f41f3623849bd2c06a67526b735b727">Cache::handleSnoop</a></div><div class="ttdeci">uint32_t handleSnoop(PacketPtr pkt, CacheBlk *blk, bool is_timing, bool is_deferred, bool pending_inval)</div><div class="ttdoc">Perform an upward snoop if needed, and update the block state (possibly invalidating the block)...</div><div class="ttdef"><b>Definition:</b> <a href="cache_8cc_source.html#l00972">cache.cc:972</a></div></div>
<div class="ttc" id="classCache_html_ab13967c8f9f5933eb31b555e54287238"><div class="ttname"><a href="classCache.html#ab13967c8f9f5933eb31b555e54287238">Cache::doFastWrites</a></div><div class="ttdeci">const bool doFastWrites</div><div class="ttdoc">This cache should allocate a block on a line-sized write miss. </div><div class="ttdef"><b>Definition:</b> <a href="cache_8hh_source.html#l00075">cache.hh:75</a></div></div>
<div class="ttc" id="classCache_html_ab15446b9a6fb9e92bf7061dea1b63a5c"><div class="ttname"><a href="classCache.html#ab15446b9a6fb9e92bf7061dea1b63a5c">Cache::createMissPacket</a></div><div class="ttdeci">PacketPtr createMissPacket(PacketPtr cpu_pkt, CacheBlk *blk, bool needs_writable, bool is_whole_line_write) const override</div><div class="ttdoc">Create an appropriate downstream bus request packet. </div><div class="ttdef"><b>Definition:</b> <a href="cache_8cc_source.html#l00480">cache.cc:480</a></div></div>
<div class="ttc" id="classCache_html_a8eb853f0037acc1ab5a872aea954c0e9"><div class="ttname"><a href="classCache.html#a8eb853f0037acc1ab5a872aea954c0e9">Cache::handleAtomicReqMiss</a></div><div class="ttdeci">Cycles handleAtomicReqMiss(PacketPtr pkt, CacheBlk *&amp;blk, PacketList &amp;writebacks) override</div><div class="ttdoc">Handle a request in atomic mode that missed in this cache. </div><div class="ttdef"><b>Definition:</b> <a href="cache_8cc_source.html#l00566">cache.cc:566</a></div></div>
<div class="ttc" id="classCache_html_a4b3b5e3ac1e79d10ba9443964c6eae2c"><div class="ttname"><a href="classCache.html#a4b3b5e3ac1e79d10ba9443964c6eae2c">Cache::outstandingSnoop</a></div><div class="ttdeci">std::unordered_set&lt; RequestPtr &gt; outstandingSnoop</div><div class="ttdoc">Store the outstanding requests that we are expecting snoop responses from so we can determine which s...</div><div class="ttdef"><b>Definition:</b> <a href="cache_8hh_source.html#l00082">cache.hh:82</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a6c2b3861d4c3d9526f4877d4f41a9b14ac8dd0ad970a9ca239dcb34107f90eaad"><div class="ttname"><a href="namespaceX86ISA.html#a6c2b3861d4c3d9526f4877d4f41a9b14ac8dd0ad970a9ca239dcb34107f90eaad">X86ISA::CacheParams</a></div><div class="ttdef"><b>Definition:</b> <a href="cpuid_8cc_source.html#l00042">cpuid.cc:42</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ae12ae9e12fab22594609e2fefce7f7c2"><div class="ttname"><a href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">MipsISA::p</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; p</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00325">pra_constants.hh:325</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:09 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
