21:03:39 INFO  : Registering command handlers for SDK TCF services
21:03:40 INFO  : Launching XSCT server: xsct.bat -interactive F:\01_SoC\TermProject\TermProject.sdk\temp_xsdb_launch_script.tcl
21:03:42 INFO  : XSCT server has started successfully.
21:03:42 INFO  : Successfully done setting XSCT server connection channel  
21:03:42 INFO  : Successfully done setting SDK workspace  
21:03:42 INFO  : Processing command line option -hwspec F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf.
21:49:13 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1734266931476,  Project:1734262373872
21:49:13 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
21:49:35 INFO  : Copied contents of F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
21:49:36 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:49:38 INFO  : 
21:49:39 INFO  : Updating hardware inferred compiler options for test.
21:49:39 INFO  : Clearing existing target manager status.
21:49:39 INFO  : Closing and re-opening the MSS file of ther project test_bsp
21:49:40 INFO  : Closing and re-opening the MSS file of ther project test_bsp
21:49:40 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
21:49:42 WARN  : Linker script will not be updated automatically. Users need to update it manually.
22:27:46 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1734269182295,  Project:1734266931476
22:27:46 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
22:27:48 INFO  : Copied contents of F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
22:27:50 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:27:52 INFO  : 
22:27:52 INFO  : Updating hardware inferred compiler options for test.
22:27:52 INFO  : Clearing existing target manager status.
22:27:52 INFO  : Closing and re-opening the MSS file of ther project test_bsp
22:27:53 INFO  : Closing and re-opening the MSS file of ther project test_bsp
22:27:53 INFO  : Closing and re-opening the MSS file of ther project test_bsp
22:27:53 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
22:27:55 WARN  : Linker script will not be updated automatically. Users need to update it manually.
22:32:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:32:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
22:32:02 INFO  : 'jtag frequency' command is executed.
22:32:02 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:32:02 INFO  : Context for 'APU' is selected.
22:32:02 INFO  : System reset is completed.
22:32:05 INFO  : 'after 3000' command is executed.
22:32:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
22:32:07 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:32:07 INFO  : Context for 'APU' is selected.
22:32:07 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:32:07 INFO  : 'configparams force-mem-access 1' command is executed.
22:32:07 INFO  : Context for 'APU' is selected.
22:32:08 INFO  : 'ps7_init' command is executed.
22:32:08 INFO  : 'ps7_post_config' command is executed.
22:32:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:08 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:32:08 INFO  : 'configparams force-mem-access 0' command is executed.
22:32:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:32:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:08 INFO  : 'con' command is executed.
22:32:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

22:32:08 INFO  : Disconnected from the channel tcfchan#1.
22:34:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:34:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
22:34:41 INFO  : 'jtag frequency' command is executed.
22:34:41 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:34:41 INFO  : Context for 'APU' is selected.
22:34:41 INFO  : System reset is completed.
22:34:44 INFO  : 'after 3000' command is executed.
22:34:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
22:34:46 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:34:46 INFO  : Context for 'APU' is selected.
22:34:46 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:34:46 INFO  : 'configparams force-mem-access 1' command is executed.
22:34:46 INFO  : Context for 'APU' is selected.
22:34:47 INFO  : 'ps7_init' command is executed.
22:34:47 INFO  : 'ps7_post_config' command is executed.
22:34:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:34:47 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:34:47 INFO  : 'configparams force-mem-access 0' command is executed.
22:34:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:34:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:34:47 INFO  : 'con' command is executed.
22:34:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

22:34:47 INFO  : Disconnected from the channel tcfchan#2.
22:37:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:37:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
22:37:52 INFO  : 'jtag frequency' command is executed.
22:37:52 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:37:52 INFO  : Context for 'APU' is selected.
22:37:52 INFO  : System reset is completed.
22:37:55 INFO  : 'after 3000' command is executed.
22:37:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
22:37:57 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:37:57 INFO  : Context for 'APU' is selected.
22:37:57 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:37:57 INFO  : 'configparams force-mem-access 1' command is executed.
22:37:57 INFO  : Context for 'APU' is selected.
22:37:58 INFO  : 'ps7_init' command is executed.
22:37:58 INFO  : 'ps7_post_config' command is executed.
22:37:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:37:58 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:37:58 INFO  : 'configparams force-mem-access 0' command is executed.
22:37:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:37:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:37:58 INFO  : 'con' command is executed.
22:37:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

22:37:58 INFO  : Disconnected from the channel tcfchan#3.
22:38:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:38:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
22:38:56 INFO  : 'jtag frequency' command is executed.
22:38:56 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:38:56 INFO  : Context for 'APU' is selected.
22:38:57 INFO  : System reset is completed.
22:39:00 INFO  : 'after 3000' command is executed.
22:39:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
22:39:02 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:39:02 INFO  : Context for 'APU' is selected.
22:39:02 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:39:02 INFO  : 'configparams force-mem-access 1' command is executed.
22:39:02 INFO  : Context for 'APU' is selected.
22:39:02 INFO  : 'ps7_init' command is executed.
22:39:02 INFO  : 'ps7_post_config' command is executed.
22:39:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:39:02 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:39:02 INFO  : 'configparams force-mem-access 0' command is executed.
22:39:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:39:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:39:02 INFO  : 'con' command is executed.
22:39:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

22:39:02 INFO  : Disconnected from the channel tcfchan#4.
22:41:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:41:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
22:41:25 INFO  : 'jtag frequency' command is executed.
22:41:25 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:41:25 INFO  : Context for 'APU' is selected.
22:41:25 INFO  : System reset is completed.
22:41:28 INFO  : 'after 3000' command is executed.
22:41:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
22:41:30 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:41:30 INFO  : Context for 'APU' is selected.
22:41:30 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:41:30 INFO  : 'configparams force-mem-access 1' command is executed.
22:41:30 INFO  : Context for 'APU' is selected.
22:41:30 INFO  : 'ps7_init' command is executed.
22:41:30 INFO  : 'ps7_post_config' command is executed.
22:41:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:31 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:41:31 INFO  : 'configparams force-mem-access 0' command is executed.
22:41:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:41:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:31 INFO  : 'con' command is executed.
22:41:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

22:41:31 INFO  : Disconnected from the channel tcfchan#5.
22:46:55 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1734270400417,  Project:1734269182295
22:46:55 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
22:46:57 INFO  : Copied contents of F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
22:46:59 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:47:01 INFO  : 
22:47:01 INFO  : Updating hardware inferred compiler options for test.
22:47:01 INFO  : Clearing existing target manager status.
22:47:01 INFO  : Closing and re-opening the MSS file of ther project test_bsp
22:47:02 INFO  : Closing and re-opening the MSS file of ther project test_bsp
22:47:02 INFO  : Closing and re-opening the MSS file of ther project test_bsp
22:47:02 INFO  : Closing and re-opening the MSS file of ther project test_bsp
22:47:02 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
22:47:04 WARN  : Linker script will not be updated automatically. Users need to update it manually.
22:47:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:47:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
22:47:32 INFO  : 'jtag frequency' command is executed.
22:47:32 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:47:32 INFO  : Context for 'APU' is selected.
22:47:32 INFO  : System reset is completed.
22:47:35 INFO  : 'after 3000' command is executed.
22:47:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
22:47:38 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:47:38 INFO  : Context for 'APU' is selected.
22:47:38 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:47:38 INFO  : 'configparams force-mem-access 1' command is executed.
22:47:38 INFO  : Context for 'APU' is selected.
22:47:38 INFO  : 'ps7_init' command is executed.
22:47:38 INFO  : 'ps7_post_config' command is executed.
22:47:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:47:38 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:47:38 INFO  : 'configparams force-mem-access 0' command is executed.
22:47:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:47:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:47:38 INFO  : 'con' command is executed.
22:47:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

22:47:38 INFO  : Disconnected from the channel tcfchan#6.
22:54:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:54:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
22:54:39 INFO  : 'jtag frequency' command is executed.
22:54:39 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:54:40 INFO  : Context for 'APU' is selected.
22:54:40 INFO  : System reset is completed.
22:54:43 INFO  : 'after 3000' command is executed.
22:54:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
22:54:45 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:54:45 INFO  : Context for 'APU' is selected.
22:54:45 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:54:45 INFO  : 'configparams force-mem-access 1' command is executed.
22:54:45 INFO  : Context for 'APU' is selected.
22:54:45 INFO  : 'ps7_init' command is executed.
22:54:45 INFO  : 'ps7_post_config' command is executed.
22:54:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:54:45 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:54:45 INFO  : 'configparams force-mem-access 0' command is executed.
22:54:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:54:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:54:45 INFO  : 'con' command is executed.
22:54:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

22:54:45 INFO  : Disconnected from the channel tcfchan#7.
23:34:55 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1734273083616,  Project:1734270400417
23:34:55 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:34:57 INFO  : Copied contents of F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
23:34:59 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:35:01 INFO  : 
23:35:02 INFO  : Updating hardware inferred compiler options for test.
23:35:02 INFO  : Clearing existing target manager status.
23:35:02 INFO  : Closing and re-opening the MSS file of ther project test_bsp
23:35:02 INFO  : Closing and re-opening the MSS file of ther project test_bsp
23:35:02 INFO  : Closing and re-opening the MSS file of ther project test_bsp
23:35:03 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:35:05 WARN  : Linker script will not be updated automatically. Users need to update it manually.
23:38:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:38:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
23:38:13 INFO  : 'jtag frequency' command is executed.
23:38:13 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:38:13 INFO  : Context for 'APU' is selected.
23:38:13 INFO  : System reset is completed.
23:38:16 INFO  : 'after 3000' command is executed.
23:38:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
23:38:19 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:38:19 INFO  : Context for 'APU' is selected.
23:38:19 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:38:19 INFO  : 'configparams force-mem-access 1' command is executed.
23:38:19 INFO  : Context for 'APU' is selected.
23:38:19 INFO  : 'ps7_init' command is executed.
23:38:19 INFO  : 'ps7_post_config' command is executed.
23:38:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:19 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:38:19 INFO  : 'configparams force-mem-access 0' command is executed.
23:38:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

23:38:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:19 INFO  : 'con' command is executed.
23:38:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

23:38:19 INFO  : Disconnected from the channel tcfchan#8.
23:47:59 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1734273835498,  Project:1734273083616
23:47:59 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:48:01 INFO  : Copied contents of F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
23:48:02 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:48:04 INFO  : 
23:48:05 INFO  : Updating hardware inferred compiler options for test.
23:48:05 INFO  : Clearing existing target manager status.
23:48:05 INFO  : Closing and re-opening the MSS file of ther project test_bsp
23:48:06 INFO  : Closing and re-opening the MSS file of ther project test_bsp
23:48:06 INFO  : Closing and re-opening the MSS file of ther project test_bsp
23:48:06 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:48:08 WARN  : Linker script will not be updated automatically. Users need to update it manually.
23:48:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:48:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
23:48:51 INFO  : 'jtag frequency' command is executed.
23:48:51 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:48:51 INFO  : Context for 'APU' is selected.
23:48:52 INFO  : System reset is completed.
23:48:55 INFO  : 'after 3000' command is executed.
23:48:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
23:48:57 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:48:57 INFO  : Context for 'APU' is selected.
23:48:57 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:48:57 INFO  : 'configparams force-mem-access 1' command is executed.
23:48:57 INFO  : Context for 'APU' is selected.
23:48:57 INFO  : 'ps7_init' command is executed.
23:48:57 INFO  : 'ps7_post_config' command is executed.
23:48:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:57 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:48:57 INFO  : 'configparams force-mem-access 0' command is executed.
23:48:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

23:48:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:57 INFO  : 'con' command is executed.
23:48:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

23:48:57 INFO  : Disconnected from the channel tcfchan#9.
00:15:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:15:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
00:15:53 INFO  : 'jtag frequency' command is executed.
00:15:53 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:15:54 INFO  : Context for 'APU' is selected.
00:15:54 INFO  : System reset is completed.
00:15:57 INFO  : 'after 3000' command is executed.
00:15:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
00:16:00 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:16:01 INFO  : Context for 'APU' is selected.
00:16:01 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:16:01 INFO  : 'configparams force-mem-access 1' command is executed.
00:16:01 INFO  : Context for 'APU' is selected.
00:16:03 INFO  : 'ps7_init' command is executed.
00:16:03 INFO  : 'ps7_post_config' command is executed.
00:16:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:16:03 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:16:03 INFO  : 'configparams force-mem-access 0' command is executed.
00:16:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:16:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:16:03 INFO  : 'con' command is executed.
00:16:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

00:16:03 INFO  : Disconnected from the channel tcfchan#10.
15:18:27 INFO  : Registering command handlers for SDK TCF services
15:18:28 INFO  : Launching XSCT server: xsct.bat -interactive F:\01_SoC\TermProject\TermProject.sdk\temp_xsdb_launch_script.tcl
15:18:30 INFO  : XSCT server has started successfully.
15:18:30 INFO  : Successfully done setting XSCT server connection channel  
15:18:33 INFO  : Successfully done setting SDK workspace  
15:18:33 INFO  : Processing command line option -hwspec F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf.
15:18:33 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
15:18:43 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1734502679776,  Project:1734273835498
15:18:43 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:18:55 INFO  : Copied contents of F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
15:18:57 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:18:59 INFO  : 
15:19:00 INFO  : Updating hardware inferred compiler options for test.
15:19:00 INFO  : Clearing existing target manager status.
16:04:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:04:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
16:04:16 INFO  : 'jtag frequency' command is executed.
16:04:16 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:04:16 INFO  : Context for 'APU' is selected.
16:04:17 INFO  : System reset is completed.
16:04:20 INFO  : 'after 3000' command is executed.
16:04:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
16:04:22 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:04:22 INFO  : Context for 'APU' is selected.
16:04:22 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:04:22 INFO  : 'configparams force-mem-access 1' command is executed.
16:04:22 INFO  : Context for 'APU' is selected.
16:04:22 INFO  : 'ps7_init' command is executed.
16:04:22 INFO  : 'ps7_post_config' command is executed.
16:04:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:04:23 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:04:23 INFO  : 'configparams force-mem-access 0' command is executed.
16:04:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:04:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:04:23 INFO  : 'con' command is executed.
16:04:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

16:04:23 INFO  : Disconnected from the channel tcfchan#1.
16:07:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
16:07:12 INFO  : 'jtag frequency' command is executed.
16:07:12 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:07:12 INFO  : Context for 'APU' is selected.
16:07:12 INFO  : System reset is completed.
16:07:15 INFO  : 'after 3000' command is executed.
16:07:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
16:07:18 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:07:18 INFO  : Context for 'APU' is selected.
16:07:19 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:07:19 INFO  : 'configparams force-mem-access 1' command is executed.
16:07:19 INFO  : Context for 'APU' is selected.
16:07:19 INFO  : 'ps7_init' command is executed.
16:07:19 INFO  : 'ps7_post_config' command is executed.
16:07:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:19 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:07:19 INFO  : 'configparams force-mem-access 0' command is executed.
16:07:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:07:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:19 INFO  : 'con' command is executed.
16:07:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

16:07:19 INFO  : Disconnected from the channel tcfchan#2.
16:10:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:10:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
16:10:18 INFO  : 'jtag frequency' command is executed.
16:10:18 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:10:18 INFO  : Context for 'APU' is selected.
16:10:18 INFO  : System reset is completed.
16:10:21 INFO  : 'after 3000' command is executed.
16:10:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
16:10:24 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:10:24 INFO  : Context for 'APU' is selected.
16:10:24 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:10:24 INFO  : 'configparams force-mem-access 1' command is executed.
16:10:24 INFO  : Context for 'APU' is selected.
16:10:24 INFO  : 'ps7_init' command is executed.
16:10:24 INFO  : 'ps7_post_config' command is executed.
16:10:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:24 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:10:24 INFO  : 'configparams force-mem-access 0' command is executed.
16:10:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:10:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:24 INFO  : 'con' command is executed.
16:10:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

16:10:24 INFO  : Disconnected from the channel tcfchan#3.
16:12:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:12:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
16:12:22 INFO  : 'jtag frequency' command is executed.
16:12:22 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:12:22 INFO  : Context for 'APU' is selected.
16:12:23 INFO  : System reset is completed.
16:12:26 INFO  : 'after 3000' command is executed.
16:12:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
16:12:28 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:12:28 INFO  : Context for 'APU' is selected.
16:12:28 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:12:28 INFO  : 'configparams force-mem-access 1' command is executed.
16:12:28 INFO  : Context for 'APU' is selected.
16:12:28 INFO  : 'ps7_init' command is executed.
16:12:28 INFO  : 'ps7_post_config' command is executed.
16:12:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:28 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:12:28 INFO  : 'configparams force-mem-access 0' command is executed.
16:12:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:12:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:28 INFO  : 'con' command is executed.
16:12:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

16:12:28 INFO  : Disconnected from the channel tcfchan#4.
16:18:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
16:18:47 INFO  : 'jtag frequency' command is executed.
16:18:47 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:18:48 INFO  : Context for 'APU' is selected.
16:18:48 INFO  : System reset is completed.
16:18:51 INFO  : 'after 3000' command is executed.
16:18:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
16:18:53 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:18:53 INFO  : Context for 'APU' is selected.
16:18:53 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:18:53 INFO  : 'configparams force-mem-access 1' command is executed.
16:18:53 INFO  : Context for 'APU' is selected.
16:18:53 INFO  : 'ps7_init' command is executed.
16:18:53 INFO  : 'ps7_post_config' command is executed.
16:18:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:54 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:18:54 INFO  : 'configparams force-mem-access 0' command is executed.
16:18:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:18:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:54 INFO  : 'con' command is executed.
16:18:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

16:18:54 INFO  : Disconnected from the channel tcfchan#5.
16:30:30 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1734506844492,  Project:1734502679776
16:30:30 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:30:34 INFO  : Copied contents of F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
16:30:36 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:30:38 INFO  : 
16:30:39 INFO  : Updating hardware inferred compiler options for test.
16:30:39 INFO  : Clearing existing target manager status.
16:30:39 INFO  : Closing and re-opening the MSS file of ther project test_bsp
16:31:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:31:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
16:31:02 INFO  : 'jtag frequency' command is executed.
16:31:02 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:31:02 INFO  : Context for 'APU' is selected.
16:31:02 INFO  : System reset is completed.
16:31:05 INFO  : 'after 3000' command is executed.
16:31:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
16:31:08 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:31:08 INFO  : Context for 'APU' is selected.
16:31:08 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:31:08 INFO  : 'configparams force-mem-access 1' command is executed.
16:31:08 INFO  : Context for 'APU' is selected.
16:31:08 INFO  : 'ps7_init' command is executed.
16:31:08 INFO  : 'ps7_post_config' command is executed.
16:31:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:31:08 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:31:08 INFO  : 'configparams force-mem-access 0' command is executed.
16:31:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:31:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:31:08 INFO  : 'con' command is executed.
16:31:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

16:31:08 INFO  : Disconnected from the channel tcfchan#6.
16:32:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
16:32:15 INFO  : 'jtag frequency' command is executed.
16:32:15 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:32:15 INFO  : Context for 'APU' is selected.
16:32:15 INFO  : System reset is completed.
16:32:18 INFO  : 'after 3000' command is executed.
16:32:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
16:32:20 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:32:21 INFO  : Context for 'APU' is selected.
16:32:21 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:32:21 INFO  : 'configparams force-mem-access 1' command is executed.
16:32:21 INFO  : Context for 'APU' is selected.
16:32:21 INFO  : 'ps7_init' command is executed.
16:32:21 INFO  : 'ps7_post_config' command is executed.
16:32:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:21 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:32:21 INFO  : 'configparams force-mem-access 0' command is executed.
16:32:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:32:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:21 INFO  : 'con' command is executed.
16:32:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

16:32:21 INFO  : Disconnected from the channel tcfchan#7.
16:32:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
16:32:37 INFO  : 'jtag frequency' command is executed.
16:32:37 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:32:37 INFO  : Context for 'APU' is selected.
16:32:37 INFO  : System reset is completed.
16:32:40 INFO  : 'after 3000' command is executed.
16:32:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
16:32:42 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:32:42 INFO  : Context for 'APU' is selected.
16:32:42 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:32:42 INFO  : 'configparams force-mem-access 1' command is executed.
16:32:42 INFO  : Context for 'APU' is selected.
16:32:43 INFO  : 'ps7_init' command is executed.
16:32:43 INFO  : 'ps7_post_config' command is executed.
16:32:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:43 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:32:43 INFO  : 'configparams force-mem-access 0' command is executed.
16:32:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:32:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:43 INFO  : 'con' command is executed.
16:32:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

16:32:43 INFO  : Disconnected from the channel tcfchan#8.
16:34:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
16:34:17 INFO  : 'jtag frequency' command is executed.
16:34:17 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:34:17 INFO  : Context for 'APU' is selected.
16:34:17 INFO  : System reset is completed.
16:34:20 INFO  : 'after 3000' command is executed.
16:34:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
16:34:22 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:34:22 INFO  : Context for 'APU' is selected.
16:34:22 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:34:22 INFO  : 'configparams force-mem-access 1' command is executed.
16:34:22 INFO  : Context for 'APU' is selected.
16:34:23 INFO  : 'ps7_init' command is executed.
16:34:23 INFO  : 'ps7_post_config' command is executed.
16:34:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:23 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:34:23 INFO  : 'configparams force-mem-access 0' command is executed.
16:34:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:34:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:23 INFO  : 'con' command is executed.
16:34:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

16:34:23 INFO  : Disconnected from the channel tcfchan#9.
16:39:21 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1734507547425,  Project:1734506844492
16:39:21 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:39:24 INFO  : Copied contents of F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
16:39:26 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:39:28 INFO  : 
16:39:29 INFO  : Updating hardware inferred compiler options for test.
16:39:29 INFO  : Clearing existing target manager status.
16:41:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
16:41:08 INFO  : 'jtag frequency' command is executed.
16:41:08 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:41:08 INFO  : Context for 'APU' is selected.
16:41:08 INFO  : System reset is completed.
16:41:11 INFO  : 'after 3000' command is executed.
16:41:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
16:41:14 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:41:14 INFO  : Context for 'APU' is selected.
16:41:14 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:41:14 INFO  : 'configparams force-mem-access 1' command is executed.
16:41:14 INFO  : Context for 'APU' is selected.
16:41:14 INFO  : 'ps7_init' command is executed.
16:41:14 INFO  : 'ps7_post_config' command is executed.
16:41:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:14 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:41:14 INFO  : 'configparams force-mem-access 0' command is executed.
16:41:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:41:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:14 INFO  : 'con' command is executed.
16:41:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

16:41:14 INFO  : Disconnected from the channel tcfchan#10.
16:43:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:43:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
16:43:47 INFO  : 'jtag frequency' command is executed.
16:43:47 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:43:47 INFO  : Context for 'APU' is selected.
16:43:47 INFO  : System reset is completed.
16:43:50 INFO  : 'after 3000' command is executed.
16:43:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
16:43:53 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:43:53 INFO  : Context for 'APU' is selected.
16:43:53 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:43:53 INFO  : 'configparams force-mem-access 1' command is executed.
16:43:53 INFO  : Context for 'APU' is selected.
16:43:53 INFO  : 'ps7_init' command is executed.
16:43:53 INFO  : 'ps7_post_config' command is executed.
16:43:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:53 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:43:53 INFO  : 'configparams force-mem-access 0' command is executed.
16:43:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:43:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:53 INFO  : 'con' command is executed.
16:43:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

16:43:53 INFO  : Disconnected from the channel tcfchan#11.
16:59:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
16:59:37 INFO  : 'jtag frequency' command is executed.
16:59:37 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:59:37 INFO  : Context for 'APU' is selected.
16:59:37 INFO  : System reset is completed.
16:59:40 INFO  : 'after 3000' command is executed.
16:59:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
16:59:43 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:59:43 INFO  : Context for 'APU' is selected.
16:59:43 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:59:43 INFO  : 'configparams force-mem-access 1' command is executed.
16:59:43 INFO  : Context for 'APU' is selected.
16:59:43 INFO  : 'ps7_init' command is executed.
16:59:43 INFO  : 'ps7_post_config' command is executed.
16:59:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:43 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:59:43 INFO  : 'configparams force-mem-access 0' command is executed.
16:59:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:59:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:43 INFO  : 'con' command is executed.
16:59:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

16:59:43 INFO  : Disconnected from the channel tcfchan#12.
17:02:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
17:02:40 INFO  : 'jtag frequency' command is executed.
17:02:40 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:02:40 INFO  : Context for 'APU' is selected.
17:02:40 INFO  : System reset is completed.
17:02:43 INFO  : 'after 3000' command is executed.
17:02:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
17:02:45 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:02:45 INFO  : Context for 'APU' is selected.
17:02:45 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:02:45 INFO  : 'configparams force-mem-access 1' command is executed.
17:02:45 INFO  : Context for 'APU' is selected.
17:02:46 INFO  : 'ps7_init' command is executed.
17:02:46 INFO  : 'ps7_post_config' command is executed.
17:02:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:46 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:02:46 INFO  : 'configparams force-mem-access 0' command is executed.
17:02:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:02:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:46 INFO  : 'con' command is executed.
17:02:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

17:02:46 INFO  : Disconnected from the channel tcfchan#13.
17:16:13 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1734509753307,  Project:1734507547425
17:16:13 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:16:15 INFO  : Copied contents of F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
17:16:16 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:16:18 INFO  : 
17:16:19 INFO  : Updating hardware inferred compiler options for test.
17:16:19 INFO  : Clearing existing target manager status.
17:16:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
17:16:41 INFO  : 'jtag frequency' command is executed.
17:16:41 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:16:41 INFO  : Context for 'APU' is selected.
17:16:41 INFO  : System reset is completed.
17:16:44 INFO  : 'after 3000' command is executed.
17:16:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
17:16:46 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:16:46 INFO  : Context for 'APU' is selected.
17:16:46 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:16:46 INFO  : 'configparams force-mem-access 1' command is executed.
17:16:46 INFO  : Context for 'APU' is selected.
17:16:47 INFO  : 'ps7_init' command is executed.
17:16:47 INFO  : 'ps7_post_config' command is executed.
17:16:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:47 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:16:47 INFO  : 'configparams force-mem-access 0' command is executed.
17:16:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:16:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:47 INFO  : 'con' command is executed.
17:16:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

17:16:47 INFO  : Disconnected from the channel tcfchan#14.
17:17:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:17:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
17:17:31 INFO  : 'jtag frequency' command is executed.
17:17:31 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:17:31 INFO  : Context for 'APU' is selected.
17:17:31 INFO  : System reset is completed.
17:17:34 INFO  : 'after 3000' command is executed.
17:17:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
17:17:37 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:17:37 INFO  : Context for 'APU' is selected.
17:17:37 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:17:37 INFO  : 'configparams force-mem-access 1' command is executed.
17:17:37 INFO  : Context for 'APU' is selected.
17:17:37 INFO  : 'ps7_init' command is executed.
17:17:37 INFO  : 'ps7_post_config' command is executed.
17:17:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:37 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:17:37 INFO  : 'configparams force-mem-access 0' command is executed.
17:17:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:17:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:37 INFO  : 'con' command is executed.
17:17:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

17:17:37 INFO  : Disconnected from the channel tcfchan#15.
17:23:55 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1734510224601,  Project:1734509753307
17:23:55 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:24:04 INFO  : Copied contents of F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
17:24:06 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:24:08 INFO  : 
17:24:09 INFO  : Updating hardware inferred compiler options for test.
17:24:09 INFO  : Clearing existing target manager status.
17:25:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
17:25:46 INFO  : 'jtag frequency' command is executed.
17:25:46 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:25:46 INFO  : Context for 'APU' is selected.
17:25:46 INFO  : System reset is completed.
17:25:49 INFO  : 'after 3000' command is executed.
17:25:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
17:25:52 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:25:52 INFO  : Context for 'APU' is selected.
17:25:52 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:25:52 INFO  : 'configparams force-mem-access 1' command is executed.
17:25:52 INFO  : Context for 'APU' is selected.
17:25:52 INFO  : 'ps7_init' command is executed.
17:25:52 INFO  : 'ps7_post_config' command is executed.
17:25:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:52 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:25:52 INFO  : 'configparams force-mem-access 0' command is executed.
17:25:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:25:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:52 INFO  : 'con' command is executed.
17:25:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

17:25:52 INFO  : Disconnected from the channel tcfchan#16.
17:34:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
17:34:39 INFO  : 'jtag frequency' command is executed.
17:34:39 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:34:39 INFO  : Context for 'APU' is selected.
17:34:39 INFO  : System reset is completed.
17:34:42 INFO  : 'after 3000' command is executed.
17:34:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
17:34:44 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:34:44 INFO  : Context for 'APU' is selected.
17:34:44 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:34:44 INFO  : 'configparams force-mem-access 1' command is executed.
17:34:44 INFO  : Context for 'APU' is selected.
17:34:45 INFO  : 'ps7_init' command is executed.
17:34:45 INFO  : 'ps7_post_config' command is executed.
17:34:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:45 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:34:45 INFO  : 'configparams force-mem-access 0' command is executed.
17:34:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:34:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:45 INFO  : 'con' command is executed.
17:34:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

17:34:45 INFO  : Disconnected from the channel tcfchan#17.
17:39:26 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1734511156493,  Project:1734510224601
17:39:26 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:39:27 INFO  : Copied contents of F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
17:39:29 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:39:31 INFO  : 
17:39:31 INFO  : Updating hardware inferred compiler options for test.
17:39:31 INFO  : Clearing existing target manager status.
17:42:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
17:42:07 INFO  : 'jtag frequency' command is executed.
17:42:07 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:42:07 INFO  : Context for 'APU' is selected.
17:42:07 INFO  : System reset is completed.
17:42:10 INFO  : 'after 3000' command is executed.
17:42:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
17:42:12 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:42:12 INFO  : Context for 'APU' is selected.
17:42:12 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:42:12 INFO  : 'configparams force-mem-access 1' command is executed.
17:42:12 INFO  : Context for 'APU' is selected.
17:42:13 INFO  : 'ps7_init' command is executed.
17:42:13 INFO  : 'ps7_post_config' command is executed.
17:42:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:13 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:42:13 INFO  : 'configparams force-mem-access 0' command is executed.
17:42:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:42:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:13 INFO  : 'con' command is executed.
17:42:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

17:42:13 INFO  : Disconnected from the channel tcfchan#18.
17:49:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:49:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
17:49:53 INFO  : 'jtag frequency' command is executed.
17:49:53 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:49:53 INFO  : Context for 'APU' is selected.
17:49:53 INFO  : System reset is completed.
17:49:56 INFO  : 'after 3000' command is executed.
17:49:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
17:49:58 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:49:59 INFO  : Context for 'APU' is selected.
17:49:59 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:49:59 INFO  : 'configparams force-mem-access 1' command is executed.
17:49:59 INFO  : Context for 'APU' is selected.
17:49:59 INFO  : 'ps7_init' command is executed.
17:49:59 INFO  : 'ps7_post_config' command is executed.
17:49:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:59 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:49:59 INFO  : 'configparams force-mem-access 0' command is executed.
17:49:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:49:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:59 INFO  : 'con' command is executed.
17:49:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

17:49:59 INFO  : Disconnected from the channel tcfchan#19.
17:52:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:52:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
17:52:29 INFO  : 'jtag frequency' command is executed.
17:52:29 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:52:29 INFO  : Context for 'APU' is selected.
17:52:30 INFO  : System reset is completed.
17:52:33 INFO  : 'after 3000' command is executed.
17:52:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
17:52:35 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:52:35 INFO  : Context for 'APU' is selected.
17:52:35 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:52:35 INFO  : 'configparams force-mem-access 1' command is executed.
17:52:35 INFO  : Context for 'APU' is selected.
17:52:35 INFO  : 'ps7_init' command is executed.
17:52:35 INFO  : 'ps7_post_config' command is executed.
17:52:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:35 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:52:35 INFO  : 'configparams force-mem-access 0' command is executed.
17:52:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:52:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:35 INFO  : 'con' command is executed.
17:52:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

17:52:35 INFO  : Disconnected from the channel tcfchan#20.
17:53:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:53:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
17:53:43 INFO  : 'jtag frequency' command is executed.
17:53:43 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:53:43 INFO  : Context for 'APU' is selected.
17:53:43 INFO  : System reset is completed.
17:53:46 INFO  : 'after 3000' command is executed.
17:53:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
17:53:48 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:53:48 INFO  : Context for 'APU' is selected.
17:53:48 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:53:48 INFO  : 'configparams force-mem-access 1' command is executed.
17:53:48 INFO  : Context for 'APU' is selected.
17:53:49 INFO  : 'ps7_init' command is executed.
17:53:49 INFO  : 'ps7_post_config' command is executed.
17:53:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:49 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:53:49 INFO  : 'configparams force-mem-access 0' command is executed.
17:53:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:53:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:49 INFO  : 'con' command is executed.
17:53:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

17:53:49 INFO  : Disconnected from the channel tcfchan#21.
17:54:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:54:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
17:54:53 INFO  : 'jtag frequency' command is executed.
17:54:53 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:54:53 INFO  : Context for 'APU' is selected.
17:54:53 INFO  : System reset is completed.
17:54:56 INFO  : 'after 3000' command is executed.
17:54:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
17:54:59 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:54:59 INFO  : Context for 'APU' is selected.
17:54:59 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:54:59 INFO  : 'configparams force-mem-access 1' command is executed.
17:54:59 INFO  : Context for 'APU' is selected.
17:54:59 INFO  : 'ps7_init' command is executed.
17:54:59 INFO  : 'ps7_post_config' command is executed.
17:54:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:59 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:54:59 INFO  : 'configparams force-mem-access 0' command is executed.
17:54:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:54:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:59 INFO  : 'con' command is executed.
17:54:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

17:54:59 INFO  : Disconnected from the channel tcfchan#22.
18:07:48 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1734512858259,  Project:1734511156493
18:07:48 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:07:50 INFO  : Copied contents of F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
18:07:52 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:07:54 INFO  : 
18:07:55 INFO  : Updating hardware inferred compiler options for test.
18:07:55 INFO  : Clearing existing target manager status.
18:17:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
18:17:46 INFO  : 'jtag frequency' command is executed.
18:17:46 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:17:46 INFO  : Context for 'APU' is selected.
18:17:46 INFO  : System reset is completed.
18:17:49 INFO  : 'after 3000' command is executed.
18:17:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
18:17:52 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:17:52 INFO  : Context for 'APU' is selected.
18:17:52 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:17:52 INFO  : 'configparams force-mem-access 1' command is executed.
18:17:52 INFO  : Context for 'APU' is selected.
18:17:52 INFO  : 'ps7_init' command is executed.
18:17:52 INFO  : 'ps7_post_config' command is executed.
18:17:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:52 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:17:52 INFO  : 'configparams force-mem-access 0' command is executed.
18:17:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:17:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:52 INFO  : 'con' command is executed.
18:17:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

18:17:52 INFO  : Disconnected from the channel tcfchan#23.
18:20:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:20:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
18:20:26 INFO  : 'jtag frequency' command is executed.
18:20:26 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:20:26 INFO  : Context for 'APU' is selected.
18:20:27 INFO  : System reset is completed.
18:20:30 INFO  : 'after 3000' command is executed.
18:20:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
18:20:32 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:20:32 INFO  : Context for 'APU' is selected.
18:20:32 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:20:32 INFO  : 'configparams force-mem-access 1' command is executed.
18:20:32 INFO  : Context for 'APU' is selected.
18:20:32 INFO  : 'ps7_init' command is executed.
18:20:32 INFO  : 'ps7_post_config' command is executed.
18:20:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:32 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:20:32 INFO  : 'configparams force-mem-access 0' command is executed.
18:20:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:20:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:32 INFO  : 'con' command is executed.
18:20:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

18:20:32 INFO  : Disconnected from the channel tcfchan#24.
18:21:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:21:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
18:21:18 INFO  : 'jtag frequency' command is executed.
18:21:18 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:21:18 INFO  : Context for 'APU' is selected.
18:21:18 INFO  : System reset is completed.
18:21:21 INFO  : 'after 3000' command is executed.
18:21:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
18:21:24 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:21:24 INFO  : Context for 'APU' is selected.
18:21:24 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:21:24 INFO  : 'configparams force-mem-access 1' command is executed.
18:21:24 INFO  : Context for 'APU' is selected.
18:21:24 INFO  : 'ps7_init' command is executed.
18:21:24 INFO  : 'ps7_post_config' command is executed.
18:21:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:24 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:21:24 INFO  : 'configparams force-mem-access 0' command is executed.
18:21:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:21:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:24 INFO  : 'con' command is executed.
18:21:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

18:21:24 INFO  : Disconnected from the channel tcfchan#25.
18:22:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:22:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
18:22:04 INFO  : 'jtag frequency' command is executed.
18:22:04 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:22:04 INFO  : Context for 'APU' is selected.
18:22:04 INFO  : System reset is completed.
18:22:07 INFO  : 'after 3000' command is executed.
18:22:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
18:22:09 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:22:09 INFO  : Context for 'APU' is selected.
18:22:09 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:22:09 INFO  : 'configparams force-mem-access 1' command is executed.
18:22:09 INFO  : Context for 'APU' is selected.
18:22:09 INFO  : 'ps7_init' command is executed.
18:22:09 INFO  : 'ps7_post_config' command is executed.
18:22:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:09 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:22:09 INFO  : 'configparams force-mem-access 0' command is executed.
18:22:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:22:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:10 INFO  : 'con' command is executed.
18:22:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

18:22:10 INFO  : Disconnected from the channel tcfchan#26.
18:23:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:23:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
18:23:12 INFO  : 'jtag frequency' command is executed.
18:23:12 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:23:12 INFO  : Context for 'APU' is selected.
18:23:12 INFO  : System reset is completed.
18:23:15 INFO  : 'after 3000' command is executed.
18:23:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
18:23:18 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:23:18 INFO  : Context for 'APU' is selected.
18:23:18 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:23:18 INFO  : 'configparams force-mem-access 1' command is executed.
18:23:18 INFO  : Context for 'APU' is selected.
18:23:18 INFO  : 'ps7_init' command is executed.
18:23:18 INFO  : 'ps7_post_config' command is executed.
18:23:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:18 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:23:18 INFO  : 'configparams force-mem-access 0' command is executed.
18:23:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:23:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:18 INFO  : 'con' command is executed.
18:23:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

18:23:18 INFO  : Disconnected from the channel tcfchan#27.
18:32:42 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1734514348564,  Project:1734512858259
18:32:42 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:32:46 INFO  : Copied contents of F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
18:32:47 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:32:49 INFO  : 
18:32:50 INFO  : Updating hardware inferred compiler options for test.
18:32:50 INFO  : Clearing existing target manager status.
18:33:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:33:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
18:33:11 INFO  : 'jtag frequency' command is executed.
18:33:11 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:33:11 INFO  : Context for 'APU' is selected.
18:33:11 INFO  : System reset is completed.
18:33:14 INFO  : 'after 3000' command is executed.
18:33:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
18:33:16 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:33:16 INFO  : Context for 'APU' is selected.
18:33:16 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:33:16 INFO  : 'configparams force-mem-access 1' command is executed.
18:33:16 INFO  : Context for 'APU' is selected.
18:33:17 INFO  : 'ps7_init' command is executed.
18:33:17 INFO  : 'ps7_post_config' command is executed.
18:33:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:33:17 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:33:17 INFO  : 'configparams force-mem-access 0' command is executed.
18:33:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:33:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:33:17 INFO  : 'con' command is executed.
18:33:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

18:33:17 INFO  : Disconnected from the channel tcfchan#28.
18:36:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:36:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
18:36:33 INFO  : 'jtag frequency' command is executed.
18:36:33 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:36:33 INFO  : Context for 'APU' is selected.
18:36:33 INFO  : System reset is completed.
18:36:36 INFO  : 'after 3000' command is executed.
18:36:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
18:36:39 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:36:39 INFO  : Context for 'APU' is selected.
18:36:39 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:36:39 INFO  : 'configparams force-mem-access 1' command is executed.
18:36:39 INFO  : Context for 'APU' is selected.
18:36:39 INFO  : 'ps7_init' command is executed.
18:36:39 INFO  : 'ps7_post_config' command is executed.
18:36:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:39 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:36:39 INFO  : 'configparams force-mem-access 0' command is executed.
18:36:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:36:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:39 INFO  : 'con' command is executed.
18:36:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

18:36:39 INFO  : Disconnected from the channel tcfchan#29.
18:37:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:37:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
18:37:09 INFO  : 'jtag frequency' command is executed.
18:37:09 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:37:09 INFO  : Context for 'APU' is selected.
18:37:09 INFO  : System reset is completed.
18:37:12 INFO  : 'after 3000' command is executed.
18:37:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
18:37:15 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:37:15 INFO  : Context for 'APU' is selected.
18:37:15 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:37:15 INFO  : 'configparams force-mem-access 1' command is executed.
18:37:15 INFO  : Context for 'APU' is selected.
18:37:15 INFO  : 'ps7_init' command is executed.
18:37:15 INFO  : 'ps7_post_config' command is executed.
18:37:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:37:15 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:37:15 INFO  : 'configparams force-mem-access 0' command is executed.
18:37:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:37:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:37:15 INFO  : 'con' command is executed.
18:37:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

18:37:15 INFO  : Disconnected from the channel tcfchan#30.
18:38:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:38:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
18:38:52 INFO  : 'jtag frequency' command is executed.
18:38:52 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:38:52 INFO  : Context for 'APU' is selected.
18:38:52 INFO  : System reset is completed.
18:38:55 INFO  : 'after 3000' command is executed.
18:38:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
18:38:57 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:38:57 INFO  : Context for 'APU' is selected.
18:38:57 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:38:57 INFO  : 'configparams force-mem-access 1' command is executed.
18:38:57 INFO  : Context for 'APU' is selected.
18:38:58 INFO  : 'ps7_init' command is executed.
18:38:58 INFO  : 'ps7_post_config' command is executed.
18:38:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:58 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:38:58 INFO  : 'configparams force-mem-access 0' command is executed.
18:38:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:38:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:58 INFO  : 'con' command is executed.
18:38:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

18:38:58 INFO  : Disconnected from the channel tcfchan#31.
18:39:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:39:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
18:39:15 INFO  : 'jtag frequency' command is executed.
18:39:15 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:39:15 INFO  : Context for 'APU' is selected.
18:39:15 INFO  : System reset is completed.
18:39:18 INFO  : 'after 3000' command is executed.
18:39:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
18:39:20 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:39:20 INFO  : Context for 'APU' is selected.
18:39:20 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:39:20 INFO  : 'configparams force-mem-access 1' command is executed.
18:39:20 INFO  : Context for 'APU' is selected.
18:39:20 INFO  : 'ps7_init' command is executed.
18:39:20 INFO  : 'ps7_post_config' command is executed.
18:39:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:21 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:39:21 INFO  : 'configparams force-mem-access 0' command is executed.
18:39:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:39:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:21 INFO  : 'con' command is executed.
18:39:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

18:39:21 INFO  : Disconnected from the channel tcfchan#32.
18:42:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:42:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
18:42:10 INFO  : 'jtag frequency' command is executed.
18:42:10 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:42:10 INFO  : Context for 'APU' is selected.
18:42:10 INFO  : System reset is completed.
18:42:13 INFO  : 'after 3000' command is executed.
18:42:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
18:42:15 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:42:15 INFO  : Context for 'APU' is selected.
18:42:15 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:42:15 INFO  : 'configparams force-mem-access 1' command is executed.
18:42:15 INFO  : Context for 'APU' is selected.
18:42:16 INFO  : 'ps7_init' command is executed.
18:42:16 INFO  : 'ps7_post_config' command is executed.
18:42:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:16 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:42:16 INFO  : 'configparams force-mem-access 0' command is executed.
18:42:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:42:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:16 INFO  : 'con' command is executed.
18:42:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

18:42:16 INFO  : Disconnected from the channel tcfchan#33.
18:43:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:43:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
18:43:41 INFO  : 'jtag frequency' command is executed.
18:43:41 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:43:41 INFO  : Context for 'APU' is selected.
18:43:41 INFO  : System reset is completed.
18:43:44 INFO  : 'after 3000' command is executed.
18:43:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
18:43:46 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:43:46 INFO  : Context for 'APU' is selected.
18:43:46 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:43:46 INFO  : 'configparams force-mem-access 1' command is executed.
18:43:46 INFO  : Context for 'APU' is selected.
18:43:47 INFO  : 'ps7_init' command is executed.
18:43:47 INFO  : 'ps7_post_config' command is executed.
18:43:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:47 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:43:47 INFO  : 'configparams force-mem-access 0' command is executed.
18:43:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:43:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:47 INFO  : 'con' command is executed.
18:43:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

18:43:47 INFO  : Disconnected from the channel tcfchan#34.
18:44:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:44:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
18:44:04 INFO  : 'jtag frequency' command is executed.
18:44:04 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:44:04 INFO  : Context for 'APU' is selected.
18:44:04 INFO  : System reset is completed.
18:44:07 INFO  : 'after 3000' command is executed.
18:44:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
18:44:09 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:44:09 INFO  : Context for 'APU' is selected.
18:44:09 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:44:09 INFO  : 'configparams force-mem-access 1' command is executed.
18:44:09 INFO  : Context for 'APU' is selected.
18:44:10 INFO  : 'ps7_init' command is executed.
18:44:10 INFO  : 'ps7_post_config' command is executed.
18:44:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:10 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:44:10 INFO  : 'configparams force-mem-access 0' command is executed.
18:44:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:44:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:10 INFO  : 'con' command is executed.
18:44:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

18:44:10 INFO  : Disconnected from the channel tcfchan#35.
18:44:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:44:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
18:44:35 INFO  : 'jtag frequency' command is executed.
18:44:35 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:44:35 INFO  : Context for 'APU' is selected.
18:44:35 INFO  : System reset is completed.
18:44:38 INFO  : 'after 3000' command is executed.
18:44:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
18:44:41 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:44:41 INFO  : Context for 'APU' is selected.
18:44:41 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:44:41 INFO  : 'configparams force-mem-access 1' command is executed.
18:44:41 INFO  : Context for 'APU' is selected.
18:44:41 INFO  : 'ps7_init' command is executed.
18:44:41 INFO  : 'ps7_post_config' command is executed.
18:44:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:41 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:44:41 INFO  : 'configparams force-mem-access 0' command is executed.
18:44:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:44:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:41 INFO  : 'con' command is executed.
18:44:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

18:44:41 INFO  : Disconnected from the channel tcfchan#36.
18:45:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:45:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
18:45:31 INFO  : 'jtag frequency' command is executed.
18:45:31 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:45:31 INFO  : Context for 'APU' is selected.
18:45:31 INFO  : System reset is completed.
18:45:34 INFO  : 'after 3000' command is executed.
18:45:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
18:45:36 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:45:36 INFO  : Context for 'APU' is selected.
18:45:36 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:45:36 INFO  : 'configparams force-mem-access 1' command is executed.
18:45:36 INFO  : Context for 'APU' is selected.
18:45:37 INFO  : 'ps7_init' command is executed.
18:45:37 INFO  : 'ps7_post_config' command is executed.
18:45:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:45:37 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:45:37 INFO  : 'configparams force-mem-access 0' command is executed.
18:45:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:45:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:45:37 INFO  : 'con' command is executed.
18:45:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

18:45:37 INFO  : Disconnected from the channel tcfchan#37.
18:46:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:46:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
18:46:16 INFO  : 'jtag frequency' command is executed.
18:46:16 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:46:16 INFO  : Context for 'APU' is selected.
18:46:16 INFO  : System reset is completed.
18:46:19 INFO  : 'after 3000' command is executed.
18:46:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
18:46:22 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:46:22 INFO  : Context for 'APU' is selected.
18:46:22 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:46:22 INFO  : 'configparams force-mem-access 1' command is executed.
18:46:22 INFO  : Context for 'APU' is selected.
18:46:22 INFO  : 'ps7_init' command is executed.
18:46:22 INFO  : 'ps7_post_config' command is executed.
18:46:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:22 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:46:22 INFO  : 'configparams force-mem-access 0' command is executed.
18:46:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:46:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:22 INFO  : 'con' command is executed.
18:46:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

18:46:22 INFO  : Disconnected from the channel tcfchan#38.
18:47:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:47:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
18:47:23 INFO  : 'jtag frequency' command is executed.
18:47:23 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:47:23 INFO  : Context for 'APU' is selected.
18:47:23 INFO  : System reset is completed.
18:47:26 INFO  : 'after 3000' command is executed.
18:47:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
18:47:28 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:47:28 INFO  : Context for 'APU' is selected.
18:47:28 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:47:28 INFO  : 'configparams force-mem-access 1' command is executed.
18:47:28 INFO  : Context for 'APU' is selected.
18:47:29 INFO  : 'ps7_init' command is executed.
18:47:29 INFO  : 'ps7_post_config' command is executed.
18:47:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:29 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:47:29 INFO  : 'configparams force-mem-access 0' command is executed.
18:47:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:47:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:29 INFO  : 'con' command is executed.
18:47:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

18:47:29 INFO  : Disconnected from the channel tcfchan#39.
18:50:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:50:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
18:50:19 INFO  : 'jtag frequency' command is executed.
18:50:19 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:50:19 INFO  : Context for 'APU' is selected.
18:50:19 INFO  : System reset is completed.
18:50:23 INFO  : 'after 3000' command is executed.
18:50:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
18:50:25 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:50:25 INFO  : Context for 'APU' is selected.
18:50:25 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:50:25 INFO  : 'configparams force-mem-access 1' command is executed.
18:50:25 INFO  : Context for 'APU' is selected.
18:50:25 INFO  : 'ps7_init' command is executed.
18:50:25 INFO  : 'ps7_post_config' command is executed.
18:50:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:25 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:50:25 INFO  : 'configparams force-mem-access 0' command is executed.
18:50:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:50:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:25 INFO  : 'con' command is executed.
18:50:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

18:50:25 INFO  : Disconnected from the channel tcfchan#40.
18:53:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:53:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
18:53:16 INFO  : 'jtag frequency' command is executed.
18:53:16 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:53:16 INFO  : Context for 'APU' is selected.
18:53:16 INFO  : System reset is completed.
18:53:19 INFO  : 'after 3000' command is executed.
18:53:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
18:53:21 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:53:21 INFO  : Context for 'APU' is selected.
18:53:22 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:53:22 INFO  : 'configparams force-mem-access 1' command is executed.
18:53:22 INFO  : Context for 'APU' is selected.
18:53:22 INFO  : 'ps7_init' command is executed.
18:53:22 INFO  : 'ps7_post_config' command is executed.
18:53:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:22 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:53:22 INFO  : 'configparams force-mem-access 0' command is executed.
18:53:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:53:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:22 INFO  : 'con' command is executed.
18:53:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

18:53:22 INFO  : Disconnected from the channel tcfchan#41.
18:53:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:53:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
18:53:29 INFO  : 'jtag frequency' command is executed.
18:53:29 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:53:29 INFO  : Context for 'APU' is selected.
18:53:29 INFO  : System reset is completed.
18:53:32 INFO  : 'after 3000' command is executed.
18:53:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
18:53:34 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:53:34 INFO  : Context for 'APU' is selected.
18:53:34 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:53:34 INFO  : 'configparams force-mem-access 1' command is executed.
18:53:34 INFO  : Context for 'APU' is selected.
18:53:34 INFO  : 'ps7_init' command is executed.
18:53:34 INFO  : 'ps7_post_config' command is executed.
18:53:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:34 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:53:34 INFO  : 'configparams force-mem-access 0' command is executed.
18:53:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:53:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:35 INFO  : 'con' command is executed.
18:53:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

18:53:35 INFO  : Disconnected from the channel tcfchan#42.
18:53:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:53:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
18:53:53 INFO  : 'jtag frequency' command is executed.
18:53:53 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:53:53 INFO  : Context for 'APU' is selected.
18:53:53 INFO  : System reset is completed.
18:53:56 INFO  : 'after 3000' command is executed.
18:53:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
18:53:59 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:53:59 INFO  : Context for 'APU' is selected.
18:53:59 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:53:59 INFO  : 'configparams force-mem-access 1' command is executed.
18:53:59 INFO  : Context for 'APU' is selected.
18:53:59 INFO  : 'ps7_init' command is executed.
18:53:59 INFO  : 'ps7_post_config' command is executed.
18:53:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:59 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:53:59 INFO  : 'configparams force-mem-access 0' command is executed.
18:53:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:53:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:59 INFO  : 'con' command is executed.
18:53:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

18:53:59 INFO  : Disconnected from the channel tcfchan#43.
18:55:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:55:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
18:55:15 INFO  : 'jtag frequency' command is executed.
18:55:15 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:55:15 INFO  : Context for 'APU' is selected.
18:55:15 INFO  : System reset is completed.
18:55:18 INFO  : 'after 3000' command is executed.
18:55:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
18:55:20 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:55:20 INFO  : Context for 'APU' is selected.
18:55:20 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:55:20 INFO  : 'configparams force-mem-access 1' command is executed.
18:55:20 INFO  : Context for 'APU' is selected.
18:55:21 INFO  : 'ps7_init' command is executed.
18:55:21 INFO  : 'ps7_post_config' command is executed.
18:55:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:21 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:55:21 INFO  : 'configparams force-mem-access 0' command is executed.
18:55:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:55:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:21 INFO  : 'con' command is executed.
18:55:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

18:55:21 INFO  : Disconnected from the channel tcfchan#44.
18:56:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:56:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
18:56:16 INFO  : 'jtag frequency' command is executed.
18:56:16 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:56:16 INFO  : Context for 'APU' is selected.
18:56:17 INFO  : System reset is completed.
18:56:20 INFO  : 'after 3000' command is executed.
18:56:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
18:56:22 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:56:22 INFO  : Context for 'APU' is selected.
18:56:22 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:56:22 INFO  : 'configparams force-mem-access 1' command is executed.
18:56:22 INFO  : Context for 'APU' is selected.
18:56:22 INFO  : 'ps7_init' command is executed.
18:56:22 INFO  : 'ps7_post_config' command is executed.
18:56:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:22 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:56:22 INFO  : 'configparams force-mem-access 0' command is executed.
18:56:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:56:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:22 INFO  : 'con' command is executed.
18:56:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

18:56:22 INFO  : Disconnected from the channel tcfchan#45.
18:57:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:57:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
18:57:18 INFO  : 'jtag frequency' command is executed.
18:57:18 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:57:18 INFO  : Context for 'APU' is selected.
18:57:18 INFO  : System reset is completed.
18:57:21 INFO  : 'after 3000' command is executed.
18:57:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
18:57:23 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:57:23 INFO  : Context for 'APU' is selected.
18:57:23 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:57:23 INFO  : 'configparams force-mem-access 1' command is executed.
18:57:23 INFO  : Context for 'APU' is selected.
18:57:23 INFO  : 'ps7_init' command is executed.
18:57:23 INFO  : 'ps7_post_config' command is executed.
18:57:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:24 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:57:24 INFO  : 'configparams force-mem-access 0' command is executed.
18:57:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:57:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:24 INFO  : 'con' command is executed.
18:57:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

18:57:24 INFO  : Disconnected from the channel tcfchan#46.
18:59:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:59:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
18:59:01 INFO  : 'jtag frequency' command is executed.
18:59:01 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:59:01 INFO  : Context for 'APU' is selected.
18:59:01 INFO  : System reset is completed.
18:59:04 INFO  : 'after 3000' command is executed.
18:59:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
18:59:06 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:59:06 INFO  : Context for 'APU' is selected.
18:59:06 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:59:06 INFO  : 'configparams force-mem-access 1' command is executed.
18:59:06 INFO  : Context for 'APU' is selected.
18:59:07 INFO  : 'ps7_init' command is executed.
18:59:07 INFO  : 'ps7_post_config' command is executed.
18:59:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:07 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:59:07 INFO  : 'configparams force-mem-access 0' command is executed.
18:59:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:59:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:07 INFO  : 'con' command is executed.
18:59:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

18:59:07 INFO  : Disconnected from the channel tcfchan#47.
18:59:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:59:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
18:59:40 INFO  : 'jtag frequency' command is executed.
18:59:40 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:59:40 INFO  : Context for 'APU' is selected.
18:59:40 INFO  : System reset is completed.
18:59:43 INFO  : 'after 3000' command is executed.
18:59:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
18:59:45 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:59:45 INFO  : Context for 'APU' is selected.
18:59:45 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:59:45 INFO  : 'configparams force-mem-access 1' command is executed.
18:59:45 INFO  : Context for 'APU' is selected.
18:59:46 INFO  : 'ps7_init' command is executed.
18:59:46 INFO  : 'ps7_post_config' command is executed.
18:59:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:46 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:59:46 INFO  : 'configparams force-mem-access 0' command is executed.
18:59:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:59:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:46 INFO  : 'con' command is executed.
18:59:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

18:59:46 INFO  : Disconnected from the channel tcfchan#48.
19:04:24 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1734516251581,  Project:1734514348564
19:04:24 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:04:28 INFO  : Copied contents of F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
19:04:30 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:04:31 INFO  : 
19:04:32 INFO  : Updating hardware inferred compiler options for test.
19:04:32 INFO  : Clearing existing target manager status.
19:05:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:05:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
19:05:07 INFO  : 'jtag frequency' command is executed.
19:05:07 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:05:07 INFO  : Context for 'APU' is selected.
19:05:07 INFO  : System reset is completed.
19:05:10 INFO  : 'after 3000' command is executed.
19:05:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
19:05:13 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:05:13 INFO  : Context for 'APU' is selected.
19:05:13 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:05:13 INFO  : 'configparams force-mem-access 1' command is executed.
19:05:13 INFO  : Context for 'APU' is selected.
19:05:13 INFO  : 'ps7_init' command is executed.
19:05:13 INFO  : 'ps7_post_config' command is executed.
19:05:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:13 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:05:13 INFO  : 'configparams force-mem-access 0' command is executed.
19:05:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:05:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:13 INFO  : 'con' command is executed.
19:05:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

19:05:13 INFO  : Disconnected from the channel tcfchan#49.
19:05:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:05:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
19:05:39 INFO  : 'jtag frequency' command is executed.
19:05:39 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:05:39 INFO  : Context for 'APU' is selected.
19:05:40 INFO  : System reset is completed.
19:05:43 INFO  : 'after 3000' command is executed.
19:05:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
19:05:45 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:05:45 INFO  : Context for 'APU' is selected.
19:05:45 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:05:45 INFO  : 'configparams force-mem-access 1' command is executed.
19:05:45 INFO  : Context for 'APU' is selected.
19:05:45 INFO  : 'ps7_init' command is executed.
19:05:45 INFO  : 'ps7_post_config' command is executed.
19:05:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:45 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:05:45 INFO  : 'configparams force-mem-access 0' command is executed.
19:05:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:05:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:46 INFO  : 'con' command is executed.
19:05:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

19:05:46 INFO  : Disconnected from the channel tcfchan#50.
19:13:23 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1734516778065,  Project:1734516251581
19:13:23 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:13:30 INFO  : Copied contents of F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
19:13:32 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:13:34 INFO  : 
19:13:34 INFO  : Updating hardware inferred compiler options for test.
19:13:34 INFO  : Clearing existing target manager status.
19:14:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:14:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
19:14:12 INFO  : 'jtag frequency' command is executed.
19:14:12 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:14:12 INFO  : Context for 'APU' is selected.
19:14:12 INFO  : System reset is completed.
19:14:15 INFO  : 'after 3000' command is executed.
19:14:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
19:14:17 ERROR : 'fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit' is cancelled.
19:14:17 INFO  : Issued abort command to xsdb.
19:14:17 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: 'fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit' is cancelled.
19:14:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
----------------End of Script----------------

19:15:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:15:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
19:15:03 INFO  : 'jtag frequency' command is executed.
19:15:03 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:15:03 INFO  : Context for 'APU' is selected.
19:15:03 INFO  : System reset is completed.
19:15:06 INFO  : 'after 3000' command is executed.
19:15:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
19:15:08 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:15:08 INFO  : Context for 'APU' is selected.
19:15:08 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:15:08 INFO  : 'configparams force-mem-access 1' command is executed.
19:15:08 INFO  : Context for 'APU' is selected.
19:15:08 INFO  : 'ps7_init' command is executed.
19:15:08 INFO  : 'ps7_post_config' command is executed.
19:15:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:15:08 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:15:08 INFO  : 'configparams force-mem-access 0' command is executed.
19:15:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:15:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:15:08 INFO  : 'con' command is executed.
19:15:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

19:15:09 INFO  : Disconnected from the channel tcfchan#51.
19:17:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:17:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
19:17:11 INFO  : 'jtag frequency' command is executed.
19:17:11 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:17:11 INFO  : Context for 'APU' is selected.
19:17:11 INFO  : System reset is completed.
19:17:14 INFO  : 'after 3000' command is executed.
19:17:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
19:17:17 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:17:17 INFO  : Context for 'APU' is selected.
19:17:17 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:17:17 INFO  : 'configparams force-mem-access 1' command is executed.
19:17:17 INFO  : Context for 'APU' is selected.
19:17:17 INFO  : 'ps7_init' command is executed.
19:17:17 INFO  : 'ps7_post_config' command is executed.
19:17:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:17 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:17:17 INFO  : 'configparams force-mem-access 0' command is executed.
19:17:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:17:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:17 INFO  : 'con' command is executed.
19:17:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

19:17:17 INFO  : Disconnected from the channel tcfchan#52.
19:21:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:22:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
19:22:00 INFO  : 'jtag frequency' command is executed.
19:22:00 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:22:00 INFO  : Context for 'APU' is selected.
19:22:00 INFO  : System reset is completed.
19:22:03 INFO  : 'after 3000' command is executed.
19:22:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
19:22:05 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:22:05 INFO  : Context for 'APU' is selected.
19:22:05 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:22:05 INFO  : 'configparams force-mem-access 1' command is executed.
19:22:05 INFO  : Context for 'APU' is selected.
19:22:06 INFO  : 'ps7_init' command is executed.
19:22:06 INFO  : 'ps7_post_config' command is executed.
19:22:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:06 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:22:06 INFO  : 'configparams force-mem-access 0' command is executed.
19:22:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:22:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:06 INFO  : 'con' command is executed.
19:22:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

19:22:06 INFO  : Disconnected from the channel tcfchan#53.
19:27:47 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1734517655740,  Project:1734516778065
19:27:47 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:27:48 INFO  : Copied contents of F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
19:27:50 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:27:52 INFO  : 
19:27:52 INFO  : Updating hardware inferred compiler options for test.
19:27:52 INFO  : Clearing existing target manager status.
19:28:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:28:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
19:28:04 INFO  : 'jtag frequency' command is executed.
19:28:04 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:28:05 INFO  : Context for 'APU' is selected.
19:28:05 INFO  : System reset is completed.
19:28:08 INFO  : 'after 3000' command is executed.
19:28:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
19:28:10 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:28:10 INFO  : Context for 'APU' is selected.
19:28:10 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:28:10 INFO  : 'configparams force-mem-access 1' command is executed.
19:28:10 INFO  : Context for 'APU' is selected.
19:28:10 INFO  : 'ps7_init' command is executed.
19:28:10 INFO  : 'ps7_post_config' command is executed.
19:28:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:28:10 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:28:10 INFO  : 'configparams force-mem-access 0' command is executed.
19:28:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:28:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:28:11 INFO  : 'con' command is executed.
19:28:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

19:28:11 INFO  : Disconnected from the channel tcfchan#54.
19:28:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:28:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
19:28:41 INFO  : 'jtag frequency' command is executed.
19:28:41 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:28:41 INFO  : Context for 'APU' is selected.
19:28:41 INFO  : System reset is completed.
19:28:44 INFO  : 'after 3000' command is executed.
19:28:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
19:28:46 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:28:46 INFO  : Context for 'APU' is selected.
19:28:46 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:28:46 INFO  : 'configparams force-mem-access 1' command is executed.
19:28:46 INFO  : Context for 'APU' is selected.
19:28:46 INFO  : 'ps7_init' command is executed.
19:28:46 INFO  : 'ps7_post_config' command is executed.
19:28:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:28:47 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:28:47 INFO  : 'configparams force-mem-access 0' command is executed.
19:28:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:28:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:28:47 INFO  : 'con' command is executed.
19:28:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

19:28:47 INFO  : Disconnected from the channel tcfchan#55.
19:30:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:30:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
19:30:24 INFO  : 'jtag frequency' command is executed.
19:30:24 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:30:24 INFO  : Context for 'APU' is selected.
19:30:25 INFO  : System reset is completed.
19:30:28 INFO  : 'after 3000' command is executed.
19:30:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
19:30:30 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:30:30 INFO  : Context for 'APU' is selected.
19:30:30 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:30:30 INFO  : 'configparams force-mem-access 1' command is executed.
19:30:30 INFO  : Context for 'APU' is selected.
19:30:30 INFO  : 'ps7_init' command is executed.
19:30:30 INFO  : 'ps7_post_config' command is executed.
19:30:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:30 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:30:30 INFO  : 'configparams force-mem-access 0' command is executed.
19:30:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:30:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:30 INFO  : 'con' command is executed.
19:30:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

19:30:30 INFO  : Disconnected from the channel tcfchan#56.
19:39:44 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1734518373006,  Project:1734517655740
19:39:44 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:39:50 INFO  : Copied contents of F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
19:39:52 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:39:54 INFO  : 
19:39:55 INFO  : Updating hardware inferred compiler options for test.
19:39:55 INFO  : Clearing existing target manager status.
19:41:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:41:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
19:41:10 INFO  : 'jtag frequency' command is executed.
19:41:10 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:41:10 INFO  : Context for 'APU' is selected.
19:41:11 INFO  : System reset is completed.
19:41:14 INFO  : 'after 3000' command is executed.
19:41:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
19:41:16 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:41:16 INFO  : Context for 'APU' is selected.
19:41:16 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:41:16 INFO  : 'configparams force-mem-access 1' command is executed.
19:41:16 INFO  : Context for 'APU' is selected.
19:41:16 INFO  : 'ps7_init' command is executed.
19:41:16 INFO  : 'ps7_post_config' command is executed.
19:41:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:41:16 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:41:16 INFO  : 'configparams force-mem-access 0' command is executed.
19:41:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:41:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:41:16 INFO  : 'con' command is executed.
19:41:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

19:41:16 INFO  : Disconnected from the channel tcfchan#57.
19:42:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:42:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
19:42:20 INFO  : 'jtag frequency' command is executed.
19:42:20 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:42:20 INFO  : Context for 'APU' is selected.
19:42:20 INFO  : System reset is completed.
19:42:23 INFO  : 'after 3000' command is executed.
19:42:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
19:42:25 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:42:25 INFO  : Context for 'APU' is selected.
19:42:25 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:42:25 INFO  : 'configparams force-mem-access 1' command is executed.
19:42:25 INFO  : Context for 'APU' is selected.
19:42:25 INFO  : 'ps7_init' command is executed.
19:42:25 INFO  : 'ps7_post_config' command is executed.
19:42:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:42:26 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:42:26 INFO  : 'configparams force-mem-access 0' command is executed.
19:42:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:42:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:42:26 INFO  : 'con' command is executed.
19:42:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

19:42:26 INFO  : Disconnected from the channel tcfchan#58.
19:42:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:42:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
19:42:36 INFO  : 'jtag frequency' command is executed.
19:42:36 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:42:36 INFO  : Context for 'APU' is selected.
19:42:36 INFO  : System reset is completed.
19:42:39 INFO  : 'after 3000' command is executed.
19:42:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
19:42:41 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:42:41 INFO  : Context for 'APU' is selected.
19:42:41 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:42:41 INFO  : 'configparams force-mem-access 1' command is executed.
19:42:41 INFO  : Context for 'APU' is selected.
19:42:41 INFO  : 'ps7_init' command is executed.
19:42:41 INFO  : 'ps7_post_config' command is executed.
19:42:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:42:42 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:42:42 INFO  : 'configparams force-mem-access 0' command is executed.
19:42:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:42:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:42:42 INFO  : 'con' command is executed.
19:42:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

19:42:42 INFO  : Disconnected from the channel tcfchan#59.
19:43:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:43:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
19:43:23 INFO  : 'jtag frequency' command is executed.
19:43:23 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:43:23 INFO  : Context for 'APU' is selected.
19:43:23 INFO  : System reset is completed.
19:43:26 INFO  : 'after 3000' command is executed.
19:43:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
19:43:29 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:43:29 INFO  : Context for 'APU' is selected.
19:43:29 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:43:29 INFO  : 'configparams force-mem-access 1' command is executed.
19:43:29 INFO  : Context for 'APU' is selected.
19:43:29 INFO  : 'ps7_init' command is executed.
19:43:29 INFO  : 'ps7_post_config' command is executed.
19:43:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:43:29 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:43:29 INFO  : 'configparams force-mem-access 0' command is executed.
19:43:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:43:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:43:29 INFO  : 'con' command is executed.
19:43:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

19:43:29 INFO  : Disconnected from the channel tcfchan#60.
19:43:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:43:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
19:43:35 INFO  : 'jtag frequency' command is executed.
19:43:35 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:43:35 INFO  : Context for 'APU' is selected.
19:43:35 INFO  : System reset is completed.
19:43:38 INFO  : 'after 3000' command is executed.
19:43:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
19:43:41 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:43:41 INFO  : Context for 'APU' is selected.
19:43:41 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:43:41 INFO  : 'configparams force-mem-access 1' command is executed.
19:43:41 INFO  : Context for 'APU' is selected.
19:43:41 INFO  : 'ps7_init' command is executed.
19:43:41 INFO  : 'ps7_post_config' command is executed.
19:43:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:43:41 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:43:41 INFO  : 'configparams force-mem-access 0' command is executed.
19:43:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:43:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:43:41 INFO  : 'con' command is executed.
19:43:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

19:43:41 INFO  : Disconnected from the channel tcfchan#61.
19:43:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:43:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
19:43:59 INFO  : 'jtag frequency' command is executed.
19:43:59 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:44:00 INFO  : Context for 'APU' is selected.
19:44:00 INFO  : System reset is completed.
19:44:03 INFO  : 'after 3000' command is executed.
19:44:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
19:44:05 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:44:05 INFO  : Context for 'APU' is selected.
19:44:05 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:44:05 INFO  : 'configparams force-mem-access 1' command is executed.
19:44:05 INFO  : Context for 'APU' is selected.
19:44:05 INFO  : 'ps7_init' command is executed.
19:44:05 INFO  : 'ps7_post_config' command is executed.
19:44:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:44:06 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:44:06 INFO  : 'configparams force-mem-access 0' command is executed.
19:44:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:44:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:44:06 INFO  : 'con' command is executed.
19:44:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

19:44:06 INFO  : Disconnected from the channel tcfchan#62.
19:44:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:44:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
19:44:56 INFO  : 'jtag frequency' command is executed.
19:44:56 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:44:56 INFO  : Context for 'APU' is selected.
19:44:56 INFO  : System reset is completed.
19:44:59 INFO  : 'after 3000' command is executed.
19:44:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
19:45:01 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:45:01 INFO  : Context for 'APU' is selected.
19:45:01 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:45:01 INFO  : 'configparams force-mem-access 1' command is executed.
19:45:01 INFO  : Context for 'APU' is selected.
19:45:01 INFO  : 'ps7_init' command is executed.
19:45:01 INFO  : 'ps7_post_config' command is executed.
19:45:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:45:01 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:45:02 INFO  : 'configparams force-mem-access 0' command is executed.
19:45:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:45:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:45:02 INFO  : 'con' command is executed.
19:45:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

19:45:02 INFO  : Disconnected from the channel tcfchan#63.
19:45:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:45:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
19:45:42 INFO  : 'jtag frequency' command is executed.
19:45:42 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:45:42 INFO  : Context for 'APU' is selected.
19:45:42 INFO  : System reset is completed.
19:45:45 INFO  : 'after 3000' command is executed.
19:45:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
19:45:47 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:45:47 INFO  : Context for 'APU' is selected.
19:45:47 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:45:47 INFO  : 'configparams force-mem-access 1' command is executed.
19:45:47 INFO  : Context for 'APU' is selected.
19:45:48 INFO  : 'ps7_init' command is executed.
19:45:48 INFO  : 'ps7_post_config' command is executed.
19:45:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:45:48 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:45:48 INFO  : 'configparams force-mem-access 0' command is executed.
19:45:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:45:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:45:48 INFO  : 'con' command is executed.
19:45:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

19:45:48 INFO  : Disconnected from the channel tcfchan#64.
19:45:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:45:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
19:45:56 INFO  : 'jtag frequency' command is executed.
19:45:56 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:45:56 INFO  : Context for 'APU' is selected.
19:45:56 INFO  : System reset is completed.
19:45:59 INFO  : 'after 3000' command is executed.
19:45:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
19:46:02 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:46:02 INFO  : Context for 'APU' is selected.
19:46:02 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:46:02 INFO  : 'configparams force-mem-access 1' command is executed.
19:46:02 INFO  : Context for 'APU' is selected.
19:46:02 INFO  : 'ps7_init' command is executed.
19:46:02 INFO  : 'ps7_post_config' command is executed.
19:46:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:46:02 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:46:02 INFO  : 'configparams force-mem-access 0' command is executed.
19:46:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:46:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:46:02 INFO  : 'con' command is executed.
19:46:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

19:46:02 INFO  : Disconnected from the channel tcfchan#65.
19:58:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:58:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
19:58:39 INFO  : 'jtag frequency' command is executed.
19:58:39 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:58:39 INFO  : Context for 'APU' is selected.
19:58:39 INFO  : System reset is completed.
19:58:42 INFO  : 'after 3000' command is executed.
19:58:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
19:58:45 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:58:45 INFO  : Context for 'APU' is selected.
19:58:45 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:58:45 INFO  : 'configparams force-mem-access 1' command is executed.
19:58:45 INFO  : Context for 'APU' is selected.
19:58:45 INFO  : 'ps7_init' command is executed.
19:58:45 INFO  : 'ps7_post_config' command is executed.
19:58:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:45 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:58:45 INFO  : 'configparams force-mem-access 0' command is executed.
19:58:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:58:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:45 INFO  : 'con' command is executed.
19:58:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

19:58:45 INFO  : Disconnected from the channel tcfchan#66.
19:59:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:59:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
19:59:03 INFO  : 'jtag frequency' command is executed.
19:59:03 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:59:03 INFO  : Context for 'APU' is selected.
19:59:03 INFO  : System reset is completed.
19:59:06 INFO  : 'after 3000' command is executed.
19:59:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
19:59:08 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:59:08 INFO  : Context for 'APU' is selected.
19:59:08 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:59:08 INFO  : 'configparams force-mem-access 1' command is executed.
19:59:08 INFO  : Context for 'APU' is selected.
19:59:09 INFO  : 'ps7_init' command is executed.
19:59:09 INFO  : 'ps7_post_config' command is executed.
19:59:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:09 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:59:09 INFO  : 'configparams force-mem-access 0' command is executed.
19:59:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:59:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:09 INFO  : 'con' command is executed.
19:59:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

19:59:09 INFO  : Disconnected from the channel tcfchan#67.
19:59:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:59:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
19:59:33 INFO  : 'jtag frequency' command is executed.
19:59:33 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:59:33 INFO  : Context for 'APU' is selected.
19:59:33 INFO  : System reset is completed.
19:59:36 INFO  : 'after 3000' command is executed.
19:59:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
19:59:39 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:59:39 INFO  : Context for 'APU' is selected.
19:59:39 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:59:39 INFO  : 'configparams force-mem-access 1' command is executed.
19:59:39 INFO  : Context for 'APU' is selected.
19:59:39 INFO  : 'ps7_init' command is executed.
19:59:39 INFO  : 'ps7_post_config' command is executed.
19:59:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:39 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:59:39 INFO  : 'configparams force-mem-access 0' command is executed.
19:59:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:59:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:39 INFO  : 'con' command is executed.
19:59:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

19:59:39 INFO  : Disconnected from the channel tcfchan#68.
19:59:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:59:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
19:59:57 INFO  : 'jtag frequency' command is executed.
19:59:57 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:59:57 INFO  : Context for 'APU' is selected.
19:59:57 INFO  : System reset is completed.
20:00:00 INFO  : 'after 3000' command is executed.
20:00:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
20:00:02 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:00:02 INFO  : Context for 'APU' is selected.
20:00:02 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:00:02 INFO  : 'configparams force-mem-access 1' command is executed.
20:00:03 INFO  : Context for 'APU' is selected.
20:00:03 INFO  : 'ps7_init' command is executed.
20:00:03 INFO  : 'ps7_post_config' command is executed.
20:00:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:03 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:00:03 INFO  : 'configparams force-mem-access 0' command is executed.
20:00:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:00:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:03 INFO  : 'con' command is executed.
20:00:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

20:00:03 INFO  : Disconnected from the channel tcfchan#69.
20:00:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:01:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
20:01:00 INFO  : 'jtag frequency' command is executed.
20:01:00 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:01:01 INFO  : Context for 'APU' is selected.
20:01:01 INFO  : System reset is completed.
20:01:04 INFO  : 'after 3000' command is executed.
20:01:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
20:01:07 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:01:08 INFO  : Context for 'APU' is selected.
20:01:08 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:01:08 INFO  : 'configparams force-mem-access 1' command is executed.
20:01:09 INFO  : Context for 'APU' is selected.
20:01:09 INFO  : 'ps7_init' command is executed.
20:01:09 INFO  : 'ps7_post_config' command is executed.
20:01:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:01:09 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:01:09 INFO  : 'configparams force-mem-access 0' command is executed.
20:01:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:01:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:01:09 INFO  : 'con' command is executed.
20:01:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

20:01:09 INFO  : Disconnected from the channel tcfchan#70.
20:01:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:01:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
20:01:28 INFO  : 'jtag frequency' command is executed.
20:01:28 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:01:29 INFO  : Context for 'APU' is selected.
20:01:29 INFO  : System reset is completed.
20:01:32 INFO  : 'after 3000' command is executed.
20:01:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
20:01:35 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:01:36 INFO  : Context for 'APU' is selected.
20:01:36 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:01:36 INFO  : 'configparams force-mem-access 1' command is executed.
20:01:37 INFO  : Context for 'APU' is selected.
20:01:38 INFO  : 'ps7_init' command is executed.
20:01:38 INFO  : 'ps7_post_config' command is executed.
20:01:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:01:38 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:01:38 INFO  : 'configparams force-mem-access 0' command is executed.
20:01:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:01:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:01:38 INFO  : 'con' command is executed.
20:01:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

20:01:38 INFO  : Disconnected from the channel tcfchan#71.
20:02:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:02:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
20:02:23 INFO  : 'jtag frequency' command is executed.
20:02:23 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:02:24 INFO  : Context for 'APU' is selected.
20:02:24 INFO  : System reset is completed.
20:02:27 INFO  : 'after 3000' command is executed.
20:02:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
20:02:30 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:02:31 INFO  : Context for 'APU' is selected.
20:02:31 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:02:31 INFO  : 'configparams force-mem-access 1' command is executed.
20:02:33 INFO  : Context for 'APU' is selected.
20:02:33 INFO  : 'ps7_init' command is executed.
20:02:33 INFO  : 'ps7_post_config' command is executed.
20:02:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:33 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:02:33 INFO  : 'configparams force-mem-access 0' command is executed.
20:02:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:02:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:33 INFO  : 'con' command is executed.
20:02:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

20:02:33 INFO  : Disconnected from the channel tcfchan#72.
20:02:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:03:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
20:03:00 INFO  : 'jtag frequency' command is executed.
20:03:00 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:03:00 INFO  : Context for 'APU' is selected.
20:03:00 INFO  : System reset is completed.
20:03:03 INFO  : 'after 3000' command is executed.
20:03:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
20:03:06 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:03:06 INFO  : Context for 'APU' is selected.
20:03:06 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:03:06 INFO  : 'configparams force-mem-access 1' command is executed.
20:03:06 INFO  : Context for 'APU' is selected.
20:03:06 INFO  : 'ps7_init' command is executed.
20:03:06 INFO  : 'ps7_post_config' command is executed.
20:03:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:06 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:03:06 INFO  : 'configparams force-mem-access 0' command is executed.
20:03:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:03:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:06 INFO  : 'con' command is executed.
20:03:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

20:03:06 INFO  : Disconnected from the channel tcfchan#73.
20:16:11 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1734520550131,  Project:1734518373006
20:16:11 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:16:12 INFO  : Copied contents of F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
20:16:14 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:16:16 INFO  : 
20:16:17 INFO  : Updating hardware inferred compiler options for test.
20:16:17 INFO  : Clearing existing target manager status.
20:16:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:16:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
20:16:40 INFO  : 'jtag frequency' command is executed.
20:16:40 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:16:40 INFO  : Context for 'APU' is selected.
20:16:40 INFO  : System reset is completed.
20:16:43 INFO  : 'after 3000' command is executed.
20:16:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
20:16:45 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:16:45 INFO  : Context for 'APU' is selected.
20:16:45 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:16:45 INFO  : 'configparams force-mem-access 1' command is executed.
20:16:45 INFO  : Context for 'APU' is selected.
20:16:46 INFO  : 'ps7_init' command is executed.
20:16:46 INFO  : 'ps7_post_config' command is executed.
20:16:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:46 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:16:46 INFO  : 'configparams force-mem-access 0' command is executed.
20:16:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:16:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:46 INFO  : 'con' command is executed.
20:16:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

20:16:46 INFO  : Disconnected from the channel tcfchan#74.
20:17:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:17:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
20:17:59 INFO  : 'jtag frequency' command is executed.
20:17:59 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:17:59 INFO  : Context for 'APU' is selected.
20:17:59 INFO  : System reset is completed.
20:18:02 INFO  : 'after 3000' command is executed.
20:18:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
20:18:04 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:18:04 INFO  : Context for 'APU' is selected.
20:18:04 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:18:04 INFO  : 'configparams force-mem-access 1' command is executed.
20:18:04 INFO  : Context for 'APU' is selected.
20:18:04 INFO  : 'ps7_init' command is executed.
20:18:04 INFO  : 'ps7_post_config' command is executed.
20:18:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:05 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:18:05 INFO  : 'configparams force-mem-access 0' command is executed.
20:18:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:18:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:05 INFO  : 'con' command is executed.
20:18:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

20:18:05 INFO  : Disconnected from the channel tcfchan#75.
12:48:18 INFO  : Registering command handlers for SDK TCF services
12:48:19 INFO  : Launching XSCT server: xsct.bat -interactive F:\01_SoC\TermProject\TermProject.sdk\temp_xsdb_launch_script.tcl
12:48:21 INFO  : XSCT server has started successfully.
12:48:23 INFO  : Successfully done setting XSCT server connection channel  
12:48:23 INFO  : Successfully done setting SDK workspace  
12:48:23 INFO  : Processing command line option -hwspec F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf.
12:48:23 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
12:49:54 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1734580178919,  Project:1734520550131
12:49:54 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
12:49:58 INFO  : Copied contents of F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
12:50:00 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:50:02 INFO  : 
12:50:03 INFO  : Updating hardware inferred compiler options for test.
12:50:03 INFO  : Clearing existing target manager status.
12:50:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:50:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
12:50:31 INFO  : 'jtag frequency' command is executed.
12:50:31 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:50:31 INFO  : Context for 'APU' is selected.
12:50:32 INFO  : System reset is completed.
12:50:35 INFO  : 'after 3000' command is executed.
12:50:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
12:50:37 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:50:37 INFO  : Context for 'APU' is selected.
12:50:37 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:50:37 INFO  : 'configparams force-mem-access 1' command is executed.
12:50:37 INFO  : Context for 'APU' is selected.
12:50:37 INFO  : 'ps7_init' command is executed.
12:50:37 INFO  : 'ps7_post_config' command is executed.
12:50:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:50:37 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:50:37 INFO  : 'configparams force-mem-access 0' command is executed.
12:50:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:50:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:50:38 INFO  : 'con' command is executed.
12:50:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

12:50:38 INFO  : Disconnected from the channel tcfchan#1.
12:52:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:52:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
12:52:31 INFO  : 'jtag frequency' command is executed.
12:52:31 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:52:31 INFO  : Context for 'APU' is selected.
12:52:31 INFO  : System reset is completed.
12:52:34 INFO  : 'after 3000' command is executed.
12:52:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
12:52:37 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:52:37 INFO  : Context for 'APU' is selected.
12:52:38 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:52:38 INFO  : 'configparams force-mem-access 1' command is executed.
12:52:38 INFO  : Context for 'APU' is selected.
12:52:38 INFO  : 'ps7_init' command is executed.
12:52:38 INFO  : 'ps7_post_config' command is executed.
12:52:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:52:38 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:52:38 INFO  : 'configparams force-mem-access 0' command is executed.
12:52:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:52:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:52:38 INFO  : 'con' command is executed.
12:52:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

12:52:38 INFO  : Disconnected from the channel tcfchan#2.
12:53:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:53:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
12:53:15 INFO  : 'jtag frequency' command is executed.
12:53:15 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:53:15 INFO  : Context for 'APU' is selected.
12:53:16 INFO  : System reset is completed.
12:53:19 INFO  : 'after 3000' command is executed.
12:53:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
12:53:22 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:53:23 INFO  : Context for 'APU' is selected.
12:53:23 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:53:23 INFO  : 'configparams force-mem-access 1' command is executed.
12:53:24 INFO  : Context for 'APU' is selected.
12:53:24 INFO  : 'ps7_init' command is executed.
12:53:24 INFO  : 'ps7_post_config' command is executed.
12:53:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:53:24 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:53:24 INFO  : 'configparams force-mem-access 0' command is executed.
12:53:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:53:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:53:24 INFO  : 'con' command is executed.
12:53:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

12:53:24 INFO  : Disconnected from the channel tcfchan#3.
