Info: Starting: Create testbench Platform Designer system
Info: D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/testbench/unsaved.ipx
Info: qsys-generate D:\Docs\Universidade\LogicaReconfiguravel\LogicaReconfiguravel\Lab04\Proj_Quartus\USERHW_NIOS\unsaved.qsys --testbench=STANDARD --output-directory=D:\Docs\Universidade\LogicaReconfiguravel\LogicaReconfiguravel\Lab04\Proj_Quartus\USERHW_NIOS --family="Cyclone 10 LP" --part=10CL025YU256I7G
Progress: Loading USERHW_NIOS/unsaved.qsys
Progress: Reading input file
Progress: Adding USERHW_NIOS_0 [USERHW_NIOS 1.0]
Progress: Parameterizing module USERHW_NIOS_0
Progress: Adding clk_0 [clock_source 21.1]
Progress: Parameterizing module clk_0
Progress: Adding data_pattern_generator_0 [altera_avalon_data_pattern_generator 21.1]
Progress: Parameterizing module data_pattern_generator_0
Progress: Adding mm_bridge_0 [altera_avalon_mm_bridge 21.1]
Progress: Parameterizing module mm_bridge_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 21.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Loading IP catalog for testbench.
Progress: 
Progress: 
Progress: 
Progress: (2) searching D:/programfiles/intelfpga_lite/21.1/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index D:\programfiles\intelfpga_lite\21.1\quartus\sopc_builder\bin\root_components.ipx
Info: D:\programfiles\intelfpga_lite\21.1\quartus\sopc_builder\bin\root_components.ipx: Loading now from components.ipx
Info: Reading index D:\programfiles\intelfpga_lite\21.1\quartus\sopc_builder\bin\ip_component_categories.ipx
Info: D:\programfiles\intelfpga_lite\21.1\quartus\sopc_builder\bin\ip_component_categories.ipx described 0 plugins, 0 paths, in 0,00 seconds
Info: D:/programfiles/intelfpga_lite/21.1/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0,00 seconds
Info: D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/testbench/ip/**/* matched 0 files in 0,00 seconds
Info: Reading index D:\Docs\Universidade\LogicaReconfiguravel\LogicaReconfiguravel\Lab04\Proj_Quartus\USERHW_NIOS\unsaved\testbench\unsaved.ipx
Progress: Loading USERHW_NIOS/new_component_hw.tcl
Progress: Loading USERHW_NIOS/unsaved.qsys
Progress: Loading USERHW_NIOS/USERHW_NIOS_hw.tcl
Info: D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/* matched 26 files in 0,03 seconds
Info: D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/ip/**/* matched 0 files in 0,00 seconds
Info: D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/*/* matched 129 files in 0,00 seconds
Info: D:\Docs\Universidade\LogicaReconfiguravel\LogicaReconfiguravel\Lab04\Proj_Quartus\USERHW_NIOS\unsaved\testbench\unsaved.ipx described 0 plugins, 3 paths, in 0,04 seconds
Info: D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/testbench/* matched 4 files in 0,04 seconds
Info: D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/testbench/*/* matched 0 files in 0,00 seconds
Info: C:/Users/Paulo/.altera.quartus/ip/21.1/**/* matched 0 files in 0,00 seconds
Info: D:/programfiles/intelfpga_lite/21.1/quartus/sopc_builder/bin/$$QUARTUS_IP_PROJECTDIR/* matched 0 files in 0,00 seconds
Info: D:/programfiles/intelfpga_lite/21.1/quartus/sopc_builder/bin/$$QUARTUS_IP_USERDIR/* matched 0 files in 0,00 seconds
Info: D:/programfiles/intelfpga_lite/21.1/quartus/sopc_builder/bin/$$QUARTUS_IP_GLOBALDIR/* matched 0 files in 0,00 seconds
Info: Reading index D:\programfiles\intelfpga_lite\21.1\ip\altera\altera_components.ipx
Info: D:\programfiles\intelfpga_lite\21.1\ip\altera\altera_components.ipx described 1966 plugins, 0 paths, in 0,07 seconds
Info: D:/programfiles/intelfpga_lite/21.1/ip/**/* matched 106 files in 0,07 seconds
Info: D:/programfiles/intelfpga_lite/ip/**/* matched 0 files in 0,00 seconds
Info: Reading index D:\programfiles\intelfpga_lite\21.1\quartus\sopc_builder\builtin.ipx
Info: D:\programfiles\intelfpga_lite\21.1\quartus\sopc_builder\builtin.ipx described 83 plugins, 0 paths, in 0,00 seconds
Info: D:/programfiles/intelfpga_lite/21.1/quartus/sopc_builder/**/* matched 8 files in 0,00 seconds
Info: D:/programfiles/intelfpga_lite/21.1/quartus/common/librarian/factories/**/* matched 0 files in 0,00 seconds
Info: D:/programfiles/intelfpga_lite/21.1/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0,00 seconds
Info: D:\programfiles\intelfpga_lite\21.1\quartus\sopc_builder\bin\root_components.ipx described 0 plugins, 13 paths, in 0,11 seconds
Info: D:/programfiles/intelfpga_lite/21.1/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 0,11 seconds
Progress: 
Progress: 
Progress: 
Info: Running script D:/programfiles/intelfpga_lite/21.1/quartus/sopc_builder/bin/tbgen.tcl
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: unsaved
Info: TB_Gen: System design is: unsaved
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property clk EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in
Info: get_interface_property reset EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in_reset
Info: send_message Info TB_Gen: Creating testbench system : unsaved_tb with all standard BFMs
Info: TB_Gen: Creating testbench system : unsaved_tb with all standard BFMs
Info: create_system unsaved_tb
Info: add_instance unsaved_inst unsaved 
Info: set_use_testbench_naming_pattern true unsaved
Info: get_instance_interfaces unsaved_inst
Info: get_instance_interface_property unsaved_inst clk CLASS_NAME
Info: get_instance_interface_property unsaved_inst reset CLASS_NAME
Info: get_instance_interface_property unsaved_inst clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: clk
Info: TB_Gen: clock_sink found: clk
Info: get_instance_interface_property unsaved_inst clk CLASS_NAME
Info: add_instance unsaved_inst_clk_bfm altera_avalon_clock_source 
Info: get_instance_property unsaved_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value unsaved_inst clk clockRate
Info: set_instance_parameter_value unsaved_inst_clk_bfm CLOCK_RATE 50000000.0
Info: set_instance_parameter_value unsaved_inst_clk_bfm CLOCK_UNIT 1
Info: get_instance_property unsaved_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_property unsaved_inst clk CLASS_NAME
Info: get_instance_interfaces unsaved_inst_clk_bfm
Info: get_instance_interface_property unsaved_inst_clk_bfm clk CLASS_NAME
Info: add_connection unsaved_inst_clk_bfm.clk unsaved_inst.clk
Info: get_instance_interface_property unsaved_inst reset CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: reset
Info: TB_Gen: reset_sink found: reset
Info: get_instance_interface_property unsaved_inst reset CLASS_NAME
Info: add_instance unsaved_inst_reset_bfm altera_avalon_reset_source 
Info: get_instance_property unsaved_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_ports unsaved_inst reset
Info: get_instance_interface_port_property unsaved_inst reset reset_reset_n ROLE
Info: get_instance_interface_port_property unsaved_inst reset reset_reset_n ROLE
Info: set_instance_parameter_value unsaved_inst_reset_bfm ASSERT_HIGH_RESET 0
Info: set_instance_parameter_value unsaved_inst_reset_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_property unsaved_inst_reset_bfm CLASS_NAME
Info: get_instance_interfaces unsaved_inst_reset_bfm
Info: get_instance_interface_property unsaved_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property unsaved_inst_reset_bfm reset CLASS_NAME
Info: get_instance_property unsaved_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_parameter_value unsaved_inst reset associatedClock
Info: get_instance_interfaces unsaved_inst_clk_bfm
Info: get_instance_interface_property unsaved_inst_clk_bfm clk CLASS_NAME
Info: send_message Warning TB_Gen: unsaved_inst_reset_bfm is not associated to any clock; connecting unsaved_inst_reset_bfm to 'unsaved_inst_clk_bfm.clk'
Warning: TB_Gen: unsaved_inst_reset_bfm is not associated to any clock; connecting unsaved_inst_reset_bfm to 'unsaved_inst_clk_bfm.clk'
Info: add_connection unsaved_inst_clk_bfm.clk unsaved_inst_reset_bfm.clk
Info: get_instance_interface_property unsaved_inst reset CLASS_NAME
Info: get_instance_interfaces unsaved_inst_reset_bfm
Info: get_instance_interface_property unsaved_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property unsaved_inst_reset_bfm reset CLASS_NAME
Info: add_connection unsaved_inst_reset_bfm.reset unsaved_inst.reset
Info: send_message Info TB_Gen: Saving testbench system: unsaved_tb.qsys
Info: TB_Gen: Saving testbench system: unsaved_tb.qsys
Info: save_system unsaved_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/testbench/unsaved_tb.qsys
Info: Done
Info: qsys-generate D:\Docs\Universidade\LogicaReconfiguravel\LogicaReconfiguravel\Lab04\Proj_Quartus\USERHW_NIOS\unsaved.qsys --simulation=VHDL --allow-mixed-language-simulation --testbench=STANDARD --testbench-simulation=VHDL --allow-mixed-language-testbench-simulation --output-directory=D:\Docs\Universidade\LogicaReconfiguravel\LogicaReconfiguravel\Lab04\Proj_Quartus\USERHW_NIOS\unsaved\testbench\unsaved_tb\simulation --family="Cyclone 10 LP" --part=10CL025YU256I7G
Progress: Loading testbench/unsaved_tb.qsys
Progress: Reading input file
Progress: Adding unsaved_inst [unsaved 1.0]
Progress: Parameterizing module unsaved_inst
Progress: Adding unsaved_inst_clk_bfm [altera_avalon_clock_source 21.1]
Progress: Parameterizing module unsaved_inst_clk_bfm
Progress: Adding unsaved_inst_reset_bfm [altera_avalon_reset_source 21.1]
Progress: Parameterizing module unsaved_inst_reset_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: unsaved_tb.unsaved_inst_clk_bfm: Elaborate: altera_clock_source
Info: unsaved_tb.unsaved_inst_clk_bfm:            $Revision: #1 $
Info: unsaved_tb.unsaved_inst_clk_bfm:            $Date: 2020/06/22 $
Info: unsaved_tb.unsaved_inst_reset_bfm: Elaborate: altera_reset_source
Info: unsaved_tb.unsaved_inst_reset_bfm:            $Revision: #1 $
Info: unsaved_tb.unsaved_inst_reset_bfm:            $Date: 2020/06/22 $
Info: unsaved_tb.unsaved_inst_reset_bfm: Reset is negatively asserted.
Info: unsaved_tb: Generating unsaved_tb "unsaved_tb" for SIM_VHDL
Info: unsaved_inst: "unsaved_tb" instantiated unsaved "unsaved_inst"
Info: unsaved_inst_clk_bfm: "unsaved_tb" instantiated altera_avalon_clock_source "unsaved_inst_clk_bfm"
Info: unsaved_inst_reset_bfm: "unsaved_tb" instantiated altera_avalon_reset_source "unsaved_inst_reset_bfm"
Info: USERHW_NIOS_0: "unsaved_inst" instantiated USERHW_NIOS "USERHW_NIOS_0"
Info: nios2_gen2_0: "unsaved_inst" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "unsaved_inst" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "unsaved_inst" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "unsaved_inst" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'unsaved_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec D:/ProgramFiles/IntelFPGA_lite/21.1/quartus/bin64//perl/bin/perl.exe -I D:/ProgramFiles/IntelFPGA_lite/21.1/quartus/bin64//perl/lib -I D:/programfiles/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I D:/programfiles/intelfpga_lite/21.1/quartus/sopc_builder/bin -I D:/programfiles/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/programfiles/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/programfiles/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/programfiles/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/programfiles/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=unsaved_nios2_gen2_0_cpu --dir=C:/Users/Paulo/AppData/Local/Temp/alt9295_5090171013154706385.dir/0097_cpu_gen/ --quartus_bindir=D:/ProgramFiles/IntelFPGA_lite/21.1/quartus/bin64/ --verilog --config=C:/Users/Paulo/AppData/Local/Temp/alt9295_5090171013154706385.dir/0097_cpu_gen//unsaved_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Paulo/AppData/Local/Temp/alt9295_5090171013154706385.dir/0097_cpu_gen/  ]
Info: cpu: # 2022.10.29 21:45:08 (*) Starting Nios II generation
Info: cpu: # 2022.10.29 21:45:08 (*)   Elaborating CPU configuration settings
Info: cpu: # 2022.10.29 21:45:08 (*)   Creating all objects for CPU
Info: cpu: # 2022.10.29 21:45:08 (*)     Testbench
Info: cpu: # 2022.10.29 21:45:08 (*)     Instruction decoding
Info: cpu: # 2022.10.29 21:45:08 (*)       Instruction fields
Info: cpu: # 2022.10.29 21:45:08 (*)       Instruction decodes
Info: cpu: # 2022.10.29 21:45:08 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2022.10.29 21:45:08 (*)       Instruction controls
Info: cpu: # 2022.10.29 21:45:08 (*)     Pipeline frontend
Info: cpu: # 2022.10.29 21:45:08 (*)     Pipeline backend
Info: cpu: # 2022.10.29 21:45:09 (*)   Creating 'C:/Users/Paulo/AppData/Local/Temp/alt9295_5090171013154706385.dir/0097_cpu_gen//unsaved_nios2_gen2_0_cpu_nios2_waves.do'
Info: cpu: # 2022.10.29 21:45:09 (*)   Generating RTL from CPU objects
Info: cpu: # 2022.10.29 21:45:09 (*)   Creating plain-text RTL
Info: cpu: # 2022.10.29 21:45:10 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'unsaved_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: USERHW_NIOS_0_avalon_slave_0_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "USERHW_NIOS_0_avalon_slave_0_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: USERHW_NIOS_0_avalon_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "USERHW_NIOS_0_avalon_slave_0_agent"
Info: USERHW_NIOS_0_avalon_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "USERHW_NIOS_0_avalon_slave_0_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: nios2_gen2_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_data_master_limiter"
Info: Reusing file D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/testbench/unsaved_tb/simulation/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/testbench/unsaved_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: unsaved_tb: Done "unsaved_tb" with 24 modules, 61 files
Info: qsys-generate succeeded.
Info: sim-script-gen --spd=D:\Docs\Universidade\LogicaReconfiguravel\LogicaReconfiguravel\Lab04\Proj_Quartus\USERHW_NIOS\unsaved_tb.spd --output-directory=D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/testbench/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=D:\Docs\Universidade\LogicaReconfiguravel\LogicaReconfiguravel\Lab04\Proj_Quartus\USERHW_NIOS\unsaved_tb.spd --output-directory=D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/testbench/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/testbench/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/testbench/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/testbench/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	23 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/testbench/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/testbench/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create testbench Platform Designer system
