

================================================================
== Vitis HLS Report for 'top_kernel'
================================================================
* Date:           Thu Feb  5 04:58:12 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    37273|    37273|  0.373 ms|  0.373 ms|  37274|  37274|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+------------------------------------------------+
        |                                                                 |                                                      |  Latency (cycles) |   Latency (absolute)  |    Interval   |                    Pipeline                    |
        |                             Instance                            |                        Module                        |   min   |   max   |    min    |    max    |  min  |  max  |                      Type                      |
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+------------------------------------------------+
        |grp_top_kernel_Pipeline_VITIS_LOOP_38_1_fu_195                   |top_kernel_Pipeline_VITIS_LOOP_38_1                   |       66|       66|   0.660 us|   0.660 us|     65|     65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215   |top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3   |    16387|    16387|   0.164 ms|   0.164 ms|  16385|  16385|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240   |top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5   |     4140|     4140|  41.400 us|  41.400 us|   4098|   4098|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_VITIS_LOOP_75_7_fu_286                   |top_kernel_Pipeline_VITIS_LOOP_75_7                   |       10|       10|   0.100 us|   0.100 us|      9|      9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_90_10_fu_314  |top_kernel_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_90_10  |    16647|    16647|   0.166 ms|   0.166 ms|  16641|  16641|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+------------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.79>
ST_1 : Operation 25 [1/1] (0.79ns)   --->   "%col_sum = alloca i64 1" [top.cpp:32]   --->   Operation 25 'alloca' 'col_sum' <Predicate = true> <Delay = 0.79>
ST_1 : Operation 26 [1/1] (0.79ns)   --->   "%col_sum_1 = alloca i64 1" [top.cpp:32]   --->   Operation 26 'alloca' 'col_sum_1' <Predicate = true> <Delay = 0.79>
ST_1 : Operation 27 [1/1] (0.79ns)   --->   "%col_sum_2 = alloca i64 1" [top.cpp:32]   --->   Operation 27 'alloca' 'col_sum_2' <Predicate = true> <Delay = 0.79>
ST_1 : Operation 28 [1/1] (0.79ns)   --->   "%col_sum_3 = alloca i64 1" [top.cpp:32]   --->   Operation 28 'alloca' 'col_sum_3' <Predicate = true> <Delay = 0.79>
ST_1 : Operation 29 [1/1] (0.79ns)   --->   "%col_sum_4 = alloca i64 1" [top.cpp:32]   --->   Operation 29 'alloca' 'col_sum_4' <Predicate = true> <Delay = 0.79>
ST_1 : Operation 30 [1/1] (0.79ns)   --->   "%col_sum_5 = alloca i64 1" [top.cpp:32]   --->   Operation 30 'alloca' 'col_sum_5' <Predicate = true> <Delay = 0.79>
ST_1 : Operation 31 [1/1] (0.79ns)   --->   "%col_sum_6 = alloca i64 1" [top.cpp:32]   --->   Operation 31 'alloca' 'col_sum_6' <Predicate = true> <Delay = 0.79>
ST_1 : Operation 32 [1/1] (0.79ns)   --->   "%col_sum_7 = alloca i64 1" [top.cpp:32]   --->   Operation 32 'alloca' 'col_sum_7' <Predicate = true> <Delay = 0.79>
ST_1 : Operation 33 [2/2] (0.00ns)   --->   "%call_ln0 = call void @top_kernel_Pipeline_VITIS_LOOP_38_1, i24 %col_sum_7, i24 %col_sum_6, i24 %col_sum_5, i24 %col_sum_4, i24 %col_sum_3, i24 %col_sum_2, i24 %col_sum_1, i24 %col_sum"   --->   Operation 33 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 34 [1/1] (1.00ns)   --->   "%C_DRAM_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %C_DRAM"   --->   Operation 34 'read' 'C_DRAM_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 35 [1/1] (1.00ns)   --->   "%A_DRAM_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %A_DRAM"   --->   Operation 35 'read' 'A_DRAM_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 36 [1/2] (1.87ns)   --->   "%call_ln0 = call void @top_kernel_Pipeline_VITIS_LOOP_38_1, i24 %col_sum_7, i24 %col_sum_6, i24 %col_sum_5, i24 %col_sum_4, i24 %col_sum_3, i24 %col_sum_2, i24 %col_sum_1, i24 %col_sum"   --->   Operation 36 'call' 'call_ln0' <Predicate = true> <Delay = 1.87> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %A_DRAM_read, i32 2, i32 63" [top.cpp:44]   --->   Operation 37 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %C_DRAM_read, i32 2, i32 63" [top.cpp:87]   --->   Operation 38 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln44 = sext i62 %trunc_ln" [top.cpp:44]   --->   Operation 39 'sext' 'sext_ln44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 %sext_ln44" [top.cpp:44]   --->   Operation 40 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i64 16384" [top.cpp:44]   --->   Operation 41 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 42 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i64 16384" [top.cpp:44]   --->   Operation 42 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 43 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i64 16384" [top.cpp:44]   --->   Operation 43 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 44 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i64 16384" [top.cpp:44]   --->   Operation 44 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 45 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i64 16384" [top.cpp:44]   --->   Operation 45 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 46 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i64 16384" [top.cpp:44]   --->   Operation 46 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 47 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i64 16384" [top.cpp:44]   --->   Operation 47 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 48 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i64 16384" [top.cpp:44]   --->   Operation 48 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 49 [2/2] (0.00ns)   --->   "%call_ln44 = call void @top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3, i32 %A, i62 %trunc_ln, i24 %denom_row, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A" [top.cpp:44]   --->   Operation 49 'call' 'call_ln44' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 50 [1/2] (0.00ns)   --->   "%call_ln44 = call void @top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3, i32 %A, i62 %trunc_ln, i24 %denom_row, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A" [top.cpp:44]   --->   Operation 50 'call' 'call_ln44' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 51 [2/2] (0.00ns)   --->   "%call_ln0 = call void @top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5, i24 %col_sum_7, i24 %col_sum_6, i24 %col_sum_5, i24 %col_sum_4, i24 %col_sum_3, i24 %col_sum_2, i24 %col_sum_1, i24 %col_sum, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1, i24 %denom_row, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7"   --->   Operation 51 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 52 [1/2] (0.00ns)   --->   "%call_ln0 = call void @top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5, i24 %col_sum_7, i24 %col_sum_6, i24 %col_sum_5, i24 %col_sum_4, i24 %col_sum_3, i24 %col_sum_2, i24 %col_sum_1, i24 %col_sum, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1, i24 %denom_row, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7"   --->   Operation 52 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 53 [2/2] (0.00ns)   --->   "%call_ln0 = call void @top_kernel_Pipeline_VITIS_LOOP_75_7, i24 %col_sum, i24 %col_sum_1, i24 %col_sum_2, i24 %col_sum_3, i24 %col_sum_4, i24 %col_sum_5, i24 %col_sum_6, i24 %col_sum_7, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem"   --->   Operation 53 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 16 <SV = 15> <Delay = 0.97>
ST_16 : Operation 54 [1/2] (0.97ns)   --->   "%call_ln0 = call void @top_kernel_Pipeline_VITIS_LOOP_75_7, i24 %col_sum, i24 %col_sum_1, i24 %col_sum_2, i24 %col_sum_3, i24 %col_sum_4, i24 %col_sum_5, i24 %col_sum_6, i24 %col_sum_7, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem"   --->   Operation 54 'call' 'call_ln0' <Predicate = true> <Delay = 0.97> <CoreType = "Generic">   --->   Generic Core

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln87 = sext i62 %trunc_ln3" [top.cpp:87]   --->   Operation 55 'sext' 'sext_ln87' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 56 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i32 %C, i64 %sext_ln87" [top.cpp:87]   --->   Operation 56 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 57 [1/1] (7.30ns)   --->   "%empty_30 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %C_addr, i64 16384" [top.cpp:87]   --->   Operation 57 'writereq' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 58 [2/2] (0.00ns)   --->   "%call_ln87 = call void @top_kernel_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_90_10, i32 %C, i62 %trunc_ln3, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem" [top.cpp:87]   --->   Operation 58 'call' 'call_ln87' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 59 [1/2] (0.00ns)   --->   "%call_ln87 = call void @top_kernel_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_90_10, i32 %C, i62 %trunc_ln3, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem" [top.cpp:87]   --->   Operation 59 'call' 'call_ln87' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 60 [5/5] (7.30ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %C_addr" [top.cpp:111]   --->   Operation 60 'writeresp' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 61 [4/5] (7.30ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %C_addr" [top.cpp:111]   --->   Operation 61 'writeresp' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 62 [3/5] (7.30ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %C_addr" [top.cpp:111]   --->   Operation 62 'writeresp' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 63 [2/5] (7.30ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %C_addr" [top.cpp:111]   --->   Operation 63 'writeresp' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 64 [1/1] (0.00ns)   --->   "%spectopmodule_ln15 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0" [top.cpp:15]   --->   Operation 64 'spectopmodule' 'spectopmodule_ln15' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty_7, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty, void @empty_5, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_7, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_DRAM, void @empty_3, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_2, void @empty_1, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_DRAM, void @empty_11, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C_DRAM, void @empty_3, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_2, void @empty_8, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C_DRAM, void @empty_11, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_2, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 74 [1/1] (0.00ns)   --->   "%specmemcore_ln25 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A, i64 666, i64 30, i64 18446744073709551615" [top.cpp:25]   --->   Operation 74 'specmemcore' 'specmemcore_ln25' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 75 [1/1] (0.00ns)   --->   "%specmemcore_ln25 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1, i64 666, i64 30, i64 18446744073709551615" [top.cpp:25]   --->   Operation 75 'specmemcore' 'specmemcore_ln25' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 76 [1/1] (0.00ns)   --->   "%specmemcore_ln25 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2, i64 666, i64 30, i64 18446744073709551615" [top.cpp:25]   --->   Operation 76 'specmemcore' 'specmemcore_ln25' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 77 [1/1] (0.00ns)   --->   "%specmemcore_ln25 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3, i64 666, i64 30, i64 18446744073709551615" [top.cpp:25]   --->   Operation 77 'specmemcore' 'specmemcore_ln25' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 78 [1/1] (0.00ns)   --->   "%specmemcore_ln25 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4, i64 666, i64 30, i64 18446744073709551615" [top.cpp:25]   --->   Operation 78 'specmemcore' 'specmemcore_ln25' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 79 [1/1] (0.00ns)   --->   "%specmemcore_ln25 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5, i64 666, i64 30, i64 18446744073709551615" [top.cpp:25]   --->   Operation 79 'specmemcore' 'specmemcore_ln25' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 80 [1/1] (0.00ns)   --->   "%specmemcore_ln25 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6, i64 666, i64 30, i64 18446744073709551615" [top.cpp:25]   --->   Operation 80 'specmemcore' 'specmemcore_ln25' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 81 [1/1] (0.00ns)   --->   "%specmemcore_ln25 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7, i64 666, i64 30, i64 18446744073709551615" [top.cpp:25]   --->   Operation 81 'specmemcore' 'specmemcore_ln25' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 82 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2, i64 666, i64 30, i64 18446744073709551615" [top.cpp:26]   --->   Operation 82 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 83 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3, i64 666, i64 30, i64 18446744073709551615" [top.cpp:26]   --->   Operation 83 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 84 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4, i64 666, i64 30, i64 18446744073709551615" [top.cpp:26]   --->   Operation 84 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 85 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5, i64 666, i64 30, i64 18446744073709551615" [top.cpp:26]   --->   Operation 85 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 86 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6, i64 666, i64 30, i64 18446744073709551615" [top.cpp:26]   --->   Operation 86 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 87 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp, i64 666, i64 30, i64 18446744073709551615" [top.cpp:26]   --->   Operation 87 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 88 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1, i64 666, i64 30, i64 18446744073709551615" [top.cpp:26]   --->   Operation 88 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 89 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7, i64 666, i64 30, i64 18446744073709551615" [top.cpp:26]   --->   Operation 89 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 90 [1/1] (0.00ns)   --->   "%specmemcore_ln27 = specmemcore void @_ssdm_op_SpecMemCore, i24 %denom_row, i64 666, i64 18, i64 18446744073709551615" [top.cpp:27]   --->   Operation 90 'specmemcore' 'specmemcore_ln27' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 91 [1/1] (0.00ns)   --->   "%specmemcore_ln35 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem, i64 666, i64 18, i64 18446744073709551615" [top.cpp:35]   --->   Operation 91 'specmemcore' 'specmemcore_ln35' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 92 [1/1] (0.00ns)   --->   "%specmemcore_ln35 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1, i64 666, i64 18, i64 18446744073709551615" [top.cpp:35]   --->   Operation 92 'specmemcore' 'specmemcore_ln35' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 93 [1/1] (0.00ns)   --->   "%specmemcore_ln35 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2, i64 666, i64 18, i64 18446744073709551615" [top.cpp:35]   --->   Operation 93 'specmemcore' 'specmemcore_ln35' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 94 [1/1] (0.00ns)   --->   "%specmemcore_ln35 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3, i64 666, i64 18, i64 18446744073709551615" [top.cpp:35]   --->   Operation 94 'specmemcore' 'specmemcore_ln35' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 95 [1/1] (0.00ns)   --->   "%specmemcore_ln35 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4, i64 666, i64 18, i64 18446744073709551615" [top.cpp:35]   --->   Operation 95 'specmemcore' 'specmemcore_ln35' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 96 [1/1] (0.00ns)   --->   "%specmemcore_ln35 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5, i64 666, i64 18, i64 18446744073709551615" [top.cpp:35]   --->   Operation 96 'specmemcore' 'specmemcore_ln35' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 97 [1/1] (0.00ns)   --->   "%specmemcore_ln35 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6, i64 666, i64 18, i64 18446744073709551615" [top.cpp:35]   --->   Operation 97 'specmemcore' 'specmemcore_ln35' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 98 [1/1] (0.00ns)   --->   "%specmemcore_ln35 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7, i64 666, i64 18, i64 18446744073709551615" [top.cpp:35]   --->   Operation 98 'specmemcore' 'specmemcore_ln35' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 99 [1/5] (7.30ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %C_addr" [top.cpp:111]   --->   Operation 99 'writeresp' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 100 [1/1] (0.00ns)   --->   "%ret_ln111 = ret" [top.cpp:111]   --->   Operation 100 'ret' 'ret_ln111' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ A_DRAM]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C_DRAM]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ denom_row]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
col_sum            (alloca       ) [ 0011111111111111100000000]
col_sum_1          (alloca       ) [ 0011111111111111100000000]
col_sum_2          (alloca       ) [ 0011111111111111100000000]
col_sum_3          (alloca       ) [ 0011111111111111100000000]
col_sum_4          (alloca       ) [ 0011111111111111100000000]
col_sum_5          (alloca       ) [ 0011111111111111100000000]
col_sum_6          (alloca       ) [ 0011111111111111100000000]
col_sum_7          (alloca       ) [ 0011111111111111100000000]
C_DRAM_read        (read         ) [ 0000000000000000000000000]
A_DRAM_read        (read         ) [ 0000000000000000000000000]
call_ln0           (call         ) [ 0000000000000000000000000]
trunc_ln           (partselect   ) [ 0001111111111000000000000]
trunc_ln3          (partselect   ) [ 0001111111111111111100000]
sext_ln44          (sext         ) [ 0000000000000000000000000]
A_addr             (getelementptr) [ 0000111111100000000000000]
empty              (readreq      ) [ 0000000000000000000000000]
call_ln44          (call         ) [ 0000000000000000000000000]
call_ln0           (call         ) [ 0000000000000000000000000]
call_ln0           (call         ) [ 0000000000000000000000000]
sext_ln87          (sext         ) [ 0000000000000000000000000]
C_addr             (getelementptr) [ 0000000000000000001111111]
empty_30           (writereq     ) [ 0000000000000000000000000]
call_ln87          (call         ) [ 0000000000000000000000000]
spectopmodule_ln15 (spectopmodule) [ 0000000000000000000000000]
specinterface_ln0  (specinterface) [ 0000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000000000000]
specinterface_ln0  (specinterface) [ 0000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000000000000]
specinterface_ln0  (specinterface) [ 0000000000000000000000000]
specinterface_ln0  (specinterface) [ 0000000000000000000000000]
specinterface_ln0  (specinterface) [ 0000000000000000000000000]
specinterface_ln0  (specinterface) [ 0000000000000000000000000]
specinterface_ln0  (specinterface) [ 0000000000000000000000000]
specmemcore_ln25   (specmemcore  ) [ 0000000000000000000000000]
specmemcore_ln25   (specmemcore  ) [ 0000000000000000000000000]
specmemcore_ln25   (specmemcore  ) [ 0000000000000000000000000]
specmemcore_ln25   (specmemcore  ) [ 0000000000000000000000000]
specmemcore_ln25   (specmemcore  ) [ 0000000000000000000000000]
specmemcore_ln25   (specmemcore  ) [ 0000000000000000000000000]
specmemcore_ln25   (specmemcore  ) [ 0000000000000000000000000]
specmemcore_ln25   (specmemcore  ) [ 0000000000000000000000000]
specmemcore_ln26   (specmemcore  ) [ 0000000000000000000000000]
specmemcore_ln26   (specmemcore  ) [ 0000000000000000000000000]
specmemcore_ln26   (specmemcore  ) [ 0000000000000000000000000]
specmemcore_ln26   (specmemcore  ) [ 0000000000000000000000000]
specmemcore_ln26   (specmemcore  ) [ 0000000000000000000000000]
specmemcore_ln26   (specmemcore  ) [ 0000000000000000000000000]
specmemcore_ln26   (specmemcore  ) [ 0000000000000000000000000]
specmemcore_ln26   (specmemcore  ) [ 0000000000000000000000000]
specmemcore_ln27   (specmemcore  ) [ 0000000000000000000000000]
specmemcore_ln35   (specmemcore  ) [ 0000000000000000000000000]
specmemcore_ln35   (specmemcore  ) [ 0000000000000000000000000]
specmemcore_ln35   (specmemcore  ) [ 0000000000000000000000000]
specmemcore_ln35   (specmemcore  ) [ 0000000000000000000000000]
specmemcore_ln35   (specmemcore  ) [ 0000000000000000000000000]
specmemcore_ln35   (specmemcore  ) [ 0000000000000000000000000]
specmemcore_ln35   (specmemcore  ) [ 0000000000000000000000000]
specmemcore_ln35   (specmemcore  ) [ 0000000000000000000000000]
empty_31           (writeresp    ) [ 0000000000000000000000000]
ret_ln111          (ret          ) [ 0000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="C">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A_DRAM">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_DRAM"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="C_DRAM">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_DRAM"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="denom_row">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="denom_row"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_Pipeline_VITIS_LOOP_38_1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_Pipeline_VITIS_LOOP_75_7"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_90_10"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1004" name="col_sum_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_sum/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="col_sum_1_alloca_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_sum_1/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="col_sum_2_alloca_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_sum_2/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="col_sum_3_alloca_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_sum_3/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="col_sum_4_alloca_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_sum_4/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="col_sum_5_alloca_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_sum_5/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="col_sum_6_alloca_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_sum_6/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="col_sum_7_alloca_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_sum_7/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="C_DRAM_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="0"/>
<pin id="166" dir="0" index="1" bw="64" slack="0"/>
<pin id="167" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_DRAM_read/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="A_DRAM_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="0"/>
<pin id="172" dir="0" index="1" bw="64" slack="0"/>
<pin id="173" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_DRAM_read/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_readreq_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="0" index="2" bw="16" slack="0"/>
<pin id="180" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="empty_30_writereq_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="0" index="2" bw="16" slack="0"/>
<pin id="187" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) " fcode="writereq"/>
<opset="empty_30/17 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_writeresp_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="3"/>
<pin id="193" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writeresp(1158) " fcode="writeresp"/>
<opset="empty_31/20 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_top_kernel_Pipeline_VITIS_LOOP_38_1_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="0" slack="0"/>
<pin id="197" dir="0" index="1" bw="24" slack="0"/>
<pin id="198" dir="0" index="2" bw="24" slack="0"/>
<pin id="199" dir="0" index="3" bw="24" slack="0"/>
<pin id="200" dir="0" index="4" bw="24" slack="0"/>
<pin id="201" dir="0" index="5" bw="24" slack="0"/>
<pin id="202" dir="0" index="6" bw="24" slack="0"/>
<pin id="203" dir="0" index="7" bw="24" slack="0"/>
<pin id="204" dir="0" index="8" bw="24" slack="0"/>
<pin id="205" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="0" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="0"/>
<pin id="218" dir="0" index="2" bw="62" slack="9"/>
<pin id="219" dir="0" index="3" bw="24" slack="0"/>
<pin id="220" dir="0" index="4" bw="24" slack="0"/>
<pin id="221" dir="0" index="5" bw="24" slack="0"/>
<pin id="222" dir="0" index="6" bw="24" slack="0"/>
<pin id="223" dir="0" index="7" bw="24" slack="0"/>
<pin id="224" dir="0" index="8" bw="24" slack="0"/>
<pin id="225" dir="0" index="9" bw="24" slack="0"/>
<pin id="226" dir="0" index="10" bw="24" slack="0"/>
<pin id="227" dir="0" index="11" bw="24" slack="0"/>
<pin id="228" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln44/11 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="0" slack="0"/>
<pin id="242" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="24" slack="2147483647"/>
<pin id="244" dir="0" index="3" bw="24" slack="2147483647"/>
<pin id="245" dir="0" index="4" bw="24" slack="2147483647"/>
<pin id="246" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="247" dir="0" index="6" bw="24" slack="2147483647"/>
<pin id="248" dir="0" index="7" bw="24" slack="2147483647"/>
<pin id="249" dir="0" index="8" bw="24" slack="2147483647"/>
<pin id="250" dir="0" index="9" bw="24" slack="0"/>
<pin id="251" dir="0" index="10" bw="24" slack="0"/>
<pin id="252" dir="0" index="11" bw="24" slack="0"/>
<pin id="253" dir="0" index="12" bw="24" slack="0"/>
<pin id="254" dir="0" index="13" bw="24" slack="0"/>
<pin id="255" dir="0" index="14" bw="24" slack="0"/>
<pin id="256" dir="0" index="15" bw="24" slack="0"/>
<pin id="257" dir="0" index="16" bw="24" slack="0"/>
<pin id="258" dir="0" index="17" bw="24" slack="0"/>
<pin id="259" dir="0" index="18" bw="24" slack="0"/>
<pin id="260" dir="0" index="19" bw="24" slack="0"/>
<pin id="261" dir="0" index="20" bw="24" slack="0"/>
<pin id="262" dir="0" index="21" bw="24" slack="0"/>
<pin id="263" dir="0" index="22" bw="24" slack="0"/>
<pin id="264" dir="0" index="23" bw="24" slack="0"/>
<pin id="265" dir="0" index="24" bw="24" slack="0"/>
<pin id="266" dir="0" index="25" bw="24" slack="0"/>
<pin id="267" dir="1" index="26" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/13 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_top_kernel_Pipeline_VITIS_LOOP_75_7_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="0" slack="0"/>
<pin id="288" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="24" slack="2147483647"/>
<pin id="290" dir="0" index="3" bw="24" slack="2147483647"/>
<pin id="291" dir="0" index="4" bw="24" slack="2147483647"/>
<pin id="292" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="293" dir="0" index="6" bw="24" slack="2147483647"/>
<pin id="294" dir="0" index="7" bw="24" slack="2147483647"/>
<pin id="295" dir="0" index="8" bw="24" slack="2147483647"/>
<pin id="296" dir="0" index="9" bw="17" slack="0"/>
<pin id="297" dir="0" index="10" bw="17" slack="0"/>
<pin id="298" dir="0" index="11" bw="17" slack="0"/>
<pin id="299" dir="0" index="12" bw="17" slack="0"/>
<pin id="300" dir="0" index="13" bw="17" slack="0"/>
<pin id="301" dir="0" index="14" bw="17" slack="0"/>
<pin id="302" dir="0" index="15" bw="17" slack="0"/>
<pin id="303" dir="0" index="16" bw="17" slack="0"/>
<pin id="304" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/15 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_top_kernel_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_90_10_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="0" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="0"/>
<pin id="317" dir="0" index="2" bw="62" slack="16"/>
<pin id="318" dir="0" index="3" bw="24" slack="0"/>
<pin id="319" dir="0" index="4" bw="24" slack="0"/>
<pin id="320" dir="0" index="5" bw="24" slack="0"/>
<pin id="321" dir="0" index="6" bw="24" slack="0"/>
<pin id="322" dir="0" index="7" bw="24" slack="0"/>
<pin id="323" dir="0" index="8" bw="24" slack="0"/>
<pin id="324" dir="0" index="9" bw="24" slack="0"/>
<pin id="325" dir="0" index="10" bw="24" slack="0"/>
<pin id="326" dir="0" index="11" bw="17" slack="0"/>
<pin id="327" dir="0" index="12" bw="17" slack="0"/>
<pin id="328" dir="0" index="13" bw="17" slack="0"/>
<pin id="329" dir="0" index="14" bw="17" slack="0"/>
<pin id="330" dir="0" index="15" bw="17" slack="0"/>
<pin id="331" dir="0" index="16" bw="17" slack="0"/>
<pin id="332" dir="0" index="17" bw="17" slack="0"/>
<pin id="333" dir="0" index="18" bw="17" slack="0"/>
<pin id="334" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln87/18 "/>
</bind>
</comp>

<comp id="353" class="1004" name="trunc_ln_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="62" slack="0"/>
<pin id="355" dir="0" index="1" bw="64" slack="0"/>
<pin id="356" dir="0" index="2" bw="3" slack="0"/>
<pin id="357" dir="0" index="3" bw="7" slack="0"/>
<pin id="358" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="trunc_ln3_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="62" slack="0"/>
<pin id="365" dir="0" index="1" bw="64" slack="0"/>
<pin id="366" dir="0" index="2" bw="3" slack="0"/>
<pin id="367" dir="0" index="3" bw="7" slack="0"/>
<pin id="368" dir="1" index="4" bw="62" slack="15"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="sext_ln44_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="62" slack="1"/>
<pin id="375" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln44/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="A_addr_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="0" index="1" bw="62" slack="0"/>
<pin id="379" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="sext_ln87_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="62" slack="15"/>
<pin id="385" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln87/17 "/>
</bind>
</comp>

<comp id="386" class="1004" name="C_addr_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="0"/>
<pin id="388" dir="0" index="1" bw="62" slack="0"/>
<pin id="389" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/17 "/>
</bind>
</comp>

<comp id="393" class="1005" name="trunc_ln_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="62" slack="1"/>
<pin id="395" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="399" class="1005" name="trunc_ln3_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="62" slack="15"/>
<pin id="401" dir="1" index="1" bw="62" slack="15"/>
</pin_list>
<bind>
<opset="trunc_ln3 "/>
</bind>
</comp>

<comp id="405" class="1005" name="A_addr_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="1"/>
<pin id="407" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="410" class="1005" name="C_addr_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="3"/>
<pin id="412" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="C_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="135"><net_src comp="58" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="58" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="58" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="58" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="58" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="58" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="58" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="58" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="62" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="6" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="62" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="4" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="181"><net_src comp="70" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="72" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="188"><net_src comp="80" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="72" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="194"><net_src comp="84" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="206"><net_src comp="60" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="207"><net_src comp="160" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="208"><net_src comp="156" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="209"><net_src comp="152" pin="1"/><net_sink comp="195" pin=3"/></net>

<net id="210"><net_src comp="148" pin="1"/><net_sink comp="195" pin=4"/></net>

<net id="211"><net_src comp="144" pin="1"/><net_sink comp="195" pin=5"/></net>

<net id="212"><net_src comp="140" pin="1"/><net_sink comp="195" pin=6"/></net>

<net id="213"><net_src comp="136" pin="1"/><net_sink comp="195" pin=7"/></net>

<net id="214"><net_src comp="132" pin="1"/><net_sink comp="195" pin=8"/></net>

<net id="229"><net_src comp="74" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="230"><net_src comp="0" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="231"><net_src comp="8" pin="0"/><net_sink comp="215" pin=3"/></net>

<net id="232"><net_src comp="10" pin="0"/><net_sink comp="215" pin=4"/></net>

<net id="233"><net_src comp="12" pin="0"/><net_sink comp="215" pin=5"/></net>

<net id="234"><net_src comp="14" pin="0"/><net_sink comp="215" pin=6"/></net>

<net id="235"><net_src comp="16" pin="0"/><net_sink comp="215" pin=7"/></net>

<net id="236"><net_src comp="18" pin="0"/><net_sink comp="215" pin=8"/></net>

<net id="237"><net_src comp="20" pin="0"/><net_sink comp="215" pin=9"/></net>

<net id="238"><net_src comp="22" pin="0"/><net_sink comp="215" pin=10"/></net>

<net id="239"><net_src comp="24" pin="0"/><net_sink comp="215" pin=11"/></net>

<net id="268"><net_src comp="76" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="269"><net_src comp="24" pin="0"/><net_sink comp="240" pin=9"/></net>

<net id="270"><net_src comp="26" pin="0"/><net_sink comp="240" pin=10"/></net>

<net id="271"><net_src comp="22" pin="0"/><net_sink comp="240" pin=11"/></net>

<net id="272"><net_src comp="28" pin="0"/><net_sink comp="240" pin=12"/></net>

<net id="273"><net_src comp="20" pin="0"/><net_sink comp="240" pin=13"/></net>

<net id="274"><net_src comp="30" pin="0"/><net_sink comp="240" pin=14"/></net>

<net id="275"><net_src comp="18" pin="0"/><net_sink comp="240" pin=15"/></net>

<net id="276"><net_src comp="32" pin="0"/><net_sink comp="240" pin=16"/></net>

<net id="277"><net_src comp="16" pin="0"/><net_sink comp="240" pin=17"/></net>

<net id="278"><net_src comp="34" pin="0"/><net_sink comp="240" pin=18"/></net>

<net id="279"><net_src comp="14" pin="0"/><net_sink comp="240" pin=19"/></net>

<net id="280"><net_src comp="36" pin="0"/><net_sink comp="240" pin=20"/></net>

<net id="281"><net_src comp="12" pin="0"/><net_sink comp="240" pin=21"/></net>

<net id="282"><net_src comp="38" pin="0"/><net_sink comp="240" pin=22"/></net>

<net id="283"><net_src comp="8" pin="0"/><net_sink comp="240" pin=23"/></net>

<net id="284"><net_src comp="10" pin="0"/><net_sink comp="240" pin=24"/></net>

<net id="285"><net_src comp="40" pin="0"/><net_sink comp="240" pin=25"/></net>

<net id="305"><net_src comp="78" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="306"><net_src comp="42" pin="0"/><net_sink comp="286" pin=9"/></net>

<net id="307"><net_src comp="44" pin="0"/><net_sink comp="286" pin=10"/></net>

<net id="308"><net_src comp="46" pin="0"/><net_sink comp="286" pin=11"/></net>

<net id="309"><net_src comp="48" pin="0"/><net_sink comp="286" pin=12"/></net>

<net id="310"><net_src comp="50" pin="0"/><net_sink comp="286" pin=13"/></net>

<net id="311"><net_src comp="52" pin="0"/><net_sink comp="286" pin=14"/></net>

<net id="312"><net_src comp="54" pin="0"/><net_sink comp="286" pin=15"/></net>

<net id="313"><net_src comp="56" pin="0"/><net_sink comp="286" pin=16"/></net>

<net id="335"><net_src comp="82" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="336"><net_src comp="2" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="337"><net_src comp="40" pin="0"/><net_sink comp="314" pin=3"/></net>

<net id="338"><net_src comp="38" pin="0"/><net_sink comp="314" pin=4"/></net>

<net id="339"><net_src comp="36" pin="0"/><net_sink comp="314" pin=5"/></net>

<net id="340"><net_src comp="34" pin="0"/><net_sink comp="314" pin=6"/></net>

<net id="341"><net_src comp="32" pin="0"/><net_sink comp="314" pin=7"/></net>

<net id="342"><net_src comp="30" pin="0"/><net_sink comp="314" pin=8"/></net>

<net id="343"><net_src comp="28" pin="0"/><net_sink comp="314" pin=9"/></net>

<net id="344"><net_src comp="26" pin="0"/><net_sink comp="314" pin=10"/></net>

<net id="345"><net_src comp="42" pin="0"/><net_sink comp="314" pin=11"/></net>

<net id="346"><net_src comp="44" pin="0"/><net_sink comp="314" pin=12"/></net>

<net id="347"><net_src comp="46" pin="0"/><net_sink comp="314" pin=13"/></net>

<net id="348"><net_src comp="48" pin="0"/><net_sink comp="314" pin=14"/></net>

<net id="349"><net_src comp="50" pin="0"/><net_sink comp="314" pin=15"/></net>

<net id="350"><net_src comp="52" pin="0"/><net_sink comp="314" pin=16"/></net>

<net id="351"><net_src comp="54" pin="0"/><net_sink comp="314" pin=17"/></net>

<net id="352"><net_src comp="56" pin="0"/><net_sink comp="314" pin=18"/></net>

<net id="359"><net_src comp="64" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="360"><net_src comp="170" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="361"><net_src comp="66" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="362"><net_src comp="68" pin="0"/><net_sink comp="353" pin=3"/></net>

<net id="369"><net_src comp="64" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="164" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="371"><net_src comp="66" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="372"><net_src comp="68" pin="0"/><net_sink comp="363" pin=3"/></net>

<net id="380"><net_src comp="0" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="373" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="382"><net_src comp="376" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="390"><net_src comp="2" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="383" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="392"><net_src comp="386" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="396"><net_src comp="353" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="398"><net_src comp="393" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="402"><net_src comp="363" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="404"><net_src comp="399" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="408"><net_src comp="376" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="413"><net_src comp="386" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="190" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {17 18 19 20 21 22 23 24 }
	Port: denom_row | {11 12 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7 | {11 12 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6 | {11 12 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5 | {11 12 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4 | {11 12 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3 | {11 12 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2 | {11 12 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1 | {11 12 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A | {11 12 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2 | {13 14 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3 | {13 14 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4 | {13 14 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5 | {13 14 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6 | {13 14 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp | {13 14 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1 | {13 14 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7 | {13 14 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7 | {15 16 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6 | {15 16 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5 | {15 16 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4 | {15 16 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3 | {15 16 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2 | {15 16 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1 | {15 16 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem | {15 16 }
 - Input state : 
	Port: top_kernel : A | {3 4 5 6 7 8 9 10 11 12 }
	Port: top_kernel : A_DRAM | {2 }
	Port: top_kernel : C_DRAM | {2 }
	Port: top_kernel : denom_row | {13 14 }
	Port: top_kernel : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7 | {13 14 }
	Port: top_kernel : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6 | {13 14 }
	Port: top_kernel : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5 | {13 14 }
	Port: top_kernel : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4 | {13 14 }
	Port: top_kernel : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3 | {13 14 }
	Port: top_kernel : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2 | {13 14 }
	Port: top_kernel : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1 | {13 14 }
	Port: top_kernel : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A | {13 14 }
	Port: top_kernel : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2 | {18 19 }
	Port: top_kernel : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3 | {18 19 }
	Port: top_kernel : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4 | {18 19 }
	Port: top_kernel : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5 | {18 19 }
	Port: top_kernel : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6 | {18 19 }
	Port: top_kernel : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp | {18 19 }
	Port: top_kernel : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1 | {18 19 }
	Port: top_kernel : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7 | {18 19 }
	Port: top_kernel : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7 | {18 19 }
	Port: top_kernel : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6 | {18 19 }
	Port: top_kernel : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5 | {18 19 }
	Port: top_kernel : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4 | {18 19 }
	Port: top_kernel : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3 | {18 19 }
	Port: top_kernel : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2 | {18 19 }
	Port: top_kernel : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1 | {18 19 }
	Port: top_kernel : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem | {18 19 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
		A_addr : 1
		empty : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		C_addr : 1
		empty_30 : 2
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                         Functional Unit                         |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|          |          grp_top_kernel_Pipeline_VITIS_LOOP_38_1_fu_195         |    0    |    0    |    7    |    28   |
|          |  grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215 |    0    |    0    |   144   |   342   |
|   call   |  grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240 |    0    |  16.369 |  26330  |  21222  |
|          |          grp_top_kernel_Pipeline_VITIS_LOOP_75_7_fu_286         |    0    |  3.912  |    95   |   766   |
|          | grp_top_kernel_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_90_10_fu_314 |    1    |  8.802  |   361   |   628   |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                     C_DRAM_read_read_fu_164                     |    0    |    0    |    0    |    0    |
|          |                     A_DRAM_read_read_fu_170                     |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|  readreq |                        grp_readreq_fu_176                       |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
| writereq |                     empty_30_writereq_fu_183                    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
| writeresp|                       grp_writeresp_fu_190                      |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|partselect|                         trunc_ln_fu_353                         |    0    |    0    |    0    |    0    |
|          |                         trunc_ln3_fu_363                        |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|   sext   |                         sext_ln44_fu_373                        |    0    |    0    |    0    |    0    |
|          |                         sext_ln87_fu_383                        |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                 |    1    |  29.083 |  26937  |  22986  |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+----------------------------------------------------------+--------+--------+--------+--------+
|                                                          |  BRAM  |   FF   |   LUT  |  URAM  |
+----------------------------------------------------------+--------+--------+--------+--------+
|                          col_sum                         |    0   |   48   |    3   |    0   |
|                         col_sum_1                        |    0   |   48   |    3   |    0   |
|                         col_sum_2                        |    0   |   48   |    3   |    0   |
|                         col_sum_3                        |    0   |   48   |    3   |    0   |
|                         col_sum_4                        |    0   |   48   |    3   |    0   |
|                         col_sum_5                        |    0   |   48   |    3   |    0   |
|                         col_sum_6                        |    0   |   48   |    3   |    0   |
|                         col_sum_7                        |    0   |   48   |    3   |    0   |
|                         denom_row                        |    1   |    0   |    0   |    -   |
|     top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A     |    3   |    0   |    0   |    -   |
|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1    |    3   |    0   |    0   |    -   |
|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2    |    3   |    0   |    0   |    -   |
|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3    |    3   |    0   |    0   |    -   |
|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4    |    3   |    0   |    0   |    -   |
|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5    |    3   |    0   |    0   |    -   |
|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6    |    3   |    0   |    0   |    -   |
|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7    |    3   |    0   |    0   |    -   |
| top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem |    1   |    0   |    0   |    -   |
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1|    1   |    0   |    0   |    -   |
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2|    1   |    0   |    0   |    -   |
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3|    1   |    0   |    0   |    -   |
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4|    1   |    0   |    0   |    -   |
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5|    1   |    0   |    0   |    -   |
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6|    1   |    0   |    0   |    -   |
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7|    1   |    0   |    0   |    -   |
|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp    |    3   |    0   |    0   |    -   |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1   |    3   |    0   |    0   |    -   |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2   |    3   |    0   |    0   |    -   |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3   |    3   |    0   |    0   |    -   |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4   |    3   |    0   |    0   |    -   |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5   |    3   |    0   |    0   |    -   |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6   |    3   |    0   |    0   |    -   |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7   |    3   |    0   |    0   |    -   |
+----------------------------------------------------------+--------+--------+--------+--------+
|                           Total                          |   57   |   384  |   24   |    0   |
+----------------------------------------------------------+--------+--------+--------+--------+

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|  A_addr_reg_405 |   32   |
|  C_addr_reg_410 |   32   |
|trunc_ln3_reg_399|   62   |
| trunc_ln_reg_393|   62   |
+-----------------+--------+
|      Total      |   188  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|--------------------|------|------|------|--------||---------||---------||---------|
| grp_readreq_fu_176 |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|--------------------|------|------|------|--------||---------||---------||---------|
|        Total       |      |      |      |   64   ||  0.489  ||    0    ||    9    |
|--------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |   29   |  26937 |  22986 |    -   |
|   Memory  |   57   |    -   |    -   |   384  |   24   |    0   |
|Multiplexer|    -   |    -   |    0   |    0   |    9   |    -   |
|  Register |    -   |    -   |    -   |   188  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   57   |    1   |   29   |  27509 |  23019 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
