<div id="pf2d4" class="pf w0 h0" data-page-no="2d4"><div class="pc pc2d4 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg2d4.png"/><div class="c x4b y4012 w81 h1d4"><div class="t m0 x99 h1d5 y4013 ff2 fsca fc0 sc0 ls0">M</div><div class="t m0 x43 h1d5 y4014 ff2 fsca fc0 sc0 ls0 ws4c5">PE</div><div class="t m0 x100 h1d5 y4015 ff2 fsca fc0 sc0 ls0 ws4c5">PT</div><div class="t m0 xa7 h1d5 y4016 ff2 fsca fc0 sc0 ls0">RE</div><div class="t m0 x11 h1d5 y4017 ff2 fsca fc0 sc0 ls0 ws0">V<span class="_ _16"></span>A<span class="_ _16"></span>R<span class="_ _153"></span>IA<span class="_ _16"></span>B<span class="_ _153"></span>LE<span class="_ _153"></span> 1<span class="_ _153"></span>2-<span class="_ _153"></span>BI<span class="_ _153"></span>T <span class="_ _153"></span>RE<span class="_ _153"></span>CE<span class="_ _153"></span>IV<span class="_ _153"></span>E </div><div class="t m2 x174 h1d5 y4018 ff2 fsca fc0 sc0 ls2a1 ws4c6">STOP</div><div class="t m2 x123 h1d5 y4018 ff2 fsca fc0 sc0 ls0 ws4c5">START</div><div class="t m0 x41 h1d5 y4019 ff2 fsca fc0 sc0 ls0 ws4c5">RECEIVE</div><div class="t m0 xe6 h1d5 y401a ff2 fsca fc0 sc0 ls2a1 ws4c6">WAKEUP</div><div class="t m0 x7c h1d5 y401b ff2 fsca fc0 sc0 ls0 ws0">DATA BUFFER</div><div class="t m0 xaf h1d5 y401c ff2 fsca fc0 sc0 ls0 ws0">INTERNAL BUS</div><div class="t m0 x9d h1d5 y401d ff2 fsca fc0 sc0 ls0 ws4c5">SB<span class="_ _153"></span>R1<span class="_ _16"></span>2<span class="_ _16"></span>:0</div><div class="t m0 x88 h1d5 y401e ff2 fsca fc0 sc0 ls0 ws4c5">B<span class="_ _16"></span>A<span class="_ _16"></span>U<span class="_ _153"></span>DR<span class="_ _16"></span>A<span class="_ _16"></span>T<span class="_ _153"></span>E</div><div class="t m0 xba h1d5 y401f ff2 fsca fc0 sc0 ls2a2 ws4c7">CLOCK</div><div class="t m0 x157 h1d5 y4020 ff2 fsca fc0 sc0 ls2a2 ws4c7">RAF</div><div class="t m0 xdf h1d5 y4021 ff2 fsca fc0 sc0 ls0 ws4c5">LOGIC</div><div class="t m0 xea h1d5 y4022 ff2 fsca fc0 sc0 ls0 ws0">S<span class="_ _16"></span>H<span class="_ _16"></span>I<span class="_ _153"></span>FT<span class="_ _153"></span> D<span class="_ _153"></span>IR<span class="_ _153"></span>EC<span class="_ _153"></span>TI<span class="_ _153"></span>ON</div><div class="t m0 x120 h1d5 y4023 ff2 fsca fc0 sc0 ls0 ws0"> </div><div class="t m0 x81 h1d5 y4024 ff2 fsca fc0 sc0 ls2a1 ws0">ACTIVE EDGE</div><div class="t m0 xfb h1d5 y4025 ff2 fsca fc0 sc0 ls0 ws4c5">DETECT</div><div class="t m0 x64 h1d5 y4026 ff2 fsca fc0 sc0 ls2a2 ws4c7">LBKDE</div><div class="t m0 x133 h1d5 y4027 ff2 fsca fc0 sc0 ls2a1 ws4c6">MSBF</div><div class="t m0 x9a h1d5 y4028 ff2 fsca fc0 sc0 ls0 ws4c8">G<span class="_ _16"></span>E<span class="_ _16"></span>N<span class="_ _16"></span>E<span class="_ _153"></span>RA<span class="_ _153"></span>TO<span class="_ _153"></span>R <span class="ws0 v33">SH<span class="_ _153"></span>IF<span class="_ _153"></span>T <span class="_ _153"></span>RE<span class="_ _153"></span>GI<span class="_ _153"></span>ST<span class="_ _153"></span>ER<span class="_ _c7"> </span><span class="ls2a2 ws4c7 v10">M10</span></span></div><div class="t m0 x64 h1d5 y4029 ff2 fsca fc0 sc0 ls0 ws4c5">RXINV</div><div class="t m0 xe6 h1d5 y402a ff2 fsca fc0 sc0 ls0 ws0">IRQ / DMA</div><div class="t m0 xc4 h1d5 y402b ff2 fsca fc0 sc0 ls2a1 ws4c6">LOGIC</div><div class="t m0 x79 h1d5 y402c ff2 fsca fc0 sc0 ls0 ws0">DMA Requests</div><div class="t m0 x79 h1d5 y402d ff2 fsca fc0 sc0 ls2a2 ws0">IRQ Requests</div><div class="t m0 xff h1d5 y402e ff2 fsca fc0 sc0 ls2a1 ws4c6">PARITY</div><div class="t m0 xdd h1d5 y402f ff2 fsca fc0 sc0 ls0 ws4c5">LOGIC</div><div class="t m0 xc8 h1d5 y4030 ff2 fsca fc0 sc0 ls2a2 ws4c7">CONTROL</div><div class="t m0 xc1 h1d5 y4031 ff2 fsca fc0 sc0 ls0 ws4c5">RxD</div><div class="t m0 xa6 h1d5 y4032 ff2 fsca fc0 sc0 ls2a1 ws4c6">RxD</div><div class="t m0 xc0 h1d5 y4033 ff2 fsca fc0 sc0 ls2a2 ws4c7">LOOPS</div><div class="t m0 x36 h1d5 y4034 ff2 fsca fc0 sc0 ls0 ws4c5">RSRC</div><div class="t m0 x0 h1d5 y4035 ff2 fsca fc0 sc0 ls0 ws0">From Transmitter</div><div class="t m0 x33 h1d5 y4036 ff2 fsca fc0 sc0 ls0 ws4c5">RECEIVER</div><div class="t m0 x52 h1d5 y4037 ff2 fsca fc0 sc0 ls0 ws4c5">SOURCE</div><div class="t m0 x33 h1d5 y4038 ff2 fsca fc0 sc0 ls2a2 ws4c7">CONTROL</div><div class="t m0 xba h1d5 y4039 ff2 fsca fc0 sc0 ls0">BAUD</div></div><div class="t m0 xe8 h9 y403a ff1 fs2 fc0 sc0 ls0 ws0">Figure 39-2. UART receiver block diagram</div><div class="t m0 x9 hd y403b ff1 fs7 fc0 sc0 ls0 ws0">39.2<span class="_ _b"> </span>Register definition</div><div class="t m0 x9 hf y403c ff3 fs5 fc0 sc0 ls0 ws0">The UART includes registers to control baud rate, select UART options, report UART</div><div class="t m0 x9 hf y403d ff3 fs5 fc0 sc0 ls0 ws0">status, and for transmit/receive data. Accesses to address outside the valid memory map</div><div class="t m0 x9 hf y403e ff3 fs5 fc0 sc0 ls0 ws0">will generate a bus error.</div><div class="t m0 x12 h9 y403f ff1 fs2 fc0 sc0 ls0 ws0">UART memory map</div><div class="t m0 x88 h10 y4040 ff1 fs4 fc0 sc0 ls0">Absolute</div><div class="t m0 x33 h10 y4041 ff1 fs4 fc0 sc0 ls0">address</div><div class="t m0 x50 h10 y4042 ff1 fs4 fc0 sc0 ls0">(hex)</div><div class="t m0 x30 h6f y4041 ff1 fs4 fc0 sc0 ls0 ws0">Register name<span class="_ _20"> </span><span class="v14">Width</span></div><div class="t m0 x78 h70 y4043 ff1 fs4 fc0 sc0 ls0 ws0">(in bits)<span class="_ _110"> </span><span class="v14">Access<span class="_ _90"> </span>Reset value<span class="_ _20f"> </span><span class="v14">Section/</span></span></div><div class="t m0 x12e h10 y4043 ff1 fs4 fc0 sc0 ls0">page</div><div class="t m0 x9a h7 y4044 ff2 fs4 fc0 sc0 ls0 ws0">4006_A000<span class="_ _8f"> </span>UART Baud Rate Register High (UART0_BDH)<span class="_ _88"> </span>8<span class="_ _43"> </span>R/W<span class="_ _3f"> </span>00h<span class="_ _14d"> </span><span class="fc1">39.2.1/725</span></div><div class="t m0 x9a h7 y4045 ff2 fs4 fc0 sc0 ls0 ws0">4006_A001<span class="_ _8f"> </span>UART Baud Rate Register Low (UART0_BDL)<span class="_ _24"> </span>8<span class="_ _43"> </span>R/W<span class="_ _3f"> </span>04h<span class="_ _14d"> </span><span class="fc1">39.2.2/726</span></div><div class="t m0 x9a h7 y4046 ff2 fs4 fc0 sc0 ls0 ws0">4006_A002<span class="_ _8f"> </span>UART Control Register 1 (UART0_C1)<span class="_ _109"> </span>8<span class="_ _43"> </span>R/W<span class="_ _3e"> </span>00h<span class="_ _43"> </span><span class="fc1">39.2.3/726</span></div><div class="t m0 x9a h7 y4047 ff2 fs4 fc0 sc0 ls0 ws0">4006_A003<span class="_ _8f"> </span>UART Control Register 2 (UART0_C2)<span class="_ _109"> </span>8<span class="_ _43"> </span>R/W<span class="_ _3e"> </span>00h<span class="_ _43"> </span><span class="fc1">39.2.4/728</span></div><div class="t m0 x9a h7 y4048 ff2 fs4 fc0 sc0 ls0 ws0">4006_A004<span class="_ _8f"> </span>UART Status Register 1 (UART0_S1)<span class="_ _e4"> </span>8<span class="_ _43"> </span>R/W<span class="_ _12f"> </span>C0h<span class="_ _115"> </span><span class="fc1">39.2.5/729</span></div><div class="t m0 x1b h7 y4049 ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Register definition</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">724<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="#pf2d5" data-dest-detail='[725,"XYZ",null,500.917,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:138.547000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2d6" data-dest-detail='[726,"XYZ",null,609.417,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:123.047000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2d6" data-dest-detail='[726,"XYZ",null,267.617,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:107.547000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2d8" data-dest-detail='[728,"XYZ",null,711.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:92.047400px;width:42.534000px;height:8.999600px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2d9" data-dest-detail='[729,"XYZ",null,461.917,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:76.547400px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
