library ieee;
use ieee.std_logic_1164.all;

package pacoteffA is

component flipflopR IS
    PORT (
        D      : IN  STD_LOGIC;
        Resetn : IN  STD_LOGIC;
        Clock  : IN  STD_LOGIC;
        Q      : OUT STD_LOGIC
    );
END component;

end package;