// Seed: 366784292
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    output logic id_3,
    output id_4,
    input id_5,
    input logic id_6
);
  reg id_7;
  always @(id_5 or id_2) begin
    id_7 <= id_2;
  end
  logic id_8;
endmodule
