#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5cd2b4881730 .scope module, "registerFile_testbench" "registerFile_testbench" 2 1;
 .timescale 0 0;
v0x5cd2b48b8ac0_0 .var "addr_a", 2 0;
v0x5cd2b48b8ba0_0 .var "addr_b", 2 0;
v0x5cd2b48b8c40_0 .var "clk", 0 0;
v0x5cd2b48b8d40_0 .var "d_in", 7 0;
v0x5cd2b48b8e10_0 .var/i "i", 31 0;
v0x5cd2b48b8eb0_0 .var "load", 0 0;
v0x5cd2b48b8f50_0 .net "out_a", 7 0, v0x5cd2b48b87e0_0;  1 drivers
v0x5cd2b48b9020_0 .net "out_b", 7 0, v0x5cd2b48b88c0_0;  1 drivers
v0x5cd2b48b90f0_0 .var "reset", 0 0;
v0x5cd2b48b91c0_0 .var "reset_all", 0 0;
S_0x5cd2b48936d0 .scope module, "test_register" "FileRegister" 2 18, 3 3 0, S_0x5cd2b4881730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "reset_all";
    .port_info 3 /INPUT 1 "load";
    .port_info 4 /INPUT 3 "addr_a";
    .port_info 5 /INPUT 3 "addr_b";
    .port_info 6 /INPUT 8 "d_in";
    .port_info 7 /OUTPUT 8 "val_a";
    .port_info 8 /OUTPUT 8 "val_b";
v0x5cd2b4881210_0 .net "addr_a", 2 0, v0x5cd2b48b8ac0_0;  1 drivers
v0x5cd2b48812b0_0 .net "addr_b", 2 0, v0x5cd2b48b8ba0_0;  1 drivers
v0x5cd2b48b80e0_0 .net "clk", 0 0, v0x5cd2b48b8c40_0;  1 drivers
v0x5cd2b48b8180_0 .net "d_in", 7 0, v0x5cd2b48b8d40_0;  1 drivers
v0x5cd2b48b8260_0 .var/i "i", 31 0;
v0x5cd2b48b8390_0 .net "load", 0 0, v0x5cd2b48b8eb0_0;  1 drivers
v0x5cd2b48b8450 .array "registers", 7 0, 7 0;
v0x5cd2b48b8660_0 .net "reset", 0 0, v0x5cd2b48b90f0_0;  1 drivers
v0x5cd2b48b8720_0 .net "reset_all", 0 0, v0x5cd2b48b91c0_0;  1 drivers
v0x5cd2b48b87e0_0 .var "val_a", 7 0;
v0x5cd2b48b88c0_0 .var "val_b", 7 0;
v0x5cd2b48b8450_0 .array/port v0x5cd2b48b8450, 0;
v0x5cd2b48b8450_1 .array/port v0x5cd2b48b8450, 1;
v0x5cd2b48b8450_2 .array/port v0x5cd2b48b8450, 2;
E_0x5cd2b4856560/0 .event edge, v0x5cd2b4881210_0, v0x5cd2b48b8450_0, v0x5cd2b48b8450_1, v0x5cd2b48b8450_2;
v0x5cd2b48b8450_3 .array/port v0x5cd2b48b8450, 3;
v0x5cd2b48b8450_4 .array/port v0x5cd2b48b8450, 4;
v0x5cd2b48b8450_5 .array/port v0x5cd2b48b8450, 5;
v0x5cd2b48b8450_6 .array/port v0x5cd2b48b8450, 6;
E_0x5cd2b4856560/1 .event edge, v0x5cd2b48b8450_3, v0x5cd2b48b8450_4, v0x5cd2b48b8450_5, v0x5cd2b48b8450_6;
v0x5cd2b48b8450_7 .array/port v0x5cd2b48b8450, 7;
E_0x5cd2b4856560/2 .event edge, v0x5cd2b48b8450_7, v0x5cd2b48812b0_0;
E_0x5cd2b4856560 .event/or E_0x5cd2b4856560/0, E_0x5cd2b4856560/1, E_0x5cd2b4856560/2;
E_0x5cd2b48567b0 .event posedge, v0x5cd2b48b8660_0, v0x5cd2b48b80e0_0;
    .scope S_0x5cd2b48936d0;
T_0 ;
    %wait E_0x5cd2b48567b0;
    %load/vec4 v0x5cd2b48b8660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x5cd2b4881210_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cd2b48b8450, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5cd2b48b8720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5cd2b48b8260_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x5cd2b48b8260_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.5, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x5cd2b48b8260_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cd2b48b8450, 0, 4;
    %load/vec4 v0x5cd2b48b8260_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5cd2b48b8260_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x5cd2b48b8390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v0x5cd2b48b8180_0;
    %load/vec4 v0x5cd2b4881210_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cd2b48b8450, 0, 4;
T_0.6 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5cd2b48936d0;
T_1 ;
    %wait E_0x5cd2b4856560;
    %load/vec4 v0x5cd2b4881210_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5cd2b48b8450, 4;
    %store/vec4 v0x5cd2b48b87e0_0, 0, 8;
    %load/vec4 v0x5cd2b48812b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5cd2b48b8450, 4;
    %store/vec4 v0x5cd2b48b88c0_0, 0, 8;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5cd2b4881730;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0x5cd2b48b8c40_0;
    %inv;
    %store/vec4 v0x5cd2b48b8c40_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5cd2b4881730;
T_3 ;
    %vpi_call 2 35 "$dumpfile", "test_FileRegister.vcd" {0 0 0};
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5cd2b4881730 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cd2b48b8c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cd2b48b90f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cd2b48b91c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cd2b48b8eb0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5cd2b48b8ac0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5cd2b48b8ba0_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5cd2b48b8d40_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cd2b48b91c0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cd2b48b91c0_0, 0, 1;
    %vpi_call 2 52 "$display", "Test 1: Loading values in all registers..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5cd2b48b8e10_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x5cd2b48b8e10_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v0x5cd2b48b8e10_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x5cd2b48b8ac0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cd2b48b8eb0_0, 0, 1;
    %pushi/vec4 170, 0, 8;
    %load/vec4 v0x5cd2b48b8ac0_0;
    %pad/u 8;
    %add;
    %store/vec4 v0x5cd2b48b8d40_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cd2b48b8eb0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 59 "$display", "Address A: %d, Address B: %d, d_in: %b, out_a: %b, out_b: %b, load: %b", v0x5cd2b48b8ac0_0, v0x5cd2b48b8ba0_0, v0x5cd2b48b8d40_0, v0x5cd2b48b8f50_0, v0x5cd2b48b9020_0, v0x5cd2b48b8eb0_0 {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5cd2b48b8e10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x5cd2b48b8e10_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %vpi_call 2 61 "$display", "Test 1 done!" {0 0 0};
    %vpi_call 2 64 "$display", "Test 2: Resetting one register..." {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5cd2b48b8ac0_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5cd2b48b8ba0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cd2b48b90f0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cd2b48b90f0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 71 "$display", "Address A: %d, Address B: %d, d_in: %b, out_a: %b, out_b: %b, load: %b", v0x5cd2b48b8ac0_0, v0x5cd2b48b8ba0_0, v0x5cd2b48b8d40_0, v0x5cd2b48b8f50_0, v0x5cd2b48b9020_0, v0x5cd2b48b8eb0_0 {0 0 0};
    %vpi_call 2 72 "$display", "Test 2 done!" {0 0 0};
    %vpi_call 2 74 "$display", "Test 3: Changing input without changing load..." {0 0 0};
    %delay 10, 0;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0x5cd2b48b8d40_0, 0, 8;
    %vpi_call 2 77 "$display", "Address A: %d, Address B: %d, d_in: %b, out_a: %b, out_b: %b, load: %b", v0x5cd2b48b8ac0_0, v0x5cd2b48b8ba0_0, v0x5cd2b48b8d40_0, v0x5cd2b48b8f50_0, v0x5cd2b48b9020_0, v0x5cd2b48b8eb0_0 {0 0 0};
    %vpi_call 2 78 "$display", "Test 3 done!" {0 0 0};
    %vpi_call 2 80 "$display", "Test 4: Changing load and varying address to change register value..." {0 0 0};
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cd2b48b8eb0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5cd2b48b8e10_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x5cd2b48b8e10_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.3, 5;
    %delay 10, 0;
    %load/vec4 v0x5cd2b48b8e10_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x5cd2b48b8ac0_0, 0, 3;
    %vpi_call 2 85 "$display", "Address A: %d, Address B: %d, d_in: %b, out_a: %b, out_b: %b, load: %b", v0x5cd2b48b8ac0_0, v0x5cd2b48b8ba0_0, v0x5cd2b48b8d40_0, v0x5cd2b48b8f50_0, v0x5cd2b48b9020_0, v0x5cd2b48b8eb0_0 {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5cd2b48b8e10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x5cd2b48b8e10_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cd2b48b8eb0_0, 0, 1;
    %vpi_call 2 88 "$display", "Test 4 done!" {0 0 0};
    %vpi_call 2 90 "$display", "Test 5: Reset all registers..." {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cd2b48b91c0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cd2b48b91c0_0, 0, 1;
    %vpi_call 2 94 "$display", "Test 5 done!" {0 0 0};
    %vpi_call 2 96 "$display", "Test finished! :D" {0 0 0};
    %delay 50, 0;
    %vpi_call 2 98 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test/registerFile_testbench.v";
    "modules/FileRegister.v";
