Running in Lattice mode


Starting:    C:\lscc\diamond\3.9\synpbase\bin\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.9\synpbase
Hostname:    DIEGO
Date:        Wed Nov 29 23:56:23 2017
Version:     L-2016.09L

Arguments:   -product synplify_pro -batch lcd00_lcd00_synplify.tcl
ProductType: synplify_pro





Technology initialized from device list to: LATTICE-XP

log file: "C:\Users\Diego EG\Desktop\ArqPracticas\LCD\lcd00\lcd00_lcd00.srr"

Running: hdl_info_gen in foreground



Generating HDL info...


hdl_info_gen completed
# Wed Nov 29 23:56:24 2017

Return Code: 0
Run Time:00h:00m:01s

Copied C:\Users\Diego EG\Desktop\ArqPracticas\LCD\lcd00\lcd00_lcd00.srr to C:\Users\Diego EG\Desktop\ArqPracticas\LCD\lcd00\lcd00_lcd00.srf

log file: "C:\Users\Diego EG\Desktop\ArqPracticas\LCD\lcd00\lcd00_lcd00.srr"

Running: lcd00 in foreground



Running proj_1|lcd00


Running: compile (Compile) on proj_1|lcd00
# Wed Nov 29 23:56:24 2017


Running: compile_flow (Compile Process) on proj_1|lcd00
# Wed Nov 29 23:56:24 2017


Running: compiler (Compile Input) on proj_1|lcd00
# Wed Nov 29 23:56:24 2017

Copied C:\Users\Diego EG\Desktop\ArqPracticas\LCD\lcd00\synwork\lcd00_lcd00_comp.srs to C:\Users\Diego EG\Desktop\ArqPracticas\LCD\lcd00\lcd00_lcd00.srs


compiler completed
# Wed Nov 29 23:56:28 2017

Return Code: 0
Run Time:00h:00m:04s


Running: multi_srs_gen (Multi-srs Generator) on proj_1|lcd00
# Wed Nov 29 23:56:29 2017


multi_srs_gen completed
# Wed Nov 29 23:56:32 2017

Return Code: 0
Run Time:00h:00m:03s

Copied C:\Users\Diego EG\Desktop\ArqPracticas\LCD\lcd00\synwork\lcd00_lcd00_mult.srs to C:\Users\Diego EG\Desktop\ArqPracticas\LCD\lcd00\lcd00_lcd00.srs

Copied C:\Users\Diego EG\Desktop\ArqPracticas\LCD\lcd00\lcd00_lcd00.srr to C:\Users\Diego EG\Desktop\ArqPracticas\LCD\lcd00\lcd00_lcd00.srf

Complete: Compile Process on proj_1|lcd00


Running: premap (Pre-mapping) on proj_1|lcd00
# Wed Nov 29 23:56:32 2017


premap completed with warnings
# Wed Nov 29 23:56:34 2017

Return Code: 1
Run Time:00h:00m:02s

Complete: Compile on proj_1|lcd00


Running: map (Map) on proj_1|lcd00
# Wed Nov 29 23:56:34 2017

License granted for 4 parallel jobs


Running: fpga_mapper (Map & Optimize) on proj_1|lcd00
# Wed Nov 29 23:56:34 2017

Copied C:\Users\Diego EG\Desktop\ArqPracticas\LCD\lcd00\synwork\lcd00_lcd00_m.srm to C:\Users\Diego EG\Desktop\ArqPracticas\LCD\lcd00\lcd00_lcd00.srm


fpga_mapper completed with warnings
# Wed Nov 29 23:56:38 2017

Return Code: 1
Run Time:00h:00m:04s

Complete: Map on proj_1|lcd00

Copied C:\Users\Diego EG\Desktop\ArqPracticas\LCD\lcd00\lcd00_lcd00.srr to C:\Users\Diego EG\Desktop\ArqPracticas\LCD\lcd00\lcd00_lcd00.srf

Complete: Logic Synthesis on proj_1|lcd00

TCL script complete: "lcd00_lcd00_synplify.tcl"

exit status=0

exit status=0

Save changes for project:
C:\Users\Diego EG\Desktop\ArqPracticas\LCD\lcd00\proj_1.prj

batch mode default:no

