
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003511                       # Number of seconds simulated
sim_ticks                                  3510636264                       # Number of ticks simulated
final_tick                               575013559383                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 355078                       # Simulator instruction rate (inst/s)
host_op_rate                                   456931                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 290148                       # Simulator tick rate (ticks/s)
host_mem_usage                               16927208                       # Number of bytes of host memory used
host_seconds                                 12099.46                       # Real time elapsed on the host
sim_insts                                  4296254117                       # Number of instructions simulated
sim_ops                                    5528617128                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       262272                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       145920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        99328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       213504                       # Number of bytes read from this memory
system.physmem.bytes_read::total               728448                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7424                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       284160                       # Number of bytes written to this memory
system.physmem.bytes_written::total            284160                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2049                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1140                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          776                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1668                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  5691                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2220                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2220                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       546909                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     74707825                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       510449                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     41565115                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       583370                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     28293447                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       473988                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     60816326                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               207497429                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       546909                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       510449                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       583370                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       473988                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2114716                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          80942592                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               80942592                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          80942592                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       546909                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     74707825                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       510449                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     41565115                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       583370                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     28293447                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       473988                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     60816326                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              288440022                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8418793                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2872618                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2509114                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       185441                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1417009                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1374662                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          207554                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5899                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3385650                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15975813                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2872618                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1582216                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3290273                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         908886                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        461197                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1669385                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        74644                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7859542                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.341825                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.165911                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4569269     58.14%     58.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          164369      2.09%     60.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          299118      3.81%     64.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          280142      3.56%     67.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          456982      5.81%     73.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          476232      6.06%     79.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          114076      1.45%     80.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           85738      1.09%     82.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1413616     17.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7859542                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.341215                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.897637                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3495679                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       447437                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3181862                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        12861                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        721693                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313717                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          729                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17877425                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1315                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        721693                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3645467                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         192882                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        48296                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3043907                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       207288                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17392410                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         69800                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        85881                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23102465                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79181724                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79181724                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913019                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8189415                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2041                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1001                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           551041                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2669194                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       582037                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        10201                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       228712                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16448672                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2001                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13843207                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18677                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5017303                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13763307                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7859542                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.761325                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.836710                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2786902     35.46%     35.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1444708     18.38%     53.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1277758     16.26%     70.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       771728      9.82%     79.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       801019     10.19%     90.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       473189      6.02%     96.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       209949      2.67%     98.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        56228      0.72%     99.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        38061      0.48%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7859542                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          54795     66.35%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17831     21.59%     87.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9963     12.06%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10863076     78.47%     78.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109603      0.79%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2376447     17.17%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       493081      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13843207                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.644322                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              82589                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005966                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35647221                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21468029                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13381814                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13925796                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34733                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       784240                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           83                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           53                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       143096                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        721693                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         128225                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         6421                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16450676                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        19852                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2669194                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       582037                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1001                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3053                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           29                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           53                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        97999                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       110025                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       208024                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13578310                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2281439                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       264896                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2762611                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2048840                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            481172                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.612857                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13397587                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13381814                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8218686                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20097899                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.589517                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.408933                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5078970                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       185731                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7137849                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.593166                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.302143                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3341347     46.81%     46.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1493396     20.92%     67.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       833430     11.68%     79.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       283992      3.98%     83.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       273352      3.83%     87.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       115026      1.61%     88.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       299222      4.19%     93.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        88996      1.25%     94.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       409088      5.73%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7137849                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371778                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931216                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       409088                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23179509                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33623799                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3651                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 559251                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.841879                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.841879                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.187819                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.187819                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62789247                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17552845                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18401772                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8418793                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2986953                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2436205                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       201385                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1244425                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1162069                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          320815                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8934                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2986143                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16404317                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2986953                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1482884                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3638873                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1065407                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        620612                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1473844                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        97627                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8107264                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.507205                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.285907                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4468391     55.12%     55.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          240127      2.96%     58.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          446046      5.50%     63.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          448139      5.53%     69.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          277293      3.42%     72.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          223881      2.76%     75.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          138252      1.71%     76.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          129234      1.59%     78.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1735901     21.41%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8107264                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.354796                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.948535                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3115091                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       614801                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3494529                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        21667                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        861175                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       504333                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          416                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19670280                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1921                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        861175                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3343035                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          99671                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       204646                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3283970                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       314763                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18958913                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        131173                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        96357                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     26643979                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     88420770                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     88420770                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16412962                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10230972                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3352                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1616                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           880628                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1753489                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       890190                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        11175                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       306638                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17863108                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3232                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14211791                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        28351                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6070326                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18556476                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples      8107264                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.752970                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.894612                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2858872     35.26%     35.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1735876     21.41%     56.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1148047     14.16%     70.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       750295      9.25%     80.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       792221      9.77%     89.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       379859      4.69%     94.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       303750      3.75%     98.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        68495      0.84%     99.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        69849      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8107264                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          88343     72.55%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16740     13.75%     86.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16693     13.71%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11888157     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       190860      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1615      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1375979      9.68%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       755180      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14211791                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.688103                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             121776                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008569                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     36680972                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23936697                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13882882                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14333567                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        45299                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       683698                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          242                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           31                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       212504                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        861175                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          51196                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8670                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17866347                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        36312                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1753489                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       890190                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1616                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6795                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           31                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       125131                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       112118                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       237249                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14021149                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1311650                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       190641                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2048928                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1987223                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            737278                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.665458                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13887333                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13882882                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8844565                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         25378893                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.649035                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348501                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9558585                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11769104                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6097271                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3232                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       203409                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7246089                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.624201                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.140369                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2827403     39.02%     39.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1995559     27.54%     66.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       828909     11.44%     78.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       412980      5.70%     83.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       411977      5.69%     89.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       166983      2.30%     91.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       167453      2.31%     94.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        89354      1.23%     95.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       345471      4.77%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7246089                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9558585                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11769104                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1747474                       # Number of memory references committed
system.switch_cpus1.commit.loads              1069788                       # Number of loads committed
system.switch_cpus1.commit.membars               1616                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1698604                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10603107                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       242697                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       345471                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24766993                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36594559                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3345                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 311529                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9558585                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11769104                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9558585                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.880757                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.880757                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.135387                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.135387                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        62978924                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19293290                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18072625                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3232                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8418793                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3093149                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2525423                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       207518                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1298473                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1215353                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          317966                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9152                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3197603                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16792106                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3093149                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1533319                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3638478                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1080064                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        680707                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1556895                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        80567                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8387648                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.475049                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.321009                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4749170     56.62%     56.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          297044      3.54%     60.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          448717      5.35%     65.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          308932      3.68%     69.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          217595      2.59%     71.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          210822      2.51%     74.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          127442      1.52%     75.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          273981      3.27%     79.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1753945     20.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8387648                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.367410                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.994598                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3289728                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       703379                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3472957                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        50928                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        870643                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       519065                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          277                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20099823                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1202                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        870643                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3475544                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          48130                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       389259                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3334224                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       269837                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19493158                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        111959                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        92270                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     27351450                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     90718161                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     90718161                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16791052                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10560398                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3492                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1673                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           808742                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1786312                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       910382                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        10793                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       216643                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18159418                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3341                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14493154                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        28996                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6079239                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18582062                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8387648                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.727916                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.917330                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3145987     37.51%     37.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1652614     19.70%     57.21% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1148057     13.69%     70.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       780101      9.30%     80.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       800701      9.55%     89.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       378653      4.51%     94.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       339557      4.05%     98.31% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        65112      0.78%     99.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        76866      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8387648                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          78719     70.66%     70.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15581     13.98%     84.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17113     15.36%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12121378     83.64%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       182812      1.26%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1668      0.01%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1424138      9.83%     94.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       763158      5.27%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14493154                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.721524                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             111413                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007687                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     37514365                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24242035                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14088377                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14604567                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        45501                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       695271                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          592                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       216521                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        870643                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          24830                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4686                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18162761                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        65620                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1786312                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       910382                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1673                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          3969                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           37                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       125451                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       113892                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       239343                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14224186                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1330694                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       268968                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2074660                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2021981                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            743966                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.689575                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14094590                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14088377                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9122005                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         25912664                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.673444                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.352029                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9762588                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12033751                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6129030                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       208989                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7517005                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.600870                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.162367                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3011165     40.06%     40.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2092345     27.83%     67.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       791582     10.53%     78.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       442873      5.89%     84.32% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       369857      4.92%     89.24% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       165896      2.21%     91.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       158205      2.10%     93.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       109171      1.45%     95.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       375911      5.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7517005                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9762588                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12033751                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1784902                       # Number of memory references committed
system.switch_cpus2.commit.loads              1091041                       # Number of loads committed
system.switch_cpus2.commit.membars               1668                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1745919                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10833523                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       248898                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       375911                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25303875                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           37196776                       # The number of ROB writes
system.switch_cpus2.timesIdled                   1661                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  31145                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9762588                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12033751                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9762588                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.862353                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.862353                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.159618                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.159618                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        63882601                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19597469                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18481608                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3336                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8418458                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2907277                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2365957                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       195427                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1231471                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1143052                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          297782                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8672                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3210391                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              15872608                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2907277                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1440834                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3333208                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1001248                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        662891                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1568539                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        77558                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8009115                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.441441                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.285805                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4675907     58.38%     58.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          178710      2.23%     60.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          233444      2.91%     63.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          353189      4.41%     67.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          343456      4.29%     72.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          260209      3.25%     75.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          153622      1.92%     77.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          232611      2.90%     80.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1577967     19.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8009115                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.345346                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.885453                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3317882                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       652386                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3210997                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        25429                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        802419                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       491782                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          219                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      18982457                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1181                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        802419                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3494131                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         112762                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       282981                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3056083                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       260737                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      18424135                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           92                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        112769                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        81956                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           12                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     25674850                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     85790461                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     85790461                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     15916720                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         9758049                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3803                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2123                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           740953                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1708991                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       901005                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        17850                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       369592                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          17120030                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3641                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13765535                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        25721                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      5595989                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     17039999                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          533                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8009115                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.718734                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.888666                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2877212     35.92%     35.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1730236     21.60%     57.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1138635     14.22%     71.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       751139      9.38%     81.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       704664      8.80%     89.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       378419      4.72%     94.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       276790      3.46%     98.10% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        83039      1.04%     99.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        68981      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8009115                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          67199     69.74%     69.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         13749     14.27%     84.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        15408     15.99%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11459470     83.25%     83.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       194523      1.41%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1554      0.01%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1359484      9.88%     94.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       750504      5.45%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13765535                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.635161                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              96356                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007000                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     35662262                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     22719747                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13376987                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13861891                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        47035                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       658681                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          223                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           92                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       227880                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        802419                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          70529                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9448                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     17123671                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       112469                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1708991                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       901005                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2087                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7163                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           92                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       118855                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       110504                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       229359                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13500119                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1278839                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       265416                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2013871                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1891393                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            735032                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.603633                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13380682                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13376987                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8592787                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         24128369                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.589007                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356128                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9321691                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11456996                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      5666661                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3108                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       198348                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7206696                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.589771                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.135249                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2874044     39.88%     39.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2030857     28.18%     68.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       742647     10.30%     78.37% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       425708      5.91%     84.27% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       358053      4.97%     89.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       187192      2.60%     91.84% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       167811      2.33%     94.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        74389      1.03%     95.20% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       345995      4.80%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7206696                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9321691                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11456996                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1723422                       # Number of memory references committed
system.switch_cpus3.commit.loads              1050305                       # Number of loads committed
system.switch_cpus3.commit.membars               1554                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1643360                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10326826                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       233804                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       345995                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            23984358                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           35050294                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3396                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 409343                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9321691                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11456996                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9321691                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.903104                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.903104                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.107292                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.107292                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        60745882                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18482521                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17529708                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3108                       # number of misc regfile writes
system.l20.replacements                          2064                       # number of replacements
system.l20.tagsinuse                             2048                       # Cycle average of tags in use
system.l20.total_refs                           93191                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4112                       # Sample count of references to valid blocks.
system.l20.avg_refs                         22.663181                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks                  27                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    10.217571                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   935.916060                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1074.866368                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.013184                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.004989                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.456990                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.524837                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         2993                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   2993                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             714                       # number of Writeback hits
system.l20.Writeback_hits::total                  714                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         2993                       # number of demand (read+write) hits
system.l20.demand_hits::total                    2993                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         2993                       # number of overall hits
system.l20.overall_hits::total                   2993                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         2049                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 2064                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         2049                       # number of demand (read+write) misses
system.l20.demand_misses::total                  2064                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         2049                       # number of overall misses
system.l20.overall_misses::total                 2064                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3288190                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    327870450                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      331158640                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3288190                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    327870450                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       331158640                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3288190                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    327870450                       # number of overall miss cycles
system.l20.overall_miss_latency::total      331158640                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5042                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5057                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          714                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              714                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5042                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5057                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5042                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5057                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.406386                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.408147                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.406386                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.408147                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.406386                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.408147                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 219212.666667                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 160014.860908                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 160445.077519                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 219212.666667                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 160014.860908                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 160445.077519                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 219212.666667                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 160014.860908                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 160445.077519                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 299                       # number of writebacks
system.l20.writebacks::total                      299                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         2049                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            2064                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         2049                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             2064                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         2049                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            2064                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      3114993                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    304456966                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    307571959                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      3114993                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    304456966                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    307571959                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      3114993                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    304456966                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    307571959                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.406386                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.408147                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.406386                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.408147                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.406386                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.408147                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 207666.200000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 148588.075159                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 149017.421996                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 207666.200000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 148588.075159                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 149017.421996                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 207666.200000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 148588.075159                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 149017.421996                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1155                       # number of replacements
system.l21.tagsinuse                             2048                       # Cycle average of tags in use
system.l21.total_refs                          168555                       # Total number of references to valid blocks.
system.l21.sampled_refs                          3203                       # Sample count of references to valid blocks.
system.l21.avg_refs                         52.624102                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           24.212121                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.423471                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   565.616646                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1444.747761                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.011822                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.006554                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.276180                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.705443                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         2652                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   2652                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             881                       # number of Writeback hits
system.l21.Writeback_hits::total                  881                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         2652                       # number of demand (read+write) hits
system.l21.demand_hits::total                    2652                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         2652                       # number of overall hits
system.l21.overall_hits::total                   2652                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1140                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1154                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1140                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1154                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1140                       # number of overall misses
system.l21.overall_misses::total                 1154                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2619380                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    193584367                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      196203747                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2619380                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    193584367                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       196203747                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2619380                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    193584367                       # number of overall miss cycles
system.l21.overall_miss_latency::total      196203747                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         3792                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               3806                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          881                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              881                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         3792                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                3806                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         3792                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               3806                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.300633                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.303205                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.300633                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.303205                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.300633                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.303205                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 187098.571429                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 169810.848246                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 170020.577990                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 187098.571429                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 169810.848246                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 170020.577990                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 187098.571429                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 169810.848246                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 170020.577990                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 507                       # number of writebacks
system.l21.writebacks::total                      507                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1140                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1154                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1140                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1154                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1140                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1154                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2458026                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    180428660                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    182886686                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2458026                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    180428660                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    182886686                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2458026                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    180428660                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    182886686                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.300633                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.303205                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.300633                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.303205                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.300633                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.303205                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 175573.285714                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 158270.754386                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 158480.663778                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 175573.285714                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 158270.754386                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 158480.663778                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 175573.285714                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 158270.754386                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 158480.663778                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           792                       # number of replacements
system.l22.tagsinuse                             2048                       # Cycle average of tags in use
system.l22.total_refs                          182771                       # Total number of references to valid blocks.
system.l22.sampled_refs                          2840                       # Sample count of references to valid blocks.
system.l22.avg_refs                         64.355986                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks                  35                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    14.503091                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   381.641765                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1616.855144                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.017090                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.007082                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.186349                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.789480                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data         2461                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   2461                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             812                       # number of Writeback hits
system.l22.Writeback_hits::total                  812                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data         2461                       # number of demand (read+write) hits
system.l22.demand_hits::total                    2461                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data         2461                       # number of overall hits
system.l22.overall_hits::total                   2461                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          776                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  792                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          776                       # number of demand (read+write) misses
system.l22.demand_misses::total                   792                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          776                       # number of overall misses
system.l22.overall_misses::total                  792                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2868756                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    132057749                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      134926505                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2868756                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    132057749                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       134926505                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2868756                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    132057749                       # number of overall miss cycles
system.l22.overall_miss_latency::total      134926505                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         3237                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               3253                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          812                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              812                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         3237                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                3253                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         3237                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               3253                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.239728                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.243468                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.239728                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.243468                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.239728                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.243468                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 179297.250000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 170177.511598                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 170361.748737                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 179297.250000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 170177.511598                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 170361.748737                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 179297.250000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 170177.511598                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 170361.748737                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 440                       # number of writebacks
system.l22.writebacks::total                      440                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          776                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             792                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          776                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              792                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          776                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             792                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2685453                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    123192449                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    125877902                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2685453                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    123192449                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    125877902                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2685453                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    123192449                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    125877902                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.239728                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.243468                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.239728                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.243468                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.239728                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.243468                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 167840.812500                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 158753.155928                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 158936.744949                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 167840.812500                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 158753.155928                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 158936.744949                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 167840.812500                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 158753.155928                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 158936.744949                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1682                       # number of replacements
system.l23.tagsinuse                      2047.994723                       # Cycle average of tags in use
system.l23.total_refs                          172570                       # Total number of references to valid blocks.
system.l23.sampled_refs                          3730                       # Sample count of references to valid blocks.
system.l23.avg_refs                         46.265416                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           27.246267                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    11.484736                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   790.017937                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1219.245784                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.013304                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.005608                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.385751                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.595335                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999997                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data         3193                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   3193                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            1792                       # number of Writeback hits
system.l23.Writeback_hits::total                 1792                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data         3193                       # number of demand (read+write) hits
system.l23.demand_hits::total                    3193                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data         3193                       # number of overall hits
system.l23.overall_hits::total                   3193                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1669                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1682                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1669                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1682                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1669                       # number of overall misses
system.l23.overall_misses::total                 1682                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      1948859                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    256101551                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      258050410                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      1948859                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    256101551                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       258050410                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      1948859                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    256101551                       # number of overall miss cycles
system.l23.overall_miss_latency::total      258050410                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         4862                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               4875                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         1792                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             1792                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         4862                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                4875                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         4862                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               4875                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.343274                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.345026                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.343274                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.345026                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.343274                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.345026                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 149912.230769                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 153446.106052                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 153418.793103                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 149912.230769                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 153446.106052                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 153418.793103                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 149912.230769                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 153446.106052                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 153418.793103                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 974                       # number of writebacks
system.l23.writebacks::total                      974                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1669                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1682                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1669                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1682                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1669                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1682                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      1799902                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    237058680                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    238858582                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      1799902                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    237058680                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    238858582                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      1799902                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    237058680                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    238858582                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.343274                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.345026                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.343274                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.345026                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.343274                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.345026                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst       138454                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 142036.357100                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 142008.669441                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst       138454                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 142036.357100                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 142008.669441                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst       138454                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 142036.357100                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 142008.669441                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.863577                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001701479                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1848157.710332                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.863577                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.023820                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868371                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1669365                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1669365                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1669365                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1669365                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1669365                       # number of overall hits
system.cpu0.icache.overall_hits::total        1669365                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           20                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           20                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           20                       # number of overall misses
system.cpu0.icache.overall_misses::total           20                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4863438                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4863438                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4863438                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4863438                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4863438                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4863438                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1669385                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1669385                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1669385                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1669385                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1669385                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1669385                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000012                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000012                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 243171.900000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 243171.900000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 243171.900000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 243171.900000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 243171.900000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 243171.900000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            5                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            5                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3303467                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3303467                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3303467                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3303467                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3303467                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3303467                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 220231.133333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 220231.133333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 220231.133333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 220231.133333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 220231.133333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 220231.133333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5042                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223935766                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5298                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42267.981502                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   198.955045                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    57.044955                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.777168                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.222832                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2067409                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2067409                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1001                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1001                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2504349                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2504349                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2504349                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2504349                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        17363                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        17363                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        17363                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         17363                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        17363                       # number of overall misses
system.cpu0.dcache.overall_misses::total        17363                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1925003913                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1925003913                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1925003913                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1925003913                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1925003913                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1925003913                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2084772                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2084772                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2521712                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2521712                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2521712                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2521712                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008328                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008328                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006885                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006885                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006885                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006885                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 110868.162933                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 110868.162933                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 110868.162933                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 110868.162933                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 110868.162933                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 110868.162933                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          714                       # number of writebacks
system.cpu0.dcache.writebacks::total              714                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        12321                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        12321                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        12321                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        12321                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        12321                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        12321                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5042                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5042                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5042                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5042                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5042                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5042                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    351201819                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    351201819                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    351201819                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    351201819                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    351201819                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    351201819                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002418                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002418                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001999                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001999                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001999                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001999                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 69655.259619                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 69655.259619                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 69655.259619                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 69655.259619                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 69655.259619                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 69655.259619                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.958956                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1086113512                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2345817.520518                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.958956                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022370                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741921                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1473828                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1473828                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1473828                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1473828                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1473828                       # number of overall hits
system.cpu1.icache.overall_hits::total        1473828                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2991025                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2991025                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2991025                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2991025                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2991025                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2991025                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1473844                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1473844                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1473844                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1473844                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1473844                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1473844                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 186939.062500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 186939.062500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 186939.062500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 186939.062500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 186939.062500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 186939.062500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2633380                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2633380                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2633380                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2633380                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2633380                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2633380                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 188098.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 188098.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 188098.571429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 188098.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 188098.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 188098.571429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3792                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               166234182                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4048                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              41065.756423                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   219.297975                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    36.702025                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.856633                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.143367                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1000003                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1000003                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       674505                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        674505                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1616                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1616                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1616                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1616                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1674508                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1674508                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1674508                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1674508                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         9889                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9889                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         9889                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          9889                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         9889                       # number of overall misses
system.cpu1.dcache.overall_misses::total         9889                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    802137216                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    802137216                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    802137216                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    802137216                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    802137216                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    802137216                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1009892                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1009892                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       674505                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       674505                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1616                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1616                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1616                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1616                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1684397                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1684397                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1684397                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1684397                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009792                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009792                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005871                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005871                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005871                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005871                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 81114.087977                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 81114.087977                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 81114.087977                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 81114.087977                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 81114.087977                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 81114.087977                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          881                       # number of writebacks
system.cpu1.dcache.writebacks::total              881                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6097                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6097                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6097                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6097                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6097                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6097                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3792                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3792                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3792                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3792                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3792                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3792                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    211305299                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    211305299                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    211305299                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    211305299                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    211305299                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    211305299                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003755                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003755                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002251                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002251                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002251                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002251                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 55723.971255                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 55723.971255                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 55723.971255                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 55723.971255                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 55723.971255                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 55723.971255                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.586293                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1089498161                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2358221.127706                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.586293                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024978                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.739722                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1556874                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1556874                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1556874                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1556874                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1556874                       # number of overall hits
system.cpu2.icache.overall_hits::total        1556874                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           21                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           21                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           21                       # number of overall misses
system.cpu2.icache.overall_misses::total           21                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4030510                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4030510                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4030510                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4030510                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4030510                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4030510                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1556895                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1556895                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1556895                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1556895                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1556895                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1556895                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000013                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000013                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 191929.047619                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 191929.047619                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 191929.047619                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 191929.047619                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 191929.047619                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 191929.047619                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            5                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            5                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2885044                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2885044                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2885044                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2885044                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2885044                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2885044                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 180315.250000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 180315.250000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 180315.250000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 180315.250000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 180315.250000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 180315.250000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3237                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               161292616                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3493                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              46175.956484                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   213.428637                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    42.571363                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.833706                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.166294                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1013082                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1013082                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       690525                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        690525                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1672                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1672                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1668                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1668                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1703607                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1703607                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1703607                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1703607                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         6525                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         6525                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         6525                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          6525                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         6525                       # number of overall misses
system.cpu2.dcache.overall_misses::total         6525                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    367384184                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    367384184                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    367384184                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    367384184                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    367384184                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    367384184                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1019607                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1019607                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       690525                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       690525                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1672                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1672                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1668                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1668                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1710132                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1710132                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1710132                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1710132                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006400                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006400                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003815                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003815                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003815                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003815                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 56304.089502                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 56304.089502                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 56304.089502                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 56304.089502                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 56304.089502                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 56304.089502                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          812                       # number of writebacks
system.cpu2.dcache.writebacks::total              812                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3288                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3288                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3288                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3288                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3288                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3288                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3237                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3237                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3237                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3237                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3237                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3237                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    151160824                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    151160824                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    151160824                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    151160824                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    151160824                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    151160824                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003175                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003175                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001893                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001893                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001893                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001893                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 46697.814025                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 46697.814025                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 46697.814025                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 46697.814025                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 46697.814025                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 46697.814025                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.970856                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1086621713                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2190769.582661                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.970856                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020787                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794825                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1568518                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1568518                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1568518                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1568518                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1568518                       # number of overall hits
system.cpu3.icache.overall_hits::total        1568518                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           21                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           21                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           21                       # number of overall misses
system.cpu3.icache.overall_misses::total           21                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3053547                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3053547                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3053547                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3053547                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3053547                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3053547                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1568539                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1568539                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1568539                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1568539                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1568539                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1568539                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst       145407                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total       145407                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst       145407                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total       145407                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst       145407                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total       145407                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            8                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            8                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      1961859                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      1961859                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      1961859                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      1961859                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      1961859                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      1961859                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 150912.230769                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 150912.230769                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 150912.230769                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 150912.230769                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 150912.230769                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 150912.230769                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4861                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               170726686                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5117                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              33364.605433                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.389407                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.610593                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.884334                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.115666                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       972711                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         972711                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       669617                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        669617                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1625                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1625                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1554                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1554                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1642328                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1642328                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1642328                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1642328                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        12401                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        12401                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          306                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          306                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12707                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12707                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12707                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12707                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1043265289                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1043265289                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     45875287                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     45875287                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1089140576                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1089140576                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1089140576                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1089140576                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       985112                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       985112                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       669923                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       669923                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1625                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1625                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1554                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1554                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1655035                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1655035                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1655035                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1655035                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012588                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012588                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000457                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000457                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007678                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007678                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007678                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007678                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 84127.513023                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 84127.513023                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 149919.238562                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 149919.238562                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 85711.857716                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 85711.857716                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 85711.857716                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 85711.857716                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1792                       # number of writebacks
system.cpu3.dcache.writebacks::total             1792                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         7539                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         7539                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          306                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          306                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         7845                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         7845                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         7845                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         7845                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4862                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4862                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4862                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4862                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4862                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4862                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    283297862                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    283297862                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    283297862                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    283297862                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    283297862                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    283297862                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004935                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004935                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002938                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002938                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002938                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002938                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 58267.762649                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 58267.762649                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 58267.762649                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 58267.762649                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 58267.762649                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 58267.762649                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
