

================================================================
== Vivado HLS Report for 'exp_16_8_s'
================================================================
* Date:           Mon Jan  7 16:14:03 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        CNN
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.650|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    5|    5|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.83>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_V)"   --->   Operation 7 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%loc_V = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %x_V_read, i32 8, i32 11)" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:189]   --->   Operation 8 'partselect' 'loc_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = trunc i16 %x_V_read to i8"   --->   Operation 9 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%loc_V_1 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp, i3 0)" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 10 'bitconcatenate' 'loc_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %x_V_read, i32 15)" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:195]   --->   Operation 11 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %x_V_read, i32 11)" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:195]   --->   Operation 12 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp)   --->   "%not_s = xor i1 %tmp_14, %tmp_13" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:195]   --->   Operation 13 'xor' 'not_s' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %x_V_read, i32 12)" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:195]   --->   Operation 14 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp)   --->   "%not_1 = xor i1 %tmp_15, %tmp_13" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:195]   --->   Operation 15 'xor' 'not_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node tmp3)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %x_V_read, i32 13)" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:195]   --->   Operation 16 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node tmp3)   --->   "%not_2 = xor i1 %tmp_16, %tmp_13" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:195]   --->   Operation 17 'xor' 'not_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node tmp3)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %x_V_read, i32 14)" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:195]   --->   Operation 18 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node tmp3)   --->   "%not_3 = xor i1 %tmp_17, %tmp_13" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:195]   --->   Operation 19 'xor' 'not_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.30ns)   --->   "%tmp_s = icmp eq i4 %loc_V, 7" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:198]   --->   Operation 20 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.88ns)   --->   "%tmp_2 = icmp ugt i11 %loc_V_1, -768" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:198]   --->   Operation 21 'icmp' 'tmp_2' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node tmp3)   --->   "%or_cond = and i1 %tmp_s, %tmp_2" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:198]   --->   Operation 22 'and' 'or_cond' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_Result_s = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %x_V_read, i32 7, i32 10)" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:206]   --->   Operation 23 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%loc_V_2 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %x_V_read, i32 2, i32 6)" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:208]   --->   Operation 24 'partselect' 'loc_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_18 = trunc i16 %x_V_read to i2"   --->   Operation 25 'trunc' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%loc_V_3 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_18, i3 0)" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:211]   --->   Operation 26 'bitconcatenate' 'loc_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_3 = zext i5 %loc_V_3 to i64" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:218]   --->   Operation 27 'zext' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%f_x_lsb_table_addr = getelementptr [32 x i11]* @f_x_lsb_table, i64 0, i64 %tmp_3" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:218]   --->   Operation 28 'getelementptr' 'f_x_lsb_table_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (3.25ns)   --->   "%f_x_lsb_V = load i11* %f_x_lsb_table_addr, align 2" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:218]   --->   Operation 29 'load' 'f_x_lsb_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_4 = zext i5 %loc_V_2 to i64" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:233]   --->   Operation 30 'zext' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%exp_x_msb_2_m_1_tabl_1 = getelementptr [32 x i25]* @exp_x_msb_2_m_1_tabl, i64 0, i64 %tmp_4" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:233]   --->   Operation 31 'getelementptr' 'exp_x_msb_2_m_1_tabl_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (3.25ns)   --->   "%p_Val2_8 = load i25* %exp_x_msb_2_m_1_tabl_1, align 4" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:233]   --->   Operation 32 'load' 'p_Val2_8' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp)   --->   "%tmp2 = or i1 %not_s, %not_1" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:195]   --->   Operation 33 'or' 'tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node tmp3)   --->   "%tmp4 = or i1 %not_3, %or_cond" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:195]   --->   Operation 34 'or' 'tmp4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp3 = or i1 %tmp4, %not_2" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:195]   --->   Operation 35 'or' 'tmp3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp = or i1 %tmp3, %tmp2" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:195]   --->   Operation 36 'or' 'sel_tmp' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 37 [1/2] (3.25ns)   --->   "%f_x_lsb_V = load i11* %f_x_lsb_table_addr, align 2" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:218]   --->   Operation 37 'load' 'f_x_lsb_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>
ST_2 : Operation 38 [1/2] (3.25ns)   --->   "%p_Val2_8 = load i25* %exp_x_msb_2_m_1_tabl_1, align 4" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:233]   --->   Operation 38 'load' 'p_Val2_8' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>

State 3 <SV = 2> <Delay = 6.65>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%p_Result_s_25 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %tmp_13, i4 %p_Result_s)" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:206]   --->   Operation 39 'bitconcatenate' 'p_Result_s_25' <Predicate = (!sel_tmp)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%p_Result_1 = call i18 @_ssdm_op_BitConcatenate.i18.i2.i5.i11(i2 %tmp_18, i5 0, i11 %f_x_lsb_V)" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:221]   --->   Operation 40 'bitconcatenate' 'p_Result_1' <Predicate = (!sel_tmp)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%OP1_V = zext i25 %p_Val2_8 to i43" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:235]   --->   Operation 41 'zext' 'OP1_V' <Predicate = (!sel_tmp)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%OP2_V = zext i18 %p_Result_1 to i43" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:235]   --->   Operation 42 'zext' 'OP2_V' <Predicate = (!sel_tmp)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (6.65ns)   --->   "%r_V_3 = mul i43 %OP1_V, %OP2_V" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:235]   --->   Operation 43 'mul' 'r_V_3' <Predicate = (!sel_tmp)> <Delay = 6.65> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%p_Val2_4 = call i19 @_ssdm_op_PartSelect.i19.i43.i32.i32(i43 %r_V_3, i32 24, i32 42)" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:236]   --->   Operation 44 'partselect' 'p_Val2_4' <Predicate = (!sel_tmp)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_7 = zext i5 %p_Result_s_25 to i64" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:249]   --->   Operation 45 'zext' 'tmp_7' <Predicate = (!sel_tmp)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%exp_x_msb_1_table_ad = getelementptr [32 x i25]* @exp_x_msb_1_table, i64 0, i64 %tmp_7" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:249]   --->   Operation 46 'getelementptr' 'exp_x_msb_1_table_ad' <Predicate = (!sel_tmp)> <Delay = 0.00>
ST_3 : Operation 47 [2/2] (3.25ns)   --->   "%p_Val2_10 = load i25* %exp_x_msb_1_table_ad, align 4" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:249]   --->   Operation 47 'load' 'p_Val2_10' <Predicate = (!sel_tmp)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>

State 4 <SV = 3> <Delay = 4.51>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_6 = zext i19 %p_Val2_4 to i20" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:237]   --->   Operation 48 'zext' 'tmp_6' <Predicate = (!sel_tmp)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_8 = call i19 @_ssdm_op_BitConcatenate.i19.i2.i5.i11.i1(i2 %tmp_18, i5 0, i11 %f_x_lsb_V, i1 false)" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:237]   --->   Operation 49 'bitconcatenate' 'tmp_8' <Predicate = (!sel_tmp)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_8_cast = zext i19 %tmp_8 to i20" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:237]   --->   Operation 50 'zext' 'tmp_8_cast' <Predicate = (!sel_tmp)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (2.16ns)   --->   "%p_Val2_6 = add i20 %tmp_8_cast, %tmp_6" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:237]   --->   Operation 51 'add' 'p_Val2_6' <Predicate = (!sel_tmp)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_9 = zext i20 %p_Val2_6 to i25" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:237]   --->   Operation 52 'zext' 'tmp_9' <Predicate = (!sel_tmp)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (2.34ns)   --->   "%p_Val2_s = add i25 %p_Val2_8, %tmp_9" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:237]   --->   Operation 53 'add' 'p_Val2_s' <Predicate = (!sel_tmp)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/2] (3.25ns)   --->   "%p_Val2_10 = load i25* %exp_x_msb_1_table_ad, align 4" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:249]   --->   Operation 54 'load' 'p_Val2_10' <Predicate = (!sel_tmp)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>

State 5 <SV = 4> <Delay = 6.65>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%OP1_V_1 = zext i25 %p_Val2_10 to i50" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:250]   --->   Operation 55 'zext' 'OP1_V_1' <Predicate = (!sel_tmp)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%OP2_V_1 = zext i25 %p_Val2_s to i50" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:250]   --->   Operation 56 'zext' 'OP2_V_1' <Predicate = (!sel_tmp)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (6.65ns)   --->   "%r_V_4 = mul i50 %OP1_V_1, %OP2_V_1" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:250]   --->   Operation 57 'mul' 'r_V_4' <Predicate = (!sel_tmp)> <Delay = 6.65> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%p_Val2_1 = call i25 @_ssdm_op_PartSelect.i25.i50.i32.i32(i50 %r_V_4, i32 25, i32 49)" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:251]   --->   Operation 58 'partselect' 'p_Val2_1' <Predicate = (!sel_tmp)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.31>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:45]   --->   Operation 59 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%not_Result_s = xor i1 %tmp_13, true" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:199]   --->   Operation 60 'xor' 'not_Result_s' <Predicate = (sel_tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%p_cast = select i1 %not_Result_s, i22 -1, i22 0" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:199]   --->   Operation 61 'select' 'p_cast' <Predicate = (sel_tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (2.34ns)   --->   "%p_Val2_2 = add i25 %p_Val2_10, %p_Val2_1" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:252]   --->   Operation 62 'add' 'p_Val2_2' <Predicate = (!sel_tmp)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%y_V = call i22 @_ssdm_op_PartSelect.i22.i25.i32.i32(i25 %p_Val2_2, i32 3, i32 24)" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:253]   --->   Operation 63 'partselect' 'y_V' <Predicate = (!sel_tmp)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_Val2_3 = select i1 %sel_tmp, i22 %p_cast, i22 %y_V" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:259]   --->   Operation 64 'select' 'p_Val2_3' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %p_Val2_3, i32 21)" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:259]   --->   Operation 65 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %p_Val2_3, i32 20)" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:259]   --->   Operation 66 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %p_Val2_3, i32 19)" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:259]   --->   Operation 67 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %p_Val2_3, i32 18)" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:259]   --->   Operation 68 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%tmp5 = or i1 %tmp_19, %tmp_20" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:259]   --->   Operation 69 'or' 'tmp5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%tmp6 = or i1 %tmp_21, %tmp_22" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:259]   --->   Operation 70 'or' 'tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%tmp_5 = or i1 %tmp6, %tmp5" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:259]   --->   Operation 71 'or' 'tmp_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%tmp_1 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %p_Val2_3, i32 3, i32 18)" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:271]   --->   Operation 72 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.97ns) (out node of the LUT)   --->   "%r_V = select i1 %tmp_5, i16 32767, i16 %tmp_1" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:271]   --->   Operation 73 'select' 'r_V' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "ret i16 %r_V" [/home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:871]   --->   Operation 74 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.84ns
The critical path consists of the following:
	wire read on port 'x_V' [6]  (0 ns)
	'icmp' operation ('tmp_2', /home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:198) [20]  (1.88 ns)
	'and' operation ('or_cond', /home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:198) [21]  (0 ns)
	'or' operation ('tmp4', /home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:195) [56]  (0 ns)
	'or' operation ('tmp3', /home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:195) [57]  (0.978 ns)
	'or' operation ('sel_tmp', /home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:195) [58]  (0.978 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('f_x_lsb.V', /home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:218) on array 'f_x_lsb_table' [31]  (3.25 ns)

 <State 3>: 6.65ns
The critical path consists of the following:
	'mul' operation ('r.V', /home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:235) [38]  (6.65 ns)

 <State 4>: 4.51ns
The critical path consists of the following:
	'add' operation ('__Val2__', /home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:237) [43]  (2.17 ns)
	'add' operation ('p_Val2_s', /home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:237) [45]  (2.34 ns)

 <State 5>: 6.65ns
The critical path consists of the following:
	'mul' operation ('r.V', /home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:250) [51]  (6.65 ns)

 <State 6>: 4.32ns
The critical path consists of the following:
	'add' operation ('__Val2__', /home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:252) [53]  (2.34 ns)
	'select' operation ('__Val2__', /home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:259) [59]  (0.993 ns)
	'or' operation ('tmp5', /home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:259) [64]  (0 ns)
	'or' operation ('tmp_5', /home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:259) [66]  (0 ns)
	'select' operation ('r.V', /home/hadee/Vivado/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:271) [68]  (0.978 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
