# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Topmodule_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE1107_PG1/ALU {C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:39:03 on May 16,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE1107_PG1/ALU" C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv 
# -- Compiling module Topmodule
# 
# Top level modules:
# 	Topmodule
# End time: 14:39:03 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE1107_PG1/ALU {C:/Users/jimmy/GitHub/CE1107_PG1/ALU/and_op.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:39:03 on May 16,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE1107_PG1/ALU" C:/Users/jimmy/GitHub/CE1107_PG1/ALU/and_op.sv 
# -- Compiling module and_op
# 
# Top level modules:
# 	and_op
# End time: 14:39:03 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE1107_PG1/ALU {C:/Users/jimmy/GitHub/CE1107_PG1/ALU/xor_op.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:39:03 on May 16,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE1107_PG1/ALU" C:/Users/jimmy/GitHub/CE1107_PG1/ALU/xor_op.sv 
# -- Compiling module xor_op
# 
# Top level modules:
# 	xor_op
# End time: 14:39:03 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE1107_PG1/ALU {C:/Users/jimmy/GitHub/CE1107_PG1/ALU/sub_op.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:39:03 on May 16,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE1107_PG1/ALU" C:/Users/jimmy/GitHub/CE1107_PG1/ALU/sub_op.sv 
# -- Compiling module sub_op
# 
# Top level modules:
# 	sub_op
# End time: 14:39:03 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE1107_PG1/ALU {C:/Users/jimmy/GitHub/CE1107_PG1/ALU/mul_op.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:39:03 on May 16,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE1107_PG1/ALU" C:/Users/jimmy/GitHub/CE1107_PG1/ALU/mul_op.sv 
# -- Compiling module mul_op
# 
# Top level modules:
# 	mul_op
# End time: 14:39:03 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE1107_PG1/ALU {C:/Users/jimmy/GitHub/CE1107_PG1/ALU/mux4_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:39:03 on May 16,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE1107_PG1/ALU" C:/Users/jimmy/GitHub/CE1107_PG1/ALU/mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 14:39:03 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE1107_PG1/ALU {C:/Users/jimmy/GitHub/CE1107_PG1/ALU/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:39:04 on May 16,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE1107_PG1/ALU" C:/Users/jimmy/GitHub/CE1107_PG1/ALU/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:39:04 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE1107_PG1/ALU {C:/Users/jimmy/GitHub/CE1107_PG1/ALU/HEX_SevenSeg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:39:04 on May 16,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE1107_PG1/ALU" C:/Users/jimmy/GitHub/CE1107_PG1/ALU/HEX_SevenSeg.sv 
# -- Compiling module HEX_SevenSeg
# 
# Top level modules:
# 	HEX_SevenSeg
# End time: 14:39:04 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE1107_PG1/ALU {C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:39:04 on May 16,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE1107_PG1/ALU" C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART.sv 
# -- Compiling module UART
# 
# Top level modules:
# 	UART
# End time: 14:39:04 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE1107_PG1/ALU {C:/Users/jimmy/GitHub/CE1107_PG1/ALU/pwm_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:39:04 on May 16,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE1107_PG1/ALU" C:/Users/jimmy/GitHub/CE1107_PG1/ALU/pwm_controller.sv 
# -- Compiling module pwm_controller
# 
# Top level modules:
# 	pwm_controller
# End time: 14:39:04 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE1107_PG1/ALU {C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART_FSM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:39:04 on May 16,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE1107_PG1/ALU" C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART_FSM.sv 
# -- Compiling module UART_FSM
# -- Compiling module State_Transition
# -- Compiling module Output_Logic
# 
# Top level modules:
# 	UART_FSM
# End time: 14:39:04 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE1107_PG1/ALU {C:/Users/jimmy/GitHub/CE1107_PG1/ALU/mux2_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:39:04 on May 16,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE1107_PG1/ALU" C:/Users/jimmy/GitHub/CE1107_PG1/ALU/mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 14:39:04 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE1107_PG1/ALU {C:/Users/jimmy/GitHub/CE1107_PG1/ALU/tb_UART.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:39:04 on May 16,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE1107_PG1/ALU" C:/Users/jimmy/GitHub/CE1107_PG1/ALU/tb_UART.sv 
# -- Compiling module tb_UART
# 
# Top level modules:
# 	tb_UART
# End time: 14:39:04 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_UART
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_UART 
# Start time: 14:39:05 on May 16,2025
# Loading sv_std.std
# Loading work.tb_UART
# Loading work.UART
# Loading work.UART_FSM
# Loading work.State_Transition
# Loading work.mux2_1
# Loading work.Output_Logic
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Prueba 1: Se esperaba 5a, se recibio xx
# Prueba 1 ERROR: dato recibido incorrecto.
# Prueba 2: Se esperaba a3, se recibio xx
# Prueba 2 ERROR: dato recibido incorrecto.
# Prueba 3: Se esperaba b3, se recibio xx
# Prueba 3 ERROR: dato recibido incorrecto.
# 
# 3 PRUEBA(S) FALLARON
# ** Note: $finish    : C:/Users/jimmy/GitHub/CE1107_PG1/ALU/tb_UART.sv(74)
#    Time: 573980 ns  Iteration: 0  Instance: /tb_UART
# End time: 14:39:10 on May 16,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
