{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1665169591519 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1665169591520 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 07 16:06:31 2022 " "Processing started: Fri Oct 07 16:06:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1665169591520 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1665169591520 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pratica2 -c pratica2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pratica2 -c pratica2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1665169591520 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1665169592033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/rom.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665169592082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665169592082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/ram.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665169592084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665169592084 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r0 R0 pratica2.v(10) " "Verilog HDL Declaration information at pratica2.v(10): object \"r0\" differs only in case from object \"R0\" in the same scope" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665169592087 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r1 R1 pratica2.v(10) " "Verilog HDL Declaration information at pratica2.v(10): object \"r1\" differs only in case from object \"R1\" in the same scope" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665169592087 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r2 R2 pratica2.v(10) " "Verilog HDL Declaration information at pratica2.v(10): object \"r2\" differs only in case from object \"R2\" in the same scope" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665169592087 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r3 R3 pratica2.v(10) " "Verilog HDL Declaration information at pratica2.v(10): object \"r3\" differs only in case from object \"R3\" in the same scope" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665169592087 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r4 R4 pratica2.v(10) " "Verilog HDL Declaration information at pratica2.v(10): object \"r4\" differs only in case from object \"R4\" in the same scope" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665169592087 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r5 R5 pratica2.v(10) " "Verilog HDL Declaration information at pratica2.v(10): object \"r5\" differs only in case from object \"R5\" in the same scope" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665169592087 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r6 R6 pratica2.v(10) " "Verilog HDL Declaration information at pratica2.v(10): object \"r6\" differs only in case from object \"R6\" in the same scope" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665169592087 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc PC pratica2.v(10) " "Verilog HDL Declaration information at pratica2.v(10): object \"pc\" differs only in case from object \"PC\" in the same scope" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665169592087 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "g G pratica2.v(10) " "Verilog HDL Declaration information at pratica2.v(10): object \"g\" differs only in case from object \"G\" in the same scope" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665169592087 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DATA data pratica2.v(9) " "Verilog HDL Declaration information at pratica2.v(9): object \"DATA\" differs only in case from object \"data\" in the same scope" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665169592087 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr ADDR pratica2.v(10) " "Verilog HDL Declaration information at pratica2.v(10): object \"addr\" differs only in case from object \"ADDR\" in the same scope" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665169592087 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dout DOUT pratica2.v(10) " "Verilog HDL Declaration information at pratica2.v(10): object \"dout\" differs only in case from object \"DOUT\" in the same scope" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665169592087 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "pratica2.v(311) " "Verilog HDL warning at pratica2.v(311): extended using \"x\" or \"z\"" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 311 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1665169592087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pratica2.v 7 7 " "Found 7 design units, including 7 entities, in source file pratica2.v" { { "Info" "ISGN_ENTITY_NAME" "1 pratica2 " "Found entity 1: pratica2" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665169592088 ""} { "Info" "ISGN_ENTITY_NAME" "2 dec3to8 " "Found entity 2: dec3to8" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665169592088 ""} { "Info" "ISGN_ENTITY_NAME" "3 regn " "Found entity 3: regn" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 303 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665169592088 ""} { "Info" "ISGN_ENTITY_NAME" "4 ULAn " "Found entity 4: ULAn" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 319 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665169592088 ""} { "Info" "ISGN_ENTITY_NAME" "5 programCounter " "Found entity 5: programCounter" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 350 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665169592088 ""} { "Info" "ISGN_ENTITY_NAME" "6 W " "Found entity 6: W" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 374 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665169592088 ""} { "Info" "ISGN_ENTITY_NAME" "7 F " "Found entity 7: F" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 388 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665169592088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665169592088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665169592090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665169592090 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pratica2 " "Elaborating entity \"pratica2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1665169592135 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Select pratica2.v(88) " "Verilog HDL Always Construct warning at pratica2.v(88): inferring latch(es) for variable \"Select\", which holds its previous value in one or more paths through the always construct" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 88 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1665169592137 "|pratica2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select\[0\] pratica2.v(88) " "Inferred latch for \"Select\[0\]\" at pratica2.v(88)" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665169592137 "|pratica2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select\[1\] pratica2.v(88) " "Inferred latch for \"Select\[1\]\" at pratica2.v(88)" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665169592137 "|pratica2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select\[2\] pratica2.v(88) " "Inferred latch for \"Select\[2\]\" at pratica2.v(88)" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665169592137 "|pratica2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select\[3\] pratica2.v(88) " "Inferred latch for \"Select\[3\]\" at pratica2.v(88)" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665169592137 "|pratica2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 dec3to8:decX " "Elaborating entity \"dec3to8\" for hierarchy \"dec3to8:decX\"" {  } { { "pratica2.v" "decX" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169592139 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "pratica2.v(291) " "Verilog HDL Case Statement warning at pratica2.v(291): incomplete case statement has no default case item" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 291 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1665169592140 "|pratica2|dec3to8:decX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y pratica2.v(288) " "Verilog HDL Always Construct warning at pratica2.v(288): inferring latch(es) for variable \"Y\", which holds its previous value in one or more paths through the always construct" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 288 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1665169592140 "|pratica2|dec3to8:decX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[0\] pratica2.v(291) " "Inferred latch for \"Y\[0\]\" at pratica2.v(291)" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665169592140 "|pratica2|dec3to8:decX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[1\] pratica2.v(291) " "Inferred latch for \"Y\[1\]\" at pratica2.v(291)" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665169592140 "|pratica2|dec3to8:decX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[2\] pratica2.v(291) " "Inferred latch for \"Y\[2\]\" at pratica2.v(291)" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665169592140 "|pratica2|dec3to8:decX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[3\] pratica2.v(291) " "Inferred latch for \"Y\[3\]\" at pratica2.v(291)" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665169592140 "|pratica2|dec3to8:decX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[4\] pratica2.v(291) " "Inferred latch for \"Y\[4\]\" at pratica2.v(291)" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665169592140 "|pratica2|dec3to8:decX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[5\] pratica2.v(291) " "Inferred latch for \"Y\[5\]\" at pratica2.v(291)" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665169592140 "|pratica2|dec3to8:decX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[6\] pratica2.v(291) " "Inferred latch for \"Y\[6\]\" at pratica2.v(291)" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665169592140 "|pratica2|dec3to8:decX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:memDados " "Elaborating entity \"ram\" for hierarchy \"ram:memDados\"" {  } { { "pratica2.v" "memDados" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169592142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:memDados\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:memDados\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/ram.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169592181 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:memDados\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:memDados\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/ram.v" 50 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665169592182 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:memDados\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:memDados\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169592183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169592183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file data_mem.mif " "Parameter \"init_file\" = \"data_mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169592183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169592183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169592183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169592183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169592183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169592183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169592183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169592183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169592183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169592183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169592183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169592183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169592183 ""}  } { { "ram.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/ram.v" 50 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1665169592183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d0f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d0f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d0f1 " "Found entity 1: altsyncram_d0f1" {  } { { "db/altsyncram_d0f1.tdf" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/db/altsyncram_d0f1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665169592237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665169592237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d0f1 ram:memDados\|altsyncram:altsyncram_component\|altsyncram_d0f1:auto_generated " "Elaborating entity \"altsyncram_d0f1\" for hierarchy \"ram:memDados\|altsyncram:altsyncram_component\|altsyncram_d0f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169592239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:memInst " "Elaborating entity \"rom\" for hierarchy \"rom:memInst\"" {  } { { "pratica2.v" "memInst" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169592243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom:memInst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom:memInst\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "altsyncram_component" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/rom.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169592250 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:memInst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom:memInst\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/rom.v" 46 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665169592251 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:memInst\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom:memInst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169592251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169592251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file inst_mem.mif " "Parameter \"init_file\" = \"inst_mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169592251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169592251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169592251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169592251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169592251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169592251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169592251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169592251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169592251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169592251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169592251 ""}  } { { "rom.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/rom.v" 46 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1665169592251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r081.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r081.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r081 " "Found entity 1: altsyncram_r081" {  } { { "db/altsyncram_r081.tdf" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/db/altsyncram_r081.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665169592306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665169592306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r081 rom:memInst\|altsyncram:altsyncram_component\|altsyncram_r081:auto_generated " "Elaborating entity \"altsyncram_r081\" for hierarchy \"rom:memInst\|altsyncram:altsyncram_component\|altsyncram_r081:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169592307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn regn:reg_0 " "Elaborating entity \"regn\" for hierarchy \"regn:reg_0\"" {  } { { "pratica2.v" "reg_0" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169592310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programCounter programCounter:PC_1 " "Elaborating entity \"programCounter\" for hierarchy \"programCounter:PC_1\"" {  } { { "pratica2.v" "PC_1" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169592316 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pratica2.v(365) " "Verilog HDL assignment warning at pratica2.v(365): truncated value with size 32 to match size of target (16)" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1665169592317 "|pratica2|programCounter:PC_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "W W:wren " "Elaborating entity \"W\" for hierarchy \"W:wren\"" {  } { { "pratica2.v" "wren" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169592320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULAn ULAn:ula " "Elaborating entity \"ULAn\" for hierarchy \"ULAn:ula\"" {  } { { "pratica2.v" "ula" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169592323 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result pratica2.v(326) " "Verilog HDL Always Construct warning at pratica2.v(326): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 326 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1665169592324 "|pratica2|ULAn:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] pratica2.v(330) " "Inferred latch for \"result\[0\]\" at pratica2.v(330)" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665169592324 "|pratica2|ULAn:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] pratica2.v(330) " "Inferred latch for \"result\[1\]\" at pratica2.v(330)" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665169592324 "|pratica2|ULAn:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] pratica2.v(330) " "Inferred latch for \"result\[2\]\" at pratica2.v(330)" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665169592324 "|pratica2|ULAn:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] pratica2.v(330) " "Inferred latch for \"result\[3\]\" at pratica2.v(330)" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665169592324 "|pratica2|ULAn:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] pratica2.v(330) " "Inferred latch for \"result\[4\]\" at pratica2.v(330)" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665169592324 "|pratica2|ULAn:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] pratica2.v(330) " "Inferred latch for \"result\[5\]\" at pratica2.v(330)" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665169592324 "|pratica2|ULAn:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] pratica2.v(330) " "Inferred latch for \"result\[6\]\" at pratica2.v(330)" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665169592324 "|pratica2|ULAn:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] pratica2.v(330) " "Inferred latch for \"result\[7\]\" at pratica2.v(330)" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665169592324 "|pratica2|ULAn:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] pratica2.v(330) " "Inferred latch for \"result\[8\]\" at pratica2.v(330)" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665169592324 "|pratica2|ULAn:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] pratica2.v(330) " "Inferred latch for \"result\[9\]\" at pratica2.v(330)" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665169592324 "|pratica2|ULAn:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] pratica2.v(330) " "Inferred latch for \"result\[10\]\" at pratica2.v(330)" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665169592324 "|pratica2|ULAn:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] pratica2.v(330) " "Inferred latch for \"result\[11\]\" at pratica2.v(330)" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665169592324 "|pratica2|ULAn:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] pratica2.v(330) " "Inferred latch for \"result\[12\]\" at pratica2.v(330)" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665169592324 "|pratica2|ULAn:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] pratica2.v(330) " "Inferred latch for \"result\[13\]\" at pratica2.v(330)" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665169592324 "|pratica2|ULAn:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] pratica2.v(330) " "Inferred latch for \"result\[14\]\" at pratica2.v(330)" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665169592324 "|pratica2|ULAn:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] pratica2.v(330) " "Inferred latch for \"result\[15\]\" at pratica2.v(330)" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665169592324 "|pratica2|ULAn:ula"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "F F:F_1 " "Elaborating entity \"F\" for hierarchy \"F:F_1\"" {  } { { "pratica2.v" "F_1" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665169592325 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1665169592772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULAn:ula\|result\[0\] " "Latch ULAn:ula\|result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|dado\[15\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|dado\[15\]" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665169592802 ""}  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 330 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665169592802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULAn:ula\|result\[1\] " "Latch ULAn:ula\|result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|dado\[15\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|dado\[15\]" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665169592803 ""}  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 330 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665169592803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULAn:ula\|result\[2\] " "Latch ULAn:ula\|result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|dado\[15\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|dado\[15\]" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665169592803 ""}  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 330 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665169592803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULAn:ula\|result\[3\] " "Latch ULAn:ula\|result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|dado\[15\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|dado\[15\]" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665169592803 ""}  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 330 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665169592803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULAn:ula\|result\[4\] " "Latch ULAn:ula\|result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|dado\[15\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|dado\[15\]" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665169592803 ""}  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 330 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665169592803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULAn:ula\|result\[5\] " "Latch ULAn:ula\|result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|dado\[15\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|dado\[15\]" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665169592804 ""}  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 330 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665169592804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULAn:ula\|result\[6\] " "Latch ULAn:ula\|result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|dado\[15\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|dado\[15\]" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665169592804 ""}  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 330 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665169592804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULAn:ula\|result\[7\] " "Latch ULAn:ula\|result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|dado\[15\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|dado\[15\]" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665169592804 ""}  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 330 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665169592804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULAn:ula\|result\[8\] " "Latch ULAn:ula\|result\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|dado\[15\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|dado\[15\]" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665169592804 ""}  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 330 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665169592804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULAn:ula\|result\[9\] " "Latch ULAn:ula\|result\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|dado\[15\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|dado\[15\]" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665169592805 ""}  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 330 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665169592805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULAn:ula\|result\[10\] " "Latch ULAn:ula\|result\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|dado\[15\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|dado\[15\]" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665169592805 ""}  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 330 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665169592805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULAn:ula\|result\[11\] " "Latch ULAn:ula\|result\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|dado\[15\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|dado\[15\]" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665169592805 ""}  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 330 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665169592805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULAn:ula\|result\[12\] " "Latch ULAn:ula\|result\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|dado\[15\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|dado\[15\]" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665169592805 ""}  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 330 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665169592805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULAn:ula\|result\[13\] " "Latch ULAn:ula\|result\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|dado\[15\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|dado\[15\]" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665169592805 ""}  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 330 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665169592805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULAn:ula\|result\[14\] " "Latch ULAn:ula\|result\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|dado\[15\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|dado\[15\]" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665169592805 ""}  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 330 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665169592805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULAn:ula\|result\[15\] " "Latch ULAn:ula\|result\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|dado\[15\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|dado\[15\]" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665169592806 ""}  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 330 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665169592806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Select\[1\] " "Latch Select\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T0 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T0" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665169592806 ""}  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665169592806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Select\[3\] " "Latch Select\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T5 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T5" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665169592806 ""}  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665169592806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Select\[0\] " "Latch Select\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T0 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T0" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665169592806 ""}  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665169592806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Select\[2\] " "Latch Select\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T0 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T0" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665169592806 ""}  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665169592806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec3to8:decX\|Y\[1\] " "Latch dec3to8:decX\|Y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|dado\[9\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|dado\[9\]" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665169592807 ""}  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 291 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665169592807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec3to8:decX\|Y\[2\] " "Latch dec3to8:decX\|Y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|dado\[9\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|dado\[9\]" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665169592807 ""}  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 291 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665169592807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec3to8:decX\|Y\[0\] " "Latch dec3to8:decX\|Y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|dado\[9\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|dado\[9\]" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665169592807 ""}  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 291 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665169592807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec3to8:decX\|Y\[3\] " "Latch dec3to8:decX\|Y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|dado\[9\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|dado\[9\]" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665169592807 ""}  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 291 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665169592807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec3to8:decX\|Y\[6\] " "Latch dec3to8:decX\|Y\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|dado\[10\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|dado\[10\]" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665169592808 ""}  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 291 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665169592808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec3to8:decX\|Y\[5\] " "Latch dec3to8:decX\|Y\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|dado\[9\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|dado\[9\]" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665169592808 ""}  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 291 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665169592808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec3to8:decX\|Y\[4\] " "Latch dec3to8:decX\|Y\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|dado\[9\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|dado\[9\]" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665169592808 ""}  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 291 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665169592808 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1665169593390 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/ProgramasCEFET/quartus/AOC II/pratica2/output_files/pratica2.map.smsg " "Generated suppressed messages file C:/ProgramasCEFET/quartus/AOC II/pratica2/output_files/pratica2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1665169593461 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1665169593624 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665169593624 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "525 " "Implemented 525 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1665169593723 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1665169593723 ""} { "Info" "ICUT_CUT_TM_LCELLS" "489 " "Implemented 489 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1665169593723 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1665169593723 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1665169593723 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4618 " "Peak virtual memory: 4618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1665169593747 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 07 16:06:33 2022 " "Processing ended: Fri Oct 07 16:06:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1665169593747 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1665169593747 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1665169593747 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1665169593747 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1665169594787 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1665169594788 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 07 16:06:34 2022 " "Processing started: Fri Oct 07 16:06:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1665169594788 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1665169594788 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pratica2 -c pratica2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pratica2 -c pratica2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1665169594788 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1665169594853 ""}
{ "Info" "0" "" "Project  = pratica2" {  } {  } 0 0 "Project  = pratica2" 0 0 "Fitter" 0 0 1665169594854 ""}
{ "Info" "0" "" "Revision = pratica2" {  } {  } 0 0 "Revision = pratica2" 0 0 "Fitter" 0 0 1665169594854 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1665169594939 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pratica2 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"pratica2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1665169594946 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1665169594969 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1665169594969 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1665169595021 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1665169595031 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1665169595532 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1665169595532 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1665169595532 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProgramasCEFET/quartus/AOC II/pratica2/" { { 0 { 0 ""} 0 1019 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1665169595536 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProgramasCEFET/quartus/AOC II/pratica2/" { { 0 { 0 ""} 0 1020 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1665169595536 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProgramasCEFET/quartus/AOC II/pratica2/" { { 0 { 0 ""} 0 1021 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1665169595536 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1665169595536 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1665169595541 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 4 " "No exact pin location assignment(s) for 4 pins of 4 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Done " "Pin Done not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Done } } } { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Done } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProgramasCEFET/quartus/AOC II/pratica2/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665169595630 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clock " "Pin Clock not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Clock } } } { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProgramasCEFET/quartus/AOC II/pratica2/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665169595630 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Resetn " "Pin Resetn not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Resetn } } } { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Resetn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProgramasCEFET/quartus/AOC II/pratica2/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665169595630 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Run " "Pin Run not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Run } } } { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Run } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProgramasCEFET/quartus/AOC II/pratica2/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665169595630 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1665169595630 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "27 " "TimeQuest Timing Analyzer is analyzing 27 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1665169595736 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pratica2.sdc " "Synopsys Design Constraints File file not found: 'pratica2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1665169595737 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1665169595738 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1665169595746 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node Clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1665169595777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regn:reg_IR\|dado\[9\] " "Destination node regn:reg_IR\|dado\[9\]" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 313 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regn:reg_IR|dado[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProgramasCEFET/quartus/AOC II/pratica2/" { { 0 { 0 ""} 0 252 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1665169595777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regn:reg_IR\|dado\[11\] " "Destination node regn:reg_IR\|dado\[11\]" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 313 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regn:reg_IR|dado[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProgramasCEFET/quartus/AOC II/pratica2/" { { 0 { 0 ""} 0 254 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1665169595777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regn:reg_IR\|dado\[12\] " "Destination node regn:reg_IR\|dado\[12\]" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 313 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regn:reg_IR|dado[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProgramasCEFET/quartus/AOC II/pratica2/" { { 0 { 0 ""} 0 255 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1665169595777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regn:reg_IR\|dado\[13\] " "Destination node regn:reg_IR\|dado\[13\]" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 313 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regn:reg_IR|dado[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProgramasCEFET/quartus/AOC II/pratica2/" { { 0 { 0 ""} 0 256 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1665169595777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regn:reg_IR\|dado\[14\] " "Destination node regn:reg_IR\|dado\[14\]" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 313 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regn:reg_IR|dado[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProgramasCEFET/quartus/AOC II/pratica2/" { { 0 { 0 ""} 0 257 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1665169595777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regn:reg_IR\|dado\[15\] " "Destination node regn:reg_IR\|dado\[15\]" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 313 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regn:reg_IR|dado[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProgramasCEFET/quartus/AOC II/pratica2/" { { 0 { 0 ""} 0 258 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1665169595777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Tstep_Q.T3 " "Destination node Tstep_Q.T3" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 18 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Tstep_Q.T3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProgramasCEFET/quartus/AOC II/pratica2/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1665169595777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Tstep_Q.T5 " "Destination node Tstep_Q.T5" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 18 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Tstep_Q.T5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProgramasCEFET/quartus/AOC II/pratica2/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1665169595777 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1665169595777 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Clock } } } { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProgramasCEFET/quartus/AOC II/pratica2/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665169595777 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ULAn:ula\|result\[15\]~2  " "Automatically promoted node ULAn:ula\|result\[15\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1665169595778 ""}  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 330 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULAn:ula|result[15]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProgramasCEFET/quartus/AOC II/pratica2/" { { 0 { 0 ""} 0 576 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665169595778 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dec3to8:decX\|Mux0~0  " "Automatically promoted node dec3to8:decX\|Mux0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1665169595778 ""}  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 291 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dec3to8:decX|Mux0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProgramasCEFET/quartus/AOC II/pratica2/" { { 0 { 0 ""} 0 714 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665169595778 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector1~4  " "Automatically promoted node Selector1~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1665169595778 ""}  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 91 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector1~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProgramasCEFET/quartus/AOC II/pratica2/" { { 0 { 0 ""} 0 667 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665169595778 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Resetn (placed in PIN C13 (CLK10, LVDSCLK5n, Input)) " "Automatically promoted node Resetn (placed in PIN C13 (CLK10, LVDSCLK5n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1665169595778 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "programCounter:PC_1\|pc\[0\] " "Destination node programCounter:PC_1\|pc\[0\]" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 359 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { programCounter:PC_1|pc[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProgramasCEFET/quartus/AOC II/pratica2/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1665169595778 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "programCounter:PC_1\|pc\[1\] " "Destination node programCounter:PC_1\|pc\[1\]" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 359 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { programCounter:PC_1|pc[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProgramasCEFET/quartus/AOC II/pratica2/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1665169595778 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "programCounter:PC_1\|pc\[2\] " "Destination node programCounter:PC_1\|pc\[2\]" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 359 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { programCounter:PC_1|pc[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProgramasCEFET/quartus/AOC II/pratica2/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1665169595778 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "programCounter:PC_1\|pc\[3\] " "Destination node programCounter:PC_1\|pc\[3\]" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 359 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { programCounter:PC_1|pc[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProgramasCEFET/quartus/AOC II/pratica2/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1665169595778 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "programCounter:PC_1\|pc\[4\] " "Destination node programCounter:PC_1\|pc\[4\]" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 359 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { programCounter:PC_1|pc[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProgramasCEFET/quartus/AOC II/pratica2/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1665169595778 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "programCounter:PC_1\|pc\[5\] " "Destination node programCounter:PC_1\|pc\[5\]" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 359 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { programCounter:PC_1|pc[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProgramasCEFET/quartus/AOC II/pratica2/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1665169595778 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "programCounter:PC_1\|pc\[6\] " "Destination node programCounter:PC_1\|pc\[6\]" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 359 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { programCounter:PC_1|pc[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProgramasCEFET/quartus/AOC II/pratica2/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1665169595778 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "programCounter:PC_1\|pc\[7\] " "Destination node programCounter:PC_1\|pc\[7\]" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 359 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { programCounter:PC_1|pc[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProgramasCEFET/quartus/AOC II/pratica2/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1665169595778 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "programCounter:PC_1\|pc\[8\] " "Destination node programCounter:PC_1\|pc\[8\]" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 359 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { programCounter:PC_1|pc[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProgramasCEFET/quartus/AOC II/pratica2/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1665169595778 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "programCounter:PC_1\|pc\[9\] " "Destination node programCounter:PC_1\|pc\[9\]" {  } { { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 359 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { programCounter:PC_1|pc[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProgramasCEFET/quartus/AOC II/pratica2/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1665169595778 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1665169595778 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1665169595778 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Resetn } } } { "pratica2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2/pratica2.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Resetn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ProgramasCEFET/quartus/AOC II/pratica2/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665169595778 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1665169595875 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1665169595877 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1665169595877 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1665169595879 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1665169595881 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1665169595882 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1665169595882 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1665169595883 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1665169595885 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1665169595886 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1665169595886 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 1 1 0 " "Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 1 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1665169595887 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1665169595887 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1665169595887 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1665169595888 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1665169595888 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 55 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  55 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1665169595888 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1665169595888 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1665169595888 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1665169595888 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1665169595888 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1665169595888 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1665169595888 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1665169595888 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665169595900 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1665169597225 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665169597405 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1665169597411 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1665169598667 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665169598667 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1665169598765 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X44_Y24 X54_Y36 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36" {  } { { "loc" "" { Generic "C:/ProgramasCEFET/quartus/AOC II/pratica2/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36"} 44 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1665169599781 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1665169599781 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665169600904 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1665169600906 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1665169600906 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.59 " "Total time spent on timing analysis during the Fitter is 0.59 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1665169600925 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1665169600927 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "1 " "Found 1 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Done 0 " "Pin \"Done\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665169600935 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1665169600935 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1665169601088 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1665169601113 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1665169601264 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665169601511 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1665169601516 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1665169601580 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/ProgramasCEFET/quartus/AOC II/pratica2/output_files/pratica2.fit.smsg " "Generated suppressed messages file C:/ProgramasCEFET/quartus/AOC II/pratica2/output_files/pratica2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1665169601669 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1665169601863 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 07 16:06:41 2022 " "Processing ended: Fri Oct 07 16:06:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1665169601863 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1665169601863 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1665169601863 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1665169601863 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1665169602747 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1665169602748 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 07 16:06:42 2022 " "Processing started: Fri Oct 07 16:06:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1665169602748 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1665169602748 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pratica2 -c pratica2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pratica2 -c pratica2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1665169602748 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1665169603821 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1665169603884 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4559 " "Peak virtual memory: 4559 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1665169604396 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 07 16:06:44 2022 " "Processing ended: Fri Oct 07 16:06:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1665169604396 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1665169604396 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1665169604396 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1665169604396 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1665169604995 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1665169605452 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1665169605453 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 07 16:06:45 2022 " "Processing started: Fri Oct 07 16:06:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1665169605453 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1665169605453 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pratica2 -c pratica2 " "Command: quartus_sta pratica2 -c pratica2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1665169605453 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1665169605547 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1665169605727 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1665169605756 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1665169605756 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "27 " "TimeQuest Timing Analyzer is analyzing 27 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1665169605884 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pratica2.sdc " "Synopsys Design Constraints File file not found: 'pratica2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1665169605897 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1665169605898 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock Clock " "create_clock -period 1.000 -name Clock Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1665169605899 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name regn:reg_IR\|dado\[10\] regn:reg_IR\|dado\[10\] " "create_clock -period 1.000 -name regn:reg_IR\|dado\[10\] regn:reg_IR\|dado\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1665169605899 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Tstep_Q.T0 Tstep_Q.T0 " "create_clock -period 1.000 -name Tstep_Q.T0 Tstep_Q.T0" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1665169605899 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Tstep_Q.T4 Tstep_Q.T4 " "create_clock -period 1.000 -name Tstep_Q.T4 Tstep_Q.T4" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1665169605899 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1665169605899 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1665169605903 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1665169605911 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1665169605928 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.370 " "Worst-case setup slack is -8.370" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665169605930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665169605930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.370      -147.968 Tstep_Q.T4  " "   -8.370      -147.968 Tstep_Q.T4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665169605930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.420     -1323.608 Clock  " "   -7.420     -1323.608 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665169605930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.778       -16.116 Tstep_Q.T0  " "   -5.778       -16.116 Tstep_Q.T0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665169605930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.117        -8.330 regn:reg_IR\|dado\[10\]  " "   -2.117        -8.330 regn:reg_IR\|dado\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665169605930 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1665169605930 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.390 " "Worst-case hold slack is -3.390" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665169605941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665169605941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.390       -34.717 Tstep_Q.T4  " "   -3.390       -34.717 Tstep_Q.T4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665169605941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.257       -30.920 Clock  " "   -3.257       -30.920 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665169605941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.082        -9.278 Tstep_Q.T0  " "   -3.082        -9.278 Tstep_Q.T0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665169605941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.750       -15.039 regn:reg_IR\|dado\[10\]  " "   -2.750       -15.039 regn:reg_IR\|dado\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665169605941 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1665169605941 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.947 " "Worst-case recovery slack is -2.947" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665169605944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665169605944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.947       -14.657 regn:reg_IR\|dado\[10\]  " "   -2.947       -14.657 regn:reg_IR\|dado\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665169605944 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1665169605944 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.083 " "Worst-case removal slack is 1.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665169605947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665169605947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.083         0.000 regn:reg_IR\|dado\[10\]  " "    1.083         0.000 regn:reg_IR\|dado\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665169605947 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1665169605947 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665169605949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665169605949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000      -387.610 Clock  " "   -2.000      -387.610 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665169605949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.363        -7.986 Tstep_Q.T4  " "   -0.363        -7.986 Tstep_Q.T4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665169605949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Tstep_Q.T0  " "    0.500         0.000 Tstep_Q.T0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665169605949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 regn:reg_IR\|dado\[10\]  " "    0.500         0.000 regn:reg_IR\|dado\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665169605949 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1665169605949 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1665169606143 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1665169606144 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1665169606166 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.865 " "Worst-case setup slack is -3.865" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665169606170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665169606170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.865       -66.760 Tstep_Q.T4  " "   -3.865       -66.760 Tstep_Q.T4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665169606170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.210      -520.832 Clock  " "   -3.210      -520.832 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665169606170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.020        -5.089 Tstep_Q.T0  " "   -2.020        -5.089 Tstep_Q.T0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665169606170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.415        -0.551 regn:reg_IR\|dado\[10\]  " "   -0.415        -0.551 regn:reg_IR\|dado\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665169606170 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1665169606170 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.832 " "Worst-case hold slack is -1.832" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665169606185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665169606185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.832       -36.986 Clock  " "   -1.832       -36.986 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665169606185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.815       -22.308 Tstep_Q.T4  " "   -1.815       -22.308 Tstep_Q.T4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665169606185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.711        -5.445 Tstep_Q.T0  " "   -1.711        -5.445 Tstep_Q.T0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665169606185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.601        -8.757 regn:reg_IR\|dado\[10\]  " "   -1.601        -8.757 regn:reg_IR\|dado\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665169606185 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1665169606185 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.781 " "Worst-case recovery slack is -0.781" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665169606192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665169606192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.781        -2.818 regn:reg_IR\|dado\[10\]  " "   -0.781        -2.818 regn:reg_IR\|dado\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665169606192 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1665169606192 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.510 " "Worst-case removal slack is 0.510" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665169606203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665169606203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.510         0.000 regn:reg_IR\|dado\[10\]  " "    0.510         0.000 regn:reg_IR\|dado\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665169606203 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1665169606203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665169606209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665169606209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000      -387.610 Clock  " "   -2.000      -387.610 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665169606209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.134         0.000 Tstep_Q.T4  " "    0.134         0.000 Tstep_Q.T4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665169606209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Tstep_Q.T0  " "    0.500         0.000 Tstep_Q.T0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665169606209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 regn:reg_IR\|dado\[10\]  " "    0.500         0.000 regn:reg_IR\|dado\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665169606209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1665169606209 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1665169606405 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1665169606438 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1665169606438 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4545 " "Peak virtual memory: 4545 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1665169606548 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 07 16:06:46 2022 " "Processing ended: Fri Oct 07 16:06:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1665169606548 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1665169606548 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1665169606548 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1665169606548 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1665169607480 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1665169607481 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 07 16:06:47 2022 " "Processing started: Fri Oct 07 16:06:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1665169607481 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1665169607481 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off pratica2 -c pratica2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off pratica2 -c pratica2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1665169607481 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "pratica2.vo\", \"pratica2_fast.vo pratica2_v.sdo pratica2_v_fast.sdo C:/ProgramasCEFET/quartus/AOC II/pratica2/simulation/modelsim/ simulation " "Generated files \"pratica2.vo\", \"pratica2_fast.vo\", \"pratica2_v.sdo\" and \"pratica2_v_fast.sdo\" in directory \"C:/ProgramasCEFET/quartus/AOC II/pratica2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1665169608000 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4524 " "Peak virtual memory: 4524 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1665169608040 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 07 16:06:48 2022 " "Processing ended: Fri Oct 07 16:06:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1665169608040 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1665169608040 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1665169608040 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1665169608040 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 73 s " "Quartus II Full Compilation was successful. 0 errors, 73 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1665169608692 ""}
