Release 14.7 - xst P.20160913 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: toplevel.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "toplevel.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "toplevel"
Output Format                      : NGC
Target Device                      : xc6slx16-2-csg324

---- Source Options
Top Module Name                    : toplevel
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../../cvAtari2600/ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/xilinx_share/2600cartmod2/collectorvision/HDMI/hdmidataencoder.v" into library work
Parsing module <hdmidataencoder>.
Parsing VHDL file "/home/ise/xilinx_share/2600cartmod2/collectorvision/cvAtari2600/ipcore_dir/simple_dualport_32k.vhd" into library work
Parsing entity <simple_dualport_32k>.
Parsing architecture <simple_dualport_32k_a> of entity <simple_dualport_32k>.
Parsing VHDL file "/home/ise/xilinx_share/2600cartmod2/collectorvision/cvAtari2600/ipcore_dir/DualPortRAM_Block.vhd" into library work
Parsing entity <DualPortRAM_Block>.
Parsing architecture <DualPortRAM_Block_a> of entity <dualportram_block>.
Parsing VHDL file "/home/ise/xilinx_share/2600cartmod2/collectorvision/cvAtari2600/ipcore_dir/pll_27M.vhd" into library work
Parsing entity <pll_27M>.
Parsing architecture <xilinx> of entity <pll_27m>.
Parsing VHDL file "/home/ise/xilinx_share/2600cartmod2/collectorvision/cvAtari2600/ipcore_dir/pll.vhd" into library work
Parsing entity <pll>.
Parsing architecture <xilinx> of entity <pll>.
Parsing VHDL file "/home/ise/xilinx_share/2600cartmod2/A6500/src/cpu65xx_e.vhd" into library work
Parsing entity <cpu65xx>.
Parsing VHDL file "/home/ise/xilinx_share/2600cartmod2/TIA/src/NTSCLookups.vhd" into library work
Parsing package <TIA_NTSCLookups>.
Parsing package body <TIA_NTSCLookups>.
Parsing VHDL file "/home/ise/xilinx_share/2600cartmod2/TIA/src/Common.vhd" into library work
Parsing package <TIA_common>.
Parsing package body <TIA_common>.
Parsing VHDL file "/home/ise/xilinx_share/2600cartmod2/A6500/src/cpu65xx_fast.vhd" into library work
Parsing architecture <fast> of entity <cpu65xx>.
Parsing VHDL file "/home/ise/xilinx_share/2600cartmod2/TIA/src/TIA.vhd" into library work
Parsing entity <lfsr6>.
Parsing architecture <arch> of entity <lfsr6>.
Parsing entity <cntr2>.
Parsing architecture <arch> of entity <cntr2>.
Parsing entity <cntr3>.
Parsing architecture <arch> of entity <cntr3>.
Parsing entity <audio>.
Parsing architecture <arch> of entity <audio>.
Parsing entity <player>.
Parsing architecture <arch> of entity <player>.
Parsing entity <missile>.
Parsing architecture <arch> of entity <missile>.
Parsing entity <paddle>.
Parsing architecture <arch> of entity <paddle>.
Parsing entity <ball>.
Parsing architecture <arch> of entity <ball>.
Parsing entity <mux20>.
Parsing architecture <arch> of entity <mux20>.
Parsing entity <TIA>.
Parsing architecture <arch> of entity <tia>.
Parsing VHDL file "/home/ise/xilinx_share/2600cartmod2/CtrlModule/ZPUFlex/RTL/zpupkg.vhd" into library work
Parsing package <zpupkg>.
Parsing VHDL file "/home/ise/xilinx_share/2600cartmod2/CtrlModule/CtrlModule/CharROM/CharROM_ROM.vhd" into library work
Parsing entity <CharROM_ROM>.
Parsing architecture <arch> of entity <charrom_rom>.
Parsing VHDL file "/home/ise/xilinx_share/2600cartmod2/collectorvision/snespad/snespad_pack-p.vhd" into library work
Parsing package <snespad_pack>.
Parsing package body <snespad_pack>.
Parsing VHDL file "/home/ise/xilinx_share/2600cartmod2/A6532/src/A6532.vhd" into library work
Parsing entity <ram128x8>.
Parsing architecture <arch> of entity <ram128x8>.
Parsing entity <A6532>.
Parsing architecture <arch> of entity <a6532>.
Parsing VHDL file "/home/ise/xilinx_share/2600cartmod2/A6500/src/A6507.vhd" into library work
Parsing entity <A6507>.
Parsing architecture <arch> of entity <a6507>.
WARNING:HDLCompiler:946 - "/home/ise/xilinx_share/2600cartmod2/A6500/src/A6507.vhd" Line 69: Actual for formal port enable is neither a static name nor a globally static expression
Parsing VHDL file "/home/ise/xilinx_share/2600cartmod2/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" into library work
Parsing entity <zpu_core_flex>.
Parsing architecture <behave> of entity <zpu_core_flex>.
Parsing VHDL file "/home/ise/xilinx_share/2600cartmod2/CtrlModule/CtrlModule/RTL/spi.vhd" into library work
Parsing entity <spi_interface>.
INFO:HDLCompiler:1676 - "/home/ise/xilinx_share/2600cartmod2/CtrlModule/CtrlModule/RTL/spi.vhd" Line 22. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
Parsing architecture <rtl> of entity <spi_interface>.
Parsing VHDL file "/home/ise/xilinx_share/2600cartmod2/CtrlModule/CtrlModule/RTL/OnScreenDisplay.vhd" into library work
Parsing entity <OnScreenDisplay>.
Parsing architecture <rtl> of entity <onscreendisplay>.
Parsing VHDL file "/home/ise/xilinx_share/2600cartmod2/CtrlModule/CtrlModule/RTL/io_ps2_com.vhd" into library work
Parsing entity <io_ps2_com>.
Parsing architecture <rtl> of entity <io_ps2_com>.
Parsing VHDL file "/home/ise/xilinx_share/2600cartmod2/CtrlModule/CtrlModule/RTL/interrupt_controller.vhd" into library work
Parsing entity <interrupt_controller>.
INFO:HDLCompiler:1676 - "/home/ise/xilinx_share/2600cartmod2/CtrlModule/CtrlModule/RTL/interrupt_controller.vhd" Line 20. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
Parsing architecture <rtl> of entity <interrupt_controller>.
Parsing VHDL file "/home/ise/xilinx_share/2600cartmod2/CtrlModule/CtrlModule/Firmware/CtrlROM_ROM.vhd" into library work
Parsing entity <CtrlROM_ROM>.
Parsing architecture <arch> of entity <ctrlrom_rom>.
Parsing VHDL file "/home/ise/xilinx_share/2600cartmod2/collectorvision/snespad/snespad_pad.vhd" into library work
Parsing entity <snespad_pad>.
Parsing architecture <rtl> of entity <snespad_pad>.
Parsing VHDL file "/home/ise/xilinx_share/2600cartmod2/collectorvision/snespad/snespad_ctrl.vhd" into library work
Parsing entity <snespad_ctrl>.
Parsing architecture <rtl> of entity <snespad_ctrl>.
Parsing VHDL file "/home/ise/xilinx_share/2600cartmod2/collectorvision/ram2048x8.vhd" into library work
Parsing entity <ram2048x8>.
Parsing architecture <arch> of entity <ram2048x8>.
Parsing VHDL file "/home/ise/xilinx_share/2600cartmod2/collectorvision/HDMI/hdmidelay.vhd" into library work
Parsing entity <hdmi_delay_line>.
Parsing architecture <rtl> of entity <hdmi_delay_line>.
Parsing VHDL file "/home/ise/xilinx_share/2600cartmod2/collectorvision/HDMI/encoder.vhd" into library work
Parsing entity <encoder>.
Parsing architecture <rtl> of entity <encoder>.
Parsing VHDL file "/home/ise/xilinx_share/2600cartmod2/A2601/src/DeltaSigma.vhd" into library work
Parsing entity <dac>.
Parsing architecture <rtl> of entity <dac>.
Parsing VHDL file "/home/ise/xilinx_share/2600cartmod2/A2601/src/A2601Core.vhd" into library work
Parsing entity <A2601>.
Parsing architecture <arch> of entity <a2601>.
Parsing VHDL file "/home/ise/xilinx_share/2600cartmod2/TIA/src/VGAColorTable.vhd" into library work
Parsing entity <VGAColorTable>.
Parsing architecture <rtl> of entity <vgacolortable>.
Parsing VHDL file "/home/ise/xilinx_share/2600cartmod2/CtrlModule/CtrlModule/RTL/OSD_Overlay.vhd" into library work
Parsing entity <OSD_Overlay>.
Parsing architecture <RTL> of entity <osd_overlay>.
Parsing VHDL file "/home/ise/xilinx_share/2600cartmod2/CtrlModule/CtrlModule/RTL/CtrlModule.vhd" into library work
Parsing entity <CtrlModule>.
Parsing architecture <rtl> of entity <ctrlmodule>.
WARNING:HDLCompiler:946 - "/home/ise/xilinx_share/2600cartmod2/CtrlModule/CtrlModule/RTL/CtrlModule.vhd" Line 173: Actual for formal port reset is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/ise/xilinx_share/2600cartmod2/CtrlModule/CtrlModule/RTL/CtrlModule.vhd" Line 219: Actual for formal port reset is neither a static name nor a globally static expression
Parsing VHDL file "/home/ise/xilinx_share/2600cartmod2/collectorvision/vga.vhd" into library work
Parsing entity <vga>.
Parsing architecture <rtl> of entity <vga>.
WARNING:HDLCompiler:946 - "/home/ise/xilinx_share/2600cartmod2/collectorvision/vga.vhd" Line 143: Actual for formal port dina is neither a static name nor a globally static expression
WARNING:HDLCompiler:701 - "/home/ise/xilinx_share/2600cartmod2/collectorvision/vga.vhd" Line 146: Partially associated formal doutb cannot have actual OPEN
Parsing VHDL file "/home/ise/xilinx_share/2600cartmod2/collectorvision/snespad/snespad.vhd" into library work
Parsing entity <snespad>.
Parsing architecture <struct> of entity <snespad>.
Parsing VHDL file "/home/ise/xilinx_share/2600cartmod2/collectorvision/HDMI/hdmi_out_xilinx.vhd" into library work
Parsing entity <hdmi_out_xilinx>.
Parsing architecture <Behavioral> of entity <hdmi_out_xilinx>.
Parsing VHDL file "/home/ise/xilinx_share/2600cartmod2/collectorvision/HDMI/hdmi.vhd" into library work
Parsing entity <hdmi>.
Parsing architecture <rtl> of entity <hdmi>.
Parsing VHDL file "/home/ise/xilinx_share/2600cartmod2/collectorvision/cvAtari2600/sram_controller.vhd" into library work
Parsing entity <sram_controller>.
Parsing architecture <Behavioral_sram_controller> of entity <sram_controller>.
Parsing VHDL file "/home/ise/xilinx_share/2600cartmod2/A2601/src/A2601NoFlash.vhd" into library work
Parsing entity <A2601NoFlash>.
Parsing architecture <arch> of entity <a2601noflash>.
Parsing VHDL file "/home/ise/xilinx_share/2600cartmod2/collectorvision/toplevel.vhd" into library work
Parsing entity <toplevel>.
Parsing architecture <rtl> of entity <toplevel>.
WARNING:HDLCompiler:701 - "/home/ise/xilinx_share/2600cartmod2/collectorvision/toplevel.vhd" Line 516: Partially associated formal dipswitches cannot have actual OPEN
WARNING:HDLCompiler:946 - "/home/ise/xilinx_share/2600cartmod2/collectorvision/toplevel.vhd" Line 599: Actual for formal port reset_i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/ise/xilinx_share/2600cartmod2/collectorvision/toplevel.vhd" Line 617: Actual for formal port a2600_addr_i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/ise/xilinx_share/2600cartmod2/collectorvision/toplevel.vhd" Line 633: Actual for formal port res is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/ise/xilinx_share/2600cartmod2/collectorvision/toplevel.vhd" Line 651: Actual for formal port p_start is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/ise/xilinx_share/2600cartmod2/collectorvision/toplevel.vhd" Line 652: Actual for formal port p_select is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/ise/xilinx_share/2600cartmod2/collectorvision/toplevel.vhd" Line 841: Actual for formal port lum is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/ise/xilinx_share/2600cartmod2/collectorvision/toplevel.vhd" Line 843: Actual for formal port mode is neither a static name nor a globally static expression

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <toplevel> (architecture <rtl>) from library <work>.

Elaborating entity <hdmi_out_xilinx> (architecture <Behavioral>) from library <work>.

Elaborating entity <snespad> (architecture <struct>) with generics from library <work>.

Elaborating entity <snespad_ctrl> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/ise/xilinx_share/2600cartmod2/collectorvision/snespad/snespad_pack-p.vhd" Line 105. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/ise/xilinx_share/2600cartmod2/collectorvision/snespad/snespad_ctrl.vhd" Line 196. Case statement is complete. others clause is never selected

Elaborating entity <snespad_pad> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/ise/xilinx_share/2600cartmod2/collectorvision/snespad/snespad_pack-p.vhd" Line 105. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/ise/xilinx_share/2600cartmod2/collectorvision/snespad/snespad_pack-p.vhd" Line 105. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/ise/xilinx_share/2600cartmod2/collectorvision/snespad/snespad_pack-p.vhd" Line 105. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/ise/xilinx_share/2600cartmod2/collectorvision/snespad/snespad_pack-p.vhd" Line 105. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/ise/xilinx_share/2600cartmod2/collectorvision/snespad/snespad_pack-p.vhd" Line 105. Case statement is complete. others clause is never selected

Elaborating entity <CtrlModule> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CtrlROM_ROM> (architecture <arch>) with generics from library <work>.

Elaborating entity <zpu_core_flex> (architecture <behave>) with generics from library <work>.
WARNING:HDLCompiler:92 - "/home/ise/xilinx_share/2600cartmod2/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" Line 318: cachedprogramword should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/xilinx_share/2600cartmod2/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" Line 320: cachedprogramword should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/xilinx_share/2600cartmod2/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" Line 322: cachedprogramword should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/xilinx_share/2600cartmod2/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" Line 324: cachedprogramword should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "/home/ise/xilinx_share/2600cartmod2/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" Line 326. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:92 - "/home/ise/xilinx_share/2600cartmod2/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" Line 429: comparison_sub_result should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/xilinx_share/2600cartmod2/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" Line 435: shift_count should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/xilinx_share/2600cartmod2/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" Line 444: membread should be on the sensitivity list of the process
WARNING:HDLCompiler:1127 - "/home/ise/xilinx_share/2600cartmod2/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" Line 423: Assignment to begin_inst ignored, since the identifier is never used

Elaborating entity <OnScreenDisplay> (architecture <rtl>) from library <work>.

Elaborating entity <DualPortRAM_Block> (architecture <DualPortRAM_Block_a>) from library <work>.

Elaborating entity <CharROM_ROM> (architecture <arch>) with generics from library <work>.

Elaborating entity <io_ps2_com> (architecture <rtl>) with generics from library <work>.

Elaborating entity <spi_interface> (architecture <rtl>) from library <work>.

Elaborating entity <interrupt_controller> (architecture <rtl>) with generics from library <work>.

Elaborating entity <OSD_Overlay> (architecture <RTL>) from library <work>.

Elaborating entity <sram_controller> (architecture <Behavioral_sram_controller>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/ise/xilinx_share/2600cartmod2/collectorvision/cvAtari2600/sram_controller.vhd" Line 114: Assignment to last_a2600_addr ignored, since the identifier is never used

Elaborating entity <A2601NoFlash> (architecture <arch>) from library <work>.
WARNING:HDLCompiler:871 - "/home/ise/xilinx_share/2600cartmod2/A2601/src/A2601NoFlash.vhd" Line 225: Using initial value '0' for forcereset since it is never assigned

Elaborating entity <A2601> (architecture <arch>) from library <work>.

Elaborating entity <A6507> (architecture <arch>) from library <work>.

Elaborating entity <cpu65xx> (architecture <fast>) with generics from library <work>.

Elaborating entity <A6532> (architecture <arch>) from library <work>.

Elaborating entity <ram128x8> (architecture <arch>) from library <work>.
INFO:HDLCompiler:679 - "/home/ise/xilinx_share/2600cartmod2/A6532/src/A6532.vhd" Line 150. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/ise/xilinx_share/2600cartmod2/A6532/src/A6532.vhd" Line 174. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "/home/ise/xilinx_share/2600cartmod2/A6532/src/A6532.vhd" Line 133: Assignment to pa_reg ignored, since the identifier is never used

Elaborating entity <TIA> (architecture <arch>) from library <work>.

Elaborating entity <paddle> (architecture <arch>) from library <work>.
WARNING:HDLCompiler:92 - "/home/ise/xilinx_share/2600cartmod2/TIA/src/TIA.vhd" Line 484: value should be on the sensitivity list of the process

Elaborating entity <cntr2> (architecture <arch>) from library <work>.
INFO:HDLCompiler:679 - "/home/ise/xilinx_share/2600cartmod2/TIA/src/TIA.vhd" Line 102. Case statement is complete. others clause is never selected

Elaborating entity <lfsr6> (architecture <arch>) from library <work>.

Elaborating entity <mux20> (architecture <arch>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/ise/xilinx_share/2600cartmod2/TIA/src/TIA.vhd" Line 907: Assignment to hh1 ignored, since the identifier is never used

Elaborating entity <audio> (architecture <arch>) from library <work>.

Elaborating entity <player> (architecture <arch>) from library <work>.

Elaborating entity <cntr3> (architecture <arch>) from library <work>.

Elaborating entity <missile> (architecture <arch>) from library <work>.

Elaborating entity <ball> (architecture <arch>) from library <work>.
WARNING:HDLCompiler:92 - "/home/ise/xilinx_share/2600cartmod2/TIA/src/TIA.vhd" Line 1063: paddle_ena should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/xilinx_share/2600cartmod2/TIA/src/TIA.vhd" Line 1064: inpt0 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/xilinx_share/2600cartmod2/TIA/src/TIA.vhd" Line 1070: paddle_ena should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/xilinx_share/2600cartmod2/TIA/src/TIA.vhd" Line 1071: inpt1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/xilinx_share/2600cartmod2/TIA/src/TIA.vhd" Line 1077: paddle_ena should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/xilinx_share/2600cartmod2/TIA/src/TIA.vhd" Line 1078: inpt2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/xilinx_share/2600cartmod2/TIA/src/TIA.vhd" Line 1084: paddle_ena should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/xilinx_share/2600cartmod2/TIA/src/TIA.vhd" Line 1085: inpt3 should be on the sensitivity list of the process
WARNING:HDLCompiler:1127 - "/home/ise/xilinx_share/2600cartmod2/TIA/src/TIA.vhd" Line 1039: Assignment to pf_score ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "/home/ise/xilinx_share/2600cartmod2/A2601/src/A2601Core.vhd" Line 129: Net <riot_pa7> does not have a driver.

Elaborating entity <dac> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:92 - "/home/ise/xilinx_share/2600cartmod2/A2601/src/DeltaSigma.vhd" Line 42: reset should be on the sensitivity list of the process
WARNING:HDLCompiler:1127 - "/home/ise/xilinx_share/2600cartmod2/A2601/src/A2601NoFlash.vhd" Line 270: Assignment to p_fn ignored, since the identifier is never used

Elaborating entity <ram2048x8> (architecture <arch>) from library <work>.
WARNING:HDLCompiler:92 - "/home/ise/xilinx_share/2600cartmod2/A2601/src/A2601NoFlash.vhd" Line 340: e7_access_ram_256 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/xilinx_share/2600cartmod2/A2601/src/A2601NoFlash.vhd" Line 346: e7_access_ram_1k should be on the sensitivity list of the process

Elaborating entity <pll> (architecture <xilinx>) from library <work>.

Elaborating entity <pll_27M> (architecture <xilinx>) from library <work>.
WARNING:HDLCompiler:92 - "/home/ise/xilinx_share/2600cartmod2/collectorvision/toplevel.vhd" Line 731: host_debug_arm should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "/home/ise/xilinx_share/2600cartmod2/collectorvision/toplevel.vhd" Line 758. Case statement is complete. others clause is never selected

Elaborating entity <vga> (architecture <rtl>) with generics from library <work>.

Elaborating entity <simple_dualport_32k> (architecture <simple_dualport_32k_a>) from library <work>.

Elaborating entity <VGAColorTable> (architecture <rtl>) from library <work>.

Elaborating entity <hdmi> (architecture <rtl>) with generics from library <work>.

Elaborating entity <hdmi_delay_line> (architecture <rtl>) with generics from library <work>.
Going to verilog side to elaborate module hdmidataencoder

Elaborating module <hdmidataencoder(FREQ=27000000,FS=48000,CTS=27000,N=6144)>.
WARNING:HDLCompiler:413 - "/home/ise/xilinx_share/2600cartmod2/collectorvision/HDMI/hdmidataencoder.v" Line 209: Result of 32-bit expression is truncated to fit in 17-bit target.
WARNING:HDLCompiler:413 - "/home/ise/xilinx_share/2600cartmod2/collectorvision/HDMI/hdmidataencoder.v" Line 224: Result of 18-bit expression is truncated to fit in 17-bit target.
WARNING:HDLCompiler:413 - "/home/ise/xilinx_share/2600cartmod2/collectorvision/HDMI/hdmidataencoder.v" Line 197: Result of 26-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/ise/xilinx_share/2600cartmod2/collectorvision/HDMI/hdmidataencoder.v" Line 198: Result of 26-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/ise/xilinx_share/2600cartmod2/collectorvision/HDMI/hdmidataencoder.v" Line 199: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/home/ise/xilinx_share/2600cartmod2/collectorvision/HDMI/hdmidataencoder.v" Line 228: Result of 18-bit expression is truncated to fit in 17-bit target.
WARNING:HDLCompiler:413 - "/home/ise/xilinx_share/2600cartmod2/collectorvision/HDMI/hdmidataencoder.v" Line 102: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/ise/xilinx_share/2600cartmod2/collectorvision/HDMI/hdmidataencoder.v" Line 263: Result of 18-bit expression is truncated to fit in 17-bit target.
WARNING:HDLCompiler:413 - "/home/ise/xilinx_share/2600cartmod2/collectorvision/HDMI/hdmidataencoder.v" Line 165: Result of 32-bit expression is truncated to fit in 17-bit target.
WARNING:HDLCompiler:413 - "/home/ise/xilinx_share/2600cartmod2/collectorvision/HDMI/hdmidataencoder.v" Line 278: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/ise/xilinx_share/2600cartmod2/collectorvision/HDMI/hdmidataencoder.v" Line 282: Result of 17-bit expression is truncated to fit in 16-bit target.
Back to vhdl to continue elaboration

Elaborating entity <encoder> (architecture <rtl>) from library <work>.
WARNING:HDLCompiler:634 - "/home/ise/xilinx_share/2600cartmod2/collectorvision/toplevel.vhd" Line 183: Net <joy_a_0[15]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/xilinx_share/2600cartmod2/collectorvision/toplevel.vhd" Line 184: Net <joy_a_1[15]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/xilinx_share/2600cartmod2/collectorvision/toplevel.vhd" Line 230: Net <host_bootread_data[31]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <toplevel>.
    Related source file is "/home/ise/xilinx_share/2600cartmod2/collectorvision/toplevel.vhd".
WARNING:Xst:647 - Input <btn_reset_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sd_cd_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <joy1_p7_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <joy1_p9_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <joy2_p7_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <joy2_p9_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <flash_miso_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/ise/xilinx_share/2600cartmod2/collectorvision/toplevel.vhd" line 391: Output port <but_a_o> of the instance <snespads_b> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/xilinx_share/2600cartmod2/collectorvision/toplevel.vhd" line 391: Output port <but_x_o> of the instance <snespads_b> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/xilinx_share/2600cartmod2/collectorvision/toplevel.vhd" line 391: Output port <but_y_o> of the instance <snespads_b> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/xilinx_share/2600cartmod2/collectorvision/toplevel.vhd" line 391: Output port <but_start_o> of the instance <snespads_b> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/xilinx_share/2600cartmod2/collectorvision/toplevel.vhd" line 391: Output port <but_sel_o> of the instance <snespads_b> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/xilinx_share/2600cartmod2/collectorvision/toplevel.vhd" line 391: Output port <but_tl_o> of the instance <snespads_b> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/xilinx_share/2600cartmod2/collectorvision/toplevel.vhd" line 391: Output port <but_tr_o> of the instance <snespads_b> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/xilinx_share/2600cartmod2/collectorvision/toplevel.vhd" line 391: Output port <but_0_o> of the instance <snespads_b> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/xilinx_share/2600cartmod2/collectorvision/toplevel.vhd" line 391: Output port <but_2_o> of the instance <snespads_b> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/xilinx_share/2600cartmod2/collectorvision/toplevel.vhd" line 391: Output port <but_3_o> of the instance <snespads_b> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/xilinx_share/2600cartmod2/collectorvision/toplevel.vhd" line 391: Output port <but_4_o> of the instance <snespads_b> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/xilinx_share/2600cartmod2/collectorvision/toplevel.vhd" line 391: Output port <but_5_o> of the instance <snespads_b> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/xilinx_share/2600cartmod2/collectorvision/toplevel.vhd" line 391: Output port <but_6_o> of the instance <snespads_b> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/xilinx_share/2600cartmod2/collectorvision/toplevel.vhd" line 391: Output port <but_7_o> of the instance <snespads_b> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/xilinx_share/2600cartmod2/collectorvision/toplevel.vhd" line 391: Output port <but_8_o> of the instance <snespads_b> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/xilinx_share/2600cartmod2/collectorvision/toplevel.vhd" line 391: Output port <but_9_o> of the instance <snespads_b> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/xilinx_share/2600cartmod2/collectorvision/toplevel.vhd" line 391: Output port <but_star_o> of the instance <snespads_b> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/xilinx_share/2600cartmod2/collectorvision/toplevel.vhd" line 391: Output port <but_num_o> of the instance <snespads_b> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/xilinx_share/2600cartmod2/collectorvision/toplevel.vhd" line 391: Output port <but_dot_o> of the instance <snespads_b> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/xilinx_share/2600cartmod2/collectorvision/toplevel.vhd" line 391: Output port <but_clear_o> of the instance <snespads_b> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/xilinx_share/2600cartmod2/collectorvision/toplevel.vhd" line 391: Output port <but_equal_o> of the instance <snespads_b> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/xilinx_share/2600cartmod2/collectorvision/toplevel.vhd" line 488: Output port <host_divert_sdcard> of the instance <MyCtrlModule> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/xilinx_share/2600cartmod2/collectorvision/toplevel.vhd" line 488: Output port <host_divert_keyboard> of the instance <MyCtrlModule> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/xilinx_share/2600cartmod2/collectorvision/toplevel.vhd" line 488: Output port <host_mute> of the instance <MyCtrlModule> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/xilinx_share/2600cartmod2/collectorvision/toplevel.vhd" line 565: Output port <window_out> of the instance <overlay> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/xilinx_share/2600cartmod2/collectorvision/toplevel.vhd" line 596: Output port <host_bootread_data> of the instance <extSRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/xilinx_share/2600cartmod2/collectorvision/toplevel.vhd" line 596: Output port <rom_loaded_o> of the instance <extSRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/xilinx_share/2600cartmod2/collectorvision/toplevel.vhd" line 624: Output port <tia_pixel_clock_ena> of the instance <a2601Instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/xilinx_share/2600cartmod2/collectorvision/toplevel.vhd" line 712: Output port <LOCKED> of the instance <pll_hdmi_instance> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <joy_a_0> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <joy_a_1> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <host_bootread_data<31:8>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:2935 - Signal 'stnd_o', unconnected in block 'toplevel', is tied to its initial value (1).
WARNING:Xst:2935 - Signal 'pal_clk_en_o', unconnected in block 'toplevel', is tied to its initial value (1).
    Found 16x32-bit dual-port RAM <Mram_debug_mem> for signal <debug_mem>.
    Found 1-bit register for signal <last_ph0>.
    Found 15-bit register for signal <last_6502_addr>.
    Found 4-bit register for signal <capt_i>.
    Found 1-bit register for signal <joy_p8_o>.
    Found 1-bit register for signal <joy_p5_o>.
    Found 1-bit register for signal <P_L>.
    Found 1-bit register for signal <P_R>.
    Found 1-bit register for signal <P_A>.
    Found 1-bit register for signal <P_U>.
    Found 1-bit register for signal <P_D>.
    Found 1-bit register for signal <P2_L>.
    Found 1-bit register for signal <P2_R>.
    Found 1-bit register for signal <P2_A>.
    Found 1-bit register for signal <P2_U>.
    Found 1-bit register for signal <P2_D>.
    Found 12-bit register for signal <numpad_0>.
    Found 1-bit register for signal <host_bootread_data<7>>.
    Found 1-bit register for signal <host_bootread_data<6>>.
    Found 1-bit register for signal <host_bootread_data<5>>.
    Found 1-bit register for signal <host_bootread_data<4>>.
    Found 1-bit register for signal <host_bootread_data<3>>.
    Found 1-bit register for signal <host_bootread_data<2>>.
    Found 1-bit register for signal <host_bootread_data<1>>.
    Found 1-bit register for signal <host_bootread_data<0>>.
    Found 1-bit register for signal <last_hsync>.
    Found 1-bit register for signal <last_vsync>.
    Found 8-bit register for signal <tia_hcnt>.
    Found 1-bit register for signal <tia_vcnt_started>.
    Found 9-bit register for signal <tia_vcnt>.
    Found 9-bit register for signal <total_vcnt>.
    Found 9-bit register for signal <last_vcnt>.
    Found 8-bit register for signal <scan_state>.
    Found 1-bit register for signal <armed>.
    Found 8-bit adder for signal <scan_state[7]_GND_5_o_add_1_OUT> created at line 1241.
    Found 4-bit adder for signal <capt_i[3]_GND_5_o_add_15_OUT> created at line 741.
    Found 8-bit adder for signal <tia_hcnt[7]_GND_5_o_add_34_OUT> created at line 1241.
    Found 9-bit adder for signal <tia_vcnt[8]_GND_5_o_add_41_OUT> created at line 1241.
    Found 9-bit adder for signal <total_vcnt[8]_GND_5_o_add_43_OUT> created at line 1241.
    Found 16x12-bit Read Only RAM for signal <joy1_p1_i_PWR_5_o_wide_mux_3_OUT>
    Found 1-bit 4-to-1 multiplexer for signal <host_bootread_addr[1]_BUS_0053_Mux_20_o> created at line 749.
    Found 1-bit 4-to-1 multiplexer for signal <host_bootread_addr[1]_BUS_0054_Mux_21_o> created at line 749.
    Found 1-bit 4-to-1 multiplexer for signal <host_bootread_addr[1]_BUS_0055_Mux_22_o> created at line 749.
    Found 1-bit 4-to-1 multiplexer for signal <host_bootread_addr[1]_BUS_0056_Mux_23_o> created at line 749.
    Found 1-bit 4-to-1 multiplexer for signal <host_bootread_addr[1]_BUS_0057_Mux_24_o> created at line 749.
    Found 1-bit 4-to-1 multiplexer for signal <host_bootread_addr[1]_BUS_0058_Mux_25_o> created at line 749.
    Found 1-bit 4-to-1 multiplexer for signal <host_bootread_addr[1]_BUS_0059_Mux_26_o> created at line 749.
    Found 1-bit 4-to-1 multiplexer for signal <host_bootread_addr[1]_BUS_0060_Mux_27_o> created at line 749.
    Found 15-bit comparator equal for signal <n0074> created at line 739
    Found 8-bit comparator greater for signal <tia_hcnt[7]_PWR_5_o_LessThan_34_o> created at line 782
    Found 9-bit comparator greater for signal <last_vcnt[8]_PWR_5_o_LessThan_38_o> created at line 791
    Found 9-bit comparator greater for signal <tia_vcnt[8]_PWR_5_o_LessThan_41_o> created at line 797
    Found 9-bit comparator lessequal for signal <GND_5_o_total_vcnt[8]_LessThan_48_o> created at line 808
    Summary:
	inferred   2 RAM(s).
	inferred   5 Adder/Subtractor(s).
	inferred  99 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <toplevel> synthesized.

Synthesizing Unit <hdmi_out_xilinx>.
    Related source file is "/home/ise/xilinx_share/2600cartmod2/collectorvision/HDMI/hdmi_out_xilinx.vhd".
WARNING:Xst:647 - Input <clock_pixel_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 10-bit register for signal <shift_r>.
    Found 10-bit register for signal <shift_g>.
    Found 10-bit register for signal <shift_b>.
    Found 10-bit register for signal <shift_clk>.
    Found 3-bit register for signal <mod5>.
    Found 3-bit adder for signal <mod5[2]_GND_8_o_add_0_OUT> created at line 78.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  43 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <hdmi_out_xilinx> synthesized.

Synthesizing Unit <snespad>.
    Related source file is "/home/ise/xilinx_share/2600cartmod2/collectorvision/snespad/snespad.vhd".
        num_pads_g = 1
        reset_level_g = 0
        button_level_g = 0
        clocks_per_6us_g = 128
    Summary:
	no macro.
Unit <snespad> synthesized.

Synthesizing Unit <snespad_ctrl>.
    Related source file is "/home/ise/xilinx_share/2600cartmod2/collectorvision/snespad/snespad_ctrl.vhd".
        reset_level_g = 0
        clocks_per_6us_g = 128
    Found 1-bit register for signal <pad_clk_q>.
    Found 5-bit register for signal <num_buttons_read_q>.
    Found 8-bit register for signal <clocks_per_6us_q>.
    Found 2-bit register for signal <state_q>.
    Found 1-bit register for signal <pad_latch_q>.
    Found finite state machine <FSM_0> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | GND_18_o_reset_i_equal_1_o (positive)          |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <clocks_per_6us_q[7]_GND_18_o_add_2_OUT> created at line 133.
    Found 5-bit subtractor for signal <GND_18_o_GND_18_o_sub_6_OUT<4:0>> created at line 140.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <snespad_ctrl> synthesized.

Synthesizing Unit <snespad_pad>.
    Related source file is "/home/ise/xilinx_share/2600cartmod2/collectorvision/snespad/snespad_pad.vhd".
        reset_level_g = 0
        button_level_g = 0
    Found 32-bit register for signal <shift_buttons_q>.
    Found 32-bit register for signal <buttons_q>.
    Summary:
	inferred  64 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <snespad_pad> synthesized.

Synthesizing Unit <CtrlModule>.
    Related source file is "/home/ise/xilinx_share/2600cartmod2/CtrlModule/CtrlModule/RTL/CtrlModule.vhd".
        sysclk_frequency = 575
        cartridge_default = '1'
INFO:Xst:3210 - "/home/ise/xilinx_share/2600cartmod2/CtrlModule/CtrlModule/RTL/CtrlModule.vhd" line 154: Output port <out_mem_bEnable> of the instance <zpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/xilinx_share/2600cartmod2/CtrlModule/CtrlModule/RTL/CtrlModule.vhd" line 154: Output port <out_mem_hEnable> of the instance <zpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/xilinx_share/2600cartmod2/CtrlModule/CtrlModule/RTL/CtrlModule.vhd" line 154: Output port <break> of the instance <zpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/xilinx_share/2600cartmod2/CtrlModule/CtrlModule/RTL/CtrlModule.vhd" line 190: Output port <enabled> of the instance <myosd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/xilinx_share/2600cartmod2/CtrlModule/CtrlModule/RTL/CtrlModule.vhd" line 212: Output port <ps2_clk_out> of the instance <mykeyboard> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/xilinx_share/2600cartmod2/CtrlModule/CtrlModule/RTL/CtrlModule.vhd" line 212: Output port <ps2_dat_out> of the instance <mykeyboard> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/xilinx_share/2600cartmod2/CtrlModule/CtrlModule/RTL/CtrlModule.vhd" line 212: Output port <inIdle> of the instance <mykeyboard> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/xilinx_share/2600cartmod2/CtrlModule/CtrlModule/RTL/CtrlModule.vhd" line 212: Output port <sendBusy> of the instance <mykeyboard> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/xilinx_share/2600cartmod2/CtrlModule/CtrlModule/RTL/CtrlModule.vhd" line 212: Output port <sendDone> of the instance <mykeyboard> is unconnected or connected to loadless signal.
    Found 9-bit register for signal <spi_tick>.
    Found 1-bit register for signal <int_enabled>.
    Found 1-bit register for signal <kbdrecvreg>.
    Found 1-bit register for signal <host_reset_n>.
    Found 1-bit register for signal <host_bootdata_req>.
    Found 1-bit register for signal <spi_active>.
    Found 1-bit register for signal <cartridge_mode>.
    Found 1-bit register for signal <mem_busy>.
    Found 1-bit register for signal <osd_charwr>.
    Found 1-bit register for signal <osd_wr>.
    Found 1-bit register for signal <int_ack>.
    Found 1-bit register for signal <spi_trigger>.
    Found 1-bit register for signal <spi_fast>.
    Found 8-bit register for signal <host_to_spi>.
    Found 1-bit register for signal <host_mute>.
    Found 1-bit register for signal <host_debug_arm>.
    Found 21-bit register for signal <host_bootread_addr>.
    Found 32-bit register for signal <host_bootdata>.
    Found 1-bit register for signal <host_divert_keyboard>.
    Found 1-bit register for signal <host_divert_sdcard>.
    Found 1-bit register for signal <host_select>.
    Found 1-bit register for signal <host_start>.
    Found 16-bit register for signal <size>.
    Found 16-bit register for signal <dipswitches>.
    Found 1-bit register for signal <host_bootread_req>.
    Found 32-bit register for signal <mem_read>.
    Found 1-bit register for signal <spiclk_in>.
    Found 1-bit register for signal <spi_cs>.
    Found 9-bit adder for signal <spi_tick[8]_GND_22_o_add_0_OUT> created at line 1241.
    Found 16x1-bit Read Only RAM for signal <mem_addr[20]_GND_22_o_Mux_34_o>
    Found 8x1-bit Read Only RAM for signal <mem_addr[20]_GND_22_o_Mux_36_o>
    Summary:
	inferred   2 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred 155 D-type flip-flop(s).
	inferred  13 Multiplexer(s).
Unit <CtrlModule> synthesized.

Synthesizing Unit <CtrlROM_ROM>.
    Related source file is "/home/ise/xilinx_share/2600cartmod2/CtrlModule/CtrlModule/Firmware/CtrlROM_ROM.vhd".
        maxAddrBitBRAM = 13
WARNING:Xst:647 - Input <from_zpu_memAAddr<15:14>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <from_zpu_memBAddr<15:14>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <areset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4096x32-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 32-bit register for signal <to_zpu_memBRead>.
    Found 32-bit register for signal <to_zpu_memARead>.
    Summary:
	inferred   1 RAM(s).
	inferred  64 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <CtrlROM_ROM> synthesized.

Synthesizing Unit <zpu_core_flex>.
    Related source file is "/home/ise/xilinx_share/2600cartmod2/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd".
        IMPL_MULTIPLY = true
        IMPL_COMPARISON_SUB = true
        IMPL_EQBRANCH = true
        IMPL_STOREBH = true
        IMPL_LOADBH = true
        IMPL_CALL = true
        IMPL_SHIFT = true
        IMPL_XOR = true
        EXECUTE_RAM = false
        REMAP_STACK = false
        CACHE = true
        stackbit = 30
        maxAddrBit = 20
        maxAddrBitExternalRAM = 30
        maxAddrBitBRAM = 13
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <to_rom_memAAddr<15:14>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_rom_memBAddr<15:14>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 12-bit register for signal <sp>.
    Found 12-bit register for signal <memAAddr>.
    Found 12-bit register for signal <memBAddr>.
    Found 32-bit register for signal <memAWrite>.
    Found 32-bit register for signal <memBWrite>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <break>.
    Found 1-bit register for signal <pc<13>>.
    Found 1-bit register for signal <pc<12>>.
    Found 1-bit register for signal <pc<11>>.
    Found 1-bit register for signal <pc<10>>.
    Found 1-bit register for signal <pc<9>>.
    Found 1-bit register for signal <pc<8>>.
    Found 1-bit register for signal <pc<7>>.
    Found 1-bit register for signal <pc<6>>.
    Found 1-bit register for signal <pc<5>>.
    Found 1-bit register for signal <pc<4>>.
    Found 1-bit register for signal <pc<3>>.
    Found 1-bit register for signal <pc<2>>.
    Found 1-bit register for signal <pc<1>>.
    Found 1-bit register for signal <pc<0>>.
    Found 1-bit register for signal <idim_flag>.
    Found 1-bit register for signal <memAWriteEnable>.
    Found 1-bit register for signal <memBWriteEnable>.
    Found 1-bit register for signal <out_mem_writeEnable>.
    Found 1-bit register for signal <out_mem_readEnable>.
    Found 1-bit register for signal <out_mem_bEnable>.
    Found 1-bit register for signal <out_mem_hEnable>.
    Found 1-bit register for signal <inInterrupt>.
    Found 1-bit register for signal <fetchneeded>.
    Found 5-bit register for signal <decodedOpcode>.
    Found 8-bit register for signal <opcode>.
    Found 32-bit register for signal <shift_reg>.
    Found 6-bit register for signal <shift_count>.
    Found 18-bit register for signal <add_low>.
    Found 33-bit register for signal <comparison_sub_result>.
    Found 1-bit register for signal <comparison_sign_mod>.
    Found 8-bit register for signal <opcode_saved>.
    Found 21-bit register for signal <out_mem_addr>.
    Found 1-bit register for signal <shift_direction>.
    Found 1-bit register for signal <shift_sign>.
    Found 32-bit register for signal <mem_write>.
    Found 32-bit register for signal <cachedprogramword>.
INFO:Xst:1799 - State state_storetostack is never reached in FSM <state>.
INFO:Xst:1799 - State state_or is never reached in FSM <state>.
INFO:Xst:1799 - State state_and is never reached in FSM <state>.
INFO:Xst:1799 - State state_xor is never reached in FSM <state>.
INFO:Xst:1799 - State state_load is never reached in FSM <state>.
INFO:Xst:1799 - State state_readiodone is never reached in FSM <state>.
INFO:Xst:1799 - State state_storeanddecode is never reached in FSM <state>.
INFO:Xst:1799 - State state_interrupt is never reached in FSM <state>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 28                                             |
    | Transitions        | 64                                             |
    | Inputs             | 10                                             |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | state_resync                                   |
    | Power Up State     | state_fetch                                    |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 18-bit adder for signal <GND_25_o_GND_25_o_add_63_OUT> created at line 516.
    Found 14-bit adder for signal <pc[13]_GND_25_o_add_66_OUT> created at line 1241.
    Found 12-bit adder for signal <sp[13]_GND_25_o_add_80_OUT> created at line 600.
    Found 14-bit adder for signal <pc[13]_memARead[13]_add_91_OUT> created at line 657.
    Found 12-bit adder for signal <sp[13]_GND_25_o_add_104_OUT> created at line 1241.
    Found 16-bit adder for signal <n0497> created at line 1000.
    Found 16-bit adder for signal <memARead[31]_GND_25_o_add_179_OUT> created at line 1000.
    Found 12-bit adder for signal <memBAddr[13]_sp[13]_mux_169_OUT> created at line 1241.
    Found 6-bit subtractor for signal <GND_25_o_GND_25_o_sub_61_OUT<5:0>> created at line 1308.
    Found 33-bit subtractor for signal <GND_25_o_GND_25_o_sub_66_OUT<32:0>> created at line 523.
    Found 12-bit subtractor for signal <GND_25_o_GND_25_o_sub_70_OUT<11:0>> created at line 1308.
    Found 32x32-bit multiplier for signal <n0372> created at line 519.
    Found 32x3-bit Read Only RAM for signal <_n1473>
    Found 8-bit 8-to-1 multiplexer for signal <decodeControl.tOpcode> created at line 308.
    Found 5-bit 4-to-1 multiplexer for signal <_n0726> created at line 331.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplier(s).
	inferred  11 Adder/Subtractor(s).
	inferred 322 D-type flip-flop(s).
	inferred 207 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <zpu_core_flex> synthesized.

Synthesizing Unit <OnScreenDisplay>.
    Related source file is "/home/ise/xilinx_share/2600cartmod2/CtrlModule/CtrlModule/RTL/OnScreenDisplay.vhd".
    Found 16-bit register for signal <hcounter>.
    Found 1-bit register for signal <newline>.
    Found 16-bit register for signal <hframe>.
    Found 1-bit register for signal <newframe>.
    Found 1-bit register for signal <vblank>.
    Found 1-bit register for signal <vsync_p>.
    Found 16-bit register for signal <vcounter>.
    Found 16-bit register for signal <vframe>.
    Found 4-bit register for signal <pixelcounter>.
    Found 1-bit register for signal <pix>.
    Found 1-bit register for signal <osd_enable>.
    Found 16-bit register for signal <xpos>.
    Found 16-bit register for signal <ypos>.
    Found 4-bit register for signal <pixelclock>.
    Found 1-bit register for signal <hsync_pol>.
    Found 1-bit register for signal <vsync_pol>.
    Found 1-bit register for signal <hwindowactive>.
    Found 12-bit register for signal <xpixelpos>.
    Found 1-bit register for signal <vwindowactive>.
    Found 12-bit register for signal <ypixelpos>.
    Found 9-bit register for signal <charram_rdaddr>.
    Found 3-bit register for signal <xpixelpos_delay>.
    Found 13-bit register for signal <charrom_addr>.
    Found 1-bit register for signal <hsync_p>.
    Found 16-bit adder for signal <hcounter[15]_GND_35_o_add_0_OUT> created at line 1241.
    Found 16-bit adder for signal <vcounter[15]_GND_35_o_add_7_OUT> created at line 1241.
    Found 4-bit adder for signal <pixelcounter[3]_GND_35_o_add_17_OUT> created at line 1241.
    Found 12-bit adder for signal <xpixelpos[11]_GND_35_o_add_48_OUT> created at line 1241.
    Found 12-bit adder for signal <ypixelpos[11]_GND_35_o_add_52_OUT> created at line 1241.
    Found 4-bit comparator equal for signal <pixelcounter[3]_pixelclock[3]_equal_17_o> created at line 160
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred 164 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  59 Multiplexer(s).
Unit <OnScreenDisplay> synthesized.

Synthesizing Unit <CharROM_ROM>.
    Related source file is "/home/ise/xilinx_share/2600cartmod2/CtrlModule/CtrlModule/CharROM/CharROM_ROM.vhd".
        addrbits = 13
WARNING:Xst:2999 - Signal 'rom', unconnected in block 'CharROM_ROM', is tied to its initial value.
    Found 8192x1-bit single-port Read Only RAM <Mram_rom> for signal <rom>.
    Found 1-bit register for signal <q>.
    Summary:
	inferred   1 RAM(s).
	inferred   1 D-type flip-flop(s).
Unit <CharROM_ROM> synthesized.

Synthesizing Unit <io_ps2_com>.
    Related source file is "/home/ise/xilinx_share/2600cartmod2/CtrlModule/CtrlModule/RTL/io_ps2_com.vhd".
        clockFilter = 15
        ticksPerUsec = 10
    Found 1-bit register for signal <clkReg>.
    Found 4-bit register for signal <clkFilterCnt>.
    Found 1-bit register for signal <sendDone>.
    Found 1-bit register for signal <recvTrigger>.
    Found 1-bit register for signal <sendBusy>.
    Found 1-bit register for signal <ps2_clk_out>.
    Found 1-bit register for signal <ps2_dat_out>.
    Found 10-bit register for signal <waitCount>.
    Found 4-bit register for signal <bitCount>.
    Found 1-bit register for signal <parity>.
    Found 3-bit register for signal <comState>.
    Found 1-bit register for signal <currentBit>.
    Found 11-bit register for signal <recvByteLoc>.
    Found 11-bit register for signal <recvByte>.
    Found 1-bit register for signal <ena>.
    Found finite state machine <FSM_2> for signal <comState>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 34                                             |
    | Inputs             | 7                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | _n0166 (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | stateidle                                      |
    | Power Up State     | stateidle                                      |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <bitCount[3]_GND_38_o_add_38_OUT> created at line 1241.
    Found 4-bit subtractor for signal <GND_38_o_GND_38_o_sub_3_OUT<3:0>> created at line 111.
    Found 10-bit subtractor for signal <GND_38_o_GND_38_o_sub_8_OUT<9:0>> created at line 132.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  48 D-type flip-flop(s).
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <io_ps2_com> synthesized.

Synthesizing Unit <spi_interface>.
    Related source file is "/home/ise/xilinx_share/2600cartmod2/CtrlModule/CtrlModule/RTL/spi.vhd".
    Found 1-bit register for signal <shiftcnt<3>>.
    Found 1-bit register for signal <shiftcnt<2>>.
    Found 1-bit register for signal <shiftcnt<1>>.
    Found 1-bit register for signal <shiftcnt<0>>.
    Found 8-bit register for signal <sd_shift>.
    Found 1-bit register for signal <mosi>.
    Found 1-bit register for signal <sck>.
    Found 4-bit subtractor for signal <GND_40_o_GND_40_o_sub_2_OUT<3:0>> created at line 62.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <spi_interface> synthesized.

Synthesizing Unit <interrupt_controller>.
    Related source file is "/home/ise/xilinx_share/2600cartmod2/CtrlModule/CtrlModule/RTL/interrupt_controller.vhd".
        max_int = 2
WARNING:Xst:647 - Input <reset_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <status>.
    Found 4-bit register for signal <pending>.
    Found 1-bit register for signal <int>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <interrupt_controller> synthesized.

Synthesizing Unit <OSD_Overlay>.
    Related source file is "/home/ise/xilinx_share/2600cartmod2/CtrlModule/CtrlModule/RTL/OSD_Overlay.vhd".
    Found 1-bit register for signal <scanline>.
    Found 1-bit register for signal <hsync_r>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <OSD_Overlay> synthesized.

Synthesizing Unit <sram_controller>.
    Related source file is "/home/ise/xilinx_share/2600cartmod2/collectorvision/cvAtari2600/sram_controller.vhd".
WARNING:Xst:647 - Input <host_bootdata<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <boot_state>.
    Found 8-bit register for signal <boot_state[3]_dff_41_OUT>.
    Found 1-bit register for signal <host_bootread_ack>.
    Found 32-bit register for signal <host_read_buf>.
    Found 21-bit register for signal <sram_addr_o>.
    Found 1-bit register for signal <sram_oe_n_o>.
    Found 1-bit register for signal <sram_we_n_o>.
    Found 8-bit register for signal <a2600_databyte>.
    Found 4-bit register for signal <return_state>.
    Found 1-bit register for signal <rom_loaded>.
    Found 1-bit register for signal <reset_i_clk_i_DFF_367>.
    Found 1-bit register for signal <reset_i_clk_i_DFF_368>.
    Found 1-bit register for signal <reset_i_clk_i_DFF_369>.
    Found 1-bit register for signal <reset_i_clk_i_DFF_370>.
    Found 1-bit register for signal <reset_i_clk_i_DFF_371>.
    Found 1-bit register for signal <reset_i_clk_i_DFF_372>.
    Found 1-bit register for signal <reset_i_clk_i_DFF_373>.
    Found 1-bit register for signal <reset_i_clk_i_DFF_374>.
    Found 1-bit register for signal <host_bootdata_ack>.
    Found 16x2-bit Read Only RAM for signal <_n0416>
    Found 1-bit tristate buffer for signal <sram_data_io<7>> created at line 114
    Found 1-bit tristate buffer for signal <sram_data_io<6>> created at line 114
    Found 1-bit tristate buffer for signal <sram_data_io<5>> created at line 114
    Found 1-bit tristate buffer for signal <sram_data_io<4>> created at line 114
    Found 1-bit tristate buffer for signal <sram_data_io<3>> created at line 114
    Found 1-bit tristate buffer for signal <sram_data_io<2>> created at line 114
    Found 1-bit tristate buffer for signal <sram_data_io<1>> created at line 114
    Found 1-bit tristate buffer for signal <sram_data_io<0>> created at line 114
    Summary:
	inferred   1 RAM(s).
	inferred  90 D-type flip-flop(s).
	inferred  28 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <sram_controller> synthesized.

Synthesizing Unit <A2601NoFlash>.
    Related source file is "/home/ise/xilinx_share/2600cartmod2/A2601/src/A2601NoFlash.vhd".
INFO:Xst:3210 - "/home/ise/xilinx_share/2600cartmod2/A2601/src/A2601NoFlash.vhd" line 247: Output port <colu> of the instance <ms_A2601> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/xilinx_share/2600cartmod2/A2601/src/A2601NoFlash.vhd" line 247: Output port <rgbx2> of the instance <ms_A2601> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/xilinx_share/2600cartmod2/A2601/src/A2601NoFlash.vhd" line 247: Output port <cv> of the instance <ms_A2601> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/xilinx_share/2600cartmod2/A2601/src/A2601NoFlash.vhd" line 247: Output port <r> of the instance <ms_A2601> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/xilinx_share/2600cartmod2/A2601/src/A2601NoFlash.vhd" line 247: Output port <csyn> of the instance <ms_A2601> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/xilinx_share/2600cartmod2/A2601/src/A2601NoFlash.vhd" line 247: Output port <vsyn> of the instance <ms_A2601> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/xilinx_share/2600cartmod2/A2601/src/A2601NoFlash.vhd" line 247: Output port <hsyn> of the instance <ms_A2601> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/xilinx_share/2600cartmod2/A2601/src/A2601NoFlash.vhd" line 247: Output port <tia_pixel_clock_ena> of the instance <ms_A2601> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'tia_pixel_clock_ena', unconnected in block 'A2601NoFlash', is tied to its initial value (0).
    Found 4-bit register for signal <ctrl_cntr>.
    Found 1-bit register for signal <pb<1>>.
    Found 1-bit register for signal <pb<0>>.
    Found 8-bit register for signal <pa>.
    Found 1-bit register for signal <inpt4>.
    Found 1-bit register for signal <inpt5>.
    Found 4-bit register for signal <bank>.
    Found 3-bit register for signal <e0_bank0>.
    Found 3-bit register for signal <e0_bank1>.
    Found 3-bit register for signal <e0_bank2>.
    Found 3-bit register for signal <e7_rom_bank>.
    Found 2-bit register for signal <e7_ram_bank>.
    Found 1-bit register for signal <rst>.
    Found 4-bit adder for signal <ctrl_cntr[3]_GND_63_o_add_3_OUT> created at line 1241.
    Found 5-bit adder for signal <au> created at line 306.
    Found 1-bit 7-to-1 multiplexer for signal <a<12>> created at line 373.
    Found 1-bit 4-to-1 multiplexer for signal <e0_bank<2>> created at line 373.
    Found 1-bit 4-to-1 multiplexer for signal <e0_bank<1>> created at line 373.
    Found 1-bit 4-to-1 multiplexer for signal <e0_bank<0>> created at line 373.
    Found 1-bit tristate buffer for signal <cpu_d<7>> created at line 333
    Found 1-bit tristate buffer for signal <cpu_d<6>> created at line 333
    Found 1-bit tristate buffer for signal <cpu_d<5>> created at line 333
    Found 1-bit tristate buffer for signal <cpu_d<4>> created at line 333
    Found 1-bit tristate buffer for signal <cpu_d<3>> created at line 333
    Found 1-bit tristate buffer for signal <cpu_d<2>> created at line 333
    Found 1-bit tristate buffer for signal <cpu_d<1>> created at line 333
    Found 1-bit tristate buffer for signal <cpu_d<0>> created at line 333
    Found 16-bit comparator lessequal for signal <n0187> created at line 481
    Found 16-bit comparator lessequal for signal <n0189> created at line 489
    Found 16-bit comparator lessequal for signal <n0191> created at line 491
    Found 16-bit comparator lessequal for signal <n0193> created at line 493
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal cpu_d<7> may hinder XST clustering optimizations.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  35 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  92 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <A2601NoFlash> synthesized.

Synthesizing Unit <A2601>.
    Related source file is "/home/ise/xilinx_share/2600cartmod2/A2601/src/A2601Core.vhd".
INFO:Xst:3210 - "/home/ise/xilinx_share/2600cartmod2/A2601/src/A2601Core.vhd" line 145: Output port <irq> of the instance <riot_A6532> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/xilinx_share/2600cartmod2/A2601/src/A2601Core.vhd" line 149: Output port <tia_pixel_clock_ena> of the instance <tia_inst> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <rgbx2> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <vsyn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <hsyn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:2935 - Signal 'tia_pixel_clock_ena', unconnected in block 'A2601', is tied to its initial value (0).
WARNING:Xst:653 - Signal <riot_pa7> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <A2601> synthesized.

Synthesizing Unit <A6507>.
    Related source file is "/home/ise/xilinx_share/2600cartmod2/A6500/src/A6507.vhd".
INFO:Xst:3210 - "/home/ise/xilinx_share/2600cartmod2/A6500/src/A6507.vhd" line 60: Output port <debugOpcode> of the instance <cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/xilinx_share/2600cartmod2/A6500/src/A6507.vhd" line 60: Output port <debugPc> of the instance <cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/xilinx_share/2600cartmod2/A6500/src/A6507.vhd" line 60: Output port <debugA> of the instance <cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/xilinx_share/2600cartmod2/A6500/src/A6507.vhd" line 60: Output port <debugX> of the instance <cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/xilinx_share/2600cartmod2/A6500/src/A6507.vhd" line 60: Output port <debugY> of the instance <cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/xilinx_share/2600cartmod2/A6500/src/A6507.vhd" line 60: Output port <debugS> of the instance <cpu> is unconnected or connected to loadless signal.
    Found 1-bit tristate buffer for signal <cpuDi<7>> created at line 57
    Found 1-bit tristate buffer for signal <cpuDi<6>> created at line 57
    Found 1-bit tristate buffer for signal <cpuDi<5>> created at line 57
    Found 1-bit tristate buffer for signal <cpuDi<4>> created at line 57
    Found 1-bit tristate buffer for signal <cpuDi<3>> created at line 57
    Found 1-bit tristate buffer for signal <cpuDi<2>> created at line 57
    Found 1-bit tristate buffer for signal <cpuDi<1>> created at line 57
    Found 1-bit tristate buffer for signal <cpuDi<0>> created at line 57
    Found 1-bit tristate buffer for signal <d<7>> created at line 58
    Found 1-bit tristate buffer for signal <d<6>> created at line 58
    Found 1-bit tristate buffer for signal <d<5>> created at line 58
    Found 1-bit tristate buffer for signal <d<4>> created at line 58
    Found 1-bit tristate buffer for signal <d<3>> created at line 58
    Found 1-bit tristate buffer for signal <d<2>> created at line 58
    Found 1-bit tristate buffer for signal <d<1>> created at line 58
    Found 1-bit tristate buffer for signal <d<0>> created at line 58
    Summary:
	inferred  16 Tristate(s).
Unit <A6507> synthesized.

Synthesizing Unit <cpu65xx>.
    Related source file is "/home/ise/xilinx_share/2600cartmod2/A6500/src/cpu65xx_e.vhd".
        pipelineOpcode = false
        pipelineAluMux = false
        pipelineAluOut = false
    Found 1-bit register for signal <processIrq>.
    Found 44-bit register for signal <opcInfo>.
    Found 1-bit register for signal <irqActive>.
    Found 8-bit register for signal <theOpcode>.
    Found 5-bit register for signal <theCpuCycle>.
    Found 8-bit register for signal <T>.
    Found 8-bit register for signal <A>.
    Found 8-bit register for signal <X>.
    Found 8-bit register for signal <Y>.
    Found 1-bit register for signal <C>.
    Found 1-bit register for signal <Z>.
    Found 1-bit register for signal <I>.
    Found 1-bit register for signal <D>.
    Found 1-bit register for signal <V>.
    Found 1-bit register for signal <N>.
    Found 8-bit register for signal <S>.
    Found 8-bit register for signal <doReg>.
    Found 1-bit register for signal <theWe>.
    Found 16-bit register for signal <PC>.
    Found 16-bit register for signal <myAddr>.
    Found finite state machine <FSM_3> for signal <theCpuCycle>.
    -----------------------------------------------------------------------
    | States             | 19                                             |
    | Transitions        | 92                                             |
    | Inputs             | 20                                             |
    | Outputs            | 10                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | cycle2                                         |
    | Power Up State     | opcodefetch                                    |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <aluInput[7]_GND_82_o_add_24_OUT> created at line 1241.
    Found 6-bit adder for signal <GND_82_o_GND_82_o_add_27_OUT> created at line 750.
    Found 9-bit adder for signal <n0581> created at line 751.
    Found 9-bit adder for signal <GND_82_o_GND_82_o_add_29_OUT> created at line 751.
    Found 6-bit adder for signal <GND_82_o_GND_82_o_add_31_OUT> created at line 753.
    Found 9-bit adder for signal <n0590> created at line 754.
    Found 9-bit adder for signal <GND_82_o_GND_82_o_add_34_OUT> created at line 754.
    Found 9-bit adder for signal <n0596> created at line 756.
    Found 9-bit adder for signal <GND_82_o_GND_82_o_add_37_OUT> created at line 756.
    Found 4-bit adder for signal <opcInfo[38]_GND_82_o_add_46_OUT> created at line 1241.
    Found 5-bit adder for signal <opcInfo[38]_GND_82_o_add_47_OUT> created at line 1241.
    Found 5-bit adder for signal <GND_82_o_GND_82_o_add_59_OUT> created at line 826.
    Found 4-bit adder for signal <opcInfo[38]_GND_82_o_add_61_OUT> created at line 1241.
    Found 5-bit adder for signal <GND_82_o_GND_82_o_add_62_OUT> created at line 829.
    Found 5-bit adder for signal <opcInfo[38]_GND_82_o_add_64_OUT> created at line 1241.
    Found 8-bit adder for signal <S[7]_GND_82_o_add_144_OUT> created at line 1241.
    Found 9-bit adder for signal <GND_82_o_GND_82_o_add_192_OUT> created at line 1514.
    Found 9-bit adder for signal <GND_82_o_GND_82_o_add_193_OUT> created at line 1516.
    Found 9-bit adder for signal <GND_82_o_GND_82_o_add_194_OUT> created at line 1518.
    Found 16-bit adder for signal <myAddrIncr> created at line 1241.
    Found 8-bit adder for signal <myAddrIncrH> created at line 1241.
    Found 8-bit subtractor for signal <GND_82_o_GND_82_o_sub_26_OUT<7:0>> created at line 1308.
    Found 4-bit subtractor for signal <GND_82_o_GND_82_o_sub_57_OUT<3:0>> created at line 1308.
    Found 5-bit subtractor for signal <GND_82_o_GND_82_o_sub_58_OUT<4:0>> created at line 1308.
    Found 8-bit subtractor for signal <GND_82_o_GND_82_o_sub_146_OUT<7:0>> created at line 1308.
    Found 8-bit subtractor for signal <myAddrDecrH> created at line 593.
    Found 256x44-bit Read Only RAM for signal <nextOpcInfo>
    Found 9-bit 14-to-1 multiplexer for signal <processAlu.rmwBits> created at line 722.
    Found 9-bit 8-to-1 multiplexer for signal <opcInfo[38]_opcInfo[34]_wide_mux_42_OUT> created at line 748.
    Found 8-bit 4-to-1 multiplexer for signal <_n0723> created at line 1337.
    Found 5-bit comparator greater for signal <GND_82_o_opcInfo[38]_LessThan_46_o> created at line 779
    Found 5-bit comparator greater for signal <GND_82_o_opcInfo[38]_LessThan_55_o> created at line 807
    Found 5-bit comparator greater for signal <GND_82_o_GND_82_o_LessThan_61_o> created at line 826
    Found 5-bit comparator greater for signal <GND_82_o_GND_82_o_LessThan_64_o> created at line 829
    Summary:
	inferred   1 RAM(s).
	inferred  22 Adder/Subtractor(s).
	inferred 141 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred 192 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <cpu65xx> synthesized.

Synthesizing Unit <A6532>.
    Related source file is "/home/ise/xilinx_share/2600cartmod2/A6532/src/A6532.vhd".
    Found 8-bit register for signal <pa_ddr>.
    Found 8-bit register for signal <pb_reg>.
    Found 8-bit register for signal <pb_ddr>.
    Found 1-bit register for signal <edge_pol>.
    Found 1-bit register for signal <edge_irq_en>.
    Found 1-bit register for signal <edge_intr_lo>.
    Found 1-bit register for signal <edge_intr_hi>.
    Found 11-bit register for signal <timer_dvdr>.
    Found 8-bit register for signal <timer>.
    Found 2-bit register for signal <timer_intvl>.
    Found 1-bit register for signal <timer_irq_en>.
    Found 1-bit register for signal <timer_intr>.
    Found 11-bit adder for signal <timer_dvdr[10]_GND_83_o_add_32_OUT> created at line 214.
    Found 8-bit subtractor for signal <GND_83_o_GND_83_o_sub_35_OUT<7:0>> created at line 223.
    Found 8-bit subtractor for signal <GND_83_o_GND_83_o_sub_37_OUT<7:0>> created at line 225.
    Found 8-bit 4-to-1 multiplexer for signal <a[1]_pb_ddr[7]_wide_mux_0_OUT> created at line 141.
    Found 1-bit 4-to-1 multiplexer for signal <timer_inc> created at line 201.
    Found 1-bit tristate buffer for signal <d<7>> created at line 133
    Found 1-bit tristate buffer for signal <d<6>> created at line 133
    Found 1-bit tristate buffer for signal <d<5>> created at line 133
    Found 1-bit tristate buffer for signal <d<4>> created at line 133
    Found 1-bit tristate buffer for signal <d<3>> created at line 133
    Found 1-bit tristate buffer for signal <d<2>> created at line 133
    Found 1-bit tristate buffer for signal <d<1>> created at line 133
    Found 1-bit tristate buffer for signal <d<0>> created at line 133
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  51 D-type flip-flop(s).
	inferred  18 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <A6532> synthesized.

Synthesizing Unit <ram128x8>.
    Related source file is "/home/ise/xilinx_share/2600cartmod2/A6532/src/A6532.vhd".
    Found 128x8-bit single-port RAM <Mram_ram> for signal <ram>.
    Found 8-bit register for signal <d_out>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <ram128x8> synthesized.
WARNING:Xst:2972 - "/home/ise/xilinx_share/2600cartmod2/TIA/src/TIA.vhd" line 895. All outputs of instance <paddle0> of block <paddle> are unconnected in block <TIA>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/ise/xilinx_share/2600cartmod2/TIA/src/TIA.vhd" line 896. All outputs of instance <paddle1> of block <paddle> are unconnected in block <TIA>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/ise/xilinx_share/2600cartmod2/TIA/src/TIA.vhd" line 897. All outputs of instance <paddle2> of block <paddle> are unconnected in block <TIA>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/ise/xilinx_share/2600cartmod2/TIA/src/TIA.vhd" line 898. All outputs of instance <paddle3> of block <paddle> are unconnected in block <TIA>. Underlying logic will be removed.

Synthesizing Unit <TIA>.
    Related source file is "/home/ise/xilinx_share/2600cartmod2/TIA/src/TIA.vhd".
WARNING:Xst:647 - Input <pal> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <cburst>.
    Found 1-bit register for signal <pf_cnt>.
    Found 1-bit register for signal <hblank>.
    Found 1-bit register for signal <center>.
    Found 1-bit register for signal <hmove>.
    Found 1-bit register for signal <wsync>.
    Found 5-bit register for signal <pf_adr>.
    Found 1-bit register for signal <pf_pix>.
    Found 1-bit register for signal <vsync>.
    Found 1-bit register for signal <inpt45_len>.
    Found 1-bit register for signal <vblank>.
    Found 20-bit register for signal <pf_gr>.
    Found 1-bit register for signal <pf_reflect>.
    Found 1-bit register for signal <pf_priority>.
    Found 2-bit register for signal <bl_size>.
    Found 3-bit register for signal <p0_nusiz>.
    Found 2-bit register for signal <m0_size>.
    Found 3-bit register for signal <p1_nusiz>.
    Found 2-bit register for signal <m1_size>.
    Found 4-bit register for signal <p0_hmove>.
    Found 4-bit register for signal <p1_hmove>.
    Found 4-bit register for signal <m0_hmove>.
    Found 4-bit register for signal <m1_hmove>.
    Found 4-bit register for signal <bl_hmove>.
    Found 1-bit register for signal <m0_enable>.
    Found 1-bit register for signal <m1_enable>.
    Found 1-bit register for signal <bl_enold>.
    Found 1-bit register for signal <bl_ennew>.
    Found 8-bit register for signal <p1_grpold>.
    Found 8-bit register for signal <p0_grpnew>.
    Found 8-bit register for signal <p0_grpold>.
    Found 8-bit register for signal <p1_grpnew>.
    Found 1-bit register for signal <p0_reflect>.
    Found 1-bit register for signal <p1_reflect>.
    Found 1-bit register for signal <p0_vdel>.
    Found 1-bit register for signal <p1_vdel>.
    Found 1-bit register for signal <bl_vdel>.
    Found 7-bit register for signal <p0_colu>.
    Found 7-bit register for signal <p1_colu>.
    Found 7-bit register for signal <pf_colu>.
    Found 7-bit register for signal <bk_colu>.
    Found 5-bit register for signal <a0_freq>.
    Found 5-bit register for signal <a1_freq>.
    Found 4-bit register for signal <a0_ctrl>.
    Found 4-bit register for signal <a1_ctrl>.
    Found 4-bit register for signal <a0_vol>.
    Found 4-bit register for signal <a1_vol>.
    Found 7-bit register for signal <int_colu>.
    Found 2-bit register for signal <sec_dl>.
    Found 1-bit register for signal <sec>.
    Found 4-bit register for signal <hmove_cntr>.
    Found 1-bit register for signal <p0_ec>.
    Found 1-bit register for signal <p1_ec>.
    Found 1-bit register for signal <m0_ec>.
    Found 1-bit register for signal <m1_ec>.
    Found 1-bit register for signal <bl_ec>.
    Found 15-bit register for signal <cx>.
    Found 2-bit register for signal <clk_dvdr>.
    Found 1-bit register for signal <phi0>.
    Found 1-bit register for signal <phi1>.
    Found 1-bit register for signal <inpt4_l>.
    Found 1-bit register for signal <inpt5_l>.
    Found 4-bit register for signal <vid_clk_dvdr>.
    Found 8-bit register for signal <cv>.
    Found 1-bit register for signal <hsync>.
    Found finite state machine <FSM_4> for signal <clk_dvdr>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 3                                              |
    | Inputs             | 0                                              |
    | Outputs            | 4                                              |
    | Clock              | tia_pixel_clock (rising_edge)                  |
    | Reset              | GND_111_o_hh1_edge_AND_1361_o (positive)       |
    | Reset type         | synchronous                                    |
    | Reset State        | 01                                             |
    | Power Up State     | 01                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <pf_adr[4]_GND_111_o_add_22_OUT> created at line 1241.
    Found 4-bit adder for signal <hmove_cntr[3]_GND_111_o_add_147_OUT> created at line 1241.
    Found 4-bit adder for signal <vid_clk_dvdr[3]_GND_111_o_add_170_OUT> created at line 1241.
    Found 8-bit adder for signal <GND_111_o_col_lu[7]_add_175_OUT> created at line 1460.
    Found 8-bit adder for signal <lum_lu[7]_col_lu[7]_add_176_OUT> created at line 1464.
    Found 5-bit subtractor for signal <GND_111_o_GND_111_o_sub_21_OUT<4:0>> created at line 1308.
    Found 256x8-bit Read Only RAM for signal <col_lu>
    Found 8x8-bit Read Only RAM for signal <lum_lu>
    Found 8-bit 12-to-1 multiplexer for signal <n0462> created at line 1044.
    Found 1-bit tristate buffer for signal <d<7>> created at line 1039
    Found 1-bit tristate buffer for signal <d<6>> created at line 1039
    Found 1-bit tristate buffer for signal <d<5>> created at line 1039
    Found 1-bit tristate buffer for signal <d<4>> created at line 1039
    Found 1-bit tristate buffer for signal <d<3>> created at line 1039
    Found 1-bit tristate buffer for signal <d<2>> created at line 1039
    Found 1-bit tristate buffer for signal <d<1>> created at line 1039
    Found 1-bit tristate buffer for signal <d<0>> created at line 1039
    Found 3-bit comparator equal for signal <hmove_cntr_sl[2]_p0_hmove[2]_equal_150_o> created at line 1272
    Found 3-bit comparator equal for signal <hmove_cntr_sl[2]_p1_hmove[2]_equal_151_o> created at line 1279
    Found 3-bit comparator equal for signal <hmove_cntr_sl[2]_m0_hmove[2]_equal_152_o> created at line 1286
    Found 3-bit comparator equal for signal <hmove_cntr_sl[2]_m1_hmove[2]_equal_153_o> created at line 1293
    Found 3-bit comparator equal for signal <hmove_cntr_sl[2]_bl_hmove[2]_equal_154_o> created at line 1300
    Summary:
	inferred   2 RAM(s).
	inferred   4 Adder/Subtractor(s).
	inferred 215 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  52 Multiplexer(s).
	inferred   8 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <TIA> synthesized.

Synthesizing Unit <paddle>.
    Related source file is "/home/ise/xilinx_share/2600cartmod2/TIA/src/TIA.vhd".
    Found 1-bit register for signal <cnt<7>>.
    Found 1-bit register for signal <cnt<6>>.
    Found 1-bit register for signal <cnt<5>>.
    Found 1-bit register for signal <cnt<4>>.
    Found 1-bit register for signal <cnt<3>>.
    Found 1-bit register for signal <cnt<2>>.
    Found 1-bit register for signal <cnt<1>>.
    Found 1-bit register for signal <cnt<0>>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <paddle> synthesized.

Synthesizing Unit <cntr2>.
    Related source file is "/home/ise/xilinx_share/2600cartmod2/TIA/src/TIA.vhd".
    Found 2-bit register for signal <d>.
    Found finite state machine <FSM_5> for signal <d>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clke (rising_edge)                             |
    | Reset              | _n0012 (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <cntr2> synthesized.

Synthesizing Unit <lfsr6>.
    Related source file is "/home/ise/xilinx_share/2600cartmod2/TIA/src/TIA.vhd".
    Found 6-bit register for signal <d>.
    Found 1-bit register for signal <prst_l>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <lfsr6> synthesized.

Synthesizing Unit <mux20>.
    Related source file is "/home/ise/xilinx_share/2600cartmod2/TIA/src/TIA.vhd".
    Found 1-bit 20-to-1 multiplexer for signal <o> created at line 606.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux20> synthesized.

Synthesizing Unit <audio>.
    Related source file is "/home/ise/xilinx_share/2600cartmod2/TIA/src/TIA.vhd".
    Found 5-bit register for signal <sr5>.
    Found 5-bit register for signal <dvdr>.
    Found 4-bit register for signal <sr4>.
    Found 5-bit adder for signal <dvdr[4]_GND_116_o_add_3_OUT> created at line 1241.
    Found 5-bit comparator equal for signal <sr5_cnt> created at line 212
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <audio> synthesized.

Synthesizing Unit <player>.
    Related source file is "/home/ise/xilinx_share/2600cartmod2/TIA/src/TIA.vhd".
    Found 1-bit register for signal <scan_en>.
    Found 1-bit register for signal <scan_clk>.
    Found 1-bit register for signal <start>.
    Found 1-bit 8-to-1 multiplexer for signal <scan_adr[2]_grpnew[7]_Mux_22_o> created at line 363.
    Found 1-bit 8-to-1 multiplexer for signal <scan_adr[2]_grpold[7]_Mux_23_o> created at line 364.
    Found 1-bit 3-to-1 multiplexer for signal <pix> created at line 362.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <player> synthesized.

Synthesizing Unit <cntr3>.
    Related source file is "/home/ise/xilinx_share/2600cartmod2/TIA/src/TIA.vhd".
    Found 3-bit register for signal <d>.
    Found 3-bit adder for signal <d[2]_GND_118_o_add_1_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
Unit <cntr3> synthesized.

Synthesizing Unit <missile>.
    Related source file is "/home/ise/xilinx_share/2600cartmod2/TIA/src/TIA.vhd".
    Found 1-bit register for signal <start2>.
    Found 1-bit register for signal <start1>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <missile> synthesized.

Synthesizing Unit <ball>.
    Related source file is "/home/ise/xilinx_share/2600cartmod2/TIA/src/TIA.vhd".
    Found 1-bit register for signal <start2>.
    Found 1-bit register for signal <start1>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <ball> synthesized.

Synthesizing Unit <dac>.
    Related source file is "/home/ise/xilinx_share/2600cartmod2/A2601/src/DeltaSigma.vhd".
        MSBI = 4
    Found 1-bit register for signal <DACout>.
    Found 7-bit register for signal <SigmaLatch>.
    Found 7-bit adder for signal <DeltaAdder> created at line 54.
    Found 7-bit adder for signal <SigmaAdder> created at line 55.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
Unit <dac> synthesized.

Synthesizing Unit <ram2048x8>.
    Related source file is "/home/ise/xilinx_share/2600cartmod2/collectorvision/ram2048x8.vhd".
    Found 2048x8-bit single-port RAM <Mram_ram> for signal <ram>.
    Found 8-bit register for signal <d_out>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <ram2048x8> synthesized.

Synthesizing Unit <pll>.
    Related source file is "/home/ise/xilinx_share/2600cartmod2/collectorvision/cvAtari2600/ipcore_dir/pll.vhd".
    Summary:
	no macro.
Unit <pll> synthesized.

Synthesizing Unit <pll_27M>.
    Related source file is "/home/ise/xilinx_share/2600cartmod2/collectorvision/cvAtari2600/ipcore_dir/pll_27M.vhd".
    Summary:
	no macro.
Unit <pll_27M> synthesized.

Synthesizing Unit <vga>.
    Related source file is "/home/ise/xilinx_share/2600cartmod2/collectorvision/vga.vhd".
        h_input_offset = 48
WARNING:Xst:647 - Input <I_CLK_VGA2X> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <I_VSYNC> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 7-bit register for signal <buf_pixel_out>.
    Found 10-bit register for signal <hcnt>.
    Found 10-bit register for signal <window_hcnt>.
    Found 10-bit register for signal <vcnt>.
    Found 10-bit register for signal <window_vcnt>.
    Found 7-bit register for signal <pixel_sample_timer<6:0>>.
    Found 10-bit adder for signal <hcnt[9]_GND_151_o_add_1_OUT> created at line 160.
    Found 10-bit adder for signal <window_hcnt[9]_GND_151_o_add_3_OUT> created at line 165.
    Found 10-bit adder for signal <vcnt[9]_GND_151_o_add_9_OUT> created at line 175.
    Found 10-bit adder for signal <window_vcnt[9]_GND_151_o_add_12_OUT> created at line 181.
    Found 10-bit adder for signal <window_vcnt[9]_GND_151_o_add_13_OUT> created at line 183.
    Found 18-bit adder for signal <wr_result_v> created at line 196.
    Found 18-bit adder for signal <rd_result_v> created at line 197.
    Found 8-bit subtractor for signal <GND_151_o_GND_151_o_sub_28_OUT<7:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_151_o_GND_151_o_sub_43_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_151_o_GND_151_o_sub_51_OUT<8:0>> created at line 1308.
    Found 9x8-bit multiplier for signal <I_VCNT[8]_PWR_93_o_MuLt_26_OUT> created at line 1399.
    Found 9x8-bit multiplier for signal <window_vcnt[9]_PWR_93_o_MuLt_29_OUT> created at line 1399.
    Found 8-bit comparator lessequal for signal <n0034> created at line 204
    Found 8-bit comparator greater for signal <I_HCNT[7]_PWR_93_o_LessThan_36_o> created at line 204
    Found 9-bit comparator greater for signal <I_VCNT[8]_PWR_93_o_LessThan_37_o> created at line 205
    Found 10-bit comparator greater for signal <PWR_93_o_hcnt[9]_LessThan_38_o> created at line 207
    Found 10-bit comparator greater for signal <GND_151_o_vcnt[9]_LessThan_39_o> created at line 207
    Found 10-bit comparator greater for signal <GND_151_o_hcnt[9]_LessThan_40_o> created at line 208
    Found 10-bit comparator greater for signal <hcnt[9]_PWR_93_o_LessThan_41_o> created at line 208
    Found 10-bit comparator greater for signal <vcnt[9]_PWR_93_o_LessThan_42_o> created at line 209
    Found 9-bit comparator greater for signal <window_vcnt[9]_GND_151_o_LessThan_44_o> created at line 211
    Found 9-bit comparator greater for signal <window_vcnt[9]_PWR_93_o_LessThan_45_o> created at line 211
    Found 10-bit comparator lessequal for signal <n0059> created at line 214
    Found 10-bit comparator greater for signal <PWR_93_o_hcnt[9]_LessThan_47_o> created at line 214
    Found 10-bit comparator lessequal for signal <n0063> created at line 215
    Found 10-bit comparator greater for signal <GND_151_o_vcnt[9]_LessThan_49_o> created at line 215
    Found 9-bit comparator greater for signal <downscale_y> created at line 221
    Summary:
	inferred   2 Multiplier(s).
	inferred   9 Adder/Subtractor(s).
	inferred  54 D-type flip-flop(s).
	inferred  15 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <vga> synthesized.

Synthesizing Unit <VGAColorTable>.
    Related source file is "/home/ise/xilinx_share/2600cartmod2/TIA/src/VGAColorTable.vhd".
WARNING:Xst:647 - Input <lum<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 24-bit register for signal <outColor>.
    Found 512x24-bit Read Only RAM for signal <GND_155_o_GND_155_o_select_385_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred  24 D-type flip-flop(s).
Unit <VGAColorTable> synthesized.

Synthesizing Unit <hdmi>.
    Related source file is "/home/ise/xilinx_share/2600cartmod2/collectorvision/HDMI/hdmi.vhd".
        FREQ = 27000000
        FS = 48000
        CTS = 27000
        N = 6144
    Found 11-bit register for signal <clockCounter>.
    Found 1-bit register for signal <ctl0>.
    Found 1-bit register for signal <ctl1>.
    Found 1-bit register for signal <ctl2>.
    Found 1-bit register for signal <ctl3>.
    Found 1-bit register for signal <prevBlank>.
    Found 1-bit register for signal <prevData>.
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_6> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 23                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | I_CLK_PIXEL (rising_edge)                      |
    | Reset              | prevBlank_I_BLANK_AND_1877_o (positive)        |
    | Reset type         | synchronous                                    |
    | Reset State        | controldata                                    |
    | Power Up State     | videodata                                      |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit adder for signal <clockCounter[10]_GND_158_o_add_28_OUT> created at line 224.
    Found 11-bit 7-to-1 multiplexer for signal <state[2]_clockCounter[10]_wide_mux_56_OUT> created at line 177.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  15 D-type flip-flop(s).
	inferred  21 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <hdmi> synthesized.

Synthesizing Unit <hdmi_delay_line>.
    Related source file is "/home/ise/xilinx_share/2600cartmod2/collectorvision/HDMI/hdmidelay.vhd".
        G_WIDTH = 40
        G_DEPTH = 11
    Found 40-bit register for signal <q_pipe<1>>.
    Found 40-bit register for signal <q_pipe<2>>.
    Found 40-bit register for signal <q_pipe<3>>.
    Found 40-bit register for signal <q_pipe<4>>.
    Found 40-bit register for signal <q_pipe<5>>.
    Found 40-bit register for signal <q_pipe<6>>.
    Found 40-bit register for signal <q_pipe<7>>.
    Found 40-bit register for signal <q_pipe<8>>.
    Found 40-bit register for signal <q_pipe<9>>.
    Found 40-bit register for signal <q_pipe<10>>.
    Found 40-bit register for signal <q_pipe<0>>.
    Summary:
	inferred 440 D-type flip-flop(s).
Unit <hdmi_delay_line> synthesized.

Synthesizing Unit <hdmidataencoder>.
    Related source file is "/home/ise/xilinx_share/2600cartmod2/collectorvision/HDMI/hdmidataencoder.v".
        FREQ = 27000000
        FS = 48000
        CTS = 27000
        N = 6144
    Found 24-bit register for signal <audioPacketHeader>.
    Found 224-bit register for signal <n0264[223:0]>.
    Found 8-bit register for signal <channelStatusIdx>.
    Found 2-bit register for signal <samplesHead>.
    Found 26-bit register for signal <audioLAvgSum>.
    Found 26-bit register for signal <audioRAvgSum>.
    Found 11-bit register for signal <audioAvgCnt>.
    Found 16-bit register for signal <audioLAvg>.
    Found 16-bit register for signal <audioRAvg>.
    Found 1-bit register for signal <tercData>.
    Found 24-bit register for signal <packetHeader>.
    Found 224-bit register for signal <n0273[223:0]>.
    Found 4-bit register for signal <dataChannel0>.
    Found 8-bit register for signal <bchHdr>.
    Found 4-bit register for signal <dataChannel1>.
    Found 4-bit register for signal <dataChannel2>.
    Found 32-bit register for signal <n0275[31:0]>.
    Found 5-bit register for signal <dataOffset>.
    Found 17-bit register for signal <ctsTimer>.
    Found 1-bit register for signal <firstHSyncChange>.
    Found 1-bit register for signal <allowGeneration>.
    Found 1-bit register for signal <oddLine>.
    Found 16-bit register for signal <counterX>.
    Found 1-bit register for signal <prevBlank>.
    Found 1-bit register for signal <prevHSync>.
    Found 17-bit register for signal <audioTimer>.
    Found 18-bit subtractor for signal <GND_161_o_GND_161_o_sub_5_OUT> created at line 209.
    Found 18-bit subtractor for signal <GND_161_o_GND_161_o_sub_150_OUT> created at line 165.
    Found 32-bit adder for signal <n0284> created at line 209.
    Found 8-bit adder for signal <channelStatusIdx[7]_GND_161_o_add_27_OUT> created at line 216.
    Found 2-bit adder for signal <samplesHead[1]_GND_161_o_add_29_OUT> created at line 219.
    Found 17-bit adder for signal <audioTimer[16]_GND_161_o_add_46_OUT> created at line 228.
    Found 26-bit adder for signal <audioLAvgSum[25]_GND_161_o_add_47_OUT> created at line 195.
    Found 26-bit adder for signal <audioRAvgSum[25]_GND_161_o_add_48_OUT> created at line 196.
    Found 11-bit adder for signal <audioAvgCnt[10]_GND_161_o_add_51_OUT> created at line 199.
    Found 5-bit adder for signal <dataOffset[4]_GND_161_o_add_113_OUT> created at line 152.
    Found 17-bit adder for signal <ctsTimer[16]_GND_161_o_add_142_OUT> created at line 263.
    Found 32-bit adder for signal <n0397> created at line 165.
    Found 16-bit adder for signal <counterX[15]_GND_161_o_add_160_OUT> created at line 282.
    Found 24-bit shifter logical left for signal <GND_161_o_samplesHead[1]_shift_left_9_OUT> created at line 210
    Found 256x1-bit Read Only RAM for signal <channelStatusIdx[7]_X_133_o_Mux_18_o>
    Found 16-bit comparator greater for signal <n0000> created at line 207
    Found 16-bit comparator greater for signal <counterX[15]_GND_161_o_LessThan_89_o> created at line 207
    Found 17-bit comparator greater for signal <n0006> created at line 208
    Found 8-bit comparator lessequal for signal <channelStatusIdx[7]_PWR_100_o_LessThan_27_o> created at line 215
    Found 5-bit comparator greater for signal <dataOffset[4]_PWR_100_o_LessThan_91_o> created at line 142
    Found 5-bit comparator greater for signal <dataOffset[4]_PWR_100_o_LessThan_109_o> created at line 146
    Found 1-bit comparator equal for signal <n0202> created at line 271
    Found 17-bit comparator greater for signal <n0204> created at line 159
    Summary:
	inferred   1 RAM(s).
	inferred  13 Adder/Subtractor(s).
	inferred 714 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  27 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <hdmidataencoder> synthesized.

Synthesizing Unit <div_26u_11u>.
    Related source file is "".
    Found 37-bit adder for signal <n1757> created at line 0.
    Found 37-bit adder for signal <GND_162_o_b[10]_add_1_OUT> created at line 0.
    Found 36-bit adder for signal <n1761> created at line 0.
    Found 36-bit adder for signal <GND_162_o_b[10]_add_3_OUT> created at line 0.
    Found 35-bit adder for signal <n1765> created at line 0.
    Found 35-bit adder for signal <GND_162_o_b[10]_add_5_OUT> created at line 0.
    Found 34-bit adder for signal <n1769> created at line 0.
    Found 34-bit adder for signal <GND_162_o_b[10]_add_7_OUT> created at line 0.
    Found 33-bit adder for signal <n1773> created at line 0.
    Found 33-bit adder for signal <GND_162_o_b[10]_add_9_OUT> created at line 0.
    Found 32-bit adder for signal <n1777> created at line 0.
    Found 32-bit adder for signal <GND_162_o_b[10]_add_11_OUT> created at line 0.
    Found 31-bit adder for signal <n1781> created at line 0.
    Found 31-bit adder for signal <GND_162_o_b[10]_add_13_OUT> created at line 0.
    Found 30-bit adder for signal <n1785> created at line 0.
    Found 30-bit adder for signal <GND_162_o_b[10]_add_15_OUT> created at line 0.
    Found 29-bit adder for signal <n1789> created at line 0.
    Found 29-bit adder for signal <GND_162_o_b[10]_add_17_OUT> created at line 0.
    Found 28-bit adder for signal <n1793> created at line 0.
    Found 28-bit adder for signal <GND_162_o_b[10]_add_19_OUT> created at line 0.
    Found 27-bit adder for signal <n1797> created at line 0.
    Found 27-bit adder for signal <GND_162_o_b[10]_add_21_OUT> created at line 0.
    Found 26-bit adder for signal <n1801> created at line 0.
    Found 26-bit adder for signal <a[25]_b[10]_add_23_OUT> created at line 0.
    Found 26-bit adder for signal <n1805> created at line 0.
    Found 26-bit adder for signal <a[25]_GND_162_o_add_25_OUT> created at line 0.
    Found 26-bit adder for signal <n1809> created at line 0.
    Found 26-bit adder for signal <a[25]_GND_162_o_add_27_OUT> created at line 0.
    Found 26-bit adder for signal <n1813> created at line 0.
    Found 26-bit adder for signal <a[25]_GND_162_o_add_29_OUT> created at line 0.
    Found 26-bit adder for signal <n1817> created at line 0.
    Found 26-bit adder for signal <a[25]_GND_162_o_add_31_OUT> created at line 0.
    Found 26-bit adder for signal <n1821> created at line 0.
    Found 26-bit adder for signal <a[25]_GND_162_o_add_33_OUT> created at line 0.
    Found 26-bit adder for signal <n1825> created at line 0.
    Found 26-bit adder for signal <a[25]_GND_162_o_add_35_OUT> created at line 0.
    Found 26-bit adder for signal <n1829> created at line 0.
    Found 26-bit adder for signal <a[25]_GND_162_o_add_37_OUT> created at line 0.
    Found 26-bit adder for signal <n1833> created at line 0.
    Found 26-bit adder for signal <a[25]_GND_162_o_add_39_OUT> created at line 0.
    Found 26-bit adder for signal <n1837> created at line 0.
    Found 26-bit adder for signal <a[25]_GND_162_o_add_41_OUT> created at line 0.
    Found 26-bit adder for signal <n1841> created at line 0.
    Found 26-bit adder for signal <a[25]_GND_162_o_add_43_OUT> created at line 0.
    Found 26-bit adder for signal <n1845> created at line 0.
    Found 26-bit adder for signal <a[25]_GND_162_o_add_45_OUT> created at line 0.
    Found 26-bit adder for signal <n1849> created at line 0.
    Found 26-bit adder for signal <a[25]_GND_162_o_add_47_OUT[25:0]> created at line 0.
    Found 26-bit adder for signal <n1853> created at line 0.
    Found 26-bit adder for signal <a[25]_GND_162_o_add_49_OUT[25:0]> created at line 0.
    Found 26-bit adder for signal <n1857> created at line 0.
    Found 26-bit adder for signal <a[25]_GND_162_o_add_51_OUT[25:0]> created at line 0.
    Found 37-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 31-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 30-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 28-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 26-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 26-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 26-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 26-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 26-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 26-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 26-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 26-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 26-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 26-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 26-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 26-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 26-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 26-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 26-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 26-bit comparator lessequal for signal <BUS_0027> created at line 0
    Summary:
	inferred  52 Adder/Subtractor(s).
	inferred  27 Comparator(s).
	inferred 601 Multiplexer(s).
Unit <div_26u_11u> synthesized.

Synthesizing Unit <encoder>.
    Related source file is "/home/ise/xilinx_share/2600cartmod2/collectorvision/HDMI/encoder.vhd".
    Found 4-bit register for signal <dc_bias>.
    Found 10-bit register for signal <ENCODED>.
    Found 4-bit adder for signal <n0163> created at line 54.
    Found 4-bit adder for signal <n0166> created at line 54.
    Found 4-bit adder for signal <n0169> created at line 54.
    Found 4-bit adder for signal <n0172> created at line 54.
    Found 4-bit adder for signal <n0175> created at line 54.
    Found 4-bit adder for signal <n0178> created at line 54.
    Found 4-bit adder for signal <ones> created at line 54.
    Found 4-bit adder for signal <n0183> created at line 69.
    Found 4-bit adder for signal <n0186> created at line 69.
    Found 4-bit adder for signal <n0189> created at line 69.
    Found 4-bit adder for signal <n0192> created at line 69.
    Found 4-bit adder for signal <n0195> created at line 69.
    Found 4-bit adder for signal <n0198> created at line 69.
    Found 4-bit adder for signal <n0201> created at line 69.
    Found 4-bit adder for signal <data_word_disparity> created at line 69.
    Found 4-bit adder for signal <dc_bias[3]_data_word_disparity[3]_add_24_OUT> created at line 81.
    Found 4-bit adder for signal <dc_bias[3]_GND_163_o_add_28_OUT> created at line 89.
    Found 4-bit adder for signal <GND_163_o_data_word_disparity[3]_add_31_OUT> created at line 92.
    Found 4-bit subtractor for signal <GND_163_o_GND_163_o_sub_26_OUT<3:0>> created at line 84.
    Found 4-bit subtractor for signal <GND_163_o_GND_163_o_sub_30_OUT<3:0>> created at line 89.
    Found 4-bit subtractor for signal <n0210> created at line 0.
    Found 4-bit comparator greater for signal <GND_163_o_ones[3]_LessThan_9_o> created at line 59
    Summary:
	inferred  20 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  16 Multiplexer(s).
Unit <encoder> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 15
 128x8-bit single-port RAM                             : 1
 16x1-bit single-port Read Only RAM                    : 1
 16x12-bit single-port Read Only RAM                   : 1
 16x2-bit single-port Read Only RAM                    : 1
 16x32-bit dual-port RAM                               : 1
 2048x8-bit single-port RAM                            : 1
 256x1-bit single-port Read Only RAM                   : 1
 256x44-bit single-port Read Only RAM                  : 1
 256x8-bit single-port Read Only RAM                   : 1
 32x3-bit single-port Read Only RAM                    : 1
 4096x32-bit dual-port RAM                             : 1
 512x24-bit single-port Read Only RAM                  : 1
 8192x1-bit single-port Read Only RAM                  : 1
 8x1-bit single-port Read Only RAM                     : 1
 8x8-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 3
 32x32-bit multiplier                                  : 1
 9x8-bit multiplier                                    : 2
# Adders/Subtractors                                   : 252
 10-bit adder                                          : 4
 10-bit subtractor                                     : 1
 11-bit adder                                          : 3
 12-bit adder                                          : 5
 12-bit subtractor                                     : 1
 14-bit adder                                          : 2
 16-bit adder                                          : 6
 17-bit adder                                          : 2
 18-bit adder                                          : 3
 18-bit subtractor                                     : 2
 2-bit adder                                           : 1
 26-bit adder                                          : 62
 27-bit adder                                          : 4
 28-bit adder                                          : 4
 29-bit adder                                          : 4
 3-bit adder                                           : 3
 30-bit adder                                          : 4
 31-bit adder                                          : 4
 32-bit adder                                          : 6
 33-bit adder                                          : 4
 33-bit subtractor                                     : 1
 34-bit adder                                          : 4
 35-bit adder                                          : 4
 36-bit adder                                          : 4
 37-bit adder                                          : 4
 4-bit adder                                           : 59
 4-bit addsub                                          : 3
 4-bit subtractor                                      : 9
 5-bit adder                                           : 8
 5-bit addsub                                          : 1
 5-bit subtractor                                      : 2
 6-bit adder                                           : 1
 6-bit subtractor                                      : 1
 7-bit adder                                           : 2
 8-bit adder                                           : 7
 8-bit addsub                                          : 1
 8-bit subtractor                                      : 4
 9-bit adder                                           : 10
 9-bit subtractor                                      : 2
# Registers                                            : 379
 1-bit register                                        : 191
 10-bit register                                       : 12
 11-bit register                                       : 5
 12-bit register                                       : 6
 13-bit register                                       : 1
 15-bit register                                       : 2
 16-bit register                                       : 13
 17-bit register                                       : 2
 18-bit register                                       : 1
 2-bit register                                        : 8
 20-bit register                                       : 1
 21-bit register                                       : 3
 224-bit register                                      : 2
 24-bit register                                       : 3
 26-bit register                                       : 2
 3-bit register                                        : 11
 32-bit register                                       : 13
 33-bit register                                       : 1
 4-bit register                                        : 29
 40-bit register                                       : 11
 44-bit register                                       : 1
 5-bit register                                        : 11
 6-bit register                                        : 7
 7-bit register                                        : 8
 8-bit register                                        : 30
 9-bit register                                        : 5
# Comparators                                          : 101
 1-bit comparator equal                                : 1
 10-bit comparator greater                             : 7
 10-bit comparator lessequal                           : 2
 15-bit comparator equal                               : 1
 16-bit comparator greater                             : 2
 16-bit comparator lessequal                           : 4
 17-bit comparator greater                             : 2
 26-bit comparator lessequal                           : 32
 27-bit comparator lessequal                           : 2
 28-bit comparator lessequal                           : 2
 29-bit comparator lessequal                           : 2
 3-bit comparator equal                                : 5
 30-bit comparator lessequal                           : 2
 31-bit comparator lessequal                           : 2
 32-bit comparator lessequal                           : 2
 33-bit comparator lessequal                           : 2
 34-bit comparator lessequal                           : 2
 35-bit comparator lessequal                           : 2
 36-bit comparator lessequal                           : 2
 37-bit comparator lessequal                           : 2
 4-bit comparator equal                                : 1
 4-bit comparator greater                              : 3
 5-bit comparator equal                                : 2
 5-bit comparator greater                              : 6
 8-bit comparator greater                              : 2
 8-bit comparator lessequal                            : 2
 9-bit comparator greater                              : 6
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 2043
 1-bit 2-to-1 multiplexer                              : 1674
 1-bit 20-to-1 multiplexer                             : 1
 1-bit 3-to-1 multiplexer                              : 2
 1-bit 4-to-1 multiplexer                              : 12
 1-bit 7-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 4
 10-bit 2-to-1 multiplexer                             : 28
 11-bit 2-to-1 multiplexer                             : 13
 11-bit 7-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 51
 13-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 16
 17-bit 2-to-1 multiplexer                             : 4
 20-bit 2-to-1 multiplexer                             : 2
 21-bit 2-to-1 multiplexer                             : 3
 24-bit 2-to-1 multiplexer                             : 6
 26-bit 2-to-1 multiplexer                             : 6
 3-bit 2-to-1 multiplexer                              : 5
 32-bit 2-to-1 multiplexer                             : 40
 4-bit 2-to-1 multiplexer                              : 44
 5-bit 2-to-1 multiplexer                              : 52
 5-bit 4-to-1 multiplexer                              : 1
 56-bit 2-to-1 multiplexer                             : 4
 6-bit 2-to-1 multiplexer                              : 3
 7-bit 2-to-1 multiplexer                              : 8
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 36
 8-bit 4-to-1 multiplexer                              : 2
 8-bit 8-to-1 multiplexer                              : 1
 9-bit 14-to-1 multiplexer                             : 1
 9-bit 2-to-1 multiplexer                              : 19
 9-bit 8-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 24-bit shifter logical left                           : 1
# Tristates                                            : 48
 1-bit tristate buffer                                 : 48
# FSMs                                                 : 12
# Xors                                                 : 126
 1-bit xor16                                           : 2
 1-bit xor2                                            : 103
 32-bit xor2                                           : 19
 56-bit xor2                                           : 1
 8-bit xor2                                            : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../../cvAtari2600/ipcore_dir/DualPortRAM_Block.ngc>.
Reading core <../../cvAtari2600/ipcore_dir/simple_dualport_32k.ngc>.
Loading core <DualPortRAM_Block> for timing and area information for instance <charram>.
Loading core <simple_dualport_32k> for timing and area information for instance <frbuff>.
INFO:Xst:2261 - The FF/Latch <reset_i_clk_i_DFF_367> in Unit <extSRAM> is equivalent to the following 7 FFs/Latches, which will be removed : <reset_i_clk_i_DFF_368> <reset_i_clk_i_DFF_369> <reset_i_clk_i_DFF_372> <reset_i_clk_i_DFF_370> <reset_i_clk_i_DFF_371> <reset_i_clk_i_DFF_373> <reset_i_clk_i_DFF_374> 
INFO:Xst:2261 - The FF/Latch <return_state_1> in Unit <extSRAM> is equivalent to the following 2 FFs/Latches, which will be removed : <return_state_2> <return_state_3> 
INFO:Xst:2261 - The FF/Latch <shift_clk_8> in Unit <hdmio> is equivalent to the following FF/Latch, which will be removed : <shift_clk_9> 
INFO:Xst:2261 - The FF/Latch <subpacket_0_54> in Unit <dataenc> is equivalent to the following 7 FFs/Latches, which will be removed : <subpacket_0_55> <subpacket_0_110> <subpacket_0_111> <subpacket_0_166> <subpacket_0_167> <subpacket_0_222> <subpacket_0_223> 
WARNING:Xst:1426 - The value init of the FF/Latch return_state_0 hinder the constant cleaning in the block extSRAM.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <subpacket_0_105> has a constant value of 0 in block <dataenc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <subpacket_0_106> has a constant value of 0 in block <dataenc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <subpacket_0_107> has a constant value of 0 in block <dataenc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <subpacket_0_108> has a constant value of 0 in block <dataenc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <subpacket_0_109> has a constant value of 0 in block <dataenc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <subpacket_0_157> has a constant value of 0 in block <dataenc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <subpacket_0_158> has a constant value of 0 in block <dataenc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <subpacket_0_159> has a constant value of 0 in block <dataenc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <subpacket_0_160> has a constant value of 0 in block <dataenc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <subpacket_0_161> has a constant value of 0 in block <dataenc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <subpacket_0_162> has a constant value of 0 in block <dataenc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <subpacket_0_163> has a constant value of 0 in block <dataenc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <subpacket_0_164> has a constant value of 0 in block <dataenc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <subpacket_0_165> has a constant value of 0 in block <dataenc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <subpacket_0_213> has a constant value of 0 in block <dataenc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <subpacket_0_214> has a constant value of 0 in block <dataenc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <subpacket_0_215> has a constant value of 0 in block <dataenc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <subpacket_0_216> has a constant value of 0 in block <dataenc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <subpacket_0_217> has a constant value of 0 in block <dataenc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <subpacket_0_218> has a constant value of 0 in block <dataenc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <subpacket_0_219> has a constant value of 0 in block <dataenc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <subpacket_0_220> has a constant value of 0 in block <dataenc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <subpacket_0_221> has a constant value of 0 in block <dataenc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <edge_intr_lo> has a constant value of 0 in block <riot_A6532>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <edge_intr_hi> has a constant value of 0 in block <riot_A6532>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <processIrq> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_1> has a constant value of 0 in block <extSRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <shift_clk_8> (without init value) has a constant value of 0 in block <hdmio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <subpacket_0_45> has a constant value of 0 in block <dataenc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <subpacket_0_46> has a constant value of 0 in block <dataenc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <subpacket_0_47> has a constant value of 0 in block <dataenc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <subpacket_0_48> has a constant value of 0 in block <dataenc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <subpacket_0_49> has a constant value of 0 in block <dataenc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <subpacket_0_50> has a constant value of 0 in block <dataenc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <subpacket_0_51> has a constant value of 0 in block <dataenc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <subpacket_0_52> has a constant value of 0 in block <dataenc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <subpacket_0_53> has a constant value of 0 in block <dataenc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <subpacket_0_54> has a constant value of 0 in block <dataenc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <subpacket_0_101> has a constant value of 0 in block <dataenc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <subpacket_0_102> has a constant value of 0 in block <dataenc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <subpacket_0_103> has a constant value of 0 in block <dataenc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <subpacket_0_104> has a constant value of 0 in block <dataenc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shift_clk_7> (without init value) has a constant value of 0 in block <hdmio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shift_clk_6> (without init value) has a constant value of 0 in block <hdmio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irqActive> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shift_clk_5> (without init value) has a constant value of 0 in block <hdmio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <mem_write_21> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <mem_write_22> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <mem_write_23> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <mem_write_24> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <mem_write_25> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <mem_write_26> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <mem_write_27> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <mem_write_28> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <mem_write_29> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <mem_write_30> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <mem_write_31> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <opcode_7> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <opcode_saved_2> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <opcode_saved_3> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <opcode_saved_5> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <opcode_saved_6> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <opcode_saved_7> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <out_mem_addr_11> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <out_mem_addr_12> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <out_mem_addr_13> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <out_mem_addr_14> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <out_mem_addr_15> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <out_mem_addr_16> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <out_mem_addr_17> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <out_mem_addr_18> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <out_mem_addr_19> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <xpos_12> of sequential type is unconnected in block <myosd>.
WARNING:Xst:2677 - Node <xpos_13> of sequential type is unconnected in block <myosd>.
WARNING:Xst:2677 - Node <xpos_14> of sequential type is unconnected in block <myosd>.
WARNING:Xst:2677 - Node <xpos_15> of sequential type is unconnected in block <myosd>.
WARNING:Xst:2677 - Node <ypos_12> of sequential type is unconnected in block <myosd>.
WARNING:Xst:2677 - Node <ypos_13> of sequential type is unconnected in block <myosd>.
WARNING:Xst:2677 - Node <ypos_14> of sequential type is unconnected in block <myosd>.
WARNING:Xst:2677 - Node <ypos_15> of sequential type is unconnected in block <myosd>.
WARNING:Xst:2677 - Node <recvByteLoc_0> of sequential type is unconnected in block <mykeyboard>.
WARNING:Xst:2677 - Node <recvByte_0> of sequential type is unconnected in block <mykeyboard>.
WARNING:Xst:2677 - Node <host_bootdata_8> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <host_bootdata_9> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <host_bootdata_10> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <host_bootdata_11> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <host_bootdata_12> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <host_bootdata_13> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <host_bootdata_14> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <host_bootdata_15> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <host_bootdata_16> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <host_bootdata_17> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <host_bootdata_18> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <host_bootdata_19> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <host_bootdata_20> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <host_bootdata_21> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <host_bootdata_22> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <host_bootdata_23> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <host_bootdata_24> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <host_bootdata_25> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <host_bootdata_26> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <host_bootdata_27> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <host_bootdata_28> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <host_bootdata_29> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <host_bootdata_30> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <host_bootdata_31> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <dipswitches_8> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <dipswitches_9> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <dipswitches_10> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <dipswitches_11> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <dipswitches_12> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <dipswitches_13> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <dipswitches_14> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <dipswitches_15> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <buttons_q_0> of sequential type is unconnected in block <pads[0].pad_b>.
WARNING:Xst:2677 - Node <buttons_q_1> of sequential type is unconnected in block <pads[0].pad_b>.
WARNING:Xst:2677 - Node <buttons_q_2> of sequential type is unconnected in block <pads[0].pad_b>.
WARNING:Xst:2677 - Node <buttons_q_3> of sequential type is unconnected in block <pads[0].pad_b>.
WARNING:Xst:2677 - Node <buttons_q_4> of sequential type is unconnected in block <pads[0].pad_b>.
WARNING:Xst:2677 - Node <buttons_q_5> of sequential type is unconnected in block <pads[0].pad_b>.
WARNING:Xst:2677 - Node <buttons_q_6> of sequential type is unconnected in block <pads[0].pad_b>.
WARNING:Xst:2677 - Node <buttons_q_7> of sequential type is unconnected in block <pads[0].pad_b>.
WARNING:Xst:2677 - Node <buttons_q_8> of sequential type is unconnected in block <pads[0].pad_b>.
WARNING:Xst:2677 - Node <buttons_q_9> of sequential type is unconnected in block <pads[0].pad_b>.
WARNING:Xst:2677 - Node <buttons_q_10> of sequential type is unconnected in block <pads[0].pad_b>.
WARNING:Xst:2677 - Node <buttons_q_11> of sequential type is unconnected in block <pads[0].pad_b>.
WARNING:Xst:2677 - Node <buttons_q_12> of sequential type is unconnected in block <pads[0].pad_b>.
WARNING:Xst:2677 - Node <buttons_q_13> of sequential type is unconnected in block <pads[0].pad_b>.
WARNING:Xst:2677 - Node <buttons_q_15> of sequential type is unconnected in block <pads[0].pad_b>.
WARNING:Xst:2677 - Node <buttons_q_16> of sequential type is unconnected in block <pads[0].pad_b>.
WARNING:Xst:2677 - Node <buttons_q_17> of sequential type is unconnected in block <pads[0].pad_b>.
WARNING:Xst:2677 - Node <buttons_q_18> of sequential type is unconnected in block <pads[0].pad_b>.
WARNING:Xst:2677 - Node <buttons_q_19> of sequential type is unconnected in block <pads[0].pad_b>.
WARNING:Xst:2677 - Node <buttons_q_20> of sequential type is unconnected in block <pads[0].pad_b>.
WARNING:Xst:2677 - Node <buttons_q_21> of sequential type is unconnected in block <pads[0].pad_b>.
WARNING:Xst:2677 - Node <buttons_q_22> of sequential type is unconnected in block <pads[0].pad_b>.
WARNING:Xst:2677 - Node <buttons_q_23> of sequential type is unconnected in block <pads[0].pad_b>.
WARNING:Xst:2677 - Node <buttons_q_28> of sequential type is unconnected in block <pads[0].pad_b>.
WARNING:Xst:2677 - Node <buttons_q_29> of sequential type is unconnected in block <pads[0].pad_b>.
WARNING:Xst:2677 - Node <buttons_q_30> of sequential type is unconnected in block <pads[0].pad_b>.
WARNING:Xst:2677 - Node <theOpcode_0> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <theOpcode_1> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <theOpcode_2> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <theOpcode_3> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <theOpcode_4> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <pixel_sample_timer_2> of sequential type is unconnected in block <vga_timing_gen>.
WARNING:Xst:2677 - Node <pixel_sample_timer_3> of sequential type is unconnected in block <vga_timing_gen>.
WARNING:Xst:2677 - Node <pixel_sample_timer_4> of sequential type is unconnected in block <vga_timing_gen>.
WARNING:Xst:2677 - Node <pixel_sample_timer_5> of sequential type is unconnected in block <vga_timing_gen>.
WARNING:Xst:2677 - Node <pixel_sample_timer_6> of sequential type is unconnected in block <vga_timing_gen>.

Synthesizing (advanced) Unit <A2601>.
INFO:Xst:3230 - The RAM description <riot_A6532/ram/Mram_ram> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     clkA           | connected to signal <riot_A6532/clk2> | rise     |
    |     weA            | connected to signal <riot_A6532/ram_r> | low      |
    |     addrA          | connected to signal <cpu_a<6:0>>    |          |
    |     diA            | connected to signal <d>             |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <A2601> synthesized (advanced).

Synthesizing (advanced) Unit <A2601NoFlash>.
The following registers are absorbed into counter <ctrl_cntr>: 1 register on signal <ctrl_cntr>.
Unit <A2601NoFlash> synthesized (advanced).

Synthesizing (advanced) Unit <A6532>.
The following registers are absorbed into accumulator <timer>: 1 register on signal <timer>.
Unit <A6532> synthesized (advanced).

Synthesizing (advanced) Unit <CtrlModule>.
The following registers are absorbed into counter <spi_tick>: 1 register on signal <spi_tick>.
INFO:Xst:3231 - The small RAM <Mram_mem_addr[20]_GND_22_o_Mux_36_o> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(mem_addr,mem_addr<10:9>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_mem_addr[20]_GND_22_o_Mux_34_o> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(mem_addr,mem_addr<10:8>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <CtrlModule> synthesized (advanced).

Synthesizing (advanced) Unit <CtrlROM_ROM>.
INFO:Xst:3226 - The RAM <Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <to_zpu_memARead> <to_zpu_memBRead>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <from_zpu_memAWriteEnable> | high     |
    |     addrA          | connected to signal <from_zpu_memAAddr> |          |
    |     diA            | connected to signal <from_zpu_memAWrite> |          |
    |     doA            | connected to signal <to_zpu_memARead> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4096-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     weB            | connected to signal <from_zpu_memBWriteEnable> | high     |
    |     addrB          | connected to signal <from_zpu_memBAddr> |          |
    |     diB            | connected to signal <from_zpu_memBWrite> |          |
    |     doB            | connected to signal <to_zpu_memBRead> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <CtrlROM_ROM> synthesized (advanced).

Synthesizing (advanced) Unit <OnScreenDisplay>.
The following registers are absorbed into counter <hcounter>: 1 register on signal <hcounter>.
The following registers are absorbed into counter <pixelcounter>: 1 register on signal <pixelcounter>.
The following registers are absorbed into counter <xpixelpos>: 1 register on signal <xpixelpos>.
The following registers are absorbed into counter <vcounter>: 1 register on signal <vcounter>.
The following registers are absorbed into counter <ypixelpos>: 1 register on signal <ypixelpos>.
INFO:Xst:3230 - The RAM description <charrom/Mram_rom> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 1-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <charrom_addr>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <OnScreenDisplay> synthesized (advanced).

Synthesizing (advanced) Unit <TIA>.
The following registers are absorbed into counter <vid_clk_dvdr>: 1 register on signal <vid_clk_dvdr>.
The following registers are absorbed into counter <hmove_cntr>: 1 register on signal <hmove_cntr>.
The following registers are absorbed into counter <pf_adr>: 1 register on signal <pf_adr>.
INFO:Xst:3231 - The small RAM <Mram_lum_lu> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <int_colu<2:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <lum_lu>        |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_col_lu> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(col_lut_idx,vid_clk_dvdr<2:0>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <col_lu>        |          |
    -----------------------------------------------------------------------
Unit <TIA> synthesized (advanced).

Synthesizing (advanced) Unit <VGAColorTable>.
INFO:Xst:3226 - The RAM <Mram_GND_155_o_GND_155_o_select_385_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <outColor>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 24-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(mode,hue,lum)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <outColor>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <VGAColorTable> synthesized (advanced).

Synthesizing (advanced) Unit <audio>.
The following registers are absorbed into counter <dvdr>: 1 register on signal <dvdr>.
Unit <audio> synthesized (advanced).

Synthesizing (advanced) Unit <cntr3>.
The following registers are absorbed into counter <d>: 1 register on signal <d>.
Unit <cntr3> synthesized (advanced).

Synthesizing (advanced) Unit <cpu65xx>.
INFO:Xst:3230 - The RAM description <Mram_nextOpcInfo> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 44-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <calcNextOpcode.myNextOpcode> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <nextOpcInfo>   |          |
    -----------------------------------------------------------------------
Unit <cpu65xx> synthesized (advanced).

Synthesizing (advanced) Unit <dac>.
The following registers are absorbed into accumulator <SigmaLatch>: 1 register on signal <SigmaLatch>.
Unit <dac> synthesized (advanced).

Synthesizing (advanced) Unit <encoder>.
The following registers are absorbed into accumulator <dc_bias>: 1 register on signal <dc_bias>.
	The following adders/subtractors are grouped into adder tree <Madd_data_word_disparity_Madd1> :
 	<Madd_n0186_Madd> in block <encoder>, 	<Madd_n0192_Madd> in block <encoder>, 	<Madd_n0198_Madd> in block <encoder>, 	<Madd_data_word_disparity_Madd> in block <encoder>.
	The following adders/subtractors are grouped into adder tree <Madd_ones_Madd1> :
 	<Madd_n0169_Madd> in block <encoder>, 	<Madd_n0175_Madd> in block <encoder>, 	<Madd_ones_Madd> in block <encoder>.
Unit <encoder> synthesized (advanced).

Synthesizing (advanced) Unit <hdmi_out_xilinx>.
The following registers are absorbed into counter <mod5>: 1 register on signal <mod5>.
Unit <hdmi_out_xilinx> synthesized (advanced).

Synthesizing (advanced) Unit <hdmidataencoder>.
The following registers are absorbed into accumulator <audioLAvgSum>: 1 register on signal <audioLAvgSum>.
The following registers are absorbed into accumulator <audioRAvgSum>: 1 register on signal <audioRAvgSum>.
The following registers are absorbed into counter <counterX>: 1 register on signal <counterX>.
The following registers are absorbed into counter <dataOffset>: 1 register on signal <dataOffset>.
The following registers are absorbed into counter <channelStatusIdx>: 1 register on signal <channelStatusIdx>.
The following registers are absorbed into counter <samplesHead>: 1 register on signal <samplesHead>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_channelStatusIdx[7]_X_133_o_Mux_18_o> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 1-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <channelStatusIdx> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <hdmidataencoder> synthesized (advanced).

Synthesizing (advanced) Unit <io_ps2_com>.
The following registers are absorbed into counter <clkFilterCnt>: 1 register on signal <clkFilterCnt>.
Unit <io_ps2_com> synthesized (advanced).

Synthesizing (advanced) Unit <ram2048x8>.
INFO:Xst:3226 - The RAM <Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <d_out>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     mode           | no-change                           |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <r>             | low      |
    |     addrA          | connected to signal <a>             |          |
    |     diA            | connected to signal <d_in>          |          |
    |     doA            | connected to signal <d_out>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <ram2048x8> synthesized (advanced).

Synthesizing (advanced) Unit <snespad_ctrl>.
The following registers are absorbed into counter <num_buttons_read_q>: 1 register on signal <num_buttons_read_q>.
The following registers are absorbed into counter <clocks_per_6us_q>: 1 register on signal <clocks_per_6us_q>.
Unit <snespad_ctrl> synthesized (advanced).

Synthesizing (advanced) Unit <sram_controller>.
INFO:Xst:3231 - The small RAM <Mram__n0416> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 2-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <boot_state>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <sram_controller> synthesized (advanced).

Synthesizing (advanced) Unit <toplevel>.
The following registers are absorbed into counter <capt_i>: 1 register on signal <capt_i>.
The following registers are absorbed into counter <tia_hcnt>: 1 register on signal <tia_hcnt>.
The following registers are absorbed into counter <tia_vcnt>: 1 register on signal <tia_vcnt>.
The following registers are absorbed into counter <total_vcnt>: 1 register on signal <total_vcnt>.
The following registers are absorbed into counter <scan_state>: 1 register on signal <scan_state>.
INFO:Xst:3231 - The small RAM <Mram_debug_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     clkA           | connected to signal <vid_clk>       | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <capt_i>        |          |
    |     diA            | connected to signal <(a2600_romdata,"000000000",a2600_addr)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     addrB          | connected to signal <host_bootread_addr<5:2>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_joy1_p1_i_PWR_5_o_wide_mux_3_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 12-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(joy1_p1_i,joy1_p2_i,joy1_p3_i,joy1_p4_i)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <toplevel> synthesized (advanced).

Synthesizing (advanced) Unit <vga>.
The following registers are absorbed into accumulator <window_vcnt>: 1 register on signal <window_vcnt>.
The following registers are absorbed into counter <hcnt>: 1 register on signal <hcnt>.
The following registers are absorbed into counter <window_hcnt>: 1 register on signal <window_hcnt>.
The following registers are absorbed into counter <vcnt>: 1 register on signal <vcnt>.
	Multiplier <Mmult_window_vcnt[9]_PWR_93_o_MuLt_29_OUT> in block <vga> and adder/subtractor <Madd_rd_result_v_Madd> in block <vga> are combined into a MAC<Maddsub_window_vcnt[9]_PWR_93_o_MuLt_29_OUT>.
	Multiplier <Mmult_I_VCNT[8]_PWR_93_o_MuLt_26_OUT> in block <vga> and adder/subtractor <Madd_wr_result_v_Madd> in block <vga> are combined into a MAC<Maddsub_I_VCNT[8]_PWR_93_o_MuLt_26_OUT>.
Unit <vga> synthesized (advanced).

Synthesizing (advanced) Unit <zpu_core_flex>.
INFO:Xst:3231 - The small RAM <Mram__n1473> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 3-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <decodedOpcode> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <zpu_core_flex> synthesized (advanced).
WARNING:Xst:2677 - Node <opcode_7> of sequential type is unconnected in block <zpu_core_flex>.
WARNING:Xst:2677 - Node <opcode_saved_2> of sequential type is unconnected in block <zpu_core_flex>.
WARNING:Xst:2677 - Node <opcode_saved_3> of sequential type is unconnected in block <zpu_core_flex>.
WARNING:Xst:2677 - Node <opcode_saved_5> of sequential type is unconnected in block <zpu_core_flex>.
WARNING:Xst:2677 - Node <opcode_saved_6> of sequential type is unconnected in block <zpu_core_flex>.
WARNING:Xst:2677 - Node <opcode_saved_7> of sequential type is unconnected in block <zpu_core_flex>.
WARNING:Xst:2677 - Node <ypos_12> of sequential type is unconnected in block <OnScreenDisplay>.
WARNING:Xst:2677 - Node <ypos_13> of sequential type is unconnected in block <OnScreenDisplay>.
WARNING:Xst:2677 - Node <ypos_14> of sequential type is unconnected in block <OnScreenDisplay>.
WARNING:Xst:2677 - Node <ypos_15> of sequential type is unconnected in block <OnScreenDisplay>.
WARNING:Xst:2677 - Node <xpos_12> of sequential type is unconnected in block <OnScreenDisplay>.
WARNING:Xst:2677 - Node <xpos_13> of sequential type is unconnected in block <OnScreenDisplay>.
WARNING:Xst:2677 - Node <xpos_14> of sequential type is unconnected in block <OnScreenDisplay>.
WARNING:Xst:2677 - Node <xpos_15> of sequential type is unconnected in block <OnScreenDisplay>.
WARNING:Xst:2677 - Node <buttons_q_1> of sequential type is unconnected in block <snespad_pad>.
WARNING:Xst:2677 - Node <buttons_q_16> of sequential type is unconnected in block <snespad_pad>.
WARNING:Xst:2677 - Node <buttons_q_17> of sequential type is unconnected in block <snespad_pad>.
WARNING:Xst:2677 - Node <buttons_q_18> of sequential type is unconnected in block <snespad_pad>.
WARNING:Xst:2677 - Node <buttons_q_19> of sequential type is unconnected in block <snespad_pad>.
WARNING:Xst:2677 - Node <cpu_A6507/cpu/theOpcode_0> of sequential type is unconnected in block <A2601>.
WARNING:Xst:2677 - Node <cpu_A6507/cpu/theOpcode_1> of sequential type is unconnected in block <A2601>.
WARNING:Xst:2677 - Node <cpu_A6507/cpu/theOpcode_2> of sequential type is unconnected in block <A2601>.
WARNING:Xst:2677 - Node <cpu_A6507/cpu/theOpcode_3> of sequential type is unconnected in block <A2601>.
WARNING:Xst:2677 - Node <cpu_A6507/cpu/theOpcode_4> of sequential type is unconnected in block <A2601>.
WARNING:Xst:2677 - Node <pixel_sample_timer_2> of sequential type is unconnected in block <vga>.
WARNING:Xst:2677 - Node <pixel_sample_timer_3> of sequential type is unconnected in block <vga>.
WARNING:Xst:2677 - Node <pixel_sample_timer_4> of sequential type is unconnected in block <vga>.
WARNING:Xst:2677 - Node <pixel_sample_timer_5> of sequential type is unconnected in block <vga>.
WARNING:Xst:2677 - Node <pixel_sample_timer_6> of sequential type is unconnected in block <vga>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 15
 128x8-bit single-port distributed RAM                 : 1
 16x1-bit single-port distributed Read Only RAM        : 1
 16x12-bit single-port distributed Read Only RAM       : 1
 16x2-bit single-port distributed Read Only RAM        : 1
 16x32-bit dual-port distributed RAM                   : 1
 2048x8-bit single-port block RAM                      : 1
 256x1-bit single-port distributed Read Only RAM       : 1
 256x44-bit single-port distributed Read Only RAM      : 1
 256x8-bit single-port distributed Read Only RAM       : 1
 32x3-bit single-port distributed Read Only RAM        : 1
 4096x32-bit dual-port block RAM                       : 1
 512x24-bit single-port block Read Only RAM            : 1
 8192x1-bit single-port distributed Read Only RAM      : 1
 8x1-bit single-port distributed Read Only RAM         : 1
 8x8-bit single-port distributed Read Only RAM         : 1
# MACs                                                 : 2
 9x8-to-16-bit MAC                                     : 2
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 113
 10-bit subtractor                                     : 1
 11-bit adder                                          : 3
 12-bit adder                                          : 3
 12-bit subtractor                                     : 1
 14-bit adder                                          : 2
 16-bit adder                                          : 3
 17-bit adder                                          : 4
 18-bit adder                                          : 1
 26-bit adder carry in                                 : 52
 33-bit subtractor                                     : 1
 4-bit adder                                           : 12
 4-bit subtractor                                      : 8
 5-bit adder                                           : 5
 5-bit subtractor                                      : 1
 6-bit adder                                           : 1
 6-bit subtractor                                      : 1
 7-bit adder                                           : 1
 8-bit adder                                           : 3
 8-bit addsub                                          : 1
 8-bit subtractor                                      : 3
 9-bit adder                                           : 1
 9-bit adder carry in                                  : 3
 9-bit subtractor                                      : 2
# Adder Trees                                          : 6
 4-bit / 4-inputs adder tree                           : 6
# Counters                                             : 30
 10-bit up counter                                     : 3
 12-bit up counter                                     : 2
 16-bit up counter                                     : 3
 2-bit up counter                                      : 1
 3-bit up counter                                      : 3
 4-bit down counter                                    : 1
 4-bit up counter                                      : 5
 5-bit down counter                                    : 1
 5-bit up counter                                      : 3
 5-bit updown counter                                  : 1
 8-bit up counter                                      : 4
 9-bit up counter                                      : 3
# Accumulators                                         : 8
 10-bit up accumulator                                 : 1
 26-bit up accumulator                                 : 2
 4-bit updown loadable accumulator                     : 3
 7-bit up accumulator                                  : 1
 8-bit down loadable accumulator                       : 1
# Registers                                            : 2495
 Flip-Flops                                            : 2495
# Comparators                                          : 101
 1-bit comparator equal                                : 1
 10-bit comparator greater                             : 7
 10-bit comparator lessequal                           : 2
 15-bit comparator equal                               : 1
 16-bit comparator greater                             : 2
 16-bit comparator lessequal                           : 4
 17-bit comparator greater                             : 2
 26-bit comparator lessequal                           : 32
 27-bit comparator lessequal                           : 2
 28-bit comparator lessequal                           : 2
 29-bit comparator lessequal                           : 2
 3-bit comparator equal                                : 5
 30-bit comparator lessequal                           : 2
 31-bit comparator lessequal                           : 2
 32-bit comparator lessequal                           : 2
 33-bit comparator lessequal                           : 2
 34-bit comparator lessequal                           : 2
 35-bit comparator lessequal                           : 2
 36-bit comparator lessequal                           : 2
 37-bit comparator lessequal                           : 2
 4-bit comparator equal                                : 1
 4-bit comparator greater                              : 3
 5-bit comparator equal                                : 2
 5-bit comparator greater                              : 6
 8-bit comparator greater                              : 2
 8-bit comparator lessequal                            : 2
 9-bit comparator greater                              : 6
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 2405
 1-bit 2-to-1 multiplexer                              : 2052
 1-bit 20-to-1 multiplexer                             : 1
 1-bit 3-to-1 multiplexer                              : 2
 1-bit 4-to-1 multiplexer                              : 28
 1-bit 7-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 4
 10-bit 2-to-1 multiplexer                             : 28
 11-bit 2-to-1 multiplexer                             : 13
 11-bit 7-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 49
 13-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 15
 17-bit 2-to-1 multiplexer                             : 4
 20-bit 2-to-1 multiplexer                             : 2
 21-bit 2-to-1 multiplexer                             : 3
 24-bit 2-to-1 multiplexer                             : 3
 26-bit 2-to-1 multiplexer                             : 6
 3-bit 2-to-1 multiplexer                              : 5
 32-bit 2-to-1 multiplexer                             : 38
 4-bit 2-to-1 multiplexer                              : 37
 5-bit 2-to-1 multiplexer                              : 50
 5-bit 4-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 3
 7-bit 2-to-1 multiplexer                              : 2
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 33
 8-bit 8-to-1 multiplexer                              : 1
 9-bit 14-to-1 multiplexer                             : 1
 9-bit 2-to-1 multiplexer                              : 19
 9-bit 8-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 24-bit shifter logical left                           : 1
# FSMs                                                 : 12
# Xors                                                 : 126
 1-bit xor16                                           : 2
 1-bit xor2                                            : 103
 32-bit xor2                                           : 19
 56-bit xor2                                           : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <riot_A6532/edge_intr_hi> has a constant value of 0 in block <A2601>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <riot_A6532/edge_intr_lo> has a constant value of 0 in block <A2601>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cpu_A6507/cpu/processIrq> (without init value) has a constant value of 0 in block <A2601>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_A6507/cpu/irqActive> (without init value) has a constant value of 0 in block <A2601>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch return_state_0 hinder the constant cleaning in the block sram_controller.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <return_state_1> has a constant value of 0 in block <sram_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <return_state_2> has a constant value of 0 in block <sram_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <return_state_3> has a constant value of 0 in block <sram_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <shift_clk_8> (without init value) has a constant value of 0 in block <hdmi_out_xilinx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shift_clk_9> (without init value) has a constant value of 0 in block <hdmi_out_xilinx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shift_clk_6> (without init value) has a constant value of 0 in block <hdmi_out_xilinx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shift_clk_7> (without init value) has a constant value of 0 in block <hdmi_out_xilinx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shift_clk_5> (without init value) has a constant value of 0 in block <hdmi_out_xilinx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <subpacket_0_157> has a constant value of 0 in block <hdmidataencoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <subpacket_0_158> has a constant value of 0 in block <hdmidataencoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <subpacket_0_159> has a constant value of 0 in block <hdmidataencoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <subpacket_0_160> has a constant value of 0 in block <hdmidataencoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <subpacket_0_161> has a constant value of 0 in block <hdmidataencoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <subpacket_0_162> has a constant value of 0 in block <hdmidataencoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <subpacket_0_163> has a constant value of 0 in block <hdmidataencoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <subpacket_0_164> has a constant value of 0 in block <hdmidataencoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <subpacket_0_165> has a constant value of 0 in block <hdmidataencoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <subpacket_0_166> has a constant value of 0 in block <hdmidataencoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <subpacket_0_167> has a constant value of 0 in block <hdmidataencoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <subpacket_0_213> has a constant value of 0 in block <hdmidataencoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <subpacket_0_214> has a constant value of 0 in block <hdmidataencoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <subpacket_0_215> has a constant value of 0 in block <hdmidataencoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <subpacket_0_216> has a constant value of 0 in block <hdmidataencoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <subpacket_0_217> has a constant value of 0 in block <hdmidataencoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <subpacket_0_218> has a constant value of 0 in block <hdmidataencoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <subpacket_0_219> has a constant value of 0 in block <hdmidataencoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <subpacket_0_220> has a constant value of 0 in block <hdmidataencoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <subpacket_0_221> has a constant value of 0 in block <hdmidataencoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <subpacket_0_222> has a constant value of 0 in block <hdmidataencoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <subpacket_0_223> has a constant value of 0 in block <hdmidataencoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <subpacket_0_45> has a constant value of 0 in block <hdmidataencoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <subpacket_0_46> has a constant value of 0 in block <hdmidataencoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <subpacket_0_47> has a constant value of 0 in block <hdmidataencoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <subpacket_0_48> has a constant value of 0 in block <hdmidataencoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <subpacket_0_49> has a constant value of 0 in block <hdmidataencoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <subpacket_0_50> has a constant value of 0 in block <hdmidataencoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <subpacket_0_51> has a constant value of 0 in block <hdmidataencoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <subpacket_0_52> has a constant value of 0 in block <hdmidataencoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <subpacket_0_53> has a constant value of 0 in block <hdmidataencoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <subpacket_0_54> has a constant value of 0 in block <hdmidataencoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <subpacket_0_55> has a constant value of 0 in block <hdmidataencoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <subpacket_0_101> has a constant value of 0 in block <hdmidataencoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <subpacket_0_102> has a constant value of 0 in block <hdmidataencoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <subpacket_0_103> has a constant value of 0 in block <hdmidataencoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <subpacket_0_104> has a constant value of 0 in block <hdmidataencoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <subpacket_0_105> has a constant value of 0 in block <hdmidataencoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <subpacket_0_106> has a constant value of 0 in block <hdmidataencoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <subpacket_0_107> has a constant value of 0 in block <hdmidataencoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <subpacket_0_108> has a constant value of 0 in block <hdmidataencoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <subpacket_0_109> has a constant value of 0 in block <hdmidataencoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <subpacket_0_110> has a constant value of 0 in block <hdmidataencoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <subpacket_0_111> has a constant value of 0 in block <hdmidataencoder>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <reset_i_clk_i_DFF_367> in Unit <sram_controller> is equivalent to the following 7 FFs/Latches, which will be removed : <reset_i_clk_i_DFF_370> <reset_i_clk_i_DFF_368> <reset_i_clk_i_DFF_369> <reset_i_clk_i_DFF_371> <reset_i_clk_i_DFF_372> <reset_i_clk_i_DFF_373> <reset_i_clk_i_DFF_374> 
INFO:Xst:2261 - The FF/Latch <shift_clk_3> in Unit <hdmi_out_xilinx> is equivalent to the following FF/Latch, which will be removed : <shift_clk_4> 
INFO:Xst:2261 - The FF/Latch <shift_clk_1> in Unit <hdmi_out_xilinx> is equivalent to the following FF/Latch, which will be removed : <shift_clk_2> 
INFO:Xst:2261 - The FF/Latch <subpacket_0_43> in Unit <hdmidataencoder> is equivalent to the following 7 FFs/Latches, which will be removed : <subpacket_0_44> <subpacket_0_99> <subpacket_0_100> <subpacket_0_155> <subpacket_0_156> <subpacket_0_211> <subpacket_0_212> 
WARNING:Xst:1710 - FF/Latch <break> (without init value) has a constant value of 1 in block <zpu_core_flex>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <subpacket_0_41> in Unit <hdmidataencoder> is equivalent to the following 7 FFs/Latches, which will be removed : <subpacket_0_42> <subpacket_0_97> <subpacket_0_98> <subpacket_0_153> <subpacket_0_154> <subpacket_0_209> <subpacket_0_210> 
INFO:Xst:2261 - The FF/Latch <subpacket_0_39> in Unit <hdmidataencoder> is equivalent to the following 7 FFs/Latches, which will be removed : <subpacket_0_40> <subpacket_0_95> <subpacket_0_96> <subpacket_0_151> <subpacket_0_152> <subpacket_0_207> <subpacket_0_208> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <MyCtrlModule/zpu/FSM_1> on signal <state[1:5]> with user encoding.
----------------------------------
 State                | Encoding
----------------------------------
 state_fetch          | 00000
 state_writeiodone    | 00001
 state_execute        | 00010
 state_storetostack   | unreached
 state_add            | 00100
 state_or             | unreached
 state_and            | unreached
 state_xor            | unreached
 state_store          | 01000
 state_readio         | 01001
 state_readiobh       | 01010
 state_writeio        | 01011
 state_writeiobh      | 01100
 state_load           | unreached
 state_fetchnext      | 01110
 state_addsp          | 01111
 state_addsp2         | 10000
 state_readiodone     | unreached
 state_storeanddecode | unreached
 state_decode         | 10011
 state_resync         | 10100
 state_interrupt      | unreached
 state_mult           | 10110
 state_comparison     | 10111
 state_eqneq          | 11000
 state_sub            | 11001
 state_incsp          | 11010
 state_shift          | 11011
----------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <MyCtrlModule/mykeyboard/FSM_2> on signal <comState[1:3]> with user encoding.
----------------------------------
 State                | Encoding
----------------------------------
 stateidle            | 000
 statewait100         | 001
 statewaitclocklow    | 010
 statewaitclockhigh   | 011
 stateclockanddatalow | 100
 statewaitack         | 101
 staterecvbit         | 110
 statewaithighrecv    | 111
----------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <snespads_b/ctrl_b/FSM_0> on signal <state_q[1:2]> with user encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 00
 idle2    | 01
 latch    | 10
 read_pad | 11
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <a2601Instance/ms_A2601/FSM_3> on signal <theCpuCycle[1:5]> with user encoding.
------------------------------
 State            | Encoding
------------------------------
 opcodefetch      | 00000
 cycle2           | 00001
 cycle3           | 00010
 cyclepreindirect | 00011
 cycleindirect    | 00100
 cyclebranchtaken | 00101
 cyclebranchpage  | 00110
 cyclepreread     | 00111
 cycleread        | 01000
 cycleread2       | 01001
 cyclermw         | 01010
 cycleprewrite    | 01011
 cyclewrite       | 01100
 cyclestack1      | 01101
 cyclestack2      | 01110
 cyclestack3      | 01111
 cyclestack4      | 10000
 cyclejump        | 10001
 cycleend         | 10010
------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <a2601Instance/ms_A2601/tia_inst/FSM_4> on signal <clk_dvdr[1:3]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 01    | 001
 11    | 010
 00    | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <a2601Instance/ms_A2601/tia_inst/FSM_5> on signal <d[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 10
 11    | 11
 01    | 01
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <a2601Instance/ms_A2601/tia_inst/p0/FSM_5> on signal <d[1:2]> with user encoding.
Optimizing FSM <a2601Instance/ms_A2601/tia_inst/p1/FSM_5> on signal <d[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 10
 11    | 11
 01    | 01
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <a2601Instance/ms_A2601/tia_inst/m0/FSM_5> on signal <d[1:2]> with user encoding.
Optimizing FSM <a2601Instance/ms_A2601/tia_inst/m1/FSM_5> on signal <d[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 10
 11    | 11
 01    | 01
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <a2601Instance/ms_A2601/tia_inst/bl/FSM_5> on signal <d[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 10
 11    | 11
 01    | 01
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <hdmi/FSM_6> on signal <state[1:3]> with user encoding.
---------------------------------
 State               | Encoding
---------------------------------
 videodata           | 000
 videodatapreamble   | 001
 videodataguardband  | 010
 dataislandpreamble  | 011
 dataislandpreguard  | 100
 dataislandpostguard | 101
 dataisland          | 110
 controldata         | 111
---------------------------------
INFO:Xst:2146 - In block <hdmidataencoder>, Accumulator <audioLAvgSum> <audioRAvgSum> are equivalent, XST will keep only <audioLAvgSum>.
WARNING:Xst:2677 - Node <Mmult_n03723> of sequential type is unconnected in block <zpu_core_flex>.
WARNING:Xst:1710 - FF/Latch <add_low_17> (without init value) has a constant value of 0 in block <zpu_core_flex>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <hcounter_14> of sequential type is unconnected in block <OnScreenDisplay>.
WARNING:Xst:2677 - Node <hcounter_15> of sequential type is unconnected in block <OnScreenDisplay>.
WARNING:Xst:2677 - Node <vcounter_11> of sequential type is unconnected in block <OnScreenDisplay>.
WARNING:Xst:2677 - Node <vcounter_12> of sequential type is unconnected in block <OnScreenDisplay>.
WARNING:Xst:2677 - Node <vcounter_13> of sequential type is unconnected in block <OnScreenDisplay>.
WARNING:Xst:2677 - Node <vcounter_14> of sequential type is unconnected in block <OnScreenDisplay>.
WARNING:Xst:2677 - Node <vcounter_15> of sequential type is unconnected in block <OnScreenDisplay>.
WARNING:Xst:1710 - FF/Latch <parity> (without init value) has a constant value of 1 in block <io_ps2_com>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pending_2> has a constant value of 0 in block <interrupt_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <status_2> (without init value) has a constant value of 0 in block <interrupt_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <bank_3> of sequential type is unconnected in block <A2601NoFlash>.
WARNING:Xst:2677 - Node <riot_A6532/edge_pol> of sequential type is unconnected in block <A2601>.
WARNING:Xst:1293 - FF/Latch <host_read_buf_8> has a constant value of 0 in block <sram_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <host_read_buf_9> has a constant value of 0 in block <sram_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <host_read_buf_11> has a constant value of 0 in block <sram_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <host_read_buf_13> has a constant value of 0 in block <sram_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <host_read_buf_15> has a constant value of 0 in block <sram_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <host_read_buf_16> has a constant value of 0 in block <sram_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <host_read_buf_19> has a constant value of 0 in block <sram_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <host_read_buf_23> has a constant value of 0 in block <sram_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <host_read_buf_24> has a constant value of 0 in block <sram_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <host_read_buf_25> has a constant value of 0 in block <sram_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <host_read_buf_26> has a constant value of 0 in block <sram_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <host_read_buf_29> has a constant value of 0 in block <sram_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <host_read_buf_30> has a constant value of 0 in block <sram_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <packetHeader_23> has a constant value of 0 in block <hdmidataencoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <audioLAvgSum_0> has a constant value of 0 in block <hdmidataencoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <audioLAvgSum_1> has a constant value of 0 in block <hdmidataencoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <audioLAvgSum_2> has a constant value of 0 in block <hdmidataencoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <audioLAvgSum_3> has a constant value of 0 in block <hdmidataencoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <audioLAvgSum_4> has a constant value of 0 in block <hdmidataencoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <audioLAvgSum_5> has a constant value of 0 in block <hdmidataencoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <audioLAvgSum_6> has a constant value of 0 in block <hdmidataencoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <audioLAvgSum_7> has a constant value of 0 in block <hdmidataencoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <audioLAvgSum_8> has a constant value of 0 in block <hdmidataencoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <audioTimer_0> of sequential type is unconnected in block <hdmidataencoder>.
WARNING:Xst:2677 - Node <audioTimer_1> of sequential type is unconnected in block <hdmidataencoder>.
WARNING:Xst:2677 - Node <audioTimer_2> of sequential type is unconnected in block <hdmidataencoder>.
INFO:Xst:1901 - Instance pll_hdmi_instance/pll_base_inst in unit pll_hdmi_instance/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV
INFO:Xst:2261 - The FF/Latch <subpacket_0_37> in Unit <hdmidataencoder> is equivalent to the following 7 FFs/Latches, which will be removed : <subpacket_0_38> <subpacket_0_93> <subpacket_0_94> <subpacket_0_149> <subpacket_0_150> <subpacket_0_205> <subpacket_0_206> 
WARNING:Xst:1989 - Unit <hdmidataencoder>: instances <audioLAvgSum[25]_audioAvgCnt[10]_div_49>, <audioRAvgSum[25]_audioAvgCnt[10]_div_50> of unit <div_26u_11u> are equivalent, second instance is removed
WARNING:Xst:1293 - FF/Latch <packetHeader_22> has a constant value of 0 in block <hdmidataencoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <packetHeader_21> has a constant value of 0 in block <hdmidataencoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <packetHeader_20> has a constant value of 0 in block <hdmidataencoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <extSRAM/host_read_buf_31> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <extSRAM/host_read_buf_28> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <extSRAM/host_read_buf_27> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <extSRAM/host_read_buf_22> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <extSRAM/host_read_buf_21> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <extSRAM/host_read_buf_20> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <extSRAM/host_read_buf_18> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <extSRAM/host_read_buf_17> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <extSRAM/host_read_buf_14> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <extSRAM/host_read_buf_12> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <extSRAM/host_read_buf_10> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <extSRAM/host_read_buf_7> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <extSRAM/host_read_buf_6> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <extSRAM/host_read_buf_5> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <extSRAM/host_read_buf_4> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <extSRAM/host_read_buf_3> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <extSRAM/host_read_buf_2> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <extSRAM/host_read_buf_1> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <extSRAM/host_read_buf_0> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <extSRAM/rom_loaded> of sequential type is unconnected in block <toplevel>.
INFO:Xst:2261 - The FF/Latch <audioLAvg_0> in Unit <hdmidataencoder> is equivalent to the following FF/Latch, which will be removed : <audioRAvg_0> 
INFO:Xst:2261 - The FF/Latch <audioLAvg_1> in Unit <hdmidataencoder> is equivalent to the following FF/Latch, which will be removed : <audioRAvg_1> 
INFO:Xst:2261 - The FF/Latch <audioLAvg_2> in Unit <hdmidataencoder> is equivalent to the following FF/Latch, which will be removed : <audioRAvg_2> 
INFO:Xst:2261 - The FF/Latch <audioLAvg_3> in Unit <hdmidataencoder> is equivalent to the following FF/Latch, which will be removed : <audioRAvg_3> 
INFO:Xst:2261 - The FF/Latch <audioLAvg_4> in Unit <hdmidataencoder> is equivalent to the following FF/Latch, which will be removed : <audioRAvg_4> 
INFO:Xst:2261 - The FF/Latch <audioLAvg_5> in Unit <hdmidataencoder> is equivalent to the following FF/Latch, which will be removed : <audioRAvg_5> 
INFO:Xst:2261 - The FF/Latch <audioLAvg_6> in Unit <hdmidataencoder> is equivalent to the following FF/Latch, which will be removed : <audioRAvg_6> 
INFO:Xst:2261 - The FF/Latch <audioLAvg_7> in Unit <hdmidataencoder> is equivalent to the following FF/Latch, which will be removed : <audioRAvg_7> 
INFO:Xst:2261 - The FF/Latch <audioLAvg_8> in Unit <hdmidataencoder> is equivalent to the following FF/Latch, which will be removed : <audioRAvg_8> 
INFO:Xst:2261 - The FF/Latch <audioLAvg_9> in Unit <hdmidataencoder> is equivalent to the following FF/Latch, which will be removed : <audioRAvg_9> 
INFO:Xst:2261 - The FF/Latch <subpacket_0_35> in Unit <hdmidataencoder> is equivalent to the following 7 FFs/Latches, which will be removed : <subpacket_0_36> <subpacket_0_91> <subpacket_0_92> <subpacket_0_147> <subpacket_0_148> <subpacket_0_203> <subpacket_0_204> 
INFO:Xst:2261 - The FF/Latch <audioLAvg_10> in Unit <hdmidataencoder> is equivalent to the following FF/Latch, which will be removed : <audioRAvg_10> 
INFO:Xst:2261 - The FF/Latch <audioLAvg_11> in Unit <hdmidataencoder> is equivalent to the following FF/Latch, which will be removed : <audioRAvg_11> 
INFO:Xst:2261 - The FF/Latch <audioLAvg_12> in Unit <hdmidataencoder> is equivalent to the following FF/Latch, which will be removed : <audioRAvg_12> 
INFO:Xst:2261 - The FF/Latch <audioLAvg_13> in Unit <hdmidataencoder> is equivalent to the following FF/Latch, which will be removed : <audioRAvg_13> 
INFO:Xst:2261 - The FF/Latch <audioLAvg_14> in Unit <hdmidataencoder> is equivalent to the following FF/Latch, which will be removed : <audioRAvg_14> 
INFO:Xst:2261 - The FF/Latch <audioLAvg_15> in Unit <hdmidataencoder> is equivalent to the following FF/Latch, which will be removed : <audioRAvg_15> 
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    armed in unit <toplevel>

WARNING:Xst:2040 - Unit A2601NoFlash: 8 multi-source signals are replaced by logic (pull-up yes): cpu_d<0>, cpu_d<1>, cpu_d<2>, cpu_d<3>, cpu_d<4>, cpu_d<5>, cpu_d<6>, cpu_d<7>.
WARNING:Xst:2042 - Unit A2601: 8 internal tristates are replaced by logic (pull-up yes): cpu_A6507/cpuDi<0>, cpu_A6507/cpuDi<1>, cpu_A6507/cpuDi<2>, cpu_A6507/cpuDi<3>, cpu_A6507/cpuDi<4>, cpu_A6507/cpuDi<5>, cpu_A6507/cpuDi<6>, cpu_A6507/cpuDi<7>.
WARNING:Xst:2040 - Unit A2601: 8 multi-source signals are replaced by logic (pull-up yes): d<0>, d<1>, d<2>, d<3>, d<4>, d<5>, d<6>, d<7>.
WARNING:Xst:2042 - Unit TIA: 8 internal tristates are replaced by logic (pull-up yes): d<0>, d<1>, d<2>, d<3>, d<4>, d<5>, d<6>, d<7>.
WARNING:Xst:2677 - Node <ms_A2601/tia_inst/cv_7> of sequential type is unconnected in block <A2601NoFlash>.
WARNING:Xst:2677 - Node <ms_A2601/tia_inst/cv_6> of sequential type is unconnected in block <A2601NoFlash>.
WARNING:Xst:2677 - Node <ms_A2601/tia_inst/cv_5> of sequential type is unconnected in block <A2601NoFlash>.
WARNING:Xst:2677 - Node <ms_A2601/tia_inst/cv_4> of sequential type is unconnected in block <A2601NoFlash>.
WARNING:Xst:2677 - Node <ms_A2601/tia_inst/cv_3> of sequential type is unconnected in block <A2601NoFlash>.
WARNING:Xst:2677 - Node <ms_A2601/tia_inst/cv_2> of sequential type is unconnected in block <A2601NoFlash>.
WARNING:Xst:2677 - Node <ms_A2601/tia_inst/cv_1> of sequential type is unconnected in block <A2601NoFlash>.
WARNING:Xst:2677 - Node <ms_A2601/tia_inst/cv_0> of sequential type is unconnected in block <A2601NoFlash>.
WARNING:Xst:2677 - Node <ms_A2601/tia_inst/cburst> of sequential type is unconnected in block <A2601NoFlash>.

Optimizing unit <hdmi_delay_line> ...

Optimizing unit <toplevel> ...

Optimizing unit <CtrlModule> ...
WARNING:Xst:1710 - FF/Latch <mem_read_26> (without init value) has a constant value of 0 in block <CtrlModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_read_27> (without init value) has a constant value of 0 in block <CtrlModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_read_28> (without init value) has a constant value of 0 in block <CtrlModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_read_29> (without init value) has a constant value of 0 in block <CtrlModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_read_30> (without init value) has a constant value of 0 in block <CtrlModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_read_26> (without init value) has a constant value of 0 in block <CtrlModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_read_27> (without init value) has a constant value of 0 in block <CtrlModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_read_28> (without init value) has a constant value of 0 in block <CtrlModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_read_29> (without init value) has a constant value of 0 in block <CtrlModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_read_30> (without init value) has a constant value of 0 in block <CtrlModule>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <zpu_core_flex> ...

Optimizing unit <OnScreenDisplay> ...

Optimizing unit <io_ps2_com> ...
WARNING:Xst:1293 - FF/Latch <waitCount_9> has a constant value of 0 in block <io_ps2_com>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <waitCount_7> has a constant value of 0 in block <io_ps2_com>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <waitCount_8> has a constant value of 0 in block <io_ps2_com>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <spi_interface> ...

Optimizing unit <interrupt_controller> ...

Optimizing unit <snespad_pad> ...

Optimizing unit <snespad_ctrl> ...

Optimizing unit <A2601NoFlash> ...

Optimizing unit <lfsr6> ...

Optimizing unit <audio> ...

Optimizing unit <player> ...

Optimizing unit <missile> ...

Optimizing unit <ball> ...

Optimizing unit <OSD_Overlay> ...

Optimizing unit <vga> ...

Optimizing unit <hdmi_out_xilinx> ...

Optimizing unit <hdmi> ...

Optimizing unit <hdmidataencoder> ...
INFO:Xst:2261 - The FF/Latch <subpacket_0_33> in Unit <hdmidataencoder> is equivalent to the following 7 FFs/Latches, which will be removed : <subpacket_0_34> <subpacket_0_89> <subpacket_0_90> <subpacket_0_145> <subpacket_0_146> <subpacket_0_201> <subpacket_0_202> 
INFO:Xst:2261 - The FF/Latch <subpacket_0_31> in Unit <hdmidataencoder> is equivalent to the following 7 FFs/Latches, which will be removed : <subpacket_0_32> <subpacket_0_87> <subpacket_0_88> <subpacket_0_143> <subpacket_0_144> <subpacket_0_199> <subpacket_0_200> 
INFO:Xst:2261 - The FF/Latch <subpacket_0_29> in Unit <hdmidataencoder> is equivalent to the following 7 FFs/Latches, which will be removed : <subpacket_0_30> <subpacket_0_85> <subpacket_0_86> <subpacket_0_141> <subpacket_0_142> <subpacket_0_197> <subpacket_0_198> 
INFO:Xst:2261 - The FF/Latch <subpacket_0_27> in Unit <hdmidataencoder> is equivalent to the following 7 FFs/Latches, which will be removed : <subpacket_0_28> <subpacket_0_83> <subpacket_0_84> <subpacket_0_139> <subpacket_0_140> <subpacket_0_195> <subpacket_0_196> 
INFO:Xst:2261 - The FF/Latch <subpacket_0_25> in Unit <hdmidataencoder> is equivalent to the following 7 FFs/Latches, which will be removed : <subpacket_0_26> <subpacket_0_81> <subpacket_0_82> <subpacket_0_137> <subpacket_0_138> <subpacket_0_193> <subpacket_0_194> 
INFO:Xst:2261 - The FF/Latch <subpacket_0_23> in Unit <hdmidataencoder> is equivalent to the following 7 FFs/Latches, which will be removed : <subpacket_0_24> <subpacket_0_79> <subpacket_0_80> <subpacket_0_135> <subpacket_0_136> <subpacket_0_191> <subpacket_0_192> 
INFO:Xst:2261 - The FF/Latch <subpacket_0_21> in Unit <hdmidataencoder> is equivalent to the following 7 FFs/Latches, which will be removed : <subpacket_0_22> <subpacket_0_77> <subpacket_0_78> <subpacket_0_133> <subpacket_0_134> <subpacket_0_189> <subpacket_0_190> 
INFO:Xst:2261 - The FF/Latch <subpacket_0_31> in Unit <hdmidataencoder> is equivalent to the following 7 FFs/Latches, which will be removed : <subpacket_0_32> <subpacket_0_87> <subpacket_0_88> <subpacket_0_143> <subpacket_0_144> <subpacket_0_199> <subpacket_0_200> 
INFO:Xst:2261 - The FF/Latch <subpacket_0_29> in Unit <hdmidataencoder> is equivalent to the following 7 FFs/Latches, which will be removed : <subpacket_0_30> <subpacket_0_85> <subpacket_0_86> <subpacket_0_141> <subpacket_0_142> <subpacket_0_197> <subpacket_0_198> 
INFO:Xst:2261 - The FF/Latch <subpacket_0_27> in Unit <hdmidataencoder> is equivalent to the following 7 FFs/Latches, which will be removed : <subpacket_0_28> <subpacket_0_83> <subpacket_0_84> <subpacket_0_139> <subpacket_0_140> <subpacket_0_195> <subpacket_0_196> 
INFO:Xst:2261 - The FF/Latch <subpacket_0_25> in Unit <hdmidataencoder> is equivalent to the following 7 FFs/Latches, which will be removed : <subpacket_0_26> <subpacket_0_81> <subpacket_0_82> <subpacket_0_137> <subpacket_0_138> <subpacket_0_193> <subpacket_0_194> 
INFO:Xst:2261 - The FF/Latch <subpacket_0_23> in Unit <hdmidataencoder> is equivalent to the following 7 FFs/Latches, which will be removed : <subpacket_0_24> <subpacket_0_79> <subpacket_0_80> <subpacket_0_135> <subpacket_0_136> <subpacket_0_191> <subpacket_0_192> 
INFO:Xst:2261 - The FF/Latch <subpacket_0_21> in Unit <hdmidataencoder> is equivalent to the following 7 FFs/Latches, which will be removed : <subpacket_0_22> <subpacket_0_77> <subpacket_0_78> <subpacket_0_133> <subpacket_0_134> <subpacket_0_189> <subpacket_0_190> 
INFO:Xst:2261 - The FF/Latch <subpacket_0_75> in Unit <hdmidataencoder> is equivalent to the following 2 FFs/Latches, which will be removed : <subpacket_0_131> <subpacket_0_187> 
INFO:Xst:2261 - The FF/Latch <subpacket_0_76> in Unit <hdmidataencoder> is equivalent to the following 2 FFs/Latches, which will be removed : <subpacket_0_132> <subpacket_0_188> 

Optimizing unit <div_26u_11u> ...

Optimizing unit <encoder> ...
WARNING:Xst:2677 - Node <MyCtrlModule/dipswitches_15> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MyCtrlModule/dipswitches_14> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MyCtrlModule/dipswitches_13> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MyCtrlModule/dipswitches_12> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MyCtrlModule/dipswitches_11> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MyCtrlModule/dipswitches_10> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MyCtrlModule/dipswitches_9> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MyCtrlModule/dipswitches_8> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MyCtrlModule/host_divert_sdcard> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MyCtrlModule/host_divert_keyboard> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MyCtrlModule/host_bootdata_31> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MyCtrlModule/host_bootdata_30> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MyCtrlModule/host_bootdata_29> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MyCtrlModule/host_bootdata_28> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MyCtrlModule/host_bootdata_27> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MyCtrlModule/host_bootdata_26> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MyCtrlModule/host_bootdata_25> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MyCtrlModule/host_bootdata_24> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MyCtrlModule/host_bootdata_23> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MyCtrlModule/host_bootdata_22> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MyCtrlModule/host_bootdata_21> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MyCtrlModule/host_bootdata_20> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MyCtrlModule/host_bootdata_19> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MyCtrlModule/host_bootdata_18> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MyCtrlModule/host_bootdata_17> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MyCtrlModule/host_bootdata_16> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MyCtrlModule/host_bootdata_15> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MyCtrlModule/host_bootdata_14> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MyCtrlModule/host_bootdata_13> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MyCtrlModule/host_bootdata_12> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MyCtrlModule/host_bootdata_11> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MyCtrlModule/host_bootdata_10> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MyCtrlModule/host_bootdata_9> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MyCtrlModule/host_bootdata_8> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MyCtrlModule/host_mute> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MyCtrlModule/zpu/out_mem_hEnable> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MyCtrlModule/zpu/out_mem_bEnable> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MyCtrlModule/zpu/out_mem_addr_19> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MyCtrlModule/zpu/out_mem_addr_18> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MyCtrlModule/zpu/out_mem_addr_17> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MyCtrlModule/zpu/out_mem_addr_16> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MyCtrlModule/zpu/out_mem_addr_15> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MyCtrlModule/zpu/out_mem_addr_14> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MyCtrlModule/zpu/out_mem_addr_13> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MyCtrlModule/zpu/out_mem_addr_12> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MyCtrlModule/zpu/out_mem_addr_11> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MyCtrlModule/zpu/mem_write_31> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MyCtrlModule/zpu/mem_write_30> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MyCtrlModule/zpu/mem_write_29> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MyCtrlModule/zpu/mem_write_28> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MyCtrlModule/zpu/mem_write_27> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MyCtrlModule/zpu/mem_write_26> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MyCtrlModule/zpu/mem_write_25> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MyCtrlModule/zpu/mem_write_24> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MyCtrlModule/zpu/mem_write_23> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MyCtrlModule/zpu/mem_write_22> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MyCtrlModule/zpu/mem_write_21> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MyCtrlModule/mykeyboard/ps2_dat_out> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MyCtrlModule/mykeyboard/currentBit> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MyCtrlModule/mykeyboard/ps2_clk_out> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MyCtrlModule/mykeyboard/recvByte_0> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MyCtrlModule/mykeyboard/sendDone> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MyCtrlModule/mykeyboard/recvByteLoc_0> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <snespads_b/pads[0].pad_b/buttons_q_30> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <snespads_b/pads[0].pad_b/buttons_q_29> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <snespads_b/pads[0].pad_b/buttons_q_28> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <snespads_b/pads[0].pad_b/buttons_q_23> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <snespads_b/pads[0].pad_b/buttons_q_22> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <snespads_b/pads[0].pad_b/buttons_q_21> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <snespads_b/pads[0].pad_b/buttons_q_20> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <snespads_b/pads[0].pad_b/buttons_q_15> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <snespads_b/pads[0].pad_b/buttons_q_13> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <snespads_b/pads[0].pad_b/buttons_q_12> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <snespads_b/pads[0].pad_b/buttons_q_11> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <snespads_b/pads[0].pad_b/buttons_q_10> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <snespads_b/pads[0].pad_b/buttons_q_9> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <snespads_b/pads[0].pad_b/buttons_q_8> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <snespads_b/pads[0].pad_b/buttons_q_7> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <snespads_b/pads[0].pad_b/buttons_q_6> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <snespads_b/pads[0].pad_b/buttons_q_5> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <snespads_b/pads[0].pad_b/buttons_q_4> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <snespads_b/pads[0].pad_b/buttons_q_3> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <snespads_b/pads[0].pad_b/buttons_q_2> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <snespads_b/pads[0].pad_b/buttons_q_0> of sequential type is unconnected in block <toplevel>.
INFO:Xst:2261 - The FF/Latch <MyCtrlModule/mykeyboard/ena> in Unit <toplevel> is equivalent to the following FF/Latch, which will be removed : <a2601Instance/ms_A2601/tia_inst/vid_clk_dvdr_0> 
INFO:Xst:2261 - The FF/Latch <overlay/hsync_r> in Unit <toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi/dataenc/prevHSync> <hdmi/delay_line/q_pipe_0_15> 
INFO:Xst:2261 - The FF/Latch <hdmi/prevBlank> in Unit <toplevel> is equivalent to the following FF/Latch, which will be removed : <hdmi/dataenc/prevBlank> 
INFO:Xst:2261 - The FF/Latch <hdmi/prevData> in Unit <toplevel> is equivalent to the following FF/Latch, which will be removed : <hdmi/delay_line/q_pipe_0_12> 
INFO:Xst:2261 - The FF/Latch <hdmi/dataenc/subpacket_0_170> in Unit <toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi/dataenc/subpacket_0_114> <hdmi/dataenc/subpacket_0_58> 
INFO:Xst:2261 - The FF/Latch <hdmi/dataenc/subpacket_0_171> in Unit <toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi/dataenc/subpacket_0_115> <hdmi/dataenc/subpacket_0_59> 
INFO:Xst:2261 - The FF/Latch <hdmi/dataenc/subpacket_0_172> in Unit <toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi/dataenc/subpacket_0_116> <hdmi/dataenc/subpacket_0_60> 
INFO:Xst:2261 - The FF/Latch <hdmi/dataenc/subpacket_0_173> in Unit <toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi/dataenc/subpacket_0_117> <hdmi/dataenc/subpacket_0_61> 
INFO:Xst:2261 - The FF/Latch <hdmi/dataenc/subpacket_0_168> in Unit <toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi/dataenc/subpacket_0_112> <hdmi/dataenc/subpacket_0_56> 
INFO:Xst:2261 - The FF/Latch <hdmi/dataenc/subpacket_0_174> in Unit <toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi/dataenc/subpacket_0_118> <hdmi/dataenc/subpacket_0_62> 
INFO:Xst:2261 - The FF/Latch <hdmi/dataenc/subpacket_0_169> in Unit <toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi/dataenc/subpacket_0_113> <hdmi/dataenc/subpacket_0_57> 
INFO:Xst:2261 - The FF/Latch <hdmi/dataenc/subpacket_0_180> in Unit <toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi/dataenc/subpacket_0_124> <hdmi/dataenc/subpacket_0_68> 
INFO:Xst:2261 - The FF/Latch <hdmi/dataenc/subpacket_0_175> in Unit <toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi/dataenc/subpacket_0_119> <hdmi/dataenc/subpacket_0_63> 
INFO:Xst:2261 - The FF/Latch <hdmi/dataenc/subpacket_0_181> in Unit <toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi/dataenc/subpacket_0_125> <hdmi/dataenc/subpacket_0_69> 
INFO:Xst:2261 - The FF/Latch <hdmi/dataenc/subpacket_0_176> in Unit <toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi/dataenc/subpacket_0_120> <hdmi/dataenc/subpacket_0_64> 
INFO:Xst:2261 - The FF/Latch <hdmi/dataenc/subpacket_0_182> in Unit <toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi/dataenc/subpacket_0_126> <hdmi/dataenc/subpacket_0_70> 
INFO:Xst:2261 - The FF/Latch <hdmi/dataenc/subpacket_0_177> in Unit <toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi/dataenc/subpacket_0_121> <hdmi/dataenc/subpacket_0_65> 
INFO:Xst:2261 - The FF/Latch <hdmi/dataenc/subpacket_0_183> in Unit <toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi/dataenc/subpacket_0_127> <hdmi/dataenc/subpacket_0_71> 
INFO:Xst:2261 - The FF/Latch <hdmi/dataenc/subpacket_0_178> in Unit <toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi/dataenc/subpacket_0_122> <hdmi/dataenc/subpacket_0_66> 
INFO:Xst:2261 - The FF/Latch <hdmi/dataenc/subpacket_0_184> in Unit <toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi/dataenc/subpacket_0_128> <hdmi/dataenc/subpacket_0_72> 
INFO:Xst:2261 - The FF/Latch <hdmi/dataenc/subpacket_0_179> in Unit <toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi/dataenc/subpacket_0_123> <hdmi/dataenc/subpacket_0_67> 
INFO:Xst:2261 - The FF/Latch <hdmi/dataenc/subpacket_0_185> in Unit <toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi/dataenc/subpacket_0_129> <hdmi/dataenc/subpacket_0_73> 
INFO:Xst:2261 - The FF/Latch <hdmi/dataenc/subpacket_0_186> in Unit <toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi/dataenc/subpacket_0_130> <hdmi/dataenc/subpacket_0_74> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block toplevel, actual ratio is 66.
FlipFlop hdmi/dataenc/audioAvgCnt_0 has been replicated 6 time(s)
FlipFlop hdmi/dataenc/audioAvgCnt_1 has been replicated 6 time(s)
FlipFlop hdmi/dataenc/audioAvgCnt_10 has been replicated 4 time(s)
FlipFlop hdmi/dataenc/audioAvgCnt_2 has been replicated 4 time(s)
FlipFlop hdmi/dataenc/audioAvgCnt_3 has been replicated 4 time(s)
FlipFlop hdmi/dataenc/audioAvgCnt_4 has been replicated 2 time(s)
FlipFlop hdmi/dataenc/audioAvgCnt_5 has been replicated 4 time(s)
FlipFlop hdmi/dataenc/audioAvgCnt_6 has been replicated 4 time(s)
FlipFlop hdmi/dataenc/audioAvgCnt_7 has been replicated 4 time(s)
FlipFlop hdmi/dataenc/audioAvgCnt_8 has been replicated 5 time(s)
FlipFlop hdmi/dataenc/audioAvgCnt_9 has been replicated 4 time(s)
FlipFlop hdmi/dataenc/audioLAvgSum_21 has been replicated 4 time(s)
FlipFlop hdmi/dataenc/audioLAvgSum_22 has been replicated 3 time(s)
FlipFlop hdmi/dataenc/audioLAvgSum_23 has been replicated 5 time(s)

Final Macro Processing ...

Processing Unit <toplevel> :
	Found 2-bit shift register for signal <MyCtrlModule/myosd/charrom_addr_2>.
	Found 2-bit shift register for signal <MyCtrlModule/myosd/charrom_addr_1>.
	Found 2-bit shift register for signal <MyCtrlModule/myosd/charrom_addr_0>.
	Found 4-bit shift register for signal <snespads_b/pads[0].pad_b/shift_buttons_q_31>.
	Found 5-bit shift register for signal <snespads_b/pads[0].pad_b/shift_buttons_q_24>.
	Found 15-bit shift register for signal <snespads_b/pads[0].pad_b/shift_buttons_q_14>.
	Found 3-bit shift register for signal <hdmi/dataenc/bchCode_0_29>.
	Found 2-bit shift register for signal <hdmi/dataenc/bchCode_0_28>.
	Found 3-bit shift register for signal <hdmi/dataenc/bchCode_0_21>.
	Found 2-bit shift register for signal <hdmi/dataenc/bchCode_0_20>.
	Found 3-bit shift register for signal <hdmi/dataenc/bchCode_0_13>.
	Found 2-bit shift register for signal <hdmi/dataenc/bchCode_0_12>.
	Found 3-bit shift register for signal <hdmi/dataenc/bchCode_0_5>.
	Found 2-bit shift register for signal <hdmi/dataenc/bchCode_0_4>.
	Found 6-bit shift register for signal <hdmi/dataenc/bchHdr_5>.
	Found 11-bit shift register for signal <hdmi/delay_line/q_pipe_10_39>.
	Found 11-bit shift register for signal <hdmi/delay_line/q_pipe_10_38>.
	Found 11-bit shift register for signal <hdmi/delay_line/q_pipe_10_37>.
	Found 11-bit shift register for signal <hdmi/delay_line/q_pipe_10_36>.
	Found 10-bit shift register for signal <hdmi/delay_line/q_pipe_10_35>.
	Found 10-bit shift register for signal <hdmi/delay_line/q_pipe_10_34>.
	Found 10-bit shift register for signal <hdmi/delay_line/q_pipe_10_33>.
	Found 10-bit shift register for signal <hdmi/delay_line/q_pipe_10_32>.
	Found 11-bit shift register for signal <hdmi/delay_line/q_pipe_10_31>.
	Found 11-bit shift register for signal <hdmi/delay_line/q_pipe_10_30>.
	Found 11-bit shift register for signal <hdmi/delay_line/q_pipe_10_29>.
	Found 11-bit shift register for signal <hdmi/delay_line/q_pipe_10_28>.
	Found 10-bit shift register for signal <hdmi/delay_line/q_pipe_10_27>.
	Found 10-bit shift register for signal <hdmi/delay_line/q_pipe_10_26>.
	Found 10-bit shift register for signal <hdmi/delay_line/q_pipe_10_25>.
	Found 10-bit shift register for signal <hdmi/delay_line/q_pipe_10_24>.
	Found 11-bit shift register for signal <hdmi/delay_line/q_pipe_10_23>.
	Found 11-bit shift register for signal <hdmi/delay_line/q_pipe_10_22>.
	Found 11-bit shift register for signal <hdmi/delay_line/q_pipe_10_21>.
	Found 11-bit shift register for signal <hdmi/delay_line/q_pipe_10_20>.
	Found 10-bit shift register for signal <hdmi/delay_line/q_pipe_10_19>.
	Found 10-bit shift register for signal <hdmi/delay_line/q_pipe_10_18>.
	Found 10-bit shift register for signal <hdmi/delay_line/q_pipe_10_17>.
	Found 10-bit shift register for signal <hdmi/delay_line/q_pipe_10_16>.
	Found 10-bit shift register for signal <hdmi/delay_line/q_pipe_10_15>.
	Found 11-bit shift register for signal <hdmi/delay_line/q_pipe_10_14>.
	Found 10-bit shift register for signal <hdmi/delay_line/q_pipe_10_13>.
	Found 10-bit shift register for signal <hdmi/delay_line/q_pipe_10_12>.
	Found 11-bit shift register for signal <hdmi/delay_line/q_pipe_10_11>.
	Found 11-bit shift register for signal <hdmi/delay_line/q_pipe_10_10>.
	Found 11-bit shift register for signal <hdmi/delay_line/q_pipe_10_9>.
	Found 11-bit shift register for signal <hdmi/delay_line/q_pipe_10_8>.
	Found 11-bit shift register for signal <hdmi/delay_line/q_pipe_10_7>.
	Found 11-bit shift register for signal <hdmi/delay_line/q_pipe_10_6>.
	Found 11-bit shift register for signal <hdmi/delay_line/q_pipe_10_5>.
	Found 11-bit shift register for signal <hdmi/delay_line/q_pipe_10_4>.
	Found 11-bit shift register for signal <hdmi/delay_line/q_pipe_10_3>.
	Found 11-bit shift register for signal <hdmi/delay_line/q_pipe_10_2>.
	Found 11-bit shift register for signal <hdmi/delay_line/q_pipe_10_1>.
	Found 11-bit shift register for signal <hdmi/delay_line/q_pipe_10_0>.
Unit <toplevel> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2014
 Flip-Flops                                            : 2014
# Shift Registers                                      : 55
 10-bit shift register                                 : 15
 11-bit shift register                                 : 25
 15-bit shift register                                 : 1
 2-bit shift register                                  : 7
 3-bit shift register                                  : 4
 4-bit shift register                                  : 1
 5-bit shift register                                  : 1
 6-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : toplevel.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 6312
#      GND                         : 3
#      INV                         : 85
#      LUT1                        : 232
#      LUT2                        : 311
#      LUT3                        : 464
#      LUT4                        : 705
#      LUT5                        : 999
#      LUT6                        : 1852
#      MUXCY                       : 847
#      MUXF7                       : 67
#      VCC                         : 3
#      XORCY                       : 744
# FlipFlops/Latches                : 2095
#      FD                          : 364
#      FD_1                        : 8
#      FDC                         : 1
#      FDCE                        : 19
#      FDE                         : 1184
#      FDE_1                       : 144
#      FDPE                        : 1
#      FDR                         : 163
#      FDRE                        : 158
#      FDS                         : 8
#      FDSE                        : 40
#      LDP                         : 1
#      ODDR2                       : 4
# RAMS                             : 47
#      RAM128X1S                   : 8
#      RAM16X1D                    : 2
#      RAM32M                      : 5
#      RAMB16BWER                  : 31
#      RAMB8BWER                   : 1
# Shift Registers                  : 55
#      SRLC16E                     : 55
# Clock Buffers                    : 8
#      BUFG                        : 8
# IO Buffers                       : 106
#      IBUF                        : 22
#      IBUFG                       : 1
#      IOBUF                       : 8
#      OBUF                        : 71
#      OBUFDS                      : 4
# DCMs                             : 1
#      DCM_SP                      : 1
# DSPs                             : 5
#      DSP48A1                     : 5
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:            2095  out of  18224    11%  
 Number of Slice LUTs:                 4743  out of   9112    52%  
    Number used as Logic:              4648  out of   9112    51%  
    Number used as Memory:               95  out of   2176     4%  
       Number used as RAM:               40
       Number used as SRL:               55

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   5332
   Number with an unused Flip Flop:    3237  out of   5332    60%  
   Number with an unused LUT:           589  out of   5332    11%  
   Number of fully used LUT-FF pairs:  1506  out of   5332    28%  
   Number of unique control sets:       165

IO Utilization: 
 Number of IOs:                         117
 Number of bonded IOBs:                 110  out of    232    47%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               32  out of     32   100%  
    Number using Block RAM only:         32
 Number of BUFG/BUFGCTRLs:                8  out of     16    50%  
 Number of DSP48A1s:                      5  out of     32    15%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------+-----------------------------------------------+-------+
Clock Signal                                                                     | Clock buffer(FF name)                         | Load  |
---------------------------------------------------------------------------------+-----------------------------------------------+-------+
pll_hdmi_instance/pll_base_inst/CLKOUT0                                          | BUFG                                          | 852   |
a2601Instance/ms_A2601/tia_inst/vid_clk_dvdr_3                                   | NONE(last_hsync)                              | 191   |
CLOCK_50_i                                                                       | DCM_SP:CLKFX                                  | 607   |
pll_hdmi_instance/pll_base_inst/CLKOUT3                                          | BUFG                                          | 120   |
a2601Instance/ms_A2601/tia_inst/phi1                                             | BUFG                                          | 215   |
a2601Instance/ms_A2601/tia_inst/phi0                                             | NONE(a2601Instance/ms_A2601/cpu_A6507/cpu/A_0)| 173   |
pll_hdmi_instance/pll_base_inst/CLKOUT1                                          | BUFG                                          | 40    |
pll_hdmi_instance/pll_base_inst/CLKOUT2                                          | BUFG                                          | 4     |
host_reset_n_host_debug_arm_AND_1927_o(host_reset_n_host_debug_arm_AND_1927_o1:O)| NONE(*)(armed_LDC1)                           | 1     |
---------------------------------------------------------------------------------+-----------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 88.122ns (Maximum Frequency: 11.348MHz)
   Minimum input arrival time before clock: 10.071ns
   Maximum output required time after clock: 8.184ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'pll_hdmi_instance/pll_base_inst/CLKOUT0'
  Clock period: 88.122ns (frequency: 11.348MHz)
  Total number of paths / destination ports: 3097506564524320717332274530140291072 / 1868
-------------------------------------------------------------------------
Delay:               88.122ns (Levels of Logic = 129)
  Source:            hdmi/dataenc/audioAvgCnt_1_1 (FF)
  Destination:       hdmi/dataenc/audioLAvg_0 (FF)
  Source Clock:      pll_hdmi_instance/pll_base_inst/CLKOUT0 rising
  Destination Clock: pll_hdmi_instance/pll_base_inst/CLKOUT0 rising

  Data Path: hdmi/dataenc/audioAvgCnt_1_1 to hdmi/dataenc/audioLAvg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.525   1.306  hdmi/dataenc/audioAvgCnt_1_1 (hdmi/dataenc/audioAvgCnt_1_1)
     LUT6:I1->O            5   0.254   0.841  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/o<25>12_SW2 (N434)
     LUT6:I5->O            8   0.254   0.944  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mmux_a[0]_GND_162_o_MUX_1884_o1171 (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/a[25]_GND_162_o_MUX_1859_o)
     LUT6:I5->O           10   0.254   1.008  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/o<23>2 (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/o<23>)
     LUT3:I2->O            3   0.254   0.766  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mmux_a[0]_GND_162_o_MUX_1952_o1151 (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/a[23]_GND_162_o_MUX_1929_o)
     LUT6:I5->O            8   0.254   0.944  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Madd_GND_162_o_b[10]_add_9_OUT_Madd_Madd_cy<24>11 (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Madd_GND_162_o_b[10]_add_9_OUT_Madd_Madd_cy<24>)
     LUT5:I4->O           12   0.254   1.069  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mmux_a[0]_GND_162_o_MUX_2018_o1171 (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/a[25]_GND_162_o_MUX_1993_o)
     LUT6:I5->O            8   0.254   0.944  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/o<21>2 (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/o<21>)
     LUT5:I4->O            2   0.254   0.954  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/o<20>24_SW0 (N377)
     LUT6:I3->O           16   0.235   1.182  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/o<20>24 (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/o<20>)
     LUT3:I2->O            2   0.254   0.954  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mmux_a[0]_GND_162_o_MUX_2144_o1151 (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/a[23]_GND_162_o_MUX_2121_o)
     LUT4:I1->O            1   0.235   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<19>_lut<2> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<19>_lut<2>)
     MUXCY:S->O            1   0.215   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<19>_cy<2> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<19>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<19>_cy<3> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<19>_cy<3>)
     MUXCY:CI->O          22   0.235   1.334  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<19>_cy<4> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/o<19>)
     LUT5:I4->O            6   0.254   1.152  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mmux_a[0]_GND_162_o_MUX_2204_o1131 (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/a[21]_GND_162_o_MUX_2183_o)
     LUT4:I0->O            0   0.254   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<18>_lutdi1 (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<18>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<18>_cy<1> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<18>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<18>_cy<2> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<18>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<18>_cy<3> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<18>_cy<3>)
     MUXCY:CI->O          26   0.235   1.420  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<18>_cy<4> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/o<18>)
     LUT5:I4->O            6   0.254   1.152  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mmux_a[0]_GND_162_o_MUX_2262_o1121 (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/a[20]_GND_162_o_MUX_2242_o)
     LUT4:I0->O            0   0.254   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<17>_lutdi1 (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<17>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<17>_cy<1> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<17>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<17>_cy<2> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<17>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<17>_cy<3> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<17>_cy<3>)
     MUXCY:CI->O          28   0.235   1.453  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<17>_cy<4> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/o<17>)
     LUT5:I4->O            6   0.254   1.152  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mmux_a[0]_GND_162_o_MUX_2318_o1101 (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/a[19]_GND_162_o_MUX_2299_o)
     LUT4:I0->O            0   0.254   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<16>_lutdi1 (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<16>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<16>_cy<1> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<16>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<16>_cy<2> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<16>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<16>_cy<3> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<16>_cy<3>)
     MUXCY:CI->O          32   0.235   1.520  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<16>_cy<4> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/o<16>)
     LUT5:I4->O            6   0.254   1.152  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mmux_a[0]_GND_162_o_MUX_2372_o191 (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/a[18]_GND_162_o_MUX_2354_o)
     LUT4:I0->O            0   0.254   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<15>_lutdi1 (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<15>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<15>_cy<1> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<15>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<15>_cy<2> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<15>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<15>_cy<3> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<15>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<15>_cy<4> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<15>_cy<4>)
     MUXCY:CI->O          36   0.262   1.587  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<15>_cy<5> (hdmi/dataenc/n0317<15>)
     LUT5:I4->O            6   0.254   1.152  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mmux_a[0]_a[25]_MUX_2424_o181 (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/a[17]_a[25]_MUX_2407_o)
     LUT4:I0->O            0   0.254   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<14>_lutdi1 (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<14>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<14>_cy<1> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<14>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<14>_cy<2> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<14>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<14>_cy<3> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<14>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<14>_cy<4> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<14>_cy<4>)
     MUXCY:CI->O          41   0.262   1.671  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<14>_cy<5> (hdmi/dataenc/n0317<14>)
     LUT5:I4->O            6   0.254   1.152  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mmux_a[0]_a[25]_MUX_2450_o171 (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/a[16]_a[25]_MUX_2434_o)
     LUT4:I0->O            0   0.254   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<13>_lutdi1 (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<13>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<13>_cy<1> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<13>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<13>_cy<2> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<13>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<13>_cy<3> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<13>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<13>_cy<4> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<13>_cy<4>)
     MUXCY:CI->O          43   0.262   1.704  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<13>_cy<5> (hdmi/dataenc/n0317<13>)
     LUT5:I4->O            5   0.254   1.271  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mmux_a[0]_a[25]_MUX_2476_o1151 (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/a[23]_a[25]_MUX_2453_o)
     LUT5:I0->O            1   0.254   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<12>_lut<5> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<12>_lut<5>)
     MUXCY:S->O           50   0.454   1.821  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<12>_cy<5> (hdmi/dataenc/n0317<12>)
     LUT5:I4->O            6   0.254   1.152  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mmux_a[0]_a[25]_MUX_2502_o151 (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/a[14]_a[25]_MUX_2488_o)
     LUT4:I0->O            0   0.254   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<11>_lutdi1 (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<11>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<11>_cy<1> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<11>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<11>_cy<2> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<11>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<11>_cy<3> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<11>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<11>_cy<4> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<11>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<11>_cy<5> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<11>_cy<5>)
     MUXCY:CI->O          48   0.262   1.788  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<11>_cy<6> (hdmi/dataenc/n0317<11>)
     LUT5:I4->O            5   0.254   1.271  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mmux_a[0]_a[25]_MUX_2528_o1131 (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/a[21]_a[25]_MUX_2507_o)
     LUT5:I0->O            1   0.254   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<10>_lut<5> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<10>_lut<5>)
     MUXCY:S->O            1   0.215   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<10>_cy<5> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<10>_cy<5>)
     MUXCY:CI->O          55   0.262   1.860  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<10>_cy<6> (hdmi/dataenc/n0317<10>)
     LUT5:I4->O            6   0.254   1.152  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mmux_a[0]_a[25]_MUX_2554_o131 (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/a[12]_a[25]_MUX_2542_o)
     LUT4:I0->O            0   0.254   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<9>_lutdi1 (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<9>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<9>_cy<1> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<9>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<9>_cy<2> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<9>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<9>_cy<3> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<9>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<9>_cy<4> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<9>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<9>_cy<5> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<9>_cy<5>)
     MUXCY:CI->O          56   0.262   1.868  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<9>_cy<6> (hdmi/dataenc/n0317<9>)
     LUT5:I4->O            5   0.254   1.271  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mmux_a[0]_a[25]_MUX_2580_o1101 (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/a[19]_a[25]_MUX_2561_o)
     LUT5:I0->O            1   0.254   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<8>_lut<5> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<8>_lut<5>)
     MUXCY:S->O            1   0.215   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<8>_cy<5> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<8>_cy<5>)
     MUXCY:CI->O          63   0.023   1.922  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<8>_cy<6> (hdmi/dataenc/n0317<8>)
     LUT5:I4->O            6   0.254   1.152  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mmux_a[0]_a[25]_MUX_2606_o111 (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/a[10]_a[25]_MUX_2596_o)
     LUT4:I0->O            0   0.254   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<7>_lutdi1 (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<7>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<7>_cy<1> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<7>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<7>_cy<2> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<7>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<7>_cy<3> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<7>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<7>_cy<4> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<7>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<7>_cy<5> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<7>_cy<5>)
     MUXCY:CI->O          66   0.023   1.945  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<7>_cy<6> (hdmi/dataenc/n0317<7>)
     LUT5:I4->O            5   0.254   1.271  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mmux_a[0]_a[25]_MUX_2632_o181 (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/a[17]_a[25]_MUX_2615_o)
     LUT5:I0->O            1   0.254   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<6>_lut<5> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<6>_lut<5>)
     MUXCY:S->O            1   0.215   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<6>_cy<5> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<6>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<6>_cy<6> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<6>_cy<6>)
     MUXCY:CI->O          69   0.023   1.968  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<6>_cy<7> (hdmi/dataenc/n0317<6>)
     LUT6:I5->O            6   0.254   1.152  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mmux_a[0]_a[25]_MUX_2658_o1241 (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/a[8]_a[25]_MUX_2650_o)
     LUT4:I0->O            0   0.254   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<5>_lutdi1 (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<5>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<5>_cy<1> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<5>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<5>_cy<2> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<5>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<5>_cy<3> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<5>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<5>_cy<4> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<5>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<5>_cy<5> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<5>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<5>_cy<6> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<5>_cy<6>)
     MUXCY:CI->O          73   0.023   1.999  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<5>_cy<7> (hdmi/dataenc/n0317<5>)
     LUT5:I4->O            5   0.254   1.271  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mmux_a[0]_a[25]_MUX_2684_o161 (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/a[15]_a[25]_MUX_2669_o)
     LUT5:I0->O            1   0.254   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<4>_lut<5> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<4>_lut<5>)
     MUXCY:S->O            1   0.215   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<4>_cy<5> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<4>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<4>_cy<6> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<4>_cy<6>)
     MUXCY:CI->O          75   0.023   2.015  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<4>_cy<7> (hdmi/dataenc/n0317<4>)
     LUT5:I4->O            4   0.254   1.234  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mmux_a[0]_a[25]_MUX_2710_o151 (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/a[14]_a[25]_MUX_2696_o)
     LUT5:I0->O            1   0.254   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<3>_lut<5> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<3>_lut<5>)
     MUXCY:S->O            1   0.215   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<3>_cy<5> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<3>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<3>_cy<6> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<3>_cy<6>)
     MUXCY:CI->O          95   0.023   2.170  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<3>_cy<7> (hdmi/dataenc/n0317<3>)
     LUT5:I4->O            3   0.254   1.196  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mmux_n185151 (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/n1851<13>)
     LUT5:I0->O            1   0.254   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<2>_lut<5> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<2>_lut<5>)
     MUXCY:S->O            1   0.215   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<2>_cy<5> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<2>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<2>_cy<6> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<2>_cy<6>)
     MUXCY:CI->O          74   0.023   2.007  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<2>_cy<7> (hdmi/dataenc/n0317<2>)
     LUT5:I4->O            2   0.254   1.156  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mmux_n185541 (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/n1855<12>)
     LUT5:I0->O            1   0.254   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<1>_lut<5> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<1>_lut<5>)
     MUXCY:S->O            1   0.215   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<1>_cy<5> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<1>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<1>_cy<6> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<1>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<1>_cy<7> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<1>_cy<7>)
     MUXCY:CI->O          26   0.023   1.420  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<1>_cy<8> (hdmi/dataenc/n0317<1>)
     LUT5:I4->O            2   0.254   1.156  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mmux_n175031 (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/n1750<11>)
     LUT5:I0->O            1   0.254   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<0>_lut<5> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<0>_lut<5>)
     MUXCY:S->O            1   0.215   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<0>_cy<5> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<0>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<0>_cy<6> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<0>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<0>_cy<7> (hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<0>_cy<7>)
     MUXCY:CI->O           1   0.262   0.000  hdmi/dataenc/audioLAvgSum[25]_audioAvgCnt[10]_div_49/Mcompar_o<0>_cy<8> (hdmi/dataenc/n0317<0>)
     FDE:D                     0.074          hdmi/dataenc/audioLAvg_0
    ----------------------------------------
    Total                     88.122ns (21.122ns logic, 67.000ns route)
                                       (24.0% logic, 76.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'a2601Instance/ms_A2601/tia_inst/vid_clk_dvdr_3'
  Clock period: 8.656ns (frequency: 115.533MHz)
  Total number of paths / destination ports: 2639 / 410
-------------------------------------------------------------------------
Delay:               8.656ns (Levels of Logic = 4)
  Source:            a2601Instance/ms_A2601/tia_inst/h_cntr/d_FSM_FFd2 (FF)
  Destination:       a2601Instance/ms_A2601/tia_inst/aud0/sr4_3 (FF)
  Source Clock:      a2601Instance/ms_A2601/tia_inst/vid_clk_dvdr_3 rising
  Destination Clock: a2601Instance/ms_A2601/tia_inst/vid_clk_dvdr_3 rising

  Data Path: a2601Instance/ms_A2601/tia_inst/h_cntr/d_FSM_FFd2 to a2601Instance/ms_A2601/tia_inst/aud0/sr4_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             41   0.525   1.899  a2601Instance/ms_A2601/tia_inst/h_cntr/d_FSM_FFd2 (a2601Instance/ms_A2601/tia_inst/h_cntr/d_FSM_FFd2)
     LUT3:I0->O            1   0.235   1.112  a2601Instance/ms_A2601/tia_inst/au_cnt_SW0 (N177)
     LUT6:I1->O           12   0.254   1.524  a2601Instance/ms_A2601/tia_inst/au_cnt (a2601Instance/ms_A2601/tia_inst/au_cnt)
     LUT6:I0->O           11   0.254   1.494  a2601Instance/ms_A2601/tia_inst/aud0/_n0095_inv2 (a2601Instance/ms_A2601/tia_inst/aud0/_n0095_inv2)
     LUT6:I0->O            4   0.254   0.803  a2601Instance/ms_A2601/tia_inst/aud0/_n0095_inv (a2601Instance/ms_A2601/tia_inst/aud0/_n0095_inv)
     FDE:CE                    0.302          a2601Instance/ms_A2601/tia_inst/aud0/sr4_0
    ----------------------------------------
    Total                      8.656ns (1.824ns logic, 6.832ns route)
                                       (21.1% logic, 78.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLOCK_50_i'
  Clock period: 20.216ns (frequency: 49.466MHz)
  Total number of paths / destination ports: 1219040 / 1388
-------------------------------------------------------------------------
Delay:               17.579ns (Levels of Logic = 5)
  Source:            MyCtrlModule/myrom/Mram_ram2 (RAM)
  Destination:       MyCtrlModule/zpu/memAWrite_31 (FF)
  Source Clock:      CLOCK_50_i rising 1.1X
  Destination Clock: CLOCK_50_i rising 1.1X

  Data Path: MyCtrlModule/myrom/Mram_ram2 to MyCtrlModule/zpu/memAWrite_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKA->DOA1   16   2.100   1.181  MyCtrlModule/myrom/Mram_ram2 (MyCtrlModule/zpu_from_rom_memARead<5>)
     DSP48A1:A5->P47      18   5.220   1.234  MyCtrlModule/zpu/Mmult_n0372 (MyCtrlModule/zpu/Mmult_n0372_P47_to_Mmult_n03721)
     DSP48A1:C30->PCOUT47    1   3.149   0.000  MyCtrlModule/zpu/Mmult_n03721 (MyCtrlModule/zpu/Mmult_n03721_PCOUT_to_Mmult_n03722_PCIN_47)
     DSP48A1:PCIN47->P14    1   2.645   0.790  MyCtrlModule/zpu/Mmult_n03722 (MyCtrlModule/zpu/n0372<31>)
     LUT6:I4->O            1   0.250   0.682  MyCtrlModule/zpu/Mmux_state[4]_X_16_o_wide_mux_221_OUT1309 (MyCtrlModule/zpu/Mmux_state[4]_X_16_o_wide_mux_221_OUT1308)
     LUT2:I1->O            1   0.254   0.000  MyCtrlModule/zpu/Mmux_state[4]_X_16_o_wide_mux_221_OUT13010 (MyCtrlModule/zpu/state[4]_X_16_o_wide_mux_221_OUT<31>)
     FD:D                      0.074          MyCtrlModule/zpu/memAWrite_31
    ----------------------------------------
    Total                     17.579ns (13.692ns logic, 3.887ns route)
                                       (77.9% logic, 22.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'pll_hdmi_instance/pll_base_inst/CLKOUT3'
  Clock period: 7.353ns (frequency: 136.006MHz)
  Total number of paths / destination ports: 1615 / 234
-------------------------------------------------------------------------
Delay:               7.353ns (Levels of Logic = 5)
  Source:            MyCtrlModule/myosd/charrom_addr_2 (FF)
  Destination:       MyCtrlModule/myosd/charrom/q (FF)
  Source Clock:      pll_hdmi_instance/pll_base_inst/CLKOUT3 rising
  Destination Clock: pll_hdmi_instance/pll_base_inst/CLKOUT3 rising

  Data Path: MyCtrlModule/myosd/charrom_addr_2 to MyCtrlModule/myosd/charrom/q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q            108   0.525   2.689  MyCtrlModule/myosd/charrom_addr_2 (MyCtrlModule/myosd/charrom_addr_2)
     LUT6:I0->O            1   0.254   0.958  MyCtrlModule/myosd_charrom/Mram_rom971 (MyCtrlModule/myosd_charrom/Mram_rom97)
     LUT6:I2->O            1   0.254   0.958  MyCtrlModule/myosd_charrom/Mram_rom1171_134 (MyCtrlModule/myosd_charrom/Mram_rom1171_134)
     LUT6:I2->O            1   0.254   0.958  MyCtrlModule/myosd_charrom/Mram_rom1171_81 (MyCtrlModule/myosd_charrom/Mram_rom1171_81)
     LUT6:I2->O            1   0.254   0.000  MyCtrlModule/myosd_charrom/Mram_rom1171_3 (MyCtrlModule/myosd_charrom/Mram_rom1171_3)
     MUXF7:I1->O           1   0.175   0.000  MyCtrlModule/myosd_charrom/Mram_rom1171_2_f7 (MyCtrlModule/myosd/charrom/_n0004)
     FD:D                      0.074          MyCtrlModule/myosd/charrom/q
    ----------------------------------------
    Total                      7.353ns (1.790ns logic, 5.563ns route)
                                       (24.3% logic, 75.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'a2601Instance/ms_A2601/tia_inst/phi1'
  Clock period: 13.976ns (frequency: 71.554MHz)
  Total number of paths / destination ports: 2033 / 228
-------------------------------------------------------------------------
Delay:               6.988ns (Levels of Logic = 5)
  Source:            a2601Instance/ms_A2601/riot_A6532/pb_ddr_1 (FF)
  Destination:       a2601Instance/ms_A2601/tia_inst/pf_gr_5 (FF)
  Source Clock:      a2601Instance/ms_A2601/tia_inst/phi1 rising
  Destination Clock: a2601Instance/ms_A2601/tia_inst/phi1 falling

  Data Path: a2601Instance/ms_A2601/riot_A6532/pb_ddr_1 to a2601Instance/ms_A2601/tia_inst/pf_gr_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.525   1.156  a2601Instance/ms_A2601/riot_A6532/pb_ddr_1 (a2601Instance/ms_A2601/riot_A6532/pb_ddr_1)
     LUT5:I0->O            1   0.254   0.790  a2601Instance/cpu_d<1>LogicTrst3 (a2601Instance/cpu_d<1>LogicTrst2)
     LUT6:I4->O            1   0.250   0.958  a2601Instance/cpu_d<1>LogicTrst4 (a2601Instance/cpu_d<1>LogicTrst3)
     LUT6:I2->O            1   0.254   0.682  a2601Instance/cpu_d<1>LogicTrst5 (a2601Instance/cpu_d<1>LogicTrst4)
     LUT6:I5->O           33   0.254   1.537  a2601Instance/cpu_d<1>LogicTrst6 (a2601Instance/cpu_d<1>)
     LUT4:I3->O            1   0.254   0.000  a2601Instance/ms_A2601/tia_inst/Mmux__n105651 (a2601Instance/ms_A2601/tia_inst/_n1056<13>)
     FDE_1:D                   0.074          a2601Instance/ms_A2601/tia_inst/pf_gr_13
    ----------------------------------------
    Total                      6.988ns (1.865ns logic, 5.123ns route)
                                       (26.7% logic, 73.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'a2601Instance/ms_A2601/tia_inst/phi0'
  Clock period: 22.323ns (frequency: 44.797MHz)
  Total number of paths / destination ports: 3332751 / 338
-------------------------------------------------------------------------
Delay:               22.323ns (Levels of Logic = 20)
  Source:            a2601Instance/ms_A2601/cpu_A6507/cpu/opcInfo_28 (FF)
  Destination:       a2601Instance/ms_A2601/cpu_A6507/cpu/S_7 (FF)
  Source Clock:      a2601Instance/ms_A2601/tia_inst/phi0 rising
  Destination Clock: a2601Instance/ms_A2601/tia_inst/phi0 rising

  Data Path: a2601Instance/ms_A2601/cpu_A6507/cpu/opcInfo_28 to a2601Instance/ms_A2601/cpu_A6507/cpu/S_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              8   0.525   1.220  a2601Instance/ms_A2601/cpu_A6507/cpu/opcInfo_28 (a2601Instance/ms_A2601/cpu_A6507/cpu/opcInfo_28)
     LUT4:I0->O            1   0.254   1.112  a2601Instance/ms_A2601/cpu_A6507/cpu/Mmux_PWR_66_o_PWR_66_o_mux_10_OUT3_SW0 (N193)
     LUT5:I0->O           14   0.254   1.355  a2601Instance/ms_A2601/cpu_A6507/cpu/Mmux_PWR_66_o_PWR_66_o_mux_10_OUT3 (a2601Instance/ms_A2601/cpu_A6507/cpu/PWR_66_o_PWR_66_o_mux_10_OUT<2>)
     LUT3:I0->O            1   0.235   0.790  a2601Instance/ms_A2601/cpu_A6507/cpu/Msub_GND_82_o_GND_82_o_sub_26_OUT<7:0>_cy<2>11_SW1 (N803)
     LUT6:I4->O            3   0.250   0.766  a2601Instance/ms_A2601/cpu_A6507/cpu/Msub_GND_82_o_GND_82_o_sub_26_OUT<7:0>_cy<2>11 (a2601Instance/ms_A2601/cpu_A6507/cpu/Msub_GND_82_o_GND_82_o_sub_26_OUT<7:0>_cy<2>11)
     LUT5:I4->O            5   0.254   1.069  a2601Instance/ms_A2601/cpu_A6507/cpu/Msub_GND_82_o_GND_82_o_sub_26_OUT<7:0>_cy<3>11 (a2601Instance/ms_A2601/cpu_A6507/cpu/Msub_GND_82_o_GND_82_o_sub_26_OUT<7:0>_cy<3>)
     LUT5:I2->O            1   0.235   0.958  a2601Instance/ms_A2601/cpu_A6507/cpu/Mmux_processAlu.rmwBits92 (a2601Instance/ms_A2601/cpu_A6507/cpu/Mmux_processAlu.rmwBits91)
     LUT5:I1->O            1   0.254   0.682  a2601Instance/ms_A2601/cpu_A6507/cpu/Mmux_processAlu.rmwBits93 (a2601Instance/ms_A2601/cpu_A6507/cpu/Mmux_processAlu.rmwBits92)
     LUT6:I5->O            1   0.254   0.682  a2601Instance/ms_A2601/cpu_A6507/cpu/Mmux_processAlu.rmwBits96_SW0 (N791)
     LUT6:I5->O            6   0.254   0.876  a2601Instance/ms_A2601/cpu_A6507/cpu/Mmux_processAlu.rmwBits96 (a2601Instance/ms_A2601/cpu_A6507/cpu/processAlu.rmwBits<4>)
     LUT2:I1->O            1   0.254   0.000  a2601Instance/ms_A2601/cpu_A6507/cpu/Madd_GND_82_o_GND_82_o_add_29_OUT_Madd_lut<4> (a2601Instance/ms_A2601/cpu_A6507/cpu/Madd_GND_82_o_GND_82_o_add_29_OUT_Madd_lut<4>)
     MUXCY:S->O            1   0.215   0.000  a2601Instance/ms_A2601/cpu_A6507/cpu/Madd_GND_82_o_GND_82_o_add_29_OUT_Madd_cy<4> (a2601Instance/ms_A2601/cpu_A6507/cpu/Madd_GND_82_o_GND_82_o_add_29_OUT_Madd_cy<4>)
     XORCY:CI->O           3   0.206   1.042  a2601Instance/ms_A2601/cpu_A6507/cpu/Madd_GND_82_o_GND_82_o_add_29_OUT_Madd_xor<5> (a2601Instance/ms_A2601/cpu_A6507/cpu/GND_82_o_GND_82_o_add_29_OUT<5>)
     LUT6:I2->O            1   0.254   0.682  a2601Instance/ms_A2601/cpu_A6507/cpu/Mmux_opcInfo[38]_opcInfo[34]_wide_mux_42_OUT61 (a2601Instance/ms_A2601/cpu_A6507/cpu/Mmux_opcInfo[38]_opcInfo[34]_wide_mux_42_OUT6)
     LUT6:I5->O           10   0.254   1.284  a2601Instance/ms_A2601/cpu_A6507/cpu/Mmux_opcInfo[38]_opcInfo[34]_wide_mux_42_OUT62 (a2601Instance/ms_A2601/cpu_A6507/cpu/Madd_opcInfo[38]_GND_82_o_add_47_OUT_lut<1>)
     LUT6:I2->O            1   0.254   0.910  a2601Instance/ms_A2601/cpu_A6507/cpu/opcInfo[38]_INV_275_o43 (a2601Instance/ms_A2601/cpu_A6507/cpu/opcInfo[38]_INV_275_o43)
     LUT6:I3->O            6   0.235   0.876  a2601Instance/ms_A2601/cpu_A6507/cpu/opcInfo[38]_INV_275_o44 (a2601Instance/ms_A2601/cpu_A6507/cpu/opcInfo[38]_INV_275_o_mmx_out4)
     LUT4:I3->O            2   0.254   1.002  a2601Instance/ms_A2601/cpu_A6507/cpu/Mmux_S[7]_S[7]_mux_151_OUT12831 (a2601Instance/ms_A2601/cpu_A6507/cpu/Mmux_S[7]_S[7]_mux_151_OUT1283)
     LUT6:I2->O            1   0.254   0.682  a2601Instance/ms_A2601/cpu_A6507/cpu/Mmux_S[7]_S[7]_mux_151_OUT1281 (a2601Instance/ms_A2601/cpu_A6507/cpu/Mmux_S[7]_S[7]_mux_151_OUT128)
     LUT6:I5->O            4   0.254   0.804  a2601Instance/ms_A2601/cpu_A6507/cpu/Mmux_S[7]_S[7]_mux_151_OUT1282 (a2601Instance/ms_A2601/cpu_A6507/cpu/processAlu.nineBits<7>)
     LUT6:I5->O            1   0.254   0.000  a2601Instance/ms_A2601/cpu_A6507/cpu/Mmux_S[7]_S[7]_mux_151_OUT24 (a2601Instance/ms_A2601/cpu_A6507/cpu/S[7]_S[7]_mux_151_OUT<7>)
     FDE:D                     0.074          a2601Instance/ms_A2601/cpu_A6507/cpu/S_7
    ----------------------------------------
    Total                     22.323ns (5.531ns logic, 16.792ns route)
                                       (24.8% logic, 75.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'pll_hdmi_instance/pll_base_inst/CLKOUT1'
  Clock period: 2.912ns (frequency: 343.449MHz)
  Total number of paths / destination ports: 72 / 45
-------------------------------------------------------------------------
Delay:               2.912ns (Levels of Logic = 1)
  Source:            hdmio/mod5_2 (FF)
  Destination:       hdmio/shift_b_9 (FF)
  Source Clock:      pll_hdmi_instance/pll_base_inst/CLKOUT1 rising
  Destination Clock: pll_hdmi_instance/pll_base_inst/CLKOUT1 rising

  Data Path: hdmio/mod5_2 to hdmio/shift_b_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             37   0.525   2.059  hdmio/mod5_2 (hdmio/mod5_2)
     LUT6:I0->O            1   0.254   0.000  hdmio/Mmux_GND_8_o_blue_i[9]_mux_4_OUT1 (hdmio/GND_8_o_blue_i[9]_mux_4_OUT<0>)
     FD:D                      0.074          hdmio/shift_b_0
    ----------------------------------------
    Total                      2.912ns (0.853ns logic, 2.059ns route)
                                       (29.3% logic, 70.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pll_hdmi_instance/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 59 / 23
-------------------------------------------------------------------------
Offset:              3.030ns (Levels of Logic = 2)
  Source:            joy1_p1_i (PAD)
  Destination:       numpad_0_0 (FF)
  Destination Clock: pll_hdmi_instance/pll_base_inst/CLKOUT0 rising

  Data Path: joy1_p1_i to numpad_0_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   1.328   1.374  joy1_p1_i_IBUF (joy1_p1_i_IBUF)
     LUT4:I0->O            1   0.254   0.000  Mram_joy1_p1_i_PWR_5_o_wide_mux_3_OUT31 (Mram_joy1_p1_i_PWR_5_o_wide_mux_3_OUT3)
     FDE:D                     0.074          numpad_0_3
    ----------------------------------------
    Total                      3.030ns (1.656ns logic, 1.374ns route)
                                       (54.7% logic, 45.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLOCK_50_i'
  Total number of paths / destination ports: 31 / 31
-------------------------------------------------------------------------
Offset:              3.383ns (Levels of Logic = 2)
  Source:            cart_data_i<0> (PAD)
  Destination:       Mram_debug_mem5 (RAM)
  Destination Clock: CLOCK_50_i rising 1.1X

  Data Path: cart_data_i<0> to Mram_debug_mem5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.682  cart_data_i_0_IBUF (cart_data_i_0_IBUF)
     LUT3:I2->O            2   0.254   0.725  Mmux_a2600_romdata11 (a2600_romdata<0>)
     RAM32M:DIA0               0.394          Mram_debug_mem5
    ----------------------------------------
    Total                      3.383ns (1.976ns logic, 1.407ns route)
                                       (58.4% logic, 41.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'a2601Instance/ms_A2601/tia_inst/phi1'
  Total number of paths / destination ports: 211 / 183
-------------------------------------------------------------------------
Offset:              6.596ns (Levels of Logic = 7)
  Source:            cart_data_i<6> (PAD)
  Destination:       a2601Instance/ms_A2601/riot_A6532/timer_7 (FF)
  Destination Clock: a2601Instance/ms_A2601/tia_inst/phi1 rising

  Data Path: cart_data_i<6> to a2601Instance/ms_A2601/riot_A6532/timer_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.682  cart_data_i_6_IBUF (cart_data_i_6_IBUF)
     LUT3:I2->O            2   0.254   0.834  Mmux_a2600_romdata71 (a2600_romdata<6>)
     LUT6:I4->O            2   0.250   0.954  a2601Instance/cpu_d<6>LogicTrst1 (a2601Instance/cpu_d<6>LogicTrst)
     LUT6:I3->O           21   0.235   1.310  a2601Instance/cpu_d<6>LogicTrst13 (a2601Instance/cpu_d<6>)
     LUT3:I2->O            1   0.254   0.000  a2601Instance/ms_A2601/riot_A6532/Maccum_timer_lut<6> (a2601Instance/ms_A2601/riot_A6532/Maccum_timer_lut<6>)
     MUXCY:S->O            0   0.215   0.000  a2601Instance/ms_A2601/riot_A6532/Maccum_timer_cy<6> (a2601Instance/ms_A2601/riot_A6532/Maccum_timer_cy<6>)
     XORCY:CI->O           1   0.206   0.000  a2601Instance/ms_A2601/riot_A6532/Maccum_timer_xor<7> (a2601Instance/ms_A2601/Result<7>)
     FDE:D                     0.074          a2601Instance/ms_A2601/riot_A6532/timer_7
    ----------------------------------------
    Total                      6.596ns (2.816ns logic, 3.780ns route)
                                       (42.7% logic, 57.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'a2601Instance/ms_A2601/tia_inst/phi0'
  Total number of paths / destination ports: 514 / 81
-------------------------------------------------------------------------
Offset:              10.071ns (Levels of Logic = 8)
  Source:            cart_data_i<6> (PAD)
  Destination:       a2601Instance/ms_A2601/cpu_A6507/cpu/opcInfo_35 (FF)
  Destination Clock: a2601Instance/ms_A2601/tia_inst/phi0 rising

  Data Path: cart_data_i<6> to a2601Instance/ms_A2601/cpu_A6507/cpu/opcInfo_35
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.682  cart_data_i_6_IBUF (cart_data_i_6_IBUF)
     LUT3:I2->O            2   0.254   0.834  Mmux_a2600_romdata71 (a2600_romdata<6>)
     LUT6:I4->O            2   0.250   0.954  a2601Instance/cpu_d<6>LogicTrst1 (a2601Instance/cpu_d<6>LogicTrst)
     LUT6:I3->O           21   0.235   1.418  a2601Instance/cpu_d<6>LogicTrst13 (a2601Instance/cpu_d<6>)
     LUT3:I1->O           56   0.250   2.323  a2601Instance/ms_A2601/cpu_A6507/cpu/Mmux_calcNextOpcode.myNextOpcode71 (a2601Instance/ms_A2601/cpu_A6507/cpu/calcNextOpcode.myNextOpcode<6>)
     LUT6:I0->O            1   0.254   0.000  a2601Instance/ms_A2601_cpu_A6507/cpu/Mram_nextOpcInfo181 (a2601Instance/ms_A2601_cpu_A6507/cpu/Mram_nextOpcInfo181)
     MUXF7:I1->O           1   0.175   0.790  a2601Instance/ms_A2601_cpu_A6507/cpu/Mram_nextOpcInfo18_f7 (a2601Instance/ms_A2601_cpu_A6507/cpu/Mram_nextOpcInfo18_f7)
     LUT3:I1->O            1   0.250   0.000  a2601Instance/ms_A2601_cpu_A6507/cpu/Mram_nextOpcInfo18_f8 (a2601Instance/ms_A2601/cpu_A6507/cpu/nextOpcInfo<35>)
     FDE:D                     0.074          a2601Instance/ms_A2601/cpu_A6507/cpu/opcInfo_35
    ----------------------------------------
    Total                     10.071ns (3.070ns logic, 7.001ns route)
                                       (30.5% logic, 69.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'pll_hdmi_instance/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 62 / 18
-------------------------------------------------------------------------
Offset:              8.184ns (Levels of Logic = 3)
  Source:            vga_timing_gen/hcnt_4 (FF)
  Destination:       vga_hsync_n_o (PAD)
  Source Clock:      pll_hdmi_instance/pll_base_inst/CLKOUT0 rising

  Data Path: vga_timing_gen/hcnt_4 to vga_hsync_n_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.525   1.220  vga_timing_gen/hcnt_4 (vga_timing_gen/hcnt_4)
     LUT4:I0->O            1   0.254   0.790  vga_timing_gen/O_HSYNC_SW0 (N243)
     LUT6:I4->O          108   0.250   2.233  vga_timing_gen/O_HSYNC (vga_hsync_n_o_OBUF)
     OBUF:I->O                 2.912          vga_hsync_n_o_OBUF (vga_hsync_n_o)
    ----------------------------------------
    Total                      8.184ns (3.941ns logic, 4.243ns route)
                                       (48.2% logic, 51.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLOCK_50_i'
  Total number of paths / destination ports: 82 / 62
-------------------------------------------------------------------------
Offset:              7.343ns (Levels of Logic = 3)
  Source:            MyCtrlModule/myosd/osd_enable (FF)
  Destination:       vga_r_o<2> (PAD)
  Source Clock:      CLOCK_50_i rising 1.1X

  Data Path: MyCtrlModule/myosd/osd_enable to vga_r_o<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.525   0.912  MyCtrlModule/myosd/osd_enable (MyCtrlModule/myosd/osd_enable)
     LUT3:I1->O           21   0.250   1.765  MyCtrlModule/myosd/window1 (osd_window)
     LUT6:I0->O            2   0.254   0.725  overlay/Mmux_red_out71 (vga_r_o_2_OBUF)
     OBUF:I->O                 2.912          vga_r_o_2_OBUF (vga_r_o<2>)
    ----------------------------------------
    Total                      7.343ns (3.941ns logic, 3.402ns route)
                                       (53.7% logic, 46.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'pll_hdmi_instance/pll_base_inst/CLKOUT3'
  Total number of paths / destination ports: 74 / 12
-------------------------------------------------------------------------
Offset:              7.963ns (Levels of Logic = 4)
  Source:            MyCtrlModule/myosd/ypixelpos_10 (FF)
  Destination:       vga_r_o<3> (PAD)
  Source Clock:      pll_hdmi_instance/pll_base_inst/CLKOUT3 rising

  Data Path: MyCtrlModule/myosd/ypixelpos_10 to vga_r_o<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.525   1.042  MyCtrlModule/myosd/ypixelpos_10 (MyCtrlModule/myosd/ypixelpos_10)
     LUT4:I0->O            2   0.254   1.156  MyCtrlModule/myosd/pixel11 (MyCtrlModule/myosd/pixel1)
     LUT5:I0->O            5   0.254   0.841  MyCtrlModule/myosd/pixel2 (osd_pixel)
     LUT6:I5->O            2   0.254   0.725  overlay/Mmux_red_out71 (vga_r_o_2_OBUF)
     OBUF:I->O                 2.912          vga_r_o_2_OBUF (vga_r_o<2>)
    ----------------------------------------
    Total                      7.963ns (4.199ns logic, 3.764ns route)
                                       (52.7% logic, 47.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'a2601Instance/ms_A2601/tia_inst/phi0'
  Total number of paths / destination ports: 13 / 13
-------------------------------------------------------------------------
Offset:              6.609ns (Levels of Logic = 2)
  Source:            a2601Instance/ms_A2601/cpu_A6507/cpu/myAddr_1 (FF)
  Destination:       cart_addr_o<1> (PAD)
  Source Clock:      a2601Instance/ms_A2601/tia_inst/phi0 rising

  Data Path: a2601Instance/ms_A2601/cpu_A6507/cpu/myAddr_1 to cart_addr_o<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q            109   0.525   2.237  a2601Instance/ms_A2601/cpu_A6507/cpu/myAddr_1 (a2601Instance/ms_A2601/cpu_A6507/cpu/myAddr_1)
     LUT2:I1->O            1   0.254   0.681  Mmux_cart_addr_o51 (cart_addr_o_1_OBUF)
     OBUF:I->O                 2.912          cart_addr_o_1_OBUF (cart_addr_o<1>)
    ----------------------------------------
    Total                      6.609ns (3.691ns logic, 2.918ns route)
                                       (55.9% logic, 44.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLOCK_50_i
----------------------------------------------+---------+---------+---------+---------+
                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------+---------+---------+---------+---------+
CLOCK_50_i                                    |   17.579|         |         |         |
a2601Instance/ms_A2601/tia_inst/phi0          |    8.493|         |         |         |
a2601Instance/ms_A2601/tia_inst/phi1          |         |    5.130|         |         |
a2601Instance/ms_A2601/tia_inst/vid_clk_dvdr_3|    5.653|         |         |         |
host_reset_n_host_debug_arm_AND_1927_o        |         |    4.043|         |         |
pll_hdmi_instance/pll_base_inst/CLKOUT0       |    5.006|         |         |         |
pll_hdmi_instance/pll_base_inst/CLKOUT3       |    4.595|         |         |         |
----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock a2601Instance/ms_A2601/tia_inst/phi0
----------------------------------------------+---------+---------+---------+---------+
                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------+---------+---------+---------+---------+
CLOCK_50_i                                    |   16.909|         |         |         |
a2601Instance/ms_A2601/tia_inst/phi0          |   22.323|         |         |         |
a2601Instance/ms_A2601/tia_inst/phi1          |   10.802|   10.168|         |         |
a2601Instance/ms_A2601/tia_inst/vid_clk_dvdr_3|   11.035|         |         |         |
pll_hdmi_instance/pll_base_inst/CLKOUT0       |    1.324|         |         |         |
----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock a2601Instance/ms_A2601/tia_inst/phi1
----------------------------------------------+---------+---------+---------+---------+
                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------+---------+---------+---------+---------+
CLOCK_50_i                                    |   13.434|         |   13.117|         |
a2601Instance/ms_A2601/tia_inst/phi0          |   11.823|         |   11.506|         |
a2601Instance/ms_A2601/tia_inst/phi1          |    7.741|    6.918|    6.988|         |
a2601Instance/ms_A2601/tia_inst/vid_clk_dvdr_3|    7.560|         |    7.243|         |
----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock a2601Instance/ms_A2601/tia_inst/vid_clk_dvdr_3
----------------------------------------------+---------+---------+---------+---------+
                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------+---------+---------+---------+---------+
a2601Instance/ms_A2601/tia_inst/phi0          |    6.987|         |         |         |
a2601Instance/ms_A2601/tia_inst/phi1          |         |    7.736|         |         |
a2601Instance/ms_A2601/tia_inst/vid_clk_dvdr_3|    8.656|         |         |         |
----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock host_reset_n_host_debug_arm_AND_1927_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_50_i     |         |         |    3.061|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock pll_hdmi_instance/pll_base_inst/CLKOUT0
----------------------------------------------+---------+---------+---------+---------+
                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------+---------+---------+---------+---------+
CLOCK_50_i                                    |    4.288|         |         |         |
a2601Instance/ms_A2601/tia_inst/phi1          |         |    5.363|         |         |
a2601Instance/ms_A2601/tia_inst/vid_clk_dvdr_3|    9.072|         |         |         |
pll_hdmi_instance/pll_base_inst/CLKOUT0       |   88.122|         |         |         |
pll_hdmi_instance/pll_base_inst/CLKOUT3       |    4.326|         |         |         |
----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock pll_hdmi_instance/pll_base_inst/CLKOUT1
---------------------------------------+---------+---------+---------+---------+
                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------+---------+---------+---------+---------+
pll_hdmi_instance/pll_base_inst/CLKOUT0|    4.195|         |         |         |
pll_hdmi_instance/pll_base_inst/CLKOUT1|    2.912|         |         |         |
---------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock pll_hdmi_instance/pll_base_inst/CLKOUT2
---------------------------------------+---------+---------+---------+---------+
                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------+---------+---------+---------+---------+
pll_hdmi_instance/pll_base_inst/CLKOUT1|    1.250|         |         |         |
---------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock pll_hdmi_instance/pll_base_inst/CLKOUT3
---------------------------------------+---------+---------+---------+---------+
                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------+---------+---------+---------+---------+
CLOCK_50_i                             |    4.427|         |         |         |
pll_hdmi_instance/pll_base_inst/CLKOUT0|    7.216|         |         |         |
pll_hdmi_instance/pll_base_inst/CLKOUT3|    7.353|         |         |         |
---------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 111.00 secs
Total CPU time to Xst completion: 101.51 secs
 
--> 


Total memory usage is 600256 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  504 (   0 filtered)
Number of infos    :  148 (   0 filtered)

