// Seed: 1903752086
module module_0 (
    output supply0 id_0,
    output tri1 id_1
);
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    output tri1 id_2
    , id_6,
    input wor id_3,
    input tri1 id_4
);
  wire id_7;
  nor primCall (id_1, id_4, id_0, id_3, id_7);
  module_0 modCall_1 (
      id_1,
      id_1
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  integer id_11;
endmodule
module module_3 #(
    parameter id_3 = 32'd19,
    parameter id_5 = 32'd15
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  module_2 modCall_1 (
      id_12,
      id_7,
      id_7,
      id_7,
      id_7,
      id_12,
      id_12,
      id_12,
      id_13,
      id_6
  );
  input wire id_6;
  inout wire _id_5;
  output wire id_4;
  inout wire _id_3;
  input wire id_2;
  output wire id_1;
  parameter [~  id_5 : id_3] id_14 = 'd0;
endmodule
