

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Mon Aug 10 15:34:07 2015

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        matrixmul_prj
* Solution:       solution6
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  13.33|     11.13|        1.67|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    6|    6|    5|    5| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      9|       0|       0|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|     18|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      47|
|Register         |        -|      -|     503|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     27|     503|      47|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      4|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-----------------------------------------+-------------------------------------+---------+-------+---+----+
    |                 Instance                |                Module               | BRAM_18K| DSP48E| FF| LUT|
    +-----------------------------------------+-------------------------------------+---------+-------+---+----+
    |matrixmul_mac_muladd_8s_8s_16s_16_1_U0   |matrixmul_mac_muladd_8s_8s_16s_16_1  |        0|      1|  0|   0|
    |matrixmul_mac_muladd_8s_8s_16s_16_1_U1   |matrixmul_mac_muladd_8s_8s_16s_16_1  |        0|      1|  0|   0|
    |matrixmul_mac_muladd_8s_8s_16s_16_1_U2   |matrixmul_mac_muladd_8s_8s_16s_16_1  |        0|      1|  0|   0|
    |matrixmul_mac_muladd_8s_8s_16s_16_1_U3   |matrixmul_mac_muladd_8s_8s_16s_16_1  |        0|      1|  0|   0|
    |matrixmul_mac_muladd_8s_8s_16s_16_1_U4   |matrixmul_mac_muladd_8s_8s_16s_16_1  |        0|      1|  0|   0|
    |matrixmul_mac_muladd_8s_8s_16s_16_1_U5   |matrixmul_mac_muladd_8s_8s_16s_16_1  |        0|      1|  0|   0|
    |matrixmul_mac_muladd_8s_8s_16s_16_1_U6   |matrixmul_mac_muladd_8s_8s_16s_16_1  |        0|      1|  0|   0|
    |matrixmul_mac_muladd_8s_8s_16s_16_1_U7   |matrixmul_mac_muladd_8s_8s_16s_16_1  |        0|      1|  0|   0|
    |matrixmul_mac_muladd_8s_8s_16s_16_1_U8   |matrixmul_mac_muladd_8s_8s_16s_16_1  |        0|      1|  0|   0|
    |matrixmul_mac_muladd_8s_8s_16s_16_1_U9   |matrixmul_mac_muladd_8s_8s_16s_16_1  |        0|      1|  0|   0|
    |matrixmul_mac_muladd_8s_8s_16s_16_1_U10  |matrixmul_mac_muladd_8s_8s_16s_16_1  |        0|      1|  0|   0|
    |matrixmul_mac_muladd_8s_8s_16s_16_1_U11  |matrixmul_mac_muladd_8s_8s_16s_16_1  |        0|      1|  0|   0|
    |matrixmul_mac_muladd_8s_8s_16s_16_1_U12  |matrixmul_mac_muladd_8s_8s_16s_16_1  |        0|      1|  0|   0|
    |matrixmul_mac_muladd_8s_8s_16s_16_1_U13  |matrixmul_mac_muladd_8s_8s_16s_16_1  |        0|      1|  0|   0|
    |matrixmul_mac_muladd_8s_8s_16s_16_1_U14  |matrixmul_mac_muladd_8s_8s_16s_16_1  |        0|      1|  0|   0|
    |matrixmul_mac_muladd_8s_8s_16s_16_1_U15  |matrixmul_mac_muladd_8s_8s_16s_16_1  |        0|      1|  0|   0|
    |matrixmul_mac_muladd_8s_8s_16s_16_1_U16  |matrixmul_mac_muladd_8s_8s_16s_16_1  |        0|      1|  0|   0|
    |matrixmul_mac_muladd_8s_8s_16s_16_1_U17  |matrixmul_mac_muladd_8s_8s_16s_16_1  |        0|      1|  0|   0|
    +-----------------------------------------+-------------------------------------+---------+-------+---+----+
    |Total                                    |                                     |        0|     18|  0|   0|
    +-----------------------------------------+-------------------------------------+---------+-------+---+----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------+----------+-------+---+----+------------+------------+
    | Variable Name | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------+----------+-------+---+----+------------+------------+
    |grp_fu_426_p2  |     *    |      1|  0|   0|           8|           8|
    |grp_fu_441_p2  |     *    |      1|  0|   0|           8|           8|
    |grp_fu_453_p2  |     *    |      1|  0|   0|           8|           8|
    |grp_fu_493_p2  |     *    |      1|  0|   0|           8|           8|
    |grp_fu_499_p2  |     *    |      1|  0|   0|           8|           8|
    |grp_fu_506_p2  |     *    |      1|  0|   0|           8|           8|
    |grp_fu_520_p2  |     *    |      1|  0|   0|           8|           8|
    |grp_fu_534_p2  |     *    |      1|  0|   0|           8|           8|
    |grp_fu_542_p2  |     *    |      1|  0|   0|           8|           8|
    +---------------+----------+-------+---+----+------------+------------+
    |Total          |          |      9|  0|   0|          72|          72|
    +---------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |a_address0             |   2|          3|    2|          6|
    |ap_NS_fsm              |   1|          6|    1|          6|
    |ap_reg_ppiten_pp0_it0  |   1|          2|    1|          2|
    |ap_reg_ppiten_pp0_it1  |   1|          2|    1|          2|
    |b_address0             |   2|          3|    2|          6|
    |res_address0           |   4|          6|    4|         24|
    |res_address1           |   4|          5|    4|         20|
    |res_d0                 |  16|          6|   16|         96|
    |res_d1                 |  16|          5|   16|         80|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  47|         38|   47|        242|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |   5|   0|    5|          0|
    |ap_reg_ppiten_pp0_it0_preg  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1       |   1|   0|    1|          0|
    |reg_244                     |   8|   0|    8|          0|
    |reg_248                     |   8|   0|    8|          0|
    |tmp1_reg_614                |  16|   0|   16|          0|
    |tmp2_reg_673                |  16|   0|   16|          0|
    |tmp3_reg_690                |  16|   0|   16|          0|
    |tmp4_reg_717                |  16|   0|   16|          0|
    |tmp5_reg_722                |  16|   0|   16|          0|
    |tmp6_reg_737                |  16|   0|   16|          0|
    |tmp7_reg_742                |  16|   0|   16|          0|
    |tmp8_reg_752                |  16|   0|   16|          0|
    |tmp_13_reg_629              |   8|   0|    8|          0|
    |tmp_14_reg_634              |   8|   0|    8|          0|
    |tmp_17_reg_700              |   8|   0|    8|          0|
    |tmp_19_reg_624              |   8|   0|    8|          0|
    |tmp_20_reg_695              |   8|   0|    8|          0|
    |tmp_2_reg_603               |   8|   0|    8|          0|
    |tmp_3_reg_570               |  16|   0|   16|          0|
    |tmp_5_0_0_1_reg_644         |  16|   0|   16|          0|
    |tmp_5_0_0_2_reg_581         |  16|   0|   16|          0|
    |tmp_5_1_0_1_reg_711         |  16|   0|   16|          0|
    |tmp_5_1_0_2_reg_684         |  16|   0|   16|          0|
    |tmp_5_1_reg_678             |  16|   0|   16|          0|
    |tmp_5_2_0_1_reg_747         |  16|   0|   16|          0|
    |tmp_5_2_0_2_reg_732         |  16|   0|   16|          0|
    |tmp_5_2_reg_727             |  16|   0|   16|          0|
    |tmp_6_0_0_1_reg_649         |  16|   0|   16|          0|
    |tmp_6_0_0_2_reg_586         |  16|   0|   16|          0|
    |tmp_6_0_1_1_reg_655         |  16|   0|   16|          0|
    |tmp_6_0_1_2_reg_608         |  16|   0|   16|          0|
    |tmp_6_0_1_reg_597           |  16|   0|   16|          0|
    |tmp_6_0_2_1_reg_705         |  16|   0|   16|          0|
    |tmp_6_0_2_2_reg_667         |  16|   0|   16|          0|
    |tmp_6_0_2_reg_661           |  16|   0|   16|          0|
    |tmp_8_reg_575               |  16|   0|   16|          0|
    |tmp_reg_592                 |  16|   0|   16|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 503|   0|  503|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|a_address0    | out |    2|  ap_memory |       a      |     array    |
|a_ce0         | out |    1|  ap_memory |       a      |     array    |
|a_q0          |  in |   24|  ap_memory |       a      |     array    |
|a_address1    | out |    2|  ap_memory |       a      |     array    |
|a_ce1         | out |    1|  ap_memory |       a      |     array    |
|a_q1          |  in |   24|  ap_memory |       a      |     array    |
|b_address0    | out |    2|  ap_memory |       b      |     array    |
|b_ce0         | out |    1|  ap_memory |       b      |     array    |
|b_q0          |  in |   24|  ap_memory |       b      |     array    |
|b_address1    | out |    2|  ap_memory |       b      |     array    |
|b_ce1         | out |    1|  ap_memory |       b      |     array    |
|b_q1          |  in |   24|  ap_memory |       b      |     array    |
|res_address0  | out |    4|  ap_memory |      res     |     array    |
|res_ce0       | out |    1|  ap_memory |      res     |     array    |
|res_we0       | out |    1|  ap_memory |      res     |     array    |
|res_d0        | out |   16|  ap_memory |      res     |     array    |
|res_address1  | out |    4|  ap_memory |      res     |     array    |
|res_ce1       | out |    1|  ap_memory |      res     |     array    |
|res_we1       | out |    1|  ap_memory |      res     |     array    |
|res_d1        | out |   16|  ap_memory |      res     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 1
  Pipeline-0: II = 5, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: a_addr [1/1] 0.00ns
:6  %a_addr = getelementptr [3 x i24]* %a, i64 0, i64 0

ST_1: a_load [2/2] 2.39ns
:7  %a_load = load i24* %a_addr, align 4

ST_1: b_addr [1/1] 0.00ns
:10  %b_addr = getelementptr [3 x i24]* %b, i64 0, i64 0

ST_1: b_load [2/2] 2.39ns
:11  %b_load = load i24* %b_addr, align 4

ST_1: b_addr_1 [1/1] 0.00ns
:29  %b_addr_1 = getelementptr [3 x i24]* %b, i64 0, i64 1

ST_1: b_load_1 [2/2] 2.39ns
:30  %b_load_1 = load i24* %b_addr_1, align 4

ST_1: a_addr_1 [1/1] 0.00ns
:59  %a_addr_1 = getelementptr [3 x i24]* %a, i64 0, i64 1

ST_1: a_load_1 [2/2] 2.39ns
:60  %a_load_1 = load i24* %a_addr_1, align 4


 <State 2>: 11.13ns
ST_2: a_load [1/2] 2.39ns
:7  %a_load = load i24* %a_addr, align 4

ST_2: tmp_1 [1/1] 0.00ns
:8  %tmp_1 = trunc i24 %a_load to i8

ST_2: tmp_3 [1/1] 0.00ns
:9  %tmp_3 = sext i8 %tmp_1 to i16

ST_2: b_load [1/2] 2.39ns
:11  %b_load = load i24* %b_addr, align 4

ST_2: tmp_4 [1/1] 0.00ns
:12  %tmp_4 = trunc i24 %b_load to i8

ST_2: tmp_8 [1/1] 0.00ns
:13  %tmp_8 = sext i8 %tmp_4 to i16

ST_2: tmp_12 [1/1] 2.84ns
:14  %tmp_12 = mul i16 %tmp_8, %tmp_3

ST_2: tmp_6 [1/1] 0.00ns
:15  %tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %a_load, i32 8, i32 15)

ST_2: tmp_7 [1/1] 0.00ns
:17  %tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %b_load, i32 8, i32 15)

ST_2: tmp_9 [1/1] 0.00ns
:20  %tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %a_load, i32 16, i32 23)

ST_2: tmp_5_0_0_2 [1/1] 0.00ns
:21  %tmp_5_0_0_2 = sext i8 %tmp_9 to i16

ST_2: tmp_s [1/1] 0.00ns
:22  %tmp_s = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %b_load, i32 16, i32 23)

ST_2: tmp_6_0_0_2 [1/1] 0.00ns
:23  %tmp_6_0_0_2 = sext i8 %tmp_s to i16

ST_2: tmp_7_0_0_2 [1/1] 5.79ns
:24  %tmp_7_0_0_2 = mul i16 %tmp_6_0_0_2, %tmp_5_0_0_2

ST_2: tmp [1/1] 2.95ns
:25  %tmp = add i16 %tmp_7_0_0_2, %tmp_12

ST_2: b_load_1 [1/2] 2.39ns
:30  %b_load_1 = load i24* %b_addr_1, align 4

ST_2: tmp_15 [1/1] 0.00ns
:31  %tmp_15 = trunc i24 %b_load_1 to i8

ST_2: tmp_6_0_1 [1/1] 0.00ns
:32  %tmp_6_0_1 = sext i8 %tmp_15 to i16

ST_2: tmp_7_0_1 [1/1] 2.84ns
:33  %tmp_7_0_1 = mul i16 %tmp_6_0_1, %tmp_3

ST_2: tmp_2 [1/1] 0.00ns
:34  %tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %b_load_1, i32 8, i32 15)

ST_2: tmp_5 [1/1] 0.00ns
:37  %tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %b_load_1, i32 16, i32 23)

ST_2: tmp_6_0_1_2 [1/1] 0.00ns
:38  %tmp_6_0_1_2 = sext i8 %tmp_5 to i16

ST_2: tmp_7_0_1_2 [1/1] 5.79ns
:39  %tmp_7_0_1_2 = mul i16 %tmp_6_0_1_2, %tmp_5_0_0_2

ST_2: tmp1 [1/1] 2.95ns
:40  %tmp1 = add i16 %tmp_7_0_1_2, %tmp_7_0_1

ST_2: b_addr_2 [1/1] 0.00ns
:44  %b_addr_2 = getelementptr [3 x i24]* %b, i64 0, i64 2

ST_2: b_load_2 [2/2] 2.39ns
:45  %b_load_2 = load i24* %b_addr_2, align 4

ST_2: a_load_1 [1/2] 2.39ns
:60  %a_load_1 = load i24* %a_addr_1, align 4

ST_2: tmp_19 [1/1] 0.00ns
:61  %tmp_19 = trunc i24 %a_load_1 to i8

ST_2: tmp_13 [1/1] 0.00ns
:64  %tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %a_load_1, i32 8, i32 15)

ST_2: tmp_14 [1/1] 0.00ns
:67  %tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %a_load_1, i32 16, i32 23)

ST_2: a_addr_2 [1/1] 0.00ns
:88  %a_addr_2 = getelementptr [3 x i24]* %a, i64 0, i64 2

ST_2: a_load_2 [2/2] 2.39ns
:89  %a_load_2 = load i24* %a_addr_2, align 4


 <State 3>: 11.13ns
ST_3: res_addr [1/1] 0.00ns
:5  %res_addr = getelementptr [9 x i16]* %res, i64 0, i64 0

ST_3: tmp_5_0_0_1 [1/1] 0.00ns
:16  %tmp_5_0_0_1 = sext i8 %tmp_6 to i16

ST_3: tmp_6_0_0_1 [1/1] 0.00ns
:18  %tmp_6_0_0_1 = sext i8 %tmp_7 to i16

ST_3: tmp_7_0_0_1 [1/1] 2.84ns
:19  %tmp_7_0_0_1 = mul i16 %tmp_6_0_0_1, %tmp_5_0_0_1

ST_3: tmp_8_0_0_2 [1/1] 2.95ns
:26  %tmp_8_0_0_2 = add i16 %tmp_7_0_0_1, %tmp

ST_3: stg_53 [1/1] 2.39ns
:27  store i16 %tmp_8_0_0_2, i16* %res_addr, align 2

ST_3: res_addr_1 [1/1] 0.00ns
:28  %res_addr_1 = getelementptr [9 x i16]* %res, i64 0, i64 1

ST_3: tmp_6_0_1_1 [1/1] 0.00ns
:35  %tmp_6_0_1_1 = sext i8 %tmp_2 to i16

ST_3: tmp_7_0_1_1 [1/1] 2.84ns
:36  %tmp_7_0_1_1 = mul i16 %tmp_6_0_1_1, %tmp_5_0_0_1

ST_3: tmp_8_0_1_2 [1/1] 2.95ns
:41  %tmp_8_0_1_2 = add i16 %tmp_7_0_1_1, %tmp1

ST_3: stg_58 [1/1] 2.39ns
:42  store i16 %tmp_8_0_1_2, i16* %res_addr_1, align 2

ST_3: b_load_2 [1/2] 2.39ns
:45  %b_load_2 = load i24* %b_addr_2, align 4

ST_3: tmp_18 [1/1] 0.00ns
:46  %tmp_18 = trunc i24 %b_load_2 to i8

ST_3: tmp_6_0_2 [1/1] 0.00ns
:47  %tmp_6_0_2 = sext i8 %tmp_18 to i16

ST_3: tmp_7_0_2 [1/1] 2.84ns
:48  %tmp_7_0_2 = mul i16 %tmp_6_0_2, %tmp_3

ST_3: tmp_10 [1/1] 0.00ns
:49  %tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %b_load_2, i32 8, i32 15)

ST_3: tmp_11 [1/1] 0.00ns
:52  %tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %b_load_2, i32 16, i32 23)

ST_3: tmp_6_0_2_2 [1/1] 0.00ns
:53  %tmp_6_0_2_2 = sext i8 %tmp_11 to i16

ST_3: tmp_7_0_2_2 [1/1] 5.79ns
:54  %tmp_7_0_2_2 = mul i16 %tmp_6_0_2_2, %tmp_5_0_0_2

ST_3: tmp2 [1/1] 2.95ns
:55  %tmp2 = add i16 %tmp_7_0_2_2, %tmp_7_0_2

ST_3: tmp_5_1 [1/1] 0.00ns
:62  %tmp_5_1 = sext i8 %tmp_19 to i16

ST_3: tmp_7_1 [1/1] 2.84ns
:63  %tmp_7_1 = mul i16 %tmp_8, %tmp_5_1

ST_3: tmp_5_1_0_2 [1/1] 0.00ns
:68  %tmp_5_1_0_2 = sext i8 %tmp_14 to i16

ST_3: tmp_7_1_0_2 [1/1] 5.79ns
:69  %tmp_7_1_0_2 = mul i16 %tmp_6_0_0_2, %tmp_5_1_0_2

ST_3: tmp3 [1/1] 2.95ns
:70  %tmp3 = add i16 %tmp_7_1_0_2, %tmp_7_1

ST_3: a_load_2 [1/2] 2.39ns
:89  %a_load_2 = load i24* %a_addr_2, align 4

ST_3: tmp_20 [1/1] 0.00ns
:90  %tmp_20 = trunc i24 %a_load_2 to i8

ST_3: tmp_16 [1/1] 0.00ns
:93  %tmp_16 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %a_load_2, i32 8, i32 15)

ST_3: tmp_17 [1/1] 0.00ns
:96  %tmp_17 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %a_load_2, i32 16, i32 23)


 <State 4>: 8.74ns
ST_4: res_addr_2 [1/1] 0.00ns
:43  %res_addr_2 = getelementptr [9 x i16]* %res, i64 0, i64 2

ST_4: tmp_6_0_2_1 [1/1] 0.00ns
:50  %tmp_6_0_2_1 = sext i8 %tmp_10 to i16

ST_4: tmp_7_0_2_1 [1/1] 2.84ns
:51  %tmp_7_0_2_1 = mul i16 %tmp_6_0_2_1, %tmp_5_0_0_1

ST_4: tmp_8_0_2_2 [1/1] 2.95ns
:56  %tmp_8_0_2_2 = add i16 %tmp_7_0_2_1, %tmp2

ST_4: stg_81 [1/1] 2.39ns
:57  store i16 %tmp_8_0_2_2, i16* %res_addr_2, align 2

ST_4: res_addr_3 [1/1] 0.00ns
:58  %res_addr_3 = getelementptr [9 x i16]* %res, i64 0, i64 3

ST_4: tmp_5_1_0_1 [1/1] 0.00ns
:65  %tmp_5_1_0_1 = sext i8 %tmp_13 to i16

ST_4: tmp_7_1_0_1 [1/1] 2.84ns
:66  %tmp_7_1_0_1 = mul i16 %tmp_6_0_0_1, %tmp_5_1_0_1

ST_4: tmp_8_1_0_2 [1/1] 2.95ns
:71  %tmp_8_1_0_2 = add i16 %tmp_7_1_0_1, %tmp3

ST_4: stg_86 [1/1] 2.39ns
:72  store i16 %tmp_8_1_0_2, i16* %res_addr_3, align 2

ST_4: tmp_7_1_1 [1/1] 2.84ns
:74  %tmp_7_1_1 = mul i16 %tmp_6_0_1, %tmp_5_1

ST_4: tmp_7_1_1_2 [1/1] 5.79ns
:76  %tmp_7_1_1_2 = mul i16 %tmp_6_0_1_2, %tmp_5_1_0_2

ST_4: tmp4 [1/1] 2.95ns
:77  %tmp4 = add i16 %tmp_7_1_1_2, %tmp_7_1_1

ST_4: tmp_7_1_2 [1/1] 2.84ns
:81  %tmp_7_1_2 = mul i16 %tmp_6_0_2, %tmp_5_1

ST_4: tmp_7_1_2_2 [1/1] 5.79ns
:83  %tmp_7_1_2_2 = mul i16 %tmp_6_0_2_2, %tmp_5_1_0_2

ST_4: tmp5 [1/1] 2.95ns
:84  %tmp5 = add i16 %tmp_7_1_2_2, %tmp_7_1_2


 <State 5>: 8.74ns
ST_5: res_addr_4 [1/1] 0.00ns
:73  %res_addr_4 = getelementptr [9 x i16]* %res, i64 0, i64 4

ST_5: tmp_7_1_1_1 [1/1] 2.84ns
:75  %tmp_7_1_1_1 = mul i16 %tmp_6_0_1_1, %tmp_5_1_0_1

ST_5: tmp_8_1_1_2 [1/1] 2.95ns
:78  %tmp_8_1_1_2 = add i16 %tmp_7_1_1_1, %tmp4

ST_5: stg_96 [1/1] 2.39ns
:79  store i16 %tmp_8_1_1_2, i16* %res_addr_4, align 2

ST_5: res_addr_5 [1/1] 0.00ns
:80  %res_addr_5 = getelementptr [9 x i16]* %res, i64 0, i64 5

ST_5: tmp_7_1_2_1 [1/1] 2.84ns
:82  %tmp_7_1_2_1 = mul i16 %tmp_6_0_2_1, %tmp_5_1_0_1

ST_5: tmp_8_1_2_2 [1/1] 2.95ns
:85  %tmp_8_1_2_2 = add i16 %tmp_7_1_2_1, %tmp5

ST_5: stg_100 [1/1] 2.39ns
:86  store i16 %tmp_8_1_2_2, i16* %res_addr_5, align 2

ST_5: tmp_5_2 [1/1] 0.00ns
:91  %tmp_5_2 = sext i8 %tmp_20 to i16

ST_5: tmp_7_2 [1/1] 2.84ns
:92  %tmp_7_2 = mul i16 %tmp_8, %tmp_5_2

ST_5: tmp_5_2_0_2 [1/1] 0.00ns
:97  %tmp_5_2_0_2 = sext i8 %tmp_17 to i16

ST_5: tmp_7_2_0_2 [1/1] 5.79ns
:98  %tmp_7_2_0_2 = mul i16 %tmp_6_0_0_2, %tmp_5_2_0_2

ST_5: tmp6 [1/1] 2.95ns
:99  %tmp6 = add i16 %tmp_7_2_0_2, %tmp_7_2

ST_5: tmp_7_2_1 [1/1] 2.84ns
:103  %tmp_7_2_1 = mul i16 %tmp_6_0_1, %tmp_5_2

ST_5: tmp_7_2_1_2 [1/1] 5.79ns
:105  %tmp_7_2_1_2 = mul i16 %tmp_6_0_1_2, %tmp_5_2_0_2

ST_5: tmp7 [1/1] 2.95ns
:106  %tmp7 = add i16 %tmp_7_2_1_2, %tmp_7_2_1


 <State 6>: 8.74ns
ST_6: res_addr_6 [1/1] 0.00ns
:87  %res_addr_6 = getelementptr [9 x i16]* %res, i64 0, i64 6

ST_6: tmp_5_2_0_1 [1/1] 0.00ns
:94  %tmp_5_2_0_1 = sext i8 %tmp_16 to i16

ST_6: tmp_7_2_0_1 [1/1] 2.84ns
:95  %tmp_7_2_0_1 = mul i16 %tmp_6_0_0_1, %tmp_5_2_0_1

ST_6: tmp_8_2_0_2 [1/1] 2.95ns
:100  %tmp_8_2_0_2 = add i16 %tmp_7_2_0_1, %tmp6

ST_6: stg_113 [1/1] 2.39ns
:101  store i16 %tmp_8_2_0_2, i16* %res_addr_6, align 2

ST_6: res_addr_7 [1/1] 0.00ns
:102  %res_addr_7 = getelementptr [9 x i16]* %res, i64 0, i64 7

ST_6: tmp_7_2_1_1 [1/1] 2.84ns
:104  %tmp_7_2_1_1 = mul i16 %tmp_6_0_1_1, %tmp_5_2_0_1

ST_6: tmp_8_2_1_2 [1/1] 2.95ns
:107  %tmp_8_2_1_2 = add i16 %tmp_7_2_1_1, %tmp7

ST_6: stg_117 [1/1] 2.39ns
:108  store i16 %tmp_8_2_1_2, i16* %res_addr_7, align 2

ST_6: tmp_7_2_2 [1/1] 2.84ns
:110  %tmp_7_2_2 = mul i16 %tmp_6_0_2, %tmp_5_2

ST_6: tmp_7_2_2_2 [1/1] 5.79ns
:112  %tmp_7_2_2_2 = mul i16 %tmp_6_0_2_2, %tmp_5_2_0_2

ST_6: tmp8 [1/1] 2.95ns
:113  %tmp8 = add i16 %tmp_7_2_2_2, %tmp_7_2_2


 <State 7>: 8.18ns
ST_7: stg_121 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([3 x i24]* %a), !map !0

ST_7: stg_122 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([3 x i24]* %b), !map !17

ST_7: stg_123 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([9 x i16]* %res), !map !30

ST_7: stg_124 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @matrixmul_str) nounwind

ST_7: stg_125 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_7: res_addr_8 [1/1] 0.00ns
:109  %res_addr_8 = getelementptr [9 x i16]* %res, i64 0, i64 8

ST_7: tmp_7_2_2_1 [1/1] 2.84ns
:111  %tmp_7_2_2_1 = mul i16 %tmp_6_0_2_1, %tmp_5_2_0_1

ST_7: tmp_8_2_2_2 [1/1] 2.95ns
:114  %tmp_8_2_2_2 = add i16 %tmp_7_2_2_1, %tmp8

ST_7: stg_129 [1/1] 2.39ns
:115  store i16 %tmp_8_2_2_2, i16* %res_addr_8, align 2

ST_7: stg_130 [1/1] 0.00ns
:116  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x707e247230; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x707e249360; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x707e248550; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a_addr      (getelementptr) [ 00100000]
b_addr      (getelementptr) [ 00100000]
b_addr_1    (getelementptr) [ 00100000]
a_addr_1    (getelementptr) [ 00100000]
a_load      (load         ) [ 00000000]
tmp_1       (trunc        ) [ 00000000]
tmp_3       (sext         ) [ 00010000]
b_load      (load         ) [ 00000000]
tmp_4       (trunc        ) [ 00000000]
tmp_8       (sext         ) [ 00011100]
tmp_12      (mul          ) [ 00000000]
tmp_6       (partselect   ) [ 00010000]
tmp_7       (partselect   ) [ 00010000]
tmp_9       (partselect   ) [ 00000000]
tmp_5_0_0_2 (sext         ) [ 00010000]
tmp_s       (partselect   ) [ 00000000]
tmp_6_0_0_2 (sext         ) [ 00011100]
tmp_7_0_0_2 (mul          ) [ 00000000]
tmp         (add          ) [ 00010000]
b_load_1    (load         ) [ 00000000]
tmp_15      (trunc        ) [ 00000000]
tmp_6_0_1   (sext         ) [ 00011100]
tmp_7_0_1   (mul          ) [ 00000000]
tmp_2       (partselect   ) [ 00010000]
tmp_5       (partselect   ) [ 00000000]
tmp_6_0_1_2 (sext         ) [ 00011100]
tmp_7_0_1_2 (mul          ) [ 00000000]
tmp1        (add          ) [ 00010000]
b_addr_2    (getelementptr) [ 00010000]
a_load_1    (load         ) [ 00000000]
tmp_19      (trunc        ) [ 00010000]
tmp_13      (partselect   ) [ 00011000]
tmp_14      (partselect   ) [ 00010000]
a_addr_2    (getelementptr) [ 00010000]
res_addr    (getelementptr) [ 00000000]
tmp_5_0_0_1 (sext         ) [ 00001000]
tmp_6_0_0_1 (sext         ) [ 01001110]
tmp_7_0_0_1 (mul          ) [ 00000000]
tmp_8_0_0_2 (add          ) [ 00000000]
stg_53      (store        ) [ 00000000]
res_addr_1  (getelementptr) [ 00000000]
tmp_6_0_1_1 (sext         ) [ 01001110]
tmp_7_0_1_1 (mul          ) [ 00000000]
tmp_8_0_1_2 (add          ) [ 00000000]
stg_58      (store        ) [ 00000000]
b_load_2    (load         ) [ 00000000]
tmp_18      (trunc        ) [ 00000000]
tmp_6_0_2   (sext         ) [ 01001110]
tmp_7_0_2   (mul          ) [ 00000000]
tmp_10      (partselect   ) [ 00001000]
tmp_11      (partselect   ) [ 00000000]
tmp_6_0_2_2 (sext         ) [ 01001110]
tmp_7_0_2_2 (mul          ) [ 00000000]
tmp2        (add          ) [ 00001000]
tmp_5_1     (sext         ) [ 00001000]
tmp_7_1     (mul          ) [ 00000000]
tmp_5_1_0_2 (sext         ) [ 00001000]
tmp_7_1_0_2 (mul          ) [ 00000000]
tmp3        (add          ) [ 00001000]
a_load_2    (load         ) [ 00000000]
tmp_20      (trunc        ) [ 00001100]
tmp_16      (partselect   ) [ 01001110]
tmp_17      (partselect   ) [ 00001100]
res_addr_2  (getelementptr) [ 00000000]
tmp_6_0_2_1 (sext         ) [ 01100111]
tmp_7_0_2_1 (mul          ) [ 00000000]
tmp_8_0_2_2 (add          ) [ 00000000]
stg_81      (store        ) [ 00000000]
res_addr_3  (getelementptr) [ 00000000]
tmp_5_1_0_1 (sext         ) [ 00000100]
tmp_7_1_0_1 (mul          ) [ 00000000]
tmp_8_1_0_2 (add          ) [ 00000000]
stg_86      (store        ) [ 00000000]
tmp_7_1_1   (mul          ) [ 00000000]
tmp_7_1_1_2 (mul          ) [ 00000000]
tmp4        (add          ) [ 00000100]
tmp_7_1_2   (mul          ) [ 00000000]
tmp_7_1_2_2 (mul          ) [ 00000000]
tmp5        (add          ) [ 00000100]
res_addr_4  (getelementptr) [ 00000000]
tmp_7_1_1_1 (mul          ) [ 00000000]
tmp_8_1_1_2 (add          ) [ 00000000]
stg_96      (store        ) [ 00000000]
res_addr_5  (getelementptr) [ 00000000]
tmp_7_1_2_1 (mul          ) [ 00000000]
tmp_8_1_2_2 (add          ) [ 00000000]
stg_100     (store        ) [ 00000000]
tmp_5_2     (sext         ) [ 01000010]
tmp_7_2     (mul          ) [ 00000000]
tmp_5_2_0_2 (sext         ) [ 01000010]
tmp_7_2_0_2 (mul          ) [ 00000000]
tmp6        (add          ) [ 01000010]
tmp_7_2_1   (mul          ) [ 00000000]
tmp_7_2_1_2 (mul          ) [ 00000000]
tmp7        (add          ) [ 01000010]
res_addr_6  (getelementptr) [ 00000000]
tmp_5_2_0_1 (sext         ) [ 00100001]
tmp_7_2_0_1 (mul          ) [ 00000000]
tmp_8_2_0_2 (add          ) [ 00000000]
stg_113     (store        ) [ 00000000]
res_addr_7  (getelementptr) [ 00000000]
tmp_7_2_1_1 (mul          ) [ 00000000]
tmp_8_2_1_2 (add          ) [ 00000000]
stg_117     (store        ) [ 00000000]
tmp_7_2_2   (mul          ) [ 00000000]
tmp_7_2_2_2 (mul          ) [ 00000000]
tmp8        (add          ) [ 00100001]
stg_121     (specbitsmap  ) [ 00000000]
stg_122     (specbitsmap  ) [ 00000000]
stg_123     (specbitsmap  ) [ 00000000]
stg_124     (spectopmodule) [ 00000000]
stg_125     (specpipeline ) [ 00000000]
res_addr_8  (getelementptr) [ 00000000]
tmp_7_2_2_1 (mul          ) [ 00000000]
tmp_8_2_2_2 (add          ) [ 00000000]
stg_129     (store        ) [ 00000000]
stg_130     (ret          ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrixmul_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="a_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="24" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="1" slack="0"/>
<pin id="52" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_access_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="2" slack="0"/>
<pin id="58" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="94" dir="0" index="3" bw="2" slack="0"/>
<pin id="95" dir="0" index="4" bw="24" slack="2147483647"/>
<pin id="59" dir="1" index="2" bw="24" slack="0"/>
<pin id="96" dir="1" index="5" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/1 a_load_1/1 a_load_2/2 "/>
</bind>
</comp>

<comp id="61" class="1004" name="b_addr_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="24" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="1" slack="0"/>
<pin id="65" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="2" slack="0"/>
<pin id="71" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="82" dir="0" index="3" bw="2" slack="0"/>
<pin id="83" dir="0" index="4" bw="24" slack="2147483647"/>
<pin id="72" dir="1" index="2" bw="24" slack="0"/>
<pin id="84" dir="1" index="5" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/1 b_load_1/1 b_load_2/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="b_addr_1_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="24" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="1" slack="0"/>
<pin id="78" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="a_addr_1_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="24" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="1" slack="0"/>
<pin id="90" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_1/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="b_addr_2_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="24" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="3" slack="0"/>
<pin id="102" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_2/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="a_addr_2_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="24" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="3" slack="0"/>
<pin id="111" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_2/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="res_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="1" slack="0"/>
<pin id="120" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="4" slack="0"/>
<pin id="126" dir="0" index="1" bw="16" slack="0"/>
<pin id="128" dir="0" index="3" bw="4" slack="0"/>
<pin id="129" dir="0" index="4" bw="16" slack="0"/>
<pin id="127" dir="1" index="2" bw="16" slack="2147483647"/>
<pin id="130" dir="1" index="5" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_53/3 stg_58/3 stg_81/4 stg_86/4 stg_96/5 stg_100/5 stg_113/6 stg_117/6 stg_129/7 "/>
</bind>
</comp>

<comp id="132" class="1004" name="res_addr_1_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="1" slack="0"/>
<pin id="136" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_1/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="res_addr_2_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="16" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="3" slack="0"/>
<pin id="145" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_2/4 "/>
</bind>
</comp>

<comp id="150" class="1004" name="res_addr_3_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="3" slack="0"/>
<pin id="154" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_3/4 "/>
</bind>
</comp>

<comp id="159" class="1004" name="res_addr_4_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="16" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="4" slack="0"/>
<pin id="163" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_4/5 "/>
</bind>
</comp>

<comp id="168" class="1004" name="res_addr_5_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="4" slack="0"/>
<pin id="172" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_5/5 "/>
</bind>
</comp>

<comp id="177" class="1004" name="res_addr_6_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="16" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="4" slack="0"/>
<pin id="181" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_6/6 "/>
</bind>
</comp>

<comp id="186" class="1004" name="res_addr_7_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="4" slack="0"/>
<pin id="190" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_7/6 "/>
</bind>
</comp>

<comp id="195" class="1004" name="res_addr_8_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="16" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="5" slack="0"/>
<pin id="199" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_8/7 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="24" slack="0"/>
<pin id="207" dir="0" index="2" bw="5" slack="0"/>
<pin id="208" dir="0" index="3" bw="5" slack="0"/>
<pin id="209" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/2 tmp_16/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="0" index="1" bw="24" slack="0"/>
<pin id="217" dir="0" index="2" bw="5" slack="0"/>
<pin id="218" dir="0" index="3" bw="5" slack="0"/>
<pin id="219" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/2 tmp_10/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="0" index="1" bw="24" slack="0"/>
<pin id="227" dir="0" index="2" bw="6" slack="0"/>
<pin id="228" dir="0" index="3" bw="6" slack="0"/>
<pin id="229" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/2 tmp_17/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="24" slack="0"/>
<pin id="237" dir="0" index="2" bw="6" slack="0"/>
<pin id="238" dir="0" index="3" bw="6" slack="0"/>
<pin id="239" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 tmp_11/3 "/>
</bind>
</comp>

<comp id="244" class="1005" name="reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="1"/>
<pin id="246" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 tmp_16 "/>
</bind>
</comp>

<comp id="248" class="1005" name="reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="1"/>
<pin id="250" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 tmp_10 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="24" slack="0"/>
<pin id="254" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_3_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_4_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="24" slack="0"/>
<pin id="262" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_8_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="0"/>
<pin id="266" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_5_0_0_2_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="0"/>
<pin id="270" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5_0_0_2/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_6_0_0_2_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6_0_0_2/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_7_0_0_2_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="0"/>
<pin id="278" dir="0" index="1" bw="8" slack="0"/>
<pin id="279" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_7_0_0_2/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_15_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="24" slack="0"/>
<pin id="284" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_15/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_6_0_1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="0"/>
<pin id="288" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6_0_1/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_2_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="0"/>
<pin id="292" dir="0" index="1" bw="24" slack="0"/>
<pin id="293" dir="0" index="2" bw="5" slack="0"/>
<pin id="294" dir="0" index="3" bw="5" slack="0"/>
<pin id="295" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_5_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="0"/>
<pin id="302" dir="0" index="1" bw="24" slack="0"/>
<pin id="303" dir="0" index="2" bw="6" slack="0"/>
<pin id="304" dir="0" index="3" bw="6" slack="0"/>
<pin id="305" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_6_0_1_2_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="8" slack="0"/>
<pin id="312" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6_0_1_2/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_7_0_1_2_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="0"/>
<pin id="316" dir="0" index="1" bw="8" slack="0"/>
<pin id="317" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_7_0_1_2/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_19_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="24" slack="0"/>
<pin id="322" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_19/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_13_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="0"/>
<pin id="326" dir="0" index="1" bw="24" slack="0"/>
<pin id="327" dir="0" index="2" bw="5" slack="0"/>
<pin id="328" dir="0" index="3" bw="5" slack="0"/>
<pin id="329" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_14_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="0"/>
<pin id="336" dir="0" index="1" bw="24" slack="0"/>
<pin id="337" dir="0" index="2" bw="6" slack="0"/>
<pin id="338" dir="0" index="3" bw="6" slack="0"/>
<pin id="339" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_5_0_0_1_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="1"/>
<pin id="346" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5_0_0_1/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_6_0_0_1_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="8" slack="1"/>
<pin id="350" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6_0_0_1/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_6_0_1_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="8" slack="1"/>
<pin id="354" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6_0_1_1/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_18_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="24" slack="0"/>
<pin id="357" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_18/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_6_0_2_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="8" slack="0"/>
<pin id="361" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6_0_2/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_6_0_2_2_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="0"/>
<pin id="365" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6_0_2_2/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_7_0_2_2_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="0"/>
<pin id="369" dir="0" index="1" bw="8" slack="1"/>
<pin id="370" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_7_0_2_2/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_5_1_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="8" slack="1"/>
<pin id="374" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5_1/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_5_1_0_2_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="1"/>
<pin id="377" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5_1_0_2/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_7_1_0_2_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="8" slack="1"/>
<pin id="380" dir="0" index="1" bw="8" slack="0"/>
<pin id="381" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_7_1_0_2/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_20_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="24" slack="0"/>
<pin id="385" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_20/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_6_0_2_1_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="8" slack="1"/>
<pin id="389" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6_0_2_1/4 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_5_1_0_1_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="8" slack="2"/>
<pin id="393" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5_1_0_1/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_7_1_1_2_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="2"/>
<pin id="396" dir="0" index="1" bw="8" slack="1"/>
<pin id="397" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_7_1_1_2/4 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_7_1_2_2_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="8" slack="1"/>
<pin id="400" dir="0" index="1" bw="8" slack="1"/>
<pin id="401" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_7_1_2_2/4 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_5_2_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="8" slack="2"/>
<pin id="404" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5_2/5 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_5_2_0_2_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="2"/>
<pin id="407" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5_2_0_2/5 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_7_2_0_2_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="8" slack="3"/>
<pin id="410" dir="0" index="1" bw="8" slack="0"/>
<pin id="411" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_7_2_0_2/5 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_7_2_1_2_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="8" slack="3"/>
<pin id="415" dir="0" index="1" bw="8" slack="0"/>
<pin id="416" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_7_2_1_2/5 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_5_2_0_1_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="3"/>
<pin id="420" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5_2_0_1/6 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_7_2_2_2_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="8" slack="3"/>
<pin id="424" dir="0" index="1" bw="8" slack="1"/>
<pin id="425" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_7_2_2_2/6 "/>
</bind>
</comp>

<comp id="426" class="1007" name="grp_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="8" slack="1"/>
<pin id="428" dir="0" index="1" bw="8" slack="0"/>
<pin id="429" dir="0" index="2" bw="16" slack="0"/>
<pin id="430" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_7_1/3 tmp3/3 "/>
</bind>
</comp>

<comp id="433" class="1007" name="grp_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="8" slack="0"/>
<pin id="435" dir="0" index="1" bw="8" slack="0"/>
<pin id="436" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="437" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_7_0_1_1/3 tmp_8_0_1_2/3 "/>
</bind>
</comp>

<comp id="441" class="1007" name="grp_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="8" slack="3"/>
<pin id="443" dir="0" index="1" bw="8" slack="1"/>
<pin id="444" dir="0" index="2" bw="16" slack="0"/>
<pin id="445" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_7_2_2/6 tmp8/6 "/>
</bind>
</comp>

<comp id="447" class="1007" name="grp_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="8" slack="3"/>
<pin id="449" dir="0" index="1" bw="8" slack="1"/>
<pin id="450" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="451" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_7_2_2_1/7 tmp_8_2_2_2/7 "/>
</bind>
</comp>

<comp id="453" class="1007" name="grp_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="8" slack="3"/>
<pin id="455" dir="0" index="1" bw="8" slack="0"/>
<pin id="456" dir="0" index="2" bw="16" slack="0"/>
<pin id="457" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_7_2/5 tmp6/5 "/>
</bind>
</comp>

<comp id="460" class="1007" name="grp_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="8" slack="2"/>
<pin id="462" dir="0" index="1" bw="8" slack="1"/>
<pin id="463" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="464" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_7_1_1_1/5 tmp_8_1_1_2/5 "/>
</bind>
</comp>

<comp id="466" class="1007" name="grp_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="8" slack="1"/>
<pin id="468" dir="0" index="1" bw="8" slack="0"/>
<pin id="469" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="470" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_7_1_0_1/4 tmp_8_1_0_2/4 "/>
</bind>
</comp>

<comp id="473" class="1007" name="grp_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="8" slack="3"/>
<pin id="475" dir="0" index="1" bw="8" slack="0"/>
<pin id="476" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="477" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_7_2_1_1/6 tmp_8_2_1_2/6 "/>
</bind>
</comp>

<comp id="480" class="1007" name="grp_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="8" slack="0"/>
<pin id="482" dir="0" index="1" bw="8" slack="1"/>
<pin id="483" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="484" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_7_0_2_1/4 tmp_8_0_2_2/4 "/>
</bind>
</comp>

<comp id="487" class="1007" name="grp_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="8" slack="1"/>
<pin id="489" dir="0" index="1" bw="8" slack="1"/>
<pin id="490" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="491" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_7_1_2_1/5 tmp_8_1_2_2/5 "/>
</bind>
</comp>

<comp id="493" class="1007" name="grp_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="8" slack="1"/>
<pin id="495" dir="0" index="1" bw="8" slack="1"/>
<pin id="496" dir="0" index="2" bw="16" slack="0"/>
<pin id="497" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_7_1_2/4 tmp5/4 "/>
</bind>
</comp>

<comp id="499" class="1007" name="grp_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="8" slack="3"/>
<pin id="501" dir="0" index="1" bw="8" slack="0"/>
<pin id="502" dir="0" index="2" bw="16" slack="0"/>
<pin id="503" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_7_2_1/5 tmp7/5 "/>
</bind>
</comp>

<comp id="506" class="1007" name="grp_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="8" slack="0"/>
<pin id="508" dir="0" index="1" bw="8" slack="1"/>
<pin id="509" dir="0" index="2" bw="16" slack="0"/>
<pin id="510" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_7_0_2/3 tmp2/3 "/>
</bind>
</comp>

<comp id="513" class="1007" name="grp_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="8" slack="3"/>
<pin id="515" dir="0" index="1" bw="8" slack="0"/>
<pin id="516" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="517" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_7_2_0_1/6 tmp_8_2_0_2/6 "/>
</bind>
</comp>

<comp id="520" class="1007" name="grp_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="8" slack="2"/>
<pin id="522" dir="0" index="1" bw="8" slack="1"/>
<pin id="523" dir="0" index="2" bw="16" slack="0"/>
<pin id="524" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_7_1_1/4 tmp4/4 "/>
</bind>
</comp>

<comp id="526" class="1007" name="grp_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="8" slack="0"/>
<pin id="528" dir="0" index="1" bw="8" slack="0"/>
<pin id="529" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="530" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_7_0_0_1/3 tmp_8_0_0_2/3 "/>
</bind>
</comp>

<comp id="534" class="1007" name="grp_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="8" slack="0"/>
<pin id="536" dir="0" index="1" bw="8" slack="0"/>
<pin id="537" dir="0" index="2" bw="16" slack="0"/>
<pin id="538" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_7_0_1/2 tmp1/2 "/>
</bind>
</comp>

<comp id="542" class="1007" name="grp_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="8" slack="0"/>
<pin id="544" dir="0" index="1" bw="8" slack="0"/>
<pin id="545" dir="0" index="2" bw="16" slack="0"/>
<pin id="546" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_12/2 tmp/2 "/>
</bind>
</comp>

<comp id="550" class="1005" name="a_addr_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="2" slack="1"/>
<pin id="552" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="555" class="1005" name="b_addr_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="2" slack="1"/>
<pin id="557" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="560" class="1005" name="b_addr_1_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="2" slack="1"/>
<pin id="562" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_1 "/>
</bind>
</comp>

<comp id="565" class="1005" name="a_addr_1_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="2" slack="1"/>
<pin id="567" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_1 "/>
</bind>
</comp>

<comp id="570" class="1005" name="tmp_3_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="16" slack="1"/>
<pin id="572" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="575" class="1005" name="tmp_8_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="16" slack="1"/>
<pin id="577" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="581" class="1005" name="tmp_5_0_0_2_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="16" slack="1"/>
<pin id="583" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_0_0_2 "/>
</bind>
</comp>

<comp id="586" class="1005" name="tmp_6_0_0_2_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="16" slack="1"/>
<pin id="588" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_0_0_2 "/>
</bind>
</comp>

<comp id="592" class="1005" name="tmp_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="16" slack="1"/>
<pin id="594" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="597" class="1005" name="tmp_6_0_1_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="16" slack="2"/>
<pin id="599" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_6_0_1 "/>
</bind>
</comp>

<comp id="603" class="1005" name="tmp_2_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="8" slack="1"/>
<pin id="605" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="608" class="1005" name="tmp_6_0_1_2_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="16" slack="2"/>
<pin id="610" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_6_0_1_2 "/>
</bind>
</comp>

<comp id="614" class="1005" name="tmp1_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="16" slack="1"/>
<pin id="616" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="619" class="1005" name="b_addr_2_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="2" slack="1"/>
<pin id="621" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_2 "/>
</bind>
</comp>

<comp id="624" class="1005" name="tmp_19_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="8" slack="1"/>
<pin id="626" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="629" class="1005" name="tmp_13_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="8" slack="2"/>
<pin id="631" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="634" class="1005" name="tmp_14_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="8" slack="1"/>
<pin id="636" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="639" class="1005" name="a_addr_2_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="2" slack="1"/>
<pin id="641" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_2 "/>
</bind>
</comp>

<comp id="644" class="1005" name="tmp_5_0_0_1_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="16" slack="1"/>
<pin id="646" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_0_0_1 "/>
</bind>
</comp>

<comp id="649" class="1005" name="tmp_6_0_0_1_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="16" slack="1"/>
<pin id="651" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_0_0_1 "/>
</bind>
</comp>

<comp id="655" class="1005" name="tmp_6_0_1_1_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="16" slack="2"/>
<pin id="657" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_6_0_1_1 "/>
</bind>
</comp>

<comp id="661" class="1005" name="tmp_6_0_2_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="16" slack="1"/>
<pin id="663" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_0_2 "/>
</bind>
</comp>

<comp id="667" class="1005" name="tmp_6_0_2_2_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="16" slack="1"/>
<pin id="669" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_0_2_2 "/>
</bind>
</comp>

<comp id="673" class="1005" name="tmp2_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="16" slack="1"/>
<pin id="675" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="678" class="1005" name="tmp_5_1_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="16" slack="1"/>
<pin id="680" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_1 "/>
</bind>
</comp>

<comp id="684" class="1005" name="tmp_5_1_0_2_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="16" slack="1"/>
<pin id="686" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_1_0_2 "/>
</bind>
</comp>

<comp id="690" class="1005" name="tmp3_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="16" slack="1"/>
<pin id="692" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="695" class="1005" name="tmp_20_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="8" slack="2"/>
<pin id="697" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="700" class="1005" name="tmp_17_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="8" slack="2"/>
<pin id="702" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="705" class="1005" name="tmp_6_0_2_1_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="16" slack="1"/>
<pin id="707" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_0_2_1 "/>
</bind>
</comp>

<comp id="711" class="1005" name="tmp_5_1_0_1_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="16" slack="1"/>
<pin id="713" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_1_0_1 "/>
</bind>
</comp>

<comp id="717" class="1005" name="tmp4_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="16" slack="1"/>
<pin id="719" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

<comp id="722" class="1005" name="tmp5_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="16" slack="1"/>
<pin id="724" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp5 "/>
</bind>
</comp>

<comp id="727" class="1005" name="tmp_5_2_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="16" slack="1"/>
<pin id="729" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_2 "/>
</bind>
</comp>

<comp id="732" class="1005" name="tmp_5_2_0_2_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="16" slack="1"/>
<pin id="734" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_2_0_2 "/>
</bind>
</comp>

<comp id="737" class="1005" name="tmp6_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="16" slack="1"/>
<pin id="739" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp6 "/>
</bind>
</comp>

<comp id="742" class="1005" name="tmp7_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="16" slack="1"/>
<pin id="744" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp7 "/>
</bind>
</comp>

<comp id="747" class="1005" name="tmp_5_2_0_1_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="16" slack="1"/>
<pin id="749" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_2_0_1 "/>
</bind>
</comp>

<comp id="752" class="1005" name="tmp8_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="16" slack="1"/>
<pin id="754" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="6" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="55"><net_src comp="6" pin="0"/><net_sink comp="48" pin=2"/></net>

<net id="60"><net_src comp="48" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="68"><net_src comp="6" pin="0"/><net_sink comp="61" pin=2"/></net>

<net id="73"><net_src comp="61" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="85"><net_src comp="74" pin="3"/><net_sink comp="69" pin=3"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="6" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="97"><net_src comp="86" pin="3"/><net_sink comp="56" pin=3"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="6" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="106"><net_src comp="98" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="112"><net_src comp="0" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="114"><net_src comp="20" pin="0"/><net_sink comp="107" pin=2"/></net>

<net id="115"><net_src comp="107" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="6" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="131"><net_src comp="116" pin="3"/><net_sink comp="124" pin=3"/></net>

<net id="137"><net_src comp="4" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="6" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="8" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="140"><net_src comp="132" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="146"><net_src comp="4" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="6" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="20" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="149"><net_src comp="141" pin="3"/><net_sink comp="124" pin=3"/></net>

<net id="155"><net_src comp="4" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="6" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="22" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="158"><net_src comp="150" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="164"><net_src comp="4" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="6" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="24" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="167"><net_src comp="159" pin="3"/><net_sink comp="124" pin=3"/></net>

<net id="173"><net_src comp="4" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="6" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="26" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="176"><net_src comp="168" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="182"><net_src comp="4" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="6" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="28" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="185"><net_src comp="177" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="191"><net_src comp="4" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="6" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="30" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="194"><net_src comp="186" pin="3"/><net_sink comp="124" pin=3"/></net>

<net id="200"><net_src comp="4" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="6" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="46" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="203"><net_src comp="195" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="210"><net_src comp="10" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="56" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="212"><net_src comp="12" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="213"><net_src comp="14" pin="0"/><net_sink comp="204" pin=3"/></net>

<net id="220"><net_src comp="10" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="69" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="222"><net_src comp="12" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="223"><net_src comp="14" pin="0"/><net_sink comp="214" pin=3"/></net>

<net id="230"><net_src comp="10" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="56" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="232"><net_src comp="16" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="233"><net_src comp="18" pin="0"/><net_sink comp="224" pin=3"/></net>

<net id="240"><net_src comp="10" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="69" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="242"><net_src comp="16" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="243"><net_src comp="18" pin="0"/><net_sink comp="234" pin=3"/></net>

<net id="247"><net_src comp="204" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="214" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="56" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="252" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="69" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="260" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="224" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="234" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="280"><net_src comp="272" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="268" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="285"><net_src comp="69" pin="5"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="282" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="296"><net_src comp="10" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="69" pin="5"/><net_sink comp="290" pin=1"/></net>

<net id="298"><net_src comp="12" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="299"><net_src comp="14" pin="0"/><net_sink comp="290" pin=3"/></net>

<net id="306"><net_src comp="10" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="69" pin="5"/><net_sink comp="300" pin=1"/></net>

<net id="308"><net_src comp="16" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="309"><net_src comp="18" pin="0"/><net_sink comp="300" pin=3"/></net>

<net id="313"><net_src comp="300" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="318"><net_src comp="310" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="268" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="323"><net_src comp="56" pin="5"/><net_sink comp="320" pin=0"/></net>

<net id="330"><net_src comp="10" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="56" pin="5"/><net_sink comp="324" pin=1"/></net>

<net id="332"><net_src comp="12" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="333"><net_src comp="14" pin="0"/><net_sink comp="324" pin=3"/></net>

<net id="340"><net_src comp="10" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="56" pin="5"/><net_sink comp="334" pin=1"/></net>

<net id="342"><net_src comp="16" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="343"><net_src comp="18" pin="0"/><net_sink comp="334" pin=3"/></net>

<net id="347"><net_src comp="244" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="248" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="358"><net_src comp="69" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="355" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="234" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="371"><net_src comp="363" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="382"><net_src comp="375" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="386"><net_src comp="56" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="248" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="412"><net_src comp="405" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="417"><net_src comp="405" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="421"><net_src comp="244" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="431"><net_src comp="372" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="432"><net_src comp="378" pin="2"/><net_sink comp="426" pin=2"/></net>

<net id="438"><net_src comp="352" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="344" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="440"><net_src comp="433" pin="3"/><net_sink comp="124" pin=1"/></net>

<net id="446"><net_src comp="422" pin="2"/><net_sink comp="441" pin=2"/></net>

<net id="452"><net_src comp="447" pin="3"/><net_sink comp="124" pin=1"/></net>

<net id="458"><net_src comp="402" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="459"><net_src comp="408" pin="2"/><net_sink comp="453" pin=2"/></net>

<net id="465"><net_src comp="460" pin="3"/><net_sink comp="124" pin=4"/></net>

<net id="471"><net_src comp="391" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="472"><net_src comp="466" pin="3"/><net_sink comp="124" pin=1"/></net>

<net id="478"><net_src comp="418" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="479"><net_src comp="473" pin="3"/><net_sink comp="124" pin=4"/></net>

<net id="485"><net_src comp="387" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="480" pin="3"/><net_sink comp="124" pin=4"/></net>

<net id="492"><net_src comp="487" pin="3"/><net_sink comp="124" pin=1"/></net>

<net id="498"><net_src comp="398" pin="2"/><net_sink comp="493" pin=2"/></net>

<net id="504"><net_src comp="402" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="505"><net_src comp="413" pin="2"/><net_sink comp="499" pin=2"/></net>

<net id="511"><net_src comp="359" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="367" pin="2"/><net_sink comp="506" pin=2"/></net>

<net id="518"><net_src comp="418" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="519"><net_src comp="513" pin="3"/><net_sink comp="124" pin=1"/></net>

<net id="525"><net_src comp="394" pin="2"/><net_sink comp="520" pin=2"/></net>

<net id="531"><net_src comp="348" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="344" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="533"><net_src comp="526" pin="3"/><net_sink comp="124" pin=4"/></net>

<net id="539"><net_src comp="286" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="540"><net_src comp="256" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="541"><net_src comp="314" pin="2"/><net_sink comp="534" pin=2"/></net>

<net id="547"><net_src comp="264" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="548"><net_src comp="256" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="549"><net_src comp="276" pin="2"/><net_sink comp="542" pin=2"/></net>

<net id="553"><net_src comp="48" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="558"><net_src comp="61" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="563"><net_src comp="74" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="69" pin=3"/></net>

<net id="568"><net_src comp="86" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="56" pin=3"/></net>

<net id="573"><net_src comp="256" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="578"><net_src comp="264" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="580"><net_src comp="575" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="584"><net_src comp="268" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="589"><net_src comp="272" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="591"><net_src comp="586" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="595"><net_src comp="542" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="600"><net_src comp="286" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="602"><net_src comp="597" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="606"><net_src comp="290" pin="4"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="611"><net_src comp="310" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="613"><net_src comp="608" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="617"><net_src comp="534" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="622"><net_src comp="98" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="627"><net_src comp="320" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="632"><net_src comp="324" pin="4"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="637"><net_src comp="334" pin="4"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="642"><net_src comp="107" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="647"><net_src comp="344" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="652"><net_src comp="348" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="654"><net_src comp="649" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="658"><net_src comp="352" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="660"><net_src comp="655" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="664"><net_src comp="359" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="666"><net_src comp="661" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="670"><net_src comp="363" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="672"><net_src comp="667" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="676"><net_src comp="506" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="681"><net_src comp="372" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="683"><net_src comp="678" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="687"><net_src comp="375" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="689"><net_src comp="684" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="693"><net_src comp="426" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="698"><net_src comp="383" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="703"><net_src comp="224" pin="4"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="708"><net_src comp="387" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="710"><net_src comp="705" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="714"><net_src comp="391" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="716"><net_src comp="711" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="720"><net_src comp="520" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="725"><net_src comp="493" pin="3"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="730"><net_src comp="402" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="735"><net_src comp="405" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="740"><net_src comp="453" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="745"><net_src comp="499" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="750"><net_src comp="418" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="755"><net_src comp="441" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="447" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
		a_load : 1
		b_load : 1
		b_load_1 : 1
		a_load_1 : 1
	State 2
		tmp_1 : 1
		tmp_3 : 2
		tmp_4 : 1
		tmp_8 : 2
		tmp_12 : 3
		tmp_6 : 1
		tmp_7 : 1
		tmp_9 : 1
		tmp_5_0_0_2 : 2
		tmp_s : 1
		tmp_6_0_0_2 : 2
		tmp_7_0_0_2 : 3
		tmp : 4
		tmp_15 : 1
		tmp_6_0_1 : 2
		tmp_7_0_1 : 3
		tmp_2 : 1
		tmp_5 : 1
		tmp_6_0_1_2 : 2
		tmp_7_0_1_2 : 3
		tmp1 : 4
		b_load_2 : 1
		tmp_19 : 1
		tmp_13 : 1
		tmp_14 : 1
		a_load_2 : 1
	State 3
		tmp_7_0_0_1 : 1
		tmp_8_0_0_2 : 2
		stg_53 : 3
		tmp_7_0_1_1 : 1
		tmp_8_0_1_2 : 2
		stg_58 : 3
		tmp_18 : 1
		tmp_6_0_2 : 2
		tmp_7_0_2 : 3
		tmp_10 : 1
		tmp_11 : 1
		tmp_6_0_2_2 : 2
		tmp_7_0_2_2 : 3
		tmp2 : 4
		tmp_7_1 : 1
		tmp_7_1_0_2 : 1
		tmp3 : 2
		tmp_20 : 1
		tmp_16 : 1
		tmp_17 : 1
	State 4
		tmp_7_0_2_1 : 1
		tmp_8_0_2_2 : 2
		stg_81 : 3
		tmp_7_1_0_1 : 1
		tmp_8_1_0_2 : 2
		stg_86 : 3
		tmp4 : 1
		tmp5 : 1
	State 5
		tmp_8_1_1_2 : 1
		stg_96 : 2
		tmp_8_1_2_2 : 1
		stg_100 : 2
		tmp_7_2 : 1
		tmp_7_2_0_2 : 1
		tmp6 : 2
		tmp_7_2_1 : 1
		tmp_7_2_1_2 : 1
		tmp7 : 2
	State 6
		tmp_7_2_0_1 : 1
		tmp_8_2_0_2 : 2
		stg_113 : 3
		tmp_7_2_1_1 : 1
		tmp_8_2_1_2 : 2
		stg_117 : 3
		tmp8 : 1
	State 7
		tmp_8_2_2_2 : 1
		stg_129 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |     grp_fu_426     |    1    |    0    |    0    |
|          |     grp_fu_433     |    1    |    0    |    0    |
|          |     grp_fu_441     |    1    |    0    |    0    |
|          |     grp_fu_447     |    1    |    0    |    0    |
|          |     grp_fu_453     |    1    |    0    |    0    |
|          |     grp_fu_460     |    1    |    0    |    0    |
|          |     grp_fu_466     |    1    |    0    |    0    |
|          |     grp_fu_473     |    1    |    0    |    0    |
|  muladd  |     grp_fu_480     |    1    |    0    |    0    |
|          |     grp_fu_487     |    1    |    0    |    0    |
|          |     grp_fu_493     |    1    |    0    |    0    |
|          |     grp_fu_499     |    1    |    0    |    0    |
|          |     grp_fu_506     |    1    |    0    |    0    |
|          |     grp_fu_513     |    1    |    0    |    0    |
|          |     grp_fu_520     |    1    |    0    |    0    |
|          |     grp_fu_526     |    1    |    0    |    0    |
|          |     grp_fu_534     |    1    |    0    |    0    |
|          |     grp_fu_542     |    1    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          | tmp_7_0_0_2_fu_276 |    1    |    0    |    0    |
|          | tmp_7_0_1_2_fu_314 |    1    |    0    |    0    |
|          | tmp_7_0_2_2_fu_367 |    1    |    0    |    0    |
|          | tmp_7_1_0_2_fu_378 |    1    |    0    |    0    |
|    mul   | tmp_7_1_1_2_fu_394 |    1    |    0    |    0    |
|          | tmp_7_1_2_2_fu_398 |    1    |    0    |    0    |
|          | tmp_7_2_0_2_fu_408 |    1    |    0    |    0    |
|          | tmp_7_2_1_2_fu_413 |    1    |    0    |    0    |
|          | tmp_7_2_2_2_fu_422 |    1    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |     grp_fu_204     |    0    |    0    |    0    |
|          |     grp_fu_214     |    0    |    0    |    0    |
|          |     grp_fu_224     |    0    |    0    |    0    |
|partselect|     grp_fu_234     |    0    |    0    |    0    |
|          |    tmp_2_fu_290    |    0    |    0    |    0    |
|          |    tmp_5_fu_300    |    0    |    0    |    0    |
|          |    tmp_13_fu_324   |    0    |    0    |    0    |
|          |    tmp_14_fu_334   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |    tmp_1_fu_252    |    0    |    0    |    0    |
|          |    tmp_4_fu_260    |    0    |    0    |    0    |
|   trunc  |    tmp_15_fu_282   |    0    |    0    |    0    |
|          |    tmp_19_fu_320   |    0    |    0    |    0    |
|          |    tmp_18_fu_355   |    0    |    0    |    0    |
|          |    tmp_20_fu_383   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |    tmp_3_fu_256    |    0    |    0    |    0    |
|          |    tmp_8_fu_264    |    0    |    0    |    0    |
|          | tmp_5_0_0_2_fu_268 |    0    |    0    |    0    |
|          | tmp_6_0_0_2_fu_272 |    0    |    0    |    0    |
|          |  tmp_6_0_1_fu_286  |    0    |    0    |    0    |
|          | tmp_6_0_1_2_fu_310 |    0    |    0    |    0    |
|          | tmp_5_0_0_1_fu_344 |    0    |    0    |    0    |
|          | tmp_6_0_0_1_fu_348 |    0    |    0    |    0    |
|   sext   | tmp_6_0_1_1_fu_352 |    0    |    0    |    0    |
|          |  tmp_6_0_2_fu_359  |    0    |    0    |    0    |
|          | tmp_6_0_2_2_fu_363 |    0    |    0    |    0    |
|          |   tmp_5_1_fu_372   |    0    |    0    |    0    |
|          | tmp_5_1_0_2_fu_375 |    0    |    0    |    0    |
|          | tmp_6_0_2_1_fu_387 |    0    |    0    |    0    |
|          | tmp_5_1_0_1_fu_391 |    0    |    0    |    0    |
|          |   tmp_5_2_fu_402   |    0    |    0    |    0    |
|          | tmp_5_2_0_2_fu_405 |    0    |    0    |    0    |
|          | tmp_5_2_0_1_fu_418 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    27   |    0    |    0    |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  a_addr_1_reg_565 |    2   |
|  a_addr_2_reg_639 |    2   |
|   a_addr_reg_550  |    2   |
|  b_addr_1_reg_560 |    2   |
|  b_addr_2_reg_619 |    2   |
|   b_addr_reg_555  |    2   |
|      reg_244      |    8   |
|      reg_248      |    8   |
|    tmp1_reg_614   |   16   |
|    tmp2_reg_673   |   16   |
|    tmp3_reg_690   |   16   |
|    tmp4_reg_717   |   16   |
|    tmp5_reg_722   |   16   |
|    tmp6_reg_737   |   16   |
|    tmp7_reg_742   |   16   |
|    tmp8_reg_752   |   16   |
|   tmp_13_reg_629  |    8   |
|   tmp_14_reg_634  |    8   |
|   tmp_17_reg_700  |    8   |
|   tmp_19_reg_624  |    8   |
|   tmp_20_reg_695  |    8   |
|   tmp_2_reg_603   |    8   |
|   tmp_3_reg_570   |   16   |
|tmp_5_0_0_1_reg_644|   16   |
|tmp_5_0_0_2_reg_581|   16   |
|tmp_5_1_0_1_reg_711|   16   |
|tmp_5_1_0_2_reg_684|   16   |
|  tmp_5_1_reg_678  |   16   |
|tmp_5_2_0_1_reg_747|   16   |
|tmp_5_2_0_2_reg_732|   16   |
|  tmp_5_2_reg_727  |   16   |
|tmp_6_0_0_1_reg_649|   16   |
|tmp_6_0_0_2_reg_586|   16   |
|tmp_6_0_1_1_reg_655|   16   |
|tmp_6_0_1_2_reg_608|   16   |
| tmp_6_0_1_reg_597 |   16   |
|tmp_6_0_2_1_reg_705|   16   |
|tmp_6_0_2_2_reg_667|   16   |
| tmp_6_0_2_reg_661 |   16   |
|   tmp_8_reg_575   |   16   |
|    tmp_reg_592    |   16   |
+-------------------+--------+
|       Total       |   508  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_56 |  p0  |   4  |   2  |    8   ||    2    |
|  grp_access_fu_56 |  p3  |   2  |   2  |    4   ||    2    |
|  grp_access_fu_69 |  p0  |   4  |   2  |    8   ||    2    |
|  grp_access_fu_69 |  p3  |   2  |   2  |    4   ||    2    |
| grp_access_fu_124 |  p0  |   5  |   4  |   20   ||    4    |
| grp_access_fu_124 |  p1  |   5  |  16  |   80   ||    16   |
| grp_access_fu_124 |  p3  |   4  |   4  |   16   ||    4    |
| grp_access_fu_124 |  p4  |   4  |  16  |   64   ||    16   |
|     grp_fu_433    |  p1  |   2  |   8  |   16   ||    8    |
|     grp_fu_447    |  p1  |   2  |   8  |   16   ||    8    |
|     grp_fu_460    |  p1  |   2  |   8  |   16   ||    8    |
|     grp_fu_466    |  p1  |   2  |   8  |   16   ||    8    |
|     grp_fu_473    |  p1  |   2  |   8  |   16   ||    8    |
|     grp_fu_480    |  p1  |   2  |   8  |   16   ||    8    |
|     grp_fu_487    |  p1  |   2  |   8  |   16   ||    8    |
|     grp_fu_513    |  p1  |   2  |   8  |   16   ||    8    |
|     grp_fu_526    |  p1  |   2  |   8  |   16   ||    8    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   348  ||  18.879 ||   120   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   27   |    -   |    0   |    0   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   18   |    -   |   120  |
|  Register |    -   |    -   |   508  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   27   |   18   |   508  |   120  |
+-----------+--------+--------+--------+--------+
