 
****************************************
Report : timing
        -path full_clock_expanded
        -delay max
        -input_pins
        -nets
        -max_paths 10
        -transition_time
Design : cmsdk_mcu_system
Version: K-2015.06
Date   : Sun Mar 19 21:19:21 2023
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ss_typical_max_1p62v_125c   Library: sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c
Wire Load Model Mode: Inactive.

  Startpoint: u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded_reg_0_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_ahb_gpio_0/u_iop_gpio/clk_gate_reg_last_datain_reg_0/latch
            (gating element for clock FCLK)
  Path Group: FCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded_reg_0_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded_reg_0_/Q (SDFFRQ_X1_A7TULL)    0.277    0.728    2.728 f
  u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded_0_ (net)     5        0.000      2.728 f
  u_ahb_gpio_0/u_iop_gpio/U206/D (NOR4_XL_A7TULL)        0.277     0.000 *    2.728 f
  u_ahb_gpio_0/u_iop_gpio/U206/Y (NOR4_XL_A7TULL)        1.540     1.151      3.879 r
  u_ahb_gpio_0/u_iop_gpio/n24 (net)             1                  0.000      3.879 r
  u_ahb_gpio_0/u_iop_gpio/U207/D (NAND4_X1_A7TULL)       1.540     0.000 *    3.879 r
  u_ahb_gpio_0/u_iop_gpio/U207/Y (NAND4_X1_A7TULL)       0.592     0.539      4.417 f
  u_ahb_gpio_0/u_iop_gpio/N295 (net)            1                  0.000      4.417 f
  u_ahb_gpio_0/u_iop_gpio/clk_gate_reg_last_datain_reg_0/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_iop_gpio_0000_0000_0_1)    0.000    4.417 f
  u_ahb_gpio_0/u_iop_gpio/clk_gate_reg_last_datain_reg_0/EN (net)    0.000    4.417 f
  u_ahb_gpio_0/u_iop_gpio/clk_gate_reg_last_datain_reg_0/latch/E (TLATNTSCA_X8_A7TULL)    0.592    0.000 *    4.417 f
  data arrival time                                                           4.417

  clock FCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_ahb_gpio_0/u_iop_gpio/clk_gate_reg_last_datain_reg_0/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.597     20.603
  data required time                                                         20.603
  ------------------------------------------------------------------------------------
  data required time                                                         20.603
  data arrival time                                                          -4.417
  ------------------------------------------------------------------------------------
  slack (MET)                                                                16.185


  Startpoint: u_ahb_gpio_1/u_iop_gpio/reg_inttype_padded_reg_12_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_ahb_gpio_1/u_iop_gpio/clk_gate_reg_last_datain_reg_0/latch
            (gating element for clock FCLK)
  Path Group: FCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_ahb_gpio_1/u_iop_gpio/reg_inttype_padded_reg_12_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_ahb_gpio_1/u_iop_gpio/reg_inttype_padded_reg_12_/Q (SDFFRQ_X1_A7TULL)    0.248    0.709    2.709 f
  u_ahb_gpio_1/u_iop_gpio/reg_inttype_padded_12_ (net)     5       0.000      2.709 f
  u_ahb_gpio_1/u_iop_gpio/U197/D (NOR4_XL_A7TULL)        0.248     0.000 *    2.709 f
  u_ahb_gpio_1/u_iop_gpio/U197/Y (NOR4_XL_A7TULL)        1.393     1.060      3.768 r
  u_ahb_gpio_1/u_iop_gpio/n20 (net)             1                  0.000      3.768 r
  u_ahb_gpio_1/u_iop_gpio/U201/A (NAND4_X1_A7TULL)       1.393     0.000 *    3.769 r
  u_ahb_gpio_1/u_iop_gpio/U201/Y (NAND4_X1_A7TULL)       0.661     0.613      4.382 f
  u_ahb_gpio_1/u_iop_gpio/N304 (net)            1                  0.000      4.382 f
  u_ahb_gpio_1/u_iop_gpio/clk_gate_reg_last_datain_reg_0/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_iop_gpio_002a_0000_0_1)    0.000    4.382 f
  u_ahb_gpio_1/u_iop_gpio/clk_gate_reg_last_datain_reg_0/EN (net)    0.000    4.382 f
  u_ahb_gpio_1/u_iop_gpio/clk_gate_reg_last_datain_reg_0/latch/E (TLATNTSCA_X8_A7TULL)    0.661    0.000 *    4.382 f
  data arrival time                                                           4.382

  clock FCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_ahb_gpio_1/u_iop_gpio/clk_gate_reg_last_datain_reg_0/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.613     20.587
  data required time                                                         20.587
  ------------------------------------------------------------------------------------
  data required time                                                         20.587
  data arrival time                                                          -4.382
  ------------------------------------------------------------------------------------
  slack (MET)                                                                16.205


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Bewl85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Dqcl85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Bewl85_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Bewl85_reg/Q (SDFFRQ_X1_A7TULL)    1.333    1.280    3.280 r
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[1] (net)     6    0.000     3.280 r
  u_cortexm0integration/u_cortexm0/u_logic/U3048/B0 (AOI22_X1_A7TULL)    1.333    0.001 *    3.281 r
  u_cortexm0integration/u_cortexm0/u_logic/U3048/Y (AOI22_X1_A7TULL)    0.464    0.510    3.791 f
  u_cortexm0integration/u_cortexm0/u_logic/n1890 (net)     1       0.000      3.791 f
  u_cortexm0integration/u_cortexm0/u_logic/U3050/A0 (OAI211_X2_A7TULL)    0.464    0.000 *    3.791 f
  u_cortexm0integration/u_cortexm0/u_logic/U3050/Y (OAI211_X2_A7TULL)    0.604    0.552    4.343 r
  u_cortexm0integration/u_cortexm0/u_logic/n2009 (net)     3       0.000      4.343 r
  u_cortexm0integration/u_cortexm0/u_logic/U3051/S0 (MXI2_X1_A7TULL)    0.604    0.000 *    4.343 r
  u_cortexm0integration/u_cortexm0/u_logic/U3051/Y (MXI2_X1_A7TULL)    0.511    0.369    4.711 r
  u_cortexm0integration/u_cortexm0/u_logic/n1899 (net)     2       0.000      4.711 r
  u_cortexm0integration/u_cortexm0/u_logic/U3059/A (INV_X1_A7TULL)    0.511    0.000 *    4.711 r
  u_cortexm0integration/u_cortexm0/u_logic/U3059/Y (INV_X1_A7TULL)    0.192    0.191    4.902 f
  u_cortexm0integration/u_cortexm0/u_logic/n1893 (net)     2       0.000      4.902 f
  u_cortexm0integration/u_cortexm0/u_logic/U3061/A1 (OAI21_X1_A7TULL)    0.192    0.000 *    4.902 f
  u_cortexm0integration/u_cortexm0/u_logic/U3061/Y (OAI21_X1_A7TULL)    0.281    0.254    5.156 r
  u_cortexm0integration/u_cortexm0/u_logic/n1894 (net)     1       0.000      5.156 r
  u_cortexm0integration/u_cortexm0/u_logic/U3062/B1 (OAI2BB2_X1_A7TULL)    0.281    0.000 *    5.156 r
  u_cortexm0integration/u_cortexm0/u_logic/U3062/Y (OAI2BB2_X1_A7TULL)    0.204    0.233    5.389 f
  u_cortexm0integration/u_cortexm0/u_logic/n1896 (net)     1       0.000      5.389 f
  u_cortexm0integration/u_cortexm0/u_logic/U3063/A0 (AOI2B1_X1_A7TULL)    0.204    0.000 *    5.389 f
  u_cortexm0integration/u_cortexm0/u_logic/U3063/Y (AOI2B1_X1_A7TULL)    0.485    0.404    5.793 r
  u_cortexm0integration/u_cortexm0/u_logic/n5369 (net)     3       0.000      5.793 r
  u_cortexm0integration/u_cortexm0/u_logic/U3064/A (INV_X1_A7TULL)    0.485    0.000 *    5.793 r
  u_cortexm0integration/u_cortexm0/u_logic/U3064/Y (INV_X1_A7TULL)    0.262    0.275    6.067 f
  u_cortexm0integration/u_cortexm0/u_logic/n2007 (net)     3       0.000      6.067 f
  u_cortexm0integration/u_cortexm0/u_logic/U3066/S0 (MXI2_X1_A7TULL)    0.262    0.000 *    6.067 f
  u_cortexm0integration/u_cortexm0/u_logic/U3066/Y (MXI2_X1_A7TULL)    0.278    0.339    6.407 f
  u_cortexm0integration/u_cortexm0/u_logic/n1949 (net)     2       0.000      6.407 f
  u_cortexm0integration/u_cortexm0/u_logic/U3068/AN (NOR2B_X1_A7TULL)    0.278    0.000 *    6.407 f
  u_cortexm0integration/u_cortexm0/u_logic/U3068/Y (NOR2B_X1_A7TULL)    0.173    0.352    6.758 f
  u_cortexm0integration/u_cortexm0/u_logic/n1906 (net)     2       0.000      6.758 f
  u_cortexm0integration/u_cortexm0/u_logic/U3069/A0N (OAI2BB1_X1_A7TULL)    0.173    0.000 *    6.758 f
  u_cortexm0integration/u_cortexm0/u_logic/U3069/Y (OAI2BB1_X1_A7TULL)    0.178    0.358    7.116 f
  u_cortexm0integration/u_cortexm0/u_logic/n1904 (net)     1       0.000      7.116 f
  u_cortexm0integration/u_cortexm0/u_logic/U3070/C0 (OAI211_X1_A7TULL)    0.178    0.000 *    7.116 f
  u_cortexm0integration/u_cortexm0/u_logic/U3070/Y (OAI211_X1_A7TULL)    0.457    0.196    7.312 r
  u_cortexm0integration/u_cortexm0/u_logic/n5368 (net)     2       0.000      7.312 r
  u_cortexm0integration/u_cortexm0/u_logic/U3071/B (NAND2_X1_A7TULL)    0.457    0.000 *    7.312 r
  u_cortexm0integration/u_cortexm0/u_logic/U3071/Y (NAND2_X1_A7TULL)    0.346    0.334    7.645 f
  u_cortexm0integration/u_cortexm0/u_logic/n5370 (net)     4       0.000      7.645 f
  u_cortexm0integration/u_cortexm0/u_logic/U3072/A (INV_X1_A7TULL)    0.346    0.000 *    7.645 f
  u_cortexm0integration/u_cortexm0/u_logic/U3072/Y (INV_X1_A7TULL)    0.281    0.284    7.929 r
  u_cortexm0integration/u_cortexm0/u_logic/n2012 (net)     3       0.000      7.929 r
  u_cortexm0integration/u_cortexm0/u_logic/U3073/S0 (MXI2_X1_A7TULL)    0.281    0.000 *    7.929 r
  u_cortexm0integration/u_cortexm0/u_logic/U3073/Y (MXI2_X1_A7TULL)    0.481    0.331    8.260 r
  u_cortexm0integration/u_cortexm0/u_logic/n1957 (net)     3       0.000      8.260 r
  u_cortexm0integration/u_cortexm0/u_logic/U3124/B0 (OAI2B2_X1_A7TULL)    0.481    0.000 *    8.260 r
  u_cortexm0integration/u_cortexm0/u_logic/U3124/Y (OAI2B2_X1_A7TULL)    0.211    0.304    8.564 f
  u_cortexm0integration/u_cortexm0/u_logic/n1951 (net)     1       0.000      8.564 f
  u_cortexm0integration/u_cortexm0/u_logic/U3125/B0 (OAI2BB1_X1_A7TULL)    0.211    0.000 *    8.564 f
  u_cortexm0integration/u_cortexm0/u_logic/U3125/Y (OAI2BB1_X1_A7TULL)    0.142    0.160    8.724 r
  u_cortexm0integration/u_cortexm0/u_logic/n1953 (net)     1       0.000      8.724 r
  u_cortexm0integration/u_cortexm0/u_logic/U3126/B (NOR2_X1_A7TULL)    0.142    0.000 *    8.724 r
  u_cortexm0integration/u_cortexm0/u_logic/U3126/Y (NOR2_X1_A7TULL)    0.168    0.147    8.871 f
  u_cortexm0integration/u_cortexm0/u_logic/n2247 (net)     2       0.000      8.871 f
  u_cortexm0integration/u_cortexm0/u_logic/U3127/B (NOR2_X2_A7TULL)    0.168    0.000 *    8.871 f
  u_cortexm0integration/u_cortexm0/u_logic/U3127/Y (NOR2_X2_A7TULL)    0.542    0.403    9.274 r
  u_cortexm0integration/u_cortexm0/u_logic/n5379 (net)     6       0.000      9.274 r
  u_cortexm0integration/u_cortexm0/u_logic/U3128/A (INV_X1_A7TULL)    0.542    0.000 *    9.274 r
  u_cortexm0integration/u_cortexm0/u_logic/U3128/Y (INV_X1_A7TULL)    0.279    0.289    9.563 f
  u_cortexm0integration/u_cortexm0/u_logic/n5376 (net)     3       0.000      9.563 f
  u_cortexm0integration/u_cortexm0/u_logic/U3129/S0 (MXI2_X1_A7TULL)    0.279    0.000 *    9.563 f
  u_cortexm0integration/u_cortexm0/u_logic/U3129/Y (MXI2_X1_A7TULL)    0.323    0.369    9.932 f
  u_cortexm0integration/u_cortexm0/u_logic/n1967 (net)     3       0.000      9.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3132/A0 (OAI21_X1_A7TULL)    0.323    0.000 *    9.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3132/Y (OAI21_X1_A7TULL)    0.262    0.277   10.210 r
  u_cortexm0integration/u_cortexm0/u_logic/n1963 (net)     1       0.000     10.210 r
  u_cortexm0integration/u_cortexm0/u_logic/U3133/B1 (OAI2BB2_X1_A7TULL)    0.262    0.000 *   10.210 r
  u_cortexm0integration/u_cortexm0/u_logic/U3133/Y (OAI2BB2_X1_A7TULL)    0.222    0.247   10.457 f
  u_cortexm0integration/u_cortexm0/u_logic/n1965 (net)     1       0.000     10.457 f
  u_cortexm0integration/u_cortexm0/u_logic/U3134/A (NAND2_X2_A7TULL)    0.222    0.000 *   10.457 f
  u_cortexm0integration/u_cortexm0/u_logic/U3134/Y (NAND2_X2_A7TULL)    0.181    0.175   10.632 r
  u_cortexm0integration/u_cortexm0/u_logic/n2070 (net)     2       0.000     10.632 r
  u_cortexm0integration/u_cortexm0/u_logic/U3135/B (NAND2_X2_A7TULL)    0.181    0.000 *   10.632 r
  u_cortexm0integration/u_cortexm0/u_logic/U3135/Y (NAND2_X2_A7TULL)    0.278    0.233   10.864 f
  u_cortexm0integration/u_cortexm0/u_logic/n5382 (net)     7       0.000     10.864 f
  u_cortexm0integration/u_cortexm0/u_logic/U3136/A (INV_X2_A7TULL)    0.278    0.000 *   10.864 f
  u_cortexm0integration/u_cortexm0/u_logic/U3136/Y (INV_X2_A7TULL)    0.284    0.267   11.132 r
  u_cortexm0integration/u_cortexm0/u_logic/n5393 (net)     5       0.000     11.132 r
  u_cortexm0integration/u_cortexm0/u_logic/U3137/S0 (MXI2_X1_A7TULL)    0.284    0.000 *   11.132 r
  u_cortexm0integration/u_cortexm0/u_logic/U3137/Y (MXI2_X1_A7TULL)    0.406    0.295   11.427 f
  u_cortexm0integration/u_cortexm0/u_logic/n1973 (net)     3       0.000     11.427 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/A1 (OAI211_X1_A7TULL)    0.406    0.000 *   11.427 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/Y (OAI211_X1_A7TULL)    0.382    0.396   11.823 r
  u_cortexm0integration/u_cortexm0/u_logic/n1971 (net)     1       0.000     11.823 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/B0 (OAI2BB1_X2_A7TULL)    0.382    0.000 *   11.823 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/Y (OAI2BB1_X2_A7TULL)    0.125    0.142   11.965 f
  u_cortexm0integration/u_cortexm0/u_logic/n1972 (net)     1       0.000     11.965 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/A0N (OAI2BB1_X2_A7TULL)    0.125    0.000 *   11.965 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/Y (OAI2BB1_X2_A7TULL)    0.271    0.383   12.348 f
  u_cortexm0integration/u_cortexm0/u_logic/n2071 (net)     4       0.000     12.348 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/S0 (MXI2_X1_A7TULL)    0.271    0.000 *   12.348 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/Y (MXI2_X1_A7TULL)    0.323    0.362   12.711 f
  u_cortexm0integration/u_cortexm0/u_logic/n2592 (net)     3       0.000     12.711 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/A0N (OAI2BB1_X2_A7TULL)    0.323    0.000 *   12.711 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/Y (OAI2BB1_X2_A7TULL)    0.128    0.365   13.076 f
  u_cortexm0integration/u_cortexm0/u_logic/n1976 (net)     1       0.000     13.076 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/A1 (OAI22_X1_A7TULL)    0.128    0.000 *   13.076 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/Y (OAI22_X1_A7TULL)    0.353    0.209   13.285 r
  u_cortexm0integration/u_cortexm0/u_logic/n1977 (net)     1       0.000     13.285 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/B0 (OAI21_X1_A7TULL)    0.353    0.000 *   13.285 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/Y (OAI21_X1_A7TULL)    0.233    0.254   13.539 f
  u_cortexm0integration/u_cortexm0/u_logic/n2015 (net)     2       0.000     13.539 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/B0 (OAI21_X1_A7TULL)    0.233    0.000 *   13.539 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/Y (OAI21_X1_A7TULL)    0.544    0.238   13.778 r
  u_cortexm0integration/u_cortexm0/u_logic/n2593 (net)     4       0.000     13.778 r
  u_cortexm0integration/u_cortexm0/u_logic/U3167/A (INV_X1_A7TULL)    0.544    0.000 *   13.778 r
  u_cortexm0integration/u_cortexm0/u_logic/U3167/Y (INV_X1_A7TULL)    0.235    0.238   14.016 f
  u_cortexm0integration/u_cortexm0/u_logic/n2588 (net)     3       0.000     14.016 f
  u_cortexm0integration/u_cortexm0/u_logic/U3987/A1N (AOI2BB2_X1_A7TULL)    0.235    0.000 *   14.016 f
  u_cortexm0integration/u_cortexm0/u_logic/U3987/Y (AOI2BB2_X1_A7TULL)    0.315    0.464   14.480 f
  u_cortexm0integration/u_cortexm0/u_logic/n2598 (net)     1       0.000     14.480 f
  u_cortexm0integration/u_cortexm0/u_logic/U3991/B0 (OAI2BB2_XL_A7TULL)    0.315    0.000 *   14.480 f
  u_cortexm0integration/u_cortexm0/u_logic/U3991/Y (OAI2BB2_XL_A7TULL)    0.411    0.383   14.863 r
  u_cortexm0integration/u_cortexm0/u_logic/n2600 (net)     1       0.000     14.863 r
  u_cortexm0integration/u_cortexm0/u_logic/U3992/B0 (OAI211_X1_A7TULL)    0.411    0.000 *   14.863 r
  u_cortexm0integration/u_cortexm0/u_logic/U3992/Y (OAI211_X1_A7TULL)    0.570    0.426   15.289 f
  u_cortexm0integration/u_cortexm0/u_logic/n2603 (net)     1       0.000     15.289 f
  u_cortexm0integration/u_cortexm0/u_logic/U3993/A1 (AOI21_X1_A7TULL)    0.570    0.000 *   15.289 f
  u_cortexm0integration/u_cortexm0/u_logic/U3993/Y (AOI21_X1_A7TULL)    0.313    0.403   15.692 r
  u_cortexm0integration/u_cortexm0/u_logic/n2605 (net)     1       0.000     15.692 r
  u_cortexm0integration/u_cortexm0/u_logic/U3995/A1 (OAI21_X1_A7TULL)    0.313    0.000 *   15.692 r
  u_cortexm0integration/u_cortexm0/u_logic/U3995/Y (OAI21_X1_A7TULL)    0.534    0.401   16.093 f
  u_cortexm0integration/u_cortexm0/u_logic/net14230 (net)     2    0.000     16.093 f
  u_cortexm0integration/u_cortexm0/u_logic/U4008/A (AND2_X2_A7TULL)    0.534    0.000 *   16.094 f
  u_cortexm0integration/u_cortexm0/u_logic/U4008/Y (AND2_X2_A7TULL)    0.210    0.508   16.601 f
  u_cortexm0integration/u_cortexm0/u_logic/n7393 (net)     5       0.000     16.601 f
  u_cortexm0integration/u_cortexm0/u_logic/U6844/B (NOR2_X1_A7TULL)    0.210    0.000 *   16.601 f
  u_cortexm0integration/u_cortexm0/u_logic/U6844/Y (NOR2_X1_A7TULL)    0.665    0.479   17.081 r
  u_cortexm0integration/u_cortexm0/u_logic/n7333 (net)     5       0.000     17.081 r
  u_cortexm0integration/u_cortexm0/u_logic/U6845/B (NAND2_X1_A7TULL)    0.665    0.000 *   17.081 r
  u_cortexm0integration/u_cortexm0/u_logic/U6845/Y (NAND2_X1_A7TULL)    0.655    0.569   17.650 f
  u_cortexm0integration/u_cortexm0/u_logic/n8412 (net)     8       0.000     17.650 f
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Dqcl85_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_10_27_1)    0.000   17.650 f
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Dqcl85_reg/EN (net)    0.000   17.650 f
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Dqcl85_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.655    0.000 *   17.650 f
  data arrival time                                                          17.650

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Dqcl85_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.612     20.588
  data required time                                                         20.588
  ------------------------------------------------------------------------------------
  data required time                                                         20.588
  data arrival time                                                         -17.650
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 2.938


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Bewl85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Pe4l85_reg_0/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Bewl85_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Bewl85_reg/Q (SDFFRQ_X1_A7TULL)    1.333    1.280    3.280 r
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[1] (net)     6    0.000     3.280 r
  u_cortexm0integration/u_cortexm0/u_logic/U3048/B0 (AOI22_X1_A7TULL)    1.333    0.001 *    3.281 r
  u_cortexm0integration/u_cortexm0/u_logic/U3048/Y (AOI22_X1_A7TULL)    0.464    0.510    3.791 f
  u_cortexm0integration/u_cortexm0/u_logic/n1890 (net)     1       0.000      3.791 f
  u_cortexm0integration/u_cortexm0/u_logic/U3050/A0 (OAI211_X2_A7TULL)    0.464    0.000 *    3.791 f
  u_cortexm0integration/u_cortexm0/u_logic/U3050/Y (OAI211_X2_A7TULL)    0.604    0.552    4.343 r
  u_cortexm0integration/u_cortexm0/u_logic/n2009 (net)     3       0.000      4.343 r
  u_cortexm0integration/u_cortexm0/u_logic/U3051/S0 (MXI2_X1_A7TULL)    0.604    0.000 *    4.343 r
  u_cortexm0integration/u_cortexm0/u_logic/U3051/Y (MXI2_X1_A7TULL)    0.511    0.369    4.711 r
  u_cortexm0integration/u_cortexm0/u_logic/n1899 (net)     2       0.000      4.711 r
  u_cortexm0integration/u_cortexm0/u_logic/U3059/A (INV_X1_A7TULL)    0.511    0.000 *    4.711 r
  u_cortexm0integration/u_cortexm0/u_logic/U3059/Y (INV_X1_A7TULL)    0.192    0.191    4.902 f
  u_cortexm0integration/u_cortexm0/u_logic/n1893 (net)     2       0.000      4.902 f
  u_cortexm0integration/u_cortexm0/u_logic/U3061/A1 (OAI21_X1_A7TULL)    0.192    0.000 *    4.902 f
  u_cortexm0integration/u_cortexm0/u_logic/U3061/Y (OAI21_X1_A7TULL)    0.281    0.254    5.156 r
  u_cortexm0integration/u_cortexm0/u_logic/n1894 (net)     1       0.000      5.156 r
  u_cortexm0integration/u_cortexm0/u_logic/U3062/B1 (OAI2BB2_X1_A7TULL)    0.281    0.000 *    5.156 r
  u_cortexm0integration/u_cortexm0/u_logic/U3062/Y (OAI2BB2_X1_A7TULL)    0.204    0.233    5.389 f
  u_cortexm0integration/u_cortexm0/u_logic/n1896 (net)     1       0.000      5.389 f
  u_cortexm0integration/u_cortexm0/u_logic/U3063/A0 (AOI2B1_X1_A7TULL)    0.204    0.000 *    5.389 f
  u_cortexm0integration/u_cortexm0/u_logic/U3063/Y (AOI2B1_X1_A7TULL)    0.485    0.404    5.793 r
  u_cortexm0integration/u_cortexm0/u_logic/n5369 (net)     3       0.000      5.793 r
  u_cortexm0integration/u_cortexm0/u_logic/U3064/A (INV_X1_A7TULL)    0.485    0.000 *    5.793 r
  u_cortexm0integration/u_cortexm0/u_logic/U3064/Y (INV_X1_A7TULL)    0.262    0.275    6.067 f
  u_cortexm0integration/u_cortexm0/u_logic/n2007 (net)     3       0.000      6.067 f
  u_cortexm0integration/u_cortexm0/u_logic/U3066/S0 (MXI2_X1_A7TULL)    0.262    0.000 *    6.067 f
  u_cortexm0integration/u_cortexm0/u_logic/U3066/Y (MXI2_X1_A7TULL)    0.278    0.339    6.407 f
  u_cortexm0integration/u_cortexm0/u_logic/n1949 (net)     2       0.000      6.407 f
  u_cortexm0integration/u_cortexm0/u_logic/U3068/AN (NOR2B_X1_A7TULL)    0.278    0.000 *    6.407 f
  u_cortexm0integration/u_cortexm0/u_logic/U3068/Y (NOR2B_X1_A7TULL)    0.173    0.352    6.758 f
  u_cortexm0integration/u_cortexm0/u_logic/n1906 (net)     2       0.000      6.758 f
  u_cortexm0integration/u_cortexm0/u_logic/U3069/A0N (OAI2BB1_X1_A7TULL)    0.173    0.000 *    6.758 f
  u_cortexm0integration/u_cortexm0/u_logic/U3069/Y (OAI2BB1_X1_A7TULL)    0.178    0.358    7.116 f
  u_cortexm0integration/u_cortexm0/u_logic/n1904 (net)     1       0.000      7.116 f
  u_cortexm0integration/u_cortexm0/u_logic/U3070/C0 (OAI211_X1_A7TULL)    0.178    0.000 *    7.116 f
  u_cortexm0integration/u_cortexm0/u_logic/U3070/Y (OAI211_X1_A7TULL)    0.457    0.196    7.312 r
  u_cortexm0integration/u_cortexm0/u_logic/n5368 (net)     2       0.000      7.312 r
  u_cortexm0integration/u_cortexm0/u_logic/U3071/B (NAND2_X1_A7TULL)    0.457    0.000 *    7.312 r
  u_cortexm0integration/u_cortexm0/u_logic/U3071/Y (NAND2_X1_A7TULL)    0.346    0.334    7.645 f
  u_cortexm0integration/u_cortexm0/u_logic/n5370 (net)     4       0.000      7.645 f
  u_cortexm0integration/u_cortexm0/u_logic/U3072/A (INV_X1_A7TULL)    0.346    0.000 *    7.645 f
  u_cortexm0integration/u_cortexm0/u_logic/U3072/Y (INV_X1_A7TULL)    0.281    0.284    7.929 r
  u_cortexm0integration/u_cortexm0/u_logic/n2012 (net)     3       0.000      7.929 r
  u_cortexm0integration/u_cortexm0/u_logic/U3073/S0 (MXI2_X1_A7TULL)    0.281    0.000 *    7.929 r
  u_cortexm0integration/u_cortexm0/u_logic/U3073/Y (MXI2_X1_A7TULL)    0.481    0.331    8.260 r
  u_cortexm0integration/u_cortexm0/u_logic/n1957 (net)     3       0.000      8.260 r
  u_cortexm0integration/u_cortexm0/u_logic/U3124/B0 (OAI2B2_X1_A7TULL)    0.481    0.000 *    8.260 r
  u_cortexm0integration/u_cortexm0/u_logic/U3124/Y (OAI2B2_X1_A7TULL)    0.211    0.304    8.564 f
  u_cortexm0integration/u_cortexm0/u_logic/n1951 (net)     1       0.000      8.564 f
  u_cortexm0integration/u_cortexm0/u_logic/U3125/B0 (OAI2BB1_X1_A7TULL)    0.211    0.000 *    8.564 f
  u_cortexm0integration/u_cortexm0/u_logic/U3125/Y (OAI2BB1_X1_A7TULL)    0.142    0.160    8.724 r
  u_cortexm0integration/u_cortexm0/u_logic/n1953 (net)     1       0.000      8.724 r
  u_cortexm0integration/u_cortexm0/u_logic/U3126/B (NOR2_X1_A7TULL)    0.142    0.000 *    8.724 r
  u_cortexm0integration/u_cortexm0/u_logic/U3126/Y (NOR2_X1_A7TULL)    0.168    0.147    8.871 f
  u_cortexm0integration/u_cortexm0/u_logic/n2247 (net)     2       0.000      8.871 f
  u_cortexm0integration/u_cortexm0/u_logic/U3127/B (NOR2_X2_A7TULL)    0.168    0.000 *    8.871 f
  u_cortexm0integration/u_cortexm0/u_logic/U3127/Y (NOR2_X2_A7TULL)    0.542    0.403    9.274 r
  u_cortexm0integration/u_cortexm0/u_logic/n5379 (net)     6       0.000      9.274 r
  u_cortexm0integration/u_cortexm0/u_logic/U3128/A (INV_X1_A7TULL)    0.542    0.000 *    9.274 r
  u_cortexm0integration/u_cortexm0/u_logic/U3128/Y (INV_X1_A7TULL)    0.279    0.289    9.563 f
  u_cortexm0integration/u_cortexm0/u_logic/n5376 (net)     3       0.000      9.563 f
  u_cortexm0integration/u_cortexm0/u_logic/U3129/S0 (MXI2_X1_A7TULL)    0.279    0.000 *    9.563 f
  u_cortexm0integration/u_cortexm0/u_logic/U3129/Y (MXI2_X1_A7TULL)    0.323    0.369    9.932 f
  u_cortexm0integration/u_cortexm0/u_logic/n1967 (net)     3       0.000      9.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3132/A0 (OAI21_X1_A7TULL)    0.323    0.000 *    9.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3132/Y (OAI21_X1_A7TULL)    0.262    0.277   10.210 r
  u_cortexm0integration/u_cortexm0/u_logic/n1963 (net)     1       0.000     10.210 r
  u_cortexm0integration/u_cortexm0/u_logic/U3133/B1 (OAI2BB2_X1_A7TULL)    0.262    0.000 *   10.210 r
  u_cortexm0integration/u_cortexm0/u_logic/U3133/Y (OAI2BB2_X1_A7TULL)    0.222    0.247   10.457 f
  u_cortexm0integration/u_cortexm0/u_logic/n1965 (net)     1       0.000     10.457 f
  u_cortexm0integration/u_cortexm0/u_logic/U3134/A (NAND2_X2_A7TULL)    0.222    0.000 *   10.457 f
  u_cortexm0integration/u_cortexm0/u_logic/U3134/Y (NAND2_X2_A7TULL)    0.181    0.175   10.632 r
  u_cortexm0integration/u_cortexm0/u_logic/n2070 (net)     2       0.000     10.632 r
  u_cortexm0integration/u_cortexm0/u_logic/U3135/B (NAND2_X2_A7TULL)    0.181    0.000 *   10.632 r
  u_cortexm0integration/u_cortexm0/u_logic/U3135/Y (NAND2_X2_A7TULL)    0.278    0.233   10.864 f
  u_cortexm0integration/u_cortexm0/u_logic/n5382 (net)     7       0.000     10.864 f
  u_cortexm0integration/u_cortexm0/u_logic/U3136/A (INV_X2_A7TULL)    0.278    0.000 *   10.864 f
  u_cortexm0integration/u_cortexm0/u_logic/U3136/Y (INV_X2_A7TULL)    0.284    0.267   11.132 r
  u_cortexm0integration/u_cortexm0/u_logic/n5393 (net)     5       0.000     11.132 r
  u_cortexm0integration/u_cortexm0/u_logic/U3137/S0 (MXI2_X1_A7TULL)    0.284    0.000 *   11.132 r
  u_cortexm0integration/u_cortexm0/u_logic/U3137/Y (MXI2_X1_A7TULL)    0.406    0.295   11.427 f
  u_cortexm0integration/u_cortexm0/u_logic/n1973 (net)     3       0.000     11.427 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/A1 (OAI211_X1_A7TULL)    0.406    0.000 *   11.427 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/Y (OAI211_X1_A7TULL)    0.382    0.396   11.823 r
  u_cortexm0integration/u_cortexm0/u_logic/n1971 (net)     1       0.000     11.823 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/B0 (OAI2BB1_X2_A7TULL)    0.382    0.000 *   11.823 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/Y (OAI2BB1_X2_A7TULL)    0.125    0.142   11.965 f
  u_cortexm0integration/u_cortexm0/u_logic/n1972 (net)     1       0.000     11.965 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/A0N (OAI2BB1_X2_A7TULL)    0.125    0.000 *   11.965 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/Y (OAI2BB1_X2_A7TULL)    0.271    0.383   12.348 f
  u_cortexm0integration/u_cortexm0/u_logic/n2071 (net)     4       0.000     12.348 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/S0 (MXI2_X1_A7TULL)    0.271    0.000 *   12.348 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/Y (MXI2_X1_A7TULL)    0.323    0.362   12.711 f
  u_cortexm0integration/u_cortexm0/u_logic/n2592 (net)     3       0.000     12.711 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/A0N (OAI2BB1_X2_A7TULL)    0.323    0.000 *   12.711 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/Y (OAI2BB1_X2_A7TULL)    0.128    0.365   13.076 f
  u_cortexm0integration/u_cortexm0/u_logic/n1976 (net)     1       0.000     13.076 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/A1 (OAI22_X1_A7TULL)    0.128    0.000 *   13.076 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/Y (OAI22_X1_A7TULL)    0.353    0.209   13.285 r
  u_cortexm0integration/u_cortexm0/u_logic/n1977 (net)     1       0.000     13.285 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/B0 (OAI21_X1_A7TULL)    0.353    0.000 *   13.285 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/Y (OAI21_X1_A7TULL)    0.233    0.254   13.539 f
  u_cortexm0integration/u_cortexm0/u_logic/n2015 (net)     2       0.000     13.539 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/B0 (OAI21_X1_A7TULL)    0.233    0.000 *   13.539 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/Y (OAI21_X1_A7TULL)    0.544    0.238   13.778 r
  u_cortexm0integration/u_cortexm0/u_logic/n2593 (net)     4       0.000     13.778 r
  u_cortexm0integration/u_cortexm0/u_logic/U3167/A (INV_X1_A7TULL)    0.544    0.000 *   13.778 r
  u_cortexm0integration/u_cortexm0/u_logic/U3167/Y (INV_X1_A7TULL)    0.235    0.238   14.016 f
  u_cortexm0integration/u_cortexm0/u_logic/n2588 (net)     3       0.000     14.016 f
  u_cortexm0integration/u_cortexm0/u_logic/U3987/A1N (AOI2BB2_X1_A7TULL)    0.235    0.000 *   14.016 f
  u_cortexm0integration/u_cortexm0/u_logic/U3987/Y (AOI2BB2_X1_A7TULL)    0.315    0.464   14.480 f
  u_cortexm0integration/u_cortexm0/u_logic/n2598 (net)     1       0.000     14.480 f
  u_cortexm0integration/u_cortexm0/u_logic/U3991/B0 (OAI2BB2_XL_A7TULL)    0.315    0.000 *   14.480 f
  u_cortexm0integration/u_cortexm0/u_logic/U3991/Y (OAI2BB2_XL_A7TULL)    0.411    0.383   14.863 r
  u_cortexm0integration/u_cortexm0/u_logic/n2600 (net)     1       0.000     14.863 r
  u_cortexm0integration/u_cortexm0/u_logic/U3992/B0 (OAI211_X1_A7TULL)    0.411    0.000 *   14.863 r
  u_cortexm0integration/u_cortexm0/u_logic/U3992/Y (OAI211_X1_A7TULL)    0.570    0.426   15.289 f
  u_cortexm0integration/u_cortexm0/u_logic/n2603 (net)     1       0.000     15.289 f
  u_cortexm0integration/u_cortexm0/u_logic/U3993/A1 (AOI21_X1_A7TULL)    0.570    0.000 *   15.289 f
  u_cortexm0integration/u_cortexm0/u_logic/U3993/Y (AOI21_X1_A7TULL)    0.313    0.403   15.692 r
  u_cortexm0integration/u_cortexm0/u_logic/n2605 (net)     1       0.000     15.692 r
  u_cortexm0integration/u_cortexm0/u_logic/U3995/A1 (OAI21_X1_A7TULL)    0.313    0.000 *   15.692 r
  u_cortexm0integration/u_cortexm0/u_logic/U3995/Y (OAI21_X1_A7TULL)    0.534    0.401   16.093 f
  u_cortexm0integration/u_cortexm0/u_logic/net14230 (net)     2    0.000     16.093 f
  u_cortexm0integration/u_cortexm0/u_logic/U4008/A (AND2_X2_A7TULL)    0.534    0.000 *   16.094 f
  u_cortexm0integration/u_cortexm0/u_logic/U4008/Y (AND2_X2_A7TULL)    0.210    0.508   16.601 f
  u_cortexm0integration/u_cortexm0/u_logic/n7393 (net)     5       0.000     16.601 f
  u_cortexm0integration/u_cortexm0/u_logic/U7354/A (INV_X1_A7TULL)    0.210    0.000 *   16.601 f
  u_cortexm0integration/u_cortexm0/u_logic/U7354/Y (INV_X1_A7TULL)    0.417    0.323   16.925 r
  u_cortexm0integration/u_cortexm0/u_logic/n7595 (net)     8       0.000     16.925 r
  u_cortexm0integration/u_cortexm0/u_logic/U7355/B0 (OAI21_X1_A7TULL)    0.417    0.000 *   16.925 r
  u_cortexm0integration/u_cortexm0/u_logic/U7355/Y (OAI21_X1_A7TULL)    0.260    0.237   17.162 f
  u_cortexm0integration/u_cortexm0/u_logic/net14267 (net)     1    0.000     17.162 f
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Pe4l85_reg_0/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_3)    0.000   17.162 f
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Pe4l85_reg_0/EN (net)    0.000   17.162 f
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Pe4l85_reg_0/latch/E (TLATNTSCA_X8_A7TULL)    0.260    0.000 *   17.162 f
  data arrival time                                                          17.162

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Pe4l85_reg_0/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.503     20.697
  data required time                                                         20.697
  ------------------------------------------------------------------------------------
  data required time                                                         20.697
  data arrival time                                                         -17.162
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 3.535


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/u_ahb_to_apb/clk_gate_wr_reg_reg_0/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg/CK (SDFFSHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg/Q (SDFFSHQ_X2_A7TULL)    0.475    0.616    2.616 r
  u_cortexm0integration/u_cortexm0/u_logic/Iw1l85[2] (net)     7    0.000     2.616 r
  u_cortexm0integration/u_cortexm0/u_logic/U658/B (NAND2_X2_A7TULL)    0.475    0.000 *    2.617 r
  u_cortexm0integration/u_cortexm0/u_logic/U658/Y (NAND2_X2_A7TULL)    0.483    0.428    3.044 f
  u_cortexm0integration/u_cortexm0/u_logic/n80 (net)     3         0.000      3.044 f
  u_cortexm0integration/u_cortexm0/u_logic/U683/A (NOR2_X3_A7TULL)    0.483    0.000 *    3.044 f
  u_cortexm0integration/u_cortexm0/u_logic/U683/Y (NOR2_X3_A7TULL)    0.848    0.664    3.709 r
  u_cortexm0integration/u_cortexm0/u_logic/n81 (net)     8         0.000      3.709 r
  u_cortexm0integration/u_cortexm0/u_logic/U152/A (BUF_X4_A7TULL)    0.848    0.001 *    3.710 r
  u_cortexm0integration/u_cortexm0/u_logic/U152/Y (BUF_X4_A7TULL)    0.680    0.672    4.382 r
  u_cortexm0integration/u_cortexm0/u_logic/n7670 (net)    28       0.000      4.382 r
  u_cortexm0integration/u_cortexm0/u_logic/U686/B0 (AOI22_X1_A7TULL)    0.680    0.000 *    4.382 r
  u_cortexm0integration/u_cortexm0/u_logic/U686/Y (AOI22_X1_A7TULL)    0.364    0.376    4.758 f
  u_cortexm0integration/u_cortexm0/u_logic/n90 (net)     1         0.000      4.758 f
  u_cortexm0integration/u_cortexm0/u_logic/U694/B (NAND4_X1_A7TULL)    0.364    0.000 *    4.758 f
  u_cortexm0integration/u_cortexm0/u_logic/U694/Y (NAND4_X1_A7TULL)    0.204    0.227    4.984 r
  u_cortexm0integration/u_cortexm0/u_logic/n92 (net)     1         0.000      4.984 r
  u_cortexm0integration/u_cortexm0/u_logic/U695/A (INV_X1_A7TULL)    0.204    0.000 *    4.984 r
  u_cortexm0integration/u_cortexm0/u_logic/U695/Y (INV_X1_A7TULL)    0.122    0.137    5.121 f
  u_cortexm0integration/u_cortexm0/u_logic/n93 (net)     1         0.000      5.121 f
  u_cortexm0integration/u_cortexm0/u_logic/U696/C (NAND3B_X2_A7TULL)    0.122    0.000 *    5.121 f
  u_cortexm0integration/u_cortexm0/u_logic/U696/Y (NAND3B_X2_A7TULL)    0.215    0.147    5.268 r
  u_cortexm0integration/u_cortexm0/u_logic/n104 (net)     1        0.000      5.268 r
  u_cortexm0integration/u_cortexm0/u_logic/U716/B (MXI2_X1_A7TULL)    0.215    0.000 *    5.268 r
  u_cortexm0integration/u_cortexm0/u_logic/U716/Y (MXI2_X1_A7TULL)    0.611    0.410    5.677 f
  u_cortexm0integration/u_cortexm0/u_logic/n7263 (net)     4       0.000      5.677 f
  u_cortexm0integration/u_cortexm0/u_logic/U742/B0 (AOI211_X1_A7TULL)    0.611    0.000 *    5.678 f
  u_cortexm0integration/u_cortexm0/u_logic/U742/Y (AOI211_X1_A7TULL)    0.635    0.570    6.247 r
  u_cortexm0integration/u_cortexm0/u_logic/n279 (net)     2        0.000      6.247 r
  u_cortexm0integration/u_cortexm0/u_logic/U898/A (NOR2_X1_A7TULL)    0.635    0.000 *    6.247 r
  u_cortexm0integration/u_cortexm0/u_logic/U898/Y (NOR2_X1_A7TULL)    0.280    0.266    6.514 f
  u_cortexm0integration/u_cortexm0/u_logic/n893 (net)     3        0.000      6.514 f
  u_cortexm0integration/u_cortexm0/u_logic/U952/A (NOR2_X1_A7TULL)    0.280    0.000 *    6.514 f
  u_cortexm0integration/u_cortexm0/u_logic/U952/Y (NOR2_X1_A7TULL)    0.386    0.326    6.839 r
  u_cortexm0integration/u_cortexm0/u_logic/n282 (net)     1        0.000      6.839 r
  u_cortexm0integration/u_cortexm0/u_logic/U1032/A1 (AOI21_X4_A7TULL)    0.386    0.000 *    6.839 r
  u_cortexm0integration/u_cortexm0/u_logic/U1032/Y (AOI21_X4_A7TULL)    0.238    0.220    7.059 f
  u_cortexm0integration/u_cortexm0/u_logic/n849 (net)     2        0.000      7.059 f
  u_cortexm0integration/u_cortexm0/u_logic/U1214/A1 (OAI21_X4_A7TULL)    0.238    0.000 *    7.060 f
  u_cortexm0integration/u_cortexm0/u_logic/U1214/Y (OAI21_X4_A7TULL)    0.319    0.317    7.376 r
  u_cortexm0integration/u_cortexm0/u_logic/n777 (net)     2        0.000      7.376 r
  u_cortexm0integration/u_cortexm0/u_logic/U1597/A (NAND2_X2_A7TULL)    0.319    0.000 *    7.376 r
  u_cortexm0integration/u_cortexm0/u_logic/U1597/Y (NAND2_X2_A7TULL)    0.211    0.208    7.584 f
  u_cortexm0integration/u_cortexm0/u_logic/n743 (net)     1        0.000      7.584 f
  u_cortexm0integration/u_cortexm0/u_logic/U1617/AN (NOR2B_X12_A7TULL)    0.211    0.000 *    7.585 f
  u_cortexm0integration/u_cortexm0/u_logic/U1617/Y (NOR2B_X12_A7TULL)    0.199    0.286    7.871 f
  u_cortexm0integration/u_cortexm0/u_logic/n1485 (net)    15       0.000      7.871 f
  u_cortexm0integration/u_cortexm0/u_logic/U1836/A0 (OAI21_X1_A7TULL)    0.199    0.001 *    7.871 f
  u_cortexm0integration/u_cortexm0/u_logic/U1836/Y (OAI21_X1_A7TULL)    0.316    0.279    8.150 r
  u_cortexm0integration/u_cortexm0/u_logic/n999 (net)     1        0.000      8.150 r
  u_cortexm0integration/u_cortexm0/u_logic/U1881/A (XNOR2_X2_A7TULL)    0.316    0.000 *    8.151 r
  u_cortexm0integration/u_cortexm0/u_logic/U1881/Y (XNOR2_X2_A7TULL)    0.456    0.280    8.430 r
  u_cortexm0integration/u_cortexm0/u_logic/n3077 (net)     2       0.000      8.430 r
  u_cortexm0integration/u_cortexm0/u_logic/U1882/B (NAND2_X2_A7TULL)    0.456    0.000 *    8.430 r
  u_cortexm0integration/u_cortexm0/u_logic/U1882/Y (NAND2_X2_A7TULL)    0.343    0.300    8.730 f
  u_cortexm0integration/u_cortexm0/u_logic/n3424 (net)     3       0.000      8.730 f
  u_cortexm0integration/u_cortexm0/u_logic/U1967/A (NOR2_X8_A7TULL)    0.343    0.000 *    8.730 f
  u_cortexm0integration/u_cortexm0/u_logic/U1967/Y (NOR2_X8_A7TULL)    0.226    0.229    8.960 r
  u_cortexm0integration/u_cortexm0/u_logic/n3402 (net)     3       0.000      8.960 r
  u_cortexm0integration/u_cortexm0/u_logic/U5078/A (INV_X3_A7TULL)    0.226    0.000 *    8.960 r
  u_cortexm0integration/u_cortexm0/u_logic/U5078/Y (INV_X3_A7TULL)    0.105    0.113    9.073 f
  u_cortexm0integration/u_cortexm0/u_logic/n5108 (net)     3       0.000      9.073 f
  u_cortexm0integration/u_cortexm0/u_logic/U5079/A (NOR2_X2_A7TULL)    0.105    0.000 *    9.073 f
  u_cortexm0integration/u_cortexm0/u_logic/U5079/Y (NOR2_X2_A7TULL)    0.204    0.164    9.237 r
  u_cortexm0integration/u_cortexm0/u_logic/n3403 (net)     1       0.000      9.237 r
  u_cortexm0integration/u_cortexm0/u_logic/U5080/A (NAND2_X2_A7TULL)    0.204    0.000 *    9.237 r
  u_cortexm0integration/u_cortexm0/u_logic/U5080/Y (NAND2_X2_A7TULL)    0.157    0.158    9.394 f
  u_cortexm0integration/u_cortexm0/u_logic/n3405 (net)     1       0.000      9.394 f
  u_cortexm0integration/u_cortexm0/u_logic/U5082/A (XOR2_X4_A7TULL)    0.157    0.000 *    9.394 f
  u_cortexm0integration/u_cortexm0/u_logic/U5082/Y (XOR2_X4_A7TULL)    0.195    0.244    9.639 f
  u_cortexm0integration/u_cortexm0/u_logic/n6248 (net)     3       0.000      9.639 f
  u_cortexm0integration/u_cortexm0/u_logic/U5086/A1N (OAI2BB1_X4_A7TULL)    0.195    0.000 *    9.639 f
  u_cortexm0integration/u_cortexm0/u_logic/U5086/Y (OAI2BB1_X4_A7TULL)    0.283    0.366   10.005 f
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[24] (net)     4    0.000   10.005 f
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[24] (cmsdk_mcu_system_cortexm0ds_logic_1)    0.000   10.005 f
  u_cortexm0integration/u_cortexm0/HADDR[24] (net)                 0.000     10.005 f
  u_cortexm0integration/u_cortexm0/HADDR[24] (cmsdk_mcu_system_CORTEXM0DS_1)    0.000   10.005 f
  u_cortexm0integration/HADDR[24] (net)                            0.000     10.005 f
  u_cortexm0integration/HADDR[24] (cmsdk_mcu_system_CORTEXM0INTEGRATION_1)    0.000   10.005 f
  n531 (net)                                                       0.000     10.005 f
  u_addr_decode/haddr[24] (cmsdk_mcu_system_cmsdk_mcu_addr_decode_40010000_40011000_0_f0000000_1)    0.000   10.005 f
  u_addr_decode/haddr[24] (net)                                    0.000     10.005 f
  u_addr_decode/U2/A (NOR2_X3_A7TULL)                    0.283     0.000 *   10.005 f
  u_addr_decode/U2/Y (NOR2_X3_A7TULL)                    0.182     0.191     10.196 r
  u_addr_decode/n2 (net)                        1                  0.000     10.196 r
  u_addr_decode/U4/A (NAND2_X2_A7TULL)                   0.182     0.000 *   10.196 r
  u_addr_decode/U4/Y (NAND2_X2_A7TULL)                   0.121     0.115     10.311 f
  u_addr_decode/n5 (net)                        1                  0.000     10.311 f
  u_addr_decode/U7/AN (NAND3B_X4_A7TULL)                 0.121     0.000 *   10.311 f
  u_addr_decode/U7/Y (NAND3B_X4_A7TULL)                  0.210     0.313     10.623 f
  u_addr_decode/n12 (net)                       3                  0.000     10.623 f
  u_addr_decode/U13/B (NOR4B_X1_A7TULL)                  0.210     0.000 *   10.624 f
  u_addr_decode/U13/Y (NOR4B_X1_A7TULL)                  0.515     0.425     11.049 r
  u_addr_decode/n8 (net)                        1                  0.000     11.049 r
  u_addr_decode/U14/B (NAND2B_X2_A7TULL)                 0.515     0.000 *   11.049 r
  u_addr_decode/U14/Y (NAND2B_X2_A7TULL)                 0.207     0.217     11.266 f
  u_addr_decode/n19 (net)                       3                  0.000     11.266 f
  u_addr_decode/U15/A (NOR2_X1_A7TULL)                   0.207     0.000 *   11.266 f
  u_addr_decode/U15/Y (NOR2_X1_A7TULL)                   1.584     1.001     12.267 r
  u_addr_decode/apbsys_hsel (net)               3                  0.000     12.267 r
  u_addr_decode/apbsys_hsel (cmsdk_mcu_system_cmsdk_mcu_addr_decode_40010000_40011000_0_f0000000_1)    0.000   12.267 r
  apbsys_hsel (net)                                                0.000     12.267 r
  u_apb_subsystem/HSEL (cmsdk_mcu_system_cmsdk_apb_subsystem_APB_EXT_PORT12_ENABLE0_APB_EXT_PORT13_ENABLE0_APB_EXT_PORT14_ENABLE0_APB_EXT_PORT15_ENABLE0_INCLUDE_IRQ_SYNCHRONIZER0_INCLUDE_APB_TEST_SLAVE1_INCLUDE_APB_TIMER01_INCLUDE_APB_TIMER11_INCLUDE_APB_DUALTIMER01_INCLUDE_APB_UART01_INCLUDE_APB_UART11_INCLUDE_APB_UART21_INCLUDE_APB_WATCHDOG1_BE0_1)    0.000   12.267 r
  u_apb_subsystem/HSEL (net)                                       0.000     12.267 r
  u_apb_subsystem/u_ahb_to_apb/HSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_1)    0.000   12.267 r
  u_apb_subsystem/u_ahb_to_apb/HSEL (net)                          0.000     12.267 r
  u_apb_subsystem/u_ahb_to_apb/U124/B (NAND2_X2_A7TULL)    1.584    0.003 *   12.270 r
  u_apb_subsystem/u_ahb_to_apb/U124/Y (NAND2_X2_A7TULL)    0.323    0.289    12.560 f
  u_apb_subsystem/u_ahb_to_apb/n37 (net)        2                  0.000     12.560 f
  u_apb_subsystem/u_ahb_to_apb/U136/B (NOR2B_X1_A7TULL)    0.323    0.000 *   12.560 f
  u_apb_subsystem/u_ahb_to_apb/U136/Y (NOR2B_X1_A7TULL)    0.726    0.554    13.114 r
  u_apb_subsystem/u_ahb_to_apb/apb_select (net)     3              0.000     13.114 r
  u_apb_subsystem/u_ahb_to_apb/clk_gate_wr_reg_reg_0/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_2)    0.000   13.114 r
  u_apb_subsystem/u_ahb_to_apb/clk_gate_wr_reg_reg_0/EN (net)      0.000     13.114 r
  u_apb_subsystem/u_ahb_to_apb/clk_gate_wr_reg_reg_0/latch/E (TLATNTSCA_X8_A7TULL)    0.726    0.001 *   13.115 r
  data arrival time                                                          13.115

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/u_ahb_to_apb/clk_gate_wr_reg_reg_0/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.527     20.673
  data required time                                                         20.673
  ------------------------------------------------------------------------------------
  data required time                                                         20.673
  data arrival time                                                         -13.115
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 7.559


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/W8gl85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_system_rom_table/clk_gate_haddr_reg_reg_1/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/W8gl85_reg/CK (SDFFSHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/W8gl85_reg/Q (SDFFSHQ_X2_A7TULL)    0.433    0.591    2.591 r
  u_cortexm0integration/u_cortexm0/u_logic/M1i675 (net)     5      0.000      2.591 r
  u_cortexm0integration/u_cortexm0/u_logic/U747/B (NAND2_X2_A7TULL)    0.433    0.000 *    2.591 r
  u_cortexm0integration/u_cortexm0/u_logic/U747/Y (NAND2_X2_A7TULL)    0.581    0.476    3.067 f
  u_cortexm0integration/u_cortexm0/u_logic/n121 (net)     4        0.000      3.067 f
  u_cortexm0integration/u_cortexm0/u_logic/U772/A (NOR2_X6_A7TULL)    0.581    0.000 *    3.067 f
  u_cortexm0integration/u_cortexm0/u_logic/U772/Y (NOR2_X6_A7TULL)    1.074    0.829    3.896 r
  u_cortexm0integration/u_cortexm0/u_logic/n294 (net)    32        0.000      3.896 r
  u_cortexm0integration/u_cortexm0/u_logic/U960/B0 (AOI22_X1_A7TULL)    1.074    0.001 *    3.897 r
  u_cortexm0integration/u_cortexm0/u_logic/U960/Y (AOI22_X1_A7TULL)    0.435    0.485    4.382 f
  u_cortexm0integration/u_cortexm0/u_logic/n221 (net)     1        0.000      4.382 f
  u_cortexm0integration/u_cortexm0/u_logic/U961/D (NAND4_X2_A7TULL)    0.435    0.000 *    4.382 f
  u_cortexm0integration/u_cortexm0/u_logic/U961/Y (NAND4_X2_A7TULL)    0.618    0.544    4.926 r
  u_cortexm0integration/u_cortexm0/u_logic/n2765 (net)     3       0.000      4.926 r
  u_cortexm0integration/u_cortexm0/u_logic/U968/AN (NAND2B_X2_A7TULL)    0.618    0.001 *    4.927 r
  u_cortexm0integration/u_cortexm0/u_logic/U968/Y (NAND2B_X2_A7TULL)    0.462    0.527    5.455 r
  u_cortexm0integration/u_cortexm0/u_logic/n5614 (net)     8       0.000      5.455 r
  u_cortexm0integration/u_cortexm0/u_logic/U969/A (NAND2_X2_A7TULL)    0.462    0.000 *    5.455 r
  u_cortexm0integration/u_cortexm0/u_logic/U969/Y (NAND2_X2_A7TULL)    0.155    0.150    5.604 f
  u_cortexm0integration/u_cortexm0/u_logic/n232 (net)     1        0.000      5.604 f
  u_cortexm0integration/u_cortexm0/u_logic/U971/A (NAND2_X1_A7TULL)    0.155    0.000 *    5.604 f
  u_cortexm0integration/u_cortexm0/u_logic/U971/Y (NAND2_X1_A7TULL)    0.238    0.188    5.792 r
  u_cortexm0integration/u_cortexm0/u_logic/n233 (net)     1        0.000      5.792 r
  u_cortexm0integration/u_cortexm0/u_logic/U972/A (XNOR2_X4_A7TULL)    0.238    0.000 *    5.792 r
  u_cortexm0integration/u_cortexm0/u_logic/U972/Y (XNOR2_X4_A7TULL)    0.501    0.284    6.076 r
  u_cortexm0integration/u_cortexm0/u_logic/n5616 (net)     5       0.000      6.076 r
  u_cortexm0integration/u_cortexm0/u_logic/U994/A (NAND2_X2_A7TULL)    0.501    0.000 *    6.076 r
  u_cortexm0integration/u_cortexm0/u_logic/U994/Y (NAND2_X2_A7TULL)    0.228    0.224    6.300 f
  u_cortexm0integration/u_cortexm0/u_logic/n905 (net)     3        0.000      6.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U1028/A0 (OAI21_X1_A7TULL)    0.228    0.000 *    6.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U1028/Y (OAI21_X1_A7TULL)    0.557    0.429    6.729 r
  u_cortexm0integration/u_cortexm0/u_logic/n886 (net)     2        0.000      6.729 r
  u_cortexm0integration/u_cortexm0/u_logic/U1751/A (INV_X1_A7TULL)    0.557    0.000 *    6.729 r
  u_cortexm0integration/u_cortexm0/u_logic/U1751/Y (INV_X1_A7TULL)    0.215    0.213    6.943 f
  u_cortexm0integration/u_cortexm0/u_logic/n896 (net)     2        0.000      6.943 f
  u_cortexm0integration/u_cortexm0/u_logic/U1759/B (XOR2_X1_A7TULL)    0.215    0.000 *    6.943 f
  u_cortexm0integration/u_cortexm0/u_logic/U1759/Y (XOR2_X1_A7TULL)    0.525    0.367    7.310 r
  u_cortexm0integration/u_cortexm0/u_logic/n2537 (net)     2       0.000      7.310 r
  u_cortexm0integration/u_cortexm0/u_logic/U1783/A (NAND2_X2_A7TULL)    0.525    0.000 *    7.310 r
  u_cortexm0integration/u_cortexm0/u_logic/U1783/Y (NAND2_X2_A7TULL)    0.203    0.198    7.508 f
  u_cortexm0integration/u_cortexm0/u_logic/n1570 (net)     2       0.000      7.508 f
  u_cortexm0integration/u_cortexm0/u_logic/U1784/B (NOR2_X1_A7TULL)    0.203    0.000 *    7.508 f
  u_cortexm0integration/u_cortexm0/u_logic/U1784/Y (NOR2_X1_A7TULL)    0.395    0.326    7.835 r
  u_cortexm0integration/u_cortexm0/u_logic/n2459 (net)     2       0.000      7.835 r
  u_cortexm0integration/u_cortexm0/u_logic/U1785/B (NAND2_X2_A7TULL)    0.395    0.000 *    7.835 r
  u_cortexm0integration/u_cortexm0/u_logic/U1785/Y (NAND2_X2_A7TULL)    0.257    0.217    8.052 f
  u_cortexm0integration/u_cortexm0/u_logic/n1563 (net)     2       0.000      8.052 f
  u_cortexm0integration/u_cortexm0/u_logic/U1786/B (NOR2_X3_A7TULL)    0.257    0.000 *    8.052 f
  u_cortexm0integration/u_cortexm0/u_logic/U1786/Y (NOR2_X3_A7TULL)    0.225    0.241    8.294 r
  u_cortexm0integration/u_cortexm0/u_logic/n1711 (net)     2       0.000      8.294 r
  u_cortexm0integration/u_cortexm0/u_logic/U1787/B (NAND2_X2_A7TULL)    0.225    0.000 *    8.294 r
  u_cortexm0integration/u_cortexm0/u_logic/U1787/Y (NAND2_X2_A7TULL)    0.189    0.181    8.475 f
  u_cortexm0integration/u_cortexm0/u_logic/n1727 (net)     2       0.000      8.475 f
  u_cortexm0integration/u_cortexm0/u_logic/U2738/A (INV_X1_A7TULL)    0.189    0.000 *    8.475 f
  u_cortexm0integration/u_cortexm0/u_logic/U2738/Y (INV_X1_A7TULL)    0.224    0.204    8.679 r
  u_cortexm0integration/u_cortexm0/u_logic/n1745 (net)     3       0.000      8.679 r
  u_cortexm0integration/u_cortexm0/u_logic/U2757/B (NAND2_X1_A7TULL)    0.224    0.000 *    8.679 r
  u_cortexm0integration/u_cortexm0/u_logic/U2757/Y (NAND2_X1_A7TULL)    0.231    0.218    8.898 f
  u_cortexm0integration/u_cortexm0/u_logic/n3386 (net)     2       0.000      8.898 f
  u_cortexm0integration/u_cortexm0/u_logic/U2758/A (NOR2_X1_A7TULL)    0.231    0.000 *    8.898 f
  u_cortexm0integration/u_cortexm0/u_logic/U2758/Y (NOR2_X1_A7TULL)    0.252    0.225    9.123 r
  u_cortexm0integration/u_cortexm0/u_logic/n1748 (net)     1       0.000      9.123 r
  u_cortexm0integration/u_cortexm0/u_logic/U2759/A (XNOR2_X1_A7TULL)    0.252    0.000 *    9.123 r
  u_cortexm0integration/u_cortexm0/u_logic/U2759/Y (XNOR2_X1_A7TULL)    0.449    0.299    9.422 f
  u_cortexm0integration/u_cortexm0/u_logic/n6205 (net)     4       0.000      9.422 f
  u_cortexm0integration/u_cortexm0/u_logic/U2764/A1N (OAI2BB1_X2_A7TULL)    0.449    0.000 *    9.422 f
  u_cortexm0integration/u_cortexm0/u_logic/U2764/Y (OAI2BB1_X2_A7TULL)    0.609    0.701   10.123 f
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[13] (net)     6    0.000   10.123 f
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[13] (cmsdk_mcu_system_cortexm0ds_logic_1)    0.000   10.123 f
  u_cortexm0integration/u_cortexm0/HADDR[13] (net)                 0.000     10.123 f
  u_cortexm0integration/u_cortexm0/HADDR[13] (cmsdk_mcu_system_CORTEXM0DS_1)    0.000   10.123 f
  u_cortexm0integration/HADDR[13] (net)                            0.000     10.123 f
  u_cortexm0integration/HADDR[13] (cmsdk_mcu_system_CORTEXM0INTEGRATION_1)    0.000   10.123 f
  n542 (net)                                                       0.000     10.123 f
  u_addr_decode/haddr[13] (cmsdk_mcu_system_cmsdk_mcu_addr_decode_40010000_40011000_0_f0000000_1)    0.000   10.123 f
  u_addr_decode/haddr[13] (net)                                    0.000     10.123 f
  u_addr_decode/U18/B (NOR2_X1_A7TULL)                   0.609     0.000 *   10.124 f
  u_addr_decode/U18/Y (NOR2_X1_A7TULL)                   0.297     0.302     10.426 r
  u_addr_decode/n10 (net)                       1                  0.000     10.426 r
  u_addr_decode/U19/B (NAND2B_X1_A7TULL)                 0.297     0.000 *   10.426 r
  u_addr_decode/U19/Y (NAND2B_X1_A7TULL)                 0.225     0.217     10.643 f
  u_addr_decode/n18 (net)                       2                  0.000     10.643 f
  u_addr_decode/U20/A (NOR3_X1_A7TULL)                   0.225     0.000 *   10.643 f
  u_addr_decode/U20/Y (NOR3_X1_A7TULL)                   0.425     0.288     10.931 r
  u_addr_decode/n11 (net)                       1                  0.000     10.931 r
  u_addr_decode/U21/C (NAND3_X1_A7TULL)                  0.425     0.000 *   10.931 r
  u_addr_decode/U21/Y (NAND3_X1_A7TULL)                  0.274     0.254     11.185 f
  u_addr_decode/n14 (net)                       1                  0.000     11.185 f
  u_addr_decode/U23/AN (NAND3B_X1_A7TULL)                0.274     0.000 *   11.185 f
  u_addr_decode/U23/Y (NAND3B_X1_A7TULL)                 0.276     0.445     11.630 f
  u_addr_decode/n15 (net)                       1                  0.000     11.630 f
  u_addr_decode/U24/A (INV_X1_A7TULL)                    0.276     0.000 *   11.630 f
  u_addr_decode/U24/Y (INV_X1_A7TULL)                    0.133     0.146     11.776 r
  u_addr_decode/n16 (net)                       1                  0.000     11.776 r
  u_addr_decode/U25/B (AND2_X2_A7TULL)                   0.133     0.000 *   11.776 r
  u_addr_decode/U25/Y (AND2_X2_A7TULL)                   0.587     0.532     12.308 r
  u_addr_decode/sysrom_hsel (net)               3                  0.000     12.308 r
  u_addr_decode/sysrom_hsel (cmsdk_mcu_system_cmsdk_mcu_addr_decode_40010000_40011000_0_f0000000_1)    0.000   12.308 r
  sysrom_hsel (net)                                                0.000     12.308 r
  u_system_rom_table/HSEL (cmsdk_mcu_system_cmsdk_ahb_cs_rom_table_f0000000_e00ff000_1_f0200000_0_1)    0.000   12.308 r
  u_system_rom_table/HSEL (net)                                    0.000     12.308 r
  u_system_rom_table/U30/B (AND2_X2_A7TULL)              0.587     0.004 *   12.311 r
  u_system_rom_table/U30/Y (AND2_X2_A7TULL)              0.113     0.328     12.640 r
  u_system_rom_table/n29 (net)                  1                  0.000     12.640 r
  u_system_rom_table/clk_gate_haddr_reg_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_79)    0.000   12.640 r
  u_system_rom_table/clk_gate_haddr_reg_reg_1/EN (net)             0.000     12.640 r
  u_system_rom_table/clk_gate_haddr_reg_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.113    0.000 *   12.640 r
  data arrival time                                                          12.640

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_system_rom_table/clk_gate_haddr_reg_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.391     20.809
  data required time                                                         20.809
  ------------------------------------------------------------------------------------
  data required time                                                         20.809
  data arrival time                                                         -12.640
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 8.169


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cmsdk_mcu_sysctrl/clk_gate_reg_addr_reg_1/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg/CK (SDFFSHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg/Q (SDFFSHQ_X2_A7TULL)    0.475    0.616    2.616 r
  u_cortexm0integration/u_cortexm0/u_logic/Iw1l85[2] (net)     7    0.000     2.616 r
  u_cortexm0integration/u_cortexm0/u_logic/U658/B (NAND2_X2_A7TULL)    0.475    0.000 *    2.617 r
  u_cortexm0integration/u_cortexm0/u_logic/U658/Y (NAND2_X2_A7TULL)    0.483    0.428    3.044 f
  u_cortexm0integration/u_cortexm0/u_logic/n80 (net)     3         0.000      3.044 f
  u_cortexm0integration/u_cortexm0/u_logic/U683/A (NOR2_X3_A7TULL)    0.483    0.000 *    3.044 f
  u_cortexm0integration/u_cortexm0/u_logic/U683/Y (NOR2_X3_A7TULL)    0.848    0.664    3.709 r
  u_cortexm0integration/u_cortexm0/u_logic/n81 (net)     8         0.000      3.709 r
  u_cortexm0integration/u_cortexm0/u_logic/U152/A (BUF_X4_A7TULL)    0.848    0.001 *    3.710 r
  u_cortexm0integration/u_cortexm0/u_logic/U152/Y (BUF_X4_A7TULL)    0.680    0.672    4.382 r
  u_cortexm0integration/u_cortexm0/u_logic/n7670 (net)    28       0.000      4.382 r
  u_cortexm0integration/u_cortexm0/u_logic/U686/B0 (AOI22_X1_A7TULL)    0.680    0.000 *    4.382 r
  u_cortexm0integration/u_cortexm0/u_logic/U686/Y (AOI22_X1_A7TULL)    0.364    0.376    4.758 f
  u_cortexm0integration/u_cortexm0/u_logic/n90 (net)     1         0.000      4.758 f
  u_cortexm0integration/u_cortexm0/u_logic/U694/B (NAND4_X1_A7TULL)    0.364    0.000 *    4.758 f
  u_cortexm0integration/u_cortexm0/u_logic/U694/Y (NAND4_X1_A7TULL)    0.204    0.227    4.984 r
  u_cortexm0integration/u_cortexm0/u_logic/n92 (net)     1         0.000      4.984 r
  u_cortexm0integration/u_cortexm0/u_logic/U695/A (INV_X1_A7TULL)    0.204    0.000 *    4.984 r
  u_cortexm0integration/u_cortexm0/u_logic/U695/Y (INV_X1_A7TULL)    0.122    0.137    5.121 f
  u_cortexm0integration/u_cortexm0/u_logic/n93 (net)     1         0.000      5.121 f
  u_cortexm0integration/u_cortexm0/u_logic/U696/C (NAND3B_X2_A7TULL)    0.122    0.000 *    5.121 f
  u_cortexm0integration/u_cortexm0/u_logic/U696/Y (NAND3B_X2_A7TULL)    0.215    0.147    5.268 r
  u_cortexm0integration/u_cortexm0/u_logic/n104 (net)     1        0.000      5.268 r
  u_cortexm0integration/u_cortexm0/u_logic/U716/B (MXI2_X1_A7TULL)    0.215    0.000 *    5.268 r
  u_cortexm0integration/u_cortexm0/u_logic/U716/Y (MXI2_X1_A7TULL)    0.611    0.410    5.677 f
  u_cortexm0integration/u_cortexm0/u_logic/n7263 (net)     4       0.000      5.677 f
  u_cortexm0integration/u_cortexm0/u_logic/U742/B0 (AOI211_X1_A7TULL)    0.611    0.000 *    5.678 f
  u_cortexm0integration/u_cortexm0/u_logic/U742/Y (AOI211_X1_A7TULL)    0.635    0.570    6.247 r
  u_cortexm0integration/u_cortexm0/u_logic/n279 (net)     2        0.000      6.247 r
  u_cortexm0integration/u_cortexm0/u_logic/U898/A (NOR2_X1_A7TULL)    0.635    0.000 *    6.247 r
  u_cortexm0integration/u_cortexm0/u_logic/U898/Y (NOR2_X1_A7TULL)    0.280    0.266    6.514 f
  u_cortexm0integration/u_cortexm0/u_logic/n893 (net)     3        0.000      6.514 f
  u_cortexm0integration/u_cortexm0/u_logic/U952/A (NOR2_X1_A7TULL)    0.280    0.000 *    6.514 f
  u_cortexm0integration/u_cortexm0/u_logic/U952/Y (NOR2_X1_A7TULL)    0.386    0.326    6.839 r
  u_cortexm0integration/u_cortexm0/u_logic/n282 (net)     1        0.000      6.839 r
  u_cortexm0integration/u_cortexm0/u_logic/U1032/A1 (AOI21_X4_A7TULL)    0.386    0.000 *    6.839 r
  u_cortexm0integration/u_cortexm0/u_logic/U1032/Y (AOI21_X4_A7TULL)    0.238    0.220    7.059 f
  u_cortexm0integration/u_cortexm0/u_logic/n849 (net)     2        0.000      7.059 f
  u_cortexm0integration/u_cortexm0/u_logic/U1214/A1 (OAI21_X4_A7TULL)    0.238    0.000 *    7.060 f
  u_cortexm0integration/u_cortexm0/u_logic/U1214/Y (OAI21_X4_A7TULL)    0.319    0.317    7.376 r
  u_cortexm0integration/u_cortexm0/u_logic/n777 (net)     2        0.000      7.376 r
  u_cortexm0integration/u_cortexm0/u_logic/U1597/A (NAND2_X2_A7TULL)    0.319    0.000 *    7.376 r
  u_cortexm0integration/u_cortexm0/u_logic/U1597/Y (NAND2_X2_A7TULL)    0.211    0.208    7.584 f
  u_cortexm0integration/u_cortexm0/u_logic/n743 (net)     1        0.000      7.584 f
  u_cortexm0integration/u_cortexm0/u_logic/U1617/AN (NOR2B_X12_A7TULL)    0.211    0.000 *    7.585 f
  u_cortexm0integration/u_cortexm0/u_logic/U1617/Y (NOR2B_X12_A7TULL)    0.199    0.286    7.871 f
  u_cortexm0integration/u_cortexm0/u_logic/n1485 (net)    15       0.000      7.871 f
  u_cortexm0integration/u_cortexm0/u_logic/U1836/A0 (OAI21_X1_A7TULL)    0.199    0.001 *    7.871 f
  u_cortexm0integration/u_cortexm0/u_logic/U1836/Y (OAI21_X1_A7TULL)    0.316    0.279    8.150 r
  u_cortexm0integration/u_cortexm0/u_logic/n999 (net)     1        0.000      8.150 r
  u_cortexm0integration/u_cortexm0/u_logic/U1881/A (XNOR2_X2_A7TULL)    0.316    0.000 *    8.151 r
  u_cortexm0integration/u_cortexm0/u_logic/U1881/Y (XNOR2_X2_A7TULL)    0.456    0.280    8.430 r
  u_cortexm0integration/u_cortexm0/u_logic/n3077 (net)     2       0.000      8.430 r
  u_cortexm0integration/u_cortexm0/u_logic/U1882/B (NAND2_X2_A7TULL)    0.456    0.000 *    8.430 r
  u_cortexm0integration/u_cortexm0/u_logic/U1882/Y (NAND2_X2_A7TULL)    0.343    0.300    8.730 f
  u_cortexm0integration/u_cortexm0/u_logic/n3424 (net)     3       0.000      8.730 f
  u_cortexm0integration/u_cortexm0/u_logic/U1967/A (NOR2_X8_A7TULL)    0.343    0.000 *    8.730 f
  u_cortexm0integration/u_cortexm0/u_logic/U1967/Y (NOR2_X8_A7TULL)    0.226    0.229    8.960 r
  u_cortexm0integration/u_cortexm0/u_logic/n3402 (net)     3       0.000      8.960 r
  u_cortexm0integration/u_cortexm0/u_logic/U5078/A (INV_X3_A7TULL)    0.226    0.000 *    8.960 r
  u_cortexm0integration/u_cortexm0/u_logic/U5078/Y (INV_X3_A7TULL)    0.105    0.113    9.073 f
  u_cortexm0integration/u_cortexm0/u_logic/n5108 (net)     3       0.000      9.073 f
  u_cortexm0integration/u_cortexm0/u_logic/U5079/A (NOR2_X2_A7TULL)    0.105    0.000 *    9.073 f
  u_cortexm0integration/u_cortexm0/u_logic/U5079/Y (NOR2_X2_A7TULL)    0.204    0.164    9.237 r
  u_cortexm0integration/u_cortexm0/u_logic/n3403 (net)     1       0.000      9.237 r
  u_cortexm0integration/u_cortexm0/u_logic/U5080/A (NAND2_X2_A7TULL)    0.204    0.000 *    9.237 r
  u_cortexm0integration/u_cortexm0/u_logic/U5080/Y (NAND2_X2_A7TULL)    0.157    0.158    9.394 f
  u_cortexm0integration/u_cortexm0/u_logic/n3405 (net)     1       0.000      9.394 f
  u_cortexm0integration/u_cortexm0/u_logic/U5082/A (XOR2_X4_A7TULL)    0.157    0.000 *    9.394 f
  u_cortexm0integration/u_cortexm0/u_logic/U5082/Y (XOR2_X4_A7TULL)    0.195    0.244    9.639 f
  u_cortexm0integration/u_cortexm0/u_logic/n6248 (net)     3       0.000      9.639 f
  u_cortexm0integration/u_cortexm0/u_logic/U5086/A1N (OAI2BB1_X4_A7TULL)    0.195    0.000 *    9.639 f
  u_cortexm0integration/u_cortexm0/u_logic/U5086/Y (OAI2BB1_X4_A7TULL)    0.283    0.366   10.005 f
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[24] (net)     4    0.000   10.005 f
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[24] (cmsdk_mcu_system_cortexm0ds_logic_1)    0.000   10.005 f
  u_cortexm0integration/u_cortexm0/HADDR[24] (net)                 0.000     10.005 f
  u_cortexm0integration/u_cortexm0/HADDR[24] (cmsdk_mcu_system_CORTEXM0DS_1)    0.000   10.005 f
  u_cortexm0integration/HADDR[24] (net)                            0.000     10.005 f
  u_cortexm0integration/HADDR[24] (cmsdk_mcu_system_CORTEXM0INTEGRATION_1)    0.000   10.005 f
  n531 (net)                                                       0.000     10.005 f
  u_addr_decode/haddr[24] (cmsdk_mcu_system_cmsdk_mcu_addr_decode_40010000_40011000_0_f0000000_1)    0.000   10.005 f
  u_addr_decode/haddr[24] (net)                                    0.000     10.005 f
  u_addr_decode/U2/A (NOR2_X3_A7TULL)                    0.283     0.000 *   10.005 f
  u_addr_decode/U2/Y (NOR2_X3_A7TULL)                    0.182     0.191     10.196 r
  u_addr_decode/n2 (net)                        1                  0.000     10.196 r
  u_addr_decode/U4/A (NAND2_X2_A7TULL)                   0.182     0.000 *   10.196 r
  u_addr_decode/U4/Y (NAND2_X2_A7TULL)                   0.121     0.115     10.311 f
  u_addr_decode/n5 (net)                        1                  0.000     10.311 f
  u_addr_decode/U7/AN (NAND3B_X4_A7TULL)                 0.121     0.000 *   10.311 f
  u_addr_decode/U7/Y (NAND3B_X4_A7TULL)                  0.210     0.313     10.623 f
  u_addr_decode/n12 (net)                       3                  0.000     10.623 f
  u_addr_decode/U13/B (NOR4B_X1_A7TULL)                  0.210     0.000 *   10.624 f
  u_addr_decode/U13/Y (NOR4B_X1_A7TULL)                  0.515     0.425     11.049 r
  u_addr_decode/n8 (net)                        1                  0.000     11.049 r
  u_addr_decode/U14/B (NAND2B_X2_A7TULL)                 0.515     0.000 *   11.049 r
  u_addr_decode/U14/Y (NAND2B_X2_A7TULL)                 0.207     0.217     11.266 f
  u_addr_decode/n19 (net)                       3                  0.000     11.266 f
  u_addr_decode/U17/A (NOR2_X1_A7TULL)                   0.207     0.000 *   11.266 f
  u_addr_decode/U17/Y (NOR2_X1_A7TULL)                   0.316     0.254     11.521 r
  u_addr_decode/n21 (net)                       2                  0.000     11.521 r
  u_addr_decode/U29/A (AND2_X2_A7TULL)                   0.316     0.000 *   11.521 r
  u_addr_decode/U29/Y (AND2_X2_A7TULL)                   0.511     0.533     12.053 r
  u_addr_decode/sysctrl_hsel (net)              2                  0.000     12.053 r
  u_addr_decode/sysctrl_hsel (cmsdk_mcu_system_cmsdk_mcu_addr_decode_40010000_40011000_0_f0000000_1)    0.000   12.053 r
  sysctrl_hsel (net)                                               0.000     12.053 r
  u_cmsdk_mcu_sysctrl/HSEL (cmsdk_mcu_system_cmsdk_mcu_sysctrl_BE0_1)    0.000   12.053 r
  u_cmsdk_mcu_sysctrl/HSEL (net)                                   0.000     12.053 r
  u_cmsdk_mcu_sysctrl/U21/B (AND2_X2_A7TULL)             0.511     0.003 *   12.056 r
  u_cmsdk_mcu_sysctrl/U21/Y (AND2_X2_A7TULL)             0.155     0.351     12.408 r
  u_cmsdk_mcu_sysctrl/n60 (net)                 2                  0.000     12.408 r
  u_cmsdk_mcu_sysctrl/clk_gate_reg_addr_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_78)    0.000   12.408 r
  u_cmsdk_mcu_sysctrl/clk_gate_reg_addr_reg_1/EN (net)             0.000     12.408 r
  u_cmsdk_mcu_sysctrl/clk_gate_reg_addr_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.155    0.000 *   12.408 r
  data arrival time                                                          12.408

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_cmsdk_mcu_sysctrl/clk_gate_reg_addr_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.403     20.797
  data required time                                                         20.797
  ------------------------------------------------------------------------------------
  data required time                                                         20.797
  data arrival time                                                         -12.408
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 8.389


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/A4bl85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Ml6l85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/A4bl85_reg/CK (SDFFRQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/A4bl85_reg/Q (SDFFRQ_X2_A7TULL)    0.794    0.982    2.982 r
  u_cortexm0integration/u_cortexm0/u_logic/n8987 (net)     5       0.000      2.982 r
  u_cortexm0integration/u_cortexm0/u_logic/U2524/A (INV_X1_A7TULL)    0.794    0.000 *    2.983 r
  u_cortexm0integration/u_cortexm0/u_logic/U2524/Y (INV_X1_A7TULL)    0.482    0.496    3.478 f
  u_cortexm0integration/u_cortexm0/u_logic/n6554 (net)     3       0.000      3.478 f
  u_cortexm0integration/u_cortexm0/u_logic/U2525/B (NOR2_X2_A7TULL)    0.482    0.000 *    3.478 f
  u_cortexm0integration/u_cortexm0/u_logic/U2525/Y (NOR2_X2_A7TULL)    0.704    0.580    4.058 r
  u_cortexm0integration/u_cortexm0/u_logic/n1608 (net)     5       0.000      4.058 r
  u_cortexm0integration/u_cortexm0/u_logic/U2577/B (NAND3_X2_A7TULL)    0.704    0.000 *    4.058 r
  u_cortexm0integration/u_cortexm0/u_logic/U2577/Y (NAND3_X2_A7TULL)    0.519    0.415    4.473 f
  u_cortexm0integration/u_cortexm0/u_logic/n1622 (net)     4       0.000      4.473 f
  u_cortexm0integration/u_cortexm0/u_logic/U2591/B (NOR2_X1_A7TULL)    0.519    0.000 *    4.473 f
  u_cortexm0integration/u_cortexm0/u_logic/U2591/Y (NOR2_X1_A7TULL)    0.771    0.620    5.094 r
  u_cortexm0integration/u_cortexm0/u_logic/n3198 (net)     4       0.000      5.094 r
  u_cortexm0integration/u_cortexm0/u_logic/U2592/B1 (AOI22_X1_A7TULL)    0.771    0.000 *    5.094 r
  u_cortexm0integration/u_cortexm0/u_logic/U2592/Y (AOI22_X1_A7TULL)    0.401    0.360    5.453 f
  u_cortexm0integration/u_cortexm0/u_logic/n1618 (net)     1       0.000      5.453 f
  u_cortexm0integration/u_cortexm0/u_logic/U2593/C0 (OAI2B11_XL_A7TULL)    0.401    0.000 *    5.453 f
  u_cortexm0integration/u_cortexm0/u_logic/U2593/Y (OAI2B11_XL_A7TULL)    0.650    0.329    5.782 r
  u_cortexm0integration/u_cortexm0/u_logic/n1632 (net)     1       0.000      5.782 r
  u_cortexm0integration/u_cortexm0/u_logic/U2603/AN (NAND4B_X1_A7TULL)    0.650    0.000 *    5.782 r
  u_cortexm0integration/u_cortexm0/u_logic/U2603/Y (NAND4B_X1_A7TULL)    0.275    0.376    6.158 r
  u_cortexm0integration/u_cortexm0/u_logic/n1633 (net)     1       0.000      6.158 r
  u_cortexm0integration/u_cortexm0/u_logic/U2604/D (NOR4_X2_A7TULL)    0.275    0.000 *    6.158 r
  u_cortexm0integration/u_cortexm0/u_logic/U2604/Y (NOR4_X2_A7TULL)    0.222    0.241    6.399 f
  u_cortexm0integration/u_cortexm0/u_logic/n2602 (net)     5       0.000      6.399 f
  u_cortexm0integration/u_cortexm0/u_logic/U2630/A1 (AOI211_X2_A7TULL)    0.222    0.000 *    6.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U2630/Y (AOI211_X2_A7TULL)    0.443    0.456    6.856 r
  u_cortexm0integration/u_cortexm0/u_logic/n1660 (net)     1       0.000      6.856 r
  u_cortexm0integration/u_cortexm0/u_logic/U2631/B0 (AOI2BB1_X2_A7TULL)    0.443    0.000 *    6.856 r
  u_cortexm0integration/u_cortexm0/u_logic/U2631/Y (AOI2BB1_X2_A7TULL)    0.213    0.232    7.088 f
  u_cortexm0integration/u_cortexm0/u_logic/n1664 (net)     1       0.000      7.088 f
  u_cortexm0integration/u_cortexm0/u_logic/U2637/A1N (OAI2BB1_X2_A7TULL)    0.213    0.001 *    7.089 f
  u_cortexm0integration/u_cortexm0/u_logic/U2637/Y (OAI2BB1_X2_A7TULL)    0.343    0.461    7.550 f
  u_cortexm0integration/u_cortexm0/u_logic/n6680 (net)     4       0.000      7.550 f
  u_cortexm0integration/u_cortexm0/u_logic/U2640/A (NAND2_X1_A7TULL)    0.343    0.001 *    7.550 f
  u_cortexm0integration/u_cortexm0/u_logic/U2640/Y (NAND2_X1_A7TULL)    0.181    0.198    7.749 r
  u_cortexm0integration/u_cortexm0/u_logic/n1666 (net)     1       0.000      7.749 r
  u_cortexm0integration/u_cortexm0/u_logic/U2641/B (NAND2B_X2_A7TULL)    0.181    0.000 *    7.749 r
  u_cortexm0integration/u_cortexm0/u_logic/U2641/Y (NAND2B_X2_A7TULL)    0.143    0.135    7.884 f
  u_cortexm0integration/u_cortexm0/u_logic/n6547 (net)     2       0.000      7.884 f
  u_cortexm0integration/u_cortexm0/u_logic/U2645/A0 (OAI21_X1_A7TULL)    0.143    0.000 *    7.884 f
  u_cortexm0integration/u_cortexm0/u_logic/U2645/Y (OAI21_X1_A7TULL)    0.394    0.306    8.190 r
  u_cortexm0integration/u_cortexm0/u_logic/n1672 (net)     1       0.000      8.190 r
  u_cortexm0integration/u_cortexm0/u_logic/U2648/B0 (OAI211_X4_A7TULL)    0.394    0.000 *    8.190 r
  u_cortexm0integration/u_cortexm0/u_logic/U2648/Y (OAI211_X4_A7TULL)    0.694    0.551    8.741 f
  u_cortexm0integration/u_cortexm0/u_logic/lockup_o (net)     5    0.000      8.741 f
  u_cortexm0integration/u_cortexm0/u_logic/U2701/AN (NAND2B_X1_A7TULL)    0.694    0.000 *    8.741 f
  u_cortexm0integration/u_cortexm0/u_logic/U2701/Y (NAND2B_X1_A7TULL)    0.219    0.546    9.287 f
  u_cortexm0integration/u_cortexm0/u_logic/n2513 (net)     2       0.000      9.287 f
  u_cortexm0integration/u_cortexm0/u_logic/U2706/A (NOR2_X1_A7TULL)    0.219    0.000 *    9.287 f
  u_cortexm0integration/u_cortexm0/u_logic/U2706/Y (NOR2_X1_A7TULL)    0.258    0.233    9.519 r
  u_cortexm0integration/u_cortexm0/u_logic/n1703 (net)     1       0.000      9.519 r
  u_cortexm0integration/u_cortexm0/u_logic/U2707/B (NAND2_X1_A7TULL)    0.258    0.000 *    9.519 r
  u_cortexm0integration/u_cortexm0/u_logic/U2707/Y (NAND2_X1_A7TULL)    0.195    0.200    9.720 f
  u_cortexm0integration/u_cortexm0/u_logic/n7252 (net)     2       0.000      9.720 f
  u_cortexm0integration/u_cortexm0/u_logic/U2711/A (NOR2_X1_A7TULL)    0.195    0.000 *    9.720 f
  u_cortexm0integration/u_cortexm0/u_logic/U2711/Y (NOR2_X1_A7TULL)    1.051    0.685   10.405 r
  u_cortexm0integration/u_cortexm0/u_logic/n8431 (net)     4       0.000     10.405 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Ml6l85_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_3_20_1)    0.000   10.405 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Ml6l85_reg/EN (net)    0.000   10.405 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Ml6l85_reg/latch/E (TLATNTSCA_X8_A7TULL)    1.051    0.001 *   10.406 r
  data arrival time                                                          10.406

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Ml6l85_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.561     20.639
  data required time                                                         20.639
  ------------------------------------------------------------------------------------
  data required time                                                         20.639
  data arrival time                                                         -10.406
  ------------------------------------------------------------------------------------
  slack (MET)                                                                10.233


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_0_clk_gate_Ryrl85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/CK (SDFFSQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/Q (SDFFSQ_X2_A7TULL)    0.420    0.820    2.820 r
  u_cortexm0integration/u_cortexm0/u_logic/X5p675 (net)     8      0.000      2.820 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/A (BUF_X5_A7TULL)    0.420    0.000 *    2.820 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/Y (BUF_X5_A7TULL)    0.733    0.628    3.448 r
  u_cortexm0integration/u_cortexm0/u_logic/n2236 (net)    29       0.000      3.448 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/B (NAND2B_X2_A7TULL)    0.733    0.002 *    3.451 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/Y (NAND2B_X2_A7TULL)    1.174    0.901    4.352 f
  u_cortexm0integration/u_cortexm0/u_logic/n6990 (net)    23       0.000      4.352 f
  u_cortexm0integration/u_cortexm0/u_logic/U911/A (INV_X1_A7TULL)    1.174    0.003 *    4.355 f
  u_cortexm0integration/u_cortexm0/u_logic/U911/Y (INV_X1_A7TULL)    0.966    0.969    5.324 r
  u_cortexm0integration/u_cortexm0/u_logic/n2693 (net)    11       0.000      5.324 r
  u_cortexm0integration/u_cortexm0/u_logic/U3613/A (NAND2_X1_A7TULL)    0.966    0.002 *    5.326 r
  u_cortexm0integration/u_cortexm0/u_logic/U3613/Y (NAND2_X1_A7TULL)    0.537    0.517    5.844 f
  u_cortexm0integration/u_cortexm0/u_logic/n6917 (net)     3       0.000      5.844 f
  u_cortexm0integration/u_cortexm0/u_logic/U3614/B0 (OAI21_X1_A7TULL)    0.537    0.000 *    5.844 f
  u_cortexm0integration/u_cortexm0/u_logic/U3614/Y (OAI21_X1_A7TULL)    0.647    0.378    6.222 r
  u_cortexm0integration/u_cortexm0/u_logic/n2352 (net)     1       0.000      6.222 r
  u_cortexm0integration/u_cortexm0/u_logic/U3615/A (NAND2_X1_A7TULL)    0.647    0.001 *    6.222 r
  u_cortexm0integration/u_cortexm0/u_logic/U3615/Y (NAND2_X1_A7TULL)    0.261    0.235    6.457 f
  u_cortexm0integration/u_cortexm0/u_logic/n2357 (net)     1       0.000      6.457 f
  u_cortexm0integration/u_cortexm0/u_logic/U3621/B (NAND4_X1_A7TULL)    0.261    0.000 *    6.457 f
  u_cortexm0integration/u_cortexm0/u_logic/U3621/Y (NAND4_X1_A7TULL)    0.228    0.194    6.651 r
  u_cortexm0integration/u_cortexm0/u_logic/n2359 (net)     1       0.000      6.651 r
  u_cortexm0integration/u_cortexm0/u_logic/U3622/A (INV_X1_A7TULL)    0.228    0.000 *    6.651 r
  u_cortexm0integration/u_cortexm0/u_logic/U3622/Y (INV_X1_A7TULL)    0.126    0.142    6.793 f
  u_cortexm0integration/u_cortexm0/u_logic/n2379 (net)     1       0.000      6.793 f
  u_cortexm0integration/u_cortexm0/u_logic/U3646/A (NAND4_X2_A7TULL)    0.126    0.000 *    6.793 f
  u_cortexm0integration/u_cortexm0/u_logic/U3646/Y (NAND4_X2_A7TULL)    0.270    0.175    6.969 r
  u_cortexm0integration/u_cortexm0/u_logic/n2481 (net)     3       0.000      6.969 r
  u_cortexm0integration/u_cortexm0/u_logic/U3650/A (NAND2_X1_A7TULL)    0.270    0.000 *    6.969 r
  u_cortexm0integration/u_cortexm0/u_logic/U3650/Y (NAND2_X1_A7TULL)    0.149    0.163    7.132 f
  u_cortexm0integration/u_cortexm0/u_logic/n2382 (net)     1       0.000      7.132 f
  u_cortexm0integration/u_cortexm0/u_logic/U3651/AN (NAND2B_X1_A7TULL)    0.149    0.000 *    7.132 f
  u_cortexm0integration/u_cortexm0/u_logic/U3651/Y (NAND2B_X1_A7TULL)    0.432    0.394    7.526 f
  u_cortexm0integration/u_cortexm0/u_logic/n2525 (net)     3       0.000      7.526 f
  u_cortexm0integration/u_cortexm0/u_logic/U3677/A (NOR2_X1_A7TULL)    0.432    0.000 *    7.526 f
  u_cortexm0integration/u_cortexm0/u_logic/U3677/Y (NOR2_X1_A7TULL)    0.442    0.372    7.898 r
  u_cortexm0integration/u_cortexm0/u_logic/n2561 (net)     3       0.000      7.898 r
  u_cortexm0integration/u_cortexm0/u_logic/U3684/A (NAND2_X1_A7TULL)    0.442    0.000 *    7.898 r
  u_cortexm0integration/u_cortexm0/u_logic/U3684/Y (NAND2_X1_A7TULL)    0.431    0.398    8.296 f
  u_cortexm0integration/u_cortexm0/u_logic/n7443 (net)     5       0.000      8.296 f
  u_cortexm0integration/u_cortexm0/u_logic/U5146/B (AND2_X2_A7TULL)    0.431    0.000 *    8.296 f
  u_cortexm0integration/u_cortexm0/u_logic/U5146/Y (AND2_X2_A7TULL)    0.177    0.475    8.771 f
  u_cortexm0integration/u_cortexm0/u_logic/n3475 (net)     4       0.000      8.771 f
  u_cortexm0integration/u_cortexm0/u_logic/U5147/A (NOR2_X1_A7TULL)    0.177    0.000 *    8.771 f
  u_cortexm0integration/u_cortexm0/u_logic/U5147/Y (NOR2_X1_A7TULL)    0.754    0.508    9.279 r
  u_cortexm0integration/u_cortexm0/u_logic/n8335 (net)     1       0.000      9.279 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_0_clk_gate_Ryrl85_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_62)    0.000    9.279 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_0_clk_gate_Ryrl85_reg/EN (net)    0.000    9.279 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_0_clk_gate_Ryrl85_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.754    0.001 *    9.280 r
  data arrival time                                                           9.280

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_0_clk_gate_Ryrl85_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.530     20.670
  data required time                                                         20.670
  ------------------------------------------------------------------------------------
  data required time                                                         20.670
  data arrival time                                                          -9.280
  ------------------------------------------------------------------------------------
  slack (MET)                                                                11.390


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_0_clk_gate_T68l85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/CK (SDFFSQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/Q (SDFFSQ_X2_A7TULL)    0.420    0.820    2.820 r
  u_cortexm0integration/u_cortexm0/u_logic/X5p675 (net)     8      0.000      2.820 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/A (BUF_X5_A7TULL)    0.420    0.000 *    2.820 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/Y (BUF_X5_A7TULL)    0.733    0.628    3.448 r
  u_cortexm0integration/u_cortexm0/u_logic/n2236 (net)    29       0.000      3.448 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/B (NAND2B_X2_A7TULL)    0.733    0.002 *    3.451 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/Y (NAND2B_X2_A7TULL)    1.174    0.901    4.352 f
  u_cortexm0integration/u_cortexm0/u_logic/n6990 (net)    23       0.000      4.352 f
  u_cortexm0integration/u_cortexm0/u_logic/U911/A (INV_X1_A7TULL)    1.174    0.003 *    4.355 f
  u_cortexm0integration/u_cortexm0/u_logic/U911/Y (INV_X1_A7TULL)    0.966    0.969    5.324 r
  u_cortexm0integration/u_cortexm0/u_logic/n2693 (net)    11       0.000      5.324 r
  u_cortexm0integration/u_cortexm0/u_logic/U3613/A (NAND2_X1_A7TULL)    0.966    0.002 *    5.326 r
  u_cortexm0integration/u_cortexm0/u_logic/U3613/Y (NAND2_X1_A7TULL)    0.537    0.517    5.844 f
  u_cortexm0integration/u_cortexm0/u_logic/n6917 (net)     3       0.000      5.844 f
  u_cortexm0integration/u_cortexm0/u_logic/U3614/B0 (OAI21_X1_A7TULL)    0.537    0.000 *    5.844 f
  u_cortexm0integration/u_cortexm0/u_logic/U3614/Y (OAI21_X1_A7TULL)    0.647    0.378    6.222 r
  u_cortexm0integration/u_cortexm0/u_logic/n2352 (net)     1       0.000      6.222 r
  u_cortexm0integration/u_cortexm0/u_logic/U3615/A (NAND2_X1_A7TULL)    0.647    0.001 *    6.222 r
  u_cortexm0integration/u_cortexm0/u_logic/U3615/Y (NAND2_X1_A7TULL)    0.261    0.235    6.457 f
  u_cortexm0integration/u_cortexm0/u_logic/n2357 (net)     1       0.000      6.457 f
  u_cortexm0integration/u_cortexm0/u_logic/U3621/B (NAND4_X1_A7TULL)    0.261    0.000 *    6.457 f
  u_cortexm0integration/u_cortexm0/u_logic/U3621/Y (NAND4_X1_A7TULL)    0.228    0.194    6.651 r
  u_cortexm0integration/u_cortexm0/u_logic/n2359 (net)     1       0.000      6.651 r
  u_cortexm0integration/u_cortexm0/u_logic/U3622/A (INV_X1_A7TULL)    0.228    0.000 *    6.651 r
  u_cortexm0integration/u_cortexm0/u_logic/U3622/Y (INV_X1_A7TULL)    0.126    0.142    6.793 f
  u_cortexm0integration/u_cortexm0/u_logic/n2379 (net)     1       0.000      6.793 f
  u_cortexm0integration/u_cortexm0/u_logic/U3646/A (NAND4_X2_A7TULL)    0.126    0.000 *    6.793 f
  u_cortexm0integration/u_cortexm0/u_logic/U3646/Y (NAND4_X2_A7TULL)    0.270    0.175    6.969 r
  u_cortexm0integration/u_cortexm0/u_logic/n2481 (net)     3       0.000      6.969 r
  u_cortexm0integration/u_cortexm0/u_logic/U3650/A (NAND2_X1_A7TULL)    0.270    0.000 *    6.969 r
  u_cortexm0integration/u_cortexm0/u_logic/U3650/Y (NAND2_X1_A7TULL)    0.149    0.163    7.132 f
  u_cortexm0integration/u_cortexm0/u_logic/n2382 (net)     1       0.000      7.132 f
  u_cortexm0integration/u_cortexm0/u_logic/U3651/AN (NAND2B_X1_A7TULL)    0.149    0.000 *    7.132 f
  u_cortexm0integration/u_cortexm0/u_logic/U3651/Y (NAND2B_X1_A7TULL)    0.432    0.394    7.526 f
  u_cortexm0integration/u_cortexm0/u_logic/n2525 (net)     3       0.000      7.526 f
  u_cortexm0integration/u_cortexm0/u_logic/U3677/A (NOR2_X1_A7TULL)    0.432    0.000 *    7.526 f
  u_cortexm0integration/u_cortexm0/u_logic/U3677/Y (NOR2_X1_A7TULL)    0.442    0.372    7.898 r
  u_cortexm0integration/u_cortexm0/u_logic/n2561 (net)     3       0.000      7.898 r
  u_cortexm0integration/u_cortexm0/u_logic/U3684/A (NAND2_X1_A7TULL)    0.442    0.000 *    7.898 r
  u_cortexm0integration/u_cortexm0/u_logic/U3684/Y (NAND2_X1_A7TULL)    0.431    0.398    8.296 f
  u_cortexm0integration/u_cortexm0/u_logic/n7443 (net)     5       0.000      8.296 f
  u_cortexm0integration/u_cortexm0/u_logic/U5146/B (AND2_X2_A7TULL)    0.431    0.000 *    8.296 f
  u_cortexm0integration/u_cortexm0/u_logic/U5146/Y (AND2_X2_A7TULL)    0.177    0.475    8.771 f
  u_cortexm0integration/u_cortexm0/u_logic/n3475 (net)     4       0.000      8.771 f
  u_cortexm0integration/u_cortexm0/u_logic/U5160/A (NOR2_X1_A7TULL)    0.177    0.000 *    8.771 f
  u_cortexm0integration/u_cortexm0/u_logic/U5160/Y (NOR2_X1_A7TULL)    0.715    0.486    9.257 r
  u_cortexm0integration/u_cortexm0/u_logic/n8333 (net)     1       0.000      9.257 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_0_clk_gate_T68l85_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_60)    0.000    9.257 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_0_clk_gate_T68l85_reg/EN (net)    0.000    9.257 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_0_clk_gate_T68l85_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.715    0.001 *    9.258 r
  data arrival time                                                           9.258

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_0_clk_gate_T68l85_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.526     20.674
  data required time                                                         20.674
  ------------------------------------------------------------------------------------
  data required time                                                         20.674
  data arrival time                                                          -9.258
  ------------------------------------------------------------------------------------
  slack (MET)                                                                11.416


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Dunl85_reg_0/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/CK (SDFFSQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/Q (SDFFSQ_X2_A7TULL)    0.420    0.820    2.820 r
  u_cortexm0integration/u_cortexm0/u_logic/X5p675 (net)     8      0.000      2.820 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/A (BUF_X5_A7TULL)    0.420    0.000 *    2.820 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/Y (BUF_X5_A7TULL)    0.733    0.628    3.448 r
  u_cortexm0integration/u_cortexm0/u_logic/n2236 (net)    29       0.000      3.448 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/B (NAND2B_X2_A7TULL)    0.733    0.002 *    3.451 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/Y (NAND2B_X2_A7TULL)    1.174    0.901    4.352 f
  u_cortexm0integration/u_cortexm0/u_logic/n6990 (net)    23       0.000      4.352 f
  u_cortexm0integration/u_cortexm0/u_logic/U911/A (INV_X1_A7TULL)    1.174    0.003 *    4.355 f
  u_cortexm0integration/u_cortexm0/u_logic/U911/Y (INV_X1_A7TULL)    0.966    0.969    5.324 r
  u_cortexm0integration/u_cortexm0/u_logic/n2693 (net)    11       0.000      5.324 r
  u_cortexm0integration/u_cortexm0/u_logic/U3613/A (NAND2_X1_A7TULL)    0.966    0.002 *    5.326 r
  u_cortexm0integration/u_cortexm0/u_logic/U3613/Y (NAND2_X1_A7TULL)    0.537    0.517    5.844 f
  u_cortexm0integration/u_cortexm0/u_logic/n6917 (net)     3       0.000      5.844 f
  u_cortexm0integration/u_cortexm0/u_logic/U3614/B0 (OAI21_X1_A7TULL)    0.537    0.000 *    5.844 f
  u_cortexm0integration/u_cortexm0/u_logic/U3614/Y (OAI21_X1_A7TULL)    0.647    0.378    6.222 r
  u_cortexm0integration/u_cortexm0/u_logic/n2352 (net)     1       0.000      6.222 r
  u_cortexm0integration/u_cortexm0/u_logic/U3615/A (NAND2_X1_A7TULL)    0.647    0.001 *    6.222 r
  u_cortexm0integration/u_cortexm0/u_logic/U3615/Y (NAND2_X1_A7TULL)    0.261    0.235    6.457 f
  u_cortexm0integration/u_cortexm0/u_logic/n2357 (net)     1       0.000      6.457 f
  u_cortexm0integration/u_cortexm0/u_logic/U3621/B (NAND4_X1_A7TULL)    0.261    0.000 *    6.457 f
  u_cortexm0integration/u_cortexm0/u_logic/U3621/Y (NAND4_X1_A7TULL)    0.228    0.194    6.651 r
  u_cortexm0integration/u_cortexm0/u_logic/n2359 (net)     1       0.000      6.651 r
  u_cortexm0integration/u_cortexm0/u_logic/U3622/A (INV_X1_A7TULL)    0.228    0.000 *    6.651 r
  u_cortexm0integration/u_cortexm0/u_logic/U3622/Y (INV_X1_A7TULL)    0.126    0.142    6.793 f
  u_cortexm0integration/u_cortexm0/u_logic/n2379 (net)     1       0.000      6.793 f
  u_cortexm0integration/u_cortexm0/u_logic/U3646/A (NAND4_X2_A7TULL)    0.126    0.000 *    6.793 f
  u_cortexm0integration/u_cortexm0/u_logic/U3646/Y (NAND4_X2_A7TULL)    0.270    0.175    6.969 r
  u_cortexm0integration/u_cortexm0/u_logic/n2481 (net)     3       0.000      6.969 r
  u_cortexm0integration/u_cortexm0/u_logic/U3650/A (NAND2_X1_A7TULL)    0.270    0.000 *    6.969 r
  u_cortexm0integration/u_cortexm0/u_logic/U3650/Y (NAND2_X1_A7TULL)    0.149    0.163    7.132 f
  u_cortexm0integration/u_cortexm0/u_logic/n2382 (net)     1       0.000      7.132 f
  u_cortexm0integration/u_cortexm0/u_logic/U3651/AN (NAND2B_X1_A7TULL)    0.149    0.000 *    7.132 f
  u_cortexm0integration/u_cortexm0/u_logic/U3651/Y (NAND2B_X1_A7TULL)    0.432    0.394    7.526 f
  u_cortexm0integration/u_cortexm0/u_logic/n2525 (net)     3       0.000      7.526 f
  u_cortexm0integration/u_cortexm0/u_logic/U3677/A (NOR2_X1_A7TULL)    0.432    0.000 *    7.526 f
  u_cortexm0integration/u_cortexm0/u_logic/U3677/Y (NOR2_X1_A7TULL)    0.442    0.372    7.898 r
  u_cortexm0integration/u_cortexm0/u_logic/n2561 (net)     3       0.000      7.898 r
  u_cortexm0integration/u_cortexm0/u_logic/U3684/A (NAND2_X1_A7TULL)    0.442    0.000 *    7.898 r
  u_cortexm0integration/u_cortexm0/u_logic/U3684/Y (NAND2_X1_A7TULL)    0.431    0.398    8.296 f
  u_cortexm0integration/u_cortexm0/u_logic/n7443 (net)     5       0.000      8.296 f
  u_cortexm0integration/u_cortexm0/u_logic/U3695/A (NOR2_X2_A7TULL)    0.431    0.000 *    8.296 f
  u_cortexm0integration/u_cortexm0/u_logic/U3695/Y (NOR2_X2_A7TULL)    1.251    0.881    9.177 r
  u_cortexm0integration/u_cortexm0/u_logic/n8241 (net)     6       0.000      9.177 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Dunl85_reg_0/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5)    0.000    9.177 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Dunl85_reg_0/EN (net)    0.000    9.177 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Dunl85_reg_0/latch/E (TLATNTSCA_X8_A7TULL)    1.251    0.000 *    9.177 r
  data arrival time                                                           9.177

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Dunl85_reg_0/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.582     20.618
  data required time                                                         20.618
  ------------------------------------------------------------------------------------
  data required time                                                         20.618
  data arrival time                                                          -9.177
  ------------------------------------------------------------------------------------
  slack (MET)                                                                11.441


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Q95l85_reg_0/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/CK (SDFFSQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/Q (SDFFSQ_X2_A7TULL)    0.420    0.820    2.820 r
  u_cortexm0integration/u_cortexm0/u_logic/X5p675 (net)     8      0.000      2.820 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/A (BUF_X5_A7TULL)    0.420    0.000 *    2.820 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/Y (BUF_X5_A7TULL)    0.733    0.628    3.448 r
  u_cortexm0integration/u_cortexm0/u_logic/n2236 (net)    29       0.000      3.448 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/B (NAND2B_X2_A7TULL)    0.733    0.002 *    3.451 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/Y (NAND2B_X2_A7TULL)    1.174    0.901    4.352 f
  u_cortexm0integration/u_cortexm0/u_logic/n6990 (net)    23       0.000      4.352 f
  u_cortexm0integration/u_cortexm0/u_logic/U911/A (INV_X1_A7TULL)    1.174    0.003 *    4.355 f
  u_cortexm0integration/u_cortexm0/u_logic/U911/Y (INV_X1_A7TULL)    0.966    0.969    5.324 r
  u_cortexm0integration/u_cortexm0/u_logic/n2693 (net)    11       0.000      5.324 r
  u_cortexm0integration/u_cortexm0/u_logic/U3613/A (NAND2_X1_A7TULL)    0.966    0.002 *    5.326 r
  u_cortexm0integration/u_cortexm0/u_logic/U3613/Y (NAND2_X1_A7TULL)    0.537    0.517    5.844 f
  u_cortexm0integration/u_cortexm0/u_logic/n6917 (net)     3       0.000      5.844 f
  u_cortexm0integration/u_cortexm0/u_logic/U3614/B0 (OAI21_X1_A7TULL)    0.537    0.000 *    5.844 f
  u_cortexm0integration/u_cortexm0/u_logic/U3614/Y (OAI21_X1_A7TULL)    0.647    0.378    6.222 r
  u_cortexm0integration/u_cortexm0/u_logic/n2352 (net)     1       0.000      6.222 r
  u_cortexm0integration/u_cortexm0/u_logic/U3615/A (NAND2_X1_A7TULL)    0.647    0.001 *    6.222 r
  u_cortexm0integration/u_cortexm0/u_logic/U3615/Y (NAND2_X1_A7TULL)    0.261    0.235    6.457 f
  u_cortexm0integration/u_cortexm0/u_logic/n2357 (net)     1       0.000      6.457 f
  u_cortexm0integration/u_cortexm0/u_logic/U3621/B (NAND4_X1_A7TULL)    0.261    0.000 *    6.457 f
  u_cortexm0integration/u_cortexm0/u_logic/U3621/Y (NAND4_X1_A7TULL)    0.228    0.194    6.651 r
  u_cortexm0integration/u_cortexm0/u_logic/n2359 (net)     1       0.000      6.651 r
  u_cortexm0integration/u_cortexm0/u_logic/U3622/A (INV_X1_A7TULL)    0.228    0.000 *    6.651 r
  u_cortexm0integration/u_cortexm0/u_logic/U3622/Y (INV_X1_A7TULL)    0.126    0.142    6.793 f
  u_cortexm0integration/u_cortexm0/u_logic/n2379 (net)     1       0.000      6.793 f
  u_cortexm0integration/u_cortexm0/u_logic/U3646/A (NAND4_X2_A7TULL)    0.126    0.000 *    6.793 f
  u_cortexm0integration/u_cortexm0/u_logic/U3646/Y (NAND4_X2_A7TULL)    0.270    0.175    6.969 r
  u_cortexm0integration/u_cortexm0/u_logic/n2481 (net)     3       0.000      6.969 r
  u_cortexm0integration/u_cortexm0/u_logic/U3650/A (NAND2_X1_A7TULL)    0.270    0.000 *    6.969 r
  u_cortexm0integration/u_cortexm0/u_logic/U3650/Y (NAND2_X1_A7TULL)    0.149    0.163    7.132 f
  u_cortexm0integration/u_cortexm0/u_logic/n2382 (net)     1       0.000      7.132 f
  u_cortexm0integration/u_cortexm0/u_logic/U3651/AN (NAND2B_X1_A7TULL)    0.149    0.000 *    7.132 f
  u_cortexm0integration/u_cortexm0/u_logic/U3651/Y (NAND2B_X1_A7TULL)    0.432    0.394    7.526 f
  u_cortexm0integration/u_cortexm0/u_logic/n2525 (net)     3       0.000      7.526 f
  u_cortexm0integration/u_cortexm0/u_logic/U3677/A (NOR2_X1_A7TULL)    0.432    0.000 *    7.526 f
  u_cortexm0integration/u_cortexm0/u_logic/U3677/Y (NOR2_X1_A7TULL)    0.442    0.372    7.898 r
  u_cortexm0integration/u_cortexm0/u_logic/n2561 (net)     3       0.000      7.898 r
  u_cortexm0integration/u_cortexm0/u_logic/U3684/A (NAND2_X1_A7TULL)    0.442    0.000 *    7.898 r
  u_cortexm0integration/u_cortexm0/u_logic/U3684/Y (NAND2_X1_A7TULL)    0.431    0.398    8.296 f
  u_cortexm0integration/u_cortexm0/u_logic/n7443 (net)     5       0.000      8.296 f
  u_cortexm0integration/u_cortexm0/u_logic/U7313/A (NOR3_X1_A7TULL)    0.431    0.000 *    8.296 f
  u_cortexm0integration/u_cortexm0/u_logic/U7313/Y (NOR3_X1_A7TULL)    1.257    0.869    9.165 r
  u_cortexm0integration/u_cortexm0/u_logic/Swe775 (net)     1      0.000      9.165 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Q95l85_reg_0/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_4)    0.000    9.165 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Q95l85_reg_0/EN (net)    0.000    9.165 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Q95l85_reg_0/latch/E (TLATNTSCA_X8_A7TULL)    1.257    0.001 *    9.165 r
  data arrival time                                                           9.165

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Q95l85_reg_0/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.582     20.618
  data required time                                                         20.618
  ------------------------------------------------------------------------------------
  data required time                                                         20.618
  data arrival time                                                          -9.165
  ------------------------------------------------------------------------------------
  slack (MET)                                                                11.452


  Startpoint: sram_hrdata[31]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Mpml85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  input external delay                                            12.000     14.000 f
  sram_hrdata[31] (in)                                   0.118     0.011     14.011 f
  sram_hrdata[31] (net)                         1                  0.000     14.011 f
  U430/A (CLKBUF_X2_A7TULL)                              0.118     0.000 *   14.011 f
  U430/Y (CLKBUF_X2_A7TULL)                              0.111     0.234     14.245 f
  n630 (net)                                    1                  0.000     14.245 f
  u_ahb_slave_mux_sys_bus/HRDATA1[31] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_1)    0.000   14.245 f
  u_ahb_slave_mux_sys_bus/HRDATA1[31] (net)                        0.000     14.245 f
  u_ahb_slave_mux_sys_bus/U85/B1 (AOI22_X1_A7TULL)       0.111     0.000 *   14.245 f
  u_ahb_slave_mux_sys_bus/U85/Y (AOI22_X1_A7TULL)        0.905     0.662     14.907 r
  u_ahb_slave_mux_sys_bus/n49 (net)             1                  0.000     14.907 r
  u_ahb_slave_mux_sys_bus/U86/B0 (OAI2B11_X2_A7TULL)     0.905     0.001 *   14.908 r
  u_ahb_slave_mux_sys_bus/U86/Y (OAI2B11_X2_A7TULL)      0.539     0.538     15.446 f
  u_ahb_slave_mux_sys_bus/HRDATA[31] (net)      2                  0.000     15.446 f
  u_ahb_slave_mux_sys_bus/HRDATA[31] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_1)    0.000   15.446 f
  cm0_hrdata[31] (net)                                             0.000     15.446 f
  u_cortexm0integration/HRDATA[31] (cmsdk_mcu_system_CORTEXM0INTEGRATION_1)    0.000   15.446 f
  u_cortexm0integration/HRDATA[31] (net)                           0.000     15.446 f
  u_cortexm0integration/u_cortexm0/HRDATA[31] (cmsdk_mcu_system_CORTEXM0DS_1)    0.000   15.446 f
  u_cortexm0integration/u_cortexm0/HRDATA[31] (net)                0.000     15.446 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[31] (cmsdk_mcu_system_cortexm0ds_logic_1)    0.000   15.446 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[31] (net)      0.000     15.446 f
  u_cortexm0integration/u_cortexm0/u_logic/U3373/A0 (AOI21_X1_A7TULL)    0.539    0.001 *   15.447 f
  u_cortexm0integration/u_cortexm0/u_logic/U3373/Y (AOI21_X1_A7TULL)    0.894    0.729   16.175 r
  u_cortexm0integration/u_cortexm0/u_logic/n5623 (net)     4       0.000     16.175 r
  u_cortexm0integration/u_cortexm0/u_logic/U3376/A0 (AOI22_X1_A7TULL)    0.894    0.000 *   16.176 r
  u_cortexm0integration/u_cortexm0/u_logic/U3376/Y (AOI22_X1_A7TULL)    0.339    0.297   16.472 f
  u_cortexm0integration/u_cortexm0/u_logic/n2159 (net)     1       0.000     16.472 f
  u_cortexm0integration/u_cortexm0/u_logic/U3377/B0 (OAI21_X1_A7TULL)    0.339    0.000 *   16.472 f
  u_cortexm0integration/u_cortexm0/u_logic/U3377/Y (OAI21_X1_A7TULL)    0.309    0.193   16.666 r
  u_cortexm0integration/u_cortexm0/u_logic/n2160 (net)     1       0.000     16.666 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/B (NAND3_X2_A7TULL)    0.309    0.000 *   16.666 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/Y (NAND3_X2_A7TULL)    0.268    0.258   16.924 f
  u_cortexm0integration/u_cortexm0/u_logic/n2755 (net)     3       0.000     16.924 f
  u_cortexm0integration/u_cortexm0/u_logic/U64/B0 (OA21_X1_A7TULL)    0.268    0.000 *   16.924 f
  u_cortexm0integration/u_cortexm0/u_logic/U64/Y (OA21_X1_A7TULL)    0.216    0.380   17.304 f
  u_cortexm0integration/u_cortexm0/u_logic/n7642 (net)     2       0.000     17.304 f
  u_cortexm0integration/u_cortexm0/u_logic/U3381/B0 (OAI21_X1_A7TULL)    0.216    0.000 *   17.304 f
  u_cortexm0integration/u_cortexm0/u_logic/U3381/Y (OAI21_X1_A7TULL)    0.658    0.265   17.569 r
  u_cortexm0integration/u_cortexm0/u_logic/n6246 (net)     4       0.000     17.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U6815/A (INV_X1_A7TULL)    0.658    0.000 *   17.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U6815/Y (INV_X1_A7TULL)    0.364    0.372   17.941 f
  u_cortexm0integration/u_cortexm0/u_logic/n5658 (net)     5       0.000     17.941 f
  u_cortexm0integration/u_cortexm0/u_logic/U6862/B0 (AOI211_X1_A7TULL)    0.364    0.000 *   17.941 f
  u_cortexm0integration/u_cortexm0/u_logic/U6862/Y (AOI211_X1_A7TULL)    1.662    1.107   19.048 r
  u_cortexm0integration/u_cortexm0/u_logic/n7321 (net)     2       0.000     19.048 r
  u_cortexm0integration/u_cortexm0/u_logic/U6868/A (NAND2_X2_A7TULL)    1.662    0.002 *   19.049 r
  u_cortexm0integration/u_cortexm0/u_logic/U6868/Y (NAND2_X2_A7TULL)    1.408    1.306   20.356 f
  u_cortexm0integration/u_cortexm0/u_logic/Xcc775 (net)    16      0.000     20.356 f
  u_cortexm0integration/u_cortexm0/u_logic/U8224/B (MX2_X1_A7TULL)    1.408    0.007 *   20.363 f
  u_cortexm0integration/u_cortexm0/u_logic/U8224/Y (MX2_X1_A7TULL)    0.171    0.760   21.123 f
  u_cortexm0integration/u_cortexm0/u_logic/n8402 (net)     1       0.000     21.123 f
  u_cortexm0integration/u_cortexm0/u_logic/Mpml85_reg/D (SDFFSQ_X1_A7TULL)    0.171    0.000 *   21.123 f
  data arrival time                                                          21.123

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Mpml85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.625     21.175
  data required time                                                         21.175
  ------------------------------------------------------------------------------------
  data required time                                                         21.175
  data arrival time                                                         -21.123
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 0.052


  Startpoint: sram_hrdata[31]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Zqnl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  input external delay                                            12.000     14.000 f
  sram_hrdata[31] (in)                                   0.118     0.011     14.011 f
  sram_hrdata[31] (net)                         1                  0.000     14.011 f
  U430/A (CLKBUF_X2_A7TULL)                              0.118     0.000 *   14.011 f
  U430/Y (CLKBUF_X2_A7TULL)                              0.111     0.234     14.245 f
  n630 (net)                                    1                  0.000     14.245 f
  u_ahb_slave_mux_sys_bus/HRDATA1[31] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_1)    0.000   14.245 f
  u_ahb_slave_mux_sys_bus/HRDATA1[31] (net)                        0.000     14.245 f
  u_ahb_slave_mux_sys_bus/U85/B1 (AOI22_X1_A7TULL)       0.111     0.000 *   14.245 f
  u_ahb_slave_mux_sys_bus/U85/Y (AOI22_X1_A7TULL)        0.905     0.662     14.907 r
  u_ahb_slave_mux_sys_bus/n49 (net)             1                  0.000     14.907 r
  u_ahb_slave_mux_sys_bus/U86/B0 (OAI2B11_X2_A7TULL)     0.905     0.001 *   14.908 r
  u_ahb_slave_mux_sys_bus/U86/Y (OAI2B11_X2_A7TULL)      0.539     0.538     15.446 f
  u_ahb_slave_mux_sys_bus/HRDATA[31] (net)      2                  0.000     15.446 f
  u_ahb_slave_mux_sys_bus/HRDATA[31] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_1)    0.000   15.446 f
  cm0_hrdata[31] (net)                                             0.000     15.446 f
  u_cortexm0integration/HRDATA[31] (cmsdk_mcu_system_CORTEXM0INTEGRATION_1)    0.000   15.446 f
  u_cortexm0integration/HRDATA[31] (net)                           0.000     15.446 f
  u_cortexm0integration/u_cortexm0/HRDATA[31] (cmsdk_mcu_system_CORTEXM0DS_1)    0.000   15.446 f
  u_cortexm0integration/u_cortexm0/HRDATA[31] (net)                0.000     15.446 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[31] (cmsdk_mcu_system_cortexm0ds_logic_1)    0.000   15.446 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[31] (net)      0.000     15.446 f
  u_cortexm0integration/u_cortexm0/u_logic/U3373/A0 (AOI21_X1_A7TULL)    0.539    0.001 *   15.447 f
  u_cortexm0integration/u_cortexm0/u_logic/U3373/Y (AOI21_X1_A7TULL)    0.894    0.729   16.175 r
  u_cortexm0integration/u_cortexm0/u_logic/n5623 (net)     4       0.000     16.175 r
  u_cortexm0integration/u_cortexm0/u_logic/U3376/A0 (AOI22_X1_A7TULL)    0.894    0.000 *   16.176 r
  u_cortexm0integration/u_cortexm0/u_logic/U3376/Y (AOI22_X1_A7TULL)    0.339    0.297   16.472 f
  u_cortexm0integration/u_cortexm0/u_logic/n2159 (net)     1       0.000     16.472 f
  u_cortexm0integration/u_cortexm0/u_logic/U3377/B0 (OAI21_X1_A7TULL)    0.339    0.000 *   16.472 f
  u_cortexm0integration/u_cortexm0/u_logic/U3377/Y (OAI21_X1_A7TULL)    0.309    0.193   16.666 r
  u_cortexm0integration/u_cortexm0/u_logic/n2160 (net)     1       0.000     16.666 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/B (NAND3_X2_A7TULL)    0.309    0.000 *   16.666 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/Y (NAND3_X2_A7TULL)    0.268    0.258   16.924 f
  u_cortexm0integration/u_cortexm0/u_logic/n2755 (net)     3       0.000     16.924 f
  u_cortexm0integration/u_cortexm0/u_logic/U64/B0 (OA21_X1_A7TULL)    0.268    0.000 *   16.924 f
  u_cortexm0integration/u_cortexm0/u_logic/U64/Y (OA21_X1_A7TULL)    0.216    0.380   17.304 f
  u_cortexm0integration/u_cortexm0/u_logic/n7642 (net)     2       0.000     17.304 f
  u_cortexm0integration/u_cortexm0/u_logic/U3381/B0 (OAI21_X1_A7TULL)    0.216    0.000 *   17.304 f
  u_cortexm0integration/u_cortexm0/u_logic/U3381/Y (OAI21_X1_A7TULL)    0.658    0.265   17.569 r
  u_cortexm0integration/u_cortexm0/u_logic/n6246 (net)     4       0.000     17.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U6815/A (INV_X1_A7TULL)    0.658    0.000 *   17.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U6815/Y (INV_X1_A7TULL)    0.364    0.372   17.941 f
  u_cortexm0integration/u_cortexm0/u_logic/n5658 (net)     5       0.000     17.941 f
  u_cortexm0integration/u_cortexm0/u_logic/U6871/C0 (AOI211_X1_A7TULL)    0.364    0.000 *   17.941 f
  u_cortexm0integration/u_cortexm0/u_logic/U6871/Y (AOI211_X1_A7TULL)    1.430    1.015   18.956 r
  u_cortexm0integration/u_cortexm0/u_logic/n7332 (net)     2       0.000     18.956 r
  u_cortexm0integration/u_cortexm0/u_logic/U6872/A (NAND2_X2_A7TULL)    1.430    0.001 *   18.958 r
  u_cortexm0integration/u_cortexm0/u_logic/U6872/Y (NAND2_X2_A7TULL)    1.407    1.268   20.226 f
  u_cortexm0integration/u_cortexm0/u_logic/Tac775 (net)    16      0.000     20.226 f
  u_cortexm0integration/u_cortexm0/u_logic/U8225/B (MX2_X1_A7TULL)    1.407    0.003 *   20.228 f
  u_cortexm0integration/u_cortexm0/u_logic/U8225/Y (MX2_X1_A7TULL)    0.176    0.765   20.993 f
  u_cortexm0integration/u_cortexm0/u_logic/n8385 (net)     1       0.000     20.993 f
  u_cortexm0integration/u_cortexm0/u_logic/Zqnl85_reg/D (SDFFSQ_X1_A7TULL)    0.176    0.000 *   20.994 f
  data arrival time                                                          20.994

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Zqnl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.627     21.173
  data required time                                                         21.173
  ------------------------------------------------------------------------------------
  data required time                                                         21.173
  data arrival time                                                         -20.994
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 0.180


  Startpoint: sram_hrdata[31]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Qpkl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  input external delay                                            12.000     14.000 f
  sram_hrdata[31] (in)                                   0.118     0.011     14.011 f
  sram_hrdata[31] (net)                         1                  0.000     14.011 f
  U430/A (CLKBUF_X2_A7TULL)                              0.118     0.000 *   14.011 f
  U430/Y (CLKBUF_X2_A7TULL)                              0.111     0.234     14.245 f
  n630 (net)                                    1                  0.000     14.245 f
  u_ahb_slave_mux_sys_bus/HRDATA1[31] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_1)    0.000   14.245 f
  u_ahb_slave_mux_sys_bus/HRDATA1[31] (net)                        0.000     14.245 f
  u_ahb_slave_mux_sys_bus/U85/B1 (AOI22_X1_A7TULL)       0.111     0.000 *   14.245 f
  u_ahb_slave_mux_sys_bus/U85/Y (AOI22_X1_A7TULL)        0.905     0.662     14.907 r
  u_ahb_slave_mux_sys_bus/n49 (net)             1                  0.000     14.907 r
  u_ahb_slave_mux_sys_bus/U86/B0 (OAI2B11_X2_A7TULL)     0.905     0.001 *   14.908 r
  u_ahb_slave_mux_sys_bus/U86/Y (OAI2B11_X2_A7TULL)      0.539     0.538     15.446 f
  u_ahb_slave_mux_sys_bus/HRDATA[31] (net)      2                  0.000     15.446 f
  u_ahb_slave_mux_sys_bus/HRDATA[31] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_1)    0.000   15.446 f
  cm0_hrdata[31] (net)                                             0.000     15.446 f
  u_cortexm0integration/HRDATA[31] (cmsdk_mcu_system_CORTEXM0INTEGRATION_1)    0.000   15.446 f
  u_cortexm0integration/HRDATA[31] (net)                           0.000     15.446 f
  u_cortexm0integration/u_cortexm0/HRDATA[31] (cmsdk_mcu_system_CORTEXM0DS_1)    0.000   15.446 f
  u_cortexm0integration/u_cortexm0/HRDATA[31] (net)                0.000     15.446 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[31] (cmsdk_mcu_system_cortexm0ds_logic_1)    0.000   15.446 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[31] (net)      0.000     15.446 f
  u_cortexm0integration/u_cortexm0/u_logic/U3373/A0 (AOI21_X1_A7TULL)    0.539    0.001 *   15.447 f
  u_cortexm0integration/u_cortexm0/u_logic/U3373/Y (AOI21_X1_A7TULL)    0.894    0.729   16.175 r
  u_cortexm0integration/u_cortexm0/u_logic/n5623 (net)     4       0.000     16.175 r
  u_cortexm0integration/u_cortexm0/u_logic/U3376/A0 (AOI22_X1_A7TULL)    0.894    0.000 *   16.176 r
  u_cortexm0integration/u_cortexm0/u_logic/U3376/Y (AOI22_X1_A7TULL)    0.339    0.297   16.472 f
  u_cortexm0integration/u_cortexm0/u_logic/n2159 (net)     1       0.000     16.472 f
  u_cortexm0integration/u_cortexm0/u_logic/U3377/B0 (OAI21_X1_A7TULL)    0.339    0.000 *   16.472 f
  u_cortexm0integration/u_cortexm0/u_logic/U3377/Y (OAI21_X1_A7TULL)    0.309    0.193   16.666 r
  u_cortexm0integration/u_cortexm0/u_logic/n2160 (net)     1       0.000     16.666 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/B (NAND3_X2_A7TULL)    0.309    0.000 *   16.666 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/Y (NAND3_X2_A7TULL)    0.268    0.258   16.924 f
  u_cortexm0integration/u_cortexm0/u_logic/n2755 (net)     3       0.000     16.924 f
  u_cortexm0integration/u_cortexm0/u_logic/U64/B0 (OA21_X1_A7TULL)    0.268    0.000 *   16.924 f
  u_cortexm0integration/u_cortexm0/u_logic/U64/Y (OA21_X1_A7TULL)    0.216    0.380   17.304 f
  u_cortexm0integration/u_cortexm0/u_logic/n7642 (net)     2       0.000     17.304 f
  u_cortexm0integration/u_cortexm0/u_logic/U3381/B0 (OAI21_X1_A7TULL)    0.216    0.000 *   17.304 f
  u_cortexm0integration/u_cortexm0/u_logic/U3381/Y (OAI21_X1_A7TULL)    0.658    0.265   17.569 r
  u_cortexm0integration/u_cortexm0/u_logic/n6246 (net)     4       0.000     17.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U6815/A (INV_X1_A7TULL)    0.658    0.000 *   17.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U6815/Y (INV_X1_A7TULL)    0.364    0.372   17.941 f
  u_cortexm0integration/u_cortexm0/u_logic/n5658 (net)     5       0.000     17.941 f
  u_cortexm0integration/u_cortexm0/u_logic/U6871/C0 (AOI211_X1_A7TULL)    0.364    0.000 *   17.941 f
  u_cortexm0integration/u_cortexm0/u_logic/U6871/Y (AOI211_X1_A7TULL)    1.430    1.015   18.956 r
  u_cortexm0integration/u_cortexm0/u_logic/n7332 (net)     2       0.000     18.956 r
  u_cortexm0integration/u_cortexm0/u_logic/U6872/A (NAND2_X2_A7TULL)    1.430    0.001 *   18.958 r
  u_cortexm0integration/u_cortexm0/u_logic/U6872/Y (NAND2_X2_A7TULL)    1.407    1.268   20.226 f
  u_cortexm0integration/u_cortexm0/u_logic/Tac775 (net)    16      0.000     20.226 f
  u_cortexm0integration/u_cortexm0/u_logic/U8226/B (MX2_X1_A7TULL)    1.407    0.008 *   20.234 f
  u_cortexm0integration/u_cortexm0/u_logic/U8226/Y (MX2_X1_A7TULL)    0.152    0.740   20.973 f
  u_cortexm0integration/u_cortexm0/u_logic/n8398 (net)     1       0.000     20.973 f
  u_cortexm0integration/u_cortexm0/u_logic/Qpkl85_reg/D (SDFFSQ_X1_A7TULL)    0.152    0.000 *   20.973 f
  data arrival time                                                          20.973

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Qpkl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.620     21.180
  data required time                                                         21.180
  ------------------------------------------------------------------------------------
  data required time                                                         21.180
  data arrival time                                                         -20.973
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 0.207


  Startpoint: sram_hrdata[31]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Uskl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  input external delay                                            12.000     14.000 f
  sram_hrdata[31] (in)                                   0.118     0.011     14.011 f
  sram_hrdata[31] (net)                         1                  0.000     14.011 f
  U430/A (CLKBUF_X2_A7TULL)                              0.118     0.000 *   14.011 f
  U430/Y (CLKBUF_X2_A7TULL)                              0.111     0.234     14.245 f
  n630 (net)                                    1                  0.000     14.245 f
  u_ahb_slave_mux_sys_bus/HRDATA1[31] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_1)    0.000   14.245 f
  u_ahb_slave_mux_sys_bus/HRDATA1[31] (net)                        0.000     14.245 f
  u_ahb_slave_mux_sys_bus/U85/B1 (AOI22_X1_A7TULL)       0.111     0.000 *   14.245 f
  u_ahb_slave_mux_sys_bus/U85/Y (AOI22_X1_A7TULL)        0.905     0.662     14.907 r
  u_ahb_slave_mux_sys_bus/n49 (net)             1                  0.000     14.907 r
  u_ahb_slave_mux_sys_bus/U86/B0 (OAI2B11_X2_A7TULL)     0.905     0.001 *   14.908 r
  u_ahb_slave_mux_sys_bus/U86/Y (OAI2B11_X2_A7TULL)      0.539     0.538     15.446 f
  u_ahb_slave_mux_sys_bus/HRDATA[31] (net)      2                  0.000     15.446 f
  u_ahb_slave_mux_sys_bus/HRDATA[31] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_1)    0.000   15.446 f
  cm0_hrdata[31] (net)                                             0.000     15.446 f
  u_cortexm0integration/HRDATA[31] (cmsdk_mcu_system_CORTEXM0INTEGRATION_1)    0.000   15.446 f
  u_cortexm0integration/HRDATA[31] (net)                           0.000     15.446 f
  u_cortexm0integration/u_cortexm0/HRDATA[31] (cmsdk_mcu_system_CORTEXM0DS_1)    0.000   15.446 f
  u_cortexm0integration/u_cortexm0/HRDATA[31] (net)                0.000     15.446 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[31] (cmsdk_mcu_system_cortexm0ds_logic_1)    0.000   15.446 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[31] (net)      0.000     15.446 f
  u_cortexm0integration/u_cortexm0/u_logic/U3373/A0 (AOI21_X1_A7TULL)    0.539    0.001 *   15.447 f
  u_cortexm0integration/u_cortexm0/u_logic/U3373/Y (AOI21_X1_A7TULL)    0.894    0.729   16.175 r
  u_cortexm0integration/u_cortexm0/u_logic/n5623 (net)     4       0.000     16.175 r
  u_cortexm0integration/u_cortexm0/u_logic/U3376/A0 (AOI22_X1_A7TULL)    0.894    0.000 *   16.176 r
  u_cortexm0integration/u_cortexm0/u_logic/U3376/Y (AOI22_X1_A7TULL)    0.339    0.297   16.472 f
  u_cortexm0integration/u_cortexm0/u_logic/n2159 (net)     1       0.000     16.472 f
  u_cortexm0integration/u_cortexm0/u_logic/U3377/B0 (OAI21_X1_A7TULL)    0.339    0.000 *   16.472 f
  u_cortexm0integration/u_cortexm0/u_logic/U3377/Y (OAI21_X1_A7TULL)    0.309    0.193   16.666 r
  u_cortexm0integration/u_cortexm0/u_logic/n2160 (net)     1       0.000     16.666 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/B (NAND3_X2_A7TULL)    0.309    0.000 *   16.666 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/Y (NAND3_X2_A7TULL)    0.268    0.258   16.924 f
  u_cortexm0integration/u_cortexm0/u_logic/n2755 (net)     3       0.000     16.924 f
  u_cortexm0integration/u_cortexm0/u_logic/U64/B0 (OA21_X1_A7TULL)    0.268    0.000 *   16.924 f
  u_cortexm0integration/u_cortexm0/u_logic/U64/Y (OA21_X1_A7TULL)    0.216    0.380   17.304 f
  u_cortexm0integration/u_cortexm0/u_logic/n7642 (net)     2       0.000     17.304 f
  u_cortexm0integration/u_cortexm0/u_logic/U3381/B0 (OAI21_X1_A7TULL)    0.216    0.000 *   17.304 f
  u_cortexm0integration/u_cortexm0/u_logic/U3381/Y (OAI21_X1_A7TULL)    0.658    0.265   17.569 r
  u_cortexm0integration/u_cortexm0/u_logic/n6246 (net)     4       0.000     17.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U7402/B (NAND4B_X1_A7TULL)    0.658    0.000 *   17.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U7402/Y (NAND4B_X1_A7TULL)    1.624    1.163   18.732 f
  u_cortexm0integration/u_cortexm0/u_logic/n7399 (net)     3       0.000     18.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U8180/AN (NAND2B_X2_A7TULL)    1.624    0.002 *   18.734 f
  u_cortexm0integration/u_cortexm0/u_logic/U8180/Y (NAND2B_X2_A7TULL)    1.312    1.427   20.161 f
  u_cortexm0integration/u_cortexm0/u_logic/Dnc775 (net)    16      0.000     20.161 f
  u_cortexm0integration/u_cortexm0/u_logic/U8182/A (MX2_X1_A7TULL)    1.312    0.002 *   20.164 f
  u_cortexm0integration/u_cortexm0/u_logic/U8182/Y (MX2_X1_A7TULL)    0.179    0.739   20.903 f
  u_cortexm0integration/u_cortexm0/u_logic/n8393 (net)     1       0.000     20.903 f
  u_cortexm0integration/u_cortexm0/u_logic/Uskl85_reg/D (SDFFSQ_X1_A7TULL)    0.179    0.000 *   20.903 f
  data arrival time                                                          20.903

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Uskl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.627     21.173
  data required time                                                         21.173
  ------------------------------------------------------------------------------------
  data required time                                                         21.173
  data arrival time                                                         -20.903
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 0.270


  Startpoint: sram_hrdata[31]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Uyol85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  input external delay                                            12.000     14.000 f
  sram_hrdata[31] (in)                                   0.118     0.011     14.011 f
  sram_hrdata[31] (net)                         1                  0.000     14.011 f
  U430/A (CLKBUF_X2_A7TULL)                              0.118     0.000 *   14.011 f
  U430/Y (CLKBUF_X2_A7TULL)                              0.111     0.234     14.245 f
  n630 (net)                                    1                  0.000     14.245 f
  u_ahb_slave_mux_sys_bus/HRDATA1[31] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_1)    0.000   14.245 f
  u_ahb_slave_mux_sys_bus/HRDATA1[31] (net)                        0.000     14.245 f
  u_ahb_slave_mux_sys_bus/U85/B1 (AOI22_X1_A7TULL)       0.111     0.000 *   14.245 f
  u_ahb_slave_mux_sys_bus/U85/Y (AOI22_X1_A7TULL)        0.905     0.662     14.907 r
  u_ahb_slave_mux_sys_bus/n49 (net)             1                  0.000     14.907 r
  u_ahb_slave_mux_sys_bus/U86/B0 (OAI2B11_X2_A7TULL)     0.905     0.001 *   14.908 r
  u_ahb_slave_mux_sys_bus/U86/Y (OAI2B11_X2_A7TULL)      0.539     0.538     15.446 f
  u_ahb_slave_mux_sys_bus/HRDATA[31] (net)      2                  0.000     15.446 f
  u_ahb_slave_mux_sys_bus/HRDATA[31] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_1)    0.000   15.446 f
  cm0_hrdata[31] (net)                                             0.000     15.446 f
  u_cortexm0integration/HRDATA[31] (cmsdk_mcu_system_CORTEXM0INTEGRATION_1)    0.000   15.446 f
  u_cortexm0integration/HRDATA[31] (net)                           0.000     15.446 f
  u_cortexm0integration/u_cortexm0/HRDATA[31] (cmsdk_mcu_system_CORTEXM0DS_1)    0.000   15.446 f
  u_cortexm0integration/u_cortexm0/HRDATA[31] (net)                0.000     15.446 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[31] (cmsdk_mcu_system_cortexm0ds_logic_1)    0.000   15.446 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[31] (net)      0.000     15.446 f
  u_cortexm0integration/u_cortexm0/u_logic/U3373/A0 (AOI21_X1_A7TULL)    0.539    0.001 *   15.447 f
  u_cortexm0integration/u_cortexm0/u_logic/U3373/Y (AOI21_X1_A7TULL)    0.894    0.729   16.175 r
  u_cortexm0integration/u_cortexm0/u_logic/n5623 (net)     4       0.000     16.175 r
  u_cortexm0integration/u_cortexm0/u_logic/U3376/A0 (AOI22_X1_A7TULL)    0.894    0.000 *   16.176 r
  u_cortexm0integration/u_cortexm0/u_logic/U3376/Y (AOI22_X1_A7TULL)    0.339    0.297   16.472 f
  u_cortexm0integration/u_cortexm0/u_logic/n2159 (net)     1       0.000     16.472 f
  u_cortexm0integration/u_cortexm0/u_logic/U3377/B0 (OAI21_X1_A7TULL)    0.339    0.000 *   16.472 f
  u_cortexm0integration/u_cortexm0/u_logic/U3377/Y (OAI21_X1_A7TULL)    0.309    0.193   16.666 r
  u_cortexm0integration/u_cortexm0/u_logic/n2160 (net)     1       0.000     16.666 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/B (NAND3_X2_A7TULL)    0.309    0.000 *   16.666 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/Y (NAND3_X2_A7TULL)    0.268    0.258   16.924 f
  u_cortexm0integration/u_cortexm0/u_logic/n2755 (net)     3       0.000     16.924 f
  u_cortexm0integration/u_cortexm0/u_logic/U64/B0 (OA21_X1_A7TULL)    0.268    0.000 *   16.924 f
  u_cortexm0integration/u_cortexm0/u_logic/U64/Y (OA21_X1_A7TULL)    0.216    0.380   17.304 f
  u_cortexm0integration/u_cortexm0/u_logic/n7642 (net)     2       0.000     17.304 f
  u_cortexm0integration/u_cortexm0/u_logic/U3381/B0 (OAI21_X1_A7TULL)    0.216    0.000 *   17.304 f
  u_cortexm0integration/u_cortexm0/u_logic/U3381/Y (OAI21_X1_A7TULL)    0.658    0.265   17.569 r
  u_cortexm0integration/u_cortexm0/u_logic/n6246 (net)     4       0.000     17.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U7402/B (NAND4B_X1_A7TULL)    0.658    0.000 *   17.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U7402/Y (NAND4B_X1_A7TULL)    1.624    1.163   18.732 f
  u_cortexm0integration/u_cortexm0/u_logic/n7399 (net)     3       0.000     18.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U8180/AN (NAND2B_X2_A7TULL)    1.624    0.002 *   18.734 f
  u_cortexm0integration/u_cortexm0/u_logic/U8180/Y (NAND2B_X2_A7TULL)    1.312    1.427   20.161 f
  u_cortexm0integration/u_cortexm0/u_logic/Dnc775 (net)    16      0.000     20.161 f
  u_cortexm0integration/u_cortexm0/u_logic/U8185/B (MX2_X1_A7TULL)    1.312    0.007 *   20.168 f
  u_cortexm0integration/u_cortexm0/u_logic/U8185/Y (MX2_X1_A7TULL)    0.164    0.733   20.901 f
  u_cortexm0integration/u_cortexm0/u_logic/n8392 (net)     1       0.000     20.901 f
  u_cortexm0integration/u_cortexm0/u_logic/Uyol85_reg/D (SDFFSQ_X2_A7TULL)    0.164    0.000 *   20.901 f
  data arrival time                                                          20.901

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Uyol85_reg/CK (SDFFSQ_X2_A7TULL)    0.000   21.800 r
  library setup time                                              -0.626     21.174
  data required time                                                         21.174
  ------------------------------------------------------------------------------------
  data required time                                                         21.174
  data arrival time                                                         -20.901
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 0.273


  Startpoint: sram_hrdata[31]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Sxil85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  input external delay                                            12.000     14.000 f
  sram_hrdata[31] (in)                                   0.118     0.011     14.011 f
  sram_hrdata[31] (net)                         1                  0.000     14.011 f
  U430/A (CLKBUF_X2_A7TULL)                              0.118     0.000 *   14.011 f
  U430/Y (CLKBUF_X2_A7TULL)                              0.111     0.234     14.245 f
  n630 (net)                                    1                  0.000     14.245 f
  u_ahb_slave_mux_sys_bus/HRDATA1[31] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_1)    0.000   14.245 f
  u_ahb_slave_mux_sys_bus/HRDATA1[31] (net)                        0.000     14.245 f
  u_ahb_slave_mux_sys_bus/U85/B1 (AOI22_X1_A7TULL)       0.111     0.000 *   14.245 f
  u_ahb_slave_mux_sys_bus/U85/Y (AOI22_X1_A7TULL)        0.905     0.662     14.907 r
  u_ahb_slave_mux_sys_bus/n49 (net)             1                  0.000     14.907 r
  u_ahb_slave_mux_sys_bus/U86/B0 (OAI2B11_X2_A7TULL)     0.905     0.001 *   14.908 r
  u_ahb_slave_mux_sys_bus/U86/Y (OAI2B11_X2_A7TULL)      0.539     0.538     15.446 f
  u_ahb_slave_mux_sys_bus/HRDATA[31] (net)      2                  0.000     15.446 f
  u_ahb_slave_mux_sys_bus/HRDATA[31] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_1)    0.000   15.446 f
  cm0_hrdata[31] (net)                                             0.000     15.446 f
  u_cortexm0integration/HRDATA[31] (cmsdk_mcu_system_CORTEXM0INTEGRATION_1)    0.000   15.446 f
  u_cortexm0integration/HRDATA[31] (net)                           0.000     15.446 f
  u_cortexm0integration/u_cortexm0/HRDATA[31] (cmsdk_mcu_system_CORTEXM0DS_1)    0.000   15.446 f
  u_cortexm0integration/u_cortexm0/HRDATA[31] (net)                0.000     15.446 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[31] (cmsdk_mcu_system_cortexm0ds_logic_1)    0.000   15.446 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[31] (net)      0.000     15.446 f
  u_cortexm0integration/u_cortexm0/u_logic/U3373/A0 (AOI21_X1_A7TULL)    0.539    0.001 *   15.447 f
  u_cortexm0integration/u_cortexm0/u_logic/U3373/Y (AOI21_X1_A7TULL)    0.894    0.729   16.175 r
  u_cortexm0integration/u_cortexm0/u_logic/n5623 (net)     4       0.000     16.175 r
  u_cortexm0integration/u_cortexm0/u_logic/U3376/A0 (AOI22_X1_A7TULL)    0.894    0.000 *   16.176 r
  u_cortexm0integration/u_cortexm0/u_logic/U3376/Y (AOI22_X1_A7TULL)    0.339    0.297   16.472 f
  u_cortexm0integration/u_cortexm0/u_logic/n2159 (net)     1       0.000     16.472 f
  u_cortexm0integration/u_cortexm0/u_logic/U3377/B0 (OAI21_X1_A7TULL)    0.339    0.000 *   16.472 f
  u_cortexm0integration/u_cortexm0/u_logic/U3377/Y (OAI21_X1_A7TULL)    0.309    0.193   16.666 r
  u_cortexm0integration/u_cortexm0/u_logic/n2160 (net)     1       0.000     16.666 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/B (NAND3_X2_A7TULL)    0.309    0.000 *   16.666 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/Y (NAND3_X2_A7TULL)    0.268    0.258   16.924 f
  u_cortexm0integration/u_cortexm0/u_logic/n2755 (net)     3       0.000     16.924 f
  u_cortexm0integration/u_cortexm0/u_logic/U64/B0 (OA21_X1_A7TULL)    0.268    0.000 *   16.924 f
  u_cortexm0integration/u_cortexm0/u_logic/U64/Y (OA21_X1_A7TULL)    0.216    0.380   17.304 f
  u_cortexm0integration/u_cortexm0/u_logic/n7642 (net)     2       0.000     17.304 f
  u_cortexm0integration/u_cortexm0/u_logic/U3381/B0 (OAI21_X1_A7TULL)    0.216    0.000 *   17.304 f
  u_cortexm0integration/u_cortexm0/u_logic/U3381/Y (OAI21_X1_A7TULL)    0.658    0.265   17.569 r
  u_cortexm0integration/u_cortexm0/u_logic/n6246 (net)     4       0.000     17.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U7402/B (NAND4B_X1_A7TULL)    0.658    0.000 *   17.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U7402/Y (NAND4B_X1_A7TULL)    1.624    1.163   18.732 f
  u_cortexm0integration/u_cortexm0/u_logic/n7399 (net)     3       0.000     18.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U8180/AN (NAND2B_X2_A7TULL)    1.624    0.002 *   18.734 f
  u_cortexm0integration/u_cortexm0/u_logic/U8180/Y (NAND2B_X2_A7TULL)    1.312    1.427   20.161 f
  u_cortexm0integration/u_cortexm0/u_logic/Dnc775 (net)    16      0.000     20.161 f
  u_cortexm0integration/u_cortexm0/u_logic/U8187/B (MX2_X1_A7TULL)    1.312    0.002 *   20.163 f
  u_cortexm0integration/u_cortexm0/u_logic/U8187/Y (MX2_X1_A7TULL)    0.156    0.725   20.888 f
  u_cortexm0integration/u_cortexm0/u_logic/n8395 (net)     1       0.000     20.888 f
  u_cortexm0integration/u_cortexm0/u_logic/Sxil85_reg/D (SDFFSQ_X2_A7TULL)    0.156    0.000 *   20.888 f
  data arrival time                                                          20.888

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Sxil85_reg/CK (SDFFSQ_X2_A7TULL)    0.000   21.800 r
  library setup time                                              -0.624     21.176
  data required time                                                         21.176
  ------------------------------------------------------------------------------------
  data required time                                                         21.176
  data arrival time                                                         -20.888
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 0.288


  Startpoint: sram_hrdata[31]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Pxjl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  input external delay                                            12.000     14.000 f
  sram_hrdata[31] (in)                                   0.118     0.011     14.011 f
  sram_hrdata[31] (net)                         1                  0.000     14.011 f
  U430/A (CLKBUF_X2_A7TULL)                              0.118     0.000 *   14.011 f
  U430/Y (CLKBUF_X2_A7TULL)                              0.111     0.234     14.245 f
  n630 (net)                                    1                  0.000     14.245 f
  u_ahb_slave_mux_sys_bus/HRDATA1[31] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_1)    0.000   14.245 f
  u_ahb_slave_mux_sys_bus/HRDATA1[31] (net)                        0.000     14.245 f
  u_ahb_slave_mux_sys_bus/U85/B1 (AOI22_X1_A7TULL)       0.111     0.000 *   14.245 f
  u_ahb_slave_mux_sys_bus/U85/Y (AOI22_X1_A7TULL)        0.905     0.662     14.907 r
  u_ahb_slave_mux_sys_bus/n49 (net)             1                  0.000     14.907 r
  u_ahb_slave_mux_sys_bus/U86/B0 (OAI2B11_X2_A7TULL)     0.905     0.001 *   14.908 r
  u_ahb_slave_mux_sys_bus/U86/Y (OAI2B11_X2_A7TULL)      0.539     0.538     15.446 f
  u_ahb_slave_mux_sys_bus/HRDATA[31] (net)      2                  0.000     15.446 f
  u_ahb_slave_mux_sys_bus/HRDATA[31] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_1)    0.000   15.446 f
  cm0_hrdata[31] (net)                                             0.000     15.446 f
  u_cortexm0integration/HRDATA[31] (cmsdk_mcu_system_CORTEXM0INTEGRATION_1)    0.000   15.446 f
  u_cortexm0integration/HRDATA[31] (net)                           0.000     15.446 f
  u_cortexm0integration/u_cortexm0/HRDATA[31] (cmsdk_mcu_system_CORTEXM0DS_1)    0.000   15.446 f
  u_cortexm0integration/u_cortexm0/HRDATA[31] (net)                0.000     15.446 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[31] (cmsdk_mcu_system_cortexm0ds_logic_1)    0.000   15.446 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[31] (net)      0.000     15.446 f
  u_cortexm0integration/u_cortexm0/u_logic/U3373/A0 (AOI21_X1_A7TULL)    0.539    0.001 *   15.447 f
  u_cortexm0integration/u_cortexm0/u_logic/U3373/Y (AOI21_X1_A7TULL)    0.894    0.729   16.175 r
  u_cortexm0integration/u_cortexm0/u_logic/n5623 (net)     4       0.000     16.175 r
  u_cortexm0integration/u_cortexm0/u_logic/U3376/A0 (AOI22_X1_A7TULL)    0.894    0.000 *   16.176 r
  u_cortexm0integration/u_cortexm0/u_logic/U3376/Y (AOI22_X1_A7TULL)    0.339    0.297   16.472 f
  u_cortexm0integration/u_cortexm0/u_logic/n2159 (net)     1       0.000     16.472 f
  u_cortexm0integration/u_cortexm0/u_logic/U3377/B0 (OAI21_X1_A7TULL)    0.339    0.000 *   16.472 f
  u_cortexm0integration/u_cortexm0/u_logic/U3377/Y (OAI21_X1_A7TULL)    0.309    0.193   16.666 r
  u_cortexm0integration/u_cortexm0/u_logic/n2160 (net)     1       0.000     16.666 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/B (NAND3_X2_A7TULL)    0.309    0.000 *   16.666 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/Y (NAND3_X2_A7TULL)    0.268    0.258   16.924 f
  u_cortexm0integration/u_cortexm0/u_logic/n2755 (net)     3       0.000     16.924 f
  u_cortexm0integration/u_cortexm0/u_logic/U64/B0 (OA21_X1_A7TULL)    0.268    0.000 *   16.924 f
  u_cortexm0integration/u_cortexm0/u_logic/U64/Y (OA21_X1_A7TULL)    0.216    0.380   17.304 f
  u_cortexm0integration/u_cortexm0/u_logic/n7642 (net)     2       0.000     17.304 f
  u_cortexm0integration/u_cortexm0/u_logic/U3381/B0 (OAI21_X1_A7TULL)    0.216    0.000 *   17.304 f
  u_cortexm0integration/u_cortexm0/u_logic/U3381/Y (OAI21_X1_A7TULL)    0.658    0.265   17.569 r
  u_cortexm0integration/u_cortexm0/u_logic/n6246 (net)     4       0.000     17.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U7402/B (NAND4B_X1_A7TULL)    0.658    0.000 *   17.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U7402/Y (NAND4B_X1_A7TULL)    1.624    1.163   18.732 f
  u_cortexm0integration/u_cortexm0/u_logic/n7399 (net)     3       0.000     18.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U8180/AN (NAND2B_X2_A7TULL)    1.624    0.002 *   18.734 f
  u_cortexm0integration/u_cortexm0/u_logic/U8180/Y (NAND2B_X2_A7TULL)    1.312    1.427   20.161 f
  u_cortexm0integration/u_cortexm0/u_logic/Dnc775 (net)    16      0.000     20.161 f
  u_cortexm0integration/u_cortexm0/u_logic/U8183/A (MX2_X1_A7TULL)    1.312    0.001 *   20.163 f
  u_cortexm0integration/u_cortexm0/u_logic/U8183/Y (MX2_X1_A7TULL)    0.159    0.718   20.881 f
  u_cortexm0integration/u_cortexm0/u_logic/n8399 (net)     1       0.000     20.881 f
  u_cortexm0integration/u_cortexm0/u_logic/Pxjl85_reg/D (SDFFSQ_X2_A7TULL)    0.159    0.000 *   20.881 f
  data arrival time                                                          20.881

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Pxjl85_reg/CK (SDFFSQ_X2_A7TULL)    0.000   21.800 r
  library setup time                                              -0.625     21.175
  data required time                                                         21.175
  ------------------------------------------------------------------------------------
  data required time                                                         21.175
  data arrival time                                                         -20.881
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 0.294


  Startpoint: sram_hrdata[31]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Un5l85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  input external delay                                            12.000     14.000 f
  sram_hrdata[31] (in)                                   0.118     0.011     14.011 f
  sram_hrdata[31] (net)                         1                  0.000     14.011 f
  U430/A (CLKBUF_X2_A7TULL)                              0.118     0.000 *   14.011 f
  U430/Y (CLKBUF_X2_A7TULL)                              0.111     0.234     14.245 f
  n630 (net)                                    1                  0.000     14.245 f
  u_ahb_slave_mux_sys_bus/HRDATA1[31] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_1)    0.000   14.245 f
  u_ahb_slave_mux_sys_bus/HRDATA1[31] (net)                        0.000     14.245 f
  u_ahb_slave_mux_sys_bus/U85/B1 (AOI22_X1_A7TULL)       0.111     0.000 *   14.245 f
  u_ahb_slave_mux_sys_bus/U85/Y (AOI22_X1_A7TULL)        0.905     0.662     14.907 r
  u_ahb_slave_mux_sys_bus/n49 (net)             1                  0.000     14.907 r
  u_ahb_slave_mux_sys_bus/U86/B0 (OAI2B11_X2_A7TULL)     0.905     0.001 *   14.908 r
  u_ahb_slave_mux_sys_bus/U86/Y (OAI2B11_X2_A7TULL)      0.539     0.538     15.446 f
  u_ahb_slave_mux_sys_bus/HRDATA[31] (net)      2                  0.000     15.446 f
  u_ahb_slave_mux_sys_bus/HRDATA[31] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_1)    0.000   15.446 f
  cm0_hrdata[31] (net)                                             0.000     15.446 f
  u_cortexm0integration/HRDATA[31] (cmsdk_mcu_system_CORTEXM0INTEGRATION_1)    0.000   15.446 f
  u_cortexm0integration/HRDATA[31] (net)                           0.000     15.446 f
  u_cortexm0integration/u_cortexm0/HRDATA[31] (cmsdk_mcu_system_CORTEXM0DS_1)    0.000   15.446 f
  u_cortexm0integration/u_cortexm0/HRDATA[31] (net)                0.000     15.446 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[31] (cmsdk_mcu_system_cortexm0ds_logic_1)    0.000   15.446 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[31] (net)      0.000     15.446 f
  u_cortexm0integration/u_cortexm0/u_logic/U3373/A0 (AOI21_X1_A7TULL)    0.539    0.001 *   15.447 f
  u_cortexm0integration/u_cortexm0/u_logic/U3373/Y (AOI21_X1_A7TULL)    0.894    0.729   16.175 r
  u_cortexm0integration/u_cortexm0/u_logic/n5623 (net)     4       0.000     16.175 r
  u_cortexm0integration/u_cortexm0/u_logic/U3376/A0 (AOI22_X1_A7TULL)    0.894    0.000 *   16.176 r
  u_cortexm0integration/u_cortexm0/u_logic/U3376/Y (AOI22_X1_A7TULL)    0.339    0.297   16.472 f
  u_cortexm0integration/u_cortexm0/u_logic/n2159 (net)     1       0.000     16.472 f
  u_cortexm0integration/u_cortexm0/u_logic/U3377/B0 (OAI21_X1_A7TULL)    0.339    0.000 *   16.472 f
  u_cortexm0integration/u_cortexm0/u_logic/U3377/Y (OAI21_X1_A7TULL)    0.309    0.193   16.666 r
  u_cortexm0integration/u_cortexm0/u_logic/n2160 (net)     1       0.000     16.666 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/B (NAND3_X2_A7TULL)    0.309    0.000 *   16.666 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/Y (NAND3_X2_A7TULL)    0.268    0.258   16.924 f
  u_cortexm0integration/u_cortexm0/u_logic/n2755 (net)     3       0.000     16.924 f
  u_cortexm0integration/u_cortexm0/u_logic/U64/B0 (OA21_X1_A7TULL)    0.268    0.000 *   16.924 f
  u_cortexm0integration/u_cortexm0/u_logic/U64/Y (OA21_X1_A7TULL)    0.216    0.380   17.304 f
  u_cortexm0integration/u_cortexm0/u_logic/n7642 (net)     2       0.000     17.304 f
  u_cortexm0integration/u_cortexm0/u_logic/U3381/B0 (OAI21_X1_A7TULL)    0.216    0.000 *   17.304 f
  u_cortexm0integration/u_cortexm0/u_logic/U3381/Y (OAI21_X1_A7TULL)    0.658    0.265   17.569 r
  u_cortexm0integration/u_cortexm0/u_logic/n6246 (net)     4       0.000     17.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U7402/B (NAND4B_X1_A7TULL)    0.658    0.000 *   17.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U7402/Y (NAND4B_X1_A7TULL)    1.624    1.163   18.732 f
  u_cortexm0integration/u_cortexm0/u_logic/n7399 (net)     3       0.000     18.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U8180/AN (NAND2B_X2_A7TULL)    1.624    0.002 *   18.734 f
  u_cortexm0integration/u_cortexm0/u_logic/U8180/Y (NAND2B_X2_A7TULL)    1.312    1.427   20.161 f
  u_cortexm0integration/u_cortexm0/u_logic/Dnc775 (net)    16      0.000     20.161 f
  u_cortexm0integration/u_cortexm0/u_logic/U8189/B (MX2_X1_A7TULL)    1.312    0.001 *   20.162 f
  u_cortexm0integration/u_cortexm0/u_logic/U8189/Y (MX2_X1_A7TULL)    0.150    0.719   20.881 f
  u_cortexm0integration/u_cortexm0/u_logic/n8394 (net)     1       0.000     20.881 f
  u_cortexm0integration/u_cortexm0/u_logic/Un5l85_reg/D (SDFFSQ_X2_A7TULL)    0.150    0.000 *   20.881 f
  data arrival time                                                          20.881

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Un5l85_reg/CK (SDFFSQ_X2_A7TULL)    0.000   21.800 r
  library setup time                                              -0.622     21.178
  data required time                                                         21.178
  ------------------------------------------------------------------------------------
  data required time                                                         21.178
  data arrival time                                                         -20.881
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 0.297


  Startpoint: sram_hrdata[31]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Svnl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  input external delay                                            12.000     14.000 f
  sram_hrdata[31] (in)                                   0.118     0.011     14.011 f
  sram_hrdata[31] (net)                         1                  0.000     14.011 f
  U430/A (CLKBUF_X2_A7TULL)                              0.118     0.000 *   14.011 f
  U430/Y (CLKBUF_X2_A7TULL)                              0.111     0.234     14.245 f
  n630 (net)                                    1                  0.000     14.245 f
  u_ahb_slave_mux_sys_bus/HRDATA1[31] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_1)    0.000   14.245 f
  u_ahb_slave_mux_sys_bus/HRDATA1[31] (net)                        0.000     14.245 f
  u_ahb_slave_mux_sys_bus/U85/B1 (AOI22_X1_A7TULL)       0.111     0.000 *   14.245 f
  u_ahb_slave_mux_sys_bus/U85/Y (AOI22_X1_A7TULL)        0.905     0.662     14.907 r
  u_ahb_slave_mux_sys_bus/n49 (net)             1                  0.000     14.907 r
  u_ahb_slave_mux_sys_bus/U86/B0 (OAI2B11_X2_A7TULL)     0.905     0.001 *   14.908 r
  u_ahb_slave_mux_sys_bus/U86/Y (OAI2B11_X2_A7TULL)      0.539     0.538     15.446 f
  u_ahb_slave_mux_sys_bus/HRDATA[31] (net)      2                  0.000     15.446 f
  u_ahb_slave_mux_sys_bus/HRDATA[31] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_1)    0.000   15.446 f
  cm0_hrdata[31] (net)                                             0.000     15.446 f
  u_cortexm0integration/HRDATA[31] (cmsdk_mcu_system_CORTEXM0INTEGRATION_1)    0.000   15.446 f
  u_cortexm0integration/HRDATA[31] (net)                           0.000     15.446 f
  u_cortexm0integration/u_cortexm0/HRDATA[31] (cmsdk_mcu_system_CORTEXM0DS_1)    0.000   15.446 f
  u_cortexm0integration/u_cortexm0/HRDATA[31] (net)                0.000     15.446 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[31] (cmsdk_mcu_system_cortexm0ds_logic_1)    0.000   15.446 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[31] (net)      0.000     15.446 f
  u_cortexm0integration/u_cortexm0/u_logic/U3373/A0 (AOI21_X1_A7TULL)    0.539    0.001 *   15.447 f
  u_cortexm0integration/u_cortexm0/u_logic/U3373/Y (AOI21_X1_A7TULL)    0.894    0.729   16.175 r
  u_cortexm0integration/u_cortexm0/u_logic/n5623 (net)     4       0.000     16.175 r
  u_cortexm0integration/u_cortexm0/u_logic/U3376/A0 (AOI22_X1_A7TULL)    0.894    0.000 *   16.176 r
  u_cortexm0integration/u_cortexm0/u_logic/U3376/Y (AOI22_X1_A7TULL)    0.339    0.297   16.472 f
  u_cortexm0integration/u_cortexm0/u_logic/n2159 (net)     1       0.000     16.472 f
  u_cortexm0integration/u_cortexm0/u_logic/U3377/B0 (OAI21_X1_A7TULL)    0.339    0.000 *   16.472 f
  u_cortexm0integration/u_cortexm0/u_logic/U3377/Y (OAI21_X1_A7TULL)    0.309    0.193   16.666 r
  u_cortexm0integration/u_cortexm0/u_logic/n2160 (net)     1       0.000     16.666 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/B (NAND3_X2_A7TULL)    0.309    0.000 *   16.666 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/Y (NAND3_X2_A7TULL)    0.268    0.258   16.924 f
  u_cortexm0integration/u_cortexm0/u_logic/n2755 (net)     3       0.000     16.924 f
  u_cortexm0integration/u_cortexm0/u_logic/U64/B0 (OA21_X1_A7TULL)    0.268    0.000 *   16.924 f
  u_cortexm0integration/u_cortexm0/u_logic/U64/Y (OA21_X1_A7TULL)    0.216    0.380   17.304 f
  u_cortexm0integration/u_cortexm0/u_logic/n7642 (net)     2       0.000     17.304 f
  u_cortexm0integration/u_cortexm0/u_logic/U3381/B0 (OAI21_X1_A7TULL)    0.216    0.000 *   17.304 f
  u_cortexm0integration/u_cortexm0/u_logic/U3381/Y (OAI21_X1_A7TULL)    0.658    0.265   17.569 r
  u_cortexm0integration/u_cortexm0/u_logic/n6246 (net)     4       0.000     17.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U7402/B (NAND4B_X1_A7TULL)    0.658    0.000 *   17.569 r
  u_cortexm0integration/u_cortexm0/u_logic/U7402/Y (NAND4B_X1_A7TULL)    1.624    1.163   18.732 f
  u_cortexm0integration/u_cortexm0/u_logic/n7399 (net)     3       0.000     18.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U8180/AN (NAND2B_X2_A7TULL)    1.624    0.002 *   18.734 f
  u_cortexm0integration/u_cortexm0/u_logic/U8180/Y (NAND2B_X2_A7TULL)    1.312    1.427   20.161 f
  u_cortexm0integration/u_cortexm0/u_logic/Dnc775 (net)    16      0.000     20.161 f
  u_cortexm0integration/u_cortexm0/u_logic/U8181/A (MX2_X1_A7TULL)    1.312    0.001 *   20.162 f
  u_cortexm0integration/u_cortexm0/u_logic/U8181/Y (MX2_X1_A7TULL)    0.152    0.710   20.873 f
  u_cortexm0integration/u_cortexm0/u_logic/n8396 (net)     1       0.000     20.873 f
  u_cortexm0integration/u_cortexm0/u_logic/Svnl85_reg/D (SDFFSQ_X1_A7TULL)    0.152    0.000 *   20.873 f
  data arrival time                                                          20.873

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Svnl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.620     21.180
  data required time                                                         21.180
  ------------------------------------------------------------------------------------
  data required time                                                         21.180
  data arrival time                                                         -20.873
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 0.307


  Startpoint: sram_hreadyout
              (input port clocked by VCLK)
  Endpoint: HREADY (output port clocked by VCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock network delay (ideal)                                      2.000      2.000
  input external delay                                             8.000     10.000 r
  sram_hreadyout (in)                                    0.117     0.015     10.015 r
  sram_hreadyout (net)                          1                  0.000     10.015 r
  U431/A (CLKBUF_X2_A7TULL)                              0.117     0.000 *   10.015 r
  U431/Y (CLKBUF_X2_A7TULL)                              0.105     0.206     10.220 r
  n629 (net)                                    1                  0.000     10.220 r
  u_ahb_slave_mux_sys_bus/HREADYOUT1 (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_1)    0.000   10.220 r
  u_ahb_slave_mux_sys_bus/HREADYOUT1 (net)                         0.000     10.220 r
  u_ahb_slave_mux_sys_bus/U82/B1N (AO2B2B_X2_A7TULL)     0.105     0.000 *   10.220 r
  u_ahb_slave_mux_sys_bus/U82/Y (AO2B2B_X2_A7TULL)       0.233     0.712     10.932 f
  u_ahb_slave_mux_sys_bus/n48 (net)             1                  0.000     10.932 f
  u_ahb_slave_mux_sys_bus/U84/A (NOR2_X4_A7TULL)         0.233     0.001 *   10.933 f
  u_ahb_slave_mux_sys_bus/U84/Y (NOR2_X4_A7TULL)         1.488     0.953     11.886 r
  u_ahb_slave_mux_sys_bus/HREADYOUT (net)      18                  0.000     11.886 r
  u_ahb_slave_mux_sys_bus/HREADYOUT (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_1)    0.000   11.886 r
  n592 (net)                                                       0.000     11.886 r
  U469/A (CLKBUF_X2_A7TULL)                              1.488     0.001 *   11.886 r
  U469/Y (CLKBUF_X2_A7TULL)                              0.483     0.639     12.525 r
  n907 (net)                                    7                  0.000     12.525 r
  U40/A (CLKBUF_X2_A7TULL)                               0.483     0.001 *   12.526 r
  U40/Y (CLKBUF_X2_A7TULL)                               1.520     1.106     13.632 r
  HREADY (net)                                  1                  0.000     13.632 r
  HREADY (out)                                           1.520     0.000 *   13.633 r
  data arrival time                                                          13.633

  max_delay                                                       18.250     18.250
  clock network delay (ideal)                                      2.000     20.250
  clock uncertainty                                               -0.200     20.050
  output external delay                                           -6.000     14.050
  data required time                                                         14.050
  ------------------------------------------------------------------------------------
  data required time                                                         14.050
  data arrival time                                                         -13.633
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 0.417


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: sram_hsel (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg/CK (SDFFSHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg/Q (SDFFSHQ_X2_A7TULL)    0.475    0.616    2.616 r
  u_cortexm0integration/u_cortexm0/u_logic/Iw1l85[2] (net)     7    0.000     2.616 r
  u_cortexm0integration/u_cortexm0/u_logic/U658/B (NAND2_X2_A7TULL)    0.475    0.000 *    2.617 r
  u_cortexm0integration/u_cortexm0/u_logic/U658/Y (NAND2_X2_A7TULL)    0.483    0.428    3.044 f
  u_cortexm0integration/u_cortexm0/u_logic/n80 (net)     3         0.000      3.044 f
  u_cortexm0integration/u_cortexm0/u_logic/U683/A (NOR2_X3_A7TULL)    0.483    0.000 *    3.044 f
  u_cortexm0integration/u_cortexm0/u_logic/U683/Y (NOR2_X3_A7TULL)    0.848    0.664    3.709 r
  u_cortexm0integration/u_cortexm0/u_logic/n81 (net)     8         0.000      3.709 r
  u_cortexm0integration/u_cortexm0/u_logic/U152/A (BUF_X4_A7TULL)    0.848    0.001 *    3.710 r
  u_cortexm0integration/u_cortexm0/u_logic/U152/Y (BUF_X4_A7TULL)    0.680    0.672    4.382 r
  u_cortexm0integration/u_cortexm0/u_logic/n7670 (net)    28       0.000      4.382 r
  u_cortexm0integration/u_cortexm0/u_logic/U686/B0 (AOI22_X1_A7TULL)    0.680    0.000 *    4.382 r
  u_cortexm0integration/u_cortexm0/u_logic/U686/Y (AOI22_X1_A7TULL)    0.364    0.376    4.758 f
  u_cortexm0integration/u_cortexm0/u_logic/n90 (net)     1         0.000      4.758 f
  u_cortexm0integration/u_cortexm0/u_logic/U694/B (NAND4_X1_A7TULL)    0.364    0.000 *    4.758 f
  u_cortexm0integration/u_cortexm0/u_logic/U694/Y (NAND4_X1_A7TULL)    0.204    0.227    4.984 r
  u_cortexm0integration/u_cortexm0/u_logic/n92 (net)     1         0.000      4.984 r
  u_cortexm0integration/u_cortexm0/u_logic/U695/A (INV_X1_A7TULL)    0.204    0.000 *    4.984 r
  u_cortexm0integration/u_cortexm0/u_logic/U695/Y (INV_X1_A7TULL)    0.122    0.137    5.121 f
  u_cortexm0integration/u_cortexm0/u_logic/n93 (net)     1         0.000      5.121 f
  u_cortexm0integration/u_cortexm0/u_logic/U696/C (NAND3B_X2_A7TULL)    0.122    0.000 *    5.121 f
  u_cortexm0integration/u_cortexm0/u_logic/U696/Y (NAND3B_X2_A7TULL)    0.215    0.147    5.268 r
  u_cortexm0integration/u_cortexm0/u_logic/n104 (net)     1        0.000      5.268 r
  u_cortexm0integration/u_cortexm0/u_logic/U716/B (MXI2_X1_A7TULL)    0.215    0.000 *    5.268 r
  u_cortexm0integration/u_cortexm0/u_logic/U716/Y (MXI2_X1_A7TULL)    0.611    0.410    5.677 f
  u_cortexm0integration/u_cortexm0/u_logic/n7263 (net)     4       0.000      5.677 f
  u_cortexm0integration/u_cortexm0/u_logic/U742/B0 (AOI211_X1_A7TULL)    0.611    0.000 *    5.678 f
  u_cortexm0integration/u_cortexm0/u_logic/U742/Y (AOI211_X1_A7TULL)    0.635    0.570    6.247 r
  u_cortexm0integration/u_cortexm0/u_logic/n279 (net)     2        0.000      6.247 r
  u_cortexm0integration/u_cortexm0/u_logic/U898/A (NOR2_X1_A7TULL)    0.635    0.000 *    6.247 r
  u_cortexm0integration/u_cortexm0/u_logic/U898/Y (NOR2_X1_A7TULL)    0.280    0.266    6.514 f
  u_cortexm0integration/u_cortexm0/u_logic/n893 (net)     3        0.000      6.514 f
  u_cortexm0integration/u_cortexm0/u_logic/U952/A (NOR2_X1_A7TULL)    0.280    0.000 *    6.514 f
  u_cortexm0integration/u_cortexm0/u_logic/U952/Y (NOR2_X1_A7TULL)    0.386    0.326    6.839 r
  u_cortexm0integration/u_cortexm0/u_logic/n282 (net)     1        0.000      6.839 r
  u_cortexm0integration/u_cortexm0/u_logic/U1032/A1 (AOI21_X4_A7TULL)    0.386    0.000 *    6.839 r
  u_cortexm0integration/u_cortexm0/u_logic/U1032/Y (AOI21_X4_A7TULL)    0.238    0.220    7.059 f
  u_cortexm0integration/u_cortexm0/u_logic/n849 (net)     2        0.000      7.059 f
  u_cortexm0integration/u_cortexm0/u_logic/U1214/A1 (OAI21_X4_A7TULL)    0.238    0.000 *    7.060 f
  u_cortexm0integration/u_cortexm0/u_logic/U1214/Y (OAI21_X4_A7TULL)    0.319    0.317    7.376 r
  u_cortexm0integration/u_cortexm0/u_logic/n777 (net)     2        0.000      7.376 r
  u_cortexm0integration/u_cortexm0/u_logic/U1597/A (NAND2_X2_A7TULL)    0.319    0.000 *    7.376 r
  u_cortexm0integration/u_cortexm0/u_logic/U1597/Y (NAND2_X2_A7TULL)    0.211    0.208    7.584 f
  u_cortexm0integration/u_cortexm0/u_logic/n743 (net)     1        0.000      7.584 f
  u_cortexm0integration/u_cortexm0/u_logic/U1617/AN (NOR2B_X12_A7TULL)    0.211    0.000 *    7.585 f
  u_cortexm0integration/u_cortexm0/u_logic/U1617/Y (NOR2B_X12_A7TULL)    0.199    0.286    7.871 f
  u_cortexm0integration/u_cortexm0/u_logic/n1485 (net)    15       0.000      7.871 f
  u_cortexm0integration/u_cortexm0/u_logic/U1836/A0 (OAI21_X1_A7TULL)    0.199    0.001 *    7.871 f
  u_cortexm0integration/u_cortexm0/u_logic/U1836/Y (OAI21_X1_A7TULL)    0.316    0.279    8.150 r
  u_cortexm0integration/u_cortexm0/u_logic/n999 (net)     1        0.000      8.150 r
  u_cortexm0integration/u_cortexm0/u_logic/U1881/A (XNOR2_X2_A7TULL)    0.316    0.000 *    8.151 r
  u_cortexm0integration/u_cortexm0/u_logic/U1881/Y (XNOR2_X2_A7TULL)    0.456    0.280    8.430 r
  u_cortexm0integration/u_cortexm0/u_logic/n3077 (net)     2       0.000      8.430 r
  u_cortexm0integration/u_cortexm0/u_logic/U1882/B (NAND2_X2_A7TULL)    0.456    0.000 *    8.430 r
  u_cortexm0integration/u_cortexm0/u_logic/U1882/Y (NAND2_X2_A7TULL)    0.343    0.300    8.730 f
  u_cortexm0integration/u_cortexm0/u_logic/n3424 (net)     3       0.000      8.730 f
  u_cortexm0integration/u_cortexm0/u_logic/U1967/A (NOR2_X8_A7TULL)    0.343    0.000 *    8.730 f
  u_cortexm0integration/u_cortexm0/u_logic/U1967/Y (NOR2_X8_A7TULL)    0.226    0.229    8.960 r
  u_cortexm0integration/u_cortexm0/u_logic/n3402 (net)     3       0.000      8.960 r
  u_cortexm0integration/u_cortexm0/u_logic/U5078/A (INV_X3_A7TULL)    0.226    0.000 *    8.960 r
  u_cortexm0integration/u_cortexm0/u_logic/U5078/Y (INV_X3_A7TULL)    0.105    0.113    9.073 f
  u_cortexm0integration/u_cortexm0/u_logic/n5108 (net)     3       0.000      9.073 f
  u_cortexm0integration/u_cortexm0/u_logic/U5079/A (NOR2_X2_A7TULL)    0.105    0.000 *    9.073 f
  u_cortexm0integration/u_cortexm0/u_logic/U5079/Y (NOR2_X2_A7TULL)    0.204    0.164    9.237 r
  u_cortexm0integration/u_cortexm0/u_logic/n3403 (net)     1       0.000      9.237 r
  u_cortexm0integration/u_cortexm0/u_logic/U5080/A (NAND2_X2_A7TULL)    0.204    0.000 *    9.237 r
  u_cortexm0integration/u_cortexm0/u_logic/U5080/Y (NAND2_X2_A7TULL)    0.157    0.158    9.394 f
  u_cortexm0integration/u_cortexm0/u_logic/n3405 (net)     1       0.000      9.394 f
  u_cortexm0integration/u_cortexm0/u_logic/U5082/A (XOR2_X4_A7TULL)    0.157    0.000 *    9.394 f
  u_cortexm0integration/u_cortexm0/u_logic/U5082/Y (XOR2_X4_A7TULL)    0.195    0.244    9.639 f
  u_cortexm0integration/u_cortexm0/u_logic/n6248 (net)     3       0.000      9.639 f
  u_cortexm0integration/u_cortexm0/u_logic/U5086/A1N (OAI2BB1_X4_A7TULL)    0.195    0.000 *    9.639 f
  u_cortexm0integration/u_cortexm0/u_logic/U5086/Y (OAI2BB1_X4_A7TULL)    0.283    0.366   10.005 f
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[24] (net)     4    0.000   10.005 f
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[24] (cmsdk_mcu_system_cortexm0ds_logic_1)    0.000   10.005 f
  u_cortexm0integration/u_cortexm0/HADDR[24] (net)                 0.000     10.005 f
  u_cortexm0integration/u_cortexm0/HADDR[24] (cmsdk_mcu_system_CORTEXM0DS_1)    0.000   10.005 f
  u_cortexm0integration/HADDR[24] (net)                            0.000     10.005 f
  u_cortexm0integration/HADDR[24] (cmsdk_mcu_system_CORTEXM0INTEGRATION_1)    0.000   10.005 f
  n531 (net)                                                       0.000     10.005 f
  u_addr_decode/haddr[24] (cmsdk_mcu_system_cmsdk_mcu_addr_decode_40010000_40011000_0_f0000000_1)    0.000   10.005 f
  u_addr_decode/haddr[24] (net)                                    0.000     10.005 f
  u_addr_decode/U2/A (NOR2_X3_A7TULL)                    0.283     0.000 *   10.005 f
  u_addr_decode/U2/Y (NOR2_X3_A7TULL)                    0.182     0.191     10.196 r
  u_addr_decode/n2 (net)                        1                  0.000     10.196 r
  u_addr_decode/U4/A (NAND2_X2_A7TULL)                   0.182     0.000 *   10.196 r
  u_addr_decode/U4/Y (NAND2_X2_A7TULL)                   0.121     0.115     10.311 f
  u_addr_decode/n5 (net)                        1                  0.000     10.311 f
  u_addr_decode/U7/AN (NAND3B_X4_A7TULL)                 0.121     0.000 *   10.311 f
  u_addr_decode/U7/Y (NAND3B_X4_A7TULL)                  0.210     0.313     10.623 f
  u_addr_decode/n12 (net)                       3                  0.000     10.623 f
  u_addr_decode/U8/A (OR4_X4_A7TULL)                     0.210     0.000 *   10.624 f
  u_addr_decode/U8/Y (OR4_X4_A7TULL)                     0.137     0.409     11.033 f
  u_addr_decode/n6 (net)                        1                  0.000     11.033 f
  u_addr_decode/U9/A (NOR2_X4_A7TULL)                    0.137     0.000 *   11.033 f
  u_addr_decode/U9/Y (NOR2_X4_A7TULL)                    0.316     0.233     11.265 r
  u_addr_decode/n17 (net)                       3                  0.000     11.265 r
  u_addr_decode/U12/A (AND2_X8_A7TULL)                   0.316     0.000 *   11.265 r
  u_addr_decode/U12/Y (AND2_X8_A7TULL)                   0.158     0.291     11.557 r
  u_addr_decode/sram_hsel (net)                 2                  0.000     11.557 r
  u_addr_decode/sram_hsel (cmsdk_mcu_system_cmsdk_mcu_addr_decode_40010000_40011000_0_f0000000_1)    0.000   11.557 r
  n628 (net)                                                       0.000     11.557 r
  U432/A (BUF_X32_A7TULL)                                0.158     0.002 *   11.558 r
  U432/Y (BUF_X32_A7TULL)                                0.147     0.224     11.782 r
  sram_hsel (net)                               1                  0.000     11.782 r
  sram_hsel (out)                                        0.147     0.008 *   11.790 r
  data arrival time                                                          11.790

  clock VCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  output external delay                                          -10.000     11.800
  data required time                                                         11.800
  ------------------------------------------------------------------------------------
  data required time                                                         11.800
  data arrival time                                                         -11.790
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 0.010


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qicl85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[1] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Qicl85_reg/CK (SDFFS_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Qicl85_reg/Q (SDFFS_X1_A7TULL)    0.781    1.172    3.172 f
  u_cortexm0integration/u_cortexm0/u_logic/n8992 (net)     5       0.000      3.172 f
  u_cortexm0integration/u_cortexm0/u_logic/U2523/A (NAND2_X2_A7TULL)    0.781    0.001 *    3.173 f
  u_cortexm0integration/u_cortexm0/u_logic/U2523/Y (NAND2_X2_A7TULL)    0.676    0.670    3.842 r
  u_cortexm0integration/u_cortexm0/u_logic/n1627 (net)    11       0.000      3.842 r
  u_cortexm0integration/u_cortexm0/u_logic/U2587/A (INV_X1_A7TULL)    0.676    0.001 *    3.843 r
  u_cortexm0integration/u_cortexm0/u_logic/U2587/Y (INV_X1_A7TULL)    0.186    0.164    4.007 f
  u_cortexm0integration/u_cortexm0/u_logic/n1614 (net)     1       0.000      4.007 f
  u_cortexm0integration/u_cortexm0/u_logic/U2588/C (AND3_X1_A7TULL)    0.186    0.000 *    4.007 f
  u_cortexm0integration/u_cortexm0/u_logic/U2588/Y (AND3_X1_A7TULL)    0.311    0.524    4.531 f
  u_cortexm0integration/u_cortexm0/u_logic/n7490 (net)     3       0.000      4.531 f
  u_cortexm0integration/u_cortexm0/u_logic/U2589/B1 (AOI22_X1_A7TULL)    0.311    0.000 *    4.531 f
  u_cortexm0integration/u_cortexm0/u_logic/U2589/Y (AOI22_X1_A7TULL)    0.365    0.409    4.940 r
  u_cortexm0integration/u_cortexm0/u_logic/n1619 (net)     1       0.000      4.940 r
  u_cortexm0integration/u_cortexm0/u_logic/U2593/B0 (OAI2B11_XL_A7TULL)    0.365    0.000 *    4.940 r
  u_cortexm0integration/u_cortexm0/u_logic/U2593/Y (OAI2B11_XL_A7TULL)    0.428    0.383    5.323 f
  u_cortexm0integration/u_cortexm0/u_logic/n1632 (net)     1       0.000      5.323 f
  u_cortexm0integration/u_cortexm0/u_logic/U2603/AN (NAND4B_X1_A7TULL)    0.428    0.000 *    5.323 f
  u_cortexm0integration/u_cortexm0/u_logic/U2603/Y (NAND4B_X1_A7TULL)    0.523    0.662    5.985 f
  u_cortexm0integration/u_cortexm0/u_logic/n1633 (net)     1       0.000      5.985 f
  u_cortexm0integration/u_cortexm0/u_logic/U2604/D (NOR4_X2_A7TULL)    0.523    0.000 *    5.985 f
  u_cortexm0integration/u_cortexm0/u_logic/U2604/Y (NOR4_X2_A7TULL)    0.715    0.693    6.678 r
  u_cortexm0integration/u_cortexm0/u_logic/n2602 (net)     5       0.000      6.678 r
  u_cortexm0integration/u_cortexm0/u_logic/U2630/A1 (AOI211_X2_A7TULL)    0.715    0.000 *    6.678 r
  u_cortexm0integration/u_cortexm0/u_logic/U2630/Y (AOI211_X2_A7TULL)    0.304    0.270    6.948 f
  u_cortexm0integration/u_cortexm0/u_logic/n1660 (net)     1       0.000      6.948 f
  u_cortexm0integration/u_cortexm0/u_logic/U2631/B0 (AOI2BB1_X2_A7TULL)    0.304    0.000 *    6.948 f
  u_cortexm0integration/u_cortexm0/u_logic/U2631/Y (AOI2BB1_X2_A7TULL)    0.514    0.424    7.372 r
  u_cortexm0integration/u_cortexm0/u_logic/n1664 (net)     1       0.000      7.372 r
  u_cortexm0integration/u_cortexm0/u_logic/U2637/A1N (OAI2BB1_X2_A7TULL)    0.514    0.001 *    7.373 r
  u_cortexm0integration/u_cortexm0/u_logic/U2637/Y (OAI2BB1_X2_A7TULL)    0.382    0.488    7.861 r
  u_cortexm0integration/u_cortexm0/u_logic/n6680 (net)     4       0.000      7.861 r
  u_cortexm0integration/u_cortexm0/u_logic/U2640/A (NAND2_X1_A7TULL)    0.382    0.001 *    7.862 r
  u_cortexm0integration/u_cortexm0/u_logic/U2640/Y (NAND2_X1_A7TULL)    0.214    0.217    8.078 f
  u_cortexm0integration/u_cortexm0/u_logic/n1666 (net)     1       0.000      8.078 f
  u_cortexm0integration/u_cortexm0/u_logic/U2641/B (NAND2B_X2_A7TULL)    0.214    0.000 *    8.078 f
  u_cortexm0integration/u_cortexm0/u_logic/U2641/Y (NAND2B_X2_A7TULL)    0.153    0.174    8.252 r
  u_cortexm0integration/u_cortexm0/u_logic/n6547 (net)     2       0.000      8.252 r
  u_cortexm0integration/u_cortexm0/u_logic/U2645/A0 (OAI21_X1_A7TULL)    0.153    0.000 *    8.253 r
  u_cortexm0integration/u_cortexm0/u_logic/U2645/Y (OAI21_X1_A7TULL)    0.357    0.224    8.476 f
  u_cortexm0integration/u_cortexm0/u_logic/n1672 (net)     1       0.000      8.476 f
  u_cortexm0integration/u_cortexm0/u_logic/U2648/B0 (OAI211_X4_A7TULL)    0.357    0.000 *    8.476 f
  u_cortexm0integration/u_cortexm0/u_logic/U2648/Y (OAI211_X4_A7TULL)    1.126    0.445    8.921 r
  u_cortexm0integration/u_cortexm0/u_logic/lockup_o (net)     5    0.000      8.921 r
  u_cortexm0integration/u_cortexm0/u_logic/U2701/AN (NAND2B_X1_A7TULL)    1.126    0.000 *    8.921 r
  u_cortexm0integration/u_cortexm0/u_logic/U2701/Y (NAND2B_X1_A7TULL)    0.177    0.386    9.308 r
  u_cortexm0integration/u_cortexm0/u_logic/n2513 (net)     2       0.000      9.308 r
  u_cortexm0integration/u_cortexm0/u_logic/U3865/AN (NAND2B_X2_A7TULL)    0.177    0.000 *    9.308 r
  u_cortexm0integration/u_cortexm0/u_logic/U3865/Y (NAND2B_X2_A7TULL)    0.269    0.307    9.615 r
  u_cortexm0integration/u_cortexm0/u_logic/n5283 (net)     3       0.000      9.615 r
  u_cortexm0integration/u_cortexm0/u_logic/U3919/A (NAND2_X2_A7TULL)    0.269    0.000 *    9.616 r
  u_cortexm0integration/u_cortexm0/u_logic/U3919/Y (NAND2_X2_A7TULL)    0.407    0.258    9.874 f
  u_cortexm0integration/u_cortexm0/u_logic/n5717 (net)     4       0.000      9.874 f
  u_cortexm0integration/u_cortexm0/u_logic/U3924/A (NOR2_X2_A7TULL)    0.407    0.000 *    9.874 f
  u_cortexm0integration/u_cortexm0/u_logic/U3924/Y (NOR2_X2_A7TULL)    1.661    1.111   10.985 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[1] (net)     7    0.000   10.985 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[1] (cmsdk_mcu_system_cortexm0ds_logic_1)    0.000   10.985 r
  u_cortexm0integration/u_cortexm0/HADDR[1] (net)                  0.000     10.985 r
  u_cortexm0integration/u_cortexm0/HADDR[1] (cmsdk_mcu_system_CORTEXM0DS_1)    0.000   10.985 r
  u_cortexm0integration/HADDR[1] (net)                             0.000     10.985 r
  u_cortexm0integration/HADDR[1] (cmsdk_mcu_system_CORTEXM0INTEGRATION_1)    0.000   10.985 r
  n554 (net)                                                       0.000     10.985 r
  U507/A (BUF_X4_A7TULL)                                 1.661     0.005 *   10.990 r
  U507/Y (BUF_X4_A7TULL)                                 0.776     0.800     11.790 r
  HADDR[1] (net)                                1                  0.000     11.790 r
  HADDR[1] (out)                                         0.776     0.000 *   11.790 r
  data arrival time                                                          11.790

  clock VCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  output external delay                                          -10.000     11.800
  data required time                                                         11.800
  ------------------------------------------------------------------------------------
  data required time                                                         11.800
  data arrival time                                                         -11.790
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 0.010


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: flash_hsel (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg/CK (SDFFSHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg/Q (SDFFSHQ_X2_A7TULL)    0.475    0.616    2.616 r
  u_cortexm0integration/u_cortexm0/u_logic/Iw1l85[2] (net)     7    0.000     2.616 r
  u_cortexm0integration/u_cortexm0/u_logic/U658/B (NAND2_X2_A7TULL)    0.475    0.000 *    2.617 r
  u_cortexm0integration/u_cortexm0/u_logic/U658/Y (NAND2_X2_A7TULL)    0.483    0.428    3.044 f
  u_cortexm0integration/u_cortexm0/u_logic/n80 (net)     3         0.000      3.044 f
  u_cortexm0integration/u_cortexm0/u_logic/U683/A (NOR2_X3_A7TULL)    0.483    0.000 *    3.044 f
  u_cortexm0integration/u_cortexm0/u_logic/U683/Y (NOR2_X3_A7TULL)    0.848    0.664    3.709 r
  u_cortexm0integration/u_cortexm0/u_logic/n81 (net)     8         0.000      3.709 r
  u_cortexm0integration/u_cortexm0/u_logic/U152/A (BUF_X4_A7TULL)    0.848    0.001 *    3.710 r
  u_cortexm0integration/u_cortexm0/u_logic/U152/Y (BUF_X4_A7TULL)    0.680    0.672    4.382 r
  u_cortexm0integration/u_cortexm0/u_logic/n7670 (net)    28       0.000      4.382 r
  u_cortexm0integration/u_cortexm0/u_logic/U686/B0 (AOI22_X1_A7TULL)    0.680    0.000 *    4.382 r
  u_cortexm0integration/u_cortexm0/u_logic/U686/Y (AOI22_X1_A7TULL)    0.364    0.376    4.758 f
  u_cortexm0integration/u_cortexm0/u_logic/n90 (net)     1         0.000      4.758 f
  u_cortexm0integration/u_cortexm0/u_logic/U694/B (NAND4_X1_A7TULL)    0.364    0.000 *    4.758 f
  u_cortexm0integration/u_cortexm0/u_logic/U694/Y (NAND4_X1_A7TULL)    0.204    0.227    4.984 r
  u_cortexm0integration/u_cortexm0/u_logic/n92 (net)     1         0.000      4.984 r
  u_cortexm0integration/u_cortexm0/u_logic/U695/A (INV_X1_A7TULL)    0.204    0.000 *    4.984 r
  u_cortexm0integration/u_cortexm0/u_logic/U695/Y (INV_X1_A7TULL)    0.122    0.137    5.121 f
  u_cortexm0integration/u_cortexm0/u_logic/n93 (net)     1         0.000      5.121 f
  u_cortexm0integration/u_cortexm0/u_logic/U696/C (NAND3B_X2_A7TULL)    0.122    0.000 *    5.121 f
  u_cortexm0integration/u_cortexm0/u_logic/U696/Y (NAND3B_X2_A7TULL)    0.215    0.147    5.268 r
  u_cortexm0integration/u_cortexm0/u_logic/n104 (net)     1        0.000      5.268 r
  u_cortexm0integration/u_cortexm0/u_logic/U716/B (MXI2_X1_A7TULL)    0.215    0.000 *    5.268 r
  u_cortexm0integration/u_cortexm0/u_logic/U716/Y (MXI2_X1_A7TULL)    0.611    0.410    5.677 f
  u_cortexm0integration/u_cortexm0/u_logic/n7263 (net)     4       0.000      5.677 f
  u_cortexm0integration/u_cortexm0/u_logic/U742/B0 (AOI211_X1_A7TULL)    0.611    0.000 *    5.678 f
  u_cortexm0integration/u_cortexm0/u_logic/U742/Y (AOI211_X1_A7TULL)    0.635    0.570    6.247 r
  u_cortexm0integration/u_cortexm0/u_logic/n279 (net)     2        0.000      6.247 r
  u_cortexm0integration/u_cortexm0/u_logic/U898/A (NOR2_X1_A7TULL)    0.635    0.000 *    6.247 r
  u_cortexm0integration/u_cortexm0/u_logic/U898/Y (NOR2_X1_A7TULL)    0.280    0.266    6.514 f
  u_cortexm0integration/u_cortexm0/u_logic/n893 (net)     3        0.000      6.514 f
  u_cortexm0integration/u_cortexm0/u_logic/U952/A (NOR2_X1_A7TULL)    0.280    0.000 *    6.514 f
  u_cortexm0integration/u_cortexm0/u_logic/U952/Y (NOR2_X1_A7TULL)    0.386    0.326    6.839 r
  u_cortexm0integration/u_cortexm0/u_logic/n282 (net)     1        0.000      6.839 r
  u_cortexm0integration/u_cortexm0/u_logic/U1032/A1 (AOI21_X4_A7TULL)    0.386    0.000 *    6.839 r
  u_cortexm0integration/u_cortexm0/u_logic/U1032/Y (AOI21_X4_A7TULL)    0.238    0.220    7.059 f
  u_cortexm0integration/u_cortexm0/u_logic/n849 (net)     2        0.000      7.059 f
  u_cortexm0integration/u_cortexm0/u_logic/U1214/A1 (OAI21_X4_A7TULL)    0.238    0.000 *    7.060 f
  u_cortexm0integration/u_cortexm0/u_logic/U1214/Y (OAI21_X4_A7TULL)    0.319    0.317    7.376 r
  u_cortexm0integration/u_cortexm0/u_logic/n777 (net)     2        0.000      7.376 r
  u_cortexm0integration/u_cortexm0/u_logic/U1597/A (NAND2_X2_A7TULL)    0.319    0.000 *    7.376 r
  u_cortexm0integration/u_cortexm0/u_logic/U1597/Y (NAND2_X2_A7TULL)    0.211    0.208    7.584 f
  u_cortexm0integration/u_cortexm0/u_logic/n743 (net)     1        0.000      7.584 f
  u_cortexm0integration/u_cortexm0/u_logic/U1617/AN (NOR2B_X12_A7TULL)    0.211    0.000 *    7.585 f
  u_cortexm0integration/u_cortexm0/u_logic/U1617/Y (NOR2B_X12_A7TULL)    0.199    0.286    7.871 f
  u_cortexm0integration/u_cortexm0/u_logic/n1485 (net)    15       0.000      7.871 f
  u_cortexm0integration/u_cortexm0/u_logic/U1836/A0 (OAI21_X1_A7TULL)    0.199    0.001 *    7.871 f
  u_cortexm0integration/u_cortexm0/u_logic/U1836/Y (OAI21_X1_A7TULL)    0.316    0.279    8.150 r
  u_cortexm0integration/u_cortexm0/u_logic/n999 (net)     1        0.000      8.150 r
  u_cortexm0integration/u_cortexm0/u_logic/U1881/A (XNOR2_X2_A7TULL)    0.316    0.000 *    8.151 r
  u_cortexm0integration/u_cortexm0/u_logic/U1881/Y (XNOR2_X2_A7TULL)    0.456    0.280    8.430 r
  u_cortexm0integration/u_cortexm0/u_logic/n3077 (net)     2       0.000      8.430 r
  u_cortexm0integration/u_cortexm0/u_logic/U1882/B (NAND2_X2_A7TULL)    0.456    0.000 *    8.430 r
  u_cortexm0integration/u_cortexm0/u_logic/U1882/Y (NAND2_X2_A7TULL)    0.343    0.300    8.730 f
  u_cortexm0integration/u_cortexm0/u_logic/n3424 (net)     3       0.000      8.730 f
  u_cortexm0integration/u_cortexm0/u_logic/U1967/A (NOR2_X8_A7TULL)    0.343    0.000 *    8.730 f
  u_cortexm0integration/u_cortexm0/u_logic/U1967/Y (NOR2_X8_A7TULL)    0.226    0.229    8.960 r
  u_cortexm0integration/u_cortexm0/u_logic/n3402 (net)     3       0.000      8.960 r
  u_cortexm0integration/u_cortexm0/u_logic/U5078/A (INV_X3_A7TULL)    0.226    0.000 *    8.960 r
  u_cortexm0integration/u_cortexm0/u_logic/U5078/Y (INV_X3_A7TULL)    0.105    0.113    9.073 f
  u_cortexm0integration/u_cortexm0/u_logic/n5108 (net)     3       0.000      9.073 f
  u_cortexm0integration/u_cortexm0/u_logic/U5079/A (NOR2_X2_A7TULL)    0.105    0.000 *    9.073 f
  u_cortexm0integration/u_cortexm0/u_logic/U5079/Y (NOR2_X2_A7TULL)    0.204    0.164    9.237 r
  u_cortexm0integration/u_cortexm0/u_logic/n3403 (net)     1       0.000      9.237 r
  u_cortexm0integration/u_cortexm0/u_logic/U5080/A (NAND2_X2_A7TULL)    0.204    0.000 *    9.237 r
  u_cortexm0integration/u_cortexm0/u_logic/U5080/Y (NAND2_X2_A7TULL)    0.157    0.158    9.394 f
  u_cortexm0integration/u_cortexm0/u_logic/n3405 (net)     1       0.000      9.394 f
  u_cortexm0integration/u_cortexm0/u_logic/U5082/A (XOR2_X4_A7TULL)    0.157    0.000 *    9.394 f
  u_cortexm0integration/u_cortexm0/u_logic/U5082/Y (XOR2_X4_A7TULL)    0.195    0.244    9.639 f
  u_cortexm0integration/u_cortexm0/u_logic/n6248 (net)     3       0.000      9.639 f
  u_cortexm0integration/u_cortexm0/u_logic/U5086/A1N (OAI2BB1_X4_A7TULL)    0.195    0.000 *    9.639 f
  u_cortexm0integration/u_cortexm0/u_logic/U5086/Y (OAI2BB1_X4_A7TULL)    0.283    0.366   10.005 f
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[24] (net)     4    0.000   10.005 f
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[24] (cmsdk_mcu_system_cortexm0ds_logic_1)    0.000   10.005 f
  u_cortexm0integration/u_cortexm0/HADDR[24] (net)                 0.000     10.005 f
  u_cortexm0integration/u_cortexm0/HADDR[24] (cmsdk_mcu_system_CORTEXM0DS_1)    0.000   10.005 f
  u_cortexm0integration/HADDR[24] (net)                            0.000     10.005 f
  u_cortexm0integration/HADDR[24] (cmsdk_mcu_system_CORTEXM0INTEGRATION_1)    0.000   10.005 f
  n531 (net)                                                       0.000     10.005 f
  u_addr_decode/haddr[24] (cmsdk_mcu_system_cmsdk_mcu_addr_decode_40010000_40011000_0_f0000000_1)    0.000   10.005 f
  u_addr_decode/haddr[24] (net)                                    0.000     10.005 f
  u_addr_decode/U2/A (NOR2_X3_A7TULL)                    0.283     0.000 *   10.005 f
  u_addr_decode/U2/Y (NOR2_X3_A7TULL)                    0.182     0.191     10.196 r
  u_addr_decode/n2 (net)                        1                  0.000     10.196 r
  u_addr_decode/U4/A (NAND2_X2_A7TULL)                   0.182     0.000 *   10.196 r
  u_addr_decode/U4/Y (NAND2_X2_A7TULL)                   0.121     0.115     10.311 f
  u_addr_decode/n5 (net)                        1                  0.000     10.311 f
  u_addr_decode/U7/AN (NAND3B_X4_A7TULL)                 0.121     0.000 *   10.311 f
  u_addr_decode/U7/Y (NAND3B_X4_A7TULL)                  0.210     0.313     10.623 f
  u_addr_decode/n12 (net)                       3                  0.000     10.623 f
  u_addr_decode/U8/A (OR4_X4_A7TULL)                     0.210     0.000 *   10.624 f
  u_addr_decode/U8/Y (OR4_X4_A7TULL)                     0.137     0.409     11.033 f
  u_addr_decode/n6 (net)                        1                  0.000     11.033 f
  u_addr_decode/U9/A (NOR2_X4_A7TULL)                    0.137     0.000 *   11.033 f
  u_addr_decode/U9/Y (NOR2_X4_A7TULL)                    0.316     0.233     11.265 r
  u_addr_decode/n17 (net)                       3                  0.000     11.265 r
  u_addr_decode/U11/A (AND2_X8_A7TULL)                   0.316     0.000 *   11.265 r
  u_addr_decode/U11/Y (AND2_X8_A7TULL)                   0.155     0.291     11.556 r
  u_addr_decode/flash_hsel (net)                2                  0.000     11.556 r
  u_addr_decode/flash_hsel (cmsdk_mcu_system_cmsdk_mcu_addr_decode_40010000_40011000_0_f0000000_1)    0.000   11.556 r
  n593 (net)                                                       0.000     11.556 r
  U249/A (BUF_X32_A7TULL)                                0.155     0.002 *   11.558 r
  U249/Y (BUF_X32_A7TULL)                                0.147     0.223     11.781 r
  flash_hsel (net)                              1                  0.000     11.781 r
  flash_hsel (out)                                       0.147     0.008 *   11.789 r
  data arrival time                                                          11.789

  clock VCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  output external delay                                          -10.000     11.800
  data required time                                                         11.800
  ------------------------------------------------------------------------------------
  data required time                                                         11.800
  data arrival time                                                         -11.789
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 0.011


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Dhcl85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HTRANS[1] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Dhcl85_reg/CK (SDFFRQ_X4_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Dhcl85_reg/Q (SDFFRQ_X4_A7TULL)    0.957    1.072    3.072 r
  u_cortexm0integration/u_cortexm0/u_logic/Lrh675 (net)    24      0.000      3.072 r
  u_cortexm0integration/u_cortexm0/u_logic/U631/A (INV_X2_A7TULL)    0.957    0.004 *    3.076 r
  u_cortexm0integration/u_cortexm0/u_logic/U631/Y (INV_X2_A7TULL)    0.579    0.597    3.673 f
  u_cortexm0integration/u_cortexm0/u_logic/n1499 (net)    17       0.000      3.673 f
  u_cortexm0integration/u_cortexm0/u_logic/U409/B (NAND2_X2_A7TULL)    0.579    0.001 *    3.673 f
  u_cortexm0integration/u_cortexm0/u_logic/U409/Y (NAND2_X2_A7TULL)    0.549    0.538    4.211 r
  u_cortexm0integration/u_cortexm0/u_logic/n6869 (net)    10       0.000      4.211 r
  u_cortexm0integration/u_cortexm0/u_logic/U474/A (INV_X1_A7TULL)    0.549    0.001 *    4.212 r
  u_cortexm0integration/u_cortexm0/u_logic/U474/Y (INV_X1_A7TULL)    0.322    0.331    4.543 f
  u_cortexm0integration/u_cortexm0/u_logic/n6433 (net)     5       0.000      4.543 f
  u_cortexm0integration/u_cortexm0/u_logic/U476/A (AND2_X2_A7TULL)    0.322    0.000 *    4.543 f
  u_cortexm0integration/u_cortexm0/u_logic/U476/Y (AND2_X2_A7TULL)    0.168    0.404    4.947 f
  u_cortexm0integration/u_cortexm0/u_logic/n3328 (net)     3       0.000      4.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U478/A (NAND3_X1_A7TULL)    0.168    0.000 *    4.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U478/Y (NAND3_X1_A7TULL)    0.198    0.166    5.114 r
  u_cortexm0integration/u_cortexm0/u_logic/n13 (net)     1         0.000      5.114 r
  u_cortexm0integration/u_cortexm0/u_logic/U484/C (NAND4_X2_A7TULL)    0.198    0.000 *    5.114 r
  u_cortexm0integration/u_cortexm0/u_logic/U484/Y (NAND4_X2_A7TULL)    0.284    0.239    5.352 f
  u_cortexm0integration/u_cortexm0/u_logic/n16 (net)     1         0.000      5.352 f
  u_cortexm0integration/u_cortexm0/u_logic/U485/B0 (AOI21_X1_A7TULL)    0.284    0.000 *    5.353 f
  u_cortexm0integration/u_cortexm0/u_logic/U485/Y (AOI21_X1_A7TULL)    0.275    0.262    5.614 r
  u_cortexm0integration/u_cortexm0/u_logic/n25 (net)     1         0.000      5.614 r
  u_cortexm0integration/u_cortexm0/u_logic/U517/A (NAND2_X2_A7TULL)    0.275    0.000 *    5.614 r
  u_cortexm0integration/u_cortexm0/u_logic/U517/Y (NAND2_X2_A7TULL)    0.188    0.187    5.801 f
  u_cortexm0integration/u_cortexm0/u_logic/n1754 (net)     3       0.000      5.801 f
  u_cortexm0integration/u_cortexm0/u_logic/U522/A (NAND2_X2_A7TULL)    0.188    0.000 *    5.801 f
  u_cortexm0integration/u_cortexm0/u_logic/U522/Y (NAND2_X2_A7TULL)    0.229    0.189    5.990 r
  u_cortexm0integration/u_cortexm0/u_logic/n28 (net)     2         0.000      5.990 r
  u_cortexm0integration/u_cortexm0/u_logic/U523/A (NAND2_X4_A7TULL)    0.229    0.000 *    5.990 r
  u_cortexm0integration/u_cortexm0/u_logic/U523/Y (NAND2_X4_A7TULL)    0.173    0.156    6.146 f
  u_cortexm0integration/u_cortexm0/u_logic/n7250 (net)     6       0.000      6.146 f
  u_cortexm0integration/u_cortexm0/u_logic/U524/AN (NAND2B_X4_A7TULL)    0.173    0.000 *    6.146 f
  u_cortexm0integration/u_cortexm0/u_logic/U524/Y (NAND2B_X4_A7TULL)    0.264    0.353    6.500 f
  u_cortexm0integration/u_cortexm0/u_logic/n2545 (net)     4       0.000      6.500 f
  u_cortexm0integration/u_cortexm0/u_logic/U525/A (CLKINV_X6_A7TULL)    0.264    0.000 *    6.500 f
  u_cortexm0integration/u_cortexm0/u_logic/U525/Y (CLKINV_X6_A7TULL)    0.134    0.143    6.643 r
  u_cortexm0integration/u_cortexm0/u_logic/n27 (net)     1         0.000      6.643 r
  u_cortexm0integration/u_cortexm0/u_logic/U526/A (NOR2_X6_A7TULL)    0.134    0.000 *    6.643 r
  u_cortexm0integration/u_cortexm0/u_logic/U526/Y (NOR2_X6_A7TULL)    0.154    0.083    6.726 f
  u_cortexm0integration/u_cortexm0/u_logic/n29 (net)     1         0.000      6.726 f
  u_cortexm0integration/u_cortexm0/u_logic/U528/A0 (OAI22_X8_A7TULL)    0.154    0.000 *    6.726 f
  u_cortexm0integration/u_cortexm0/u_logic/U528/Y (OAI22_X8_A7TULL)    0.597    0.353    7.079 r
  u_cortexm0integration/u_cortexm0/u_logic/n7090 (net)    10       0.000      7.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U62/A (AND2_X8_A7TULL)    0.597    0.003 *    7.081 r
  u_cortexm0integration/u_cortexm0/u_logic/U62/Y (AND2_X8_A7TULL)    0.101    0.299    7.380 r
  u_cortexm0integration/u_cortexm0/u_logic/n7622 (net)     1       0.000      7.380 r
  u_cortexm0integration/u_cortexm0/u_logic/U5096/B (ADDH_X4_A7TULL)    0.101    0.000 *    7.380 r
  u_cortexm0integration/u_cortexm0/u_logic/U5096/CO (ADDH_X4_A7TULL)    0.141    0.227    7.607 r
  u_cortexm0integration/u_cortexm0/u_logic/n3429 (net)     1       0.000      7.607 r
  u_cortexm0integration/u_cortexm0/u_logic/U5104/B (ADDH_X4_A7TULL)    0.141    0.000 *    7.607 r
  u_cortexm0integration/u_cortexm0/u_logic/U5104/CO (ADDH_X4_A7TULL)    0.142    0.240    7.847 r
  u_cortexm0integration/u_cortexm0/u_logic/n3415 (net)     1       0.000      7.847 r
  u_cortexm0integration/u_cortexm0/u_logic/U5092/B (ADDH_X4_A7TULL)    0.142    0.000 *    7.847 r
  u_cortexm0integration/u_cortexm0/u_logic/U5092/CO (ADDH_X4_A7TULL)    0.140    0.240    8.087 r
  u_cortexm0integration/u_cortexm0/u_logic/n3438 (net)     1       0.000      8.087 r
  u_cortexm0integration/u_cortexm0/u_logic/U5112/B (ADDH_X4_A7TULL)    0.140    0.000 *    8.087 r
  u_cortexm0integration/u_cortexm0/u_logic/U5112/CO (ADDH_X4_A7TULL)    0.136    0.236    8.323 r
  u_cortexm0integration/u_cortexm0/u_logic/n3406 (net)     1       0.000      8.323 r
  u_cortexm0integration/u_cortexm0/u_logic/U5083/B (ADDH_X4_A7TULL)    0.136    0.000 *    8.323 r
  u_cortexm0integration/u_cortexm0/u_logic/U5083/CO (ADDH_X4_A7TULL)    0.137    0.231    8.554 r
  u_cortexm0integration/u_cortexm0/u_logic/n5693 (net)     2       0.000      8.554 r
  u_cortexm0integration/u_cortexm0/u_logic/U547/A (NAND2_X4_A7TULL)    0.137    0.000 *    8.554 r
  u_cortexm0integration/u_cortexm0/u_logic/U547/Y (NAND2_X4_A7TULL)    0.221    0.114    8.668 f
  u_cortexm0integration/u_cortexm0/u_logic/n37 (net)     1         0.000      8.668 f
  u_cortexm0integration/u_cortexm0/u_logic/U548/A (CLKINV_X8_A7TULL)    0.221    0.000 *    8.668 f
  u_cortexm0integration/u_cortexm0/u_logic/U548/Y (CLKINV_X8_A7TULL)    0.112    0.125    8.792 r
  u_cortexm0integration/u_cortexm0/u_logic/n5688 (net)     1       0.000      8.792 r
  u_cortexm0integration/u_cortexm0/u_logic/U6891/B (ADDH_X4_A7TULL)    0.112    0.000 *    8.793 r
  u_cortexm0integration/u_cortexm0/u_logic/U6891/CO (ADDH_X4_A7TULL)    0.144    0.228    9.021 r
  u_cortexm0integration/u_cortexm0/u_logic/n3467 (net)     1       0.000      9.021 r
  u_cortexm0integration/u_cortexm0/u_logic/U5150/B (ADDH_X4_A7TULL)    0.144    0.000 *    9.021 r
  u_cortexm0integration/u_cortexm0/u_logic/U5150/CO (ADDH_X4_A7TULL)    0.128    0.234    9.254 r
  u_cortexm0integration/u_cortexm0/u_logic/n1386 (net)     2       0.000      9.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U2312/A (INV_X4_A7TULL)    0.128    0.000 *    9.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U2312/Y (INV_X4_A7TULL)    0.056    0.066    9.320 f
  u_cortexm0integration/u_cortexm0/u_logic/n1387 (net)     1       0.000      9.320 f
  u_cortexm0integration/u_cortexm0/u_logic/U2313/A (NOR2_X4_A7TULL)    0.056    0.000 *    9.320 f
  u_cortexm0integration/u_cortexm0/u_logic/U2313/Y (NOR2_X4_A7TULL)    0.186    0.140    9.461 r
  u_cortexm0integration/u_cortexm0/u_logic/n1553 (net)     2       0.000      9.461 r
  u_cortexm0integration/u_cortexm0/u_logic/U63/A (AND2_X4_A7TULL)    0.186    0.000 *    9.461 r
  u_cortexm0integration/u_cortexm0/u_logic/U63/Y (AND2_X4_A7TULL)    0.138    0.248    9.709 r
  u_cortexm0integration/u_cortexm0/u_logic/n7641 (net)     1       0.000      9.709 r
  u_cortexm0integration/u_cortexm0/u_logic/U2452/B (ADDH_X4_A7TULL)    0.138    0.000 *    9.709 r
  u_cortexm0integration/u_cortexm0/u_logic/U2452/CO (ADDH_X4_A7TULL)    0.110    0.218    9.927 r
  u_cortexm0integration/u_cortexm0/u_logic/n1389 (net)     1       0.000      9.927 r
  u_cortexm0integration/u_cortexm0/u_logic/U2316/B (XOR2_X4_A7TULL)    0.110    0.000 *    9.927 r
  u_cortexm0integration/u_cortexm0/u_logic/U2316/Y (XOR2_X4_A7TULL)    0.370    0.237   10.164 r
  u_cortexm0integration/u_cortexm0/u_logic/n5714 (net)     2       0.000     10.164 r
  u_cortexm0integration/u_cortexm0/u_logic/U2451/A1N (OAI2BB1_X4_A7TULL)    0.370    0.000 *   10.164 r
  u_cortexm0integration/u_cortexm0/u_logic/U2451/Y (OAI2BB1_X4_A7TULL)    0.420    0.471   10.634 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[31] (net)     6    0.000   10.634 r
  u_cortexm0integration/u_cortexm0/u_logic/U6909/B (NAND4B_X4_A7TULL)    0.420    0.001 *   10.635 r
  u_cortexm0integration/u_cortexm0/u_logic/U6909/Y (NAND4B_X4_A7TULL)    0.297    0.295   10.930 f
  u_cortexm0integration/u_cortexm0/u_logic/n7103 (net)     2       0.000     10.930 f
  u_cortexm0integration/u_cortexm0/u_logic/U6914/B0 (AO22_X8_A7TULL)    0.297    0.000 *   10.930 f
  u_cortexm0integration/u_cortexm0/u_logic/U6914/Y (AO22_X8_A7TULL)    0.217    0.556   11.486 f
  u_cortexm0integration/u_cortexm0/u_logic/htrans_o[1] (net)     7    0.000   11.486 f
  u_cortexm0integration/u_cortexm0/u_logic/htrans_o[1] (cmsdk_mcu_system_cortexm0ds_logic_1)    0.000   11.486 f
  u_cortexm0integration/u_cortexm0/HTRANS[1] (net)                 0.000     11.486 f
  u_cortexm0integration/u_cortexm0/HTRANS[1] (cmsdk_mcu_system_CORTEXM0DS_1)    0.000   11.486 f
  u_cortexm0integration/HTRANS[1] (net)                            0.000     11.486 f
  u_cortexm0integration/HTRANS[1] (cmsdk_mcu_system_CORTEXM0INTEGRATION_1)    0.000   11.486 f
  n556 (net)                                                       0.000     11.486 f
  U505/A (BUF_X32_A7TULL)                                0.217     0.009 *   11.495 f
  U505/Y (BUF_X32_A7TULL)                                0.099     0.263     11.758 f
  HTRANS[1] (net)                               1                  0.000     11.758 f
  HTRANS[1] (out)                                        0.099     0.000 *   11.758 f
  data arrival time                                                          11.758

  clock VCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  output external delay                                          -10.000     11.800
  data required time                                                         11.800
  ------------------------------------------------------------------------------------
  data required time                                                         11.800
  data arrival time                                                         -11.758
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 0.042


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Dhcl85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[31] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Dhcl85_reg/CK (SDFFRQ_X4_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Dhcl85_reg/Q (SDFFRQ_X4_A7TULL)    0.957    1.072    3.072 r
  u_cortexm0integration/u_cortexm0/u_logic/Lrh675 (net)    24      0.000      3.072 r
  u_cortexm0integration/u_cortexm0/u_logic/U631/A (INV_X2_A7TULL)    0.957    0.004 *    3.076 r
  u_cortexm0integration/u_cortexm0/u_logic/U631/Y (INV_X2_A7TULL)    0.579    0.597    3.673 f
  u_cortexm0integration/u_cortexm0/u_logic/n1499 (net)    17       0.000      3.673 f
  u_cortexm0integration/u_cortexm0/u_logic/U409/B (NAND2_X2_A7TULL)    0.579    0.001 *    3.673 f
  u_cortexm0integration/u_cortexm0/u_logic/U409/Y (NAND2_X2_A7TULL)    0.549    0.538    4.211 r
  u_cortexm0integration/u_cortexm0/u_logic/n6869 (net)    10       0.000      4.211 r
  u_cortexm0integration/u_cortexm0/u_logic/U474/A (INV_X1_A7TULL)    0.549    0.001 *    4.212 r
  u_cortexm0integration/u_cortexm0/u_logic/U474/Y (INV_X1_A7TULL)    0.322    0.331    4.543 f
  u_cortexm0integration/u_cortexm0/u_logic/n6433 (net)     5       0.000      4.543 f
  u_cortexm0integration/u_cortexm0/u_logic/U476/A (AND2_X2_A7TULL)    0.322    0.000 *    4.543 f
  u_cortexm0integration/u_cortexm0/u_logic/U476/Y (AND2_X2_A7TULL)    0.168    0.404    4.947 f
  u_cortexm0integration/u_cortexm0/u_logic/n3328 (net)     3       0.000      4.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U478/A (NAND3_X1_A7TULL)    0.168    0.000 *    4.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U478/Y (NAND3_X1_A7TULL)    0.198    0.166    5.114 r
  u_cortexm0integration/u_cortexm0/u_logic/n13 (net)     1         0.000      5.114 r
  u_cortexm0integration/u_cortexm0/u_logic/U484/C (NAND4_X2_A7TULL)    0.198    0.000 *    5.114 r
  u_cortexm0integration/u_cortexm0/u_logic/U484/Y (NAND4_X2_A7TULL)    0.284    0.239    5.352 f
  u_cortexm0integration/u_cortexm0/u_logic/n16 (net)     1         0.000      5.352 f
  u_cortexm0integration/u_cortexm0/u_logic/U485/B0 (AOI21_X1_A7TULL)    0.284    0.000 *    5.353 f
  u_cortexm0integration/u_cortexm0/u_logic/U485/Y (AOI21_X1_A7TULL)    0.275    0.262    5.614 r
  u_cortexm0integration/u_cortexm0/u_logic/n25 (net)     1         0.000      5.614 r
  u_cortexm0integration/u_cortexm0/u_logic/U517/A (NAND2_X2_A7TULL)    0.275    0.000 *    5.614 r
  u_cortexm0integration/u_cortexm0/u_logic/U517/Y (NAND2_X2_A7TULL)    0.188    0.187    5.801 f
  u_cortexm0integration/u_cortexm0/u_logic/n1754 (net)     3       0.000      5.801 f
  u_cortexm0integration/u_cortexm0/u_logic/U522/A (NAND2_X2_A7TULL)    0.188    0.000 *    5.801 f
  u_cortexm0integration/u_cortexm0/u_logic/U522/Y (NAND2_X2_A7TULL)    0.229    0.189    5.990 r
  u_cortexm0integration/u_cortexm0/u_logic/n28 (net)     2         0.000      5.990 r
  u_cortexm0integration/u_cortexm0/u_logic/U523/A (NAND2_X4_A7TULL)    0.229    0.000 *    5.990 r
  u_cortexm0integration/u_cortexm0/u_logic/U523/Y (NAND2_X4_A7TULL)    0.173    0.156    6.146 f
  u_cortexm0integration/u_cortexm0/u_logic/n7250 (net)     6       0.000      6.146 f
  u_cortexm0integration/u_cortexm0/u_logic/U524/AN (NAND2B_X4_A7TULL)    0.173    0.000 *    6.146 f
  u_cortexm0integration/u_cortexm0/u_logic/U524/Y (NAND2B_X4_A7TULL)    0.264    0.353    6.500 f
  u_cortexm0integration/u_cortexm0/u_logic/n2545 (net)     4       0.000      6.500 f
  u_cortexm0integration/u_cortexm0/u_logic/U525/A (CLKINV_X6_A7TULL)    0.264    0.000 *    6.500 f
  u_cortexm0integration/u_cortexm0/u_logic/U525/Y (CLKINV_X6_A7TULL)    0.134    0.143    6.643 r
  u_cortexm0integration/u_cortexm0/u_logic/n27 (net)     1         0.000      6.643 r
  u_cortexm0integration/u_cortexm0/u_logic/U526/A (NOR2_X6_A7TULL)    0.134    0.000 *    6.643 r
  u_cortexm0integration/u_cortexm0/u_logic/U526/Y (NOR2_X6_A7TULL)    0.154    0.083    6.726 f
  u_cortexm0integration/u_cortexm0/u_logic/n29 (net)     1         0.000      6.726 f
  u_cortexm0integration/u_cortexm0/u_logic/U528/A0 (OAI22_X8_A7TULL)    0.154    0.000 *    6.726 f
  u_cortexm0integration/u_cortexm0/u_logic/U528/Y (OAI22_X8_A7TULL)    0.597    0.353    7.079 r
  u_cortexm0integration/u_cortexm0/u_logic/n7090 (net)    10       0.000      7.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U62/A (AND2_X8_A7TULL)    0.597    0.003 *    7.081 r
  u_cortexm0integration/u_cortexm0/u_logic/U62/Y (AND2_X8_A7TULL)    0.101    0.299    7.380 r
  u_cortexm0integration/u_cortexm0/u_logic/n7622 (net)     1       0.000      7.380 r
  u_cortexm0integration/u_cortexm0/u_logic/U5096/B (ADDH_X4_A7TULL)    0.101    0.000 *    7.380 r
  u_cortexm0integration/u_cortexm0/u_logic/U5096/CO (ADDH_X4_A7TULL)    0.141    0.227    7.607 r
  u_cortexm0integration/u_cortexm0/u_logic/n3429 (net)     1       0.000      7.607 r
  u_cortexm0integration/u_cortexm0/u_logic/U5104/B (ADDH_X4_A7TULL)    0.141    0.000 *    7.607 r
  u_cortexm0integration/u_cortexm0/u_logic/U5104/CO (ADDH_X4_A7TULL)    0.142    0.240    7.847 r
  u_cortexm0integration/u_cortexm0/u_logic/n3415 (net)     1       0.000      7.847 r
  u_cortexm0integration/u_cortexm0/u_logic/U5092/B (ADDH_X4_A7TULL)    0.142    0.000 *    7.847 r
  u_cortexm0integration/u_cortexm0/u_logic/U5092/CO (ADDH_X4_A7TULL)    0.140    0.240    8.087 r
  u_cortexm0integration/u_cortexm0/u_logic/n3438 (net)     1       0.000      8.087 r
  u_cortexm0integration/u_cortexm0/u_logic/U5112/B (ADDH_X4_A7TULL)    0.140    0.000 *    8.087 r
  u_cortexm0integration/u_cortexm0/u_logic/U5112/CO (ADDH_X4_A7TULL)    0.136    0.236    8.323 r
  u_cortexm0integration/u_cortexm0/u_logic/n3406 (net)     1       0.000      8.323 r
  u_cortexm0integration/u_cortexm0/u_logic/U5083/B (ADDH_X4_A7TULL)    0.136    0.000 *    8.323 r
  u_cortexm0integration/u_cortexm0/u_logic/U5083/CO (ADDH_X4_A7TULL)    0.137    0.231    8.554 r
  u_cortexm0integration/u_cortexm0/u_logic/n5693 (net)     2       0.000      8.554 r
  u_cortexm0integration/u_cortexm0/u_logic/U547/A (NAND2_X4_A7TULL)    0.137    0.000 *    8.554 r
  u_cortexm0integration/u_cortexm0/u_logic/U547/Y (NAND2_X4_A7TULL)    0.221    0.114    8.668 f
  u_cortexm0integration/u_cortexm0/u_logic/n37 (net)     1         0.000      8.668 f
  u_cortexm0integration/u_cortexm0/u_logic/U548/A (CLKINV_X8_A7TULL)    0.221    0.000 *    8.668 f
  u_cortexm0integration/u_cortexm0/u_logic/U548/Y (CLKINV_X8_A7TULL)    0.112    0.125    8.792 r
  u_cortexm0integration/u_cortexm0/u_logic/n5688 (net)     1       0.000      8.792 r
  u_cortexm0integration/u_cortexm0/u_logic/U6891/B (ADDH_X4_A7TULL)    0.112    0.000 *    8.793 r
  u_cortexm0integration/u_cortexm0/u_logic/U6891/CO (ADDH_X4_A7TULL)    0.144    0.228    9.021 r
  u_cortexm0integration/u_cortexm0/u_logic/n3467 (net)     1       0.000      9.021 r
  u_cortexm0integration/u_cortexm0/u_logic/U5150/B (ADDH_X4_A7TULL)    0.144    0.000 *    9.021 r
  u_cortexm0integration/u_cortexm0/u_logic/U5150/CO (ADDH_X4_A7TULL)    0.128    0.234    9.254 r
  u_cortexm0integration/u_cortexm0/u_logic/n1386 (net)     2       0.000      9.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U2312/A (INV_X4_A7TULL)    0.128    0.000 *    9.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U2312/Y (INV_X4_A7TULL)    0.056    0.066    9.320 f
  u_cortexm0integration/u_cortexm0/u_logic/n1387 (net)     1       0.000      9.320 f
  u_cortexm0integration/u_cortexm0/u_logic/U2313/A (NOR2_X4_A7TULL)    0.056    0.000 *    9.320 f
  u_cortexm0integration/u_cortexm0/u_logic/U2313/Y (NOR2_X4_A7TULL)    0.186    0.140    9.461 r
  u_cortexm0integration/u_cortexm0/u_logic/n1553 (net)     2       0.000      9.461 r
  u_cortexm0integration/u_cortexm0/u_logic/U63/A (AND2_X4_A7TULL)    0.186    0.000 *    9.461 r
  u_cortexm0integration/u_cortexm0/u_logic/U63/Y (AND2_X4_A7TULL)    0.138    0.248    9.709 r
  u_cortexm0integration/u_cortexm0/u_logic/n7641 (net)     1       0.000      9.709 r
  u_cortexm0integration/u_cortexm0/u_logic/U2452/B (ADDH_X4_A7TULL)    0.138    0.000 *    9.709 r
  u_cortexm0integration/u_cortexm0/u_logic/U2452/CO (ADDH_X4_A7TULL)    0.110    0.218    9.927 r
  u_cortexm0integration/u_cortexm0/u_logic/n1389 (net)     1       0.000      9.927 r
  u_cortexm0integration/u_cortexm0/u_logic/U2316/B (XOR2_X4_A7TULL)    0.110    0.000 *    9.927 r
  u_cortexm0integration/u_cortexm0/u_logic/U2316/Y (XOR2_X4_A7TULL)    0.370    0.237   10.164 r
  u_cortexm0integration/u_cortexm0/u_logic/n5714 (net)     2       0.000     10.164 r
  u_cortexm0integration/u_cortexm0/u_logic/U2451/A1N (OAI2BB1_X4_A7TULL)    0.370    0.000 *   10.164 r
  u_cortexm0integration/u_cortexm0/u_logic/U2451/Y (OAI2BB1_X4_A7TULL)    0.420    0.471   10.634 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[31] (net)     6    0.000   10.634 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[31] (cmsdk_mcu_system_cortexm0ds_logic_1)    0.000   10.634 r
  u_cortexm0integration/u_cortexm0/HADDR[31] (net)                 0.000     10.634 r
  u_cortexm0integration/u_cortexm0/HADDR[31] (cmsdk_mcu_system_CORTEXM0DS_1)    0.000   10.634 r
  u_cortexm0integration/HADDR[31] (net)                            0.000     10.634 r
  u_cortexm0integration/HADDR[31] (cmsdk_mcu_system_CORTEXM0INTEGRATION_1)    0.000   10.634 r
  n524 (net)                                                       0.000     10.634 r
  U537/A (BUF_X2_A7TULL)                                 0.420     0.003 *   10.638 r
  U537/Y (BUF_X2_A7TULL)                                 1.517     1.085     11.723 r
  HADDR[31] (net)                               1                  0.000     11.723 r
  HADDR[31] (out)                                        1.517     0.000 *   11.723 r
  data arrival time                                                          11.723

  clock VCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  output external delay                                          -10.000     11.800
  data required time                                                         11.800
  ------------------------------------------------------------------------------------
  data required time                                                         11.800
  data arrival time                                                         -11.723
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 0.077


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qicl85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HSIZE[0] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Qicl85_reg/CK (SDFFS_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Qicl85_reg/Q (SDFFS_X1_A7TULL)    0.781    1.172    3.172 f
  u_cortexm0integration/u_cortexm0/u_logic/n8992 (net)     5       0.000      3.172 f
  u_cortexm0integration/u_cortexm0/u_logic/U2523/A (NAND2_X2_A7TULL)    0.781    0.001 *    3.173 f
  u_cortexm0integration/u_cortexm0/u_logic/U2523/Y (NAND2_X2_A7TULL)    0.676    0.670    3.842 r
  u_cortexm0integration/u_cortexm0/u_logic/n1627 (net)    11       0.000      3.842 r
  u_cortexm0integration/u_cortexm0/u_logic/U2587/A (INV_X1_A7TULL)    0.676    0.001 *    3.843 r
  u_cortexm0integration/u_cortexm0/u_logic/U2587/Y (INV_X1_A7TULL)    0.186    0.164    4.007 f
  u_cortexm0integration/u_cortexm0/u_logic/n1614 (net)     1       0.000      4.007 f
  u_cortexm0integration/u_cortexm0/u_logic/U2588/C (AND3_X1_A7TULL)    0.186    0.000 *    4.007 f
  u_cortexm0integration/u_cortexm0/u_logic/U2588/Y (AND3_X1_A7TULL)    0.311    0.524    4.531 f
  u_cortexm0integration/u_cortexm0/u_logic/n7490 (net)     3       0.000      4.531 f
  u_cortexm0integration/u_cortexm0/u_logic/U2589/B1 (AOI22_X1_A7TULL)    0.311    0.000 *    4.531 f
  u_cortexm0integration/u_cortexm0/u_logic/U2589/Y (AOI22_X1_A7TULL)    0.365    0.409    4.940 r
  u_cortexm0integration/u_cortexm0/u_logic/n1619 (net)     1       0.000      4.940 r
  u_cortexm0integration/u_cortexm0/u_logic/U2593/B0 (OAI2B11_XL_A7TULL)    0.365    0.000 *    4.940 r
  u_cortexm0integration/u_cortexm0/u_logic/U2593/Y (OAI2B11_XL_A7TULL)    0.428    0.383    5.323 f
  u_cortexm0integration/u_cortexm0/u_logic/n1632 (net)     1       0.000      5.323 f
  u_cortexm0integration/u_cortexm0/u_logic/U2603/AN (NAND4B_X1_A7TULL)    0.428    0.000 *    5.323 f
  u_cortexm0integration/u_cortexm0/u_logic/U2603/Y (NAND4B_X1_A7TULL)    0.523    0.662    5.985 f
  u_cortexm0integration/u_cortexm0/u_logic/n1633 (net)     1       0.000      5.985 f
  u_cortexm0integration/u_cortexm0/u_logic/U2604/D (NOR4_X2_A7TULL)    0.523    0.000 *    5.985 f
  u_cortexm0integration/u_cortexm0/u_logic/U2604/Y (NOR4_X2_A7TULL)    0.715    0.693    6.678 r
  u_cortexm0integration/u_cortexm0/u_logic/n2602 (net)     5       0.000      6.678 r
  u_cortexm0integration/u_cortexm0/u_logic/U2630/A1 (AOI211_X2_A7TULL)    0.715    0.000 *    6.678 r
  u_cortexm0integration/u_cortexm0/u_logic/U2630/Y (AOI211_X2_A7TULL)    0.304    0.270    6.948 f
  u_cortexm0integration/u_cortexm0/u_logic/n1660 (net)     1       0.000      6.948 f
  u_cortexm0integration/u_cortexm0/u_logic/U2631/B0 (AOI2BB1_X2_A7TULL)    0.304    0.000 *    6.948 f
  u_cortexm0integration/u_cortexm0/u_logic/U2631/Y (AOI2BB1_X2_A7TULL)    0.514    0.424    7.372 r
  u_cortexm0integration/u_cortexm0/u_logic/n1664 (net)     1       0.000      7.372 r
  u_cortexm0integration/u_cortexm0/u_logic/U2637/A1N (OAI2BB1_X2_A7TULL)    0.514    0.001 *    7.373 r
  u_cortexm0integration/u_cortexm0/u_logic/U2637/Y (OAI2BB1_X2_A7TULL)    0.382    0.488    7.861 r
  u_cortexm0integration/u_cortexm0/u_logic/n6680 (net)     4       0.000      7.861 r
  u_cortexm0integration/u_cortexm0/u_logic/U2640/A (NAND2_X1_A7TULL)    0.382    0.001 *    7.862 r
  u_cortexm0integration/u_cortexm0/u_logic/U2640/Y (NAND2_X1_A7TULL)    0.214    0.217    8.078 f
  u_cortexm0integration/u_cortexm0/u_logic/n1666 (net)     1       0.000      8.078 f
  u_cortexm0integration/u_cortexm0/u_logic/U2641/B (NAND2B_X2_A7TULL)    0.214    0.000 *    8.078 f
  u_cortexm0integration/u_cortexm0/u_logic/U2641/Y (NAND2B_X2_A7TULL)    0.153    0.174    8.252 r
  u_cortexm0integration/u_cortexm0/u_logic/n6547 (net)     2       0.000      8.252 r
  u_cortexm0integration/u_cortexm0/u_logic/U2645/A0 (OAI21_X1_A7TULL)    0.153    0.000 *    8.253 r
  u_cortexm0integration/u_cortexm0/u_logic/U2645/Y (OAI21_X1_A7TULL)    0.357    0.224    8.476 f
  u_cortexm0integration/u_cortexm0/u_logic/n1672 (net)     1       0.000      8.476 f
  u_cortexm0integration/u_cortexm0/u_logic/U2648/B0 (OAI211_X4_A7TULL)    0.357    0.000 *    8.476 f
  u_cortexm0integration/u_cortexm0/u_logic/U2648/Y (OAI211_X4_A7TULL)    1.126    0.445    8.921 r
  u_cortexm0integration/u_cortexm0/u_logic/lockup_o (net)     5    0.000      8.921 r
  u_cortexm0integration/u_cortexm0/u_logic/U2701/AN (NAND2B_X1_A7TULL)    1.126    0.000 *    8.921 r
  u_cortexm0integration/u_cortexm0/u_logic/U2701/Y (NAND2B_X1_A7TULL)    0.177    0.386    9.308 r
  u_cortexm0integration/u_cortexm0/u_logic/n2513 (net)     2       0.000      9.308 r
  u_cortexm0integration/u_cortexm0/u_logic/U3865/AN (NAND2B_X2_A7TULL)    0.177    0.000 *    9.308 r
  u_cortexm0integration/u_cortexm0/u_logic/U3865/Y (NAND2B_X2_A7TULL)    0.269    0.307    9.615 r
  u_cortexm0integration/u_cortexm0/u_logic/n5283 (net)     3       0.000      9.615 r
  u_cortexm0integration/u_cortexm0/u_logic/U3919/A (NAND2_X2_A7TULL)    0.269    0.000 *    9.616 r
  u_cortexm0integration/u_cortexm0/u_logic/U3919/Y (NAND2_X2_A7TULL)    0.407    0.258    9.874 f
  u_cortexm0integration/u_cortexm0/u_logic/n5717 (net)     4       0.000      9.874 f
  u_cortexm0integration/u_cortexm0/u_logic/U6635/A (NOR3_X4_A7TULL)    0.407    0.000 *    9.874 f
  u_cortexm0integration/u_cortexm0/u_logic/U6635/Y (NOR3_X4_A7TULL)    1.307    0.888   10.762 r
  u_cortexm0integration/u_cortexm0/u_logic/hsize_o[0] (net)     6    0.000   10.762 r
  u_cortexm0integration/u_cortexm0/u_logic/hsize_o[0] (cmsdk_mcu_system_cortexm0ds_logic_1)    0.000   10.762 r
  u_cortexm0integration/u_cortexm0/HSIZE[0] (net)                  0.000     10.762 r
  u_cortexm0integration/u_cortexm0/HSIZE[0] (cmsdk_mcu_system_CORTEXM0DS_1)    0.000   10.762 r
  u_cortexm0integration/HSIZE[0] (net)                             0.000     10.762 r
  u_cortexm0integration/HSIZE[0] (cmsdk_mcu_system_CORTEXM0INTEGRATION_1)    0.000   10.762 r
  n558 (net)                                                       0.000     10.762 r
  U501/A (BUF_X3_A7TULL)                                 1.307     0.005 *   10.767 r
  U501/Y (BUF_X3_A7TULL)                                 1.044     0.939     11.706 r
  HSIZE[0] (net)                                1                  0.000     11.706 r
  HSIZE[0] (out)                                         1.044     0.000 *   11.706 r
  data arrival time                                                          11.706

  clock VCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  output external delay                                          -10.000     11.800
  data required time                                                         11.800
  ------------------------------------------------------------------------------------
  data required time                                                         11.800
  data arrival time                                                         -11.706
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 0.094


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qicl85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[0] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Qicl85_reg/CK (SDFFS_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Qicl85_reg/Q (SDFFS_X1_A7TULL)    0.781    1.172    3.172 f
  u_cortexm0integration/u_cortexm0/u_logic/n8992 (net)     5       0.000      3.172 f
  u_cortexm0integration/u_cortexm0/u_logic/U2523/A (NAND2_X2_A7TULL)    0.781    0.001 *    3.173 f
  u_cortexm0integration/u_cortexm0/u_logic/U2523/Y (NAND2_X2_A7TULL)    0.676    0.670    3.842 r
  u_cortexm0integration/u_cortexm0/u_logic/n1627 (net)    11       0.000      3.842 r
  u_cortexm0integration/u_cortexm0/u_logic/U2587/A (INV_X1_A7TULL)    0.676    0.001 *    3.843 r
  u_cortexm0integration/u_cortexm0/u_logic/U2587/Y (INV_X1_A7TULL)    0.186    0.164    4.007 f
  u_cortexm0integration/u_cortexm0/u_logic/n1614 (net)     1       0.000      4.007 f
  u_cortexm0integration/u_cortexm0/u_logic/U2588/C (AND3_X1_A7TULL)    0.186    0.000 *    4.007 f
  u_cortexm0integration/u_cortexm0/u_logic/U2588/Y (AND3_X1_A7TULL)    0.311    0.524    4.531 f
  u_cortexm0integration/u_cortexm0/u_logic/n7490 (net)     3       0.000      4.531 f
  u_cortexm0integration/u_cortexm0/u_logic/U2589/B1 (AOI22_X1_A7TULL)    0.311    0.000 *    4.531 f
  u_cortexm0integration/u_cortexm0/u_logic/U2589/Y (AOI22_X1_A7TULL)    0.365    0.409    4.940 r
  u_cortexm0integration/u_cortexm0/u_logic/n1619 (net)     1       0.000      4.940 r
  u_cortexm0integration/u_cortexm0/u_logic/U2593/B0 (OAI2B11_XL_A7TULL)    0.365    0.000 *    4.940 r
  u_cortexm0integration/u_cortexm0/u_logic/U2593/Y (OAI2B11_XL_A7TULL)    0.428    0.383    5.323 f
  u_cortexm0integration/u_cortexm0/u_logic/n1632 (net)     1       0.000      5.323 f
  u_cortexm0integration/u_cortexm0/u_logic/U2603/AN (NAND4B_X1_A7TULL)    0.428    0.000 *    5.323 f
  u_cortexm0integration/u_cortexm0/u_logic/U2603/Y (NAND4B_X1_A7TULL)    0.523    0.662    5.985 f
  u_cortexm0integration/u_cortexm0/u_logic/n1633 (net)     1       0.000      5.985 f
  u_cortexm0integration/u_cortexm0/u_logic/U2604/D (NOR4_X2_A7TULL)    0.523    0.000 *    5.985 f
  u_cortexm0integration/u_cortexm0/u_logic/U2604/Y (NOR4_X2_A7TULL)    0.715    0.693    6.678 r
  u_cortexm0integration/u_cortexm0/u_logic/n2602 (net)     5       0.000      6.678 r
  u_cortexm0integration/u_cortexm0/u_logic/U2630/A1 (AOI211_X2_A7TULL)    0.715    0.000 *    6.678 r
  u_cortexm0integration/u_cortexm0/u_logic/U2630/Y (AOI211_X2_A7TULL)    0.304    0.270    6.948 f
  u_cortexm0integration/u_cortexm0/u_logic/n1660 (net)     1       0.000      6.948 f
  u_cortexm0integration/u_cortexm0/u_logic/U2631/B0 (AOI2BB1_X2_A7TULL)    0.304    0.000 *    6.948 f
  u_cortexm0integration/u_cortexm0/u_logic/U2631/Y (AOI2BB1_X2_A7TULL)    0.514    0.424    7.372 r
  u_cortexm0integration/u_cortexm0/u_logic/n1664 (net)     1       0.000      7.372 r
  u_cortexm0integration/u_cortexm0/u_logic/U2637/A1N (OAI2BB1_X2_A7TULL)    0.514    0.001 *    7.373 r
  u_cortexm0integration/u_cortexm0/u_logic/U2637/Y (OAI2BB1_X2_A7TULL)    0.382    0.488    7.861 r
  u_cortexm0integration/u_cortexm0/u_logic/n6680 (net)     4       0.000      7.861 r
  u_cortexm0integration/u_cortexm0/u_logic/U2640/A (NAND2_X1_A7TULL)    0.382    0.001 *    7.862 r
  u_cortexm0integration/u_cortexm0/u_logic/U2640/Y (NAND2_X1_A7TULL)    0.214    0.217    8.078 f
  u_cortexm0integration/u_cortexm0/u_logic/n1666 (net)     1       0.000      8.078 f
  u_cortexm0integration/u_cortexm0/u_logic/U2641/B (NAND2B_X2_A7TULL)    0.214    0.000 *    8.078 f
  u_cortexm0integration/u_cortexm0/u_logic/U2641/Y (NAND2B_X2_A7TULL)    0.153    0.174    8.252 r
  u_cortexm0integration/u_cortexm0/u_logic/n6547 (net)     2       0.000      8.252 r
  u_cortexm0integration/u_cortexm0/u_logic/U2645/A0 (OAI21_X1_A7TULL)    0.153    0.000 *    8.253 r
  u_cortexm0integration/u_cortexm0/u_logic/U2645/Y (OAI21_X1_A7TULL)    0.357    0.224    8.476 f
  u_cortexm0integration/u_cortexm0/u_logic/n1672 (net)     1       0.000      8.476 f
  u_cortexm0integration/u_cortexm0/u_logic/U2648/B0 (OAI211_X4_A7TULL)    0.357    0.000 *    8.476 f
  u_cortexm0integration/u_cortexm0/u_logic/U2648/Y (OAI211_X4_A7TULL)    1.126    0.445    8.921 r
  u_cortexm0integration/u_cortexm0/u_logic/lockup_o (net)     5    0.000      8.921 r
  u_cortexm0integration/u_cortexm0/u_logic/U2701/AN (NAND2B_X1_A7TULL)    1.126    0.000 *    8.921 r
  u_cortexm0integration/u_cortexm0/u_logic/U2701/Y (NAND2B_X1_A7TULL)    0.177    0.386    9.308 r
  u_cortexm0integration/u_cortexm0/u_logic/n2513 (net)     2       0.000      9.308 r
  u_cortexm0integration/u_cortexm0/u_logic/U3865/AN (NAND2B_X2_A7TULL)    0.177    0.000 *    9.308 r
  u_cortexm0integration/u_cortexm0/u_logic/U3865/Y (NAND2B_X2_A7TULL)    0.269    0.307    9.615 r
  u_cortexm0integration/u_cortexm0/u_logic/n5283 (net)     3       0.000      9.615 r
  u_cortexm0integration/u_cortexm0/u_logic/U3919/A (NAND2_X2_A7TULL)    0.269    0.000 *    9.616 r
  u_cortexm0integration/u_cortexm0/u_logic/U3919/Y (NAND2_X2_A7TULL)    0.407    0.258    9.874 f
  u_cortexm0integration/u_cortexm0/u_logic/n5717 (net)     4       0.000      9.874 f
  u_cortexm0integration/u_cortexm0/u_logic/U6639/A (NOR3_X4_A7TULL)    0.407    0.000 *    9.874 f
  u_cortexm0integration/u_cortexm0/u_logic/U6639/Y (NOR3_X4_A7TULL)    1.284    0.875   10.749 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[0] (net)     6    0.000   10.749 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[0] (cmsdk_mcu_system_cortexm0ds_logic_1)    0.000   10.749 r
  u_cortexm0integration/u_cortexm0/HADDR[0] (net)                  0.000     10.749 r
  u_cortexm0integration/u_cortexm0/HADDR[0] (cmsdk_mcu_system_CORTEXM0DS_1)    0.000   10.749 r
  u_cortexm0integration/HADDR[0] (net)                             0.000     10.749 r
  u_cortexm0integration/HADDR[0] (cmsdk_mcu_system_CORTEXM0INTEGRATION_1)    0.000   10.749 r
  n555 (net)                                                       0.000     10.749 r
  U506/A (BUF_X3_A7TULL)                                 1.284     0.005 *   10.753 r
  U506/Y (BUF_X3_A7TULL)                                 1.043     0.937     11.690 r
  HADDR[0] (net)                                1                  0.000     11.690 r
  HADDR[0] (out)                                         1.043     0.000 *   11.690 r
  data arrival time                                                          11.690

  clock VCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  output external delay                                          -10.000     11.800
  data required time                                                         11.800
  ------------------------------------------------------------------------------------
  data required time                                                         11.800
  data arrival time                                                         -11.690
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 0.110


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: APBACTIVE (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg/CK (SDFFSHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg/Q (SDFFSHQ_X2_A7TULL)    0.475    0.616    2.616 r
  u_cortexm0integration/u_cortexm0/u_logic/Iw1l85[2] (net)     7    0.000     2.616 r
  u_cortexm0integration/u_cortexm0/u_logic/U658/B (NAND2_X2_A7TULL)    0.475    0.000 *    2.617 r
  u_cortexm0integration/u_cortexm0/u_logic/U658/Y (NAND2_X2_A7TULL)    0.483    0.428    3.044 f
  u_cortexm0integration/u_cortexm0/u_logic/n80 (net)     3         0.000      3.044 f
  u_cortexm0integration/u_cortexm0/u_logic/U683/A (NOR2_X3_A7TULL)    0.483    0.000 *    3.044 f
  u_cortexm0integration/u_cortexm0/u_logic/U683/Y (NOR2_X3_A7TULL)    0.848    0.664    3.709 r
  u_cortexm0integration/u_cortexm0/u_logic/n81 (net)     8         0.000      3.709 r
  u_cortexm0integration/u_cortexm0/u_logic/U152/A (BUF_X4_A7TULL)    0.848    0.001 *    3.710 r
  u_cortexm0integration/u_cortexm0/u_logic/U152/Y (BUF_X4_A7TULL)    0.680    0.672    4.382 r
  u_cortexm0integration/u_cortexm0/u_logic/n7670 (net)    28       0.000      4.382 r
  u_cortexm0integration/u_cortexm0/u_logic/U686/B0 (AOI22_X1_A7TULL)    0.680    0.000 *    4.382 r
  u_cortexm0integration/u_cortexm0/u_logic/U686/Y (AOI22_X1_A7TULL)    0.364    0.376    4.758 f
  u_cortexm0integration/u_cortexm0/u_logic/n90 (net)     1         0.000      4.758 f
  u_cortexm0integration/u_cortexm0/u_logic/U694/B (NAND4_X1_A7TULL)    0.364    0.000 *    4.758 f
  u_cortexm0integration/u_cortexm0/u_logic/U694/Y (NAND4_X1_A7TULL)    0.204    0.227    4.984 r
  u_cortexm0integration/u_cortexm0/u_logic/n92 (net)     1         0.000      4.984 r
  u_cortexm0integration/u_cortexm0/u_logic/U695/A (INV_X1_A7TULL)    0.204    0.000 *    4.984 r
  u_cortexm0integration/u_cortexm0/u_logic/U695/Y (INV_X1_A7TULL)    0.122    0.137    5.121 f
  u_cortexm0integration/u_cortexm0/u_logic/n93 (net)     1         0.000      5.121 f
  u_cortexm0integration/u_cortexm0/u_logic/U696/C (NAND3B_X2_A7TULL)    0.122    0.000 *    5.121 f
  u_cortexm0integration/u_cortexm0/u_logic/U696/Y (NAND3B_X2_A7TULL)    0.215    0.147    5.268 r
  u_cortexm0integration/u_cortexm0/u_logic/n104 (net)     1        0.000      5.268 r
  u_cortexm0integration/u_cortexm0/u_logic/U716/B (MXI2_X1_A7TULL)    0.215    0.000 *    5.268 r
  u_cortexm0integration/u_cortexm0/u_logic/U716/Y (MXI2_X1_A7TULL)    0.611    0.410    5.677 f
  u_cortexm0integration/u_cortexm0/u_logic/n7263 (net)     4       0.000      5.677 f
  u_cortexm0integration/u_cortexm0/u_logic/U742/B0 (AOI211_X1_A7TULL)    0.611    0.000 *    5.678 f
  u_cortexm0integration/u_cortexm0/u_logic/U742/Y (AOI211_X1_A7TULL)    0.635    0.570    6.247 r
  u_cortexm0integration/u_cortexm0/u_logic/n279 (net)     2        0.000      6.247 r
  u_cortexm0integration/u_cortexm0/u_logic/U898/A (NOR2_X1_A7TULL)    0.635    0.000 *    6.247 r
  u_cortexm0integration/u_cortexm0/u_logic/U898/Y (NOR2_X1_A7TULL)    0.280    0.266    6.514 f
  u_cortexm0integration/u_cortexm0/u_logic/n893 (net)     3        0.000      6.514 f
  u_cortexm0integration/u_cortexm0/u_logic/U952/A (NOR2_X1_A7TULL)    0.280    0.000 *    6.514 f
  u_cortexm0integration/u_cortexm0/u_logic/U952/Y (NOR2_X1_A7TULL)    0.386    0.326    6.839 r
  u_cortexm0integration/u_cortexm0/u_logic/n282 (net)     1        0.000      6.839 r
  u_cortexm0integration/u_cortexm0/u_logic/U1032/A1 (AOI21_X4_A7TULL)    0.386    0.000 *    6.839 r
  u_cortexm0integration/u_cortexm0/u_logic/U1032/Y (AOI21_X4_A7TULL)    0.238    0.220    7.059 f
  u_cortexm0integration/u_cortexm0/u_logic/n849 (net)     2        0.000      7.059 f
  u_cortexm0integration/u_cortexm0/u_logic/U1214/A1 (OAI21_X4_A7TULL)    0.238    0.000 *    7.060 f
  u_cortexm0integration/u_cortexm0/u_logic/U1214/Y (OAI21_X4_A7TULL)    0.319    0.317    7.376 r
  u_cortexm0integration/u_cortexm0/u_logic/n777 (net)     2        0.000      7.376 r
  u_cortexm0integration/u_cortexm0/u_logic/U1597/A (NAND2_X2_A7TULL)    0.319    0.000 *    7.376 r
  u_cortexm0integration/u_cortexm0/u_logic/U1597/Y (NAND2_X2_A7TULL)    0.211    0.208    7.584 f
  u_cortexm0integration/u_cortexm0/u_logic/n743 (net)     1        0.000      7.584 f
  u_cortexm0integration/u_cortexm0/u_logic/U1617/AN (NOR2B_X12_A7TULL)    0.211    0.000 *    7.585 f
  u_cortexm0integration/u_cortexm0/u_logic/U1617/Y (NOR2B_X12_A7TULL)    0.199    0.286    7.871 f
  u_cortexm0integration/u_cortexm0/u_logic/n1485 (net)    15       0.000      7.871 f
  u_cortexm0integration/u_cortexm0/u_logic/U1836/A0 (OAI21_X1_A7TULL)    0.199    0.001 *    7.871 f
  u_cortexm0integration/u_cortexm0/u_logic/U1836/Y (OAI21_X1_A7TULL)    0.316    0.279    8.150 r
  u_cortexm0integration/u_cortexm0/u_logic/n999 (net)     1        0.000      8.150 r
  u_cortexm0integration/u_cortexm0/u_logic/U1881/A (XNOR2_X2_A7TULL)    0.316    0.000 *    8.151 r
  u_cortexm0integration/u_cortexm0/u_logic/U1881/Y (XNOR2_X2_A7TULL)    0.456    0.280    8.430 r
  u_cortexm0integration/u_cortexm0/u_logic/n3077 (net)     2       0.000      8.430 r
  u_cortexm0integration/u_cortexm0/u_logic/U1882/B (NAND2_X2_A7TULL)    0.456    0.000 *    8.430 r
  u_cortexm0integration/u_cortexm0/u_logic/U1882/Y (NAND2_X2_A7TULL)    0.343    0.300    8.730 f
  u_cortexm0integration/u_cortexm0/u_logic/n3424 (net)     3       0.000      8.730 f
  u_cortexm0integration/u_cortexm0/u_logic/U1967/A (NOR2_X8_A7TULL)    0.343    0.000 *    8.730 f
  u_cortexm0integration/u_cortexm0/u_logic/U1967/Y (NOR2_X8_A7TULL)    0.226    0.229    8.960 r
  u_cortexm0integration/u_cortexm0/u_logic/n3402 (net)     3       0.000      8.960 r
  u_cortexm0integration/u_cortexm0/u_logic/U5078/A (INV_X3_A7TULL)    0.226    0.000 *    8.960 r
  u_cortexm0integration/u_cortexm0/u_logic/U5078/Y (INV_X3_A7TULL)    0.105    0.113    9.073 f
  u_cortexm0integration/u_cortexm0/u_logic/n5108 (net)     3       0.000      9.073 f
  u_cortexm0integration/u_cortexm0/u_logic/U5079/A (NOR2_X2_A7TULL)    0.105    0.000 *    9.073 f
  u_cortexm0integration/u_cortexm0/u_logic/U5079/Y (NOR2_X2_A7TULL)    0.204    0.164    9.237 r
  u_cortexm0integration/u_cortexm0/u_logic/n3403 (net)     1       0.000      9.237 r
  u_cortexm0integration/u_cortexm0/u_logic/U5080/A (NAND2_X2_A7TULL)    0.204    0.000 *    9.237 r
  u_cortexm0integration/u_cortexm0/u_logic/U5080/Y (NAND2_X2_A7TULL)    0.157    0.158    9.394 f
  u_cortexm0integration/u_cortexm0/u_logic/n3405 (net)     1       0.000      9.394 f
  u_cortexm0integration/u_cortexm0/u_logic/U5082/A (XOR2_X4_A7TULL)    0.157    0.000 *    9.394 f
  u_cortexm0integration/u_cortexm0/u_logic/U5082/Y (XOR2_X4_A7TULL)    0.195    0.244    9.639 f
  u_cortexm0integration/u_cortexm0/u_logic/n6248 (net)     3       0.000      9.639 f
  u_cortexm0integration/u_cortexm0/u_logic/U5086/A1N (OAI2BB1_X4_A7TULL)    0.195    0.000 *    9.639 f
  u_cortexm0integration/u_cortexm0/u_logic/U5086/Y (OAI2BB1_X4_A7TULL)    0.283    0.366   10.005 f
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[24] (net)     4    0.000   10.005 f
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[24] (cmsdk_mcu_system_cortexm0ds_logic_1)    0.000   10.005 f
  u_cortexm0integration/u_cortexm0/HADDR[24] (net)                 0.000     10.005 f
  u_cortexm0integration/u_cortexm0/HADDR[24] (cmsdk_mcu_system_CORTEXM0DS_1)    0.000   10.005 f
  u_cortexm0integration/HADDR[24] (net)                            0.000     10.005 f
  u_cortexm0integration/HADDR[24] (cmsdk_mcu_system_CORTEXM0INTEGRATION_1)    0.000   10.005 f
  n531 (net)                                                       0.000     10.005 f
  u_addr_decode/haddr[24] (cmsdk_mcu_system_cmsdk_mcu_addr_decode_40010000_40011000_0_f0000000_1)    0.000   10.005 f
  u_addr_decode/haddr[24] (net)                                    0.000     10.005 f
  u_addr_decode/U2/A (NOR2_X3_A7TULL)                    0.283     0.000 *   10.005 f
  u_addr_decode/U2/Y (NOR2_X3_A7TULL)                    0.182     0.191     10.196 r
  u_addr_decode/n2 (net)                        1                  0.000     10.196 r
  u_addr_decode/U4/A (NAND2_X2_A7TULL)                   0.182     0.000 *   10.196 r
  u_addr_decode/U4/Y (NAND2_X2_A7TULL)                   0.121     0.115     10.311 f
  u_addr_decode/n5 (net)                        1                  0.000     10.311 f
  u_addr_decode/U7/AN (NAND3B_X4_A7TULL)                 0.121     0.000 *   10.311 f
  u_addr_decode/U7/Y (NAND3B_X4_A7TULL)                  0.210     0.313     10.623 f
  u_addr_decode/n12 (net)                       3                  0.000     10.623 f
  u_addr_decode/U13/B (NOR4B_X1_A7TULL)                  0.210     0.000 *   10.624 f
  u_addr_decode/U13/Y (NOR4B_X1_A7TULL)                  0.515     0.425     11.049 r
  u_addr_decode/n8 (net)                        1                  0.000     11.049 r
  u_addr_decode/U14/B (NAND2B_X2_A7TULL)                 0.515     0.000 *   11.049 r
  u_addr_decode/U14/Y (NAND2B_X2_A7TULL)                 0.207     0.217     11.266 f
  u_addr_decode/n19 (net)                       3                  0.000     11.266 f
  u_addr_decode/U15/A (NOR2_X1_A7TULL)                   0.207     0.000 *   11.266 f
  u_addr_decode/U15/Y (NOR2_X1_A7TULL)                   1.584     1.001     12.267 r
  u_addr_decode/apbsys_hsel (net)               3                  0.000     12.267 r
  u_addr_decode/apbsys_hsel (cmsdk_mcu_system_cmsdk_mcu_addr_decode_40010000_40011000_0_f0000000_1)    0.000   12.267 r
  apbsys_hsel (net)                                                0.000     12.267 r
  u_apb_subsystem/HSEL (cmsdk_mcu_system_cmsdk_apb_subsystem_APB_EXT_PORT12_ENABLE0_APB_EXT_PORT13_ENABLE0_APB_EXT_PORT14_ENABLE0_APB_EXT_PORT15_ENABLE0_INCLUDE_IRQ_SYNCHRONIZER0_INCLUDE_APB_TEST_SLAVE1_INCLUDE_APB_TIMER01_INCLUDE_APB_TIMER11_INCLUDE_APB_DUALTIMER01_INCLUDE_APB_UART01_INCLUDE_APB_UART11_INCLUDE_APB_UART21_INCLUDE_APB_WATCHDOG1_BE0_1)    0.000   12.267 r
  u_apb_subsystem/HSEL (net)                                       0.000     12.267 r
  u_apb_subsystem/u_ahb_to_apb/HSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_1)    0.000   12.267 r
  u_apb_subsystem/u_ahb_to_apb/HSEL (net)                          0.000     12.267 r
  u_apb_subsystem/u_ahb_to_apb/U124/B (NAND2_X2_A7TULL)    1.584    0.003 *   12.270 r
  u_apb_subsystem/u_ahb_to_apb/U124/Y (NAND2_X2_A7TULL)    0.323    0.289    12.560 f
  u_apb_subsystem/u_ahb_to_apb/n37 (net)        2                  0.000     12.560 f
  u_apb_subsystem/u_ahb_to_apb/U127/A (NAND3_X2_A7TULL)    0.323    0.000 *   12.560 f
  u_apb_subsystem/u_ahb_to_apb/U127/Y (NAND3_X2_A7TULL)    0.301    0.289    12.849 r
  u_apb_subsystem/u_ahb_to_apb/APBACTIVE (net)     1               0.000     12.849 r
  u_apb_subsystem/u_ahb_to_apb/APBACTIVE (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_1)    0.000   12.849 r
  u_apb_subsystem/APBACTIVE (net)                                  0.000     12.849 r
  u_apb_subsystem/APBACTIVE (cmsdk_mcu_system_cmsdk_apb_subsystem_APB_EXT_PORT12_ENABLE0_APB_EXT_PORT13_ENABLE0_APB_EXT_PORT14_ENABLE0_APB_EXT_PORT15_ENABLE0_INCLUDE_IRQ_SYNCHRONIZER0_INCLUDE_APB_TEST_SLAVE1_INCLUDE_APB_TIMER01_INCLUDE_APB_TIMER11_INCLUDE_APB_DUALTIMER01_INCLUDE_APB_UART01_INCLUDE_APB_UART11_INCLUDE_APB_UART21_INCLUDE_APB_WATCHDOG1_BE0_1)    0.000   12.849 r
  n663 (net)                                                       0.000     12.849 r
  U396/A (BUF_X3_A7TULL)                                 0.301     0.001 *   12.849 r
  U396/Y (BUF_X3_A7TULL)                                 1.042     0.788     13.637 r
  APBACTIVE (net)                               1                  0.000     13.637 r
  APBACTIVE (out)                                        1.042     0.000 *   13.637 r
  data arrival time                                                          13.637

  clock VCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  output external delay                                           -8.000     13.800
  data required time                                                         13.800
  ------------------------------------------------------------------------------------
  data required time                                                         13.800
  data arrival time                                                         -13.637
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 0.163


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/W15l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[28] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/W15l85_reg/CK (SDFFSQ_X4_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/W15l85_reg/Q (SDFFSQ_X4_A7TULL)    0.288    0.785    2.785 r
  u_cortexm0integration/u_cortexm0/u_logic/Iw1l85[0] (net)     6    0.000     2.785 r
  u_cortexm0integration/u_cortexm0/u_logic/U640/A (INV_X1_A7TULL)    0.288    0.000 *    2.785 r
  u_cortexm0integration/u_cortexm0/u_logic/U640/Y (INV_X1_A7TULL)    0.194    0.203    2.988 f
  u_cortexm0integration/u_cortexm0/u_logic/n75 (net)     2         0.000      2.988 f
  u_cortexm0integration/u_cortexm0/u_logic/U641/B (NAND2_X3_A7TULL)    0.194    0.000 *    2.988 f
  u_cortexm0integration/u_cortexm0/u_logic/U641/Y (NAND2_X3_A7TULL)    0.432    0.336    3.324 r
  u_cortexm0integration/u_cortexm0/u_logic/n65 (net)     4         0.000      3.324 r
  u_cortexm0integration/u_cortexm0/u_logic/U663/A (INV_X1_A7TULL)    0.432    0.000 *    3.324 r
  u_cortexm0integration/u_cortexm0/u_logic/U663/Y (INV_X1_A7TULL)    0.187    0.191    3.514 f
  u_cortexm0integration/u_cortexm0/u_logic/n66 (net)     1         0.000      3.514 f
  u_cortexm0integration/u_cortexm0/u_logic/U664/B (AND2_X6_A7TULL)    0.187    0.000 *    3.514 f
  u_cortexm0integration/u_cortexm0/u_logic/U664/Y (AND2_X6_A7TULL)    0.285    0.429    3.944 f
  u_cortexm0integration/u_cortexm0/u_logic/n1520 (net)    32       0.000      3.944 f
  u_cortexm0integration/u_cortexm0/u_logic/U1257/A0 (AOI22_X1_A7TULL)    0.285    0.001 *    3.944 f
  u_cortexm0integration/u_cortexm0/u_logic/U1257/Y (AOI22_X1_A7TULL)    0.359    0.275    4.220 r
  u_cortexm0integration/u_cortexm0/u_logic/n460 (net)     1        0.000      4.220 r
  u_cortexm0integration/u_cortexm0/u_logic/U1258/D (NAND4_X2_A7TULL)    0.359    0.000 *    4.220 r
  u_cortexm0integration/u_cortexm0/u_logic/U1258/Y (NAND4_X2_A7TULL)    0.882    0.657    4.877 f
  u_cortexm0integration/u_cortexm0/u_logic/n3088 (net)     6       0.000      4.877 f
  u_cortexm0integration/u_cortexm0/u_logic/U1263/A (NOR2_X1_A7TULL)    0.882    0.002 *    4.878 f
  u_cortexm0integration/u_cortexm0/u_logic/U1263/Y (NOR2_X1_A7TULL)    0.509    0.512    5.391 r
  u_cortexm0integration/u_cortexm0/u_logic/n7301 (net)     2       0.000      5.391 r
  u_cortexm0integration/u_cortexm0/u_logic/U1264/B0 (OAI2B11_X2_A7TULL)    0.509    0.000 *    5.391 r
  u_cortexm0integration/u_cortexm0/u_logic/U1264/Y (OAI2B11_X2_A7TULL)    0.262    0.283    5.674 f
  u_cortexm0integration/u_cortexm0/u_logic/n3022 (net)     2       0.000      5.674 f
  u_cortexm0integration/u_cortexm0/u_logic/U1268/A0 (OA21_X4_A7TULL)    0.262    0.000 *    5.674 f
  u_cortexm0integration/u_cortexm0/u_logic/U1268/Y (OA21_X4_A7TULL)    0.158    0.515    6.189 f
  u_cortexm0integration/u_cortexm0/u_logic/n5047 (net)     4       0.000      6.189 f
  u_cortexm0integration/u_cortexm0/u_logic/U1269/A (INV_X2_A7TULL)    0.158    0.000 *    6.189 f
  u_cortexm0integration/u_cortexm0/u_logic/U1269/Y (INV_X2_A7TULL)    0.141    0.141    6.331 r
  u_cortexm0integration/u_cortexm0/u_logic/n5011 (net)     2       0.000      6.331 r
  u_cortexm0integration/u_cortexm0/u_logic/U1270/A (NOR2_X2_A7TULL)    0.141    0.000 *    6.331 r
  u_cortexm0integration/u_cortexm0/u_logic/U1270/Y (NOR2_X2_A7TULL)    0.219    0.093    6.424 f
  u_cortexm0integration/u_cortexm0/u_logic/n728 (net)     2        0.000      6.424 f
  u_cortexm0integration/u_cortexm0/u_logic/U1301/A (NOR2_X2_A7TULL)    0.219    0.000 *    6.424 f
  u_cortexm0integration/u_cortexm0/u_logic/U1301/Y (NOR2_X2_A7TULL)    0.389    0.300    6.724 r
  u_cortexm0integration/u_cortexm0/u_logic/n821 (net)     3        0.000      6.724 r
  u_cortexm0integration/u_cortexm0/u_logic/U1603/A1 (OAI21_X2_A7TULL)    0.389    0.000 *    6.724 r
  u_cortexm0integration/u_cortexm0/u_logic/U1603/Y (OAI21_X2_A7TULL)    0.173    0.222    6.946 f
  u_cortexm0integration/u_cortexm0/u_logic/n729 (net)     1        0.000      6.946 f
  u_cortexm0integration/u_cortexm0/u_logic/U1604/B0 (AOI21_X4_A7TULL)    0.173    0.000 *    6.946 f
  u_cortexm0integration/u_cortexm0/u_logic/U1604/Y (AOI21_X4_A7TULL)    0.304    0.255    7.201 r
  u_cortexm0integration/u_cortexm0/u_logic/n827 (net)     3        0.000      7.201 r
  u_cortexm0integration/u_cortexm0/u_logic/U1665/A (INV_X2_A7TULL)    0.304    0.000 *    7.201 r
  u_cortexm0integration/u_cortexm0/u_logic/U1665/Y (INV_X2_A7TULL)    0.147    0.154    7.355 f
  u_cortexm0integration/u_cortexm0/u_logic/n837 (net)     4        0.000      7.355 f
  u_cortexm0integration/u_cortexm0/u_logic/U1711/A0 (AOI21_X1_A7TULL)    0.147    0.000 *    7.355 f
  u_cortexm0integration/u_cortexm0/u_logic/U1711/Y (AOI21_X1_A7TULL)    0.224    0.228    7.584 r
  u_cortexm0integration/u_cortexm0/u_logic/n838 (net)     1        0.000      7.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U1712/B0 (OAI21_X1_A7TULL)    0.224    0.000 *    7.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U1712/Y (OAI21_X1_A7TULL)    0.185    0.204    7.788 f
  u_cortexm0integration/u_cortexm0/u_logic/n844 (net)     1        0.000      7.788 f
  u_cortexm0integration/u_cortexm0/u_logic/U111/A (XOR2_X1_A7TULL)    0.185    0.000 *    7.788 f
  u_cortexm0integration/u_cortexm0/u_logic/U111/Y (XOR2_X1_A7TULL)    0.266    0.301    8.088 f
  u_cortexm0integration/u_cortexm0/u_logic/n7601 (net)     2       0.000      8.088 f
  u_cortexm0integration/u_cortexm0/u_logic/U1717/B (NOR2_X2_A7TULL)    0.266    0.000 *    8.088 f
  u_cortexm0integration/u_cortexm0/u_logic/U1717/Y (NOR2_X2_A7TULL)    0.233    0.232    8.320 r
  u_cortexm0integration/u_cortexm0/u_logic/n846 (net)     1        0.000      8.320 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/B (NAND2_X2_A7TULL)    0.233    0.000 *    8.320 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/Y (NAND2_X2_A7TULL)    0.149    0.160    8.479 f
  u_cortexm0integration/u_cortexm0/u_logic/n919 (net)     1        0.000      8.479 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/B (NOR2_X4_A7TULL)    0.149    0.000 *    8.479 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/Y (NOR2_X4_A7TULL)    0.255    0.232    8.711 r
  u_cortexm0integration/u_cortexm0/u_logic/n2475 (net)     2       0.000      8.711 r
  u_cortexm0integration/u_cortexm0/u_logic/U1789/A (NAND2_X4_A7TULL)    0.255    0.000 *    8.712 r
  u_cortexm0integration/u_cortexm0/u_logic/U1789/Y (NAND2_X4_A7TULL)    0.163    0.164    8.875 f
  u_cortexm0integration/u_cortexm0/u_logic/n3055 (net)     2       0.000      8.875 f
  u_cortexm0integration/u_cortexm0/u_logic/U2153/AN (NAND3B_X4_A7TULL)    0.163    0.000 *    8.875 f
  u_cortexm0integration/u_cortexm0/u_logic/U2153/Y (NAND3B_X4_A7TULL)    0.193    0.322    9.197 f
  u_cortexm0integration/u_cortexm0/u_logic/n1242 (net)     1       0.000      9.197 f
  u_cortexm0integration/u_cortexm0/u_logic/U2154/A (CLKINV_X8_A7TULL)    0.193    0.000 *    9.197 f
  u_cortexm0integration/u_cortexm0/u_logic/U2154/Y (CLKINV_X8_A7TULL)    0.137    0.142    9.340 r
  u_cortexm0integration/u_cortexm0/u_logic/n5126 (net)     6       0.000      9.340 r
  u_cortexm0integration/u_cortexm0/u_logic/U2242/A (NAND2_X2_A7TULL)    0.137    0.000 *    9.340 r
  u_cortexm0integration/u_cortexm0/u_logic/U2242/Y (NAND2_X2_A7TULL)    0.121    0.111    9.451 f
  u_cortexm0integration/u_cortexm0/u_logic/n1372 (net)     1       0.000      9.451 f
  u_cortexm0integration/u_cortexm0/u_logic/U2288/A (XOR2_X2_A7TULL)    0.121    0.000 *    9.451 f
  u_cortexm0integration/u_cortexm0/u_logic/U2288/Y (XOR2_X2_A7TULL)    0.357    0.353    9.804 f
  u_cortexm0integration/u_cortexm0/u_logic/n7324 (net)     4       0.000      9.804 f
  u_cortexm0integration/u_cortexm0/u_logic/U2301/A (NAND2_X2_A7TULL)    0.357    0.000 *    9.804 f
  u_cortexm0integration/u_cortexm0/u_logic/U2301/Y (NAND2_X2_A7TULL)    0.240    0.221   10.026 r
  u_cortexm0integration/u_cortexm0/u_logic/n1383 (net)     1       0.000     10.026 r
  u_cortexm0integration/u_cortexm0/u_logic/U2310/B (NAND3_X4_A7TULL)    0.240    0.000 *   10.026 r
  u_cortexm0integration/u_cortexm0/u_logic/U2310/Y (NAND3_X4_A7TULL)    0.504    0.388   10.414 f
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[28] (net)     6    0.000   10.414 f
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[28] (cmsdk_mcu_system_cortexm0ds_logic_1)    0.000   10.414 f
  u_cortexm0integration/u_cortexm0/HADDR[28] (net)                 0.000     10.414 f
  u_cortexm0integration/u_cortexm0/HADDR[28] (cmsdk_mcu_system_CORTEXM0DS_1)    0.000   10.414 f
  u_cortexm0integration/HADDR[28] (net)                            0.000     10.414 f
  u_cortexm0integration/HADDR[28] (cmsdk_mcu_system_CORTEXM0INTEGRATION_1)    0.000   10.414 f
  n527 (net)                                                       0.000     10.414 f
  U534/A (CLKBUF_X2_A7TULL)                              0.504     0.003 *   10.416 f
  U534/Y (CLKBUF_X2_A7TULL)                              1.464     1.161     11.578 f
  HADDR[28] (net)                               1                  0.000     11.578 f
  HADDR[28] (out)                                        1.464     0.000 *   11.578 f
  data arrival time                                                          11.578

  clock VCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  output external delay                                          -10.000     11.800
  data required time                                                         11.800
  ------------------------------------------------------------------------------------
  data required time                                                         11.800
  data arrival time                                                         -11.578
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 0.222


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/W15l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[29] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/W15l85_reg/CK (SDFFSQ_X4_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/W15l85_reg/Q (SDFFSQ_X4_A7TULL)    0.288    0.785    2.785 r
  u_cortexm0integration/u_cortexm0/u_logic/Iw1l85[0] (net)     6    0.000     2.785 r
  u_cortexm0integration/u_cortexm0/u_logic/U640/A (INV_X1_A7TULL)    0.288    0.000 *    2.785 r
  u_cortexm0integration/u_cortexm0/u_logic/U640/Y (INV_X1_A7TULL)    0.194    0.203    2.988 f
  u_cortexm0integration/u_cortexm0/u_logic/n75 (net)     2         0.000      2.988 f
  u_cortexm0integration/u_cortexm0/u_logic/U641/B (NAND2_X3_A7TULL)    0.194    0.000 *    2.988 f
  u_cortexm0integration/u_cortexm0/u_logic/U641/Y (NAND2_X3_A7TULL)    0.432    0.336    3.324 r
  u_cortexm0integration/u_cortexm0/u_logic/n65 (net)     4         0.000      3.324 r
  u_cortexm0integration/u_cortexm0/u_logic/U663/A (INV_X1_A7TULL)    0.432    0.000 *    3.324 r
  u_cortexm0integration/u_cortexm0/u_logic/U663/Y (INV_X1_A7TULL)    0.187    0.191    3.514 f
  u_cortexm0integration/u_cortexm0/u_logic/n66 (net)     1         0.000      3.514 f
  u_cortexm0integration/u_cortexm0/u_logic/U664/B (AND2_X6_A7TULL)    0.187    0.000 *    3.514 f
  u_cortexm0integration/u_cortexm0/u_logic/U664/Y (AND2_X6_A7TULL)    0.285    0.429    3.944 f
  u_cortexm0integration/u_cortexm0/u_logic/n1520 (net)    32       0.000      3.944 f
  u_cortexm0integration/u_cortexm0/u_logic/U1257/A0 (AOI22_X1_A7TULL)    0.285    0.001 *    3.944 f
  u_cortexm0integration/u_cortexm0/u_logic/U1257/Y (AOI22_X1_A7TULL)    0.359    0.275    4.220 r
  u_cortexm0integration/u_cortexm0/u_logic/n460 (net)     1        0.000      4.220 r
  u_cortexm0integration/u_cortexm0/u_logic/U1258/D (NAND4_X2_A7TULL)    0.359    0.000 *    4.220 r
  u_cortexm0integration/u_cortexm0/u_logic/U1258/Y (NAND4_X2_A7TULL)    0.882    0.657    4.877 f
  u_cortexm0integration/u_cortexm0/u_logic/n3088 (net)     6       0.000      4.877 f
  u_cortexm0integration/u_cortexm0/u_logic/U1263/A (NOR2_X1_A7TULL)    0.882    0.002 *    4.878 f
  u_cortexm0integration/u_cortexm0/u_logic/U1263/Y (NOR2_X1_A7TULL)    0.509    0.512    5.391 r
  u_cortexm0integration/u_cortexm0/u_logic/n7301 (net)     2       0.000      5.391 r
  u_cortexm0integration/u_cortexm0/u_logic/U1264/B0 (OAI2B11_X2_A7TULL)    0.509    0.000 *    5.391 r
  u_cortexm0integration/u_cortexm0/u_logic/U1264/Y (OAI2B11_X2_A7TULL)    0.262    0.283    5.674 f
  u_cortexm0integration/u_cortexm0/u_logic/n3022 (net)     2       0.000      5.674 f
  u_cortexm0integration/u_cortexm0/u_logic/U1268/A0 (OA21_X4_A7TULL)    0.262    0.000 *    5.674 f
  u_cortexm0integration/u_cortexm0/u_logic/U1268/Y (OA21_X4_A7TULL)    0.158    0.515    6.189 f
  u_cortexm0integration/u_cortexm0/u_logic/n5047 (net)     4       0.000      6.189 f
  u_cortexm0integration/u_cortexm0/u_logic/U1269/A (INV_X2_A7TULL)    0.158    0.000 *    6.189 f
  u_cortexm0integration/u_cortexm0/u_logic/U1269/Y (INV_X2_A7TULL)    0.141    0.141    6.331 r
  u_cortexm0integration/u_cortexm0/u_logic/n5011 (net)     2       0.000      6.331 r
  u_cortexm0integration/u_cortexm0/u_logic/U1270/A (NOR2_X2_A7TULL)    0.141    0.000 *    6.331 r
  u_cortexm0integration/u_cortexm0/u_logic/U1270/Y (NOR2_X2_A7TULL)    0.219    0.093    6.424 f
  u_cortexm0integration/u_cortexm0/u_logic/n728 (net)     2        0.000      6.424 f
  u_cortexm0integration/u_cortexm0/u_logic/U1301/A (NOR2_X2_A7TULL)    0.219    0.000 *    6.424 f
  u_cortexm0integration/u_cortexm0/u_logic/U1301/Y (NOR2_X2_A7TULL)    0.389    0.300    6.724 r
  u_cortexm0integration/u_cortexm0/u_logic/n821 (net)     3        0.000      6.724 r
  u_cortexm0integration/u_cortexm0/u_logic/U1603/A1 (OAI21_X2_A7TULL)    0.389    0.000 *    6.724 r
  u_cortexm0integration/u_cortexm0/u_logic/U1603/Y (OAI21_X2_A7TULL)    0.173    0.222    6.946 f
  u_cortexm0integration/u_cortexm0/u_logic/n729 (net)     1        0.000      6.946 f
  u_cortexm0integration/u_cortexm0/u_logic/U1604/B0 (AOI21_X4_A7TULL)    0.173    0.000 *    6.946 f
  u_cortexm0integration/u_cortexm0/u_logic/U1604/Y (AOI21_X4_A7TULL)    0.304    0.255    7.201 r
  u_cortexm0integration/u_cortexm0/u_logic/n827 (net)     3        0.000      7.201 r
  u_cortexm0integration/u_cortexm0/u_logic/U1665/A (INV_X2_A7TULL)    0.304    0.000 *    7.201 r
  u_cortexm0integration/u_cortexm0/u_logic/U1665/Y (INV_X2_A7TULL)    0.147    0.154    7.355 f
  u_cortexm0integration/u_cortexm0/u_logic/n837 (net)     4        0.000      7.355 f
  u_cortexm0integration/u_cortexm0/u_logic/U1711/A0 (AOI21_X1_A7TULL)    0.147    0.000 *    7.355 f
  u_cortexm0integration/u_cortexm0/u_logic/U1711/Y (AOI21_X1_A7TULL)    0.224    0.228    7.584 r
  u_cortexm0integration/u_cortexm0/u_logic/n838 (net)     1        0.000      7.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U1712/B0 (OAI21_X1_A7TULL)    0.224    0.000 *    7.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U1712/Y (OAI21_X1_A7TULL)    0.185    0.204    7.788 f
  u_cortexm0integration/u_cortexm0/u_logic/n844 (net)     1        0.000      7.788 f
  u_cortexm0integration/u_cortexm0/u_logic/U111/A (XOR2_X1_A7TULL)    0.185    0.000 *    7.788 f
  u_cortexm0integration/u_cortexm0/u_logic/U111/Y (XOR2_X1_A7TULL)    0.266    0.301    8.088 f
  u_cortexm0integration/u_cortexm0/u_logic/n7601 (net)     2       0.000      8.088 f
  u_cortexm0integration/u_cortexm0/u_logic/U1717/B (NOR2_X2_A7TULL)    0.266    0.000 *    8.088 f
  u_cortexm0integration/u_cortexm0/u_logic/U1717/Y (NOR2_X2_A7TULL)    0.233    0.232    8.320 r
  u_cortexm0integration/u_cortexm0/u_logic/n846 (net)     1        0.000      8.320 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/B (NAND2_X2_A7TULL)    0.233    0.000 *    8.320 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/Y (NAND2_X2_A7TULL)    0.149    0.160    8.479 f
  u_cortexm0integration/u_cortexm0/u_logic/n919 (net)     1        0.000      8.479 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/B (NOR2_X4_A7TULL)    0.149    0.000 *    8.479 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/Y (NOR2_X4_A7TULL)    0.255    0.232    8.711 r
  u_cortexm0integration/u_cortexm0/u_logic/n2475 (net)     2       0.000      8.711 r
  u_cortexm0integration/u_cortexm0/u_logic/U1789/A (NAND2_X4_A7TULL)    0.255    0.000 *    8.712 r
  u_cortexm0integration/u_cortexm0/u_logic/U1789/Y (NAND2_X4_A7TULL)    0.163    0.164    8.875 f
  u_cortexm0integration/u_cortexm0/u_logic/n3055 (net)     2       0.000      8.875 f
  u_cortexm0integration/u_cortexm0/u_logic/U2153/AN (NAND3B_X4_A7TULL)    0.163    0.000 *    8.875 f
  u_cortexm0integration/u_cortexm0/u_logic/U2153/Y (NAND3B_X4_A7TULL)    0.193    0.322    9.197 f
  u_cortexm0integration/u_cortexm0/u_logic/n1242 (net)     1       0.000      9.197 f
  u_cortexm0integration/u_cortexm0/u_logic/U2154/A (CLKINV_X8_A7TULL)    0.193    0.000 *    9.197 f
  u_cortexm0integration/u_cortexm0/u_logic/U2154/Y (CLKINV_X8_A7TULL)    0.137    0.142    9.340 r
  u_cortexm0integration/u_cortexm0/u_logic/n5126 (net)     6       0.000      9.340 r
  u_cortexm0integration/u_cortexm0/u_logic/U2462/A (NAND2_X2_A7TULL)    0.137    0.000 *    9.340 r
  u_cortexm0integration/u_cortexm0/u_logic/U2462/Y (NAND2_X2_A7TULL)    0.156    0.137    9.477 f
  u_cortexm0integration/u_cortexm0/u_logic/n1560 (net)     1       0.000      9.477 f
  u_cortexm0integration/u_cortexm0/u_logic/U2464/A (XOR2_X4_A7TULL)    0.156    0.000 *    9.477 f
  u_cortexm0integration/u_cortexm0/u_logic/U2464/Y (XOR2_X4_A7TULL)    0.248    0.274    9.751 f
  u_cortexm0integration/u_cortexm0/u_logic/n7339 (net)     3       0.000      9.751 f
  u_cortexm0integration/u_cortexm0/u_logic/U2466/A0 (AOI22_X4_A7TULL)    0.248    0.001 *    9.752 f
  u_cortexm0integration/u_cortexm0/u_logic/U2466/Y (AOI22_X4_A7TULL)    0.363    0.276   10.028 r
  u_cortexm0integration/u_cortexm0/u_logic/n5715 (net)     2       0.000     10.028 r
  u_cortexm0integration/u_cortexm0/u_logic/U2467/B0 (OAI2BB1_X4_A7TULL)    0.363    0.000 *   10.028 r
  u_cortexm0integration/u_cortexm0/u_logic/U2467/Y (OAI2BB1_X4_A7TULL)    0.439    0.373   10.402 f
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[29] (net)     8    0.000   10.402 f
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[29] (cmsdk_mcu_system_cortexm0ds_logic_1)    0.000   10.402 f
  u_cortexm0integration/u_cortexm0/HADDR[29] (net)                 0.000     10.402 f
  u_cortexm0integration/u_cortexm0/HADDR[29] (cmsdk_mcu_system_CORTEXM0DS_1)    0.000   10.402 f
  u_cortexm0integration/HADDR[29] (net)                            0.000     10.402 f
  u_cortexm0integration/HADDR[29] (cmsdk_mcu_system_CORTEXM0INTEGRATION_1)    0.000   10.402 f
  n526 (net)                                                       0.000     10.402 f
  U535/A (CLKBUF_X2_A7TULL)                              0.439     0.004 *   10.406 f
  U535/Y (CLKBUF_X2_A7TULL)                              1.465     1.144     11.550 f
  HADDR[29] (net)                               1                  0.000     11.550 f
  HADDR[29] (out)                                        1.465     0.000 *   11.550 f
  data arrival time                                                          11.550

  clock VCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  output external delay                                          -10.000     11.800
  data required time                                                         11.800
  ------------------------------------------------------------------------------------
  data required time                                                         11.800
  data arrival time                                                         -11.550
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 0.250


  Startpoint: u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_tick_reg
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_tx_shift_buf_reg_0/latch
            (gating element for clock PCLK)
  Path Group: PCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock PCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_tick_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_tick_reg/Q (SDFFRQ_X1_A7TULL)    1.250    1.233    3.233 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n357 (net)     9     0.000      3.233 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U113/A (NAND3_X1_A7TULL)    1.250    0.002 *    3.235 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U113/Y (NAND3_X1_A7TULL)    0.561    0.526    3.761 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n78 (net)     3      0.000      3.761 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U114/AN (NAND2B_X1_A7TULL)    0.561    0.000 *    3.761 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U114/Y (NAND2B_X1_A7TULL)    0.207    0.501    4.263 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n1 (net)     2       0.000      4.263 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U115/A (INV_X1_A7TULL)    0.207    0.000 *    4.263 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U115/Y (INV_X1_A7TULL)    0.161    0.170    4.433 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n55 (net)     2      0.000      4.433 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U248/A0 (AOI21_X1_A7TULL)    0.161    0.000 *    4.433 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U248/Y (AOI21_X1_A7TULL)    0.459    0.337    4.770 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n101 (net)     4     0.000      4.770 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U250/A (NAND2_X1_A7TULL)    0.459    0.000 *    4.770 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U250/Y (NAND2_X1_A7TULL)    0.272    0.296    5.066 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n86 (net)     3      0.000      5.066 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U251/C (NAND3_X1_A7TULL)    0.272    0.000 *    5.066 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U251/Y (NAND3_X1_A7TULL)    0.591    0.452    5.518 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n85 (net)     4      0.000      5.518 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U252/B1 (OAI32_X1_A7TULL)    0.591    0.000 *    5.518 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U252/Y (OAI32_X1_A7TULL)    0.572    0.324    5.842 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n57 (net)     1      0.000      5.842 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U253/A (NAND2_X1_A7TULL)    0.572    0.000 *    5.842 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U253/Y (NAND2_X1_A7TULL)    0.672    0.581    6.422 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n133 (net)     3     0.000      6.422 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U254/B (NOR2_X1_A7TULL)    0.672    0.001 *    6.423 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U254/Y (NOR2_X1_A7TULL)    0.382    0.402    6.826 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n126 (net)     2     0.000      6.826 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U255/A (INV_X1_A7TULL)    0.382    0.000 *    6.826 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U255/Y (INV_X1_A7TULL)    1.377    0.947    7.773 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n66 (net)     9      0.000      7.773 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U256/B0 (OAI2B11_X2_A7TULL)    1.377    0.004 *    7.777 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U256/Y (OAI2B11_X2_A7TULL)    1.392    0.901    8.678 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/N206 (net)     1     0.000      8.678 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_tx_shift_buf_reg_0/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_uart_7)    0.000    8.678 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_tx_shift_buf_reg_0/EN (net)    0.000    8.678 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_tx_shift_buf_reg_0/latch/E (TLATNTSCA_X8_A7TULL)    1.392    0.005 *    8.683 r
  data arrival time                                                           8.683

  clock PCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_tx_shift_buf_reg_0/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.596     20.604
  data required time                                                         20.604
  ------------------------------------------------------------------------------------
  data required time                                                         20.604
  data arrival time                                                          -8.683
  ------------------------------------------------------------------------------------
  slack (MET)                                                                11.921


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_reg_curr_val_reg_0/latch
            (gating element for clock PCLK)
  Path Group: PCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.511    0.814    2.814 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_1_ (net)     9            0.000      2.814 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)    0.511     0.000 *    2.814 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)    0.191     0.189      3.003 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2                  0.000      3.003 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)    0.191    0.000 *    3.003 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)    1.696    1.060      4.062 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6                  0.000      4.062 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_1)    0.000    4.062 r
  u_apb_subsystem/i_psel (net)                                     0.000      4.062 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_1)    0.000    4.062 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)                       0.000      4.062 r
  u_apb_subsystem/u_apb_slave_mux/U11/B (NAND3B_X2_A7TULL)    1.696    0.003 *    4.065 r
  u_apb_subsystem/u_apb_slave_mux/U11/Y (NAND3B_X2_A7TULL)    1.001    0.935    5.000 f
  u_apb_subsystem/u_apb_slave_mux/OUT0 (net)     6                 0.000      5.000 f
  u_apb_subsystem/u_apb_slave_mux/U12/B (NOR2B_X1_A7TULL)    1.001    0.001 *    5.000 f
  u_apb_subsystem/u_apb_slave_mux/U12/Y (NOR2B_X1_A7TULL)    0.680    0.663    5.663 r
  u_apb_subsystem/u_apb_slave_mux/PSEL1 (net)     3                0.000      5.663 r
  u_apb_subsystem/u_apb_slave_mux/PSEL1 (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_1)    0.000    5.663 r
  u_apb_subsystem/n68 (net)                                        0.000      5.663 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/PSEL (cmsdk_mcu_system_cmsdk_apb_timer_3)    0.000    5.663 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/PSEL (net)         0.000      5.663 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U82/A (INV_X1_A7TULL)    0.680    0.000 *    5.664 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U82/Y (INV_X1_A7TULL)    0.395    0.403    6.066 f
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/n116 (net)     4    0.000     6.066 f
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U160/B (NOR2_X1_A7TULL)    0.395    0.000 *    6.066 f
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U160/Y (NOR2_X1_A7TULL)    0.669    0.483    6.549 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/n49 (net)     4    0.000      6.549 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U163/A (NAND3_X1_A7TULL)    0.669    0.000 *    6.549 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U163/Y (NAND3_X1_A7TULL)    0.620    0.471    7.020 f
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/n25 (net)     2    0.000      7.020 f
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U84/A (INV_X1_A7TULL)    0.620    0.000 *    7.020 f
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U84/Y (INV_X1_A7TULL)    0.479    0.485    7.505 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/n117 (net)     4    0.000     7.505 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U203/B (OR2_X1_A7TULL)    0.479    0.000 *    7.505 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U203/Y (OR2_X1_A7TULL)    0.117    0.319    7.824 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/N199 (net)     1    0.000     7.824 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_reg_curr_val_reg_0/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_timer_6)    0.000    7.824 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_reg_curr_val_reg_0/EN (net)    0.000    7.824 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_reg_curr_val_reg_0/latch/E (TLATNTSCA_X8_A7TULL)    0.117    0.000 *    7.824 r
  data arrival time                                                           7.824

  clock PCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_reg_curr_val_reg_0/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.393     20.807
  data required time                                                         20.807
  ------------------------------------------------------------------------------------
  data required time                                                         20.807
  data arrival time                                                          -7.824
  ------------------------------------------------------------------------------------
  slack (MET)                                                                12.983


  Startpoint: u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_tick_reg
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_tx_shift_buf_reg_0/latch
            (gating element for clock PCLK)
  Path Group: PCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock PCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_tick_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_tick_reg/Q (SDFFRQ_X1_A7TULL)    1.106    1.152    3.152 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n358 (net)     9     0.000      3.152 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U113/A (NAND3_X1_A7TULL)    1.106    0.000 *    3.153 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U113/Y (NAND3_X1_A7TULL)    0.556    0.525    3.677 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n78 (net)     3      0.000      3.677 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U114/AN (NAND2B_X1_A7TULL)    0.556    0.000 *    3.677 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U114/Y (NAND2B_X1_A7TULL)    0.239    0.521    4.199 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n1 (net)     2       0.000      4.199 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U115/A (INV_X1_A7TULL)    0.239    0.000 *    4.199 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U115/Y (INV_X1_A7TULL)    0.156    0.172    4.371 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n55 (net)     2      0.000      4.371 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U248/A0 (AOI21_X1_A7TULL)    0.156    0.000 *    4.371 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U248/Y (AOI21_X1_A7TULL)    0.377    0.301    4.672 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n101 (net)     4     0.000      4.672 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U250/A (NAND2_X1_A7TULL)    0.377    0.000 *    4.672 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U250/Y (NAND2_X1_A7TULL)    0.255    0.253    4.925 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n86 (net)     3      0.000      4.925 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U251/C (NAND3_X1_A7TULL)    0.255    0.000 *    4.925 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U251/Y (NAND3_X1_A7TULL)    0.472    0.380    5.305 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n85 (net)     4      0.000      5.305 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U252/B1 (OAI32_XL_A7TULL)    0.472    0.000 *    5.305 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U252/Y (OAI32_XL_A7TULL)    0.886    0.396    5.702 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n57 (net)     1      0.000      5.702 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U253/A (NAND2_X1_A7TULL)    0.886    0.000 *    5.702 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U253/Y (NAND2_X1_A7TULL)    0.481    0.468    6.170 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n133 (net)     3     0.000      6.170 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U254/B (NOR2_X1_A7TULL)    0.481    0.000 *    6.170 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U254/Y (NOR2_X1_A7TULL)    0.372    0.377    6.548 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n126 (net)     2     0.000      6.548 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U255/A (INV_X1_A7TULL)    0.372    0.000 *    6.548 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U255/Y (INV_X1_A7TULL)    0.518    0.441    6.989 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n66 (net)     9      0.000      6.989 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U256/B0 (OAI2B11_XL_A7TULL)    0.518    0.000 *    6.989 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U256/Y (OAI2B11_XL_A7TULL)    0.598    0.339    7.328 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/N206 (net)     1     0.000      7.328 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_tx_shift_buf_reg_0/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_uart_9)    0.000    7.328 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_tx_shift_buf_reg_0/EN (net)    0.000    7.328 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_tx_shift_buf_reg_0/latch/E (TLATNTSCA_X8_A7TULL)    0.598    0.000 *    7.328 r
  data arrival time                                                           7.328

  clock PCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_tx_shift_buf_reg_0/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.514     20.686
  data required time                                                         20.686
  ------------------------------------------------------------------------------------
  data required time                                                         20.686
  data arrival time                                                          -7.328
  ------------------------------------------------------------------------------------
  slack (MET)                                                                13.358


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_reg_curr_val_reg_0/latch
            (gating element for clock PCLK)
  Path Group: PCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.511    0.814    2.814 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_1_ (net)     9            0.000      2.814 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)    0.511     0.000 *    2.814 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)    0.191     0.189      3.003 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2                  0.000      3.003 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)    0.191    0.000 *    3.003 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)    1.696    1.060      4.062 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6                  0.000      4.062 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_1)    0.000    4.062 r
  u_apb_subsystem/i_psel (net)                                     0.000      4.062 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_1)    0.000    4.062 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)                       0.000      4.062 r
  u_apb_subsystem/u_apb_slave_mux/U11/B (NAND3B_X2_A7TULL)    1.696    0.003 *    4.065 r
  u_apb_subsystem/u_apb_slave_mux/U11/Y (NAND3B_X2_A7TULL)    1.001    0.935    5.000 f
  u_apb_subsystem/u_apb_slave_mux/OUT0 (net)     6                 0.000      5.000 f
  u_apb_subsystem/u_apb_slave_mux/U14/A (NOR2_X1_A7TULL)    1.001    0.001 *    5.000 f
  u_apb_subsystem/u_apb_slave_mux/U14/Y (NOR2_X1_A7TULL)    0.442    0.447    5.447 r
  u_apb_subsystem/u_apb_slave_mux/PSEL0 (net)     2                0.000      5.447 r
  u_apb_subsystem/u_apb_slave_mux/PSEL0 (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_1)    0.000    5.447 r
  u_apb_subsystem/n67 (net)                                        0.000      5.447 r
  u_apb_subsystem/U49/A (CLKBUF_X2_A7TULL)               0.442     0.000 *    5.447 r
  u_apb_subsystem/U49/Y (CLKBUF_X2_A7TULL)               0.169     0.328      5.775 r
  u_apb_subsystem/n175 (net)                    3                  0.000      5.775 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/PSEL (cmsdk_mcu_system_cmsdk_apb_timer_2)    0.000    5.775 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/PSEL (net)         0.000      5.775 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/U81/A (INV_X1_A7TULL)    0.169    0.000 *    5.775 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/U81/Y (INV_X1_A7TULL)    0.158    0.157    5.932 f
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/n76 (net)     3    0.000      5.932 f
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/U153/C (NOR3_X1_A7TULL)    0.158    0.000 *    5.932 f
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/U153/Y (NOR3_X1_A7TULL)    0.504    0.351    6.283 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/n17 (net)     1    0.000      6.283 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/U154/A (NAND2_X1_A7TULL)    0.504    0.000 *    6.283 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/U154/Y (NAND2_X1_A7TULL)    0.413    0.289    6.572 f
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/n54 (net)     2    0.000      6.572 f
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/U155/B (NOR2_X1_A7TULL)    0.413    0.000 *    6.572 f
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/U155/Y (NOR2_X1_A7TULL)    0.569    0.485    7.057 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/n18 (net)     4    0.000      7.057 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/U206/AN (NAND2B_X1_A7TULL)    0.569    0.000 *    7.057 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/U206/Y (NAND2B_X1_A7TULL)    0.229    0.302    7.359 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/N199 (net)     1    0.000     7.359 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_reg_curr_val_reg_0/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_timer_4)    0.000    7.359 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_reg_curr_val_reg_0/EN (net)    0.000    7.359 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_reg_curr_val_reg_0/latch/E (TLATNTSCA_X8_A7TULL)    0.229    0.000 *    7.359 r
  data arrival time                                                           7.359

  clock PCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_reg_curr_val_reg_0/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.424     20.776
  data required time                                                         20.776
  ------------------------------------------------------------------------------------
  data required time                                                         20.776
  data arrival time                                                          -7.359
  ------------------------------------------------------------------------------------
  slack (MET)                                                                13.417


  Startpoint: u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/tx_state_reg_0_
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_tx_shift_buf_reg_0/latch
            (gating element for clock PCLK)
  Path Group: PCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock PCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/tx_state_reg_0_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/tx_state_reg_0_/Q (SDFFRQ_X1_A7TULL)    0.518    0.818    2.818 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/tx_state[0] (net)    10    0.000    2.818 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U116/A (INV_X1_A7TULL)    0.518    0.000 *    2.818 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U116/Y (INV_X1_A7TULL)    0.182    0.178    2.996 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n82 (net)     2      0.000      2.996 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U117/D (NOR4_XL_A7TULL)    0.182    0.000 *    2.996 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U117/Y (NOR4_XL_A7TULL)    1.316    0.997    3.993 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n77 (net)     3      0.000      3.993 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U118/A (NAND2_X1_A7TULL)    1.316    0.000 *    3.993 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U118/Y (NAND2_X1_A7TULL)    0.417    0.379    4.372 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n56 (net)     2      0.000      4.372 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U250/B (NAND2_X1_A7TULL)    0.417    0.000 *    4.372 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U250/Y (NAND2_X1_A7TULL)    0.248    0.275    4.648 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n86 (net)     3      0.000      4.648 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U251/C (NAND3_X1_A7TULL)    0.248    0.000 *    4.648 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U251/Y (NAND3_X1_A7TULL)    0.499    0.388    5.036 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n85 (net)     4      0.000      5.036 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U252/B1 (OAI32_XL_A7TULL)    0.499    0.000 *    5.036 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U252/Y (OAI32_XL_A7TULL)    0.932    0.421    5.456 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n57 (net)     1      0.000      5.456 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U253/A (NAND2_X1_A7TULL)    0.932    0.000 *    5.456 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U253/Y (NAND2_X1_A7TULL)    0.520    0.506    5.962 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n133 (net)     3     0.000      5.962 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U254/B (NOR2_X1_A7TULL)    0.520    0.000 *    5.963 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U254/Y (NOR2_X1_A7TULL)    0.478    0.451    6.413 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n126 (net)     2     0.000      6.413 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U255/A (INV_X1_A7TULL)    0.478    0.000 *    6.413 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U255/Y (INV_X1_A7TULL)    0.538    0.489    6.902 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n66 (net)     9      0.000      6.902 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U256/B0 (OAI2B11_XL_A7TULL)    0.538    0.001 *    6.903 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U256/Y (OAI2B11_XL_A7TULL)    0.579    0.338    7.241 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/N206 (net)     1     0.000      7.241 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_tx_shift_buf_reg_0/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_uart_11)    0.000    7.241 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_tx_shift_buf_reg_0/EN (net)    0.000    7.241 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_tx_shift_buf_reg_0/latch/E (TLATNTSCA_X8_A7TULL)    0.579    0.000 *    7.241 r
  data arrival time                                                           7.241

  clock PCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_tx_shift_buf_reg_0/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.512     20.688
  data required time                                                         20.688
  ------------------------------------------------------------------------------------
  data required time                                                         20.688
  data arrival time                                                          -7.241
  ------------------------------------------------------------------------------------
  slack (MET)                                                                13.447


  Startpoint: u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_tick_reg
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_rx_shift_buf_reg_1_clk_gate_reg_rx_buf_reg_1/latch
            (gating element for clock PCLK)
  Path Group: PCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock PCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_tick_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_tick_reg/Q (SDFFRQ_X1_A7TULL)    1.250    1.233    3.233 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n357 (net)     9     0.000      3.233 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U205/A (AND3_X1_A7TULL)    1.250    0.004 *    3.237 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U205/Y (AND3_X1_A7TULL)    0.247    0.595    3.831 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n31 (net)     3      0.000      3.831 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U206/A (NAND2_X1_A7TULL)    0.247    0.000 *    3.832 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U206/Y (NAND2_X1_A7TULL)    0.270    0.248    4.079 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n104 (net)     3     0.000      4.079 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U221/B (NOR2_X1_A7TULL)    0.270    0.000 *    4.079 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U221/Y (NOR2_X1_A7TULL)    0.842    0.605    4.684 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/rx_state_inc (net)     6    0.000    4.684 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U222/A (NAND2_X1_A7TULL)    0.842    0.000 *    4.684 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U222/Y (NAND2_X1_A7TULL)    0.344    0.331    5.015 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n107 (net)     2     0.000      5.015 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U223/A (INV_X1_A7TULL)    0.344    0.000 *    5.015 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U223/Y (INV_X1_A7TULL)    0.242    0.250    5.265 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n110 (net)     3     0.000      5.265 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U225/B (NAND3_X1_A7TULL)    0.242    0.000 *    5.265 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U225/Y (NAND3_X1_A7TULL)    1.196    0.805    6.070 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n1380 (net)     3    0.000      6.070 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U259/A (INV_X1_A7TULL)    1.196    0.002 *    6.072 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U259/Y (INV_X1_A7TULL)    0.386    0.400    6.472 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n343 (net)     2     0.000      6.472 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_rx_shift_buf_reg_1_clk_gate_reg_rx_buf_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_dualtimers_frc_19)    0.000    6.472 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_rx_shift_buf_reg_1_clk_gate_reg_rx_buf_reg_1/EN (net)    0.000    6.472 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_rx_shift_buf_reg_1_clk_gate_reg_rx_buf_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.386    0.000 *    6.472 r
  data arrival time                                                           6.472

  clock PCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_rx_shift_buf_reg_1_clk_gate_reg_rx_buf_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.469     20.731
  data required time                                                         20.731
  ------------------------------------------------------------------------------------
  data required time                                                         20.731
  data arrival time                                                          -6.472
  ------------------------------------------------------------------------------------
  slack (MET)                                                                14.259


  Startpoint: u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_req_tog_t_reg
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_prescale_cnt_reg_1_clk_gate_carry_reg_reg_1/latch
            (gating element for clock PCLK)
  Path Group: PCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock PCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_req_tog_t_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_req_tog_t_reg/Q (SDFFRQ_X1_A7TULL)    0.523    0.820    2.820 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_req_tog_t (net)     3    0.000    2.820 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U126/A (INV_X1_A7TULL)    0.523    0.000 *    2.820 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U126/Y (INV_X1_A7TULL)    0.191    0.188    3.008 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/n1 (net)     2    0.000    3.008 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U127/B0 (OAI2BB2_XL_A7TULL)    0.191    0.000 *    3.008 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U127/Y (OAI2BB2_XL_A7TULL)    0.900    0.630    3.638 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/n2 (net)     2    0.000    3.638 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U147/A (CLKBUF_X2_A7TULL)    0.900    0.000 *    3.638 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U147/Y (CLKBUF_X2_A7TULL)    0.674    0.692    4.330 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/n186 (net)    15    0.000    4.330 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U148/A (INV_X1_A7TULL)    0.674    0.000 *    4.330 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U148/Y (INV_X1_A7TULL)    0.341    0.347    4.677 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/n190 (net)     4    0.000    4.677 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U212/B0 (OAI21_X1_A7TULL)    0.341    0.000 *    4.677 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U212/Y (OAI21_X1_A7TULL)    0.743    0.337    5.014 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/n36 (net)     1    0.000    5.014 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U213/B0 (AOI31_XL_A7TULL)    0.743    0.001 *    5.015 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U213/Y (AOI31_XL_A7TULL)    0.934    0.465    5.480 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/n38 (net)     1    0.000    5.480 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U214/B (NOR3B_XL_A7TULL)    0.934    0.001 *    5.481 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U214/Y (NOR3B_XL_A7TULL)    1.010    0.902    6.382 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/n415 (net)     1    0.000    6.382 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_prescale_cnt_reg_1_clk_gate_carry_reg_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_dualtimers_frc_15)    0.000    6.382 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_prescale_cnt_reg_1_clk_gate_carry_reg_reg_1/EN (net)    0.000    6.382 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_prescale_cnt_reg_1_clk_gate_carry_reg_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    1.010    0.000 *    6.382 r
  data arrival time                                                           6.382

  clock PCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_prescale_cnt_reg_1_clk_gate_carry_reg_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.556     20.644
  data required time                                                         20.644
  ------------------------------------------------------------------------------------
  data required time                                                         20.644
  data arrival time                                                          -6.382
  ------------------------------------------------------------------------------------
  slack (MET)                                                                14.261


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_ext_in_sync1_reg/latch
            (gating element for clock PCLK)
  Path Group: PCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.511    0.814    2.814 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_1_ (net)     9            0.000      2.814 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)    0.511     0.000 *    2.814 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)    0.191     0.189      3.003 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2                  0.000      3.003 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)    0.191    0.000 *    3.003 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)    1.696    1.060      4.062 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6                  0.000      4.062 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_1)    0.000    4.062 r
  u_apb_subsystem/i_psel (net)                                     0.000      4.062 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_1)    0.000    4.062 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)                       0.000      4.062 r
  u_apb_subsystem/u_apb_slave_mux/U11/B (NAND3B_X2_A7TULL)    1.696    0.003 *    4.065 r
  u_apb_subsystem/u_apb_slave_mux/U11/Y (NAND3B_X2_A7TULL)    1.001    0.935    5.000 f
  u_apb_subsystem/u_apb_slave_mux/OUT0 (net)     6                 0.000      5.000 f
  u_apb_subsystem/u_apb_slave_mux/U12/B (NOR2B_X1_A7TULL)    1.001    0.001 *    5.000 f
  u_apb_subsystem/u_apb_slave_mux/U12/Y (NOR2B_X1_A7TULL)    0.680    0.663    5.663 r
  u_apb_subsystem/u_apb_slave_mux/PSEL1 (net)     3                0.000      5.663 r
  u_apb_subsystem/u_apb_slave_mux/PSEL1 (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_1)    0.000    5.663 r
  u_apb_subsystem/n68 (net)                                        0.000      5.663 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/PSEL (cmsdk_mcu_system_cmsdk_apb_timer_3)    0.000    5.663 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/PSEL (net)         0.000      5.663 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U82/A (INV_X1_A7TULL)    0.680    0.000 *    5.664 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U82/Y (INV_X1_A7TULL)    0.395    0.403    6.066 f
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/n116 (net)     4    0.000     6.066 f
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U85/B (NAND2_X1_A7TULL)    0.395    0.000 *    6.066 f
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U85/Y (NAND2_X1_A7TULL)    0.210    0.238    6.304 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/ext_in_enable (net)     1    0.000    6.304 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_ext_in_sync1_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_timer_7)    0.000    6.304 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_ext_in_sync1_reg/EN (net)    0.000    6.304 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_ext_in_sync1_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.210    0.000 *    6.304 r
  data arrival time                                                           6.304

  clock PCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_ext_in_sync1_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.419     20.781
  data required time                                                         20.781
  ------------------------------------------------------------------------------------
  data required time                                                         20.781
  data arrival time                                                          -6.304
  ------------------------------------------------------------------------------------
  slack (MET)                                                                14.477


  Startpoint: u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_tick_reg
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_rx_shift_buf_reg_1_clk_gate_reg_rx_buf_reg_1/latch
            (gating element for clock PCLK)
  Path Group: PCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock PCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_tick_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_tick_reg/Q (SDFFRQ_X1_A7TULL)    1.106    1.152    3.152 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n358 (net)     9     0.000      3.152 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U181/A (AND3_X1_A7TULL)    1.106    0.004 *    3.156 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U181/Y (AND3_X1_A7TULL)    0.240    0.574    3.730 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n31 (net)     3      0.000      3.730 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U182/A (NAND2_X1_A7TULL)    0.240    0.000 *    3.730 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U182/Y (NAND2_X1_A7TULL)    0.282    0.254    3.984 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n104 (net)     3     0.000      3.984 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U197/B (NOR2_X1_A7TULL)    0.282    0.000 *    3.984 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U197/Y (NOR2_X1_A7TULL)    0.773    0.568    4.552 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/rx_state_inc (net)     6    0.000    4.552 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U198/A (NAND2_X1_A7TULL)    0.773    0.000 *    4.553 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U198/Y (NAND2_X1_A7TULL)    0.328    0.317    4.870 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n107 (net)     2     0.000      4.870 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U199/A (INV_X1_A7TULL)    0.328    0.000 *    4.870 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U199/Y (INV_X1_A7TULL)    0.243    0.249    5.119 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n110 (net)     3     0.000      5.119 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U201/B (NAND3_X1_A7TULL)    0.243    0.000 *    5.119 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U201/Y (NAND3_X1_A7TULL)    1.002    0.691    5.810 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n1380 (net)     3    0.000      5.810 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U259/A (INV_X1_A7TULL)    1.002    0.001 *    5.811 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U259/Y (INV_X1_A7TULL)    0.340    0.355    6.166 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n343 (net)     2     0.000      6.166 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_rx_shift_buf_reg_1_clk_gate_reg_rx_buf_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_dualtimers_frc_21)    0.000    6.166 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_rx_shift_buf_reg_1_clk_gate_reg_rx_buf_reg_1/EN (net)    0.000    6.166 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_rx_shift_buf_reg_1_clk_gate_reg_rx_buf_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.340    0.000 *    6.166 r
  data arrival time                                                           6.166

  clock PCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_rx_shift_buf_reg_1_clk_gate_reg_rx_buf_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.456     20.744
  data required time                                                         20.744
  ------------------------------------------------------------------------------------
  data required time                                                         20.744
  data arrival time                                                          -6.166
  ------------------------------------------------------------------------------------
  slack (MET)                                                                14.578


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_ext_in_sync1_reg/latch
            (gating element for clock PCLK)
  Path Group: PCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.511    0.814    2.814 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_1_ (net)     9            0.000      2.814 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)    0.511     0.000 *    2.814 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)    0.191     0.189      3.003 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2                  0.000      3.003 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)    0.191    0.000 *    3.003 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)    1.696    1.060      4.062 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6                  0.000      4.062 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_1)    0.000    4.062 r
  u_apb_subsystem/i_psel (net)                                     0.000      4.062 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_1)    0.000    4.062 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)                       0.000      4.062 r
  u_apb_subsystem/u_apb_slave_mux/U11/B (NAND3B_X2_A7TULL)    1.696    0.003 *    4.065 r
  u_apb_subsystem/u_apb_slave_mux/U11/Y (NAND3B_X2_A7TULL)    1.001    0.935    5.000 f
  u_apb_subsystem/u_apb_slave_mux/OUT0 (net)     6                 0.000      5.000 f
  u_apb_subsystem/u_apb_slave_mux/U14/A (NOR2_X1_A7TULL)    1.001    0.001 *    5.000 f
  u_apb_subsystem/u_apb_slave_mux/U14/Y (NOR2_X1_A7TULL)    0.442    0.447    5.447 r
  u_apb_subsystem/u_apb_slave_mux/PSEL0 (net)     2                0.000      5.447 r
  u_apb_subsystem/u_apb_slave_mux/PSEL0 (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_1)    0.000    5.447 r
  u_apb_subsystem/n67 (net)                                        0.000      5.447 r
  u_apb_subsystem/U49/A (CLKBUF_X2_A7TULL)               0.442     0.000 *    5.447 r
  u_apb_subsystem/U49/Y (CLKBUF_X2_A7TULL)               0.169     0.328      5.775 r
  u_apb_subsystem/n175 (net)                    3                  0.000      5.775 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/PSEL (cmsdk_mcu_system_cmsdk_apb_timer_2)    0.000    5.775 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/PSEL (net)         0.000      5.775 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/U204/B (OR3_X1_A7TULL)    0.169    0.000 *    5.775 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/U204/Y (OR3_X1_A7TULL)    0.128    0.237    6.012 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/ext_in_enable (net)     1    0.000    6.012 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_ext_in_sync1_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_timer_5)    0.000    6.012 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_ext_in_sync1_reg/EN (net)    0.000    6.012 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_ext_in_sync1_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.128    0.000 *    6.012 r
  data arrival time                                                           6.012

  clock PCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_ext_in_sync1_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.396     20.804
  data required time                                                         20.804
  ------------------------------------------------------------------------------------
  data required time                                                         20.804
  data arrival time                                                          -6.012
  ------------------------------------------------------------------------------------
  slack (MET)                                                                14.792


  Startpoint: u_apb_subsystem/u_ahb_to_apb/addr_reg_reg_5_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_reg_tx_buf_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/addr_reg_reg_5_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/addr_reg_reg_5_/Q (SDFFRQ_X1_A7TULL)    1.403    1.399    3.399 f
  u_apb_subsystem/u_ahb_to_apb/PADDR[7] (net)    21                0.000      3.399 f
  u_apb_subsystem/u_ahb_to_apb/PADDR[7] (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_1)    0.000    3.399 f
  u_apb_subsystem/n[26] (net)                                      0.000      3.399 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/PADDR_7_ (cmsdk_mcu_system_cmsdk_apb_uart_3)    0.000    3.399 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/PADDR_7_ (net)       0.000      3.399 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U132/A (OR4_X1_A7TULL)    1.403    0.000 *    3.399 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U132/Y (OR4_X1_A7TULL)    0.239    1.031    4.430 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n3 (net)     1       0.000      4.430 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U133/D (NOR4_X1_A7TULL)    0.239    0.000 *    4.430 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U133/Y (NOR4_X1_A7TULL)    1.870    1.314    5.744 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n69 (net)     3      0.000      5.744 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U134/A (INV_X1_A7TULL)    1.870    0.002 *    5.746 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U134/Y (INV_X1_A7TULL)    0.631    0.589    6.335 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n50 (net)     6      0.000      6.335 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U135/A (NOR4_X1_A7TULL)    0.631    0.000 *    6.335 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U135/Y (NOR4_X1_A7TULL)    1.739    1.178    7.513 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n51 (net)     9      0.000      7.513 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U218/B (NAND2_X1_A7TULL)    1.739    0.000 *    7.513 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U218/Y (NAND2_X1_A7TULL)    0.422    0.392    7.905 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n61 (net)     2      0.000      7.905 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U260/A (INV_X1_A7TULL)    0.422    0.000 *    7.905 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U260/Y (INV_X1_A7TULL)    0.729    0.581    8.486 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n352 (net)     3     0.000      8.486 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_reg_tx_buf_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_44)    0.000    8.486 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_reg_tx_buf_reg_1/EN (net)    0.000    8.486 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_reg_tx_buf_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.729    0.003 *    8.488 r
  data arrival time                                                           8.488

  clock PCLKG (rise edge)                                         20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_reg_tx_buf_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.527     20.673
  data required time                                                         20.673
  ------------------------------------------------------------------------------------
  data required time                                                         20.673
  data arrival time                                                          -8.488
  ------------------------------------------------------------------------------------
  slack (MET)                                                                12.184


  Startpoint: u_apb_subsystem/u_ahb_to_apb/addr_reg_reg_5_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_reg_baud_div_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/addr_reg_reg_5_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/addr_reg_reg_5_/Q (SDFFRQ_X1_A7TULL)    1.403    1.399    3.399 f
  u_apb_subsystem/u_ahb_to_apb/PADDR[7] (net)    21                0.000      3.399 f
  u_apb_subsystem/u_ahb_to_apb/PADDR[7] (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_1)    0.000    3.399 f
  u_apb_subsystem/n[26] (net)                                      0.000      3.399 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/PADDR_7_ (cmsdk_mcu_system_cmsdk_apb_uart_3)    0.000    3.399 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/PADDR_7_ (net)       0.000      3.399 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U132/A (OR4_X1_A7TULL)    1.403    0.000 *    3.399 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U132/Y (OR4_X1_A7TULL)    0.239    1.031    4.430 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n3 (net)     1       0.000      4.430 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U133/D (NOR4_X1_A7TULL)    0.239    0.000 *    4.430 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U133/Y (NOR4_X1_A7TULL)    1.870    1.314    5.744 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n69 (net)     3      0.000      5.744 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U134/A (INV_X1_A7TULL)    1.870    0.002 *    5.746 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U134/Y (INV_X1_A7TULL)    0.631    0.589    6.335 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n50 (net)     6      0.000      6.335 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U136/B (NOR4_X1_A7TULL)    0.631    0.000 *    6.335 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U136/Y (NOR4_X1_A7TULL)    1.401    1.044    7.379 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n42 (net)     7      0.000      7.379 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U153/A (INV_X1_A7TULL)    1.401    0.000 *    7.379 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U153/Y (INV_X1_A7TULL)    0.427    0.392    7.771 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n59 (net)     4      0.000      7.771 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U258/B (NOR2_X1_A7TULL)    0.427    0.000 *    7.771 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U258/Y (NOR2_X1_A7TULL)    0.384    0.357    8.129 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n354 (net)     2     0.000      8.129 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_reg_baud_div_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_42)    0.000    8.129 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_reg_baud_div_reg_1/EN (net)    0.000    8.129 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_reg_baud_div_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.384    0.000 *    8.129 r
  data arrival time                                                           8.129

  clock PCLKG (rise edge)                                         20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_reg_baud_div_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.468     20.732
  data required time                                                         20.732
  ------------------------------------------------------------------------------------
  data required time                                                         20.732
  data arrival time                                                          -8.129
  ------------------------------------------------------------------------------------
  slack (MET)                                                                12.603


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_reg_tx_buf_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.511    0.814    2.814 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_1_ (net)     9            0.000      2.814 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)    0.511     0.000 *    2.814 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)    0.191     0.189      3.003 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2                  0.000      3.003 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)    0.191    0.000 *    3.003 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)    1.696    1.060      4.062 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6                  0.000      4.062 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_1)    0.000    4.062 r
  u_apb_subsystem/i_psel (net)                                     0.000      4.062 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_1)    0.000    4.062 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)                       0.000      4.062 r
  u_apb_subsystem/u_apb_slave_mux/U19/B (NAND3_X1_A7TULL)    1.696    0.002 *    4.065 r
  u_apb_subsystem/u_apb_slave_mux/U19/Y (NAND3_X1_A7TULL)    1.073    0.995    5.060 f
  u_apb_subsystem/u_apb_slave_mux/n33 (net)     2                  0.000      5.060 f
  u_apb_subsystem/u_apb_slave_mux/U60/C (NOR3_X4_A7TULL)    1.073    0.001 *    5.061 f
  u_apb_subsystem/u_apb_slave_mux/U60/Y (NOR3_X4_A7TULL)    1.877    1.432    6.493 r
  u_apb_subsystem/u_apb_slave_mux/PSEL6 (net)    23                0.000      6.493 r
  u_apb_subsystem/u_apb_slave_mux/PSEL6 (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_1)    0.000    6.493 r
  u_apb_subsystem/uart2_psel (net)                                 0.000      6.493 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/PSEL (cmsdk_mcu_system_cmsdk_apb_uart_5)    0.000    6.493 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/PSEL (net)           0.000      6.493 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U192/B (NAND2B_X1_A7TULL)    1.877    0.003 *    6.496 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U192/Y (NAND2B_X1_A7TULL)    0.645    0.612    7.108 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n60 (net)     3      0.000      7.108 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U193/A (INV_X1_A7TULL)    0.645    0.000 *    7.108 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U193/Y (INV_X1_A7TULL)    0.273    0.291    7.399 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n70 (net)     2      0.000      7.399 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U194/A (NAND2_X1_A7TULL)    0.273    0.000 *    7.399 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U194/Y (NAND2_X1_A7TULL)    0.459    0.243    7.642 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n61 (net)     2      0.000      7.642 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U260/A (INV_X1_A7TULL)    0.459    0.000 *    7.642 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U260/Y (INV_X1_A7TULL)    0.278    0.299    7.941 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n352 (net)     3     0.000      7.941 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_reg_tx_buf_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_38)    0.000    7.941 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_reg_tx_buf_reg_1/EN (net)    0.000    7.941 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_reg_tx_buf_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.278    0.000 *    7.941 r
  data arrival time                                                           7.941

  clock PCLKG (rise edge)                                         20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_reg_tx_buf_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.438     20.762
  data required time                                                         20.762
  ------------------------------------------------------------------------------------
  data required time                                                         20.762
  data arrival time                                                          -7.941
  ------------------------------------------------------------------------------------
  slack (MET)                                                                12.820


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_ctrl_75_reg/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.511    0.814    2.814 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_1_ (net)     9            0.000      2.814 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)    0.511     0.000 *    2.814 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)    0.191     0.189      3.003 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2                  0.000      3.003 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)    0.191    0.000 *    3.003 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)    1.696    1.060      4.062 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6                  0.000      4.062 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_1)    0.000    4.062 r
  u_apb_subsystem/i_psel (net)                                     0.000      4.062 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_1)    0.000    4.062 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)                       0.000      4.062 r
  u_apb_subsystem/u_apb_slave_mux/U19/B (NAND3_X1_A7TULL)    1.696    0.002 *    4.065 r
  u_apb_subsystem/u_apb_slave_mux/U19/Y (NAND3_X1_A7TULL)    1.073    0.995    5.060 f
  u_apb_subsystem/u_apb_slave_mux/n33 (net)     2                  0.000      5.060 f
  u_apb_subsystem/u_apb_slave_mux/U20/B (NOR2_X1_A7TULL)    1.073    0.000 *    5.060 f
  u_apb_subsystem/u_apb_slave_mux/U20/Y (NOR2_X1_A7TULL)    0.861    0.795    5.855 r
  u_apb_subsystem/u_apb_slave_mux/PSEL2 (net)     3                0.000      5.855 r
  u_apb_subsystem/u_apb_slave_mux/PSEL2 (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_1)    0.000    5.855 r
  u_apb_subsystem/n66 (net)                                        0.000      5.855 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/PSEL (cmsdk_mcu_system_cmsdk_apb_dualtimers_1)    0.000    5.855 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/PSEL (net)    0.000    5.855 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/U50/A (INV_X1_A7TULL)    0.861    0.001 *    5.856 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/U50/Y (INV_X1_A7TULL)    0.351    0.346    6.201 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/n103 (net)     4    0.000    6.201 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/U118/A (NOR2_X1_A7TULL)    0.351    0.000 *    6.201 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/U118/Y (NOR2_X1_A7TULL)    0.590    0.447    6.649 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/N29 (net)     3    0.000    6.649 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/frc_sel (cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_3)    0.000    6.649 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/frc_sel (net)    0.000    6.649 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U215/AN (NOR3B_XL_A7TULL)    0.590    0.000 *    6.649 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U215/Y (NOR3B_XL_A7TULL)    1.074    0.810    7.460 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/n57 (net)     3    0.000    7.460 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U217/AN (NOR2B_X1_A7TULL)    1.074    0.000 *    7.460 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U217/Y (NOR2B_X1_A7TULL)    0.282    0.402    7.862 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/n423 (net)     1    0.000    7.862 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_ctrl_75_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_48)    0.000    7.862 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_ctrl_75_reg/EN (net)    0.000    7.862 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_ctrl_75_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.282    0.000 *    7.862 r
  data arrival time                                                           7.862

  clock PCLKG (rise edge)                                         20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_ctrl_75_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.439     20.761
  data required time                                                         20.761
  ------------------------------------------------------------------------------------
  data required time                                                         20.761
  data arrival time                                                          -7.862
  ------------------------------------------------------------------------------------
  slack (MET)                                                                12.899


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_load_val_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.511    0.814    2.814 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_1_ (net)     9            0.000      2.814 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)    0.511     0.000 *    2.814 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)    0.191     0.189      3.003 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2                  0.000      3.003 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)    0.191    0.000 *    3.003 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)    1.696    1.060      4.062 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6                  0.000      4.062 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_1)    0.000    4.062 r
  u_apb_subsystem/i_psel (net)                                     0.000      4.062 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_1)    0.000    4.062 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)                       0.000      4.062 r
  u_apb_subsystem/u_apb_slave_mux/U19/B (NAND3_X1_A7TULL)    1.696    0.002 *    4.065 r
  u_apb_subsystem/u_apb_slave_mux/U19/Y (NAND3_X1_A7TULL)    1.073    0.995    5.060 f
  u_apb_subsystem/u_apb_slave_mux/n33 (net)     2                  0.000      5.060 f
  u_apb_subsystem/u_apb_slave_mux/U20/B (NOR2_X1_A7TULL)    1.073    0.000 *    5.060 f
  u_apb_subsystem/u_apb_slave_mux/U20/Y (NOR2_X1_A7TULL)    0.861    0.795    5.855 r
  u_apb_subsystem/u_apb_slave_mux/PSEL2 (net)     3                0.000      5.855 r
  u_apb_subsystem/u_apb_slave_mux/PSEL2 (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_1)    0.000    5.855 r
  u_apb_subsystem/n66 (net)                                        0.000      5.855 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/PSEL (cmsdk_mcu_system_cmsdk_apb_dualtimers_1)    0.000    5.855 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/PSEL (net)    0.000    5.855 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/U50/A (INV_X1_A7TULL)    0.861    0.001 *    5.856 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/U50/Y (INV_X1_A7TULL)    0.351    0.346    6.201 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/n103 (net)     4    0.000    6.201 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/U118/A (NOR2_X1_A7TULL)    0.351    0.000 *    6.201 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/U118/Y (NOR2_X1_A7TULL)    0.590    0.447    6.649 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/N29 (net)     3    0.000    6.649 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/frc_sel (cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_3)    0.000    6.649 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/frc_sel (net)    0.000    6.649 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U215/AN (NOR3B_XL_A7TULL)    0.590    0.000 *    6.649 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U215/Y (NOR3B_XL_A7TULL)    1.074    0.810    7.460 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/n57 (net)     3    0.000    7.460 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U248/B (AND2_X2_A7TULL)    1.074    0.000 *    7.460 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U248/Y (AND2_X2_A7TULL)    0.173    0.425    7.884 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/n424 (net)     2    0.000    7.884 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_load_val_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_47)    0.000    7.884 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_load_val_reg_1/EN (net)    0.000    7.884 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_load_val_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.173    0.000 *    7.884 r
  data arrival time                                                           7.884

  clock PCLKG (rise edge)                                         20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_load_val_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.409     20.791
  data required time                                                         20.791
  ------------------------------------------------------------------------------------
  data required time                                                         20.791
  data arrival time                                                          -7.884
  ------------------------------------------------------------------------------------
  slack (MET)                                                                12.907


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_load_period_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.511    0.814    2.814 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_1_ (net)     9            0.000      2.814 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)    0.511     0.000 *    2.814 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)    0.191     0.189      3.003 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2                  0.000      3.003 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)    0.191    0.000 *    3.003 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)    1.696    1.060      4.062 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6                  0.000      4.062 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_1)    0.000    4.062 r
  u_apb_subsystem/i_psel (net)                                     0.000      4.062 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_1)    0.000    4.062 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)                       0.000      4.062 r
  u_apb_subsystem/u_apb_slave_mux/U19/B (NAND3_X1_A7TULL)    1.696    0.002 *    4.065 r
  u_apb_subsystem/u_apb_slave_mux/U19/Y (NAND3_X1_A7TULL)    1.073    0.995    5.060 f
  u_apb_subsystem/u_apb_slave_mux/n33 (net)     2                  0.000      5.060 f
  u_apb_subsystem/u_apb_slave_mux/U20/B (NOR2_X1_A7TULL)    1.073    0.000 *    5.060 f
  u_apb_subsystem/u_apb_slave_mux/U20/Y (NOR2_X1_A7TULL)    0.861    0.795    5.855 r
  u_apb_subsystem/u_apb_slave_mux/PSEL2 (net)     3                0.000      5.855 r
  u_apb_subsystem/u_apb_slave_mux/PSEL2 (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_1)    0.000    5.855 r
  u_apb_subsystem/n66 (net)                                        0.000      5.855 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/PSEL (cmsdk_mcu_system_cmsdk_apb_dualtimers_1)    0.000    5.855 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/PSEL (net)    0.000    5.855 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/U50/A (INV_X1_A7TULL)    0.861    0.001 *    5.856 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/U50/Y (INV_X1_A7TULL)    0.351    0.346    6.201 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/n103 (net)     4    0.000    6.201 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/U118/A (NOR2_X1_A7TULL)    0.351    0.000 *    6.201 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/U118/Y (NOR2_X1_A7TULL)    0.590    0.447    6.649 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/N29 (net)     3    0.000    6.649 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/frc_sel (cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_3)    0.000    6.649 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/frc_sel (net)    0.000    6.649 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U215/AN (NOR3B_XL_A7TULL)    0.590    0.000 *    6.649 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U215/Y (NOR3B_XL_A7TULL)    1.074    0.810    7.460 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/n57 (net)     3    0.000    7.460 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U216/AN (NOR2B_X1_A7TULL)    1.074    0.000 *    7.460 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U216/Y (NOR2B_X1_A7TULL)    0.262    0.399    7.858 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/n425 (net)     1    0.000    7.858 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_load_period_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_46)    0.000    7.858 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_load_period_reg_1/EN (net)    0.000    7.858 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_load_period_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.262    0.000 *    7.858 r
  data arrival time                                                           7.858

  clock PCLKG (rise edge)                                         20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_load_period_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.434     20.766
  data required time                                                         20.766
  ------------------------------------------------------------------------------------
  data required time                                                         20.766
  data arrival time                                                          -7.858
  ------------------------------------------------------------------------------------
  slack (MET)                                                                12.908


  Startpoint: u_apb_subsystem/u_ahb_to_apb/addr_reg_reg_5_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_reg_baud_div_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/addr_reg_reg_5_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/addr_reg_reg_5_/Q (SDFFRQ_X1_A7TULL)    1.403    1.399    3.399 f
  u_apb_subsystem/u_ahb_to_apb/PADDR[7] (net)    21                0.000      3.399 f
  u_apb_subsystem/u_ahb_to_apb/PADDR[7] (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_1)    0.000    3.399 f
  u_apb_subsystem/n[26] (net)                                      0.000      3.399 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/PADDR_7_ (cmsdk_mcu_system_cmsdk_apb_uart_5)    0.000    3.399 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/PADDR_7_ (net)       0.000      3.399 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U132/A (OR4_X1_A7TULL)    1.403    0.000 *    3.399 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U132/Y (OR4_X1_A7TULL)    0.292    1.086    4.485 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n3 (net)     1       0.000      4.485 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U133/D (NOR4_X2_A7TULL)    0.292    0.000 *    4.485 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U133/Y (NOR4_X2_A7TULL)    1.235    0.952    5.437 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n69 (net)     3      0.000      5.437 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U134/A (INV_X1_A7TULL)    1.235    0.002 *    5.440 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U134/Y (INV_X1_A7TULL)    0.498    0.485    5.924 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n50 (net)     6      0.000      5.924 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U136/B (NOR4_X1_A7TULL)    0.498    0.000 *    5.925 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U136/Y (NOR4_X1_A7TULL)    1.522    1.086    7.011 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n42 (net)     7      0.000      7.011 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U153/A (INV_X1_A7TULL)    1.522    0.000 *    7.011 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U153/Y (INV_X1_A7TULL)    0.443    0.402    7.413 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n59 (net)     4      0.000      7.413 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U258/B (NOR2_X1_A7TULL)    0.443    0.000 *    7.413 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U258/Y (NOR2_X1_A7TULL)    0.450    0.388    7.801 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n354 (net)     2     0.000      7.801 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_reg_baud_div_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_36)    0.000    7.801 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_reg_baud_div_reg_1/EN (net)    0.000    7.801 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_reg_baud_div_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.450    0.000 *    7.801 r
  data arrival time                                                           7.801

  clock PCLKG (rise edge)                                         20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_reg_baud_div_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.487     20.713
  data required time                                                         20.713
  ------------------------------------------------------------------------------------
  data required time                                                         20.713
  data arrival time                                                          -7.801
  ------------------------------------------------------------------------------------
  slack (MET)                                                                12.913


  Startpoint: u_apb_subsystem/u_ahb_to_apb/addr_reg_reg_5_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_reg_baud_div_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/addr_reg_reg_5_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/addr_reg_reg_5_/Q (SDFFRQ_X1_A7TULL)    1.403    1.399    3.399 f
  u_apb_subsystem/u_ahb_to_apb/PADDR[7] (net)    21                0.000      3.399 f
  u_apb_subsystem/u_ahb_to_apb/PADDR[7] (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_1)    0.000    3.399 f
  u_apb_subsystem/n[26] (net)                                      0.000      3.399 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/PADDR_7_ (cmsdk_mcu_system_cmsdk_apb_uart_4)    0.000    3.399 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/PADDR_7_ (net)       0.000      3.399 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U132/A (OR4_X1_A7TULL)    1.403    0.001 *    3.399 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U132/Y (OR4_X1_A7TULL)    0.305    1.099    4.499 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n3 (net)     1       0.000      4.499 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U133/D (NOR4_X2_A7TULL)    0.305    0.000 *    4.499 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U133/Y (NOR4_X2_A7TULL)    1.240    0.957    5.456 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n69 (net)     3      0.000      5.456 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U134/A (INV_X1_A7TULL)    1.240    0.003 *    5.458 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U134/Y (INV_X1_A7TULL)    0.506    0.493    5.952 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n50 (net)     6      0.000      5.952 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U136/B (NOR4_X1_A7TULL)    0.506    0.000 *    5.952 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U136/Y (NOR4_X1_A7TULL)    1.510    1.081    7.032 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n42 (net)     7      0.000      7.032 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U153/A (INV_X1_A7TULL)    1.510    0.000 *    7.032 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U153/Y (INV_X1_A7TULL)    0.438    0.397    7.429 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n59 (net)     4      0.000      7.429 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U258/B (NOR2_X1_A7TULL)    0.438    0.000 *    7.429 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U258/Y (NOR2_X1_A7TULL)    0.416    0.366    7.795 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n354 (net)     2     0.000      7.795 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_reg_baud_div_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_39)    0.000    7.795 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_reg_baud_div_reg_1/EN (net)    0.000    7.795 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_reg_baud_div_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.416    0.000 *    7.795 r
  data arrival time                                                           7.795

  clock PCLKG (rise edge)                                         20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_reg_baud_div_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.477     20.723
  data required time                                                         20.723
  ------------------------------------------------------------------------------------
  data required time                                                         20.723
  data arrival time                                                          -7.795
  ------------------------------------------------------------------------------------
  slack (MET)                                                                12.928


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/clk_gate_reg_data0_reg_7/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.511    0.814    2.814 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_1_ (net)     9            0.000      2.814 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)    0.511     0.000 *    2.814 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)    0.191     0.189      3.003 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2                  0.000      3.003 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)    0.191    0.000 *    3.003 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)    1.696    1.060      4.062 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6                  0.000      4.062 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_1)    0.000    4.062 r
  u_apb_subsystem/i_psel (net)                                     0.000      4.062 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_1)    0.000    4.062 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)                       0.000      4.062 r
  u_apb_subsystem/u_apb_slave_mux/U16/C (NAND4_X2_A7TULL)    1.696    0.003 *    4.065 r
  u_apb_subsystem/u_apb_slave_mux/U16/Y (NAND4_X2_A7TULL)    1.119    0.988    5.053 f
  u_apb_subsystem/u_apb_slave_mux/PSEL11_BAR (net)    14           0.000      5.053 f
  u_apb_subsystem/u_apb_slave_mux/PSEL11_BAR (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_1)    0.000    5.053 f
  u_apb_subsystem/n62 (net)                                        0.000      5.053 f
  u_apb_subsystem/U46/A (INV_X1_A7TULL)                  1.119     0.001 *    5.053 f
  u_apb_subsystem/U46/Y (INV_X1_A7TULL)                  1.335     1.187      6.240 r
  u_apb_subsystem/n63 (net)                    24                  0.000      6.240 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/PSEL (cmsdk_mcu_system_cmsdk_apb_test_slave_1)    0.000    6.240 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/PSEL (net)    0.000     6.240 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/U48/B (NAND4_X1_A7TULL)    1.335    0.001 *    6.240 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/U48/Y (NAND4_X1_A7TULL)    1.178    0.935    7.175 f
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/n9 (net)     5    0.000    7.175 f
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/U50/B (NOR2B_X1_A7TULL)    1.178    0.000 *    7.175 f
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/U50/Y (NOR2B_X1_A7TULL)    0.515    0.548    7.723 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/n60 (net)     1    0.000    7.723 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/clk_gate_reg_data0_reg_7/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_35)    0.000    7.723 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/clk_gate_reg_data0_reg_7/EN (net)    0.000    7.723 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/clk_gate_reg_data0_reg_7/latch/E (TLATNTSCA_X8_A7TULL)    0.515    0.000 *    7.724 r
  data arrival time                                                           7.724

  clock PCLKG (rise edge)                                         20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/clk_gate_reg_data0_reg_7/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.505     20.695
  data required time                                                         20.695
  ------------------------------------------------------------------------------------
  data required time                                                         20.695
  data arrival time                                                          -7.724
  ------------------------------------------------------------------------------------
  slack (MET)                                                                12.971


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_reg_tx_buf_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.511    0.814    2.814 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_1_ (net)     9            0.000      2.814 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)    0.511     0.000 *    2.814 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)    0.191     0.189      3.003 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2                  0.000      3.003 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)    0.191    0.000 *    3.003 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)    1.696    1.060      4.062 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6                  0.000      4.062 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_1)    0.000    4.062 r
  u_apb_subsystem/i_psel (net)                                     0.000      4.062 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_1)    0.000    4.062 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)                       0.000      4.062 r
  u_apb_subsystem/u_apb_slave_mux/U11/B (NAND3B_X2_A7TULL)    1.696    0.003 *    4.065 r
  u_apb_subsystem/u_apb_slave_mux/U11/Y (NAND3B_X2_A7TULL)    1.001    0.935    5.000 f
  u_apb_subsystem/u_apb_slave_mux/OUT0 (net)     6                 0.000      5.000 f
  u_apb_subsystem/u_apb_slave_mux/U58/C (NOR3_X4_A7TULL)    1.001    0.002 *    5.001 f
  u_apb_subsystem/u_apb_slave_mux/U58/Y (NOR3_X4_A7TULL)    1.864    1.410    6.411 r
  u_apb_subsystem/u_apb_slave_mux/PSEL5 (net)    23                0.000      6.411 r
  u_apb_subsystem/u_apb_slave_mux/PSEL5 (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_1)    0.000    6.411 r
  u_apb_subsystem/uart1_psel (net)                                 0.000      6.411 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/PSEL (cmsdk_mcu_system_cmsdk_apb_uart_4)    0.000    6.411 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/PSEL (net)           0.000      6.411 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U192/B (NAND2B_X1_A7TULL)    1.864    0.003 *    6.414 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U192/Y (NAND2B_X1_A7TULL)    0.626    0.594    7.009 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n60 (net)     3      0.000      7.009 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U193/A (INV_X1_A7TULL)    0.626    0.000 *    7.009 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U193/Y (INV_X1_A7TULL)    0.253    0.269    7.278 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n70 (net)     2      0.000      7.278 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U194/A (NAND2_X1_A7TULL)    0.253    0.000 *    7.278 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U194/Y (NAND2_X1_A7TULL)    0.467    0.242    7.519 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n61 (net)     2      0.000      7.519 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U260/A (INV_X1_A7TULL)    0.467    0.000 *    7.520 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U260/Y (INV_X1_A7TULL)    0.252    0.271    7.791 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n352 (net)     3     0.000      7.791 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_reg_tx_buf_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_41)    0.000    7.791 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_reg_tx_buf_reg_1/EN (net)    0.000    7.791 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_reg_tx_buf_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.252    0.000 *    7.791 r
  data arrival time                                                           7.791

  clock PCLKG (rise edge)                                         20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_reg_tx_buf_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.431     20.769
  data required time                                                         20.769
  ------------------------------------------------------------------------------------
  data required time                                                         20.769
  data arrival time                                                          -7.791
  ------------------------------------------------------------------------------------
  slack (MET)                                                                12.978


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Xc8l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Kx3l85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Xc8l85_reg/CK (SDFFRQ_X4_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Xc8l85_reg/Q (SDFFRQ_X4_A7TULL)    0.223    0.784    2.784 f
  u_cortexm0integration/u_cortexm0/u_logic/Rto675 (net)     3      0.000      2.784 f
  u_cortexm0integration/u_cortexm0/u_logic/U651/A (BUF_X6_A7TULL)    0.223    0.000 *    2.784 f
  u_cortexm0integration/u_cortexm0/u_logic/U651/Y (BUF_X6_A7TULL)    0.223    0.358    3.143 f
  u_cortexm0integration/u_cortexm0/u_logic/n1504 (net)    24       0.000      3.143 f
  u_cortexm0integration/u_cortexm0/u_logic/U449/B (NOR2B_X2_A7TULL)    0.223    0.001 *    3.144 f
  u_cortexm0integration/u_cortexm0/u_logic/U449/Y (NOR2B_X2_A7TULL)    0.999    0.686    3.830 r
  u_cortexm0integration/u_cortexm0/u_logic/n6054 (net)     9       0.000      3.830 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/B (NAND3_X2_A7TULL)    0.999    0.001 *    3.831 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.341    0.342    4.173 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3       0.000      4.173 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X2_A7TULL)    0.341    0.000 *    4.173 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X2_A7TULL)    0.270    0.457    4.630 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3       0.000      4.630 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.270    0.000 *    4.630 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.478    0.370    5.000 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3       0.000      5.000 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X8_A7TULL)    0.478    0.001 *    5.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X8_A7TULL)    0.384    0.387    5.388 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)    25       0.000      5.388 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/A (BUF_X8_A7TULL)    0.384    0.014 *    5.402 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/Y (BUF_X8_A7TULL)    0.221    0.403    5.805 f
  u_cortexm0integration/u_cortexm0/u_logic/n3483 (net)    24       0.000      5.805 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/B (NOR2_X4_A7TULL)    0.221    0.002 *    5.807 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/Y (NOR2_X4_A7TULL)    1.252    0.834    6.640 r
  u_cortexm0integration/u_cortexm0/u_logic/n3588 (net)    26       0.000      6.640 r
  u_cortexm0integration/u_cortexm0/u_logic/U4485/A (XOR2_X1_A7TULL)    1.252    0.000 *    6.641 r
  u_cortexm0integration/u_cortexm0/u_logic/U4485/Y (XOR2_X1_A7TULL)    0.536    0.436    7.077 f
  u_cortexm0integration/u_cortexm0/u_logic/n2985 (net)     3       0.000      7.077 f
  u_cortexm0integration/u_cortexm0/u_logic/U4489/A (NOR2_X2_A7TULL)    0.536    0.000 *    7.077 f
  u_cortexm0integration/u_cortexm0/u_logic/U4489/Y (NOR2_X2_A7TULL)    1.343    0.969    8.045 r
  u_cortexm0integration/u_cortexm0/u_logic/n4748 (net)    23       0.000      8.045 r
  u_cortexm0integration/u_cortexm0/u_logic/U79/A (NAND2_X1_A7TULL)    1.343    0.000 *    8.046 r
  u_cortexm0integration/u_cortexm0/u_logic/U79/Y (NAND2_X1_A7TULL)    0.356    0.315    8.361 f
  u_cortexm0integration/u_cortexm0/u_logic/n7182 (net)     1       0.000      8.361 f
  u_cortexm0integration/u_cortexm0/u_logic/U4496/B0 (OAI21_X1_A7TULL)    0.356    0.000 *    8.361 f
  u_cortexm0integration/u_cortexm0/u_logic/U4496/Y (OAI21_X1_A7TULL)    0.364    0.198    8.559 r
  u_cortexm0integration/u_cortexm0/u_logic/n2945 (net)     1       0.000      8.559 r
  u_cortexm0integration/u_cortexm0/u_logic/U4497/A (XOR2_X1_A7TULL)    0.364    0.000 *    8.559 r
  u_cortexm0integration/u_cortexm0/u_logic/U4497/Y (XOR2_X1_A7TULL)    0.417    0.216    8.775 f
  u_cortexm0integration/u_cortexm0/u_logic/n2948 (net)     1       0.000      8.775 f
  u_cortexm0integration/u_cortexm0/u_logic/U4501/B (ADDH_X1_A7TULL)    0.417    0.000 *    8.775 f
  u_cortexm0integration/u_cortexm0/u_logic/U4501/CO (ADDH_X1_A7TULL)    0.153    0.447    9.222 f
  u_cortexm0integration/u_cortexm0/u_logic/n2988 (net)     1       0.000      9.222 f
  u_cortexm0integration/u_cortexm0/u_logic/U4536/B (ADDH_X1_A7TULL)    0.153    0.000 *    9.222 f
  u_cortexm0integration/u_cortexm0/u_logic/U4536/CO (ADDH_X1_A7TULL)    0.155    0.349    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/n3690 (net)     1       0.000      9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5388/B (ADDH_X1_A7TULL)    0.155    0.000 *    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5388/CO (ADDH_X1_A7TULL)    0.138    0.335    9.907 f
  u_cortexm0integration/u_cortexm0/u_logic/n3757 (net)     1       0.000      9.907 f
  u_cortexm0integration/u_cortexm0/u_logic/U5450/CI (ADDF_X1_A7TULL)    0.138    0.000 *    9.907 f
  u_cortexm0integration/u_cortexm0/u_logic/U5450/CO (ADDF_X1_A7TULL)    0.230    0.592   10.499 f
  u_cortexm0integration/u_cortexm0/u_logic/n3705 (net)     1       0.000     10.499 f
  u_cortexm0integration/u_cortexm0/u_logic/U5402/CI (ADDF_X1_A7TULL)    0.230    0.000 *   10.499 f
  u_cortexm0integration/u_cortexm0/u_logic/U5402/CO (ADDF_X1_A7TULL)    0.231    0.629   11.128 f
  u_cortexm0integration/u_cortexm0/u_logic/n3708 (net)     1       0.000     11.128 f
  u_cortexm0integration/u_cortexm0/u_logic/U5403/CI (ADDF_X1_A7TULL)    0.231    0.000 *   11.128 f
  u_cortexm0integration/u_cortexm0/u_logic/U5403/CO (ADDF_X1_A7TULL)    0.239    0.642   11.770 f
  u_cortexm0integration/u_cortexm0/u_logic/n3697 (net)     1       0.000     11.770 f
  u_cortexm0integration/u_cortexm0/u_logic/U5392/B (ADDF_X2_A7TULL)    0.239    0.000 *   11.770 f
  u_cortexm0integration/u_cortexm0/u_logic/U5392/S (ADDF_X2_A7TULL)    0.181    0.811   12.581 r
  u_cortexm0integration/u_cortexm0/u_logic/n3794 (net)     2       0.000     12.581 r
  u_cortexm0integration/u_cortexm0/u_logic/U5478/A (NAND2_X1_A7TULL)    0.181    0.000 *   12.581 r
  u_cortexm0integration/u_cortexm0/u_logic/U5478/Y (NAND2_X1_A7TULL)    0.290    0.243   12.825 f
  u_cortexm0integration/u_cortexm0/u_logic/n5138 (net)     3       0.000     12.825 f
  u_cortexm0integration/u_cortexm0/u_logic/U5479/A (INV_X2_A7TULL)    0.290    0.000 *   12.825 f
  u_cortexm0integration/u_cortexm0/u_logic/U5479/Y (INV_X2_A7TULL)    0.132    0.145   12.969 r
  u_cortexm0integration/u_cortexm0/u_logic/n3798 (net)     1       0.000     12.969 r
  u_cortexm0integration/u_cortexm0/u_logic/U5482/A1 (AOI21_X1_A7TULL)    0.132    0.000 *   12.969 r
  u_cortexm0integration/u_cortexm0/u_logic/U5482/Y (AOI21_X1_A7TULL)    0.232    0.214   13.183 f
  u_cortexm0integration/u_cortexm0/u_logic/n4869 (net)     2       0.000     13.183 f
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A0 (OAI21_X1_A7TULL)    0.232    0.000 *   13.183 f
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.298    0.279   13.462 r
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1       0.000     13.462 r
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.298    0.000 *   13.462 r
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.198    0.137   13.598 f
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2       0.000     13.598 f
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.198    0.000 *   13.598 f
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.354    0.308   13.906 r
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2       0.000     13.906 r
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.354    0.000 *   13.906 r
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.193    0.215   14.122 f
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2       0.000     14.122 f
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X2_A7TULL)    0.193    0.000 *   14.122 f
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X2_A7TULL)    0.336    0.296   14.418 r
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2       0.000     14.418 r
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.336    0.000 *   14.418 r
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.187    0.209   14.627 f
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2       0.000     14.627 f
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.187    0.000 *   14.627 f
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.340    0.297   14.924 r
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2       0.000     14.924 r
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.340    0.000 *   14.924 r
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.186    0.208   15.132 f
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2       0.000     15.132 f
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.186    0.000 *   15.133 f
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.381    0.320   15.453 r
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2       0.000     15.453 r
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.381    0.000 *   15.453 r
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.212    0.234   15.687 f
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2       0.000     15.687 f
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.212    0.000 *   15.687 f
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.386    0.332   16.019 r
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2       0.000     16.019 r
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.386    0.000 *   16.019 r
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.205    0.228   16.247 f
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2       0.000     16.247 f
  u_cortexm0integration/u_cortexm0/u_logic/U6075/A0 (OAI21_X2_A7TULL)    0.205    0.000 *   16.247 f
  u_cortexm0integration/u_cortexm0/u_logic/U6075/Y (OAI21_X2_A7TULL)    0.348    0.307   16.553 r
  u_cortexm0integration/u_cortexm0/u_logic/n4791 (net)     2       0.000     16.553 r
  u_cortexm0integration/u_cortexm0/u_logic/U6135/A0 (AOI21_X1_A7TULL)    0.348    0.000 *   16.553 r
  u_cortexm0integration/u_cortexm0/u_logic/U6135/Y (AOI21_X1_A7TULL)    0.296    0.307   16.860 f
  u_cortexm0integration/u_cortexm0/u_logic/n4787 (net)     2       0.000     16.860 f
  u_cortexm0integration/u_cortexm0/u_logic/U6199/A0 (OAI21_X2_A7TULL)    0.296    0.000 *   16.860 f
  u_cortexm0integration/u_cortexm0/u_logic/U6199/Y (OAI21_X2_A7TULL)    0.298    0.303   17.164 r
  u_cortexm0integration/u_cortexm0/u_logic/n4775 (net)     1       0.000     17.164 r
  u_cortexm0integration/u_cortexm0/u_logic/U6272/A (XNOR2_X2_A7TULL)    0.298    0.000 *   17.164 r
  u_cortexm0integration/u_cortexm0/u_logic/U6272/Y (XNOR2_X2_A7TULL)    0.418    0.300   17.463 f
  u_cortexm0integration/u_cortexm0/u_logic/n4782 (net)     1       0.000     17.463 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/B0 (AOI211_X2_A7TULL)    0.418    0.002 *   17.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/Y (AOI211_X2_A7TULL)    0.826    0.637   18.102 r
  u_cortexm0integration/u_cortexm0/u_logic/n5228 (net)     2       0.000     18.102 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/B0 (OAI2BB1_X2_A7TULL)    0.826    0.000 *   18.102 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/Y (OAI2BB1_X2_A7TULL)    0.249    0.249   18.352 f
  u_cortexm0integration/u_cortexm0/u_logic/n5289 (net)     2       0.000     18.352 f
  u_cortexm0integration/u_cortexm0/u_logic/U6580/A0 (OAI31_X4_A7TULL)    0.249    0.000 *   18.352 f
  u_cortexm0integration/u_cortexm0/u_logic/U6580/Y (OAI31_X4_A7TULL)    0.460    0.348   18.700 r
  u_cortexm0integration/u_cortexm0/u_logic/n7420 (net)     2       0.000     18.700 r
  u_cortexm0integration/u_cortexm0/u_logic/U6581/B0 (OAI21_X2_A7TULL)    0.460    0.000 *   18.700 r
  u_cortexm0integration/u_cortexm0/u_logic/U6581/Y (OAI21_X2_A7TULL)    0.372    0.371   19.070 f
  u_cortexm0integration/u_cortexm0/u_logic/n5227 (net)     2       0.000     19.070 f
  u_cortexm0integration/u_cortexm0/u_logic/U6582/A0 (AOI21_X2_A7TULL)    0.372    0.001 *   19.072 f
  u_cortexm0integration/u_cortexm0/u_logic/U6582/Y (AOI21_X2_A7TULL)    0.392    0.290   19.362 r
  u_cortexm0integration/u_cortexm0/u_logic/n5226 (net)     1       0.000     19.362 r
  u_cortexm0integration/u_cortexm0/u_logic/U6583/B0 (OAI21_X2_A7TULL)    0.392    0.000 *   19.362 r
  u_cortexm0integration/u_cortexm0/u_logic/U6583/Y (OAI21_X2_A7TULL)    0.260    0.185   19.547 f
  u_cortexm0integration/u_cortexm0/u_logic/n5249 (net)     1       0.000     19.547 f
  u_cortexm0integration/u_cortexm0/u_logic/U6601/B0 (OAI211_X2_A7TULL)    0.260    0.000 *   19.547 f
  u_cortexm0integration/u_cortexm0/u_logic/U6601/Y (OAI211_X2_A7TULL)    0.402    0.180   19.727 r
  u_cortexm0integration/u_cortexm0/u_logic/n5252 (net)     1       0.000     19.727 r
  u_cortexm0integration/u_cortexm0/u_logic/U6602/A (XNOR2_X1_A7TULL)    0.402    0.000 *   19.727 r
  u_cortexm0integration/u_cortexm0/u_logic/U6602/Y (XNOR2_X1_A7TULL)    0.783    0.331   20.058 r
  u_cortexm0integration/u_cortexm0/u_logic/n7201 (net)     2       0.000     20.058 r
  u_cortexm0integration/u_cortexm0/u_logic/U6603/A (INV_X1_A7TULL)    0.783    0.000 *   20.058 r
  u_cortexm0integration/u_cortexm0/u_logic/U6603/Y (INV_X1_A7TULL)    0.216    0.188   20.246 f
  u_cortexm0integration/u_cortexm0/u_logic/n5253 (net)     1       0.000     20.246 f
  u_cortexm0integration/u_cortexm0/u_logic/U6604/B2 (AOI33_X1_A7TULL)    0.216    0.000 *   20.246 f
  u_cortexm0integration/u_cortexm0/u_logic/U6604/Y (AOI33_X1_A7TULL)    0.425    0.427   20.673 r
  u_cortexm0integration/u_cortexm0/u_logic/n5282 (net)     1       0.000     20.673 r
  u_cortexm0integration/u_cortexm0/u_logic/U6627/A0 (OAI211_X1_A7TULL)    0.425    0.000 *   20.673 r
  u_cortexm0integration/u_cortexm0/u_logic/U6627/Y (OAI211_X1_A7TULL)    0.392    0.365   21.038 f
  u_cortexm0integration/u_cortexm0/u_logic/net14224 (net)     1    0.000     21.038 f
  u_cortexm0integration/u_cortexm0/u_logic/Kx3l85_reg/D (SDFFRQ_X4_A7TULL)    0.392    0.000 *   21.038 f
  data arrival time                                                          21.038

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Kx3l85_reg/CK (SDFFRQ_X4_A7TULL)    0.000   21.800 r
  library setup time                                              -0.757     21.043
  data required time                                                         21.043
  ------------------------------------------------------------------------------------
  data required time                                                         21.043
  data arrival time                                                         -21.038
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 0.005


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Xc8l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Oo3l85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Xc8l85_reg/CK (SDFFRQ_X4_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Xc8l85_reg/Q (SDFFRQ_X4_A7TULL)    0.223    0.784    2.784 f
  u_cortexm0integration/u_cortexm0/u_logic/Rto675 (net)     3      0.000      2.784 f
  u_cortexm0integration/u_cortexm0/u_logic/U651/A (BUF_X6_A7TULL)    0.223    0.000 *    2.784 f
  u_cortexm0integration/u_cortexm0/u_logic/U651/Y (BUF_X6_A7TULL)    0.223    0.358    3.143 f
  u_cortexm0integration/u_cortexm0/u_logic/n1504 (net)    24       0.000      3.143 f
  u_cortexm0integration/u_cortexm0/u_logic/U449/B (NOR2B_X2_A7TULL)    0.223    0.001 *    3.144 f
  u_cortexm0integration/u_cortexm0/u_logic/U449/Y (NOR2B_X2_A7TULL)    0.999    0.686    3.830 r
  u_cortexm0integration/u_cortexm0/u_logic/n6054 (net)     9       0.000      3.830 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/B (NAND3_X2_A7TULL)    0.999    0.001 *    3.831 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.341    0.342    4.173 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3       0.000      4.173 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X2_A7TULL)    0.341    0.000 *    4.173 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X2_A7TULL)    0.270    0.457    4.630 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3       0.000      4.630 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.270    0.000 *    4.630 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.478    0.370    5.000 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3       0.000      5.000 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X8_A7TULL)    0.478    0.001 *    5.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X8_A7TULL)    0.384    0.387    5.388 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)    25       0.000      5.388 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/A (BUF_X8_A7TULL)    0.384    0.014 *    5.402 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/Y (BUF_X8_A7TULL)    0.221    0.403    5.805 f
  u_cortexm0integration/u_cortexm0/u_logic/n3483 (net)    24       0.000      5.805 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/B (NOR2_X4_A7TULL)    0.221    0.002 *    5.807 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/Y (NOR2_X4_A7TULL)    1.252    0.834    6.640 r
  u_cortexm0integration/u_cortexm0/u_logic/n3588 (net)    26       0.000      6.640 r
  u_cortexm0integration/u_cortexm0/u_logic/U4485/A (XOR2_X1_A7TULL)    1.252    0.000 *    6.641 r
  u_cortexm0integration/u_cortexm0/u_logic/U4485/Y (XOR2_X1_A7TULL)    0.536    0.436    7.077 f
  u_cortexm0integration/u_cortexm0/u_logic/n2985 (net)     3       0.000      7.077 f
  u_cortexm0integration/u_cortexm0/u_logic/U4489/A (NOR2_X2_A7TULL)    0.536    0.000 *    7.077 f
  u_cortexm0integration/u_cortexm0/u_logic/U4489/Y (NOR2_X2_A7TULL)    1.343    0.969    8.045 r
  u_cortexm0integration/u_cortexm0/u_logic/n4748 (net)    23       0.000      8.045 r
  u_cortexm0integration/u_cortexm0/u_logic/U79/A (NAND2_X1_A7TULL)    1.343    0.000 *    8.046 r
  u_cortexm0integration/u_cortexm0/u_logic/U79/Y (NAND2_X1_A7TULL)    0.356    0.315    8.361 f
  u_cortexm0integration/u_cortexm0/u_logic/n7182 (net)     1       0.000      8.361 f
  u_cortexm0integration/u_cortexm0/u_logic/U4496/B0 (OAI21_X1_A7TULL)    0.356    0.000 *    8.361 f
  u_cortexm0integration/u_cortexm0/u_logic/U4496/Y (OAI21_X1_A7TULL)    0.364    0.198    8.559 r
  u_cortexm0integration/u_cortexm0/u_logic/n2945 (net)     1       0.000      8.559 r
  u_cortexm0integration/u_cortexm0/u_logic/U4497/A (XOR2_X1_A7TULL)    0.364    0.000 *    8.559 r
  u_cortexm0integration/u_cortexm0/u_logic/U4497/Y (XOR2_X1_A7TULL)    0.417    0.216    8.775 f
  u_cortexm0integration/u_cortexm0/u_logic/n2948 (net)     1       0.000      8.775 f
  u_cortexm0integration/u_cortexm0/u_logic/U4501/B (ADDH_X1_A7TULL)    0.417    0.000 *    8.775 f
  u_cortexm0integration/u_cortexm0/u_logic/U4501/CO (ADDH_X1_A7TULL)    0.153    0.447    9.222 f
  u_cortexm0integration/u_cortexm0/u_logic/n2988 (net)     1       0.000      9.222 f
  u_cortexm0integration/u_cortexm0/u_logic/U4536/B (ADDH_X1_A7TULL)    0.153    0.000 *    9.222 f
  u_cortexm0integration/u_cortexm0/u_logic/U4536/CO (ADDH_X1_A7TULL)    0.155    0.349    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/n3690 (net)     1       0.000      9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5388/B (ADDH_X1_A7TULL)    0.155    0.000 *    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5388/CO (ADDH_X1_A7TULL)    0.138    0.335    9.907 f
  u_cortexm0integration/u_cortexm0/u_logic/n3757 (net)     1       0.000      9.907 f
  u_cortexm0integration/u_cortexm0/u_logic/U5450/CI (ADDF_X1_A7TULL)    0.138    0.000 *    9.907 f
  u_cortexm0integration/u_cortexm0/u_logic/U5450/CO (ADDF_X1_A7TULL)    0.230    0.592   10.499 f
  u_cortexm0integration/u_cortexm0/u_logic/n3705 (net)     1       0.000     10.499 f
  u_cortexm0integration/u_cortexm0/u_logic/U5402/CI (ADDF_X1_A7TULL)    0.230    0.000 *   10.499 f
  u_cortexm0integration/u_cortexm0/u_logic/U5402/CO (ADDF_X1_A7TULL)    0.231    0.629   11.128 f
  u_cortexm0integration/u_cortexm0/u_logic/n3708 (net)     1       0.000     11.128 f
  u_cortexm0integration/u_cortexm0/u_logic/U5403/CI (ADDF_X1_A7TULL)    0.231    0.000 *   11.128 f
  u_cortexm0integration/u_cortexm0/u_logic/U5403/CO (ADDF_X1_A7TULL)    0.239    0.642   11.770 f
  u_cortexm0integration/u_cortexm0/u_logic/n3697 (net)     1       0.000     11.770 f
  u_cortexm0integration/u_cortexm0/u_logic/U5392/B (ADDF_X2_A7TULL)    0.239    0.000 *   11.770 f
  u_cortexm0integration/u_cortexm0/u_logic/U5392/S (ADDF_X2_A7TULL)    0.181    0.811   12.581 r
  u_cortexm0integration/u_cortexm0/u_logic/n3794 (net)     2       0.000     12.581 r
  u_cortexm0integration/u_cortexm0/u_logic/U5478/A (NAND2_X1_A7TULL)    0.181    0.000 *   12.581 r
  u_cortexm0integration/u_cortexm0/u_logic/U5478/Y (NAND2_X1_A7TULL)    0.290    0.243   12.825 f
  u_cortexm0integration/u_cortexm0/u_logic/n5138 (net)     3       0.000     12.825 f
  u_cortexm0integration/u_cortexm0/u_logic/U5479/A (INV_X2_A7TULL)    0.290    0.000 *   12.825 f
  u_cortexm0integration/u_cortexm0/u_logic/U5479/Y (INV_X2_A7TULL)    0.132    0.145   12.969 r
  u_cortexm0integration/u_cortexm0/u_logic/n3798 (net)     1       0.000     12.969 r
  u_cortexm0integration/u_cortexm0/u_logic/U5482/A1 (AOI21_X1_A7TULL)    0.132    0.000 *   12.969 r
  u_cortexm0integration/u_cortexm0/u_logic/U5482/Y (AOI21_X1_A7TULL)    0.232    0.214   13.183 f
  u_cortexm0integration/u_cortexm0/u_logic/n4869 (net)     2       0.000     13.183 f
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A0 (OAI21_X1_A7TULL)    0.232    0.000 *   13.183 f
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.298    0.279   13.462 r
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1       0.000     13.462 r
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.298    0.000 *   13.462 r
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.198    0.137   13.598 f
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2       0.000     13.598 f
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.198    0.000 *   13.598 f
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.354    0.308   13.906 r
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2       0.000     13.906 r
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.354    0.000 *   13.906 r
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.193    0.215   14.122 f
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2       0.000     14.122 f
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X2_A7TULL)    0.193    0.000 *   14.122 f
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X2_A7TULL)    0.336    0.296   14.418 r
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2       0.000     14.418 r
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.336    0.000 *   14.418 r
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.187    0.209   14.627 f
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2       0.000     14.627 f
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.187    0.000 *   14.627 f
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.340    0.297   14.924 r
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2       0.000     14.924 r
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.340    0.000 *   14.924 r
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.186    0.208   15.132 f
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2       0.000     15.132 f
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.186    0.000 *   15.133 f
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.381    0.320   15.453 r
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2       0.000     15.453 r
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.381    0.000 *   15.453 r
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.212    0.234   15.687 f
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2       0.000     15.687 f
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.212    0.000 *   15.687 f
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.386    0.332   16.019 r
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2       0.000     16.019 r
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.386    0.000 *   16.019 r
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.205    0.228   16.247 f
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2       0.000     16.247 f
  u_cortexm0integration/u_cortexm0/u_logic/U6075/A0 (OAI21_X2_A7TULL)    0.205    0.000 *   16.247 f
  u_cortexm0integration/u_cortexm0/u_logic/U6075/Y (OAI21_X2_A7TULL)    0.348    0.307   16.553 r
  u_cortexm0integration/u_cortexm0/u_logic/n4791 (net)     2       0.000     16.553 r
  u_cortexm0integration/u_cortexm0/u_logic/U6135/A0 (AOI21_X1_A7TULL)    0.348    0.000 *   16.553 r
  u_cortexm0integration/u_cortexm0/u_logic/U6135/Y (AOI21_X1_A7TULL)    0.296    0.307   16.860 f
  u_cortexm0integration/u_cortexm0/u_logic/n4787 (net)     2       0.000     16.860 f
  u_cortexm0integration/u_cortexm0/u_logic/U6199/A0 (OAI21_X2_A7TULL)    0.296    0.000 *   16.860 f
  u_cortexm0integration/u_cortexm0/u_logic/U6199/Y (OAI21_X2_A7TULL)    0.298    0.303   17.164 r
  u_cortexm0integration/u_cortexm0/u_logic/n4775 (net)     1       0.000     17.164 r
  u_cortexm0integration/u_cortexm0/u_logic/U6272/A (XNOR2_X2_A7TULL)    0.298    0.000 *   17.164 r
  u_cortexm0integration/u_cortexm0/u_logic/U6272/Y (XNOR2_X2_A7TULL)    0.418    0.300   17.463 f
  u_cortexm0integration/u_cortexm0/u_logic/n4782 (net)     1       0.000     17.463 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/B0 (AOI211_X2_A7TULL)    0.418    0.002 *   17.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/Y (AOI211_X2_A7TULL)    0.826    0.637   18.102 r
  u_cortexm0integration/u_cortexm0/u_logic/n5228 (net)     2       0.000     18.102 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/B0 (OAI2BB1_X2_A7TULL)    0.826    0.000 *   18.102 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/Y (OAI2BB1_X2_A7TULL)    0.249    0.249   18.352 f
  u_cortexm0integration/u_cortexm0/u_logic/n5289 (net)     2       0.000     18.352 f
  u_cortexm0integration/u_cortexm0/u_logic/U6580/A0 (OAI31_X4_A7TULL)    0.249    0.000 *   18.352 f
  u_cortexm0integration/u_cortexm0/u_logic/U6580/Y (OAI31_X4_A7TULL)    0.460    0.348   18.700 r
  u_cortexm0integration/u_cortexm0/u_logic/n7420 (net)     2       0.000     18.700 r
  u_cortexm0integration/u_cortexm0/u_logic/U6581/B0 (OAI21_X2_A7TULL)    0.460    0.000 *   18.700 r
  u_cortexm0integration/u_cortexm0/u_logic/U6581/Y (OAI21_X2_A7TULL)    0.372    0.371   19.070 f
  u_cortexm0integration/u_cortexm0/u_logic/n5227 (net)     2       0.000     19.070 f
  u_cortexm0integration/u_cortexm0/u_logic/U6582/A0 (AOI21_X2_A7TULL)    0.372    0.001 *   19.072 f
  u_cortexm0integration/u_cortexm0/u_logic/U6582/Y (AOI21_X2_A7TULL)    0.392    0.290   19.362 r
  u_cortexm0integration/u_cortexm0/u_logic/n5226 (net)     1       0.000     19.362 r
  u_cortexm0integration/u_cortexm0/u_logic/U6583/B0 (OAI21_X2_A7TULL)    0.392    0.000 *   19.362 r
  u_cortexm0integration/u_cortexm0/u_logic/U6583/Y (OAI21_X2_A7TULL)    0.260    0.185   19.547 f
  u_cortexm0integration/u_cortexm0/u_logic/n5249 (net)     1       0.000     19.547 f
  u_cortexm0integration/u_cortexm0/u_logic/U6601/B0 (OAI211_X2_A7TULL)    0.260    0.000 *   19.547 f
  u_cortexm0integration/u_cortexm0/u_logic/U6601/Y (OAI211_X2_A7TULL)    0.402    0.180   19.727 r
  u_cortexm0integration/u_cortexm0/u_logic/n5252 (net)     1       0.000     19.727 r
  u_cortexm0integration/u_cortexm0/u_logic/U6602/A (XNOR2_X1_A7TULL)    0.402    0.000 *   19.727 r
  u_cortexm0integration/u_cortexm0/u_logic/U6602/Y (XNOR2_X1_A7TULL)    0.783    0.331   20.058 r
  u_cortexm0integration/u_cortexm0/u_logic/n7201 (net)     2       0.000     20.058 r
  u_cortexm0integration/u_cortexm0/u_logic/U8073/A0 (AOI31_X2_A7TULL)    0.783    0.000 *   20.058 r
  u_cortexm0integration/u_cortexm0/u_logic/U8073/Y (AOI31_X2_A7TULL)    0.355    0.381   20.439 f
  u_cortexm0integration/u_cortexm0/u_logic/n7248 (net)     1       0.000     20.439 f
  u_cortexm0integration/u_cortexm0/u_logic/U8088/A0 (OAI211_X2_A7TULL)    0.355    0.000 *   20.439 f
  u_cortexm0integration/u_cortexm0/u_logic/U8088/Y (OAI211_X2_A7TULL)    0.407    0.397   20.836 r
  u_cortexm0integration/u_cortexm0/u_logic/n7249 (net)     1       0.000     20.836 r
  u_cortexm0integration/u_cortexm0/u_logic/U8089/B (MX2_X2_A7TULL)    0.407    0.000 *   20.837 r
  u_cortexm0integration/u_cortexm0/u_logic/U8089/Y (MX2_X2_A7TULL)    0.135    0.340   21.176 r
  u_cortexm0integration/u_cortexm0/u_logic/n8401 (net)     1       0.000     21.176 r
  u_cortexm0integration/u_cortexm0/u_logic/Oo3l85_reg/D (SDFFSQ_X2_A7TULL)    0.135    0.000 *   21.176 r
  data arrival time                                                          21.176

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Oo3l85_reg/CK (SDFFSQ_X2_A7TULL)    0.000   21.800 r
  library setup time                                              -0.563     21.237
  data required time                                                         21.237
  ------------------------------------------------------------------------------------
  data required time                                                         21.237
  data arrival time                                                         -21.176
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 0.061


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Bewl85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Mpml85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Bewl85_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Bewl85_reg/Q (SDFFRQ_X1_A7TULL)    1.333    1.280    3.280 r
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[1] (net)     6    0.000     3.280 r
  u_cortexm0integration/u_cortexm0/u_logic/U3048/B0 (AOI22_X1_A7TULL)    1.333    0.001 *    3.281 r
  u_cortexm0integration/u_cortexm0/u_logic/U3048/Y (AOI22_X1_A7TULL)    0.464    0.510    3.791 f
  u_cortexm0integration/u_cortexm0/u_logic/n1890 (net)     1       0.000      3.791 f
  u_cortexm0integration/u_cortexm0/u_logic/U3050/A0 (OAI211_X2_A7TULL)    0.464    0.000 *    3.791 f
  u_cortexm0integration/u_cortexm0/u_logic/U3050/Y (OAI211_X2_A7TULL)    0.604    0.552    4.343 r
  u_cortexm0integration/u_cortexm0/u_logic/n2009 (net)     3       0.000      4.343 r
  u_cortexm0integration/u_cortexm0/u_logic/U3051/S0 (MXI2_X1_A7TULL)    0.604    0.000 *    4.343 r
  u_cortexm0integration/u_cortexm0/u_logic/U3051/Y (MXI2_X1_A7TULL)    0.511    0.369    4.711 r
  u_cortexm0integration/u_cortexm0/u_logic/n1899 (net)     2       0.000      4.711 r
  u_cortexm0integration/u_cortexm0/u_logic/U3059/A (INV_X1_A7TULL)    0.511    0.000 *    4.711 r
  u_cortexm0integration/u_cortexm0/u_logic/U3059/Y (INV_X1_A7TULL)    0.192    0.191    4.902 f
  u_cortexm0integration/u_cortexm0/u_logic/n1893 (net)     2       0.000      4.902 f
  u_cortexm0integration/u_cortexm0/u_logic/U3061/A1 (OAI21_X1_A7TULL)    0.192    0.000 *    4.902 f
  u_cortexm0integration/u_cortexm0/u_logic/U3061/Y (OAI21_X1_A7TULL)    0.281    0.254    5.156 r
  u_cortexm0integration/u_cortexm0/u_logic/n1894 (net)     1       0.000      5.156 r
  u_cortexm0integration/u_cortexm0/u_logic/U3062/B1 (OAI2BB2_X1_A7TULL)    0.281    0.000 *    5.156 r
  u_cortexm0integration/u_cortexm0/u_logic/U3062/Y (OAI2BB2_X1_A7TULL)    0.204    0.233    5.389 f
  u_cortexm0integration/u_cortexm0/u_logic/n1896 (net)     1       0.000      5.389 f
  u_cortexm0integration/u_cortexm0/u_logic/U3063/A0 (AOI2B1_X1_A7TULL)    0.204    0.000 *    5.389 f
  u_cortexm0integration/u_cortexm0/u_logic/U3063/Y (AOI2B1_X1_A7TULL)    0.485    0.404    5.793 r
  u_cortexm0integration/u_cortexm0/u_logic/n5369 (net)     3       0.000      5.793 r
  u_cortexm0integration/u_cortexm0/u_logic/U3064/A (INV_X1_A7TULL)    0.485    0.000 *    5.793 r
  u_cortexm0integration/u_cortexm0/u_logic/U3064/Y (INV_X1_A7TULL)    0.262    0.275    6.067 f
  u_cortexm0integration/u_cortexm0/u_logic/n2007 (net)     3       0.000      6.067 f
  u_cortexm0integration/u_cortexm0/u_logic/U3066/S0 (MXI2_X1_A7TULL)    0.262    0.000 *    6.067 f
  u_cortexm0integration/u_cortexm0/u_logic/U3066/Y (MXI2_X1_A7TULL)    0.278    0.339    6.407 f
  u_cortexm0integration/u_cortexm0/u_logic/n1949 (net)     2       0.000      6.407 f
  u_cortexm0integration/u_cortexm0/u_logic/U3068/AN (NOR2B_X1_A7TULL)    0.278    0.000 *    6.407 f
  u_cortexm0integration/u_cortexm0/u_logic/U3068/Y (NOR2B_X1_A7TULL)    0.173    0.352    6.758 f
  u_cortexm0integration/u_cortexm0/u_logic/n1906 (net)     2       0.000      6.758 f
  u_cortexm0integration/u_cortexm0/u_logic/U3069/A0N (OAI2BB1_X1_A7TULL)    0.173    0.000 *    6.758 f
  u_cortexm0integration/u_cortexm0/u_logic/U3069/Y (OAI2BB1_X1_A7TULL)    0.178    0.358    7.116 f
  u_cortexm0integration/u_cortexm0/u_logic/n1904 (net)     1       0.000      7.116 f
  u_cortexm0integration/u_cortexm0/u_logic/U3070/C0 (OAI211_X1_A7TULL)    0.178    0.000 *    7.116 f
  u_cortexm0integration/u_cortexm0/u_logic/U3070/Y (OAI211_X1_A7TULL)    0.457    0.196    7.312 r
  u_cortexm0integration/u_cortexm0/u_logic/n5368 (net)     2       0.000      7.312 r
  u_cortexm0integration/u_cortexm0/u_logic/U3071/B (NAND2_X1_A7TULL)    0.457    0.000 *    7.312 r
  u_cortexm0integration/u_cortexm0/u_logic/U3071/Y (NAND2_X1_A7TULL)    0.346    0.334    7.645 f
  u_cortexm0integration/u_cortexm0/u_logic/n5370 (net)     4       0.000      7.645 f
  u_cortexm0integration/u_cortexm0/u_logic/U3072/A (INV_X1_A7TULL)    0.346    0.000 *    7.645 f
  u_cortexm0integration/u_cortexm0/u_logic/U3072/Y (INV_X1_A7TULL)    0.281    0.284    7.929 r
  u_cortexm0integration/u_cortexm0/u_logic/n2012 (net)     3       0.000      7.929 r
  u_cortexm0integration/u_cortexm0/u_logic/U3073/S0 (MXI2_X1_A7TULL)    0.281    0.000 *    7.929 r
  u_cortexm0integration/u_cortexm0/u_logic/U3073/Y (MXI2_X1_A7TULL)    0.481    0.331    8.260 r
  u_cortexm0integration/u_cortexm0/u_logic/n1957 (net)     3       0.000      8.260 r
  u_cortexm0integration/u_cortexm0/u_logic/U3124/B0 (OAI2B2_X1_A7TULL)    0.481    0.000 *    8.260 r
  u_cortexm0integration/u_cortexm0/u_logic/U3124/Y (OAI2B2_X1_A7TULL)    0.211    0.304    8.564 f
  u_cortexm0integration/u_cortexm0/u_logic/n1951 (net)     1       0.000      8.564 f
  u_cortexm0integration/u_cortexm0/u_logic/U3125/B0 (OAI2BB1_X1_A7TULL)    0.211    0.000 *    8.564 f
  u_cortexm0integration/u_cortexm0/u_logic/U3125/Y (OAI2BB1_X1_A7TULL)    0.142    0.160    8.724 r
  u_cortexm0integration/u_cortexm0/u_logic/n1953 (net)     1       0.000      8.724 r
  u_cortexm0integration/u_cortexm0/u_logic/U3126/B (NOR2_X1_A7TULL)    0.142    0.000 *    8.724 r
  u_cortexm0integration/u_cortexm0/u_logic/U3126/Y (NOR2_X1_A7TULL)    0.168    0.147    8.871 f
  u_cortexm0integration/u_cortexm0/u_logic/n2247 (net)     2       0.000      8.871 f
  u_cortexm0integration/u_cortexm0/u_logic/U3127/B (NOR2_X2_A7TULL)    0.168    0.000 *    8.871 f
  u_cortexm0integration/u_cortexm0/u_logic/U3127/Y (NOR2_X2_A7TULL)    0.542    0.403    9.274 r
  u_cortexm0integration/u_cortexm0/u_logic/n5379 (net)     6       0.000      9.274 r
  u_cortexm0integration/u_cortexm0/u_logic/U3128/A (INV_X1_A7TULL)    0.542    0.000 *    9.274 r
  u_cortexm0integration/u_cortexm0/u_logic/U3128/Y (INV_X1_A7TULL)    0.279    0.289    9.563 f
  u_cortexm0integration/u_cortexm0/u_logic/n5376 (net)     3       0.000      9.563 f
  u_cortexm0integration/u_cortexm0/u_logic/U3129/S0 (MXI2_X1_A7TULL)    0.279    0.000 *    9.563 f
  u_cortexm0integration/u_cortexm0/u_logic/U3129/Y (MXI2_X1_A7TULL)    0.323    0.369    9.932 f
  u_cortexm0integration/u_cortexm0/u_logic/n1967 (net)     3       0.000      9.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3132/A0 (OAI21_X1_A7TULL)    0.323    0.000 *    9.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3132/Y (OAI21_X1_A7TULL)    0.262    0.277   10.210 r
  u_cortexm0integration/u_cortexm0/u_logic/n1963 (net)     1       0.000     10.210 r
  u_cortexm0integration/u_cortexm0/u_logic/U3133/B1 (OAI2BB2_X1_A7TULL)    0.262    0.000 *   10.210 r
  u_cortexm0integration/u_cortexm0/u_logic/U3133/Y (OAI2BB2_X1_A7TULL)    0.222    0.247   10.457 f
  u_cortexm0integration/u_cortexm0/u_logic/n1965 (net)     1       0.000     10.457 f
  u_cortexm0integration/u_cortexm0/u_logic/U3134/A (NAND2_X2_A7TULL)    0.222    0.000 *   10.457 f
  u_cortexm0integration/u_cortexm0/u_logic/U3134/Y (NAND2_X2_A7TULL)    0.181    0.175   10.632 r
  u_cortexm0integration/u_cortexm0/u_logic/n2070 (net)     2       0.000     10.632 r
  u_cortexm0integration/u_cortexm0/u_logic/U3135/B (NAND2_X2_A7TULL)    0.181    0.000 *   10.632 r
  u_cortexm0integration/u_cortexm0/u_logic/U3135/Y (NAND2_X2_A7TULL)    0.278    0.233   10.864 f
  u_cortexm0integration/u_cortexm0/u_logic/n5382 (net)     7       0.000     10.864 f
  u_cortexm0integration/u_cortexm0/u_logic/U3136/A (INV_X2_A7TULL)    0.278    0.000 *   10.864 f
  u_cortexm0integration/u_cortexm0/u_logic/U3136/Y (INV_X2_A7TULL)    0.284    0.267   11.132 r
  u_cortexm0integration/u_cortexm0/u_logic/n5393 (net)     5       0.000     11.132 r
  u_cortexm0integration/u_cortexm0/u_logic/U3137/S0 (MXI2_X1_A7TULL)    0.284    0.000 *   11.132 r
  u_cortexm0integration/u_cortexm0/u_logic/U3137/Y (MXI2_X1_A7TULL)    0.406    0.295   11.427 f
  u_cortexm0integration/u_cortexm0/u_logic/n1973 (net)     3       0.000     11.427 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/A1 (OAI211_X1_A7TULL)    0.406    0.000 *   11.427 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/Y (OAI211_X1_A7TULL)    0.382    0.396   11.823 r
  u_cortexm0integration/u_cortexm0/u_logic/n1971 (net)     1       0.000     11.823 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/B0 (OAI2BB1_X2_A7TULL)    0.382    0.000 *   11.823 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/Y (OAI2BB1_X2_A7TULL)    0.125    0.142   11.965 f
  u_cortexm0integration/u_cortexm0/u_logic/n1972 (net)     1       0.000     11.965 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/A0N (OAI2BB1_X2_A7TULL)    0.125    0.000 *   11.965 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/Y (OAI2BB1_X2_A7TULL)    0.271    0.383   12.348 f
  u_cortexm0integration/u_cortexm0/u_logic/n2071 (net)     4       0.000     12.348 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/S0 (MXI2_X1_A7TULL)    0.271    0.000 *   12.348 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/Y (MXI2_X1_A7TULL)    0.323    0.362   12.711 f
  u_cortexm0integration/u_cortexm0/u_logic/n2592 (net)     3       0.000     12.711 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/A0N (OAI2BB1_X2_A7TULL)    0.323    0.000 *   12.711 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/Y (OAI2BB1_X2_A7TULL)    0.128    0.365   13.076 f
  u_cortexm0integration/u_cortexm0/u_logic/n1976 (net)     1       0.000     13.076 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/A1 (OAI22_X1_A7TULL)    0.128    0.000 *   13.076 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/Y (OAI22_X1_A7TULL)    0.353    0.209   13.285 r
  u_cortexm0integration/u_cortexm0/u_logic/n1977 (net)     1       0.000     13.285 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/B0 (OAI21_X1_A7TULL)    0.353    0.000 *   13.285 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/Y (OAI21_X1_A7TULL)    0.233    0.254   13.539 f
  u_cortexm0integration/u_cortexm0/u_logic/n2015 (net)     2       0.000     13.539 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/B0 (OAI21_X1_A7TULL)    0.233    0.000 *   13.539 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/Y (OAI21_X1_A7TULL)    0.544    0.238   13.778 r
  u_cortexm0integration/u_cortexm0/u_logic/n2593 (net)     4       0.000     13.778 r
  u_cortexm0integration/u_cortexm0/u_logic/U3270/B (NAND2_X1_A7TULL)    0.544    0.000 *   13.778 r
  u_cortexm0integration/u_cortexm0/u_logic/U3270/Y (NAND2_X1_A7TULL)    0.425    0.397   14.175 f
  u_cortexm0integration/u_cortexm0/u_logic/n2647 (net)     3       0.000     14.175 f
  u_cortexm0integration/u_cortexm0/u_logic/U3271/A (INV_X1_A7TULL)    0.425    0.000 *   14.175 f
  u_cortexm0integration/u_cortexm0/u_logic/U3271/Y (INV_X1_A7TULL)    0.286    0.303   14.478 r
  u_cortexm0integration/u_cortexm0/u_logic/n2251 (net)     2       0.000     14.478 r
  u_cortexm0integration/u_cortexm0/u_logic/U3272/B (NAND2_X2_A7TULL)    0.286    0.000 *   14.478 r
  u_cortexm0integration/u_cortexm0/u_logic/U3272/Y (NAND2_X2_A7TULL)    0.286    0.218   14.695 f
  u_cortexm0integration/u_cortexm0/u_logic/n2604 (net)     2       0.000     14.695 f
  u_cortexm0integration/u_cortexm0/u_logic/U3274/A (AND3_X1_A7TULL)    0.286    0.000 *   14.696 f
  u_cortexm0integration/u_cortexm0/u_logic/U3274/Y (AND3_X1_A7TULL)    0.171    0.415   15.110 f
  u_cortexm0integration/u_cortexm0/u_logic/n2254 (net)     2       0.000     15.110 f
  u_cortexm0integration/u_cortexm0/u_logic/U3275/B0 (OAI21_X1_A7TULL)    0.171    0.000 *   15.111 f
  u_cortexm0integration/u_cortexm0/u_logic/U3275/Y (OAI21_X1_A7TULL)    0.752    0.274   15.385 r
  u_cortexm0integration/u_cortexm0/u_logic/n7594 (net)     4       0.000     15.385 r
  u_cortexm0integration/u_cortexm0/u_logic/U3288/A0 (OAI22_X1_A7TULL)    0.752    0.000 *   15.385 r
  u_cortexm0integration/u_cortexm0/u_logic/U3288/Y (OAI22_X1_A7TULL)    0.277    0.308   15.693 f
  u_cortexm0integration/u_cortexm0/u_logic/n2098 (net)     1       0.000     15.693 f
  u_cortexm0integration/u_cortexm0/u_logic/U3307/A (NOR2_X1_A7TULL)    0.277    0.000 *   15.693 f
  u_cortexm0integration/u_cortexm0/u_logic/U3307/Y (NOR2_X1_A7TULL)    0.296    0.268   15.961 r
  u_cortexm0integration/u_cortexm0/u_logic/n2099 (net)     1       0.000     15.961 r
  u_cortexm0integration/u_cortexm0/u_logic/U3308/B (NAND2_X2_A7TULL)    0.296    0.000 *   15.961 r
  u_cortexm0integration/u_cortexm0/u_logic/U3308/Y (NAND2_X2_A7TULL)    0.373    0.314   16.275 f
  u_cortexm0integration/u_cortexm0/u_logic/n5626 (net)     6       0.000     16.275 f
  u_cortexm0integration/u_cortexm0/u_logic/U3377/A0 (OAI21_X1_A7TULL)    0.373    0.001 *   16.275 f
  u_cortexm0integration/u_cortexm0/u_logic/U3377/Y (OAI21_X1_A7TULL)    0.309    0.322   16.597 r
  u_cortexm0integration/u_cortexm0/u_logic/n2160 (net)     1       0.000     16.597 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/B (NAND3_X2_A7TULL)    0.309    0.000 *   16.597 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/Y (NAND3_X2_A7TULL)    0.268    0.258   16.856 f
  u_cortexm0integration/u_cortexm0/u_logic/n2755 (net)     3       0.000     16.856 f
  u_cortexm0integration/u_cortexm0/u_logic/U64/B0 (OA21_X1_A7TULL)    0.268    0.000 *   16.856 f
  u_cortexm0integration/u_cortexm0/u_logic/U64/Y (OA21_X1_A7TULL)    0.216    0.380   17.236 f
  u_cortexm0integration/u_cortexm0/u_logic/n7642 (net)     2       0.000     17.236 f
  u_cortexm0integration/u_cortexm0/u_logic/U3381/B0 (OAI21_X1_A7TULL)    0.216    0.000 *   17.236 f
  u_cortexm0integration/u_cortexm0/u_logic/U3381/Y (OAI21_X1_A7TULL)    0.658    0.265   17.501 r
  u_cortexm0integration/u_cortexm0/u_logic/n6246 (net)     4       0.000     17.501 r
  u_cortexm0integration/u_cortexm0/u_logic/U6815/A (INV_X1_A7TULL)    0.658    0.000 *   17.501 r
  u_cortexm0integration/u_cortexm0/u_logic/U6815/Y (INV_X1_A7TULL)    0.364    0.372   17.873 f
  u_cortexm0integration/u_cortexm0/u_logic/n5658 (net)     5       0.000     17.873 f
  u_cortexm0integration/u_cortexm0/u_logic/U6862/B0 (AOI211_X1_A7TULL)    0.364    0.000 *   17.873 f
  u_cortexm0integration/u_cortexm0/u_logic/U6862/Y (AOI211_X1_A7TULL)    1.662    1.107   18.980 r
  u_cortexm0integration/u_cortexm0/u_logic/n7321 (net)     2       0.000     18.980 r
  u_cortexm0integration/u_cortexm0/u_logic/U6868/A (NAND2_X2_A7TULL)    1.662    0.002 *   18.981 r
  u_cortexm0integration/u_cortexm0/u_logic/U6868/Y (NAND2_X2_A7TULL)    1.408    1.306   20.288 f
  u_cortexm0integration/u_cortexm0/u_logic/Xcc775 (net)    16      0.000     20.288 f
  u_cortexm0integration/u_cortexm0/u_logic/U8224/B (MX2_X1_A7TULL)    1.408    0.007 *   20.295 f
  u_cortexm0integration/u_cortexm0/u_logic/U8224/Y (MX2_X1_A7TULL)    0.171    0.760   21.054 f
  u_cortexm0integration/u_cortexm0/u_logic/n8402 (net)     1       0.000     21.054 f
  u_cortexm0integration/u_cortexm0/u_logic/Mpml85_reg/D (SDFFSQ_X1_A7TULL)    0.171    0.000 *   21.054 f
  data arrival time                                                          21.054

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Mpml85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.625     21.175
  data required time                                                         21.175
  ------------------------------------------------------------------------------------
  data required time                                                         21.175
  data arrival time                                                         -21.054
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 0.120


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Bewl85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Zqnl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Bewl85_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Bewl85_reg/Q (SDFFRQ_X1_A7TULL)    1.333    1.280    3.280 r
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[1] (net)     6    0.000     3.280 r
  u_cortexm0integration/u_cortexm0/u_logic/U3048/B0 (AOI22_X1_A7TULL)    1.333    0.001 *    3.281 r
  u_cortexm0integration/u_cortexm0/u_logic/U3048/Y (AOI22_X1_A7TULL)    0.464    0.510    3.791 f
  u_cortexm0integration/u_cortexm0/u_logic/n1890 (net)     1       0.000      3.791 f
  u_cortexm0integration/u_cortexm0/u_logic/U3050/A0 (OAI211_X2_A7TULL)    0.464    0.000 *    3.791 f
  u_cortexm0integration/u_cortexm0/u_logic/U3050/Y (OAI211_X2_A7TULL)    0.604    0.552    4.343 r
  u_cortexm0integration/u_cortexm0/u_logic/n2009 (net)     3       0.000      4.343 r
  u_cortexm0integration/u_cortexm0/u_logic/U3051/S0 (MXI2_X1_A7TULL)    0.604    0.000 *    4.343 r
  u_cortexm0integration/u_cortexm0/u_logic/U3051/Y (MXI2_X1_A7TULL)    0.511    0.369    4.711 r
  u_cortexm0integration/u_cortexm0/u_logic/n1899 (net)     2       0.000      4.711 r
  u_cortexm0integration/u_cortexm0/u_logic/U3059/A (INV_X1_A7TULL)    0.511    0.000 *    4.711 r
  u_cortexm0integration/u_cortexm0/u_logic/U3059/Y (INV_X1_A7TULL)    0.192    0.191    4.902 f
  u_cortexm0integration/u_cortexm0/u_logic/n1893 (net)     2       0.000      4.902 f
  u_cortexm0integration/u_cortexm0/u_logic/U3061/A1 (OAI21_X1_A7TULL)    0.192    0.000 *    4.902 f
  u_cortexm0integration/u_cortexm0/u_logic/U3061/Y (OAI21_X1_A7TULL)    0.281    0.254    5.156 r
  u_cortexm0integration/u_cortexm0/u_logic/n1894 (net)     1       0.000      5.156 r
  u_cortexm0integration/u_cortexm0/u_logic/U3062/B1 (OAI2BB2_X1_A7TULL)    0.281    0.000 *    5.156 r
  u_cortexm0integration/u_cortexm0/u_logic/U3062/Y (OAI2BB2_X1_A7TULL)    0.204    0.233    5.389 f
  u_cortexm0integration/u_cortexm0/u_logic/n1896 (net)     1       0.000      5.389 f
  u_cortexm0integration/u_cortexm0/u_logic/U3063/A0 (AOI2B1_X1_A7TULL)    0.204    0.000 *    5.389 f
  u_cortexm0integration/u_cortexm0/u_logic/U3063/Y (AOI2B1_X1_A7TULL)    0.485    0.404    5.793 r
  u_cortexm0integration/u_cortexm0/u_logic/n5369 (net)     3       0.000      5.793 r
  u_cortexm0integration/u_cortexm0/u_logic/U3064/A (INV_X1_A7TULL)    0.485    0.000 *    5.793 r
  u_cortexm0integration/u_cortexm0/u_logic/U3064/Y (INV_X1_A7TULL)    0.262    0.275    6.067 f
  u_cortexm0integration/u_cortexm0/u_logic/n2007 (net)     3       0.000      6.067 f
  u_cortexm0integration/u_cortexm0/u_logic/U3066/S0 (MXI2_X1_A7TULL)    0.262    0.000 *    6.067 f
  u_cortexm0integration/u_cortexm0/u_logic/U3066/Y (MXI2_X1_A7TULL)    0.278    0.339    6.407 f
  u_cortexm0integration/u_cortexm0/u_logic/n1949 (net)     2       0.000      6.407 f
  u_cortexm0integration/u_cortexm0/u_logic/U3068/AN (NOR2B_X1_A7TULL)    0.278    0.000 *    6.407 f
  u_cortexm0integration/u_cortexm0/u_logic/U3068/Y (NOR2B_X1_A7TULL)    0.173    0.352    6.758 f
  u_cortexm0integration/u_cortexm0/u_logic/n1906 (net)     2       0.000      6.758 f
  u_cortexm0integration/u_cortexm0/u_logic/U3069/A0N (OAI2BB1_X1_A7TULL)    0.173    0.000 *    6.758 f
  u_cortexm0integration/u_cortexm0/u_logic/U3069/Y (OAI2BB1_X1_A7TULL)    0.178    0.358    7.116 f
  u_cortexm0integration/u_cortexm0/u_logic/n1904 (net)     1       0.000      7.116 f
  u_cortexm0integration/u_cortexm0/u_logic/U3070/C0 (OAI211_X1_A7TULL)    0.178    0.000 *    7.116 f
  u_cortexm0integration/u_cortexm0/u_logic/U3070/Y (OAI211_X1_A7TULL)    0.457    0.196    7.312 r
  u_cortexm0integration/u_cortexm0/u_logic/n5368 (net)     2       0.000      7.312 r
  u_cortexm0integration/u_cortexm0/u_logic/U3071/B (NAND2_X1_A7TULL)    0.457    0.000 *    7.312 r
  u_cortexm0integration/u_cortexm0/u_logic/U3071/Y (NAND2_X1_A7TULL)    0.346    0.334    7.645 f
  u_cortexm0integration/u_cortexm0/u_logic/n5370 (net)     4       0.000      7.645 f
  u_cortexm0integration/u_cortexm0/u_logic/U3072/A (INV_X1_A7TULL)    0.346    0.000 *    7.645 f
  u_cortexm0integration/u_cortexm0/u_logic/U3072/Y (INV_X1_A7TULL)    0.281    0.284    7.929 r
  u_cortexm0integration/u_cortexm0/u_logic/n2012 (net)     3       0.000      7.929 r
  u_cortexm0integration/u_cortexm0/u_logic/U3073/S0 (MXI2_X1_A7TULL)    0.281    0.000 *    7.929 r
  u_cortexm0integration/u_cortexm0/u_logic/U3073/Y (MXI2_X1_A7TULL)    0.481    0.331    8.260 r
  u_cortexm0integration/u_cortexm0/u_logic/n1957 (net)     3       0.000      8.260 r
  u_cortexm0integration/u_cortexm0/u_logic/U3124/B0 (OAI2B2_X1_A7TULL)    0.481    0.000 *    8.260 r
  u_cortexm0integration/u_cortexm0/u_logic/U3124/Y (OAI2B2_X1_A7TULL)    0.211    0.304    8.564 f
  u_cortexm0integration/u_cortexm0/u_logic/n1951 (net)     1       0.000      8.564 f
  u_cortexm0integration/u_cortexm0/u_logic/U3125/B0 (OAI2BB1_X1_A7TULL)    0.211    0.000 *    8.564 f
  u_cortexm0integration/u_cortexm0/u_logic/U3125/Y (OAI2BB1_X1_A7TULL)    0.142    0.160    8.724 r
  u_cortexm0integration/u_cortexm0/u_logic/n1953 (net)     1       0.000      8.724 r
  u_cortexm0integration/u_cortexm0/u_logic/U3126/B (NOR2_X1_A7TULL)    0.142    0.000 *    8.724 r
  u_cortexm0integration/u_cortexm0/u_logic/U3126/Y (NOR2_X1_A7TULL)    0.168    0.147    8.871 f
  u_cortexm0integration/u_cortexm0/u_logic/n2247 (net)     2       0.000      8.871 f
  u_cortexm0integration/u_cortexm0/u_logic/U3127/B (NOR2_X2_A7TULL)    0.168    0.000 *    8.871 f
  u_cortexm0integration/u_cortexm0/u_logic/U3127/Y (NOR2_X2_A7TULL)    0.542    0.403    9.274 r
  u_cortexm0integration/u_cortexm0/u_logic/n5379 (net)     6       0.000      9.274 r
  u_cortexm0integration/u_cortexm0/u_logic/U3128/A (INV_X1_A7TULL)    0.542    0.000 *    9.274 r
  u_cortexm0integration/u_cortexm0/u_logic/U3128/Y (INV_X1_A7TULL)    0.279    0.289    9.563 f
  u_cortexm0integration/u_cortexm0/u_logic/n5376 (net)     3       0.000      9.563 f
  u_cortexm0integration/u_cortexm0/u_logic/U3129/S0 (MXI2_X1_A7TULL)    0.279    0.000 *    9.563 f
  u_cortexm0integration/u_cortexm0/u_logic/U3129/Y (MXI2_X1_A7TULL)    0.323    0.369    9.932 f
  u_cortexm0integration/u_cortexm0/u_logic/n1967 (net)     3       0.000      9.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3132/A0 (OAI21_X1_A7TULL)    0.323    0.000 *    9.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3132/Y (OAI21_X1_A7TULL)    0.262    0.277   10.210 r
  u_cortexm0integration/u_cortexm0/u_logic/n1963 (net)     1       0.000     10.210 r
  u_cortexm0integration/u_cortexm0/u_logic/U3133/B1 (OAI2BB2_X1_A7TULL)    0.262    0.000 *   10.210 r
  u_cortexm0integration/u_cortexm0/u_logic/U3133/Y (OAI2BB2_X1_A7TULL)    0.222    0.247   10.457 f
  u_cortexm0integration/u_cortexm0/u_logic/n1965 (net)     1       0.000     10.457 f
  u_cortexm0integration/u_cortexm0/u_logic/U3134/A (NAND2_X2_A7TULL)    0.222    0.000 *   10.457 f
  u_cortexm0integration/u_cortexm0/u_logic/U3134/Y (NAND2_X2_A7TULL)    0.181    0.175   10.632 r
  u_cortexm0integration/u_cortexm0/u_logic/n2070 (net)     2       0.000     10.632 r
  u_cortexm0integration/u_cortexm0/u_logic/U3135/B (NAND2_X2_A7TULL)    0.181    0.000 *   10.632 r
  u_cortexm0integration/u_cortexm0/u_logic/U3135/Y (NAND2_X2_A7TULL)    0.278    0.233   10.864 f
  u_cortexm0integration/u_cortexm0/u_logic/n5382 (net)     7       0.000     10.864 f
  u_cortexm0integration/u_cortexm0/u_logic/U3136/A (INV_X2_A7TULL)    0.278    0.000 *   10.864 f
  u_cortexm0integration/u_cortexm0/u_logic/U3136/Y (INV_X2_A7TULL)    0.284    0.267   11.132 r
  u_cortexm0integration/u_cortexm0/u_logic/n5393 (net)     5       0.000     11.132 r
  u_cortexm0integration/u_cortexm0/u_logic/U3137/S0 (MXI2_X1_A7TULL)    0.284    0.000 *   11.132 r
  u_cortexm0integration/u_cortexm0/u_logic/U3137/Y (MXI2_X1_A7TULL)    0.406    0.295   11.427 f
  u_cortexm0integration/u_cortexm0/u_logic/n1973 (net)     3       0.000     11.427 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/A1 (OAI211_X1_A7TULL)    0.406    0.000 *   11.427 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/Y (OAI211_X1_A7TULL)    0.382    0.396   11.823 r
  u_cortexm0integration/u_cortexm0/u_logic/n1971 (net)     1       0.000     11.823 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/B0 (OAI2BB1_X2_A7TULL)    0.382    0.000 *   11.823 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/Y (OAI2BB1_X2_A7TULL)    0.125    0.142   11.965 f
  u_cortexm0integration/u_cortexm0/u_logic/n1972 (net)     1       0.000     11.965 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/A0N (OAI2BB1_X2_A7TULL)    0.125    0.000 *   11.965 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/Y (OAI2BB1_X2_A7TULL)    0.271    0.383   12.348 f
  u_cortexm0integration/u_cortexm0/u_logic/n2071 (net)     4       0.000     12.348 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/S0 (MXI2_X1_A7TULL)    0.271    0.000 *   12.348 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/Y (MXI2_X1_A7TULL)    0.323    0.362   12.711 f
  u_cortexm0integration/u_cortexm0/u_logic/n2592 (net)     3       0.000     12.711 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/A0N (OAI2BB1_X2_A7TULL)    0.323    0.000 *   12.711 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/Y (OAI2BB1_X2_A7TULL)    0.128    0.365   13.076 f
  u_cortexm0integration/u_cortexm0/u_logic/n1976 (net)     1       0.000     13.076 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/A1 (OAI22_X1_A7TULL)    0.128    0.000 *   13.076 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/Y (OAI22_X1_A7TULL)    0.353    0.209   13.285 r
  u_cortexm0integration/u_cortexm0/u_logic/n1977 (net)     1       0.000     13.285 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/B0 (OAI21_X1_A7TULL)    0.353    0.000 *   13.285 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/Y (OAI21_X1_A7TULL)    0.233    0.254   13.539 f
  u_cortexm0integration/u_cortexm0/u_logic/n2015 (net)     2       0.000     13.539 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/B0 (OAI21_X1_A7TULL)    0.233    0.000 *   13.539 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/Y (OAI21_X1_A7TULL)    0.544    0.238   13.778 r
  u_cortexm0integration/u_cortexm0/u_logic/n2593 (net)     4       0.000     13.778 r
  u_cortexm0integration/u_cortexm0/u_logic/U3270/B (NAND2_X1_A7TULL)    0.544    0.000 *   13.778 r
  u_cortexm0integration/u_cortexm0/u_logic/U3270/Y (NAND2_X1_A7TULL)    0.425    0.397   14.175 f
  u_cortexm0integration/u_cortexm0/u_logic/n2647 (net)     3       0.000     14.175 f
  u_cortexm0integration/u_cortexm0/u_logic/U3271/A (INV_X1_A7TULL)    0.425    0.000 *   14.175 f
  u_cortexm0integration/u_cortexm0/u_logic/U3271/Y (INV_X1_A7TULL)    0.286    0.303   14.478 r
  u_cortexm0integration/u_cortexm0/u_logic/n2251 (net)     2       0.000     14.478 r
  u_cortexm0integration/u_cortexm0/u_logic/U3272/B (NAND2_X2_A7TULL)    0.286    0.000 *   14.478 r
  u_cortexm0integration/u_cortexm0/u_logic/U3272/Y (NAND2_X2_A7TULL)    0.286    0.218   14.695 f
  u_cortexm0integration/u_cortexm0/u_logic/n2604 (net)     2       0.000     14.695 f
  u_cortexm0integration/u_cortexm0/u_logic/U3274/A (AND3_X1_A7TULL)    0.286    0.000 *   14.696 f
  u_cortexm0integration/u_cortexm0/u_logic/U3274/Y (AND3_X1_A7TULL)    0.171    0.415   15.110 f
  u_cortexm0integration/u_cortexm0/u_logic/n2254 (net)     2       0.000     15.110 f
  u_cortexm0integration/u_cortexm0/u_logic/U3275/B0 (OAI21_X1_A7TULL)    0.171    0.000 *   15.111 f
  u_cortexm0integration/u_cortexm0/u_logic/U3275/Y (OAI21_X1_A7TULL)    0.752    0.274   15.385 r
  u_cortexm0integration/u_cortexm0/u_logic/n7594 (net)     4       0.000     15.385 r
  u_cortexm0integration/u_cortexm0/u_logic/U3288/A0 (OAI22_X1_A7TULL)    0.752    0.000 *   15.385 r
  u_cortexm0integration/u_cortexm0/u_logic/U3288/Y (OAI22_X1_A7TULL)    0.277    0.308   15.693 f
  u_cortexm0integration/u_cortexm0/u_logic/n2098 (net)     1       0.000     15.693 f
  u_cortexm0integration/u_cortexm0/u_logic/U3307/A (NOR2_X1_A7TULL)    0.277    0.000 *   15.693 f
  u_cortexm0integration/u_cortexm0/u_logic/U3307/Y (NOR2_X1_A7TULL)    0.296    0.268   15.961 r
  u_cortexm0integration/u_cortexm0/u_logic/n2099 (net)     1       0.000     15.961 r
  u_cortexm0integration/u_cortexm0/u_logic/U3308/B (NAND2_X2_A7TULL)    0.296    0.000 *   15.961 r
  u_cortexm0integration/u_cortexm0/u_logic/U3308/Y (NAND2_X2_A7TULL)    0.373    0.314   16.275 f
  u_cortexm0integration/u_cortexm0/u_logic/n5626 (net)     6       0.000     16.275 f
  u_cortexm0integration/u_cortexm0/u_logic/U3377/A0 (OAI21_X1_A7TULL)    0.373    0.001 *   16.275 f
  u_cortexm0integration/u_cortexm0/u_logic/U3377/Y (OAI21_X1_A7TULL)    0.309    0.322   16.597 r
  u_cortexm0integration/u_cortexm0/u_logic/n2160 (net)     1       0.000     16.597 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/B (NAND3_X2_A7TULL)    0.309    0.000 *   16.597 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/Y (NAND3_X2_A7TULL)    0.268    0.258   16.856 f
  u_cortexm0integration/u_cortexm0/u_logic/n2755 (net)     3       0.000     16.856 f
  u_cortexm0integration/u_cortexm0/u_logic/U64/B0 (OA21_X1_A7TULL)    0.268    0.000 *   16.856 f
  u_cortexm0integration/u_cortexm0/u_logic/U64/Y (OA21_X1_A7TULL)    0.216    0.380   17.236 f
  u_cortexm0integration/u_cortexm0/u_logic/n7642 (net)     2       0.000     17.236 f
  u_cortexm0integration/u_cortexm0/u_logic/U3381/B0 (OAI21_X1_A7TULL)    0.216    0.000 *   17.236 f
  u_cortexm0integration/u_cortexm0/u_logic/U3381/Y (OAI21_X1_A7TULL)    0.658    0.265   17.501 r
  u_cortexm0integration/u_cortexm0/u_logic/n6246 (net)     4       0.000     17.501 r
  u_cortexm0integration/u_cortexm0/u_logic/U6815/A (INV_X1_A7TULL)    0.658    0.000 *   17.501 r
  u_cortexm0integration/u_cortexm0/u_logic/U6815/Y (INV_X1_A7TULL)    0.364    0.372   17.873 f
  u_cortexm0integration/u_cortexm0/u_logic/n5658 (net)     5       0.000     17.873 f
  u_cortexm0integration/u_cortexm0/u_logic/U6871/C0 (AOI211_X1_A7TULL)    0.364    0.000 *   17.873 f
  u_cortexm0integration/u_cortexm0/u_logic/U6871/Y (AOI211_X1_A7TULL)    1.430    1.015   18.888 r
  u_cortexm0integration/u_cortexm0/u_logic/n7332 (net)     2       0.000     18.888 r
  u_cortexm0integration/u_cortexm0/u_logic/U6872/A (NAND2_X2_A7TULL)    1.430    0.001 *   18.889 r
  u_cortexm0integration/u_cortexm0/u_logic/U6872/Y (NAND2_X2_A7TULL)    1.407    1.268   20.157 f
  u_cortexm0integration/u_cortexm0/u_logic/Tac775 (net)    16      0.000     20.157 f
  u_cortexm0integration/u_cortexm0/u_logic/U8225/B (MX2_X1_A7TULL)    1.407    0.003 *   20.160 f
  u_cortexm0integration/u_cortexm0/u_logic/U8225/Y (MX2_X1_A7TULL)    0.176    0.765   20.925 f
  u_cortexm0integration/u_cortexm0/u_logic/n8385 (net)     1       0.000     20.925 f
  u_cortexm0integration/u_cortexm0/u_logic/Zqnl85_reg/D (SDFFSQ_X1_A7TULL)    0.176    0.000 *   20.925 f
  data arrival time                                                          20.925

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Zqnl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.627     21.173
  data required time                                                         21.173
  ------------------------------------------------------------------------------------
  data required time                                                         21.173
  data arrival time                                                         -20.925
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 0.248


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Bewl85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Qpkl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Bewl85_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Bewl85_reg/Q (SDFFRQ_X1_A7TULL)    1.333    1.280    3.280 r
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[1] (net)     6    0.000     3.280 r
  u_cortexm0integration/u_cortexm0/u_logic/U3048/B0 (AOI22_X1_A7TULL)    1.333    0.001 *    3.281 r
  u_cortexm0integration/u_cortexm0/u_logic/U3048/Y (AOI22_X1_A7TULL)    0.464    0.510    3.791 f
  u_cortexm0integration/u_cortexm0/u_logic/n1890 (net)     1       0.000      3.791 f
  u_cortexm0integration/u_cortexm0/u_logic/U3050/A0 (OAI211_X2_A7TULL)    0.464    0.000 *    3.791 f
  u_cortexm0integration/u_cortexm0/u_logic/U3050/Y (OAI211_X2_A7TULL)    0.604    0.552    4.343 r
  u_cortexm0integration/u_cortexm0/u_logic/n2009 (net)     3       0.000      4.343 r
  u_cortexm0integration/u_cortexm0/u_logic/U3051/S0 (MXI2_X1_A7TULL)    0.604    0.000 *    4.343 r
  u_cortexm0integration/u_cortexm0/u_logic/U3051/Y (MXI2_X1_A7TULL)    0.511    0.369    4.711 r
  u_cortexm0integration/u_cortexm0/u_logic/n1899 (net)     2       0.000      4.711 r
  u_cortexm0integration/u_cortexm0/u_logic/U3059/A (INV_X1_A7TULL)    0.511    0.000 *    4.711 r
  u_cortexm0integration/u_cortexm0/u_logic/U3059/Y (INV_X1_A7TULL)    0.192    0.191    4.902 f
  u_cortexm0integration/u_cortexm0/u_logic/n1893 (net)     2       0.000      4.902 f
  u_cortexm0integration/u_cortexm0/u_logic/U3061/A1 (OAI21_X1_A7TULL)    0.192    0.000 *    4.902 f
  u_cortexm0integration/u_cortexm0/u_logic/U3061/Y (OAI21_X1_A7TULL)    0.281    0.254    5.156 r
  u_cortexm0integration/u_cortexm0/u_logic/n1894 (net)     1       0.000      5.156 r
  u_cortexm0integration/u_cortexm0/u_logic/U3062/B1 (OAI2BB2_X1_A7TULL)    0.281    0.000 *    5.156 r
  u_cortexm0integration/u_cortexm0/u_logic/U3062/Y (OAI2BB2_X1_A7TULL)    0.204    0.233    5.389 f
  u_cortexm0integration/u_cortexm0/u_logic/n1896 (net)     1       0.000      5.389 f
  u_cortexm0integration/u_cortexm0/u_logic/U3063/A0 (AOI2B1_X1_A7TULL)    0.204    0.000 *    5.389 f
  u_cortexm0integration/u_cortexm0/u_logic/U3063/Y (AOI2B1_X1_A7TULL)    0.485    0.404    5.793 r
  u_cortexm0integration/u_cortexm0/u_logic/n5369 (net)     3       0.000      5.793 r
  u_cortexm0integration/u_cortexm0/u_logic/U3064/A (INV_X1_A7TULL)    0.485    0.000 *    5.793 r
  u_cortexm0integration/u_cortexm0/u_logic/U3064/Y (INV_X1_A7TULL)    0.262    0.275    6.067 f
  u_cortexm0integration/u_cortexm0/u_logic/n2007 (net)     3       0.000      6.067 f
  u_cortexm0integration/u_cortexm0/u_logic/U3066/S0 (MXI2_X1_A7TULL)    0.262    0.000 *    6.067 f
  u_cortexm0integration/u_cortexm0/u_logic/U3066/Y (MXI2_X1_A7TULL)    0.278    0.339    6.407 f
  u_cortexm0integration/u_cortexm0/u_logic/n1949 (net)     2       0.000      6.407 f
  u_cortexm0integration/u_cortexm0/u_logic/U3068/AN (NOR2B_X1_A7TULL)    0.278    0.000 *    6.407 f
  u_cortexm0integration/u_cortexm0/u_logic/U3068/Y (NOR2B_X1_A7TULL)    0.173    0.352    6.758 f
  u_cortexm0integration/u_cortexm0/u_logic/n1906 (net)     2       0.000      6.758 f
  u_cortexm0integration/u_cortexm0/u_logic/U3069/A0N (OAI2BB1_X1_A7TULL)    0.173    0.000 *    6.758 f
  u_cortexm0integration/u_cortexm0/u_logic/U3069/Y (OAI2BB1_X1_A7TULL)    0.178    0.358    7.116 f
  u_cortexm0integration/u_cortexm0/u_logic/n1904 (net)     1       0.000      7.116 f
  u_cortexm0integration/u_cortexm0/u_logic/U3070/C0 (OAI211_X1_A7TULL)    0.178    0.000 *    7.116 f
  u_cortexm0integration/u_cortexm0/u_logic/U3070/Y (OAI211_X1_A7TULL)    0.457    0.196    7.312 r
  u_cortexm0integration/u_cortexm0/u_logic/n5368 (net)     2       0.000      7.312 r
  u_cortexm0integration/u_cortexm0/u_logic/U3071/B (NAND2_X1_A7TULL)    0.457    0.000 *    7.312 r
  u_cortexm0integration/u_cortexm0/u_logic/U3071/Y (NAND2_X1_A7TULL)    0.346    0.334    7.645 f
  u_cortexm0integration/u_cortexm0/u_logic/n5370 (net)     4       0.000      7.645 f
  u_cortexm0integration/u_cortexm0/u_logic/U3072/A (INV_X1_A7TULL)    0.346    0.000 *    7.645 f
  u_cortexm0integration/u_cortexm0/u_logic/U3072/Y (INV_X1_A7TULL)    0.281    0.284    7.929 r
  u_cortexm0integration/u_cortexm0/u_logic/n2012 (net)     3       0.000      7.929 r
  u_cortexm0integration/u_cortexm0/u_logic/U3073/S0 (MXI2_X1_A7TULL)    0.281    0.000 *    7.929 r
  u_cortexm0integration/u_cortexm0/u_logic/U3073/Y (MXI2_X1_A7TULL)    0.481    0.331    8.260 r
  u_cortexm0integration/u_cortexm0/u_logic/n1957 (net)     3       0.000      8.260 r
  u_cortexm0integration/u_cortexm0/u_logic/U3124/B0 (OAI2B2_X1_A7TULL)    0.481    0.000 *    8.260 r
  u_cortexm0integration/u_cortexm0/u_logic/U3124/Y (OAI2B2_X1_A7TULL)    0.211    0.304    8.564 f
  u_cortexm0integration/u_cortexm0/u_logic/n1951 (net)     1       0.000      8.564 f
  u_cortexm0integration/u_cortexm0/u_logic/U3125/B0 (OAI2BB1_X1_A7TULL)    0.211    0.000 *    8.564 f
  u_cortexm0integration/u_cortexm0/u_logic/U3125/Y (OAI2BB1_X1_A7TULL)    0.142    0.160    8.724 r
  u_cortexm0integration/u_cortexm0/u_logic/n1953 (net)     1       0.000      8.724 r
  u_cortexm0integration/u_cortexm0/u_logic/U3126/B (NOR2_X1_A7TULL)    0.142    0.000 *    8.724 r
  u_cortexm0integration/u_cortexm0/u_logic/U3126/Y (NOR2_X1_A7TULL)    0.168    0.147    8.871 f
  u_cortexm0integration/u_cortexm0/u_logic/n2247 (net)     2       0.000      8.871 f
  u_cortexm0integration/u_cortexm0/u_logic/U3127/B (NOR2_X2_A7TULL)    0.168    0.000 *    8.871 f
  u_cortexm0integration/u_cortexm0/u_logic/U3127/Y (NOR2_X2_A7TULL)    0.542    0.403    9.274 r
  u_cortexm0integration/u_cortexm0/u_logic/n5379 (net)     6       0.000      9.274 r
  u_cortexm0integration/u_cortexm0/u_logic/U3128/A (INV_X1_A7TULL)    0.542    0.000 *    9.274 r
  u_cortexm0integration/u_cortexm0/u_logic/U3128/Y (INV_X1_A7TULL)    0.279    0.289    9.563 f
  u_cortexm0integration/u_cortexm0/u_logic/n5376 (net)     3       0.000      9.563 f
  u_cortexm0integration/u_cortexm0/u_logic/U3129/S0 (MXI2_X1_A7TULL)    0.279    0.000 *    9.563 f
  u_cortexm0integration/u_cortexm0/u_logic/U3129/Y (MXI2_X1_A7TULL)    0.323    0.369    9.932 f
  u_cortexm0integration/u_cortexm0/u_logic/n1967 (net)     3       0.000      9.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3132/A0 (OAI21_X1_A7TULL)    0.323    0.000 *    9.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3132/Y (OAI21_X1_A7TULL)    0.262    0.277   10.210 r
  u_cortexm0integration/u_cortexm0/u_logic/n1963 (net)     1       0.000     10.210 r
  u_cortexm0integration/u_cortexm0/u_logic/U3133/B1 (OAI2BB2_X1_A7TULL)    0.262    0.000 *   10.210 r
  u_cortexm0integration/u_cortexm0/u_logic/U3133/Y (OAI2BB2_X1_A7TULL)    0.222    0.247   10.457 f
  u_cortexm0integration/u_cortexm0/u_logic/n1965 (net)     1       0.000     10.457 f
  u_cortexm0integration/u_cortexm0/u_logic/U3134/A (NAND2_X2_A7TULL)    0.222    0.000 *   10.457 f
  u_cortexm0integration/u_cortexm0/u_logic/U3134/Y (NAND2_X2_A7TULL)    0.181    0.175   10.632 r
  u_cortexm0integration/u_cortexm0/u_logic/n2070 (net)     2       0.000     10.632 r
  u_cortexm0integration/u_cortexm0/u_logic/U3135/B (NAND2_X2_A7TULL)    0.181    0.000 *   10.632 r
  u_cortexm0integration/u_cortexm0/u_logic/U3135/Y (NAND2_X2_A7TULL)    0.278    0.233   10.864 f
  u_cortexm0integration/u_cortexm0/u_logic/n5382 (net)     7       0.000     10.864 f
  u_cortexm0integration/u_cortexm0/u_logic/U3136/A (INV_X2_A7TULL)    0.278    0.000 *   10.864 f
  u_cortexm0integration/u_cortexm0/u_logic/U3136/Y (INV_X2_A7TULL)    0.284    0.267   11.132 r
  u_cortexm0integration/u_cortexm0/u_logic/n5393 (net)     5       0.000     11.132 r
  u_cortexm0integration/u_cortexm0/u_logic/U3137/S0 (MXI2_X1_A7TULL)    0.284    0.000 *   11.132 r
  u_cortexm0integration/u_cortexm0/u_logic/U3137/Y (MXI2_X1_A7TULL)    0.406    0.295   11.427 f
  u_cortexm0integration/u_cortexm0/u_logic/n1973 (net)     3       0.000     11.427 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/A1 (OAI211_X1_A7TULL)    0.406    0.000 *   11.427 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/Y (OAI211_X1_A7TULL)    0.382    0.396   11.823 r
  u_cortexm0integration/u_cortexm0/u_logic/n1971 (net)     1       0.000     11.823 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/B0 (OAI2BB1_X2_A7TULL)    0.382    0.000 *   11.823 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/Y (OAI2BB1_X2_A7TULL)    0.125    0.142   11.965 f
  u_cortexm0integration/u_cortexm0/u_logic/n1972 (net)     1       0.000     11.965 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/A0N (OAI2BB1_X2_A7TULL)    0.125    0.000 *   11.965 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/Y (OAI2BB1_X2_A7TULL)    0.271    0.383   12.348 f
  u_cortexm0integration/u_cortexm0/u_logic/n2071 (net)     4       0.000     12.348 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/S0 (MXI2_X1_A7TULL)    0.271    0.000 *   12.348 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/Y (MXI2_X1_A7TULL)    0.323    0.362   12.711 f
  u_cortexm0integration/u_cortexm0/u_logic/n2592 (net)     3       0.000     12.711 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/A0N (OAI2BB1_X2_A7TULL)    0.323    0.000 *   12.711 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/Y (OAI2BB1_X2_A7TULL)    0.128    0.365   13.076 f
  u_cortexm0integration/u_cortexm0/u_logic/n1976 (net)     1       0.000     13.076 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/A1 (OAI22_X1_A7TULL)    0.128    0.000 *   13.076 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/Y (OAI22_X1_A7TULL)    0.353    0.209   13.285 r
  u_cortexm0integration/u_cortexm0/u_logic/n1977 (net)     1       0.000     13.285 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/B0 (OAI21_X1_A7TULL)    0.353    0.000 *   13.285 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/Y (OAI21_X1_A7TULL)    0.233    0.254   13.539 f
  u_cortexm0integration/u_cortexm0/u_logic/n2015 (net)     2       0.000     13.539 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/B0 (OAI21_X1_A7TULL)    0.233    0.000 *   13.539 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/Y (OAI21_X1_A7TULL)    0.544    0.238   13.778 r
  u_cortexm0integration/u_cortexm0/u_logic/n2593 (net)     4       0.000     13.778 r
  u_cortexm0integration/u_cortexm0/u_logic/U3270/B (NAND2_X1_A7TULL)    0.544    0.000 *   13.778 r
  u_cortexm0integration/u_cortexm0/u_logic/U3270/Y (NAND2_X1_A7TULL)    0.425    0.397   14.175 f
  u_cortexm0integration/u_cortexm0/u_logic/n2647 (net)     3       0.000     14.175 f
  u_cortexm0integration/u_cortexm0/u_logic/U3271/A (INV_X1_A7TULL)    0.425    0.000 *   14.175 f
  u_cortexm0integration/u_cortexm0/u_logic/U3271/Y (INV_X1_A7TULL)    0.286    0.303   14.478 r
  u_cortexm0integration/u_cortexm0/u_logic/n2251 (net)     2       0.000     14.478 r
  u_cortexm0integration/u_cortexm0/u_logic/U3272/B (NAND2_X2_A7TULL)    0.286    0.000 *   14.478 r
  u_cortexm0integration/u_cortexm0/u_logic/U3272/Y (NAND2_X2_A7TULL)    0.286    0.218   14.695 f
  u_cortexm0integration/u_cortexm0/u_logic/n2604 (net)     2       0.000     14.695 f
  u_cortexm0integration/u_cortexm0/u_logic/U3274/A (AND3_X1_A7TULL)    0.286    0.000 *   14.696 f
  u_cortexm0integration/u_cortexm0/u_logic/U3274/Y (AND3_X1_A7TULL)    0.171    0.415   15.110 f
  u_cortexm0integration/u_cortexm0/u_logic/n2254 (net)     2       0.000     15.110 f
  u_cortexm0integration/u_cortexm0/u_logic/U3275/B0 (OAI21_X1_A7TULL)    0.171    0.000 *   15.111 f
  u_cortexm0integration/u_cortexm0/u_logic/U3275/Y (OAI21_X1_A7TULL)    0.752    0.274   15.385 r
  u_cortexm0integration/u_cortexm0/u_logic/n7594 (net)     4       0.000     15.385 r
  u_cortexm0integration/u_cortexm0/u_logic/U3288/A0 (OAI22_X1_A7TULL)    0.752    0.000 *   15.385 r
  u_cortexm0integration/u_cortexm0/u_logic/U3288/Y (OAI22_X1_A7TULL)    0.277    0.308   15.693 f
  u_cortexm0integration/u_cortexm0/u_logic/n2098 (net)     1       0.000     15.693 f
  u_cortexm0integration/u_cortexm0/u_logic/U3307/A (NOR2_X1_A7TULL)    0.277    0.000 *   15.693 f
  u_cortexm0integration/u_cortexm0/u_logic/U3307/Y (NOR2_X1_A7TULL)    0.296    0.268   15.961 r
  u_cortexm0integration/u_cortexm0/u_logic/n2099 (net)     1       0.000     15.961 r
  u_cortexm0integration/u_cortexm0/u_logic/U3308/B (NAND2_X2_A7TULL)    0.296    0.000 *   15.961 r
  u_cortexm0integration/u_cortexm0/u_logic/U3308/Y (NAND2_X2_A7TULL)    0.373    0.314   16.275 f
  u_cortexm0integration/u_cortexm0/u_logic/n5626 (net)     6       0.000     16.275 f
  u_cortexm0integration/u_cortexm0/u_logic/U3377/A0 (OAI21_X1_A7TULL)    0.373    0.001 *   16.275 f
  u_cortexm0integration/u_cortexm0/u_logic/U3377/Y (OAI21_X1_A7TULL)    0.309    0.322   16.597 r
  u_cortexm0integration/u_cortexm0/u_logic/n2160 (net)     1       0.000     16.597 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/B (NAND3_X2_A7TULL)    0.309    0.000 *   16.597 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/Y (NAND3_X2_A7TULL)    0.268    0.258   16.856 f
  u_cortexm0integration/u_cortexm0/u_logic/n2755 (net)     3       0.000     16.856 f
  u_cortexm0integration/u_cortexm0/u_logic/U64/B0 (OA21_X1_A7TULL)    0.268    0.000 *   16.856 f
  u_cortexm0integration/u_cortexm0/u_logic/U64/Y (OA21_X1_A7TULL)    0.216    0.380   17.236 f
  u_cortexm0integration/u_cortexm0/u_logic/n7642 (net)     2       0.000     17.236 f
  u_cortexm0integration/u_cortexm0/u_logic/U3381/B0 (OAI21_X1_A7TULL)    0.216    0.000 *   17.236 f
  u_cortexm0integration/u_cortexm0/u_logic/U3381/Y (OAI21_X1_A7TULL)    0.658    0.265   17.501 r
  u_cortexm0integration/u_cortexm0/u_logic/n6246 (net)     4       0.000     17.501 r
  u_cortexm0integration/u_cortexm0/u_logic/U6815/A (INV_X1_A7TULL)    0.658    0.000 *   17.501 r
  u_cortexm0integration/u_cortexm0/u_logic/U6815/Y (INV_X1_A7TULL)    0.364    0.372   17.873 f
  u_cortexm0integration/u_cortexm0/u_logic/n5658 (net)     5       0.000     17.873 f
  u_cortexm0integration/u_cortexm0/u_logic/U6871/C0 (AOI211_X1_A7TULL)    0.364    0.000 *   17.873 f
  u_cortexm0integration/u_cortexm0/u_logic/U6871/Y (AOI211_X1_A7TULL)    1.430    1.015   18.888 r
  u_cortexm0integration/u_cortexm0/u_logic/n7332 (net)     2       0.000     18.888 r
  u_cortexm0integration/u_cortexm0/u_logic/U6872/A (NAND2_X2_A7TULL)    1.430    0.001 *   18.889 r
  u_cortexm0integration/u_cortexm0/u_logic/U6872/Y (NAND2_X2_A7TULL)    1.407    1.268   20.157 f
  u_cortexm0integration/u_cortexm0/u_logic/Tac775 (net)    16      0.000     20.157 f
  u_cortexm0integration/u_cortexm0/u_logic/U8226/B (MX2_X1_A7TULL)    1.407    0.008 *   20.165 f
  u_cortexm0integration/u_cortexm0/u_logic/U8226/Y (MX2_X1_A7TULL)    0.152    0.740   20.905 f
  u_cortexm0integration/u_cortexm0/u_logic/n8398 (net)     1       0.000     20.905 f
  u_cortexm0integration/u_cortexm0/u_logic/Qpkl85_reg/D (SDFFSQ_X1_A7TULL)    0.152    0.000 *   20.905 f
  data arrival time                                                          20.905

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Qpkl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.620     21.180
  data required time                                                         21.180
  ------------------------------------------------------------------------------------
  data required time                                                         21.180
  data arrival time                                                         -20.905
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 0.275


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Bewl85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Uskl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Bewl85_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Bewl85_reg/Q (SDFFRQ_X1_A7TULL)    1.333    1.280    3.280 r
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[1] (net)     6    0.000     3.280 r
  u_cortexm0integration/u_cortexm0/u_logic/U3048/B0 (AOI22_X1_A7TULL)    1.333    0.001 *    3.281 r
  u_cortexm0integration/u_cortexm0/u_logic/U3048/Y (AOI22_X1_A7TULL)    0.464    0.510    3.791 f
  u_cortexm0integration/u_cortexm0/u_logic/n1890 (net)     1       0.000      3.791 f
  u_cortexm0integration/u_cortexm0/u_logic/U3050/A0 (OAI211_X2_A7TULL)    0.464    0.000 *    3.791 f
  u_cortexm0integration/u_cortexm0/u_logic/U3050/Y (OAI211_X2_A7TULL)    0.604    0.552    4.343 r
  u_cortexm0integration/u_cortexm0/u_logic/n2009 (net)     3       0.000      4.343 r
  u_cortexm0integration/u_cortexm0/u_logic/U3051/S0 (MXI2_X1_A7TULL)    0.604    0.000 *    4.343 r
  u_cortexm0integration/u_cortexm0/u_logic/U3051/Y (MXI2_X1_A7TULL)    0.511    0.369    4.711 r
  u_cortexm0integration/u_cortexm0/u_logic/n1899 (net)     2       0.000      4.711 r
  u_cortexm0integration/u_cortexm0/u_logic/U3059/A (INV_X1_A7TULL)    0.511    0.000 *    4.711 r
  u_cortexm0integration/u_cortexm0/u_logic/U3059/Y (INV_X1_A7TULL)    0.192    0.191    4.902 f
  u_cortexm0integration/u_cortexm0/u_logic/n1893 (net)     2       0.000      4.902 f
  u_cortexm0integration/u_cortexm0/u_logic/U3061/A1 (OAI21_X1_A7TULL)    0.192    0.000 *    4.902 f
  u_cortexm0integration/u_cortexm0/u_logic/U3061/Y (OAI21_X1_A7TULL)    0.281    0.254    5.156 r
  u_cortexm0integration/u_cortexm0/u_logic/n1894 (net)     1       0.000      5.156 r
  u_cortexm0integration/u_cortexm0/u_logic/U3062/B1 (OAI2BB2_X1_A7TULL)    0.281    0.000 *    5.156 r
  u_cortexm0integration/u_cortexm0/u_logic/U3062/Y (OAI2BB2_X1_A7TULL)    0.204    0.233    5.389 f
  u_cortexm0integration/u_cortexm0/u_logic/n1896 (net)     1       0.000      5.389 f
  u_cortexm0integration/u_cortexm0/u_logic/U3063/A0 (AOI2B1_X1_A7TULL)    0.204    0.000 *    5.389 f
  u_cortexm0integration/u_cortexm0/u_logic/U3063/Y (AOI2B1_X1_A7TULL)    0.485    0.404    5.793 r
  u_cortexm0integration/u_cortexm0/u_logic/n5369 (net)     3       0.000      5.793 r
  u_cortexm0integration/u_cortexm0/u_logic/U3064/A (INV_X1_A7TULL)    0.485    0.000 *    5.793 r
  u_cortexm0integration/u_cortexm0/u_logic/U3064/Y (INV_X1_A7TULL)    0.262    0.275    6.067 f
  u_cortexm0integration/u_cortexm0/u_logic/n2007 (net)     3       0.000      6.067 f
  u_cortexm0integration/u_cortexm0/u_logic/U3066/S0 (MXI2_X1_A7TULL)    0.262    0.000 *    6.067 f
  u_cortexm0integration/u_cortexm0/u_logic/U3066/Y (MXI2_X1_A7TULL)    0.278    0.339    6.407 f
  u_cortexm0integration/u_cortexm0/u_logic/n1949 (net)     2       0.000      6.407 f
  u_cortexm0integration/u_cortexm0/u_logic/U3068/AN (NOR2B_X1_A7TULL)    0.278    0.000 *    6.407 f
  u_cortexm0integration/u_cortexm0/u_logic/U3068/Y (NOR2B_X1_A7TULL)    0.173    0.352    6.758 f
  u_cortexm0integration/u_cortexm0/u_logic/n1906 (net)     2       0.000      6.758 f
  u_cortexm0integration/u_cortexm0/u_logic/U3069/A0N (OAI2BB1_X1_A7TULL)    0.173    0.000 *    6.758 f
  u_cortexm0integration/u_cortexm0/u_logic/U3069/Y (OAI2BB1_X1_A7TULL)    0.178    0.358    7.116 f
  u_cortexm0integration/u_cortexm0/u_logic/n1904 (net)     1       0.000      7.116 f
  u_cortexm0integration/u_cortexm0/u_logic/U3070/C0 (OAI211_X1_A7TULL)    0.178    0.000 *    7.116 f
  u_cortexm0integration/u_cortexm0/u_logic/U3070/Y (OAI211_X1_A7TULL)    0.457    0.196    7.312 r
  u_cortexm0integration/u_cortexm0/u_logic/n5368 (net)     2       0.000      7.312 r
  u_cortexm0integration/u_cortexm0/u_logic/U3071/B (NAND2_X1_A7TULL)    0.457    0.000 *    7.312 r
  u_cortexm0integration/u_cortexm0/u_logic/U3071/Y (NAND2_X1_A7TULL)    0.346    0.334    7.645 f
  u_cortexm0integration/u_cortexm0/u_logic/n5370 (net)     4       0.000      7.645 f
  u_cortexm0integration/u_cortexm0/u_logic/U3072/A (INV_X1_A7TULL)    0.346    0.000 *    7.645 f
  u_cortexm0integration/u_cortexm0/u_logic/U3072/Y (INV_X1_A7TULL)    0.281    0.284    7.929 r
  u_cortexm0integration/u_cortexm0/u_logic/n2012 (net)     3       0.000      7.929 r
  u_cortexm0integration/u_cortexm0/u_logic/U3073/S0 (MXI2_X1_A7TULL)    0.281    0.000 *    7.929 r
  u_cortexm0integration/u_cortexm0/u_logic/U3073/Y (MXI2_X1_A7TULL)    0.481    0.331    8.260 r
  u_cortexm0integration/u_cortexm0/u_logic/n1957 (net)     3       0.000      8.260 r
  u_cortexm0integration/u_cortexm0/u_logic/U3124/B0 (OAI2B2_X1_A7TULL)    0.481    0.000 *    8.260 r
  u_cortexm0integration/u_cortexm0/u_logic/U3124/Y (OAI2B2_X1_A7TULL)    0.211    0.304    8.564 f
  u_cortexm0integration/u_cortexm0/u_logic/n1951 (net)     1       0.000      8.564 f
  u_cortexm0integration/u_cortexm0/u_logic/U3125/B0 (OAI2BB1_X1_A7TULL)    0.211    0.000 *    8.564 f
  u_cortexm0integration/u_cortexm0/u_logic/U3125/Y (OAI2BB1_X1_A7TULL)    0.142    0.160    8.724 r
  u_cortexm0integration/u_cortexm0/u_logic/n1953 (net)     1       0.000      8.724 r
  u_cortexm0integration/u_cortexm0/u_logic/U3126/B (NOR2_X1_A7TULL)    0.142    0.000 *    8.724 r
  u_cortexm0integration/u_cortexm0/u_logic/U3126/Y (NOR2_X1_A7TULL)    0.168    0.147    8.871 f
  u_cortexm0integration/u_cortexm0/u_logic/n2247 (net)     2       0.000      8.871 f
  u_cortexm0integration/u_cortexm0/u_logic/U3127/B (NOR2_X2_A7TULL)    0.168    0.000 *    8.871 f
  u_cortexm0integration/u_cortexm0/u_logic/U3127/Y (NOR2_X2_A7TULL)    0.542    0.403    9.274 r
  u_cortexm0integration/u_cortexm0/u_logic/n5379 (net)     6       0.000      9.274 r
  u_cortexm0integration/u_cortexm0/u_logic/U3128/A (INV_X1_A7TULL)    0.542    0.000 *    9.274 r
  u_cortexm0integration/u_cortexm0/u_logic/U3128/Y (INV_X1_A7TULL)    0.279    0.289    9.563 f
  u_cortexm0integration/u_cortexm0/u_logic/n5376 (net)     3       0.000      9.563 f
  u_cortexm0integration/u_cortexm0/u_logic/U3129/S0 (MXI2_X1_A7TULL)    0.279    0.000 *    9.563 f
  u_cortexm0integration/u_cortexm0/u_logic/U3129/Y (MXI2_X1_A7TULL)    0.323    0.369    9.932 f
  u_cortexm0integration/u_cortexm0/u_logic/n1967 (net)     3       0.000      9.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3132/A0 (OAI21_X1_A7TULL)    0.323    0.000 *    9.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3132/Y (OAI21_X1_A7TULL)    0.262    0.277   10.210 r
  u_cortexm0integration/u_cortexm0/u_logic/n1963 (net)     1       0.000     10.210 r
  u_cortexm0integration/u_cortexm0/u_logic/U3133/B1 (OAI2BB2_X1_A7TULL)    0.262    0.000 *   10.210 r
  u_cortexm0integration/u_cortexm0/u_logic/U3133/Y (OAI2BB2_X1_A7TULL)    0.222    0.247   10.457 f
  u_cortexm0integration/u_cortexm0/u_logic/n1965 (net)     1       0.000     10.457 f
  u_cortexm0integration/u_cortexm0/u_logic/U3134/A (NAND2_X2_A7TULL)    0.222    0.000 *   10.457 f
  u_cortexm0integration/u_cortexm0/u_logic/U3134/Y (NAND2_X2_A7TULL)    0.181    0.175   10.632 r
  u_cortexm0integration/u_cortexm0/u_logic/n2070 (net)     2       0.000     10.632 r
  u_cortexm0integration/u_cortexm0/u_logic/U3135/B (NAND2_X2_A7TULL)    0.181    0.000 *   10.632 r
  u_cortexm0integration/u_cortexm0/u_logic/U3135/Y (NAND2_X2_A7TULL)    0.278    0.233   10.864 f
  u_cortexm0integration/u_cortexm0/u_logic/n5382 (net)     7       0.000     10.864 f
  u_cortexm0integration/u_cortexm0/u_logic/U3136/A (INV_X2_A7TULL)    0.278    0.000 *   10.864 f
  u_cortexm0integration/u_cortexm0/u_logic/U3136/Y (INV_X2_A7TULL)    0.284    0.267   11.132 r
  u_cortexm0integration/u_cortexm0/u_logic/n5393 (net)     5       0.000     11.132 r
  u_cortexm0integration/u_cortexm0/u_logic/U3137/S0 (MXI2_X1_A7TULL)    0.284    0.000 *   11.132 r
  u_cortexm0integration/u_cortexm0/u_logic/U3137/Y (MXI2_X1_A7TULL)    0.406    0.295   11.427 f
  u_cortexm0integration/u_cortexm0/u_logic/n1973 (net)     3       0.000     11.427 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/A1 (OAI211_X1_A7TULL)    0.406    0.000 *   11.427 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/Y (OAI211_X1_A7TULL)    0.382    0.396   11.823 r
  u_cortexm0integration/u_cortexm0/u_logic/n1971 (net)     1       0.000     11.823 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/B0 (OAI2BB1_X2_A7TULL)    0.382    0.000 *   11.823 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/Y (OAI2BB1_X2_A7TULL)    0.125    0.142   11.965 f
  u_cortexm0integration/u_cortexm0/u_logic/n1972 (net)     1       0.000     11.965 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/A0N (OAI2BB1_X2_A7TULL)    0.125    0.000 *   11.965 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/Y (OAI2BB1_X2_A7TULL)    0.271    0.383   12.348 f
  u_cortexm0integration/u_cortexm0/u_logic/n2071 (net)     4       0.000     12.348 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/S0 (MXI2_X1_A7TULL)    0.271    0.000 *   12.348 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/Y (MXI2_X1_A7TULL)    0.323    0.362   12.711 f
  u_cortexm0integration/u_cortexm0/u_logic/n2592 (net)     3       0.000     12.711 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/A0N (OAI2BB1_X2_A7TULL)    0.323    0.000 *   12.711 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/Y (OAI2BB1_X2_A7TULL)    0.128    0.365   13.076 f
  u_cortexm0integration/u_cortexm0/u_logic/n1976 (net)     1       0.000     13.076 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/A1 (OAI22_X1_A7TULL)    0.128    0.000 *   13.076 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/Y (OAI22_X1_A7TULL)    0.353    0.209   13.285 r
  u_cortexm0integration/u_cortexm0/u_logic/n1977 (net)     1       0.000     13.285 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/B0 (OAI21_X1_A7TULL)    0.353    0.000 *   13.285 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/Y (OAI21_X1_A7TULL)    0.233    0.254   13.539 f
  u_cortexm0integration/u_cortexm0/u_logic/n2015 (net)     2       0.000     13.539 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/B0 (OAI21_X1_A7TULL)    0.233    0.000 *   13.539 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/Y (OAI21_X1_A7TULL)    0.544    0.238   13.778 r
  u_cortexm0integration/u_cortexm0/u_logic/n2593 (net)     4       0.000     13.778 r
  u_cortexm0integration/u_cortexm0/u_logic/U3270/B (NAND2_X1_A7TULL)    0.544    0.000 *   13.778 r
  u_cortexm0integration/u_cortexm0/u_logic/U3270/Y (NAND2_X1_A7TULL)    0.425    0.397   14.175 f
  u_cortexm0integration/u_cortexm0/u_logic/n2647 (net)     3       0.000     14.175 f
  u_cortexm0integration/u_cortexm0/u_logic/U3271/A (INV_X1_A7TULL)    0.425    0.000 *   14.175 f
  u_cortexm0integration/u_cortexm0/u_logic/U3271/Y (INV_X1_A7TULL)    0.286    0.303   14.478 r
  u_cortexm0integration/u_cortexm0/u_logic/n2251 (net)     2       0.000     14.478 r
  u_cortexm0integration/u_cortexm0/u_logic/U3272/B (NAND2_X2_A7TULL)    0.286    0.000 *   14.478 r
  u_cortexm0integration/u_cortexm0/u_logic/U3272/Y (NAND2_X2_A7TULL)    0.286    0.218   14.695 f
  u_cortexm0integration/u_cortexm0/u_logic/n2604 (net)     2       0.000     14.695 f
  u_cortexm0integration/u_cortexm0/u_logic/U3274/A (AND3_X1_A7TULL)    0.286    0.000 *   14.696 f
  u_cortexm0integration/u_cortexm0/u_logic/U3274/Y (AND3_X1_A7TULL)    0.171    0.415   15.110 f
  u_cortexm0integration/u_cortexm0/u_logic/n2254 (net)     2       0.000     15.110 f
  u_cortexm0integration/u_cortexm0/u_logic/U3275/B0 (OAI21_X1_A7TULL)    0.171    0.000 *   15.111 f
  u_cortexm0integration/u_cortexm0/u_logic/U3275/Y (OAI21_X1_A7TULL)    0.752    0.274   15.385 r
  u_cortexm0integration/u_cortexm0/u_logic/n7594 (net)     4       0.000     15.385 r
  u_cortexm0integration/u_cortexm0/u_logic/U3288/A0 (OAI22_X1_A7TULL)    0.752    0.000 *   15.385 r
  u_cortexm0integration/u_cortexm0/u_logic/U3288/Y (OAI22_X1_A7TULL)    0.277    0.308   15.693 f
  u_cortexm0integration/u_cortexm0/u_logic/n2098 (net)     1       0.000     15.693 f
  u_cortexm0integration/u_cortexm0/u_logic/U3307/A (NOR2_X1_A7TULL)    0.277    0.000 *   15.693 f
  u_cortexm0integration/u_cortexm0/u_logic/U3307/Y (NOR2_X1_A7TULL)    0.296    0.268   15.961 r
  u_cortexm0integration/u_cortexm0/u_logic/n2099 (net)     1       0.000     15.961 r
  u_cortexm0integration/u_cortexm0/u_logic/U3308/B (NAND2_X2_A7TULL)    0.296    0.000 *   15.961 r
  u_cortexm0integration/u_cortexm0/u_logic/U3308/Y (NAND2_X2_A7TULL)    0.373    0.314   16.275 f
  u_cortexm0integration/u_cortexm0/u_logic/n5626 (net)     6       0.000     16.275 f
  u_cortexm0integration/u_cortexm0/u_logic/U3377/A0 (OAI21_X1_A7TULL)    0.373    0.001 *   16.275 f
  u_cortexm0integration/u_cortexm0/u_logic/U3377/Y (OAI21_X1_A7TULL)    0.309    0.322   16.597 r
  u_cortexm0integration/u_cortexm0/u_logic/n2160 (net)     1       0.000     16.597 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/B (NAND3_X2_A7TULL)    0.309    0.000 *   16.597 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/Y (NAND3_X2_A7TULL)    0.268    0.258   16.856 f
  u_cortexm0integration/u_cortexm0/u_logic/n2755 (net)     3       0.000     16.856 f
  u_cortexm0integration/u_cortexm0/u_logic/U64/B0 (OA21_X1_A7TULL)    0.268    0.000 *   16.856 f
  u_cortexm0integration/u_cortexm0/u_logic/U64/Y (OA21_X1_A7TULL)    0.216    0.380   17.236 f
  u_cortexm0integration/u_cortexm0/u_logic/n7642 (net)     2       0.000     17.236 f
  u_cortexm0integration/u_cortexm0/u_logic/U3381/B0 (OAI21_X1_A7TULL)    0.216    0.000 *   17.236 f
  u_cortexm0integration/u_cortexm0/u_logic/U3381/Y (OAI21_X1_A7TULL)    0.658    0.265   17.501 r
  u_cortexm0integration/u_cortexm0/u_logic/n6246 (net)     4       0.000     17.501 r
  u_cortexm0integration/u_cortexm0/u_logic/U7402/B (NAND4B_X1_A7TULL)    0.658    0.000 *   17.501 r
  u_cortexm0integration/u_cortexm0/u_logic/U7402/Y (NAND4B_X1_A7TULL)    1.624    1.163   18.664 f
  u_cortexm0integration/u_cortexm0/u_logic/n7399 (net)     3       0.000     18.664 f
  u_cortexm0integration/u_cortexm0/u_logic/U8180/AN (NAND2B_X2_A7TULL)    1.624    0.002 *   18.666 f
  u_cortexm0integration/u_cortexm0/u_logic/U8180/Y (NAND2B_X2_A7TULL)    1.312    1.427   20.093 f
  u_cortexm0integration/u_cortexm0/u_logic/Dnc775 (net)    16      0.000     20.093 f
  u_cortexm0integration/u_cortexm0/u_logic/U8182/A (MX2_X1_A7TULL)    1.312    0.002 *   20.095 f
  u_cortexm0integration/u_cortexm0/u_logic/U8182/Y (MX2_X1_A7TULL)    0.179    0.739   20.834 f
  u_cortexm0integration/u_cortexm0/u_logic/n8393 (net)     1       0.000     20.834 f
  u_cortexm0integration/u_cortexm0/u_logic/Uskl85_reg/D (SDFFSQ_X1_A7TULL)    0.179    0.000 *   20.834 f
  data arrival time                                                          20.834

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Uskl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.627     21.173
  data required time                                                         21.173
  ------------------------------------------------------------------------------------
  data required time                                                         21.173
  data arrival time                                                         -20.834
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 0.338


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Bewl85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Uyol85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Bewl85_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Bewl85_reg/Q (SDFFRQ_X1_A7TULL)    1.333    1.280    3.280 r
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[1] (net)     6    0.000     3.280 r
  u_cortexm0integration/u_cortexm0/u_logic/U3048/B0 (AOI22_X1_A7TULL)    1.333    0.001 *    3.281 r
  u_cortexm0integration/u_cortexm0/u_logic/U3048/Y (AOI22_X1_A7TULL)    0.464    0.510    3.791 f
  u_cortexm0integration/u_cortexm0/u_logic/n1890 (net)     1       0.000      3.791 f
  u_cortexm0integration/u_cortexm0/u_logic/U3050/A0 (OAI211_X2_A7TULL)    0.464    0.000 *    3.791 f
  u_cortexm0integration/u_cortexm0/u_logic/U3050/Y (OAI211_X2_A7TULL)    0.604    0.552    4.343 r
  u_cortexm0integration/u_cortexm0/u_logic/n2009 (net)     3       0.000      4.343 r
  u_cortexm0integration/u_cortexm0/u_logic/U3051/S0 (MXI2_X1_A7TULL)    0.604    0.000 *    4.343 r
  u_cortexm0integration/u_cortexm0/u_logic/U3051/Y (MXI2_X1_A7TULL)    0.511    0.369    4.711 r
  u_cortexm0integration/u_cortexm0/u_logic/n1899 (net)     2       0.000      4.711 r
  u_cortexm0integration/u_cortexm0/u_logic/U3059/A (INV_X1_A7TULL)    0.511    0.000 *    4.711 r
  u_cortexm0integration/u_cortexm0/u_logic/U3059/Y (INV_X1_A7TULL)    0.192    0.191    4.902 f
  u_cortexm0integration/u_cortexm0/u_logic/n1893 (net)     2       0.000      4.902 f
  u_cortexm0integration/u_cortexm0/u_logic/U3061/A1 (OAI21_X1_A7TULL)    0.192    0.000 *    4.902 f
  u_cortexm0integration/u_cortexm0/u_logic/U3061/Y (OAI21_X1_A7TULL)    0.281    0.254    5.156 r
  u_cortexm0integration/u_cortexm0/u_logic/n1894 (net)     1       0.000      5.156 r
  u_cortexm0integration/u_cortexm0/u_logic/U3062/B1 (OAI2BB2_X1_A7TULL)    0.281    0.000 *    5.156 r
  u_cortexm0integration/u_cortexm0/u_logic/U3062/Y (OAI2BB2_X1_A7TULL)    0.204    0.233    5.389 f
  u_cortexm0integration/u_cortexm0/u_logic/n1896 (net)     1       0.000      5.389 f
  u_cortexm0integration/u_cortexm0/u_logic/U3063/A0 (AOI2B1_X1_A7TULL)    0.204    0.000 *    5.389 f
  u_cortexm0integration/u_cortexm0/u_logic/U3063/Y (AOI2B1_X1_A7TULL)    0.485    0.404    5.793 r
  u_cortexm0integration/u_cortexm0/u_logic/n5369 (net)     3       0.000      5.793 r
  u_cortexm0integration/u_cortexm0/u_logic/U3064/A (INV_X1_A7TULL)    0.485    0.000 *    5.793 r
  u_cortexm0integration/u_cortexm0/u_logic/U3064/Y (INV_X1_A7TULL)    0.262    0.275    6.067 f
  u_cortexm0integration/u_cortexm0/u_logic/n2007 (net)     3       0.000      6.067 f
  u_cortexm0integration/u_cortexm0/u_logic/U3066/S0 (MXI2_X1_A7TULL)    0.262    0.000 *    6.067 f
  u_cortexm0integration/u_cortexm0/u_logic/U3066/Y (MXI2_X1_A7TULL)    0.278    0.339    6.407 f
  u_cortexm0integration/u_cortexm0/u_logic/n1949 (net)     2       0.000      6.407 f
  u_cortexm0integration/u_cortexm0/u_logic/U3068/AN (NOR2B_X1_A7TULL)    0.278    0.000 *    6.407 f
  u_cortexm0integration/u_cortexm0/u_logic/U3068/Y (NOR2B_X1_A7TULL)    0.173    0.352    6.758 f
  u_cortexm0integration/u_cortexm0/u_logic/n1906 (net)     2       0.000      6.758 f
  u_cortexm0integration/u_cortexm0/u_logic/U3069/A0N (OAI2BB1_X1_A7TULL)    0.173    0.000 *    6.758 f
  u_cortexm0integration/u_cortexm0/u_logic/U3069/Y (OAI2BB1_X1_A7TULL)    0.178    0.358    7.116 f
  u_cortexm0integration/u_cortexm0/u_logic/n1904 (net)     1       0.000      7.116 f
  u_cortexm0integration/u_cortexm0/u_logic/U3070/C0 (OAI211_X1_A7TULL)    0.178    0.000 *    7.116 f
  u_cortexm0integration/u_cortexm0/u_logic/U3070/Y (OAI211_X1_A7TULL)    0.457    0.196    7.312 r
  u_cortexm0integration/u_cortexm0/u_logic/n5368 (net)     2       0.000      7.312 r
  u_cortexm0integration/u_cortexm0/u_logic/U3071/B (NAND2_X1_A7TULL)    0.457    0.000 *    7.312 r
  u_cortexm0integration/u_cortexm0/u_logic/U3071/Y (NAND2_X1_A7TULL)    0.346    0.334    7.645 f
  u_cortexm0integration/u_cortexm0/u_logic/n5370 (net)     4       0.000      7.645 f
  u_cortexm0integration/u_cortexm0/u_logic/U3072/A (INV_X1_A7TULL)    0.346    0.000 *    7.645 f
  u_cortexm0integration/u_cortexm0/u_logic/U3072/Y (INV_X1_A7TULL)    0.281    0.284    7.929 r
  u_cortexm0integration/u_cortexm0/u_logic/n2012 (net)     3       0.000      7.929 r
  u_cortexm0integration/u_cortexm0/u_logic/U3073/S0 (MXI2_X1_A7TULL)    0.281    0.000 *    7.929 r
  u_cortexm0integration/u_cortexm0/u_logic/U3073/Y (MXI2_X1_A7TULL)    0.481    0.331    8.260 r
  u_cortexm0integration/u_cortexm0/u_logic/n1957 (net)     3       0.000      8.260 r
  u_cortexm0integration/u_cortexm0/u_logic/U3124/B0 (OAI2B2_X1_A7TULL)    0.481    0.000 *    8.260 r
  u_cortexm0integration/u_cortexm0/u_logic/U3124/Y (OAI2B2_X1_A7TULL)    0.211    0.304    8.564 f
  u_cortexm0integration/u_cortexm0/u_logic/n1951 (net)     1       0.000      8.564 f
  u_cortexm0integration/u_cortexm0/u_logic/U3125/B0 (OAI2BB1_X1_A7TULL)    0.211    0.000 *    8.564 f
  u_cortexm0integration/u_cortexm0/u_logic/U3125/Y (OAI2BB1_X1_A7TULL)    0.142    0.160    8.724 r
  u_cortexm0integration/u_cortexm0/u_logic/n1953 (net)     1       0.000      8.724 r
  u_cortexm0integration/u_cortexm0/u_logic/U3126/B (NOR2_X1_A7TULL)    0.142    0.000 *    8.724 r
  u_cortexm0integration/u_cortexm0/u_logic/U3126/Y (NOR2_X1_A7TULL)    0.168    0.147    8.871 f
  u_cortexm0integration/u_cortexm0/u_logic/n2247 (net)     2       0.000      8.871 f
  u_cortexm0integration/u_cortexm0/u_logic/U3127/B (NOR2_X2_A7TULL)    0.168    0.000 *    8.871 f
  u_cortexm0integration/u_cortexm0/u_logic/U3127/Y (NOR2_X2_A7TULL)    0.542    0.403    9.274 r
  u_cortexm0integration/u_cortexm0/u_logic/n5379 (net)     6       0.000      9.274 r
  u_cortexm0integration/u_cortexm0/u_logic/U3128/A (INV_X1_A7TULL)    0.542    0.000 *    9.274 r
  u_cortexm0integration/u_cortexm0/u_logic/U3128/Y (INV_X1_A7TULL)    0.279    0.289    9.563 f
  u_cortexm0integration/u_cortexm0/u_logic/n5376 (net)     3       0.000      9.563 f
  u_cortexm0integration/u_cortexm0/u_logic/U3129/S0 (MXI2_X1_A7TULL)    0.279    0.000 *    9.563 f
  u_cortexm0integration/u_cortexm0/u_logic/U3129/Y (MXI2_X1_A7TULL)    0.323    0.369    9.932 f
  u_cortexm0integration/u_cortexm0/u_logic/n1967 (net)     3       0.000      9.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3132/A0 (OAI21_X1_A7TULL)    0.323    0.000 *    9.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3132/Y (OAI21_X1_A7TULL)    0.262    0.277   10.210 r
  u_cortexm0integration/u_cortexm0/u_logic/n1963 (net)     1       0.000     10.210 r
  u_cortexm0integration/u_cortexm0/u_logic/U3133/B1 (OAI2BB2_X1_A7TULL)    0.262    0.000 *   10.210 r
  u_cortexm0integration/u_cortexm0/u_logic/U3133/Y (OAI2BB2_X1_A7TULL)    0.222    0.247   10.457 f
  u_cortexm0integration/u_cortexm0/u_logic/n1965 (net)     1       0.000     10.457 f
  u_cortexm0integration/u_cortexm0/u_logic/U3134/A (NAND2_X2_A7TULL)    0.222    0.000 *   10.457 f
  u_cortexm0integration/u_cortexm0/u_logic/U3134/Y (NAND2_X2_A7TULL)    0.181    0.175   10.632 r
  u_cortexm0integration/u_cortexm0/u_logic/n2070 (net)     2       0.000     10.632 r
  u_cortexm0integration/u_cortexm0/u_logic/U3135/B (NAND2_X2_A7TULL)    0.181    0.000 *   10.632 r
  u_cortexm0integration/u_cortexm0/u_logic/U3135/Y (NAND2_X2_A7TULL)    0.278    0.233   10.864 f
  u_cortexm0integration/u_cortexm0/u_logic/n5382 (net)     7       0.000     10.864 f
  u_cortexm0integration/u_cortexm0/u_logic/U3136/A (INV_X2_A7TULL)    0.278    0.000 *   10.864 f
  u_cortexm0integration/u_cortexm0/u_logic/U3136/Y (INV_X2_A7TULL)    0.284    0.267   11.132 r
  u_cortexm0integration/u_cortexm0/u_logic/n5393 (net)     5       0.000     11.132 r
  u_cortexm0integration/u_cortexm0/u_logic/U3137/S0 (MXI2_X1_A7TULL)    0.284    0.000 *   11.132 r
  u_cortexm0integration/u_cortexm0/u_logic/U3137/Y (MXI2_X1_A7TULL)    0.406    0.295   11.427 f
  u_cortexm0integration/u_cortexm0/u_logic/n1973 (net)     3       0.000     11.427 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/A1 (OAI211_X1_A7TULL)    0.406    0.000 *   11.427 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/Y (OAI211_X1_A7TULL)    0.382    0.396   11.823 r
  u_cortexm0integration/u_cortexm0/u_logic/n1971 (net)     1       0.000     11.823 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/B0 (OAI2BB1_X2_A7TULL)    0.382    0.000 *   11.823 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/Y (OAI2BB1_X2_A7TULL)    0.125    0.142   11.965 f
  u_cortexm0integration/u_cortexm0/u_logic/n1972 (net)     1       0.000     11.965 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/A0N (OAI2BB1_X2_A7TULL)    0.125    0.000 *   11.965 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/Y (OAI2BB1_X2_A7TULL)    0.271    0.383   12.348 f
  u_cortexm0integration/u_cortexm0/u_logic/n2071 (net)     4       0.000     12.348 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/S0 (MXI2_X1_A7TULL)    0.271    0.000 *   12.348 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/Y (MXI2_X1_A7TULL)    0.323    0.362   12.711 f
  u_cortexm0integration/u_cortexm0/u_logic/n2592 (net)     3       0.000     12.711 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/A0N (OAI2BB1_X2_A7TULL)    0.323    0.000 *   12.711 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/Y (OAI2BB1_X2_A7TULL)    0.128    0.365   13.076 f
  u_cortexm0integration/u_cortexm0/u_logic/n1976 (net)     1       0.000     13.076 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/A1 (OAI22_X1_A7TULL)    0.128    0.000 *   13.076 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/Y (OAI22_X1_A7TULL)    0.353    0.209   13.285 r
  u_cortexm0integration/u_cortexm0/u_logic/n1977 (net)     1       0.000     13.285 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/B0 (OAI21_X1_A7TULL)    0.353    0.000 *   13.285 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/Y (OAI21_X1_A7TULL)    0.233    0.254   13.539 f
  u_cortexm0integration/u_cortexm0/u_logic/n2015 (net)     2       0.000     13.539 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/B0 (OAI21_X1_A7TULL)    0.233    0.000 *   13.539 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/Y (OAI21_X1_A7TULL)    0.544    0.238   13.778 r
  u_cortexm0integration/u_cortexm0/u_logic/n2593 (net)     4       0.000     13.778 r
  u_cortexm0integration/u_cortexm0/u_logic/U3270/B (NAND2_X1_A7TULL)    0.544    0.000 *   13.778 r
  u_cortexm0integration/u_cortexm0/u_logic/U3270/Y (NAND2_X1_A7TULL)    0.425    0.397   14.175 f
  u_cortexm0integration/u_cortexm0/u_logic/n2647 (net)     3       0.000     14.175 f
  u_cortexm0integration/u_cortexm0/u_logic/U3271/A (INV_X1_A7TULL)    0.425    0.000 *   14.175 f
  u_cortexm0integration/u_cortexm0/u_logic/U3271/Y (INV_X1_A7TULL)    0.286    0.303   14.478 r
  u_cortexm0integration/u_cortexm0/u_logic/n2251 (net)     2       0.000     14.478 r
  u_cortexm0integration/u_cortexm0/u_logic/U3272/B (NAND2_X2_A7TULL)    0.286    0.000 *   14.478 r
  u_cortexm0integration/u_cortexm0/u_logic/U3272/Y (NAND2_X2_A7TULL)    0.286    0.218   14.695 f
  u_cortexm0integration/u_cortexm0/u_logic/n2604 (net)     2       0.000     14.695 f
  u_cortexm0integration/u_cortexm0/u_logic/U3274/A (AND3_X1_A7TULL)    0.286    0.000 *   14.696 f
  u_cortexm0integration/u_cortexm0/u_logic/U3274/Y (AND3_X1_A7TULL)    0.171    0.415   15.110 f
  u_cortexm0integration/u_cortexm0/u_logic/n2254 (net)     2       0.000     15.110 f
  u_cortexm0integration/u_cortexm0/u_logic/U3275/B0 (OAI21_X1_A7TULL)    0.171    0.000 *   15.111 f
  u_cortexm0integration/u_cortexm0/u_logic/U3275/Y (OAI21_X1_A7TULL)    0.752    0.274   15.385 r
  u_cortexm0integration/u_cortexm0/u_logic/n7594 (net)     4       0.000     15.385 r
  u_cortexm0integration/u_cortexm0/u_logic/U3288/A0 (OAI22_X1_A7TULL)    0.752    0.000 *   15.385 r
  u_cortexm0integration/u_cortexm0/u_logic/U3288/Y (OAI22_X1_A7TULL)    0.277    0.308   15.693 f
  u_cortexm0integration/u_cortexm0/u_logic/n2098 (net)     1       0.000     15.693 f
  u_cortexm0integration/u_cortexm0/u_logic/U3307/A (NOR2_X1_A7TULL)    0.277    0.000 *   15.693 f
  u_cortexm0integration/u_cortexm0/u_logic/U3307/Y (NOR2_X1_A7TULL)    0.296    0.268   15.961 r
  u_cortexm0integration/u_cortexm0/u_logic/n2099 (net)     1       0.000     15.961 r
  u_cortexm0integration/u_cortexm0/u_logic/U3308/B (NAND2_X2_A7TULL)    0.296    0.000 *   15.961 r
  u_cortexm0integration/u_cortexm0/u_logic/U3308/Y (NAND2_X2_A7TULL)    0.373    0.314   16.275 f
  u_cortexm0integration/u_cortexm0/u_logic/n5626 (net)     6       0.000     16.275 f
  u_cortexm0integration/u_cortexm0/u_logic/U3377/A0 (OAI21_X1_A7TULL)    0.373    0.001 *   16.275 f
  u_cortexm0integration/u_cortexm0/u_logic/U3377/Y (OAI21_X1_A7TULL)    0.309    0.322   16.597 r
  u_cortexm0integration/u_cortexm0/u_logic/n2160 (net)     1       0.000     16.597 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/B (NAND3_X2_A7TULL)    0.309    0.000 *   16.597 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/Y (NAND3_X2_A7TULL)    0.268    0.258   16.856 f
  u_cortexm0integration/u_cortexm0/u_logic/n2755 (net)     3       0.000     16.856 f
  u_cortexm0integration/u_cortexm0/u_logic/U64/B0 (OA21_X1_A7TULL)    0.268    0.000 *   16.856 f
  u_cortexm0integration/u_cortexm0/u_logic/U64/Y (OA21_X1_A7TULL)    0.216    0.380   17.236 f
  u_cortexm0integration/u_cortexm0/u_logic/n7642 (net)     2       0.000     17.236 f
  u_cortexm0integration/u_cortexm0/u_logic/U3381/B0 (OAI21_X1_A7TULL)    0.216    0.000 *   17.236 f
  u_cortexm0integration/u_cortexm0/u_logic/U3381/Y (OAI21_X1_A7TULL)    0.658    0.265   17.501 r
  u_cortexm0integration/u_cortexm0/u_logic/n6246 (net)     4       0.000     17.501 r
  u_cortexm0integration/u_cortexm0/u_logic/U7402/B (NAND4B_X1_A7TULL)    0.658    0.000 *   17.501 r
  u_cortexm0integration/u_cortexm0/u_logic/U7402/Y (NAND4B_X1_A7TULL)    1.624    1.163   18.664 f
  u_cortexm0integration/u_cortexm0/u_logic/n7399 (net)     3       0.000     18.664 f
  u_cortexm0integration/u_cortexm0/u_logic/U8180/AN (NAND2B_X2_A7TULL)    1.624    0.002 *   18.666 f
  u_cortexm0integration/u_cortexm0/u_logic/U8180/Y (NAND2B_X2_A7TULL)    1.312    1.427   20.093 f
  u_cortexm0integration/u_cortexm0/u_logic/Dnc775 (net)    16      0.000     20.093 f
  u_cortexm0integration/u_cortexm0/u_logic/U8185/B (MX2_X1_A7TULL)    1.312    0.007 *   20.100 f
  u_cortexm0integration/u_cortexm0/u_logic/U8185/Y (MX2_X1_A7TULL)    0.164    0.733   20.833 f
  u_cortexm0integration/u_cortexm0/u_logic/n8392 (net)     1       0.000     20.833 f
  u_cortexm0integration/u_cortexm0/u_logic/Uyol85_reg/D (SDFFSQ_X2_A7TULL)    0.164    0.000 *   20.833 f
  data arrival time                                                          20.833

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Uyol85_reg/CK (SDFFSQ_X2_A7TULL)    0.000   21.800 r
  library setup time                                              -0.626     21.174
  data required time                                                         21.174
  ------------------------------------------------------------------------------------
  data required time                                                         21.174
  data arrival time                                                         -20.833
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 0.341


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Bewl85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Sxil85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Bewl85_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Bewl85_reg/Q (SDFFRQ_X1_A7TULL)    1.333    1.280    3.280 r
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[1] (net)     6    0.000     3.280 r
  u_cortexm0integration/u_cortexm0/u_logic/U3048/B0 (AOI22_X1_A7TULL)    1.333    0.001 *    3.281 r
  u_cortexm0integration/u_cortexm0/u_logic/U3048/Y (AOI22_X1_A7TULL)    0.464    0.510    3.791 f
  u_cortexm0integration/u_cortexm0/u_logic/n1890 (net)     1       0.000      3.791 f
  u_cortexm0integration/u_cortexm0/u_logic/U3050/A0 (OAI211_X2_A7TULL)    0.464    0.000 *    3.791 f
  u_cortexm0integration/u_cortexm0/u_logic/U3050/Y (OAI211_X2_A7TULL)    0.604    0.552    4.343 r
  u_cortexm0integration/u_cortexm0/u_logic/n2009 (net)     3       0.000      4.343 r
  u_cortexm0integration/u_cortexm0/u_logic/U3051/S0 (MXI2_X1_A7TULL)    0.604    0.000 *    4.343 r
  u_cortexm0integration/u_cortexm0/u_logic/U3051/Y (MXI2_X1_A7TULL)    0.511    0.369    4.711 r
  u_cortexm0integration/u_cortexm0/u_logic/n1899 (net)     2       0.000      4.711 r
  u_cortexm0integration/u_cortexm0/u_logic/U3059/A (INV_X1_A7TULL)    0.511    0.000 *    4.711 r
  u_cortexm0integration/u_cortexm0/u_logic/U3059/Y (INV_X1_A7TULL)    0.192    0.191    4.902 f
  u_cortexm0integration/u_cortexm0/u_logic/n1893 (net)     2       0.000      4.902 f
  u_cortexm0integration/u_cortexm0/u_logic/U3061/A1 (OAI21_X1_A7TULL)    0.192    0.000 *    4.902 f
  u_cortexm0integration/u_cortexm0/u_logic/U3061/Y (OAI21_X1_A7TULL)    0.281    0.254    5.156 r
  u_cortexm0integration/u_cortexm0/u_logic/n1894 (net)     1       0.000      5.156 r
  u_cortexm0integration/u_cortexm0/u_logic/U3062/B1 (OAI2BB2_X1_A7TULL)    0.281    0.000 *    5.156 r
  u_cortexm0integration/u_cortexm0/u_logic/U3062/Y (OAI2BB2_X1_A7TULL)    0.204    0.233    5.389 f
  u_cortexm0integration/u_cortexm0/u_logic/n1896 (net)     1       0.000      5.389 f
  u_cortexm0integration/u_cortexm0/u_logic/U3063/A0 (AOI2B1_X1_A7TULL)    0.204    0.000 *    5.389 f
  u_cortexm0integration/u_cortexm0/u_logic/U3063/Y (AOI2B1_X1_A7TULL)    0.485    0.404    5.793 r
  u_cortexm0integration/u_cortexm0/u_logic/n5369 (net)     3       0.000      5.793 r
  u_cortexm0integration/u_cortexm0/u_logic/U3064/A (INV_X1_A7TULL)    0.485    0.000 *    5.793 r
  u_cortexm0integration/u_cortexm0/u_logic/U3064/Y (INV_X1_A7TULL)    0.262    0.275    6.067 f
  u_cortexm0integration/u_cortexm0/u_logic/n2007 (net)     3       0.000      6.067 f
  u_cortexm0integration/u_cortexm0/u_logic/U3066/S0 (MXI2_X1_A7TULL)    0.262    0.000 *    6.067 f
  u_cortexm0integration/u_cortexm0/u_logic/U3066/Y (MXI2_X1_A7TULL)    0.278    0.339    6.407 f
  u_cortexm0integration/u_cortexm0/u_logic/n1949 (net)     2       0.000      6.407 f
  u_cortexm0integration/u_cortexm0/u_logic/U3068/AN (NOR2B_X1_A7TULL)    0.278    0.000 *    6.407 f
  u_cortexm0integration/u_cortexm0/u_logic/U3068/Y (NOR2B_X1_A7TULL)    0.173    0.352    6.758 f
  u_cortexm0integration/u_cortexm0/u_logic/n1906 (net)     2       0.000      6.758 f
  u_cortexm0integration/u_cortexm0/u_logic/U3069/A0N (OAI2BB1_X1_A7TULL)    0.173    0.000 *    6.758 f
  u_cortexm0integration/u_cortexm0/u_logic/U3069/Y (OAI2BB1_X1_A7TULL)    0.178    0.358    7.116 f
  u_cortexm0integration/u_cortexm0/u_logic/n1904 (net)     1       0.000      7.116 f
  u_cortexm0integration/u_cortexm0/u_logic/U3070/C0 (OAI211_X1_A7TULL)    0.178    0.000 *    7.116 f
  u_cortexm0integration/u_cortexm0/u_logic/U3070/Y (OAI211_X1_A7TULL)    0.457    0.196    7.312 r
  u_cortexm0integration/u_cortexm0/u_logic/n5368 (net)     2       0.000      7.312 r
  u_cortexm0integration/u_cortexm0/u_logic/U3071/B (NAND2_X1_A7TULL)    0.457    0.000 *    7.312 r
  u_cortexm0integration/u_cortexm0/u_logic/U3071/Y (NAND2_X1_A7TULL)    0.346    0.334    7.645 f
  u_cortexm0integration/u_cortexm0/u_logic/n5370 (net)     4       0.000      7.645 f
  u_cortexm0integration/u_cortexm0/u_logic/U3072/A (INV_X1_A7TULL)    0.346    0.000 *    7.645 f
  u_cortexm0integration/u_cortexm0/u_logic/U3072/Y (INV_X1_A7TULL)    0.281    0.284    7.929 r
  u_cortexm0integration/u_cortexm0/u_logic/n2012 (net)     3       0.000      7.929 r
  u_cortexm0integration/u_cortexm0/u_logic/U3073/S0 (MXI2_X1_A7TULL)    0.281    0.000 *    7.929 r
  u_cortexm0integration/u_cortexm0/u_logic/U3073/Y (MXI2_X1_A7TULL)    0.481    0.331    8.260 r
  u_cortexm0integration/u_cortexm0/u_logic/n1957 (net)     3       0.000      8.260 r
  u_cortexm0integration/u_cortexm0/u_logic/U3124/B0 (OAI2B2_X1_A7TULL)    0.481    0.000 *    8.260 r
  u_cortexm0integration/u_cortexm0/u_logic/U3124/Y (OAI2B2_X1_A7TULL)    0.211    0.304    8.564 f
  u_cortexm0integration/u_cortexm0/u_logic/n1951 (net)     1       0.000      8.564 f
  u_cortexm0integration/u_cortexm0/u_logic/U3125/B0 (OAI2BB1_X1_A7TULL)    0.211    0.000 *    8.564 f
  u_cortexm0integration/u_cortexm0/u_logic/U3125/Y (OAI2BB1_X1_A7TULL)    0.142    0.160    8.724 r
  u_cortexm0integration/u_cortexm0/u_logic/n1953 (net)     1       0.000      8.724 r
  u_cortexm0integration/u_cortexm0/u_logic/U3126/B (NOR2_X1_A7TULL)    0.142    0.000 *    8.724 r
  u_cortexm0integration/u_cortexm0/u_logic/U3126/Y (NOR2_X1_A7TULL)    0.168    0.147    8.871 f
  u_cortexm0integration/u_cortexm0/u_logic/n2247 (net)     2       0.000      8.871 f
  u_cortexm0integration/u_cortexm0/u_logic/U3127/B (NOR2_X2_A7TULL)    0.168    0.000 *    8.871 f
  u_cortexm0integration/u_cortexm0/u_logic/U3127/Y (NOR2_X2_A7TULL)    0.542    0.403    9.274 r
  u_cortexm0integration/u_cortexm0/u_logic/n5379 (net)     6       0.000      9.274 r
  u_cortexm0integration/u_cortexm0/u_logic/U3128/A (INV_X1_A7TULL)    0.542    0.000 *    9.274 r
  u_cortexm0integration/u_cortexm0/u_logic/U3128/Y (INV_X1_A7TULL)    0.279    0.289    9.563 f
  u_cortexm0integration/u_cortexm0/u_logic/n5376 (net)     3       0.000      9.563 f
  u_cortexm0integration/u_cortexm0/u_logic/U3129/S0 (MXI2_X1_A7TULL)    0.279    0.000 *    9.563 f
  u_cortexm0integration/u_cortexm0/u_logic/U3129/Y (MXI2_X1_A7TULL)    0.323    0.369    9.932 f
  u_cortexm0integration/u_cortexm0/u_logic/n1967 (net)     3       0.000      9.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3132/A0 (OAI21_X1_A7TULL)    0.323    0.000 *    9.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3132/Y (OAI21_X1_A7TULL)    0.262    0.277   10.210 r
  u_cortexm0integration/u_cortexm0/u_logic/n1963 (net)     1       0.000     10.210 r
  u_cortexm0integration/u_cortexm0/u_logic/U3133/B1 (OAI2BB2_X1_A7TULL)    0.262    0.000 *   10.210 r
  u_cortexm0integration/u_cortexm0/u_logic/U3133/Y (OAI2BB2_X1_A7TULL)    0.222    0.247   10.457 f
  u_cortexm0integration/u_cortexm0/u_logic/n1965 (net)     1       0.000     10.457 f
  u_cortexm0integration/u_cortexm0/u_logic/U3134/A (NAND2_X2_A7TULL)    0.222    0.000 *   10.457 f
  u_cortexm0integration/u_cortexm0/u_logic/U3134/Y (NAND2_X2_A7TULL)    0.181    0.175   10.632 r
  u_cortexm0integration/u_cortexm0/u_logic/n2070 (net)     2       0.000     10.632 r
  u_cortexm0integration/u_cortexm0/u_logic/U3135/B (NAND2_X2_A7TULL)    0.181    0.000 *   10.632 r
  u_cortexm0integration/u_cortexm0/u_logic/U3135/Y (NAND2_X2_A7TULL)    0.278    0.233   10.864 f
  u_cortexm0integration/u_cortexm0/u_logic/n5382 (net)     7       0.000     10.864 f
  u_cortexm0integration/u_cortexm0/u_logic/U3136/A (INV_X2_A7TULL)    0.278    0.000 *   10.864 f
  u_cortexm0integration/u_cortexm0/u_logic/U3136/Y (INV_X2_A7TULL)    0.284    0.267   11.132 r
  u_cortexm0integration/u_cortexm0/u_logic/n5393 (net)     5       0.000     11.132 r
  u_cortexm0integration/u_cortexm0/u_logic/U3137/S0 (MXI2_X1_A7TULL)    0.284    0.000 *   11.132 r
  u_cortexm0integration/u_cortexm0/u_logic/U3137/Y (MXI2_X1_A7TULL)    0.406    0.295   11.427 f
  u_cortexm0integration/u_cortexm0/u_logic/n1973 (net)     3       0.000     11.427 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/A1 (OAI211_X1_A7TULL)    0.406    0.000 *   11.427 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/Y (OAI211_X1_A7TULL)    0.382    0.396   11.823 r
  u_cortexm0integration/u_cortexm0/u_logic/n1971 (net)     1       0.000     11.823 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/B0 (OAI2BB1_X2_A7TULL)    0.382    0.000 *   11.823 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/Y (OAI2BB1_X2_A7TULL)    0.125    0.142   11.965 f
  u_cortexm0integration/u_cortexm0/u_logic/n1972 (net)     1       0.000     11.965 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/A0N (OAI2BB1_X2_A7TULL)    0.125    0.000 *   11.965 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/Y (OAI2BB1_X2_A7TULL)    0.271    0.383   12.348 f
  u_cortexm0integration/u_cortexm0/u_logic/n2071 (net)     4       0.000     12.348 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/S0 (MXI2_X1_A7TULL)    0.271    0.000 *   12.348 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/Y (MXI2_X1_A7TULL)    0.323    0.362   12.711 f
  u_cortexm0integration/u_cortexm0/u_logic/n2592 (net)     3       0.000     12.711 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/A0N (OAI2BB1_X2_A7TULL)    0.323    0.000 *   12.711 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/Y (OAI2BB1_X2_A7TULL)    0.128    0.365   13.076 f
  u_cortexm0integration/u_cortexm0/u_logic/n1976 (net)     1       0.000     13.076 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/A1 (OAI22_X1_A7TULL)    0.128    0.000 *   13.076 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/Y (OAI22_X1_A7TULL)    0.353    0.209   13.285 r
  u_cortexm0integration/u_cortexm0/u_logic/n1977 (net)     1       0.000     13.285 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/B0 (OAI21_X1_A7TULL)    0.353    0.000 *   13.285 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/Y (OAI21_X1_A7TULL)    0.233    0.254   13.539 f
  u_cortexm0integration/u_cortexm0/u_logic/n2015 (net)     2       0.000     13.539 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/B0 (OAI21_X1_A7TULL)    0.233    0.000 *   13.539 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/Y (OAI21_X1_A7TULL)    0.544    0.238   13.778 r
  u_cortexm0integration/u_cortexm0/u_logic/n2593 (net)     4       0.000     13.778 r
  u_cortexm0integration/u_cortexm0/u_logic/U3270/B (NAND2_X1_A7TULL)    0.544    0.000 *   13.778 r
  u_cortexm0integration/u_cortexm0/u_logic/U3270/Y (NAND2_X1_A7TULL)    0.425    0.397   14.175 f
  u_cortexm0integration/u_cortexm0/u_logic/n2647 (net)     3       0.000     14.175 f
  u_cortexm0integration/u_cortexm0/u_logic/U3271/A (INV_X1_A7TULL)    0.425    0.000 *   14.175 f
  u_cortexm0integration/u_cortexm0/u_logic/U3271/Y (INV_X1_A7TULL)    0.286    0.303   14.478 r
  u_cortexm0integration/u_cortexm0/u_logic/n2251 (net)     2       0.000     14.478 r
  u_cortexm0integration/u_cortexm0/u_logic/U3272/B (NAND2_X2_A7TULL)    0.286    0.000 *   14.478 r
  u_cortexm0integration/u_cortexm0/u_logic/U3272/Y (NAND2_X2_A7TULL)    0.286    0.218   14.695 f
  u_cortexm0integration/u_cortexm0/u_logic/n2604 (net)     2       0.000     14.695 f
  u_cortexm0integration/u_cortexm0/u_logic/U3274/A (AND3_X1_A7TULL)    0.286    0.000 *   14.696 f
  u_cortexm0integration/u_cortexm0/u_logic/U3274/Y (AND3_X1_A7TULL)    0.171    0.415   15.110 f
  u_cortexm0integration/u_cortexm0/u_logic/n2254 (net)     2       0.000     15.110 f
  u_cortexm0integration/u_cortexm0/u_logic/U3275/B0 (OAI21_X1_A7TULL)    0.171    0.000 *   15.111 f
  u_cortexm0integration/u_cortexm0/u_logic/U3275/Y (OAI21_X1_A7TULL)    0.752    0.274   15.385 r
  u_cortexm0integration/u_cortexm0/u_logic/n7594 (net)     4       0.000     15.385 r
  u_cortexm0integration/u_cortexm0/u_logic/U3288/A0 (OAI22_X1_A7TULL)    0.752    0.000 *   15.385 r
  u_cortexm0integration/u_cortexm0/u_logic/U3288/Y (OAI22_X1_A7TULL)    0.277    0.308   15.693 f
  u_cortexm0integration/u_cortexm0/u_logic/n2098 (net)     1       0.000     15.693 f
  u_cortexm0integration/u_cortexm0/u_logic/U3307/A (NOR2_X1_A7TULL)    0.277    0.000 *   15.693 f
  u_cortexm0integration/u_cortexm0/u_logic/U3307/Y (NOR2_X1_A7TULL)    0.296    0.268   15.961 r
  u_cortexm0integration/u_cortexm0/u_logic/n2099 (net)     1       0.000     15.961 r
  u_cortexm0integration/u_cortexm0/u_logic/U3308/B (NAND2_X2_A7TULL)    0.296    0.000 *   15.961 r
  u_cortexm0integration/u_cortexm0/u_logic/U3308/Y (NAND2_X2_A7TULL)    0.373    0.314   16.275 f
  u_cortexm0integration/u_cortexm0/u_logic/n5626 (net)     6       0.000     16.275 f
  u_cortexm0integration/u_cortexm0/u_logic/U3377/A0 (OAI21_X1_A7TULL)    0.373    0.001 *   16.275 f
  u_cortexm0integration/u_cortexm0/u_logic/U3377/Y (OAI21_X1_A7TULL)    0.309    0.322   16.597 r
  u_cortexm0integration/u_cortexm0/u_logic/n2160 (net)     1       0.000     16.597 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/B (NAND3_X2_A7TULL)    0.309    0.000 *   16.597 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/Y (NAND3_X2_A7TULL)    0.268    0.258   16.856 f
  u_cortexm0integration/u_cortexm0/u_logic/n2755 (net)     3       0.000     16.856 f
  u_cortexm0integration/u_cortexm0/u_logic/U64/B0 (OA21_X1_A7TULL)    0.268    0.000 *   16.856 f
  u_cortexm0integration/u_cortexm0/u_logic/U64/Y (OA21_X1_A7TULL)    0.216    0.380   17.236 f
  u_cortexm0integration/u_cortexm0/u_logic/n7642 (net)     2       0.000     17.236 f
  u_cortexm0integration/u_cortexm0/u_logic/U3381/B0 (OAI21_X1_A7TULL)    0.216    0.000 *   17.236 f
  u_cortexm0integration/u_cortexm0/u_logic/U3381/Y (OAI21_X1_A7TULL)    0.658    0.265   17.501 r
  u_cortexm0integration/u_cortexm0/u_logic/n6246 (net)     4       0.000     17.501 r
  u_cortexm0integration/u_cortexm0/u_logic/U7402/B (NAND4B_X1_A7TULL)    0.658    0.000 *   17.501 r
  u_cortexm0integration/u_cortexm0/u_logic/U7402/Y (NAND4B_X1_A7TULL)    1.624    1.163   18.664 f
  u_cortexm0integration/u_cortexm0/u_logic/n7399 (net)     3       0.000     18.664 f
  u_cortexm0integration/u_cortexm0/u_logic/U8180/AN (NAND2B_X2_A7TULL)    1.624    0.002 *   18.666 f
  u_cortexm0integration/u_cortexm0/u_logic/U8180/Y (NAND2B_X2_A7TULL)    1.312    1.427   20.093 f
  u_cortexm0integration/u_cortexm0/u_logic/Dnc775 (net)    16      0.000     20.093 f
  u_cortexm0integration/u_cortexm0/u_logic/U8187/B (MX2_X1_A7TULL)    1.312    0.002 *   20.095 f
  u_cortexm0integration/u_cortexm0/u_logic/U8187/Y (MX2_X1_A7TULL)    0.156    0.725   20.820 f
  u_cortexm0integration/u_cortexm0/u_logic/n8395 (net)     1       0.000     20.820 f
  u_cortexm0integration/u_cortexm0/u_logic/Sxil85_reg/D (SDFFSQ_X2_A7TULL)    0.156    0.000 *   20.820 f
  data arrival time                                                          20.820

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Sxil85_reg/CK (SDFFSQ_X2_A7TULL)    0.000   21.800 r
  library setup time                                              -0.624     21.176
  data required time                                                         21.176
  ------------------------------------------------------------------------------------
  data required time                                                         21.176
  data arrival time                                                         -20.820
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 0.357


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Bewl85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Pxjl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Bewl85_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Bewl85_reg/Q (SDFFRQ_X1_A7TULL)    1.333    1.280    3.280 r
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[1] (net)     6    0.000     3.280 r
  u_cortexm0integration/u_cortexm0/u_logic/U3048/B0 (AOI22_X1_A7TULL)    1.333    0.001 *    3.281 r
  u_cortexm0integration/u_cortexm0/u_logic/U3048/Y (AOI22_X1_A7TULL)    0.464    0.510    3.791 f
  u_cortexm0integration/u_cortexm0/u_logic/n1890 (net)     1       0.000      3.791 f
  u_cortexm0integration/u_cortexm0/u_logic/U3050/A0 (OAI211_X2_A7TULL)    0.464    0.000 *    3.791 f
  u_cortexm0integration/u_cortexm0/u_logic/U3050/Y (OAI211_X2_A7TULL)    0.604    0.552    4.343 r
  u_cortexm0integration/u_cortexm0/u_logic/n2009 (net)     3       0.000      4.343 r
  u_cortexm0integration/u_cortexm0/u_logic/U3051/S0 (MXI2_X1_A7TULL)    0.604    0.000 *    4.343 r
  u_cortexm0integration/u_cortexm0/u_logic/U3051/Y (MXI2_X1_A7TULL)    0.511    0.369    4.711 r
  u_cortexm0integration/u_cortexm0/u_logic/n1899 (net)     2       0.000      4.711 r
  u_cortexm0integration/u_cortexm0/u_logic/U3059/A (INV_X1_A7TULL)    0.511    0.000 *    4.711 r
  u_cortexm0integration/u_cortexm0/u_logic/U3059/Y (INV_X1_A7TULL)    0.192    0.191    4.902 f
  u_cortexm0integration/u_cortexm0/u_logic/n1893 (net)     2       0.000      4.902 f
  u_cortexm0integration/u_cortexm0/u_logic/U3061/A1 (OAI21_X1_A7TULL)    0.192    0.000 *    4.902 f
  u_cortexm0integration/u_cortexm0/u_logic/U3061/Y (OAI21_X1_A7TULL)    0.281    0.254    5.156 r
  u_cortexm0integration/u_cortexm0/u_logic/n1894 (net)     1       0.000      5.156 r
  u_cortexm0integration/u_cortexm0/u_logic/U3062/B1 (OAI2BB2_X1_A7TULL)    0.281    0.000 *    5.156 r
  u_cortexm0integration/u_cortexm0/u_logic/U3062/Y (OAI2BB2_X1_A7TULL)    0.204    0.233    5.389 f
  u_cortexm0integration/u_cortexm0/u_logic/n1896 (net)     1       0.000      5.389 f
  u_cortexm0integration/u_cortexm0/u_logic/U3063/A0 (AOI2B1_X1_A7TULL)    0.204    0.000 *    5.389 f
  u_cortexm0integration/u_cortexm0/u_logic/U3063/Y (AOI2B1_X1_A7TULL)    0.485    0.404    5.793 r
  u_cortexm0integration/u_cortexm0/u_logic/n5369 (net)     3       0.000      5.793 r
  u_cortexm0integration/u_cortexm0/u_logic/U3064/A (INV_X1_A7TULL)    0.485    0.000 *    5.793 r
  u_cortexm0integration/u_cortexm0/u_logic/U3064/Y (INV_X1_A7TULL)    0.262    0.275    6.067 f
  u_cortexm0integration/u_cortexm0/u_logic/n2007 (net)     3       0.000      6.067 f
  u_cortexm0integration/u_cortexm0/u_logic/U3066/S0 (MXI2_X1_A7TULL)    0.262    0.000 *    6.067 f
  u_cortexm0integration/u_cortexm0/u_logic/U3066/Y (MXI2_X1_A7TULL)    0.278    0.339    6.407 f
  u_cortexm0integration/u_cortexm0/u_logic/n1949 (net)     2       0.000      6.407 f
  u_cortexm0integration/u_cortexm0/u_logic/U3068/AN (NOR2B_X1_A7TULL)    0.278    0.000 *    6.407 f
  u_cortexm0integration/u_cortexm0/u_logic/U3068/Y (NOR2B_X1_A7TULL)    0.173    0.352    6.758 f
  u_cortexm0integration/u_cortexm0/u_logic/n1906 (net)     2       0.000      6.758 f
  u_cortexm0integration/u_cortexm0/u_logic/U3069/A0N (OAI2BB1_X1_A7TULL)    0.173    0.000 *    6.758 f
  u_cortexm0integration/u_cortexm0/u_logic/U3069/Y (OAI2BB1_X1_A7TULL)    0.178    0.358    7.116 f
  u_cortexm0integration/u_cortexm0/u_logic/n1904 (net)     1       0.000      7.116 f
  u_cortexm0integration/u_cortexm0/u_logic/U3070/C0 (OAI211_X1_A7TULL)    0.178    0.000 *    7.116 f
  u_cortexm0integration/u_cortexm0/u_logic/U3070/Y (OAI211_X1_A7TULL)    0.457    0.196    7.312 r
  u_cortexm0integration/u_cortexm0/u_logic/n5368 (net)     2       0.000      7.312 r
  u_cortexm0integration/u_cortexm0/u_logic/U3071/B (NAND2_X1_A7TULL)    0.457    0.000 *    7.312 r
  u_cortexm0integration/u_cortexm0/u_logic/U3071/Y (NAND2_X1_A7TULL)    0.346    0.334    7.645 f
  u_cortexm0integration/u_cortexm0/u_logic/n5370 (net)     4       0.000      7.645 f
  u_cortexm0integration/u_cortexm0/u_logic/U3072/A (INV_X1_A7TULL)    0.346    0.000 *    7.645 f
  u_cortexm0integration/u_cortexm0/u_logic/U3072/Y (INV_X1_A7TULL)    0.281    0.284    7.929 r
  u_cortexm0integration/u_cortexm0/u_logic/n2012 (net)     3       0.000      7.929 r
  u_cortexm0integration/u_cortexm0/u_logic/U3073/S0 (MXI2_X1_A7TULL)    0.281    0.000 *    7.929 r
  u_cortexm0integration/u_cortexm0/u_logic/U3073/Y (MXI2_X1_A7TULL)    0.481    0.331    8.260 r
  u_cortexm0integration/u_cortexm0/u_logic/n1957 (net)     3       0.000      8.260 r
  u_cortexm0integration/u_cortexm0/u_logic/U3124/B0 (OAI2B2_X1_A7TULL)    0.481    0.000 *    8.260 r
  u_cortexm0integration/u_cortexm0/u_logic/U3124/Y (OAI2B2_X1_A7TULL)    0.211    0.304    8.564 f
  u_cortexm0integration/u_cortexm0/u_logic/n1951 (net)     1       0.000      8.564 f
  u_cortexm0integration/u_cortexm0/u_logic/U3125/B0 (OAI2BB1_X1_A7TULL)    0.211    0.000 *    8.564 f
  u_cortexm0integration/u_cortexm0/u_logic/U3125/Y (OAI2BB1_X1_A7TULL)    0.142    0.160    8.724 r
  u_cortexm0integration/u_cortexm0/u_logic/n1953 (net)     1       0.000      8.724 r
  u_cortexm0integration/u_cortexm0/u_logic/U3126/B (NOR2_X1_A7TULL)    0.142    0.000 *    8.724 r
  u_cortexm0integration/u_cortexm0/u_logic/U3126/Y (NOR2_X1_A7TULL)    0.168    0.147    8.871 f
  u_cortexm0integration/u_cortexm0/u_logic/n2247 (net)     2       0.000      8.871 f
  u_cortexm0integration/u_cortexm0/u_logic/U3127/B (NOR2_X2_A7TULL)    0.168    0.000 *    8.871 f
  u_cortexm0integration/u_cortexm0/u_logic/U3127/Y (NOR2_X2_A7TULL)    0.542    0.403    9.274 r
  u_cortexm0integration/u_cortexm0/u_logic/n5379 (net)     6       0.000      9.274 r
  u_cortexm0integration/u_cortexm0/u_logic/U3128/A (INV_X1_A7TULL)    0.542    0.000 *    9.274 r
  u_cortexm0integration/u_cortexm0/u_logic/U3128/Y (INV_X1_A7TULL)    0.279    0.289    9.563 f
  u_cortexm0integration/u_cortexm0/u_logic/n5376 (net)     3       0.000      9.563 f
  u_cortexm0integration/u_cortexm0/u_logic/U3129/S0 (MXI2_X1_A7TULL)    0.279    0.000 *    9.563 f
  u_cortexm0integration/u_cortexm0/u_logic/U3129/Y (MXI2_X1_A7TULL)    0.323    0.369    9.932 f
  u_cortexm0integration/u_cortexm0/u_logic/n1967 (net)     3       0.000      9.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3132/A0 (OAI21_X1_A7TULL)    0.323    0.000 *    9.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3132/Y (OAI21_X1_A7TULL)    0.262    0.277   10.210 r
  u_cortexm0integration/u_cortexm0/u_logic/n1963 (net)     1       0.000     10.210 r
  u_cortexm0integration/u_cortexm0/u_logic/U3133/B1 (OAI2BB2_X1_A7TULL)    0.262    0.000 *   10.210 r
  u_cortexm0integration/u_cortexm0/u_logic/U3133/Y (OAI2BB2_X1_A7TULL)    0.222    0.247   10.457 f
  u_cortexm0integration/u_cortexm0/u_logic/n1965 (net)     1       0.000     10.457 f
  u_cortexm0integration/u_cortexm0/u_logic/U3134/A (NAND2_X2_A7TULL)    0.222    0.000 *   10.457 f
  u_cortexm0integration/u_cortexm0/u_logic/U3134/Y (NAND2_X2_A7TULL)    0.181    0.175   10.632 r
  u_cortexm0integration/u_cortexm0/u_logic/n2070 (net)     2       0.000     10.632 r
  u_cortexm0integration/u_cortexm0/u_logic/U3135/B (NAND2_X2_A7TULL)    0.181    0.000 *   10.632 r
  u_cortexm0integration/u_cortexm0/u_logic/U3135/Y (NAND2_X2_A7TULL)    0.278    0.233   10.864 f
  u_cortexm0integration/u_cortexm0/u_logic/n5382 (net)     7       0.000     10.864 f
  u_cortexm0integration/u_cortexm0/u_logic/U3136/A (INV_X2_A7TULL)    0.278    0.000 *   10.864 f
  u_cortexm0integration/u_cortexm0/u_logic/U3136/Y (INV_X2_A7TULL)    0.284    0.267   11.132 r
  u_cortexm0integration/u_cortexm0/u_logic/n5393 (net)     5       0.000     11.132 r
  u_cortexm0integration/u_cortexm0/u_logic/U3137/S0 (MXI2_X1_A7TULL)    0.284    0.000 *   11.132 r
  u_cortexm0integration/u_cortexm0/u_logic/U3137/Y (MXI2_X1_A7TULL)    0.406    0.295   11.427 f
  u_cortexm0integration/u_cortexm0/u_logic/n1973 (net)     3       0.000     11.427 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/A1 (OAI211_X1_A7TULL)    0.406    0.000 *   11.427 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/Y (OAI211_X1_A7TULL)    0.382    0.396   11.823 r
  u_cortexm0integration/u_cortexm0/u_logic/n1971 (net)     1       0.000     11.823 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/B0 (OAI2BB1_X2_A7TULL)    0.382    0.000 *   11.823 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/Y (OAI2BB1_X2_A7TULL)    0.125    0.142   11.965 f
  u_cortexm0integration/u_cortexm0/u_logic/n1972 (net)     1       0.000     11.965 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/A0N (OAI2BB1_X2_A7TULL)    0.125    0.000 *   11.965 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/Y (OAI2BB1_X2_A7TULL)    0.271    0.383   12.348 f
  u_cortexm0integration/u_cortexm0/u_logic/n2071 (net)     4       0.000     12.348 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/S0 (MXI2_X1_A7TULL)    0.271    0.000 *   12.348 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/Y (MXI2_X1_A7TULL)    0.323    0.362   12.711 f
  u_cortexm0integration/u_cortexm0/u_logic/n2592 (net)     3       0.000     12.711 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/A0N (OAI2BB1_X2_A7TULL)    0.323    0.000 *   12.711 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/Y (OAI2BB1_X2_A7TULL)    0.128    0.365   13.076 f
  u_cortexm0integration/u_cortexm0/u_logic/n1976 (net)     1       0.000     13.076 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/A1 (OAI22_X1_A7TULL)    0.128    0.000 *   13.076 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/Y (OAI22_X1_A7TULL)    0.353    0.209   13.285 r
  u_cortexm0integration/u_cortexm0/u_logic/n1977 (net)     1       0.000     13.285 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/B0 (OAI21_X1_A7TULL)    0.353    0.000 *   13.285 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/Y (OAI21_X1_A7TULL)    0.233    0.254   13.539 f
  u_cortexm0integration/u_cortexm0/u_logic/n2015 (net)     2       0.000     13.539 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/B0 (OAI21_X1_A7TULL)    0.233    0.000 *   13.539 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/Y (OAI21_X1_A7TULL)    0.544    0.238   13.778 r
  u_cortexm0integration/u_cortexm0/u_logic/n2593 (net)     4       0.000     13.778 r
  u_cortexm0integration/u_cortexm0/u_logic/U3270/B (NAND2_X1_A7TULL)    0.544    0.000 *   13.778 r
  u_cortexm0integration/u_cortexm0/u_logic/U3270/Y (NAND2_X1_A7TULL)    0.425    0.397   14.175 f
  u_cortexm0integration/u_cortexm0/u_logic/n2647 (net)     3       0.000     14.175 f
  u_cortexm0integration/u_cortexm0/u_logic/U3271/A (INV_X1_A7TULL)    0.425    0.000 *   14.175 f
  u_cortexm0integration/u_cortexm0/u_logic/U3271/Y (INV_X1_A7TULL)    0.286    0.303   14.478 r
  u_cortexm0integration/u_cortexm0/u_logic/n2251 (net)     2       0.000     14.478 r
  u_cortexm0integration/u_cortexm0/u_logic/U3272/B (NAND2_X2_A7TULL)    0.286    0.000 *   14.478 r
  u_cortexm0integration/u_cortexm0/u_logic/U3272/Y (NAND2_X2_A7TULL)    0.286    0.218   14.695 f
  u_cortexm0integration/u_cortexm0/u_logic/n2604 (net)     2       0.000     14.695 f
  u_cortexm0integration/u_cortexm0/u_logic/U3274/A (AND3_X1_A7TULL)    0.286    0.000 *   14.696 f
  u_cortexm0integration/u_cortexm0/u_logic/U3274/Y (AND3_X1_A7TULL)    0.171    0.415   15.110 f
  u_cortexm0integration/u_cortexm0/u_logic/n2254 (net)     2       0.000     15.110 f
  u_cortexm0integration/u_cortexm0/u_logic/U3275/B0 (OAI21_X1_A7TULL)    0.171    0.000 *   15.111 f
  u_cortexm0integration/u_cortexm0/u_logic/U3275/Y (OAI21_X1_A7TULL)    0.752    0.274   15.385 r
  u_cortexm0integration/u_cortexm0/u_logic/n7594 (net)     4       0.000     15.385 r
  u_cortexm0integration/u_cortexm0/u_logic/U3288/A0 (OAI22_X1_A7TULL)    0.752    0.000 *   15.385 r
  u_cortexm0integration/u_cortexm0/u_logic/U3288/Y (OAI22_X1_A7TULL)    0.277    0.308   15.693 f
  u_cortexm0integration/u_cortexm0/u_logic/n2098 (net)     1       0.000     15.693 f
  u_cortexm0integration/u_cortexm0/u_logic/U3307/A (NOR2_X1_A7TULL)    0.277    0.000 *   15.693 f
  u_cortexm0integration/u_cortexm0/u_logic/U3307/Y (NOR2_X1_A7TULL)    0.296    0.268   15.961 r
  u_cortexm0integration/u_cortexm0/u_logic/n2099 (net)     1       0.000     15.961 r
  u_cortexm0integration/u_cortexm0/u_logic/U3308/B (NAND2_X2_A7TULL)    0.296    0.000 *   15.961 r
  u_cortexm0integration/u_cortexm0/u_logic/U3308/Y (NAND2_X2_A7TULL)    0.373    0.314   16.275 f
  u_cortexm0integration/u_cortexm0/u_logic/n5626 (net)     6       0.000     16.275 f
  u_cortexm0integration/u_cortexm0/u_logic/U3377/A0 (OAI21_X1_A7TULL)    0.373    0.001 *   16.275 f
  u_cortexm0integration/u_cortexm0/u_logic/U3377/Y (OAI21_X1_A7TULL)    0.309    0.322   16.597 r
  u_cortexm0integration/u_cortexm0/u_logic/n2160 (net)     1       0.000     16.597 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/B (NAND3_X2_A7TULL)    0.309    0.000 *   16.597 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/Y (NAND3_X2_A7TULL)    0.268    0.258   16.856 f
  u_cortexm0integration/u_cortexm0/u_logic/n2755 (net)     3       0.000     16.856 f
  u_cortexm0integration/u_cortexm0/u_logic/U64/B0 (OA21_X1_A7TULL)    0.268    0.000 *   16.856 f
  u_cortexm0integration/u_cortexm0/u_logic/U64/Y (OA21_X1_A7TULL)    0.216    0.380   17.236 f
  u_cortexm0integration/u_cortexm0/u_logic/n7642 (net)     2       0.000     17.236 f
  u_cortexm0integration/u_cortexm0/u_logic/U3381/B0 (OAI21_X1_A7TULL)    0.216    0.000 *   17.236 f
  u_cortexm0integration/u_cortexm0/u_logic/U3381/Y (OAI21_X1_A7TULL)    0.658    0.265   17.501 r
  u_cortexm0integration/u_cortexm0/u_logic/n6246 (net)     4       0.000     17.501 r
  u_cortexm0integration/u_cortexm0/u_logic/U7402/B (NAND4B_X1_A7TULL)    0.658    0.000 *   17.501 r
  u_cortexm0integration/u_cortexm0/u_logic/U7402/Y (NAND4B_X1_A7TULL)    1.624    1.163   18.664 f
  u_cortexm0integration/u_cortexm0/u_logic/n7399 (net)     3       0.000     18.664 f
  u_cortexm0integration/u_cortexm0/u_logic/U8180/AN (NAND2B_X2_A7TULL)    1.624    0.002 *   18.666 f
  u_cortexm0integration/u_cortexm0/u_logic/U8180/Y (NAND2B_X2_A7TULL)    1.312    1.427   20.093 f
  u_cortexm0integration/u_cortexm0/u_logic/Dnc775 (net)    16      0.000     20.093 f
  u_cortexm0integration/u_cortexm0/u_logic/U8183/A (MX2_X1_A7TULL)    1.312    0.001 *   20.094 f
  u_cortexm0integration/u_cortexm0/u_logic/U8183/Y (MX2_X1_A7TULL)    0.159    0.718   20.813 f
  u_cortexm0integration/u_cortexm0/u_logic/n8399 (net)     1       0.000     20.813 f
  u_cortexm0integration/u_cortexm0/u_logic/Pxjl85_reg/D (SDFFSQ_X2_A7TULL)    0.159    0.000 *   20.813 f
  data arrival time                                                          20.813

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Pxjl85_reg/CK (SDFFSQ_X2_A7TULL)    0.000   21.800 r
  library setup time                                              -0.625     21.175
  data required time                                                         21.175
  ------------------------------------------------------------------------------------
  data required time                                                         21.175
  data arrival time                                                         -20.813
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 0.363


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Bewl85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Un5l85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Bewl85_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Bewl85_reg/Q (SDFFRQ_X1_A7TULL)    1.333    1.280    3.280 r
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[1] (net)     6    0.000     3.280 r
  u_cortexm0integration/u_cortexm0/u_logic/U3048/B0 (AOI22_X1_A7TULL)    1.333    0.001 *    3.281 r
  u_cortexm0integration/u_cortexm0/u_logic/U3048/Y (AOI22_X1_A7TULL)    0.464    0.510    3.791 f
  u_cortexm0integration/u_cortexm0/u_logic/n1890 (net)     1       0.000      3.791 f
  u_cortexm0integration/u_cortexm0/u_logic/U3050/A0 (OAI211_X2_A7TULL)    0.464    0.000 *    3.791 f
  u_cortexm0integration/u_cortexm0/u_logic/U3050/Y (OAI211_X2_A7TULL)    0.604    0.552    4.343 r
  u_cortexm0integration/u_cortexm0/u_logic/n2009 (net)     3       0.000      4.343 r
  u_cortexm0integration/u_cortexm0/u_logic/U3051/S0 (MXI2_X1_A7TULL)    0.604    0.000 *    4.343 r
  u_cortexm0integration/u_cortexm0/u_logic/U3051/Y (MXI2_X1_A7TULL)    0.511    0.369    4.711 r
  u_cortexm0integration/u_cortexm0/u_logic/n1899 (net)     2       0.000      4.711 r
  u_cortexm0integration/u_cortexm0/u_logic/U3059/A (INV_X1_A7TULL)    0.511    0.000 *    4.711 r
  u_cortexm0integration/u_cortexm0/u_logic/U3059/Y (INV_X1_A7TULL)    0.192    0.191    4.902 f
  u_cortexm0integration/u_cortexm0/u_logic/n1893 (net)     2       0.000      4.902 f
  u_cortexm0integration/u_cortexm0/u_logic/U3061/A1 (OAI21_X1_A7TULL)    0.192    0.000 *    4.902 f
  u_cortexm0integration/u_cortexm0/u_logic/U3061/Y (OAI21_X1_A7TULL)    0.281    0.254    5.156 r
  u_cortexm0integration/u_cortexm0/u_logic/n1894 (net)     1       0.000      5.156 r
  u_cortexm0integration/u_cortexm0/u_logic/U3062/B1 (OAI2BB2_X1_A7TULL)    0.281    0.000 *    5.156 r
  u_cortexm0integration/u_cortexm0/u_logic/U3062/Y (OAI2BB2_X1_A7TULL)    0.204    0.233    5.389 f
  u_cortexm0integration/u_cortexm0/u_logic/n1896 (net)     1       0.000      5.389 f
  u_cortexm0integration/u_cortexm0/u_logic/U3063/A0 (AOI2B1_X1_A7TULL)    0.204    0.000 *    5.389 f
  u_cortexm0integration/u_cortexm0/u_logic/U3063/Y (AOI2B1_X1_A7TULL)    0.485    0.404    5.793 r
  u_cortexm0integration/u_cortexm0/u_logic/n5369 (net)     3       0.000      5.793 r
  u_cortexm0integration/u_cortexm0/u_logic/U3064/A (INV_X1_A7TULL)    0.485    0.000 *    5.793 r
  u_cortexm0integration/u_cortexm0/u_logic/U3064/Y (INV_X1_A7TULL)    0.262    0.275    6.067 f
  u_cortexm0integration/u_cortexm0/u_logic/n2007 (net)     3       0.000      6.067 f
  u_cortexm0integration/u_cortexm0/u_logic/U3066/S0 (MXI2_X1_A7TULL)    0.262    0.000 *    6.067 f
  u_cortexm0integration/u_cortexm0/u_logic/U3066/Y (MXI2_X1_A7TULL)    0.278    0.339    6.407 f
  u_cortexm0integration/u_cortexm0/u_logic/n1949 (net)     2       0.000      6.407 f
  u_cortexm0integration/u_cortexm0/u_logic/U3068/AN (NOR2B_X1_A7TULL)    0.278    0.000 *    6.407 f
  u_cortexm0integration/u_cortexm0/u_logic/U3068/Y (NOR2B_X1_A7TULL)    0.173    0.352    6.758 f
  u_cortexm0integration/u_cortexm0/u_logic/n1906 (net)     2       0.000      6.758 f
  u_cortexm0integration/u_cortexm0/u_logic/U3069/A0N (OAI2BB1_X1_A7TULL)    0.173    0.000 *    6.758 f
  u_cortexm0integration/u_cortexm0/u_logic/U3069/Y (OAI2BB1_X1_A7TULL)    0.178    0.358    7.116 f
  u_cortexm0integration/u_cortexm0/u_logic/n1904 (net)     1       0.000      7.116 f
  u_cortexm0integration/u_cortexm0/u_logic/U3070/C0 (OAI211_X1_A7TULL)    0.178    0.000 *    7.116 f
  u_cortexm0integration/u_cortexm0/u_logic/U3070/Y (OAI211_X1_A7TULL)    0.457    0.196    7.312 r
  u_cortexm0integration/u_cortexm0/u_logic/n5368 (net)     2       0.000      7.312 r
  u_cortexm0integration/u_cortexm0/u_logic/U3071/B (NAND2_X1_A7TULL)    0.457    0.000 *    7.312 r
  u_cortexm0integration/u_cortexm0/u_logic/U3071/Y (NAND2_X1_A7TULL)    0.346    0.334    7.645 f
  u_cortexm0integration/u_cortexm0/u_logic/n5370 (net)     4       0.000      7.645 f
  u_cortexm0integration/u_cortexm0/u_logic/U3072/A (INV_X1_A7TULL)    0.346    0.000 *    7.645 f
  u_cortexm0integration/u_cortexm0/u_logic/U3072/Y (INV_X1_A7TULL)    0.281    0.284    7.929 r
  u_cortexm0integration/u_cortexm0/u_logic/n2012 (net)     3       0.000      7.929 r
  u_cortexm0integration/u_cortexm0/u_logic/U3073/S0 (MXI2_X1_A7TULL)    0.281    0.000 *    7.929 r
  u_cortexm0integration/u_cortexm0/u_logic/U3073/Y (MXI2_X1_A7TULL)    0.481    0.331    8.260 r
  u_cortexm0integration/u_cortexm0/u_logic/n1957 (net)     3       0.000      8.260 r
  u_cortexm0integration/u_cortexm0/u_logic/U3124/B0 (OAI2B2_X1_A7TULL)    0.481    0.000 *    8.260 r
  u_cortexm0integration/u_cortexm0/u_logic/U3124/Y (OAI2B2_X1_A7TULL)    0.211    0.304    8.564 f
  u_cortexm0integration/u_cortexm0/u_logic/n1951 (net)     1       0.000      8.564 f
  u_cortexm0integration/u_cortexm0/u_logic/U3125/B0 (OAI2BB1_X1_A7TULL)    0.211    0.000 *    8.564 f
  u_cortexm0integration/u_cortexm0/u_logic/U3125/Y (OAI2BB1_X1_A7TULL)    0.142    0.160    8.724 r
  u_cortexm0integration/u_cortexm0/u_logic/n1953 (net)     1       0.000      8.724 r
  u_cortexm0integration/u_cortexm0/u_logic/U3126/B (NOR2_X1_A7TULL)    0.142    0.000 *    8.724 r
  u_cortexm0integration/u_cortexm0/u_logic/U3126/Y (NOR2_X1_A7TULL)    0.168    0.147    8.871 f
  u_cortexm0integration/u_cortexm0/u_logic/n2247 (net)     2       0.000      8.871 f
  u_cortexm0integration/u_cortexm0/u_logic/U3127/B (NOR2_X2_A7TULL)    0.168    0.000 *    8.871 f
  u_cortexm0integration/u_cortexm0/u_logic/U3127/Y (NOR2_X2_A7TULL)    0.542    0.403    9.274 r
  u_cortexm0integration/u_cortexm0/u_logic/n5379 (net)     6       0.000      9.274 r
  u_cortexm0integration/u_cortexm0/u_logic/U3128/A (INV_X1_A7TULL)    0.542    0.000 *    9.274 r
  u_cortexm0integration/u_cortexm0/u_logic/U3128/Y (INV_X1_A7TULL)    0.279    0.289    9.563 f
  u_cortexm0integration/u_cortexm0/u_logic/n5376 (net)     3       0.000      9.563 f
  u_cortexm0integration/u_cortexm0/u_logic/U3129/S0 (MXI2_X1_A7TULL)    0.279    0.000 *    9.563 f
  u_cortexm0integration/u_cortexm0/u_logic/U3129/Y (MXI2_X1_A7TULL)    0.323    0.369    9.932 f
  u_cortexm0integration/u_cortexm0/u_logic/n1967 (net)     3       0.000      9.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3132/A0 (OAI21_X1_A7TULL)    0.323    0.000 *    9.932 f
  u_cortexm0integration/u_cortexm0/u_logic/U3132/Y (OAI21_X1_A7TULL)    0.262    0.277   10.210 r
  u_cortexm0integration/u_cortexm0/u_logic/n1963 (net)     1       0.000     10.210 r
  u_cortexm0integration/u_cortexm0/u_logic/U3133/B1 (OAI2BB2_X1_A7TULL)    0.262    0.000 *   10.210 r
  u_cortexm0integration/u_cortexm0/u_logic/U3133/Y (OAI2BB2_X1_A7TULL)    0.222    0.247   10.457 f
  u_cortexm0integration/u_cortexm0/u_logic/n1965 (net)     1       0.000     10.457 f
  u_cortexm0integration/u_cortexm0/u_logic/U3134/A (NAND2_X2_A7TULL)    0.222    0.000 *   10.457 f
  u_cortexm0integration/u_cortexm0/u_logic/U3134/Y (NAND2_X2_A7TULL)    0.181    0.175   10.632 r
  u_cortexm0integration/u_cortexm0/u_logic/n2070 (net)     2       0.000     10.632 r
  u_cortexm0integration/u_cortexm0/u_logic/U3135/B (NAND2_X2_A7TULL)    0.181    0.000 *   10.632 r
  u_cortexm0integration/u_cortexm0/u_logic/U3135/Y (NAND2_X2_A7TULL)    0.278    0.233   10.864 f
  u_cortexm0integration/u_cortexm0/u_logic/n5382 (net)     7       0.000     10.864 f
  u_cortexm0integration/u_cortexm0/u_logic/U3136/A (INV_X2_A7TULL)    0.278    0.000 *   10.864 f
  u_cortexm0integration/u_cortexm0/u_logic/U3136/Y (INV_X2_A7TULL)    0.284    0.267   11.132 r
  u_cortexm0integration/u_cortexm0/u_logic/n5393 (net)     5       0.000     11.132 r
  u_cortexm0integration/u_cortexm0/u_logic/U3137/S0 (MXI2_X1_A7TULL)    0.284    0.000 *   11.132 r
  u_cortexm0integration/u_cortexm0/u_logic/U3137/Y (MXI2_X1_A7TULL)    0.406    0.295   11.427 f
  u_cortexm0integration/u_cortexm0/u_logic/n1973 (net)     3       0.000     11.427 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/A1 (OAI211_X1_A7TULL)    0.406    0.000 *   11.427 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/Y (OAI211_X1_A7TULL)    0.382    0.396   11.823 r
  u_cortexm0integration/u_cortexm0/u_logic/n1971 (net)     1       0.000     11.823 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/B0 (OAI2BB1_X2_A7TULL)    0.382    0.000 *   11.823 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/Y (OAI2BB1_X2_A7TULL)    0.125    0.142   11.965 f
  u_cortexm0integration/u_cortexm0/u_logic/n1972 (net)     1       0.000     11.965 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/A0N (OAI2BB1_X2_A7TULL)    0.125    0.000 *   11.965 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/Y (OAI2BB1_X2_A7TULL)    0.271    0.383   12.348 f
  u_cortexm0integration/u_cortexm0/u_logic/n2071 (net)     4       0.000     12.348 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/S0 (MXI2_X1_A7TULL)    0.271    0.000 *   12.348 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/Y (MXI2_X1_A7TULL)    0.323    0.362   12.711 f
  u_cortexm0integration/u_cortexm0/u_logic/n2592 (net)     3       0.000     12.711 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/A0N (OAI2BB1_X2_A7TULL)    0.323    0.000 *   12.711 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/Y (OAI2BB1_X2_A7TULL)    0.128    0.365   13.076 f
  u_cortexm0integration/u_cortexm0/u_logic/n1976 (net)     1       0.000     13.076 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/A1 (OAI22_X1_A7TULL)    0.128    0.000 *   13.076 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/Y (OAI22_X1_A7TULL)    0.353    0.209   13.285 r
  u_cortexm0integration/u_cortexm0/u_logic/n1977 (net)     1       0.000     13.285 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/B0 (OAI21_X1_A7TULL)    0.353    0.000 *   13.285 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/Y (OAI21_X1_A7TULL)    0.233    0.254   13.539 f
  u_cortexm0integration/u_cortexm0/u_logic/n2015 (net)     2       0.000     13.539 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/B0 (OAI21_X1_A7TULL)    0.233    0.000 *   13.539 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/Y (OAI21_X1_A7TULL)    0.544    0.238   13.778 r
  u_cortexm0integration/u_cortexm0/u_logic/n2593 (net)     4       0.000     13.778 r
  u_cortexm0integration/u_cortexm0/u_logic/U3270/B (NAND2_X1_A7TULL)    0.544    0.000 *   13.778 r
  u_cortexm0integration/u_cortexm0/u_logic/U3270/Y (NAND2_X1_A7TULL)    0.425    0.397   14.175 f
  u_cortexm0integration/u_cortexm0/u_logic/n2647 (net)     3       0.000     14.175 f
  u_cortexm0integration/u_cortexm0/u_logic/U3271/A (INV_X1_A7TULL)    0.425    0.000 *   14.175 f
  u_cortexm0integration/u_cortexm0/u_logic/U3271/Y (INV_X1_A7TULL)    0.286    0.303   14.478 r
  u_cortexm0integration/u_cortexm0/u_logic/n2251 (net)     2       0.000     14.478 r
  u_cortexm0integration/u_cortexm0/u_logic/U3272/B (NAND2_X2_A7TULL)    0.286    0.000 *   14.478 r
  u_cortexm0integration/u_cortexm0/u_logic/U3272/Y (NAND2_X2_A7TULL)    0.286    0.218   14.695 f
  u_cortexm0integration/u_cortexm0/u_logic/n2604 (net)     2       0.000     14.695 f
  u_cortexm0integration/u_cortexm0/u_logic/U3274/A (AND3_X1_A7TULL)    0.286    0.000 *   14.696 f
  u_cortexm0integration/u_cortexm0/u_logic/U3274/Y (AND3_X1_A7TULL)    0.171    0.415   15.110 f
  u_cortexm0integration/u_cortexm0/u_logic/n2254 (net)     2       0.000     15.110 f
  u_cortexm0integration/u_cortexm0/u_logic/U3275/B0 (OAI21_X1_A7TULL)    0.171    0.000 *   15.111 f
  u_cortexm0integration/u_cortexm0/u_logic/U3275/Y (OAI21_X1_A7TULL)    0.752    0.274   15.385 r
  u_cortexm0integration/u_cortexm0/u_logic/n7594 (net)     4       0.000     15.385 r
  u_cortexm0integration/u_cortexm0/u_logic/U3288/A0 (OAI22_X1_A7TULL)    0.752    0.000 *   15.385 r
  u_cortexm0integration/u_cortexm0/u_logic/U3288/Y (OAI22_X1_A7TULL)    0.277    0.308   15.693 f
  u_cortexm0integration/u_cortexm0/u_logic/n2098 (net)     1       0.000     15.693 f
  u_cortexm0integration/u_cortexm0/u_logic/U3307/A (NOR2_X1_A7TULL)    0.277    0.000 *   15.693 f
  u_cortexm0integration/u_cortexm0/u_logic/U3307/Y (NOR2_X1_A7TULL)    0.296    0.268   15.961 r
  u_cortexm0integration/u_cortexm0/u_logic/n2099 (net)     1       0.000     15.961 r
  u_cortexm0integration/u_cortexm0/u_logic/U3308/B (NAND2_X2_A7TULL)    0.296    0.000 *   15.961 r
  u_cortexm0integration/u_cortexm0/u_logic/U3308/Y (NAND2_X2_A7TULL)    0.373    0.314   16.275 f
  u_cortexm0integration/u_cortexm0/u_logic/n5626 (net)     6       0.000     16.275 f
  u_cortexm0integration/u_cortexm0/u_logic/U3377/A0 (OAI21_X1_A7TULL)    0.373    0.001 *   16.275 f
  u_cortexm0integration/u_cortexm0/u_logic/U3377/Y (OAI21_X1_A7TULL)    0.309    0.322   16.597 r
  u_cortexm0integration/u_cortexm0/u_logic/n2160 (net)     1       0.000     16.597 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/B (NAND3_X2_A7TULL)    0.309    0.000 *   16.597 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/Y (NAND3_X2_A7TULL)    0.268    0.258   16.856 f
  u_cortexm0integration/u_cortexm0/u_logic/n2755 (net)     3       0.000     16.856 f
  u_cortexm0integration/u_cortexm0/u_logic/U64/B0 (OA21_X1_A7TULL)    0.268    0.000 *   16.856 f
  u_cortexm0integration/u_cortexm0/u_logic/U64/Y (OA21_X1_A7TULL)    0.216    0.380   17.236 f
  u_cortexm0integration/u_cortexm0/u_logic/n7642 (net)     2       0.000     17.236 f
  u_cortexm0integration/u_cortexm0/u_logic/U3381/B0 (OAI21_X1_A7TULL)    0.216    0.000 *   17.236 f
  u_cortexm0integration/u_cortexm0/u_logic/U3381/Y (OAI21_X1_A7TULL)    0.658    0.265   17.501 r
  u_cortexm0integration/u_cortexm0/u_logic/n6246 (net)     4       0.000     17.501 r
  u_cortexm0integration/u_cortexm0/u_logic/U7402/B (NAND4B_X1_A7TULL)    0.658    0.000 *   17.501 r
  u_cortexm0integration/u_cortexm0/u_logic/U7402/Y (NAND4B_X1_A7TULL)    1.624    1.163   18.664 f
  u_cortexm0integration/u_cortexm0/u_logic/n7399 (net)     3       0.000     18.664 f
  u_cortexm0integration/u_cortexm0/u_logic/U8180/AN (NAND2B_X2_A7TULL)    1.624    0.002 *   18.666 f
  u_cortexm0integration/u_cortexm0/u_logic/U8180/Y (NAND2B_X2_A7TULL)    1.312    1.427   20.093 f
  u_cortexm0integration/u_cortexm0/u_logic/Dnc775 (net)    16      0.000     20.093 f
  u_cortexm0integration/u_cortexm0/u_logic/U8189/B (MX2_X1_A7TULL)    1.312    0.001 *   20.094 f
  u_cortexm0integration/u_cortexm0/u_logic/U8189/Y (MX2_X1_A7TULL)    0.150    0.719   20.813 f
  u_cortexm0integration/u_cortexm0/u_logic/n8394 (net)     1       0.000     20.813 f
  u_cortexm0integration/u_cortexm0/u_logic/Un5l85_reg/D (SDFFSQ_X2_A7TULL)    0.150    0.000 *   20.813 f
  data arrival time                                                          20.813

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Un5l85_reg/CK (SDFFSQ_X2_A7TULL)    0.000   21.800 r
  library setup time                                              -0.622     21.178
  data required time                                                         21.178
  ------------------------------------------------------------------------------------
  data required time                                                         21.178
  data arrival time                                                         -20.813
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 0.365


1
