
5. Printing statistics.

=== $paramod$9936372f316bf60d356d28d2b2dbe4757dd7b6b8\single_port_ram ===

   Number of wires:                  9
   Number of wire bits:            834
   Number of public wires:           5
   Number of public wire bits:     337
   Number of memories:               1
   Number of memory bits:         1782
   Number of processes:              0
   Number of cells:                  6
     $dffe_162                       1
     $memrd                          1
     $memwr_v2                       1
     $mux_1                          1
     $mux_11                         1
     $mux_162                        1

=== C_LSTM_stage_3_18_10_64_2048_3_16_1 ===

   Number of wires:                144
   Number of wire bits:           2438
   Number of public wires:         143
   Number of public wire bits:    2421
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $sdff_1                         1
     multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64      1
     shift_register_group_18_16_3      1
     shift_register_unit_18_3        1
     stage3_parameter_buffer_18_3_16_64_2048      1

=== addfxp_18_1 ===

   Number of wires:                  6
   Number of wire bits:             91
   Number of public wires:           5
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $add_18                         1
     $dff_18                         1

=== c_matrix_vec_mult_core_18_10_16_3_1 ===

   Number of wires:                710
   Number of wire bits:          12117
   Number of public wires:         686
   Number of public wire bits:   11736
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                221
     $and_1                          9
     $neg_18                        21
     $not_1                          1
     $sdffe_1                        4
     $sdffe_18                     161
     dft_16_top_18                   1
     elementwise_add_core_18_18_9      3
     elementwise_mult_core_18_1810_9_1     12
     elementwise_sub_core_18_18_9      3
     shift_register_group_18_910      6

=== codeBlock88206_18 ===

   Number of wires:                296
   Number of wire bits:           5355
   Number of public wires:         288
   Number of public wire bits:    5099
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                182
     $add_32                         4
     $dffe_18                       80
     $not_32                         4
     $sdff_1                         1
     addfxp_18_1                    40
     multfix_alt_dsp_18             12
     shiftRegFIFO_5_1                1
     subfxp_18_1                    40

=== codeBlock89324_18 ===

   Number of wires:                197
   Number of wire bits:           3461
   Number of public wires:         197
   Number of public wire bits:    3461
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 98
     $dffe_18                       32
     $sdff_1                         1
     addfxp_18_1                    32
     shiftRegFIFO_2_1                1
     subfxp_18_1                    32

=== codeBlock98050_18 ===

   Number of wires:                296
   Number of wire bits:           5355
   Number of public wires:         288
   Number of public wire bits:    5099
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                182
     $add_32                         4
     $dffe_18                       80
     $not_32                         4
     $sdff_1                         1
     addfxp_18_1                    40
     multfix_alt_dsp_18             12
     shiftRegFIFO_5_1                1
     subfxp_18_1                    40

=== codeBlock99168_18 ===

   Number of wires:                197
   Number of wire bits:           3461
   Number of public wires:         197
   Number of public wire bits:    3461
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 98
     $dffe_18                       32
     $sdff_1                         1
     addfxp_18_1                    32
     shiftRegFIFO_2_1                1
     subfxp_18_1                    32

=== counter_31_3 ===

   Number of wires:                  7
   Number of wire bits:             64
   Number of public wires:           4
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $add_32                         1
     $le_32                          1
     $mux_14                         1
     $sdffe_14                       1

=== counter_63_1 ===

   Number of wires:                  7
   Number of wire bits:             64
   Number of public wires:           4
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $add_32                         1
     $le_32                          1
     $mux_14                         1
     $sdffe_14                       1

=== dft_16_top_18 ===

   Number of wires:                167
   Number of wire bits:           2887
   Number of public wires:         167
   Number of public wire bits:    2887
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     codeBlock88206_18               1
     codeBlock89324_18               1

=== dsp_signed_mult_18x18_unit_18_18_1 ===

   Number of wires:                 22
   Number of wire bits:            374
   Number of public wires:          20
   Number of public wire bits:     300
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $mul_37                         2
     $sdffe_1                        3
     $sdffe_18                       4
     $sdffe_37                       2

=== dsp_signed_mult_18x18_unit_18_36_0 ===

   Number of wires:                 18
   Number of wire bits:            296
   Number of public wires:          16
   Number of public wire bits:     224
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $dff_36                         2
     $mul_36                         2
     $sdffe_1                        3

=== elementwise_add_core_18_18_9 ===

   Number of wires:                 72
   Number of wire bits:           1143
   Number of public wires:          63
   Number of public wire bits:     981
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 39
     $add_18                         9
     $and_1                          1
     $sdffe_1                        2
     $sdffe_18                      27

=== elementwise_mult_core_18_1810_9_1 ===

   Number of wires:                 99
   Number of wire bits:           1665
   Number of public wires:          99
   Number of public wire bits:    1665
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $and_1                          1
     $sdffe_1                        1
     $sdffe_18                      18
     dsp_signed_mult_18x18_unit_18_18_1      5
     fp_rounding_unit_1_37_10        9

=== elementwise_sub_core_18_18_9 ===

   Number of wires:                 72
   Number of wire bits:           1143
   Number of public wires:          63
   Number of public wire bits:     981
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 39
     $and_1                          1
     $sdffe_1                        2
     $sdffe_18                      27
     $sub_18                         9

=== fp_rounding_unit_1_37_10 ===

   Number of wires:                 15
   Number of wire bits:            267
   Number of public wires:          14
   Number of public wire bits:     230
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $add_37                         1
     $mux_37                         1
     $sdffe_1                        3
     $sdffe_27                       1
     $sdffe_37                       2

=== idft_16_top_18 ===

   Number of wires:                167
   Number of wire bits:           2887
   Number of public wires:         167
   Number of public wire bits:    2887
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     codeBlock98050_18               1
     codeBlock99168_18               1

=== multfix_alt_dsp_18 ===

   Number of wires:                 12
   Number of wire bits:            218
   Number of public wires:          12
   Number of public wire bits:     218
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     dsp_signed_mult_18x18_unit_18_36_0      1

=== multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64 ===

   Number of wires:                519
   Number of wire bits:           9053
   Number of public wires:         519
   Number of public wire bits:    9053
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 64
     $and_1                          1
     $sdffe_1                        2
     $sdffe_14                      48
     c_matrix_vec_mult_core_18_10_16_3_1      1
     idft_16_top_18                  3
     shift_register_group_18_16_1      6
     sum_complex_vector_unit_18_18_16_64      3

=== shiftRegFIFO_2_1 ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $sdff_1                         2

=== shiftRegFIFO_5_1 ===

   Number of wires:                  9
   Number of wire bits:              9
   Number of public wires:           9
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $sdff_1                         5

=== shift_register_group_18_16_1 ===

   Number of wires:                 35
   Number of wire bits:            579
   Number of public wires:          35
   Number of public wire bits:     579
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     shift_register_unit_18_1       16

=== shift_register_group_18_16_3 ===

   Number of wires:                 35
   Number of wire bits:            579
   Number of public wires:          35
   Number of public wire bits:     579
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     shift_register_unit_18_3       16

=== shift_register_group_18_910 ===

   Number of wires:                 21
   Number of wire bits:            327
   Number of public wires:          21
   Number of public wire bits:     327
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     shift_register_unit_18_10       9

=== shift_register_unit_18_1 ===

   Number of wires:                  6
   Number of wire bits:             57
   Number of public wires:           6
   Number of public wire bits:      57
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $sdffe_18                       1

=== shift_register_unit_18_10 ===

   Number of wires:                 15
   Number of wire bits:            219
   Number of public wires:          15
   Number of public wire bits:     219
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $sdffe_18                      10

=== shift_register_unit_18_3 ===

   Number of wires:                  8
   Number of wire bits:             93
   Number of public wires:           8
   Number of public wire bits:      93
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $sdffe_18                       3

=== stage3_parameter_buffer_18_3_16_64_2048 ===

   Number of wires:                 63
   Number of wire bits:           1051
   Number of public wires:          61
   Number of public wire bits:    1018
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add_32                         1
     $and_1                          1
     $eq_14                          1
     counter_31_3                    1
     counter_63_1                    1
     weight_buffer_18_9_3_64_2048_Wym_imag_half_0      1
     weight_buffer_18_9_3_64_2048_Wym_real_half_0      1

=== subfxp_18_1 ===

   Number of wires:                  6
   Number of wire bits:             91
   Number of public wires:           5
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $add_18                         1
     $dff_18                         1

=== sum_complex_vector_unit_18_18_16_64 ===

   Number of wires:                171
   Number of wire bits:           2948
   Number of public wires:         104
   Number of public wire bits:    1749
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                103
     $add_18                        32
     $add_32                         1
     $and_1                          1
     $eq_14                          1
     $mux_14                         1
     $mux_18                        32
     $reduce_and_2                   1
     $sdffe_1                        1
     $sdffe_14                       1
     $sdffe_18                      32

=== weight_buffer_18_9_3_64_2048_Wym_imag_half_0 ===

   Number of wires:                 41
   Number of wire bits:           1073
   Number of public wires:          39
   Number of public wire bits:    1051
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $add_11                         2
     $dff_11                         3
     $paramod$9936372f316bf60d356d28d2b2dbe4757dd7b6b8\single_port_ram      3

=== weight_buffer_18_9_3_64_2048_Wym_real_half_0 ===

   Number of wires:                 41
   Number of wire bits:           1073
   Number of public wires:          39
   Number of public wire bits:    1051
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $add_11                         2
     $dff_11                         3
     $paramod$9936372f316bf60d356d28d2b2dbe4757dd7b6b8\single_port_ram      3

=== design hierarchy ===

   C_LSTM_stage_3_18_10_64_2048_3_16_1      1
     multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64      1
       c_matrix_vec_mult_core_18_10_16_3_1      1
         dft_16_top_18               1
           codeBlock88206_18         1
             addfxp_18_1            40
             multfix_alt_dsp_18     12
               dsp_signed_mult_18x18_unit_18_36_0      1
             shiftRegFIFO_5_1        1
             subfxp_18_1            40
           codeBlock89324_18         1
             addfxp_18_1            32
             shiftRegFIFO_2_1        1
             subfxp_18_1            32
         elementwise_add_core_18_18_9      3
         elementwise_mult_core_18_1810_9_1     12
           dsp_signed_mult_18x18_unit_18_18_1      5
           fp_rounding_unit_1_37_10      9
         elementwise_sub_core_18_18_9      3
         shift_register_group_18_910      6
           shift_register_unit_18_10      9
       idft_16_top_18                3
         codeBlock98050_18           1
           addfxp_18_1              40
           multfix_alt_dsp_18       12
             dsp_signed_mult_18x18_unit_18_36_0      1
           shiftRegFIFO_5_1          1
           subfxp_18_1              40
         codeBlock99168_18           1
           addfxp_18_1              32
           shiftRegFIFO_2_1          1
           subfxp_18_1              32
       shift_register_group_18_16_1      6
         shift_register_unit_18_1     16
       sum_complex_vector_unit_18_18_16_64      3
     shift_register_group_18_16_3      1
       shift_register_unit_18_3     16
     shift_register_unit_18_3        1
     stage3_parameter_buffer_18_3_16_64_2048      1
       counter_31_3                  1
       counter_63_1                  1
       weight_buffer_18_9_3_64_2048_Wym_imag_half_0      1
         $paramod$9936372f316bf60d356d28d2b2dbe4757dd7b6b8\single_port_ram      3
       weight_buffer_18_9_3_64_2048_Wym_real_half_0      1
         $paramod$9936372f316bf60d356d28d2b2dbe4757dd7b6b8\single_port_ram      3

   Number of wires:              16148
   Number of wire bits:         267749
   Number of public wires:       14900
   Number of public wire bits:  236345
   Number of memories:               6
   Number of memory bits:        10692
   Number of processes:              0
   Number of cells:               5303
     $add_11                         4
     $add_18                       699
     $add_32                        22
     $add_37                       108
     $and_1                         32
     $dff_11                         6
     $dff_18                       576
     $dff_36                        96
     $dffe_162                       6
     $dffe_18                      448
     $eq_14                          4
     $le_32                          2
     $memrd                          6
     $memwr_v2                       6
     $mul_36                        96
     $mul_37                       120
     $mux_1                          6
     $mux_11                         6
     $mux_14                         5
     $mux_162                        6
     $mux_18                        96
     $mux_37                       108
     $neg_18                        21
     $not_1                          1
     $not_32                        16
     $reduce_and_2                   3
     $sdff_1                        37
     $sdffe_1                      681
     $sdffe_14                      53
     $sdffe_18                    1562
     $sdffe_27                     108
     $sdffe_37                     336
     $sub_18                        27

