<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="eight_bit_compartor.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="eight_bit_comparator.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="eight_bit_comparator.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="eight_bit_comparator.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="eight_bit_comparator.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="eight_bit_comparator.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="eight_bit_comparator.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="eight_bit_comparator.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="eight_bit_comparator.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="eight_bit_comparator.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="eight_bit_comparator.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="eight_bit_comparator.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="eight_bit_comparator.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="eight_bit_comparator.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="eight_bit_comparator.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="eight_bit_comparator.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="eight_bit_comparator.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="eight_bit_comparator.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="eight_bit_comparator.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="eight_bit_comparator.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="eight_bit_comparator.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="eight_bit_comparator.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="eight_bit_comparator.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="eight_bit_comparator.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="eight_bit_comparator_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="eight_bit_comparator_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="eight_bit_comparator_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="eight_bit_comparator_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="eight_bit_comparator_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="eight_bit_comparator_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="eight_bit_comparator_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="eight_bit_comparator_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="eight_bit_comparator_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="eight_bit_comparator_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="eight_bit_comparator_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="eight_bit_comparator_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="eight_bit_comparator_top_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="eight_bit_comparator_top_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="eight_bit_comparator_top_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="eight_bit_comparator_top_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="eight_bit_comparator_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="eight_bit_comparator_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1548672118" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1548672118">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548839417" xil_pn:in_ck="-3212443004424057726" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1548839417">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="comparator.v"/>
      <outfile xil_pn:name="eight_bit_comparator.v"/>
      <outfile xil_pn:name="eight_bit_comparator_top.v"/>
    </transform>
    <transform xil_pn:end_ts="1548672129" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1522431526446086447" xil_pn:start_ts="1548672129">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548672129" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6228917166904203471" xil_pn:start_ts="1548672129">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548672129" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="8801138495316927173" xil_pn:start_ts="1548672129">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548839421" xil_pn:in_ck="-3212443004424057726" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1548839421">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="comparator.v"/>
      <outfile xil_pn:name="eight_bit_comparator.v"/>
      <outfile xil_pn:name="eight_bit_comparator_top.v"/>
    </transform>
    <transform xil_pn:end_ts="1548839437" xil_pn:in_ck="-3212443004424057726" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1849853162523152319" xil_pn:start_ts="1548839421">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="eight_bit_comparator_top_beh.prj"/>
      <outfile xil_pn:name="eight_bit_comparator_top_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1548839438" xil_pn:in_ck="-4896038040211613977" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1663155789337352898" xil_pn:start_ts="1548839437">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="eight_bit_comparator_top_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1548682753" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1548682753">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548682753" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-208877099937424321" xil_pn:start_ts="1548682753">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548682753" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="8801138495316927173" xil_pn:start_ts="1548682753">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548682753" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1548682753">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548682753" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-554182231142149635" xil_pn:start_ts="1548682753">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548839715" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1548839715">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548839715" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7555442968990949071" xil_pn:start_ts="1548839715">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548839731" xil_pn:in_ck="2581461829312394438" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-164481113907561640" xil_pn:start_ts="1548839715">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="eight_bit_comparator.lso"/>
      <outfile xil_pn:name="eight_bit_comparator.ngc"/>
      <outfile xil_pn:name="eight_bit_comparator.ngr"/>
      <outfile xil_pn:name="eight_bit_comparator.prj"/>
      <outfile xil_pn:name="eight_bit_comparator.stx"/>
      <outfile xil_pn:name="eight_bit_comparator.syr"/>
      <outfile xil_pn:name="eight_bit_comparator.xst"/>
      <outfile xil_pn:name="eight_bit_comparator_top_beh.prj"/>
      <outfile xil_pn:name="eight_bit_comparator_top_stx_beh.prj"/>
      <outfile xil_pn:name="eight_bit_comparator_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1548839733" xil_pn:in_ck="2240826957417489394" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5668802737543891672" xil_pn:start_ts="1548839733">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548839746" xil_pn:in_ck="599112293208551070" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="2092535125798306888" xil_pn:start_ts="1548839733">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="eight_bit_comparator.bld"/>
      <outfile xil_pn:name="eight_bit_comparator.ngd"/>
      <outfile xil_pn:name="eight_bit_comparator_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1548839759" xil_pn:in_ck="5675147909161304479" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1548839746">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="eight_bit_comparator.pcf"/>
      <outfile xil_pn:name="eight_bit_comparator_map.map"/>
      <outfile xil_pn:name="eight_bit_comparator_map.mrp"/>
      <outfile xil_pn:name="eight_bit_comparator_map.ncd"/>
      <outfile xil_pn:name="eight_bit_comparator_map.ngm"/>
      <outfile xil_pn:name="eight_bit_comparator_map.xrpt"/>
      <outfile xil_pn:name="eight_bit_comparator_summary.xml"/>
      <outfile xil_pn:name="eight_bit_comparator_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1548839781" xil_pn:in_ck="-7262040431314884808" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1548839759">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="eight_bit_comparator.ncd"/>
      <outfile xil_pn:name="eight_bit_comparator.pad"/>
      <outfile xil_pn:name="eight_bit_comparator.par"/>
      <outfile xil_pn:name="eight_bit_comparator.ptwx"/>
      <outfile xil_pn:name="eight_bit_comparator.unroutes"/>
      <outfile xil_pn:name="eight_bit_comparator.xpi"/>
      <outfile xil_pn:name="eight_bit_comparator_pad.csv"/>
      <outfile xil_pn:name="eight_bit_comparator_pad.txt"/>
      <outfile xil_pn:name="eight_bit_comparator_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1548839797" xil_pn:in_ck="2240826957417481769" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1548839787">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="eight_bit_comparator.bgn"/>
      <outfile xil_pn:name="eight_bit_comparator.bit"/>
      <outfile xil_pn:name="eight_bit_comparator.drc"/>
      <outfile xil_pn:name="eight_bit_comparator.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1548839800" xil_pn:in_ck="2240826957417468915" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1548839798">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548839781" xil_pn:in_ck="-278766743058287333" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1548839776">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="eight_bit_comparator.twr"/>
      <outfile xil_pn:name="eight_bit_comparator.twx"/>
    </transform>
  </transforms>

</generated_project>
