#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Nov 25 11:26:25 2020
# Process ID: 9172
# Current directory: D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/SPI_Implementation
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16428 D:\SeniorProject\Oscilloscope_Senior_Project\Verilog\SPI_Implementation\Board_Implementation.xpr
# Log file: D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/SPI_Implementation/vivado.log
# Journal file: D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/SPI_Implementation\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/SPI_Implementation/Board_Implementation.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 700.094 ; gain = 101.621
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 25 11:30:45 2020...
