git clone --depth 1 --no-tags https://github.com/l-nic/lnic.git f:/verilog_sva_gh_scraper/data/full_repos/265357534
git clone --depth 1 --no-tags https://github.com/UndefeatedSunny/Finite_State_Machine.git f:/verilog_sva_gh_scraper/data/full_repos/265329598
git clone --depth 1 --no-tags https://github.com/Jefferson-Lopes/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/265832508
git clone --depth 1 --no-tags https://github.com/HEADS-UNCC/SimonCipherVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/265054363
git clone --depth 1 --no-tags https://github.com/Wolf-Tungsten/rocc-accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/259847146
git clone --depth 1 --no-tags https://github.com/wap12358/Arm-Compatible-SoC.git f:/verilog_sva_gh_scraper/data/full_repos/262245094
git clone --depth 1 --no-tags https://github.com/lawrie/ulx3s_vic_20.git f:/verilog_sva_gh_scraper/data/full_repos/260519309
git clone --depth 1 --no-tags https://github.com/brockboe/RISCV-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/260625509
git clone --depth 1 --no-tags https://github.com/wap12358/8051.git f:/verilog_sva_gh_scraper/data/full_repos/258609958
git clone --depth 1 --no-tags https://github.com/Flians/SEMT_SMT_Benchmarks.git f:/verilog_sva_gh_scraper/data/full_repos/261751065
git clone --depth 1 --no-tags https://github.com/vsilchuk/Verilog_HDL_single_cycle_MIPS_processor.git f:/verilog_sva_gh_scraper/data/full_repos/260351496
git clone --depth 1 --no-tags https://github.com/lawrie/ulx3s_ay_3_8500.git f:/verilog_sva_gh_scraper/data/full_repos/259251998
git clone --depth 1 --no-tags https://github.com/acawhiz/DE10-LITE-DRAM-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/258627532
git clone --depth 1 --no-tags https://github.com/cyLi-Tiger/Single-Cycle-CPU-10.git f:/verilog_sva_gh_scraper/data/full_repos/262515739
git clone --depth 1 --no-tags https://github.com/mdnoaman/Tang-nano-FPGA-module-for-high-speed-word-pattern-generator.git f:/verilog_sva_gh_scraper/data/full_repos/264771251
git clone --depth 1 --no-tags https://github.com/AlexDominguez18/MIPS_32_BITS.git f:/verilog_sva_gh_scraper/data/full_repos/261494429
git clone --depth 1 --no-tags https://github.com/kal102/MPU.git f:/verilog_sva_gh_scraper/data/full_repos/262556502
git clone --depth 1 --no-tags https://github.com/losfair/mips.git f:/verilog_sva_gh_scraper/data/full_repos/257552077
git clone --depth 1 --no-tags https://github.com/ArtisticZhao/intelligent_RF_ZCU111.git f:/verilog_sva_gh_scraper/data/full_repos/257185026
git clone --depth 1 --no-tags https://github.com/buttercutter/AXI.git f:/verilog_sva_gh_scraper/data/full_repos/262296701
git clone --depth 1 --no-tags https://github.com/milli9d/BIST-SRAM256.git f:/verilog_sva_gh_scraper/data/full_repos/260756703
git clone --depth 1 --no-tags https://github.com/rosegengh/HaoranGeng-s-RISC-V-Core.git f:/verilog_sva_gh_scraper/data/full_repos/261827817
git clone --depth 1 --no-tags https://github.com/bjrjk/MIPS-Multi-Cycle-MicroSystem.git f:/verilog_sva_gh_scraper/data/full_repos/263554709
git clone --depth 1 --no-tags https://github.com/douglas-ee/esteira_linha_de_producao.git f:/verilog_sva_gh_scraper/data/full_repos/259678206
git clone --depth 1 --no-tags https://github.com/rishabh-jain97/PLL_Components.git f:/verilog_sva_gh_scraper/data/full_repos/260321298
git clone --depth 1 --no-tags https://github.com/Pooryamn/FPGA_Tests.git f:/verilog_sva_gh_scraper/data/full_repos/260752633
git clone --depth 1 --no-tags https://github.com/go4retro/IntUltiMEM.git f:/verilog_sva_gh_scraper/data/full_repos/263256580
git clone --depth 1 --no-tags https://github.com/yuhei1horibe/synthesizer.git f:/verilog_sva_gh_scraper/data/full_repos/264781247
git clone --depth 1 --no-tags https://github.com/cn9826/SDR_CTRL_UVM.git f:/verilog_sva_gh_scraper/data/full_repos/260606246
git clone --depth 1 --no-tags https://github.com/alanyuan97/ARM_ECG.git f:/verilog_sva_gh_scraper/data/full_repos/261221157
git clone --depth 1 --no-tags https://github.com/MoRamdan11/DMA.git f:/verilog_sva_gh_scraper/data/full_repos/259137206
git clone --depth 1 --no-tags https://github.com/VecentPotter/Pipeline_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/258973110
git clone --depth 1 --no-tags https://github.com/briansune/kintex-7-HDMI-color-bar.git f:/verilog_sva_gh_scraper/data/full_repos/260128718
git clone --depth 1 --no-tags https://github.com/julienrhodes/SpinalJRC.git f:/verilog_sva_gh_scraper/data/full_repos/259685181
git clone --depth 1 --no-tags https://github.com/LittleQili/MIPS_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/265881316
git clone --depth 1 --no-tags https://github.com/furrtek/Arcade-Alpha68k_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/260580505
git clone --depth 1 --no-tags https://github.com/Satjpatel/Verilog-HDL-Useful-Codes.git f:/verilog_sva_gh_scraper/data/full_repos/263030398
git clone --depth 1 --no-tags https://github.com/wwkkww1983/ADCs.git f:/verilog_sva_gh_scraper/data/full_repos/256834904
git clone --depth 1 --no-tags https://github.com/pratyush48/Tomosulo_Implementation_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/264140643
git clone --depth 1 --no-tags https://github.com/vipinkmenon/votingMachine.git f:/verilog_sva_gh_scraper/data/full_repos/256929040
git clone --depth 1 --no-tags https://github.com/yahia3200/SPI-Protocol-Implementation-Using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/265088357
git clone --depth 1 --no-tags https://github.com/vipinkmenon/rgb2gray.git f:/verilog_sva_gh_scraper/data/full_repos/262868331
git clone --depth 1 --no-tags https://github.com/PXVI/std_module.git f:/verilog_sva_gh_scraper/data/full_repos/264831270
git clone --depth 1 --no-tags https://github.com/Abhi270600/Sequential-multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/258431925
git clone --depth 1 --no-tags https://github.com/urukakanko/TangPrimer.git f:/verilog_sva_gh_scraper/data/full_repos/256953996
git clone --depth 1 --no-tags https://github.com/dave18/MiSTER-SuperJacob.git f:/verilog_sva_gh_scraper/data/full_repos/258240353
git clone --depth 1 --no-tags https://github.com/hrvach/Galaksija_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/260540097
git clone --depth 1 --no-tags https://github.com/tangshi706/Design-Compiler-DC-.git f:/verilog_sva_gh_scraper/data/full_repos/258698437
git clone --depth 1 --no-tags https://github.com/Flians/JEC.git f:/verilog_sva_gh_scraper/data/full_repos/265187051
git clone --depth 1 --no-tags https://github.com/bjrjk/MIPS-Single-Cycle.git f:/verilog_sva_gh_scraper/data/full_repos/259551164
git clone --depth 1 --no-tags https://github.com/zzhang681/EE271Project.git f:/verilog_sva_gh_scraper/data/full_repos/259149847
git clone --depth 1 --no-tags https://github.com/TheLeopardsH/UART.git f:/verilog_sva_gh_scraper/data/full_repos/262935881
git clone --depth 1 --no-tags https://github.com/twlostow/pb560-lcd-hdl.git f:/verilog_sva_gh_scraper/data/full_repos/261034780
git clone --depth 1 --no-tags https://github.com/brown9804/Verilog_Different_Arch.git f:/verilog_sva_gh_scraper/data/full_repos/256658702
git clone --depth 1 --no-tags https://github.com/iamthy/lab4_BHT.git f:/verilog_sva_gh_scraper/data/full_repos/264824111
git clone --depth 1 --no-tags https://github.com/patrickschaumont/aes-accelerator-nios2.git f:/verilog_sva_gh_scraper/data/full_repos/263466057
git clone --depth 1 --no-tags https://github.com/james750267/RISC_Processor_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/262746547
git clone --depth 1 --no-tags https://github.com/akita11/FSd1.git f:/verilog_sva_gh_scraper/data/full_repos/258045321
git clone --depth 1 --no-tags https://github.com/Bennyaw/SimpleProcessor_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/257530950
git clone --depth 1 --no-tags https://github.com/jpsety/sensitivity_attack.git f:/verilog_sva_gh_scraper/data/full_repos/257389277
git clone --depth 1 --no-tags https://github.com/souvicksaha95/Xilinx-Mealy-Machine-Assignment.git f:/verilog_sva_gh_scraper/data/full_repos/256993544
git clone --depth 1 --no-tags https://github.com/Kiran760043/Ripple-Counter.git f:/verilog_sva_gh_scraper/data/full_repos/258914087
git clone --depth 1 --no-tags https://github.com/DelboyJay/TM1638_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/264927553
git clone --depth 1 --no-tags https://github.com/Crimsonninja/elen613.git f:/verilog_sva_gh_scraper/data/full_repos/261920634
git clone --depth 1 --no-tags https://github.com/Vishvas286/syrk-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/261085673
git clone --depth 1 --no-tags https://github.com/Aria39/bubble-sorting.git f:/verilog_sva_gh_scraper/data/full_repos/261068307
git clone --depth 1 --no-tags https://github.com/AloriumTechnology/XLR8PID.git f:/verilog_sva_gh_scraper/data/full_repos/257419186
git clone --depth 1 --no-tags https://github.com/muhammadhamzach/RISCV_Verilog_implementation.git f:/verilog_sva_gh_scraper/data/full_repos/257575096
git clone --depth 1 --no-tags https://github.com/jalcim/logilib.git f:/verilog_sva_gh_scraper/data/full_repos/265709135
git clone --depth 1 --no-tags https://github.com/adumont/ad6502.git f:/verilog_sva_gh_scraper/data/full_repos/264854528
git clone --depth 1 --no-tags https://github.com/codefuturedalao/WHUMIPS.git f:/verilog_sva_gh_scraper/data/full_repos/263364417
git clone --depth 1 --no-tags https://github.com/eisl-nctu/pyramid.git f:/verilog_sva_gh_scraper/data/full_repos/265141675
git clone --depth 1 --no-tags https://github.com/nisaruj/undertale-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/264677285
git clone --depth 1 --no-tags https://github.com/ilyajob05/verilog_SPI.git f:/verilog_sva_gh_scraper/data/full_repos/261154041
git clone --depth 1 --no-tags https://github.com/rishabh-jain97/FIR_Filters.git f:/verilog_sva_gh_scraper/data/full_repos/260323202
git clone --depth 1 --no-tags https://github.com/TimKammerer/Basys3Pong.git f:/verilog_sva_gh_scraper/data/full_repos/261617132
git clone --depth 1 --no-tags https://github.com/vandelvan/Datapath.git f:/verilog_sva_gh_scraper/data/full_repos/261494836
git clone --depth 1 --no-tags https://github.com/ahedayat/Brent-Kung-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/263637508
git clone --depth 1 --no-tags https://github.com/Long-ThanhLe/FloatingPointIEEE754.git f:/verilog_sva_gh_scraper/data/full_repos/263303471
git clone --depth 1 --no-tags https://github.com/mchanchee/mini-self-driving-car.git f:/verilog_sva_gh_scraper/data/full_repos/265435397
git clone --depth 1 --no-tags https://github.com/souvicksaha95/Mealy-Macine-FSM-Detect-101010.git f:/verilog_sva_gh_scraper/data/full_repos/256765459
git clone --depth 1 --no-tags https://github.com/Bucknalla/i2c-core.git f:/verilog_sva_gh_scraper/data/full_repos/261772788
git clone --depth 1 --no-tags https://github.com/rithvik2811/SOC.git f:/verilog_sva_gh_scraper/data/full_repos/262356552
git clone --depth 1 --no-tags https://github.com/tetofonta/fpga_simple_logic_analyzer.git f:/verilog_sva_gh_scraper/data/full_repos/259298711
git clone --depth 1 --no-tags https://github.com/KevinWang96/UART_Verilog_Based.git f:/verilog_sva_gh_scraper/data/full_repos/260635153
git clone --depth 1 --no-tags https://github.com/SnrNotHere16/BreakoutVGA.git f:/verilog_sva_gh_scraper/data/full_repos/262561141
git clone --depth 1 --no-tags https://github.com/Arashhs/Logic-Circuits-Course-Final-Project-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/259150967
git clone --depth 1 --no-tags https://github.com/dearmrlv/NAND-controller.git f:/verilog_sva_gh_scraper/data/full_repos/262493996
git clone --depth 1 --no-tags https://github.com/Ang-Andrew/brimstone.git f:/verilog_sva_gh_scraper/data/full_repos/257265203
git clone --depth 1 --no-tags https://github.com/IquanKoxinga/encoder.git f:/verilog_sva_gh_scraper/data/full_repos/257434455
git clone --depth 1 --no-tags https://github.com/vsilchuk/Verilog_HDL_university_tasks.git f:/verilog_sva_gh_scraper/data/full_repos/260354451
git clone --depth 1 --no-tags https://github.com/lixuf/CPU_mips32_Single_cycle_base_on_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/257764742
git clone --depth 1 --no-tags https://github.com/baina23/Three-level-SW-scoring-system.git f:/verilog_sva_gh_scraper/data/full_repos/257847762
git clone --depth 1 --no-tags https://github.com/Tahoora78/Colleg-s-LogicProject.git f:/verilog_sva_gh_scraper/data/full_repos/258023454
git clone --depth 1 --no-tags https://github.com/vipinkmenon/connect6.git f:/verilog_sva_gh_scraper/data/full_repos/259087319
git clone --depth 1 --no-tags https://github.com/Walskor/ComputerOrganizationAndDesign.git f:/verilog_sva_gh_scraper/data/full_repos/259179868
git clone --depth 1 --no-tags https://github.com/vsilchuk/Verilog_HDL_VGA_BAM.git f:/verilog_sva_gh_scraper/data/full_repos/260361371
git clone --depth 1 --no-tags https://github.com/swappad/booth-wallace-multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/265062632
git clone --depth 1 --no-tags https://github.com/ishaan40/Graphics-Renderer.git f:/verilog_sva_gh_scraper/data/full_repos/265919162
git clone --depth 1 --no-tags https://github.com/leevick/axis_file_loader.git f:/verilog_sva_gh_scraper/data/full_repos/259314057
