<?xml version="1.0" encoding="UTF-8"?>
<!--Created by Liquid XML 2008 (www.liquid-technologies.com) for Altera-->
<ProgramExecution xmlns:xs="http://www.w3.org/2001/XMLSchema-instance">
	<QuartusExecution>
		<AddressBits>64</AddressBits>
		<Compilation>
			<CompileID>88974387929914.166660168606124</CompileID>
			<DeviceFamily>MAX3000A</DeviceFamily>
			<IncrementalCompilation>FULL_INCREMENTAL_COMPILATION</IncrementalCompilation>
			<TopLevelEntityName>vl2</TopLevelEntityName>
		</Compilation>
		<DateInvoked>2022/10/24 16:54:47</DateInvoked>
		<ElapsedTime>9</ElapsedTime>
		<IP>120.114.66.69</IP>
		<IsInternal>false</IsInternal>
		<IsQt>false</IsQt>
		<License>
			<Edition>Web Edition</Edition>
			<LicenseHostID/>
		</License>
		<Machine>
			<CPUCountLogical>12</CPUCountLogical>
			<CPUCountPhysical>1</CPUCountPhysical>
			<CPUSpeed>3096</CPUSpeed>
			<Hostname>user-052</Hostname>
			<NIC>
				<Address>50ebf6c9633a</Address>
			</NIC>
			<OS>Windows 7</OS>
			<OSAddressBits>64</OSAddressBits>
			<OSVersion>6.2</OSVersion>
			<Platform>windows</Platform>
			<ScreenResolution>unknown</ScreenResolution>
			<TotalPhysicalRAM>8040</TotalPhysicalRAM>
			<TotalVirtualRAM>1920</TotalVirtualRAM>
		</Machine>
		<Name>quartus_map</Name>
		<PeakMemoryUsed>4572</PeakMemoryUsed>
		<ProjectRevision>
			<ProjectName>vl2</ProjectName>
			<Revision>vl2</Revision>
		</ProjectRevision>
		<QuartusInstallation>
			<InstallationID>88974380293202.164782963214028</InstallationID>
			<Version>
				<Build>156</Build>
				<BuildSite>SJ</BuildSite>
				<BuildSuffix/>
				<Edition>Web Edition</Edition>
				<ServicePack>0</ServicePack>
				<VersionNumber>13</VersionNumber>
			</Version>
		</QuartusInstallation>
		<QuartusUser>
			<AlteraUserName/>
			<FAEContactName/>
			<TalkbackStatus>
				<DateSet/>
				<TalkbackOn>true</TalkbackOn>
			</TalkbackStatus>
			<UserID>88974380293202.16478296380224</UserID>
			<UserName>user</UserName>
		</QuartusUser>
		<SynthesisSummary>
			<QuartusGUISessionID>88974387929914.166659736113128</QuartusGUISessionID>
			<Successful>true</Successful>
			<SynthesisDeviceUsageSummary>
				<SynthesisDeviceUsageSummaryName>
					<Name>Total macrocells</Name>
				</SynthesisDeviceUsageSummaryName>
				<Value>35</Value>
			</SynthesisDeviceUsageSummary>
			<SynthesisDeviceUsageSummary>
				<SynthesisDeviceUsageSummaryName>
					<Name>Total pins</Name>
				</SynthesisDeviceUsageSummaryName>
				<Value>17</Value>
			</SynthesisDeviceUsageSummary>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>0</Counter>
					<Name>SMART_RECOMPILE</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>0</Counter>
					<Value>OFF</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>1</Counter>
					<Name>FLOW_DISABLE_ASSEMBLER</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>1</Counter>
					<Value>OFF</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>2</Counter>
					<Name>FLOW_ENABLE_POWER_ANALYZER</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>2</Counter>
					<Value>OFF</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>3</Counter>
					<Name>OPTIMIZE_POWER_DURING_SYNTHESIS</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>3</Counter>
					<Value>NORMAL COMPILATION</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>4</Counter>
					<Name>ENABLE_DRC_SETTINGS</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>4</Counter>
					<Value>OFF</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>5</Counter>
					<Name>RAPID_RECOMPILE_MODE</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>5</Counter>
					<Value>OFF</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>6</Counter>
					<Name>PROJECT_SHOW_ENTITY_NAME</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>6</Counter>
					<Value>ON</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>7</Counter>
					<Name>ENABLE_REDUCED_MEMORY_MODE</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>7</Counter>
					<Value>OFF</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>8</Counter>
					<Name>AUTO_EXPORT_VER_COMPATIBLE_DB</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>8</Counter>
					<Value>OFF</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>9</Counter>
					<Name>SYNTHESIS_EFFORT</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>9</Counter>
					<Value>AUTO</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>10</Counter>
					<Name>OPTIMIZATION_SETTING</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>10</Counter>
					<Value>SPEED</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>11</Counter>
					<Name>VERILOG_INPUT_VERSION</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>11</Counter>
					<Value>VERILOG_2001</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>12</Counter>
					<Name>VHDL_INPUT_VERSION</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>12</Counter>
					<Value>VHDL_1993</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>13</Counter>
					<Name>EDA_DESIGN_ENTRY_SYNTHESIS_TOOL</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>13</Counter>
					<Value>&lt;None&gt;</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>14</Counter>
					<Name>EDA_SIMULATION_TOOL</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>14</Counter>
					<Value>&lt;None&gt;</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>15</Counter>
					<Name>EDA_TIMING_ANALYSIS_TOOL</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>15</Counter>
					<Value>&lt;None&gt;</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>16</Counter>
					<Name>EDA_BOARD_DESIGN_TIMING_TOOL</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>16</Counter>
					<Value>&lt;None&gt;</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>17</Counter>
					<Name>EDA_BOARD_DESIGN_SYMBOL_TOOL</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>17</Counter>
					<Value>&lt;None&gt;</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>18</Counter>
					<Name>EDA_BOARD_DESIGN_SIGNAL_INTEGRITY_TOOL</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>18</Counter>
					<Value>&lt;None&gt;</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>19</Counter>
					<Name>EDA_BOARD_DESIGN_BOUNDARY_SCAN_TOOL</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>19</Counter>
					<Value>&lt;None&gt;</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>20</Counter>
					<Name>EDA_BOARD_DESIGN_TOOL</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>20</Counter>
					<Value>&lt;None&gt;</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>21</Counter>
					<Name>EDA_FORMAL_VERIFICATION_TOOL</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>21</Counter>
					<Value>&lt;None&gt;</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>22</Counter>
					<Name>EDA_RESYNTHESIS_TOOL</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>22</Counter>
					<Value>&lt;None&gt;</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSourceFiles>
				<FileTypeCount>1</FileTypeCount>
				<SourceFileType>Verilog</SourceFileType>
			</SynthesisSourceFiles>
			<SynthesisSourceFiles>
				<FileTypeCount>10</FileTypeCount>
				<SourceFileType>AHDL</SourceFileType>
			</SynthesisSourceFiles>
		</SynthesisSummary>
	</QuartusExecution>
	<SchemaVersion>schema_2013-01-18</SchemaVersion>
</ProgramExecution>
