
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'vivado' on host 'lesc-server' (Linux_x86_64 version 4.15.0-88-generic) on Fri Mar 13 10:35:04 UTC 2020
INFO: [HLS 200-10] On os Ubuntu 18.04.2 LTS
INFO: [HLS 200-10] In directory '/home/vivado/rom_init_c'
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
hamming_window.c
hamming_window.h
hamming_window_test.c
proj_rom_init_c
README
run_hls.tcl
vivado_hls.app
vivado_hls.log
x_hls.tcl
[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> h[13C[2Kvivado_hls> he[14C[2Kvivado_hls> hel[15C[2Kvivado_hls> help[16C
ALL TCL COMMANDS:
  add_files                          - Add file(s) to the current project
  close_project                      - Close the project that is currently open
  close_solution                     - Close a solution
  config_array_partition             - Config the array partition
  config_bind                        - Config the options for micro-architecture binding
  config_compile                     - Config the optimization
  config_core                        - Config scheduling core options
  config_dataflow                    - Config the dataflow pipeline
  config_export                      - Config export options
  config_interface                   - Config command for io mode
  config_rtl                         - Config the options for RTL generation
  config_schedule                    - Config scheduler options
  config_sdx                         - Config SDx options
  config_unroll                      - Config the loop unrolling
  cosim_design                       - Simulate the RTL using C test bench
  create_clock                       - Set up a virtual clock
  csim_design                        - Simulate C
  csynth_design                      - Synthesize the design
  delete_project                     - Delete a project
  delete_solution                    - Delete a solution from the current project
  enable_beta_device                 - Enable beta device
  export_design                      - Package design
  get_clock_period                   - Get the clock period
  get_clock_uncertainty              - Get the clock uncertainty
  get_files                          - Get file(s) in the current project
  get_part                           - Get the target part
  get_top                            - Get the top-level model
  help                               - Print the manpage of a command
  list_core                          - List core(s) in the resource library
  list_part                          - List supported parts
  open_project                       - Open an existing project or create a new project
  open_solution                      - Open an existing solution or create a new solution
  set_clock_uncertainty              - Set the clock uncertainty
  set_directive_allocation           - Directive ALLOCATION
  set_directive_array_map            - Directive ARRAY_MAP
  set_directive_array_partition      - Directive ARRAY_PARTITION
  set_directive_array_reshape        - Directive ARRAY_RESHAPE
  set_directive_clock                - Directive CLOCK
  set_directive_data_pack            - Directive DATA_PACK
  set_directive_dataflow             - Directive DATAFLOW
  set_directive_dependence           - Directive DEPENDENCE
  set_directive_expression_balance   - Directive EXPRESSION_BALANCE
  set_directive_function_instantiate - Directive FUNCTION_INSTANTIATE
  set_directive_inline               - Directive INLINE
  set_directive_interface            - Directive INTERFACE
  set_directive_latency              - Directive LATENCY
  set_directive_loop_flatten         - Directive LOOP_FLATTEN
  set_directive_loop_merge           - Directive LOOP_MERGE
  set_directive_loop_tripcount       - Directive LOOP_TRIPCOUNT
  set_directive_occurrence           - Directive OCCURRENCE
  set_directive_pipeline             - Directive PIPELINE
  set_directive_protocol             - Directive PROTOCOL
  set_directive_reset                - Directive RESET
  set_directive_resource             - Directive RESOURCE
  set_directive_stable               - Directive STABLE
  set_directive_stream               - Directive STREAM
  set_directive_top                  - Directive TOP
  set_directive_unroll               - Directive UNROLL
  set_part                           - Set the target part
  set_top                            - Set the top-level model
[2Kvivado_hls> [12C[2Kvivado_hls> o[13C[2Kvivado_hls> op[14C[2Kvivado_hls> ope[15C[2Kvivado_hls> open[16C[2Kvivado_hls> open_[17C[2Kvivado_hls> open_p[18C[2Kvivado_hls> open_project[24C[2Kvivado_hls> open_project [25C[2Kvivado_hls> open_project p[26C[2Kvivado_hls> open_project pr[27C[2Kvivado_hls> open_project proj_rom_init_c/[41C[2Kvivado_hls> open_project proj_rom_init_c[40C
INFO: [HLS 200-10] Opening project '/home/vivado/rom_init_c/proj_rom_init_c'.
0
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd p[16C[2Kvivado_hls> cd pr[17C[2Kvivado_hls> cd proj_rom_init_c/[31C
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
proj_rom_init_c.aps
proj_rom_init_c.log
solution1
vivado_hls.app
[2Kvivado_hls> [12C[2Kvivado_hls> o[13C[2Kvivado_hls> op[14C[2Kvivado_hls> ope[15C[2Kvivado_hls> open[16C[2Kvivado_hls> open_[17C[2Kvivado_hls> open_s[18C[2Kvivado_hls> open_so[19C[2Kvivado_hls> open_solution[25C[2Kvivado_hls> open_solution [26C[2Kvivado_hls> open_solution s[27C[2Kvivado_hls> open_solution so[28C[2Kvivado_hls> open_solution solution1/[36C[2Kvivado_hls> open_solution solution1[35C
INFO: [HLS 200-10] Opening solution '/home/vivado/rom_init_c/proj_rom_init_c/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
/home/vivado/rom_init_c/proj_rom_init_c/vivado_hls.app
[2Kvivado_hls> [12C[2Kvivado_hls> L[13C[2Kvivado_hls> LS[14C
invalid command name "LS"
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> [12C[2Kvivado_hls> add_files[21C[2Kvivado_hls> add_file[20C[2Kvivado_hls> add_fil[19C[2Kvivado_hls> add_fi[18C[2Kvivado_hls> add_f[17C[2Kvivado_hls> add_[16C[2Kvivado_hls> add[15C[2Kvivado_hls> ad[14C[2Kvivado_hls> a[13C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
proj_rom_init_c.aps
proj_rom_init_c.log
solution1
vivado_hls.app
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd .[16C[2Kvivado_hls> cd ..[17C[2Kvivado_hls> cd .[16C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd[14C[2Kvivado_hls> c[13C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd .[16C[2Kvivado_hls> cd ..[17C[2Kvivado_hls> cd ../[18C[2Kvivado_hls> cd ../.[19C[2Kvivado_hls> cd ../..[20C
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
1.tcl
aut
Desktop
Documents
Downloads
Fernando_main_seed
file.tcl
file.tcl.save
fold1.zip
folder2
HLStools
legup-4.0-ubuntu-64-14.04.vdi
main
main.c
marcados
nano.save
pointer_double
rom_init_c
script.tcl
sc.sh.save
sc.tcl
teste
teste1
VirtualBox VMs
vivado_hls.log
vm.sh
workspace
xilinx_lic_ufmg.lic
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd r[16C[2K
[35mres 
[0m[0mrom_init_c 
[0m
[2Kvivado_hls> cd r[16C[2Kvivado_hls> cd ro[17C[2Kvivado_hls> cd rom_init_c/[26C
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
hamming_window.c
hamming_window.h
hamming_window_test.c
proj_rom_init_c
README
run_hls.tcl
vivado_hls.app
vivado_hls.log
x_hls.tcl
[2Kvivado_hls> [12C[2Kvivado_hls> a[13C[2Kvivado_hls> ad[14C[2Kvivado_hls> add[15C[2Kvivado_hls> add_[16C[2Kvivado_hls> add_f[17C[2Kvivado_hls> add_files[21C[2Kvivado_hls> add_files [22C[2Kvivado_hls> add_files h[23C[2Kvivado_hls> add_files ha[24C[2Kvivado_hls> add_files hamming_window[36C[2Kvivado_hls> add_files hamming_window.[37C[2K
[0mhamming_window.c 
hamming_window.h 
[0m
[2Kvivado_hls> add_files hamming_window.[37C[2Kvivado_hls> add_files hamming_window.[37C[2Kvivado_hls> add_files hamming_window.[37C[2Kvivado_hls> add_files hamming_window.[37C[2Kvivado_hls> add_files hamming_window.[37C[2Kvivado_hls> add_files hamming_window.c[38C[2Kvivado_hls> add_files hamming_window.c[38C[2Kvivado_hls> add_files hamming_window.c[38C
INFO: [HLS 200-10] Adding design file 'hamming_window.c' to the project
[2Kvivado_hls> [12C[2Kvivado_hls> a[13C[2Kvivado_hls> ad[14C[2Kvivado_hls> add[15C[2Kvivado_hls> add_[16C[2Kvivado_hls> add_f[17C[2Kvivado_hls> add_files[21C[2Kvivado_hls> add_files [22C[2Kvivado_hls> add_files -[23C[2Kvivado_hls> add_files -t[24C[2Kvivado_hls> add_files -tb[25C[2Kvivado_hls> add_files -tb [26C[2Kvivado_hls> add_files -tb h[27C[2Kvivado_hls> add_files -tb ha[28C[2Kvivado_hls> add_files -tb hamming_window[40C[2Kvivado_hls> add_files -tb hamming_window_[41C[2Kvivado_hls> add_files -tb hamming_window_r[42C[2Kvivado_hls> add_files -tb hamming_window_[41C[2Kvivado_hls> add_files -tb hamming_window_t[42C[2Kvivado_hls> add_files -tb hamming_window_test.c[47C
INFO: [HLS 200-10] Adding test bench file 'hamming_window_test.c' to the project
[2Kvivado_hls> [12C[2Kvivado_hls> set_part {xc7k160t-fbg484-1}[40C
[2Kvivado_hls> [12C[2Kvivado_hls> create_clock -period 5 -name default[48C
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
[2Kvivado_hls> [12C[2Kvivado_hls> create_clock -period 10ns -name default[51C
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
[2Kvivado_hls> [12C[2Kvivado_hls> csynth_design[25C
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'hamming_window.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:05:16 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 20906 ; free virtual = 44598
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:05:16 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 20906 ; free virtual = 44598
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:05:24 . Memory (MB): peak = 908.082 ; gain = 207.762 ; free physical = 20757 ; free virtual = 44448
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:24 ; elapsed = 00:05:25 . Memory (MB): peak = 908.082 ; gain = 207.762 ; free physical = 20754 ; free virtual = 44446
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:05:26 . Memory (MB): peak = 1031.641 ; gain = 331.320 ; free physical = 20701 ; free virtual = 44392
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:05:26 . Memory (MB): peak = 1031.641 ; gain = 331.320 ; free physical = 20701 ; free virtual = 44392
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hamming_window' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hamming_window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 325.59 seconds; current allocated memory: 287.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 287.881 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hamming_window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hamming_window/outdata' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hamming_window/indata' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hamming_window' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'hamming_window_mul_mul_14ns_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hamming_window'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 288.183 MB.
INFO: [RTMG 210-279] Implementing memory 'hamming_window_window_coeff_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:25 ; elapsed = 00:05:26 . Memory (MB): peak = 1031.641 ; gain = 331.320 ; free physical = 20698 ; free virtual = 44390
INFO: [VHDL 208-304] Generating VHDL RTL for hamming_window.
INFO: [VLOG 209-307] Generating Verilog RTL for hamming_window.
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
hamming_window.c
hamming_window.h
hamming_window_test.c
proj_rom_init_c
README
run_hls.tcl
vivado_hls.app
vivado_hls.log
x_hls.tcl
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd p[16C[2Kvivado_hls> cd pr[17C[2K
[35mpragma_formats 
pragma_names_hidden 
[0m[0mproj_rom_init_c 
[0m
[2Kvivado_hls> cd pr[17C[2Kvivado_hls> cd pro[18C[2Kvivado_hls> cd proj_rom_init_c/[31C[2Kvivado_hls> cd proj_rom_init_c/s[32C[2Kvivado_hls> cd proj_rom_init_c/solution1/[41C
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
directives.tcl
impl
script.tcl
solution1.aps
solution1_data.json
solution1.directive
solution1.funcunit
solution1.log
syn
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd s[16C[2Kvivado_hls> cd sy[17C[2Kvivado_hls> cd syn/[19C
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
report
systemc
verilog
vhdl
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd v[16C[2Kvivado_hls> cd ve[17C[2Kvivado_hls> cd verilog/[23C
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
hamming_window_mul_mul_14ns_16s_30_1_1.v
hamming_window.v
hamming_window_window_coeff_rom.dat
hamming_window_window_coeff.v
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd .[16C[2Kvivado_hls> cd ..[17C[2Kvivado_hls> cd ../[18C[2Kvivado_hls> cd ../.[19C[2Kvivado_hls> cd ../..[20C
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
directives.tcl
impl
script.tcl
solution1.aps
solution1_data.json
solution1.directive
solution1.funcunit
solution1.log
syn
[2Kvivado_hls> [12CERROR: [Common 17-156] Event "1" is too far in the past.

    while executing
"rdi::HistEvent -event $event"
    (procedure "history" line 64)
    invoked from within
"history event $i"
    (procedure "getHistory" line 5)
    invoked from within
"getHistory"
    (procedure "TclReadLine::doExit" line 15)
    invoked from within
"TclReadLine::doExit"
    ("" arm line 5)
    invoked from within
"switch -exact -- $char {
        \u0001 { ;# ^a
            set CMDLINE_CURSOR 0
        }
        \u0002 { ;# ^b
            if { $CMDLINE_CURSOR > 0..."
    (procedure "handleControls" line 10)
    invoked from within
"handleControls"
    (procedure "TclReadLine::tclline" line 105)
    invoked from within
"TclReadLine::tclline"
