Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Aug 22 22:35:50 2022
| Host         : Andrey-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_module_contador_7seg_timing_summary_routed.rpt -pb top_module_contador_7seg_timing_summary_routed.pb -rpx top_module_contador_7seg_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module_contador_7seg
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 70 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     95.182        0.000                      0                  122        0.036        0.000                      0                  122        2.633        0.000                       0                    76  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
clk_100Mhz_pi            {0.000 5.000}        10.000          100.000         
  CLK_10MHZ_clk_wiz_0    {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0     {0.000 25.000}       50.000          20.000          
sys_clk_pin              {0.000 5.000}        10.000          100.000         
  CLK_10MHZ_clk_wiz_0_1  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0_1   {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100Mhz_pi                                                                                                                                                              3.000        0.000                       0                     1  
  CLK_10MHZ_clk_wiz_0         95.182        0.000                      0                  122        0.262        0.000                      0                  122       49.500        0.000                       0                    72  
  clkfbout_clk_wiz_0                                                                                                                                                       2.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                3.000        0.000                       0                     1  
  CLK_10MHZ_clk_wiz_0_1       95.198        0.000                      0                  122        0.262        0.000                      0                  122       49.500        0.000                       0                    72  
  clkfbout_clk_wiz_0_1                                                                                                                                                     2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_10MHZ_clk_wiz_0_1  CLK_10MHZ_clk_wiz_0         95.182        0.000                      0                  122        0.036        0.000                      0                  122  
CLK_10MHZ_clk_wiz_0    CLK_10MHZ_clk_wiz_0_1       95.182        0.000                      0                  122        0.036        0.000                      0                  122  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz_pi
  To Clock:  clk_100Mhz_pi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100Mhz_pi
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz_pi }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_clk_wiz_0
  To Clock:  CLK_10MHZ_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       95.182ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.182ns  (required time - arrival time)
  Source:                 digitos/dec_millar_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            digitos/dec_millon_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0 rise@100.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 0.828ns (19.039%)  route 3.521ns (80.961%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 98.058 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.333ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.714    -2.333    digitos/CLK_10MHZ
    SLICE_X82Y104        FDCE                                         r  digitos/dec_millar_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y104        FDCE (Prop_fdce_C_Q)         0.456    -1.877 r  digitos/dec_millar_reg[0]/Q
                         net (fo=12, routed)          1.594    -0.283    digitos/dec_millar[0]
    SLICE_X82Y104        LUT4 (Prop_lut4_I0_O)        0.124    -0.159 f  digitos/cen_millar[3]_i_3/O
                         net (fo=2, routed)           0.819     0.660    digitos/cen_millar[3]_i_3_n_0
    SLICE_X82Y103        LUT6 (Prop_lut6_I0_O)        0.124     0.784 r  digitos/uni_millon[3]_i_1/O
                         net (fo=5, routed)           0.588     1.372    digitos/uni_millon[3]_i_1_n_0
    SLICE_X87Y103        LUT5 (Prop_lut5_I0_O)        0.124     1.496 r  digitos/dec_millon[3]_i_1/O
                         net (fo=4, routed)           0.520     2.016    digitos/dec_millon[3]_i_1_n_0
    SLICE_X87Y102        FDCE                                         r  digitos/dec_millon_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.597    98.058    digitos/CLK_10MHZ
    SLICE_X87Y102        FDCE                                         r  digitos/dec_millon_reg[0]/C
                         clock pessimism             -0.429    97.629    
                         clock uncertainty           -0.226    97.403    
    SLICE_X87Y102        FDCE (Setup_fdce_C_CE)      -0.205    97.198    digitos/dec_millon_reg[0]
  -------------------------------------------------------------------
                         required time                         97.198    
                         arrival time                          -2.016    
  -------------------------------------------------------------------
                         slack                                 95.182    

Slack (MET) :             95.182ns  (required time - arrival time)
  Source:                 digitos/dec_millar_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            digitos/dec_millon_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0 rise@100.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 0.828ns (19.039%)  route 3.521ns (80.961%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 98.058 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.333ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.714    -2.333    digitos/CLK_10MHZ
    SLICE_X82Y104        FDCE                                         r  digitos/dec_millar_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y104        FDCE (Prop_fdce_C_Q)         0.456    -1.877 r  digitos/dec_millar_reg[0]/Q
                         net (fo=12, routed)          1.594    -0.283    digitos/dec_millar[0]
    SLICE_X82Y104        LUT4 (Prop_lut4_I0_O)        0.124    -0.159 f  digitos/cen_millar[3]_i_3/O
                         net (fo=2, routed)           0.819     0.660    digitos/cen_millar[3]_i_3_n_0
    SLICE_X82Y103        LUT6 (Prop_lut6_I0_O)        0.124     0.784 r  digitos/uni_millon[3]_i_1/O
                         net (fo=5, routed)           0.588     1.372    digitos/uni_millon[3]_i_1_n_0
    SLICE_X87Y103        LUT5 (Prop_lut5_I0_O)        0.124     1.496 r  digitos/dec_millon[3]_i_1/O
                         net (fo=4, routed)           0.520     2.016    digitos/dec_millon[3]_i_1_n_0
    SLICE_X87Y102        FDCE                                         r  digitos/dec_millon_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.597    98.058    digitos/CLK_10MHZ
    SLICE_X87Y102        FDCE                                         r  digitos/dec_millon_reg[1]/C
                         clock pessimism             -0.429    97.629    
                         clock uncertainty           -0.226    97.403    
    SLICE_X87Y102        FDCE (Setup_fdce_C_CE)      -0.205    97.198    digitos/dec_millon_reg[1]
  -------------------------------------------------------------------
                         required time                         97.198    
                         arrival time                          -2.016    
  -------------------------------------------------------------------
                         slack                                 95.182    

Slack (MET) :             95.182ns  (required time - arrival time)
  Source:                 digitos/dec_millar_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            digitos/dec_millon_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0 rise@100.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 0.828ns (19.039%)  route 3.521ns (80.961%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 98.058 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.333ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.714    -2.333    digitos/CLK_10MHZ
    SLICE_X82Y104        FDCE                                         r  digitos/dec_millar_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y104        FDCE (Prop_fdce_C_Q)         0.456    -1.877 r  digitos/dec_millar_reg[0]/Q
                         net (fo=12, routed)          1.594    -0.283    digitos/dec_millar[0]
    SLICE_X82Y104        LUT4 (Prop_lut4_I0_O)        0.124    -0.159 f  digitos/cen_millar[3]_i_3/O
                         net (fo=2, routed)           0.819     0.660    digitos/cen_millar[3]_i_3_n_0
    SLICE_X82Y103        LUT6 (Prop_lut6_I0_O)        0.124     0.784 r  digitos/uni_millon[3]_i_1/O
                         net (fo=5, routed)           0.588     1.372    digitos/uni_millon[3]_i_1_n_0
    SLICE_X87Y103        LUT5 (Prop_lut5_I0_O)        0.124     1.496 r  digitos/dec_millon[3]_i_1/O
                         net (fo=4, routed)           0.520     2.016    digitos/dec_millon[3]_i_1_n_0
    SLICE_X87Y102        FDCE                                         r  digitos/dec_millon_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.597    98.058    digitos/CLK_10MHZ
    SLICE_X87Y102        FDCE                                         r  digitos/dec_millon_reg[2]/C
                         clock pessimism             -0.429    97.629    
                         clock uncertainty           -0.226    97.403    
    SLICE_X87Y102        FDCE (Setup_fdce_C_CE)      -0.205    97.198    digitos/dec_millon_reg[2]
  -------------------------------------------------------------------
                         required time                         97.198    
                         arrival time                          -2.016    
  -------------------------------------------------------------------
                         slack                                 95.182    

Slack (MET) :             95.182ns  (required time - arrival time)
  Source:                 digitos/dec_millar_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            digitos/dec_millon_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0 rise@100.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 0.828ns (19.039%)  route 3.521ns (80.961%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 98.058 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.333ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.714    -2.333    digitos/CLK_10MHZ
    SLICE_X82Y104        FDCE                                         r  digitos/dec_millar_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y104        FDCE (Prop_fdce_C_Q)         0.456    -1.877 r  digitos/dec_millar_reg[0]/Q
                         net (fo=12, routed)          1.594    -0.283    digitos/dec_millar[0]
    SLICE_X82Y104        LUT4 (Prop_lut4_I0_O)        0.124    -0.159 f  digitos/cen_millar[3]_i_3/O
                         net (fo=2, routed)           0.819     0.660    digitos/cen_millar[3]_i_3_n_0
    SLICE_X82Y103        LUT6 (Prop_lut6_I0_O)        0.124     0.784 r  digitos/uni_millon[3]_i_1/O
                         net (fo=5, routed)           0.588     1.372    digitos/uni_millon[3]_i_1_n_0
    SLICE_X87Y103        LUT5 (Prop_lut5_I0_O)        0.124     1.496 r  digitos/dec_millon[3]_i_1/O
                         net (fo=4, routed)           0.520     2.016    digitos/dec_millon[3]_i_1_n_0
    SLICE_X87Y102        FDCE                                         r  digitos/dec_millon_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.597    98.058    digitos/CLK_10MHZ
    SLICE_X87Y102        FDCE                                         r  digitos/dec_millon_reg[3]/C
                         clock pessimism             -0.429    97.629    
                         clock uncertainty           -0.226    97.403    
    SLICE_X87Y102        FDCE (Setup_fdce_C_CE)      -0.205    97.198    digitos/dec_millon_reg[3]
  -------------------------------------------------------------------
                         required time                         97.198    
                         arrival time                          -2.016    
  -------------------------------------------------------------------
                         slack                                 95.182    

Slack (MET) :             95.697ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0 rise@100.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.002ns  (logic 1.708ns (42.676%)  route 2.294ns (57.324%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 98.075 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.717    -2.330    seg7_control/CLK_10MHZ
    SLICE_X89Y100        FDCE                                         r  seg7_control/digit_timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y100        FDCE (Prop_fdce_C_Q)         0.456    -1.874 r  seg7_control/digit_timer_reg[3]/Q
                         net (fo=2, routed)           1.045    -0.829    seg7_control/digit_timer[3]
    SLICE_X88Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504    -0.325 r  seg7_control/digit_timer0_carry/CO[3]
                         net (fo=1, routed)           0.001    -0.324    seg7_control/digit_timer0_carry_n_0
    SLICE_X88Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.207 r  seg7_control/digit_timer0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.207    seg7_control/digit_timer0_carry__0_n_0
    SLICE_X88Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.090 r  seg7_control/digit_timer0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.090    seg7_control/digit_timer0_carry__1_n_0
    SLICE_X88Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.129 r  seg7_control/digit_timer0_carry__2/O[0]
                         net (fo=1, routed)           1.249     1.377    seg7_control/digit_timer0_carry__2_n_7
    SLICE_X89Y99         LUT2 (Prop_lut2_I1_O)        0.295     1.672 r  seg7_control/digit_timer[13]_i_1/O
                         net (fo=1, routed)           0.000     1.672    seg7_control/digit_timer_0[13]
    SLICE_X89Y99         FDCE                                         r  seg7_control/digit_timer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.613    98.075    seg7_control/CLK_10MHZ
    SLICE_X89Y99         FDCE                                         r  seg7_control/digit_timer_reg[13]/C
                         clock pessimism             -0.509    97.566    
                         clock uncertainty           -0.226    97.340    
    SLICE_X89Y99         FDCE (Setup_fdce_C_D)        0.029    97.369    seg7_control/digit_timer_reg[13]
  -------------------------------------------------------------------
                         required time                         97.369    
                         arrival time                          -1.672    
  -------------------------------------------------------------------
                         slack                                 95.697    

Slack (MET) :             95.720ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0 rise@100.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.085ns  (logic 0.839ns (20.541%)  route 3.246ns (79.459%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 98.075 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.733    -2.314    seg7_control/CLK_10MHZ
    SLICE_X89Y99         FDCE                                         r  seg7_control/digit_timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDCE (Prop_fdce_C_Q)         0.419    -1.895 r  seg7_control/digit_timer_reg[4]/Q
                         net (fo=2, routed)           1.826    -0.069    seg7_control/digit_timer[4]
    SLICE_X89Y99         LUT6 (Prop_lut6_I4_O)        0.296     0.227 r  seg7_control/digit_timer[13]_i_2/O
                         net (fo=16, routed)          1.420     1.647    seg7_control/digit_timer[13]_i_2_n_0
    SLICE_X89Y99         LUT2 (Prop_lut2_I0_O)        0.124     1.771 r  seg7_control/digit_timer[2]_i_1/O
                         net (fo=1, routed)           0.000     1.771    seg7_control/digit_timer_0[2]
    SLICE_X89Y99         FDCE                                         r  seg7_control/digit_timer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.613    98.075    seg7_control/CLK_10MHZ
    SLICE_X89Y99         FDCE                                         r  seg7_control/digit_timer_reg[2]/C
                         clock pessimism             -0.389    97.686    
                         clock uncertainty           -0.226    97.460    
    SLICE_X89Y99         FDCE (Setup_fdce_C_D)        0.031    97.491    seg7_control/digit_timer_reg[2]
  -------------------------------------------------------------------
                         required time                         97.491    
                         arrival time                          -1.771    
  -------------------------------------------------------------------
                         slack                                 95.720    

Slack (MET) :             95.732ns  (required time - arrival time)
  Source:                 digitos/dec_millar_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            digitos/cen_millar_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0 rise@100.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 0.704ns (18.538%)  route 3.094ns (81.462%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( 98.057 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.333ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.714    -2.333    digitos/CLK_10MHZ
    SLICE_X82Y104        FDCE                                         r  digitos/dec_millar_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y104        FDCE (Prop_fdce_C_Q)         0.456    -1.877 r  digitos/dec_millar_reg[0]/Q
                         net (fo=12, routed)          1.594    -0.283    digitos/dec_millar[0]
    SLICE_X82Y104        LUT4 (Prop_lut4_I0_O)        0.124    -0.159 f  digitos/cen_millar[3]_i_3/O
                         net (fo=2, routed)           0.820     0.661    digitos/cen_millar[3]_i_3_n_0
    SLICE_X82Y103        LUT5 (Prop_lut5_I4_O)        0.124     0.785 r  digitos/cen_millar[3]_i_1/O
                         net (fo=4, routed)           0.679     1.465    digitos/cen_millar[3]_i_1_n_0
    SLICE_X86Y103        FDCE                                         r  digitos/cen_millar_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.596    98.057    digitos/CLK_10MHZ
    SLICE_X86Y103        FDCE                                         r  digitos/cen_millar_reg[0]/C
                         clock pessimism             -0.429    97.628    
                         clock uncertainty           -0.226    97.402    
    SLICE_X86Y103        FDCE (Setup_fdce_C_CE)      -0.205    97.197    digitos/cen_millar_reg[0]
  -------------------------------------------------------------------
                         required time                         97.197    
                         arrival time                          -1.465    
  -------------------------------------------------------------------
                         slack                                 95.732    

Slack (MET) :             95.736ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0 rise@100.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 0.867ns (21.082%)  route 3.246ns (78.918%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 98.075 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.733    -2.314    seg7_control/CLK_10MHZ
    SLICE_X89Y99         FDCE                                         r  seg7_control/digit_timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDCE (Prop_fdce_C_Q)         0.419    -1.895 r  seg7_control/digit_timer_reg[4]/Q
                         net (fo=2, routed)           1.826    -0.069    seg7_control/digit_timer[4]
    SLICE_X89Y99         LUT6 (Prop_lut6_I4_O)        0.296     0.227 r  seg7_control/digit_timer[13]_i_2/O
                         net (fo=16, routed)          1.420     1.647    seg7_control/digit_timer[13]_i_2_n_0
    SLICE_X89Y99         LUT2 (Prop_lut2_I0_O)        0.152     1.799 r  seg7_control/digit_timer[4]_i_1/O
                         net (fo=1, routed)           0.000     1.799    seg7_control/digit_timer_0[4]
    SLICE_X89Y99         FDCE                                         r  seg7_control/digit_timer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.613    98.075    seg7_control/CLK_10MHZ
    SLICE_X89Y99         FDCE                                         r  seg7_control/digit_timer_reg[4]/C
                         clock pessimism             -0.389    97.686    
                         clock uncertainty           -0.226    97.460    
    SLICE_X89Y99         FDCE (Setup_fdce_C_D)        0.075    97.535    seg7_control/digit_timer_reg[4]
  -------------------------------------------------------------------
                         required time                         97.535    
                         arrival time                          -1.799    
  -------------------------------------------------------------------
                         slack                                 95.736    

Slack (MET) :             95.738ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0 rise@100.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.111ns  (logic 0.867ns (21.092%)  route 3.244ns (78.908%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 98.075 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.733    -2.314    seg7_control/CLK_10MHZ
    SLICE_X89Y99         FDCE                                         r  seg7_control/digit_timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDCE (Prop_fdce_C_Q)         0.419    -1.895 r  seg7_control/digit_timer_reg[4]/Q
                         net (fo=2, routed)           1.826    -0.069    seg7_control/digit_timer[4]
    SLICE_X89Y99         LUT6 (Prop_lut6_I4_O)        0.296     0.227 r  seg7_control/digit_timer[13]_i_2/O
                         net (fo=16, routed)          1.418     1.645    seg7_control/digit_timer[13]_i_2_n_0
    SLICE_X89Y99         LUT2 (Prop_lut2_I0_O)        0.152     1.797 r  seg7_control/digit_timer[1]_i_1/O
                         net (fo=1, routed)           0.000     1.797    seg7_control/digit_timer_0[1]
    SLICE_X89Y99         FDCE                                         r  seg7_control/digit_timer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.613    98.075    seg7_control/CLK_10MHZ
    SLICE_X89Y99         FDCE                                         r  seg7_control/digit_timer_reg[1]/C
                         clock pessimism             -0.389    97.686    
                         clock uncertainty           -0.226    97.460    
    SLICE_X89Y99         FDCE (Setup_fdce_C_D)        0.075    97.535    seg7_control/digit_timer_reg[1]
  -------------------------------------------------------------------
                         required time                         97.535    
                         arrival time                          -1.797    
  -------------------------------------------------------------------
                         slack                                 95.738    

Slack (MET) :             95.787ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0 rise@100.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 0.839ns (21.618%)  route 3.042ns (78.382%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 98.058 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.733    -2.314    seg7_control/CLK_10MHZ
    SLICE_X89Y99         FDCE                                         r  seg7_control/digit_timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDCE (Prop_fdce_C_Q)         0.419    -1.895 r  seg7_control/digit_timer_reg[4]/Q
                         net (fo=2, routed)           1.826    -0.069    seg7_control/digit_timer[4]
    SLICE_X89Y99         LUT6 (Prop_lut6_I4_O)        0.296     0.227 r  seg7_control/digit_timer[13]_i_2/O
                         net (fo=16, routed)          1.216     1.443    seg7_control/digit_timer[13]_i_2_n_0
    SLICE_X89Y100        LUT2 (Prop_lut2_I0_O)        0.124     1.567 r  seg7_control/digit_timer[5]_i_1/O
                         net (fo=1, routed)           0.000     1.567    seg7_control/digit_timer_0[5]
    SLICE_X89Y100        FDCE                                         r  seg7_control/digit_timer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.597    98.058    seg7_control/CLK_10MHZ
    SLICE_X89Y100        FDCE                                         r  seg7_control/digit_timer_reg[5]/C
                         clock pessimism             -0.509    97.550    
                         clock uncertainty           -0.226    97.323    
    SLICE_X89Y100        FDCE (Setup_fdce_C_D)        0.031    97.354    seg7_control/digit_timer_reg[5]
  -------------------------------------------------------------------
                         required time                         97.354    
                         arrival time                          -1.567    
  -------------------------------------------------------------------
                         slack                                 95.787    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 digitos/decenas_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            digitos/decenas_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0 rise@0.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.601    -0.511    digitos/CLK_10MHZ
    SLICE_X84Y100        FDCE                                         r  digitos/decenas_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y100        FDCE (Prop_fdce_C_Q)         0.164    -0.347 r  digitos/decenas_reg[0]/Q
                         net (fo=14, routed)          0.186    -0.161    digitos/decenas[0]
    SLICE_X84Y100        LUT3 (Prop_lut3_I1_O)        0.043    -0.118 r  digitos/decenas[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.118    digitos/decenas[2]_i_1_n_0
    SLICE_X84Y100        FDCE                                         r  digitos/decenas_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.873    -0.279    digitos/CLK_10MHZ
    SLICE_X84Y100        FDCE                                         r  digitos/decenas_reg[2]/C
                         clock pessimism             -0.232    -0.511    
    SLICE_X84Y100        FDCE (Hold_fdce_C_D)         0.131    -0.380    digitos/decenas_reg[2]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 digitos/decenas_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            digitos/decenas_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0 rise@0.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.601    -0.511    digitos/CLK_10MHZ
    SLICE_X84Y100        FDCE                                         r  digitos/decenas_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y100        FDCE (Prop_fdce_C_Q)         0.164    -0.347 r  digitos/decenas_reg[0]/Q
                         net (fo=14, routed)          0.186    -0.161    digitos/decenas[0]
    SLICE_X84Y100        LUT4 (Prop_lut4_I1_O)        0.043    -0.118 r  digitos/decenas[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.118    digitos/decenas[3]_i_2_n_0
    SLICE_X84Y100        FDCE                                         r  digitos/decenas_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.873    -0.279    digitos/CLK_10MHZ
    SLICE_X84Y100        FDCE                                         r  digitos/decenas_reg[3]/C
                         clock pessimism             -0.232    -0.511    
    SLICE_X84Y100        FDCE (Hold_fdce_C_D)         0.131    -0.380    digitos/decenas_reg[3]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 digitos/cen_millar_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            digitos/cen_millar_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0 rise@0.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.868%)  route 0.191ns (51.132%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.601    -0.511    digitos/CLK_10MHZ
    SLICE_X87Y103        FDCE                                         r  digitos/cen_millar_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.370 r  digitos/cen_millar_reg[3]/Q
                         net (fo=10, routed)          0.191    -0.179    digitos/cen_millar[3]
    SLICE_X87Y103        LUT4 (Prop_lut4_I3_O)        0.042    -0.137 r  digitos/cen_millar[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.137    digitos/cen_millar[3]_i_2_n_0
    SLICE_X87Y103        FDCE                                         r  digitos/cen_millar_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.872    -0.279    digitos/CLK_10MHZ
    SLICE_X87Y103        FDCE                                         r  digitos/cen_millar_reg[3]/C
                         clock pessimism             -0.232    -0.511    
    SLICE_X87Y103        FDCE (Hold_fdce_C_D)         0.105    -0.406    digitos/cen_millar_reg[3]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 digitos/decenas_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            digitos/decenas_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0 rise@0.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.601    -0.511    digitos/CLK_10MHZ
    SLICE_X84Y100        FDCE                                         r  digitos/decenas_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y100        FDCE (Prop_fdce_C_Q)         0.164    -0.347 r  digitos/decenas_reg[0]/Q
                         net (fo=14, routed)          0.186    -0.161    digitos/decenas[0]
    SLICE_X84Y100        LUT4 (Prop_lut4_I2_O)        0.045    -0.116 r  digitos/decenas[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.116    digitos/decenas[1]_i_1_n_0
    SLICE_X84Y100        FDCE                                         r  digitos/decenas_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.873    -0.279    digitos/CLK_10MHZ
    SLICE_X84Y100        FDCE                                         r  digitos/decenas_reg[1]/C
                         clock pessimism             -0.232    -0.511    
    SLICE_X84Y100        FDCE (Hold_fdce_C_D)         0.121    -0.390    digitos/decenas_reg[1]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 digitos/dec_millar_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            digitos/dec_millar_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0 rise@0.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.183ns (48.159%)  route 0.197ns (51.841%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.600    -0.512    digitos/CLK_10MHZ
    SLICE_X82Y104        FDCE                                         r  digitos/dec_millar_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.371 r  digitos/dec_millar_reg[3]/Q
                         net (fo=10, routed)          0.197    -0.174    digitos/dec_millar[3]
    SLICE_X82Y104        LUT4 (Prop_lut4_I3_O)        0.042    -0.132 r  digitos/dec_millar[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.132    digitos/dec_millar[3]_i_2_n_0
    SLICE_X82Y104        FDCE                                         r  digitos/dec_millar_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.871    -0.280    digitos/CLK_10MHZ
    SLICE_X82Y104        FDCE                                         r  digitos/dec_millar_reg[3]/C
                         clock pessimism             -0.232    -0.512    
    SLICE_X82Y104        FDCE (Hold_fdce_C_D)         0.105    -0.407    digitos/dec_millar_reg[3]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 digitos/decenas_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            digitos/decenas_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0 rise@0.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.601    -0.511    digitos/CLK_10MHZ
    SLICE_X84Y100        FDCE                                         r  digitos/decenas_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y100        FDCE (Prop_fdce_C_Q)         0.164    -0.347 f  digitos/decenas_reg[0]/Q
                         net (fo=14, routed)          0.186    -0.161    digitos/decenas[0]
    SLICE_X84Y100        LUT1 (Prop_lut1_I0_O)        0.045    -0.116 r  digitos/decenas[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.116    digitos/decenas[0]_i_1_n_0
    SLICE_X84Y100        FDCE                                         r  digitos/decenas_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.873    -0.279    digitos/CLK_10MHZ
    SLICE_X84Y100        FDCE                                         r  digitos/decenas_reg[0]/C
                         clock pessimism             -0.232    -0.511    
    SLICE_X84Y100        FDCE (Hold_fdce_C_D)         0.120    -0.391    digitos/decenas_reg[0]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 seg7_control/digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_select_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0 rise@0.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.602    -0.510    seg7_control/CLK_10MHZ
    SLICE_X89Y100        FDCE                                         r  seg7_control/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.369 r  seg7_control/digit_select_reg[0]/Q
                         net (fo=46, routed)          0.180    -0.189    seg7_control/digit_select[0]
    SLICE_X89Y100        LUT2 (Prop_lut2_I1_O)        0.045    -0.144 r  seg7_control/digit_select[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    seg7_control/digit_select[0]_i_1_n_0
    SLICE_X89Y100        FDCE                                         r  seg7_control/digit_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.873    -0.278    seg7_control/CLK_10MHZ
    SLICE_X89Y100        FDCE                                         r  seg7_control/digit_select_reg[0]/C
                         clock pessimism             -0.232    -0.510    
    SLICE_X89Y100        FDCE (Hold_fdce_C_D)         0.091    -0.419    seg7_control/digit_select_reg[0]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 digitos/uni_millar_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            digitos/uni_millar_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0 rise@0.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.183ns (47.352%)  route 0.203ns (52.648%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.601    -0.511    digitos/CLK_10MHZ
    SLICE_X85Y102        FDCE                                         r  digitos/uni_millar_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.370 r  digitos/uni_millar_reg[1]/Q
                         net (fo=11, routed)          0.203    -0.167    digitos/uni_millar[1]
    SLICE_X85Y102        LUT3 (Prop_lut3_I2_O)        0.042    -0.125 r  digitos/uni_millar[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.125    digitos/uni_millar[2]_i_1_n_0
    SLICE_X85Y102        FDCE                                         r  digitos/uni_millar_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.873    -0.279    digitos/CLK_10MHZ
    SLICE_X85Y102        FDCE                                         r  digitos/uni_millar_reg[2]/C
                         clock pessimism             -0.232    -0.511    
    SLICE_X85Y102        FDCE (Hold_fdce_C_D)         0.107    -0.404    digitos/uni_millar_reg[2]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 digitos/centenas_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            digitos/centenas_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0 rise@0.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.436%)  route 0.190ns (50.564%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.601    -0.511    digitos/CLK_10MHZ
    SLICE_X83Y102        FDCE                                         r  digitos/centenas_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.370 r  digitos/centenas_reg[1]/Q
                         net (fo=12, routed)          0.190    -0.180    digitos/centenas[1]
    SLICE_X83Y102        LUT4 (Prop_lut4_I3_O)        0.045    -0.135 r  digitos/centenas[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.135    digitos/centenas[1]_i_1_n_0
    SLICE_X83Y102        FDCE                                         r  digitos/centenas_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.873    -0.279    digitos/CLK_10MHZ
    SLICE_X83Y102        FDCE                                         r  digitos/centenas_reg[1]/C
                         clock pessimism             -0.232    -0.511    
    SLICE_X83Y102        FDCE (Hold_fdce_C_D)         0.091    -0.420    digitos/centenas_reg[1]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 digitos/uni_millon_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            digitos/uni_millon_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0 rise@0.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.207ns (49.560%)  route 0.211ns (50.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.601    -0.511    digitos/CLK_10MHZ
    SLICE_X88Y103        FDCE                                         r  digitos/uni_millon_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y103        FDCE (Prop_fdce_C_Q)         0.164    -0.347 r  digitos/uni_millon_reg[1]/Q
                         net (fo=11, routed)          0.211    -0.136    digitos/uni_millon[1]
    SLICE_X88Y103        LUT4 (Prop_lut4_I1_O)        0.043    -0.093 r  digitos/uni_millon[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.093    digitos/uni_millon[3]_i_2_n_0
    SLICE_X88Y103        FDCE                                         r  digitos/uni_millon_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.872    -0.279    digitos/CLK_10MHZ
    SLICE_X88Y103        FDCE                                         r  digitos/uni_millon_reg[3]/C
                         clock pessimism             -0.232    -0.511    
    SLICE_X88Y103        FDCE (Hold_fdce_C_D)         0.131    -0.380    digitos/uni_millon_reg[3]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_10MHZ_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { instance_name/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  instance_name/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X86Y103   digitos/cen_millar_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X85Y103   digitos/cen_millar_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X85Y103   digitos/cen_millar_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X87Y103   digitos/cen_millar_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X82Y102   digitos/centenas_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X83Y102   digitos/centenas_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X82Y102   digitos/centenas_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X82Y104   digitos/dec_millar_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X86Y103   digitos/cen_millar_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X87Y103   digitos/cen_millar_reg[3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X82Y102   digitos/centenas_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X83Y102   digitos/centenas_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X82Y102   digitos/centenas_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X87Y102   digitos/dec_millon_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X87Y102   digitos/dec_millon_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X87Y102   digitos/dec_millon_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X87Y102   digitos/dec_millon_reg[3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X84Y100   digitos/decenas_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X86Y103   digitos/cen_millar_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X86Y103   digitos/cen_millar_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X85Y103   digitos/cen_millar_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X85Y103   digitos/cen_millar_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X85Y103   digitos/cen_millar_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X85Y103   digitos/cen_millar_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X87Y103   digitos/cen_millar_reg[3]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X87Y103   digitos/cen_millar_reg[3]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X82Y102   digitos/centenas_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X83Y102   digitos/centenas_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { instance_name/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  instance_name/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz_pi }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_clk_wiz_0_1
  To Clock:  CLK_10MHZ_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       95.198ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.198ns  (required time - arrival time)
  Source:                 digitos/dec_millar_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            digitos/dec_millon_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@100.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 0.828ns (19.039%)  route 3.521ns (80.961%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 98.058 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.333ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.714    -2.333    digitos/CLK_10MHZ
    SLICE_X82Y104        FDCE                                         r  digitos/dec_millar_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y104        FDCE (Prop_fdce_C_Q)         0.456    -1.877 r  digitos/dec_millar_reg[0]/Q
                         net (fo=12, routed)          1.594    -0.283    digitos/dec_millar[0]
    SLICE_X82Y104        LUT4 (Prop_lut4_I0_O)        0.124    -0.159 f  digitos/cen_millar[3]_i_3/O
                         net (fo=2, routed)           0.819     0.660    digitos/cen_millar[3]_i_3_n_0
    SLICE_X82Y103        LUT6 (Prop_lut6_I0_O)        0.124     0.784 r  digitos/uni_millon[3]_i_1/O
                         net (fo=5, routed)           0.588     1.372    digitos/uni_millon[3]_i_1_n_0
    SLICE_X87Y103        LUT5 (Prop_lut5_I0_O)        0.124     1.496 r  digitos/dec_millon[3]_i_1/O
                         net (fo=4, routed)           0.520     2.016    digitos/dec_millon[3]_i_1_n_0
    SLICE_X87Y102        FDCE                                         r  digitos/dec_millon_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.597    98.058    digitos/CLK_10MHZ
    SLICE_X87Y102        FDCE                                         r  digitos/dec_millon_reg[0]/C
                         clock pessimism             -0.429    97.629    
                         clock uncertainty           -0.211    97.418    
    SLICE_X87Y102        FDCE (Setup_fdce_C_CE)      -0.205    97.213    digitos/dec_millon_reg[0]
  -------------------------------------------------------------------
                         required time                         97.213    
                         arrival time                          -2.016    
  -------------------------------------------------------------------
                         slack                                 95.198    

Slack (MET) :             95.198ns  (required time - arrival time)
  Source:                 digitos/dec_millar_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            digitos/dec_millon_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@100.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 0.828ns (19.039%)  route 3.521ns (80.961%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 98.058 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.333ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.714    -2.333    digitos/CLK_10MHZ
    SLICE_X82Y104        FDCE                                         r  digitos/dec_millar_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y104        FDCE (Prop_fdce_C_Q)         0.456    -1.877 r  digitos/dec_millar_reg[0]/Q
                         net (fo=12, routed)          1.594    -0.283    digitos/dec_millar[0]
    SLICE_X82Y104        LUT4 (Prop_lut4_I0_O)        0.124    -0.159 f  digitos/cen_millar[3]_i_3/O
                         net (fo=2, routed)           0.819     0.660    digitos/cen_millar[3]_i_3_n_0
    SLICE_X82Y103        LUT6 (Prop_lut6_I0_O)        0.124     0.784 r  digitos/uni_millon[3]_i_1/O
                         net (fo=5, routed)           0.588     1.372    digitos/uni_millon[3]_i_1_n_0
    SLICE_X87Y103        LUT5 (Prop_lut5_I0_O)        0.124     1.496 r  digitos/dec_millon[3]_i_1/O
                         net (fo=4, routed)           0.520     2.016    digitos/dec_millon[3]_i_1_n_0
    SLICE_X87Y102        FDCE                                         r  digitos/dec_millon_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.597    98.058    digitos/CLK_10MHZ
    SLICE_X87Y102        FDCE                                         r  digitos/dec_millon_reg[1]/C
                         clock pessimism             -0.429    97.629    
                         clock uncertainty           -0.211    97.418    
    SLICE_X87Y102        FDCE (Setup_fdce_C_CE)      -0.205    97.213    digitos/dec_millon_reg[1]
  -------------------------------------------------------------------
                         required time                         97.213    
                         arrival time                          -2.016    
  -------------------------------------------------------------------
                         slack                                 95.198    

Slack (MET) :             95.198ns  (required time - arrival time)
  Source:                 digitos/dec_millar_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            digitos/dec_millon_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@100.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 0.828ns (19.039%)  route 3.521ns (80.961%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 98.058 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.333ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.714    -2.333    digitos/CLK_10MHZ
    SLICE_X82Y104        FDCE                                         r  digitos/dec_millar_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y104        FDCE (Prop_fdce_C_Q)         0.456    -1.877 r  digitos/dec_millar_reg[0]/Q
                         net (fo=12, routed)          1.594    -0.283    digitos/dec_millar[0]
    SLICE_X82Y104        LUT4 (Prop_lut4_I0_O)        0.124    -0.159 f  digitos/cen_millar[3]_i_3/O
                         net (fo=2, routed)           0.819     0.660    digitos/cen_millar[3]_i_3_n_0
    SLICE_X82Y103        LUT6 (Prop_lut6_I0_O)        0.124     0.784 r  digitos/uni_millon[3]_i_1/O
                         net (fo=5, routed)           0.588     1.372    digitos/uni_millon[3]_i_1_n_0
    SLICE_X87Y103        LUT5 (Prop_lut5_I0_O)        0.124     1.496 r  digitos/dec_millon[3]_i_1/O
                         net (fo=4, routed)           0.520     2.016    digitos/dec_millon[3]_i_1_n_0
    SLICE_X87Y102        FDCE                                         r  digitos/dec_millon_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.597    98.058    digitos/CLK_10MHZ
    SLICE_X87Y102        FDCE                                         r  digitos/dec_millon_reg[2]/C
                         clock pessimism             -0.429    97.629    
                         clock uncertainty           -0.211    97.418    
    SLICE_X87Y102        FDCE (Setup_fdce_C_CE)      -0.205    97.213    digitos/dec_millon_reg[2]
  -------------------------------------------------------------------
                         required time                         97.213    
                         arrival time                          -2.016    
  -------------------------------------------------------------------
                         slack                                 95.198    

Slack (MET) :             95.198ns  (required time - arrival time)
  Source:                 digitos/dec_millar_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            digitos/dec_millon_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@100.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 0.828ns (19.039%)  route 3.521ns (80.961%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 98.058 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.333ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.714    -2.333    digitos/CLK_10MHZ
    SLICE_X82Y104        FDCE                                         r  digitos/dec_millar_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y104        FDCE (Prop_fdce_C_Q)         0.456    -1.877 r  digitos/dec_millar_reg[0]/Q
                         net (fo=12, routed)          1.594    -0.283    digitos/dec_millar[0]
    SLICE_X82Y104        LUT4 (Prop_lut4_I0_O)        0.124    -0.159 f  digitos/cen_millar[3]_i_3/O
                         net (fo=2, routed)           0.819     0.660    digitos/cen_millar[3]_i_3_n_0
    SLICE_X82Y103        LUT6 (Prop_lut6_I0_O)        0.124     0.784 r  digitos/uni_millon[3]_i_1/O
                         net (fo=5, routed)           0.588     1.372    digitos/uni_millon[3]_i_1_n_0
    SLICE_X87Y103        LUT5 (Prop_lut5_I0_O)        0.124     1.496 r  digitos/dec_millon[3]_i_1/O
                         net (fo=4, routed)           0.520     2.016    digitos/dec_millon[3]_i_1_n_0
    SLICE_X87Y102        FDCE                                         r  digitos/dec_millon_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.597    98.058    digitos/CLK_10MHZ
    SLICE_X87Y102        FDCE                                         r  digitos/dec_millon_reg[3]/C
                         clock pessimism             -0.429    97.629    
                         clock uncertainty           -0.211    97.418    
    SLICE_X87Y102        FDCE (Setup_fdce_C_CE)      -0.205    97.213    digitos/dec_millon_reg[3]
  -------------------------------------------------------------------
                         required time                         97.213    
                         arrival time                          -2.016    
  -------------------------------------------------------------------
                         slack                                 95.198    

Slack (MET) :             95.713ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@100.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.002ns  (logic 1.708ns (42.676%)  route 2.294ns (57.324%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 98.075 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.717    -2.330    seg7_control/CLK_10MHZ
    SLICE_X89Y100        FDCE                                         r  seg7_control/digit_timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y100        FDCE (Prop_fdce_C_Q)         0.456    -1.874 r  seg7_control/digit_timer_reg[3]/Q
                         net (fo=2, routed)           1.045    -0.829    seg7_control/digit_timer[3]
    SLICE_X88Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504    -0.325 r  seg7_control/digit_timer0_carry/CO[3]
                         net (fo=1, routed)           0.001    -0.324    seg7_control/digit_timer0_carry_n_0
    SLICE_X88Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.207 r  seg7_control/digit_timer0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.207    seg7_control/digit_timer0_carry__0_n_0
    SLICE_X88Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.090 r  seg7_control/digit_timer0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.090    seg7_control/digit_timer0_carry__1_n_0
    SLICE_X88Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.129 r  seg7_control/digit_timer0_carry__2/O[0]
                         net (fo=1, routed)           1.249     1.377    seg7_control/digit_timer0_carry__2_n_7
    SLICE_X89Y99         LUT2 (Prop_lut2_I1_O)        0.295     1.672 r  seg7_control/digit_timer[13]_i_1/O
                         net (fo=1, routed)           0.000     1.672    seg7_control/digit_timer_0[13]
    SLICE_X89Y99         FDCE                                         r  seg7_control/digit_timer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.613    98.075    seg7_control/CLK_10MHZ
    SLICE_X89Y99         FDCE                                         r  seg7_control/digit_timer_reg[13]/C
                         clock pessimism             -0.509    97.566    
                         clock uncertainty           -0.211    97.356    
    SLICE_X89Y99         FDCE (Setup_fdce_C_D)        0.029    97.385    seg7_control/digit_timer_reg[13]
  -------------------------------------------------------------------
                         required time                         97.385    
                         arrival time                          -1.672    
  -------------------------------------------------------------------
                         slack                                 95.713    

Slack (MET) :             95.736ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@100.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.085ns  (logic 0.839ns (20.541%)  route 3.246ns (79.459%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 98.075 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.733    -2.314    seg7_control/CLK_10MHZ
    SLICE_X89Y99         FDCE                                         r  seg7_control/digit_timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDCE (Prop_fdce_C_Q)         0.419    -1.895 r  seg7_control/digit_timer_reg[4]/Q
                         net (fo=2, routed)           1.826    -0.069    seg7_control/digit_timer[4]
    SLICE_X89Y99         LUT6 (Prop_lut6_I4_O)        0.296     0.227 r  seg7_control/digit_timer[13]_i_2/O
                         net (fo=16, routed)          1.420     1.647    seg7_control/digit_timer[13]_i_2_n_0
    SLICE_X89Y99         LUT2 (Prop_lut2_I0_O)        0.124     1.771 r  seg7_control/digit_timer[2]_i_1/O
                         net (fo=1, routed)           0.000     1.771    seg7_control/digit_timer_0[2]
    SLICE_X89Y99         FDCE                                         r  seg7_control/digit_timer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.613    98.075    seg7_control/CLK_10MHZ
    SLICE_X89Y99         FDCE                                         r  seg7_control/digit_timer_reg[2]/C
                         clock pessimism             -0.389    97.686    
                         clock uncertainty           -0.211    97.476    
    SLICE_X89Y99         FDCE (Setup_fdce_C_D)        0.031    97.507    seg7_control/digit_timer_reg[2]
  -------------------------------------------------------------------
                         required time                         97.507    
                         arrival time                          -1.771    
  -------------------------------------------------------------------
                         slack                                 95.736    

Slack (MET) :             95.748ns  (required time - arrival time)
  Source:                 digitos/dec_millar_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            digitos/cen_millar_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@100.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 0.704ns (18.538%)  route 3.094ns (81.462%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( 98.057 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.333ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.714    -2.333    digitos/CLK_10MHZ
    SLICE_X82Y104        FDCE                                         r  digitos/dec_millar_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y104        FDCE (Prop_fdce_C_Q)         0.456    -1.877 r  digitos/dec_millar_reg[0]/Q
                         net (fo=12, routed)          1.594    -0.283    digitos/dec_millar[0]
    SLICE_X82Y104        LUT4 (Prop_lut4_I0_O)        0.124    -0.159 f  digitos/cen_millar[3]_i_3/O
                         net (fo=2, routed)           0.820     0.661    digitos/cen_millar[3]_i_3_n_0
    SLICE_X82Y103        LUT5 (Prop_lut5_I4_O)        0.124     0.785 r  digitos/cen_millar[3]_i_1/O
                         net (fo=4, routed)           0.679     1.465    digitos/cen_millar[3]_i_1_n_0
    SLICE_X86Y103        FDCE                                         r  digitos/cen_millar_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.596    98.057    digitos/CLK_10MHZ
    SLICE_X86Y103        FDCE                                         r  digitos/cen_millar_reg[0]/C
                         clock pessimism             -0.429    97.628    
                         clock uncertainty           -0.211    97.417    
    SLICE_X86Y103        FDCE (Setup_fdce_C_CE)      -0.205    97.212    digitos/cen_millar_reg[0]
  -------------------------------------------------------------------
                         required time                         97.212    
                         arrival time                          -1.465    
  -------------------------------------------------------------------
                         slack                                 95.748    

Slack (MET) :             95.752ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@100.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 0.867ns (21.082%)  route 3.246ns (78.918%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 98.075 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.733    -2.314    seg7_control/CLK_10MHZ
    SLICE_X89Y99         FDCE                                         r  seg7_control/digit_timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDCE (Prop_fdce_C_Q)         0.419    -1.895 r  seg7_control/digit_timer_reg[4]/Q
                         net (fo=2, routed)           1.826    -0.069    seg7_control/digit_timer[4]
    SLICE_X89Y99         LUT6 (Prop_lut6_I4_O)        0.296     0.227 r  seg7_control/digit_timer[13]_i_2/O
                         net (fo=16, routed)          1.420     1.647    seg7_control/digit_timer[13]_i_2_n_0
    SLICE_X89Y99         LUT2 (Prop_lut2_I0_O)        0.152     1.799 r  seg7_control/digit_timer[4]_i_1/O
                         net (fo=1, routed)           0.000     1.799    seg7_control/digit_timer_0[4]
    SLICE_X89Y99         FDCE                                         r  seg7_control/digit_timer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.613    98.075    seg7_control/CLK_10MHZ
    SLICE_X89Y99         FDCE                                         r  seg7_control/digit_timer_reg[4]/C
                         clock pessimism             -0.389    97.686    
                         clock uncertainty           -0.211    97.476    
    SLICE_X89Y99         FDCE (Setup_fdce_C_D)        0.075    97.551    seg7_control/digit_timer_reg[4]
  -------------------------------------------------------------------
                         required time                         97.551    
                         arrival time                          -1.799    
  -------------------------------------------------------------------
                         slack                                 95.752    

Slack (MET) :             95.754ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@100.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.111ns  (logic 0.867ns (21.092%)  route 3.244ns (78.908%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 98.075 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.733    -2.314    seg7_control/CLK_10MHZ
    SLICE_X89Y99         FDCE                                         r  seg7_control/digit_timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDCE (Prop_fdce_C_Q)         0.419    -1.895 r  seg7_control/digit_timer_reg[4]/Q
                         net (fo=2, routed)           1.826    -0.069    seg7_control/digit_timer[4]
    SLICE_X89Y99         LUT6 (Prop_lut6_I4_O)        0.296     0.227 r  seg7_control/digit_timer[13]_i_2/O
                         net (fo=16, routed)          1.418     1.645    seg7_control/digit_timer[13]_i_2_n_0
    SLICE_X89Y99         LUT2 (Prop_lut2_I0_O)        0.152     1.797 r  seg7_control/digit_timer[1]_i_1/O
                         net (fo=1, routed)           0.000     1.797    seg7_control/digit_timer_0[1]
    SLICE_X89Y99         FDCE                                         r  seg7_control/digit_timer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.613    98.075    seg7_control/CLK_10MHZ
    SLICE_X89Y99         FDCE                                         r  seg7_control/digit_timer_reg[1]/C
                         clock pessimism             -0.389    97.686    
                         clock uncertainty           -0.211    97.476    
    SLICE_X89Y99         FDCE (Setup_fdce_C_D)        0.075    97.551    seg7_control/digit_timer_reg[1]
  -------------------------------------------------------------------
                         required time                         97.551    
                         arrival time                          -1.797    
  -------------------------------------------------------------------
                         slack                                 95.754    

Slack (MET) :             95.803ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@100.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 0.839ns (21.618%)  route 3.042ns (78.382%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 98.058 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.733    -2.314    seg7_control/CLK_10MHZ
    SLICE_X89Y99         FDCE                                         r  seg7_control/digit_timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDCE (Prop_fdce_C_Q)         0.419    -1.895 r  seg7_control/digit_timer_reg[4]/Q
                         net (fo=2, routed)           1.826    -0.069    seg7_control/digit_timer[4]
    SLICE_X89Y99         LUT6 (Prop_lut6_I4_O)        0.296     0.227 r  seg7_control/digit_timer[13]_i_2/O
                         net (fo=16, routed)          1.216     1.443    seg7_control/digit_timer[13]_i_2_n_0
    SLICE_X89Y100        LUT2 (Prop_lut2_I0_O)        0.124     1.567 r  seg7_control/digit_timer[5]_i_1/O
                         net (fo=1, routed)           0.000     1.567    seg7_control/digit_timer_0[5]
    SLICE_X89Y100        FDCE                                         r  seg7_control/digit_timer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.597    98.058    seg7_control/CLK_10MHZ
    SLICE_X89Y100        FDCE                                         r  seg7_control/digit_timer_reg[5]/C
                         clock pessimism             -0.509    97.550    
                         clock uncertainty           -0.211    97.339    
    SLICE_X89Y100        FDCE (Setup_fdce_C_D)        0.031    97.370    seg7_control/digit_timer_reg[5]
  -------------------------------------------------------------------
                         required time                         97.370    
                         arrival time                          -1.567    
  -------------------------------------------------------------------
                         slack                                 95.803    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 digitos/decenas_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            digitos/decenas_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@0.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.601    -0.511    digitos/CLK_10MHZ
    SLICE_X84Y100        FDCE                                         r  digitos/decenas_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y100        FDCE (Prop_fdce_C_Q)         0.164    -0.347 r  digitos/decenas_reg[0]/Q
                         net (fo=14, routed)          0.186    -0.161    digitos/decenas[0]
    SLICE_X84Y100        LUT3 (Prop_lut3_I1_O)        0.043    -0.118 r  digitos/decenas[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.118    digitos/decenas[2]_i_1_n_0
    SLICE_X84Y100        FDCE                                         r  digitos/decenas_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.873    -0.279    digitos/CLK_10MHZ
    SLICE_X84Y100        FDCE                                         r  digitos/decenas_reg[2]/C
                         clock pessimism             -0.232    -0.511    
    SLICE_X84Y100        FDCE (Hold_fdce_C_D)         0.131    -0.380    digitos/decenas_reg[2]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 digitos/decenas_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            digitos/decenas_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@0.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.601    -0.511    digitos/CLK_10MHZ
    SLICE_X84Y100        FDCE                                         r  digitos/decenas_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y100        FDCE (Prop_fdce_C_Q)         0.164    -0.347 r  digitos/decenas_reg[0]/Q
                         net (fo=14, routed)          0.186    -0.161    digitos/decenas[0]
    SLICE_X84Y100        LUT4 (Prop_lut4_I1_O)        0.043    -0.118 r  digitos/decenas[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.118    digitos/decenas[3]_i_2_n_0
    SLICE_X84Y100        FDCE                                         r  digitos/decenas_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.873    -0.279    digitos/CLK_10MHZ
    SLICE_X84Y100        FDCE                                         r  digitos/decenas_reg[3]/C
                         clock pessimism             -0.232    -0.511    
    SLICE_X84Y100        FDCE (Hold_fdce_C_D)         0.131    -0.380    digitos/decenas_reg[3]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 digitos/cen_millar_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            digitos/cen_millar_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@0.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.868%)  route 0.191ns (51.132%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.601    -0.511    digitos/CLK_10MHZ
    SLICE_X87Y103        FDCE                                         r  digitos/cen_millar_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.370 r  digitos/cen_millar_reg[3]/Q
                         net (fo=10, routed)          0.191    -0.179    digitos/cen_millar[3]
    SLICE_X87Y103        LUT4 (Prop_lut4_I3_O)        0.042    -0.137 r  digitos/cen_millar[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.137    digitos/cen_millar[3]_i_2_n_0
    SLICE_X87Y103        FDCE                                         r  digitos/cen_millar_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.872    -0.279    digitos/CLK_10MHZ
    SLICE_X87Y103        FDCE                                         r  digitos/cen_millar_reg[3]/C
                         clock pessimism             -0.232    -0.511    
    SLICE_X87Y103        FDCE (Hold_fdce_C_D)         0.105    -0.406    digitos/cen_millar_reg[3]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 digitos/decenas_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            digitos/decenas_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@0.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.601    -0.511    digitos/CLK_10MHZ
    SLICE_X84Y100        FDCE                                         r  digitos/decenas_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y100        FDCE (Prop_fdce_C_Q)         0.164    -0.347 r  digitos/decenas_reg[0]/Q
                         net (fo=14, routed)          0.186    -0.161    digitos/decenas[0]
    SLICE_X84Y100        LUT4 (Prop_lut4_I2_O)        0.045    -0.116 r  digitos/decenas[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.116    digitos/decenas[1]_i_1_n_0
    SLICE_X84Y100        FDCE                                         r  digitos/decenas_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.873    -0.279    digitos/CLK_10MHZ
    SLICE_X84Y100        FDCE                                         r  digitos/decenas_reg[1]/C
                         clock pessimism             -0.232    -0.511    
    SLICE_X84Y100        FDCE (Hold_fdce_C_D)         0.121    -0.390    digitos/decenas_reg[1]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 digitos/dec_millar_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            digitos/dec_millar_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@0.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.183ns (48.159%)  route 0.197ns (51.841%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.600    -0.512    digitos/CLK_10MHZ
    SLICE_X82Y104        FDCE                                         r  digitos/dec_millar_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.371 r  digitos/dec_millar_reg[3]/Q
                         net (fo=10, routed)          0.197    -0.174    digitos/dec_millar[3]
    SLICE_X82Y104        LUT4 (Prop_lut4_I3_O)        0.042    -0.132 r  digitos/dec_millar[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.132    digitos/dec_millar[3]_i_2_n_0
    SLICE_X82Y104        FDCE                                         r  digitos/dec_millar_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.871    -0.280    digitos/CLK_10MHZ
    SLICE_X82Y104        FDCE                                         r  digitos/dec_millar_reg[3]/C
                         clock pessimism             -0.232    -0.512    
    SLICE_X82Y104        FDCE (Hold_fdce_C_D)         0.105    -0.407    digitos/dec_millar_reg[3]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 digitos/decenas_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            digitos/decenas_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@0.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.601    -0.511    digitos/CLK_10MHZ
    SLICE_X84Y100        FDCE                                         r  digitos/decenas_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y100        FDCE (Prop_fdce_C_Q)         0.164    -0.347 f  digitos/decenas_reg[0]/Q
                         net (fo=14, routed)          0.186    -0.161    digitos/decenas[0]
    SLICE_X84Y100        LUT1 (Prop_lut1_I0_O)        0.045    -0.116 r  digitos/decenas[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.116    digitos/decenas[0]_i_1_n_0
    SLICE_X84Y100        FDCE                                         r  digitos/decenas_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.873    -0.279    digitos/CLK_10MHZ
    SLICE_X84Y100        FDCE                                         r  digitos/decenas_reg[0]/C
                         clock pessimism             -0.232    -0.511    
    SLICE_X84Y100        FDCE (Hold_fdce_C_D)         0.120    -0.391    digitos/decenas_reg[0]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 seg7_control/digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_select_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@0.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.602    -0.510    seg7_control/CLK_10MHZ
    SLICE_X89Y100        FDCE                                         r  seg7_control/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.369 r  seg7_control/digit_select_reg[0]/Q
                         net (fo=46, routed)          0.180    -0.189    seg7_control/digit_select[0]
    SLICE_X89Y100        LUT2 (Prop_lut2_I1_O)        0.045    -0.144 r  seg7_control/digit_select[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    seg7_control/digit_select[0]_i_1_n_0
    SLICE_X89Y100        FDCE                                         r  seg7_control/digit_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.873    -0.278    seg7_control/CLK_10MHZ
    SLICE_X89Y100        FDCE                                         r  seg7_control/digit_select_reg[0]/C
                         clock pessimism             -0.232    -0.510    
    SLICE_X89Y100        FDCE (Hold_fdce_C_D)         0.091    -0.419    seg7_control/digit_select_reg[0]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 digitos/uni_millar_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            digitos/uni_millar_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@0.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.183ns (47.352%)  route 0.203ns (52.648%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.601    -0.511    digitos/CLK_10MHZ
    SLICE_X85Y102        FDCE                                         r  digitos/uni_millar_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.370 r  digitos/uni_millar_reg[1]/Q
                         net (fo=11, routed)          0.203    -0.167    digitos/uni_millar[1]
    SLICE_X85Y102        LUT3 (Prop_lut3_I2_O)        0.042    -0.125 r  digitos/uni_millar[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.125    digitos/uni_millar[2]_i_1_n_0
    SLICE_X85Y102        FDCE                                         r  digitos/uni_millar_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.873    -0.279    digitos/CLK_10MHZ
    SLICE_X85Y102        FDCE                                         r  digitos/uni_millar_reg[2]/C
                         clock pessimism             -0.232    -0.511    
    SLICE_X85Y102        FDCE (Hold_fdce_C_D)         0.107    -0.404    digitos/uni_millar_reg[2]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 digitos/centenas_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            digitos/centenas_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@0.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.436%)  route 0.190ns (50.564%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.601    -0.511    digitos/CLK_10MHZ
    SLICE_X83Y102        FDCE                                         r  digitos/centenas_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.370 r  digitos/centenas_reg[1]/Q
                         net (fo=12, routed)          0.190    -0.180    digitos/centenas[1]
    SLICE_X83Y102        LUT4 (Prop_lut4_I3_O)        0.045    -0.135 r  digitos/centenas[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.135    digitos/centenas[1]_i_1_n_0
    SLICE_X83Y102        FDCE                                         r  digitos/centenas_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.873    -0.279    digitos/CLK_10MHZ
    SLICE_X83Y102        FDCE                                         r  digitos/centenas_reg[1]/C
                         clock pessimism             -0.232    -0.511    
    SLICE_X83Y102        FDCE (Hold_fdce_C_D)         0.091    -0.420    digitos/centenas_reg[1]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 digitos/uni_millon_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            digitos/uni_millon_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@0.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.207ns (49.560%)  route 0.211ns (50.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.601    -0.511    digitos/CLK_10MHZ
    SLICE_X88Y103        FDCE                                         r  digitos/uni_millon_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y103        FDCE (Prop_fdce_C_Q)         0.164    -0.347 r  digitos/uni_millon_reg[1]/Q
                         net (fo=11, routed)          0.211    -0.136    digitos/uni_millon[1]
    SLICE_X88Y103        LUT4 (Prop_lut4_I1_O)        0.043    -0.093 r  digitos/uni_millon[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.093    digitos/uni_millon[3]_i_2_n_0
    SLICE_X88Y103        FDCE                                         r  digitos/uni_millon_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.872    -0.279    digitos/CLK_10MHZ
    SLICE_X88Y103        FDCE                                         r  digitos/uni_millon_reg[3]/C
                         clock pessimism             -0.232    -0.511    
    SLICE_X88Y103        FDCE (Hold_fdce_C_D)         0.131    -0.380    digitos/uni_millon_reg[3]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_10MHZ_clk_wiz_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { instance_name/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  instance_name/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X86Y103   digitos/cen_millar_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X85Y103   digitos/cen_millar_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X85Y103   digitos/cen_millar_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X87Y103   digitos/cen_millar_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X82Y102   digitos/centenas_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X83Y102   digitos/centenas_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X82Y102   digitos/centenas_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X82Y104   digitos/dec_millar_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X86Y103   digitos/cen_millar_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X87Y103   digitos/cen_millar_reg[3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X82Y102   digitos/centenas_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X83Y102   digitos/centenas_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X82Y102   digitos/centenas_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X87Y102   digitos/dec_millon_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X87Y102   digitos/dec_millon_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X87Y102   digitos/dec_millon_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X87Y102   digitos/dec_millon_reg[3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X84Y100   digitos/decenas_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X86Y103   digitos/cen_millar_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X86Y103   digitos/cen_millar_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X85Y103   digitos/cen_millar_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X85Y103   digitos/cen_millar_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X85Y103   digitos/cen_millar_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X85Y103   digitos/cen_millar_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X87Y103   digitos/cen_millar_reg[3]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X87Y103   digitos/cen_millar_reg[3]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X82Y102   digitos/centenas_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X83Y102   digitos/centenas_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { instance_name/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  instance_name/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_clk_wiz_0_1
  To Clock:  CLK_10MHZ_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       95.182ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.182ns  (required time - arrival time)
  Source:                 digitos/dec_millar_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            digitos/dec_millon_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0 rise@100.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 0.828ns (19.039%)  route 3.521ns (80.961%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 98.058 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.333ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.714    -2.333    digitos/CLK_10MHZ
    SLICE_X82Y104        FDCE                                         r  digitos/dec_millar_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y104        FDCE (Prop_fdce_C_Q)         0.456    -1.877 r  digitos/dec_millar_reg[0]/Q
                         net (fo=12, routed)          1.594    -0.283    digitos/dec_millar[0]
    SLICE_X82Y104        LUT4 (Prop_lut4_I0_O)        0.124    -0.159 f  digitos/cen_millar[3]_i_3/O
                         net (fo=2, routed)           0.819     0.660    digitos/cen_millar[3]_i_3_n_0
    SLICE_X82Y103        LUT6 (Prop_lut6_I0_O)        0.124     0.784 r  digitos/uni_millon[3]_i_1/O
                         net (fo=5, routed)           0.588     1.372    digitos/uni_millon[3]_i_1_n_0
    SLICE_X87Y103        LUT5 (Prop_lut5_I0_O)        0.124     1.496 r  digitos/dec_millon[3]_i_1/O
                         net (fo=4, routed)           0.520     2.016    digitos/dec_millon[3]_i_1_n_0
    SLICE_X87Y102        FDCE                                         r  digitos/dec_millon_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.597    98.058    digitos/CLK_10MHZ
    SLICE_X87Y102        FDCE                                         r  digitos/dec_millon_reg[0]/C
                         clock pessimism             -0.429    97.629    
                         clock uncertainty           -0.226    97.403    
    SLICE_X87Y102        FDCE (Setup_fdce_C_CE)      -0.205    97.198    digitos/dec_millon_reg[0]
  -------------------------------------------------------------------
                         required time                         97.198    
                         arrival time                          -2.016    
  -------------------------------------------------------------------
                         slack                                 95.182    

Slack (MET) :             95.182ns  (required time - arrival time)
  Source:                 digitos/dec_millar_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            digitos/dec_millon_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0 rise@100.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 0.828ns (19.039%)  route 3.521ns (80.961%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 98.058 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.333ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.714    -2.333    digitos/CLK_10MHZ
    SLICE_X82Y104        FDCE                                         r  digitos/dec_millar_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y104        FDCE (Prop_fdce_C_Q)         0.456    -1.877 r  digitos/dec_millar_reg[0]/Q
                         net (fo=12, routed)          1.594    -0.283    digitos/dec_millar[0]
    SLICE_X82Y104        LUT4 (Prop_lut4_I0_O)        0.124    -0.159 f  digitos/cen_millar[3]_i_3/O
                         net (fo=2, routed)           0.819     0.660    digitos/cen_millar[3]_i_3_n_0
    SLICE_X82Y103        LUT6 (Prop_lut6_I0_O)        0.124     0.784 r  digitos/uni_millon[3]_i_1/O
                         net (fo=5, routed)           0.588     1.372    digitos/uni_millon[3]_i_1_n_0
    SLICE_X87Y103        LUT5 (Prop_lut5_I0_O)        0.124     1.496 r  digitos/dec_millon[3]_i_1/O
                         net (fo=4, routed)           0.520     2.016    digitos/dec_millon[3]_i_1_n_0
    SLICE_X87Y102        FDCE                                         r  digitos/dec_millon_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.597    98.058    digitos/CLK_10MHZ
    SLICE_X87Y102        FDCE                                         r  digitos/dec_millon_reg[1]/C
                         clock pessimism             -0.429    97.629    
                         clock uncertainty           -0.226    97.403    
    SLICE_X87Y102        FDCE (Setup_fdce_C_CE)      -0.205    97.198    digitos/dec_millon_reg[1]
  -------------------------------------------------------------------
                         required time                         97.198    
                         arrival time                          -2.016    
  -------------------------------------------------------------------
                         slack                                 95.182    

Slack (MET) :             95.182ns  (required time - arrival time)
  Source:                 digitos/dec_millar_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            digitos/dec_millon_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0 rise@100.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 0.828ns (19.039%)  route 3.521ns (80.961%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 98.058 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.333ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.714    -2.333    digitos/CLK_10MHZ
    SLICE_X82Y104        FDCE                                         r  digitos/dec_millar_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y104        FDCE (Prop_fdce_C_Q)         0.456    -1.877 r  digitos/dec_millar_reg[0]/Q
                         net (fo=12, routed)          1.594    -0.283    digitos/dec_millar[0]
    SLICE_X82Y104        LUT4 (Prop_lut4_I0_O)        0.124    -0.159 f  digitos/cen_millar[3]_i_3/O
                         net (fo=2, routed)           0.819     0.660    digitos/cen_millar[3]_i_3_n_0
    SLICE_X82Y103        LUT6 (Prop_lut6_I0_O)        0.124     0.784 r  digitos/uni_millon[3]_i_1/O
                         net (fo=5, routed)           0.588     1.372    digitos/uni_millon[3]_i_1_n_0
    SLICE_X87Y103        LUT5 (Prop_lut5_I0_O)        0.124     1.496 r  digitos/dec_millon[3]_i_1/O
                         net (fo=4, routed)           0.520     2.016    digitos/dec_millon[3]_i_1_n_0
    SLICE_X87Y102        FDCE                                         r  digitos/dec_millon_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.597    98.058    digitos/CLK_10MHZ
    SLICE_X87Y102        FDCE                                         r  digitos/dec_millon_reg[2]/C
                         clock pessimism             -0.429    97.629    
                         clock uncertainty           -0.226    97.403    
    SLICE_X87Y102        FDCE (Setup_fdce_C_CE)      -0.205    97.198    digitos/dec_millon_reg[2]
  -------------------------------------------------------------------
                         required time                         97.198    
                         arrival time                          -2.016    
  -------------------------------------------------------------------
                         slack                                 95.182    

Slack (MET) :             95.182ns  (required time - arrival time)
  Source:                 digitos/dec_millar_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            digitos/dec_millon_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0 rise@100.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 0.828ns (19.039%)  route 3.521ns (80.961%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 98.058 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.333ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.714    -2.333    digitos/CLK_10MHZ
    SLICE_X82Y104        FDCE                                         r  digitos/dec_millar_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y104        FDCE (Prop_fdce_C_Q)         0.456    -1.877 r  digitos/dec_millar_reg[0]/Q
                         net (fo=12, routed)          1.594    -0.283    digitos/dec_millar[0]
    SLICE_X82Y104        LUT4 (Prop_lut4_I0_O)        0.124    -0.159 f  digitos/cen_millar[3]_i_3/O
                         net (fo=2, routed)           0.819     0.660    digitos/cen_millar[3]_i_3_n_0
    SLICE_X82Y103        LUT6 (Prop_lut6_I0_O)        0.124     0.784 r  digitos/uni_millon[3]_i_1/O
                         net (fo=5, routed)           0.588     1.372    digitos/uni_millon[3]_i_1_n_0
    SLICE_X87Y103        LUT5 (Prop_lut5_I0_O)        0.124     1.496 r  digitos/dec_millon[3]_i_1/O
                         net (fo=4, routed)           0.520     2.016    digitos/dec_millon[3]_i_1_n_0
    SLICE_X87Y102        FDCE                                         r  digitos/dec_millon_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.597    98.058    digitos/CLK_10MHZ
    SLICE_X87Y102        FDCE                                         r  digitos/dec_millon_reg[3]/C
                         clock pessimism             -0.429    97.629    
                         clock uncertainty           -0.226    97.403    
    SLICE_X87Y102        FDCE (Setup_fdce_C_CE)      -0.205    97.198    digitos/dec_millon_reg[3]
  -------------------------------------------------------------------
                         required time                         97.198    
                         arrival time                          -2.016    
  -------------------------------------------------------------------
                         slack                                 95.182    

Slack (MET) :             95.697ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0 rise@100.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.002ns  (logic 1.708ns (42.676%)  route 2.294ns (57.324%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 98.075 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.717    -2.330    seg7_control/CLK_10MHZ
    SLICE_X89Y100        FDCE                                         r  seg7_control/digit_timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y100        FDCE (Prop_fdce_C_Q)         0.456    -1.874 r  seg7_control/digit_timer_reg[3]/Q
                         net (fo=2, routed)           1.045    -0.829    seg7_control/digit_timer[3]
    SLICE_X88Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504    -0.325 r  seg7_control/digit_timer0_carry/CO[3]
                         net (fo=1, routed)           0.001    -0.324    seg7_control/digit_timer0_carry_n_0
    SLICE_X88Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.207 r  seg7_control/digit_timer0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.207    seg7_control/digit_timer0_carry__0_n_0
    SLICE_X88Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.090 r  seg7_control/digit_timer0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.090    seg7_control/digit_timer0_carry__1_n_0
    SLICE_X88Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.129 r  seg7_control/digit_timer0_carry__2/O[0]
                         net (fo=1, routed)           1.249     1.377    seg7_control/digit_timer0_carry__2_n_7
    SLICE_X89Y99         LUT2 (Prop_lut2_I1_O)        0.295     1.672 r  seg7_control/digit_timer[13]_i_1/O
                         net (fo=1, routed)           0.000     1.672    seg7_control/digit_timer_0[13]
    SLICE_X89Y99         FDCE                                         r  seg7_control/digit_timer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.613    98.075    seg7_control/CLK_10MHZ
    SLICE_X89Y99         FDCE                                         r  seg7_control/digit_timer_reg[13]/C
                         clock pessimism             -0.509    97.566    
                         clock uncertainty           -0.226    97.340    
    SLICE_X89Y99         FDCE (Setup_fdce_C_D)        0.029    97.369    seg7_control/digit_timer_reg[13]
  -------------------------------------------------------------------
                         required time                         97.369    
                         arrival time                          -1.672    
  -------------------------------------------------------------------
                         slack                                 95.697    

Slack (MET) :             95.720ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0 rise@100.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.085ns  (logic 0.839ns (20.541%)  route 3.246ns (79.459%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 98.075 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.733    -2.314    seg7_control/CLK_10MHZ
    SLICE_X89Y99         FDCE                                         r  seg7_control/digit_timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDCE (Prop_fdce_C_Q)         0.419    -1.895 r  seg7_control/digit_timer_reg[4]/Q
                         net (fo=2, routed)           1.826    -0.069    seg7_control/digit_timer[4]
    SLICE_X89Y99         LUT6 (Prop_lut6_I4_O)        0.296     0.227 r  seg7_control/digit_timer[13]_i_2/O
                         net (fo=16, routed)          1.420     1.647    seg7_control/digit_timer[13]_i_2_n_0
    SLICE_X89Y99         LUT2 (Prop_lut2_I0_O)        0.124     1.771 r  seg7_control/digit_timer[2]_i_1/O
                         net (fo=1, routed)           0.000     1.771    seg7_control/digit_timer_0[2]
    SLICE_X89Y99         FDCE                                         r  seg7_control/digit_timer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.613    98.075    seg7_control/CLK_10MHZ
    SLICE_X89Y99         FDCE                                         r  seg7_control/digit_timer_reg[2]/C
                         clock pessimism             -0.389    97.686    
                         clock uncertainty           -0.226    97.460    
    SLICE_X89Y99         FDCE (Setup_fdce_C_D)        0.031    97.491    seg7_control/digit_timer_reg[2]
  -------------------------------------------------------------------
                         required time                         97.491    
                         arrival time                          -1.771    
  -------------------------------------------------------------------
                         slack                                 95.720    

Slack (MET) :             95.732ns  (required time - arrival time)
  Source:                 digitos/dec_millar_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            digitos/cen_millar_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0 rise@100.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 0.704ns (18.538%)  route 3.094ns (81.462%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( 98.057 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.333ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.714    -2.333    digitos/CLK_10MHZ
    SLICE_X82Y104        FDCE                                         r  digitos/dec_millar_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y104        FDCE (Prop_fdce_C_Q)         0.456    -1.877 r  digitos/dec_millar_reg[0]/Q
                         net (fo=12, routed)          1.594    -0.283    digitos/dec_millar[0]
    SLICE_X82Y104        LUT4 (Prop_lut4_I0_O)        0.124    -0.159 f  digitos/cen_millar[3]_i_3/O
                         net (fo=2, routed)           0.820     0.661    digitos/cen_millar[3]_i_3_n_0
    SLICE_X82Y103        LUT5 (Prop_lut5_I4_O)        0.124     0.785 r  digitos/cen_millar[3]_i_1/O
                         net (fo=4, routed)           0.679     1.465    digitos/cen_millar[3]_i_1_n_0
    SLICE_X86Y103        FDCE                                         r  digitos/cen_millar_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.596    98.057    digitos/CLK_10MHZ
    SLICE_X86Y103        FDCE                                         r  digitos/cen_millar_reg[0]/C
                         clock pessimism             -0.429    97.628    
                         clock uncertainty           -0.226    97.402    
    SLICE_X86Y103        FDCE (Setup_fdce_C_CE)      -0.205    97.197    digitos/cen_millar_reg[0]
  -------------------------------------------------------------------
                         required time                         97.197    
                         arrival time                          -1.465    
  -------------------------------------------------------------------
                         slack                                 95.732    

Slack (MET) :             95.736ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0 rise@100.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 0.867ns (21.082%)  route 3.246ns (78.918%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 98.075 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.733    -2.314    seg7_control/CLK_10MHZ
    SLICE_X89Y99         FDCE                                         r  seg7_control/digit_timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDCE (Prop_fdce_C_Q)         0.419    -1.895 r  seg7_control/digit_timer_reg[4]/Q
                         net (fo=2, routed)           1.826    -0.069    seg7_control/digit_timer[4]
    SLICE_X89Y99         LUT6 (Prop_lut6_I4_O)        0.296     0.227 r  seg7_control/digit_timer[13]_i_2/O
                         net (fo=16, routed)          1.420     1.647    seg7_control/digit_timer[13]_i_2_n_0
    SLICE_X89Y99         LUT2 (Prop_lut2_I0_O)        0.152     1.799 r  seg7_control/digit_timer[4]_i_1/O
                         net (fo=1, routed)           0.000     1.799    seg7_control/digit_timer_0[4]
    SLICE_X89Y99         FDCE                                         r  seg7_control/digit_timer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.613    98.075    seg7_control/CLK_10MHZ
    SLICE_X89Y99         FDCE                                         r  seg7_control/digit_timer_reg[4]/C
                         clock pessimism             -0.389    97.686    
                         clock uncertainty           -0.226    97.460    
    SLICE_X89Y99         FDCE (Setup_fdce_C_D)        0.075    97.535    seg7_control/digit_timer_reg[4]
  -------------------------------------------------------------------
                         required time                         97.535    
                         arrival time                          -1.799    
  -------------------------------------------------------------------
                         slack                                 95.736    

Slack (MET) :             95.738ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0 rise@100.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.111ns  (logic 0.867ns (21.092%)  route 3.244ns (78.908%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 98.075 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.733    -2.314    seg7_control/CLK_10MHZ
    SLICE_X89Y99         FDCE                                         r  seg7_control/digit_timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDCE (Prop_fdce_C_Q)         0.419    -1.895 r  seg7_control/digit_timer_reg[4]/Q
                         net (fo=2, routed)           1.826    -0.069    seg7_control/digit_timer[4]
    SLICE_X89Y99         LUT6 (Prop_lut6_I4_O)        0.296     0.227 r  seg7_control/digit_timer[13]_i_2/O
                         net (fo=16, routed)          1.418     1.645    seg7_control/digit_timer[13]_i_2_n_0
    SLICE_X89Y99         LUT2 (Prop_lut2_I0_O)        0.152     1.797 r  seg7_control/digit_timer[1]_i_1/O
                         net (fo=1, routed)           0.000     1.797    seg7_control/digit_timer_0[1]
    SLICE_X89Y99         FDCE                                         r  seg7_control/digit_timer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.613    98.075    seg7_control/CLK_10MHZ
    SLICE_X89Y99         FDCE                                         r  seg7_control/digit_timer_reg[1]/C
                         clock pessimism             -0.389    97.686    
                         clock uncertainty           -0.226    97.460    
    SLICE_X89Y99         FDCE (Setup_fdce_C_D)        0.075    97.535    seg7_control/digit_timer_reg[1]
  -------------------------------------------------------------------
                         required time                         97.535    
                         arrival time                          -1.797    
  -------------------------------------------------------------------
                         slack                                 95.738    

Slack (MET) :             95.787ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0 rise@100.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 0.839ns (21.618%)  route 3.042ns (78.382%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 98.058 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.733    -2.314    seg7_control/CLK_10MHZ
    SLICE_X89Y99         FDCE                                         r  seg7_control/digit_timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDCE (Prop_fdce_C_Q)         0.419    -1.895 r  seg7_control/digit_timer_reg[4]/Q
                         net (fo=2, routed)           1.826    -0.069    seg7_control/digit_timer[4]
    SLICE_X89Y99         LUT6 (Prop_lut6_I4_O)        0.296     0.227 r  seg7_control/digit_timer[13]_i_2/O
                         net (fo=16, routed)          1.216     1.443    seg7_control/digit_timer[13]_i_2_n_0
    SLICE_X89Y100        LUT2 (Prop_lut2_I0_O)        0.124     1.567 r  seg7_control/digit_timer[5]_i_1/O
                         net (fo=1, routed)           0.000     1.567    seg7_control/digit_timer_0[5]
    SLICE_X89Y100        FDCE                                         r  seg7_control/digit_timer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.597    98.058    seg7_control/CLK_10MHZ
    SLICE_X89Y100        FDCE                                         r  seg7_control/digit_timer_reg[5]/C
                         clock pessimism             -0.509    97.550    
                         clock uncertainty           -0.226    97.323    
    SLICE_X89Y100        FDCE (Setup_fdce_C_D)        0.031    97.354    seg7_control/digit_timer_reg[5]
  -------------------------------------------------------------------
                         required time                         97.354    
                         arrival time                          -1.567    
  -------------------------------------------------------------------
                         slack                                 95.787    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 digitos/decenas_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            digitos/decenas_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0 rise@0.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.601    -0.511    digitos/CLK_10MHZ
    SLICE_X84Y100        FDCE                                         r  digitos/decenas_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y100        FDCE (Prop_fdce_C_Q)         0.164    -0.347 r  digitos/decenas_reg[0]/Q
                         net (fo=14, routed)          0.186    -0.161    digitos/decenas[0]
    SLICE_X84Y100        LUT3 (Prop_lut3_I1_O)        0.043    -0.118 r  digitos/decenas[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.118    digitos/decenas[2]_i_1_n_0
    SLICE_X84Y100        FDCE                                         r  digitos/decenas_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.873    -0.279    digitos/CLK_10MHZ
    SLICE_X84Y100        FDCE                                         r  digitos/decenas_reg[2]/C
                         clock pessimism             -0.232    -0.511    
                         clock uncertainty            0.226    -0.285    
    SLICE_X84Y100        FDCE (Hold_fdce_C_D)         0.131    -0.154    digitos/decenas_reg[2]
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 digitos/decenas_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            digitos/decenas_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0 rise@0.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.601    -0.511    digitos/CLK_10MHZ
    SLICE_X84Y100        FDCE                                         r  digitos/decenas_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y100        FDCE (Prop_fdce_C_Q)         0.164    -0.347 r  digitos/decenas_reg[0]/Q
                         net (fo=14, routed)          0.186    -0.161    digitos/decenas[0]
    SLICE_X84Y100        LUT4 (Prop_lut4_I1_O)        0.043    -0.118 r  digitos/decenas[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.118    digitos/decenas[3]_i_2_n_0
    SLICE_X84Y100        FDCE                                         r  digitos/decenas_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.873    -0.279    digitos/CLK_10MHZ
    SLICE_X84Y100        FDCE                                         r  digitos/decenas_reg[3]/C
                         clock pessimism             -0.232    -0.511    
                         clock uncertainty            0.226    -0.285    
    SLICE_X84Y100        FDCE (Hold_fdce_C_D)         0.131    -0.154    digitos/decenas_reg[3]
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 digitos/cen_millar_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            digitos/cen_millar_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0 rise@0.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.868%)  route 0.191ns (51.132%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.601    -0.511    digitos/CLK_10MHZ
    SLICE_X87Y103        FDCE                                         r  digitos/cen_millar_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.370 r  digitos/cen_millar_reg[3]/Q
                         net (fo=10, routed)          0.191    -0.179    digitos/cen_millar[3]
    SLICE_X87Y103        LUT4 (Prop_lut4_I3_O)        0.042    -0.137 r  digitos/cen_millar[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.137    digitos/cen_millar[3]_i_2_n_0
    SLICE_X87Y103        FDCE                                         r  digitos/cen_millar_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.872    -0.279    digitos/CLK_10MHZ
    SLICE_X87Y103        FDCE                                         r  digitos/cen_millar_reg[3]/C
                         clock pessimism             -0.232    -0.511    
                         clock uncertainty            0.226    -0.285    
    SLICE_X87Y103        FDCE (Hold_fdce_C_D)         0.105    -0.180    digitos/cen_millar_reg[3]
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 digitos/decenas_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            digitos/decenas_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0 rise@0.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.601    -0.511    digitos/CLK_10MHZ
    SLICE_X84Y100        FDCE                                         r  digitos/decenas_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y100        FDCE (Prop_fdce_C_Q)         0.164    -0.347 r  digitos/decenas_reg[0]/Q
                         net (fo=14, routed)          0.186    -0.161    digitos/decenas[0]
    SLICE_X84Y100        LUT4 (Prop_lut4_I2_O)        0.045    -0.116 r  digitos/decenas[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.116    digitos/decenas[1]_i_1_n_0
    SLICE_X84Y100        FDCE                                         r  digitos/decenas_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.873    -0.279    digitos/CLK_10MHZ
    SLICE_X84Y100        FDCE                                         r  digitos/decenas_reg[1]/C
                         clock pessimism             -0.232    -0.511    
                         clock uncertainty            0.226    -0.285    
    SLICE_X84Y100        FDCE (Hold_fdce_C_D)         0.121    -0.164    digitos/decenas_reg[1]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 digitos/dec_millar_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            digitos/dec_millar_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0 rise@0.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.183ns (48.159%)  route 0.197ns (51.841%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.600    -0.512    digitos/CLK_10MHZ
    SLICE_X82Y104        FDCE                                         r  digitos/dec_millar_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.371 r  digitos/dec_millar_reg[3]/Q
                         net (fo=10, routed)          0.197    -0.174    digitos/dec_millar[3]
    SLICE_X82Y104        LUT4 (Prop_lut4_I3_O)        0.042    -0.132 r  digitos/dec_millar[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.132    digitos/dec_millar[3]_i_2_n_0
    SLICE_X82Y104        FDCE                                         r  digitos/dec_millar_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.871    -0.280    digitos/CLK_10MHZ
    SLICE_X82Y104        FDCE                                         r  digitos/dec_millar_reg[3]/C
                         clock pessimism             -0.232    -0.512    
                         clock uncertainty            0.226    -0.286    
    SLICE_X82Y104        FDCE (Hold_fdce_C_D)         0.105    -0.181    digitos/dec_millar_reg[3]
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 digitos/decenas_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            digitos/decenas_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0 rise@0.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.601    -0.511    digitos/CLK_10MHZ
    SLICE_X84Y100        FDCE                                         r  digitos/decenas_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y100        FDCE (Prop_fdce_C_Q)         0.164    -0.347 f  digitos/decenas_reg[0]/Q
                         net (fo=14, routed)          0.186    -0.161    digitos/decenas[0]
    SLICE_X84Y100        LUT1 (Prop_lut1_I0_O)        0.045    -0.116 r  digitos/decenas[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.116    digitos/decenas[0]_i_1_n_0
    SLICE_X84Y100        FDCE                                         r  digitos/decenas_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.873    -0.279    digitos/CLK_10MHZ
    SLICE_X84Y100        FDCE                                         r  digitos/decenas_reg[0]/C
                         clock pessimism             -0.232    -0.511    
                         clock uncertainty            0.226    -0.285    
    SLICE_X84Y100        FDCE (Hold_fdce_C_D)         0.120    -0.165    digitos/decenas_reg[0]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 seg7_control/digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_select_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0 rise@0.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.602    -0.510    seg7_control/CLK_10MHZ
    SLICE_X89Y100        FDCE                                         r  seg7_control/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.369 r  seg7_control/digit_select_reg[0]/Q
                         net (fo=46, routed)          0.180    -0.189    seg7_control/digit_select[0]
    SLICE_X89Y100        LUT2 (Prop_lut2_I1_O)        0.045    -0.144 r  seg7_control/digit_select[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    seg7_control/digit_select[0]_i_1_n_0
    SLICE_X89Y100        FDCE                                         r  seg7_control/digit_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.873    -0.278    seg7_control/CLK_10MHZ
    SLICE_X89Y100        FDCE                                         r  seg7_control/digit_select_reg[0]/C
                         clock pessimism             -0.232    -0.510    
                         clock uncertainty            0.226    -0.284    
    SLICE_X89Y100        FDCE (Hold_fdce_C_D)         0.091    -0.193    seg7_control/digit_select_reg[0]
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 digitos/uni_millar_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            digitos/uni_millar_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0 rise@0.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.183ns (47.352%)  route 0.203ns (52.648%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.601    -0.511    digitos/CLK_10MHZ
    SLICE_X85Y102        FDCE                                         r  digitos/uni_millar_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.370 r  digitos/uni_millar_reg[1]/Q
                         net (fo=11, routed)          0.203    -0.167    digitos/uni_millar[1]
    SLICE_X85Y102        LUT3 (Prop_lut3_I2_O)        0.042    -0.125 r  digitos/uni_millar[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.125    digitos/uni_millar[2]_i_1_n_0
    SLICE_X85Y102        FDCE                                         r  digitos/uni_millar_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.873    -0.279    digitos/CLK_10MHZ
    SLICE_X85Y102        FDCE                                         r  digitos/uni_millar_reg[2]/C
                         clock pessimism             -0.232    -0.511    
                         clock uncertainty            0.226    -0.285    
    SLICE_X85Y102        FDCE (Hold_fdce_C_D)         0.107    -0.178    digitos/uni_millar_reg[2]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 digitos/centenas_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            digitos/centenas_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0 rise@0.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.436%)  route 0.190ns (50.564%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.601    -0.511    digitos/CLK_10MHZ
    SLICE_X83Y102        FDCE                                         r  digitos/centenas_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.370 r  digitos/centenas_reg[1]/Q
                         net (fo=12, routed)          0.190    -0.180    digitos/centenas[1]
    SLICE_X83Y102        LUT4 (Prop_lut4_I3_O)        0.045    -0.135 r  digitos/centenas[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.135    digitos/centenas[1]_i_1_n_0
    SLICE_X83Y102        FDCE                                         r  digitos/centenas_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.873    -0.279    digitos/CLK_10MHZ
    SLICE_X83Y102        FDCE                                         r  digitos/centenas_reg[1]/C
                         clock pessimism             -0.232    -0.511    
                         clock uncertainty            0.226    -0.285    
    SLICE_X83Y102        FDCE (Hold_fdce_C_D)         0.091    -0.194    digitos/centenas_reg[1]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 digitos/uni_millon_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            digitos/uni_millon_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0 rise@0.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.207ns (49.560%)  route 0.211ns (50.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.601    -0.511    digitos/CLK_10MHZ
    SLICE_X88Y103        FDCE                                         r  digitos/uni_millon_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y103        FDCE (Prop_fdce_C_Q)         0.164    -0.347 r  digitos/uni_millon_reg[1]/Q
                         net (fo=11, routed)          0.211    -0.136    digitos/uni_millon[1]
    SLICE_X88Y103        LUT4 (Prop_lut4_I1_O)        0.043    -0.093 r  digitos/uni_millon[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.093    digitos/uni_millon[3]_i_2_n_0
    SLICE_X88Y103        FDCE                                         r  digitos/uni_millon_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.872    -0.279    digitos/CLK_10MHZ
    SLICE_X88Y103        FDCE                                         r  digitos/uni_millon_reg[3]/C
                         clock pessimism             -0.232    -0.511    
                         clock uncertainty            0.226    -0.285    
    SLICE_X88Y103        FDCE (Hold_fdce_C_D)         0.131    -0.154    digitos/uni_millon_reg[3]
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.061    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_clk_wiz_0
  To Clock:  CLK_10MHZ_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       95.182ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.182ns  (required time - arrival time)
  Source:                 digitos/dec_millar_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            digitos/dec_millon_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@100.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 0.828ns (19.039%)  route 3.521ns (80.961%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 98.058 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.333ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.714    -2.333    digitos/CLK_10MHZ
    SLICE_X82Y104        FDCE                                         r  digitos/dec_millar_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y104        FDCE (Prop_fdce_C_Q)         0.456    -1.877 r  digitos/dec_millar_reg[0]/Q
                         net (fo=12, routed)          1.594    -0.283    digitos/dec_millar[0]
    SLICE_X82Y104        LUT4 (Prop_lut4_I0_O)        0.124    -0.159 f  digitos/cen_millar[3]_i_3/O
                         net (fo=2, routed)           0.819     0.660    digitos/cen_millar[3]_i_3_n_0
    SLICE_X82Y103        LUT6 (Prop_lut6_I0_O)        0.124     0.784 r  digitos/uni_millon[3]_i_1/O
                         net (fo=5, routed)           0.588     1.372    digitos/uni_millon[3]_i_1_n_0
    SLICE_X87Y103        LUT5 (Prop_lut5_I0_O)        0.124     1.496 r  digitos/dec_millon[3]_i_1/O
                         net (fo=4, routed)           0.520     2.016    digitos/dec_millon[3]_i_1_n_0
    SLICE_X87Y102        FDCE                                         r  digitos/dec_millon_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.597    98.058    digitos/CLK_10MHZ
    SLICE_X87Y102        FDCE                                         r  digitos/dec_millon_reg[0]/C
                         clock pessimism             -0.429    97.629    
                         clock uncertainty           -0.226    97.403    
    SLICE_X87Y102        FDCE (Setup_fdce_C_CE)      -0.205    97.198    digitos/dec_millon_reg[0]
  -------------------------------------------------------------------
                         required time                         97.198    
                         arrival time                          -2.016    
  -------------------------------------------------------------------
                         slack                                 95.182    

Slack (MET) :             95.182ns  (required time - arrival time)
  Source:                 digitos/dec_millar_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            digitos/dec_millon_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@100.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 0.828ns (19.039%)  route 3.521ns (80.961%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 98.058 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.333ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.714    -2.333    digitos/CLK_10MHZ
    SLICE_X82Y104        FDCE                                         r  digitos/dec_millar_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y104        FDCE (Prop_fdce_C_Q)         0.456    -1.877 r  digitos/dec_millar_reg[0]/Q
                         net (fo=12, routed)          1.594    -0.283    digitos/dec_millar[0]
    SLICE_X82Y104        LUT4 (Prop_lut4_I0_O)        0.124    -0.159 f  digitos/cen_millar[3]_i_3/O
                         net (fo=2, routed)           0.819     0.660    digitos/cen_millar[3]_i_3_n_0
    SLICE_X82Y103        LUT6 (Prop_lut6_I0_O)        0.124     0.784 r  digitos/uni_millon[3]_i_1/O
                         net (fo=5, routed)           0.588     1.372    digitos/uni_millon[3]_i_1_n_0
    SLICE_X87Y103        LUT5 (Prop_lut5_I0_O)        0.124     1.496 r  digitos/dec_millon[3]_i_1/O
                         net (fo=4, routed)           0.520     2.016    digitos/dec_millon[3]_i_1_n_0
    SLICE_X87Y102        FDCE                                         r  digitos/dec_millon_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.597    98.058    digitos/CLK_10MHZ
    SLICE_X87Y102        FDCE                                         r  digitos/dec_millon_reg[1]/C
                         clock pessimism             -0.429    97.629    
                         clock uncertainty           -0.226    97.403    
    SLICE_X87Y102        FDCE (Setup_fdce_C_CE)      -0.205    97.198    digitos/dec_millon_reg[1]
  -------------------------------------------------------------------
                         required time                         97.198    
                         arrival time                          -2.016    
  -------------------------------------------------------------------
                         slack                                 95.182    

Slack (MET) :             95.182ns  (required time - arrival time)
  Source:                 digitos/dec_millar_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            digitos/dec_millon_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@100.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 0.828ns (19.039%)  route 3.521ns (80.961%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 98.058 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.333ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.714    -2.333    digitos/CLK_10MHZ
    SLICE_X82Y104        FDCE                                         r  digitos/dec_millar_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y104        FDCE (Prop_fdce_C_Q)         0.456    -1.877 r  digitos/dec_millar_reg[0]/Q
                         net (fo=12, routed)          1.594    -0.283    digitos/dec_millar[0]
    SLICE_X82Y104        LUT4 (Prop_lut4_I0_O)        0.124    -0.159 f  digitos/cen_millar[3]_i_3/O
                         net (fo=2, routed)           0.819     0.660    digitos/cen_millar[3]_i_3_n_0
    SLICE_X82Y103        LUT6 (Prop_lut6_I0_O)        0.124     0.784 r  digitos/uni_millon[3]_i_1/O
                         net (fo=5, routed)           0.588     1.372    digitos/uni_millon[3]_i_1_n_0
    SLICE_X87Y103        LUT5 (Prop_lut5_I0_O)        0.124     1.496 r  digitos/dec_millon[3]_i_1/O
                         net (fo=4, routed)           0.520     2.016    digitos/dec_millon[3]_i_1_n_0
    SLICE_X87Y102        FDCE                                         r  digitos/dec_millon_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.597    98.058    digitos/CLK_10MHZ
    SLICE_X87Y102        FDCE                                         r  digitos/dec_millon_reg[2]/C
                         clock pessimism             -0.429    97.629    
                         clock uncertainty           -0.226    97.403    
    SLICE_X87Y102        FDCE (Setup_fdce_C_CE)      -0.205    97.198    digitos/dec_millon_reg[2]
  -------------------------------------------------------------------
                         required time                         97.198    
                         arrival time                          -2.016    
  -------------------------------------------------------------------
                         slack                                 95.182    

Slack (MET) :             95.182ns  (required time - arrival time)
  Source:                 digitos/dec_millar_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            digitos/dec_millon_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@100.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 0.828ns (19.039%)  route 3.521ns (80.961%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 98.058 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.333ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.714    -2.333    digitos/CLK_10MHZ
    SLICE_X82Y104        FDCE                                         r  digitos/dec_millar_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y104        FDCE (Prop_fdce_C_Q)         0.456    -1.877 r  digitos/dec_millar_reg[0]/Q
                         net (fo=12, routed)          1.594    -0.283    digitos/dec_millar[0]
    SLICE_X82Y104        LUT4 (Prop_lut4_I0_O)        0.124    -0.159 f  digitos/cen_millar[3]_i_3/O
                         net (fo=2, routed)           0.819     0.660    digitos/cen_millar[3]_i_3_n_0
    SLICE_X82Y103        LUT6 (Prop_lut6_I0_O)        0.124     0.784 r  digitos/uni_millon[3]_i_1/O
                         net (fo=5, routed)           0.588     1.372    digitos/uni_millon[3]_i_1_n_0
    SLICE_X87Y103        LUT5 (Prop_lut5_I0_O)        0.124     1.496 r  digitos/dec_millon[3]_i_1/O
                         net (fo=4, routed)           0.520     2.016    digitos/dec_millon[3]_i_1_n_0
    SLICE_X87Y102        FDCE                                         r  digitos/dec_millon_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.597    98.058    digitos/CLK_10MHZ
    SLICE_X87Y102        FDCE                                         r  digitos/dec_millon_reg[3]/C
                         clock pessimism             -0.429    97.629    
                         clock uncertainty           -0.226    97.403    
    SLICE_X87Y102        FDCE (Setup_fdce_C_CE)      -0.205    97.198    digitos/dec_millon_reg[3]
  -------------------------------------------------------------------
                         required time                         97.198    
                         arrival time                          -2.016    
  -------------------------------------------------------------------
                         slack                                 95.182    

Slack (MET) :             95.697ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@100.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.002ns  (logic 1.708ns (42.676%)  route 2.294ns (57.324%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 98.075 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.717    -2.330    seg7_control/CLK_10MHZ
    SLICE_X89Y100        FDCE                                         r  seg7_control/digit_timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y100        FDCE (Prop_fdce_C_Q)         0.456    -1.874 r  seg7_control/digit_timer_reg[3]/Q
                         net (fo=2, routed)           1.045    -0.829    seg7_control/digit_timer[3]
    SLICE_X88Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504    -0.325 r  seg7_control/digit_timer0_carry/CO[3]
                         net (fo=1, routed)           0.001    -0.324    seg7_control/digit_timer0_carry_n_0
    SLICE_X88Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.207 r  seg7_control/digit_timer0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.207    seg7_control/digit_timer0_carry__0_n_0
    SLICE_X88Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.090 r  seg7_control/digit_timer0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.090    seg7_control/digit_timer0_carry__1_n_0
    SLICE_X88Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.129 r  seg7_control/digit_timer0_carry__2/O[0]
                         net (fo=1, routed)           1.249     1.377    seg7_control/digit_timer0_carry__2_n_7
    SLICE_X89Y99         LUT2 (Prop_lut2_I1_O)        0.295     1.672 r  seg7_control/digit_timer[13]_i_1/O
                         net (fo=1, routed)           0.000     1.672    seg7_control/digit_timer_0[13]
    SLICE_X89Y99         FDCE                                         r  seg7_control/digit_timer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.613    98.075    seg7_control/CLK_10MHZ
    SLICE_X89Y99         FDCE                                         r  seg7_control/digit_timer_reg[13]/C
                         clock pessimism             -0.509    97.566    
                         clock uncertainty           -0.226    97.340    
    SLICE_X89Y99         FDCE (Setup_fdce_C_D)        0.029    97.369    seg7_control/digit_timer_reg[13]
  -------------------------------------------------------------------
                         required time                         97.369    
                         arrival time                          -1.672    
  -------------------------------------------------------------------
                         slack                                 95.697    

Slack (MET) :             95.720ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@100.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.085ns  (logic 0.839ns (20.541%)  route 3.246ns (79.459%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 98.075 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.733    -2.314    seg7_control/CLK_10MHZ
    SLICE_X89Y99         FDCE                                         r  seg7_control/digit_timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDCE (Prop_fdce_C_Q)         0.419    -1.895 r  seg7_control/digit_timer_reg[4]/Q
                         net (fo=2, routed)           1.826    -0.069    seg7_control/digit_timer[4]
    SLICE_X89Y99         LUT6 (Prop_lut6_I4_O)        0.296     0.227 r  seg7_control/digit_timer[13]_i_2/O
                         net (fo=16, routed)          1.420     1.647    seg7_control/digit_timer[13]_i_2_n_0
    SLICE_X89Y99         LUT2 (Prop_lut2_I0_O)        0.124     1.771 r  seg7_control/digit_timer[2]_i_1/O
                         net (fo=1, routed)           0.000     1.771    seg7_control/digit_timer_0[2]
    SLICE_X89Y99         FDCE                                         r  seg7_control/digit_timer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.613    98.075    seg7_control/CLK_10MHZ
    SLICE_X89Y99         FDCE                                         r  seg7_control/digit_timer_reg[2]/C
                         clock pessimism             -0.389    97.686    
                         clock uncertainty           -0.226    97.460    
    SLICE_X89Y99         FDCE (Setup_fdce_C_D)        0.031    97.491    seg7_control/digit_timer_reg[2]
  -------------------------------------------------------------------
                         required time                         97.491    
                         arrival time                          -1.771    
  -------------------------------------------------------------------
                         slack                                 95.720    

Slack (MET) :             95.732ns  (required time - arrival time)
  Source:                 digitos/dec_millar_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            digitos/cen_millar_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@100.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 0.704ns (18.538%)  route 3.094ns (81.462%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( 98.057 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.333ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.714    -2.333    digitos/CLK_10MHZ
    SLICE_X82Y104        FDCE                                         r  digitos/dec_millar_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y104        FDCE (Prop_fdce_C_Q)         0.456    -1.877 r  digitos/dec_millar_reg[0]/Q
                         net (fo=12, routed)          1.594    -0.283    digitos/dec_millar[0]
    SLICE_X82Y104        LUT4 (Prop_lut4_I0_O)        0.124    -0.159 f  digitos/cen_millar[3]_i_3/O
                         net (fo=2, routed)           0.820     0.661    digitos/cen_millar[3]_i_3_n_0
    SLICE_X82Y103        LUT5 (Prop_lut5_I4_O)        0.124     0.785 r  digitos/cen_millar[3]_i_1/O
                         net (fo=4, routed)           0.679     1.465    digitos/cen_millar[3]_i_1_n_0
    SLICE_X86Y103        FDCE                                         r  digitos/cen_millar_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.596    98.057    digitos/CLK_10MHZ
    SLICE_X86Y103        FDCE                                         r  digitos/cen_millar_reg[0]/C
                         clock pessimism             -0.429    97.628    
                         clock uncertainty           -0.226    97.402    
    SLICE_X86Y103        FDCE (Setup_fdce_C_CE)      -0.205    97.197    digitos/cen_millar_reg[0]
  -------------------------------------------------------------------
                         required time                         97.197    
                         arrival time                          -1.465    
  -------------------------------------------------------------------
                         slack                                 95.732    

Slack (MET) :             95.736ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@100.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 0.867ns (21.082%)  route 3.246ns (78.918%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 98.075 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.733    -2.314    seg7_control/CLK_10MHZ
    SLICE_X89Y99         FDCE                                         r  seg7_control/digit_timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDCE (Prop_fdce_C_Q)         0.419    -1.895 r  seg7_control/digit_timer_reg[4]/Q
                         net (fo=2, routed)           1.826    -0.069    seg7_control/digit_timer[4]
    SLICE_X89Y99         LUT6 (Prop_lut6_I4_O)        0.296     0.227 r  seg7_control/digit_timer[13]_i_2/O
                         net (fo=16, routed)          1.420     1.647    seg7_control/digit_timer[13]_i_2_n_0
    SLICE_X89Y99         LUT2 (Prop_lut2_I0_O)        0.152     1.799 r  seg7_control/digit_timer[4]_i_1/O
                         net (fo=1, routed)           0.000     1.799    seg7_control/digit_timer_0[4]
    SLICE_X89Y99         FDCE                                         r  seg7_control/digit_timer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.613    98.075    seg7_control/CLK_10MHZ
    SLICE_X89Y99         FDCE                                         r  seg7_control/digit_timer_reg[4]/C
                         clock pessimism             -0.389    97.686    
                         clock uncertainty           -0.226    97.460    
    SLICE_X89Y99         FDCE (Setup_fdce_C_D)        0.075    97.535    seg7_control/digit_timer_reg[4]
  -------------------------------------------------------------------
                         required time                         97.535    
                         arrival time                          -1.799    
  -------------------------------------------------------------------
                         slack                                 95.736    

Slack (MET) :             95.738ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@100.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.111ns  (logic 0.867ns (21.092%)  route 3.244ns (78.908%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 98.075 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.733    -2.314    seg7_control/CLK_10MHZ
    SLICE_X89Y99         FDCE                                         r  seg7_control/digit_timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDCE (Prop_fdce_C_Q)         0.419    -1.895 r  seg7_control/digit_timer_reg[4]/Q
                         net (fo=2, routed)           1.826    -0.069    seg7_control/digit_timer[4]
    SLICE_X89Y99         LUT6 (Prop_lut6_I4_O)        0.296     0.227 r  seg7_control/digit_timer[13]_i_2/O
                         net (fo=16, routed)          1.418     1.645    seg7_control/digit_timer[13]_i_2_n_0
    SLICE_X89Y99         LUT2 (Prop_lut2_I0_O)        0.152     1.797 r  seg7_control/digit_timer[1]_i_1/O
                         net (fo=1, routed)           0.000     1.797    seg7_control/digit_timer_0[1]
    SLICE_X89Y99         FDCE                                         r  seg7_control/digit_timer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.613    98.075    seg7_control/CLK_10MHZ
    SLICE_X89Y99         FDCE                                         r  seg7_control/digit_timer_reg[1]/C
                         clock pessimism             -0.389    97.686    
                         clock uncertainty           -0.226    97.460    
    SLICE_X89Y99         FDCE (Setup_fdce_C_D)        0.075    97.535    seg7_control/digit_timer_reg[1]
  -------------------------------------------------------------------
                         required time                         97.535    
                         arrival time                          -1.797    
  -------------------------------------------------------------------
                         slack                                 95.738    

Slack (MET) :             95.787ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@100.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 0.839ns (21.618%)  route 3.042ns (78.382%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 98.058 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.733    -2.314    seg7_control/CLK_10MHZ
    SLICE_X89Y99         FDCE                                         r  seg7_control/digit_timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDCE (Prop_fdce_C_Q)         0.419    -1.895 r  seg7_control/digit_timer_reg[4]/Q
                         net (fo=2, routed)           1.826    -0.069    seg7_control/digit_timer[4]
    SLICE_X89Y99         LUT6 (Prop_lut6_I4_O)        0.296     0.227 r  seg7_control/digit_timer[13]_i_2/O
                         net (fo=16, routed)          1.216     1.443    seg7_control/digit_timer[13]_i_2_n_0
    SLICE_X89Y100        LUT2 (Prop_lut2_I0_O)        0.124     1.567 r  seg7_control/digit_timer[5]_i_1/O
                         net (fo=1, routed)           0.000     1.567    seg7_control/digit_timer_0[5]
    SLICE_X89Y100        FDCE                                         r  seg7_control/digit_timer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.597    98.058    seg7_control/CLK_10MHZ
    SLICE_X89Y100        FDCE                                         r  seg7_control/digit_timer_reg[5]/C
                         clock pessimism             -0.509    97.550    
                         clock uncertainty           -0.226    97.323    
    SLICE_X89Y100        FDCE (Setup_fdce_C_D)        0.031    97.354    seg7_control/digit_timer_reg[5]
  -------------------------------------------------------------------
                         required time                         97.354    
                         arrival time                          -1.567    
  -------------------------------------------------------------------
                         slack                                 95.787    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 digitos/decenas_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            digitos/decenas_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@0.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.601    -0.511    digitos/CLK_10MHZ
    SLICE_X84Y100        FDCE                                         r  digitos/decenas_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y100        FDCE (Prop_fdce_C_Q)         0.164    -0.347 r  digitos/decenas_reg[0]/Q
                         net (fo=14, routed)          0.186    -0.161    digitos/decenas[0]
    SLICE_X84Y100        LUT3 (Prop_lut3_I1_O)        0.043    -0.118 r  digitos/decenas[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.118    digitos/decenas[2]_i_1_n_0
    SLICE_X84Y100        FDCE                                         r  digitos/decenas_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.873    -0.279    digitos/CLK_10MHZ
    SLICE_X84Y100        FDCE                                         r  digitos/decenas_reg[2]/C
                         clock pessimism             -0.232    -0.511    
                         clock uncertainty            0.226    -0.285    
    SLICE_X84Y100        FDCE (Hold_fdce_C_D)         0.131    -0.154    digitos/decenas_reg[2]
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 digitos/decenas_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            digitos/decenas_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@0.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.601    -0.511    digitos/CLK_10MHZ
    SLICE_X84Y100        FDCE                                         r  digitos/decenas_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y100        FDCE (Prop_fdce_C_Q)         0.164    -0.347 r  digitos/decenas_reg[0]/Q
                         net (fo=14, routed)          0.186    -0.161    digitos/decenas[0]
    SLICE_X84Y100        LUT4 (Prop_lut4_I1_O)        0.043    -0.118 r  digitos/decenas[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.118    digitos/decenas[3]_i_2_n_0
    SLICE_X84Y100        FDCE                                         r  digitos/decenas_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.873    -0.279    digitos/CLK_10MHZ
    SLICE_X84Y100        FDCE                                         r  digitos/decenas_reg[3]/C
                         clock pessimism             -0.232    -0.511    
                         clock uncertainty            0.226    -0.285    
    SLICE_X84Y100        FDCE (Hold_fdce_C_D)         0.131    -0.154    digitos/decenas_reg[3]
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 digitos/cen_millar_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            digitos/cen_millar_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@0.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.868%)  route 0.191ns (51.132%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.601    -0.511    digitos/CLK_10MHZ
    SLICE_X87Y103        FDCE                                         r  digitos/cen_millar_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.370 r  digitos/cen_millar_reg[3]/Q
                         net (fo=10, routed)          0.191    -0.179    digitos/cen_millar[3]
    SLICE_X87Y103        LUT4 (Prop_lut4_I3_O)        0.042    -0.137 r  digitos/cen_millar[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.137    digitos/cen_millar[3]_i_2_n_0
    SLICE_X87Y103        FDCE                                         r  digitos/cen_millar_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.872    -0.279    digitos/CLK_10MHZ
    SLICE_X87Y103        FDCE                                         r  digitos/cen_millar_reg[3]/C
                         clock pessimism             -0.232    -0.511    
                         clock uncertainty            0.226    -0.285    
    SLICE_X87Y103        FDCE (Hold_fdce_C_D)         0.105    -0.180    digitos/cen_millar_reg[3]
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 digitos/decenas_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            digitos/decenas_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@0.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.601    -0.511    digitos/CLK_10MHZ
    SLICE_X84Y100        FDCE                                         r  digitos/decenas_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y100        FDCE (Prop_fdce_C_Q)         0.164    -0.347 r  digitos/decenas_reg[0]/Q
                         net (fo=14, routed)          0.186    -0.161    digitos/decenas[0]
    SLICE_X84Y100        LUT4 (Prop_lut4_I2_O)        0.045    -0.116 r  digitos/decenas[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.116    digitos/decenas[1]_i_1_n_0
    SLICE_X84Y100        FDCE                                         r  digitos/decenas_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.873    -0.279    digitos/CLK_10MHZ
    SLICE_X84Y100        FDCE                                         r  digitos/decenas_reg[1]/C
                         clock pessimism             -0.232    -0.511    
                         clock uncertainty            0.226    -0.285    
    SLICE_X84Y100        FDCE (Hold_fdce_C_D)         0.121    -0.164    digitos/decenas_reg[1]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 digitos/dec_millar_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            digitos/dec_millar_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@0.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.183ns (48.159%)  route 0.197ns (51.841%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.600    -0.512    digitos/CLK_10MHZ
    SLICE_X82Y104        FDCE                                         r  digitos/dec_millar_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.371 r  digitos/dec_millar_reg[3]/Q
                         net (fo=10, routed)          0.197    -0.174    digitos/dec_millar[3]
    SLICE_X82Y104        LUT4 (Prop_lut4_I3_O)        0.042    -0.132 r  digitos/dec_millar[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.132    digitos/dec_millar[3]_i_2_n_0
    SLICE_X82Y104        FDCE                                         r  digitos/dec_millar_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.871    -0.280    digitos/CLK_10MHZ
    SLICE_X82Y104        FDCE                                         r  digitos/dec_millar_reg[3]/C
                         clock pessimism             -0.232    -0.512    
                         clock uncertainty            0.226    -0.286    
    SLICE_X82Y104        FDCE (Hold_fdce_C_D)         0.105    -0.181    digitos/dec_millar_reg[3]
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 digitos/decenas_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            digitos/decenas_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@0.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.601    -0.511    digitos/CLK_10MHZ
    SLICE_X84Y100        FDCE                                         r  digitos/decenas_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y100        FDCE (Prop_fdce_C_Q)         0.164    -0.347 f  digitos/decenas_reg[0]/Q
                         net (fo=14, routed)          0.186    -0.161    digitos/decenas[0]
    SLICE_X84Y100        LUT1 (Prop_lut1_I0_O)        0.045    -0.116 r  digitos/decenas[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.116    digitos/decenas[0]_i_1_n_0
    SLICE_X84Y100        FDCE                                         r  digitos/decenas_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.873    -0.279    digitos/CLK_10MHZ
    SLICE_X84Y100        FDCE                                         r  digitos/decenas_reg[0]/C
                         clock pessimism             -0.232    -0.511    
                         clock uncertainty            0.226    -0.285    
    SLICE_X84Y100        FDCE (Hold_fdce_C_D)         0.120    -0.165    digitos/decenas_reg[0]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 seg7_control/digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_select_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@0.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.602    -0.510    seg7_control/CLK_10MHZ
    SLICE_X89Y100        FDCE                                         r  seg7_control/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.369 r  seg7_control/digit_select_reg[0]/Q
                         net (fo=46, routed)          0.180    -0.189    seg7_control/digit_select[0]
    SLICE_X89Y100        LUT2 (Prop_lut2_I1_O)        0.045    -0.144 r  seg7_control/digit_select[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    seg7_control/digit_select[0]_i_1_n_0
    SLICE_X89Y100        FDCE                                         r  seg7_control/digit_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.873    -0.278    seg7_control/CLK_10MHZ
    SLICE_X89Y100        FDCE                                         r  seg7_control/digit_select_reg[0]/C
                         clock pessimism             -0.232    -0.510    
                         clock uncertainty            0.226    -0.284    
    SLICE_X89Y100        FDCE (Hold_fdce_C_D)         0.091    -0.193    seg7_control/digit_select_reg[0]
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 digitos/uni_millar_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            digitos/uni_millar_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@0.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.183ns (47.352%)  route 0.203ns (52.648%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.601    -0.511    digitos/CLK_10MHZ
    SLICE_X85Y102        FDCE                                         r  digitos/uni_millar_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.370 r  digitos/uni_millar_reg[1]/Q
                         net (fo=11, routed)          0.203    -0.167    digitos/uni_millar[1]
    SLICE_X85Y102        LUT3 (Prop_lut3_I2_O)        0.042    -0.125 r  digitos/uni_millar[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.125    digitos/uni_millar[2]_i_1_n_0
    SLICE_X85Y102        FDCE                                         r  digitos/uni_millar_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.873    -0.279    digitos/CLK_10MHZ
    SLICE_X85Y102        FDCE                                         r  digitos/uni_millar_reg[2]/C
                         clock pessimism             -0.232    -0.511    
                         clock uncertainty            0.226    -0.285    
    SLICE_X85Y102        FDCE (Hold_fdce_C_D)         0.107    -0.178    digitos/uni_millar_reg[2]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 digitos/centenas_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            digitos/centenas_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@0.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.436%)  route 0.190ns (50.564%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.601    -0.511    digitos/CLK_10MHZ
    SLICE_X83Y102        FDCE                                         r  digitos/centenas_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.370 r  digitos/centenas_reg[1]/Q
                         net (fo=12, routed)          0.190    -0.180    digitos/centenas[1]
    SLICE_X83Y102        LUT4 (Prop_lut4_I3_O)        0.045    -0.135 r  digitos/centenas[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.135    digitos/centenas[1]_i_1_n_0
    SLICE_X83Y102        FDCE                                         r  digitos/centenas_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.873    -0.279    digitos/CLK_10MHZ
    SLICE_X83Y102        FDCE                                         r  digitos/centenas_reg[1]/C
                         clock pessimism             -0.232    -0.511    
                         clock uncertainty            0.226    -0.285    
    SLICE_X83Y102        FDCE (Hold_fdce_C_D)         0.091    -0.194    digitos/centenas_reg[1]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 digitos/uni_millon_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            digitos/uni_millon_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@0.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.207ns (49.560%)  route 0.211ns (50.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.601    -0.511    digitos/CLK_10MHZ
    SLICE_X88Y103        FDCE                                         r  digitos/uni_millon_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y103        FDCE (Prop_fdce_C_Q)         0.164    -0.347 r  digitos/uni_millon_reg[1]/Q
                         net (fo=11, routed)          0.211    -0.136    digitos/uni_millon[1]
    SLICE_X88Y103        LUT4 (Prop_lut4_I1_O)        0.043    -0.093 r  digitos/uni_millon[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.093    digitos/uni_millon[3]_i_2_n_0
    SLICE_X88Y103        FDCE                                         r  digitos/uni_millon_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.872    -0.279    digitos/CLK_10MHZ
    SLICE_X88Y103        FDCE                                         r  digitos/uni_millon_reg[3]/C
                         clock pessimism             -0.232    -0.511    
                         clock uncertainty            0.226    -0.285    
    SLICE_X88Y103        FDCE (Hold_fdce_C_D)         0.131    -0.154    digitos/uni_millon_reg[3]
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.061    





