Timing Analyzer report for Projeto1
Fri Jun 11 20:55:18 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLKIN'
 13. Slow 1200mV 85C Model Setup: 'lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]'
 14. Slow 1200mV 85C Model Hold: 'CLKIN'
 15. Slow 1200mV 85C Model Hold: 'lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'CLKIN'
 24. Slow 1200mV 0C Model Setup: 'lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]'
 25. Slow 1200mV 0C Model Hold: 'CLKIN'
 26. Slow 1200mV 0C Model Hold: 'lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'CLKIN'
 34. Fast 1200mV 0C Model Setup: 'lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]'
 35. Fast 1200mV 0C Model Hold: 'CLKIN'
 36. Fast 1200mV 0C Model Hold: 'lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Output Ports
 51. Unconstrained Output Ports
 52. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; Projeto1                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.06        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   6.3%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------+
; Clock Name                                                  ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                         ;
+-------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------+
; CLKIN                                                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLKIN }                                                       ;
; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] } ;
+-------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                 ;
+------------+-----------------+-------------------------------------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                  ; Note                                                  ;
+------------+-----------------+-------------------------------------------------------------+-------------------------------------------------------+
; 139.49 MHz ; 139.49 MHz      ; CLKIN                                                       ;                                                       ;
; 384.17 MHz ; 242.72 MHz      ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+-------------------------------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                  ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; CLKIN                                                       ; -6.169 ; -151.146      ;
; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; -1.603 ; -1.603        ;
+-------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                   ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; CLKIN                                                       ; -1.978 ; -28.476       ;
; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; 0.497  ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                    ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; CLKIN                                                       ; -3.000 ; -40.175       ;
; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; -1.560 ; -8.757        ;
+-------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLKIN'                                                                                                                                                                       ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.169 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 7.132      ;
; -6.169 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 7.132      ;
; -6.169 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 7.132      ;
; -6.169 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 7.132      ;
; -6.169 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 7.132      ;
; -6.169 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 7.132      ;
; -6.169 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 7.132      ;
; -6.169 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 7.132      ;
; -6.169 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 7.132      ;
; -6.169 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 7.132      ;
; -6.169 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 7.132      ;
; -6.169 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 7.132      ;
; -6.169 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 7.132      ;
; -6.062 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 7.025      ;
; -6.062 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 7.025      ;
; -6.062 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 7.025      ;
; -6.062 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 7.025      ;
; -6.062 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 7.025      ;
; -6.062 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 7.025      ;
; -6.062 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 7.025      ;
; -6.062 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 7.025      ;
; -6.062 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 7.025      ;
; -6.062 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 7.025      ;
; -6.062 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 7.025      ;
; -6.062 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 7.025      ;
; -6.062 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 7.025      ;
; -6.060 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 7.026      ;
; -6.060 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 7.026      ;
; -6.060 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 7.026      ;
; -6.060 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 7.026      ;
; -6.060 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 7.026      ;
; -6.060 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 7.026      ;
; -6.060 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 7.026      ;
; -6.060 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 7.026      ;
; -6.060 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 7.026      ;
; -6.060 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 7.026      ;
; -6.060 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 7.026      ;
; -6.060 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 7.026      ;
; -6.054 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.049     ; 7.026      ;
; -6.031 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.997      ;
; -6.031 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.997      ;
; -6.031 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.997      ;
; -6.031 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.997      ;
; -6.031 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.997      ;
; -6.031 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.997      ;
; -6.031 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.997      ;
; -6.031 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.997      ;
; -6.031 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.997      ;
; -6.031 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.997      ;
; -6.031 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.997      ;
; -6.031 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.997      ;
; -6.025 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.049     ; 6.997      ;
; -5.990 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 6.953      ;
; -5.990 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 6.953      ;
; -5.990 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 6.953      ;
; -5.990 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 6.953      ;
; -5.990 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 6.953      ;
; -5.990 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 6.953      ;
; -5.990 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 6.953      ;
; -5.990 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 6.953      ;
; -5.990 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 6.953      ;
; -5.990 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 6.953      ;
; -5.990 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 6.953      ;
; -5.990 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 6.953      ;
; -5.990 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 6.953      ;
; -5.988 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 6.951      ;
; -5.988 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 6.951      ;
; -5.988 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 6.951      ;
; -5.988 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 6.951      ;
; -5.988 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 6.951      ;
; -5.988 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 6.951      ;
; -5.988 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 6.951      ;
; -5.988 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 6.951      ;
; -5.988 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 6.951      ;
; -5.988 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 6.951      ;
; -5.988 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 6.951      ;
; -5.988 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 6.951      ;
; -5.988 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 6.951      ;
; -5.986 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 6.949      ;
; -5.986 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 6.949      ;
; -5.986 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 6.949      ;
; -5.986 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 6.949      ;
; -5.986 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 6.949      ;
; -5.986 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 6.949      ;
; -5.986 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 6.949      ;
; -5.986 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 6.949      ;
; -5.986 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 6.949      ;
; -5.986 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 6.949      ;
; -5.986 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 6.949      ;
; -5.986 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 6.949      ;
; -5.986 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 6.949      ;
; -5.984 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 6.947      ;
; -5.984 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 6.947      ;
; -5.984 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 6.947      ;
; -5.984 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 6.947      ;
; -5.984 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 6.947      ;
; -5.984 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 6.947      ;
; -5.984 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 6.947      ;
; -5.984 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 6.947      ;
; -5.984 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.058     ; 6.947      ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]'                                                                                                        ;
+--------+-----------+---------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -1.603 ; inst1     ; inst1   ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.766     ; 0.858      ;
+--------+-----------+---------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLKIN'                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                      ; Launch Clock                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.978 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 2.902      ; 1.417      ;
; -1.969 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 2.902      ; 1.426      ;
; -1.838 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 2.902      ; 1.557      ;
; -1.829 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 2.902      ; 1.566      ;
; -1.698 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 2.902      ; 1.697      ;
; -1.689 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 2.902      ; 1.706      ;
; -1.558 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 2.902      ; 1.837      ;
; -1.549 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 2.902      ; 1.846      ;
; -1.459 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 2.902      ; 1.436      ;
; -1.418 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 2.902      ; 1.977      ;
; -1.409 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 2.902      ; 1.986      ;
; -1.328 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 2.902      ; 1.567      ;
; -1.319 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 2.902      ; 1.576      ;
; -1.278 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 2.902      ; 2.117      ;
; -1.269 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 2.902      ; 2.126      ;
; -1.188 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 2.902      ; 1.707      ;
; -1.179 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 2.902      ; 1.716      ;
; -1.104 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 2.868      ; 2.257      ;
; -1.095 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 2.868      ; 2.266      ;
; -1.048 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 2.902      ; 1.847      ;
; -1.039 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 2.902      ; 1.856      ;
; -0.964 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 2.868      ; 2.397      ;
; -0.955 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 2.868      ; 2.406      ;
; -0.908 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 2.902      ; 1.987      ;
; -0.899 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 2.902      ; 1.996      ;
; -0.824 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 2.868      ; 2.537      ;
; -0.815 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 2.868      ; 2.546      ;
; -0.768 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 2.902      ; 2.127      ;
; -0.759 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 2.902      ; 2.136      ;
; -0.684 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 2.868      ; 2.677      ;
; -0.675 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 2.868      ; 2.686      ;
; -0.628 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 2.902      ; 2.267      ;
; -0.585 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 2.868      ; 2.276      ;
; -0.544 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 2.868      ; 2.817      ;
; -0.535 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 2.868      ; 2.826      ;
; -0.454 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 2.868      ; 2.407      ;
; -0.445 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 2.868      ; 2.416      ;
; -0.404 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 2.868      ; 2.957      ;
; -0.395 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 2.868      ; 2.966      ;
; -0.314 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 2.868      ; 2.547      ;
; -0.305 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 2.868      ; 2.556      ;
; -0.174 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 2.868      ; 2.687      ;
; -0.165 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 2.868      ; 2.696      ;
; -0.034 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 2.868      ; 2.827      ;
; -0.025 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 2.868      ; 2.836      ;
; 0.106  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 2.868      ; 2.967      ;
; 0.115  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 2.868      ; 2.976      ;
; 0.246  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 2.868      ; 3.107      ;
; 0.774  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.049      ; 1.035      ;
; 0.774  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.049      ; 1.035      ;
; 0.775  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.049      ; 1.036      ;
; 0.775  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.049      ; 1.036      ;
; 0.775  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.049      ; 1.036      ;
; 0.775  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.049      ; 1.036      ;
; 0.775  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.049      ; 1.036      ;
; 0.776  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.049      ; 1.037      ;
; 0.776  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.049      ; 1.037      ;
; 0.776  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.049      ; 1.037      ;
; 0.776  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.049      ; 1.037      ;
; 0.776  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.049      ; 1.037      ;
; 0.776  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.049      ; 1.037      ;
; 0.777  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.049      ; 1.038      ;
; 0.779  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.049      ; 1.040      ;
; 0.792  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.049      ; 1.053      ;
; 0.793  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.049      ; 1.054      ;
; 0.794  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.049      ; 1.055      ;
; 0.794  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.049      ; 1.055      ;
; 0.794  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.049      ; 1.055      ;
; 0.794  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.049      ; 1.055      ;
; 0.796  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.049      ; 1.057      ;
; 0.796  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.049      ; 1.057      ;
; 0.796  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.049      ; 1.057      ;
; 1.072  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 2.902      ; 4.467      ;
; 1.121  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.056      ; 1.389      ;
; 1.122  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.055      ; 1.389      ;
; 1.122  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.056      ; 1.390      ;
; 1.123  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.055      ; 1.390      ;
; 1.123  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.056      ; 1.391      ;
; 1.123  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.056      ; 1.391      ;
; 1.124  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.055      ; 1.391      ;
; 1.124  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.055      ; 1.391      ;
; 1.127  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.058      ; 1.397      ;
; 1.130  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.055      ; 1.397      ;
; 1.130  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.056      ; 1.398      ;
; 1.130  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.056      ; 1.398      ;
; 1.131  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.055      ; 1.398      ;
; 1.131  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.056      ; 1.399      ;
; 1.133  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.056      ; 1.401      ;
; 1.136  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.058      ; 1.406      ;
; 1.139  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.055      ; 1.406      ;
; 1.139  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.056      ; 1.407      ;
; 1.139  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.056      ; 1.407      ;
; 1.140  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.055      ; 1.407      ;
; 1.140  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.056      ; 1.408      ;
; 1.141  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.055      ; 1.408      ;
; 1.141  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.055      ; 1.408      ;
; 1.141  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.056      ; 1.409      ;
; 1.141  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.056      ; 1.409      ;
; 1.142  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.056      ; 1.410      ;
; 1.149  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.055      ; 1.416      ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]'                                                                                                        ;
+-------+-----------+---------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.497 ; inst1     ; inst1   ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.049      ; 0.758      ;
+-------+-----------+---------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                  ;
+------------+-----------------+-------------------------------------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                  ; Note                                                  ;
+------------+-----------------+-------------------------------------------------------------+-------------------------------------------------------+
; 146.93 MHz ; 146.93 MHz      ; CLKIN                                                       ;                                                       ;
; 457.04 MHz ; 260.28 MHz      ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+-------------------------------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                   ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; CLKIN                                                       ; -5.806 ; -142.217      ;
; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; -1.188 ; -1.188        ;
+-------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                    ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; CLKIN                                                       ; -1.832 ; -27.348       ;
; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; 0.445  ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                     ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; CLKIN                                                       ; -3.000 ; -40.175       ;
; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; -1.487 ; -7.152        ;
+-------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLKIN'                                                                                                                                                                        ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.806 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.773      ;
; -5.806 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.773      ;
; -5.806 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.773      ;
; -5.806 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.773      ;
; -5.806 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.773      ;
; -5.806 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.773      ;
; -5.806 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.773      ;
; -5.806 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.773      ;
; -5.806 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.773      ;
; -5.806 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.773      ;
; -5.806 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.773      ;
; -5.806 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.773      ;
; -5.806 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.773      ;
; -5.745 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.712      ;
; -5.745 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.712      ;
; -5.745 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.712      ;
; -5.745 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.712      ;
; -5.745 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.712      ;
; -5.745 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.712      ;
; -5.745 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.712      ;
; -5.745 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.712      ;
; -5.745 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.712      ;
; -5.745 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.712      ;
; -5.745 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.712      ;
; -5.745 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.712      ;
; -5.745 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.712      ;
; -5.666 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.633      ;
; -5.666 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.633      ;
; -5.666 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.633      ;
; -5.666 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.633      ;
; -5.666 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.633      ;
; -5.666 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.633      ;
; -5.666 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.633      ;
; -5.666 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.633      ;
; -5.666 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.633      ;
; -5.666 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.633      ;
; -5.666 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.633      ;
; -5.666 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.633      ;
; -5.666 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.633      ;
; -5.665 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.632      ;
; -5.665 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.632      ;
; -5.665 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.632      ;
; -5.665 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.632      ;
; -5.665 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.632      ;
; -5.665 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.632      ;
; -5.665 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.632      ;
; -5.665 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.632      ;
; -5.665 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.632      ;
; -5.665 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.632      ;
; -5.665 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.632      ;
; -5.665 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.632      ;
; -5.665 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.632      ;
; -5.662 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.629      ;
; -5.662 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.629      ;
; -5.662 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.629      ;
; -5.662 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.629      ;
; -5.662 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.629      ;
; -5.662 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.629      ;
; -5.662 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.629      ;
; -5.662 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.629      ;
; -5.662 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.629      ;
; -5.662 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.629      ;
; -5.662 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.629      ;
; -5.662 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.629      ;
; -5.662 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.629      ;
; -5.622 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.589      ;
; -5.622 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.589      ;
; -5.622 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.589      ;
; -5.622 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.589      ;
; -5.622 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.589      ;
; -5.622 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.589      ;
; -5.622 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.589      ;
; -5.622 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.589      ;
; -5.622 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.589      ;
; -5.622 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.589      ;
; -5.622 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.589      ;
; -5.622 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.589      ;
; -5.622 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.589      ;
; -5.601 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.568      ;
; -5.601 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.568      ;
; -5.601 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.568      ;
; -5.601 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.568      ;
; -5.601 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.568      ;
; -5.601 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.568      ;
; -5.601 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.568      ;
; -5.601 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.568      ;
; -5.601 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.568      ;
; -5.601 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.568      ;
; -5.601 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.568      ;
; -5.601 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.568      ;
; -5.601 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.568      ;
; -5.573 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.540      ;
; -5.573 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.540      ;
; -5.573 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.540      ;
; -5.573 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.540      ;
; -5.573 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.540      ;
; -5.573 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.540      ;
; -5.573 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.540      ;
; -5.573 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.540      ;
; -5.573 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.055     ; 6.540      ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]'                                                                                                         ;
+--------+-----------+---------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -1.188 ; inst1     ; inst1   ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.440     ; 0.770      ;
+--------+-----------+---------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLKIN'                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                      ; Launch Clock                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.832 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 2.672      ; 1.295      ;
; -1.817 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 2.672      ; 1.310      ;
; -1.710 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 2.672      ; 1.417      ;
; -1.695 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 2.672      ; 1.432      ;
; -1.588 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 2.672      ; 1.539      ;
; -1.573 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 2.672      ; 1.554      ;
; -1.466 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 2.672      ; 1.661      ;
; -1.451 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 2.672      ; 1.676      ;
; -1.344 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 2.672      ; 1.783      ;
; -1.333 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 2.672      ; 1.294      ;
; -1.329 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 2.672      ; 1.798      ;
; -1.226 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 2.672      ; 1.401      ;
; -1.222 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 2.672      ; 1.905      ;
; -1.211 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 2.672      ; 1.416      ;
; -1.207 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 2.672      ; 1.920      ;
; -1.104 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 2.672      ; 1.523      ;
; -1.089 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 2.672      ; 1.538      ;
; -1.072 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 2.644      ; 2.027      ;
; -1.057 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 2.644      ; 2.042      ;
; -0.982 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 2.672      ; 1.645      ;
; -0.967 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 2.672      ; 1.660      ;
; -0.950 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 2.644      ; 2.149      ;
; -0.935 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 2.644      ; 2.164      ;
; -0.860 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 2.672      ; 1.767      ;
; -0.845 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 2.672      ; 1.782      ;
; -0.828 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 2.644      ; 2.271      ;
; -0.813 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 2.644      ; 2.286      ;
; -0.738 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 2.672      ; 1.889      ;
; -0.723 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 2.672      ; 1.904      ;
; -0.706 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 2.644      ; 2.393      ;
; -0.691 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 2.644      ; 2.408      ;
; -0.616 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 2.672      ; 2.011      ;
; -0.584 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 2.644      ; 2.515      ;
; -0.573 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 2.644      ; 2.026      ;
; -0.569 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 2.644      ; 2.530      ;
; -0.466 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 2.644      ; 2.133      ;
; -0.462 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 2.644      ; 2.637      ;
; -0.451 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 2.644      ; 2.148      ;
; -0.447 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 2.644      ; 2.652      ;
; -0.344 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 2.644      ; 2.255      ;
; -0.329 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 2.644      ; 2.270      ;
; -0.222 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 2.644      ; 2.377      ;
; -0.207 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 2.644      ; 2.392      ;
; -0.100 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 2.644      ; 2.499      ;
; -0.085 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 2.644      ; 2.514      ;
; 0.022  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 2.644      ; 2.621      ;
; 0.037  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 2.644      ; 2.636      ;
; 0.144  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 2.644      ; 2.743      ;
; 0.719  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.044      ; 0.958      ;
; 0.719  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.044      ; 0.958      ;
; 0.719  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.044      ; 0.958      ;
; 0.720  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.044      ; 0.959      ;
; 0.720  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.044      ; 0.959      ;
; 0.720  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.044      ; 0.959      ;
; 0.720  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.044      ; 0.959      ;
; 0.721  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.044      ; 0.960      ;
; 0.721  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.044      ; 0.960      ;
; 0.721  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.044      ; 0.960      ;
; 0.721  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.044      ; 0.960      ;
; 0.722  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.044      ; 0.961      ;
; 0.722  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.044      ; 0.961      ;
; 0.723  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.044      ; 0.962      ;
; 0.726  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.044      ; 0.965      ;
; 0.733  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.044      ; 0.972      ;
; 0.734  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.044      ; 0.973      ;
; 0.735  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.044      ; 0.974      ;
; 0.735  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.044      ; 0.974      ;
; 0.736  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.044      ; 0.975      ;
; 0.736  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.044      ; 0.975      ;
; 0.738  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.044      ; 0.977      ;
; 0.738  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.044      ; 0.977      ;
; 0.739  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.044      ; 0.978      ;
; 0.899  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 2.672      ; 4.026      ;
; 1.028  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.055      ; 1.278      ;
; 1.032  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.050      ; 1.277      ;
; 1.034  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.050      ; 1.279      ;
; 1.034  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.049      ; 1.278      ;
; 1.035  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.049      ; 1.279      ;
; 1.037  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.050      ; 1.282      ;
; 1.037  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.049      ; 1.281      ;
; 1.037  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.049      ; 1.281      ;
; 1.038  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.049      ; 1.282      ;
; 1.039  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.050      ; 1.284      ;
; 1.039  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.050      ; 1.284      ;
; 1.039  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.049      ; 1.283      ;
; 1.040  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.050      ; 1.285      ;
; 1.040  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.049      ; 1.284      ;
; 1.041  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.049      ; 1.285      ;
; 1.043  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.055      ; 1.293      ;
; 1.047  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.050      ; 1.292      ;
; 1.047  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.050      ; 1.292      ;
; 1.049  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.050      ; 1.294      ;
; 1.049  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.050      ; 1.294      ;
; 1.049  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.049      ; 1.293      ;
; 1.050  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.050      ; 1.295      ;
; 1.050  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.050      ; 1.295      ;
; 1.050  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.049      ; 1.294      ;
; 1.051  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.049      ; 1.295      ;
; 1.052  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.049      ; 1.296      ;
; 1.053  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.050      ; 1.298      ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]'                                                                                                         ;
+-------+-----------+---------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.445 ; inst1     ; inst1   ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.044      ; 0.684      ;
+-------+-----------+---------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                   ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; CLKIN                                                       ; -2.149 ; -52.857       ;
; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; -0.214 ; -0.214        ;
+-------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                    ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; CLKIN                                                       ; -0.987 ; -14.664       ;
; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; 0.208  ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                     ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; CLKIN                                                       ; -3.000 ; -28.000       ;
; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; -1.000 ; -3.026        ;
+-------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLKIN'                                                                                                                                                                        ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.149 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.026     ; 3.130      ;
; -2.149 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.026     ; 3.130      ;
; -2.149 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.026     ; 3.130      ;
; -2.149 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.026     ; 3.130      ;
; -2.149 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.026     ; 3.130      ;
; -2.149 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.026     ; 3.130      ;
; -2.149 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.026     ; 3.130      ;
; -2.149 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.026     ; 3.130      ;
; -2.149 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.026     ; 3.130      ;
; -2.149 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; CLKIN        ; CLKIN       ; 1.000        ; -0.026     ; 3.130      ;
; -2.149 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; CLKIN        ; CLKIN       ; 1.000        ; -0.026     ; 3.130      ;
; -2.149 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; CLKIN        ; CLKIN       ; 1.000        ; -0.026     ; 3.130      ;
; -2.145 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.022     ; 3.130      ;
; -2.081 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.021     ; 3.067      ;
; -2.081 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.021     ; 3.067      ;
; -2.081 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.021     ; 3.067      ;
; -2.081 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.021     ; 3.067      ;
; -2.081 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.021     ; 3.067      ;
; -2.081 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.021     ; 3.067      ;
; -2.081 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.021     ; 3.067      ;
; -2.081 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.021     ; 3.067      ;
; -2.081 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.021     ; 3.067      ;
; -2.081 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.021     ; 3.067      ;
; -2.081 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; CLKIN        ; CLKIN       ; 1.000        ; -0.021     ; 3.067      ;
; -2.081 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; CLKIN        ; CLKIN       ; 1.000        ; -0.021     ; 3.067      ;
; -2.081 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; CLKIN        ; CLKIN       ; 1.000        ; -0.021     ; 3.067      ;
; -2.080 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.021     ; 3.066      ;
; -2.080 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.021     ; 3.066      ;
; -2.080 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.021     ; 3.066      ;
; -2.080 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.021     ; 3.066      ;
; -2.080 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.021     ; 3.066      ;
; -2.080 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.021     ; 3.066      ;
; -2.080 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.021     ; 3.066      ;
; -2.080 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.021     ; 3.066      ;
; -2.080 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.021     ; 3.066      ;
; -2.080 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.021     ; 3.066      ;
; -2.080 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; CLKIN        ; CLKIN       ; 1.000        ; -0.021     ; 3.066      ;
; -2.080 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; CLKIN        ; CLKIN       ; 1.000        ; -0.021     ; 3.066      ;
; -2.080 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; CLKIN        ; CLKIN       ; 1.000        ; -0.021     ; 3.066      ;
; -2.077 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; CLKIN        ; CLKIN       ; 1.000        ; -0.066     ; 3.018      ;
; -2.077 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; CLKIN        ; CLKIN       ; 1.000        ; -0.066     ; 3.018      ;
; -2.077 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; CLKIN        ; CLKIN       ; 1.000        ; -0.066     ; 3.018      ;
; -2.077 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; CLKIN        ; CLKIN       ; 1.000        ; -0.066     ; 3.018      ;
; -2.077 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; CLKIN        ; CLKIN       ; 1.000        ; -0.066     ; 3.018      ;
; -2.077 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; CLKIN        ; CLKIN       ; 1.000        ; -0.066     ; 3.018      ;
; -2.077 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; CLKIN        ; CLKIN       ; 1.000        ; -0.066     ; 3.018      ;
; -2.077 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; CLKIN        ; CLKIN       ; 1.000        ; -0.066     ; 3.018      ;
; -2.077 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; CLKIN        ; CLKIN       ; 1.000        ; -0.066     ; 3.018      ;
; -2.077 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; CLKIN        ; CLKIN       ; 1.000        ; -0.066     ; 3.018      ;
; -2.077 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; CLKIN        ; CLKIN       ; 1.000        ; -0.066     ; 3.018      ;
; -2.077 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; CLKIN        ; CLKIN       ; 1.000        ; -0.066     ; 3.018      ;
; -2.077 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.026     ; 3.058      ;
; -2.077 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.026     ; 3.058      ;
; -2.077 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.026     ; 3.058      ;
; -2.077 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.026     ; 3.058      ;
; -2.077 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.026     ; 3.058      ;
; -2.077 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.026     ; 3.058      ;
; -2.077 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.026     ; 3.058      ;
; -2.077 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.026     ; 3.058      ;
; -2.077 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.026     ; 3.058      ;
; -2.077 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; CLKIN        ; CLKIN       ; 1.000        ; -0.026     ; 3.058      ;
; -2.077 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; CLKIN        ; CLKIN       ; 1.000        ; -0.026     ; 3.058      ;
; -2.077 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; CLKIN        ; CLKIN       ; 1.000        ; -0.026     ; 3.058      ;
; -2.073 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.022     ; 3.058      ;
; -2.073 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.021     ; 3.059      ;
; -2.073 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.021     ; 3.059      ;
; -2.073 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.021     ; 3.059      ;
; -2.073 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.021     ; 3.059      ;
; -2.073 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.021     ; 3.059      ;
; -2.073 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.021     ; 3.059      ;
; -2.073 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.021     ; 3.059      ;
; -2.073 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.021     ; 3.059      ;
; -2.073 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.021     ; 3.059      ;
; -2.073 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.021     ; 3.059      ;
; -2.073 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; CLKIN        ; CLKIN       ; 1.000        ; -0.021     ; 3.059      ;
; -2.073 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; CLKIN        ; CLKIN       ; 1.000        ; -0.021     ; 3.059      ;
; -2.073 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; CLKIN        ; CLKIN       ; 1.000        ; -0.021     ; 3.059      ;
; -2.044 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.021     ; 3.030      ;
; -2.044 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.021     ; 3.030      ;
; -2.044 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.021     ; 3.030      ;
; -2.044 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.021     ; 3.030      ;
; -2.044 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.021     ; 3.030      ;
; -2.044 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.021     ; 3.030      ;
; -2.044 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.021     ; 3.030      ;
; -2.044 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.021     ; 3.030      ;
; -2.044 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.021     ; 3.030      ;
; -2.044 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.021     ; 3.030      ;
; -2.044 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; CLKIN        ; CLKIN       ; 1.000        ; -0.021     ; 3.030      ;
; -2.044 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; CLKIN        ; CLKIN       ; 1.000        ; -0.021     ; 3.030      ;
; -2.044 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; CLKIN        ; CLKIN       ; 1.000        ; -0.021     ; 3.030      ;
; -2.032 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.026     ; 3.013      ;
; -2.032 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.026     ; 3.013      ;
; -2.032 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.026     ; 3.013      ;
; -2.032 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.026     ; 3.013      ;
; -2.032 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.026     ; 3.013      ;
; -2.032 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.026     ; 3.013      ;
; -2.032 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.026     ; 3.013      ;
; -2.032 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.026     ; 3.013      ;
; -2.032 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; CLKIN        ; CLKIN       ; 1.000        ; -0.026     ; 3.013      ;
; -2.032 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; CLKIN        ; CLKIN       ; 1.000        ; -0.026     ; 3.013      ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]'                                                                                                         ;
+--------+-----------+---------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -0.214 ; inst1     ; inst1   ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.862     ; 0.359      ;
+--------+-----------+---------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLKIN'                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                      ; Launch Clock                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.987 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 1.362      ; 0.584      ;
; -0.984 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 1.362      ; 0.587      ;
; -0.921 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 1.362      ; 0.650      ;
; -0.918 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 1.362      ; 0.653      ;
; -0.855 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 1.362      ; 0.716      ;
; -0.852 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 1.362      ; 0.719      ;
; -0.789 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 1.362      ; 0.782      ;
; -0.786 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 1.362      ; 0.785      ;
; -0.723 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 1.362      ; 0.848      ;
; -0.720 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 1.362      ; 0.851      ;
; -0.657 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 1.362      ; 0.914      ;
; -0.654 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 1.362      ; 0.917      ;
; -0.568 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 1.339      ; 0.980      ;
; -0.565 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 1.339      ; 0.983      ;
; -0.502 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 1.339      ; 1.046      ;
; -0.499 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 1.339      ; 1.049      ;
; -0.460 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 1.362      ; 0.611      ;
; -0.436 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 1.339      ; 1.112      ;
; -0.433 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 1.339      ; 1.115      ;
; -0.397 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 1.362      ; 0.674      ;
; -0.394 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 1.362      ; 0.677      ;
; -0.370 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 1.339      ; 1.178      ;
; -0.367 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 1.339      ; 1.181      ;
; -0.331 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 1.362      ; 0.740      ;
; -0.328 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 1.362      ; 0.743      ;
; -0.304 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 1.339      ; 1.244      ;
; -0.301 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 1.339      ; 1.247      ;
; -0.265 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 1.362      ; 0.806      ;
; -0.262 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 1.362      ; 0.809      ;
; -0.238 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 1.339      ; 1.310      ;
; -0.235 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 1.339      ; 1.313      ;
; -0.199 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 1.362      ; 0.872      ;
; -0.196 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 1.362      ; 0.875      ;
; -0.133 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 1.362      ; 0.938      ;
; -0.130 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 1.362      ; 0.941      ;
; -0.067 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 1.362      ; 1.004      ;
; -0.041 ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 1.339      ; 1.007      ;
; 0.022  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 1.339      ; 1.070      ;
; 0.025  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 1.339      ; 1.073      ;
; 0.088  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 1.339      ; 1.136      ;
; 0.091  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 1.339      ; 1.139      ;
; 0.154  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 1.339      ; 1.202      ;
; 0.157  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 1.339      ; 1.205      ;
; 0.220  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 1.339      ; 1.268      ;
; 0.223  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 1.339      ; 1.271      ;
; 0.286  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 1.339      ; 1.334      ;
; 0.289  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 1.339      ; 1.337      ;
; 0.310  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.022      ; 0.416      ;
; 0.310  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.022      ; 0.416      ;
; 0.310  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.022      ; 0.416      ;
; 0.311  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.022      ; 0.417      ;
; 0.311  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.022      ; 0.417      ;
; 0.311  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.022      ; 0.417      ;
; 0.311  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.022      ; 0.417      ;
; 0.312  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.022      ; 0.418      ;
; 0.312  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.022      ; 0.418      ;
; 0.312  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.022      ; 0.418      ;
; 0.312  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.022      ; 0.418      ;
; 0.312  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.022      ; 0.418      ;
; 0.312  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.022      ; 0.418      ;
; 0.312  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.022      ; 0.418      ;
; 0.313  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.022      ; 0.419      ;
; 0.318  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.022      ; 0.424      ;
; 0.319  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.022      ; 0.425      ;
; 0.319  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.022      ; 0.425      ;
; 0.319  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.022      ; 0.425      ;
; 0.319  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.022      ; 0.425      ;
; 0.319  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.022      ; 0.425      ;
; 0.320  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.022      ; 0.426      ;
; 0.320  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.022      ; 0.426      ;
; 0.320  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.022      ; 0.426      ;
; 0.338  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; 0.000        ; 1.362      ; 1.909      ;
; 0.352  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN       ; -0.500       ; 1.339      ; 1.400      ;
; 0.455  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.026      ; 0.565      ;
; 0.455  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.026      ; 0.565      ;
; 0.456  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.026      ; 0.566      ;
; 0.456  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.026      ; 0.566      ;
; 0.457  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.026      ; 0.567      ;
; 0.457  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.026      ; 0.567      ;
; 0.457  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.026      ; 0.567      ;
; 0.457  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.026      ; 0.567      ;
; 0.463  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.026      ; 0.573      ;
; 0.464  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.026      ; 0.574      ;
; 0.464  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.026      ; 0.574      ;
; 0.464  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.026      ; 0.574      ;
; 0.465  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.026      ; 0.575      ;
; 0.465  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.026      ; 0.575      ;
; 0.466  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.026      ; 0.576      ;
; 0.466  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.026      ; 0.576      ;
; 0.466  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.026      ; 0.576      ;
; 0.467  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.026      ; 0.577      ;
; 0.468  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.026      ; 0.578      ;
; 0.468  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.026      ; 0.578      ;
; 0.469  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.026      ; 0.579      ;
; 0.469  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.021      ; 0.574      ;
; 0.469  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.026      ; 0.579      ;
; 0.469  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.026      ; 0.579      ;
; 0.470  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.026      ; 0.580      ;
; 0.472  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.021      ; 0.577      ;
; 0.473  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; CLKIN                                                       ; CLKIN       ; 0.000        ; 0.026      ; 0.583      ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]'                                                                                                         ;
+-------+-----------+---------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.208 ; inst1     ; inst1   ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.022      ; 0.314      ;
+-------+-----------+---------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                          ;
+--------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                                        ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                             ; -6.169   ; -1.978  ; N/A      ; N/A     ; -3.000              ;
;  CLKIN                                                       ; -6.169   ; -1.978  ; N/A      ; N/A     ; -3.000              ;
;  lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; -1.603   ; 0.208   ; N/A      ; N/A     ; -1.560              ;
; Design-wide TNS                                              ; -152.749 ; -28.476 ; 0.0      ; 0.0     ; -48.932             ;
;  CLKIN                                                       ; -151.146 ; -28.476 ; N/A      ; N/A     ; -40.175             ;
;  lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; -1.603   ; 0.000   ; N/A      ; N/A     ; -8.757              ;
+--------------------------------------------------------------+----------+---------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED0          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLKIN                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED0          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED0          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED0          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                       ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                  ; To Clock                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; CLKIN                                                       ; CLKIN                                                       ; 1500     ; 0        ; 0        ; 0        ;
; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN                                                       ; 75       ; 75       ; 0        ; 0        ;
; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; 1        ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                        ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                  ; To Clock                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; CLKIN                                                       ; CLKIN                                                       ; 1500     ; 0        ; 0        ; 0        ;
; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLKIN                                                       ; 75       ; 75       ; 0        ; 0        ;
; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; 1        ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                           ;
+-------------------------------------------------------------+-------------------------------------------------------------+------+-------------+
; Target                                                      ; Clock                                                       ; Type ; Status      ;
+-------------------------------------------------------------+-------------------------------------------------------------+------+-------------+
; CLKIN                                                       ; CLKIN                                                       ; Base ; Constrained ;
; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; Base ; Constrained ;
+-------------------------------------------------------------+-------------------------------------------------------------+------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LED0        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LED0        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri Jun 11 20:55:08 2021
Info: Command: quartus_sta Projeto1 -c Projeto1
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Projeto1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLKIN CLKIN
    Info (332105): create_clock -period 1.000 -name lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst|auto_generated|counter_comb_bita0  from: datab  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita10  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita11  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita12  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita13  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita14  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita15  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita16  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita17  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita18  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita19  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita20  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita21  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita22  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita23  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita24  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita5  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita6  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita7  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita8  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita9  from: cin  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -6.169
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.169            -151.146 CLKIN 
    Info (332119):    -1.603              -1.603 lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] 
Info (332146): Worst-case hold slack is -1.978
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.978             -28.476 CLKIN 
    Info (332119):     0.497               0.000 lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -40.175 CLKIN 
    Info (332119):    -1.560              -8.757 lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst|auto_generated|counter_comb_bita0  from: datab  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita10  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita11  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita12  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita13  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita14  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita15  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita16  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita17  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita18  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita19  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita20  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita21  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita22  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita23  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita24  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita5  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita6  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita7  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita8  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita9  from: cin  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.806
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.806            -142.217 CLKIN 
    Info (332119):    -1.188              -1.188 lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] 
Info (332146): Worst-case hold slack is -1.832
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.832             -27.348 CLKIN 
    Info (332119):     0.445               0.000 lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -40.175 CLKIN 
    Info (332119):    -1.487              -7.152 lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst|auto_generated|counter_comb_bita0  from: datab  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita10  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita11  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita12  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita13  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita14  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita15  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita16  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita17  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita18  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita19  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita20  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita21  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita22  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita23  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita24  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita5  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita6  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita7  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita8  from: cin  to: combout
    Info (332098): Cell: inst|auto_generated|counter_comb_bita9  from: cin  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.149
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.149             -52.857 CLKIN 
    Info (332119):    -0.214              -0.214 lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] 
Info (332146): Worst-case hold slack is -0.987
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.987             -14.664 CLKIN 
    Info (332119):     0.208               0.000 lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -28.000 CLKIN 
    Info (332119):    -1.000              -3.026 lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4730 megabytes
    Info: Processing ended: Fri Jun 11 20:55:18 2021
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:05


