
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack INF

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock clk
No launch/capture paths found.


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
No paths found.

==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
No paths found.

==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: mant_aligned[0] (input port)
Endpoint: tmp6654[3]$_SDFF_PP0_ (rising edge-triggered flip-flop)
Path Group: unconstrained
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00 v input external delay
     1    1.66    0.00    0.00    0.00 v mant_aligned[0] (in)
                                         mant_aligned[0] (net)
                  0.00    0.00    0.00 v input1/A (BUF_X1)
     2    2.81    0.01    0.02    0.02 v input1/Z (BUF_X1)
                                         net1 (net)
                  0.01    0.00    0.02 v _187_/A3 (OR3_X1)
     2    3.61    0.02    0.08    0.11 v _187_/ZN (OR3_X1)
                                         _124_ (net)
                  0.02    0.00    0.11 v _188_/A3 (OR3_X1)
     2    4.32    0.02    0.09    0.20 v _188_/ZN (OR3_X1)
                                         _125_ (net)
                  0.02    0.00    0.20 v _189_/A3 (NOR3_X1)
     1    2.47    0.03    0.06    0.26 ^ _189_/ZN (NOR3_X1)
                                         _126_ (net)
                  0.03    0.00    0.26 ^ _190_/B (XOR2_X1)
     1    1.97    0.02    0.05    0.31 ^ _190_/Z (XOR2_X1)
                                         _127_ (net)
                  0.02    0.00    0.31 ^ _191_/A2 (NOR2_X1)
     1    3.52    0.01    0.02    0.33 v _191_/ZN (NOR2_X1)
                                         _153_ (net)
                  0.01    0.00    0.33 v _342_/B (HA_X1)
     1    1.61    0.01    0.06    0.38 v _342_/S (HA_X1)
                                         _155_ (net)
                  0.01    0.00    0.38 v _235_/A (CLKBUF_X2)
     4   10.70    0.01    0.04    0.42 v _235_/Z (CLKBUF_X2)
                                         _030_ (net)
                  0.01    0.00    0.42 v _237_/A1 (NAND2_X1)
     1    1.77    0.01    0.02    0.44 ^ _237_/ZN (NAND2_X1)
                                         _032_ (net)
                  0.01    0.00    0.44 ^ _242_/A (AOI21_X1)
     1    3.28    0.01    0.01    0.45 v _242_/ZN (AOI21_X1)
                                         _037_ (net)
                  0.01    0.00    0.45 v _243_/B2 (AOI221_X2)
     5    8.72    0.06    0.10    0.55 ^ _243_/ZN (AOI221_X2)
                                         _038_ (net)
                  0.06    0.00    0.55 ^ _249_/A2 (OR2_X2)
     7   12.87    0.02    0.05    0.60 ^ _249_/ZN (OR2_X2)
                                         _043_ (net)
                  0.02    0.00    0.60 ^ _259_/A1 (NOR2_X1)
     1    2.55    0.01    0.01    0.61 v _259_/ZN (NOR2_X1)
                                         _052_ (net)
                  0.01    0.00    0.61 v _260_/B (XOR2_X1)
     1    1.58    0.01    0.05    0.67 v _260_/Z (XOR2_X1)
                                         _053_ (net)
                  0.01    0.00    0.67 v _261_/A2 (NOR2_X1)
     1    5.13    0.03    0.05    0.71 ^ _261_/ZN (NOR2_X1)
                                         _004_ (net)
                  0.03    0.00    0.71 ^ tmp6654[3]$_SDFF_PP0_/D (DFF_X1)
                                  0.71   data arrival time
-----------------------------------------------------------------------------
(Path is unconstrained)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.1384163349866867

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6972

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
12.23015308380127

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
16.021699905395508

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7633

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
-1

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
0

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             7.29e-05   9.95e-06   9.24e-07   8.37e-05  23.2%
Combinational          1.17e-04   1.01e-04   6.16e-06   2.25e-04  62.1%
Clock                  3.31e-05   2.00e-05   1.03e-07   5.32e-05  14.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.23e-04   1.31e-04   7.18e-06   3.62e-04 100.0%
                          61.7%      36.3%       2.0%
