<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element $${FILENAME}
   {
   }
   element jtag_uart_3.avalon_jtag_slave
   {
      datum baseAddress
      {
         value = "4896";
         type = "String";
      }
   }
   element jtag_uart_0.avalon_jtag_slave
   {
      datum baseAddress
      {
         value = "4896";
         type = "String";
      }
   }
   element jtag_uart_2.avalon_jtag_slave
   {
      datum baseAddress
      {
         value = "4896";
         type = "String";
      }
   }
   element jtag_uart_7.avalon_jtag_slave
   {
      datum baseAddress
      {
         value = "4896";
         type = "String";
      }
   }
   element jtag_uart_5.avalon_jtag_slave
   {
      datum baseAddress
      {
         value = "4896";
         type = "String";
      }
   }
   element jtag_uart_4.avalon_jtag_slave
   {
      datum baseAddress
      {
         value = "4896";
         type = "String";
      }
   }
   element jtag_uart_6.avalon_jtag_slave
   {
      datum baseAddress
      {
         value = "4896";
         type = "String";
      }
   }
   element jtag_uart_1.avalon_jtag_slave
   {
      datum baseAddress
      {
         value = "4896";
         type = "String";
      }
   }
   element clk
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element performance_counter.control_slave
   {
      datum baseAddress
      {
         value = "4224";
         type = "String";
      }
   }
   element performance_counter_4.control_slave
   {
      datum baseAddress
      {
         value = "4096";
         type = "String";
      }
   }
   element performance_counter_0.control_slave
   {
      datum baseAddress
      {
         value = "4096";
         type = "String";
      }
   }
   element performance_counter_3.control_slave
   {
      datum baseAddress
      {
         value = "4096";
         type = "String";
      }
   }
   element performance_counter_1.control_slave
   {
      datum baseAddress
      {
         value = "4096";
         type = "String";
      }
   }
   element performance_counter_7.control_slave
   {
      datum baseAddress
      {
         value = "4096";
         type = "String";
      }
   }
   element performance_counter_2.control_slave
   {
      datum baseAddress
      {
         value = "4096";
         type = "String";
      }
   }
   element performance_counter_5.control_slave
   {
      datum baseAddress
      {
         value = "4096";
         type = "String";
      }
   }
   element performance_counter_6.control_slave
   {
      datum baseAddress
      {
         value = "4096";
         type = "String";
      }
   }
   element cpu_0
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element cpu_1
   {
      datum _sortIndex
      {
         value = "6";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element cpu_2
   {
      datum _sortIndex
      {
         value = "11";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element cpu_3
   {
      datum _sortIndex
      {
         value = "16";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element cpu_4
   {
      datum _sortIndex
      {
         value = "21";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element cpu_5
   {
      datum _sortIndex
      {
         value = "26";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element cpu_6
   {
      datum _sortIndex
      {
         value = "31";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element cpu_7
   {
      datum _sortIndex
      {
         value = "36";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element fifo_0_to_1
   {
      datum _sortIndex
      {
         value = "47";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element fifo_0_to_2
   {
      datum _sortIndex
      {
         value = "48";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element fifo_0_to_3
   {
      datum _sortIndex
      {
         value = "49";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element fifo_0_to_4
   {
      datum _sortIndex
      {
         value = "50";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element fifo_0_to_5
   {
      datum _sortIndex
      {
         value = "51";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element fifo_0_to_6
   {
      datum _sortIndex
      {
         value = "52";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element fifo_0_to_7
   {
      datum _sortIndex
      {
         value = "53";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element fifo_1_to_0
   {
      datum _sortIndex
      {
         value = "54";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element fifo_1_to_2
   {
      datum _sortIndex
      {
         value = "55";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element fifo_1_to_3
   {
      datum _sortIndex
      {
         value = "56";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element fifo_1_to_4
   {
      datum _sortIndex
      {
         value = "57";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element fifo_1_to_5
   {
      datum _sortIndex
      {
         value = "58";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element fifo_1_to_6
   {
      datum _sortIndex
      {
         value = "59";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element fifo_1_to_7
   {
      datum _sortIndex
      {
         value = "60";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element fifo_2_to_0
   {
      datum _sortIndex
      {
         value = "61";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element fifo_2_to_1
   {
      datum _sortIndex
      {
         value = "62";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element fifo_2_to_3
   {
      datum _sortIndex
      {
         value = "63";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element fifo_2_to_4
   {
      datum _sortIndex
      {
         value = "64";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element fifo_2_to_5
   {
      datum _sortIndex
      {
         value = "65";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element fifo_2_to_6
   {
      datum _sortIndex
      {
         value = "66";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element fifo_2_to_7
   {
      datum _sortIndex
      {
         value = "67";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element fifo_3_to_0
   {
      datum _sortIndex
      {
         value = "68";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element fifo_3_to_1
   {
      datum _sortIndex
      {
         value = "69";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element fifo_3_to_2
   {
      datum _sortIndex
      {
         value = "70";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element fifo_3_to_4
   {
      datum _sortIndex
      {
         value = "71";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element fifo_3_to_5
   {
      datum _sortIndex
      {
         value = "72";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element fifo_3_to_6
   {
      datum _sortIndex
      {
         value = "73";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element fifo_3_to_7
   {
      datum _sortIndex
      {
         value = "74";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element fifo_4_to_0
   {
      datum _sortIndex
      {
         value = "75";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element fifo_4_to_1
   {
      datum _sortIndex
      {
         value = "76";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element fifo_4_to_2
   {
      datum _sortIndex
      {
         value = "77";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element fifo_4_to_3
   {
      datum _sortIndex
      {
         value = "78";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element fifo_4_to_5
   {
      datum _sortIndex
      {
         value = "79";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element fifo_4_to_6
   {
      datum _sortIndex
      {
         value = "80";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element fifo_4_to_7
   {
      datum _sortIndex
      {
         value = "81";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element fifo_5_to_0
   {
      datum _sortIndex
      {
         value = "82";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element fifo_5_to_1
   {
      datum _sortIndex
      {
         value = "83";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element fifo_5_to_2
   {
      datum _sortIndex
      {
         value = "84";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element fifo_5_to_3
   {
      datum _sortIndex
      {
         value = "85";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element fifo_5_to_4
   {
      datum _sortIndex
      {
         value = "86";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element fifo_5_to_6
   {
      datum _sortIndex
      {
         value = "87";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element fifo_5_to_7
   {
      datum _sortIndex
      {
         value = "88";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element fifo_6_to_0
   {
      datum _sortIndex
      {
         value = "89";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element fifo_6_to_1
   {
      datum _sortIndex
      {
         value = "90";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element fifo_6_to_2
   {
      datum _sortIndex
      {
         value = "91";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element fifo_6_to_3
   {
      datum _sortIndex
      {
         value = "92";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element fifo_6_to_4
   {
      datum _sortIndex
      {
         value = "93";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element fifo_6_to_5
   {
      datum _sortIndex
      {
         value = "94";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element fifo_6_to_7
   {
      datum _sortIndex
      {
         value = "95";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element fifo_7_to_0
   {
      datum _sortIndex
      {
         value = "96";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element fifo_7_to_1
   {
      datum _sortIndex
      {
         value = "97";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element fifo_7_to_2
   {
      datum _sortIndex
      {
         value = "98";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element fifo_7_to_3
   {
      datum _sortIndex
      {
         value = "99";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element fifo_7_to_4
   {
      datum _sortIndex
      {
         value = "100";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element fifo_7_to_5
   {
      datum _sortIndex
      {
         value = "101";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element fifo_7_to_6
   {
      datum _sortIndex
      {
         value = "102";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element green_leds
   {
      datum _sortIndex
      {
         value = "104";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element fifo_7_to_2.in
   {
      datum baseAddress
      {
         value = "4920";
         type = "String";
      }
   }
   element fifo_4_to_1.in
   {
      datum baseAddress
      {
         value = "4936";
         type = "String";
      }
   }
   element fifo_2_to_1.in
   {
      datum baseAddress
      {
         value = "4944";
         type = "String";
      }
   }
   element fifo_6_to_7.in
   {
      datum baseAddress
      {
         value = "4908";
         type = "String";
      }
   }
   element fifo_5_to_6.in
   {
      datum baseAddress
      {
         value = "4916";
         type = "String";
      }
   }
   element fifo_3_to_2.in
   {
      datum baseAddress
      {
         value = "4936";
         type = "String";
      }
   }
   element fifo_2_to_4.in
   {
      datum baseAddress
      {
         value = "4932";
         type = "String";
      }
   }
   element fifo_1_to_0.in
   {
      datum baseAddress
      {
         value = "4952";
         type = "String";
      }
   }
   element fifo_0_to_4.in
   {
      datum baseAddress
      {
         value = "4932";
         type = "String";
      }
   }
   element fifo_6_to_2.in
   {
      datum baseAddress
      {
         value = "4924";
         type = "String";
      }
   }
   element fifo_7_to_5.in
   {
      datum baseAddress
      {
         value = "4912";
         type = "String";
      }
   }
   element fifo_5_to_4.in
   {
      datum baseAddress
      {
         value = "4920";
         type = "String";
      }
   }
   element fifo_4_to_5.in
   {
      datum baseAddress
      {
         value = "4924";
         type = "String";
      }
   }
   element fifo_0_to_3.in
   {
      datum baseAddress
      {
         value = "4948";
         type = "String";
      }
   }
   element fifo_1_to_5.in
   {
      datum baseAddress
      {
         value = "4928";
         type = "String";
      }
   }
   element fifo_6_to_1.in
   {
      datum baseAddress
      {
         value = "4928";
         type = "String";
      }
   }
   element fifo_3_to_5.in
   {
      datum baseAddress
      {
         value = "4928";
         type = "String";
      }
   }
   element fifo_3_to_0.in
   {
      datum baseAddress
      {
         value = "4944";
         type = "String";
      }
   }
   element fifo_7_to_6.in
   {
      datum baseAddress
      {
         value = "4908";
         type = "String";
      }
   }
   element fifo_2_to_7.in
   {
      datum baseAddress
      {
         value = "4920";
         type = "String";
      }
   }
   element fifo_1_to_4.in
   {
      datum baseAddress
      {
         value = "4932";
         type = "String";
      }
   }
   element fifo_5_to_7.in
   {
      datum baseAddress
      {
         value = "4912";
         type = "String";
      }
   }
   element fifo_6_to_0.in
   {
      datum baseAddress
      {
         value = "4932";
         type = "String";
      }
   }
   element fifo_6_to_3.in
   {
      datum baseAddress
      {
         value = "4920";
         type = "String";
      }
   }
   element fifo_1_to_7.in
   {
      datum baseAddress
      {
         value = "4920";
         type = "String";
      }
   }
   element fifo_5_to_3.in
   {
      datum baseAddress
      {
         value = "4924";
         type = "String";
      }
   }
   element fifo_0_to_1.in
   {
      datum baseAddress
      {
         value = "4956";
         type = "String";
      }
   }
   element fifo_6_to_5.in
   {
      datum baseAddress
      {
         value = "4912";
         type = "String";
      }
   }
   element fifo_4_to_6.in
   {
      datum baseAddress
      {
         value = "4920";
         type = "String";
      }
   }
   element fifo_1_to_2.in
   {
      datum baseAddress
      {
         value = "4948";
         type = "String";
      }
   }
   element fifo_0_to_2.in
   {
      datum baseAddress
      {
         value = "4952";
         type = "String";
      }
   }
   element fifo_3_to_4.in
   {
      datum baseAddress
      {
         value = "4932";
         type = "String";
      }
   }
   element fifo_2_to_5.in
   {
      datum baseAddress
      {
         value = "4928";
         type = "String";
      }
   }
   element fifo_5_to_2.in
   {
      datum baseAddress
      {
         value = "4928";
         type = "String";
      }
   }
   element fifo_6_to_4.in
   {
      datum baseAddress
      {
         value = "4916";
         type = "String";
      }
   }
   element fifo_5_to_0.in
   {
      datum baseAddress
      {
         value = "4936";
         type = "String";
      }
   }
   element fifo_2_to_6.in
   {
      datum baseAddress
      {
         value = "4924";
         type = "String";
      }
   }
   element fifo_2_to_3.in
   {
      datum baseAddress
      {
         value = "4940";
         type = "String";
      }
   }
   element fifo_4_to_3.in
   {
      datum baseAddress
      {
         value = "4928";
         type = "String";
      }
   }
   element fifo_2_to_0.in
   {
      datum baseAddress
      {
         value = "4948";
         type = "String";
      }
   }
   element fifo_7_to_0.in
   {
      datum baseAddress
      {
         value = "4928";
         type = "String";
      }
   }
   element fifo_1_to_3.in
   {
      datum baseAddress
      {
         value = "4944";
         type = "String";
      }
   }
   element fifo_4_to_7.in
   {
      datum baseAddress
      {
         value = "4916";
         type = "String";
      }
   }
   element fifo_4_to_0.in
   {
      datum baseAddress
      {
         value = "4940";
         type = "String";
      }
   }
   element fifo_0_to_7.in
   {
      datum baseAddress
      {
         value = "4920";
         type = "String";
      }
   }
   element fifo_7_to_4.in
   {
      datum baseAddress
      {
         value = "4916";
         type = "String";
      }
   }
   element fifo_7_to_3.in
   {
      datum baseAddress
      {
         value = "4904";
         type = "String";
      }
   }
   element fifo_3_to_1.in
   {
      datum baseAddress
      {
         value = "4940";
         type = "String";
      }
   }
   element fifo_0_to_5.in
   {
      datum baseAddress
      {
         value = "4928";
         type = "String";
      }
   }
   element fifo_7_to_1.in
   {
      datum baseAddress
      {
         value = "4924";
         type = "String";
      }
   }
   element fifo_1_to_6.in
   {
      datum baseAddress
      {
         value = "4924";
         type = "String";
      }
   }
   element fifo_3_to_6.in
   {
      datum baseAddress
      {
         value = "4924";
         type = "String";
      }
   }
   element fifo_4_to_2.in
   {
      datum baseAddress
      {
         value = "4932";
         type = "String";
      }
   }
   element fifo_5_to_1.in
   {
      datum baseAddress
      {
         value = "4932";
         type = "String";
      }
   }
   element fifo_3_to_7.in
   {
      datum baseAddress
      {
         value = "4920";
         type = "String";
      }
   }
   element fifo_0_to_6.in
   {
      datum baseAddress
      {
         value = "4924";
         type = "String";
      }
   }
   element fifo_5_to_7.in_csr
   {
      datum baseAddress
      {
         value = "4384";
         type = "String";
      }
   }
   element fifo_7_to_3.in_csr
   {
      datum baseAddress
      {
         value = "4384";
         type = "String";
      }
   }
   element fifo_7_to_6.in_csr
   {
      datum baseAddress
      {
         value = "4288";
         type = "String";
      }
   }
   element fifo_6_to_7.in_csr
   {
      datum baseAddress
      {
         value = "4320";
         type = "String";
      }
   }
   element fifo_7_to_4.in_csr
   {
      datum baseAddress
      {
         value = "4352";
         type = "String";
      }
   }
   element fifo_4_to_2.in_csr
   {
      datum baseAddress
      {
         value = "4512";
         type = "String";
      }
   }
   element fifo_0_to_6.in_csr
   {
      datum baseAddress
      {
         value = "4448";
         type = "String";
      }
   }
   element fifo_5_to_0.in_csr
   {
      datum baseAddress
      {
         value = "4576";
         type = "String";
      }
   }
   element fifo_3_to_5.in_csr
   {
      datum baseAddress
      {
         value = "4480";
         type = "String";
      }
   }
   element fifo_1_to_7.in_csr
   {
      datum baseAddress
      {
         value = "4416";
         type = "String";
      }
   }
   element fifo_7_to_0.in_csr
   {
      datum baseAddress
      {
         value = "4480";
         type = "String";
      }
   }
   element fifo_2_to_1.in_csr
   {
      datum baseAddress
      {
         value = "4640";
         type = "String";
      }
   }
   element fifo_6_to_1.in_csr
   {
      datum baseAddress
      {
         value = "4480";
         type = "String";
      }
   }
   element fifo_5_to_3.in_csr
   {
      datum baseAddress
      {
         value = "4448";
         type = "String";
      }
   }
   element fifo_6_to_4.in_csr
   {
      datum baseAddress
      {
         value = "4384";
         type = "String";
      }
   }
   element fifo_4_to_3.in_csr
   {
      datum baseAddress
      {
         value = "4480";
         type = "String";
      }
   }
   element fifo_5_to_4.in_csr
   {
      datum baseAddress
      {
         value = "4416";
         type = "String";
      }
   }
   element fifo_5_to_1.in_csr
   {
      datum baseAddress
      {
         value = "4512";
         type = "String";
      }
   }
   element fifo_5_to_2.in_csr
   {
      datum baseAddress
      {
         value = "4480";
         type = "String";
      }
   }
   element fifo_6_to_2.in_csr
   {
      datum baseAddress
      {
         value = "4448";
         type = "String";
      }
   }
   element fifo_1_to_3.in_csr
   {
      datum baseAddress
      {
         value = "4640";
         type = "String";
      }
   }
   element fifo_4_to_0.in_csr
   {
      datum baseAddress
      {
         value = "4608";
         type = "String";
      }
   }
   element fifo_2_to_6.in_csr
   {
      datum baseAddress
      {
         value = "4448";
         type = "String";
      }
   }
   element fifo_1_to_0.in_csr
   {
      datum baseAddress
      {
         value = "4704";
         type = "String";
      }
   }
   element fifo_4_to_7.in_csr
   {
      datum baseAddress
      {
         value = "4384";
         type = "String";
      }
   }
   element fifo_2_to_4.in_csr
   {
      datum baseAddress
      {
         value = "4512";
         type = "String";
      }
   }
   element fifo_7_to_1.in_csr
   {
      datum baseAddress
      {
         value = "4448";
         type = "String";
      }
   }
   element fifo_2_to_0.in_csr
   {
      datum baseAddress
      {
         value = "4672";
         type = "String";
      }
   }
   element fifo_3_to_6.in_csr
   {
      datum baseAddress
      {
         value = "4448";
         type = "String";
      }
   }
   element fifo_1_to_5.in_csr
   {
      datum baseAddress
      {
         value = "4480";
         type = "String";
      }
   }
   element fifo_0_to_2.in_csr
   {
      datum baseAddress
      {
         value = "4704";
         type = "String";
      }
   }
   element fifo_4_to_1.in_csr
   {
      datum baseAddress
      {
         value = "4576";
         type = "String";
      }
   }
   element fifo_6_to_0.in_csr
   {
      datum baseAddress
      {
         value = "4512";
         type = "String";
      }
   }
   element fifo_6_to_3.in_csr
   {
      datum baseAddress
      {
         value = "4416";
         type = "String";
      }
   }
   element fifo_1_to_6.in_csr
   {
      datum baseAddress
      {
         value = "4448";
         type = "String";
      }
   }
   element fifo_1_to_4.in_csr
   {
      datum baseAddress
      {
         value = "4512";
         type = "String";
      }
   }
   element fifo_0_to_4.in_csr
   {
      datum baseAddress
      {
         value = "4512";
         type = "String";
      }
   }
   element fifo_5_to_6.in_csr
   {
      datum baseAddress
      {
         value = "4352";
         type = "String";
      }
   }
   element fifo_0_to_3.in_csr
   {
      datum baseAddress
      {
         value = "4672";
         type = "String";
      }
   }
   element fifo_0_to_7.in_csr
   {
      datum baseAddress
      {
         value = "4416";
         type = "String";
      }
   }
   element fifo_0_to_5.in_csr
   {
      datum baseAddress
      {
         value = "4480";
         type = "String";
      }
   }
   element fifo_2_to_7.in_csr
   {
      datum baseAddress
      {
         value = "4416";
         type = "String";
      }
   }
   element fifo_0_to_1.in_csr
   {
      datum baseAddress
      {
         value = "4736";
         type = "String";
      }
   }
   element fifo_7_to_2.in_csr
   {
      datum baseAddress
      {
         value = "4416";
         type = "String";
      }
   }
   element fifo_6_to_5.in_csr
   {
      datum baseAddress
      {
         value = "4352";
         type = "String";
      }
   }
   element fifo_3_to_0.in_csr
   {
      datum baseAddress
      {
         value = "4640";
         type = "String";
      }
   }
   element fifo_4_to_6.in_csr
   {
      datum baseAddress
      {
         value = "4416";
         type = "String";
      }
   }
   element fifo_2_to_3.in_csr
   {
      datum baseAddress
      {
         value = "4608";
         type = "String";
      }
   }
   element fifo_3_to_4.in_csr
   {
      datum baseAddress
      {
         value = "4512";
         type = "String";
      }
   }
   element fifo_3_to_7.in_csr
   {
      datum baseAddress
      {
         value = "4416";
         type = "String";
      }
   }
   element fifo_1_to_2.in_csr
   {
      datum baseAddress
      {
         value = "4672";
         type = "String";
      }
   }
   element fifo_3_to_1.in_csr
   {
      datum baseAddress
      {
         value = "4608";
         type = "String";
      }
   }
   element fifo_4_to_5.in_csr
   {
      datum baseAddress
      {
         value = "4448";
         type = "String";
      }
   }
   element fifo_2_to_5.in_csr
   {
      datum baseAddress
      {
         value = "4480";
         type = "String";
      }
   }
   element fifo_3_to_2.in_csr
   {
      datum baseAddress
      {
         value = "4576";
         type = "String";
      }
   }
   element fifo_7_to_5.in_csr
   {
      datum baseAddress
      {
         value = "4320";
         type = "String";
      }
   }
   element cpu_4.jtag_debug_module
   {
      datum baseAddress
      {
         value = "2048";
         type = "String";
      }
   }
   element cpu_5.jtag_debug_module
   {
      datum baseAddress
      {
         value = "2048";
         type = "String";
      }
   }
   element cpu_6.jtag_debug_module
   {
      datum baseAddress
      {
         value = "2048";
         type = "String";
      }
   }
   element cpu_2.jtag_debug_module
   {
      datum baseAddress
      {
         value = "2048";
         type = "String";
      }
   }
   element cpu_0.jtag_debug_module
   {
      datum baseAddress
      {
         value = "2048";
         type = "String";
      }
   }
   element cpu_3.jtag_debug_module
   {
      datum baseAddress
      {
         value = "2048";
         type = "String";
      }
   }
   element cpu_7.jtag_debug_module
   {
      datum baseAddress
      {
         value = "2048";
         type = "String";
      }
   }
   element cpu_1.jtag_debug_module
   {
      datum baseAddress
      {
         value = "2048";
         type = "String";
      }
   }
   element jtag_uart_0
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element jtag_uart_1
   {
      datum _sortIndex
      {
         value = "10";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element jtag_uart_2
   {
      datum _sortIndex
      {
         value = "15";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element jtag_uart_3
   {
      datum _sortIndex
      {
         value = "20";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element jtag_uart_4
   {
      datum _sortIndex
      {
         value = "25";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element jtag_uart_5
   {
      datum _sortIndex
      {
         value = "30";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element jtag_uart_6
   {
      datum _sortIndex
      {
         value = "35";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element jtag_uart_7
   {
      datum _sortIndex
      {
         value = "40";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element mutex_0
   {
      datum _sortIndex
      {
         value = "41";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element mutex_1
   {
      datum _sortIndex
      {
         value = "42";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element mutex_2
   {
      datum _sortIndex
      {
         value = "43";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element mutex_3
   {
      datum _sortIndex
      {
         value = "44";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element mutex_4
   {
      datum _sortIndex
      {
         value = "45";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element mutex_5
   {
      datum _sortIndex
      {
         value = "46";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element onchip_memory_0
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element onchip_memory_1
   {
      datum _sortIndex
      {
         value = "7";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element onchip_memory_2
   {
      datum _sortIndex
      {
         value = "12";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element onchip_memory_3
   {
      datum _sortIndex
      {
         value = "17";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element onchip_memory_4
   {
      datum _sortIndex
      {
         value = "22";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element onchip_memory_5
   {
      datum _sortIndex
      {
         value = "27";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element onchip_memory_6
   {
      datum _sortIndex
      {
         value = "32";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element onchip_memory_7
   {
      datum _sortIndex
      {
         value = "37";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element onchip_shared
   {
      datum _sortIndex
      {
         value = "106";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element fifo_5_to_4.out
   {
      datum baseAddress
      {
         value = "4912";
         type = "String";
      }
   }
   element fifo_0_to_6.out
   {
      datum baseAddress
      {
         value = "4956";
         type = "String";
      }
   }
   element fifo_3_to_1.out
   {
      datum baseAddress
      {
         value = "4936";
         type = "String";
      }
   }
   element fifo_2_to_7.out
   {
      datum baseAddress
      {
         value = "4948";
         type = "String";
      }
   }
   element fifo_2_to_1.out
   {
      datum baseAddress
      {
         value = "4940";
         type = "String";
      }
   }
   element fifo_3_to_5.out
   {
      datum baseAddress
      {
         value = "4944";
         type = "String";
      }
   }
   element fifo_5_to_6.out
   {
      datum baseAddress
      {
         value = "4936";
         type = "String";
      }
   }
   element fifo_1_to_2.out
   {
      datum baseAddress
      {
         value = "4952";
         type = "String";
      }
   }
   element fifo_0_to_3.out
   {
      datum baseAddress
      {
         value = "4956";
         type = "String";
      }
   }
   element fifo_2_to_3.out
   {
      datum baseAddress
      {
         value = "4948";
         type = "String";
      }
   }
   element fifo_4_to_3.out
   {
      datum baseAddress
      {
         value = "4916";
         type = "String";
      }
   }
   element fifo_4_to_7.out
   {
      datum baseAddress
      {
         value = "4940";
         type = "String";
      }
   }
   element fifo_0_to_5.out
   {
      datum baseAddress
      {
         value = "4956";
         type = "String";
      }
   }
   element fifo_5_to_7.out
   {
      datum baseAddress
      {
         value = "4936";
         type = "String";
      }
   }
   element fifo_0_to_4.out
   {
      datum baseAddress
      {
         value = "4956";
         type = "String";
      }
   }
   element fifo_2_to_5.out
   {
      datum baseAddress
      {
         value = "4948";
         type = "String";
      }
   }
   element fifo_6_to_5.out
   {
      datum baseAddress
      {
         value = "4908";
         type = "String";
      }
   }
   element fifo_2_to_4.out
   {
      datum baseAddress
      {
         value = "4948";
         type = "String";
      }
   }
   element fifo_4_to_5.out
   {
      datum baseAddress
      {
         value = "4940";
         type = "String";
      }
   }
   element fifo_4_to_0.out
   {
      datum baseAddress
      {
         value = "4916";
         type = "String";
      }
   }
   element fifo_3_to_7.out
   {
      datum baseAddress
      {
         value = "4944";
         type = "String";
      }
   }
   element fifo_3_to_6.out
   {
      datum baseAddress
      {
         value = "4944";
         type = "String";
      }
   }
   element fifo_1_to_6.out
   {
      datum baseAddress
      {
         value = "4952";
         type = "String";
      }
   }
   element fifo_4_to_2.out
   {
      datum baseAddress
      {
         value = "4916";
         type = "String";
      }
   }
   element fifo_7_to_3.out
   {
      datum baseAddress
      {
         value = "4904";
         type = "String";
      }
   }
   element fifo_3_to_2.out
   {
      datum baseAddress
      {
         value = "4936";
         type = "String";
      }
   }
   element fifo_7_to_5.out
   {
      datum baseAddress
      {
         value = "4904";
         type = "String";
      }
   }
   element fifo_5_to_0.out
   {
      datum baseAddress
      {
         value = "4912";
         type = "String";
      }
   }
   element fifo_1_to_5.out
   {
      datum baseAddress
      {
         value = "4952";
         type = "String";
      }
   }
   element fifo_7_to_2.out
   {
      datum baseAddress
      {
         value = "4904";
         type = "String";
      }
   }
   element fifo_6_to_2.out
   {
      datum baseAddress
      {
         value = "4908";
         type = "String";
      }
   }
   element fifo_1_to_0.out
   {
      datum baseAddress
      {
         value = "4944";
         type = "String";
      }
   }
   element fifo_7_to_1.out
   {
      datum baseAddress
      {
         value = "4904";
         type = "String";
      }
   }
   element fifo_4_to_1.out
   {
      datum baseAddress
      {
         value = "4916";
         type = "String";
      }
   }
   element fifo_3_to_4.out
   {
      datum baseAddress
      {
         value = "4944";
         type = "String";
      }
   }
   element fifo_6_to_0.out
   {
      datum baseAddress
      {
         value = "4908";
         type = "String";
      }
   }
   element fifo_1_to_4.out
   {
      datum baseAddress
      {
         value = "4952";
         type = "String";
      }
   }
   element fifo_0_to_7.out
   {
      datum baseAddress
      {
         value = "4956";
         type = "String";
      }
   }
   element fifo_7_to_4.out
   {
      datum baseAddress
      {
         value = "4904";
         type = "String";
      }
   }
   element fifo_6_to_1.out
   {
      datum baseAddress
      {
         value = "4908";
         type = "String";
      }
   }
   element fifo_6_to_3.out
   {
      datum baseAddress
      {
         value = "4908";
         type = "String";
      }
   }
   element fifo_7_to_0.out
   {
      datum baseAddress
      {
         value = "4904";
         type = "String";
      }
   }
   element fifo_4_to_6.out
   {
      datum baseAddress
      {
         value = "4940";
         type = "String";
      }
   }
   element fifo_5_to_2.out
   {
      datum baseAddress
      {
         value = "4912";
         type = "String";
      }
   }
   element fifo_1_to_3.out
   {
      datum baseAddress
      {
         value = "4952";
         type = "String";
      }
   }
   element fifo_1_to_7.out
   {
      datum baseAddress
      {
         value = "4952";
         type = "String";
      }
   }
   element fifo_6_to_7.out
   {
      datum baseAddress
      {
         value = "4932";
         type = "String";
      }
   }
   element fifo_6_to_4.out
   {
      datum baseAddress
      {
         value = "4908";
         type = "String";
      }
   }
   element fifo_2_to_0.out
   {
      datum baseAddress
      {
         value = "4940";
         type = "String";
      }
   }
   element fifo_7_to_6.out
   {
      datum baseAddress
      {
         value = "4904";
         type = "String";
      }
   }
   element fifo_0_to_2.out
   {
      datum baseAddress
      {
         value = "4956";
         type = "String";
      }
   }
   element fifo_5_to_1.out
   {
      datum baseAddress
      {
         value = "4912";
         type = "String";
      }
   }
   element fifo_5_to_3.out
   {
      datum baseAddress
      {
         value = "4912";
         type = "String";
      }
   }
   element fifo_3_to_0.out
   {
      datum baseAddress
      {
         value = "4936";
         type = "String";
      }
   }
   element fifo_2_to_6.out
   {
      datum baseAddress
      {
         value = "4948";
         type = "String";
      }
   }
   element fifo_0_to_1.out
   {
      datum baseAddress
      {
         value = "4956";
         type = "String";
      }
   }
   element fifo_2_to_0.out_csr
   {
      datum baseAddress
      {
         value = "4608";
         type = "String";
      }
   }
   element fifo_7_to_4.out_csr
   {
      datum baseAddress
      {
         value = "4288";
         type = "String";
      }
   }
   element fifo_3_to_4.out_csr
   {
      datum baseAddress
      {
         value = "4640";
         type = "String";
      }
   }
   element fifo_7_to_1.out_csr
   {
      datum baseAddress
      {
         value = "4288";
         type = "String";
      }
   }
   element fifo_7_to_3.out_csr
   {
      datum baseAddress
      {
         value = "4288";
         type = "String";
      }
   }
   element fifo_6_to_1.out_csr
   {
      datum baseAddress
      {
         value = "4320";
         type = "String";
      }
   }
   element fifo_2_to_1.out_csr
   {
      datum baseAddress
      {
         value = "4608";
         type = "String";
      }
   }
   element fifo_5_to_3.out_csr
   {
      datum baseAddress
      {
         value = "4352";
         type = "String";
      }
   }
   element fifo_6_to_5.out_csr
   {
      datum baseAddress
      {
         value = "4320";
         type = "String";
      }
   }
   element fifo_1_to_4.out_csr
   {
      datum baseAddress
      {
         value = "4704";
         type = "String";
      }
   }
   element fifo_0_to_4.out_csr
   {
      datum baseAddress
      {
         value = "4736";
         type = "String";
      }
   }
   element fifo_5_to_2.out_csr
   {
      datum baseAddress
      {
         value = "4352";
         type = "String";
      }
   }
   element fifo_6_to_4.out_csr
   {
      datum baseAddress
      {
         value = "4320";
         type = "String";
      }
   }
   element fifo_4_to_7.out_csr
   {
      datum baseAddress
      {
         value = "4608";
         type = "String";
      }
   }
   element fifo_1_to_7.out_csr
   {
      datum baseAddress
      {
         value = "4704";
         type = "String";
      }
   }
   element fifo_3_to_1.out_csr
   {
      datum baseAddress
      {
         value = "4576";
         type = "String";
      }
   }
   element fifo_2_to_4.out_csr
   {
      datum baseAddress
      {
         value = "4672";
         type = "String";
      }
   }
   element fifo_7_to_6.out_csr
   {
      datum baseAddress
      {
         value = "4288";
         type = "String";
      }
   }
   element fifo_3_to_0.out_csr
   {
      datum baseAddress
      {
         value = "4576";
         type = "String";
      }
   }
   element fifo_2_to_6.out_csr
   {
      datum baseAddress
      {
         value = "4672";
         type = "String";
      }
   }
   element fifo_5_to_7.out_csr
   {
      datum baseAddress
      {
         value = "4576";
         type = "String";
      }
   }
   element fifo_3_to_2.out_csr
   {
      datum baseAddress
      {
         value = "4576";
         type = "String";
      }
   }
   element fifo_3_to_5.out_csr
   {
      datum baseAddress
      {
         value = "4640";
         type = "String";
      }
   }
   element fifo_5_to_6.out_csr
   {
      datum baseAddress
      {
         value = "4576";
         type = "String";
      }
   }
   element fifo_2_to_5.out_csr
   {
      datum baseAddress
      {
         value = "4672";
         type = "String";
      }
   }
   element fifo_0_to_5.out_csr
   {
      datum baseAddress
      {
         value = "4736";
         type = "String";
      }
   }
   element fifo_0_to_1.out_csr
   {
      datum baseAddress
      {
         value = "4736";
         type = "String";
      }
   }
   element fifo_4_to_0.out_csr
   {
      datum baseAddress
      {
         value = "4384";
         type = "String";
      }
   }
   element fifo_6_to_3.out_csr
   {
      datum baseAddress
      {
         value = "4320";
         type = "String";
      }
   }
   element fifo_0_to_7.out_csr
   {
      datum baseAddress
      {
         value = "4736";
         type = "String";
      }
   }
   element fifo_0_to_2.out_csr
   {
      datum baseAddress
      {
         value = "4736";
         type = "String";
      }
   }
   element fifo_5_to_0.out_csr
   {
      datum baseAddress
      {
         value = "4352";
         type = "String";
      }
   }
   element fifo_1_to_6.out_csr
   {
      datum baseAddress
      {
         value = "4704";
         type = "String";
      }
   }
   element fifo_0_to_3.out_csr
   {
      datum baseAddress
      {
         value = "4736";
         type = "String";
      }
   }
   element fifo_7_to_0.out_csr
   {
      datum baseAddress
      {
         value = "4288";
         type = "String";
      }
   }
   element fifo_4_to_1.out_csr
   {
      datum baseAddress
      {
         value = "4384";
         type = "String";
      }
   }
   element fifo_0_to_6.out_csr
   {
      datum baseAddress
      {
         value = "4736";
         type = "String";
      }
   }
   element fifo_7_to_2.out_csr
   {
      datum baseAddress
      {
         value = "4288";
         type = "String";
      }
   }
   element fifo_5_to_1.out_csr
   {
      datum baseAddress
      {
         value = "4352";
         type = "String";
      }
   }
   element fifo_6_to_7.out_csr
   {
      datum baseAddress
      {
         value = "4512";
         type = "String";
      }
   }
   element fifo_1_to_0.out_csr
   {
      datum baseAddress
      {
         value = "4640";
         type = "String";
      }
   }
   element fifo_4_to_2.out_csr
   {
      datum baseAddress
      {
         value = "4384";
         type = "String";
      }
   }
   element fifo_4_to_5.out_csr
   {
      datum baseAddress
      {
         value = "4608";
         type = "String";
      }
   }
   element fifo_6_to_2.out_csr
   {
      datum baseAddress
      {
         value = "4320";
         type = "String";
      }
   }
   element fifo_6_to_0.out_csr
   {
      datum baseAddress
      {
         value = "4320";
         type = "String";
      }
   }
   element fifo_1_to_3.out_csr
   {
      datum baseAddress
      {
         value = "4704";
         type = "String";
      }
   }
   element fifo_5_to_4.out_csr
   {
      datum baseAddress
      {
         value = "4352";
         type = "String";
      }
   }
   element fifo_1_to_5.out_csr
   {
      datum baseAddress
      {
         value = "4704";
         type = "String";
      }
   }
   element fifo_3_to_7.out_csr
   {
      datum baseAddress
      {
         value = "4640";
         type = "String";
      }
   }
   element fifo_4_to_3.out_csr
   {
      datum baseAddress
      {
         value = "4384";
         type = "String";
      }
   }
   element fifo_3_to_6.out_csr
   {
      datum baseAddress
      {
         value = "4640";
         type = "String";
      }
   }
   element fifo_7_to_5.out_csr
   {
      datum baseAddress
      {
         value = "4288";
         type = "String";
      }
   }
   element fifo_2_to_3.out_csr
   {
      datum baseAddress
      {
         value = "4672";
         type = "String";
      }
   }
   element fifo_4_to_6.out_csr
   {
      datum baseAddress
      {
         value = "4608";
         type = "String";
      }
   }
   element fifo_2_to_7.out_csr
   {
      datum baseAddress
      {
         value = "4672";
         type = "String";
      }
   }
   element fifo_1_to_2.out_csr
   {
      datum baseAddress
      {
         value = "4704";
         type = "String";
      }
   }
   element performance_counter
   {
      datum _sortIndex
      {
         value = "107";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element performance_counter_0
   {
      datum _sortIndex
      {
         value = "110";
         type = "int";
      }
   }
   element performance_counter_1
   {
      datum _sortIndex
      {
         value = "111";
         type = "int";
      }
   }
   element performance_counter_2
   {
      datum _sortIndex
      {
         value = "112";
         type = "int";
      }
   }
   element performance_counter_3
   {
      datum _sortIndex
      {
         value = "113";
         type = "int";
      }
   }
   element performance_counter_4
   {
      datum _sortIndex
      {
         value = "114";
         type = "int";
      }
   }
   element performance_counter_5
   {
      datum _sortIndex
      {
         value = "115";
         type = "int";
      }
   }
   element performance_counter_6
   {
      datum _sortIndex
      {
         value = "116";
         type = "int";
      }
   }
   element performance_counter_7
   {
      datum _sortIndex
      {
         value = "117";
         type = "int";
      }
   }
   element red_leds
   {
      datum _sortIndex
      {
         value = "103";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element timer_4_0.s1
   {
      datum baseAddress
      {
         value = "4768";
         type = "String";
      }
   }
   element timer_6_0.s1
   {
      datum baseAddress
      {
         value = "4768";
         type = "String";
      }
   }
   element onchip_memory_3.s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "65536";
         type = "String";
      }
   }
   element timer_7_1.s1
   {
      datum baseAddress
      {
         value = "4256";
         type = "String";
      }
   }
   element timer_5_0.s1
   {
      datum baseAddress
      {
         value = "4768";
         type = "String";
      }
   }
   element timer_7_0.s1
   {
      datum baseAddress
      {
         value = "4768";
         type = "String";
      }
   }
   element timer_1_1.s1
   {
      datum baseAddress
      {
         value = "4256";
         type = "String";
      }
   }
   element timer_3_1.s1
   {
      datum baseAddress
      {
         value = "4256";
         type = "String";
      }
   }
   element timer_2_1.s1
   {
      datum baseAddress
      {
         value = "4256";
         type = "String";
      }
   }
   element onchip_memory_4.s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "65536";
         type = "String";
      }
   }
   element timer_0_1.s1
   {
      datum baseAddress
      {
         value = "4256";
         type = "String";
      }
   }
   element onchip_memory_7.s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "65536";
         type = "String";
      }
   }
   element onchip_memory_2.s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "65536";
         type = "String";
      }
   }
   element timer_6_1.s1
   {
      datum baseAddress
      {
         value = "4256";
         type = "String";
      }
   }
   element timer_shared_0.s1
   {
      datum baseAddress
      {
         value = "4544";
         type = "String";
      }
   }
   element timer_2_0.s1
   {
      datum baseAddress
      {
         value = "4768";
         type = "String";
      }
   }
   element onchip_memory_1.s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "65536";
         type = "String";
      }
   }
   element mutex_1.s1
   {
      datum baseAddress
      {
         value = "4880";
         type = "String";
      }
   }
   element onchip_memory_6.s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "65536";
         type = "String";
      }
   }
   element mutex_4.s1
   {
      datum baseAddress
      {
         value = "4856";
         type = "String";
      }
   }
   element timer_shared_1.s1
   {
      datum baseAddress
      {
         value = "4224";
         type = "String";
      }
   }
   element timer_5_1.s1
   {
      datum baseAddress
      {
         value = "4256";
         type = "String";
      }
   }
   element onchip_memory_5.s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "65536";
         type = "String";
      }
   }
   element mutex_2.s1
   {
      datum baseAddress
      {
         value = "4872";
         type = "String";
      }
   }
   element timer_1_0.s1
   {
      datum baseAddress
      {
         value = "4768";
         type = "String";
      }
   }
   element mutex_5.s1
   {
      datum baseAddress
      {
         value = "4848";
         type = "String";
      }
   }
   element red_leds.s1
   {
      datum baseAddress
      {
         value = "4832";
         type = "String";
      }
   }
   element onchip_shared.s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "131072";
         type = "String";
      }
   }
   element timer_4_1.s1
   {
      datum baseAddress
      {
         value = "4256";
         type = "String";
      }
   }
   element mutex_0.s1
   {
      datum baseAddress
      {
         value = "4888";
         type = "String";
      }
   }
   element switches.s1
   {
      datum baseAddress
      {
         value = "4800";
         type = "String";
      }
   }
   element timer_3_0.s1
   {
      datum baseAddress
      {
         value = "4768";
         type = "String";
      }
   }
   element mutex_3.s1
   {
      datum baseAddress
      {
         value = "4864";
         type = "String";
      }
   }
   element green_leds.s1
   {
      datum baseAddress
      {
         value = "4816";
         type = "String";
      }
   }
   element onchip_memory_0.s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "65536";
         type = "String";
      }
   }
   element timer_0_0.s1
   {
      datum baseAddress
      {
         value = "4768";
         type = "String";
      }
   }
   element switches
   {
      datum _sortIndex
      {
         value = "105";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element timer_0_0
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element timer_0_1
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
   }
   element timer_1_0
   {
      datum _sortIndex
      {
         value = "8";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element timer_1_1
   {
      datum _sortIndex
      {
         value = "9";
         type = "int";
      }
   }
   element timer_2_0
   {
      datum _sortIndex
      {
         value = "13";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element timer_2_1
   {
      datum _sortIndex
      {
         value = "14";
         type = "int";
      }
   }
   element timer_3_0
   {
      datum _sortIndex
      {
         value = "18";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element timer_3_1
   {
      datum _sortIndex
      {
         value = "19";
         type = "int";
      }
   }
   element timer_4_0
   {
      datum _sortIndex
      {
         value = "23";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element timer_4_1
   {
      datum _sortIndex
      {
         value = "24";
         type = "int";
      }
   }
   element timer_5_0
   {
      datum _sortIndex
      {
         value = "28";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element timer_5_1
   {
      datum _sortIndex
      {
         value = "29";
         type = "int";
      }
   }
   element timer_6_0
   {
      datum _sortIndex
      {
         value = "33";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element timer_6_1
   {
      datum _sortIndex
      {
         value = "34";
         type = "int";
      }
   }
   element timer_7_0
   {
      datum _sortIndex
      {
         value = "38";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element timer_7_1
   {
      datum _sortIndex
      {
         value = "39";
         type = "int";
      }
   }
   element timer_shared_0
   {
      datum _sortIndex
      {
         value = "108";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element timer_shared_1
   {
      datum _sortIndex
      {
         value = "109";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="EP4CE115F29C7" />
 <parameter name="deviceFamily" value="Cyclone IV E" />
 <parameter name="deviceSpeedGrade" value="7" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="Core2.qpf" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="1" />
 <parameter name="timeStamp" value="1620853437748" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface name="clk" internal="clk.clk_in" type="clock" dir="end" />
 <interface
   name="red_leds_external_connection"
   internal="red_leds.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="green_leds_external_connection"
   internal="green_leds.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="switches_external_connection"
   internal="switches.external_connection"
   type="conduit"
   dir="end" />
 <interface name="reset" internal="clk.clk_in_reset" type="reset" dir="end" />
 <module kind="clock_source" version="13.0" enabled="1" name="clk">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module kind="altera_nios2_qsys" version="13.0" enabled="1" name="cpu_0">
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="setting_preciseSlaveAccessErrorException" value="false" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="setting_preciseDivisionErrorException" value="false" />
  <parameter name="setting_performanceCounter" value="false" />
  <parameter name="setting_illegalMemAccessDetection" value="false" />
  <parameter name="setting_illegalInstructionsTrap" value="false" />
  <parameter name="setting_fullWaveformSignals" value="false" />
  <parameter name="setting_extraExceptionInfo" value="false" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_debugSimGen" value="false" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="setting_bhtIndexPcOnly" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_allowFullAddressRange" value="false" />
  <parameter name="setting_activateTrace" value="true" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="setting_activateModelChecker" value="false" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="muldiv_divider" value="false" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="manuallyAssignCpuID" value="true" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_embeddedPLL" value="true" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="dcache_omitDataMaster" value="false" />
  <parameter name="cpuReset" value="false" />
  <parameter name="is_hardcopy_compatible" value="false" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="resetOffset" value="0" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="cpuID" value="1" />
  <parameter name="cpuID_stored" value="1" />
  <parameter name="breakOffset" value="32" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="resetSlave" value="onchip_memory_0.s1" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="exceptionSlave" value="onchip_memory_0.s1" />
  <parameter name="breakSlave">cpu_0.jtag_debug_module</parameter>
  <parameter name="setting_perfCounterWidth" value="32" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="setting_branchPredictionType" value="Automatic" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="muldiv_multiplierType" value="EmbeddedMulFast" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="impl" value="Tiny" />
  <parameter name="icache_size" value="4096" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="icache_burstType" value="None" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="debug_level" value="Level1" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dcache_size" value="2048" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="dcache_lineSize" value="32" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="instAddrWidth" value="18" />
  <parameter name="dataAddrWidth" value="18" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="instSlaveMapParam"><![CDATA[<address-map><slave name='cpu_0.jtag_debug_module' start='0x800' end='0x1000' /><slave name='onchip_memory_0.s1' start='0x10000' end='0x18000' /><slave name='onchip_shared.s1' start='0x20000' end='0x30000' /></address-map>]]></parameter>
  <parameter name="dataSlaveMapParam"><![CDATA[<address-map><slave name='cpu_0.jtag_debug_module' start='0x800' end='0x1000' /><slave name='performance_counter_0.control_slave' start='0x1000' end='0x1080' /><slave name='timer_shared_1.s1' start='0x1080' end='0x10A0' /><slave name='timer_0_1.s1' start='0x10A0' end='0x10C0' /><slave name='timer_shared_0.s1' start='0x11C0' end='0x11E0' /><slave name='fifo_1_to_0.out_csr' start='0x1220' end='0x1240' /><slave name='fifo_0_to_1.in_csr' start='0x1280' end='0x12A0' /><slave name='timer_0_0.s1' start='0x12A0' end='0x12C0' /><slave name='switches.s1' start='0x12C0' end='0x12D0' /><slave name='green_leds.s1' start='0x12D0' end='0x12E0' /><slave name='red_leds.s1' start='0x12E0' end='0x12F0' /><slave name='mutex_5.s1' start='0x12F0' end='0x12F8' /><slave name='mutex_4.s1' start='0x12F8' end='0x1300' /><slave name='mutex_3.s1' start='0x1300' end='0x1308' /><slave name='mutex_2.s1' start='0x1308' end='0x1310' /><slave name='mutex_1.s1' start='0x1310' end='0x1318' /><slave name='mutex_0.s1' start='0x1318' end='0x1320' /><slave name='jtag_uart_0.avalon_jtag_slave' start='0x1320' end='0x1328' /><slave name='fifo_1_to_0.out' start='0x1350' end='0x1354' /><slave name='fifo_0_to_1.in' start='0x135C' end='0x1360' /><slave name='onchip_memory_0.s1' start='0x10000' end='0x18000' /><slave name='onchip_shared.s1' start='0x20000' end='0x30000' /></address-map>]]></parameter>
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="deviceFamilyName" value="Cyclone IV E" />
  <parameter name="internalIrqMaskSystemInfo" value="65551" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="deviceFeaturesSystemInfo">ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1</parameter>
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
 </module>
 <module kind="altera_nios2_qsys" version="13.0" enabled="1" name="cpu_1">
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="setting_preciseSlaveAccessErrorException" value="false" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="setting_preciseDivisionErrorException" value="false" />
  <parameter name="setting_performanceCounter" value="false" />
  <parameter name="setting_illegalMemAccessDetection" value="false" />
  <parameter name="setting_illegalInstructionsTrap" value="false" />
  <parameter name="setting_fullWaveformSignals" value="false" />
  <parameter name="setting_extraExceptionInfo" value="false" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_debugSimGen" value="false" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="setting_bhtIndexPcOnly" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_allowFullAddressRange" value="false" />
  <parameter name="setting_activateTrace" value="true" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="setting_activateModelChecker" value="false" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="muldiv_divider" value="false" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="manuallyAssignCpuID" value="true" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_embeddedPLL" value="true" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="dcache_omitDataMaster" value="false" />
  <parameter name="cpuReset" value="false" />
  <parameter name="is_hardcopy_compatible" value="false" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="resetOffset" value="0" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="cpuID" value="2" />
  <parameter name="cpuID_stored" value="2" />
  <parameter name="breakOffset" value="32" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="resetSlave" value="onchip_memory_1.s1" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="exceptionSlave" value="onchip_memory_1.s1" />
  <parameter name="breakSlave">cpu_1.jtag_debug_module</parameter>
  <parameter name="setting_perfCounterWidth" value="32" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="setting_branchPredictionType" value="Automatic" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="muldiv_multiplierType" value="EmbeddedMulFast" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="impl" value="Tiny" />
  <parameter name="icache_size" value="4096" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="icache_burstType" value="None" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="debug_level" value="Level1" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dcache_size" value="2048" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="dcache_lineSize" value="32" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="instAddrWidth" value="18" />
  <parameter name="dataAddrWidth" value="18" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="instSlaveMapParam"><![CDATA[<address-map><slave name='cpu_1.jtag_debug_module' start='0x800' end='0x1000' /><slave name='onchip_memory_1.s1' start='0x10000' end='0x18000' /><slave name='onchip_shared.s1' start='0x20000' end='0x30000' /></address-map>]]></parameter>
  <parameter name="dataSlaveMapParam"><![CDATA[<address-map><slave name='cpu_1.jtag_debug_module' start='0x800' end='0x1000' /><slave name='performance_counter_1.control_slave' start='0x1000' end='0x1080' /><slave name='timer_shared_1.s1' start='0x1080' end='0x10A0' /><slave name='timer_1_1.s1' start='0x10A0' end='0x10C0' /><slave name='timer_shared_0.s1' start='0x11C0' end='0x11E0' /><slave name='fifo_1_to_0.in_csr' start='0x1260' end='0x1280' /><slave name='fifo_0_to_1.out_csr' start='0x1280' end='0x12A0' /><slave name='timer_1_0.s1' start='0x12A0' end='0x12C0' /><slave name='switches.s1' start='0x12C0' end='0x12D0' /><slave name='green_leds.s1' start='0x12D0' end='0x12E0' /><slave name='red_leds.s1' start='0x12E0' end='0x12F0' /><slave name='mutex_5.s1' start='0x12F0' end='0x12F8' /><slave name='mutex_4.s1' start='0x12F8' end='0x1300' /><slave name='mutex_3.s1' start='0x1300' end='0x1308' /><slave name='mutex_2.s1' start='0x1308' end='0x1310' /><slave name='mutex_1.s1' start='0x1310' end='0x1318' /><slave name='mutex_0.s1' start='0x1318' end='0x1320' /><slave name='jtag_uart_1.avalon_jtag_slave' start='0x1320' end='0x1328' /><slave name='fifo_1_to_0.in' start='0x1358' end='0x135C' /><slave name='fifo_0_to_1.out' start='0x135C' end='0x1360' /><slave name='onchip_memory_1.s1' start='0x10000' end='0x18000' /><slave name='onchip_shared.s1' start='0x20000' end='0x30000' /></address-map>]]></parameter>
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="deviceFamilyName" value="Cyclone IV E" />
  <parameter name="internalIrqMaskSystemInfo" value="65551" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="deviceFeaturesSystemInfo">ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1</parameter>
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
 </module>
 <module
   kind="altera_avalon_onchip_memory2"
   version="13.0.1.99.2"
   enabled="1"
   name="onchip_memory_0">
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="dataWidth" value="32" />
  <parameter name="dualPort" value="false" />
  <parameter name="initMemContent" value="true" />
  <parameter name="initializationFileName" value="onchip_mem.hex" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="32768" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="autoInitializationFileName">$${FILENAME}_onchip_memory_0</parameter>
  <parameter name="deviceFamily" value="Cyclone IV E" />
  <parameter name="deviceFeatures">ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1</parameter>
 </module>
 <module
   kind="altera_avalon_onchip_memory2"
   version="13.0.1.99.2"
   enabled="1"
   name="onchip_memory_1">
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="dataWidth" value="32" />
  <parameter name="dualPort" value="false" />
  <parameter name="initMemContent" value="true" />
  <parameter name="initializationFileName" value="onchip_mem.hex" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="32768" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="autoInitializationFileName">$${FILENAME}_onchip_memory_1</parameter>
  <parameter name="deviceFamily" value="Cyclone IV E" />
  <parameter name="deviceFeatures">ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1</parameter>
 </module>
 <module
   kind="altera_avalon_timer"
   version="13.0.1.99.2"
   enabled="1"
   name="timer_0_0">
  <parameter name="alwaysRun" value="false" />
  <parameter name="counterSize" value="32" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="period" value="1" />
  <parameter name="periodUnits" value="MSEC" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="systemFrequency" value="50000000" />
 </module>
 <module
   kind="altera_avalon_timer"
   version="13.0.1.99.2"
   enabled="1"
   name="timer_1_0">
  <parameter name="alwaysRun" value="false" />
  <parameter name="counterSize" value="32" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="period" value="1" />
  <parameter name="periodUnits" value="MSEC" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="systemFrequency" value="50000000" />
 </module>
 <module
   kind="altera_avalon_jtag_uart"
   version="13.0.1.99.2"
   enabled="1"
   name="jtag_uart_0">
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="readBufferDepth" value="64" />
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="simInteractiveOptions">NO_INTERACTIVE_WINDOWS</parameter>
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="writeBufferDepth" value="64" />
  <parameter name="writeIRQThreshold" value="8" />
  <parameter name="avalonSpec" value="2.0" />
 </module>
 <module
   kind="altera_avalon_jtag_uart"
   version="13.0.1.99.2"
   enabled="1"
   name="jtag_uart_1">
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="readBufferDepth" value="64" />
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="simInteractiveOptions">NO_INTERACTIVE_WINDOWS</parameter>
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="writeBufferDepth" value="64" />
  <parameter name="writeIRQThreshold" value="8" />
  <parameter name="avalonSpec" value="2.0" />
 </module>
 <module
   kind="altera_avalon_mutex"
   version="13.0.1.99.2"
   enabled="1"
   name="mutex_0">
  <parameter name="initialValue" value="0" />
  <parameter name="initialOwner" value="0" />
 </module>
 <module
   kind="altera_avalon_onchip_memory2"
   version="13.0.1.99.2"
   enabled="1"
   name="onchip_shared">
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="dataWidth" value="32" />
  <parameter name="dualPort" value="false" />
  <parameter name="initMemContent" value="true" />
  <parameter name="initializationFileName" value="onchip_mem.hex" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="65536" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="autoInitializationFileName">$${FILENAME}_onchip_shared</parameter>
  <parameter name="deviceFamily" value="Cyclone IV E" />
  <parameter name="deviceFeatures">ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1</parameter>
 </module>
 <module
   kind="altera_avalon_performance_counter"
   version="13.0.1.99.2"
   enabled="0"
   name="performance_counter">
  <parameter name="numberOfSections" value="7" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="red_leds">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="18" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="green_leds">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="8" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="switches">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="18" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module
   kind="altera_avalon_fifo"
   version="13.0.1.99.2"
   enabled="1"
   name="fifo_0_to_1">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="8" />
  <parameter name="errorWidth" value="8" />
  <parameter name="fifoDepth" value="16" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONMM_WRITE" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="true" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="true" />
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
 </module>
 <module
   kind="altera_avalon_fifo"
   version="13.0.1.99.2"
   enabled="0"
   name="fifo_0_to_2">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="8" />
  <parameter name="errorWidth" value="8" />
  <parameter name="fifoDepth" value="16" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONMM_WRITE" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="true" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="true" />
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
 </module>
 <module
   kind="altera_avalon_fifo"
   version="13.0.1.99.2"
   enabled="0"
   name="fifo_0_to_3">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="8" />
  <parameter name="errorWidth" value="8" />
  <parameter name="fifoDepth" value="16" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONMM_WRITE" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="true" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="true" />
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
 </module>
 <module
   kind="altera_avalon_fifo"
   version="13.0.1.99.2"
   enabled="1"
   name="fifo_1_to_0">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="8" />
  <parameter name="errorWidth" value="8" />
  <parameter name="fifoDepth" value="16" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONMM_WRITE" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="true" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="true" />
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
 </module>
 <module
   kind="altera_avalon_fifo"
   version="13.0.1.99.2"
   enabled="0"
   name="fifo_1_to_2">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="8" />
  <parameter name="errorWidth" value="8" />
  <parameter name="fifoDepth" value="16" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONMM_WRITE" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="true" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="true" />
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
 </module>
 <module
   kind="altera_avalon_fifo"
   version="13.0.1.99.2"
   enabled="0"
   name="fifo_1_to_3">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="8" />
  <parameter name="errorWidth" value="8" />
  <parameter name="fifoDepth" value="16" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONMM_WRITE" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="true" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="true" />
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
 </module>
 <module
   kind="altera_avalon_fifo"
   version="13.0.1.99.2"
   enabled="0"
   name="fifo_2_to_0">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="8" />
  <parameter name="errorWidth" value="8" />
  <parameter name="fifoDepth" value="16" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONMM_WRITE" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="true" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="true" />
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
 </module>
 <module
   kind="altera_avalon_fifo"
   version="13.0.1.99.2"
   enabled="0"
   name="fifo_2_to_1">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="8" />
  <parameter name="errorWidth" value="8" />
  <parameter name="fifoDepth" value="16" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONMM_WRITE" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="true" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="true" />
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
 </module>
 <module
   kind="altera_avalon_fifo"
   version="13.0.1.99.2"
   enabled="0"
   name="fifo_2_to_3">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="8" />
  <parameter name="errorWidth" value="8" />
  <parameter name="fifoDepth" value="16" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONMM_WRITE" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="true" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="true" />
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
 </module>
 <module
   kind="altera_avalon_fifo"
   version="13.0.1.99.2"
   enabled="0"
   name="fifo_3_to_0">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="8" />
  <parameter name="errorWidth" value="8" />
  <parameter name="fifoDepth" value="16" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONMM_WRITE" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="true" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="true" />
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
 </module>
 <module
   kind="altera_avalon_fifo"
   version="13.0.1.99.2"
   enabled="0"
   name="fifo_3_to_1">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="8" />
  <parameter name="errorWidth" value="8" />
  <parameter name="fifoDepth" value="16" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONMM_WRITE" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="true" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="true" />
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
 </module>
 <module
   kind="altera_avalon_fifo"
   version="13.0.1.99.2"
   enabled="0"
   name="fifo_3_to_2">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="8" />
  <parameter name="errorWidth" value="8" />
  <parameter name="fifoDepth" value="16" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONMM_WRITE" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="true" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="true" />
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
 </module>
 <module
   kind="altera_avalon_mutex"
   version="13.0.1.99.2"
   enabled="1"
   name="mutex_1">
  <parameter name="initialValue" value="0" />
  <parameter name="initialOwner" value="0" />
 </module>
 <module
   kind="altera_avalon_mutex"
   version="13.0.1.99.2"
   enabled="1"
   name="mutex_2">
  <parameter name="initialValue" value="0" />
  <parameter name="initialOwner" value="0" />
 </module>
 <module
   kind="altera_avalon_mutex"
   version="13.0.1.99.2"
   enabled="1"
   name="mutex_3">
  <parameter name="initialValue" value="0" />
  <parameter name="initialOwner" value="0" />
 </module>
 <module
   kind="altera_avalon_mutex"
   version="13.0.1.99.2"
   enabled="1"
   name="mutex_4">
  <parameter name="initialValue" value="0" />
  <parameter name="initialOwner" value="0" />
 </module>
 <module
   kind="altera_avalon_mutex"
   version="13.0.1.99.2"
   enabled="1"
   name="mutex_5">
  <parameter name="initialValue" value="0" />
  <parameter name="initialOwner" value="0" />
 </module>
 <module
   kind="altera_avalon_timer"
   version="13.0.1.99.2"
   enabled="1"
   name="timer_shared_0">
  <parameter name="alwaysRun" value="false" />
  <parameter name="counterSize" value="32" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="period" value="1" />
  <parameter name="periodUnits" value="MSEC" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="systemFrequency" value="50000000" />
 </module>
 <module kind="altera_nios2_qsys" version="13.0" enabled="0" name="cpu_2">
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="setting_preciseSlaveAccessErrorException" value="false" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="setting_preciseDivisionErrorException" value="false" />
  <parameter name="setting_performanceCounter" value="false" />
  <parameter name="setting_illegalMemAccessDetection" value="false" />
  <parameter name="setting_illegalInstructionsTrap" value="false" />
  <parameter name="setting_fullWaveformSignals" value="false" />
  <parameter name="setting_extraExceptionInfo" value="false" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_debugSimGen" value="false" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="setting_bhtIndexPcOnly" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_allowFullAddressRange" value="false" />
  <parameter name="setting_activateTrace" value="true" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="setting_activateModelChecker" value="false" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="muldiv_divider" value="false" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="manuallyAssignCpuID" value="true" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_embeddedPLL" value="true" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="dcache_omitDataMaster" value="false" />
  <parameter name="cpuReset" value="false" />
  <parameter name="is_hardcopy_compatible" value="false" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="resetOffset" value="0" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="cpuID" value="3" />
  <parameter name="cpuID_stored" value="3" />
  <parameter name="breakOffset" value="32" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="resetSlave" value="onchip_memory_2.s1" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="exceptionSlave" value="onchip_memory_2.s1" />
  <parameter name="breakSlave">cpu_2.jtag_debug_module</parameter>
  <parameter name="setting_perfCounterWidth" value="32" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="setting_branchPredictionType" value="Automatic" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="muldiv_multiplierType" value="EmbeddedMulFast" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="impl" value="Tiny" />
  <parameter name="icache_size" value="4096" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="icache_burstType" value="None" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="debug_level" value="Level1" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dcache_size" value="2048" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="dcache_lineSize" value="32" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="instAddrWidth" value="18" />
  <parameter name="dataAddrWidth" value="18" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="instSlaveMapParam"><![CDATA[<address-map><slave name='cpu_2.jtag_debug_module' start='0x800' end='0x1000' /><slave name='onchip_shared.s1' start='0x20000' end='0x30000' /></address-map>]]></parameter>
  <parameter name="dataSlaveMapParam"><![CDATA[<address-map><slave name='cpu_2.jtag_debug_module' start='0x800' end='0x1000' /><slave name='performance_counter_2.control_slave' start='0x1000' end='0x1080' /><slave name='timer_shared_1.s1' start='0x1080' end='0x10A0' /><slave name='timer_shared_0.s1' start='0x11C0' end='0x11E0' /><slave name='switches.s1' start='0x12C0' end='0x12D0' /><slave name='green_leds.s1' start='0x12D0' end='0x12E0' /><slave name='red_leds.s1' start='0x12E0' end='0x12F0' /><slave name='mutex_5.s1' start='0x12F0' end='0x12F8' /><slave name='mutex_4.s1' start='0x12F8' end='0x1300' /><slave name='mutex_3.s1' start='0x1300' end='0x1308' /><slave name='mutex_2.s1' start='0x1308' end='0x1310' /><slave name='mutex_1.s1' start='0x1310' end='0x1318' /><slave name='mutex_0.s1' start='0x1318' end='0x1320' /><slave name='onchip_shared.s1' start='0x20000' end='0x30000' /></address-map>]]></parameter>
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="deviceFamilyName" value="Cyclone IV E" />
  <parameter name="internalIrqMaskSystemInfo" value="0" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="deviceFeaturesSystemInfo">ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1</parameter>
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
 </module>
 <module
   kind="altera_avalon_onchip_memory2"
   version="13.0.1.99.2"
   enabled="0"
   name="onchip_memory_2">
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="dataWidth" value="32" />
  <parameter name="dualPort" value="false" />
  <parameter name="initMemContent" value="true" />
  <parameter name="initializationFileName" value="onchip_mem.hex" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="32768" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="autoInitializationFileName">Core2_onchip_memory_2</parameter>
  <parameter name="deviceFamily" value="Cyclone IV E" />
  <parameter name="deviceFeatures">ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1</parameter>
 </module>
 <module
   kind="altera_avalon_timer"
   version="13.0.1.99.2"
   enabled="0"
   name="timer_2_0">
  <parameter name="alwaysRun" value="false" />
  <parameter name="counterSize" value="32" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="period" value="1" />
  <parameter name="periodUnits" value="MSEC" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="systemFrequency" value="50000000" />
 </module>
 <module
   kind="altera_avalon_jtag_uart"
   version="13.0.1.99.2"
   enabled="0"
   name="jtag_uart_2">
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="readBufferDepth" value="64" />
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="simInteractiveOptions">NO_INTERACTIVE_WINDOWS</parameter>
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="writeBufferDepth" value="64" />
  <parameter name="writeIRQThreshold" value="8" />
  <parameter name="avalonSpec" value="2.0" />
 </module>
 <module kind="altera_nios2_qsys" version="13.0" enabled="0" name="cpu_3">
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="setting_preciseSlaveAccessErrorException" value="false" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="setting_preciseDivisionErrorException" value="false" />
  <parameter name="setting_performanceCounter" value="false" />
  <parameter name="setting_illegalMemAccessDetection" value="false" />
  <parameter name="setting_illegalInstructionsTrap" value="false" />
  <parameter name="setting_fullWaveformSignals" value="false" />
  <parameter name="setting_extraExceptionInfo" value="false" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_debugSimGen" value="false" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="setting_bhtIndexPcOnly" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_allowFullAddressRange" value="false" />
  <parameter name="setting_activateTrace" value="true" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="setting_activateModelChecker" value="false" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="muldiv_divider" value="false" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="manuallyAssignCpuID" value="true" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_embeddedPLL" value="true" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="dcache_omitDataMaster" value="false" />
  <parameter name="cpuReset" value="false" />
  <parameter name="is_hardcopy_compatible" value="false" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="resetOffset" value="0" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="cpuID" value="4" />
  <parameter name="cpuID_stored" value="4" />
  <parameter name="breakOffset" value="32" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="resetSlave" value="onchip_memory_3.s1" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="exceptionSlave" value="onchip_memory_3.s1" />
  <parameter name="breakSlave">cpu_3.jtag_debug_module</parameter>
  <parameter name="setting_perfCounterWidth" value="32" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="setting_branchPredictionType" value="Automatic" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="muldiv_multiplierType" value="EmbeddedMulFast" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="impl" value="Tiny" />
  <parameter name="icache_size" value="4096" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="icache_burstType" value="None" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="debug_level" value="Level1" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dcache_size" value="2048" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="dcache_lineSize" value="32" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="instAddrWidth" value="18" />
  <parameter name="dataAddrWidth" value="18" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="instSlaveMapParam"><![CDATA[<address-map><slave name='cpu_3.jtag_debug_module' start='0x800' end='0x1000' /><slave name='onchip_shared.s1' start='0x20000' end='0x30000' /></address-map>]]></parameter>
  <parameter name="dataSlaveMapParam"><![CDATA[<address-map><slave name='cpu_3.jtag_debug_module' start='0x800' end='0x1000' /><slave name='timer_shared_1.s1' start='0x1080' end='0x10A0' /><slave name='timer_shared_0.s1' start='0x11C0' end='0x11E0' /><slave name='switches.s1' start='0x12C0' end='0x12D0' /><slave name='green_leds.s1' start='0x12D0' end='0x12E0' /><slave name='red_leds.s1' start='0x12E0' end='0x12F0' /><slave name='mutex_5.s1' start='0x12F0' end='0x12F8' /><slave name='mutex_4.s1' start='0x12F8' end='0x1300' /><slave name='mutex_3.s1' start='0x1300' end='0x1308' /><slave name='mutex_2.s1' start='0x1308' end='0x1310' /><slave name='mutex_1.s1' start='0x1310' end='0x1318' /><slave name='mutex_0.s1' start='0x1318' end='0x1320' /><slave name='onchip_shared.s1' start='0x20000' end='0x30000' /></address-map>]]></parameter>
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="deviceFamilyName" value="Cyclone IV E" />
  <parameter name="internalIrqMaskSystemInfo" value="0" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="deviceFeaturesSystemInfo">ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1</parameter>
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
 </module>
 <module
   kind="altera_avalon_onchip_memory2"
   version="13.0.1.99.2"
   enabled="0"
   name="onchip_memory_3">
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="dataWidth" value="32" />
  <parameter name="dualPort" value="false" />
  <parameter name="initMemContent" value="true" />
  <parameter name="initializationFileName" value="onchip_mem.hex" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="32768" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="autoInitializationFileName">Core3_onchip_memory_3</parameter>
  <parameter name="deviceFamily" value="Cyclone IV E" />
  <parameter name="deviceFeatures">ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1</parameter>
 </module>
 <module
   kind="altera_avalon_timer"
   version="13.0.1.99.2"
   enabled="0"
   name="timer_3_0">
  <parameter name="alwaysRun" value="false" />
  <parameter name="counterSize" value="32" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="period" value="1" />
  <parameter name="periodUnits" value="MSEC" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="systemFrequency" value="50000000" />
 </module>
 <module
   kind="altera_avalon_jtag_uart"
   version="13.0.1.99.2"
   enabled="0"
   name="jtag_uart_3">
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="readBufferDepth" value="64" />
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="simInteractiveOptions">NO_INTERACTIVE_WINDOWS</parameter>
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="writeBufferDepth" value="64" />
  <parameter name="writeIRQThreshold" value="8" />
  <parameter name="avalonSpec" value="2.0" />
 </module>
 <module kind="altera_nios2_qsys" version="13.0" enabled="0" name="cpu_4">
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="setting_preciseSlaveAccessErrorException" value="false" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="setting_preciseDivisionErrorException" value="false" />
  <parameter name="setting_performanceCounter" value="false" />
  <parameter name="setting_illegalMemAccessDetection" value="false" />
  <parameter name="setting_illegalInstructionsTrap" value="false" />
  <parameter name="setting_fullWaveformSignals" value="false" />
  <parameter name="setting_extraExceptionInfo" value="false" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_debugSimGen" value="false" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="setting_bhtIndexPcOnly" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_allowFullAddressRange" value="false" />
  <parameter name="setting_activateTrace" value="true" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="setting_activateModelChecker" value="false" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="muldiv_divider" value="false" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="manuallyAssignCpuID" value="true" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_embeddedPLL" value="true" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="dcache_omitDataMaster" value="false" />
  <parameter name="cpuReset" value="false" />
  <parameter name="is_hardcopy_compatible" value="false" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="resetOffset" value="0" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="cpuID" value="5" />
  <parameter name="cpuID_stored" value="5" />
  <parameter name="breakOffset" value="32" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="resetSlave" value="onchip_memory_4.s1" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="exceptionSlave" value="onchip_memory_4.s1" />
  <parameter name="breakSlave">cpu_4.jtag_debug_module</parameter>
  <parameter name="setting_perfCounterWidth" value="32" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="setting_branchPredictionType" value="Automatic" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="muldiv_multiplierType" value="EmbeddedMulFast" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="impl" value="Tiny" />
  <parameter name="icache_size" value="4096" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="icache_burstType" value="None" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="debug_level" value="Level1" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dcache_size" value="2048" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="dcache_lineSize" value="32" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="instAddrWidth" value="18" />
  <parameter name="dataAddrWidth" value="18" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="instSlaveMapParam"><![CDATA[<address-map><slave name='cpu_4.jtag_debug_module' start='0x800' end='0x1000' /><slave name='onchip_shared.s1' start='0x20000' end='0x30000' /></address-map>]]></parameter>
  <parameter name="dataSlaveMapParam"><![CDATA[<address-map><slave name='cpu_4.jtag_debug_module' start='0x800' end='0x1000' /><slave name='performance_counter_4.control_slave' start='0x1000' end='0x1080' /><slave name='timer_shared_1.s1' start='0x1080' end='0x10A0' /><slave name='fifo_4_to_3.in_csr' start='0x1180' end='0x11A0' /><slave name='fifo_4_to_2.in_csr' start='0x11A0' end='0x11C0' /><slave name='timer_shared_0.s1' start='0x11C0' end='0x11E0' /><slave name='fifo_4_to_1.in_csr' start='0x11E0' end='0x1200' /><slave name='fifo_4_to_0.in_csr' start='0x1200' end='0x1220' /><slave name='fifo_3_to_4.out_csr' start='0x1220' end='0x1240' /><slave name='fifo_2_to_4.out_csr' start='0x1240' end='0x1260' /><slave name='fifo_1_to_4.out_csr' start='0x1260' end='0x1280' /><slave name='fifo_0_to_4.out_csr' start='0x1280' end='0x12A0' /><slave name='switches.s1' start='0x12C0' end='0x12D0' /><slave name='green_leds.s1' start='0x12D0' end='0x12E0' /><slave name='red_leds.s1' start='0x12E0' end='0x12F0' /><slave name='mutex_5.s1' start='0x12F0' end='0x12F8' /><slave name='mutex_4.s1' start='0x12F8' end='0x1300' /><slave name='mutex_3.s1' start='0x1300' end='0x1308' /><slave name='mutex_2.s1' start='0x1308' end='0x1310' /><slave name='mutex_1.s1' start='0x1310' end='0x1318' /><slave name='mutex_0.s1' start='0x1318' end='0x1320' /><slave name='fifo_4_to_3.in' start='0x1340' end='0x1344' /><slave name='fifo_4_to_2.in' start='0x1344' end='0x1348' /><slave name='fifo_4_to_1.in' start='0x1348' end='0x134C' /><slave name='fifo_4_to_0.in' start='0x134C' end='0x1350' /><slave name='fifo_3_to_4.out' start='0x1350' end='0x1354' /><slave name='fifo_2_to_4.out' start='0x1354' end='0x1358' /><slave name='fifo_1_to_4.out' start='0x1358' end='0x135C' /><slave name='fifo_0_to_4.out' start='0x135C' end='0x1360' /><slave name='onchip_shared.s1' start='0x20000' end='0x30000' /></address-map>]]></parameter>
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="deviceFamilyName" value="Cyclone IV E" />
  <parameter name="internalIrqMaskSystemInfo" value="12" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="deviceFeaturesSystemInfo">ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1</parameter>
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
 </module>
 <module
   kind="altera_avalon_onchip_memory2"
   version="13.0.1.99.2"
   enabled="0"
   name="onchip_memory_4">
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="dataWidth" value="32" />
  <parameter name="dualPort" value="false" />
  <parameter name="initMemContent" value="true" />
  <parameter name="initializationFileName" value="onchip_mem.hex" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="32768" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="autoInitializationFileName">Core4_onchip_memory_4</parameter>
  <parameter name="deviceFamily" value="Cyclone IV E" />
  <parameter name="deviceFeatures">ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1</parameter>
 </module>
 <module
   kind="altera_avalon_timer"
   version="13.0.1.99.2"
   enabled="0"
   name="timer_4_0">
  <parameter name="alwaysRun" value="false" />
  <parameter name="counterSize" value="32" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="period" value="1" />
  <parameter name="periodUnits" value="MSEC" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="systemFrequency" value="50000000" />
 </module>
 <module
   kind="altera_avalon_jtag_uart"
   version="13.0.1.99.2"
   enabled="0"
   name="jtag_uart_4">
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="readBufferDepth" value="64" />
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="simInteractiveOptions">NO_INTERACTIVE_WINDOWS</parameter>
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="writeBufferDepth" value="64" />
  <parameter name="writeIRQThreshold" value="8" />
  <parameter name="avalonSpec" value="2.0" />
 </module>
 <module kind="altera_nios2_qsys" version="13.0" enabled="0" name="cpu_5">
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="setting_preciseSlaveAccessErrorException" value="false" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="setting_preciseDivisionErrorException" value="false" />
  <parameter name="setting_performanceCounter" value="false" />
  <parameter name="setting_illegalMemAccessDetection" value="false" />
  <parameter name="setting_illegalInstructionsTrap" value="false" />
  <parameter name="setting_fullWaveformSignals" value="false" />
  <parameter name="setting_extraExceptionInfo" value="false" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_debugSimGen" value="false" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="setting_bhtIndexPcOnly" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_allowFullAddressRange" value="false" />
  <parameter name="setting_activateTrace" value="true" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="setting_activateModelChecker" value="false" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="muldiv_divider" value="false" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="manuallyAssignCpuID" value="true" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_embeddedPLL" value="true" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="dcache_omitDataMaster" value="false" />
  <parameter name="cpuReset" value="false" />
  <parameter name="is_hardcopy_compatible" value="false" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="resetOffset" value="0" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="cpuID" value="6" />
  <parameter name="cpuID_stored" value="6" />
  <parameter name="breakOffset" value="32" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="resetSlave" value="onchip_memory_5.s1" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="exceptionSlave" value="onchip_memory_5.s1" />
  <parameter name="breakSlave">cpu_5.jtag_debug_module</parameter>
  <parameter name="setting_perfCounterWidth" value="32" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="setting_branchPredictionType" value="Automatic" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="muldiv_multiplierType" value="EmbeddedMulFast" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="impl" value="Tiny" />
  <parameter name="icache_size" value="4096" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="icache_burstType" value="None" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="debug_level" value="Level1" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dcache_size" value="2048" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="dcache_lineSize" value="32" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="instAddrWidth" value="18" />
  <parameter name="dataAddrWidth" value="18" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="instSlaveMapParam"><![CDATA[<address-map><slave name='cpu_5.jtag_debug_module' start='0x800' end='0x1000' /><slave name='onchip_shared.s1' start='0x20000' end='0x30000' /></address-map>]]></parameter>
  <parameter name="dataSlaveMapParam"><![CDATA[<address-map><slave name='cpu_5.jtag_debug_module' start='0x800' end='0x1000' /><slave name='performance_counter_5.control_slave' start='0x1000' end='0x1080' /><slave name='timer_shared_1.s1' start='0x1080' end='0x10A0' /><slave name='fifo_5_to_4.in_csr' start='0x1140' end='0x1160' /><slave name='fifo_5_to_3.in_csr' start='0x1160' end='0x1180' /><slave name='fifo_5_to_2.in_csr' start='0x1180' end='0x11A0' /><slave name='fifo_5_to_1.in_csr' start='0x11A0' end='0x11C0' /><slave name='timer_shared_0.s1' start='0x11C0' end='0x11E0' /><slave name='fifo_5_to_0.in_csr' start='0x11E0' end='0x1200' /><slave name='fifo_4_to_5.out_csr' start='0x1200' end='0x1220' /><slave name='fifo_3_to_5.out_csr' start='0x1220' end='0x1240' /><slave name='fifo_2_to_5.out_csr' start='0x1240' end='0x1260' /><slave name='fifo_1_to_5.out_csr' start='0x1260' end='0x1280' /><slave name='fifo_0_to_5.out_csr' start='0x1280' end='0x12A0' /><slave name='switches.s1' start='0x12C0' end='0x12D0' /><slave name='green_leds.s1' start='0x12D0' end='0x12E0' /><slave name='red_leds.s1' start='0x12E0' end='0x12F0' /><slave name='mutex_5.s1' start='0x12F0' end='0x12F8' /><slave name='mutex_4.s1' start='0x12F8' end='0x1300' /><slave name='mutex_3.s1' start='0x1300' end='0x1308' /><slave name='mutex_2.s1' start='0x1308' end='0x1310' /><slave name='mutex_1.s1' start='0x1310' end='0x1318' /><slave name='mutex_0.s1' start='0x1318' end='0x1320' /><slave name='fifo_5_to_4.in' start='0x1338' end='0x133C' /><slave name='fifo_5_to_3.in' start='0x133C' end='0x1340' /><slave name='fifo_5_to_2.in' start='0x1340' end='0x1344' /><slave name='fifo_5_to_1.in' start='0x1344' end='0x1348' /><slave name='fifo_5_to_0.in' start='0x1348' end='0x134C' /><slave name='fifo_4_to_5.out' start='0x134C' end='0x1350' /><slave name='fifo_3_to_5.out' start='0x1350' end='0x1354' /><slave name='fifo_2_to_5.out' start='0x1354' end='0x1358' /><slave name='fifo_1_to_5.out' start='0x1358' end='0x135C' /><slave name='fifo_0_to_5.out' start='0x135C' end='0x1360' /><slave name='onchip_shared.s1' start='0x20000' end='0x30000' /></address-map>]]></parameter>
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="deviceFamilyName" value="Cyclone IV E" />
  <parameter name="internalIrqMaskSystemInfo" value="12" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="deviceFeaturesSystemInfo">ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1</parameter>
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
 </module>
 <module
   kind="altera_avalon_onchip_memory2"
   version="13.0.1.99.2"
   enabled="0"
   name="onchip_memory_5">
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="dataWidth" value="32" />
  <parameter name="dualPort" value="false" />
  <parameter name="initMemContent" value="true" />
  <parameter name="initializationFileName" value="onchip_mem.hex" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="32768" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="autoInitializationFileName">Core5_onchip_memory_5</parameter>
  <parameter name="deviceFamily" value="Cyclone IV E" />
  <parameter name="deviceFeatures">ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1</parameter>
 </module>
 <module
   kind="altera_avalon_timer"
   version="13.0.1.99.2"
   enabled="0"
   name="timer_5_0">
  <parameter name="alwaysRun" value="false" />
  <parameter name="counterSize" value="32" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="period" value="1" />
  <parameter name="periodUnits" value="MSEC" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="systemFrequency" value="50000000" />
 </module>
 <module
   kind="altera_avalon_jtag_uart"
   version="13.0.1.99.2"
   enabled="0"
   name="jtag_uart_5">
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="readBufferDepth" value="64" />
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="simInteractiveOptions">NO_INTERACTIVE_WINDOWS</parameter>
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="writeBufferDepth" value="64" />
  <parameter name="writeIRQThreshold" value="8" />
  <parameter name="avalonSpec" value="2.0" />
 </module>
 <module kind="altera_nios2_qsys" version="13.0" enabled="0" name="cpu_6">
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="setting_preciseSlaveAccessErrorException" value="false" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="setting_preciseDivisionErrorException" value="false" />
  <parameter name="setting_performanceCounter" value="false" />
  <parameter name="setting_illegalMemAccessDetection" value="false" />
  <parameter name="setting_illegalInstructionsTrap" value="false" />
  <parameter name="setting_fullWaveformSignals" value="false" />
  <parameter name="setting_extraExceptionInfo" value="false" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_debugSimGen" value="false" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="setting_bhtIndexPcOnly" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_allowFullAddressRange" value="false" />
  <parameter name="setting_activateTrace" value="true" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="setting_activateModelChecker" value="false" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="muldiv_divider" value="false" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="manuallyAssignCpuID" value="true" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_embeddedPLL" value="true" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="dcache_omitDataMaster" value="false" />
  <parameter name="cpuReset" value="false" />
  <parameter name="is_hardcopy_compatible" value="false" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="resetOffset" value="0" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="cpuID" value="7" />
  <parameter name="cpuID_stored" value="7" />
  <parameter name="breakOffset" value="32" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="resetSlave" value="onchip_memory_6.s1" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="exceptionSlave" value="onchip_memory_6.s1" />
  <parameter name="breakSlave">cpu_6.jtag_debug_module</parameter>
  <parameter name="setting_perfCounterWidth" value="32" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="setting_branchPredictionType" value="Automatic" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="muldiv_multiplierType" value="EmbeddedMulFast" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="impl" value="Tiny" />
  <parameter name="icache_size" value="4096" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="icache_burstType" value="None" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="debug_level" value="Level1" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dcache_size" value="2048" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="dcache_lineSize" value="32" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="instAddrWidth" value="18" />
  <parameter name="dataAddrWidth" value="18" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="instSlaveMapParam"><![CDATA[<address-map><slave name='cpu_6.jtag_debug_module' start='0x800' end='0x1000' /><slave name='onchip_shared.s1' start='0x20000' end='0x30000' /></address-map>]]></parameter>
  <parameter name="dataSlaveMapParam"><![CDATA[<address-map><slave name='cpu_6.jtag_debug_module' start='0x800' end='0x1000' /><slave name='timer_shared_1.s1' start='0x1080' end='0x10A0' /><slave name='timer_shared_0.s1' start='0x11C0' end='0x11E0' /><slave name='switches.s1' start='0x12C0' end='0x12D0' /><slave name='green_leds.s1' start='0x12D0' end='0x12E0' /><slave name='red_leds.s1' start='0x12E0' end='0x12F0' /><slave name='mutex_5.s1' start='0x12F0' end='0x12F8' /><slave name='mutex_4.s1' start='0x12F8' end='0x1300' /><slave name='mutex_3.s1' start='0x1300' end='0x1308' /><slave name='mutex_2.s1' start='0x1308' end='0x1310' /><slave name='mutex_1.s1' start='0x1310' end='0x1318' /><slave name='mutex_0.s1' start='0x1318' end='0x1320' /><slave name='onchip_shared.s1' start='0x20000' end='0x30000' /></address-map>]]></parameter>
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="deviceFamilyName" value="Cyclone IV E" />
  <parameter name="internalIrqMaskSystemInfo" value="12" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="deviceFeaturesSystemInfo">ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1</parameter>
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
 </module>
 <module
   kind="altera_avalon_onchip_memory2"
   version="13.0.1.99.2"
   enabled="0"
   name="onchip_memory_6">
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="dataWidth" value="32" />
  <parameter name="dualPort" value="false" />
  <parameter name="initMemContent" value="true" />
  <parameter name="initializationFileName" value="onchip_mem.hex" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="32768" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="autoInitializationFileName">Core6_onchip_memory_6</parameter>
  <parameter name="deviceFamily" value="Cyclone IV E" />
  <parameter name="deviceFeatures">ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1</parameter>
 </module>
 <module
   kind="altera_avalon_timer"
   version="13.0.1.99.2"
   enabled="0"
   name="timer_6_0">
  <parameter name="alwaysRun" value="false" />
  <parameter name="counterSize" value="32" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="period" value="1" />
  <parameter name="periodUnits" value="MSEC" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="systemFrequency" value="50000000" />
 </module>
 <module
   kind="altera_avalon_jtag_uart"
   version="13.0.1.99.2"
   enabled="0"
   name="jtag_uart_6">
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="readBufferDepth" value="64" />
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="simInteractiveOptions">NO_INTERACTIVE_WINDOWS</parameter>
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="writeBufferDepth" value="64" />
  <parameter name="writeIRQThreshold" value="8" />
  <parameter name="avalonSpec" value="2.0" />
 </module>
 <module kind="altera_nios2_qsys" version="13.0" enabled="0" name="cpu_7">
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="setting_preciseSlaveAccessErrorException" value="false" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="setting_preciseDivisionErrorException" value="false" />
  <parameter name="setting_performanceCounter" value="false" />
  <parameter name="setting_illegalMemAccessDetection" value="false" />
  <parameter name="setting_illegalInstructionsTrap" value="false" />
  <parameter name="setting_fullWaveformSignals" value="false" />
  <parameter name="setting_extraExceptionInfo" value="false" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_debugSimGen" value="false" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="setting_bhtIndexPcOnly" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_allowFullAddressRange" value="false" />
  <parameter name="setting_activateTrace" value="true" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="setting_activateModelChecker" value="false" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="muldiv_divider" value="false" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="manuallyAssignCpuID" value="true" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_embeddedPLL" value="true" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="dcache_omitDataMaster" value="false" />
  <parameter name="cpuReset" value="false" />
  <parameter name="is_hardcopy_compatible" value="false" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="resetOffset" value="0" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="cpuID" value="8" />
  <parameter name="cpuID_stored" value="8" />
  <parameter name="breakOffset" value="32" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="resetSlave" value="onchip_memory_7.s1" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="exceptionSlave" value="onchip_memory_7.s1" />
  <parameter name="breakSlave">cpu_7.jtag_debug_module</parameter>
  <parameter name="setting_perfCounterWidth" value="32" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="setting_branchPredictionType" value="Automatic" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="muldiv_multiplierType" value="EmbeddedMulFast" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="impl" value="Tiny" />
  <parameter name="icache_size" value="4096" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="icache_burstType" value="None" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="debug_level" value="Level1" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dcache_size" value="2048" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="dcache_lineSize" value="32" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="instAddrWidth" value="18" />
  <parameter name="dataAddrWidth" value="18" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="instSlaveMapParam"><![CDATA[<address-map><slave name='cpu_7.jtag_debug_module' start='0x800' end='0x1000' /><slave name='onchip_shared.s1' start='0x20000' end='0x30000' /></address-map>]]></parameter>
  <parameter name="dataSlaveMapParam"><![CDATA[<address-map><slave name='cpu_7.jtag_debug_module' start='0x800' end='0x1000' /><slave name='timer_shared_1.s1' start='0x1080' end='0x10A0' /><slave name='timer_shared_0.s1' start='0x11C0' end='0x11E0' /><slave name='switches.s1' start='0x12C0' end='0x12D0' /><slave name='green_leds.s1' start='0x12D0' end='0x12E0' /><slave name='red_leds.s1' start='0x12E0' end='0x12F0' /><slave name='mutex_5.s1' start='0x12F0' end='0x12F8' /><slave name='mutex_4.s1' start='0x12F8' end='0x1300' /><slave name='mutex_3.s1' start='0x1300' end='0x1308' /><slave name='mutex_2.s1' start='0x1308' end='0x1310' /><slave name='mutex_1.s1' start='0x1310' end='0x1318' /><slave name='mutex_0.s1' start='0x1318' end='0x1320' /><slave name='jtag_uart_7.avalon_jtag_slave' start='0x1320' end='0x1328' /><slave name='onchip_shared.s1' start='0x20000' end='0x30000' /></address-map>]]></parameter>
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="deviceFamilyName" value="Cyclone IV E" />
  <parameter name="internalIrqMaskSystemInfo" value="65548" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="deviceFeaturesSystemInfo">ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1</parameter>
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
 </module>
 <module
   kind="altera_avalon_onchip_memory2"
   version="13.0.1.99.2"
   enabled="0"
   name="onchip_memory_7">
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="dataWidth" value="32" />
  <parameter name="dualPort" value="false" />
  <parameter name="initMemContent" value="true" />
  <parameter name="initializationFileName" value="onchip_mem.hex" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="32768" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="autoInitializationFileName">Core7_onchip_memory_7</parameter>
  <parameter name="deviceFamily" value="Cyclone IV E" />
  <parameter name="deviceFeatures">ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1</parameter>
 </module>
 <module
   kind="altera_avalon_timer"
   version="13.0.1.99.2"
   enabled="0"
   name="timer_7_0">
  <parameter name="alwaysRun" value="false" />
  <parameter name="counterSize" value="32" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="period" value="1" />
  <parameter name="periodUnits" value="MSEC" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="systemFrequency" value="50000000" />
 </module>
 <module
   kind="altera_avalon_jtag_uart"
   version="13.0.1.99.2"
   enabled="0"
   name="jtag_uart_7">
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="readBufferDepth" value="64" />
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="simInteractiveOptions">NO_INTERACTIVE_WINDOWS</parameter>
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="writeBufferDepth" value="64" />
  <parameter name="writeIRQThreshold" value="8" />
  <parameter name="avalonSpec" value="2.0" />
 </module>
 <module
   kind="altera_avalon_fifo"
   version="13.0.1.99.2"
   enabled="0"
   name="fifo_0_to_4">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="8" />
  <parameter name="errorWidth" value="8" />
  <parameter name="fifoDepth" value="16" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONMM_WRITE" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="true" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="true" />
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
 </module>
 <module
   kind="altera_avalon_fifo"
   version="13.0.1.99.2"
   enabled="0"
   name="fifo_0_to_5">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="8" />
  <parameter name="errorWidth" value="8" />
  <parameter name="fifoDepth" value="16" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONMM_WRITE" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="true" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="true" />
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
 </module>
 <module
   kind="altera_avalon_fifo"
   version="13.0.1.99.2"
   enabled="0"
   name="fifo_0_to_6">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="8" />
  <parameter name="errorWidth" value="8" />
  <parameter name="fifoDepth" value="16" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONMM_WRITE" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="true" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="true" />
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
 </module>
 <module
   kind="altera_avalon_fifo"
   version="13.0.1.99.2"
   enabled="0"
   name="fifo_0_to_7">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="8" />
  <parameter name="errorWidth" value="8" />
  <parameter name="fifoDepth" value="16" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONMM_WRITE" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="true" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="true" />
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
 </module>
 <module
   kind="altera_avalon_fifo"
   version="13.0.1.99.2"
   enabled="0"
   name="fifo_1_to_4">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="8" />
  <parameter name="errorWidth" value="8" />
  <parameter name="fifoDepth" value="16" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONMM_WRITE" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="true" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="true" />
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
 </module>
 <module
   kind="altera_avalon_fifo"
   version="13.0.1.99.2"
   enabled="0"
   name="fifo_1_to_5">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="8" />
  <parameter name="errorWidth" value="8" />
  <parameter name="fifoDepth" value="16" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONMM_WRITE" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="true" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="true" />
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
 </module>
 <module
   kind="altera_avalon_fifo"
   version="13.0.1.99.2"
   enabled="0"
   name="fifo_1_to_6">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="8" />
  <parameter name="errorWidth" value="8" />
  <parameter name="fifoDepth" value="16" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONMM_WRITE" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="true" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="true" />
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
 </module>
 <module
   kind="altera_avalon_fifo"
   version="13.0.1.99.2"
   enabled="0"
   name="fifo_1_to_7">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="8" />
  <parameter name="errorWidth" value="8" />
  <parameter name="fifoDepth" value="16" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONMM_WRITE" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="true" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="true" />
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
 </module>
 <module
   kind="altera_avalon_fifo"
   version="13.0.1.99.2"
   enabled="0"
   name="fifo_2_to_4">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="8" />
  <parameter name="errorWidth" value="8" />
  <parameter name="fifoDepth" value="16" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONMM_WRITE" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="true" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="true" />
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
 </module>
 <module
   kind="altera_avalon_fifo"
   version="13.0.1.99.2"
   enabled="0"
   name="fifo_2_to_5">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="8" />
  <parameter name="errorWidth" value="8" />
  <parameter name="fifoDepth" value="16" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONMM_WRITE" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="true" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="true" />
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
 </module>
 <module
   kind="altera_avalon_fifo"
   version="13.0.1.99.2"
   enabled="0"
   name="fifo_2_to_6">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="8" />
  <parameter name="errorWidth" value="8" />
  <parameter name="fifoDepth" value="16" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONMM_WRITE" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="true" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="true" />
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
 </module>
 <module
   kind="altera_avalon_fifo"
   version="13.0.1.99.2"
   enabled="0"
   name="fifo_2_to_7">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="8" />
  <parameter name="errorWidth" value="8" />
  <parameter name="fifoDepth" value="16" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONMM_WRITE" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="true" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="true" />
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
 </module>
 <module
   kind="altera_avalon_fifo"
   version="13.0.1.99.2"
   enabled="0"
   name="fifo_3_to_4">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="8" />
  <parameter name="errorWidth" value="8" />
  <parameter name="fifoDepth" value="16" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONMM_WRITE" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="true" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="true" />
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
 </module>
 <module
   kind="altera_avalon_fifo"
   version="13.0.1.99.2"
   enabled="0"
   name="fifo_3_to_5">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="8" />
  <parameter name="errorWidth" value="8" />
  <parameter name="fifoDepth" value="16" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONMM_WRITE" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="true" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="true" />
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
 </module>
 <module
   kind="altera_avalon_fifo"
   version="13.0.1.99.2"
   enabled="0"
   name="fifo_3_to_6">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="8" />
  <parameter name="errorWidth" value="8" />
  <parameter name="fifoDepth" value="16" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONMM_WRITE" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="true" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="true" />
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
 </module>
 <module
   kind="altera_avalon_fifo"
   version="13.0.1.99.2"
   enabled="0"
   name="fifo_3_to_7">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="8" />
  <parameter name="errorWidth" value="8" />
  <parameter name="fifoDepth" value="16" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONMM_WRITE" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="true" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="true" />
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
 </module>
 <module
   kind="altera_avalon_fifo"
   version="13.0.1.99.2"
   enabled="0"
   name="fifo_4_to_0">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="8" />
  <parameter name="errorWidth" value="8" />
  <parameter name="fifoDepth" value="16" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONMM_WRITE" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="true" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="true" />
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
 </module>
 <module
   kind="altera_avalon_fifo"
   version="13.0.1.99.2"
   enabled="0"
   name="fifo_4_to_1">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="8" />
  <parameter name="errorWidth" value="8" />
  <parameter name="fifoDepth" value="16" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONMM_WRITE" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="true" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="true" />
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
 </module>
 <module
   kind="altera_avalon_fifo"
   version="13.0.1.99.2"
   enabled="0"
   name="fifo_4_to_2">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="8" />
  <parameter name="errorWidth" value="8" />
  <parameter name="fifoDepth" value="16" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONMM_WRITE" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="true" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="true" />
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
 </module>
 <module
   kind="altera_avalon_fifo"
   version="13.0.1.99.2"
   enabled="0"
   name="fifo_4_to_3">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="8" />
  <parameter name="errorWidth" value="8" />
  <parameter name="fifoDepth" value="16" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONMM_WRITE" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="true" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="true" />
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
 </module>
 <module
   kind="altera_avalon_fifo"
   version="13.0.1.99.2"
   enabled="0"
   name="fifo_4_to_5">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="8" />
  <parameter name="errorWidth" value="8" />
  <parameter name="fifoDepth" value="16" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONMM_WRITE" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="true" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="true" />
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
 </module>
 <module
   kind="altera_avalon_fifo"
   version="13.0.1.99.2"
   enabled="0"
   name="fifo_4_to_6">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="8" />
  <parameter name="errorWidth" value="8" />
  <parameter name="fifoDepth" value="16" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONMM_WRITE" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="true" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="true" />
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
 </module>
 <module
   kind="altera_avalon_fifo"
   version="13.0.1.99.2"
   enabled="0"
   name="fifo_4_to_7">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="8" />
  <parameter name="errorWidth" value="8" />
  <parameter name="fifoDepth" value="16" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONMM_WRITE" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="true" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="true" />
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
 </module>
 <module
   kind="altera_avalon_fifo"
   version="13.0.1.99.2"
   enabled="0"
   name="fifo_5_to_0">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="8" />
  <parameter name="errorWidth" value="8" />
  <parameter name="fifoDepth" value="16" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONMM_WRITE" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="true" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="true" />
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
 </module>
 <module
   kind="altera_avalon_fifo"
   version="13.0.1.99.2"
   enabled="0"
   name="fifo_5_to_1">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="8" />
  <parameter name="errorWidth" value="8" />
  <parameter name="fifoDepth" value="16" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONMM_WRITE" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="true" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="true" />
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
 </module>
 <module
   kind="altera_avalon_fifo"
   version="13.0.1.99.2"
   enabled="0"
   name="fifo_5_to_2">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="8" />
  <parameter name="errorWidth" value="8" />
  <parameter name="fifoDepth" value="16" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONMM_WRITE" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="true" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="true" />
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
 </module>
 <module
   kind="altera_avalon_fifo"
   version="13.0.1.99.2"
   enabled="0"
   name="fifo_5_to_3">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="8" />
  <parameter name="errorWidth" value="8" />
  <parameter name="fifoDepth" value="16" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONMM_WRITE" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="true" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="true" />
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
 </module>
 <module
   kind="altera_avalon_fifo"
   version="13.0.1.99.2"
   enabled="0"
   name="fifo_5_to_4">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="8" />
  <parameter name="errorWidth" value="8" />
  <parameter name="fifoDepth" value="16" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONMM_WRITE" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="true" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="true" />
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
 </module>
 <module
   kind="altera_avalon_fifo"
   version="13.0.1.99.2"
   enabled="0"
   name="fifo_5_to_6">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="8" />
  <parameter name="errorWidth" value="8" />
  <parameter name="fifoDepth" value="16" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONMM_WRITE" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="true" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="true" />
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
 </module>
 <module
   kind="altera_avalon_fifo"
   version="13.0.1.99.2"
   enabled="0"
   name="fifo_5_to_7">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="8" />
  <parameter name="errorWidth" value="8" />
  <parameter name="fifoDepth" value="16" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONMM_WRITE" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="true" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="true" />
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
 </module>
 <module
   kind="altera_avalon_fifo"
   version="13.0.1.99.2"
   enabled="0"
   name="fifo_6_to_0">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="8" />
  <parameter name="errorWidth" value="8" />
  <parameter name="fifoDepth" value="16" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONMM_WRITE" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="true" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="true" />
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
 </module>
 <module
   kind="altera_avalon_fifo"
   version="13.0.1.99.2"
   enabled="0"
   name="fifo_6_to_1">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="8" />
  <parameter name="errorWidth" value="8" />
  <parameter name="fifoDepth" value="16" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONMM_WRITE" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="true" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="true" />
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
 </module>
 <module
   kind="altera_avalon_fifo"
   version="13.0.1.99.2"
   enabled="0"
   name="fifo_6_to_2">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="8" />
  <parameter name="errorWidth" value="8" />
  <parameter name="fifoDepth" value="16" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONMM_WRITE" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="true" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="true" />
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
 </module>
 <module
   kind="altera_avalon_fifo"
   version="13.0.1.99.2"
   enabled="0"
   name="fifo_6_to_3">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="8" />
  <parameter name="errorWidth" value="8" />
  <parameter name="fifoDepth" value="16" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONMM_WRITE" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="true" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="true" />
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
 </module>
 <module
   kind="altera_avalon_fifo"
   version="13.0.1.99.2"
   enabled="0"
   name="fifo_6_to_4">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="8" />
  <parameter name="errorWidth" value="8" />
  <parameter name="fifoDepth" value="16" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONMM_WRITE" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="true" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="true" />
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
 </module>
 <module
   kind="altera_avalon_fifo"
   version="13.0.1.99.2"
   enabled="0"
   name="fifo_6_to_5">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="8" />
  <parameter name="errorWidth" value="8" />
  <parameter name="fifoDepth" value="16" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONMM_WRITE" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="true" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="true" />
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
 </module>
 <module
   kind="altera_avalon_fifo"
   version="13.0.1.99.2"
   enabled="0"
   name="fifo_6_to_7">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="8" />
  <parameter name="errorWidth" value="8" />
  <parameter name="fifoDepth" value="16" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONMM_WRITE" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="true" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="true" />
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
 </module>
 <module
   kind="altera_avalon_fifo"
   version="13.0.1.99.2"
   enabled="0"
   name="fifo_7_to_0">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="8" />
  <parameter name="errorWidth" value="8" />
  <parameter name="fifoDepth" value="16" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONMM_WRITE" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="true" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="true" />
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
 </module>
 <module
   kind="altera_avalon_fifo"
   version="13.0.1.99.2"
   enabled="0"
   name="fifo_7_to_1">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="8" />
  <parameter name="errorWidth" value="8" />
  <parameter name="fifoDepth" value="16" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONMM_WRITE" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="true" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="true" />
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
 </module>
 <module
   kind="altera_avalon_fifo"
   version="13.0.1.99.2"
   enabled="0"
   name="fifo_7_to_2">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="8" />
  <parameter name="errorWidth" value="8" />
  <parameter name="fifoDepth" value="16" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONMM_WRITE" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="true" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="true" />
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
 </module>
 <module
   kind="altera_avalon_fifo"
   version="13.0.1.99.2"
   enabled="0"
   name="fifo_7_to_3">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="8" />
  <parameter name="errorWidth" value="8" />
  <parameter name="fifoDepth" value="16" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONMM_WRITE" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="true" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="true" />
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
 </module>
 <module
   kind="altera_avalon_fifo"
   version="13.0.1.99.2"
   enabled="0"
   name="fifo_7_to_4">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="8" />
  <parameter name="errorWidth" value="8" />
  <parameter name="fifoDepth" value="16" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONMM_WRITE" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="true" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="true" />
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
 </module>
 <module
   kind="altera_avalon_fifo"
   version="13.0.1.99.2"
   enabled="0"
   name="fifo_7_to_5">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="8" />
  <parameter name="errorWidth" value="8" />
  <parameter name="fifoDepth" value="16" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONMM_WRITE" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="true" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="true" />
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
 </module>
 <module
   kind="altera_avalon_fifo"
   version="13.0.1.99.2"
   enabled="0"
   name="fifo_7_to_6">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="8" />
  <parameter name="errorWidth" value="8" />
  <parameter name="fifoDepth" value="16" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONMM_WRITE" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="true" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="true" />
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
 </module>
 <module
   kind="altera_avalon_performance_counter"
   version="13.0.1.99.2"
   enabled="1"
   name="performance_counter_0">
  <parameter name="numberOfSections" value="7" />
 </module>
 <module
   kind="altera_avalon_performance_counter"
   version="13.0.1.99.2"
   enabled="1"
   name="performance_counter_1">
  <parameter name="numberOfSections" value="7" />
 </module>
 <module
   kind="altera_avalon_performance_counter"
   version="13.0.1.99.2"
   enabled="0"
   name="performance_counter_2">
  <parameter name="numberOfSections" value="7" />
 </module>
 <module
   kind="altera_avalon_performance_counter"
   version="13.0.1.99.2"
   enabled="0"
   name="performance_counter_3">
  <parameter name="numberOfSections" value="7" />
 </module>
 <module
   kind="altera_avalon_performance_counter"
   version="13.0.1.99.2"
   enabled="0"
   name="performance_counter_4">
  <parameter name="numberOfSections" value="7" />
 </module>
 <module
   kind="altera_avalon_performance_counter"
   version="13.0.1.99.2"
   enabled="0"
   name="performance_counter_5">
  <parameter name="numberOfSections" value="7" />
 </module>
 <module
   kind="altera_avalon_performance_counter"
   version="13.0.1.99.2"
   enabled="0"
   name="performance_counter_6">
  <parameter name="numberOfSections" value="7" />
 </module>
 <module
   kind="altera_avalon_performance_counter"
   version="13.0.1.99.2"
   enabled="0"
   name="performance_counter_7">
  <parameter name="numberOfSections" value="7" />
 </module>
 <module
   kind="altera_avalon_timer"
   version="13.0.1.99.2"
   enabled="1"
   name="timer_0_1">
  <parameter name="alwaysRun" value="false" />
  <parameter name="counterSize" value="32" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="period" value="1" />
  <parameter name="periodUnits" value="MSEC" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="systemFrequency" value="50000000" />
 </module>
 <module
   kind="altera_avalon_timer"
   version="13.0.1.99.2"
   enabled="1"
   name="timer_1_1">
  <parameter name="alwaysRun" value="false" />
  <parameter name="counterSize" value="32" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="period" value="1" />
  <parameter name="periodUnits" value="MSEC" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="systemFrequency" value="50000000" />
 </module>
 <module
   kind="altera_avalon_timer"
   version="13.0.1.99.2"
   enabled="0"
   name="timer_2_1">
  <parameter name="alwaysRun" value="false" />
  <parameter name="counterSize" value="32" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="period" value="1" />
  <parameter name="periodUnits" value="MSEC" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="systemFrequency" value="50000000" />
 </module>
 <module
   kind="altera_avalon_timer"
   version="13.0.1.99.2"
   enabled="0"
   name="timer_3_1">
  <parameter name="alwaysRun" value="false" />
  <parameter name="counterSize" value="32" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="period" value="1" />
  <parameter name="periodUnits" value="MSEC" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="systemFrequency" value="50000000" />
 </module>
 <module
   kind="altera_avalon_timer"
   version="13.0.1.99.2"
   enabled="0"
   name="timer_4_1">
  <parameter name="alwaysRun" value="false" />
  <parameter name="counterSize" value="32" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="period" value="1" />
  <parameter name="periodUnits" value="MSEC" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="systemFrequency" value="50000000" />
 </module>
 <module
   kind="altera_avalon_timer"
   version="13.0.1.99.2"
   enabled="0"
   name="timer_5_1">
  <parameter name="alwaysRun" value="false" />
  <parameter name="counterSize" value="32" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="period" value="1" />
  <parameter name="periodUnits" value="MSEC" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="systemFrequency" value="50000000" />
 </module>
 <module
   kind="altera_avalon_timer"
   version="13.0.1.99.2"
   enabled="0"
   name="timer_6_1">
  <parameter name="alwaysRun" value="false" />
  <parameter name="counterSize" value="32" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="period" value="1" />
  <parameter name="periodUnits" value="MSEC" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="systemFrequency" value="50000000" />
 </module>
 <module
   kind="altera_avalon_timer"
   version="13.0.1.99.2"
   enabled="0"
   name="timer_7_1">
  <parameter name="alwaysRun" value="false" />
  <parameter name="counterSize" value="32" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="period" value="1" />
  <parameter name="periodUnits" value="MSEC" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="systemFrequency" value="50000000" />
 </module>
 <module
   kind="altera_avalon_timer"
   version="13.0.1.99.2"
   enabled="1"
   name="timer_shared_1">
  <parameter name="alwaysRun" value="false" />
  <parameter name="counterSize" value="32" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="period" value="1" />
  <parameter name="periodUnits" value="MSEC" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="systemFrequency" value="50000000" />
 </module>
 <connection
   kind="interrupt"
   version="13.0"
   start="cpu_0.d_irq"
   end="timer_0_0.irq">
  <parameter name="irqNumber" value="0" />
 </connection>
 <connection
   kind="interrupt"
   version="13.0"
   start="cpu_0.d_irq"
   end="jtag_uart_0.irq">
  <parameter name="irqNumber" value="16" />
 </connection>
 <connection
   kind="interrupt"
   version="13.0"
   start="cpu_1.d_irq"
   end="timer_1_0.irq">
  <parameter name="irqNumber" value="0" />
 </connection>
 <connection
   kind="interrupt"
   version="13.0"
   start="cpu_1.d_irq"
   end="jtag_uart_1.irq">
  <parameter name="irqNumber" value="16" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_0.jtag_debug_module_reset"
   end="cpu_0.reset_n" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_0.jtag_debug_module_reset"
   end="onchip_memory_0.reset1" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_0.jtag_debug_module_reset"
   end="timer_0_0.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_0.jtag_debug_module_reset"
   end="jtag_uart_0.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_0.jtag_debug_module_reset"
   end="mutex_0.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_0.jtag_debug_module_reset"
   end="mutex_1.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_0.jtag_debug_module_reset"
   end="mutex_2.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_0.jtag_debug_module_reset"
   end="mutex_3.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_0.jtag_debug_module_reset"
   end="mutex_4.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_0.jtag_debug_module_reset"
   end="mutex_5.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_0.jtag_debug_module_reset"
   end="fifo_0_to_1.reset_in" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_0.jtag_debug_module_reset"
   end="fifo_1_to_0.reset_out" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_0.jtag_debug_module_reset"
   end="fifo_0_to_3.reset_in" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_0.jtag_debug_module_reset"
   end="fifo_0_to_2.reset_in" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_0.jtag_debug_module_reset"
   end="fifo_2_to_0.reset_out" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_0.jtag_debug_module_reset"
   end="fifo_3_to_0.reset_out" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_0.jtag_debug_module_reset"
   end="red_leds.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_0.jtag_debug_module_reset"
   end="green_leds.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_0.jtag_debug_module_reset"
   end="switches.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_0.jtag_debug_module_reset"
   end="onchip_shared.reset1" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_0.jtag_debug_module_reset"
   end="performance_counter.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_0.jtag_debug_module_reset"
   end="timer_shared_0.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_0.instruction_master"
   end="cpu_0.jtag_debug_module">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0800" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_0.data_master"
   end="cpu_0.jtag_debug_module">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0800" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_0.data_master"
   end="onchip_memory_0.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00010000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_0.instruction_master"
   end="onchip_memory_0.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00010000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_0.data_master"
   end="timer_0_0.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x12a0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_0.data_master"
   end="jtag_uart_0.avalon_jtag_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1320" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_0.data_master"
   end="mutex_0.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1318" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_0.data_master"
   end="mutex_1.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1310" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_0.data_master"
   end="mutex_2.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1308" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_0.data_master"
   end="mutex_3.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1300" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_0.data_master"
   end="mutex_4.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x12f8" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_0.data_master"
   end="mutex_5.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x12f0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_0.data_master"
   end="fifo_0_to_1.in">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x135c" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_0.data_master"
   end="fifo_0_to_1.in_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1280" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_0.data_master"
   end="fifo_0_to_2.in">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1358" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_0.data_master"
   end="fifo_0_to_2.in_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1260" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_0.data_master"
   end="fifo_0_to_3.in_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1240" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_0.data_master"
   end="fifo_0_to_3.in">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1354" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_0.data_master"
   end="fifo_1_to_0.out_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1220" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_0.data_master"
   end="fifo_1_to_0.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1350" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_0.data_master"
   end="fifo_2_to_0.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x134c" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_0.data_master"
   end="fifo_2_to_0.out_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1200" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_0.data_master"
   end="fifo_3_to_0.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1348" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_0.data_master"
   end="fifo_3_to_0.out_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x11e0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_0.data_master"
   end="red_leds.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x12e0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_0.data_master"
   end="green_leds.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x12d0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_0.data_master"
   end="switches.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x12c0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_0.data_master"
   end="onchip_shared.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00020000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_0.instruction_master"
   end="onchip_shared.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00020000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_0.data_master"
   end="performance_counter.control_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1080" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_0.data_master"
   end="timer_shared_0.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x11c0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_1.jtag_debug_module_reset"
   end="cpu_1.reset_n" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_1.jtag_debug_module_reset"
   end="onchip_memory_1.reset1" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_1.jtag_debug_module_reset"
   end="timer_1_0.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_1.jtag_debug_module_reset"
   end="jtag_uart_1.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_1.jtag_debug_module_reset"
   end="mutex_0.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_1.jtag_debug_module_reset"
   end="mutex_1.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_1.jtag_debug_module_reset"
   end="mutex_2.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_1.jtag_debug_module_reset"
   end="mutex_3.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_1.jtag_debug_module_reset"
   end="mutex_4.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_1.jtag_debug_module_reset"
   end="mutex_5.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_1.jtag_debug_module_reset"
   end="fifo_1_to_0.reset_in" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_1.jtag_debug_module_reset"
   end="fifo_1_to_2.reset_in" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_1.jtag_debug_module_reset"
   end="fifo_0_to_1.reset_out" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_1.jtag_debug_module_reset"
   end="fifo_1_to_3.reset_in" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_1.jtag_debug_module_reset"
   end="fifo_2_to_1.reset_out" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_1.jtag_debug_module_reset"
   end="fifo_3_to_1.reset_out" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_1.jtag_debug_module_reset"
   end="red_leds.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_1.jtag_debug_module_reset"
   end="green_leds.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_1.jtag_debug_module_reset"
   end="switches.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_1.jtag_debug_module_reset"
   end="onchip_shared.reset1" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_1.jtag_debug_module_reset"
   end="performance_counter.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_1.jtag_debug_module_reset"
   end="timer_shared_0.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_1.instruction_master"
   end="cpu_1.jtag_debug_module">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0800" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_1.data_master"
   end="cpu_1.jtag_debug_module">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0800" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_1.data_master"
   end="onchip_memory_1.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00010000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_1.instruction_master"
   end="onchip_memory_1.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00010000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_1.data_master"
   end="timer_1_0.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x12a0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_1.data_master"
   end="jtag_uart_1.avalon_jtag_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1320" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_1.data_master"
   end="mutex_0.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1318" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_1.data_master"
   end="mutex_1.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1310" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_1.data_master"
   end="mutex_2.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1308" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_1.data_master"
   end="mutex_3.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1300" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_1.data_master"
   end="mutex_4.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x12f8" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_1.data_master"
   end="mutex_5.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x12f0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_1.data_master"
   end="fifo_0_to_1.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x135c" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_1.data_master"
   end="fifo_0_to_1.out_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1280" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_1.data_master"
   end="fifo_1_to_0.in">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1358" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_1.data_master"
   end="fifo_1_to_0.in_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1260" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_1.data_master"
   end="fifo_1_to_2.in">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1354" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_1.data_master"
   end="fifo_1_to_2.in_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1240" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_1.data_master"
   end="fifo_1_to_3.in">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1350" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_1.data_master"
   end="fifo_1_to_3.in_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1220" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_1.data_master"
   end="fifo_2_to_1.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x134c" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_1.data_master"
   end="fifo_2_to_1.out_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1200" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_1.data_master"
   end="fifo_3_to_1.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1348" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_1.data_master"
   end="fifo_3_to_1.out_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x11e0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_1.data_master"
   end="red_leds.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x12e0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_1.data_master"
   end="green_leds.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x12d0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_1.data_master"
   end="switches.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x12c0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_1.data_master"
   end="onchip_shared.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00020000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_1.instruction_master"
   end="onchip_shared.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00020000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_1.data_master"
   end="performance_counter.control_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1080" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_1.data_master"
   end="timer_shared_0.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x11c0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_2.jtag_debug_module_reset"
   end="cpu_2.reset_n" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_2.jtag_debug_module_reset"
   end="onchip_memory_2.reset1" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_2.jtag_debug_module_reset"
   end="timer_2_0.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_2.jtag_debug_module_reset"
   end="jtag_uart_2.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_2.jtag_debug_module_reset"
   end="mutex_0.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_2.jtag_debug_module_reset"
   end="mutex_1.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_2.jtag_debug_module_reset"
   end="mutex_2.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_2.jtag_debug_module_reset"
   end="mutex_3.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_2.jtag_debug_module_reset"
   end="mutex_4.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_2.jtag_debug_module_reset"
   end="mutex_5.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_2.jtag_debug_module_reset"
   end="fifo_0_to_2.reset_out" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_2.jtag_debug_module_reset"
   end="fifo_1_to_2.reset_out" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_2.jtag_debug_module_reset"
   end="fifo_2_to_0.reset_in" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_2.jtag_debug_module_reset"
   end="fifo_2_to_1.reset_in" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_2.jtag_debug_module_reset"
   end="fifo_2_to_3.reset_in" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_2.jtag_debug_module_reset"
   end="fifo_3_to_2.reset_out" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_2.jtag_debug_module_reset"
   end="red_leds.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_2.jtag_debug_module_reset"
   end="green_leds.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_2.jtag_debug_module_reset"
   end="switches.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_2.jtag_debug_module_reset"
   end="onchip_shared.reset1" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_2.jtag_debug_module_reset"
   end="performance_counter.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_2.jtag_debug_module_reset"
   end="timer_shared_0.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_2.data_master"
   end="cpu_2.jtag_debug_module">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0800" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_2.instruction_master"
   end="cpu_2.jtag_debug_module">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0800" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_2.data_master"
   end="onchip_memory_2.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00010000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_2.instruction_master"
   end="onchip_memory_2.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00010000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_2.data_master"
   end="timer_2_0.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x12a0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_2.data_master"
   end="jtag_uart_2.avalon_jtag_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1320" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_2.data_master"
   end="mutex_0.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1318" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_2.data_master"
   end="mutex_1.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1310" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_2.data_master"
   end="mutex_2.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1308" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_2.data_master"
   end="mutex_3.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1300" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_2.data_master"
   end="mutex_4.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x12f8" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_2.data_master"
   end="mutex_5.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x12f0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_2.data_master"
   end="fifo_0_to_2.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x135c" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_2.data_master"
   end="fifo_0_to_2.out_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1280" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_2.data_master"
   end="fifo_1_to_2.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1358" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_2.data_master"
   end="fifo_1_to_2.out_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1260" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_2.data_master"
   end="fifo_2_to_0.in">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1354" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_2.data_master"
   end="fifo_2_to_0.in_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1240" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_2.data_master"
   end="fifo_2_to_1.in">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1350" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_2.data_master"
   end="fifo_2_to_1.in_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1220" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_2.data_master"
   end="fifo_2_to_3.in">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x134c" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_2.data_master"
   end="fifo_2_to_3.in_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1200" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_2.data_master"
   end="fifo_3_to_2.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1348" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_2.data_master"
   end="fifo_3_to_2.out_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x11e0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_2.data_master"
   end="red_leds.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x12e0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_2.data_master"
   end="green_leds.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x12d0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_2.data_master"
   end="switches.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x12c0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_2.data_master"
   end="onchip_shared.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00020000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_2.instruction_master"
   end="onchip_shared.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00020000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_2.data_master"
   end="performance_counter.control_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1080" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_2.data_master"
   end="timer_shared_0.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x11c0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_3.jtag_debug_module_reset"
   end="cpu_3.reset_n" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_3.jtag_debug_module_reset"
   end="onchip_memory_3.reset1" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_3.jtag_debug_module_reset"
   end="timer_3_0.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_3.jtag_debug_module_reset"
   end="jtag_uart_3.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_3.jtag_debug_module_reset"
   end="mutex_0.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_3.jtag_debug_module_reset"
   end="mutex_1.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_3.jtag_debug_module_reset"
   end="mutex_2.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_3.jtag_debug_module_reset"
   end="mutex_3.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_3.jtag_debug_module_reset"
   end="mutex_5.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_3.jtag_debug_module_reset"
   end="mutex_4.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_3.jtag_debug_module_reset"
   end="fifo_0_to_3.reset_out" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_3.jtag_debug_module_reset"
   end="fifo_1_to_3.reset_out" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_3.jtag_debug_module_reset"
   end="fifo_2_to_3.reset_out" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_3.jtag_debug_module_reset"
   end="fifo_3_to_0.reset_in" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_3.jtag_debug_module_reset"
   end="fifo_3_to_1.reset_in" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_3.jtag_debug_module_reset"
   end="fifo_3_to_2.reset_in" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_3.jtag_debug_module_reset"
   end="red_leds.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_3.jtag_debug_module_reset"
   end="green_leds.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_3.jtag_debug_module_reset"
   end="switches.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_3.jtag_debug_module_reset"
   end="onchip_shared.reset1" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_3.jtag_debug_module_reset"
   end="performance_counter.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_3.jtag_debug_module_reset"
   end="timer_shared_0.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_3.data_master"
   end="cpu_3.jtag_debug_module">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0800" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_3.instruction_master"
   end="cpu_3.jtag_debug_module">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0800" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_3.data_master"
   end="onchip_memory_3.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00010000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_3.instruction_master"
   end="onchip_memory_3.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00010000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_3.data_master"
   end="timer_3_0.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x12a0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_3.data_master"
   end="jtag_uart_3.avalon_jtag_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1320" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_3.data_master"
   end="mutex_0.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1318" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_3.data_master"
   end="mutex_1.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1310" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_3.data_master"
   end="mutex_2.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1308" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_3.data_master"
   end="mutex_3.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1300" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_3.data_master"
   end="mutex_4.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x12f8" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_3.data_master"
   end="mutex_5.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x12f0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_3.data_master"
   end="fifo_0_to_3.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x135c" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_3.data_master"
   end="fifo_0_to_3.out_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1280" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_3.data_master"
   end="fifo_1_to_3.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1358" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_3.data_master"
   end="fifo_1_to_3.out_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1260" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_3.data_master"
   end="fifo_2_to_3.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1354" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_3.data_master"
   end="fifo_2_to_3.out_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1240" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_3.data_master"
   end="fifo_3_to_0.in">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1350" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_3.data_master"
   end="fifo_3_to_0.in_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1220" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_3.data_master"
   end="fifo_3_to_1.in">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x134c" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_3.data_master"
   end="fifo_3_to_1.in_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1200" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_3.data_master"
   end="fifo_3_to_2.in">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1348" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_3.data_master"
   end="fifo_3_to_2.in_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x11e0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_3.data_master"
   end="red_leds.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x12e0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_3.data_master"
   end="green_leds.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x12d0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_3.data_master"
   end="switches.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x12c0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_3.data_master"
   end="onchip_shared.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00020000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_3.instruction_master"
   end="onchip_shared.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00020000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_3.data_master"
   end="performance_counter.control_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1080" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_3.data_master"
   end="timer_shared_0.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x11c0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="timer_shared_0.reset" />
 <connection kind="clock" version="13.0" start="clk.clk" end="timer_shared_0.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="performance_counter.reset" />
 <connection
   kind="clock"
   version="13.0"
   start="clk.clk"
   end="performance_counter.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="onchip_shared.reset1" />
 <connection kind="clock" version="13.0" start="clk.clk" end="onchip_shared.clk1" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="switches.reset" />
 <connection kind="clock" version="13.0" start="clk.clk" end="switches.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="green_leds.reset" />
 <connection kind="clock" version="13.0" start="clk.clk" end="green_leds.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="red_leds.reset" />
 <connection kind="clock" version="13.0" start="clk.clk" end="red_leds.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_3_to_2.reset_out" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_3_to_2.clk_out" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_3_to_2.reset_in" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_3_to_2.clk_in" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_3_to_1.reset_out" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_3_to_1.reset_in" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_3_to_1.clk_in" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_3_to_1.clk_out" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_3_to_0.reset_out" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_3_to_0.clk_out" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_3_to_0.reset_in" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_3_to_0.clk_in" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_2_to_3.reset_out" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_2_to_3.clk_out" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_2_to_3.reset_in" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_2_to_3.clk_in" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_2_to_1.reset_out" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_2_to_1.clk_out" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_2_to_1.reset_in" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_2_to_1.clk_in" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_2_to_0.reset_out" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_2_to_0.clk_out" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_2_to_0.reset_in" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_2_to_0.clk_in" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_1_to_3.reset_out" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_1_to_3.clk_out" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_1_to_3.reset_in" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_1_to_3.clk_in" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_1_to_2.reset_out" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_1_to_2.clk_out" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_1_to_2.reset_in" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_1_to_2.clk_in" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_1_to_0.reset_out" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_1_to_0.clk_out" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_1_to_0.reset_in" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_1_to_0.clk_in" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_0_to_3.reset_out" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_0_to_3.clk_out" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_0_to_3.reset_in" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_0_to_3.clk_in" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_0_to_2.reset_out" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_0_to_2.clk_out" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_0_to_2.reset_in" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_0_to_2.clk_in" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_0_to_1.reset_out" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_0_to_1.clk_out" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_0_to_1.reset_in" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_0_to_1.clk_in" />
 <connection kind="clock" version="13.0" start="clk.clk" end="mutex_5.clk" />
 <connection kind="reset" version="13.0" start="clk.clk_reset" end="mutex_5.reset" />
 <connection kind="clock" version="13.0" start="clk.clk" end="mutex_4.clk" />
 <connection kind="reset" version="13.0" start="clk.clk_reset" end="mutex_4.reset" />
 <connection kind="clock" version="13.0" start="clk.clk" end="mutex_3.clk" />
 <connection kind="clock" version="13.0" start="clk.clk" end="mutex_2.clk" />
 <connection kind="reset" version="13.0" start="clk.clk_reset" end="mutex_2.reset" />
 <connection kind="clock" version="13.0" start="clk.clk" end="mutex_1.clk" />
 <connection kind="reset" version="13.0" start="clk.clk_reset" end="mutex_1.reset" />
 <connection kind="clock" version="13.0" start="clk.clk" end="mutex_0.clk" />
 <connection kind="reset" version="13.0" start="clk.clk_reset" end="mutex_0.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="jtag_uart_3.reset" />
 <connection kind="clock" version="13.0" start="clk.clk" end="jtag_uart_3.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="timer_3_0.reset" />
 <connection kind="clock" version="13.0" start="clk.clk" end="timer_3_0.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="onchip_memory_3.reset1" />
 <connection
   kind="clock"
   version="13.0"
   start="clk.clk"
   end="onchip_memory_3.clk1" />
 <connection kind="reset" version="13.0" start="clk.clk_reset" end="cpu_3.reset_n" />
 <connection kind="clock" version="13.0" start="clk.clk" end="cpu_3.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="jtag_uart_2.reset" />
 <connection kind="clock" version="13.0" start="clk.clk" end="jtag_uart_2.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="timer_2_0.reset" />
 <connection kind="clock" version="13.0" start="clk.clk" end="timer_2_0.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="onchip_memory_2.reset1" />
 <connection
   kind="clock"
   version="13.0"
   start="clk.clk"
   end="onchip_memory_2.clk1" />
 <connection kind="reset" version="13.0" start="clk.clk_reset" end="cpu_2.reset_n" />
 <connection kind="clock" version="13.0" start="clk.clk" end="cpu_2.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="jtag_uart_1.reset" />
 <connection kind="clock" version="13.0" start="clk.clk" end="jtag_uart_1.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="timer_1_0.reset" />
 <connection kind="clock" version="13.0" start="clk.clk" end="timer_1_0.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="onchip_memory_1.reset1" />
 <connection
   kind="clock"
   version="13.0"
   start="clk.clk"
   end="onchip_memory_1.clk1" />
 <connection kind="reset" version="13.0" start="clk.clk_reset" end="cpu_1.reset_n" />
 <connection kind="clock" version="13.0" start="clk.clk" end="cpu_1.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="jtag_uart_0.reset" />
 <connection kind="clock" version="13.0" start="clk.clk" end="jtag_uart_0.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="timer_0_0.reset" />
 <connection kind="clock" version="13.0" start="clk.clk" end="timer_0_0.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="onchip_memory_0.reset1" />
 <connection
   kind="clock"
   version="13.0"
   start="clk.clk"
   end="onchip_memory_0.clk1" />
 <connection kind="reset" version="13.0" start="clk.clk_reset" end="cpu_0.reset_n" />
 <connection kind="clock" version="13.0" start="clk.clk" end="cpu_0.clk" />
 <connection
   kind="interrupt"
   version="13.0"
   start="cpu_2.d_irq"
   end="timer_2_0.irq">
  <parameter name="irqNumber" value="0" />
 </connection>
 <connection
   kind="interrupt"
   version="13.0"
   start="cpu_2.d_irq"
   end="jtag_uart_2.irq">
  <parameter name="irqNumber" value="16" />
 </connection>
 <connection
   kind="interrupt"
   version="13.0"
   start="cpu_3.d_irq"
   end="timer_3_0.irq">
  <parameter name="irqNumber" value="0" />
 </connection>
 <connection
   kind="interrupt"
   version="13.0"
   start="cpu_3.d_irq"
   end="jtag_uart_3.irq">
  <parameter name="irqNumber" value="16" />
 </connection>
 <connection
   kind="interrupt"
   version="13.0"
   start="cpu_0.d_irq"
   end="timer_shared_0.irq">
  <parameter name="irqNumber" value="2" />
 </connection>
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_0_to_4.clk_in" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_0_to_4.reset_in" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_0_to_4.clk_out" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_0_to_4.reset_out" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_0_to_5.clk_in" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_0_to_5.reset_in" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_0_to_5.reset_out" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_0_to_5.clk_out" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_0_to_6.reset_in" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_0_to_6.clk_in" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_0_to_6.clk_out" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_0_to_6.reset_out" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_0_to_7.clk_in" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_0_to_7.reset_in" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_0_to_7.reset_out" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_0_to_7.clk_out" />
 <connection kind="reset" version="13.0" start="clk.clk_reset" end="cpu_4.reset_n" />
 <connection kind="clock" version="13.0" start="clk.clk" end="cpu_4.clk" />
 <connection kind="clock" version="13.0" start="clk.clk" end="cpu_5.clk" />
 <connection kind="reset" version="13.0" start="clk.clk_reset" end="cpu_5.reset_n" />
 <connection kind="reset" version="13.0" start="clk.clk_reset" end="cpu_6.reset_n" />
 <connection kind="clock" version="13.0" start="clk.clk" end="cpu_6.clk" />
 <connection kind="reset" version="13.0" start="clk.clk_reset" end="cpu_7.reset_n" />
 <connection kind="clock" version="13.0" start="clk.clk" end="cpu_7.clk" />
 <connection
   kind="clock"
   version="13.0"
   start="clk.clk"
   end="onchip_memory_4.clk1" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="onchip_memory_4.reset1" />
 <connection kind="clock" version="13.0" start="clk.clk" end="timer_4_0.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="timer_4_0.reset" />
 <connection kind="clock" version="13.0" start="clk.clk" end="jtag_uart_4.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="jtag_uart_4.reset" />
 <connection
   kind="clock"
   version="13.0"
   start="clk.clk"
   end="onchip_memory_5.clk1" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="onchip_memory_5.reset1" />
 <connection kind="clock" version="13.0" start="clk.clk" end="timer_5_0.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="timer_5_0.reset" />
 <connection kind="clock" version="13.0" start="clk.clk" end="jtag_uart_5.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="jtag_uart_5.reset" />
 <connection
   kind="clock"
   version="13.0"
   start="clk.clk"
   end="onchip_memory_6.clk1" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="onchip_memory_6.reset1" />
 <connection kind="clock" version="13.0" start="clk.clk" end="timer_6_0.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="timer_6_0.reset" />
 <connection kind="clock" version="13.0" start="clk.clk" end="jtag_uart_6.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="jtag_uart_6.reset" />
 <connection
   kind="clock"
   version="13.0"
   start="clk.clk"
   end="onchip_memory_7.clk1" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="onchip_memory_7.reset1" />
 <connection kind="clock" version="13.0" start="clk.clk" end="timer_7_0.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="timer_7_0.reset" />
 <connection kind="clock" version="13.0" start="clk.clk" end="jtag_uart_7.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="jtag_uart_7.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_4.jtag_debug_module_reset"
   end="cpu_4.reset_n" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_4.data_master"
   end="cpu_4.jtag_debug_module">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0800" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_4.instruction_master"
   end="cpu_4.jtag_debug_module">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0800" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_4.data_master"
   end="onchip_memory_4.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00010000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_4.instruction_master"
   end="onchip_memory_4.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00010000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_4.jtag_debug_module_reset"
   end="onchip_memory_4.reset1" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_4.jtag_debug_module_reset"
   end="timer_4_0.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_4.data_master"
   end="timer_4_0.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x12a0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_4.data_master"
   end="jtag_uart_4.avalon_jtag_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1320" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_4.jtag_debug_module_reset"
   end="jtag_uart_4.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_5.jtag_debug_module_reset"
   end="cpu_5.reset_n" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_5.data_master"
   end="cpu_5.jtag_debug_module">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0800" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_5.instruction_master"
   end="cpu_5.jtag_debug_module">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0800" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_5.data_master"
   end="onchip_memory_5.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00010000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_5.instruction_master"
   end="onchip_memory_5.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00010000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_5.jtag_debug_module_reset"
   end="onchip_memory_5.reset1" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_5.jtag_debug_module_reset"
   end="timer_5_0.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_5.data_master"
   end="timer_5_0.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x12a0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_5.jtag_debug_module_reset"
   end="jtag_uart_5.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_5.data_master"
   end="jtag_uart_5.avalon_jtag_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1320" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_6.jtag_debug_module_reset"
   end="cpu_6.reset_n" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_6.data_master"
   end="cpu_6.jtag_debug_module">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0800" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_6.instruction_master"
   end="cpu_6.jtag_debug_module">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0800" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_6.jtag_debug_module_reset"
   end="onchip_memory_6.reset1" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_6.instruction_master"
   end="onchip_memory_6.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00010000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_6.data_master"
   end="onchip_memory_6.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00010000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_6.data_master"
   end="timer_6_0.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x12a0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_6.jtag_debug_module_reset"
   end="timer_6_0.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_6.jtag_debug_module_reset"
   end="jtag_uart_6.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_6.data_master"
   end="jtag_uart_6.avalon_jtag_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1320" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_7.jtag_debug_module_reset"
   end="cpu_7.reset_n" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_7.data_master"
   end="cpu_7.jtag_debug_module">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0800" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_7.instruction_master"
   end="cpu_7.jtag_debug_module">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0800" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_7.data_master"
   end="onchip_memory_7.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00010000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_7.instruction_master"
   end="onchip_memory_7.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00010000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_7.jtag_debug_module_reset"
   end="onchip_memory_7.reset1" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_7.jtag_debug_module_reset"
   end="timer_7_0.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_7.data_master"
   end="timer_7_0.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x12a0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_7.jtag_debug_module_reset"
   end="jtag_uart_7.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_7.data_master"
   end="jtag_uart_7.avalon_jtag_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1320" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_4.data_master"
   end="mutex_0.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1318" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_4.jtag_debug_module_reset"
   end="mutex_0.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_5.data_master"
   end="mutex_0.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1318" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_5.jtag_debug_module_reset"
   end="mutex_0.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_6.data_master"
   end="mutex_0.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1318" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_6.jtag_debug_module_reset"
   end="mutex_0.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_7.data_master"
   end="mutex_0.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1318" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_7.jtag_debug_module_reset"
   end="mutex_0.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_4.data_master"
   end="mutex_1.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1310" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_4.jtag_debug_module_reset"
   end="mutex_1.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_5.data_master"
   end="mutex_1.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1310" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_5.jtag_debug_module_reset"
   end="mutex_1.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_6.data_master"
   end="mutex_1.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1310" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_6.jtag_debug_module_reset"
   end="mutex_1.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_7.data_master"
   end="mutex_1.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1310" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_7.jtag_debug_module_reset"
   end="mutex_1.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_4.data_master"
   end="mutex_2.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1308" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_4.jtag_debug_module_reset"
   end="mutex_2.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_5.data_master"
   end="mutex_2.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1308" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_5.jtag_debug_module_reset"
   end="mutex_2.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_6.data_master"
   end="mutex_2.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1308" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_6.jtag_debug_module_reset"
   end="mutex_2.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_7.data_master"
   end="mutex_2.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1308" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_7.jtag_debug_module_reset"
   end="mutex_2.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_4.data_master"
   end="mutex_3.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1300" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_4.jtag_debug_module_reset"
   end="mutex_3.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_5.data_master"
   end="mutex_3.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1300" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_5.jtag_debug_module_reset"
   end="mutex_3.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_6.data_master"
   end="mutex_3.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1300" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_6.jtag_debug_module_reset"
   end="mutex_3.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_7.data_master"
   end="mutex_3.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1300" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_7.jtag_debug_module_reset"
   end="mutex_3.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_4.data_master"
   end="mutex_4.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x12f8" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_4.jtag_debug_module_reset"
   end="mutex_4.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_5.data_master"
   end="mutex_4.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x12f8" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_5.jtag_debug_module_reset"
   end="mutex_4.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_6.data_master"
   end="mutex_4.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x12f8" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_6.jtag_debug_module_reset"
   end="mutex_4.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_7.data_master"
   end="mutex_4.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x12f8" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_7.jtag_debug_module_reset"
   end="mutex_4.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_4.data_master"
   end="mutex_5.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x12f0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_4.jtag_debug_module_reset"
   end="mutex_5.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_5.data_master"
   end="mutex_5.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x12f0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_5.jtag_debug_module_reset"
   end="mutex_5.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_6.data_master"
   end="mutex_5.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x12f0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_6.jtag_debug_module_reset"
   end="mutex_5.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_7.data_master"
   end="mutex_5.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x12f0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_7.jtag_debug_module_reset"
   end="mutex_5.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_0.data_master"
   end="fifo_0_to_4.in">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1344" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_0.data_master"
   end="fifo_0_to_4.in_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x11a0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_0.data_master"
   end="fifo_0_to_5.in">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1340" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_0.data_master"
   end="fifo_0_to_5.in_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1180" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_0.data_master"
   end="fifo_0_to_6.in">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x133c" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_0.data_master"
   end="fifo_0_to_6.in_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1160" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_0.data_master"
   end="fifo_0_to_7.in">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1338" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_0.data_master"
   end="fifo_0_to_7.in_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1140" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_0.jtag_debug_module_reset"
   end="fifo_0_to_4.reset_in" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_0.jtag_debug_module_reset"
   end="fifo_0_to_5.reset_in" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_0.jtag_debug_module_reset"
   end="fifo_0_to_6.reset_in" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_0.jtag_debug_module_reset"
   end="fifo_0_to_7.reset_in" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_4.data_master"
   end="fifo_0_to_4.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x135c" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_4.data_master"
   end="fifo_0_to_4.out_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1280" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_4.jtag_debug_module_reset"
   end="fifo_0_to_4.reset_out" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_5.data_master"
   end="fifo_0_to_5.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x135c" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_5.data_master"
   end="fifo_0_to_5.out_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1280" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_5.jtag_debug_module_reset"
   end="fifo_0_to_5.reset_out" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_6.data_master"
   end="fifo_0_to_6.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x135c" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_6.data_master"
   end="fifo_0_to_6.out_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1280" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_6.jtag_debug_module_reset"
   end="fifo_0_to_6.reset_out" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_7.data_master"
   end="fifo_0_to_7.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x135c" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_7.data_master"
   end="fifo_0_to_7.out_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1280" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_7.jtag_debug_module_reset"
   end="fifo_0_to_7.reset_out" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_1_to_4.clk_in" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_1_to_4.reset_in" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_1_to_4.clk_out" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_1_to_4.reset_out" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_1_to_5.clk_in" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_1_to_5.reset_in" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_1_to_5.clk_out" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_1_to_5.reset_out" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_1_to_6.clk_in" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_1_to_6.reset_in" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_1_to_6.clk_out" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_1_to_6.reset_out" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_1_to_7.clk_in" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_1_to_7.reset_in" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_1_to_7.clk_out" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_1_to_7.reset_out" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_1.jtag_debug_module_reset"
   end="fifo_1_to_4.reset_in" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_1.data_master"
   end="fifo_1_to_4.in_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x11a0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_1.data_master"
   end="fifo_1_to_4.in">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1344" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_1.jtag_debug_module_reset"
   end="fifo_1_to_5.reset_in" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_1.data_master"
   end="fifo_1_to_5.in">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1340" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_1.data_master"
   end="fifo_1_to_5.in_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1180" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_1.jtag_debug_module_reset"
   end="fifo_1_to_6.reset_in" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_1.data_master"
   end="fifo_1_to_6.in">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x133c" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_1.data_master"
   end="fifo_1_to_6.in_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1160" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_1.jtag_debug_module_reset"
   end="fifo_1_to_7.reset_in" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_1.data_master"
   end="fifo_1_to_7.in">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1338" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_1.data_master"
   end="fifo_1_to_7.in_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1140" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_4.jtag_debug_module_reset"
   end="fifo_1_to_4.reset_out" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_4.data_master"
   end="fifo_1_to_4.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1358" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_4.data_master"
   end="fifo_1_to_4.out_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1260" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_5.jtag_debug_module_reset"
   end="fifo_1_to_5.reset_out" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_5.data_master"
   end="fifo_1_to_5.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1358" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_5.data_master"
   end="fifo_1_to_5.out_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1260" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_6.jtag_debug_module_reset"
   end="fifo_1_to_6.reset_out" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_6.data_master"
   end="fifo_1_to_6.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1358" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_6.data_master"
   end="fifo_1_to_6.out_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1260" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_7.jtag_debug_module_reset"
   end="fifo_1_to_7.reset_out" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_7.data_master"
   end="fifo_1_to_7.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1358" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_7.data_master"
   end="fifo_1_to_7.out_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1260" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_2_to_4.clk_in" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_2_to_4.reset_in" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_2_to_4.clk_out" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_2_to_4.reset_out" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_2_to_5.clk_in" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_2_to_5.clk_out" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_2_to_5.reset_out" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_2_to_6.clk_in" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_2_to_6.reset_in" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_2_to_6.reset_out" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_2_to_7.clk_in" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_2_to_7.reset_in" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_2_to_7.clk_out" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_2_to_7.reset_out" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_2_to_6.clk_out" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_2.jtag_debug_module_reset"
   end="fifo_2_to_4.reset_in" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_2.data_master"
   end="fifo_2_to_4.in">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1344" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_2.data_master"
   end="fifo_2_to_4.in_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x11a0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_2.jtag_debug_module_reset"
   end="fifo_2_to_5.reset_in" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_2.data_master"
   end="fifo_2_to_5.in">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1340" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_2.data_master"
   end="fifo_2_to_5.in_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1180" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_2.jtag_debug_module_reset"
   end="fifo_2_to_6.reset_in" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_2.data_master"
   end="fifo_2_to_6.in">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x133c" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_2.data_master"
   end="fifo_2_to_6.in_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1160" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_2.jtag_debug_module_reset"
   end="fifo_2_to_7.reset_in" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_2.data_master"
   end="fifo_2_to_7.in">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1338" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_2.data_master"
   end="fifo_2_to_7.in_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1140" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_4.jtag_debug_module_reset"
   end="fifo_2_to_4.reset_out" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_4.data_master"
   end="fifo_2_to_4.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1354" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_4.data_master"
   end="fifo_2_to_4.out_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1240" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_5.jtag_debug_module_reset"
   end="fifo_2_to_5.reset_out" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_5.data_master"
   end="fifo_2_to_5.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1354" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_5.data_master"
   end="fifo_2_to_5.out_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1240" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_6.jtag_debug_module_reset"
   end="fifo_2_to_6.reset_out" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_6.data_master"
   end="fifo_2_to_6.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1354" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_6.data_master"
   end="fifo_2_to_6.out_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1240" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_7.jtag_debug_module_reset"
   end="fifo_2_to_7.reset_out" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_7.data_master"
   end="fifo_2_to_7.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1354" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_7.data_master"
   end="fifo_2_to_7.out_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1240" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_3_to_4.clk_in" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_3_to_4.reset_in" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_3_to_4.clk_out" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_3_to_4.reset_out" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_3_to_5.clk_in" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_3_to_5.reset_in" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_3_to_5.clk_out" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_3_to_5.reset_out" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_3_to_6.clk_in" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_3_to_6.reset_in" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_3_to_6.clk_out" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_3_to_6.reset_out" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_3_to_7.clk_in" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_3_to_7.reset_in" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_3_to_7.clk_out" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_3_to_7.reset_out" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_3.jtag_debug_module_reset"
   end="fifo_3_to_4.reset_in" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_3.data_master"
   end="fifo_3_to_4.in">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1344" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_3.data_master"
   end="fifo_3_to_4.in_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x11a0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_3.jtag_debug_module_reset"
   end="fifo_3_to_5.reset_in" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_3.data_master"
   end="fifo_3_to_5.in">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1340" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_3.data_master"
   end="fifo_3_to_5.in_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1180" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_3.jtag_debug_module_reset"
   end="fifo_3_to_6.reset_in" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_3.data_master"
   end="fifo_3_to_6.in">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x133c" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_3.data_master"
   end="fifo_3_to_6.in_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1160" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_3.jtag_debug_module_reset"
   end="fifo_3_to_7.reset_in" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_3.data_master"
   end="fifo_3_to_7.in">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1338" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_3.data_master"
   end="fifo_3_to_7.in_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1140" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_4.jtag_debug_module_reset"
   end="fifo_3_to_4.reset_out" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_4.data_master"
   end="fifo_3_to_4.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1350" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_5.jtag_debug_module_reset"
   end="fifo_3_to_5.reset_out" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_5.data_master"
   end="fifo_3_to_5.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1350" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_5.data_master"
   end="fifo_3_to_5.out_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1220" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_4.data_master"
   end="fifo_3_to_4.out_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1220" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_6.jtag_debug_module_reset"
   end="fifo_3_to_6.reset_out" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_6.data_master"
   end="fifo_3_to_6.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1350" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_6.data_master"
   end="fifo_3_to_6.out_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1220" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_7.jtag_debug_module_reset"
   end="fifo_3_to_7.reset_out" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_7.data_master"
   end="fifo_3_to_7.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1350" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_7.data_master"
   end="fifo_3_to_7.out_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1220" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_4_to_0.clk_in" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_4_to_0.reset_in" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_4_to_0.clk_out" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_4_to_0.reset_out" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_4_to_1.clk_in" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_4_to_1.reset_in" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_4_to_1.clk_out" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_4_to_1.reset_out" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_4_to_2.clk_in" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_4_to_2.reset_in" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_4_to_2.clk_out" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_4_to_2.reset_out" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_4_to_3.reset_in" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_4_to_3.clk_out" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_4_to_3.reset_out" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_4_to_3.clk_in" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_4_to_5.clk_in" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_4_to_5.clk_out" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_4_to_5.reset_out" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_4_to_6.clk_in" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_4_to_6.reset_in" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_4_to_6.clk_out" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_4_to_6.reset_out" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_4_to_5.reset_in" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_4_to_7.clk_in" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_4_to_7.reset_in" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_4_to_7.clk_out" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_4_to_7.reset_out" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_4.jtag_debug_module_reset"
   end="fifo_4_to_0.reset_in" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_4.data_master"
   end="fifo_4_to_0.in">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x134c" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_4.data_master"
   end="fifo_4_to_0.in_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1200" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_4.jtag_debug_module_reset"
   end="fifo_4_to_1.reset_in" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_4.data_master"
   end="fifo_4_to_1.in">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1348" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_4.data_master"
   end="fifo_4_to_1.in_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x11e0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_4.jtag_debug_module_reset"
   end="fifo_4_to_2.reset_in" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_4.data_master"
   end="fifo_4_to_2.in">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1344" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_4.data_master"
   end="fifo_4_to_2.in_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x11a0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_4.jtag_debug_module_reset"
   end="fifo_4_to_3.reset_in" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_4.data_master"
   end="fifo_4_to_3.in">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1340" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_4.data_master"
   end="fifo_4_to_3.in_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1180" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_4.jtag_debug_module_reset"
   end="fifo_4_to_5.reset_in" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_4.data_master"
   end="fifo_4_to_5.in">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x133c" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_4.data_master"
   end="fifo_4_to_5.in_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1160" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_4.jtag_debug_module_reset"
   end="fifo_4_to_6.reset_in" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_4.data_master"
   end="fifo_4_to_6.in">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1338" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_4.data_master"
   end="fifo_4_to_6.in_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1140" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_4.jtag_debug_module_reset"
   end="fifo_4_to_7.reset_in" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_4.data_master"
   end="fifo_4_to_7.in">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1334" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_4.data_master"
   end="fifo_4_to_7.in_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1120" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_0.jtag_debug_module_reset"
   end="fifo_4_to_0.reset_out" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_0.data_master"
   end="fifo_4_to_0.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1334" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_0.data_master"
   end="fifo_4_to_0.out_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1120" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_1.jtag_debug_module_reset"
   end="fifo_4_to_1.reset_out" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_1.data_master"
   end="fifo_4_to_1.out_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1120" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_1.data_master"
   end="fifo_4_to_1.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1334" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_2.jtag_debug_module_reset"
   end="fifo_4_to_2.reset_out" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_2.data_master"
   end="fifo_4_to_2.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1334" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_2.data_master"
   end="fifo_4_to_2.out_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1120" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_3.jtag_debug_module_reset"
   end="fifo_4_to_3.reset_out" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_3.data_master"
   end="fifo_4_to_3.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1334" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_3.data_master"
   end="fifo_4_to_3.out_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1120" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_5.jtag_debug_module_reset"
   end="fifo_4_to_5.reset_out" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_5.data_master"
   end="fifo_4_to_5.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x134c" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_5.data_master"
   end="fifo_4_to_5.out_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1200" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_6.jtag_debug_module_reset"
   end="fifo_4_to_6.reset_out" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_6.data_master"
   end="fifo_4_to_6.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x134c" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_6.data_master"
   end="fifo_4_to_6.out_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1200" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_7.jtag_debug_module_reset"
   end="fifo_4_to_7.reset_out" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_7.data_master"
   end="fifo_4_to_7.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x134c" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_7.data_master"
   end="fifo_4_to_7.out_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1200" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_5_to_0.clk_in" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_5_to_0.reset_in" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_5_to_0.clk_out" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_5_to_0.reset_out" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_5_to_1.clk_in" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_5_to_1.reset_in" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_5_to_1.clk_out" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_5_to_1.reset_out" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_5_to_2.clk_in" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_5_to_2.reset_in" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_5_to_2.clk_out" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_5_to_2.reset_out" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_5_to_3.clk_in" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_5_to_3.reset_in" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_5_to_3.clk_out" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_5_to_3.reset_out" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_5_to_4.reset_in" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_5_to_4.clk_out" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_5_to_4.reset_out" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_5_to_6.clk_in" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_5_to_6.reset_in" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_5_to_6.clk_out" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_5_to_6.reset_out" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_5_to_7.clk_in" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_5_to_7.reset_in" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_5_to_7.clk_out" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_5_to_7.reset_out" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_5.data_master"
   end="fifo_5_to_0.in_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x11e0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_5.data_master"
   end="fifo_5_to_0.in">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1348" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_5.jtag_debug_module_reset"
   end="fifo_5_to_0.reset_in" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_5.jtag_debug_module_reset"
   end="fifo_5_to_1.reset_in" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_5.data_master"
   end="fifo_5_to_1.in">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1344" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_5.data_master"
   end="fifo_5_to_1.in_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x11a0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_5.jtag_debug_module_reset"
   end="fifo_5_to_2.reset_in" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_5.data_master"
   end="fifo_5_to_2.in">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1340" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_5.data_master"
   end="fifo_5_to_2.in_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1180" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_5.jtag_debug_module_reset"
   end="fifo_5_to_3.reset_in" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_5.data_master"
   end="fifo_5_to_3.in">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x133c" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_5.data_master"
   end="fifo_5_to_3.in_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1160" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_5.jtag_debug_module_reset"
   end="fifo_5_to_4.reset_in" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_5.data_master"
   end="fifo_5_to_4.in">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1338" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_5.data_master"
   end="fifo_5_to_4.in_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1140" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_5.jtag_debug_module_reset"
   end="fifo_5_to_6.reset_in" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_5.data_master"
   end="fifo_5_to_6.in">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1334" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_5.jtag_debug_module_reset"
   end="fifo_5_to_7.reset_in" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_5.data_master"
   end="fifo_5_to_7.in">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1330" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_5.data_master"
   end="fifo_5_to_7.in_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1120" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_5.data_master"
   end="fifo_5_to_6.in_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1100" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_0.jtag_debug_module_reset"
   end="fifo_5_to_0.reset_out" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_0.data_master"
   end="fifo_5_to_0.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1330" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_0.data_master"
   end="fifo_5_to_0.out_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1100" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_1.jtag_debug_module_reset"
   end="fifo_5_to_1.reset_out" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_1.data_master"
   end="fifo_5_to_1.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1330" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_1.data_master"
   end="fifo_5_to_1.out_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1100" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_2.jtag_debug_module_reset"
   end="fifo_5_to_2.reset_out" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_2.data_master"
   end="fifo_5_to_2.out_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1100" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_3.jtag_debug_module_reset"
   end="fifo_5_to_3.reset_out" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_3.data_master"
   end="fifo_5_to_3.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1330" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_3.data_master"
   end="fifo_5_to_3.out_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1100" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_2.data_master"
   end="fifo_5_to_2.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1330" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_4.jtag_debug_module_reset"
   end="fifo_5_to_4.reset_out" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_4.data_master"
   end="fifo_5_to_4.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1330" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_4.data_master"
   end="fifo_5_to_4.out_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1100" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_6.jtag_debug_module_reset"
   end="fifo_5_to_6.reset_out" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_6.data_master"
   end="fifo_5_to_6.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1348" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_6.data_master"
   end="fifo_5_to_6.out_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x11e0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_7.jtag_debug_module_reset"
   end="fifo_5_to_7.reset_out" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_7.data_master"
   end="fifo_5_to_7.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1348" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_7.data_master"
   end="fifo_5_to_7.out_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x11e0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_6_to_0.clk_in" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_6_to_0.reset_in" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_6_to_0.clk_out" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_6_to_0.reset_out" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_6_to_1.clk_in" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_6_to_1.reset_in" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_6_to_1.clk_out" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_6_to_1.reset_out" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_6_to_2.clk_in" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_6_to_2.reset_in" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_6_to_2.clk_out" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_6_to_2.reset_out" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_6_to_3.clk_in" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_6_to_3.reset_in" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_6_to_3.clk_out" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_6_to_3.reset_out" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_6_to_4.clk_in" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_6_to_4.reset_in" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_6_to_4.clk_out" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_6_to_4.reset_out" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_6_to_5.clk_in" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_6_to_5.reset_in" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_6_to_5.clk_out" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_6_to_7.clk_in" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_6_to_7.reset_in" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_6_to_7.clk_out" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_6_to_7.reset_out" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_6_to_5.reset_out" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_6.jtag_debug_module_reset"
   end="fifo_6_to_0.reset_in" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_6.data_master"
   end="fifo_6_to_0.in">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1344" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_6.data_master"
   end="fifo_6_to_0.in_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x11a0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_6.jtag_debug_module_reset"
   end="fifo_6_to_1.reset_in" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_6.data_master"
   end="fifo_6_to_1.in">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1340" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_6.data_master"
   end="fifo_6_to_1.in_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1180" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_6.jtag_debug_module_reset"
   end="fifo_6_to_2.reset_in" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_6.data_master"
   end="fifo_6_to_2.in">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x133c" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_6.data_master"
   end="fifo_6_to_2.in_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1160" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_6.jtag_debug_module_reset"
   end="fifo_6_to_3.reset_in" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_6.data_master"
   end="fifo_6_to_3.in">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1338" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_6.data_master"
   end="fifo_6_to_3.in_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1140" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_6.jtag_debug_module_reset"
   end="fifo_6_to_4.reset_in" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_6.data_master"
   end="fifo_6_to_4.in">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1334" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_6.data_master"
   end="fifo_6_to_4.in_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1120" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_6.jtag_debug_module_reset"
   end="fifo_6_to_5.reset_in" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_6.data_master"
   end="fifo_6_to_5.in">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1330" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_6.data_master"
   end="fifo_6_to_5.in_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1100" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_6.jtag_debug_module_reset"
   end="fifo_6_to_7.reset_in" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_6.data_master"
   end="fifo_6_to_7.in">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x132c" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_6.data_master"
   end="fifo_6_to_7.in_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x10e0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_0.jtag_debug_module_reset"
   end="fifo_6_to_0.reset_out" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_0.data_master"
   end="fifo_6_to_0.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x132c" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_0.data_master"
   end="fifo_6_to_0.out_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x10e0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_1.jtag_debug_module_reset"
   end="fifo_6_to_1.reset_out" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_1.data_master"
   end="fifo_6_to_1.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x132c" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_1.data_master"
   end="fifo_6_to_1.out_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x10e0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_2.jtag_debug_module_reset"
   end="fifo_6_to_2.reset_out" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_2.data_master"
   end="fifo_6_to_2.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x132c" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_2.data_master"
   end="fifo_6_to_2.out_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x10e0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_3.jtag_debug_module_reset"
   end="fifo_6_to_3.reset_out" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_3.data_master"
   end="fifo_6_to_3.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x132c" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_3.data_master"
   end="fifo_6_to_3.out_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x10e0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_4.jtag_debug_module_reset"
   end="fifo_6_to_4.reset_out" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_4.data_master"
   end="fifo_6_to_4.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x132c" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_4.data_master"
   end="fifo_6_to_4.out_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x10e0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_5.jtag_debug_module_reset"
   end="fifo_6_to_5.reset_out" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_5.data_master"
   end="fifo_6_to_5.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x132c" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_5.data_master"
   end="fifo_6_to_5.out_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x10e0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_7.jtag_debug_module_reset"
   end="fifo_6_to_7.reset_out" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_7.data_master"
   end="fifo_6_to_7.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1344" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_7.data_master"
   end="fifo_6_to_7.out_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x11a0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_7.jtag_debug_module_reset"
   end="fifo_7_to_0.reset_in" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_7.data_master"
   end="fifo_7_to_0.in">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1340" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_7.data_master"
   end="fifo_7_to_0.in_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1180" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_7.jtag_debug_module_reset"
   end="fifo_7_to_1.reset_in" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_7.data_master"
   end="fifo_7_to_1.in">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x133c" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_7.data_master"
   end="fifo_7_to_1.in_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1160" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_7.jtag_debug_module_reset"
   end="fifo_7_to_2.reset_in" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_7.data_master"
   end="fifo_7_to_2.in">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1338" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_7.data_master"
   end="fifo_7_to_2.in_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1140" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_7.jtag_debug_module_reset"
   end="fifo_7_to_3.reset_in" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_7.data_master"
   end="fifo_7_to_3.in_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1120" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_7.jtag_debug_module_reset"
   end="fifo_7_to_4.reset_in" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_7.data_master"
   end="fifo_7_to_4.in">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1334" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_7.data_master"
   end="fifo_7_to_4.in_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1100" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_7.jtag_debug_module_reset"
   end="fifo_7_to_5.reset_in" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_7.data_master"
   end="fifo_7_to_5.in">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1330" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_7.data_master"
   end="fifo_7_to_5.in_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x10e0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_7.jtag_debug_module_reset"
   end="fifo_7_to_6.reset_in" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_7.data_master"
   end="fifo_7_to_6.in">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x132c" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_7.data_master"
   end="fifo_7_to_6.in_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x10c0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_0.jtag_debug_module_reset"
   end="fifo_7_to_0.reset_out" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_0.data_master"
   end="fifo_7_to_0.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1328" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_0.data_master"
   end="fifo_7_to_0.out_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x10c0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_1.jtag_debug_module_reset"
   end="fifo_7_to_1.reset_out" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_1.data_master"
   end="fifo_7_to_1.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1328" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_1.data_master"
   end="fifo_7_to_1.out_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x10c0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_2.jtag_debug_module_reset"
   end="fifo_7_to_2.reset_out" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_2.data_master"
   end="fifo_7_to_2.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1328" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_2.data_master"
   end="fifo_7_to_2.out_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x10c0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_3.jtag_debug_module_reset"
   end="fifo_7_to_3.reset_out" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_3.data_master"
   end="fifo_7_to_3.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1328" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_3.data_master"
   end="fifo_7_to_3.out_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x10c0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_4.jtag_debug_module_reset"
   end="fifo_7_to_4.reset_out" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_4.data_master"
   end="fifo_7_to_4.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1328" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_4.data_master"
   end="fifo_7_to_4.out_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x10c0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_5.jtag_debug_module_reset"
   end="fifo_7_to_5.reset_out" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_5.data_master"
   end="fifo_7_to_5.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1328" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_5.data_master"
   end="fifo_7_to_5.out_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x10c0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_7.data_master"
   end="fifo_7_to_3.in">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1328" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_6.jtag_debug_module_reset"
   end="fifo_7_to_6.reset_out" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_6.data_master"
   end="fifo_7_to_6.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1328" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_6.data_master"
   end="fifo_7_to_6.out_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x10c0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_7_to_6.clk_out" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_7_to_6.reset_in" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_7_to_6.clk_in" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_7_to_5.reset_out" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_7_to_5.clk_out" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_7_to_5.reset_in" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_7_to_5.clk_in" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_7_to_4.reset_out" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_7_to_4.clk_out" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_7_to_4.reset_in" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_7_to_4.clk_in" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_7_to_3.reset_out" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_7_to_3.clk_out" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_7_to_3.reset_in" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_7_to_3.clk_in" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_7_to_2.reset_out" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_7_to_2.clk_out" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_7_to_2.reset_in" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_7_to_1.reset_out" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_7_to_1.clk_out" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_7_to_1.reset_in" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_7_to_1.clk_in" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_7_to_0.reset_in" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_7_to_0.clk_in" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_7_to_0.reset_out" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_7_to_0.clk_out" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_7_to_2.clk_in" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_7_to_6.reset_out" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fifo_5_to_4.clk_in" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fifo_2_to_5.reset_in" />
 <connection kind="reset" version="13.0" start="clk.clk_reset" end="mutex_3.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_4.data_master"
   end="red_leds.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x12e0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_4.jtag_debug_module_reset"
   end="red_leds.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_5.jtag_debug_module_reset"
   end="red_leds.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_6.data_master"
   end="red_leds.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x12e0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_6.jtag_debug_module_reset"
   end="red_leds.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_7.data_master"
   end="red_leds.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x12e0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_7.jtag_debug_module_reset"
   end="red_leds.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_5.data_master"
   end="red_leds.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x12e0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_4.data_master"
   end="green_leds.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x12d0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_4.jtag_debug_module_reset"
   end="green_leds.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_5.data_master"
   end="green_leds.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x12d0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_5.jtag_debug_module_reset"
   end="green_leds.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_6.data_master"
   end="green_leds.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x12d0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_6.jtag_debug_module_reset"
   end="green_leds.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_7.data_master"
   end="green_leds.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x12d0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_7.jtag_debug_module_reset"
   end="green_leds.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_4.data_master"
   end="switches.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x12c0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_4.jtag_debug_module_reset"
   end="switches.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_5.data_master"
   end="switches.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x12c0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_5.jtag_debug_module_reset"
   end="switches.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_6.data_master"
   end="switches.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x12c0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_6.jtag_debug_module_reset"
   end="switches.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_7.data_master"
   end="switches.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x12c0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_7.jtag_debug_module_reset"
   end="switches.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_4.data_master"
   end="onchip_shared.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00020000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_4.instruction_master"
   end="onchip_shared.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00020000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_4.jtag_debug_module_reset"
   end="onchip_shared.reset1" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_5.data_master"
   end="onchip_shared.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00020000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_5.instruction_master"
   end="onchip_shared.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00020000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_5.jtag_debug_module_reset"
   end="onchip_shared.reset1" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_6.data_master"
   end="onchip_shared.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00020000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_6.instruction_master"
   end="onchip_shared.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00020000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_6.jtag_debug_module_reset"
   end="onchip_shared.reset1" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_7.data_master"
   end="onchip_shared.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00020000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_7.jtag_debug_module_reset"
   end="onchip_shared.reset1" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_7.instruction_master"
   end="onchip_shared.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00020000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_4.data_master"
   end="timer_shared_0.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x11c0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_4.data_master"
   end="performance_counter.control_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1080" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_4.jtag_debug_module_reset"
   end="timer_shared_0.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_4.jtag_debug_module_reset"
   end="performance_counter.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_5.data_master"
   end="timer_shared_0.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x11c0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_5.data_master"
   end="performance_counter.control_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1080" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_5.jtag_debug_module_reset"
   end="timer_shared_0.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_5.jtag_debug_module_reset"
   end="performance_counter.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_6.data_master"
   end="timer_shared_0.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x11c0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_6.data_master"
   end="performance_counter.control_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1080" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_6.jtag_debug_module_reset"
   end="timer_shared_0.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_6.jtag_debug_module_reset"
   end="performance_counter.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_7.data_master"
   end="timer_shared_0.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x11c0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_7.data_master"
   end="performance_counter.control_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1080" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_7.jtag_debug_module_reset"
   end="performance_counter.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_7.jtag_debug_module_reset"
   end="timer_shared_0.reset" />
 <connection
   kind="interrupt"
   version="13.0"
   start="cpu_4.d_irq"
   end="timer_4_0.irq">
  <parameter name="irqNumber" value="0" />
 </connection>
 <connection
   kind="interrupt"
   version="13.0"
   start="cpu_4.d_irq"
   end="jtag_uart_4.irq">
  <parameter name="irqNumber" value="16" />
 </connection>
 <connection
   kind="interrupt"
   version="13.0"
   start="cpu_5.d_irq"
   end="timer_5_0.irq">
  <parameter name="irqNumber" value="0" />
 </connection>
 <connection
   kind="interrupt"
   version="13.0"
   start="cpu_5.d_irq"
   end="jtag_uart_5.irq">
  <parameter name="irqNumber" value="16" />
 </connection>
 <connection
   kind="interrupt"
   version="13.0"
   start="cpu_6.d_irq"
   end="timer_6_0.irq">
  <parameter name="irqNumber" value="0" />
 </connection>
 <connection
   kind="interrupt"
   version="13.0"
   start="cpu_6.d_irq"
   end="jtag_uart_6.irq">
  <parameter name="irqNumber" value="16" />
 </connection>
 <connection
   kind="interrupt"
   version="13.0"
   start="cpu_7.d_irq"
   end="timer_7_0.irq">
  <parameter name="irqNumber" value="0" />
 </connection>
 <connection
   kind="interrupt"
   version="13.0"
   start="cpu_7.d_irq"
   end="jtag_uart_7.irq">
  <parameter name="irqNumber" value="16" />
 </connection>
 <connection
   kind="interrupt"
   version="13.0"
   start="cpu_1.d_irq"
   end="timer_shared_0.irq">
  <parameter name="irqNumber" value="2" />
 </connection>
 <connection
   kind="clock"
   version="13.0"
   start="clk.clk"
   end="performance_counter_0.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="performance_counter_0.reset" />
 <connection
   kind="clock"
   version="13.0"
   start="clk.clk"
   end="performance_counter_1.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="performance_counter_1.reset" />
 <connection
   kind="clock"
   version="13.0"
   start="clk.clk"
   end="performance_counter_2.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="performance_counter_2.reset" />
 <connection
   kind="clock"
   version="13.0"
   start="clk.clk"
   end="performance_counter_3.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="performance_counter_3.reset" />
 <connection
   kind="clock"
   version="13.0"
   start="clk.clk"
   end="performance_counter_4.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="performance_counter_4.reset" />
 <connection
   kind="clock"
   version="13.0"
   start="clk.clk"
   end="performance_counter_5.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="performance_counter_5.reset" />
 <connection
   kind="clock"
   version="13.0"
   start="clk.clk"
   end="performance_counter_6.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="performance_counter_6.reset" />
 <connection
   kind="clock"
   version="13.0"
   start="clk.clk"
   end="performance_counter_7.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="performance_counter_7.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_0.data_master"
   end="performance_counter_0.control_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_0.jtag_debug_module_reset"
   end="performance_counter_0.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_1.data_master"
   end="performance_counter_1.control_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_1.jtag_debug_module_reset"
   end="performance_counter_1.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_2.data_master"
   end="performance_counter_2.control_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_2.jtag_debug_module_reset"
   end="performance_counter_2.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_3.data_master"
   end="performance_counter_3.control_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_3.jtag_debug_module_reset"
   end="performance_counter_3.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_4.data_master"
   end="performance_counter_4.control_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_4.jtag_debug_module_reset"
   end="performance_counter_4.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_5.data_master"
   end="performance_counter_5.control_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_5.jtag_debug_module_reset"
   end="performance_counter_5.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu_6.jtag_debug_module_reset"
   end="performance_counter_6.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_6.data_master"
   end="performance_counter_6.control_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_7.data_master"
   end="performance_counter_7.control_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_7.jtag_debug_module_reset"
   end="performance_counter_7.reset" />
 <connection kind="clock" version="13.0" start="clk.clk" end="timer_0_1.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="timer_0_1.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_0.data_master"
   end="timer_0_1.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x10a0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_0.jtag_debug_module_reset"
   end="timer_0_1.reset" />
 <connection
   kind="interrupt"
   version="13.0"
   start="cpu_0.d_irq"
   end="timer_0_1.irq">
  <parameter name="irqNumber" value="1" />
 </connection>
 <connection kind="clock" version="13.0" start="clk.clk" end="timer_1_1.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="timer_1_1.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_1.data_master"
   end="timer_1_1.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x10a0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_1.jtag_debug_module_reset"
   end="timer_1_1.reset" />
 <connection kind="clock" version="13.0" start="clk.clk" end="timer_2_1.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="timer_2_1.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_2.data_master"
   end="timer_2_1.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x10a0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_2.jtag_debug_module_reset"
   end="timer_2_1.reset" />
 <connection
   kind="interrupt"
   version="13.0"
   start="cpu_2.d_irq"
   end="timer_2_1.irq">
  <parameter name="irqNumber" value="1" />
 </connection>
 <connection
   kind="interrupt"
   version="13.0"
   start="cpu_1.d_irq"
   end="timer_1_1.irq">
  <parameter name="irqNumber" value="1" />
 </connection>
 <connection kind="clock" version="13.0" start="clk.clk" end="timer_3_1.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="timer_3_1.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_3.data_master"
   end="timer_3_1.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x10a0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_3.jtag_debug_module_reset"
   end="timer_3_1.reset" />
 <connection
   kind="interrupt"
   version="13.0"
   start="cpu_3.d_irq"
   end="timer_3_1.irq">
  <parameter name="irqNumber" value="1" />
 </connection>
 <connection kind="clock" version="13.0" start="clk.clk" end="timer_4_1.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="timer_4_1.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_4.data_master"
   end="timer_4_1.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x10a0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_4.jtag_debug_module_reset"
   end="timer_4_1.reset" />
 <connection
   kind="interrupt"
   version="13.0"
   start="cpu_4.d_irq"
   end="timer_4_1.irq">
  <parameter name="irqNumber" value="1" />
 </connection>
 <connection kind="clock" version="13.0" start="clk.clk" end="timer_5_1.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="timer_5_1.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_5.data_master"
   end="timer_5_1.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x10a0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_5.jtag_debug_module_reset"
   end="timer_5_1.reset" />
 <connection
   kind="interrupt"
   version="13.0"
   start="cpu_5.d_irq"
   end="timer_5_1.irq">
  <parameter name="irqNumber" value="1" />
 </connection>
 <connection kind="clock" version="13.0" start="clk.clk" end="timer_6_1.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="timer_6_1.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_6.data_master"
   end="timer_6_1.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x10a0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_6.jtag_debug_module_reset"
   end="timer_6_1.reset" />
 <connection
   kind="interrupt"
   version="13.0"
   start="cpu_6.d_irq"
   end="timer_6_1.irq">
  <parameter name="irqNumber" value="1" />
 </connection>
 <connection kind="clock" version="13.0" start="clk.clk" end="timer_7_1.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="timer_7_1.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_7.data_master"
   end="timer_7_1.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x10a0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_7.jtag_debug_module_reset"
   end="timer_7_1.reset" />
 <connection
   kind="interrupt"
   version="13.0"
   start="cpu_7.d_irq"
   end="timer_7_1.irq">
  <parameter name="irqNumber" value="1" />
 </connection>
 <connection kind="clock" version="13.0" start="clk.clk" end="timer_shared_1.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="timer_shared_1.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_0.data_master"
   end="timer_shared_1.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1080" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_0.jtag_debug_module_reset"
   end="timer_shared_1.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_1.data_master"
   end="timer_shared_1.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1080" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_1.jtag_debug_module_reset"
   end="timer_shared_1.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_2.data_master"
   end="timer_shared_1.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1080" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_2.jtag_debug_module_reset"
   end="timer_shared_1.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_3.data_master"
   end="timer_shared_1.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1080" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_3.jtag_debug_module_reset"
   end="timer_shared_1.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_4.data_master"
   end="timer_shared_1.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1080" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_4.jtag_debug_module_reset"
   end="timer_shared_1.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_5.data_master"
   end="timer_shared_1.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1080" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_5.jtag_debug_module_reset"
   end="timer_shared_1.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_6.data_master"
   end="timer_shared_1.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1080" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_6.jtag_debug_module_reset"
   end="timer_shared_1.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_7.data_master"
   end="timer_shared_1.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1080" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu_7.jtag_debug_module_reset"
   end="timer_shared_1.reset" />
 <connection
   kind="interrupt"
   version="13.0"
   start="cpu_0.d_irq"
   end="timer_shared_1.irq">
  <parameter name="irqNumber" value="3" />
 </connection>
 <connection
   kind="interrupt"
   version="13.0"
   start="cpu_1.d_irq"
   end="timer_shared_1.irq">
  <parameter name="irqNumber" value="3" />
 </connection>
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
