|Full_System_Copy
start => start.IN1
clk => clk.IN10
reset => reset.IN9
read_en[0] <= read_en[0].DB_MAX_OUTPUT_PORT_TYPE
read_en[1] <= read_en[1].DB_MAX_OUTPUT_PORT_TYPE
read_en[2] <= read_en[2].DB_MAX_OUTPUT_PORT_TYPE
read_en[3] <= read_en[3].DB_MAX_OUTPUT_PORT_TYPE
read_en[4] <= read_en[4].DB_MAX_OUTPUT_PORT_TYPE
read_en[5] <= read_en[5].DB_MAX_OUTPUT_PORT_TYPE
read_en[6] <= read_en[6].DB_MAX_OUTPUT_PORT_TYPE
read_en[7] <= read_en[7].DB_MAX_OUTPUT_PORT_TYPE
read_en[8] <= read_en[8].DB_MAX_OUTPUT_PORT_TYPE
read_en[9] <= read_en[9].DB_MAX_OUTPUT_PORT_TYPE
read_en[10] <= read_en[10].DB_MAX_OUTPUT_PORT_TYPE
read_en[11] <= read_en[11].DB_MAX_OUTPUT_PORT_TYPE
read_en[12] <= read_en[12].DB_MAX_OUTPUT_PORT_TYPE
read_en[13] <= read_en[13].DB_MAX_OUTPUT_PORT_TYPE
read_en[14] <= read_en[14].DB_MAX_OUTPUT_PORT_TYPE
read_en[15] <= read_en[15].DB_MAX_OUTPUT_PORT_TYPE
write_en[0] <= write_en[0].DB_MAX_OUTPUT_PORT_TYPE
write_en[1] <= write_en[1].DB_MAX_OUTPUT_PORT_TYPE
write_en[2] <= write_en[2].DB_MAX_OUTPUT_PORT_TYPE
write_en[3] <= write_en[3].DB_MAX_OUTPUT_PORT_TYPE
write_en[4] <= we[0].DB_MAX_OUTPUT_PORT_TYPE
write_en[5] <= we[1].DB_MAX_OUTPUT_PORT_TYPE
write_en[6] <= we[2].DB_MAX_OUTPUT_PORT_TYPE
write_en[7] <= we[3].DB_MAX_OUTPUT_PORT_TYPE
write_en[8] <= we[4].DB_MAX_OUTPUT_PORT_TYPE
write_en[9] <= we[5].DB_MAX_OUTPUT_PORT_TYPE
write_en[10] <= we[6].DB_MAX_OUTPUT_PORT_TYPE
write_en[11] <= we[7].DB_MAX_OUTPUT_PORT_TYPE
write_en[12] <= we[8].DB_MAX_OUTPUT_PORT_TYPE
write_en[13] <= we[9].DB_MAX_OUTPUT_PORT_TYPE
write_en[14] <= we[10].DB_MAX_OUTPUT_PORT_TYPE
write_en[15] <= write_en[15].DB_MAX_OUTPUT_PORT_TYPE
Zflag <= Zflag.DB_MAX_OUTPUT_PORT_TYPE
PC_Inc <= PC_Inc.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] <= opcode[0].DB_MAX_OUTPUT_PORT_TYPE
opcode[1] <= opcode[1].DB_MAX_OUTPUT_PORT_TYPE
opcode[2] <= opcode[2].DB_MAX_OUTPUT_PORT_TYPE
opcode[3] <= opcode[3].DB_MAX_OUTPUT_PORT_TYPE
opcode[4] <= opcode[4].DB_MAX_OUTPUT_PORT_TYPE
opcode[5] <= opcode[5].DB_MAX_OUTPUT_PORT_TYPE
opcode[6] <= opcode[6].DB_MAX_OUTPUT_PORT_TYPE
opcode[7] <= opcode[7].DB_MAX_OUTPUT_PORT_TYPE
opcode[8] <= opcode[8].DB_MAX_OUTPUT_PORT_TYPE
opcode[9] <= opcode[9].DB_MAX_OUTPUT_PORT_TYPE
opcode[10] <= opcode[10].DB_MAX_OUTPUT_PORT_TYPE
opcode[11] <= opcode[11].DB_MAX_OUTPUT_PORT_TYPE
alu_op[0] <= alu_op[0].DB_MAX_OUTPUT_PORT_TYPE
alu_op[1] <= alu_op[1].DB_MAX_OUTPUT_PORT_TYPE
alu_op[2] <= alu_op[2].DB_MAX_OUTPUT_PORT_TYPE
mem_write <= mem_write.DB_MAX_OUTPUT_PORT_TYPE
mem_read[0] <= mem_read[0].DB_MAX_OUTPUT_PORT_TYPE
mem_read[1] <= mem_read[1].DB_MAX_OUTPUT_PORT_TYPE
PC_to_AR[0] <= PC_to_AR[0].DB_MAX_OUTPUT_PORT_TYPE
PC_to_AR[1] <= PC_to_AR[1].DB_MAX_OUTPUT_PORT_TYPE
PC_to_AR[2] <= PC_to_AR[2].DB_MAX_OUTPUT_PORT_TYPE
PC_to_AR[3] <= PC_to_AR[3].DB_MAX_OUTPUT_PORT_TYPE
PC_to_AR[4] <= PC_to_AR[4].DB_MAX_OUTPUT_PORT_TYPE
PC_to_AR[5] <= PC_to_AR[5].DB_MAX_OUTPUT_PORT_TYPE
PC_to_AR[6] <= PC_to_AR[6].DB_MAX_OUTPUT_PORT_TYPE
PC_to_AR[7] <= PC_to_AR[7].DB_MAX_OUTPUT_PORT_TYPE
PC_to_AR[8] <= PC_to_AR[8].DB_MAX_OUTPUT_PORT_TYPE
PC_to_AR[9] <= PC_to_AR[9].DB_MAX_OUTPUT_PORT_TYPE
PC_to_AR[10] <= PC_to_AR[10].DB_MAX_OUTPUT_PORT_TYPE
PC_to_AR[11] <= PC_to_AR[11].DB_MAX_OUTPUT_PORT_TYPE
AR_to_mem[0] <= AR_to_mem[0].DB_MAX_OUTPUT_PORT_TYPE
AR_to_mem[1] <= AR_to_mem[1].DB_MAX_OUTPUT_PORT_TYPE
AR_to_mem[2] <= AR_to_mem[2].DB_MAX_OUTPUT_PORT_TYPE
AR_to_mem[3] <= AR_to_mem[3].DB_MAX_OUTPUT_PORT_TYPE
AR_to_mem[4] <= AR_to_mem[4].DB_MAX_OUTPUT_PORT_TYPE
AR_to_mem[5] <= AR_to_mem[5].DB_MAX_OUTPUT_PORT_TYPE
AR_to_mem[6] <= AR_to_mem[6].DB_MAX_OUTPUT_PORT_TYPE
AR_to_mem[7] <= AR_to_mem[7].DB_MAX_OUTPUT_PORT_TYPE
AR_to_mem[8] <= AR_to_mem[8].DB_MAX_OUTPUT_PORT_TYPE
AR_to_mem[9] <= AR_to_mem[9].DB_MAX_OUTPUT_PORT_TYPE
AR_to_mem[10] <= AR_to_mem[10].DB_MAX_OUTPUT_PORT_TYPE
AR_to_mem[11] <= AR_to_mem[11].DB_MAX_OUTPUT_PORT_TYPE
InsM_datain[0] <= InsM_datain[0].DB_MAX_OUTPUT_PORT_TYPE
InsM_datain[1] <= InsM_datain[1].DB_MAX_OUTPUT_PORT_TYPE
InsM_datain[2] <= InsM_datain[2].DB_MAX_OUTPUT_PORT_TYPE
InsM_datain[3] <= InsM_datain[3].DB_MAX_OUTPUT_PORT_TYPE
InsM_datain[4] <= InsM_datain[4].DB_MAX_OUTPUT_PORT_TYPE
InsM_datain[5] <= InsM_datain[5].DB_MAX_OUTPUT_PORT_TYPE
InsM_datain[6] <= InsM_datain[6].DB_MAX_OUTPUT_PORT_TYPE
InsM_datain[7] <= InsM_datain[7].DB_MAX_OUTPUT_PORT_TYPE
InsM_datain[8] <= InsM_datain[8].DB_MAX_OUTPUT_PORT_TYPE
InsM_datain[9] <= InsM_datain[9].DB_MAX_OUTPUT_PORT_TYPE
InsM_datain[10] <= InsM_datain[10].DB_MAX_OUTPUT_PORT_TYPE
InsM_datain[11] <= InsM_datain[11].DB_MAX_OUTPUT_PORT_TYPE
DR_out[0] <= DR_out[0].DB_MAX_OUTPUT_PORT_TYPE
DR_out[1] <= DR_out[1].DB_MAX_OUTPUT_PORT_TYPE
DR_out[2] <= DR_out[2].DB_MAX_OUTPUT_PORT_TYPE
DR_out[3] <= DR_out[3].DB_MAX_OUTPUT_PORT_TYPE
DR_out[4] <= DR_out[4].DB_MAX_OUTPUT_PORT_TYPE
DR_out[5] <= DR_out[5].DB_MAX_OUTPUT_PORT_TYPE
DR_out[6] <= DR_out[6].DB_MAX_OUTPUT_PORT_TYPE
DR_out[7] <= DR_out[7].DB_MAX_OUTPUT_PORT_TYPE
DR_out[8] <= DR_out[8].DB_MAX_OUTPUT_PORT_TYPE
DR_out[9] <= DR_out[9].DB_MAX_OUTPUT_PORT_TYPE
DR_out[10] <= DR_out[10].DB_MAX_OUTPUT_PORT_TYPE
DR_out[11] <= DR_out[11].DB_MAX_OUTPUT_PORT_TYPE
bus_dataout[0] <= bus_dataout[0].DB_MAX_OUTPUT_PORT_TYPE
bus_dataout[1] <= bus_dataout[1].DB_MAX_OUTPUT_PORT_TYPE
bus_dataout[2] <= bus_dataout[2].DB_MAX_OUTPUT_PORT_TYPE
bus_dataout[3] <= bus_dataout[3].DB_MAX_OUTPUT_PORT_TYPE
bus_dataout[4] <= bus_dataout[4].DB_MAX_OUTPUT_PORT_TYPE
bus_dataout[5] <= bus_dataout[5].DB_MAX_OUTPUT_PORT_TYPE
bus_dataout[6] <= bus_dataout[6].DB_MAX_OUTPUT_PORT_TYPE
bus_dataout[7] <= bus_dataout[7].DB_MAX_OUTPUT_PORT_TYPE
bus_dataout[8] <= bus_dataout[8].DB_MAX_OUTPUT_PORT_TYPE
bus_dataout[9] <= bus_dataout[9].DB_MAX_OUTPUT_PORT_TYPE
bus_dataout[10] <= bus_dataout[10].DB_MAX_OUTPUT_PORT_TYPE
bus_dataout[11] <= bus_dataout[11].DB_MAX_OUTPUT_PORT_TYPE
DM_datain[0] <= DM_datain[0].DB_MAX_OUTPUT_PORT_TYPE
DM_datain[1] <= DM_datain[1].DB_MAX_OUTPUT_PORT_TYPE
DM_datain[2] <= DM_datain[2].DB_MAX_OUTPUT_PORT_TYPE
DM_datain[3] <= DM_datain[3].DB_MAX_OUTPUT_PORT_TYPE
DM_datain[4] <= DM_datain[4].DB_MAX_OUTPUT_PORT_TYPE
DM_datain[5] <= DM_datain[5].DB_MAX_OUTPUT_PORT_TYPE
DM_datain[6] <= DM_datain[6].DB_MAX_OUTPUT_PORT_TYPE
DM_datain[7] <= DM_datain[7].DB_MAX_OUTPUT_PORT_TYPE
DM_datain[8] <= DM_datain[8].DB_MAX_OUTPUT_PORT_TYPE
DM_datain[9] <= DM_datain[9].DB_MAX_OUTPUT_PORT_TYPE
DM_datain[10] <= DM_datain[10].DB_MAX_OUTPUT_PORT_TYPE
DM_datain[11] <= DM_datain[11].DB_MAX_OUTPUT_PORT_TYPE
ALU_result[0] <= ALU_result[0].DB_MAX_OUTPUT_PORT_TYPE
ALU_result[1] <= ALU_result[1].DB_MAX_OUTPUT_PORT_TYPE
ALU_result[2] <= ALU_result[2].DB_MAX_OUTPUT_PORT_TYPE
ALU_result[3] <= ALU_result[3].DB_MAX_OUTPUT_PORT_TYPE
ALU_result[4] <= ALU_result[4].DB_MAX_OUTPUT_PORT_TYPE
ALU_result[5] <= ALU_result[5].DB_MAX_OUTPUT_PORT_TYPE
ALU_result[6] <= ALU_result[6].DB_MAX_OUTPUT_PORT_TYPE
ALU_result[7] <= ALU_result[7].DB_MAX_OUTPUT_PORT_TYPE
ALU_result[8] <= ALU_result[8].DB_MAX_OUTPUT_PORT_TYPE
ALU_result[9] <= ALU_result[9].DB_MAX_OUTPUT_PORT_TYPE
ALU_result[10] <= ALU_result[10].DB_MAX_OUTPUT_PORT_TYPE
ALU_result[11] <= ALU_result[11].DB_MAX_OUTPUT_PORT_TYPE
Register_file_out[0] <= Register_file_out[0].DB_MAX_OUTPUT_PORT_TYPE
Register_file_out[1] <= Register_file_out[1].DB_MAX_OUTPUT_PORT_TYPE
Register_file_out[2] <= Register_file_out[2].DB_MAX_OUTPUT_PORT_TYPE
Register_file_out[3] <= Register_file_out[3].DB_MAX_OUTPUT_PORT_TYPE
Register_file_out[4] <= Register_file_out[4].DB_MAX_OUTPUT_PORT_TYPE
Register_file_out[5] <= Register_file_out[5].DB_MAX_OUTPUT_PORT_TYPE
Register_file_out[6] <= Register_file_out[6].DB_MAX_OUTPUT_PORT_TYPE
Register_file_out[7] <= Register_file_out[7].DB_MAX_OUTPUT_PORT_TYPE
Register_file_out[8] <= Register_file_out[8].DB_MAX_OUTPUT_PORT_TYPE
Register_file_out[9] <= Register_file_out[9].DB_MAX_OUTPUT_PORT_TYPE
Register_file_out[10] <= Register_file_out[10].DB_MAX_OUTPUT_PORT_TYPE
Register_file_out[11] <= Register_file_out[11].DB_MAX_OUTPUT_PORT_TYPE
AC_out[0] <= AC_out[0].DB_MAX_OUTPUT_PORT_TYPE
AC_out[1] <= AC_out[1].DB_MAX_OUTPUT_PORT_TYPE
AC_out[2] <= AC_out[2].DB_MAX_OUTPUT_PORT_TYPE
AC_out[3] <= AC_out[3].DB_MAX_OUTPUT_PORT_TYPE
AC_out[4] <= AC_out[4].DB_MAX_OUTPUT_PORT_TYPE
AC_out[5] <= AC_out[5].DB_MAX_OUTPUT_PORT_TYPE
AC_out[6] <= AC_out[6].DB_MAX_OUTPUT_PORT_TYPE
AC_out[7] <= AC_out[7].DB_MAX_OUTPUT_PORT_TYPE
AC_out[8] <= AC_out[8].DB_MAX_OUTPUT_PORT_TYPE
AC_out[9] <= AC_out[9].DB_MAX_OUTPUT_PORT_TYPE
AC_out[10] <= AC_out[10].DB_MAX_OUTPUT_PORT_TYPE
AC_out[11] <= AC_out[11].DB_MAX_OUTPUT_PORT_TYPE


|Full_System_Copy|MemoryQ:MemoryQ_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|Full_System_Copy|MemoryQ:MemoryQ_inst|altsyncram:altsyncram_component
wren_a => altsyncram_6pm1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_6pm1:auto_generated.data_a[0]
data_a[1] => altsyncram_6pm1:auto_generated.data_a[1]
data_a[2] => altsyncram_6pm1:auto_generated.data_a[2]
data_a[3] => altsyncram_6pm1:auto_generated.data_a[3]
data_a[4] => altsyncram_6pm1:auto_generated.data_a[4]
data_a[5] => altsyncram_6pm1:auto_generated.data_a[5]
data_a[6] => altsyncram_6pm1:auto_generated.data_a[6]
data_a[7] => altsyncram_6pm1:auto_generated.data_a[7]
data_a[8] => altsyncram_6pm1:auto_generated.data_a[8]
data_a[9] => altsyncram_6pm1:auto_generated.data_a[9]
data_a[10] => altsyncram_6pm1:auto_generated.data_a[10]
data_a[11] => altsyncram_6pm1:auto_generated.data_a[11]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_6pm1:auto_generated.address_a[0]
address_a[1] => altsyncram_6pm1:auto_generated.address_a[1]
address_a[2] => altsyncram_6pm1:auto_generated.address_a[2]
address_a[3] => altsyncram_6pm1:auto_generated.address_a[3]
address_a[4] => altsyncram_6pm1:auto_generated.address_a[4]
address_a[5] => altsyncram_6pm1:auto_generated.address_a[5]
address_a[6] => altsyncram_6pm1:auto_generated.address_a[6]
address_a[7] => altsyncram_6pm1:auto_generated.address_a[7]
address_a[8] => altsyncram_6pm1:auto_generated.address_a[8]
address_a[9] => altsyncram_6pm1:auto_generated.address_a[9]
address_a[10] => altsyncram_6pm1:auto_generated.address_a[10]
address_a[11] => altsyncram_6pm1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6pm1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_6pm1:auto_generated.q_a[0]
q_a[1] <= altsyncram_6pm1:auto_generated.q_a[1]
q_a[2] <= altsyncram_6pm1:auto_generated.q_a[2]
q_a[3] <= altsyncram_6pm1:auto_generated.q_a[3]
q_a[4] <= altsyncram_6pm1:auto_generated.q_a[4]
q_a[5] <= altsyncram_6pm1:auto_generated.q_a[5]
q_a[6] <= altsyncram_6pm1:auto_generated.q_a[6]
q_a[7] <= altsyncram_6pm1:auto_generated.q_a[7]
q_a[8] <= altsyncram_6pm1:auto_generated.q_a[8]
q_a[9] <= altsyncram_6pm1:auto_generated.q_a[9]
q_a[10] <= altsyncram_6pm1:auto_generated.q_a[10]
q_a[11] <= altsyncram_6pm1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Full_System_Copy|MemoryQ:MemoryQ_inst|altsyncram:altsyncram_component|altsyncram_6pm1:auto_generated
address_a[0] => altsyncram_e3d2:altsyncram1.address_a[0]
address_a[1] => altsyncram_e3d2:altsyncram1.address_a[1]
address_a[2] => altsyncram_e3d2:altsyncram1.address_a[2]
address_a[3] => altsyncram_e3d2:altsyncram1.address_a[3]
address_a[4] => altsyncram_e3d2:altsyncram1.address_a[4]
address_a[5] => altsyncram_e3d2:altsyncram1.address_a[5]
address_a[6] => altsyncram_e3d2:altsyncram1.address_a[6]
address_a[7] => altsyncram_e3d2:altsyncram1.address_a[7]
address_a[8] => altsyncram_e3d2:altsyncram1.address_a[8]
address_a[9] => altsyncram_e3d2:altsyncram1.address_a[9]
address_a[10] => altsyncram_e3d2:altsyncram1.address_a[10]
address_a[11] => altsyncram_e3d2:altsyncram1.address_a[11]
clock0 => altsyncram_e3d2:altsyncram1.clock0
data_a[0] => altsyncram_e3d2:altsyncram1.data_a[0]
data_a[1] => altsyncram_e3d2:altsyncram1.data_a[1]
data_a[2] => altsyncram_e3d2:altsyncram1.data_a[2]
data_a[3] => altsyncram_e3d2:altsyncram1.data_a[3]
data_a[4] => altsyncram_e3d2:altsyncram1.data_a[4]
data_a[5] => altsyncram_e3d2:altsyncram1.data_a[5]
data_a[6] => altsyncram_e3d2:altsyncram1.data_a[6]
data_a[7] => altsyncram_e3d2:altsyncram1.data_a[7]
data_a[8] => altsyncram_e3d2:altsyncram1.data_a[8]
data_a[9] => altsyncram_e3d2:altsyncram1.data_a[9]
data_a[10] => altsyncram_e3d2:altsyncram1.data_a[10]
data_a[11] => altsyncram_e3d2:altsyncram1.data_a[11]
q_a[0] <= altsyncram_e3d2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_e3d2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_e3d2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_e3d2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_e3d2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_e3d2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_e3d2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_e3d2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_e3d2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_e3d2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_e3d2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_e3d2:altsyncram1.q_a[11]
wren_a => altsyncram_e3d2:altsyncram1.wren_a


|Full_System_Copy|MemoryQ:MemoryQ_inst|altsyncram:altsyncram_component|altsyncram_6pm1:auto_generated|altsyncram_e3d2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_a[11] => ram_block3a0.PORTAADDR11
address_a[11] => ram_block3a1.PORTAADDR11
address_a[11] => ram_block3a2.PORTAADDR11
address_a[11] => ram_block3a3.PORTAADDR11
address_a[11] => ram_block3a4.PORTAADDR11
address_a[11] => ram_block3a5.PORTAADDR11
address_a[11] => ram_block3a6.PORTAADDR11
address_a[11] => ram_block3a7.PORTAADDR11
address_a[11] => ram_block3a8.PORTAADDR11
address_a[11] => ram_block3a9.PORTAADDR11
address_a[11] => ram_block3a10.PORTAADDR11
address_a[11] => ram_block3a11.PORTAADDR11
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
address_b[11] => ram_block3a0.PORTBADDR11
address_b[11] => ram_block3a1.PORTBADDR11
address_b[11] => ram_block3a2.PORTBADDR11
address_b[11] => ram_block3a3.PORTBADDR11
address_b[11] => ram_block3a4.PORTBADDR11
address_b[11] => ram_block3a5.PORTBADDR11
address_b[11] => ram_block3a6.PORTBADDR11
address_b[11] => ram_block3a7.PORTBADDR11
address_b[11] => ram_block3a8.PORTBADDR11
address_b[11] => ram_block3a9.PORTBADDR11
address_b[11] => ram_block3a10.PORTBADDR11
address_b[11] => ram_block3a11.PORTBADDR11
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE


|Full_System_Copy|MemoryQ:MemoryQ_inst|altsyncram:altsyncram_component|altsyncram_6pm1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= ram_rom_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|Full_System_Copy|MemoryQ:MemoryQ_inst|altsyncram:altsyncram_component|altsyncram_6pm1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|Full_System_Copy|MemoryQ:MemoryQ_inst|altsyncram:altsyncram_component|altsyncram_6pm1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|Full_System_Copy|MemoryQ:MemoryQ_inst|altsyncram:altsyncram_component|altsyncram_6pm1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|Full_System_Copy|Ins_Memory:Ins_Memory_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|Full_System_Copy|Ins_Memory:Ins_Memory_inst|altsyncram:altsyncram_component
wren_a => altsyncram_j3n1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_j3n1:auto_generated.data_a[0]
data_a[1] => altsyncram_j3n1:auto_generated.data_a[1]
data_a[2] => altsyncram_j3n1:auto_generated.data_a[2]
data_a[3] => altsyncram_j3n1:auto_generated.data_a[3]
data_a[4] => altsyncram_j3n1:auto_generated.data_a[4]
data_a[5] => altsyncram_j3n1:auto_generated.data_a[5]
data_a[6] => altsyncram_j3n1:auto_generated.data_a[6]
data_a[7] => altsyncram_j3n1:auto_generated.data_a[7]
data_a[8] => altsyncram_j3n1:auto_generated.data_a[8]
data_a[9] => altsyncram_j3n1:auto_generated.data_a[9]
data_a[10] => altsyncram_j3n1:auto_generated.data_a[10]
data_a[11] => altsyncram_j3n1:auto_generated.data_a[11]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_j3n1:auto_generated.address_a[0]
address_a[1] => altsyncram_j3n1:auto_generated.address_a[1]
address_a[2] => altsyncram_j3n1:auto_generated.address_a[2]
address_a[3] => altsyncram_j3n1:auto_generated.address_a[3]
address_a[4] => altsyncram_j3n1:auto_generated.address_a[4]
address_a[5] => altsyncram_j3n1:auto_generated.address_a[5]
address_a[6] => altsyncram_j3n1:auto_generated.address_a[6]
address_a[7] => altsyncram_j3n1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_j3n1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_j3n1:auto_generated.q_a[0]
q_a[1] <= altsyncram_j3n1:auto_generated.q_a[1]
q_a[2] <= altsyncram_j3n1:auto_generated.q_a[2]
q_a[3] <= altsyncram_j3n1:auto_generated.q_a[3]
q_a[4] <= altsyncram_j3n1:auto_generated.q_a[4]
q_a[5] <= altsyncram_j3n1:auto_generated.q_a[5]
q_a[6] <= altsyncram_j3n1:auto_generated.q_a[6]
q_a[7] <= altsyncram_j3n1:auto_generated.q_a[7]
q_a[8] <= altsyncram_j3n1:auto_generated.q_a[8]
q_a[9] <= altsyncram_j3n1:auto_generated.q_a[9]
q_a[10] <= altsyncram_j3n1:auto_generated.q_a[10]
q_a[11] <= altsyncram_j3n1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Full_System_Copy|Ins_Memory:Ins_Memory_inst|altsyncram:altsyncram_component|altsyncram_j3n1:auto_generated
address_a[0] => altsyncram_lad2:altsyncram1.address_a[0]
address_a[1] => altsyncram_lad2:altsyncram1.address_a[1]
address_a[2] => altsyncram_lad2:altsyncram1.address_a[2]
address_a[3] => altsyncram_lad2:altsyncram1.address_a[3]
address_a[4] => altsyncram_lad2:altsyncram1.address_a[4]
address_a[5] => altsyncram_lad2:altsyncram1.address_a[5]
address_a[6] => altsyncram_lad2:altsyncram1.address_a[6]
address_a[7] => altsyncram_lad2:altsyncram1.address_a[7]
clock0 => altsyncram_lad2:altsyncram1.clock0
data_a[0] => altsyncram_lad2:altsyncram1.data_a[0]
data_a[1] => altsyncram_lad2:altsyncram1.data_a[1]
data_a[2] => altsyncram_lad2:altsyncram1.data_a[2]
data_a[3] => altsyncram_lad2:altsyncram1.data_a[3]
data_a[4] => altsyncram_lad2:altsyncram1.data_a[4]
data_a[5] => altsyncram_lad2:altsyncram1.data_a[5]
data_a[6] => altsyncram_lad2:altsyncram1.data_a[6]
data_a[7] => altsyncram_lad2:altsyncram1.data_a[7]
data_a[8] => altsyncram_lad2:altsyncram1.data_a[8]
data_a[9] => altsyncram_lad2:altsyncram1.data_a[9]
data_a[10] => altsyncram_lad2:altsyncram1.data_a[10]
data_a[11] => altsyncram_lad2:altsyncram1.data_a[11]
q_a[0] <= altsyncram_lad2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_lad2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_lad2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_lad2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_lad2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_lad2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_lad2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_lad2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_lad2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_lad2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_lad2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_lad2:altsyncram1.q_a[11]
wren_a => altsyncram_lad2:altsyncram1.wren_a


|Full_System_Copy|Ins_Memory:Ins_Memory_inst|altsyncram:altsyncram_component|altsyncram_j3n1:auto_generated|altsyncram_lad2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE


|Full_System_Copy|Ins_Memory:Ins_Memory_inst|altsyncram:altsyncram_component|altsyncram_j3n1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|Full_System_Copy|Ins_Memory:Ins_Memory_inst|altsyncram:altsyncram_component|altsyncram_j3n1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|Full_System_Copy|Ins_Memory:Ins_Memory_inst|altsyncram:altsyncram_component|altsyncram_j3n1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|Full_System_Copy|Ins_Memory:Ins_Memory_inst|altsyncram:altsyncram_component|altsyncram_j3n1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|Full_System_Copy|Register_File:RF_unit
read_en[0] => Equal0.IN0
read_en[0] => Equal1.IN10
read_en[0] => Equal2.IN10
read_en[0] => Equal3.IN10
read_en[0] => Equal4.IN10
read_en[0] => Equal5.IN10
read_en[0] => Equal6.IN10
read_en[0] => Equal7.IN10
read_en[0] => Equal8.IN10
read_en[0] => Equal9.IN10
read_en[0] => Equal10.IN10
read_en[1] => Equal0.IN10
read_en[1] => Equal1.IN0
read_en[1] => Equal2.IN9
read_en[1] => Equal3.IN9
read_en[1] => Equal4.IN9
read_en[1] => Equal5.IN9
read_en[1] => Equal6.IN9
read_en[1] => Equal7.IN9
read_en[1] => Equal8.IN9
read_en[1] => Equal9.IN9
read_en[1] => Equal10.IN9
read_en[2] => Equal0.IN9
read_en[2] => Equal1.IN9
read_en[2] => Equal2.IN0
read_en[2] => Equal3.IN8
read_en[2] => Equal4.IN8
read_en[2] => Equal5.IN8
read_en[2] => Equal6.IN8
read_en[2] => Equal7.IN8
read_en[2] => Equal8.IN8
read_en[2] => Equal9.IN8
read_en[2] => Equal10.IN8
read_en[3] => Equal0.IN8
read_en[3] => Equal1.IN8
read_en[3] => Equal2.IN8
read_en[3] => Equal3.IN0
read_en[3] => Equal4.IN7
read_en[3] => Equal5.IN7
read_en[3] => Equal6.IN7
read_en[3] => Equal7.IN7
read_en[3] => Equal8.IN7
read_en[3] => Equal9.IN7
read_en[3] => Equal10.IN7
read_en[4] => Equal0.IN7
read_en[4] => Equal1.IN7
read_en[4] => Equal2.IN7
read_en[4] => Equal3.IN7
read_en[4] => Equal4.IN0
read_en[4] => Equal5.IN6
read_en[4] => Equal6.IN6
read_en[4] => Equal7.IN6
read_en[4] => Equal8.IN6
read_en[4] => Equal9.IN6
read_en[4] => Equal10.IN6
read_en[5] => Equal0.IN6
read_en[5] => Equal1.IN6
read_en[5] => Equal2.IN6
read_en[5] => Equal3.IN6
read_en[5] => Equal4.IN6
read_en[5] => Equal5.IN0
read_en[5] => Equal6.IN5
read_en[5] => Equal7.IN5
read_en[5] => Equal8.IN5
read_en[5] => Equal9.IN5
read_en[5] => Equal10.IN5
read_en[6] => Equal0.IN5
read_en[6] => Equal1.IN5
read_en[6] => Equal2.IN5
read_en[6] => Equal3.IN5
read_en[6] => Equal4.IN5
read_en[6] => Equal5.IN5
read_en[6] => Equal6.IN0
read_en[6] => Equal7.IN4
read_en[6] => Equal8.IN4
read_en[6] => Equal9.IN4
read_en[6] => Equal10.IN4
read_en[7] => Equal0.IN4
read_en[7] => Equal1.IN4
read_en[7] => Equal2.IN4
read_en[7] => Equal3.IN4
read_en[7] => Equal4.IN4
read_en[7] => Equal5.IN4
read_en[7] => Equal6.IN4
read_en[7] => Equal7.IN0
read_en[7] => Equal8.IN3
read_en[7] => Equal9.IN3
read_en[7] => Equal10.IN3
read_en[8] => Equal0.IN3
read_en[8] => Equal1.IN3
read_en[8] => Equal2.IN3
read_en[8] => Equal3.IN3
read_en[8] => Equal4.IN3
read_en[8] => Equal5.IN3
read_en[8] => Equal6.IN3
read_en[8] => Equal7.IN3
read_en[8] => Equal8.IN0
read_en[8] => Equal9.IN2
read_en[8] => Equal10.IN2
read_en[9] => Equal0.IN2
read_en[9] => Equal1.IN2
read_en[9] => Equal2.IN2
read_en[9] => Equal3.IN2
read_en[9] => Equal4.IN2
read_en[9] => Equal5.IN2
read_en[9] => Equal6.IN2
read_en[9] => Equal7.IN2
read_en[9] => Equal8.IN2
read_en[9] => Equal9.IN0
read_en[9] => Equal10.IN1
read_en[10] => Equal0.IN1
read_en[10] => Equal1.IN1
read_en[10] => Equal2.IN1
read_en[10] => Equal3.IN1
read_en[10] => Equal4.IN1
read_en[10] => Equal5.IN1
read_en[10] => Equal6.IN1
read_en[10] => Equal7.IN1
read_en[10] => Equal8.IN1
read_en[10] => Equal9.IN1
read_en[10] => Equal10.IN0
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[0] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[1] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[2] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[3] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[4] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[5] => reg_set.OUTPUTSELECT
write_en[6] => reg_set.OUTPUTSELECT
write_en[6] => reg_set.OUTPUTSELECT
write_en[6] => reg_set.OUTPUTSELECT
write_en[6] => reg_set.OUTPUTSELECT
write_en[6] => reg_set.OUTPUTSELECT
write_en[6] => reg_set.OUTPUTSELECT
write_en[6] => reg_set.OUTPUTSELECT
write_en[6] => reg_set.OUTPUTSELECT
write_en[6] => reg_set.OUTPUTSELECT
write_en[6] => reg_set.OUTPUTSELECT
write_en[6] => reg_set.OUTPUTSELECT
write_en[6] => reg_set.OUTPUTSELECT
write_en[6] => reg_set.OUTPUTSELECT
write_en[6] => reg_set.OUTPUTSELECT
write_en[6] => reg_set.OUTPUTSELECT
write_en[6] => reg_set.OUTPUTSELECT
write_en[6] => reg_set.OUTPUTSELECT
write_en[6] => reg_set.OUTPUTSELECT
write_en[6] => reg_set.OUTPUTSELECT
write_en[6] => reg_set.OUTPUTSELECT
write_en[6] => reg_set.OUTPUTSELECT
write_en[6] => reg_set.OUTPUTSELECT
write_en[6] => reg_set.OUTPUTSELECT
write_en[6] => reg_set.OUTPUTSELECT
write_en[6] => reg_set.OUTPUTSELECT
write_en[6] => reg_set.OUTPUTSELECT
write_en[6] => reg_set.OUTPUTSELECT
write_en[6] => reg_set.OUTPUTSELECT
write_en[6] => reg_set.OUTPUTSELECT
write_en[6] => reg_set.OUTPUTSELECT
write_en[6] => reg_set.OUTPUTSELECT
write_en[6] => reg_set.OUTPUTSELECT
write_en[6] => reg_set.OUTPUTSELECT
write_en[6] => reg_set.OUTPUTSELECT
write_en[6] => reg_set.OUTPUTSELECT
write_en[6] => reg_set.OUTPUTSELECT
write_en[6] => reg_set.OUTPUTSELECT
write_en[6] => reg_set.OUTPUTSELECT
write_en[6] => reg_set.OUTPUTSELECT
write_en[6] => reg_set.OUTPUTSELECT
write_en[6] => reg_set.OUTPUTSELECT
write_en[6] => reg_set.OUTPUTSELECT
write_en[6] => reg_set.OUTPUTSELECT
write_en[6] => reg_set.OUTPUTSELECT
write_en[6] => reg_set.OUTPUTSELECT
write_en[6] => reg_set.OUTPUTSELECT
write_en[6] => reg_set.OUTPUTSELECT
write_en[6] => reg_set.OUTPUTSELECT
write_en[6] => reg_set.OUTPUTSELECT
write_en[6] => reg_set.OUTPUTSELECT
write_en[6] => reg_set.OUTPUTSELECT
write_en[6] => reg_set.OUTPUTSELECT
write_en[6] => reg_set.OUTPUTSELECT
write_en[6] => reg_set.OUTPUTSELECT
write_en[6] => reg_set.OUTPUTSELECT
write_en[6] => reg_set.OUTPUTSELECT
write_en[6] => reg_set.OUTPUTSELECT
write_en[6] => reg_set.OUTPUTSELECT
write_en[6] => reg_set.OUTPUTSELECT
write_en[6] => reg_set.OUTPUTSELECT
write_en[7] => reg_set.OUTPUTSELECT
write_en[7] => reg_set.OUTPUTSELECT
write_en[7] => reg_set.OUTPUTSELECT
write_en[7] => reg_set.OUTPUTSELECT
write_en[7] => reg_set.OUTPUTSELECT
write_en[7] => reg_set.OUTPUTSELECT
write_en[7] => reg_set.OUTPUTSELECT
write_en[7] => reg_set.OUTPUTSELECT
write_en[7] => reg_set.OUTPUTSELECT
write_en[7] => reg_set.OUTPUTSELECT
write_en[7] => reg_set.OUTPUTSELECT
write_en[7] => reg_set.OUTPUTSELECT
write_en[7] => reg_set.OUTPUTSELECT
write_en[7] => reg_set.OUTPUTSELECT
write_en[7] => reg_set.OUTPUTSELECT
write_en[7] => reg_set.OUTPUTSELECT
write_en[7] => reg_set.OUTPUTSELECT
write_en[7] => reg_set.OUTPUTSELECT
write_en[7] => reg_set.OUTPUTSELECT
write_en[7] => reg_set.OUTPUTSELECT
write_en[7] => reg_set.OUTPUTSELECT
write_en[7] => reg_set.OUTPUTSELECT
write_en[7] => reg_set.OUTPUTSELECT
write_en[7] => reg_set.OUTPUTSELECT
write_en[7] => reg_set.OUTPUTSELECT
write_en[7] => reg_set.OUTPUTSELECT
write_en[7] => reg_set.OUTPUTSELECT
write_en[7] => reg_set.OUTPUTSELECT
write_en[7] => reg_set.OUTPUTSELECT
write_en[7] => reg_set.OUTPUTSELECT
write_en[7] => reg_set.OUTPUTSELECT
write_en[7] => reg_set.OUTPUTSELECT
write_en[7] => reg_set.OUTPUTSELECT
write_en[7] => reg_set.OUTPUTSELECT
write_en[7] => reg_set.OUTPUTSELECT
write_en[7] => reg_set.OUTPUTSELECT
write_en[7] => reg_set.OUTPUTSELECT
write_en[7] => reg_set.OUTPUTSELECT
write_en[7] => reg_set.OUTPUTSELECT
write_en[7] => reg_set.OUTPUTSELECT
write_en[7] => reg_set.OUTPUTSELECT
write_en[7] => reg_set.OUTPUTSELECT
write_en[7] => reg_set.OUTPUTSELECT
write_en[7] => reg_set.OUTPUTSELECT
write_en[7] => reg_set.OUTPUTSELECT
write_en[7] => reg_set.OUTPUTSELECT
write_en[7] => reg_set.OUTPUTSELECT
write_en[7] => reg_set.OUTPUTSELECT
write_en[8] => reg_set.OUTPUTSELECT
write_en[8] => reg_set.OUTPUTSELECT
write_en[8] => reg_set.OUTPUTSELECT
write_en[8] => reg_set.OUTPUTSELECT
write_en[8] => reg_set.OUTPUTSELECT
write_en[8] => reg_set.OUTPUTSELECT
write_en[8] => reg_set.OUTPUTSELECT
write_en[8] => reg_set.OUTPUTSELECT
write_en[8] => reg_set.OUTPUTSELECT
write_en[8] => reg_set.OUTPUTSELECT
write_en[8] => reg_set.OUTPUTSELECT
write_en[8] => reg_set.OUTPUTSELECT
write_en[8] => reg_set.OUTPUTSELECT
write_en[8] => reg_set.OUTPUTSELECT
write_en[8] => reg_set.OUTPUTSELECT
write_en[8] => reg_set.OUTPUTSELECT
write_en[8] => reg_set.OUTPUTSELECT
write_en[8] => reg_set.OUTPUTSELECT
write_en[8] => reg_set.OUTPUTSELECT
write_en[8] => reg_set.OUTPUTSELECT
write_en[8] => reg_set.OUTPUTSELECT
write_en[8] => reg_set.OUTPUTSELECT
write_en[8] => reg_set.OUTPUTSELECT
write_en[8] => reg_set.OUTPUTSELECT
write_en[8] => reg_set.OUTPUTSELECT
write_en[8] => reg_set.OUTPUTSELECT
write_en[8] => reg_set.OUTPUTSELECT
write_en[8] => reg_set.OUTPUTSELECT
write_en[8] => reg_set.OUTPUTSELECT
write_en[8] => reg_set.OUTPUTSELECT
write_en[8] => reg_set.OUTPUTSELECT
write_en[8] => reg_set.OUTPUTSELECT
write_en[8] => reg_set.OUTPUTSELECT
write_en[8] => reg_set.OUTPUTSELECT
write_en[8] => reg_set.OUTPUTSELECT
write_en[8] => reg_set.OUTPUTSELECT
write_en[9] => reg_set.OUTPUTSELECT
write_en[9] => reg_set.OUTPUTSELECT
write_en[9] => reg_set.OUTPUTSELECT
write_en[9] => reg_set.OUTPUTSELECT
write_en[9] => reg_set.OUTPUTSELECT
write_en[9] => reg_set.OUTPUTSELECT
write_en[9] => reg_set.OUTPUTSELECT
write_en[9] => reg_set.OUTPUTSELECT
write_en[9] => reg_set.OUTPUTSELECT
write_en[9] => reg_set.OUTPUTSELECT
write_en[9] => reg_set.OUTPUTSELECT
write_en[9] => reg_set.OUTPUTSELECT
write_en[9] => reg_set.OUTPUTSELECT
write_en[9] => reg_set.OUTPUTSELECT
write_en[9] => reg_set.OUTPUTSELECT
write_en[9] => reg_set.OUTPUTSELECT
write_en[9] => reg_set.OUTPUTSELECT
write_en[9] => reg_set.OUTPUTSELECT
write_en[9] => reg_set.OUTPUTSELECT
write_en[9] => reg_set.OUTPUTSELECT
write_en[9] => reg_set.OUTPUTSELECT
write_en[9] => reg_set.OUTPUTSELECT
write_en[9] => reg_set.OUTPUTSELECT
write_en[9] => reg_set.OUTPUTSELECT
write_en[10] => reg_set.OUTPUTSELECT
write_en[10] => reg_set.OUTPUTSELECT
write_en[10] => reg_set.OUTPUTSELECT
write_en[10] => reg_set.OUTPUTSELECT
write_en[10] => reg_set.OUTPUTSELECT
write_en[10] => reg_set.OUTPUTSELECT
write_en[10] => reg_set.OUTPUTSELECT
write_en[10] => reg_set.OUTPUTSELECT
write_en[10] => reg_set.OUTPUTSELECT
write_en[10] => reg_set.OUTPUTSELECT
write_en[10] => reg_set.OUTPUTSELECT
write_en[10] => reg_set.OUTPUTSELECT
clk => reg_set[0][0].CLK
clk => reg_set[0][1].CLK
clk => reg_set[0][2].CLK
clk => reg_set[0][3].CLK
clk => reg_set[0][4].CLK
clk => reg_set[0][5].CLK
clk => reg_set[0][6].CLK
clk => reg_set[0][7].CLK
clk => reg_set[0][8].CLK
clk => reg_set[0][9].CLK
clk => reg_set[0][10].CLK
clk => reg_set[0][11].CLK
clk => reg_set[1][0].CLK
clk => reg_set[1][1].CLK
clk => reg_set[1][2].CLK
clk => reg_set[1][3].CLK
clk => reg_set[1][4].CLK
clk => reg_set[1][5].CLK
clk => reg_set[1][6].CLK
clk => reg_set[1][7].CLK
clk => reg_set[1][8].CLK
clk => reg_set[1][9].CLK
clk => reg_set[1][10].CLK
clk => reg_set[1][11].CLK
clk => reg_set[2][0].CLK
clk => reg_set[2][1].CLK
clk => reg_set[2][2].CLK
clk => reg_set[2][3].CLK
clk => reg_set[2][4].CLK
clk => reg_set[2][5].CLK
clk => reg_set[2][6].CLK
clk => reg_set[2][7].CLK
clk => reg_set[2][8].CLK
clk => reg_set[2][9].CLK
clk => reg_set[2][10].CLK
clk => reg_set[2][11].CLK
clk => reg_set[3][0].CLK
clk => reg_set[3][1].CLK
clk => reg_set[3][2].CLK
clk => reg_set[3][3].CLK
clk => reg_set[3][4].CLK
clk => reg_set[3][5].CLK
clk => reg_set[3][6].CLK
clk => reg_set[3][7].CLK
clk => reg_set[3][8].CLK
clk => reg_set[3][9].CLK
clk => reg_set[3][10].CLK
clk => reg_set[3][11].CLK
clk => reg_set[4][0].CLK
clk => reg_set[4][1].CLK
clk => reg_set[4][2].CLK
clk => reg_set[4][3].CLK
clk => reg_set[4][4].CLK
clk => reg_set[4][5].CLK
clk => reg_set[4][6].CLK
clk => reg_set[4][7].CLK
clk => reg_set[4][8].CLK
clk => reg_set[4][9].CLK
clk => reg_set[4][10].CLK
clk => reg_set[4][11].CLK
clk => reg_set[5][0].CLK
clk => reg_set[5][1].CLK
clk => reg_set[5][2].CLK
clk => reg_set[5][3].CLK
clk => reg_set[5][4].CLK
clk => reg_set[5][5].CLK
clk => reg_set[5][6].CLK
clk => reg_set[5][7].CLK
clk => reg_set[5][8].CLK
clk => reg_set[5][9].CLK
clk => reg_set[5][10].CLK
clk => reg_set[5][11].CLK
clk => reg_set[6][0].CLK
clk => reg_set[6][1].CLK
clk => reg_set[6][2].CLK
clk => reg_set[6][3].CLK
clk => reg_set[6][4].CLK
clk => reg_set[6][5].CLK
clk => reg_set[6][6].CLK
clk => reg_set[6][7].CLK
clk => reg_set[6][8].CLK
clk => reg_set[6][9].CLK
clk => reg_set[6][10].CLK
clk => reg_set[6][11].CLK
clk => reg_set[7][0].CLK
clk => reg_set[7][1].CLK
clk => reg_set[7][2].CLK
clk => reg_set[7][3].CLK
clk => reg_set[7][4].CLK
clk => reg_set[7][5].CLK
clk => reg_set[7][6].CLK
clk => reg_set[7][7].CLK
clk => reg_set[7][8].CLK
clk => reg_set[7][9].CLK
clk => reg_set[7][10].CLK
clk => reg_set[7][11].CLK
clk => reg_set[8][0].CLK
clk => reg_set[8][1].CLK
clk => reg_set[8][2].CLK
clk => reg_set[8][3].CLK
clk => reg_set[8][4].CLK
clk => reg_set[8][5].CLK
clk => reg_set[8][6].CLK
clk => reg_set[8][7].CLK
clk => reg_set[8][8].CLK
clk => reg_set[8][9].CLK
clk => reg_set[8][10].CLK
clk => reg_set[8][11].CLK
clk => reg_set[9][0].CLK
clk => reg_set[9][1].CLK
clk => reg_set[9][2].CLK
clk => reg_set[9][3].CLK
clk => reg_set[9][4].CLK
clk => reg_set[9][5].CLK
clk => reg_set[9][6].CLK
clk => reg_set[9][7].CLK
clk => reg_set[9][8].CLK
clk => reg_set[9][9].CLK
clk => reg_set[9][10].CLK
clk => reg_set[9][11].CLK
clk => reg_set[10][0].CLK
clk => reg_set[10][1].CLK
clk => reg_set[10][2].CLK
clk => reg_set[10][3].CLK
clk => reg_set[10][4].CLK
clk => reg_set[10][5].CLK
clk => reg_set[10][6].CLK
clk => reg_set[10][7].CLK
clk => reg_set[10][8].CLK
clk => reg_set[10][9].CLK
clk => reg_set[10][10].CLK
clk => reg_set[10][11].CLK
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
reset => reg_set.OUTPUTSELECT
datain[0] => reg_set.DATAB
datain[0] => reg_set.DATAB
datain[0] => reg_set.DATAB
datain[0] => reg_set.DATAB
datain[0] => reg_set.DATAB
datain[0] => reg_set.DATAB
datain[0] => reg_set.DATAB
datain[0] => reg_set.DATAB
datain[0] => reg_set.DATAB
datain[0] => reg_set.DATAB
datain[0] => reg_set.DATAB
datain[1] => reg_set.DATAB
datain[1] => reg_set.DATAB
datain[1] => reg_set.DATAB
datain[1] => reg_set.DATAB
datain[1] => reg_set.DATAB
datain[1] => reg_set.DATAB
datain[1] => reg_set.DATAB
datain[1] => reg_set.DATAB
datain[1] => reg_set.DATAB
datain[1] => reg_set.DATAB
datain[1] => reg_set.DATAB
datain[2] => reg_set.DATAB
datain[2] => reg_set.DATAB
datain[2] => reg_set.DATAB
datain[2] => reg_set.DATAB
datain[2] => reg_set.DATAB
datain[2] => reg_set.DATAB
datain[2] => reg_set.DATAB
datain[2] => reg_set.DATAB
datain[2] => reg_set.DATAB
datain[2] => reg_set.DATAB
datain[2] => reg_set.DATAB
datain[3] => reg_set.DATAB
datain[3] => reg_set.DATAB
datain[3] => reg_set.DATAB
datain[3] => reg_set.DATAB
datain[3] => reg_set.DATAB
datain[3] => reg_set.DATAB
datain[3] => reg_set.DATAB
datain[3] => reg_set.DATAB
datain[3] => reg_set.DATAB
datain[3] => reg_set.DATAB
datain[3] => reg_set.DATAB
datain[4] => reg_set.DATAB
datain[4] => reg_set.DATAB
datain[4] => reg_set.DATAB
datain[4] => reg_set.DATAB
datain[4] => reg_set.DATAB
datain[4] => reg_set.DATAB
datain[4] => reg_set.DATAB
datain[4] => reg_set.DATAB
datain[4] => reg_set.DATAB
datain[4] => reg_set.DATAB
datain[4] => reg_set.DATAB
datain[5] => reg_set.DATAB
datain[5] => reg_set.DATAB
datain[5] => reg_set.DATAB
datain[5] => reg_set.DATAB
datain[5] => reg_set.DATAB
datain[5] => reg_set.DATAB
datain[5] => reg_set.DATAB
datain[5] => reg_set.DATAB
datain[5] => reg_set.DATAB
datain[5] => reg_set.DATAB
datain[5] => reg_set.DATAB
datain[6] => reg_set.DATAB
datain[6] => reg_set.DATAB
datain[6] => reg_set.DATAB
datain[6] => reg_set.DATAB
datain[6] => reg_set.DATAB
datain[6] => reg_set.DATAB
datain[6] => reg_set.DATAB
datain[6] => reg_set.DATAB
datain[6] => reg_set.DATAB
datain[6] => reg_set.DATAB
datain[6] => reg_set.DATAB
datain[7] => reg_set.DATAB
datain[7] => reg_set.DATAB
datain[7] => reg_set.DATAB
datain[7] => reg_set.DATAB
datain[7] => reg_set.DATAB
datain[7] => reg_set.DATAB
datain[7] => reg_set.DATAB
datain[7] => reg_set.DATAB
datain[7] => reg_set.DATAB
datain[7] => reg_set.DATAB
datain[7] => reg_set.DATAB
datain[8] => reg_set.DATAB
datain[8] => reg_set.DATAB
datain[8] => reg_set.DATAB
datain[8] => reg_set.DATAB
datain[8] => reg_set.DATAB
datain[8] => reg_set.DATAB
datain[8] => reg_set.DATAB
datain[8] => reg_set.DATAB
datain[8] => reg_set.DATAB
datain[8] => reg_set.DATAB
datain[8] => reg_set.DATAB
datain[9] => reg_set.DATAB
datain[9] => reg_set.DATAB
datain[9] => reg_set.DATAB
datain[9] => reg_set.DATAB
datain[9] => reg_set.DATAB
datain[9] => reg_set.DATAB
datain[9] => reg_set.DATAB
datain[9] => reg_set.DATAB
datain[9] => reg_set.DATAB
datain[9] => reg_set.DATAB
datain[9] => reg_set.DATAB
datain[10] => reg_set.DATAB
datain[10] => reg_set.DATAB
datain[10] => reg_set.DATAB
datain[10] => reg_set.DATAB
datain[10] => reg_set.DATAB
datain[10] => reg_set.DATAB
datain[10] => reg_set.DATAB
datain[10] => reg_set.DATAB
datain[10] => reg_set.DATAB
datain[10] => reg_set.DATAB
datain[10] => reg_set.DATAB
datain[11] => reg_set.DATAB
datain[11] => reg_set.DATAB
datain[11] => reg_set.DATAB
datain[11] => reg_set.DATAB
datain[11] => reg_set.DATAB
datain[11] => reg_set.DATAB
datain[11] => reg_set.DATAB
datain[11] => reg_set.DATAB
datain[11] => reg_set.DATAB
datain[11] => reg_set.DATAB
datain[11] => reg_set.DATAB
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|Full_System_Copy|ALU:ALU_unit
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
ALU_Operation[0] => Equal0.IN0
ALU_Operation[0] => Equal1.IN2
ALU_Operation[0] => Equal2.IN1
ALU_Operation[0] => Equal3.IN2
ALU_Operation[0] => Equal4.IN1
ALU_Operation[1] => Equal0.IN2
ALU_Operation[1] => Equal1.IN0
ALU_Operation[1] => Equal2.IN0
ALU_Operation[1] => Equal3.IN1
ALU_Operation[1] => Equal4.IN2
ALU_Operation[2] => Equal0.IN1
ALU_Operation[2] => Equal1.IN1
ALU_Operation[2] => Equal2.IN2
ALU_Operation[2] => Equal3.IN0
ALU_Operation[2] => Equal4.IN0
AC[0] => Add0.IN12
AC[0] => Add1.IN24
AC[0] => Mult0.IN11
AC[0] => Add2.IN24
AC[1] => Add0.IN11
AC[1] => Add1.IN23
AC[1] => Mult0.IN10
AC[1] => Add2.IN23
AC[2] => Add0.IN10
AC[2] => Add1.IN22
AC[2] => Mult0.IN9
AC[2] => Add2.IN22
AC[3] => Add0.IN9
AC[3] => Add1.IN21
AC[3] => Mult0.IN8
AC[3] => Add2.IN21
AC[4] => Add0.IN8
AC[4] => Add1.IN20
AC[4] => Mult0.IN7
AC[4] => Add2.IN20
AC[5] => Add0.IN7
AC[5] => Add1.IN19
AC[5] => Mult0.IN6
AC[5] => Add2.IN19
AC[6] => Add0.IN6
AC[6] => Add1.IN18
AC[6] => Mult0.IN5
AC[6] => Add2.IN18
AC[7] => Add0.IN5
AC[7] => Add1.IN17
AC[7] => Mult0.IN4
AC[7] => Add2.IN17
AC[8] => Add0.IN4
AC[8] => Add1.IN16
AC[8] => Mult0.IN3
AC[8] => Add2.IN16
AC[9] => Add0.IN3
AC[9] => Add1.IN15
AC[9] => Mult0.IN2
AC[9] => Add2.IN15
AC[10] => Add0.IN2
AC[10] => Add1.IN14
AC[10] => Mult0.IN1
AC[10] => Add2.IN14
AC[11] => Add0.IN1
AC[11] => Add1.IN13
AC[11] => Mult0.IN0
AC[11] => Add2.IN13
Bus[0] => Add0.IN24
Bus[0] => Mult0.IN23
Bus[0] => result.DATAB
Bus[0] => Add1.IN12
Bus[1] => Add0.IN23
Bus[1] => Mult0.IN22
Bus[1] => result.DATAB
Bus[1] => Add1.IN11
Bus[2] => Add0.IN22
Bus[2] => Mult0.IN21
Bus[2] => result.DATAB
Bus[2] => Add1.IN10
Bus[3] => Add0.IN21
Bus[3] => Mult0.IN20
Bus[3] => result.DATAB
Bus[3] => Add1.IN9
Bus[4] => Add0.IN20
Bus[4] => Mult0.IN19
Bus[4] => result.DATAB
Bus[4] => Add1.IN8
Bus[5] => Add0.IN19
Bus[5] => Mult0.IN18
Bus[5] => result.DATAB
Bus[5] => Add1.IN7
Bus[6] => Add0.IN18
Bus[6] => Mult0.IN17
Bus[6] => result.DATAB
Bus[6] => Add1.IN6
Bus[7] => Add0.IN17
Bus[7] => Mult0.IN16
Bus[7] => result.DATAB
Bus[7] => Add1.IN5
Bus[8] => Add0.IN16
Bus[8] => Mult0.IN15
Bus[8] => result.DATAB
Bus[8] => Add1.IN4
Bus[9] => Add0.IN15
Bus[9] => Mult0.IN14
Bus[9] => result.DATAB
Bus[9] => Add1.IN3
Bus[10] => Add0.IN14
Bus[10] => Mult0.IN13
Bus[10] => result.DATAB
Bus[10] => Add1.IN2
Bus[11] => Add0.IN13
Bus[11] => Mult0.IN12
Bus[11] => result.DATAB
Bus[11] => Add1.IN1
result[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result.DB_MAX_OUTPUT_PORT_TYPE


|Full_System_Copy|DR:DR_unit
writeEn_frBus => dataout.OUTPUTSELECT
writeEn_frBus => dataout.OUTPUTSELECT
writeEn_frBus => dataout.OUTPUTSELECT
writeEn_frBus => dataout.OUTPUTSELECT
writeEn_frBus => dataout.OUTPUTSELECT
writeEn_frBus => dataout.OUTPUTSELECT
writeEn_frBus => dataout.OUTPUTSELECT
writeEn_frBus => dataout.OUTPUTSELECT
writeEn_frBus => dataout.OUTPUTSELECT
writeEn_frBus => dataout.OUTPUTSELECT
writeEn_frBus => dataout.OUTPUTSELECT
writeEn_frBus => dataout.OUTPUTSELECT
writeEn_frDM => dataout.OUTPUTSELECT
writeEn_frDM => dataout.OUTPUTSELECT
writeEn_frDM => dataout.OUTPUTSELECT
writeEn_frDM => dataout.OUTPUTSELECT
writeEn_frDM => dataout.OUTPUTSELECT
writeEn_frDM => dataout.OUTPUTSELECT
writeEn_frDM => dataout.OUTPUTSELECT
writeEn_frDM => dataout.OUTPUTSELECT
writeEn_frDM => dataout.OUTPUTSELECT
writeEn_frDM => dataout.OUTPUTSELECT
writeEn_frDM => dataout.OUTPUTSELECT
writeEn_frDM => dataout.OUTPUTSELECT
writeEn_frInsM => dataout.OUTPUTSELECT
writeEn_frInsM => dataout.OUTPUTSELECT
writeEn_frInsM => dataout.OUTPUTSELECT
writeEn_frInsM => dataout.OUTPUTSELECT
writeEn_frInsM => dataout.OUTPUTSELECT
writeEn_frInsM => dataout.OUTPUTSELECT
writeEn_frInsM => dataout.OUTPUTSELECT
writeEn_frInsM => dataout.OUTPUTSELECT
writeEn_frInsM => dataout.OUTPUTSELECT
writeEn_frInsM => dataout.OUTPUTSELECT
writeEn_frInsM => dataout.OUTPUTSELECT
writeEn_frInsM => dataout.OUTPUTSELECT
bus_datain[0] => dataout.DATAB
bus_datain[1] => dataout.DATAB
bus_datain[2] => dataout.DATAB
bus_datain[3] => dataout.DATAB
bus_datain[4] => dataout.DATAB
bus_datain[5] => dataout.DATAB
bus_datain[6] => dataout.DATAB
bus_datain[7] => dataout.DATAB
bus_datain[8] => dataout.DATAB
bus_datain[9] => dataout.DATAB
bus_datain[10] => dataout.DATAB
bus_datain[11] => dataout.DATAB
DM_datain[0] => dataout.DATAB
DM_datain[1] => dataout.DATAB
DM_datain[2] => dataout.DATAB
DM_datain[3] => dataout.DATAB
DM_datain[4] => dataout.DATAB
DM_datain[5] => dataout.DATAB
DM_datain[6] => dataout.DATAB
DM_datain[7] => dataout.DATAB
DM_datain[8] => dataout.DATAB
DM_datain[9] => dataout.DATAB
DM_datain[10] => dataout.DATAB
DM_datain[11] => dataout.DATAB
InsM_datain[0] => dataout.DATAB
InsM_datain[1] => dataout.DATAB
InsM_datain[2] => dataout.DATAB
InsM_datain[3] => dataout.DATAB
InsM_datain[4] => dataout.DATAB
InsM_datain[5] => dataout.DATAB
InsM_datain[6] => dataout.DATAB
InsM_datain[7] => dataout.DATAB
InsM_datain[8] => dataout.DATAB
InsM_datain[9] => dataout.DATAB
InsM_datain[10] => dataout.DATAB
InsM_datain[11] => dataout.DATAB
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Full_System_Copy|PC:PC_unit
write_en => AR_data_out.OUTPUTSELECT
write_en => AR_data_out.OUTPUTSELECT
write_en => AR_data_out.OUTPUTSELECT
write_en => AR_data_out.OUTPUTSELECT
write_en => AR_data_out.OUTPUTSELECT
write_en => AR_data_out.OUTPUTSELECT
write_en => AR_data_out.OUTPUTSELECT
write_en => AR_data_out.OUTPUTSELECT
write_en => AR_data_out.OUTPUTSELECT
write_en => AR_data_out.OUTPUTSELECT
write_en => AR_data_out.OUTPUTSELECT
write_en => AR_data_out.OUTPUTSELECT
increment => AR_data_out.OUTPUTSELECT
increment => AR_data_out.OUTPUTSELECT
increment => AR_data_out.OUTPUTSELECT
increment => AR_data_out.OUTPUTSELECT
increment => AR_data_out.OUTPUTSELECT
increment => AR_data_out.OUTPUTSELECT
increment => AR_data_out.OUTPUTSELECT
increment => AR_data_out.OUTPUTSELECT
increment => AR_data_out.OUTPUTSELECT
increment => AR_data_out.OUTPUTSELECT
increment => AR_data_out.OUTPUTSELECT
increment => AR_data_out.OUTPUTSELECT
clk => AR_data_out[0]~reg0.CLK
clk => AR_data_out[1]~reg0.CLK
clk => AR_data_out[2]~reg0.CLK
clk => AR_data_out[3]~reg0.CLK
clk => AR_data_out[4]~reg0.CLK
clk => AR_data_out[5]~reg0.CLK
clk => AR_data_out[6]~reg0.CLK
clk => AR_data_out[7]~reg0.CLK
clk => AR_data_out[8]~reg0.CLK
clk => AR_data_out[9]~reg0.CLK
clk => AR_data_out[10]~reg0.CLK
clk => AR_data_out[11]~reg0.CLK
reset => AR_data_out.OUTPUTSELECT
reset => AR_data_out.OUTPUTSELECT
reset => AR_data_out.OUTPUTSELECT
reset => AR_data_out.OUTPUTSELECT
reset => AR_data_out.OUTPUTSELECT
reset => AR_data_out.OUTPUTSELECT
reset => AR_data_out.OUTPUTSELECT
reset => AR_data_out.OUTPUTSELECT
reset => AR_data_out.OUTPUTSELECT
reset => AR_data_out.OUTPUTSELECT
reset => AR_data_out.OUTPUTSELECT
reset => AR_data_out.OUTPUTSELECT
bus_data_in[0] => AR_data_out.DATAB
bus_data_in[1] => AR_data_out.DATAB
bus_data_in[2] => AR_data_out.DATAB
bus_data_in[3] => AR_data_out.DATAB
bus_data_in[4] => AR_data_out.DATAB
bus_data_in[5] => AR_data_out.DATAB
bus_data_in[6] => AR_data_out.DATAB
bus_data_in[7] => AR_data_out.DATAB
bus_data_in[8] => AR_data_out.DATAB
bus_data_in[9] => AR_data_out.DATAB
bus_data_in[10] => AR_data_out.DATAB
bus_data_in[11] => AR_data_out.DATAB
AR_data_out[0] <= AR_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AR_data_out[1] <= AR_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AR_data_out[2] <= AR_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AR_data_out[3] <= AR_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AR_data_out[4] <= AR_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AR_data_out[5] <= AR_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AR_data_out[6] <= AR_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AR_data_out[7] <= AR_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AR_data_out[8] <= AR_data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AR_data_out[9] <= AR_data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AR_data_out[10] <= AR_data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AR_data_out[11] <= AR_data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Full_System_Copy|AC:AC_unit
clk => Zflag~reg0.CLK
clk => bus_out[0]~reg0.CLK
clk => bus_out[1]~reg0.CLK
clk => bus_out[2]~reg0.CLK
clk => bus_out[3]~reg0.CLK
clk => bus_out[4]~reg0.CLK
clk => bus_out[5]~reg0.CLK
clk => bus_out[6]~reg0.CLK
clk => bus_out[7]~reg0.CLK
clk => bus_out[8]~reg0.CLK
clk => bus_out[9]~reg0.CLK
clk => bus_out[10]~reg0.CLK
clk => bus_out[11]~reg0.CLK
clk => ALU[0]~reg0.CLK
clk => ALU[1]~reg0.CLK
clk => ALU[2]~reg0.CLK
clk => ALU[3]~reg0.CLK
clk => ALU[4]~reg0.CLK
clk => ALU[5]~reg0.CLK
clk => ALU[6]~reg0.CLK
clk => ALU[7]~reg0.CLK
clk => ALU[8]~reg0.CLK
clk => ALU[9]~reg0.CLK
clk => ALU[10]~reg0.CLK
clk => ALU[11]~reg0.CLK
reset => ALU.OUTPUTSELECT
reset => ALU.OUTPUTSELECT
reset => ALU.OUTPUTSELECT
reset => ALU.OUTPUTSELECT
reset => ALU.OUTPUTSELECT
reset => ALU.OUTPUTSELECT
reset => ALU.OUTPUTSELECT
reset => ALU.OUTPUTSELECT
reset => ALU.OUTPUTSELECT
reset => ALU.OUTPUTSELECT
reset => ALU.OUTPUTSELECT
reset => ALU.OUTPUTSELECT
reset => bus_out.OUTPUTSELECT
reset => bus_out.OUTPUTSELECT
reset => bus_out.OUTPUTSELECT
reset => bus_out.OUTPUTSELECT
reset => bus_out.OUTPUTSELECT
reset => bus_out.OUTPUTSELECT
reset => bus_out.OUTPUTSELECT
reset => bus_out.OUTPUTSELECT
reset => bus_out.OUTPUTSELECT
reset => bus_out.OUTPUTSELECT
reset => bus_out.OUTPUTSELECT
reset => bus_out.OUTPUTSELECT
reset => Zflag.OUTPUTSELECT
write_en => ALU.OUTPUTSELECT
write_en => ALU.OUTPUTSELECT
write_en => ALU.OUTPUTSELECT
write_en => ALU.OUTPUTSELECT
write_en => ALU.OUTPUTSELECT
write_en => ALU.OUTPUTSELECT
write_en => ALU.OUTPUTSELECT
write_en => ALU.OUTPUTSELECT
write_en => ALU.OUTPUTSELECT
write_en => ALU.OUTPUTSELECT
write_en => ALU.OUTPUTSELECT
write_en => ALU.OUTPUTSELECT
write_en => bus_out.OUTPUTSELECT
write_en => bus_out.OUTPUTSELECT
write_en => bus_out.OUTPUTSELECT
write_en => bus_out.OUTPUTSELECT
write_en => bus_out.OUTPUTSELECT
write_en => bus_out.OUTPUTSELECT
write_en => bus_out.OUTPUTSELECT
write_en => bus_out.OUTPUTSELECT
write_en => bus_out.OUTPUTSELECT
write_en => bus_out.OUTPUTSELECT
write_en => bus_out.OUTPUTSELECT
write_en => bus_out.OUTPUTSELECT
write_en => Zflag.OUTPUTSELECT
AC_in[0] => ALU.DATAB
AC_in[0] => bus_out.DATAB
AC_in[0] => Equal0.IN11
AC_in[1] => ALU.DATAB
AC_in[1] => bus_out.DATAB
AC_in[1] => Equal0.IN10
AC_in[2] => ALU.DATAB
AC_in[2] => bus_out.DATAB
AC_in[2] => Equal0.IN9
AC_in[3] => ALU.DATAB
AC_in[3] => bus_out.DATAB
AC_in[3] => Equal0.IN8
AC_in[4] => ALU.DATAB
AC_in[4] => bus_out.DATAB
AC_in[4] => Equal0.IN7
AC_in[5] => ALU.DATAB
AC_in[5] => bus_out.DATAB
AC_in[5] => Equal0.IN6
AC_in[6] => ALU.DATAB
AC_in[6] => bus_out.DATAB
AC_in[6] => Equal0.IN5
AC_in[7] => ALU.DATAB
AC_in[7] => bus_out.DATAB
AC_in[7] => Equal0.IN4
AC_in[8] => ALU.DATAB
AC_in[8] => bus_out.DATAB
AC_in[8] => Equal0.IN3
AC_in[9] => ALU.DATAB
AC_in[9] => bus_out.DATAB
AC_in[9] => Equal0.IN2
AC_in[10] => ALU.DATAB
AC_in[10] => bus_out.DATAB
AC_in[10] => Equal0.IN1
AC_in[11] => ALU.DATAB
AC_in[11] => bus_out.DATAB
AC_in[11] => Equal0.IN0
ALU[0] <= ALU[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU[1] <= ALU[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU[2] <= ALU[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU[3] <= ALU[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU[4] <= ALU[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU[5] <= ALU[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU[6] <= ALU[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU[7] <= ALU[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU[8] <= ALU[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU[9] <= ALU[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU[10] <= ALU[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU[11] <= ALU[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_out[0] <= bus_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_out[1] <= bus_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_out[2] <= bus_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_out[3] <= bus_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_out[4] <= bus_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_out[5] <= bus_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_out[6] <= bus_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_out[7] <= bus_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_out[8] <= bus_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_out[9] <= bus_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_out[10] <= bus_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_out[11] <= bus_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zflag <= Zflag~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Full_System_Copy|AR:AR_unit
write_en => dataout.OUTPUTSELECT
write_en => dataout.OUTPUTSELECT
write_en => dataout.OUTPUTSELECT
write_en => dataout.OUTPUTSELECT
write_en => dataout.OUTPUTSELECT
write_en => dataout.OUTPUTSELECT
write_en => dataout.OUTPUTSELECT
write_en => dataout.OUTPUTSELECT
write_en => dataout.OUTPUTSELECT
write_en => dataout.OUTPUTSELECT
write_en => dataout.OUTPUTSELECT
write_en => dataout.OUTPUTSELECT
PC_en => dataout.OUTPUTSELECT
PC_en => dataout.OUTPUTSELECT
PC_en => dataout.OUTPUTSELECT
PC_en => dataout.OUTPUTSELECT
PC_en => dataout.OUTPUTSELECT
PC_en => dataout.OUTPUTSELECT
PC_en => dataout.OUTPUTSELECT
PC_en => dataout.OUTPUTSELECT
PC_en => dataout.OUTPUTSELECT
PC_en => dataout.OUTPUTSELECT
PC_en => dataout.OUTPUTSELECT
PC_en => dataout.OUTPUTSELECT
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
pc_datain[0] => dataout.DATAB
pc_datain[1] => dataout.DATAB
pc_datain[2] => dataout.DATAB
pc_datain[3] => dataout.DATAB
pc_datain[4] => dataout.DATAB
pc_datain[5] => dataout.DATAB
pc_datain[6] => dataout.DATAB
pc_datain[7] => dataout.DATAB
pc_datain[8] => dataout.DATAB
pc_datain[9] => dataout.DATAB
pc_datain[10] => dataout.DATAB
pc_datain[11] => dataout.DATAB
bus_datain[0] => dataout.DATAB
bus_datain[1] => dataout.DATAB
bus_datain[2] => dataout.DATAB
bus_datain[3] => dataout.DATAB
bus_datain[4] => dataout.DATAB
bus_datain[5] => dataout.DATAB
bus_datain[6] => dataout.DATAB
bus_datain[7] => dataout.DATAB
bus_datain[8] => dataout.DATAB
bus_datain[9] => dataout.DATAB
bus_datain[10] => dataout.DATAB
bus_datain[11] => dataout.DATAB
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Full_System_Copy|IR:IR_unit
write_en => dataout.OUTPUTSELECT
write_en => dataout.OUTPUTSELECT
write_en => dataout.OUTPUTSELECT
write_en => dataout.OUTPUTSELECT
write_en => dataout.OUTPUTSELECT
write_en => dataout.OUTPUTSELECT
write_en => dataout.OUTPUTSELECT
write_en => dataout.OUTPUTSELECT
write_en => dataout.OUTPUTSELECT
write_en => dataout.OUTPUTSELECT
write_en => dataout.OUTPUTSELECT
write_en => dataout.OUTPUTSELECT
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
bus_data[0] => dataout.DATAB
bus_data[1] => dataout.DATAB
bus_data[2] => dataout.DATAB
bus_data[3] => dataout.DATAB
bus_data[4] => dataout.DATAB
bus_data[5] => dataout.DATAB
bus_data[6] => dataout.DATAB
bus_data[7] => dataout.DATAB
bus_data[8] => dataout.DATAB
bus_data[9] => dataout.DATAB
bus_data[10] => dataout.DATAB
bus_data[11] => dataout.DATAB
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Full_System_Copy|Data_bus:DB_unit
read_en[0] => dataout.OUTPUTSELECT
read_en[0] => dataout.OUTPUTSELECT
read_en[0] => dataout.OUTPUTSELECT
read_en[0] => dataout.OUTPUTSELECT
read_en[0] => dataout.OUTPUTSELECT
read_en[0] => dataout.OUTPUTSELECT
read_en[0] => dataout.OUTPUTSELECT
read_en[0] => dataout.OUTPUTSELECT
read_en[0] => dataout.OUTPUTSELECT
read_en[0] => dataout.OUTPUTSELECT
read_en[0] => dataout.OUTPUTSELECT
read_en[0] => dataout.OUTPUTSELECT
read_en[1] => ~NO_FANOUT~
read_en[2] => ~NO_FANOUT~
read_en[3] => ~NO_FANOUT~
read_en[4] => ~NO_FANOUT~
read_en[5] => ~NO_FANOUT~
read_en[6] => ~NO_FANOUT~
read_en[7] => ~NO_FANOUT~
read_en[8] => ~NO_FANOUT~
read_en[9] => ~NO_FANOUT~
read_en[10] => ~NO_FANOUT~
read_en[11] => ~NO_FANOUT~
read_en[12] => ~NO_FANOUT~
read_en[13] => ~NO_FANOUT~
read_en[14] => ~NO_FANOUT~
read_en[15] => dataout.OUTPUTSELECT
read_en[15] => dataout.OUTPUTSELECT
read_en[15] => dataout.OUTPUTSELECT
read_en[15] => dataout.OUTPUTSELECT
read_en[15] => dataout.OUTPUTSELECT
read_en[15] => dataout.OUTPUTSELECT
read_en[15] => dataout.OUTPUTSELECT
read_en[15] => dataout.OUTPUTSELECT
read_en[15] => dataout.OUTPUTSELECT
read_en[15] => dataout.OUTPUTSELECT
read_en[15] => dataout.OUTPUTSELECT
read_en[15] => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
AC[0] => dataout.DATAB
AC[1] => dataout.DATAB
AC[2] => dataout.DATAB
AC[3] => dataout.DATAB
AC[4] => dataout.DATAB
AC[5] => dataout.DATAB
AC[6] => dataout.DATAB
AC[7] => dataout.DATAB
AC[8] => dataout.DATAB
AC[9] => dataout.DATAB
AC[10] => dataout.DATAB
AC[11] => dataout.DATAB
Register_file[0] => dataout.DATAA
Register_file[1] => dataout.DATAA
Register_file[2] => dataout.DATAA
Register_file[3] => dataout.DATAA
Register_file[4] => dataout.DATAA
Register_file[5] => dataout.DATAA
Register_file[6] => dataout.DATAA
Register_file[7] => dataout.DATAA
Register_file[8] => dataout.DATAA
Register_file[9] => dataout.DATAA
Register_file[10] => dataout.DATAA
Register_file[11] => dataout.DATAA
DR[0] => dataout.DATAB
DR[1] => dataout.DATAB
DR[2] => dataout.DATAB
DR[3] => dataout.DATAB
DR[4] => dataout.DATAB
DR[5] => dataout.DATAB
DR[6] => dataout.DATAB
DR[7] => dataout.DATAB
DR[8] => dataout.DATAB
DR[9] => dataout.DATAB
DR[10] => dataout.DATAB
DR[11] => dataout.DATAB
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|Full_System_Copy|Control_Unit:CU
clk => current_st~1.DATAIN
start => Selector38.IN4
start => Selector37.IN2
reset => current_st.OUTPUTSELECT
reset => current_st.OUTPUTSELECT
reset => current_st.OUTPUTSELECT
reset => current_st.OUTPUTSELECT
reset => current_st.OUTPUTSELECT
reset => current_st.OUTPUTSELECT
reset => current_st.OUTPUTSELECT
reset => current_st.OUTPUTSELECT
reset => current_st.OUTPUTSELECT
reset => current_st.OUTPUTSELECT
reset => current_st.OUTPUTSELECT
reset => current_st.OUTPUTSELECT
reset => current_st.OUTPUTSELECT
reset => current_st.OUTPUTSELECT
reset => current_st.OUTPUTSELECT
reset => current_st.OUTPUTSELECT
reset => current_st.OUTPUTSELECT
reset => current_st.OUTPUTSELECT
reset => current_st.OUTPUTSELECT
reset => current_st.OUTPUTSELECT
reset => current_st.OUTPUTSELECT
reset => current_st.OUTPUTSELECT
reset => current_st.OUTPUTSELECT
reset => current_st.OUTPUTSELECT
reset => current_st.OUTPUTSELECT
reset => current_st.OUTPUTSELECT
reset => current_st.OUTPUTSELECT
reset => current_st.OUTPUTSELECT
reset => current_st.OUTPUTSELECT
reset => current_st.OUTPUTSELECT
reset => current_st.OUTPUTSELECT
reset => current_st.OUTPUTSELECT
reset => current_st.OUTPUTSELECT
reset => current_st.OUTPUTSELECT
reset => current_st.OUTPUTSELECT
reset => current_st.OUTPUTSELECT
reset => current_st.OUTPUTSELECT
reset => current_st.OUTPUTSELECT
reset => current_st.OUTPUTSELECT
reset => current_st.OUTPUTSELECT
reset => current_st.OUTPUTSELECT
reset => current_st.OUTPUTSELECT
reset => current_st.OUTPUTSELECT
reset => current_st.OUTPUTSELECT
reset => current_st.OUTPUTSELECT
reset => current_st.OUTPUTSELECT
reset => current_st.OUTPUTSELECT
reset => current_st.OUTPUTSELECT
reset => current_st.OUTPUTSELECT
reset => current_st.OUTPUTSELECT
reset => current_st.OUTPUTSELECT
reset => current_st.OUTPUTSELECT
reset => current_st.OUTPUTSELECT
Zflag => next_st.DATAB
Zflag => next_st.DATAB
opcode[0] => Equal0.IN23
opcode[0] => Equal1.IN23
opcode[0] => Equal2.IN23
opcode[0] => Equal3.IN23
opcode[0] => Equal4.IN23
opcode[0] => Equal5.IN23
opcode[0] => Equal6.IN23
opcode[0] => Equal7.IN23
opcode[0] => Equal8.IN23
opcode[0] => Equal9.IN23
opcode[0] => Equal10.IN23
opcode[0] => Equal11.IN23
opcode[0] => Equal12.IN23
opcode[0] => Equal13.IN23
opcode[0] => Equal14.IN23
opcode[0] => Equal15.IN23
opcode[0] => Equal16.IN23
opcode[0] => Equal17.IN23
opcode[0] => Equal18.IN23
opcode[0] => Equal19.IN23
opcode[0] => Equal20.IN23
opcode[0] => Equal21.IN23
opcode[0] => Equal22.IN23
opcode[0] => Equal23.IN23
opcode[0] => Equal24.IN23
opcode[0] => Equal25.IN23
opcode[0] => Equal26.IN23
opcode[0] => Equal27.IN23
opcode[0] => Equal28.IN23
opcode[0] => Equal29.IN23
opcode[0] => Equal30.IN23
opcode[0] => Equal31.IN23
opcode[0] => Equal32.IN23
opcode[1] => Equal0.IN22
opcode[1] => Equal1.IN22
opcode[1] => Equal2.IN22
opcode[1] => Equal3.IN22
opcode[1] => Equal4.IN22
opcode[1] => Equal5.IN22
opcode[1] => Equal6.IN22
opcode[1] => Equal7.IN22
opcode[1] => Equal8.IN22
opcode[1] => Equal9.IN22
opcode[1] => Equal10.IN22
opcode[1] => Equal11.IN22
opcode[1] => Equal12.IN22
opcode[1] => Equal13.IN22
opcode[1] => Equal14.IN22
opcode[1] => Equal15.IN22
opcode[1] => Equal16.IN22
opcode[1] => Equal17.IN22
opcode[1] => Equal18.IN22
opcode[1] => Equal19.IN22
opcode[1] => Equal20.IN22
opcode[1] => Equal21.IN22
opcode[1] => Equal22.IN22
opcode[1] => Equal23.IN22
opcode[1] => Equal24.IN22
opcode[1] => Equal25.IN22
opcode[1] => Equal26.IN22
opcode[1] => Equal27.IN22
opcode[1] => Equal28.IN22
opcode[1] => Equal29.IN22
opcode[1] => Equal30.IN22
opcode[1] => Equal31.IN22
opcode[1] => Equal32.IN22
opcode[2] => Equal0.IN21
opcode[2] => Equal1.IN21
opcode[2] => Equal2.IN21
opcode[2] => Equal3.IN21
opcode[2] => Equal4.IN21
opcode[2] => Equal5.IN21
opcode[2] => Equal6.IN21
opcode[2] => Equal7.IN21
opcode[2] => Equal8.IN21
opcode[2] => Equal9.IN21
opcode[2] => Equal10.IN21
opcode[2] => Equal11.IN21
opcode[2] => Equal12.IN21
opcode[2] => Equal13.IN21
opcode[2] => Equal14.IN21
opcode[2] => Equal15.IN21
opcode[2] => Equal16.IN21
opcode[2] => Equal17.IN21
opcode[2] => Equal18.IN21
opcode[2] => Equal19.IN21
opcode[2] => Equal20.IN21
opcode[2] => Equal21.IN21
opcode[2] => Equal22.IN21
opcode[2] => Equal23.IN21
opcode[2] => Equal24.IN21
opcode[2] => Equal25.IN21
opcode[2] => Equal26.IN21
opcode[2] => Equal27.IN21
opcode[2] => Equal28.IN21
opcode[2] => Equal29.IN21
opcode[2] => Equal30.IN21
opcode[2] => Equal31.IN21
opcode[2] => Equal32.IN21
opcode[3] => Equal0.IN20
opcode[3] => Equal1.IN20
opcode[3] => Equal2.IN20
opcode[3] => Equal3.IN20
opcode[3] => Equal4.IN20
opcode[3] => Equal5.IN20
opcode[3] => Equal6.IN20
opcode[3] => Equal7.IN20
opcode[3] => Equal8.IN20
opcode[3] => Equal9.IN20
opcode[3] => Equal10.IN20
opcode[3] => Equal11.IN20
opcode[3] => Equal12.IN20
opcode[3] => Equal13.IN20
opcode[3] => Equal14.IN20
opcode[3] => Equal15.IN20
opcode[3] => Equal16.IN20
opcode[3] => Equal17.IN20
opcode[3] => Equal18.IN20
opcode[3] => Equal19.IN20
opcode[3] => Equal20.IN20
opcode[3] => Equal21.IN20
opcode[3] => Equal22.IN20
opcode[3] => Equal23.IN20
opcode[3] => Equal24.IN20
opcode[3] => Equal25.IN20
opcode[3] => Equal26.IN20
opcode[3] => Equal27.IN20
opcode[3] => Equal28.IN20
opcode[3] => Equal29.IN20
opcode[3] => Equal30.IN20
opcode[3] => Equal31.IN20
opcode[3] => Equal32.IN20
opcode[4] => Equal0.IN19
opcode[4] => Equal1.IN19
opcode[4] => Equal2.IN19
opcode[4] => Equal3.IN19
opcode[4] => Equal4.IN19
opcode[4] => Equal5.IN19
opcode[4] => Equal6.IN19
opcode[4] => Equal7.IN19
opcode[4] => Equal8.IN19
opcode[4] => Equal9.IN19
opcode[4] => Equal10.IN19
opcode[4] => Equal11.IN19
opcode[4] => Equal12.IN19
opcode[4] => Equal13.IN19
opcode[4] => Equal14.IN19
opcode[4] => Equal15.IN19
opcode[4] => Equal16.IN19
opcode[4] => Equal17.IN19
opcode[4] => Equal18.IN19
opcode[4] => Equal19.IN19
opcode[4] => Equal20.IN19
opcode[4] => Equal21.IN19
opcode[4] => Equal22.IN19
opcode[4] => Equal23.IN19
opcode[4] => Equal24.IN19
opcode[4] => Equal25.IN19
opcode[4] => Equal26.IN19
opcode[4] => Equal27.IN19
opcode[4] => Equal28.IN19
opcode[4] => Equal29.IN19
opcode[4] => Equal30.IN19
opcode[4] => Equal31.IN19
opcode[4] => Equal32.IN19
opcode[5] => Equal0.IN18
opcode[5] => Equal1.IN18
opcode[5] => Equal2.IN18
opcode[5] => Equal3.IN18
opcode[5] => Equal4.IN18
opcode[5] => Equal5.IN18
opcode[5] => Equal6.IN18
opcode[5] => Equal7.IN18
opcode[5] => Equal8.IN18
opcode[5] => Equal9.IN18
opcode[5] => Equal10.IN18
opcode[5] => Equal11.IN18
opcode[5] => Equal12.IN18
opcode[5] => Equal13.IN18
opcode[5] => Equal14.IN18
opcode[5] => Equal15.IN18
opcode[5] => Equal16.IN18
opcode[5] => Equal17.IN18
opcode[5] => Equal18.IN18
opcode[5] => Equal19.IN18
opcode[5] => Equal20.IN18
opcode[5] => Equal21.IN18
opcode[5] => Equal22.IN18
opcode[5] => Equal23.IN18
opcode[5] => Equal24.IN18
opcode[5] => Equal25.IN18
opcode[5] => Equal26.IN18
opcode[5] => Equal27.IN18
opcode[5] => Equal28.IN18
opcode[5] => Equal29.IN18
opcode[5] => Equal30.IN18
opcode[5] => Equal31.IN18
opcode[5] => Equal32.IN18
opcode[6] => Equal0.IN17
opcode[6] => Equal1.IN17
opcode[6] => Equal2.IN17
opcode[6] => Equal3.IN17
opcode[6] => Equal4.IN17
opcode[6] => Equal5.IN17
opcode[6] => Equal6.IN17
opcode[6] => Equal7.IN17
opcode[6] => Equal8.IN17
opcode[6] => Equal9.IN17
opcode[6] => Equal10.IN17
opcode[6] => Equal11.IN17
opcode[6] => Equal12.IN17
opcode[6] => Equal13.IN17
opcode[6] => Equal14.IN17
opcode[6] => Equal15.IN17
opcode[6] => Equal16.IN17
opcode[6] => Equal17.IN17
opcode[6] => Equal18.IN17
opcode[6] => Equal19.IN17
opcode[6] => Equal20.IN17
opcode[6] => Equal21.IN17
opcode[6] => Equal22.IN17
opcode[6] => Equal23.IN17
opcode[6] => Equal24.IN17
opcode[6] => Equal25.IN17
opcode[6] => Equal26.IN17
opcode[6] => Equal27.IN17
opcode[6] => Equal28.IN17
opcode[6] => Equal29.IN17
opcode[6] => Equal30.IN17
opcode[6] => Equal31.IN17
opcode[6] => Equal32.IN17
opcode[7] => Equal0.IN16
opcode[7] => Equal1.IN16
opcode[7] => Equal2.IN16
opcode[7] => Equal3.IN16
opcode[7] => Equal4.IN16
opcode[7] => Equal5.IN16
opcode[7] => Equal6.IN16
opcode[7] => Equal7.IN16
opcode[7] => Equal8.IN16
opcode[7] => Equal9.IN16
opcode[7] => Equal10.IN16
opcode[7] => Equal11.IN16
opcode[7] => Equal12.IN16
opcode[7] => Equal13.IN16
opcode[7] => Equal14.IN16
opcode[7] => Equal15.IN16
opcode[7] => Equal16.IN16
opcode[7] => Equal17.IN16
opcode[7] => Equal18.IN16
opcode[7] => Equal19.IN16
opcode[7] => Equal20.IN16
opcode[7] => Equal21.IN16
opcode[7] => Equal22.IN16
opcode[7] => Equal23.IN16
opcode[7] => Equal24.IN16
opcode[7] => Equal25.IN16
opcode[7] => Equal26.IN16
opcode[7] => Equal27.IN16
opcode[7] => Equal28.IN16
opcode[7] => Equal29.IN16
opcode[7] => Equal30.IN16
opcode[7] => Equal31.IN16
opcode[7] => Equal32.IN16
opcode[8] => Equal0.IN15
opcode[8] => Equal1.IN15
opcode[8] => Equal2.IN15
opcode[8] => Equal3.IN15
opcode[8] => Equal4.IN15
opcode[8] => Equal5.IN15
opcode[8] => Equal6.IN15
opcode[8] => Equal7.IN15
opcode[8] => Equal8.IN15
opcode[8] => Equal9.IN15
opcode[8] => Equal10.IN15
opcode[8] => Equal11.IN15
opcode[8] => Equal12.IN15
opcode[8] => Equal13.IN15
opcode[8] => Equal14.IN15
opcode[8] => Equal15.IN15
opcode[8] => Equal16.IN15
opcode[8] => Equal17.IN15
opcode[8] => Equal18.IN15
opcode[8] => Equal19.IN15
opcode[8] => Equal20.IN15
opcode[8] => Equal21.IN15
opcode[8] => Equal22.IN15
opcode[8] => Equal23.IN15
opcode[8] => Equal24.IN15
opcode[8] => Equal25.IN15
opcode[8] => Equal26.IN15
opcode[8] => Equal27.IN15
opcode[8] => Equal28.IN15
opcode[8] => Equal29.IN15
opcode[8] => Equal30.IN15
opcode[8] => Equal31.IN15
opcode[8] => Equal32.IN15
opcode[9] => Equal0.IN14
opcode[9] => Equal1.IN14
opcode[9] => Equal2.IN14
opcode[9] => Equal3.IN14
opcode[9] => Equal4.IN14
opcode[9] => Equal5.IN14
opcode[9] => Equal6.IN14
opcode[9] => Equal7.IN14
opcode[9] => Equal8.IN14
opcode[9] => Equal9.IN14
opcode[9] => Equal10.IN14
opcode[9] => Equal11.IN14
opcode[9] => Equal12.IN14
opcode[9] => Equal13.IN14
opcode[9] => Equal14.IN14
opcode[9] => Equal15.IN14
opcode[9] => Equal16.IN14
opcode[9] => Equal17.IN14
opcode[9] => Equal18.IN14
opcode[9] => Equal19.IN14
opcode[9] => Equal20.IN14
opcode[9] => Equal21.IN14
opcode[9] => Equal22.IN14
opcode[9] => Equal23.IN14
opcode[9] => Equal24.IN14
opcode[9] => Equal25.IN14
opcode[9] => Equal26.IN14
opcode[9] => Equal27.IN14
opcode[9] => Equal28.IN14
opcode[9] => Equal29.IN14
opcode[9] => Equal30.IN14
opcode[9] => Equal31.IN14
opcode[9] => Equal32.IN14
opcode[10] => Equal0.IN13
opcode[10] => Equal1.IN13
opcode[10] => Equal2.IN13
opcode[10] => Equal3.IN13
opcode[10] => Equal4.IN13
opcode[10] => Equal5.IN13
opcode[10] => Equal6.IN13
opcode[10] => Equal7.IN13
opcode[10] => Equal8.IN13
opcode[10] => Equal9.IN13
opcode[10] => Equal10.IN13
opcode[10] => Equal11.IN13
opcode[10] => Equal12.IN13
opcode[10] => Equal13.IN13
opcode[10] => Equal14.IN13
opcode[10] => Equal15.IN13
opcode[10] => Equal16.IN13
opcode[10] => Equal17.IN13
opcode[10] => Equal18.IN13
opcode[10] => Equal19.IN13
opcode[10] => Equal20.IN13
opcode[10] => Equal21.IN13
opcode[10] => Equal22.IN13
opcode[10] => Equal23.IN13
opcode[10] => Equal24.IN13
opcode[10] => Equal25.IN13
opcode[10] => Equal26.IN13
opcode[10] => Equal27.IN13
opcode[10] => Equal28.IN13
opcode[10] => Equal29.IN13
opcode[10] => Equal30.IN13
opcode[10] => Equal31.IN13
opcode[10] => Equal32.IN13
opcode[11] => Equal0.IN12
opcode[11] => Equal1.IN12
opcode[11] => Equal2.IN12
opcode[11] => Equal3.IN12
opcode[11] => Equal4.IN12
opcode[11] => Equal5.IN12
opcode[11] => Equal6.IN12
opcode[11] => Equal7.IN12
opcode[11] => Equal8.IN12
opcode[11] => Equal9.IN12
opcode[11] => Equal10.IN12
opcode[11] => Equal11.IN12
opcode[11] => Equal12.IN12
opcode[11] => Equal13.IN12
opcode[11] => Equal14.IN12
opcode[11] => Equal15.IN12
opcode[11] => Equal16.IN12
opcode[11] => Equal17.IN12
opcode[11] => Equal18.IN12
opcode[11] => Equal19.IN12
opcode[11] => Equal20.IN12
opcode[11] => Equal21.IN12
opcode[11] => Equal22.IN12
opcode[11] => Equal23.IN12
opcode[11] => Equal24.IN12
opcode[11] => Equal25.IN12
opcode[11] => Equal26.IN12
opcode[11] => Equal27.IN12
opcode[11] => Equal28.IN12
opcode[11] => Equal29.IN12
opcode[11] => Equal30.IN12
opcode[11] => Equal31.IN12
opcode[11] => Equal32.IN12
alu_op[0] <= WideOr46.DB_MAX_OUTPUT_PORT_TYPE
alu_op[1] <= WideOr44.DB_MAX_OUTPUT_PORT_TYPE
alu_op[2] <= WideOr42.DB_MAX_OUTPUT_PORT_TYPE
read_en[0] <= WideOr36.DB_MAX_OUTPUT_PORT_TYPE
read_en[1] <= WideOr34.DB_MAX_OUTPUT_PORT_TYPE
read_en[2] <= <GND>
read_en[3] <= <GND>
read_en[4] <= WideOr32.DB_MAX_OUTPUT_PORT_TYPE
read_en[5] <= read_en[5].DB_MAX_OUTPUT_PORT_TYPE
read_en[6] <= read_en[6].DB_MAX_OUTPUT_PORT_TYPE
read_en[7] <= read_en[7].DB_MAX_OUTPUT_PORT_TYPE
read_en[8] <= read_en[8].DB_MAX_OUTPUT_PORT_TYPE
read_en[9] <= read_en[9].DB_MAX_OUTPUT_PORT_TYPE
read_en[10] <= read_en[10].DB_MAX_OUTPUT_PORT_TYPE
read_en[11] <= read_en[11].DB_MAX_OUTPUT_PORT_TYPE
read_en[12] <= read_en[12].DB_MAX_OUTPUT_PORT_TYPE
read_en[13] <= read_en.DB_MAX_OUTPUT_PORT_TYPE
read_en[14] <= read_en[14].DB_MAX_OUTPUT_PORT_TYPE
read_en[15] <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
write_en[0] <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE
write_en[1] <= write_en.DB_MAX_OUTPUT_PORT_TYPE
write_en[2] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
write_en[3] <= write_en[3].DB_MAX_OUTPUT_PORT_TYPE
write_en[4] <= write_en[4].DB_MAX_OUTPUT_PORT_TYPE
write_en[5] <= write_en[5].DB_MAX_OUTPUT_PORT_TYPE
write_en[6] <= write_en[6].DB_MAX_OUTPUT_PORT_TYPE
write_en[7] <= write_en[7].DB_MAX_OUTPUT_PORT_TYPE
write_en[8] <= write_en[8].DB_MAX_OUTPUT_PORT_TYPE
write_en[9] <= write_en[9].DB_MAX_OUTPUT_PORT_TYPE
write_en[10] <= write_en[10].DB_MAX_OUTPUT_PORT_TYPE
write_en[11] <= write_en[11].DB_MAX_OUTPUT_PORT_TYPE
write_en[12] <= write_en[12].DB_MAX_OUTPUT_PORT_TYPE
write_en[13] <= write_en[13].DB_MAX_OUTPUT_PORT_TYPE
write_en[14] <= write_en[14].DB_MAX_OUTPUT_PORT_TYPE
write_en[15] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
mem_write <= mem_write.DB_MAX_OUTPUT_PORT_TYPE
PC_Inc <= WideOr48.DB_MAX_OUTPUT_PORT_TYPE
mem_read[0] <= mem_read.DB_MAX_OUTPUT_PORT_TYPE
mem_read[1] <= WideOr38.DB_MAX_OUTPUT_PORT_TYPE


