
---------- Begin Simulation Statistics ----------
final_tick                                 1268411500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 295240                       # Simulator instruction rate (inst/s)
host_mem_usage                                1301184                       # Number of bytes of host memory used
host_op_rate                                   545168                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.09                       # Real time elapsed on the host
host_tick_rate                              607229619                       # Simulator tick rate (ticks/s)
ramulator.active_cycles_0                       35156                       # Total active cycles for level _0
ramulator.active_cycles_0_0                     35156                       # Total active cycles for level _0_0
ramulator.active_cycles_0_0_0                   10736                       # Total active cycles for level _0_0_0
ramulator.active_cycles_0_0_0_0                  5024                       # Total active cycles for level _0_0_0_0
ramulator.active_cycles_0_0_0_1                  1796                       # Total active cycles for level _0_0_0_1
ramulator.active_cycles_0_0_0_2                  2268                       # Total active cycles for level _0_0_0_2
ramulator.active_cycles_0_0_0_3                  1648                       # Total active cycles for level _0_0_0_3
ramulator.active_cycles_0_0_1                    8568                       # Total active cycles for level _0_0_1
ramulator.active_cycles_0_0_1_0                  4196                       # Total active cycles for level _0_0_1_0
ramulator.active_cycles_0_0_1_1                   952                       # Total active cycles for level _0_0_1_1
ramulator.active_cycles_0_0_1_2                  1084                       # Total active cycles for level _0_0_1_2
ramulator.active_cycles_0_0_1_3                  2336                       # Total active cycles for level _0_0_1_3
ramulator.active_cycles_0_0_2                    8628                       # Total active cycles for level _0_0_2
ramulator.active_cycles_0_0_2_0                  2300                       # Total active cycles for level _0_0_2_0
ramulator.active_cycles_0_0_2_1                  1408                       # Total active cycles for level _0_0_2_1
ramulator.active_cycles_0_0_2_2                   768                       # Total active cycles for level _0_0_2_2
ramulator.active_cycles_0_0_2_3                  4152                       # Total active cycles for level _0_0_2_3
ramulator.active_cycles_0_0_3                    7224                       # Total active cycles for level _0_0_3
ramulator.active_cycles_0_0_3_0                  1072                       # Total active cycles for level _0_0_3_0
ramulator.active_cycles_0_0_3_1                   984                       # Total active cycles for level _0_0_3_1
ramulator.active_cycles_0_0_3_2                  2252                       # Total active cycles for level _0_0_3_2
ramulator.active_cycles_0_0_3_3                  2916                       # Total active cycles for level _0_0_3_3
ramulator.average_serving_requests_0         0.046176                       # The average of read and write requests that are served in this DRAM element per memory cycle for level _0
ramulator.average_serving_requests_0_0       0.046176                       # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0
ramulator.average_serving_requests_0_0_0     0.014101                       # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
ramulator.average_serving_requests_0_0_0_0     0.006599                       # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_0
ramulator.average_serving_requests_0_0_0_1     0.002359                       # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_1
ramulator.average_serving_requests_0_0_0_2     0.002979                       # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_2
ramulator.average_serving_requests_0_0_0_3     0.002165                       # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_3
ramulator.average_serving_requests_0_0_1     0.011254                       # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
ramulator.average_serving_requests_0_0_1_0     0.005511                       # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_0
ramulator.average_serving_requests_0_0_1_1     0.001250                       # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_1
ramulator.average_serving_requests_0_0_1_2     0.001424                       # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_2
ramulator.average_serving_requests_0_0_1_3     0.003068                       # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_3
ramulator.average_serving_requests_0_0_2     0.011332                       # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2
ramulator.average_serving_requests_0_0_2_0     0.003021                       # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_0
ramulator.average_serving_requests_0_0_2_1     0.001849                       # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_1
ramulator.average_serving_requests_0_0_2_2     0.001009                       # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_2
ramulator.average_serving_requests_0_0_2_3     0.005453                       # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_3
ramulator.average_serving_requests_0_0_3     0.009488                       # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3
ramulator.average_serving_requests_0_0_3_0     0.001408                       # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_0
ramulator.average_serving_requests_0_0_3_1     0.001292                       # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_1
ramulator.average_serving_requests_0_0_3_2     0.002958                       # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_2
ramulator.average_serving_requests_0_0_3_3     0.003830                       # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_3
ramulator.busy_cycles_0                         35156                       # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0
ramulator.busy_cycles_0_0                       60428                       # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0
ramulator.busy_cycles_0_0_0                     10736                       # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0
ramulator.busy_cycles_0_0_0_0                    5024                       # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_0
ramulator.busy_cycles_0_0_0_1                    1796                       # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_1
ramulator.busy_cycles_0_0_0_2                    2268                       # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_2
ramulator.busy_cycles_0_0_0_3                    1648                       # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_3
ramulator.busy_cycles_0_0_1                      8568                       # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1
ramulator.busy_cycles_0_0_1_0                    4196                       # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_0
ramulator.busy_cycles_0_0_1_1                     952                       # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_1
ramulator.busy_cycles_0_0_1_2                    1084                       # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_2
ramulator.busy_cycles_0_0_1_3                    2336                       # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_3
ramulator.busy_cycles_0_0_2                      8628                       # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2
ramulator.busy_cycles_0_0_2_0                    2300                       # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_0
ramulator.busy_cycles_0_0_2_1                    1408                       # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_1
ramulator.busy_cycles_0_0_2_2                     768                       # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_2
ramulator.busy_cycles_0_0_2_3                    4152                       # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_3
ramulator.busy_cycles_0_0_3                      7224                       # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3
ramulator.busy_cycles_0_0_3_0                    1072                       # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_0
ramulator.busy_cycles_0_0_3_1                     984                       # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_1
ramulator.busy_cycles_0_0_3_2                    2252                       # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_2
ramulator.busy_cycles_0_0_3_3                    2916                       # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_3
ramulator.demand_read_latency_avg_0         29.194041                       # The average memory latency cycles (in memory time domain) per request for demand read requests in this channel
ramulator.demand_read_latency_sum_0             38215                       # The memory latency cycles (in memory time domain) sum for demand read requests in this channel
ramulator.dram_capacity                    4294967296                       # Number of bytes in simulated DRAM
ramulator.dram_cycles                          761352                       # Number of DRAM cycles simulated
ramulator.in_queue_read_req_num_avg          0.039245                       # Average of read queue length per memory cycle
ramulator.in_queue_read_req_num_sum             29879                       # Sum of read queue length
ramulator.in_queue_req_num_avg               0.039245                       # Average of read/write queue length per memory cycle
ramulator.in_queue_req_num_sum                  29879                       # Sum of read/write queue length
ramulator.in_queue_write_req_num_avg         0.000000                       # Average of write queue length per memory cycle
ramulator.in_queue_write_req_num_sum                0                       # Sum of write queue length
ramulator.incoming_demand_read_reqs_per_channel         1309                       # Number of incoming demand read requests to each DRAM channel
ramulator.incoming_prefetch_read_reqs_per_channel            0                       # Number of incoming prefetch read requests to each DRAM channel
ramulator.incoming_read_reqs_per_channel         1309                       # Number of incoming read requests to each DRAM channel
ramulator.incoming_requests                      1309                       # Number of incoming requests to DRAM
ramulator.incoming_requests_per_channel          1309                       # Number of incoming requests to each DRAM channel
ramulator.maximum_bandwidth               19200000000                       # The theoretical maximum bandwidth (Bps)
ramulator.physical_page_replacement                 0                       # The number of times that physical page replacement happens.
ramulator.prefetch_read_latency_avg_0             nan                       # The average memory latency cycles (in memory time domain) per request for prefetch read requests in this channel
ramulator.prefetch_read_latency_sum_0               0                       # The memory latency cycles (in memory time domain) sum for prefetch read requests in this channel
ramulator.prefetch_to_demand_read_promotion            0                       # Number of incoming prefetch read requests promoted to demand request
ramulator.ramulator_active_cycles               35156                       # The total number of cycles that the DRAM part is active (serving R/W)
ramulator.read_latency_avg_0                29.194041                       # The average memory latency cycles (in memory time domain) per request for all read requests in this channel
ramulator.read_latency_sum_0                    38215                       # The memory latency cycles (in memory time domain) sum for all read requests in this channel
ramulator.read_req_queue_length_avg_0        0.039245                       # Read queue length average per memory cycle per channel.
ramulator.read_req_queue_length_sum_0           29879                       # Read queue length sum per memory cycle per channel.
ramulator.read_requests::0                       1309                       # Number of incoming read requests to DRAM per core
ramulator.read_requests::1                          0                       # Number of incoming read requests to DRAM per core
ramulator.read_requests::2                          0                       # Number of incoming read requests to DRAM per core
ramulator.read_requests::3                          0                       # Number of incoming read requests to DRAM per core
ramulator.read_row_conflicts_channel_0_core::0           40                       # Number of row conflicts for read requests per channel per core
ramulator.read_row_conflicts_channel_0_core::1            0                       # Number of row conflicts for read requests per channel per core
ramulator.read_row_conflicts_channel_0_core::2            0                       # Number of row conflicts for read requests per channel per core
ramulator.read_row_conflicts_channel_0_core::3            0                       # Number of row conflicts for read requests per channel per core
ramulator.read_row_hits_channel_0_core::0          788                       # Number of row hits for read requests per channel per core
ramulator.read_row_hits_channel_0_core::1            0                       # Number of row hits for read requests per channel per core
ramulator.read_row_hits_channel_0_core::2            0                       # Number of row hits for read requests per channel per core
ramulator.read_row_hits_channel_0_core::3            0                       # Number of row hits for read requests per channel per core
ramulator.read_row_misses_channel_0_core::0          481                       # Number of row misses for read requests per channel per core
ramulator.read_row_misses_channel_0_core::1            0                       # Number of row misses for read requests per channel per core
ramulator.read_row_misses_channel_0_core::2            0                       # Number of row misses for read requests per channel per core
ramulator.read_row_misses_channel_0_core::3            0                       # Number of row misses for read requests per channel per core
ramulator.read_transaction_bytes_0              83776                       # The total byte of read transaction per channel
ramulator.refresh_cycles_0_0                    25272                       # (All-bank refresh only, only valid for rank level) The sum of cycles that is under refresh per memory cycle for level _0_0
ramulator.req_queue_length_avg_0             0.039245                       # Average of read and write queue length per memory cycle per channel.
ramulator.req_queue_length_sum_0                29879                       # Sum of read and write queue length per memory cycle per channel.
ramulator.row_conflicts_channel_0_core             40                       # Number of row conflicts per channel per core
ramulator.row_hits_channel_0_core                 788                       # Number of row hits per channel per core
ramulator.row_misses_channel_0_core               481                       # Number of row misses per channel per core
ramulator.serving_requests_0                    35156                       # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0
ramulator.serving_requests_0_0                  35156                       # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0
ramulator.serving_requests_0_0_0                10736                       # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
ramulator.serving_requests_0_0_0_0               5024                       # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_0
ramulator.serving_requests_0_0_0_1               1796                       # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_1
ramulator.serving_requests_0_0_0_2               2268                       # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_2
ramulator.serving_requests_0_0_0_3               1648                       # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_3
ramulator.serving_requests_0_0_1                 8568                       # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
ramulator.serving_requests_0_0_1_0               4196                       # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_0
ramulator.serving_requests_0_0_1_1                952                       # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_1
ramulator.serving_requests_0_0_1_2               1084                       # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_2
ramulator.serving_requests_0_0_1_3               2336                       # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_3
ramulator.serving_requests_0_0_2                 8628                       # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2
ramulator.serving_requests_0_0_2_0               2300                       # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_0
ramulator.serving_requests_0_0_2_1               1408                       # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_1
ramulator.serving_requests_0_0_2_2                768                       # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_2
ramulator.serving_requests_0_0_2_3               4152                       # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_3
ramulator.serving_requests_0_0_3                 7224                       # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3
ramulator.serving_requests_0_0_3_0               1072                       # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_0
ramulator.serving_requests_0_0_3_1                984                       # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_1
ramulator.serving_requests_0_0_3_2               2252                       # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_2
ramulator.serving_requests_0_0_3_3               2916                       # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_3
ramulator.useless_activates_0_core                  0                       # Number of useless activations. E.g, ACT -> PRE w/o RD or WR
ramulator.write_req_queue_length_avg_0       0.000000                       # Write queue length average per memory cycle per channel.
ramulator.write_req_queue_length_sum_0              0                       # Write queue length sum per memory cycle per channel.
ramulator.write_requests::0                         0                       # Number of incoming write requests to DRAM per core
ramulator.write_requests::1                         0                       # Number of incoming write requests to DRAM per core
ramulator.write_requests::2                         0                       # Number of incoming write requests to DRAM per core
ramulator.write_requests::3                         0                       # Number of incoming write requests to DRAM per core
ramulator.write_row_conflicts_channel_0_core::0            0                       # Number of row conflicts for write requests per channel per core
ramulator.write_row_conflicts_channel_0_core::1            0                       # Number of row conflicts for write requests per channel per core
ramulator.write_row_conflicts_channel_0_core::2            0                       # Number of row conflicts for write requests per channel per core
ramulator.write_row_conflicts_channel_0_core::3            0                       # Number of row conflicts for write requests per channel per core
ramulator.write_row_hits_channel_0_core::0            0                       # Number of row hits for write requests per channel per core
ramulator.write_row_hits_channel_0_core::1            0                       # Number of row hits for write requests per channel per core
ramulator.write_row_hits_channel_0_core::2            0                       # Number of row hits for write requests per channel per core
ramulator.write_row_hits_channel_0_core::3            0                       # Number of row hits for write requests per channel per core
ramulator.write_row_misses_channel_0_core::0            0                       # Number of row misses for write requests per channel per core
ramulator.write_row_misses_channel_0_core::1            0                       # Number of row misses for write requests per channel per core
ramulator.write_row_misses_channel_0_core::2            0                       # Number of row misses for write requests per channel per core
ramulator.write_row_misses_channel_0_core::3            0                       # Number of row misses for write requests per channel per core
ramulator.write_transaction_bytes_0                 0                       # The total byte of write transaction per channel
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      616665                       # Number of instructions simulated
sim_ops                                       1138760                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001268                       # Number of seconds simulated
sim_ticks                                  1268411500                       # Number of ticks simulated
system.cpu0.Branches                           111751                       # Number of branches fetched
system.cpu0.committedInsts                     616665                       # Number of instructions committed
system.cpu0.committedOps                      1138760                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                    0.000000                       # Percentage of idle cycles
system.cpu0.not_idle_fraction                1.000000                       # Percentage of non-idle cycles
system.cpu0.numCycles                         2536823                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles              2536822.998000                       # Number of busy cycles
system.cpu0.num_cc_register_reads              364455                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes             199852                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts        37058                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                  4706                       # Number of float alu accesses
system.cpu0.num_fp_insts                         4706                       # number of float instructions
system.cpu0.num_fp_register_reads                8312                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes               3802                       # number of times the floating registers were written
system.cpu0.num_func_calls                      61188                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                  0.002000                       # Number of idle cycles
system.cpu0.num_int_alu_accesses              1131377                       # Number of integer alu accesses
system.cpu0.num_int_insts                     1131377                       # number of integer instructions
system.cpu0.num_int_register_reads            2567852                       # number of times the integer registers were read
system.cpu0.num_int_register_writes            855373                       # number of times the integer registers were written
system.cpu0.num_load_insts                     227677                       # Number of load instructions
system.cpu0.num_mem_refs                       392282                       # number of memory refs
system.cpu0.num_store_insts                    164605                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                  772      0.07%      0.07% # Class of executed instruction
system.cpu0.op_class::IntAlu                   742086     65.16%     65.23% # Class of executed instruction
system.cpu0.op_class::IntMult                     392      0.03%     65.27% # Class of executed instruction
system.cpu0.op_class::IntDiv                       56      0.00%     65.27% # Class of executed instruction
system.cpu0.op_class::FloatAdd                     10      0.00%     65.27% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     65.27% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     65.27% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     65.27% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     65.27% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     65.27% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     65.27% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     65.27% # Class of executed instruction
system.cpu0.op_class::SimdAdd                     390      0.03%     65.31% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     65.31% # Class of executed instruction
system.cpu0.op_class::SimdAlu                    1478      0.13%     65.44% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     65.44% # Class of executed instruction
system.cpu0.op_class::SimdCvt                     520      0.05%     65.48% # Class of executed instruction
system.cpu0.op_class::SimdMisc                    610      0.05%     65.54% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     65.54% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     65.54% # Class of executed instruction
system.cpu0.op_class::SimdShift                   186      0.02%     65.55% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     65.55% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     65.55% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     65.55% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     65.55% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     65.55% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     65.55% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     65.55% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     65.55% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     65.55% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     65.55% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     65.55% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     65.55% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     65.55% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     65.55% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     65.55% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     65.55% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     65.55% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     65.55% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     65.55% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     65.55% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     65.55% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     65.55% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     65.55% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     65.55% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     65.55% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     65.55% # Class of executed instruction
system.cpu0.op_class::MemRead                  227137     19.95%     85.50% # Class of executed instruction
system.cpu0.op_class::MemWrite                 164145     14.41%     99.91% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                540      0.05%     99.96% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite               460      0.04%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                   1138782                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   18                       # Number of system calls
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1310                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          740                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         2387                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data       391868                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          391868                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data       391868                       # number of overall hits
system.cpu0.dcache.overall_hits::total         391868                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data          435                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           435                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data          435                       # number of overall misses
system.cpu0.dcache.overall_misses::total          435                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data     32607500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     32607500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data     32607500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     32607500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data       392303                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       392303                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data       392303                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       392303                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.001109                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.001109                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.001109                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.001109                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 74959.770115                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 74959.770115                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 74959.770115                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 74959.770115                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks            1                       # number of writebacks
system.cpu0.dcache.writebacks::total                1                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.cpu0.data          435                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          435                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data          435                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          435                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data     32172500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     32172500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data     32172500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     32172500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.001109                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001109                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.001109                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001109                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 73959.770115                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 73959.770115                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 73959.770115                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 73959.770115                       # average overall mshr miss latency
system.cpu0.dcache.replacements                     7                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       227523                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         227523                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data          170                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          170                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data     13338000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     13338000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       227693                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       227693                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.000747                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000747                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 78458.823529                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 78458.823529                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data          170                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          170                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data     13168000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     13168000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.000747                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000747                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 77458.823529                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 77458.823529                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       164345                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        164345                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data          265                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          265                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data     19269500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     19269500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       164610                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       164610                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.001610                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.001610                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 72715.094340                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 72715.094340                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data          265                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          265                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     19004500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     19004500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.001610                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.001610                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 71715.094340                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 71715.094340                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1268411500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          391.412897                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             392303                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              435                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           901.845977                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           112500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   391.412897                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.382239                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.382239                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          428                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          414                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.417969                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           785041                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          785041                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1268411500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                     227693                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                     164614                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                           20                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                           16                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1268411500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1268411500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1268411500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst       776191                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          776191                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       776191                       # number of overall hits
system.cpu0.icache.overall_hits::total         776191                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst         1214                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          1214                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst         1214                       # number of overall misses
system.cpu0.icache.overall_misses::total         1214                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     67759000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     67759000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     67759000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     67759000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst       777405                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       777405                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst       777405                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       777405                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.001562                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001562                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.001562                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001562                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 55814.662273                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 55814.662273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 55814.662273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 55814.662273                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          731                       # number of writebacks
system.cpu0.icache.writebacks::total              731                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst         1214                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         1214                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst         1214                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         1214                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     66545000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     66545000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     66545000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     66545000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.001562                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001562                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.001562                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001562                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 54814.662273                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 54814.662273                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 54814.662273                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 54814.662273                       # average overall mshr miss latency
system.cpu0.icache.replacements                   731                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       776191                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         776191                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst         1214                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         1214                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     67759000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     67759000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst       777405                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       777405                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.001562                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001562                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 55814.662273                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 55814.662273                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst         1214                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         1214                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     66545000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     66545000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.001562                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001562                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 54814.662273                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 54814.662273                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1268411500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          451.119631                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             777405                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             1214                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           640.366557                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            24500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   451.119631                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.881093                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.881093                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          483                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          426                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.943359                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          1556024                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         1556024                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1268411500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                     777405                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                           93                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1268411500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1268411500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1268411500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON   1268411500                       # Cumulative time (in ticks) in various power states
system.cpu0.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu0.thread0.numOps                          0                       # Number of Ops committed
system.cpu0.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.replacements                     0                       # number of replacements
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1268411500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1268411500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1268411500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1268411500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1268411500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1268411500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1268411500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1268411500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1268411500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1268411500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON   1268411500                       # Cumulative time (in ticks) in various power states
system.cpu1.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu1.thread0.numOps                          0                       # Number of Ops committed
system.cpu1.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1268411500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1268411500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1268411500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1268411500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1268411500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1268411500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1268411500                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1268411500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.replacements            0                       # number of replacements
system.cpu2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1268411500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1268411500                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::ON   1268411500                       # Cumulative time (in ticks) in various power states
system.cpu2.thread10496.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread10496.numOps                      0                       # Number of Ops committed
system.cpu2.thread10496.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1268411500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1268411500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1268411500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1268411500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1268411500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1268411500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1268411500                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1268411500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1268411500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1268411500                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::ON   1268411500                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu0.inst                 338                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                   1                       # number of demand (read+write) hits
system.l2.demand_hits::total                      339                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst                338                       # number of overall hits
system.l2.overall_hits::.cpu0.data                  1                       # number of overall hits
system.l2.overall_hits::total                     339                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               876                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data               434                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1310                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              876                       # number of overall misses
system.l2.overall_misses::.cpu0.data              434                       # number of overall misses
system.l2.overall_misses::total                  1310                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     61171500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data     31507500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         92679000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     61171500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data     31507500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        92679000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst            1214                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data             435                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1649                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst           1214                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data            435                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1649                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.721582                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.997701                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.794421                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.721582                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.997701                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.794421                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 69830.479452                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 72597.926267                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 70747.328244                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 69830.479452                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 72597.926267                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 70747.328244                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu0.inst          876                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data          434                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1310                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          876                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data          434                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1310                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     52411500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data     27167500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     79579000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     52411500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data     27167500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     79579000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.721582                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.997701                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.794421                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.721582                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.997701                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.794421                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 59830.479452                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 62597.926267                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 60747.328244                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 59830.479452                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 62597.926267                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 60747.328244                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks            1                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total                1                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks            1                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total            1                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          731                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              731                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          731                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          731                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu0.data            265                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 265                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data     18605500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      18605500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data          265                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               265                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 70209.433962                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 70209.433962                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data          265                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            265                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data     15955500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     15955500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 60209.433962                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60209.433962                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst           338                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                338                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          876                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              876                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     61171500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     61171500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst         1214                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1214                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.721582                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.721582                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 69830.479452                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 69830.479452                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          876                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          876                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     52411500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52411500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.721582                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.721582                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 59830.479452                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 59830.479452                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data          169                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             169                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data     12902000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     12902000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data          170                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           170                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.994118                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.994118                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 76343.195266                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76343.195266                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data          169                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          169                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data     11212000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     11212000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.994118                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.994118                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 66343.195266                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66343.195266                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1268411500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1157.328351                       # Cycle average of tags in use
system.l2.tags.total_refs                        2387                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1310                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.822137                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     14000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu0.inst      760.556538                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      396.771813                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu0.inst       0.023210                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.012109                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.035319                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1310                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1243                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.039978                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     20406                       # Number of tag accesses
system.l2.tags.data_accesses                    20406                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1268411500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         56064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data         27776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              83840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        56064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         56064                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu0.inst            876                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data            434                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1310                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         44200167                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         21898256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              66098423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     44200167                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         44200167                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        44200167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        21898256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             66098423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1268411500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1045                       # Transaction distribution
system.membus.trans_dist::ReadExReq               265                       # Transaction distribution
system.membus.trans_dist::ReadExResp              265                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1045                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         2620                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total         2620                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   2620                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port        83840                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total        83840                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                   83840                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1310                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1310    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1310                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1268411500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy             1318000                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7176050                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              1384                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          731                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               6                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              265                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             265                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1214                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          170                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port         3159                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port          877                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                  4036                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port       124480                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port        27904                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                 152384                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1649                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001213                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.034816                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1647     99.88%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      2      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1649                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1268411500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy            1925500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1821000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            652500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
