(module "SN74LVC1G04DRLR" (layer F.Cu) (tedit 620D048C)
  (descr "SN74LVC1G04DRLR, SOT-5 Inverters ROHS")
  (tags "SOT-5 Inverters ROHS, Logic ICs, Inverters")
  (fp_text reference REF** (at 0 -2.899771) (layer F.SilkS)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_text value SN74LVC1G04DRLR (at 0 2.899771) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_arc (start -1.070104 -0.409754) (end -1.120142 -0.50983) (angle 53.130102) (layer F.Fab) (width 0.254001))
  (fp_arc (start -1.070104 -0.50983) (end -1.020066 -0.50983) (angle -180) (layer F.Fab) (width 0.254001))
  (fp_circle (center -0.820015 -0.779782) (end -0.790018 -0.779782) (layer F.SilkS) (width 0.059995))
  (fp_circle (center -1.070104 -0.50983) (end -0.970104 -0.50983) (layer F.Fab) (width 0.2))
  (fp_circle (center -0.890018 -0.929693) (end -0.83998 -0.929693) (layer F.SilkS) (width 0.11999))
  (fp_line (start 0.649911 -0.899771) (end -0.650114 -0.899771) (layer F.SilkS) (width 0.11999))
  (fp_line (start 0.649911 0.899771) (end -0.650114 0.899771) (layer F.SilkS) (width 0.11999))
  (pad 1 smd rect (at -0.700025 -0.49967) (size 0.5 0.289992) (layers F.Cu F.Mask F.Paste))
  (pad 3 smd rect (at -0.700025 0.50033) (size 0.5 0.289992) (layers F.Cu F.Mask F.Paste))
  (pad 5 smd rect (at 0.700025 -0.49967) (size 0.5 0.289992) (layers F.Cu F.Mask F.Paste))
  (pad 2 smd rect (at -0.700025 0.000457) (size 0.5 0.289992) (layers F.Cu F.Mask F.Paste))
  (pad 4 smd rect (at 0.700025 0.50033) (size 0.5 0.289992) (layers F.Cu F.Mask F.Paste))
  (fp_text user REF** (at 0 4.899771) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (model Z:\footprint/lcsc_logic_ics/packages3d/SN74LVC1G04DRLR.wrl
    (at (xyz 0 0 0))
    (scale (xyz 1 1 1))
    (rotate (xyz 0 0 0))
  )
)