
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.032168                       # Number of seconds simulated
sim_ticks                                 32168349525                       # Number of ticks simulated
final_tick                               603671272644                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  58179                       # Simulator instruction rate (inst/s)
host_op_rate                                    75762                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 821864                       # Simulator tick rate (ticks/s)
host_mem_usage                               16918508                       # Number of bytes of host memory used
host_seconds                                 39140.71                       # Real time elapsed on the host
sim_insts                                  2277166343                       # Number of instructions simulated
sim_ops                                    2965365334                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       740096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1011840                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1755392                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1210368                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1210368                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         5782                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         7905                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 13714                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9456                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9456                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        55707                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     23006962                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        51728                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     31454520                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                54568917                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        55707                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        51728                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             107435                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          37626052                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               37626052                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          37626052                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        55707                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     23006962                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        51728                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     31454520                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               92194969                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                77142326                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28410708                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24839944                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1799105                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14199628                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13672292                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2042777                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56787                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33495685                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158018395                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28410708                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15715069                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32540171                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8824401                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3402316                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16514041                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       716164                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     76453239                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.379349                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.175117                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        43913068     57.44%     57.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1614817      2.11%     59.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2960022      3.87%     63.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2761819      3.61%     67.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4553045      5.96%     72.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4740440      6.20%     79.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1127350      1.47%     80.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          851251      1.11%     81.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13931427     18.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     76453239                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.368289                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.048401                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34530105                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3292612                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31493998                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       126657                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7009857                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3093919                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5209                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     176820803                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1403                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7009857                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35971853                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         956512                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       404707                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30158041                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1952260                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172162446                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           13                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        690883                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       752491                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228564096                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    783613559                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    783613559                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79667885                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20329                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9930                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5292897                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26470008                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5761009                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        96431                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1805866                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         162943155                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19851                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137590328                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       182761                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48861507                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    133943041                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     76453239                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.799666                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.843223                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26206934     34.28%     34.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14331796     18.75%     53.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12415337     16.24%     69.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7689263     10.06%     79.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8043128     10.52%     89.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4738565      6.20%     96.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2086410      2.73%     98.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       558176      0.73%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       383630      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     76453239                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         542376     66.27%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        174634     21.34%     87.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       101401     12.39%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107924052     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085392      0.79%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23669783     17.20%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4901180      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137590328                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.783591                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             818411                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005948                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    352635061                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    211824938                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133097823                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138408739                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       339977                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7539937                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          895                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          425                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1407654                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7009857                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         455553                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        48236                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    162963009                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       189924                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26470008                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5761009                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9929                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30442                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          168                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          425                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       956430                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1061273                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2017703                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135016446                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22749374                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2573876                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27530204                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20409008                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4780830                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.750225                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133248310                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133097823                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81818075                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199668930                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.725354                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409769                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611586                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49352039                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1803847                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     69443382                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.636032                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.324408                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     31634232     45.55%     45.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14848335     21.38%     66.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8309412     11.97%     78.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2816678      4.06%     82.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2687017      3.87%     86.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1117849      1.61%     88.44% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3003561      4.33%     92.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       874670      1.26%     94.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4151628      5.98%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     69443382                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611586                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179497                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4151628                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           228255379                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          332943179                       # The number of ROB writes
system.switch_cpus0.timesIdled                  22492                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 689087                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611586                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.771423                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.771423                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.296305                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.296305                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624527449                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174447254                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182236440                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                77142326                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28047814                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     22793597                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1915159                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     11841964                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10942136                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2957983                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        81203                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     28149136                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             155558456                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28047814                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     13900119                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             34209274                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10277365                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5503153                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         13785143                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       822364                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     76181243                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.522499                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.308195                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        41971969     55.09%     55.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3010105      3.95%     59.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2422307      3.18%     62.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5905667      7.75%     69.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1596976      2.10%     72.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2057494      2.70%     74.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1489046      1.95%     76.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          835728      1.10%     77.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16891951     22.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     76181243                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.363585                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.016512                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        29447178                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5331722                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         32899337                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       221655                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8281346                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4792942                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        38660                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     185971772                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        75879                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8281346                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        31602010                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1144303                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1014853                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30915602                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3223124                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     179408486                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        25202                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1337602                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1002556                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          747                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    251219711                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    837535252                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    837535252                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    153973120                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        97246577                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36722                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20667                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8840732                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16721666                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8519527                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       134058                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2843910                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         169645541                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35330                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        134745506                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       259368                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58621608                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    179093850                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5506                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     76181243                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.768749                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.887156                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     26257421     34.47%     34.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16436907     21.58%     56.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10812838     14.19%     70.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7981168     10.48%     80.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6865434      9.01%     89.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3559079      4.67%     94.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3046426      4.00%     98.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       572028      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       649942      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     76181243                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         789341     71.12%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             9      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        160778     14.49%     85.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       159681     14.39%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    112278492     83.33%     83.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1917253      1.42%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        14912      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13377386      9.93%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7157463      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     134745506                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.746713                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1109809                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008236                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    347041432                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    228303074                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    131308834                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     135855315                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       504421                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6589334                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2639                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          598                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2183089                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8281346                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         479549                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        72605                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    169680872                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       376075                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16721666                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8519527                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20418                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         64972                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          598                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1146376                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1074025                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2220401                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    132599292                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12548977                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2146214                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19520184                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18711295                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6971207                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.718892                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             131396292                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            131308834                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85562030                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        241573965                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.702163                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354186                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     90200541                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    110773271                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     58908283                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        29824                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1918996                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     67899897                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.631420                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.140799                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     26186960     38.57%     38.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     18912819     27.85%     66.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7696639     11.34%     77.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4326752      6.37%     84.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3534600      5.21%     89.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1436806      2.12%     91.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1710600      2.52%     93.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       856880      1.26%     95.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3237841      4.77%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     67899897                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     90200541                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     110773271                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16468770                       # Number of memory references committed
system.switch_cpus1.commit.loads             10132332                       # Number of loads committed
system.switch_cpus1.commit.membars              14912                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15915787                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         99810555                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2254899                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3237841                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           234343610                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          347649735                       # The number of ROB writes
system.switch_cpus1.timesIdled                  34964                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 961083                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           90200541                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            110773271                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     90200541                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.855231                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.855231                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.169274                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.169274                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       596491578                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      181512348                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      171597789                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         29824                       # number of misc regfile writes
system.l2.replacements                          13714                       # number of replacements
system.l2.tagsinuse                            131072                       # Cycle average of tags in use
system.l2.total_refs                          1365273                       # Total number of references to valid blocks.
system.l2.sampled_refs                         144786                       # Sample count of references to valid blocks.
system.l2.avg_refs                           9.429593                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         73531.419207                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.992017                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2910.935163                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.997410                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   4104.413316                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst            159.435245                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          20939.629781                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          29398.177862                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.561000                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000107                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.022209                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000099                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.031314                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.001216                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.159757                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000008                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.224290                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        43794                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        57560                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  101355                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            43045                       # number of Writeback hits
system.l2.Writeback_hits::total                 43045                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        43794                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        57560                       # number of demand (read+write) hits
system.l2.demand_hits::total                   101355                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        43794                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        57560                       # number of overall hits
system.l2.overall_hits::total                  101355                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         5782                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         7905                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 13714                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         5782                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         7905                       # number of demand (read+write) misses
system.l2.demand_misses::total                  13714                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         5782                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         7905                       # number of overall misses
system.l2.overall_misses::total                 13714                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       783147                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    358756136                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       745853                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    470127916                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       830413052                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       783147                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    358756136                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       745853                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    470127916                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        830413052                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       783147                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    358756136                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       745853                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    470127916                       # number of overall miss cycles
system.l2.overall_miss_latency::total       830413052                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49576                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        65465                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              115069                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        43045                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             43045                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49576                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        65465                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               115069                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49576                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        65465                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              115069                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.116629                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.120752                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.119181                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.116629                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.120752                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.119181                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.116629                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.120752                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.119181                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 55939.071429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 62047.066067                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 57373.307692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 59472.222138                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 60552.213213                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 55939.071429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 62047.066067                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 57373.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 59472.222138                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 60552.213213                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 55939.071429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 62047.066067                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 57373.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 59472.222138                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 60552.213213                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9456                       # number of writebacks
system.l2.writebacks::total                      9456                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         5782                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         7905                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            13714                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         5782                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         7905                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             13714                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         5782                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         7905                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            13714                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       703847                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    325172612                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       670528                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    424294045                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    750841032                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       703847                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    325172612                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       670528                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    424294045                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    750841032                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       703847                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    325172612                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       670528                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    424294045                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    750841032                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.116629                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.120752                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.119181                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.116629                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.120752                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.119181                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.116629                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.120752                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.119181                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 50274.785714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 56238.777586                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 51579.076923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 53674.135990                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 54749.965874                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 50274.785714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 56238.777586                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 51579.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 53674.135990                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 54749.965874                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 50274.785714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 56238.777586                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 51579.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 53674.135990                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 54749.965874                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.991665                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016546139                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1875546.381919                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.991665                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024025                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868576                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16514025                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16514025                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16514025                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16514025                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16514025                       # number of overall hits
system.cpu0.icache.overall_hits::total       16514025                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       965535                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       965535                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       965535                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       965535                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       965535                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       965535                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16514041                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16514041                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16514041                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16514041                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16514041                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16514041                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 60345.937500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 60345.937500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 60345.937500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 60345.937500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 60345.937500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 60345.937500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       827926                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       827926                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       827926                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       827926                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       827926                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       827926                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 55195.066667                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 55195.066667                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 55195.066667                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 55195.066667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 55195.066667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 55195.066667                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49576                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246461433                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49832                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4945.846705                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.398306                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.601694                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825775                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174225                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20678676                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20678676                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9927                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9927                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25012168                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25012168                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25012168                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25012168                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       127183                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       127183                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       127183                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        127183                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       127183                       # number of overall misses
system.cpu0.dcache.overall_misses::total       127183                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4069736114                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4069736114                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4069736114                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4069736114                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4069736114                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4069736114                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20805859                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20805859                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9927                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9927                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25139351                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25139351                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25139351                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25139351                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006113                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006113                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005059                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005059                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005059                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005059                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31999.057374                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31999.057374                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31999.057374                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31999.057374                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31999.057374                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31999.057374                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18822                       # number of writebacks
system.cpu0.dcache.writebacks::total            18822                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        77607                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        77607                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        77607                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        77607                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        77607                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        77607                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49576                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49576                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49576                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49576                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49576                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49576                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    683026691                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    683026691                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    683026691                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    683026691                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    683026691                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    683026691                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002383                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002383                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001972                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001972                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001972                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001972                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 13777.365883                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13777.365883                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 13777.365883                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13777.365883                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 13777.365883                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13777.365883                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.997408                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1100758541                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2219271.252016                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997408                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794868                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13785127                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13785127                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13785127                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13785127                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13785127                       # number of overall hits
system.cpu1.icache.overall_hits::total       13785127                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       897559                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       897559                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       897559                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       897559                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       897559                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       897559                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13785143                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13785143                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13785143                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13785143                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13785143                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13785143                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 56097.437500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 56097.437500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 56097.437500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 56097.437500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 56097.437500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 56097.437500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       759523                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       759523                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       759523                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       759523                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       759523                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       759523                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 58424.846154                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 58424.846154                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 58424.846154                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 58424.846154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 58424.846154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 58424.846154                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 65465                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               192074373                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 65721                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2922.572283                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.106591                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.893409                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.898854                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.101146                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9532125                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9532125                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6306614                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6306614                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20038                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20038                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        14912                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14912                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15838739                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15838739                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15838739                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15838739                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       140463                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       140463                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       140463                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        140463                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       140463                       # number of overall misses
system.cpu1.dcache.overall_misses::total       140463                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   3863807178                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3863807178                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   3863807178                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3863807178                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   3863807178                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3863807178                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9672588                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9672588                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6306614                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6306614                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20038                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20038                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        14912                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14912                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15979202                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15979202                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15979202                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15979202                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014522                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014522                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008790                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008790                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008790                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008790                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 27507.650969                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27507.650969                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 27507.650969                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 27507.650969                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 27507.650969                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 27507.650969                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        24223                       # number of writebacks
system.cpu1.dcache.writebacks::total            24223                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        74998                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        74998                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        74998                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        74998                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        74998                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        74998                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        65465                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        65465                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        65465                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        65465                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        65465                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        65465                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    955389916                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    955389916                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    955389916                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    955389916                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    955389916                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    955389916                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006768                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006768                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004097                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004097                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004097                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004097                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 14593.903857                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14593.903857                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 14593.903857                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 14593.903857                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 14593.903857                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 14593.903857                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
