// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module cout_write_fifo_read (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        cout_burst_buf_V_address0,
        cout_burst_buf_V_ce0,
        cout_burst_buf_V_we0,
        cout_burst_buf_V_d0,
        cout_burst_buf_V_q0,
        cout_burst_buf_V_address1,
        cout_burst_buf_V_ce1,
        cout_burst_buf_V_we1,
        cout_burst_buf_V_d1,
        fifo_cout_V_V_dout,
        fifo_cout_V_V_empty_n,
        fifo_cout_V_V_read,
        en,
        up_sample,
        LAYER_OUT_H,
        LAYER_OUT_W,
        LAYER_OUT_NUM_T,
        LAYER_IN_H_T,
        LAYER_IN_W_T,
        in_h_iter,
        in_w_iter
);

parameter    ap_ST_fsm_state1 = 9'd1;
parameter    ap_ST_fsm_pp0_stage0 = 9'd2;
parameter    ap_ST_fsm_pp0_stage1 = 9'd4;
parameter    ap_ST_fsm_pp0_stage2 = 9'd8;
parameter    ap_ST_fsm_state21 = 9'd16;
parameter    ap_ST_fsm_pp1_stage0 = 9'd32;
parameter    ap_ST_fsm_pp1_stage1 = 9'd64;
parameter    ap_ST_fsm_pp1_stage2 = 9'd128;
parameter    ap_ST_fsm_pp2_stage0 = 9'd256;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] cout_burst_buf_V_address0;
output   cout_burst_buf_V_ce0;
output   cout_burst_buf_V_we0;
output  [511:0] cout_burst_buf_V_d0;
input  [511:0] cout_burst_buf_V_q0;
output  [11:0] cout_burst_buf_V_address1;
output   cout_burst_buf_V_ce1;
output   cout_burst_buf_V_we1;
output  [511:0] cout_burst_buf_V_d1;
input  [255:0] fifo_cout_V_V_dout;
input   fifo_cout_V_V_empty_n;
output   fifo_cout_V_V_read;
input   en;
input   up_sample;
input  [31:0] LAYER_OUT_H;
input  [31:0] LAYER_OUT_W;
input  [15:0] LAYER_OUT_NUM_T;
input  [31:0] LAYER_IN_H_T;
input  [31:0] LAYER_IN_W_T;
input  [31:0] in_h_iter;
input  [31:0] in_w_iter;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[11:0] cout_burst_buf_V_address0;
reg cout_burst_buf_V_ce0;
reg cout_burst_buf_V_we0;
reg[511:0] cout_burst_buf_V_d0;
reg cout_burst_buf_V_ce1;
reg cout_burst_buf_V_we1;
reg fifo_cout_V_V_read;

(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    fifo_cout_V_V_blk_n;
reg    ap_enable_reg_pp2_iter20;
wire    ap_block_pp2_stage0;
reg   [0:0] done_reg_326;
reg   [0:0] done_reg_326_pp2_iter19_reg;
wire    ap_CS_fsm_pp1_stage2;
reg    ap_enable_reg_pp1_iter5;
wire    ap_block_pp1_stage2;
reg   [0:0] done4_reg_278;
reg   [0:0] done4_reg_278_pp1_iter5_reg;
wire    ap_CS_fsm_pp0_stage2;
reg    ap_enable_reg_pp0_iter5;
wire    ap_block_pp0_stage2;
reg   [0:0] done1_reg_230;
reg   [0:0] done1_reg_230_pp0_iter5_reg;
reg   [31:0] o7_reg_194;
reg   [31:0] o7_reg_194_pp0_iter1_reg;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_state6_pp0_stage1_iter1;
wire    ap_block_state9_pp0_stage1_iter2;
wire    ap_block_state12_pp0_stage1_iter3;
wire    ap_block_state15_pp0_stage1_iter4;
wire    ap_block_state18_pp0_stage1_iter5;
wire    ap_block_pp0_stage1_11001;
reg   [31:0] o7_reg_194_pp0_iter2_reg;
reg   [31:0] o7_reg_194_pp0_iter3_reg;
reg   [31:0] o7_reg_194_pp0_iter4_reg;
reg  signed [31:0] h7_reg_206;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state5_pp0_stage0_iter1;
wire    ap_block_state8_pp0_stage0_iter2;
wire    ap_block_state11_pp0_stage0_iter3;
wire    ap_block_state14_pp0_stage0_iter4;
wire    ap_block_state17_pp0_stage0_iter5;
wire    ap_block_state20_pp0_stage0_iter6;
wire    ap_block_pp0_stage0_11001;
reg   [31:0] w7_reg_218;
reg   [31:0] w7_reg_218_pp0_iter1_reg;
reg   [31:0] w7_reg_218_pp0_iter2_reg;
reg   [0:0] done1_reg_230_pp0_iter1_reg;
reg   [0:0] done1_reg_230_pp0_iter2_reg;
reg   [0:0] done1_reg_230_pp0_iter3_reg;
reg   [0:0] done1_reg_230_pp0_iter4_reg;
reg   [31:0] o1_reg_242;
reg   [31:0] o1_reg_242_pp1_iter1_reg;
wire    ap_CS_fsm_pp1_stage1;
wire    ap_block_state23_pp1_stage1_iter0;
wire    ap_block_state26_pp1_stage1_iter1;
wire    ap_block_state29_pp1_stage1_iter2;
wire    ap_block_state32_pp1_stage1_iter3;
wire    ap_block_state35_pp1_stage1_iter4;
wire    ap_block_state38_pp1_stage1_iter5;
wire    ap_block_pp1_stage1_11001;
reg   [31:0] o1_reg_242_pp1_iter2_reg;
reg   [31:0] o1_reg_242_pp1_iter3_reg;
reg   [31:0] o1_reg_242_pp1_iter4_reg;
reg  signed [31:0] h2_reg_254;
wire    ap_CS_fsm_pp1_stage0;
wire    ap_block_state22_pp1_stage0_iter0;
wire    ap_block_state25_pp1_stage0_iter1;
wire    ap_block_state28_pp1_stage0_iter2;
wire    ap_block_state31_pp1_stage0_iter3;
wire    ap_block_state34_pp1_stage0_iter4;
wire    ap_block_state37_pp1_stage0_iter5;
wire    ap_block_state40_pp1_stage0_iter6;
wire    ap_block_pp1_stage0_11001;
reg   [31:0] w3_reg_266;
reg   [31:0] w3_reg_266_pp1_iter1_reg;
reg   [31:0] w3_reg_266_pp1_iter2_reg;
reg   [0:0] done4_reg_278_pp1_iter1_reg;
reg   [0:0] done4_reg_278_pp1_iter2_reg;
reg   [0:0] done4_reg_278_pp1_iter3_reg;
reg   [0:0] done4_reg_278_pp1_iter4_reg;
reg   [31:0] o_reg_290;
reg   [31:0] o_reg_290_pp2_iter2_reg;
wire    ap_block_state41_pp2_stage0_iter0;
wire    ap_block_state42_pp2_stage0_iter1;
wire    ap_block_state43_pp2_stage0_iter2;
wire    ap_block_state44_pp2_stage0_iter3;
wire    ap_block_state45_pp2_stage0_iter4;
wire    ap_block_state46_pp2_stage0_iter5;
wire    ap_block_state47_pp2_stage0_iter6;
wire    ap_block_state48_pp2_stage0_iter7;
wire    ap_block_state49_pp2_stage0_iter8;
wire    ap_block_state50_pp2_stage0_iter9;
wire    ap_block_state51_pp2_stage0_iter10;
wire    ap_block_state52_pp2_stage0_iter11;
wire    ap_block_state53_pp2_stage0_iter12;
wire    ap_block_state54_pp2_stage0_iter13;
wire    ap_block_state55_pp2_stage0_iter14;
wire    ap_block_state56_pp2_stage0_iter15;
wire    ap_block_state57_pp2_stage0_iter16;
wire    ap_block_state58_pp2_stage0_iter17;
wire    ap_block_state59_pp2_stage0_iter18;
wire    ap_block_state60_pp2_stage0_iter19;
reg    ap_block_state61_pp2_stage0_iter20;
wire    ap_block_state62_pp2_stage0_iter21;
reg    ap_block_pp2_stage0_11001;
reg   [31:0] o_reg_290_pp2_iter3_reg;
reg   [31:0] o_reg_290_pp2_iter4_reg;
reg   [31:0] o_reg_290_pp2_iter5_reg;
reg   [31:0] o_reg_290_pp2_iter6_reg;
reg   [31:0] o_reg_290_pp2_iter7_reg;
reg   [31:0] o_reg_290_pp2_iter8_reg;
reg   [31:0] o_reg_290_pp2_iter9_reg;
reg   [31:0] o_reg_290_pp2_iter10_reg;
reg   [31:0] o_reg_290_pp2_iter11_reg;
reg   [31:0] o_reg_290_pp2_iter12_reg;
reg   [31:0] o_reg_290_pp2_iter13_reg;
reg   [31:0] o_reg_290_pp2_iter14_reg;
reg   [31:0] o_reg_290_pp2_iter15_reg;
reg  signed [31:0] h_reg_302;
wire    ap_CS_fsm_pp2_stage0;
reg   [31:0] w_reg_314;
reg   [31:0] w_reg_314_pp2_iter1_reg;
reg   [31:0] w_reg_314_pp2_iter2_reg;
reg   [31:0] w_reg_314_pp2_iter3_reg;
reg   [31:0] w_reg_314_pp2_iter4_reg;
reg   [31:0] w_reg_314_pp2_iter5_reg;
reg   [31:0] w_reg_314_pp2_iter6_reg;
reg   [31:0] w_reg_314_pp2_iter7_reg;
reg   [0:0] done_reg_326_pp2_iter1_reg;
reg   [0:0] done_reg_326_pp2_iter2_reg;
reg   [0:0] done_reg_326_pp2_iter3_reg;
reg   [0:0] done_reg_326_pp2_iter4_reg;
reg   [0:0] done_reg_326_pp2_iter5_reg;
reg   [0:0] done_reg_326_pp2_iter6_reg;
reg   [0:0] done_reg_326_pp2_iter7_reg;
reg   [0:0] done_reg_326_pp2_iter8_reg;
reg   [0:0] done_reg_326_pp2_iter9_reg;
reg   [0:0] done_reg_326_pp2_iter10_reg;
reg   [0:0] done_reg_326_pp2_iter11_reg;
reg   [0:0] done_reg_326_pp2_iter12_reg;
reg   [0:0] done_reg_326_pp2_iter13_reg;
reg   [0:0] done_reg_326_pp2_iter14_reg;
reg   [0:0] done_reg_326_pp2_iter15_reg;
reg   [0:0] done_reg_326_pp2_iter16_reg;
reg   [0:0] done_reg_326_pp2_iter17_reg;
reg   [0:0] done_reg_326_pp2_iter18_reg;
reg   [0:0] done_reg_326_pp2_iter20_reg;
reg   [255:0] reg_358;
wire    ap_block_state4_pp0_stage2_iter0;
wire    ap_block_state7_pp0_stage2_iter1;
wire    ap_block_state10_pp0_stage2_iter2;
wire    ap_block_state13_pp0_stage2_iter3;
wire    ap_block_state16_pp0_stage2_iter4;
reg    ap_block_state19_pp0_stage2_iter5;
reg    ap_block_pp0_stage2_11001;
wire    ap_block_state24_pp1_stage2_iter0;
wire    ap_block_state27_pp1_stage2_iter1;
wire    ap_block_state30_pp1_stage2_iter2;
wire    ap_block_state33_pp1_stage2_iter3;
wire    ap_block_state36_pp1_stage2_iter4;
reg    ap_block_state39_pp1_stage2_iter5;
reg    ap_block_pp1_stage2_11001;
wire   [31:0] LAYER_OUT_NUM_T_cast_fu_362_p1;
reg   [31:0] LAYER_OUT_NUM_T_cast_reg_1089;
wire   [1:0] write_2_fu_380_p3;
wire   [31:0] tmp_507_fu_388_p2;
reg   [31:0] tmp_507_reg_1100;
wire   [31:0] tmp_508_fu_394_p2;
reg   [31:0] tmp_508_reg_1105;
wire   [31:0] tmp_509_fu_400_p2;
reg   [31:0] tmp_509_reg_1110;
wire   [31:0] tmp_510_fu_406_p2;
reg   [31:0] tmp_510_reg_1115;
wire   [31:0] tmp_204_cast_fu_412_p1;
reg   [31:0] tmp_204_cast_reg_1120;
wire   [31:0] tmp_305_fu_426_p1;
reg   [31:0] tmp_305_reg_1125;
wire   [31:0] tmp_306_fu_440_p1;
reg   [31:0] tmp_306_reg_1131;
wire   [31:0] tmp_307_fu_454_p1;
reg   [31:0] tmp_307_reg_1136;
wire   [31:0] tmp_308_fu_468_p1;
reg   [31:0] tmp_308_reg_1141;
wire   [31:0] tmp_199_cast_fu_472_p1;
reg   [31:0] tmp_199_cast_reg_1146;
wire   [31:0] tmp_cast_fu_476_p1;
reg   [31:0] tmp_cast_reg_1151;
wire   [31:0] tmp_211_fu_485_p2;
reg   [31:0] tmp_211_reg_1156;
reg   [0:0] ap_phi_mux_done1_phi_fu_234_p4;
wire   [31:0] tmp_219_fu_490_p2;
reg   [31:0] tmp_219_reg_1161;
wire   [31:0] w_8_fu_495_p2;
reg   [31:0] w_8_reg_1166;
wire   [31:0] h_8_fu_501_p2;
reg   [31:0] h_8_reg_1172;
wire   [0:0] sel_tmp26_fu_515_p2;
reg   [0:0] sel_tmp26_reg_1178;
reg   [0:0] sel_tmp26_reg_1178_pp0_iter1_reg;
reg   [0:0] sel_tmp26_reg_1178_pp0_iter2_reg;
reg   [0:0] sel_tmp26_reg_1178_pp0_iter3_reg;
reg   [0:0] sel_tmp26_reg_1178_pp0_iter4_reg;
reg   [0:0] sel_tmp26_reg_1178_pp0_iter5_reg;
wire   [0:0] tmp_227_fu_521_p2;
reg   [0:0] tmp_227_reg_1184;
wire   [31:0] o_9_fu_529_p2;
reg   [31:0] o_9_reg_1190;
wire   [0:0] sel_tmp27_fu_535_p2;
reg   [0:0] sel_tmp27_reg_1196;
wire   [31:0] h11_2_fu_548_p3;
reg   [31:0] h11_2_reg_1202;
reg    ap_enable_reg_pp0_iter0;
wire   [31:0] o10_3_fu_574_p3;
reg   [31:0] o10_3_reg_1207;
wire   [31:0] w12_1_fu_581_p3;
reg   [31:0] w12_1_reg_1212;
wire   [0:0] done13_3_fu_587_p2;
reg   [0:0] done13_3_reg_1217;
wire   [31:0] grp_fu_480_p2;
reg   [31:0] tmp_202_reg_1222;
wire  signed [31:0] tmp_206_fu_597_p2;
reg  signed [31:0] tmp_206_reg_1227;
wire   [31:0] grp_fu_603_p2;
reg   [31:0] tmp_207_reg_1232;
reg   [11:0] cout_burst_buf_V_add_2_reg_1237;
reg   [0:0] tmp_520_reg_1242;
wire   [31:0] tmp_200_fu_701_p2;
reg   [31:0] tmp_200_reg_1250;
reg   [0:0] ap_phi_mux_done4_phi_fu_282_p4;
wire   [31:0] tmp_216_fu_706_p2;
reg   [31:0] tmp_216_reg_1255;
wire   [31:0] w_7_fu_711_p2;
reg   [31:0] w_7_reg_1260;
wire   [31:0] h_7_fu_717_p2;
reg   [31:0] h_7_reg_1266;
wire   [0:0] sel_tmp20_fu_731_p2;
reg   [0:0] sel_tmp20_reg_1272;
reg   [0:0] sel_tmp20_reg_1272_pp1_iter1_reg;
reg   [0:0] sel_tmp20_reg_1272_pp1_iter2_reg;
reg   [0:0] sel_tmp20_reg_1272_pp1_iter3_reg;
reg   [0:0] sel_tmp20_reg_1272_pp1_iter4_reg;
reg   [0:0] sel_tmp20_reg_1272_pp1_iter5_reg;
wire   [0:0] tmp_225_fu_737_p2;
reg   [0:0] tmp_225_reg_1278;
wire   [31:0] o_8_fu_745_p2;
reg   [31:0] o_8_reg_1284;
wire   [0:0] sel_tmp23_fu_751_p2;
reg   [0:0] sel_tmp23_reg_1290;
wire   [31:0] h2_2_fu_764_p3;
reg   [31:0] h2_2_reg_1296;
reg    ap_enable_reg_pp1_iter0;
wire   [31:0] o1_3_fu_790_p3;
reg   [31:0] o1_3_reg_1301;
wire   [31:0] w3_1_fu_797_p3;
reg   [31:0] w3_1_reg_1306;
wire   [0:0] done4_3_fu_803_p2;
reg   [0:0] done4_3_reg_1311;
wire   [31:0] grp_fu_696_p2;
reg   [31:0] tmp_194_reg_1316;
wire  signed [31:0] tmp_195_fu_808_p2;
reg  signed [31:0] tmp_195_reg_1321;
wire   [31:0] grp_fu_813_p2;
reg   [31:0] tmp_196_reg_1326;
reg   [11:0] cout_burst_buf_V_add_1_reg_1331;
reg   [0:0] tmp_516_reg_1336;
wire   [0:0] tmp_223_fu_912_p2;
reg   [0:0] tmp_223_reg_1344;
reg   [0:0] ap_phi_mux_done_phi_fu_330_p4;
wire   [31:0] h_6_fu_917_p2;
reg   [31:0] h_6_reg_1351;
wire   [31:0] w_1_fu_923_p3;
reg   [31:0] w_1_reg_1357;
reg    ap_enable_reg_pp2_iter0;
wire   [31:0] o_3_fu_972_p3;
reg   [31:0] o_3_reg_1362;
reg    ap_enable_reg_pp2_iter1;
wire   [31:0] h_2_fu_986_p3;
wire   [0:0] done_3_fu_993_p2;
wire   [31:0] grp_fu_931_p2;
reg   [31:0] tmp_186_reg_1377;
wire  signed [31:0] tmp_187_fu_999_p2;
reg  signed [31:0] tmp_187_reg_1382;
wire   [31:0] grp_fu_1004_p2;
reg   [31:0] tmp_188_reg_1387;
reg   [11:0] cout_burst_buf_V_add_reg_1392;
reg   [11:0] cout_burst_buf_V_add_reg_1392_pp2_iter17_reg;
reg   [11:0] cout_burst_buf_V_add_reg_1392_pp2_iter18_reg;
reg   [11:0] cout_burst_buf_V_add_reg_1392_pp2_iter19_reg;
reg   [11:0] cout_burst_buf_V_add_reg_1392_pp2_iter20_reg;
reg   [0:0] tmp_513_reg_1398;
reg   [0:0] tmp_513_reg_1398_pp2_iter17_reg;
reg   [0:0] tmp_513_reg_1398_pp2_iter18_reg;
reg   [0:0] tmp_513_reg_1398_pp2_iter19_reg;
wire   [255:0] cout_buf_0_V_fu_1042_p1;
reg   [255:0] cout_buf_0_V_reg_1404;
wire   [255:0] grp_fu_348_p4;
reg   [255:0] cout_buf_1_V_reg_1409;
reg    ap_enable_reg_pp2_iter19;
wire   [255:0] cout_buf_1_V_13_fu_1046_p3;
reg   [255:0] cout_buf_1_V_13_reg_1414;
wire   [255:0] cout_buf_0_V_13_fu_1052_p3;
reg   [255:0] cout_buf_0_V_13_reg_1419;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_pp0_stage2_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter6;
wire    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state22;
reg    ap_enable_reg_pp1_iter1;
reg    ap_block_pp1_stage2_subdone;
reg    ap_enable_reg_pp1_iter2;
reg    ap_enable_reg_pp1_iter3;
reg    ap_enable_reg_pp1_iter4;
reg    ap_enable_reg_pp1_iter6;
reg    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state41;
reg    ap_enable_reg_pp2_iter2;
reg    ap_enable_reg_pp2_iter3;
reg    ap_enable_reg_pp2_iter4;
reg    ap_enable_reg_pp2_iter5;
reg    ap_enable_reg_pp2_iter6;
reg    ap_enable_reg_pp2_iter7;
reg    ap_enable_reg_pp2_iter8;
reg    ap_enable_reg_pp2_iter9;
reg    ap_enable_reg_pp2_iter10;
reg    ap_enable_reg_pp2_iter11;
reg    ap_enable_reg_pp2_iter12;
reg    ap_enable_reg_pp2_iter13;
reg    ap_enable_reg_pp2_iter14;
reg    ap_enable_reg_pp2_iter15;
reg    ap_enable_reg_pp2_iter16;
reg    ap_enable_reg_pp2_iter17;
reg    ap_enable_reg_pp2_iter18;
reg    ap_enable_reg_pp2_iter21;
reg   [31:0] ap_phi_mux_o7_phi_fu_198_p4;
wire    ap_block_pp0_stage1;
reg  signed [31:0] ap_phi_mux_h7_phi_fu_210_p4;
wire    ap_block_pp0_stage0;
reg   [31:0] ap_phi_mux_w7_phi_fu_222_p4;
reg   [31:0] ap_phi_mux_o1_phi_fu_246_p4;
wire    ap_block_pp1_stage1;
reg  signed [31:0] ap_phi_mux_h2_phi_fu_258_p4;
wire    ap_block_pp1_stage0;
reg   [31:0] ap_phi_mux_w3_phi_fu_270_p4;
reg   [31:0] ap_phi_mux_o_phi_fu_294_p4;
reg  signed [31:0] ap_phi_mux_h_phi_fu_306_p4;
reg   [31:0] ap_phi_mux_w_phi_fu_318_p4;
wire   [63:0] tmp_210_fu_628_p1;
wire   [63:0] tmp_199_fu_838_p1;
wire   [63:0] tmp_191_fu_1029_p1;
wire   [511:0] p_Result_2_fu_687_p3;
wire   [511:0] p_Result_1_fu_897_p3;
wire   [0:0] brmerge_fu_366_p0;
wire   [0:0] brmerge_fu_366_p1;
wire   [0:0] sel_tmp_fu_372_p0;
wire   [0:0] brmerge_fu_366_p2;
wire   [1:0] sel_tmp_fu_372_p3;
wire  signed [31:0] tmp_507_fu_388_p0;
wire   [12:0] grp_fu_338_p4;
wire  signed [31:0] tmp_s_fu_416_p1;
wire   [30:0] tmp_s_fu_416_p4;
wire   [30:0] tmp_177_fu_430_p4;
wire   [30:0] tmp_178_fu_444_p4;
wire   [30:0] tmp_179_fu_458_p4;
wire   [0:0] tmp_212_fu_507_p2;
wire   [0:0] tmp_220_fu_511_p2;
wire   [0:0] tmp_230_fu_525_p2;
wire   [31:0] sel_tmp29_fu_541_p3;
wire   [0:0] tmp_233_fu_556_p2;
wire   [31:0] p_3_fu_560_p3;
wire   [31:0] sel_tmp28_fu_567_p3;
wire   [31:0] tmp_517_fu_592_p2;
wire   [15:0] grp_fu_603_p1;
wire   [31:0] tmp_518_fu_607_p2;
wire   [31:0] local_cout_idx_2_fu_613_p2;
wire   [27:0] tmp_209_fu_618_p4;
wire   [255:0] cout_buf_0_V_9_fu_641_p1;
wire   [255:0] cout_buf_1_V_11_fu_659_p3;
wire   [255:0] cout_buf_1_V_6_fu_645_p3;
wire   [255:0] cout_buf_0_V_11_fu_666_p3;
wire   [255:0] cout_buf_0_V_6_fu_652_p3;
wire   [255:0] cout_buf_1_V_15_fu_673_p3;
wire   [255:0] cout_buf_0_V_15_fu_680_p3;
wire   [30:0] grp_fu_696_p0;
wire   [0:0] tmp_201_fu_723_p2;
wire   [0:0] tmp_217_fu_727_p2;
wire   [0:0] tmp_229_fu_741_p2;
wire   [31:0] sel_tmp25_fu_757_p3;
wire   [0:0] tmp_232_fu_772_p2;
wire   [31:0] p_2_fu_776_p3;
wire   [31:0] sel_tmp24_fu_783_p3;
wire   [15:0] grp_fu_813_p1;
wire   [31:0] tmp_514_fu_817_p2;
wire   [31:0] local_cout_idx_1_fu_823_p2;
wire   [27:0] tmp_198_fu_828_p4;
wire   [255:0] cout_buf_0_V_3_fu_851_p1;
wire   [255:0] cout_buf_1_V_8_fu_869_p3;
wire   [255:0] cout_buf_1_V_5_fu_855_p3;
wire   [255:0] cout_buf_0_V_7_fu_876_p3;
wire   [255:0] cout_buf_0_V_4_fu_862_p3;
wire   [255:0] cout_buf_1_V_14_fu_883_p3;
wire   [255:0] cout_buf_0_V_14_fu_890_p3;
wire   [31:0] w_6_fu_906_p2;
wire  signed [31:0] tmp_223_fu_912_p1;
wire   [31:0] o_7_fu_940_p2;
wire   [0:0] tmp_231_fu_946_p2;
wire   [0:0] tmp_228_fu_936_p2;
wire   [0:0] sel_tmp4_fu_959_p2;
wire   [31:0] p_1_fu_951_p3;
wire   [31:0] sel_tmp5_fu_964_p3;
wire   [31:0] sel_tmp9_fu_979_p3;
wire   [15:0] grp_fu_1004_p1;
wire   [31:0] tmp_511_fu_1008_p2;
wire   [31:0] local_cout_idx_fu_1014_p2;
wire   [27:0] tmp_190_fu_1019_p4;
reg    grp_fu_480_ce;
reg    grp_fu_603_ce;
reg    grp_fu_696_ce;
reg    grp_fu_813_ce;
reg    grp_fu_931_ce;
reg    grp_fu_1004_ce;
wire    ap_CS_fsm_state21;
reg   [8:0] ap_NS_fsm;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp1_stage1_subdone;
reg    ap_block_pp0;
reg    ap_block_pp1;
reg    ap_block_pp2;
reg    ap_enable_operation_271;
reg    ap_enable_state58_pp2_iter17_stage0;
reg    ap_enable_operation_273;
reg    ap_enable_state60_pp2_iter19_stage0;
reg    ap_enable_operation_282;
reg    ap_enable_state62_pp2_iter21_stage0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;

// power-on initialization
initial begin
#0 ap_CS_fsm = 9'd1;
#0 ap_enable_reg_pp2_iter20 = 1'b0;
#0 ap_enable_reg_pp1_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
#0 ap_enable_reg_pp1_iter4 = 1'b0;
#0 ap_enable_reg_pp1_iter6 = 1'b0;
#0 ap_enable_reg_pp2_iter2 = 1'b0;
#0 ap_enable_reg_pp2_iter3 = 1'b0;
#0 ap_enable_reg_pp2_iter4 = 1'b0;
#0 ap_enable_reg_pp2_iter5 = 1'b0;
#0 ap_enable_reg_pp2_iter6 = 1'b0;
#0 ap_enable_reg_pp2_iter7 = 1'b0;
#0 ap_enable_reg_pp2_iter8 = 1'b0;
#0 ap_enable_reg_pp2_iter9 = 1'b0;
#0 ap_enable_reg_pp2_iter10 = 1'b0;
#0 ap_enable_reg_pp2_iter11 = 1'b0;
#0 ap_enable_reg_pp2_iter12 = 1'b0;
#0 ap_enable_reg_pp2_iter13 = 1'b0;
#0 ap_enable_reg_pp2_iter14 = 1'b0;
#0 ap_enable_reg_pp2_iter15 = 1'b0;
#0 ap_enable_reg_pp2_iter16 = 1'b0;
#0 ap_enable_reg_pp2_iter17 = 1'b0;
#0 ap_enable_reg_pp2_iter18 = 1'b0;
#0 ap_enable_reg_pp2_iter21 = 1'b0;
end

top_kernel_mul_32bkb #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
top_kernel_mul_32bkb_U284(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(LAYER_IN_W_T),
    .din1(ap_phi_mux_h7_phi_fu_210_p4),
    .ce(grp_fu_480_ce),
    .dout(grp_fu_480_p2)
);

top_kernel_mul_32g8j #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
top_kernel_mul_32g8j_U285(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_206_reg_1227),
    .din1(grp_fu_603_p1),
    .ce(grp_fu_603_ce),
    .dout(grp_fu_603_p2)
);

top_kernel_mul_31Shg #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
top_kernel_mul_31Shg_U286(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_696_p0),
    .din1(ap_phi_mux_h2_phi_fu_258_p4),
    .ce(grp_fu_696_ce),
    .dout(grp_fu_696_p2)
);

top_kernel_mul_32g8j #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
top_kernel_mul_32g8j_U287(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_195_reg_1321),
    .din1(grp_fu_813_p1),
    .ce(grp_fu_813_ce),
    .dout(grp_fu_813_p2)
);

top_kernel_mul_32bkb #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
top_kernel_mul_32bkb_U288(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(LAYER_IN_W_T),
    .din1(h_reg_302),
    .ce(grp_fu_931_ce),
    .dout(grp_fu_931_p2)
);

top_kernel_mul_32g8j #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
top_kernel_mul_32g8j_U289(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_187_reg_1382),
    .din1(grp_fu_1004_p1),
    .ce(grp_fu_1004_ce),
    .dout(grp_fu_1004_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((write_2_fu_380_p3 == 2'd2) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end else if (((write_2_fu_380_p3 == 2'd2) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter6 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state22) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((write_2_fu_380_p3 == 2'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage2_subdone) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage2_subdone) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage2_subdone) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage2_subdone) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
            ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage2_subdone) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
            ap_enable_reg_pp1_iter5 <= ap_enable_reg_pp1_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter6 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp1_stage2_subdone) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
            ap_enable_reg_pp1_iter6 <= ap_enable_reg_pp1_iter5;
        end else if (((write_2_fu_380_p3 == 2'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp1_iter6 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state41) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if (((write_2_fu_380_p3 == 2'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp2_exit_iter0_state41)) begin
                ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state41);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter10 <= ap_enable_reg_pp2_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter11 <= ap_enable_reg_pp2_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter12 <= ap_enable_reg_pp2_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter13 <= ap_enable_reg_pp2_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter14 <= ap_enable_reg_pp2_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter15 <= ap_enable_reg_pp2_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter16 <= ap_enable_reg_pp2_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter17 <= ap_enable_reg_pp2_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter18 <= ap_enable_reg_pp2_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter19 <= ap_enable_reg_pp2_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter20 <= ap_enable_reg_pp2_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter21 <= ap_enable_reg_pp2_iter20;
        end else if (((write_2_fu_380_p3 == 2'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp2_iter21 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter3 <= ap_enable_reg_pp2_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter4 <= ap_enable_reg_pp2_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter5 <= ap_enable_reg_pp2_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter6 <= ap_enable_reg_pp2_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter7 <= ap_enable_reg_pp2_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter8 <= ap_enable_reg_pp2_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter9 <= ap_enable_reg_pp2_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((write_2_fu_380_p3 == 2'd2) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        done1_reg_230 <= 1'd0;
    end else if (((done1_reg_230 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        done1_reg_230 <= done13_3_reg_1217;
    end
end

always @ (posedge ap_clk) begin
    if (((write_2_fu_380_p3 == 2'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        done4_reg_278 <= 1'd0;
    end else if (((done4_reg_278 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        done4_reg_278 <= done4_3_reg_1311;
    end
end

always @ (posedge ap_clk) begin
    if (((write_2_fu_380_p3 == 2'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        done_reg_326 <= 1'd0;
    end else if (((done_reg_326 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        done_reg_326 <= done_3_fu_993_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((write_2_fu_380_p3 == 2'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        h2_reg_254 <= 32'd0;
    end else if (((done4_reg_278 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        h2_reg_254 <= h2_2_reg_1296;
    end
end

always @ (posedge ap_clk) begin
    if (((write_2_fu_380_p3 == 2'd2) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        h7_reg_206 <= 32'd0;
    end else if (((done1_reg_230 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        h7_reg_206 <= h11_2_reg_1202;
    end
end

always @ (posedge ap_clk) begin
    if (((write_2_fu_380_p3 == 2'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        h_reg_302 <= 32'd0;
    end else if (((done_reg_326 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        h_reg_302 <= h_2_fu_986_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((write_2_fu_380_p3 == 2'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        o1_reg_242 <= 32'd0;
    end else if (((done4_reg_278_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001))) begin
        o1_reg_242 <= o1_3_reg_1301;
    end
end

always @ (posedge ap_clk) begin
    if (((write_2_fu_380_p3 == 2'd2) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        o7_reg_194 <= 32'd0;
    end else if (((done1_reg_230_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        o7_reg_194 <= o10_3_reg_1207;
    end
end

always @ (posedge ap_clk) begin
    if (((write_2_fu_380_p3 == 2'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        o_reg_290 <= 32'd0;
    end else if (((done_reg_326_pp2_iter1_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        o_reg_290 <= o_3_reg_1362;
    end
end

always @ (posedge ap_clk) begin
    if (((write_2_fu_380_p3 == 2'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        w3_reg_266 <= 32'd0;
    end else if (((done4_reg_278 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        w3_reg_266 <= w3_1_reg_1306;
    end
end

always @ (posedge ap_clk) begin
    if (((write_2_fu_380_p3 == 2'd2) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        w7_reg_218 <= 32'd0;
    end else if (((done1_reg_230 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        w7_reg_218 <= w12_1_reg_1212;
    end
end

always @ (posedge ap_clk) begin
    if (((write_2_fu_380_p3 == 2'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        w_reg_314 <= 32'd0;
    end else if (((done_reg_326 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        w_reg_314 <= w_1_reg_1357;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        LAYER_OUT_NUM_T_cast_reg_1089[15 : 0] <= LAYER_OUT_NUM_T_cast_fu_362_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((done_reg_326_pp2_iter19_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        cout_buf_0_V_13_reg_1419 <= cout_buf_0_V_13_fu_1052_p3;
        cout_buf_1_V_13_reg_1414 <= cout_buf_1_V_13_fu_1046_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((done_reg_326_pp2_iter18_reg == 1'd0) & (tmp_513_reg_1398_pp2_iter18_reg == 1'd1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        cout_buf_0_V_reg_1404 <= cout_buf_0_V_fu_1042_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_513_reg_1398_pp2_iter18_reg == 1'd0) & (done_reg_326_pp2_iter18_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter19 == 1'b1))) begin
        cout_buf_1_V_reg_1409 <= {{cout_burst_buf_V_q0[511:256]}};
    end
end

always @ (posedge ap_clk) begin
    if (((done4_reg_278_pp1_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        cout_burst_buf_V_add_1_reg_1331 <= tmp_199_fu_838_p1;
        tmp_516_reg_1336 <= local_cout_idx_1_fu_823_p2[32'd3];
    end
end

always @ (posedge ap_clk) begin
    if (((done1_reg_230_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cout_burst_buf_V_add_2_reg_1237 <= tmp_210_fu_628_p1;
        tmp_520_reg_1242 <= local_cout_idx_2_fu_613_p2[32'd3];
    end
end

always @ (posedge ap_clk) begin
    if (((done_reg_326_pp2_iter15_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        cout_burst_buf_V_add_reg_1392 <= tmp_191_fu_1029_p1;
        tmp_513_reg_1398 <= local_cout_idx_fu_1014_p2[32'd3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp2_stage0_11001)) begin
        cout_burst_buf_V_add_reg_1392_pp2_iter17_reg <= cout_burst_buf_V_add_reg_1392;
        cout_burst_buf_V_add_reg_1392_pp2_iter18_reg <= cout_burst_buf_V_add_reg_1392_pp2_iter17_reg;
        cout_burst_buf_V_add_reg_1392_pp2_iter19_reg <= cout_burst_buf_V_add_reg_1392_pp2_iter18_reg;
        cout_burst_buf_V_add_reg_1392_pp2_iter20_reg <= cout_burst_buf_V_add_reg_1392_pp2_iter19_reg;
        done_reg_326_pp2_iter10_reg <= done_reg_326_pp2_iter9_reg;
        done_reg_326_pp2_iter11_reg <= done_reg_326_pp2_iter10_reg;
        done_reg_326_pp2_iter12_reg <= done_reg_326_pp2_iter11_reg;
        done_reg_326_pp2_iter13_reg <= done_reg_326_pp2_iter12_reg;
        done_reg_326_pp2_iter14_reg <= done_reg_326_pp2_iter13_reg;
        done_reg_326_pp2_iter15_reg <= done_reg_326_pp2_iter14_reg;
        done_reg_326_pp2_iter16_reg <= done_reg_326_pp2_iter15_reg;
        done_reg_326_pp2_iter17_reg <= done_reg_326_pp2_iter16_reg;
        done_reg_326_pp2_iter18_reg <= done_reg_326_pp2_iter17_reg;
        done_reg_326_pp2_iter19_reg <= done_reg_326_pp2_iter18_reg;
        done_reg_326_pp2_iter20_reg <= done_reg_326_pp2_iter19_reg;
        done_reg_326_pp2_iter2_reg <= done_reg_326_pp2_iter1_reg;
        done_reg_326_pp2_iter3_reg <= done_reg_326_pp2_iter2_reg;
        done_reg_326_pp2_iter4_reg <= done_reg_326_pp2_iter3_reg;
        done_reg_326_pp2_iter5_reg <= done_reg_326_pp2_iter4_reg;
        done_reg_326_pp2_iter6_reg <= done_reg_326_pp2_iter5_reg;
        done_reg_326_pp2_iter7_reg <= done_reg_326_pp2_iter6_reg;
        done_reg_326_pp2_iter8_reg <= done_reg_326_pp2_iter7_reg;
        done_reg_326_pp2_iter9_reg <= done_reg_326_pp2_iter8_reg;
        o_reg_290_pp2_iter10_reg <= o_reg_290_pp2_iter9_reg;
        o_reg_290_pp2_iter11_reg <= o_reg_290_pp2_iter10_reg;
        o_reg_290_pp2_iter12_reg <= o_reg_290_pp2_iter11_reg;
        o_reg_290_pp2_iter13_reg <= o_reg_290_pp2_iter12_reg;
        o_reg_290_pp2_iter14_reg <= o_reg_290_pp2_iter13_reg;
        o_reg_290_pp2_iter15_reg <= o_reg_290_pp2_iter14_reg;
        o_reg_290_pp2_iter2_reg <= o_reg_290;
        o_reg_290_pp2_iter3_reg <= o_reg_290_pp2_iter2_reg;
        o_reg_290_pp2_iter4_reg <= o_reg_290_pp2_iter3_reg;
        o_reg_290_pp2_iter5_reg <= o_reg_290_pp2_iter4_reg;
        o_reg_290_pp2_iter6_reg <= o_reg_290_pp2_iter5_reg;
        o_reg_290_pp2_iter7_reg <= o_reg_290_pp2_iter6_reg;
        o_reg_290_pp2_iter8_reg <= o_reg_290_pp2_iter7_reg;
        o_reg_290_pp2_iter9_reg <= o_reg_290_pp2_iter8_reg;
        tmp_513_reg_1398_pp2_iter17_reg <= tmp_513_reg_1398;
        tmp_513_reg_1398_pp2_iter18_reg <= tmp_513_reg_1398_pp2_iter17_reg;
        tmp_513_reg_1398_pp2_iter19_reg <= tmp_513_reg_1398_pp2_iter18_reg;
        w_reg_314_pp2_iter2_reg <= w_reg_314_pp2_iter1_reg;
        w_reg_314_pp2_iter3_reg <= w_reg_314_pp2_iter2_reg;
        w_reg_314_pp2_iter4_reg <= w_reg_314_pp2_iter3_reg;
        w_reg_314_pp2_iter5_reg <= w_reg_314_pp2_iter4_reg;
        w_reg_314_pp2_iter6_reg <= w_reg_314_pp2_iter5_reg;
        w_reg_314_pp2_iter7_reg <= w_reg_314_pp2_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((done1_reg_230 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        done13_3_reg_1217 <= done13_3_fu_587_p2;
        o10_3_reg_1207 <= o10_3_fu_574_p3;
        w12_1_reg_1212 <= w12_1_fu_581_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        done1_reg_230_pp0_iter1_reg <= done1_reg_230;
        done1_reg_230_pp0_iter2_reg <= done1_reg_230_pp0_iter1_reg;
        done1_reg_230_pp0_iter3_reg <= done1_reg_230_pp0_iter2_reg;
        done1_reg_230_pp0_iter4_reg <= done1_reg_230_pp0_iter3_reg;
        done1_reg_230_pp0_iter5_reg <= done1_reg_230_pp0_iter4_reg;
        w7_reg_218_pp0_iter1_reg <= w7_reg_218;
        w7_reg_218_pp0_iter2_reg <= w7_reg_218_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((done4_reg_278 == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        done4_3_reg_1311 <= done4_3_fu_803_p2;
        o1_3_reg_1301 <= o1_3_fu_790_p3;
        w3_1_reg_1306 <= w3_1_fu_797_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        done4_reg_278_pp1_iter1_reg <= done4_reg_278;
        done4_reg_278_pp1_iter2_reg <= done4_reg_278_pp1_iter1_reg;
        done4_reg_278_pp1_iter3_reg <= done4_reg_278_pp1_iter2_reg;
        done4_reg_278_pp1_iter4_reg <= done4_reg_278_pp1_iter3_reg;
        done4_reg_278_pp1_iter5_reg <= done4_reg_278_pp1_iter4_reg;
        w3_reg_266_pp1_iter1_reg <= w3_reg_266;
        w3_reg_266_pp1_iter2_reg <= w3_reg_266_pp1_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        done_reg_326_pp2_iter1_reg <= done_reg_326;
        w_reg_314_pp2_iter1_reg <= w_reg_314;
    end
end

always @ (posedge ap_clk) begin
    if (((done1_reg_230 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        h11_2_reg_1202 <= h11_2_fu_548_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((done4_reg_278 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001))) begin
        h2_2_reg_1296 <= h2_2_fu_764_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_done_phi_fu_330_p4 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        h_6_reg_1351 <= h_6_fu_917_p2;
        tmp_223_reg_1344 <= tmp_223_fu_912_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_done4_phi_fu_282_p4 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        h_7_reg_1266 <= h_7_fu_717_p2;
        tmp_200_reg_1250 <= tmp_200_fu_701_p2;
        tmp_216_reg_1255 <= tmp_216_fu_706_p2;
        w_7_reg_1260 <= w_7_fu_711_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_done1_phi_fu_234_p4 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        h_8_reg_1172 <= h_8_fu_501_p2;
        tmp_211_reg_1156 <= tmp_211_fu_485_p2;
        tmp_219_reg_1161 <= tmp_219_fu_490_p2;
        w_8_reg_1166 <= w_8_fu_495_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001))) begin
        o1_reg_242_pp1_iter1_reg <= o1_reg_242;
        o1_reg_242_pp1_iter2_reg <= o1_reg_242_pp1_iter1_reg;
        o1_reg_242_pp1_iter3_reg <= o1_reg_242_pp1_iter2_reg;
        o1_reg_242_pp1_iter4_reg <= o1_reg_242_pp1_iter3_reg;
        sel_tmp20_reg_1272_pp1_iter1_reg <= sel_tmp20_reg_1272;
        sel_tmp20_reg_1272_pp1_iter2_reg <= sel_tmp20_reg_1272_pp1_iter1_reg;
        sel_tmp20_reg_1272_pp1_iter3_reg <= sel_tmp20_reg_1272_pp1_iter2_reg;
        sel_tmp20_reg_1272_pp1_iter4_reg <= sel_tmp20_reg_1272_pp1_iter3_reg;
        sel_tmp20_reg_1272_pp1_iter5_reg <= sel_tmp20_reg_1272_pp1_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        o7_reg_194_pp0_iter1_reg <= o7_reg_194;
        o7_reg_194_pp0_iter2_reg <= o7_reg_194_pp0_iter1_reg;
        o7_reg_194_pp0_iter3_reg <= o7_reg_194_pp0_iter2_reg;
        o7_reg_194_pp0_iter4_reg <= o7_reg_194_pp0_iter3_reg;
        sel_tmp26_reg_1178_pp0_iter1_reg <= sel_tmp26_reg_1178;
        sel_tmp26_reg_1178_pp0_iter2_reg <= sel_tmp26_reg_1178_pp0_iter1_reg;
        sel_tmp26_reg_1178_pp0_iter3_reg <= sel_tmp26_reg_1178_pp0_iter2_reg;
        sel_tmp26_reg_1178_pp0_iter4_reg <= sel_tmp26_reg_1178_pp0_iter3_reg;
        sel_tmp26_reg_1178_pp0_iter5_reg <= sel_tmp26_reg_1178_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((done_reg_326 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        o_3_reg_1362 <= o_3_fu_972_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((done4_reg_278 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001))) begin
        o_8_reg_1284 <= o_8_fu_745_p2;
        sel_tmp20_reg_1272 <= sel_tmp20_fu_731_p2;
        sel_tmp23_reg_1290 <= sel_tmp23_fu_751_p2;
        tmp_225_reg_1278 <= tmp_225_fu_737_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((done1_reg_230 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        o_9_reg_1190 <= o_9_fu_529_p2;
        sel_tmp26_reg_1178 <= sel_tmp26_fu_515_p2;
        sel_tmp27_reg_1196 <= sel_tmp27_fu_535_p2;
        tmp_227_reg_1184 <= tmp_227_fu_521_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((done1_reg_230_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((done4_reg_278_pp1_iter5_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)))) begin
        reg_358 <= fifo_cout_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((done_reg_326_pp2_iter6_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        tmp_186_reg_1377 <= grp_fu_931_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((done_reg_326_pp2_iter7_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        tmp_187_reg_1382 <= tmp_187_fu_999_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((done_reg_326_pp2_iter14_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        tmp_188_reg_1387 <= grp_fu_1004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((done4_reg_278_pp1_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_194_reg_1316 <= grp_fu_696_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((done4_reg_278_pp1_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001))) begin
        tmp_195_reg_1321 <= tmp_195_fu_808_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((done4_reg_278_pp1_iter4_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        tmp_196_reg_1326 <= grp_fu_813_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((write_2_fu_380_p3 == 2'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp_199_cast_reg_1146[12 : 0] <= tmp_199_cast_fu_472_p1[12 : 0];
        tmp_305_reg_1125[30 : 0] <= tmp_305_fu_426_p1[30 : 0];
        tmp_306_reg_1131[30 : 0] <= tmp_306_fu_440_p1[30 : 0];
        tmp_307_reg_1136[30 : 0] <= tmp_307_fu_454_p1[30 : 0];
        tmp_308_reg_1141[30 : 0] <= tmp_308_fu_468_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((done1_reg_230_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_202_reg_1222 <= grp_fu_480_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((write_2_fu_380_p3 == 2'd2) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp_204_cast_reg_1120[12 : 0] <= tmp_204_cast_fu_412_p1[12 : 0];
        tmp_507_reg_1100[31 : 1] <= tmp_507_fu_388_p2[31 : 1];
        tmp_508_reg_1105[31 : 1] <= tmp_508_fu_394_p2[31 : 1];
        tmp_509_reg_1110[31 : 1] <= tmp_509_fu_400_p2[31 : 1];
        tmp_510_reg_1115[31 : 1] <= tmp_510_fu_406_p2[31 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((done1_reg_230_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_206_reg_1227 <= tmp_206_fu_597_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((done1_reg_230_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_207_reg_1232 <= grp_fu_603_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((write_2_fu_380_p3 == 2'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp_cast_reg_1151[12 : 0] <= tmp_cast_fu_476_p1[12 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_done_phi_fu_330_p4 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        w_1_reg_1357 <= w_1_fu_923_p3;
    end
end

always @ (*) begin
    if ((ap_phi_mux_done1_phi_fu_234_p4 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_phi_mux_done4_phi_fu_282_p4 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state22 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state22 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_phi_mux_done_phi_fu_330_p4 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state41 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state41 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter5 == 1'b0) & (ap_enable_reg_pp1_iter6 == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter21 == 1'b0) & (ap_enable_reg_pp2_iter18 == 1'b0) & (ap_enable_reg_pp2_iter17 == 1'b0) & (ap_enable_reg_pp2_iter16 == 1'b0) & (ap_enable_reg_pp2_iter15 == 1'b0) & (ap_enable_reg_pp2_iter14 == 1'b0) & (ap_enable_reg_pp2_iter13 == 1'b0) & (ap_enable_reg_pp2_iter12 == 1'b0) & (ap_enable_reg_pp2_iter11 == 1'b0) & (ap_enable_reg_pp2_iter10 == 1'b0) & (ap_enable_reg_pp2_iter9 == 1'b0) & (ap_enable_reg_pp2_iter8 == 1'b0) & (ap_enable_reg_pp2_iter7 == 1'b0) & (ap_enable_reg_pp2_iter6 == 1'b0) & (ap_enable_reg_pp2_iter5 == 1'b0) & (ap_enable_reg_pp2_iter4 == 1'b0) & (ap_enable_reg_pp2_iter3 == 1'b0) & (ap_enable_reg_pp2_iter2 == 1'b0) & (ap_enable_reg_pp2_iter19 == 1'b0) & (ap_enable_reg_pp2_iter20 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((done1_reg_230 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_done1_phi_fu_234_p4 = done13_3_reg_1217;
    end else begin
        ap_phi_mux_done1_phi_fu_234_p4 = done1_reg_230;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (done4_reg_278 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_done4_phi_fu_282_p4 = done4_3_reg_1311;
    end else begin
        ap_phi_mux_done4_phi_fu_282_p4 = done4_reg_278;
    end
end

always @ (*) begin
    if (((done_reg_326 == 1'd0) & (1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_mux_done_phi_fu_330_p4 = done_3_fu_993_p2;
    end else begin
        ap_phi_mux_done_phi_fu_330_p4 = done_reg_326;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (done4_reg_278 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_h2_phi_fu_258_p4 = h2_2_reg_1296;
    end else begin
        ap_phi_mux_h2_phi_fu_258_p4 = h2_reg_254;
    end
end

always @ (*) begin
    if (((done1_reg_230 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_h7_phi_fu_210_p4 = h11_2_reg_1202;
    end else begin
        ap_phi_mux_h7_phi_fu_210_p4 = h7_reg_206;
    end
end

always @ (*) begin
    if (((done_reg_326 == 1'd0) & (1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_mux_h_phi_fu_306_p4 = h_2_fu_986_p3;
    end else begin
        ap_phi_mux_h_phi_fu_306_p4 = h_reg_302;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (done4_reg_278_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        ap_phi_mux_o1_phi_fu_246_p4 = o1_3_reg_1301;
    end else begin
        ap_phi_mux_o1_phi_fu_246_p4 = o1_reg_242;
    end
end

always @ (*) begin
    if (((done1_reg_230_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_mux_o7_phi_fu_198_p4 = o10_3_reg_1207;
    end else begin
        ap_phi_mux_o7_phi_fu_198_p4 = o7_reg_194;
    end
end

always @ (*) begin
    if (((done_reg_326_pp2_iter1_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ap_phi_mux_o_phi_fu_294_p4 = o_3_reg_1362;
    end else begin
        ap_phi_mux_o_phi_fu_294_p4 = o_reg_290;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (done4_reg_278 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_w3_phi_fu_270_p4 = w3_1_reg_1306;
    end else begin
        ap_phi_mux_w3_phi_fu_270_p4 = w3_reg_266;
    end
end

always @ (*) begin
    if (((done1_reg_230 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_w7_phi_fu_222_p4 = w12_1_reg_1212;
    end else begin
        ap_phi_mux_w7_phi_fu_222_p4 = w7_reg_218;
    end
end

always @ (*) begin
    if (((done_reg_326 == 1'd0) & (1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_mux_w_phi_fu_318_p4 = w_1_reg_1357;
    end else begin
        ap_phi_mux_w_phi_fu_318_p4 = w_reg_314;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter17 == 1'b1))) begin
        cout_burst_buf_V_address0 = cout_burst_buf_V_add_reg_1392;
    end else if ((((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cout_burst_buf_V_address0 = cout_burst_buf_V_add_1_reg_1331;
    end else if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        cout_burst_buf_V_address0 = cout_burst_buf_V_add_2_reg_1237;
    end else begin
        cout_burst_buf_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp1_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001)) | ((1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter18 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter17 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter19 == 1'b1)) | ((ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)) | ((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        cout_burst_buf_V_ce0 = 1'b1;
    end else begin
        cout_burst_buf_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter21 == 1'b1))) begin
        cout_burst_buf_V_ce1 = 1'b1;
    end else begin
        cout_burst_buf_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        cout_burst_buf_V_d0 = p_Result_1_fu_897_p3;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cout_burst_buf_V_d0 = p_Result_2_fu_687_p3;
    end else begin
        cout_burst_buf_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((done1_reg_230_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((done4_reg_278_pp1_iter5_reg == 1'd0) & (ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        cout_burst_buf_V_we0 = 1'b1;
    end else begin
        cout_burst_buf_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((done_reg_326_pp2_iter20_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter21 == 1'b1))) begin
        cout_burst_buf_V_we1 = 1'b1;
    end else begin
        cout_burst_buf_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (done1_reg_230_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp1_stage2) & (done4_reg_278_pp1_iter5_reg == 1'd0) & (ap_enable_reg_pp1_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((done_reg_326_pp2_iter19_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter20 == 1'b1)))) begin
        fifo_cout_V_V_blk_n = fifo_cout_V_V_empty_n;
    end else begin
        fifo_cout_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((done1_reg_230_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((done4_reg_278_pp1_iter5_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((done_reg_326_pp2_iter19_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1)))) begin
        fifo_cout_V_V_read = 1'b1;
    end else begin
        fifo_cout_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        grp_fu_1004_ce = 1'b1;
    end else begin
        grp_fu_1004_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        grp_fu_480_ce = 1'b1;
    end else begin
        grp_fu_480_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        grp_fu_603_ce = 1'b1;
    end else begin
        grp_fu_603_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001)))) begin
        grp_fu_696_ce = 1'b1;
    end else begin
        grp_fu_696_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001)))) begin
        grp_fu_813_ce = 1'b1;
    end else begin
        grp_fu_813_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        grp_fu_931_ce = 1'b1;
    end else begin
        grp_fu_931_ce = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((write_2_fu_380_p3 == 2'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if (((write_2_fu_380_p3 == 2'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((write_2_fu_380_p3 == 2'd2) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((write_2_fu_380_p3 == 2'd3) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_phi_mux_done1_phi_fu_234_p4 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((ap_enable_reg_pp0_iter5 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if ((((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_phi_mux_done1_phi_fu_234_p4 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter5 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_phi_mux_done4_phi_fu_282_p4 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1)) & ~((ap_enable_reg_pp1_iter5 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end else if ((((ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_phi_mux_done4_phi_fu_282_p4 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((ap_enable_reg_pp1_iter5 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage1 : begin
            if ((1'b0 == ap_block_pp1_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end
        end
        ap_ST_fsm_pp1_stage2 : begin
            if ((1'b0 == ap_block_pp1_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter1 == 1'b0) & (ap_phi_mux_done_phi_fu_330_p4 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)) & ~((1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter20 == 1'b0) & (ap_enable_reg_pp2_iter21 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if ((((1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter20 == 1'b0) & (ap_enable_reg_pp2_iter21 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter1 == 1'b0) & (ap_phi_mux_done_phi_fu_330_p4 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign LAYER_OUT_NUM_T_cast_fu_362_p1 = LAYER_OUT_NUM_T;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp1_stage1 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp1_stage2 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd4];

always @ (*) begin
    ap_block_pp0 = (((ap_ST_fsm_pp0_stage2 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage2_subdone)) | ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone)) | ((ap_ST_fsm_pp0_stage1 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage1_subdone)));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((done1_reg_230_pp0_iter5_reg == 1'd0) & (fifo_cout_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((done1_reg_230_pp0_iter5_reg == 1'd0) & (fifo_cout_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_block_pp1 = (((1'b1 == ap_block_pp1_stage2_subdone) & (ap_ST_fsm_pp1_stage2 == ap_CS_fsm)) | ((ap_ST_fsm_pp1_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp1_stage0_subdone)) | ((ap_ST_fsm_pp1_stage1 == ap_CS_fsm) & (1'b1 == ap_block_pp1_stage1_subdone)));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage2_11001 = ((done4_reg_278_pp1_iter5_reg == 1'd0) & (fifo_cout_V_V_empty_n == 1'b0) & (ap_enable_reg_pp1_iter5 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage2_subdone = ((done4_reg_278_pp1_iter5_reg == 1'd0) & (fifo_cout_V_V_empty_n == 1'b0) & (ap_enable_reg_pp1_iter5 == 1'b1));
end

always @ (*) begin
    ap_block_pp2 = ((1'b1 == ap_block_pp2_stage0_subdone) & (ap_ST_fsm_pp2_stage0 == ap_CS_fsm));
end

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage0_11001 = ((done_reg_326_pp2_iter19_reg == 1'd0) & (fifo_cout_V_V_empty_n == 1'b0) & (ap_enable_reg_pp2_iter20 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage0_subdone = ((done_reg_326_pp2_iter19_reg == 1'd0) & (fifo_cout_V_V_empty_n == 1'b0) & (ap_enable_reg_pp2_iter20 == 1'b1));
end

assign ap_block_state10_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state19_pp0_stage2_iter5 = ((done1_reg_230_pp0_iter5_reg == 1'd0) & (fifo_cout_V_V_empty_n == 1'b0));
end

assign ap_block_state20_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp1_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp1_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp1_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp1_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp1_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp1_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp1_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp1_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp1_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp1_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp1_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp1_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp1_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp1_stage1_iter5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state39_pp1_stage2_iter5 = ((done4_reg_278_pp1_iter5_reg == 1'd0) & (fifo_cout_V_V_empty_n == 1'b0));
end

assign ap_block_state3_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp1_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp2_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp2_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp2_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp2_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp2_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp2_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp2_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp2_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp2_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp2_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp2_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp2_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp2_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp2_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp2_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp2_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp2_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp2_stage0_iter19 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state61_pp2_stage0_iter20 = ((done_reg_326_pp2_iter19_reg == 1'd0) & (fifo_cout_V_V_empty_n == 1'b0));
end

assign ap_block_state62_pp2_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_enable_operation_271 = (done_reg_326_pp2_iter16_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_273 = (done_reg_326_pp2_iter18_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_282 = (done_reg_326_pp2_iter20_reg == 1'd0);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

always @ (*) begin
    ap_enable_state58_pp2_iter17_stage0 = ((ap_enable_reg_pp2_iter17 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0));
end

always @ (*) begin
    ap_enable_state60_pp2_iter19_stage0 = ((ap_enable_reg_pp2_iter19 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0));
end

always @ (*) begin
    ap_enable_state62_pp2_iter21_stage0 = ((ap_enable_reg_pp2_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0));
end

assign brmerge_fu_366_p0 = en;

assign brmerge_fu_366_p1 = up_sample;

assign brmerge_fu_366_p2 = (brmerge_fu_366_p1 | brmerge_fu_366_p0);

assign cout_buf_0_V_11_fu_666_p3 = ((tmp_520_reg_1242[0:0] === 1'b1) ? cout_buf_0_V_9_fu_641_p1 : reg_358);

assign cout_buf_0_V_13_fu_1052_p3 = ((tmp_513_reg_1398_pp2_iter19_reg[0:0] === 1'b1) ? cout_buf_0_V_reg_1404 : fifo_cout_V_V_dout);

assign cout_buf_0_V_14_fu_890_p3 = ((sel_tmp20_reg_1272_pp1_iter5_reg[0:0] === 1'b1) ? cout_buf_0_V_7_fu_876_p3 : cout_buf_0_V_4_fu_862_p3);

assign cout_buf_0_V_15_fu_680_p3 = ((sel_tmp26_reg_1178_pp0_iter5_reg[0:0] === 1'b1) ? cout_buf_0_V_11_fu_666_p3 : cout_buf_0_V_6_fu_652_p3);

assign cout_buf_0_V_3_fu_851_p1 = cout_burst_buf_V_q0[255:0];

assign cout_buf_0_V_4_fu_862_p3 = ((tmp_516_reg_1336[0:0] === 1'b1) ? cout_buf_0_V_3_fu_851_p1 : 256'd0);

assign cout_buf_0_V_6_fu_652_p3 = ((tmp_520_reg_1242[0:0] === 1'b1) ? cout_buf_0_V_9_fu_641_p1 : 256'd0);

assign cout_buf_0_V_7_fu_876_p3 = ((tmp_516_reg_1336[0:0] === 1'b1) ? cout_buf_0_V_3_fu_851_p1 : reg_358);

assign cout_buf_0_V_9_fu_641_p1 = cout_burst_buf_V_q0[255:0];

assign cout_buf_0_V_fu_1042_p1 = cout_burst_buf_V_q0[255:0];

assign cout_buf_1_V_11_fu_659_p3 = ((tmp_520_reg_1242[0:0] === 1'b1) ? reg_358 : grp_fu_348_p4);

assign cout_buf_1_V_13_fu_1046_p3 = ((tmp_513_reg_1398_pp2_iter19_reg[0:0] === 1'b1) ? fifo_cout_V_V_dout : cout_buf_1_V_reg_1409);

assign cout_buf_1_V_14_fu_883_p3 = ((sel_tmp20_reg_1272_pp1_iter5_reg[0:0] === 1'b1) ? cout_buf_1_V_8_fu_869_p3 : cout_buf_1_V_5_fu_855_p3);

assign cout_buf_1_V_15_fu_673_p3 = ((sel_tmp26_reg_1178_pp0_iter5_reg[0:0] === 1'b1) ? cout_buf_1_V_11_fu_659_p3 : cout_buf_1_V_6_fu_645_p3);

assign cout_buf_1_V_5_fu_855_p3 = ((tmp_516_reg_1336[0:0] === 1'b1) ? 256'd0 : grp_fu_348_p4);

assign cout_buf_1_V_6_fu_645_p3 = ((tmp_520_reg_1242[0:0] === 1'b1) ? 256'd0 : grp_fu_348_p4);

assign cout_buf_1_V_8_fu_869_p3 = ((tmp_516_reg_1336[0:0] === 1'b1) ? reg_358 : grp_fu_348_p4);

assign cout_burst_buf_V_address1 = cout_burst_buf_V_add_reg_1392_pp2_iter20_reg;

assign cout_burst_buf_V_d1 = {{cout_buf_1_V_13_reg_1414}, {cout_buf_0_V_13_reg_1419}};

assign done13_3_fu_587_p2 = (tmp_233_fu_556_p2 & sel_tmp27_reg_1196);

assign done4_3_fu_803_p2 = (tmp_232_fu_772_p2 & sel_tmp23_reg_1290);

assign done_3_fu_993_p2 = (tmp_231_fu_946_p2 & sel_tmp4_fu_959_p2);

assign grp_fu_1004_p1 = LAYER_OUT_NUM_T_cast_reg_1089;

assign grp_fu_338_p4 = {{LAYER_OUT_NUM_T[15:3]}};

assign grp_fu_348_p4 = {{cout_burst_buf_V_q0[511:256]}};

assign grp_fu_603_p1 = LAYER_OUT_NUM_T_cast_reg_1089;

assign grp_fu_696_p0 = tmp_305_reg_1125;

assign grp_fu_813_p1 = LAYER_OUT_NUM_T_cast_reg_1089;

assign h11_2_fu_548_p3 = ((tmp_227_fu_521_p2[0:0] === 1'b1) ? sel_tmp29_fu_541_p3 : h7_reg_206);

assign h2_2_fu_764_p3 = ((tmp_225_fu_737_p2[0:0] === 1'b1) ? sel_tmp25_fu_757_p3 : h2_reg_254);

assign h_2_fu_986_p3 = ((tmp_223_reg_1344[0:0] === 1'b1) ? sel_tmp9_fu_979_p3 : h_reg_302);

assign h_6_fu_917_p2 = ($signed(32'd1) + $signed(ap_phi_mux_h_phi_fu_306_p4));

assign h_7_fu_717_p2 = ($signed(32'd1) + $signed(ap_phi_mux_h2_phi_fu_258_p4));

assign h_8_fu_501_p2 = ($signed(32'd1) + $signed(ap_phi_mux_h7_phi_fu_210_p4));

assign local_cout_idx_1_fu_823_p2 = (tmp_514_fu_817_p2 + tmp_196_reg_1326);

assign local_cout_idx_2_fu_613_p2 = (tmp_518_fu_607_p2 + tmp_207_reg_1232);

assign local_cout_idx_fu_1014_p2 = (tmp_511_fu_1008_p2 + tmp_188_reg_1387);

assign o10_3_fu_574_p3 = ((tmp_227_reg_1184[0:0] === 1'b1) ? sel_tmp28_fu_567_p3 : o7_reg_194);

assign o1_3_fu_790_p3 = ((tmp_225_reg_1278[0:0] === 1'b1) ? sel_tmp24_fu_783_p3 : o1_reg_242);

assign o_3_fu_972_p3 = ((tmp_223_reg_1344[0:0] === 1'b1) ? sel_tmp5_fu_964_p3 : ap_phi_mux_o_phi_fu_294_p4);

assign o_7_fu_940_p2 = (32'd1 + ap_phi_mux_o_phi_fu_294_p4);

assign o_8_fu_745_p2 = (32'd1 + ap_phi_mux_o1_phi_fu_246_p4);

assign o_9_fu_529_p2 = (32'd1 + ap_phi_mux_o7_phi_fu_198_p4);

assign p_1_fu_951_p3 = ((tmp_231_fu_946_p2[0:0] === 1'b1) ? 32'd0 : o_7_fu_940_p2);

assign p_2_fu_776_p3 = ((tmp_232_fu_772_p2[0:0] === 1'b1) ? 32'd0 : o_8_reg_1284);

assign p_3_fu_560_p3 = ((tmp_233_fu_556_p2[0:0] === 1'b1) ? 32'd0 : o_9_reg_1190);

assign p_Result_1_fu_897_p3 = {{cout_buf_1_V_14_fu_883_p3}, {cout_buf_0_V_14_fu_890_p3}};

assign p_Result_2_fu_687_p3 = {{cout_buf_1_V_15_fu_673_p3}, {cout_buf_0_V_15_fu_680_p3}};

assign sel_tmp20_fu_731_p2 = (tmp_217_fu_727_p2 & tmp_201_fu_723_p2);

assign sel_tmp23_fu_751_p2 = (tmp_229_fu_741_p2 & tmp_225_fu_737_p2);

assign sel_tmp24_fu_783_p3 = ((sel_tmp23_reg_1290[0:0] === 1'b1) ? p_2_fu_776_p3 : o1_reg_242);

assign sel_tmp25_fu_757_p3 = ((sel_tmp23_fu_751_p2[0:0] === 1'b1) ? 32'd0 : h_7_reg_1266);

assign sel_tmp26_fu_515_p2 = (tmp_220_fu_511_p2 & tmp_212_fu_507_p2);

assign sel_tmp27_fu_535_p2 = (tmp_230_fu_525_p2 & tmp_227_fu_521_p2);

assign sel_tmp28_fu_567_p3 = ((sel_tmp27_reg_1196[0:0] === 1'b1) ? p_3_fu_560_p3 : o7_reg_194);

assign sel_tmp29_fu_541_p3 = ((sel_tmp27_fu_535_p2[0:0] === 1'b1) ? 32'd0 : h_8_reg_1172);

assign sel_tmp4_fu_959_p2 = (tmp_228_fu_936_p2 & tmp_223_reg_1344);

assign sel_tmp5_fu_964_p3 = ((sel_tmp4_fu_959_p2[0:0] === 1'b1) ? p_1_fu_951_p3 : ap_phi_mux_o_phi_fu_294_p4);

assign sel_tmp9_fu_979_p3 = ((sel_tmp4_fu_959_p2[0:0] === 1'b1) ? 32'd0 : h_6_reg_1351);

assign sel_tmp_fu_372_p0 = up_sample;

assign sel_tmp_fu_372_p3 = ((sel_tmp_fu_372_p0[0:0] === 1'b1) ? 2'd2 : 2'd1);

assign tmp_177_fu_430_p4 = {{in_h_iter[31:1]}};

assign tmp_178_fu_444_p4 = {{in_w_iter[31:1]}};

assign tmp_179_fu_458_p4 = {{LAYER_IN_H_T[31:1]}};

assign tmp_187_fu_999_p2 = (w_reg_314_pp2_iter7_reg + tmp_186_reg_1377);

assign tmp_190_fu_1019_p4 = {{local_cout_idx_fu_1014_p2[31:4]}};

assign tmp_191_fu_1029_p1 = tmp_190_fu_1019_p4;

assign tmp_195_fu_808_p2 = (w3_reg_266_pp1_iter2_reg + tmp_194_reg_1316);

assign tmp_198_fu_828_p4 = {{local_cout_idx_1_fu_823_p2[31:4]}};

assign tmp_199_cast_fu_472_p1 = grp_fu_338_p4;

assign tmp_199_fu_838_p1 = tmp_198_fu_828_p4;

assign tmp_200_fu_701_p2 = ($signed(tmp_306_reg_1131) + $signed(ap_phi_mux_h2_phi_fu_258_p4));

assign tmp_201_fu_723_p2 = ((tmp_200_reg_1250 < LAYER_OUT_H) ? 1'b1 : 1'b0);

assign tmp_204_cast_fu_412_p1 = grp_fu_338_p4;

assign tmp_206_fu_597_p2 = (w7_reg_218_pp0_iter2_reg + tmp_517_fu_592_p2);

assign tmp_209_fu_618_p4 = {{local_cout_idx_2_fu_613_p2[31:4]}};

assign tmp_210_fu_628_p1 = tmp_209_fu_618_p4;

assign tmp_211_fu_485_p2 = ($signed(tmp_508_reg_1105) + $signed(ap_phi_mux_h7_phi_fu_210_p4));

assign tmp_212_fu_507_p2 = ((tmp_211_reg_1156 < LAYER_OUT_H) ? 1'b1 : 1'b0);

assign tmp_216_fu_706_p2 = (ap_phi_mux_w3_phi_fu_270_p4 + tmp_307_reg_1136);

assign tmp_217_fu_727_p2 = ((tmp_216_reg_1255 < LAYER_OUT_W) ? 1'b1 : 1'b0);

assign tmp_219_fu_490_p2 = (ap_phi_mux_w7_phi_fu_222_p4 + tmp_509_reg_1110);

assign tmp_220_fu_511_p2 = ((tmp_219_reg_1161 < LAYER_OUT_W) ? 1'b1 : 1'b0);

assign tmp_223_fu_912_p1 = LAYER_IN_W_T;

assign tmp_223_fu_912_p2 = ((w_6_fu_906_p2 == tmp_223_fu_912_p1) ? 1'b1 : 1'b0);

assign tmp_225_fu_737_p2 = ((w_7_reg_1260 == tmp_305_reg_1125) ? 1'b1 : 1'b0);

assign tmp_227_fu_521_p2 = ((w_8_reg_1166 == tmp_507_reg_1100) ? 1'b1 : 1'b0);

assign tmp_228_fu_936_p2 = ((h_6_reg_1351 == LAYER_IN_H_T) ? 1'b1 : 1'b0);

assign tmp_229_fu_741_p2 = ((h_7_reg_1266 == tmp_308_reg_1141) ? 1'b1 : 1'b0);

assign tmp_230_fu_525_p2 = ((h_8_reg_1172 == tmp_510_reg_1115) ? 1'b1 : 1'b0);

assign tmp_231_fu_946_p2 = ((o_7_fu_940_p2 == tmp_cast_reg_1151) ? 1'b1 : 1'b0);

assign tmp_232_fu_772_p2 = ((o_8_reg_1284 == tmp_199_cast_reg_1146) ? 1'b1 : 1'b0);

assign tmp_233_fu_556_p2 = ((o_9_reg_1190 == tmp_204_cast_reg_1120) ? 1'b1 : 1'b0);

assign tmp_305_fu_426_p1 = tmp_s_fu_416_p4;

assign tmp_306_fu_440_p1 = tmp_177_fu_430_p4;

assign tmp_307_fu_454_p1 = tmp_178_fu_444_p4;

assign tmp_308_fu_468_p1 = tmp_179_fu_458_p4;

assign tmp_507_fu_388_p0 = LAYER_IN_W_T;

assign tmp_507_fu_388_p2 = tmp_507_fu_388_p0 << 32'd1;

assign tmp_508_fu_394_p2 = in_h_iter << 32'd1;

assign tmp_509_fu_400_p2 = in_w_iter << 32'd1;

assign tmp_510_fu_406_p2 = LAYER_IN_H_T << 32'd1;

assign tmp_511_fu_1008_p2 = o_reg_290_pp2_iter15_reg << 32'd3;

assign tmp_514_fu_817_p2 = o1_reg_242_pp1_iter4_reg << 32'd3;

assign tmp_517_fu_592_p2 = tmp_202_reg_1222 << 32'd1;

assign tmp_518_fu_607_p2 = o7_reg_194_pp0_iter4_reg << 32'd3;

assign tmp_cast_fu_476_p1 = grp_fu_338_p4;

assign tmp_s_fu_416_p1 = LAYER_IN_W_T;

assign tmp_s_fu_416_p4 = {{tmp_s_fu_416_p1[31:1]}};

assign w12_1_fu_581_p3 = ((tmp_227_reg_1184[0:0] === 1'b1) ? 32'd0 : w_8_reg_1166);

assign w3_1_fu_797_p3 = ((tmp_225_reg_1278[0:0] === 1'b1) ? 32'd0 : w_7_reg_1260);

assign w_1_fu_923_p3 = ((tmp_223_fu_912_p2[0:0] === 1'b1) ? 32'd0 : w_6_fu_906_p2);

assign w_6_fu_906_p2 = (32'd1 + ap_phi_mux_w_phi_fu_318_p4);

assign w_7_fu_711_p2 = (32'd1 + ap_phi_mux_w3_phi_fu_270_p4);

assign w_8_fu_495_p2 = (32'd1 + ap_phi_mux_w7_phi_fu_222_p4);

assign write_2_fu_380_p3 = ((brmerge_fu_366_p2[0:0] === 1'b1) ? sel_tmp_fu_372_p3 : 2'd0);

always @ (posedge ap_clk) begin
    LAYER_OUT_NUM_T_cast_reg_1089[31:16] <= 16'b0000000000000000;
    tmp_507_reg_1100[0] <= 1'b0;
    tmp_508_reg_1105[0] <= 1'b0;
    tmp_509_reg_1110[0] <= 1'b0;
    tmp_510_reg_1115[0] <= 1'b0;
    tmp_204_cast_reg_1120[31:13] <= 19'b0000000000000000000;
    tmp_305_reg_1125[31] <= 1'b0;
    tmp_306_reg_1131[31] <= 1'b0;
    tmp_307_reg_1136[31] <= 1'b0;
    tmp_308_reg_1141[31] <= 1'b0;
    tmp_199_cast_reg_1146[31:13] <= 19'b0000000000000000000;
    tmp_cast_reg_1151[31:13] <= 19'b0000000000000000000;
end

endmodule //cout_write_fifo_read
