module top(
    input clock,             //input clock signal
    input [7:0] data1,       //input data signal 1
    input [7:0] data2,       //input data signal 2
    input reset,             //input reset signal
    output [7:0] result      //output result signal
    );

    reg [7:0] temp1;         //internal register 1
    reg [7:0] temp2;         //internal register 2
    reg [7:0] temp3;         //internal register 3

    always @(posedge clock) begin
        if(reset == 1'b1) begin     //reset condition
            temp1 <= 8'h00;         //initialize temp1 to 0
            temp2 <= 8'h00;         //initialize temp2 to 0
            temp3 <= 8'h00;         //initialize temp3 to 0
        end
        else begin                  //normal operation
            temp1 <= data1 + data2; //perform addition
            temp2 <= temp1 >> 1;    //right shift by 1 bit
            temp3 <= temp2 + 8'hFF; //perform addition with constant value FF
        end
    end

    assign result = temp3;           //assign output to temp3

endmodule