git clone --depth 1 --no-tags https://github.com/KobiDekel/FPGA_Examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645265197
git clone --depth 1 --no-tags https://github.com/OYounis/sc-mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645388749
git clone --depth 1 --no-tags https://github.com/Nadav-Abramovich/RoadFighterVL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645305364
git clone --depth 1 --no-tags https://github.com/rbrinson2/UVM_v1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650146122
git clone --depth 1 --no-tags https://github.com/AidanDougherty/ECE111_FinalProj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648789387
git clone --depth 1 --no-tags https://github.com/vadimfastos/VGA-APB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649017556
git clone --depth 1 --no-tags https://github.com/cooper-union-ece-251-marano/ece-251-spring-2023-final-project-gigahurt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638684070
git clone --depth 1 --no-tags https://github.com/Lauritabrenes/Proyecto_III_Multiplicador_secuencial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641231438
git clone --depth 1 --no-tags https://github.com/EngMostafaKhaled/ATM---based-bank-system-Design-verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633905148
git clone --depth 1 --no-tags https://github.com/kibersport3000/repo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639907445
git clone --depth 1 --no-tags https://github.com/zahrahojati19/Comparators.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642811146
git clone --depth 1 --no-tags https://github.com/shubhamsavita98/DV_HW8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643373788
git clone --depth 1 --no-tags https://github.com/sara-totah/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643500580
git clone --depth 1 --no-tags https://github.com/edenninary/CSMA_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644375433
git clone --depth 1 --no-tags https://github.com/FiercestT/vga.sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638128478
git clone --depth 1 --no-tags https://github.com/hongkaiqin/UVM_ADD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638560177
git clone --depth 1 --no-tags https://github.com/benjas909/Arqui-T3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646692230
git clone --depth 1 --no-tags https://github.com/function47/Shuhai.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646636595
git clone --depth 1 --no-tags https://github.com/DevrathIyer/cva6-formal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646204432
git clone --depth 1 --no-tags https://github.com/STARS-Design-Track-2023/rtl-blocks-shift-register.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647865183
git clone --depth 1 --no-tags https://github.com/tonetooo/Archivos-_Lab_ELO212.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639105587
git clone --depth 1 --no-tags https://github.com/YongCastle/ICE2005_42.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641008617
git clone --depth 1 --no-tags https://github.com/J-Hutchinson-C/cpe521-FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639686031
git clone --depth 1 --no-tags https://github.com/Mujahid135/exp7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653531893
git clone --depth 1 --no-tags https://github.com/RAMVAITHI/system-verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636960118
git clone --depth 1 --no-tags https://github.com/jessief25/tapeout-traffic-light.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636881256
git clone --depth 1 --no-tags https://github.com/nikhil123123/Verification-of-serial-peripheral-interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629950208
git clone --depth 1 --no-tags https://github.com/Kush193/csce_714.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633674057
git clone --depth 1 --no-tags https://github.com/HassanKhaled11/SPI_RAM_FIFO_Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633616560
git clone --depth 1 --no-tags https://github.com/nikhil123123/Verification-of-D-flip-flop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629948950
git clone --depth 1 --no-tags https://github.com/LispEngineer/fpga-i2c.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634418455
git clone --depth 1 --no-tags https://github.com/masonJamesWheeler/Risc-V-Pipeline-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655516475
git clone --depth 1 --no-tags https://github.com/abdullahbiniftikhar/RTL_lib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655285460
git clone --depth 1 --no-tags https://github.com/MohammadShaded/Digital2-Verilog-HW2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655389467
git clone --depth 1 --no-tags https://github.com/NabilYasser/ATM_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656740466
git clone --depth 1 --no-tags https://github.com/Danna112002/exe_unit-sVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656781939
git clone --depth 1 --no-tags https://github.com/seanfan34/UMICH_EECS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636414730
git clone --depth 1 --no-tags https://github.com/2019ee25unioni/Compressed_extention_for_risc_v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650923701
git clone --depth 1 --no-tags https://github.com/NP95/v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634706954
git clone --depth 1 --no-tags https://github.com/PoChuan994/Johnson_Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642920684
git clone --depth 1 --no-tags https://github.com/Yuxin-Yu/verilator_experiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646877702
git clone --depth 1 --no-tags https://github.com/craigc40/playground.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629760876
git clone --depth 1 --no-tags https://github.com/NChitty/HDL-Processor-X.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630274195
git clone --depth 1 --no-tags https://github.com/QuietRainto4/TinyTapeout_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636881585
git clone --depth 1 --no-tags https://github.com/isaxito/unidad_p.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638612012
git clone --depth 1 --no-tags https://github.com/davemap/Custom-Accelerator-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636658623
git clone --depth 1 --no-tags https://github.com/KnowAashish/chipdev.io.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637001018
git clone --depth 1 --no-tags https://github.com/fpgaudio/fpgaudio-main.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637976651
git clone --depth 1 --no-tags https://github.com/bushbecky/System-Verilog-bootcamp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637987132
git clone --depth 1 --no-tags https://github.com/bushbecky/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637988523
git clone --depth 1 --no-tags https://github.com/asmwriter/cmu_18624_ucpu_tiny_tapeout_submission.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633673651
git clone --depth 1 --no-tags https://github.com/jaeyoon0531/CONNECT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636123311
git clone --depth 1 --no-tags https://github.com/Woods182/VISL_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636584565
git clone --depth 1 --no-tags https://github.com/foolfoolaa/rtl_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632478348
git clone --depth 1 --no-tags https://github.com/Cnh1116/Simple-Processor-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632684557
git clone --depth 1 --no-tags https://github.com/TravisDvis/SHA256BitcoinHash.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630731505
git clone --depth 1 --no-tags https://github.com/alinparcalab/FreeList.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635267116
git clone --depth 1 --no-tags https://github.com/jhladik/chu_systemverilog_exercises.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643322959
git clone --depth 1 --no-tags https://github.com/fpgaudio/fpgaudio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641727029
git clone --depth 1 --no-tags https://github.com/caio-a18/Logic-Design-and-Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640813481
git clone --depth 1 --no-tags https://github.com/mohamedmostaf21/Multi-mode-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641071235
git clone --depth 1 --no-tags https://github.com/whoiskaiii/memory_control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643091126
git clone --depth 1 --no-tags https://github.com/SiyamAcet/Simple_Data_Path.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651535558
git clone --depth 1 --no-tags https://github.com/ivanmgribeiro/ibex.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651560065
git clone --depth 1 --no-tags https://github.com/MuhammadHammad01/UART-Transmitter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649284602
git clone --depth 1 --no-tags https://github.com/kanade-k-1228/RK8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653991271
git clone --depth 1 --no-tags https://github.com/evgenysns/unique_decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654052563
git clone --depth 1 --no-tags https://github.com/Liam-lyr/Multicycle-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657064650
git clone --depth 1 --no-tags https://github.com/MrDarkhawk/System-Verilog-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656521349
git clone --depth 1 --no-tags https://github.com/MoonLoone/calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650265700
git clone --depth 1 --no-tags https://github.com/mingfeii/RTL_modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648288079
git clone --depth 1 --no-tags https://github.com/tom01h/riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646406979
git clone --depth 1 --no-tags https://github.com/Beng1997/Road_Fighter_NES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656272065
git clone --depth 1 --no-tags https://github.com/Nikola2444/Coding_Test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649739924
git clone --depth 1 --no-tags https://github.com/cjmats04/CPE-133-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649909303
git clone --depth 1 --no-tags https://github.com/v-kumar1123/CL_0000_MESIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634681754
git clone --depth 1 --no-tags https://github.com/k-31413/ass_ex.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634559227
git clone --depth 1 --no-tags https://github.com/2023-Spring-ECE4278/lab7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634519107
git clone --depth 1 --no-tags https://github.com/liu-xueyang/AXI_stream_width_converter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644618043
git clone --depth 1 --no-tags https://github.com/WalidAkash/DESIGN_VERIFICATION.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643881735
git clone --depth 1 --no-tags https://github.com/Aydogan-Goktug/fbu-riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644811444
git clone --depth 1 --no-tags https://github.com/ruthvikkota/System-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653973399
git clone --depth 1 --no-tags https://github.com/Shwetakr08/sv_program.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649741262
git clone --depth 1 --no-tags https://github.com/serhaturtis/DD-LTC2311-16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652768539
git clone --depth 1 --no-tags https://github.com/trswany/rfkit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641261020
git clone --depth 1 --no-tags https://github.com/sumiravishan/RISCV32_LINUX_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644997651
git clone --depth 1 --no-tags https://github.com/MarleyLobao/UVM_Traffic_Backdoor_RAL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645113594
git clone --depth 1 --no-tags https://github.com/mohamedmorsi22/SBqM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645305466
git clone --depth 1 --no-tags https://github.com/YouEnWang/Hamming-code_Error-correction.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632911816
git clone --depth 1 --no-tags https://github.com/Fahad-Habib/UART-Tx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631465519
git clone --depth 1 --no-tags https://github.com/anoushkasaraswat/100DaysOfRTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630571351
git clone --depth 1 --no-tags https://github.com/DJosueMM/FPGA_HDL_Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630772963
git clone --depth 1 --no-tags https://github.com/bryceberger/ecp5-bootstrap.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630706984
git clone --depth 1 --no-tags https://github.com/Nagaraj3181/universal_verification_methodology.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649287533
git clone --depth 1 --no-tags https://github.com/xuhuan98/Asynchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647773754
git clone --depth 1 --no-tags https://github.com/XintingLi/ahb_manager_uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634071535
git clone --depth 1 --no-tags https://github.com/khei4/myveri.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634080959
git clone --depth 1 --no-tags https://github.com/alinparcalab/vr_skid_decoupler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635256492
git clone --depth 1 --no-tags https://github.com/toms99/computer_architecture_vectorial_asip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637155603
