
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ../../../../ICS/traces//BellmanFord_24750M.champsim.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000001 cycles: 2740646 heartbeat IPC: 3.64878 cumulative IPC: 3.64878 (Simulation time: 0 hr 0 min 54 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 5468459 heartbeat IPC: 3.66594 cumulative IPC: 3.65734 (Simulation time: 0 hr 1 min 44 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 8169751 heartbeat IPC: 3.70193 cumulative IPC: 3.67208 (Simulation time: 0 hr 2 min 36 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 10911631 heartbeat IPC: 3.64713 cumulative IPC: 3.66581 (Simulation time: 0 hr 3 min 29 sec) 

Warmup complete CPU 0 instructions: 40000002 cycles: 10911631 (Simulation time: 0 hr 3 min 29 sec) 

Heartbeat CPU 0 instructions: 50000000 cycles: 13956244 heartbeat IPC: 3.28449 cumulative IPC: 3.28449 (Simulation time: 0 hr 4 min 30 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 19018056 heartbeat IPC: 1.97558 cumulative IPC: 2.46718 (Simulation time: 0 hr 5 min 52 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 21989904 heartbeat IPC: 3.36491 cumulative IPC: 2.708 (Simulation time: 0 hr 6 min 52 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 27165330 heartbeat IPC: 1.93221 cumulative IPC: 2.46098 (Simulation time: 0 hr 8 min 5 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 30328621 heartbeat IPC: 3.16126 cumulative IPC: 2.57506 (Simulation time: 0 hr 9 min 3 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 34553149 heartbeat IPC: 2.36713 cumulative IPC: 2.53791 (Simulation time: 0 hr 10 min 18 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 38682418 heartbeat IPC: 2.42174 cumulative IPC: 2.52063 (Simulation time: 0 hr 11 min 32 sec) 
Heartbeat CPU 0 instructions: 120000000 cycles: 43272102 heartbeat IPC: 2.1788 cumulative IPC: 2.47215 (Simulation time: 0 hr 12 min 30 sec) 
Heartbeat CPU 0 instructions: 130000004 cycles: 47840602 heartbeat IPC: 2.1889 cumulative IPC: 2.43711 (Simulation time: 0 hr 13 min 21 sec) 
Heartbeat CPU 0 instructions: 140000003 cycles: 51207750 heartbeat IPC: 2.96987 cumulative IPC: 2.48163 (Simulation time: 0 hr 14 min 23 sec) 
Finished CPU 0 instructions: 100000001 cycles: 40296119 cumulative IPC: 2.48163 (Simulation time: 0 hr 14 min 23 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 2.48163 instructions: 100000001 cycles: 40296119
cpu0_DTLB TOTAL     ACCESS:   22123512  HIT:   22073153  MISS:      50359
cpu0_DTLB LOAD      ACCESS:   10921009  HIT:   10902037  MISS:      18972
cpu0_DTLB RFO       ACCESS:   11202503  HIT:   11171116  MISS:      31387
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 32.4939 cycles
cpu0_DTLB MSHR FULL EVENTS: 16211 MSHR MERGE EVENTS: 159373
cpu0_ITLB TOTAL     ACCESS:    2154818  HIT:    2154818  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2154818  HIT:    2154818  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1I TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L1I LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:      50359  HIT:      41742  MISS:       8617
cpu0_STLB LOAD      ACCESS:      18972  HIT:      14951  MISS:       4021
cpu0_STLB RFO       ACCESS:      31387  HIT:      26791  MISS:       4596
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 138.446 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   20381328  HIT:   17787035  MISS:    2594293
cpu0_L1D LOAD      ACCESS:    6659540  HIT:    5190832  MISS:    1468708
cpu0_L1D RFO       ACCESS:   13714346  HIT:   12589857  MISS:    1124489
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       7442  HIT:       6346  MISS:       1096
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 106.016 cycles
cpu0_L1D MSHR FULL EVENTS: 12449306 MSHR MERGE EVENTS: 11767063
cpu0_L2C TOTAL     ACCESS:    3719598  HIT:    1657281  MISS:    2062286
cpu0_L2C LOAD      ACCESS:    1468694  HIT:     456923  MISS:    1011771
cpu0_L2C RFO       ACCESS:    1124339  HIT:      73899  MISS:    1050440
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:    1125469  HIT:    1125438  MISS:         31
cpu0_L2C TRANSLATION ACCESS:       1096  HIT:       1021  MISS:         75
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 120.502 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:    4124600  HIT:    1590897  MISS:     471389
LLC LOAD      ACCESS:    1011770  HIT:     787083  MISS:     224687
LLC RFO       ACCESS:    1050438  HIT:     803738  MISS:     246700
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    2062317  HIT:          3  MISS:    2062314
LLC TRANSLATION ACCESS:         75  HIT:         73  MISS:          2
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 436.311 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     172858  ROW_BUFFER_MISS:     298531
 DBUS AVG_CONGESTED_CYCLE:    3.92694
 WQ ROW_BUFFER_HIT:       1871  ROW_BUFFER_MISS:       4087  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.8422% MPKI: 0.94991 Average ROB Occupancy at Mispredict: 316.949
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.94991
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

