OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Placement Analysis
---------------------------------
total displacement      37993.8 u
average displacement        1.2 u
max displacement            9.6 u
original HPWL          201114.1 u
legalized HPWL         238125.7 u
delta HPWL                   18 %

Detailed placement improvement.
Importing netlist into detailed improver.
[INFO DPO-0100] Creating network with 31721 cells, 71 terminals, 31188 edges and 100071 pins.
[INFO DPO-0109] Network stats: inst 31792, edges 31188, pins 100071
[INFO DPO-0110] Number of regions is 1
[INFO DPO-0401] Setting random seed to 1.
[INFO DPO-0402] Setting maximum displacement 5 1 to 14000 2800 units.
[INFO DPO-0320] Collected 808 fixed cells (excluded terminal_NI).
[INFO DPO-0318] Collected 30984 single height cells.
[INFO DPO-0321] Collected 0 wide cells.
[INFO DPO-0322] Image (4180, 5600) - (692740, 691600)
[INFO DPO-0310] Assigned 30984 cells into segments.  Movement in X-direction is 0.000000, movement in Y-direction is 0.000000.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
[INFO DPO-0303] Running algorithm for independent set matching.
[INFO DPO-0300] Set matching objective is wirelength.
[INFO DPO-0301] Pass   1 of matching; objective is 4.797335e+08.
[INFO DPO-0302] End of matching; objective is 4.770962e+08, improvement is 0.55 percent.
[INFO DPO-0303] Running algorithm for global swaps.
[INFO DPO-0306] Pass   1 of global swaps; hpwl is 4.585142e+08.
[INFO DPO-0306] Pass   2 of global swaps; hpwl is 4.544889e+08.
[INFO DPO-0307] End of global swaps; objective is 4.544889e+08, improvement is 4.74 percent.
[INFO DPO-0303] Running algorithm for vertical swaps.
[INFO DPO-0308] Pass   1 of vertical swaps; hpwl is 4.520214e+08.
[INFO DPO-0309] End of vertical swaps; objective is 4.520214e+08, improvement is 0.54 percent.
[INFO DPO-0303] Running algorithm for reordering.
[INFO DPO-0304] Pass   1 of reordering; objective is 4.491009e+08.
[INFO DPO-0305] End of reordering; objective is 4.491009e+08, improvement is 0.65 percent.
[INFO DPO-0303] Running algorithm for random improvement.
[INFO DPO-0324] Random improver is using displacement generator.
[INFO DPO-0325] Random improver is using hpwl objective.
[INFO DPO-0326] Random improver cost string is (a).
[INFO DPO-0332] End of pass, Generator displacement called 619680 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 619680, swaps 99930, moves 160051 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 4.396723e+08, Scratch cost 4.318966e+08, Incremental cost 4.318966e+08, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 4.318966e+08.
[INFO DPO-0327] Pass   1 of random improver; improvement in cost is 1.77 percent.
[INFO DPO-0332] End of pass, Generator displacement called 619680 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 1239360, swaps 196918, moves 321253 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 4.318966e+08, Scratch cost 4.289088e+08, Incremental cost 4.289088e+08, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 4.289088e+08.
[INFO DPO-0327] Pass   2 of random improver; improvement in cost is 0.69 percent.
[INFO DPO-0328] End of random improver; improvement is 2.448053 percent.
[INFO DPO-0380] Cell flipping.
[INFO DPO-0382] Changed 15571 cell orientations for row compatibility.
[INFO DPO-0383] Performed 9701 cell flips.
[INFO DPO-0384] End of flipping; objective is 4.321160e+08, improvement is 1.43 percent.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
Detailed Improvement Results
------------------------------------------
Original HPWL           238125.7 u
Final HPWL              212833.3 u
Delta HPWL                 -10.6 %

[INFO DPL-0020] Mirrored 867 instances
[INFO DPL-0021] HPWL before          212833.3 u
[INFO DPL-0022] HPWL after           212742.5 u
[INFO DPL-0023] HPWL delta               -0.0 %
[INFO FLW-0012] Placement violations .

==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
detailed place report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
lut/gen_sub_units_scm[7].sub_unit_i/_2403_/G ^
   0.46
_609_/CK ^
   0.00      0.00       0.46


==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _597_ (removal check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.60    0.60 ^ input external delay
                  0.00    0.00    0.60 ^ rst_ni (in)
     1   27.15                           rst_ni (net)
                  0.00    0.00    0.60 ^ input11/A (BUF_X32)
                  0.01    0.02    0.62 ^ input11/Z (BUF_X32)
   103  262.70                           net11 (net)
                  0.07    0.06    0.68 ^ _597_/RN (DFFR_X1)
                                  0.68   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _597_/CK (DFFR_X1)
                          0.27    0.27   library removal time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.68   data arrival time
-----------------------------------------------------------------------------
                                  0.41   slack (MET)


Startpoint: lut/gen_sub_units_scm[0].sub_unit_i/_2787_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[0].sub_unit_i/_2369_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 v lut/gen_sub_units_scm[0].sub_unit_i/_2787_/GN (DLL_X1)
                  0.01    0.04    3.04 ^ lut/gen_sub_units_scm[0].sub_unit_i/_2787_/Q (DLL_X1)
     1    1.05                           lut/gen_sub_units_scm[0].sub_unit_i/gen_cg_word_iter[4].cg_i.en_latch (net)
                  0.01    0.00    3.04 ^ lut/gen_sub_units_scm[0].sub_unit_i/_2369_/A2 (AND2_X1)
                                  3.04   data arrival time

                  0.00    3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 v lut/gen_sub_units_scm[0].sub_unit_i/_2369_/A1 (AND2_X1)
                          0.00    3.00   clock gating hold time
                                  3.00   data required time
-----------------------------------------------------------------------------
                                  3.00   data required time
                                 -3.04   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: _646_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: _646_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _646_/CK (DFFR_X1)
                  0.01    0.09    0.09 v _646_/Q (DFFR_X1)
     2    2.59                           net60 (net)
                  0.01    0.00    0.09 v _492_/A2 (NAND2_X1)
                  0.01    0.02    0.10 ^ _492_/ZN (NAND2_X1)
     1    1.98                           _184_ (net)
                  0.01    0.00    0.10 ^ _494_/A1 (NAND2_X1)
                  0.01    0.01    0.11 v _494_/ZN (NAND2_X1)
     1    1.14                           _057_ (net)
                  0.01    0.00    0.11 v _646_/D (DFFR_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _646_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: fp_adder/adder/_143_ (recovery check against rising-edge clock clk_i')
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.60    0.60 ^ input external delay
                  0.00    0.00    0.60 ^ rst_ni (in)
     1   27.15                           rst_ni (net)
                  0.00    0.00    0.60 ^ input11/A (BUF_X32)
                  0.01    0.02    0.62 ^ input11/Z (BUF_X32)
   103  262.70                           net11 (net)
                  0.07    0.05    0.67 ^ _338_/A (INV_X2)
                  0.02    0.04    0.71 v _338_/ZN (INV_X2)
     1   23.15                           _000_ (net)
                  0.02    0.00    0.71 v fp_adder/adder/_109_/A (INV_X16)
                  0.02    0.03    0.74 ^ fp_adder/adder/_109_/ZN (INV_X16)
    64  139.80                           fp_adder/adder/_000_ (net)
                  0.02    0.01    0.75 ^ fp_adder/adder/_143_/RN (DFFR_X1)
                                  0.75   data arrival time

                  0.00    3.00    3.00   clock clk_i' (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ fp_adder/adder/_143_/CK (DFFR_X1)
                          0.05    3.05   library recovery time
                                  3.05   data required time
-----------------------------------------------------------------------------
                                  3.05   data required time
                                 -0.75   data arrival time
-----------------------------------------------------------------------------
                                  2.30   slack (MET)


Startpoint: lut/gen_sub_units_scm[8].sub_unit_i/_2784_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[8].sub_unit_i/_2398_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 v lut/gen_sub_units_scm[8].sub_unit_i/_2784_/GN (DLL_X1)
                  0.01    0.07    3.07 v lut/gen_sub_units_scm[8].sub_unit_i/_2784_/Q (DLL_X1)
     1    3.63                           lut/gen_sub_units_scm[8].sub_unit_i/gen_cg_word_iter[31].cg_i.en_latch (net)
                  0.01    0.00    3.07 v lut/gen_sub_units_scm[8].sub_unit_i/_2398_/A2 (AND2_X1)
                                  3.07   data arrival time

                  0.00    6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ lut/gen_sub_units_scm[8].sub_unit_i/_2398_/A1 (AND2_X1)
                          0.00    6.00   clock gating setup time
                                  6.00   data required time
-----------------------------------------------------------------------------
                                  6.00   data required time
                                 -3.07   data arrival time
-----------------------------------------------------------------------------
                                  2.93   slack (MET)


Startpoint: lut/_220_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[0].sub_unit_i/_2645_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ lut/_220_/CK (DFFR_X2)
                  0.13    0.25    0.25 ^ lut/_220_/Q (DFFR_X2)
    65  120.58                           lut/wdata_a_q[15] (net)
                  0.13    0.00    0.25 ^ max_cap81/A (BUF_X16)
                  0.01    0.03    0.29 ^ max_cap81/Z (BUF_X16)
    35   80.33                           net81 (net)
                  0.02    0.01    0.30 ^ max_cap80/A (BUF_X16)
                  0.01    0.03    0.33 ^ max_cap80/Z (BUF_X16)
    41   77.14                           net80 (net)
                  0.01    0.00    0.33 ^ max_cap79/A (BUF_X16)
                  0.01    0.02    0.35 ^ max_cap79/Z (BUF_X16)
    38   85.73                           net79 (net)
                  0.01    0.01    0.36 ^ wire78/A (BUF_X16)
                  0.01    0.02    0.38 ^ wire78/Z (BUF_X16)
    69  123.73                           net78 (net)
                  0.03    0.02    0.41 ^ max_cap77/A (BUF_X16)
                  0.01    0.03    0.44 ^ max_cap77/Z (BUF_X16)
    70  110.57                           net77 (net)
                  0.03    0.02    0.46 ^ lut/gen_sub_units_scm[0].sub_unit_i/_2645_/D (DLH_X1)
                                  0.46   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ lut/gen_sub_units_scm[0].sub_unit_i/_2645_/G (DLH_X1)
                          0.46    0.46   time borrowed from endpoint
                                  0.46   data required time
-----------------------------------------------------------------------------
                                  0.46   data required time
                                 -0.46   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i pulse width                       3.00
library setup time                     -0.02
--------------------------------------------
max time borrow                         2.98
actual time borrow                      0.46
--------------------------------------------



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: fp_adder/adder/_143_ (recovery check against rising-edge clock clk_i')
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.60    0.60 ^ input external delay
                  0.00    0.00    0.60 ^ rst_ni (in)
     1   27.15                           rst_ni (net)
                  0.00    0.00    0.60 ^ input11/A (BUF_X32)
                  0.01    0.02    0.62 ^ input11/Z (BUF_X32)
   103  262.70                           net11 (net)
                  0.07    0.05    0.67 ^ _338_/A (INV_X2)
                  0.02    0.04    0.71 v _338_/ZN (INV_X2)
     1   23.15                           _000_ (net)
                  0.02    0.00    0.71 v fp_adder/adder/_109_/A (INV_X16)
                  0.02    0.03    0.74 ^ fp_adder/adder/_109_/ZN (INV_X16)
    64  139.80                           fp_adder/adder/_000_ (net)
                  0.02    0.01    0.75 ^ fp_adder/adder/_143_/RN (DFFR_X1)
                                  0.75   data arrival time

                  0.00    3.00    3.00   clock clk_i' (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ fp_adder/adder/_143_/CK (DFFR_X1)
                          0.05    3.05   library recovery time
                                  3.05   data required time
-----------------------------------------------------------------------------
                                  3.05   data required time
                                 -0.75   data arrival time
-----------------------------------------------------------------------------
                                  2.30   slack (MET)


Startpoint: lut/gen_sub_units_scm[8].sub_unit_i/_2784_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[8].sub_unit_i/_2398_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 v lut/gen_sub_units_scm[8].sub_unit_i/_2784_/GN (DLL_X1)
                  0.01    0.07    3.07 v lut/gen_sub_units_scm[8].sub_unit_i/_2784_/Q (DLL_X1)
     1    3.63                           lut/gen_sub_units_scm[8].sub_unit_i/gen_cg_word_iter[31].cg_i.en_latch (net)
                  0.01    0.00    3.07 v lut/gen_sub_units_scm[8].sub_unit_i/_2398_/A2 (AND2_X1)
                                  3.07   data arrival time

                  0.00    6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ lut/gen_sub_units_scm[8].sub_unit_i/_2398_/A1 (AND2_X1)
                          0.00    6.00   clock gating setup time
                                  6.00   data required time
-----------------------------------------------------------------------------
                                  6.00   data required time
                                 -3.07   data arrival time
-----------------------------------------------------------------------------
                                  2.93   slack (MET)


Startpoint: lut/_220_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[0].sub_unit_i/_2645_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ lut/_220_/CK (DFFR_X2)
                  0.13    0.25    0.25 ^ lut/_220_/Q (DFFR_X2)
    65  120.58                           lut/wdata_a_q[15] (net)
                  0.13    0.00    0.25 ^ max_cap81/A (BUF_X16)
                  0.01    0.03    0.29 ^ max_cap81/Z (BUF_X16)
    35   80.33                           net81 (net)
                  0.02    0.01    0.30 ^ max_cap80/A (BUF_X16)
                  0.01    0.03    0.33 ^ max_cap80/Z (BUF_X16)
    41   77.14                           net80 (net)
                  0.01    0.00    0.33 ^ max_cap79/A (BUF_X16)
                  0.01    0.02    0.35 ^ max_cap79/Z (BUF_X16)
    38   85.73                           net79 (net)
                  0.01    0.01    0.36 ^ wire78/A (BUF_X16)
                  0.01    0.02    0.38 ^ wire78/Z (BUF_X16)
    69  123.73                           net78 (net)
                  0.03    0.02    0.41 ^ max_cap77/A (BUF_X16)
                  0.01    0.03    0.44 ^ max_cap77/Z (BUF_X16)
    70  110.57                           net77 (net)
                  0.03    0.02    0.46 ^ lut/gen_sub_units_scm[0].sub_unit_i/_2645_/D (DLH_X1)
                                  0.46   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ lut/gen_sub_units_scm[0].sub_unit_i/_2645_/G (DLH_X1)
                          0.46    0.46   time borrowed from endpoint
                                  0.46   data required time
-----------------------------------------------------------------------------
                                  0.46   data required time
                                 -0.46   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i pulse width                       3.00
library setup time                     -0.02
--------------------------------------------
max time borrow                         2.98
actual time borrow                      0.46
--------------------------------------------



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
lut/_218_/Q                           120.85  128.21   -7.36 (VIOLATED)
lut/_217_/Q                           120.85  125.51   -4.66 (VIOLATED)
lut/_206_/Q                           120.85  122.69   -1.84 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.061032168567180634

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3074

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-7.362274646759033

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
120.8499984741211

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0609

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 3

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.4625

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.84e-03   1.82e-04   2.79e-04   5.30e-03  48.3%
Combinational          1.14e-03   4.01e-03   5.37e-04   5.69e-03  51.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.98e-03   4.19e-03   8.17e-04   1.10e-02 100.0%
                          54.4%      38.1%       7.4%

==========================================================================
detailed place report_design_area
--------------------------------------------------------------------------
Design area 46775 u^2 40% utilization.

Elapsed time: 0:33.43[h:]min:sec. CPU time: user 33.15 sys 0.25 (99%). Peak memory: 282960KB.
