         Lattice Mapping Report File for Design Module 'fpga_impl_1'

Target Vendor:        LATTICE
Target Device:        iCE40UP5KSG48
Target Performance:   High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 3.2.0.18.0
Mapped on: Thu Dec  7 12:33:01 2023

Design Information
------------------

Command line:   map -i fpga_impl_1_syn.udb -pdc
     C:/Users/kbox/Desktop/FPGA/devBranch/pinout.pdc -o fpga_impl_1_map.udb -mp
     fpga_impl_1.mrp -hierrpt -gui

Design Summary
--------------

   Number of slice registers: 288 out of  5280 (5%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:           797 out of  5280 (15%)
      Number of logic LUT4s:             513
      Number of inserted feedthru LUT4s: 154
      Number of ripple logic:             65 (130 LUT4s)
   Number of IO sites used:   16 out of 39 (41%)
      Number of IO sites used for general PIO: 16
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 16 out of 36 (44%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 16 out of 39 (41%)
   Number of DSPs:             2 out of 8 (25%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  1 out of 1 (100%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  2
      Net clk: 223 loads, 206 rising, 17 falling (Driver: Pin
     clkGen.hf_osc/CLKHF)
      Net msck_c: 16 loads, 16 rising, 0 falling (Driver: Port msck)
   Number of Clock Enables:  5
      Net VCC_net: 1 loads, 0 SLICEs
      Net n7120: 16 loads, 16 SLICEs
      Pin mCS: 16 loads, 16 SLICEs (Net: mCS_c)
      Net setMem.n7118: 8 loads, 8 SLICEs
      Net setMem.n7119: 12 loads, 12 SLICEs
   Number of LSRs:  2
      Pin rst: 229 loads, 229 SLICEs (Net: rst_c)
      Net toSpeak.n4374: 10 loads, 10 SLICEs
   Top 10 highest fanout non-clock nets:
      Net rst_c: 230 loads
      Net modIndex[3]: 90 loads

                                    Page 1





Design Summary (cont)
---------------------
      Net modIndex[2]: 88 loads
      Net carIndex[3]: 87 loads
      Net carIndex[2]: 86 loads
      Net carIndex[1]: 85 loads
      Net modIndex[1]: 85 loads
      Net modIndex[0]: 84 loads
      Net carIndex[0]: 81 loads
      Net modIndex[4]: 56 loads




   Number of warnings:  1
   Number of errors:    0

Design Errors/Warnings
----------------------

WARNING - map: The clock port [msck] is assigned to a non clock dedicated pin
     [25], which might affect the clock performance. Use dedicated clock
     resources for the port.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| msdi                | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| mCS                 | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| msck                | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rst                 | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| volVal[0]           | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| volVal[1]           | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| volVal[2]           | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| volVal[3]           | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| volVal[4]           | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| volVal[5]           | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| volVal[6]           | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| volVal[7]           | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| LDAC                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| CS                  | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

                                    Page 2





IO (PIO) Attributes (cont)
--------------------------
| sdo                 | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sck                 | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block i8_1_lut was optimized away.
Block i1 was optimized away.

OSC Summary
-----------

OSC 1:                                 Pin/Node Value
  OSC Instance Name:                            clkGen/hf_osc
  Power UP:                            NODE     VCC_net
  Enable Signal:                       NODE     VCC_net
  OSC Output:                          NODE     clk
  DIV Setting:                                  10

ASIC Components
---------------

Instance Name: clkGen/hf_osc
         Type: HFOSC
Instance Name: voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genb
     lk1.u_lscc_multiplier_dsp/mult_169
         Type: DSP
Instance Name: voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genb
     lk1.u_lscc_multiplier_dsp/mult_168
         Type: DSP

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 68 MB



















                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor
     Corporation,  All rights reserved.
