#ifndef __ATOP_REG_M14B0_H__
#define __ATOP_REG_M14B0_H__

#include "base_types.h"

/* LG_SIC_I2C_HEADER_MAKER SCRIPT VER : 0.40 */ 
/* Author : won.hur(won.hur@lge.com) */ 

/* M14B_VERSION_0_M14B0  */
#define m14b_version_0_M14B0_SLAVE_ADDR	0x10
#define m14b_version_0_M14B0_REG_ADDR	0x00

/* HOSTIF_CONTROL_0_M14B0  */
#define hostif_control_0_M14B0_SLAVE_ADDR	0x10
#define hostif_control_0_M14B0_REG_ADDR	0x01

/* M14B_HOSTIF_INTR_0_M14B0  */
#define m14b_hostif_intr_0_M14B0_SLAVE_ADDR	0x10
#define m14b_hostif_intr_0_M14B0_REG_ADDR	0x02

/* M14B_HOSTIF_INTR_EN_0_M14B0  */
#define m14b_hostif_intr_en_0_M14B0_SLAVE_ADDR	0x10
#define m14b_hostif_intr_en_0_M14B0_REG_ADDR	0x03

/* TOP_CONTROL_0_M14B0  */
#define top_control_0_M14B0_SLAVE_ADDR	0x10
#define top_control_0_M14B0_REG_ADDR	0x04

/* TOP_CONTROL_1_M14B0  */
#define top_control_1_M14B0_SLAVE_ADDR	0x10
#define top_control_1_M14B0_REG_ADDR	0x05

/* TOP_CONTROL_2_M14B0  */
#define top_control_2_M14B0_SLAVE_ADDR	0x10
#define top_control_2_M14B0_REG_ADDR	0x06

/* SOFT_RESET_0_M14B0  */
#define soft_reset_0_M14B0_SLAVE_ADDR	0x10
#define soft_reset_0_M14B0_REG_ADDR	0x07

/* SOFT_RESET_1_M14B0  */
#define soft_reset_1_M14B0_SLAVE_ADDR	0x10
#define soft_reset_1_M14B0_REG_ADDR	0x0B

/* SOFT_RESET_2_M14B0  */
#define soft_reset_2_M14B0_SLAVE_ADDR	0x10
#define soft_reset_2_M14B0_REG_ADDR	0x0C

/* SOFT_RESET_3_M14B0  */
#define soft_reset_3_M14B0_SLAVE_ADDR	0x10
#define soft_reset_3_M14B0_REG_ADDR	0x0E

/* SOFT_RESET_4_M14B0  */
#define soft_reset_4_M14B0_SLAVE_ADDR	0x10
#define soft_reset_4_M14B0_REG_ADDR	0x0F

/* SOFT_RESET_5_M14B0  */
#define soft_reset_5_M14B0_SLAVE_ADDR	0x10
#define soft_reset_5_M14B0_REG_ADDR	0x10

/* SOFT_RESET_6_M14B0  */
#define soft_reset_6_M14B0_SLAVE_ADDR	0x10
#define soft_reset_6_M14B0_REG_ADDR	0x11

/* SOFT_RESET_7_M14B0  */
#define soft_reset_7_M14B0_SLAVE_ADDR	0x10
#define soft_reset_7_M14B0_REG_ADDR	0x12

/* SOFT_RESET_8_M14B0  */
#define soft_reset_8_M14B0_SLAVE_ADDR	0x10
#define soft_reset_8_M14B0_REG_ADDR	0x13

/* SOFT_RESET_9_M14B0  */
#define soft_reset_9_M14B0_SLAVE_ADDR	0x10
#define soft_reset_9_M14B0_REG_ADDR	0x14

/* SOFT_RESET_10_M14B0  */
#define soft_reset_10_M14B0_SLAVE_ADDR	0x10
#define soft_reset_10_M14B0_REG_ADDR	0x15

/* SOFT_RESET_11_M14B0  */
#define soft_reset_11_M14B0_SLAVE_ADDR	0x10
#define soft_reset_11_M14B0_REG_ADDR	0x16

/* SOFT_RESET_12_M14B0  */
#define soft_reset_12_M14B0_SLAVE_ADDR	0x10
#define soft_reset_12_M14B0_REG_ADDR	0x17

/* SOFT_RESET_13_M14B0  */
#define soft_reset_13_M14B0_SLAVE_ADDR	0x10
#define soft_reset_13_M14B0_REG_ADDR	0x18

/* CLOCK_CONTROL_0_M14B0  */
#define clock_control_0_M14B0_SLAVE_ADDR	0x10
#define clock_control_0_M14B0_REG_ADDR	0x19

/* CLOCK_CONTROL_1_M14B0  */
#define clock_control_1_M14B0_SLAVE_ADDR	0x10
#define clock_control_1_M14B0_REG_ADDR	0x1B

/* AUDIO_DTO_0_M14B0  */
#define audio_dto_0_M14B0_SLAVE_ADDR	0x10
#define audio_dto_0_M14B0_REG_ADDR	0x1C

/* AUDIO_DTO_1_M14B0  */
#define audio_dto_1_M14B0_SLAVE_ADDR	0x10
#define audio_dto_1_M14B0_REG_ADDR	0x1D

/* AUDIO_DTO_2_M14B0  */
#define audio_dto_2_M14B0_SLAVE_ADDR	0x10
#define audio_dto_2_M14B0_REG_ADDR	0x1E

/* AUDIO_DTO_3_M14B0  */
#define audio_dto_3_M14B0_SLAVE_ADDR	0x10
#define audio_dto_3_M14B0_REG_ADDR	0x1F

/* AUDIO_DTO_4_M14B0  */
#define audio_dto_4_M14B0_SLAVE_ADDR	0x10
#define audio_dto_4_M14B0_REG_ADDR	0x20

/* AUDIO_DTO_5_M14B0  */
#define audio_dto_5_M14B0_SLAVE_ADDR	0x10
#define audio_dto_5_M14B0_REG_ADDR	0x21

/* AUDIO_DTO_6_M14B0  */
#define audio_dto_6_M14B0_SLAVE_ADDR	0x10
#define audio_dto_6_M14B0_REG_ADDR	0x22

/* AUDIO_DTO_7_M14B0  */
#define audio_dto_7_M14B0_SLAVE_ADDR	0x10
#define audio_dto_7_M14B0_REG_ADDR	0x23

/* AUDIO_DTO_8_M14B0  */
#define audio_dto_8_M14B0_SLAVE_ADDR	0x10
#define audio_dto_8_M14B0_REG_ADDR	0x24

/* DATA_BRIDGE_0_M14B0  */
#define data_bridge_0_M14B0_SLAVE_ADDR	0x10
#define data_bridge_0_M14B0_REG_ADDR	0x25

/* DATA_BRIDGE_1_M14B0  */
#define data_bridge_1_M14B0_SLAVE_ADDR	0x10
#define data_bridge_1_M14B0_REG_ADDR	0x26

/* SOFT_RESET_14_M14B0  */
#define soft_reset_14_M14B0_SLAVE_ADDR	0x10
#define soft_reset_14_M14B0_REG_ADDR	0x3A

/* SOFT_RESET_15_M14B0  */
#define soft_reset_15_M14B0_SLAVE_ADDR	0x10
#define soft_reset_15_M14B0_REG_ADDR	0x3B

/* DATA_BRIDGE_2_M14B0  */
#define data_bridge_2_M14B0_SLAVE_ADDR	0x10
#define data_bridge_2_M14B0_REG_ADDR	0x3C

/* DATA_BRIDGE_3_M14B0  */
#define data_bridge_3_M14B0_SLAVE_ADDR	0x10
#define data_bridge_3_M14B0_REG_ADDR	0x3E

/* DATA_BRIDGE_4_M14B0  */
#define data_bridge_4_M14B0_SLAVE_ADDR	0x10
#define data_bridge_4_M14B0_REG_ADDR	0x40

/* DATA_BRIDGE_5_M14B0  */
#define data_bridge_5_M14B0_SLAVE_ADDR	0x10
#define data_bridge_5_M14B0_REG_ADDR	0x41

/* DATA_BRIDGE_6_M14B0  */
#define data_bridge_6_M14B0_SLAVE_ADDR	0x10
#define data_bridge_6_M14B0_REG_ADDR	0x42

/* DATA_BRIDGE_7_M14B0  */
#define data_bridge_7_M14B0_SLAVE_ADDR	0x10
#define data_bridge_7_M14B0_REG_ADDR	0x43

/* DATA_BRIDGE_8_M14B0  */
#define data_bridge_8_M14B0_SLAVE_ADDR	0x10
#define data_bridge_8_M14B0_REG_ADDR	0x44

/* DATA_BRIDGE_9_M14B0  */
#define data_bridge_9_M14B0_SLAVE_ADDR	0x10
#define data_bridge_9_M14B0_REG_ADDR	0x45

/* BBDEMOD_CONTROL_0_M14B0  */
#define bbdemod_control_0_M14B0_SLAVE_ADDR	0x10
#define bbdemod_control_0_M14B0_REG_ADDR	0x46

/* CLOCK_CONTROL_2_M14B0  */
#define clock_control_2_M14B0_SLAVE_ADDR	0x10
#define clock_control_2_M14B0_REG_ADDR	0xFF

/* HSLVDSTX0_0_M14B0  */
#define hslvdstx0_0_M14B0_SLAVE_ADDR	0x11
#define hslvdstx0_0_M14B0_REG_ADDR	0x00

/* HSLVDSTX0_1_M14B0  */
#define hslvdstx0_1_M14B0_SLAVE_ADDR	0x11
#define hslvdstx0_1_M14B0_REG_ADDR	0x01

/* HSLVDSTX0_2_M14B0  */
#define hslvdstx0_2_M14B0_SLAVE_ADDR	0x11
#define hslvdstx0_2_M14B0_REG_ADDR	0x02

/* HSLVDSTX0_3_M14B0  */
#define hslvdstx0_3_M14B0_SLAVE_ADDR	0x11
#define hslvdstx0_3_M14B0_REG_ADDR	0x03

/* HSLVDSTX0_4_M14B0  */
#define hslvdstx0_4_M14B0_SLAVE_ADDR	0x11
#define hslvdstx0_4_M14B0_REG_ADDR	0x04

/* HSLVDSTX0_5_M14B0  */
#define hslvdstx0_5_M14B0_SLAVE_ADDR	0x11
#define hslvdstx0_5_M14B0_REG_ADDR	0x05

/* HSLVDSTX0_6_M14B0  */
#define hslvdstx0_6_M14B0_SLAVE_ADDR	0x11
#define hslvdstx0_6_M14B0_REG_ADDR	0x06

/* GBB_AFE_0_M14B0  */
#define gbb_afe_0_M14B0_SLAVE_ADDR	0x12
#define gbb_afe_0_M14B0_REG_ADDR	0x00

/* GBB_0_M14B0  */
#define gbb_0_M14B0_SLAVE_ADDR	0x12
#define gbb_0_M14B0_REG_ADDR	0x01

/* ABB_0_M14B0  */
#define abb_0_M14B0_SLAVE_ADDR	0x12
#define abb_0_M14B0_REG_ADDR	0x02

/* ABB_1_M14B0  */
#define abb_1_M14B0_SLAVE_ADDR	0x12
#define abb_1_M14B0_REG_ADDR	0x03

/* DMD_GBBPLL_0_M14B0  */
#define dmd_gbbpll_0_M14B0_SLAVE_ADDR	0x12
#define dmd_gbbpll_0_M14B0_REG_ADDR	0x04

/* DMD_GBBPLL_1_M14B0  */
#define dmd_gbbpll_1_M14B0_SLAVE_ADDR	0x12
#define dmd_gbbpll_1_M14B0_REG_ADDR	0x05

/* DMD_GBBPLL_2_M14B0  */
#define dmd_gbbpll_2_M14B0_SLAVE_ADDR	0x12
#define dmd_gbbpll_2_M14B0_REG_ADDR	0x06

/* DMD_GBBPLL_3_M14B0  */
#define dmd_gbbpll_3_M14B0_SLAVE_ADDR	0x12
#define dmd_gbbpll_3_M14B0_REG_ADDR	0x07

/* DMD_ABBPLL_0_M14B0  */
#define dmd_abbpll_0_M14B0_SLAVE_ADDR	0x12
#define dmd_abbpll_0_M14B0_REG_ADDR	0x08

/* DMD_ABBPLL_1_M14B0  */
#define dmd_abbpll_1_M14B0_SLAVE_ADDR	0x12
#define dmd_abbpll_1_M14B0_REG_ADDR	0x09

/* DMD_ABBPLL_2_M14B0  */
#define dmd_abbpll_2_M14B0_SLAVE_ADDR	0x12
#define dmd_abbpll_2_M14B0_REG_ADDR	0x0A

/* DMD_ABBPLL_3_M14B0  */
#define dmd_abbpll_3_M14B0_SLAVE_ADDR	0x12
#define dmd_abbpll_3_M14B0_REG_ADDR	0x0B

/* DMD_ABBPLL_4_M14B0  */
#define dmd_abbpll_4_M14B0_SLAVE_ADDR	0x12
#define dmd_abbpll_4_M14B0_REG_ADDR	0x0C

/* DMD_ADC_0_M14B0  */
#define dmd_adc_0_M14B0_SLAVE_ADDR	0x12
#define dmd_adc_0_M14B0_REG_ADDR	0x10

/* DMD_ADC_1_M14B0  */
#define dmd_adc_1_M14B0_SLAVE_ADDR	0x12
#define dmd_adc_1_M14B0_REG_ADDR	0x11

/* DMD_ADC_2_M14B0  */
#define dmd_adc_2_M14B0_SLAVE_ADDR	0x12
#define dmd_adc_2_M14B0_REG_ADDR	0x12

/* DMD_SIF_0_M14B0  */
#define dmd_sif_0_M14B0_SLAVE_ADDR	0x12
#define dmd_sif_0_M14B0_REG_ADDR	0x13

/* DMD_SIF_1_M14B0  */
#define dmd_sif_1_M14B0_SLAVE_ADDR	0x12
#define dmd_sif_1_M14B0_REG_ADDR	0x14

/* ABB_2_M14B0  */
#define abb_2_M14B0_SLAVE_ADDR	0x12
#define abb_2_M14B0_REG_ADDR	0x15

/* ABB_3_M14B0  */
#define abb_3_M14B0_SLAVE_ADDR	0x12
#define abb_3_M14B0_REG_ADDR	0x16

/* AFE_CVBS_0_M14B0  */
#define afe_cvbs_0_M14B0_SLAVE_ADDR	0x13
#define afe_cvbs_0_M14B0_REG_ADDR	0x00

/* AFE_CVBS_1_M14B0  */
#define afe_cvbs_1_M14B0_SLAVE_ADDR	0x13
#define afe_cvbs_1_M14B0_REG_ADDR	0x01

/* AFE_CVBS_2_M14B0  */
#define afe_cvbs_2_M14B0_SLAVE_ADDR	0x13
#define afe_cvbs_2_M14B0_REG_ADDR	0x02

/* AFE_CVBS_3_M14B0  */
#define afe_cvbs_3_M14B0_SLAVE_ADDR	0x13
#define afe_cvbs_3_M14B0_REG_ADDR	0x03

/* AFE_VBUF_0_M14B0  */
#define afe_vbuf_0_M14B0_SLAVE_ADDR	0x13
#define afe_vbuf_0_M14B0_REG_ADDR	0x04

/* AFE_VBUF_1_M14B0  */
#define afe_vbuf_1_M14B0_SLAVE_ADDR	0x13
#define afe_vbuf_1_M14B0_REG_ADDR	0x05

/* AFE_VDAC_0_M14B0  */
#define afe_vdac_0_M14B0_SLAVE_ADDR	0x13
#define afe_vdac_0_M14B0_REG_ADDR	0x06

/* AFE_VDAC_1_M14B0  */
#define afe_vdac_1_M14B0_SLAVE_ADDR	0x13
#define afe_vdac_1_M14B0_REG_ADDR	0x07

/* MAIN_PLL_0_M14B0  */
#define main_pll_0_M14B0_SLAVE_ADDR	0x13
#define main_pll_0_M14B0_REG_ADDR	0x08

/* MAIN_PLL_1_M14B0  */
#define main_pll_1_M14B0_SLAVE_ADDR	0x13
#define main_pll_1_M14B0_REG_ADDR	0x09

/* MAIN_PLL_2_M14B0  */
#define main_pll_2_M14B0_SLAVE_ADDR	0x13
#define main_pll_2_M14B0_REG_ADDR	0x0A

/* MAIN_PLL_3_M14B0  */
#define main_pll_3_M14B0_SLAVE_ADDR	0x13
#define main_pll_3_M14B0_REG_ADDR	0x0B

/* MAIN_PLL_4_M14B0  */
#define main_pll_4_M14B0_SLAVE_ADDR	0x13
#define main_pll_4_M14B0_REG_ADDR	0x0C

/* AFE_VBUF_2_M14B0  */
#define afe_vbuf_2_M14B0_SLAVE_ADDR	0x13
#define afe_vbuf_2_M14B0_REG_ADDR	0x0D

/* AFE_VBUF_3_M14B0  */
#define afe_vbuf_3_M14B0_SLAVE_ADDR	0x13
#define afe_vbuf_3_M14B0_REG_ADDR	0x0E

/* AFE_VBUF_4_M14B0  */
#define afe_vbuf_4_M14B0_SLAVE_ADDR	0x13
#define afe_vbuf_4_M14B0_REG_ADDR	0x10

/* AFE_VDAC_2_M14B0  */
#define afe_vdac_2_M14B0_SLAVE_ADDR	0x13
#define afe_vdac_2_M14B0_REG_ADDR	0x11

/* MAIN_PLL_5_M14B0  */
#define main_pll_5_M14B0_SLAVE_ADDR	0x13
#define main_pll_5_M14B0_REG_ADDR	0x12

/* AFE_CVBS_4_M14B0  */
#define afe_cvbs_4_M14B0_SLAVE_ADDR	0x13
#define afe_cvbs_4_M14B0_REG_ADDR	0x13

/* AFE_CVBS_5_M14B0  */
#define afe_cvbs_5_M14B0_SLAVE_ADDR	0x13
#define afe_cvbs_5_M14B0_REG_ADDR	0x14

/* AFE_CVBS_6_M14B0  */
#define afe_cvbs_6_M14B0_SLAVE_ADDR	0x13
#define afe_cvbs_6_M14B0_REG_ADDR	0x15

/* GPIO_0_M14B0  */
#define gpio_0_M14B0_SLAVE_ADDR	0x14
#define gpio_0_M14B0_REG_ADDR	0x00

/* GPIO_1_M14B0  */
#define gpio_1_M14B0_SLAVE_ADDR	0x14
#define gpio_1_M14B0_REG_ADDR	0x01

/* GPIO_2_M14B0  */
#define gpio_2_M14B0_SLAVE_ADDR	0x14
#define gpio_2_M14B0_REG_ADDR	0x10

/* GPIO_3_M14B0  */
#define gpio_3_M14B0_SLAVE_ADDR	0x14
#define gpio_3_M14B0_REG_ADDR	0x11

/* GPIO_4_M14B0  */
#define gpio_4_M14B0_SLAVE_ADDR	0x14
#define gpio_4_M14B0_REG_ADDR	0x12

/* GPIO_5_M14B0  */
#define gpio_5_M14B0_SLAVE_ADDR	0x14
#define gpio_5_M14B0_REG_ADDR	0x13

/* GPIO_6_M14B0  */
#define gpio_6_M14B0_SLAVE_ADDR	0x14
#define gpio_6_M14B0_REG_ADDR	0x14

/* GPIO_7_M14B0  */
#define gpio_7_M14B0_SLAVE_ADDR	0x14
#define gpio_7_M14B0_REG_ADDR	0x15

/* GPIO_8_M14B0  */
#define gpio_8_M14B0_SLAVE_ADDR	0x14
#define gpio_8_M14B0_REG_ADDR	0x16

/* GPIO_9_M14B0  */
#define gpio_9_M14B0_SLAVE_ADDR	0x14
#define gpio_9_M14B0_REG_ADDR	0x17

/* GPIO_10_M14B0  */
#define gpio_10_M14B0_SLAVE_ADDR	0x14
#define gpio_10_M14B0_REG_ADDR	0x18

/* GPIO_11_M14B0  */
#define gpio_11_M14B0_SLAVE_ADDR	0x14
#define gpio_11_M14B0_REG_ADDR	0x19

/* GPIO_12_M14B0  */
#define gpio_12_M14B0_SLAVE_ADDR	0x14
#define gpio_12_M14B0_REG_ADDR	0x1A

/* GPIO_13_M14B0  */
#define gpio_13_M14B0_SLAVE_ADDR	0x14
#define gpio_13_M14B0_REG_ADDR	0x1B

/* GPIO_14_M14B0  */
#define gpio_14_M14B0_SLAVE_ADDR	0x14
#define gpio_14_M14B0_REG_ADDR	0x1C

/* GPIO_15_M14B0  */
#define gpio_15_M14B0_SLAVE_ADDR	0x14
#define gpio_15_M14B0_REG_ADDR	0x1D

/* GPIO_16_M14B0  */
#define gpio_16_M14B0_SLAVE_ADDR	0x14
#define gpio_16_M14B0_REG_ADDR	0x1E

/* GPIO_17_M14B0  */
#define gpio_17_M14B0_SLAVE_ADDR	0x14
#define gpio_17_M14B0_REG_ADDR	0x1F

/* GPIO_18_M14B0  */
#define gpio_18_M14B0_SLAVE_ADDR	0x14
#define gpio_18_M14B0_REG_ADDR	0x20

/* GPIO_19_M14B0  */
#define gpio_19_M14B0_SLAVE_ADDR	0x14
#define gpio_19_M14B0_REG_ADDR	0x21

/* M14B_3CH_INTR_0_M14B0  */
#define m14b_3ch_intr_0_M14B0_SLAVE_ADDR	0x1A
#define m14b_3ch_intr_0_M14B0_REG_ADDR	0x00

/* M14B_3CH_INTR_1_M14B0  */
#define m14b_3ch_intr_1_M14B0_SLAVE_ADDR	0x1A
#define m14b_3ch_intr_1_M14B0_REG_ADDR	0x01

/* M14B_3CH_INTR_EN_0_M14B0  */
#define m14b_3ch_intr_en_0_M14B0_SLAVE_ADDR	0x1A
#define m14b_3ch_intr_en_0_M14B0_REG_ADDR	0x02

/* M14B_3CH_INTR_EN_1_M14B0  */
#define m14b_3ch_intr_en_1_M14B0_SLAVE_ADDR	0x1A
#define m14b_3ch_intr_en_1_M14B0_REG_ADDR	0x03

/* LLPLL_0_M14B0  */
#define llpll_0_M14B0_SLAVE_ADDR	0x1A
#define llpll_0_M14B0_REG_ADDR	0x04

/* LLPLL_1_M14B0  */
#define llpll_1_M14B0_SLAVE_ADDR	0x1A
#define llpll_1_M14B0_REG_ADDR	0x05

/* LLPLL_2_M14B0  */
#define llpll_2_M14B0_SLAVE_ADDR	0x1A
#define llpll_2_M14B0_REG_ADDR	0x06

/* LLPLL_3_M14B0  */
#define llpll_3_M14B0_SLAVE_ADDR	0x1A
#define llpll_3_M14B0_REG_ADDR	0x07

/* LLPLL_4_M14B0  */
#define llpll_4_M14B0_SLAVE_ADDR	0x1A
#define llpll_4_M14B0_REG_ADDR	0x08

/* LLPLL_5_M14B0  */
#define llpll_5_M14B0_SLAVE_ADDR	0x1A
#define llpll_5_M14B0_REG_ADDR	0x09

/* LLPLL_6_M14B0  */
#define llpll_6_M14B0_SLAVE_ADDR	0x1A
#define llpll_6_M14B0_REG_ADDR	0x0A

/* LLPLL_7_M14B0  */
#define llpll_7_M14B0_SLAVE_ADDR	0x1A
#define llpll_7_M14B0_REG_ADDR	0x0B

/* LLPLL_8_M14B0  */
#define llpll_8_M14B0_SLAVE_ADDR	0x1A
#define llpll_8_M14B0_REG_ADDR	0x0C

/* LLPLL_9_M14B0  */
#define llpll_9_M14B0_SLAVE_ADDR	0x1A
#define llpll_9_M14B0_REG_ADDR	0x0D

/* LLPLL_10_M14B0  */
#define llpll_10_M14B0_SLAVE_ADDR	0x1A
#define llpll_10_M14B0_REG_ADDR	0x0E

/* LLPLL_11_M14B0  */
#define llpll_11_M14B0_SLAVE_ADDR	0x1A
#define llpll_11_M14B0_REG_ADDR	0x0F

/* LLPLL_12_M14B0  */
#define llpll_12_M14B0_SLAVE_ADDR	0x1A
#define llpll_12_M14B0_REG_ADDR	0x10

/* LLPLL_13_M14B0  */
#define llpll_13_M14B0_SLAVE_ADDR	0x1A
#define llpll_13_M14B0_REG_ADDR	0x11

/* LLPLL_14_M14B0  */
#define llpll_14_M14B0_SLAVE_ADDR	0x1A
#define llpll_14_M14B0_REG_ADDR	0x12

/* LLPLL_15_M14B0  */
#define llpll_15_M14B0_SLAVE_ADDR	0x1A
#define llpll_15_M14B0_REG_ADDR	0x13

/* LLPLL_16_M14B0  */
#define llpll_16_M14B0_SLAVE_ADDR	0x1A
#define llpll_16_M14B0_REG_ADDR	0x14

/* LLPLL_17_M14B0  */
#define llpll_17_M14B0_SLAVE_ADDR	0x1A
#define llpll_17_M14B0_REG_ADDR	0x15

/* LLPLL_18_M14B0  */
#define llpll_18_M14B0_SLAVE_ADDR	0x1A
#define llpll_18_M14B0_REG_ADDR	0x16

/* LLPLL_19_M14B0  */
#define llpll_19_M14B0_SLAVE_ADDR	0x1A
#define llpll_19_M14B0_REG_ADDR	0x17

/* LLPLL_20_M14B0  */
#define llpll_20_M14B0_SLAVE_ADDR	0x1A
#define llpll_20_M14B0_REG_ADDR	0x18

/* LLPLL_21_M14B0  */
#define llpll_21_M14B0_SLAVE_ADDR	0x1A
#define llpll_21_M14B0_REG_ADDR	0x19

/* LLPLL_22_M14B0  */
#define llpll_22_M14B0_SLAVE_ADDR	0x1A
#define llpll_22_M14B0_REG_ADDR	0x1A

/* LLPLL_23_M14B0  */
#define llpll_23_M14B0_SLAVE_ADDR	0x1A
#define llpll_23_M14B0_REG_ADDR	0x1B

/* LLPLL_24_M14B0  */
#define llpll_24_M14B0_SLAVE_ADDR	0x1A
#define llpll_24_M14B0_REG_ADDR	0x1C

/* LLPLL_25_M14B0  */
#define llpll_25_M14B0_SLAVE_ADDR	0x1A
#define llpll_25_M14B0_REG_ADDR	0x1D

/* LLPLL_26_M14B0  */
#define llpll_26_M14B0_SLAVE_ADDR	0x1A
#define llpll_26_M14B0_REG_ADDR	0x1E

/* LLPLL_27_M14B0  */
#define llpll_27_M14B0_SLAVE_ADDR	0x1A
#define llpll_27_M14B0_REG_ADDR	0x1F

/* AFE_3CH_0_M14B0  */
#define afe_3ch_0_M14B0_SLAVE_ADDR	0x1A
#define afe_3ch_0_M14B0_REG_ADDR	0x20

/* AFE_3CH_1_M14B0  */
#define afe_3ch_1_M14B0_SLAVE_ADDR	0x1A
#define afe_3ch_1_M14B0_REG_ADDR	0x21

/* AFE_3CH_2_M14B0  */
#define afe_3ch_2_M14B0_SLAVE_ADDR	0x1A
#define afe_3ch_2_M14B0_REG_ADDR	0x22

/* AFE_3CH_3_M14B0  */
#define afe_3ch_3_M14B0_SLAVE_ADDR	0x1A
#define afe_3ch_3_M14B0_REG_ADDR	0x23

/* AFE_3CH_4_M14B0  */
#define afe_3ch_4_M14B0_SLAVE_ADDR	0x1A
#define afe_3ch_4_M14B0_REG_ADDR	0x24

/* AFE_3CH_5_M14B0  */
#define afe_3ch_5_M14B0_SLAVE_ADDR	0x1A
#define afe_3ch_5_M14B0_REG_ADDR	0x25

/* AFE_3CH_6_M14B0  */
#define afe_3ch_6_M14B0_SLAVE_ADDR	0x1A
#define afe_3ch_6_M14B0_REG_ADDR	0x26

/* AFE_3CH_7_M14B0  */
#define afe_3ch_7_M14B0_SLAVE_ADDR	0x1A
#define afe_3ch_7_M14B0_REG_ADDR	0x27

/* ADC_DIG_0_M14B0  */
#define adc_dig_0_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_0_M14B0_REG_ADDR	0x28

/* ADC_DIG_1_M14B0  */
#define adc_dig_1_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_1_M14B0_REG_ADDR	0x29

/* ADC_DIG_2_M14B0  */
#define adc_dig_2_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_2_M14B0_REG_ADDR	0x2A

/* ADC_DIG_3_M14B0  */
#define adc_dig_3_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_3_M14B0_REG_ADDR	0x2B

/* ADC_DIG_4_M14B0  */
#define adc_dig_4_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_4_M14B0_REG_ADDR	0x2C

/* ADC_DIG_5_M14B0  */
#define adc_dig_5_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_5_M14B0_REG_ADDR	0x2D

/* ADC_DIG_6_M14B0  */
#define adc_dig_6_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_6_M14B0_REG_ADDR	0x2E

/* ADC_DIG_7_M14B0  */
#define adc_dig_7_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_7_M14B0_REG_ADDR	0x2F

/* ADC_DIG_8_M14B0  */
#define adc_dig_8_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_8_M14B0_REG_ADDR	0x30

/* ADC_DIG_9_M14B0  */
#define adc_dig_9_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_9_M14B0_REG_ADDR	0x31

/* ADC_DIG_10_M14B0  */
#define adc_dig_10_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_10_M14B0_REG_ADDR	0x32

/* ADC_DIG_11_M14B0  */
#define adc_dig_11_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_11_M14B0_REG_ADDR	0x33

/* ADC_DIG_12_M14B0  */
#define adc_dig_12_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_12_M14B0_REG_ADDR	0x34

/* ADC_DIG_13_M14B0  */
#define adc_dig_13_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_13_M14B0_REG_ADDR	0x35

/* ADC_DIG_14_M14B0  */
#define adc_dig_14_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_14_M14B0_REG_ADDR	0x36

/* ADC_DIG_15_M14B0  */
#define adc_dig_15_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_15_M14B0_REG_ADDR	0x37

/* ADC_DIG_16_M14B0  */
#define adc_dig_16_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_16_M14B0_REG_ADDR	0x38

/* ADC_DIG_17_M14B0  */
#define adc_dig_17_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_17_M14B0_REG_ADDR	0x39

/* ADC_DIG_18_M14B0  */
#define adc_dig_18_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_18_M14B0_REG_ADDR	0x3A

/* ADC_DIG_19_M14B0  */
#define adc_dig_19_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_19_M14B0_REG_ADDR	0x3B

/* ADC_DIG_20_M14B0  */
#define adc_dig_20_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_20_M14B0_REG_ADDR	0x3C

/* ADC_DIG_21_M14B0  */
#define adc_dig_21_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_21_M14B0_REG_ADDR	0x3D

/* ADC_DIG_22_M14B0  */
#define adc_dig_22_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_22_M14B0_REG_ADDR	0x3E

/* ADC_DIG_23_M14B0  */
#define adc_dig_23_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_23_M14B0_REG_ADDR	0x3F

/* ADC_DIG_24_M14B0  */
#define adc_dig_24_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_24_M14B0_REG_ADDR	0x40

/* ADC_DIG_25_M14B0  */
#define adc_dig_25_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_25_M14B0_REG_ADDR	0x41

/* ADC_DIG_26_M14B0  */
#define adc_dig_26_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_26_M14B0_REG_ADDR	0x42

/* ADC_DIG_27_M14B0  */
#define adc_dig_27_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_27_M14B0_REG_ADDR	0x43

/* ADC_DIG_28_M14B0  */
#define adc_dig_28_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_28_M14B0_REG_ADDR	0x44

/* ADC_DIG_29_M14B0  */
#define adc_dig_29_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_29_M14B0_REG_ADDR	0x45

/* ADC_DIG_30_M14B0  */
#define adc_dig_30_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_30_M14B0_REG_ADDR	0x46

/* ADC_DIG_31_M14B0  */
#define adc_dig_31_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_31_M14B0_REG_ADDR	0x47

/* ADC_DIG_32_M14B0  */
#define adc_dig_32_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_32_M14B0_REG_ADDR	0x48

/* ADC_DIG_33_M14B0  */
#define adc_dig_33_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_33_M14B0_REG_ADDR	0x49

/* ADC_DIG_34_M14B0  */
#define adc_dig_34_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_34_M14B0_REG_ADDR	0x4A

/* ADC_DIG_35_M14B0  */
#define adc_dig_35_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_35_M14B0_REG_ADDR	0x4B

/* ADC_DIG_36_M14B0  */
#define adc_dig_36_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_36_M14B0_REG_ADDR	0x4C

/* ADC_DIG_37_M14B0  */
#define adc_dig_37_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_37_M14B0_REG_ADDR	0x4D

/* ADC_DIG_38_M14B0  */
#define adc_dig_38_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_38_M14B0_REG_ADDR	0x4E

/* ADC_DIG_39_M14B0  */
#define adc_dig_39_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_39_M14B0_REG_ADDR	0x4F

/* ADC_DIG_40_M14B0  */
#define adc_dig_40_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_40_M14B0_REG_ADDR	0x50

/* ADC_DIG_41_M14B0  */
#define adc_dig_41_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_41_M14B0_REG_ADDR	0x51

/* ADC_DIG_42_M14B0  */
#define adc_dig_42_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_42_M14B0_REG_ADDR	0x52

/* ADC_DIG_43_M14B0  */
#define adc_dig_43_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_43_M14B0_REG_ADDR	0x53

/* ADC_DIG_44_M14B0  */
#define adc_dig_44_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_44_M14B0_REG_ADDR	0x54

/* ADC_DIG_45_M14B0  */
#define adc_dig_45_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_45_M14B0_REG_ADDR	0x55

/* ADC_DIG_46_M14B0  */
#define adc_dig_46_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_46_M14B0_REG_ADDR	0x56

/* ADC_DIG_47_M14B0  */
#define adc_dig_47_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_47_M14B0_REG_ADDR	0x57

/* ADC_DIG_48_M14B0  */
#define adc_dig_48_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_48_M14B0_REG_ADDR	0x58

/* ADC_DIG_49_M14B0  */
#define adc_dig_49_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_49_M14B0_REG_ADDR	0x59

/* ADC_DIG_50_M14B0  */
#define adc_dig_50_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_50_M14B0_REG_ADDR	0x5A

/* ADC_DIG_51_M14B0  */
#define adc_dig_51_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_51_M14B0_REG_ADDR	0x5B

/* ADC_DIG_52_M14B0  */
#define adc_dig_52_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_52_M14B0_REG_ADDR	0x5C

/* ADC_DIG_53_M14B0  */
#define adc_dig_53_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_53_M14B0_REG_ADDR	0x5D

/* ADC_DIG_54_M14B0  */
#define adc_dig_54_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_54_M14B0_REG_ADDR	0x5E

/* ADC_DIG_55_M14B0  */
#define adc_dig_55_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_55_M14B0_REG_ADDR	0x5F

/* ADC_DIG_56_M14B0  */
#define adc_dig_56_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_56_M14B0_REG_ADDR	0x60

/* ADC_DIG_57_M14B0  */
#define adc_dig_57_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_57_M14B0_REG_ADDR	0x61

/* ADC_DIG_58_M14B0  */
#define adc_dig_58_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_58_M14B0_REG_ADDR	0x62

/* ADC_DIG_59_M14B0  */
#define adc_dig_59_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_59_M14B0_REG_ADDR	0x63

/* ADC_DIG_60_M14B0  */
#define adc_dig_60_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_60_M14B0_REG_ADDR	0x64

/* ADC_DIG_61_M14B0  */
#define adc_dig_61_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_61_M14B0_REG_ADDR	0x65

/* ADC_DIG_62_M14B0  */
#define adc_dig_62_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_62_M14B0_REG_ADDR	0x66

/* ADC_DIG_63_M14B0  */
#define adc_dig_63_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_63_M14B0_REG_ADDR	0x67

/* ADC_DIG_64_M14B0  */
#define adc_dig_64_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_64_M14B0_REG_ADDR	0x68

/* ADC_DIG_65_M14B0  */
#define adc_dig_65_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_65_M14B0_REG_ADDR	0x69

/* ADC_DIG_66_M14B0  */
#define adc_dig_66_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_66_M14B0_REG_ADDR	0x6A

/* ADC_DIG_67_M14B0  */
#define adc_dig_67_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_67_M14B0_REG_ADDR	0x6B

/* ADC_DIG_68_M14B0  */
#define adc_dig_68_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_68_M14B0_REG_ADDR	0x6C

/* ADC_DIG_69_M14B0  */
#define adc_dig_69_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_69_M14B0_REG_ADDR	0x6D

/* ADC_DIG_70_M14B0  */
#define adc_dig_70_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_70_M14B0_REG_ADDR	0x6E

/* ADC_DIG_71_M14B0  */
#define adc_dig_71_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_71_M14B0_REG_ADDR	0x6F

/* ADC_DIG_72_M14B0  */
#define adc_dig_72_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_72_M14B0_REG_ADDR	0x70

/* ADC_DIG_73_M14B0  */
#define adc_dig_73_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_73_M14B0_REG_ADDR	0x71

/* ADC_DIG_74_M14B0  */
#define adc_dig_74_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_74_M14B0_REG_ADDR	0x72

/* ADC_DIG_75_M14B0  */
#define adc_dig_75_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_75_M14B0_REG_ADDR	0x73

/* ADC_DIG_76_M14B0  */
#define adc_dig_76_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_76_M14B0_REG_ADDR	0x74

/* ADC_DIG_77_M14B0  */
#define adc_dig_77_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_77_M14B0_REG_ADDR	0x75

/* ADC_DIG_78_M14B0  */
#define adc_dig_78_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_78_M14B0_REG_ADDR	0x76

/* ADC_DIG_79_M14B0  */
#define adc_dig_79_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_79_M14B0_REG_ADDR	0x77

/* ADC_DIG_80_M14B0  */
#define adc_dig_80_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_80_M14B0_REG_ADDR	0x78

/* ADC_DIG_81_M14B0  */
#define adc_dig_81_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_81_M14B0_REG_ADDR	0x79

/* ADC_DIG_82_M14B0  */
#define adc_dig_82_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_82_M14B0_REG_ADDR	0x7A

/* ADC_DIG_83_M14B0  */
#define adc_dig_83_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_83_M14B0_REG_ADDR	0x7B

/* ADC_DIG_84_M14B0  */
#define adc_dig_84_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_84_M14B0_REG_ADDR	0x7C

/* ADC_DIG_85_M14B0  */
#define adc_dig_85_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_85_M14B0_REG_ADDR	0x7D

/* ADC_DIG_86_M14B0  */
#define adc_dig_86_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_86_M14B0_REG_ADDR	0x7E

/* ADC_DIG_87_M14B0  */
#define adc_dig_87_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_87_M14B0_REG_ADDR	0x7F

/* ADC_DIG_88_M14B0  */
#define adc_dig_88_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_88_M14B0_REG_ADDR	0x80

/* ADC_DIG_89_M14B0  */
#define adc_dig_89_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_89_M14B0_REG_ADDR	0x81

/* ADC_DIG_90_M14B0  */
#define adc_dig_90_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_90_M14B0_REG_ADDR	0x82

/* ADC_DIG_91_M14B0  */
#define adc_dig_91_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_91_M14B0_REG_ADDR	0x83

/* ADC_DIG_92_M14B0  */
#define adc_dig_92_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_92_M14B0_REG_ADDR	0x84

/* ADC_DIG_93_M14B0  */
#define adc_dig_93_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_93_M14B0_REG_ADDR	0x85

/* ADC_DIG_94_M14B0  */
#define adc_dig_94_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_94_M14B0_REG_ADDR	0x86

/* ADC_DIG_95_M14B0  */
#define adc_dig_95_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_95_M14B0_REG_ADDR	0x87

/* ADC_DIG_96_M14B0  */
#define adc_dig_96_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_96_M14B0_REG_ADDR	0x88

/* ADC_DIG_97_M14B0  */
#define adc_dig_97_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_97_M14B0_REG_ADDR	0x89

/* ADC_DIG_98_M14B0  */
#define adc_dig_98_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_98_M14B0_REG_ADDR	0x8A

/* ADC_DIG_99_M14B0  */
#define adc_dig_99_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_99_M14B0_REG_ADDR	0x8B

/* ADC_DIG_100_M14B0  */
#define adc_dig_100_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_100_M14B0_REG_ADDR	0x8C

/* ADC_DIG_101_M14B0  */
#define adc_dig_101_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_101_M14B0_REG_ADDR	0x8D

/* ADC_DIG_102_M14B0  */
#define adc_dig_102_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_102_M14B0_REG_ADDR	0x8E

/* ADC_DIG_103_M14B0  */
#define adc_dig_103_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_103_M14B0_REG_ADDR	0x8F

/* ADC_DIG_104_M14B0  */
#define adc_dig_104_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_104_M14B0_REG_ADDR	0x90

/* ADC_DIG_105_M14B0  */
#define adc_dig_105_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_105_M14B0_REG_ADDR	0x91

/* ADC_DIG_106_M14B0  */
#define adc_dig_106_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_106_M14B0_REG_ADDR	0x92

/* ADC_DIG_107_M14B0  */
#define adc_dig_107_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_107_M14B0_REG_ADDR	0x93

/* ADC_DIG_108_M14B0  */
#define adc_dig_108_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_108_M14B0_REG_ADDR	0x94

/* ADC_DIG_109_M14B0  */
#define adc_dig_109_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_109_M14B0_REG_ADDR	0x95

/* ADC_DIG_110_M14B0  */
#define adc_dig_110_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_110_M14B0_REG_ADDR	0x96

/* ADC_DIG_111_M14B0  */
#define adc_dig_111_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_111_M14B0_REG_ADDR	0x97

/* ADC_DIG_112_M14B0  */
#define adc_dig_112_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_112_M14B0_REG_ADDR	0x98

/* ADC_DIG_113_M14B0  */
#define adc_dig_113_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_113_M14B0_REG_ADDR	0x99

/* ADC_DIG_114_M14B0  */
#define adc_dig_114_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_114_M14B0_REG_ADDR	0x9A

/* ADC_DIG_115_M14B0  */
#define adc_dig_115_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_115_M14B0_REG_ADDR	0x9B

/* ADC_DIG_116_M14B0  */
#define adc_dig_116_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_116_M14B0_REG_ADDR	0x9C

/* ADC_DIG_117_M14B0  */
#define adc_dig_117_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_117_M14B0_REG_ADDR	0x9D

/* ADC_DIG_118_M14B0  */
#define adc_dig_118_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_118_M14B0_REG_ADDR	0x9E

/* ADC_DIG_119_M14B0  */
#define adc_dig_119_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_119_M14B0_REG_ADDR	0x9F

/* ADC_DIG_120_M14B0  */
#define adc_dig_120_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_120_M14B0_REG_ADDR	0xA0

/* ADC_DIG_121_M14B0  */
#define adc_dig_121_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_121_M14B0_REG_ADDR	0xA1

/* ADC_DIG_122_M14B0  */
#define adc_dig_122_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_122_M14B0_REG_ADDR	0xA2

/* ADC_DIG_123_M14B0  */
#define adc_dig_123_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_123_M14B0_REG_ADDR	0xA3

/* ADC_DIG_124_M14B0  */
#define adc_dig_124_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_124_M14B0_REG_ADDR	0xA4

/* ADC_DIG_125_M14B0  */
#define adc_dig_125_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_125_M14B0_REG_ADDR	0xA5

/* ADC_DIG_126_M14B0  */
#define adc_dig_126_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_126_M14B0_REG_ADDR	0xA6

/* ADC_DIG_127_M14B0  */
#define adc_dig_127_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_127_M14B0_REG_ADDR	0xA7

/* ADC_DIG_128_M14B0  */
#define adc_dig_128_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_128_M14B0_REG_ADDR	0xA8

/* ADC_DIG_129_M14B0  */
#define adc_dig_129_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_129_M14B0_REG_ADDR	0xA9

/* ADC_DIG_130_M14B0  */
#define adc_dig_130_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_130_M14B0_REG_ADDR	0xAA

/* ADC_DIG_131_M14B0  */
#define adc_dig_131_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_131_M14B0_REG_ADDR	0xAB

/* ADC_DIG_132_M14B0  */
#define adc_dig_132_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_132_M14B0_REG_ADDR	0xAC

/* ADC_DIG_133_M14B0  */
#define adc_dig_133_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_133_M14B0_REG_ADDR	0xAD

/* ADC_DIG_134_M14B0  */
#define adc_dig_134_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_134_M14B0_REG_ADDR	0xAE

/* ADC_DIG_135_M14B0  */
#define adc_dig_135_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_135_M14B0_REG_ADDR	0xAF

/* ADC_DIG_136_M14B0  */
#define adc_dig_136_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_136_M14B0_REG_ADDR	0xB0

/* ADC_DIG_137_M14B0  */
#define adc_dig_137_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_137_M14B0_REG_ADDR	0xB1

/* ADC_DIG_138_M14B0  */
#define adc_dig_138_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_138_M14B0_REG_ADDR	0xB2

/* ADC_DIG_139_M14B0  */
#define adc_dig_139_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_139_M14B0_REG_ADDR	0xB3

/* ADC_DIG_140_M14B0  */
#define adc_dig_140_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_140_M14B0_REG_ADDR	0xB4

/* ADC_DIG_141_M14B0  */
#define adc_dig_141_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_141_M14B0_REG_ADDR	0xB5

/* ADC_DIG_142_M14B0  */
#define adc_dig_142_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_142_M14B0_REG_ADDR	0xB6

/* ADC_DIG_143_M14B0  */
#define adc_dig_143_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_143_M14B0_REG_ADDR	0xB7

/* ADC_DIG_144_M14B0  */
#define adc_dig_144_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_144_M14B0_REG_ADDR	0xB8

/* ADC_DIG_145_M14B0  */
#define adc_dig_145_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_145_M14B0_REG_ADDR	0xB9

/* ADC_DIG_146_M14B0  */
#define adc_dig_146_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_146_M14B0_REG_ADDR	0xBA

/* ADC_DIG_147_M14B0  */
#define adc_dig_147_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_147_M14B0_REG_ADDR	0xBB

/* ADC_DIG_148_M14B0  */
#define adc_dig_148_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_148_M14B0_REG_ADDR	0xBC

/* ADC_DIG_149_M14B0  */
#define adc_dig_149_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_149_M14B0_REG_ADDR	0xBD

/* ADC_DIG_150_M14B0  */
#define adc_dig_150_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_150_M14B0_REG_ADDR	0xBE

/* ADC_DIG_151_M14B0  */
#define adc_dig_151_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_151_M14B0_REG_ADDR	0xBF

/* ADC_DIG_152_M14B0  */
#define adc_dig_152_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_152_M14B0_REG_ADDR	0xC0

/* ADC_DIG_153_M14B0  */
#define adc_dig_153_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_153_M14B0_REG_ADDR	0xC1

/* ADC_DIG_154_M14B0  */
#define adc_dig_154_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_154_M14B0_REG_ADDR	0xC2

/* ADC_DIG_155_M14B0  */
#define adc_dig_155_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_155_M14B0_REG_ADDR	0xC3

/* ADC_DIG_156_M14B0  */
#define adc_dig_156_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_156_M14B0_REG_ADDR	0xC4

/* ADC_DIG_157_M14B0  */
#define adc_dig_157_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_157_M14B0_REG_ADDR	0xC5

/* ADC_DIG_158_M14B0  */
#define adc_dig_158_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_158_M14B0_REG_ADDR	0xC6

/* ADC_DIG_159_M14B0  */
#define adc_dig_159_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_159_M14B0_REG_ADDR	0xC7

/* ADC_DIG_160_M14B0  */
#define adc_dig_160_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_160_M14B0_REG_ADDR	0xC8

/* ADC_DIG_161_M14B0  */
#define adc_dig_161_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_161_M14B0_REG_ADDR	0xC9

/* ADC_DIG_162_M14B0  */
#define adc_dig_162_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_162_M14B0_REG_ADDR	0xCA

/* ADC_DIG_163_M14B0  */
#define adc_dig_163_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_163_M14B0_REG_ADDR	0xCB

/* ADC_DIG_164_M14B0  */
#define adc_dig_164_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_164_M14B0_REG_ADDR	0xCC

/* ADC_DIG_165_M14B0  */
#define adc_dig_165_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_165_M14B0_REG_ADDR	0xCD

/* ADC_DIG_166_M14B0  */
#define adc_dig_166_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_166_M14B0_REG_ADDR	0xCE

/* ADC_DIG_167_M14B0  */
#define adc_dig_167_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_167_M14B0_REG_ADDR	0xCF

/* ADC_DIG_168_M14B0  */
#define adc_dig_168_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_168_M14B0_REG_ADDR	0xD0

/* ADC_DIG_169_M14B0  */
#define adc_dig_169_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_169_M14B0_REG_ADDR	0xD1

/* ADC_DIG_170_M14B0  */
#define adc_dig_170_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_170_M14B0_REG_ADDR	0xD2

/* ADC_DIG_171_M14B0  */
#define adc_dig_171_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_171_M14B0_REG_ADDR	0xD3

/* ADC_DIG_172_M14B0  */
#define adc_dig_172_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_172_M14B0_REG_ADDR	0xD4

/* ADC_DIG_173_M14B0  */
#define adc_dig_173_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_173_M14B0_REG_ADDR	0xD5

/* ADC_DIG_174_M14B0  */
#define adc_dig_174_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_174_M14B0_REG_ADDR	0xD6

/* ADC_DIG_175_M14B0  */
#define adc_dig_175_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_175_M14B0_REG_ADDR	0xD7

/* ADC_DIG_176_M14B0  */
#define adc_dig_176_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_176_M14B0_REG_ADDR	0xD8

/* ADC_DIG_177_M14B0  */
#define adc_dig_177_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_177_M14B0_REG_ADDR	0xD9

/* ADC_DIG_178_M14B0  */
#define adc_dig_178_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_178_M14B0_REG_ADDR	0xDA

/* ADC_DIG_179_M14B0  */
#define adc_dig_179_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_179_M14B0_REG_ADDR	0xDB

/* ADC_DIG_180_M14B0  */
#define adc_dig_180_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_180_M14B0_REG_ADDR	0xDC

/* ADC_DIG_181_M14B0  */
#define adc_dig_181_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_181_M14B0_REG_ADDR	0xDD

/* ADC_DIG_182_M14B0  */
#define adc_dig_182_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_182_M14B0_REG_ADDR	0xDE

/* ADC_DIG_183_M14B0  */
#define adc_dig_183_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_183_M14B0_REG_ADDR	0xDF

/* ADC_DIG_184_M14B0  */
#define adc_dig_184_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_184_M14B0_REG_ADDR	0xE0

/* ADC_DIG_185_M14B0  */
#define adc_dig_185_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_185_M14B0_REG_ADDR	0xE1

/* ADC_DIG_186_M14B0  */
#define adc_dig_186_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_186_M14B0_REG_ADDR	0xE2

/* ADC_DIG_187_M14B0  */
#define adc_dig_187_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_187_M14B0_REG_ADDR	0xE3

/* ADC_DIG_188_M14B0  */
#define adc_dig_188_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_188_M14B0_REG_ADDR	0xE4

/* ADC_DIG_189_M14B0  */
#define adc_dig_189_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_189_M14B0_REG_ADDR	0xE5

/* ADC_DIG_190_M14B0  */
#define adc_dig_190_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_190_M14B0_REG_ADDR	0xE6

/* ADC_DIG_191_M14B0  */
#define adc_dig_191_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_191_M14B0_REG_ADDR	0xE7

/* ADC_DIG_192_M14B0  */
#define adc_dig_192_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_192_M14B0_REG_ADDR	0xE8

/* ADC_DIG_193_M14B0  */
#define adc_dig_193_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_193_M14B0_REG_ADDR	0xE9

/* ADC_DIG_194_M14B0  */
#define adc_dig_194_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_194_M14B0_REG_ADDR	0xEA

/* ADC_DIG_195_M14B0  */
#define adc_dig_195_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_195_M14B0_REG_ADDR	0xEB

/* ADC_DIG_196_M14B0  */
#define adc_dig_196_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_196_M14B0_REG_ADDR	0xEC

/* ADC_DIG_197_M14B0  */
#define adc_dig_197_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_197_M14B0_REG_ADDR	0xED

/* ADC_DIG_198_M14B0  */
#define adc_dig_198_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_198_M14B0_REG_ADDR	0xEE

/* ADC_DIG_199_M14B0  */
#define adc_dig_199_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_199_M14B0_REG_ADDR	0xEF

/* ADC_DIG_200_M14B0  */
#define adc_dig_200_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_200_M14B0_REG_ADDR	0xF0

/* ADC_DIG_201_M14B0  */
#define adc_dig_201_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_201_M14B0_REG_ADDR	0xF1

/* ADC_DIG_202_M14B0  */
#define adc_dig_202_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_202_M14B0_REG_ADDR	0xF2

/* ADC_DIG_203_M14B0  */
#define adc_dig_203_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_203_M14B0_REG_ADDR	0xF3

/* ADC_DIG_204_M14B0  */
#define adc_dig_204_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_204_M14B0_REG_ADDR	0xF4

/* ADC_DIG_205_M14B0  */
#define adc_dig_205_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_205_M14B0_REG_ADDR	0xF5

/* ADC_DIG_206_M14B0  */
#define adc_dig_206_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_206_M14B0_REG_ADDR	0xF6

/* ADC_DIG_207_M14B0  */
#define adc_dig_207_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_207_M14B0_REG_ADDR	0xF7

/* ADC_DIG_208_M14B0  */
#define adc_dig_208_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_208_M14B0_REG_ADDR	0xF8

/* ADC_DIG_209_M14B0  */
#define adc_dig_209_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_209_M14B0_REG_ADDR	0xF9

/* ADC_DIG_210_M14B0  */
#define adc_dig_210_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_210_M14B0_REG_ADDR	0xFA

/* ADC_DIG_211_M14B0  */
#define adc_dig_211_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_211_M14B0_REG_ADDR	0xFB

/* ADC_DIG_212_M14B0  */
#define adc_dig_212_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_212_M14B0_REG_ADDR	0xFC

/* ADC_DIG_213_M14B0  */
#define adc_dig_213_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_213_M14B0_REG_ADDR	0xFD

/* ADC_DIG_214_M14B0  */
#define adc_dig_214_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_214_M14B0_REG_ADDR	0xFE

/* ADC_DIG_215_M14B0  */
#define adc_dig_215_M14B0_SLAVE_ADDR	0x1A
#define adc_dig_215_M14B0_REG_ADDR	0xFF

/* ADC_DIG_216_M14B0  */
#define adc_dig_216_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_216_M14B0_REG_ADDR	0x00

/* ADC_DIG_217_M14B0  */
#define adc_dig_217_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_217_M14B0_REG_ADDR	0x01

/* ADC_DIG_218_M14B0  */
#define adc_dig_218_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_218_M14B0_REG_ADDR	0x02

/* ADC_DIG_219_M14B0  */
#define adc_dig_219_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_219_M14B0_REG_ADDR	0x03

/* ADC_DIG_220_M14B0  */
#define adc_dig_220_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_220_M14B0_REG_ADDR	0x04

/* ADC_DIG_221_M14B0  */
#define adc_dig_221_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_221_M14B0_REG_ADDR	0x05

/* ADC_DIG_222_M14B0  */
#define adc_dig_222_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_222_M14B0_REG_ADDR	0x06

/* ADC_DIG_223_M14B0  */
#define adc_dig_223_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_223_M14B0_REG_ADDR	0x07

/* ADC_DIG_224_M14B0  */
#define adc_dig_224_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_224_M14B0_REG_ADDR	0x08

/* ADC_DIG_225_M14B0  */
#define adc_dig_225_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_225_M14B0_REG_ADDR	0x09

/* ADC_DIG_226_M14B0  */
#define adc_dig_226_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_226_M14B0_REG_ADDR	0x0A

/* ADC_DIG_227_M14B0  */
#define adc_dig_227_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_227_M14B0_REG_ADDR	0x0B

/* ADC_DIG_228_M14B0  */
#define adc_dig_228_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_228_M14B0_REG_ADDR	0x0C

/* ADC_DIG_229_M14B0  */
#define adc_dig_229_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_229_M14B0_REG_ADDR	0x0D

/* ADC_DIG_230_M14B0  */
#define adc_dig_230_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_230_M14B0_REG_ADDR	0x0E

/* ADC_DIG_231_M14B0  */
#define adc_dig_231_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_231_M14B0_REG_ADDR	0x0F

/* ADC_DIG_232_M14B0  */
#define adc_dig_232_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_232_M14B0_REG_ADDR	0x10

/* ADC_DIG_233_M14B0  */
#define adc_dig_233_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_233_M14B0_REG_ADDR	0x11

/* ADC_DIG_234_M14B0  */
#define adc_dig_234_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_234_M14B0_REG_ADDR	0x12

/* ADC_DIG_235_M14B0  */
#define adc_dig_235_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_235_M14B0_REG_ADDR	0x13

/* ADC_DIG_236_M14B0  */
#define adc_dig_236_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_236_M14B0_REG_ADDR	0x14

/* ADC_DIG_237_M14B0  */
#define adc_dig_237_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_237_M14B0_REG_ADDR	0x15

/* ADC_DIG_238_M14B0  */
#define adc_dig_238_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_238_M14B0_REG_ADDR	0x16

/* ADC_DIG_239_M14B0  */
#define adc_dig_239_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_239_M14B0_REG_ADDR	0x17

/* ADC_DIG_240_M14B0  */
#define adc_dig_240_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_240_M14B0_REG_ADDR	0x18

/* ADC_DIG_241_M14B0  */
#define adc_dig_241_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_241_M14B0_REG_ADDR	0x19

/* ADC_DIG_242_M14B0  */
#define adc_dig_242_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_242_M14B0_REG_ADDR	0x1A

/* ADC_DIG_243_M14B0  */
#define adc_dig_243_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_243_M14B0_REG_ADDR	0x1B

/* ADC_DIG_244_M14B0  */
#define adc_dig_244_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_244_M14B0_REG_ADDR	0x1C

/* ADC_DIG_245_M14B0  */
#define adc_dig_245_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_245_M14B0_REG_ADDR	0x1D

/* ADC_DIG_246_M14B0  */
#define adc_dig_246_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_246_M14B0_REG_ADDR	0x1E

/* ADC_DIG_247_M14B0  */
#define adc_dig_247_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_247_M14B0_REG_ADDR	0x1F

/* ADC_DIG_248_M14B0  */
#define adc_dig_248_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_248_M14B0_REG_ADDR	0x20

/* ADC_DIG_249_M14B0  */
#define adc_dig_249_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_249_M14B0_REG_ADDR	0x21

/* ADC_DIG_250_M14B0  */
#define adc_dig_250_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_250_M14B0_REG_ADDR	0x22

/* ADC_DIG_251_M14B0  */
#define adc_dig_251_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_251_M14B0_REG_ADDR	0x23

/* ADC_DIG_252_M14B0  */
#define adc_dig_252_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_252_M14B0_REG_ADDR	0x24

/* ADC_DIG_253_M14B0  */
#define adc_dig_253_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_253_M14B0_REG_ADDR	0x25

/* ADC_DIG_254_M14B0  */
#define adc_dig_254_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_254_M14B0_REG_ADDR	0x26

/* ADC_DIG_255_M14B0  */
#define adc_dig_255_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_255_M14B0_REG_ADDR	0x27

/* ADC_DIG_256_M14B0  */
#define adc_dig_256_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_256_M14B0_REG_ADDR	0x28

/* ADC_DIG_257_M14B0  */
#define adc_dig_257_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_257_M14B0_REG_ADDR	0x29

/* ADC_DIG_258_M14B0  */
#define adc_dig_258_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_258_M14B0_REG_ADDR	0x2A

/* ADC_DIG_259_M14B0  */
#define adc_dig_259_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_259_M14B0_REG_ADDR	0x2B

/* ADC_DIG_260_M14B0  */
#define adc_dig_260_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_260_M14B0_REG_ADDR	0x2C

/* ADC_DIG_261_M14B0  */
#define adc_dig_261_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_261_M14B0_REG_ADDR	0x2D

/* ADC_DIG_262_M14B0  */
#define adc_dig_262_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_262_M14B0_REG_ADDR	0x2E

/* ADC_DIG_263_M14B0  */
#define adc_dig_263_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_263_M14B0_REG_ADDR	0x2F

/* ADC_DIG_264_M14B0  */
#define adc_dig_264_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_264_M14B0_REG_ADDR	0x30

/* ADC_DIG_265_M14B0  */
#define adc_dig_265_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_265_M14B0_REG_ADDR	0x31

/* ADC_DIG_266_M14B0  */
#define adc_dig_266_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_266_M14B0_REG_ADDR	0x32

/* ADC_DIG_267_M14B0  */
#define adc_dig_267_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_267_M14B0_REG_ADDR	0x33

/* ADC_DIG_268_M14B0  */
#define adc_dig_268_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_268_M14B0_REG_ADDR	0x34

/* ADC_DIG_269_M14B0  */
#define adc_dig_269_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_269_M14B0_REG_ADDR	0x35

/* ADC_DIG_270_M14B0  */
#define adc_dig_270_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_270_M14B0_REG_ADDR	0x36

/* ADC_DIG_271_M14B0  */
#define adc_dig_271_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_271_M14B0_REG_ADDR	0x37

/* ADC_DIG_272_M14B0  */
#define adc_dig_272_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_272_M14B0_REG_ADDR	0x38

/* ADC_DIG_273_M14B0  */
#define adc_dig_273_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_273_M14B0_REG_ADDR	0x39

/* ADC_DIG_274_M14B0  */
#define adc_dig_274_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_274_M14B0_REG_ADDR	0x3A

/* ADC_DIG_275_M14B0  */
#define adc_dig_275_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_275_M14B0_REG_ADDR	0x3B

/* ADC_DIG_276_M14B0  */
#define adc_dig_276_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_276_M14B0_REG_ADDR	0x3C

/* ADC_DIG_277_M14B0  */
#define adc_dig_277_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_277_M14B0_REG_ADDR	0x3D

/* ADC_DIG_280_M14B0  */
#define adc_dig_280_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_280_M14B0_REG_ADDR	0x3E

/* ADC_DIG_281_M14B0  */
#define adc_dig_281_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_281_M14B0_REG_ADDR	0x3F

/* ADC_DIG_282_M14B0  */
#define adc_dig_282_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_282_M14B0_REG_ADDR	0x40

/* ADC_DIG_283_M14B0  */
#define adc_dig_283_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_283_M14B0_REG_ADDR	0x41

/* ADC_DIG_284_M14B0  */
#define adc_dig_284_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_284_M14B0_REG_ADDR	0x42

/* ADC_DIG_285_M14B0  */
#define adc_dig_285_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_285_M14B0_REG_ADDR	0x43

/* ADC_DIG_286_M14B0  */
#define adc_dig_286_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_286_M14B0_REG_ADDR	0x44

/* ADC_DIG_287_M14B0  */
#define adc_dig_287_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_287_M14B0_REG_ADDR	0x45

/* ADC_DIG_288_M14B0  */
#define adc_dig_288_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_288_M14B0_REG_ADDR	0x46

/* ADC_DIG_289_M14B0  */
#define adc_dig_289_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_289_M14B0_REG_ADDR	0x47

/* ADC_DIG_291_M14B0  */
#define adc_dig_291_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_291_M14B0_REG_ADDR	0x48

/* ADC_DIG_292_M14B0  */
#define adc_dig_292_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_292_M14B0_REG_ADDR	0x49

/* ADC_DIG_293_M14B0  */
#define adc_dig_293_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_293_M14B0_REG_ADDR	0x4A

/* ADC_DIG_294_M14B0  */
#define adc_dig_294_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_294_M14B0_REG_ADDR	0x4B

/* ADC_DIG_295_M14B0  */
#define adc_dig_295_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_295_M14B0_REG_ADDR	0x4C

/* ADC_DIG_296_M14B0  */
#define adc_dig_296_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_296_M14B0_REG_ADDR	0x4D

/* ADC_DIG_297_M14B0  */
#define adc_dig_297_M14B0_SLAVE_ADDR	0x1B
#define adc_dig_297_M14B0_REG_ADDR	0x4E

/* AFE_3CH_8_M14B0  */
#define afe_3ch_8_M14B0_SLAVE_ADDR	0x1B
#define afe_3ch_8_M14B0_REG_ADDR	0x50

/* AFE_3CH_9_M14B0  */
#define afe_3ch_9_M14B0_SLAVE_ADDR	0x1B
#define afe_3ch_9_M14B0_REG_ADDR	0x51

/* AUDIO_PLL_0_M14B0  */
#define audio_pll_0_M14B0_SLAVE_ADDR	0x1C
#define audio_pll_0_M14B0_REG_ADDR	0x00

/* AUDIO_PLL_1_M14B0  */
#define audio_pll_1_M14B0_SLAVE_ADDR	0x1C
#define audio_pll_1_M14B0_REG_ADDR	0x01

/* AUDIO_PLL_2_M14B0  */
#define audio_pll_2_M14B0_SLAVE_ADDR	0x1C
#define audio_pll_2_M14B0_REG_ADDR	0x02

/* AUDIO_PLL_3_M14B0  */
#define audio_pll_3_M14B0_SLAVE_ADDR	0x1C
#define audio_pll_3_M14B0_REG_ADDR	0x03

/* AUDIO_PLL_4_M14B0  */
#define audio_pll_4_M14B0_SLAVE_ADDR	0x1C
#define audio_pll_4_M14B0_REG_ADDR	0x04

/* AFE_AAD_7_M14B0  */
#define afe_aad_7_M14B0_SLAVE_ADDR	0x1C
#define afe_aad_7_M14B0_REG_ADDR	0x07

/* AFE_AAD_8_M14B0  */
#define afe_aad_8_M14B0_SLAVE_ADDR	0x1C
#define afe_aad_8_M14B0_REG_ADDR	0x08

/* AFE_AAD_9_M14B0  */
#define afe_aad_9_M14B0_SLAVE_ADDR	0x1C
#define afe_aad_9_M14B0_REG_ADDR	0x09

/* AFE_AAD_10_M14B0  */
#define afe_aad_10_M14B0_SLAVE_ADDR	0x1C
#define afe_aad_10_M14B0_REG_ADDR	0x0A

/* AFE_AAD_11_M14B0  */
#define afe_aad_11_M14B0_SLAVE_ADDR	0x1C
#define afe_aad_11_M14B0_REG_ADDR	0x0B

/* AFE_AAD_12_M14B0  */
#define afe_aad_12_M14B0_SLAVE_ADDR	0x1C
#define afe_aad_12_M14B0_REG_ADDR	0x0C

/* AFE_AAD_13_M14B0  */
#define afe_aad_13_M14B0_SLAVE_ADDR	0x1C
#define afe_aad_13_M14B0_REG_ADDR	0x0D

/* AFE_AAD_14_M14B0  */
#define afe_aad_14_M14B0_SLAVE_ADDR	0x1C
#define afe_aad_14_M14B0_REG_ADDR	0x0E

/* AFE_AAD_15_M14B0  */
#define afe_aad_15_M14B0_SLAVE_ADDR	0x1C
#define afe_aad_15_M14B0_REG_ADDR	0x0F

/* AUDIO_PLL_5_M14B0  */
#define audio_pll_5_M14B0_SLAVE_ADDR	0x1C
#define audio_pll_5_M14B0_REG_ADDR	0x10

/* AUDIO_PLL_6_M14B0  */
#define audio_pll_6_M14B0_SLAVE_ADDR	0x1C
#define audio_pll_6_M14B0_REG_ADDR	0x11

/* AUDIO_PLL_7_M14B0  */
#define audio_pll_7_M14B0_SLAVE_ADDR	0x1C
#define audio_pll_7_M14B0_REG_ADDR	0x12

/* AUDIO_PLL_8_M14B0  */
#define audio_pll_8_M14B0_SLAVE_ADDR	0x1C
#define audio_pll_8_M14B0_REG_ADDR	0x13

/* AUDIO_PLL_9_M14B0  */
#define audio_pll_9_M14B0_SLAVE_ADDR	0x1C
#define audio_pll_9_M14B0_REG_ADDR	0x14

/* AUDIO_PLL_10_M14B0  */
#define audio_pll_10_M14B0_SLAVE_ADDR	0x1C
#define audio_pll_10_M14B0_REG_ADDR	0x15

/* AUDIO_PLL_11_M14B0  */
#define audio_pll_11_M14B0_SLAVE_ADDR	0x1C
#define audio_pll_11_M14B0_REG_ADDR	0x16

/* AFE_AAD_16_M14B0  */
#define afe_aad_16_M14B0_SLAVE_ADDR	0x1C
#define afe_aad_16_M14B0_REG_ADDR	0x17

/* AFE_AAD_17_M14B0  */
#define afe_aad_17_M14B0_SLAVE_ADDR	0x1C
#define afe_aad_17_M14B0_REG_ADDR	0x18

/* AFE_AAD_18_M14B0  */
#define afe_aad_18_M14B0_SLAVE_ADDR	0x1C
#define afe_aad_18_M14B0_REG_ADDR	0x19

/* AFE_AAD_19_M14B0  */
#define afe_aad_19_M14B0_SLAVE_ADDR	0x1C
#define afe_aad_19_M14B0_REG_ADDR	0x1A

/* AFE_AAD_20_M14B0  */
#define afe_aad_20_M14B0_SLAVE_ADDR	0x1C
#define afe_aad_20_M14B0_REG_ADDR	0x1B

/* AFE_AAD_21_M14B0  */
#define afe_aad_21_M14B0_SLAVE_ADDR	0x1C
#define afe_aad_21_M14B0_REG_ADDR	0x1C

/* AFE_ACODEC_0_M14B0  */
#define afe_acodec_0_M14B0_SLAVE_ADDR	0x1D
#define afe_acodec_0_M14B0_REG_ADDR	0x00

/* AFE_ACODEC_1_M14B0  */
#define afe_acodec_1_M14B0_SLAVE_ADDR	0x1D
#define afe_acodec_1_M14B0_REG_ADDR	0x01

/* AFE_ACODEC_3_M14B0  */
#define afe_acodec_3_M14B0_SLAVE_ADDR	0x1D
#define afe_acodec_3_M14B0_REG_ADDR	0x03

/* ACODEC_11_M14B0  */
#define acodec_11_M14B0_SLAVE_ADDR	0x1D
#define acodec_11_M14B0_REG_ADDR	0x0B

/* ACODEC_12_M14B0  */
#define acodec_12_M14B0_SLAVE_ADDR	0x1D
#define acodec_12_M14B0_REG_ADDR	0x0C

/* ACODEC_13_M14B0  */
#define acodec_13_M14B0_SLAVE_ADDR	0x1D
#define acodec_13_M14B0_REG_ADDR	0x0D

/* ACODEC_14_M14B0  */
#define acodec_14_M14B0_SLAVE_ADDR	0x1D
#define acodec_14_M14B0_REG_ADDR	0x0E

/* ACODEC_15_M14B0  */
#define acodec_15_M14B0_SLAVE_ADDR	0x1D
#define acodec_15_M14B0_REG_ADDR	0x0F

/* ACODEC_16_M14B0  */
#define acodec_16_M14B0_SLAVE_ADDR	0x1D
#define acodec_16_M14B0_REG_ADDR	0x10

/* ACODEC_17_M14B0  */
#define acodec_17_M14B0_SLAVE_ADDR	0x1D
#define acodec_17_M14B0_REG_ADDR	0x11

/* ACODEC_18_M14B0  */
#define acodec_18_M14B0_SLAVE_ADDR	0x1D
#define acodec_18_M14B0_REG_ADDR	0x12

/* ACODEC_19_M14B0  */
#define acodec_19_M14B0_SLAVE_ADDR	0x1D
#define acodec_19_M14B0_REG_ADDR	0x13

/* ACODEC_20_M14B0  */
#define acodec_20_M14B0_SLAVE_ADDR	0x1D
#define acodec_20_M14B0_REG_ADDR	0x14

/* ACODEC_21_M14B0  */
#define acodec_21_M14B0_SLAVE_ADDR	0x1D
#define acodec_21_M14B0_REG_ADDR	0x15

/* ACODEC_22_M14B0  */
#define acodec_22_M14B0_SLAVE_ADDR	0x1D
#define acodec_22_M14B0_REG_ADDR	0x16

/* ACODEC_23_M14B0  */
#define acodec_23_M14B0_SLAVE_ADDR	0x1D
#define acodec_23_M14B0_REG_ADDR	0x17

/* ACODEC_24_M14B0  */
#define acodec_24_M14B0_SLAVE_ADDR	0x1D
#define acodec_24_M14B0_REG_ADDR	0x18

/* ACODEC_25_M14B0  */
#define acodec_25_M14B0_SLAVE_ADDR	0x1D
#define acodec_25_M14B0_REG_ADDR	0x19

/* ACODEC_26_M14B0  */
#define acodec_26_M14B0_SLAVE_ADDR	0x1D
#define acodec_26_M14B0_REG_ADDR	0x1A

/* ACODEC_27_M14B0  */
#define acodec_27_M14B0_SLAVE_ADDR	0x1D
#define acodec_27_M14B0_REG_ADDR	0x1B

/* ACODEC_28_M14B0  */
#define acodec_28_M14B0_SLAVE_ADDR	0x1D
#define acodec_28_M14B0_REG_ADDR	0x1C

/* ACODEC_29_M14B0  */
#define acodec_29_M14B0_SLAVE_ADDR	0x1D
#define acodec_29_M14B0_REG_ADDR	0x1D

/* ACODEC_30_M14B0  */
#define acodec_30_M14B0_SLAVE_ADDR	0x1D
#define acodec_30_M14B0_REG_ADDR	0x1E

/* ACODEC_31_M14B0  */
#define acodec_31_M14B0_SLAVE_ADDR	0x1D
#define acodec_31_M14B0_REG_ADDR	0x1F

/* ACODEC_32_M14B0  */
#define acodec_32_M14B0_SLAVE_ADDR	0x1D
#define acodec_32_M14B0_REG_ADDR	0x20

/* ACODEC_42_M14B0  */
#define acodec_42_M14B0_SLAVE_ADDR	0x1D
#define acodec_42_M14B0_REG_ADDR	0x2A

/* ACODEC_43_M14B0  */
#define acodec_43_M14B0_SLAVE_ADDR	0x1D
#define acodec_43_M14B0_REG_ADDR	0x2B

/* ACODEC_44_M14B0  */
#define acodec_44_M14B0_SLAVE_ADDR	0x1D
#define acodec_44_M14B0_REG_ADDR	0x2C

/* ACODEC_45_M14B0  */
#define acodec_45_M14B0_SLAVE_ADDR	0x1D
#define acodec_45_M14B0_REG_ADDR	0x2D

/* ACODEC_46_M14B0  */
#define acodec_46_M14B0_SLAVE_ADDR	0x1D
#define acodec_46_M14B0_REG_ADDR	0x2E

/* ACODEC_47_M14B0  */
#define acodec_47_M14B0_SLAVE_ADDR	0x1D
#define acodec_47_M14B0_REG_ADDR	0x2F

/* ACODEC_48_M14B0  */
#define acodec_48_M14B0_SLAVE_ADDR	0x1D
#define acodec_48_M14B0_REG_ADDR	0x30

/* ACODEC_49_M14B0  */
#define acodec_49_M14B0_SLAVE_ADDR	0x1D
#define acodec_49_M14B0_REG_ADDR	0x31

/* ACODEC_50_M14B0  */
#define acodec_50_M14B0_SLAVE_ADDR	0x1D
#define acodec_50_M14B0_REG_ADDR	0x32

/* ACODEC_58_M14B0  */
#define acodec_58_M14B0_SLAVE_ADDR	0x1D
#define acodec_58_M14B0_REG_ADDR	0x3A

/* ACODEC_71_M14B0  */
#define acodec_71_M14B0_SLAVE_ADDR	0x1D
#define acodec_71_M14B0_REG_ADDR	0x47

/* ACODEC_72_M14B0  */
#define acodec_72_M14B0_SLAVE_ADDR	0x1D
#define acodec_72_M14B0_REG_ADDR	0x48

/* ACODEC_73_M14B0  */
#define acodec_73_M14B0_SLAVE_ADDR	0x1D
#define acodec_73_M14B0_REG_ADDR	0X49


/* END OF ADDR DEFINITION */

typedef struct
{
	UINT8
	m14b_version:8;

} M14B_VERSION_0_M14B0_T;

typedef struct
{
	UINT8
	reg_sel_afe3ch_ext_clock:2,		// 1,0
	reg_sel_hostif_clock:1,		// 2,2
	ro_hostif_is_162mhz:1,
	b_rsvd1:4;
	
} HOSTIF_CONTROL_0_M14B0_T;

typedef struct
{
	UINT8
	intr_hostif_is_162mhz:1,		// 0,0
	intr_hostif_is_24mhz:1,
	b_rsvd1:6;
	
} M14B_HOSTIF_INTR_0_M14B0_T;

typedef struct
{
	UINT8
	enable_intr_hostif_is_162mhz:1,		// 0,0
	enable_intr_hostif_is_24mhz:1,
	b_rsvd1:6;
	
} M14B_HOSTIF_INTR_EN_0_M14B0_T;

typedef struct
{
	UINT8
	ro_f324m_not_osc:1,
	b_rsvd1:7;
	
} TOP_CONTROL_0_M14B0_T;

typedef struct
{
	UINT8
	ro_f324m_135_xtal_cnt:8;
	
} TOP_CONTROL_1_M14B0_T;

typedef struct
{
	UINT8
	sro_force_sync:1,		// 0,0
	sro_rd_mode:1,		// 1,1
	srw_wr_force_sync:1,		// 2,2
	srw_wr_sync_mode:1,		// 3,3
	srw_wr_mode:1,
	b_rsvd1:3;
	
} TOP_CONTROL_2_M14B0_T;

typedef struct
{
	UINT8
	swrst_pix:1,		// 0,0
	swrst_f24m:1,		// 1,1
	swrst_f24m_bb:1,
	b_rsvd1:5;
	
} SOFT_RESET_0_M14B0_T;

typedef struct
{
	UINT8
	bf_rsvd0:1,
	swrst_auad:1,		// 1,1
	swrst_auda_mclk1:1,		// 2,2
	swrst_auda_mclk0:1,
	b_rsvd1:4;
	
} SOFT_RESET_1_M14B0_T;

typedef struct
{
	UINT8
	swrst_fs00:1,		// 0,0
	bm_rsvd1:1,
	swrst_cvbs:1,		// 2,2
	swrst_f54m:1,		// 3,3
	bm_rsvd3:1,
	swrst_vdac:1,
	b_rsvd1:2;
	
} SOFT_RESET_2_M14B0_T;

typedef struct
{
	UINT8
	bf_rsvd0:1,
	swrst_hs_lvds:1,
	b_rsvd1:6;
	
} SOFT_RESET_3_M14B0_T;

typedef struct
{
	UINT8
	swrst_aclk_mux2:1,		// 0,0
	bm_rsvd1:1,
	swrst_adto:1,
	b_rsvd1:5;
	
} SOFT_RESET_4_M14B0_T;

typedef struct
{
	UINT8
	swrst_audclk_out_sub:1,		// 0,0
	swrst_aud_fs25clk:1,		// 1,1
	swrst_aud_fs24clk:1,		// 2,2
	swrst_aud_fs23clk:1,		// 3,3
	swrst_aud_fs21clk:1,		// 4,4
	swrst_aud_fs20clk:1,		// 5,5
	swrst_audclk_out:1,
	b_rsvd1:1;
	
} SOFT_RESET_5_M14B0_T;

typedef struct
{
	UINT8
	aclk_mux1_src:3,		// 2,0
	swrst_f256fs_src:1,
	b_rsvd1:4;
	
} SOFT_RESET_6_M14B0_T;

typedef struct
{
	UINT8
	aclk_mux2_src:3,		// 2,0
	aclk_mux1_div:2,
	b_rsvd1:3;
	
} SOFT_RESET_7_M14B0_T;

typedef struct
{
	UINT8
	aclk_mux3_src:3,		// 2,0
	aclk_mux2_div:2,
	b_rsvd1:3;
	
} SOFT_RESET_8_M14B0_T;

typedef struct
{
	UINT8
	aclk_mux4_src:3,		// 2,0
	aclk_mux3_div:2,
	b_rsvd1:3;
	
} SOFT_RESET_9_M14B0_T;

typedef struct
{
	UINT8
	aclk_mux5_src:3,		// 2,0
	aclk_mux4_div:2,
	b_rsvd1:3;
	
} SOFT_RESET_10_M14B0_T;

typedef struct
{
	UINT8
	aclk_mux6_src:3,		// 2,0
	aclk_mux5_div:2,
	b_rsvd1:3;
	
} SOFT_RESET_11_M14B0_T;

typedef struct
{
	UINT8
	aclk_mux7_src:3,		// 2,0
	aclk_mux6_div:2,
	b_rsvd1:3;
	
} SOFT_RESET_12_M14B0_T;

typedef struct
{
	UINT8
	aclk_mux8_div:2,		// 1,0
	aclk_mux8_src:3,		// 4,2
	aclk_mux7_div:2,
	b_rsvd1:1;
	
} SOFT_RESET_13_M14B0_T;

typedef struct
{
	UINT8
	sel_inv_vdac_clock:1,
	b_rsvd1:7;
	
} CLOCK_CONTROL_0_M14B0_T;

typedef struct
{
	UINT8
	sel_inv_f54m_clock:1,
	b_rsvd1:7;
	
} CLOCK_CONTROL_1_M14B0_T;

typedef struct
{
	UINT8
	reg_adto_loop_value_2:4,
	b_rsvd1:4;
	
} AUDIO_DTO_0_M14B0_T;

typedef struct
{
	UINT8
	reg_adto_loop_value_1:8;
	
} AUDIO_DTO_1_M14B0_T;

typedef struct
{
	UINT8
	reg_adto_loop_value_0:8;
	
} AUDIO_DTO_2_M14B0_T;

typedef struct
{
	UINT8
	reg_adto_add_value_3:8;
	
} AUDIO_DTO_3_M14B0_T;

typedef struct
{
	UINT8
	reg_adto_add_value_2:8;
	
} AUDIO_DTO_4_M14B0_T;

typedef struct
{
	UINT8
	reg_adto_add_value_1:8;
	
} AUDIO_DTO_5_M14B0_T;

typedef struct
{
	UINT8
	reg_adto_add_value_0:8;
	
} AUDIO_DTO_6_M14B0_T;

typedef struct
{
	UINT8
	reg_adto_err_value_1:4,
	b_rsvd1:4;
	
} AUDIO_DTO_7_M14B0_T;

typedef struct
{
	UINT8
	reg_adto_err_value_0:8;
	
} AUDIO_DTO_8_M14B0_T;

typedef struct
{
	UINT8
	reg_cvbs_clock_rate:1,		// 0,0
	reg_cvbs_out_disable:1,
	b_rsvd1:6;
	
} DATA_BRIDGE_0_M14B0_T;

typedef struct
{
	UINT8
	bf_rsvd0:3,
	reg_cvbs_y_delay:3,
	b_rsvd1:2;
	
} DATA_BRIDGE_1_M14B0_T;

typedef struct
{
	UINT8
	aclk_mux9_div:2,		// 1,0
	aclk_mux9_src:3,		// 4,2
	swrst_auda_f256fs_clk1:1,		// 5,5
	swrst_auda_f256fs_clk0:1,
	b_rsvd1:1;
	
} SOFT_RESET_14_M14B0_T;

typedef struct
{
	UINT8
	aclk_mux10_div:2,		// 1,0
	aclk_mux10_src:3,
	b_rsvd1:3;
	
} SOFT_RESET_15_M14B0_T;

typedef struct
{
	UINT8
	lvds_selection1:1,		// 0,0
	lvds_type:1,		// 1,1
	lvds_selection2:1,
	b_rsvd1:5;
	
} DATA_BRIDGE_2_M14B0_T;

typedef struct
{
	UINT8
	reg_scart_mix_mode:1,
	b_rsvd1:7;
	
} DATA_BRIDGE_3_M14B0_T;

typedef struct
{
	UINT8
	reg_lvds_pattern_en:1,
	b_rsvd1:7;
	
} DATA_BRIDGE_4_M14B0_T;

typedef struct
{
	UINT8
	reg_lvds_patter0:7,
	b_rsvd1:1;
	
} DATA_BRIDGE_5_M14B0_T;

typedef struct
{
	UINT8
	reg_lvds_patter1:7,
	b_rsvd1:1;
	
} DATA_BRIDGE_6_M14B0_T;

typedef struct
{
	UINT8
	reg_lvds_patter2:7,
	b_rsvd1:1;
	
} DATA_BRIDGE_7_M14B0_T;

typedef struct
{
	UINT8
	reg_lvds_patter3:7,
	b_rsvd1:1;
	
} DATA_BRIDGE_8_M14B0_T;

typedef struct
{
	UINT8
	reg_lvds_patter4:7,
	b_rsvd1:1;
	
} DATA_BRIDGE_9_M14B0_T;

typedef struct
{
	UINT8
	bbdemod_control:1,
	b_rsvd1:7;
	
} BBDEMOD_CONTROL_0_M14B0_T;

typedef struct
{
	UINT8
	fs00_clk:1,		// 0,0
	aud_fs20clk:1,		// 1,1
	aud_fs21clk:1,		// 2,2
	aud_fs23clk:1,		// 3,3
	aud_fs24clk:1,		// 4,4
	aud_fs25clk:1,		// 5,5
	audclk_out_sub:1,		// 6,6
	audclk_out:1;
	
} CLOCK_CONTROL_2_M14B0_T;

typedef struct
{
	UINT8
	pdb:1,
	b_rsvd1:7;
	
} HSLVDSTX0_0_M14B0_T;

typedef struct
{
	UINT8
	ch_en:6,		// 5,0
	flip_en:1,
	b_rsvd1:1;
	
} HSLVDSTX0_1_M14B0_T;

typedef struct
{
	UINT8
	rs:1,		// 0,0
	xtpll_cih:3,		// 3,1
	xtpll_bypass:1,		// 4,4
	xtal_pll_pdb:1,		// 5,5
	rf:1,
	b_rsvd1:1;
	
} HSLVDSTX0_2_M14B0_T;

typedef struct
{
	UINT8
	enpemp:6,
	b_rsvd1:2;
	
} HSLVDSTX0_3_M14B0_T;

typedef struct
{
	UINT8
	swc_tb:3,		// 2,0
	swc_ta:3,
	b_rsvd1:2;
	
} HSLVDSTX0_4_M14B0_T;

typedef struct
{
	UINT8
	swc_tclk:3,		// 2,0
	swc_tc:3,
	b_rsvd1:2;
	
} HSLVDSTX0_5_M14B0_T;

typedef struct
{
	UINT8
	swc_te:3,		// 2,0
	swc_td:3,
	b_rsvd1:2;
	
} HSLVDSTX0_6_M14B0_T;

typedef struct
{
	UINT8
	inck_sel:1,
	b_rsvd1:7;
	
} GBB_AFE_0_M14B0_T;

typedef struct
{
	UINT8
	i2csel:1,		// 0,0
	reset:1,
	b_rsvd1:6;
	
} GBB_0_M14B0_T;

typedef struct
{
	UINT8
	abb_chipid:7,		// 6,0
	abb_i2csel:1;
	
} ABB_0_M14B0_T;

typedef struct
{
	UINT8
	abb_reset:1,
	b_rsvd1:7;
	
} ABB_1_M14B0_T;

typedef struct
{
	UINT8
	dmd_pdb_gbbp:1,		// 0,0
	dmd_bypass_gbbp:1,		// 1,1
	dmd_inck_divsel_gbbp:1,		// 2,2
	dmd_inck_sel_gbbp:1,
	b_rsvd1:4;
	
} DMD_GBBPLL_0_M14B0_T;

typedef struct
{
	UINT8
	dmd_pllctrl_gbbp_1:6,
	b_rsvd1:2;
	
} DMD_GBBPLL_1_M14B0_T;

typedef struct
{
	UINT8
	dmd_pllctrl_gbbp_0:8;
	
} DMD_GBBPLL_2_M14B0_T;

typedef struct
{
	UINT8
	dmd_pllctrl_add_gbbp:5,
	b_rsvd1:3;
	
} DMD_GBBPLL_3_M14B0_T;

typedef struct
{
	UINT8
	dmd_ps23c_amdp:1,		// 0,0
	dmd_pdb_amdp:1,
	b_rsvd1:6;
	
} DMD_ABBPLL_0_M14B0_T;

typedef struct
{
	UINT8
	dmd_npc_amdp:5,		// 4,0
	dmd_cih_amdp:3;
	
} DMD_ABBPLL_1_M14B0_T;

typedef struct
{
	UINT8
	dmd_od_cvdclk_amdp:4,		// 3,0
	dmd_nsc_amdp:4;
	
} DMD_ABBPLL_2_M14B0_T;

typedef struct
{
	UINT8
	dmd_deskew_amdp:4,		// 3,0
	dmd_od_recclk_amdp:4;
	
} DMD_ABBPLL_3_M14B0_T;

typedef struct
{
	UINT8
	dmd_pre_fd_amdp:2,
	b_rsvd1:6;
	
} DMD_ABBPLL_4_M14B0_T;

typedef struct
{
	UINT8
	dmd_adc_isel:3,
	b_rsvd1:5;
	
} DMD_ADC_0_M14B0_T;

typedef struct
{
	UINT8
	dmd_adc_vrefsel:2,
	b_rsvd1:6;
	
} DMD_ADC_1_M14B0_T;

typedef struct
{
	UINT8
	dmd_adc_pdbm:1,		// 0,0
	dmd_adc_pdb:1,
	b_rsvd1:6;
	
} DMD_ADC_2_M14B0_T;

typedef struct
{
	UINT8
	dmd_sifdac_intflt:1,		// 0,0
	dmd_sifdac_icnt:4,		// 4,1
	dmd_sifdac_pdb:1,
	b_rsvd1:2;
	
} DMD_SIF_0_M14B0_T;

typedef struct
{
	UINT8
	dmd_sifdac_mute:1,		// 0,0
	dmd_sifdac_lpfband:3,
	b_rsvd1:4;
	
} DMD_SIF_1_M14B0_T;

typedef struct
{
	UINT8
	abb_mux_sel:1,		// 0,0
	abb_mux_sel_cvbs:1,
	b_rsvd1:6;
	
} ABB_2_M14B0_T;

typedef struct
{
	UINT8
	abb_mux_sel_aad:1,
	b_rsvd1:7;
	
} ABB_3_M14B0_T;

typedef struct
{
	UINT8
	cvbs_vref:2,		// 1,0
	cvbs_sdel:2,		// 3,2
	cvbs_sck:1,		// 4,4
	cvbs_endy:1,
	b_rsvd1:2;
	
} AFE_CVBS_0_M14B0_T;

typedef struct
{
	UINT8
	cvbs_lpf:1,		// 0,0
	cvbs_cns:1,		// 1,1
	cvbs_cnf:1,		// 2,2
	cvbs_pdbm:1,		// 3,3
	cvbs_cnt:1,		// 4,4
	cvbs_vdc:2,
	b_rsvd1:1;
	
} AFE_CVBS_1_M14B0_T;

typedef struct
{
	UINT8
	cvbs_ibuf:3,		// 2,0
	cvbs_bw:1,		// 3,3
	cvbs_byp:1,		// 4,4
	cvbs_icon:2,
	b_rsvd1:1;
	
} AFE_CVBS_2_M14B0_T;

typedef struct
{
	UINT8
	cvbs_insel:2,		// 1,0
	bm_rsvd1:1,
	cvbs_cp:1,		// 3,3
	cvbs_pdb:1,
	b_rsvd1:3;
	
} AFE_CVBS_3_M14B0_T;

typedef struct
{
	UINT8
	buf_pdb2:1,		// 0,0
	buf_ycm:1,
	b_rsvd1:6;
	
} AFE_VBUF_0_M14B0_T;

typedef struct
{
	UINT8
	buf_pdb1:1,		// 0,0
//	buf_sel1:3,		// 3,1
//	buf_sel2:3,
	b_rsvd1:7;
	
} AFE_VBUF_1_M14B0_T;

typedef struct
{
	UINT8
	vdac_pdb:1,
	b_rsvd1:7;
	
} AFE_VDAC_0_M14B0_T;

typedef struct
{
	UINT8
	cvbsafe_selp:2,		// 1,0
	cvbsafe_seldac:1,		// 2,2
	vdicnt:4,
	b_rsvd1:1;
	
} AFE_VDAC_1_M14B0_T;

typedef struct
{
	UINT8
	dr3p_nsc:4,
	b_rsvd1:4;
	
} MAIN_PLL_0_M14B0_T;

typedef struct
{
	UINT8
	dr3p_npc:6,
	b_rsvd1:2;
	
} MAIN_PLL_1_M14B0_T;

typedef struct
{
	UINT8
	dr3p_m:3,
	b_rsvd1:5;
	
} MAIN_PLL_2_M14B0_T;

typedef struct
{
	UINT8
	dr3p_od_cvdclk:3,		// 2,0
	dr3p_od_recclk:4,
	b_rsvd1:1;
	
} MAIN_PLL_3_M14B0_T;

typedef struct
{
	UINT8
	dr3p_ps23c:1,		// 0,0
	dr3p_lf:1,		// 1,1
	dr3p_pdb:1,		// 2,2
	dr3p_cih:3,
	b_rsvd1:2;
	
} MAIN_PLL_4_M14B0_T;

typedef struct
{
	UINT8
	buf_clp1:2,		// 1,0
	buf_clp2:2,
	b_rsvd1:4;
	
} AFE_VBUF_2_M14B0_T;

typedef struct
{
	UINT8
	bufclamp_vref:2,		// 1,0
	bufclamp_lpf:2,
	b_rsvd1:4;
	
} AFE_VBUF_3_M14B0_T;

typedef struct
{
	UINT8
	vbuf_sel:1,		// 0,0
	vbuf_clp_off:1,		// 1,1
	vbuf_rclp_on:1,		// 2,2
	vbuf_pdb3:1,
	b_rsvd1:4;
	
} AFE_VBUF_4_M14B0_T;

typedef struct
{
	UINT8
	vdc_mute:1,
	b_rsvd1:7;
	
} AFE_VDAC_2_M14B0_T;

typedef struct
{
	UINT8
	dr3p_prediv:2,
	b_rsvd1:6;
	
} MAIN_PLL_5_M14B0_T;

typedef struct
{
	UINT8
	cvbs_isel:3,		// 2,0
	cvbs_vbufi:3,		// 5,3
	cvbs_decm:2;
	
} AFE_CVBS_4_M14B0_T;

typedef struct
{
	UINT8
	cvbs_pgi:3,
	b_rsvd1:5;
	
} AFE_CVBS_5_M14B0_T;

typedef struct
{
	UINT8
	cvbs_m2i:3,		// 2,0
	cvbs_m1i:3,
	b_rsvd1:2;
	
} AFE_CVBS_6_M14B0_T;

typedef struct
{
	UINT8
	gpio_data_1:8;
	
} GPIO_0_M14B0_T;

typedef struct
{
	UINT8
	gpio_data_0:8;
	
} GPIO_1_M14B0_T;

typedef struct
{
	UINT8
	gpio_dir_1:8;
	
} GPIO_2_M14B0_T;

typedef struct
{
	UINT8
	gpio_dir_0:8;
	
} GPIO_3_M14B0_T;

typedef struct
{
	UINT8
	gpio_is_1:8;
	
} GPIO_4_M14B0_T;

typedef struct
{
	UINT8
	gpio_is_0:8;
	
} GPIO_5_M14B0_T;

typedef struct
{
	UINT8
	gpio_ibe_1:8;
	
} GPIO_6_M14B0_T;

typedef struct
{
	UINT8
	gpio_ibe_0:8;
	
} GPIO_7_M14B0_T;

typedef struct
{
	UINT8
	gpio_iev_1:8;
	
} GPIO_8_M14B0_T;

typedef struct
{
	UINT8
	gpio_iev_0:8;
	
} GPIO_9_M14B0_T;

typedef struct
{
	UINT8
	gpio_ie_1:8;
	
} GPIO_10_M14B0_T;

typedef struct
{
	UINT8
	gpio_ie_0:8;
	
} GPIO_11_M14B0_T;

typedef struct
{
	UINT8
	gpio_ic_1:8;
	
} GPIO_12_M14B0_T;

typedef struct
{
	UINT8
	gpio_ic_0:8;
	
} GPIO_13_M14B0_T;

typedef struct
{
	UINT8
	gpio_mis_1:8;
	
} GPIO_14_M14B0_T;

typedef struct
{
	UINT8
	gpio_mis_0:8;
	
} GPIO_15_M14B0_T;

typedef struct
{
	UINT8
	gpio_ris_1:8;
	
} GPIO_16_M14B0_T;

typedef struct
{
	UINT8
	gpio_ris_0:8;
	
} GPIO_17_M14B0_T;

typedef struct
{
	UINT8
	gpio_intr:1,
	b_rsvd1:7;
	
} GPIO_18_M14B0_T;

typedef struct
{
	UINT8
	gpio_auto_clear:1,
	b_rsvd1:7;
	
} GPIO_19_M14B0_T;

typedef struct
{
	UINT8
	intr_adc3ch_vsfreq_change:1,		// 0,0
	intr_adc3ch_hsfreq_change:1,		// 1,1
	intr_adc3ch_llpll_status_change:1,		// 2,2
	intr_adc3ch_det_hsync:1,		// 3,3
	intr_adc3ch_resolution_change:1,		// 4,4
	intr_adc3ch_in_signal:1,		// 5,5
	intr_adc3ch_no_signal:1,		// 6,6
	intr_adc3ch_dpms_statechange:1;
	
} M14B_3CH_INTR_0_M14B0_T;

typedef struct
{
	UINT8
	intr_adc3ch_apa_complete:1,		// 0,0
	intr_adc3ch_aogc_err:1,		// 1,1
	intr_adc3ch_aogc_done:1,		// 2,2
	intr_adc3ch_nonstablehs:1,		// 3,3
	intr_adc3ch_nonstablevs:1,		// 4,4
	intr_adc3ch_loss_vsync:1,		// 5,5
	intr_adc3ch_det_vsync:1,		// 6,6
	intr_adc3ch_loss_hsync:1;
	
} M14B_3CH_INTR_1_M14B0_T;

typedef struct
{
	UINT8
	enable_intr_adc3ch_vafreq_change:1,		// 0,0
	enable_intr_adc3ch_hsfreq_change:1,		// 1,1
	enable_intr_adc3ch_llpll_status_change:1,		// 2,2
	enable_intr_adc3ch_det_hsync:1,		// 3,3
	enable_intr_adc3ch_resolution_change:1,		// 4,4
	enable_intr_adc3ch_in_signal:1,		// 5,5
	enable_intr_adc3ch_no_signal:1,		// 6,6
	enable_intr_adc3ch_dpms_statechange:1;
	
} M14B_3CH_INTR_EN_0_M14B0_T;

typedef struct
{
	UINT8
	enable_intr_adc3ch_apa_complete:1,		// 0,0
	enable_intr_adc3ch_aogc_err:1,		// 1,1
	enable_intr_adc3ch_aogc_done:1,		// 2,2
	enable_intr_adc3ch_nonstablehs:1,		// 3,3
	enable_intr_adc3ch_nonstablevs:1,		// 4,4
	enable_intr_adc3ch_loss_vsync:1,		// 5,5
	enable_intr_adc3ch_det_vsync:1,		// 6,6
	enable_intr_adc3ch_loss_hsync:1;
	
} M14B_3CH_INTR_EN_1_M14B0_T;

typedef struct
{
	UINT8
	llpll_disable_fm:1,		// 0,0
	llpll_ref_div_sel:1,		// 1,1
	llpll_ref_input_sel:1,		// 2,2
	llpll_pdb:1,		// 3,3
	reset_n:1,
	b_rsvd1:3;
	
} LLPLL_0_M14B0_T;

typedef struct
{
	UINT8
	llpll_div_max:5,		// 4,0
	llpll_dco_test_mode:1,		// 5,5
	llpll_disable_sfm:1,
	b_rsvd1:1;
	
} LLPLL_1_M14B0_T;

typedef struct
{
	UINT8
	llpll_counter_max_1:4,
	b_rsvd1:4;
	
} LLPLL_2_M14B0_T;

typedef struct
{
	UINT8
	llpll_counter_max_0:8;
	
} LLPLL_3_M14B0_T;

typedef struct
{
	UINT8
	llpll_shift_1:2,
	b_rsvd1:6;
	
} LLPLL_4_M14B0_T;

typedef struct
{
	UINT8
	llpll_shift_0:8;
	
} LLPLL_5_M14B0_T;

typedef struct
{
	UINT8
	llpll_sf_mode_control:4,
	b_rsvd1:4;
	
} LLPLL_6_M14B0_T;

typedef struct
{
	UINT8
	llpll_dco_max:5,
	b_rsvd1:3;
	
} LLPLL_7_M14B0_T;

typedef struct
{
	UINT8
	llpll_dco_min:5,
	b_rsvd1:3;
	
} LLPLL_8_M14B0_T;

typedef struct
{
	UINT8
	llpll_coarse_scale:4,
	b_rsvd1:4;
	
} LLPLL_9_M14B0_T;

typedef struct
{
	UINT8
	llpll_g1_nom:5,
	b_rsvd1:3;
	
} LLPLL_10_M14B0_T;

typedef struct
{
	UINT8
	llpll_g2_nom:5,
	b_rsvd1:3;
	
} LLPLL_11_M14B0_T;

typedef struct
{
	UINT8
	llpll_g3_p_nom:5,
	b_rsvd1:3;
	
} LLPLL_12_M14B0_T;

typedef struct
{
	UINT8
	llpll_g3_n_nom:5,
	b_rsvd1:3;
	
} LLPLL_13_M14B0_T;

typedef struct
{
	UINT8
	llpll_g1_fine:5,
	b_rsvd1:3;
	
} LLPLL_14_M14B0_T;

typedef struct
{
	UINT8
	llpll_g2_fine:5,
	b_rsvd1:3;
	
} LLPLL_15_M14B0_T;

typedef struct
{
	UINT8
	llpll_g3_p_fine:5,
	b_rsvd1:3;
	
} LLPLL_16_M14B0_T;

typedef struct
{
	UINT8
	llpll_g3_n_fine:5,
	b_rsvd1:3;
	
} LLPLL_17_M14B0_T;

typedef struct
{
	UINT8
	llpll_os_sw1:1,		// 0,0
	llpll_os_sw2:1,		// 1,1
	llpll_os_sw3:1,		// 2,2
	llpll_ref_vcon:1,		// 3,3
	llpll_lpf_clk_sel:1,		// 4,4
	llpll_lpf_clk_div:2,
	b_rsvd1:1;
	
} LLPLL_18_M14B0_T;

typedef struct
{
	UINT8
	llpll_diff_monitor_1:4,
	b_rsvd1:4;
	
} LLPLL_19_M14B0_T;

typedef struct
{
	UINT8
	llpll_diff_monitor_0:8;
	
} LLPLL_20_M14B0_T;

typedef struct
{
	UINT8
	llpll_counter_monitor_1:4,
	b_rsvd1:4;
	
} LLPLL_21_M14B0_T;

typedef struct
{
	UINT8
	llpll_counter_monitor_0:8;
	
} LLPLL_22_M14B0_T;

typedef struct
{
	UINT8
	llpll_dco_control_monitor_3:5,
	b_rsvd1:3;
	
} LLPLL_23_M14B0_T;

typedef struct
{
	UINT8
	llpll_dco_control_monitor_2:8;
	
} LLPLL_24_M14B0_T;

typedef struct
{
	UINT8
	llpll_dco_control_monitor_1:8;
	
} LLPLL_25_M14B0_T;

typedef struct
{
	UINT8
	llpll_dco_control_monitor_0:8;
	
} LLPLL_26_M14B0_T;

typedef struct
{
	UINT8
	llpll_filter_status:2,
	b_rsvd1:6;
	
} LLPLL_27_M14B0_T;

typedef struct
{
	UINT8
	afe3ch_selmux:2,		// 1,0
	afe3ch_bpdb:1,		// 2,2
	afe3ch_gpdb:1,		// 3,3
	afe3ch_rpdb:1,		// 4,4
	afe3ch_biaspdb:1,
	b_rsvd1:2;
	
} AFE_3CH_0_M14B0_T;

typedef struct
{
	UINT8
	afe3ch_icon_adc:3,		// 2,0
	afe3ch_ire_selrefck:1,		// 3,3
	afe3ch_ire_sel:2,		// 5,4
	adc_ire_test:1,
	b_rsvd1:1;
	
} AFE_3CH_1_M14B0_T;

typedef struct
{
	UINT8
	afe3ch_decm:2,		// 1,0
	afe3ch_ref_sel:2,		// 3,2
	afe3ch_icon_buf:3,
	b_rsvd1:1;
	
} AFE_3CH_2_M14B0_T;

typedef struct
{
	UINT8
	afe3ch_gvclpsel:1,		// 0,0
	afe3ch_rvclpsel:1,		// 1,1
	afe3ch_rcp_clp:1,		// 2,2
	afe3ch_clpcur:2,		// 4,3
	afe3ch_sel_ck:2,
	b_rsvd1:1;
	
} AFE_3CH_3_M14B0_T;

typedef struct
{
	UINT8
	afe3ch_fblvl:2,		// 1,0
	afe3ch_sid2lvl:2,		// 3,2
	afe3ch_sid1lvl:2,		// 5,4
	afe3ch_bvclpsel:1,
	b_rsvd1:1;
	
} AFE_3CH_4_M14B0_T;

typedef struct
{
	UINT8
	afe3ch_soglvl:5,		// 4,0
	afe3ch_sog_hys:2,
	b_rsvd1:1;
	
} AFE_3CH_5_M14B0_T;

typedef struct
{
	UINT8
	afe3ch_sc1_sid1:1,		// 0,0
	afe3ch_sc1_sid2:1,		// 1,1
	afe3ch_sog_outmux:1,		// 2,2
	afe3ch_sog_inbw:3,		// 5,3
	afe3ch_sog_bw:2;
	
} AFE_3CH_6_M14B0_T;

typedef struct
{
	UINT8
	adc_input_filter_sel:3,		// 2,0
	en_win:1,		// 3,3
	sog_deglitch:4;
	
} AFE_3CH_7_M14B0_T;

typedef struct
{
	UINT8
	r_pre_gain_1:6,
	b_rsvd1:2;
	
} ADC_DIG_0_M14B0_T;

typedef struct
{
	UINT8
	r_pre_gain_0:8;
	
} ADC_DIG_1_M14B0_T;

typedef struct
{
	UINT8
	g_pre_gain_1:6,
	b_rsvd1:2;
	
} ADC_DIG_2_M14B0_T;

typedef struct
{
	UINT8
	g_pre_gain_0:8;
	
} ADC_DIG_3_M14B0_T;

typedef struct
{
	UINT8
	b_pre_gain_1:6,
	b_rsvd1:2;
	
} ADC_DIG_4_M14B0_T;

typedef struct
{
	UINT8
	b_pre_gain_0:8;
	
} ADC_DIG_5_M14B0_T;

typedef struct
{
	UINT8
	r_gain_1:6,
	b_rsvd1:2;
	
} ADC_DIG_6_M14B0_T;

typedef struct
{
	UINT8
	r_gain_0:8;
	
} ADC_DIG_7_M14B0_T;

typedef struct
{
	UINT8
	g_gain_1:6,
	b_rsvd1:2;
	
} ADC_DIG_8_M14B0_T;

typedef struct
{
	UINT8
	g_gain_0:8;
	
} ADC_DIG_9_M14B0_T;

typedef struct
{
	UINT8
	b_gain_1:6,
	b_rsvd1:2;
	
} ADC_DIG_10_M14B0_T;

typedef struct
{
	UINT8
	b_gain_0:8;
	
} ADC_DIG_11_M14B0_T;

typedef struct
{
	UINT8
	common_gain_1:6,
	b_rsvd1:2;
	
} ADC_DIG_12_M14B0_T;

typedef struct
{
	UINT8
	common_gain_0:8;
	
} ADC_DIG_13_M14B0_T;

typedef struct
{
	UINT8
	gain_mode:2,
	b_rsvd1:6;
	
} ADC_DIG_14_M14B0_T;

typedef struct
{
	UINT8
	r_dig_offset_1:5,
	b_rsvd1:3;
	
} ADC_DIG_15_M14B0_T;

typedef struct
{
	UINT8
	r_dig_offset_0:8;
	
} ADC_DIG_16_M14B0_T;

typedef struct
{
	UINT8
	g_dig_offset_1:5,
	b_rsvd1:3;
	
} ADC_DIG_17_M14B0_T;

typedef struct
{
	UINT8
	g_dig_offset_0:8;
	
} ADC_DIG_18_M14B0_T;

typedef struct
{
	UINT8
	b_dig_offset_1:5,
	b_rsvd1:3;
	
} ADC_DIG_19_M14B0_T;

typedef struct
{
	UINT8
	b_dig_offset_0:8;
	
} ADC_DIG_20_M14B0_T;

typedef struct
{
	UINT8
	vspoluser:1,		// 0,0
	vspolover:1,		// 1,1
	hspoluser:1,		// 2,2
	hspolover:1,		// 3,3
	offset_mode:2,
	b_rsvd1:2;
	
} ADC_DIG_21_M14B0_T;

typedef struct
{
	UINT8
	precoast:5,		// 4,0
	compuser:1,		// 5,5
	compover:1,
	b_rsvd1:1;
	
} ADC_DIG_22_M14B0_T;

typedef struct
{
	UINT8
	coastpolover:1,		// 0,0
	extcoastsel:1,		// 1,1
	postcoast:5,
	b_rsvd1:1;
	
} ADC_DIG_23_M14B0_T;

typedef struct
{
	UINT8
	hsref_thr:4,		// 3,0
	vsdet_thr:2,		// 5,4
	coastpoluser:1,
	b_rsvd1:1;
	
} ADC_DIG_24_M14B0_T;

typedef struct
{
	UINT8
	cst_eq_thr:5,
	b_rsvd1:3;
	
} ADC_DIG_25_M14B0_T;

typedef struct
{
	UINT8
	cst_diff_thr_1:4,
	b_rsvd1:4;
	
} ADC_DIG_26_M14B0_T;

typedef struct
{
	UINT8
	cst_diff_thr_0:8;
	
} ADC_DIG_27_M14B0_T;

typedef struct
{
	UINT8
	ro_vsdet:1,		// 0,0
	ro_hsdet:1,
	b_rsvd1:6;
	
} ADC_DIG_28_M14B0_T;

typedef struct
{
	UINT8
	ro_equalpulse:1,		// 0,0
	ro_interlaced:1,		// 1,1
	ro_composite:1,		// 2,2
	ro_coastpol:1,		// 3,3
	ro_vspol:1,		// 4,4
	ro_hspol:1,		// 5,5
	ro_coastdet:1,
	b_rsvd1:1;
	
} ADC_DIG_29_M14B0_T;

typedef struct
{
	UINT8
	ro_hsprdref_1:5,
	b_rsvd1:3;
	
} ADC_DIG_30_M14B0_T;

typedef struct
{
	UINT8
	ro_hsprdref_0:8;
	
} ADC_DIG_31_M14B0_T;

typedef struct
{
	UINT8
	ro_hslowref_1:5,
	b_rsvd1:3;
	
} ADC_DIG_32_M14B0_T;

typedef struct
{
	UINT8
	ro_hslowref_0:8;
	
} ADC_DIG_33_M14B0_T;

typedef struct
{
	UINT8
	ro_vsprdref_1:3,
	b_rsvd1:5;
	
} ADC_DIG_34_M14B0_T;

typedef struct
{
	UINT8
	ro_vsprdref_0:8;
	
} ADC_DIG_35_M14B0_T;

typedef struct
{
	UINT8
	ro_vslowref_1:3,
	b_rsvd1:5;
	
} ADC_DIG_36_M14B0_T;

typedef struct
{
	UINT8
	ro_vslowref_0:8;
	
} ADC_DIG_37_M14B0_T;

typedef struct
{
	UINT8
	adc_ro_rovf_1:5,
	b_rsvd1:3;
	
} ADC_DIG_38_M14B0_T;

typedef struct
{
	UINT8
	adc_ro_rovf_0:8;
	
} ADC_DIG_39_M14B0_T;

typedef struct
{
	UINT8
	adc_ro_rudf_1:5,
	b_rsvd1:3;
	
} ADC_DIG_40_M14B0_T;

typedef struct
{
	UINT8
	adc_ro_rudf_0:8;
	
} ADC_DIG_41_M14B0_T;

typedef struct
{
	UINT8
	adc_ro_govf_1:5,
	b_rsvd1:3;
	
} ADC_DIG_42_M14B0_T;

typedef struct
{
	UINT8
	adc_ro_govf_0:8;
	
} ADC_DIG_43_M14B0_T;

typedef struct
{
	UINT8
	adc_ro_gudf_1:5,
	b_rsvd1:3;
	
} ADC_DIG_44_M14B0_T;

typedef struct
{
	UINT8
	adc_ro_gudf_0:8;
	
} ADC_DIG_45_M14B0_T;

typedef struct
{
	UINT8
	adc_ro_bovf_1:5,
	b_rsvd1:3;
	
} ADC_DIG_46_M14B0_T;

typedef struct
{
	UINT8
	adc_ro_bovf_0:8;
	
} ADC_DIG_47_M14B0_T;

typedef struct
{
	UINT8
	adc_ro_budf_1:5,
	b_rsvd1:3;
	
} ADC_DIG_48_M14B0_T;

typedef struct
{
	UINT8
	adc_ro_budf_0:8;
	
} ADC_DIG_49_M14B0_T;

typedef struct
{
	UINT8
	clamp_base:2,
	b_rsvd1:6;
	
} ADC_DIG_50_M14B0_T;

typedef struct
{
	UINT8
	clamp_place:8;
	
} ADC_DIG_51_M14B0_T;

typedef struct
{
	UINT8
	hsdiff_thr_1:4,
	b_rsvd1:4;
	
} ADC_DIG_52_M14B0_T;

typedef struct
{
	UINT8
	hsdiff_thr_0:8;
	
} ADC_DIG_53_M14B0_T;

typedef struct
{
	UINT8
	hsprdeq_thr:8;
	
} ADC_DIG_54_M14B0_T;

typedef struct
{
	UINT8
	hsoutover:1,
	b_rsvd1:7;
	
} ADC_DIG_55_M14B0_T;

typedef struct
{
	UINT8
	hsoutcnt_1:4,
	b_rsvd1:4;
	
} ADC_DIG_56_M14B0_T;

typedef struct
{
	UINT8
	hsoutcnt_0:8;
	
} ADC_DIG_57_M14B0_T;

typedef struct
{
	UINT8
	hsout_width_sel:1,
	b_rsvd1:7;
	
} ADC_DIG_58_M14B0_T;

typedef struct
{
	UINT8
	hsout_width_1:4,
	b_rsvd1:4;
	
} ADC_DIG_59_M14B0_T;

typedef struct
{
	UINT8
	hsout_width_0:8;
	
} ADC_DIG_60_M14B0_T;

typedef struct
{
	UINT8
	vsout_sel:1,
	b_rsvd1:7;
	
} ADC_DIG_61_M14B0_T;

typedef struct
{
	UINT8
	vsdiff_thr_2:8;
	
} ADC_DIG_62_M14B0_T;

typedef struct
{
	UINT8
	vsdiff_thr_1:8;
	
} ADC_DIG_63_M14B0_T;

typedef struct
{
	UINT8
	vsdiff_thr_0:8;
	
} ADC_DIG_64_M14B0_T;

typedef struct
{
	UINT8
	vsprdeq_thr:8;
	
} ADC_DIG_65_M14B0_T;

typedef struct
{
	UINT8
	vsoutover:1,
	b_rsvd1:7;
	
} ADC_DIG_66_M14B0_T;

typedef struct
{
	UINT8
	vsoutcnt_2:8;
	
} ADC_DIG_67_M14B0_T;

typedef struct
{
	UINT8
	vsoutcnt_1:8;
	
} ADC_DIG_68_M14B0_T;

typedef struct
{
	UINT8
	vsoutcnt_0:8;
	
} ADC_DIG_69_M14B0_T;

typedef struct
{
	UINT8
	vsout_width_sel:1,
	b_rsvd1:7;
	
} ADC_DIG_70_M14B0_T;

typedef struct
{
	UINT8
	vsout_width_2:8;
	
} ADC_DIG_71_M14B0_T;

typedef struct
{
	UINT8
	vsout_width_1:8;
	
} ADC_DIG_72_M14B0_T;

typedef struct
{
	UINT8
	vsout_width_0:8;
	
} ADC_DIG_73_M14B0_T;

typedef struct
{
	UINT8
	vs_auto_dly_enable:1,		// 0,0
	fld_inv:1,
	b_rsvd1:6;
	
} ADC_DIG_74_M14B0_T;

typedef struct
{
	UINT8
	ro_hsout_width_1:4,
	b_rsvd1:4;
	
} ADC_DIG_75_M14B0_T;

typedef struct
{
	UINT8
	ro_hsout_width_0:8;
	
} ADC_DIG_76_M14B0_T;

typedef struct
{
	UINT8
	ro_vsout_width_2:8;
	
} ADC_DIG_77_M14B0_T;

typedef struct
{
	UINT8
	ro_vsout_width_1:8;
	
} ADC_DIG_78_M14B0_T;

typedef struct
{
	UINT8
	ro_vsout_width_0:8;
	
} ADC_DIG_79_M14B0_T;

typedef struct
{
	UINT8
	ro_nogen_clp:1,		// 0,0
	ro_nogen_vs:1,		// 1,1
	ro_nogen_hs:1,		// 2,2
	ro_nonstablevs:1,		// 3,3
	ro_nonstablehs:1,
	b_rsvd1:3;
	
} ADC_DIG_80_M14B0_T;

typedef struct
{
	UINT8
	ro_hsoutprd_1:4,
	b_rsvd1:4;
	
} ADC_DIG_81_M14B0_T;

typedef struct
{
	UINT8
	ro_hsoutprd_0:8;
	
} ADC_DIG_82_M14B0_T;

typedef struct
{
	UINT8
	ro_vsoutprd_2:8;
	
} ADC_DIG_83_M14B0_T;

typedef struct
{
	UINT8
	ro_vsoutprd_1:8;
	
} ADC_DIG_84_M14B0_T;

typedef struct
{
	UINT8
	ro_vsoutprd_0:8;
	
} ADC_DIG_85_M14B0_T;

typedef struct
{
	UINT8
	ro_linecnt_1:3,
	b_rsvd1:5;
	
} ADC_DIG_86_M14B0_T;

typedef struct
{
	UINT8
	ro_linecnt_0:8;
	
} ADC_DIG_87_M14B0_T;

typedef struct
{
	UINT8
	ctrl_sequence:1,		// 0,0
	hsync_sel:1,
	b_rsvd1:6;
	
} ADC_DIG_88_M14B0_T;

typedef struct
{
	UINT8
	aogc_src_sel:1,		// 0,0
	aogc_enable_sel:2,		// 2,1
	aogc_enable:1,		// 3,3
	blue_signedout:1,		// 4,4
	green_signedout:1,		// 5,5
	red_signedout:1,
	b_rsvd1:1;
	
} ADC_DIG_89_M14B0_T;

typedef struct
{
	UINT8
	r_compare_1:2,
	b_rsvd1:6;
	
} ADC_DIG_90_M14B0_T;

typedef struct
{
	UINT8
	r_compare_0:8;
	
} ADC_DIG_91_M14B0_T;

typedef struct
{
	UINT8
	g_compare_1:2,
	b_rsvd1:6;
	
} ADC_DIG_92_M14B0_T;

typedef struct
{
	UINT8
	g_compare_0:8;
	
} ADC_DIG_93_M14B0_T;

typedef struct
{
	UINT8
	b_compare_1:2,
	b_rsvd1:6;
	
} ADC_DIG_94_M14B0_T;

typedef struct
{
	UINT8
	b_compare_0:8;
	
} ADC_DIG_95_M14B0_T;

typedef struct
{
	UINT8
	aogc_th_1:2,
	b_rsvd1:6;
	
} ADC_DIG_96_M14B0_T;

typedef struct
{
	UINT8
	aogc_th_0:8;
	
} ADC_DIG_97_M14B0_T;

typedef struct
{
	UINT8
	aogc_sample_accum:1,		// 0,0
	aogc_sample_count:4,
	b_rsvd1:3;
	
} ADC_DIG_98_M14B0_T;

typedef struct
{
	UINT8
	aogc_counter_max_1:8;
	
} ADC_DIG_99_M14B0_T;

typedef struct
{
	UINT8
	aogc_counter_max_0:8;
	
} ADC_DIG_100_M14B0_T;

typedef struct
{
	UINT8
	ro_aogc_state:1,
	b_rsvd1:7;
	
} ADC_DIG_101_M14B0_T;

typedef struct
{
	UINT8
	ro_avg_r_2:8;
	
} ADC_DIG_102_M14B0_T;

typedef struct
{
	UINT8
	ro_avg_r_1:8;
	
} ADC_DIG_103_M14B0_T;

typedef struct
{
	UINT8
	ro_avg_r_0:8;
	
} ADC_DIG_104_M14B0_T;

typedef struct
{
	UINT8
	ro_avg_g_2:8;
	
} ADC_DIG_105_M14B0_T;

typedef struct
{
	UINT8
	ro_avg_g_1:8;
	
} ADC_DIG_106_M14B0_T;

typedef struct
{
	UINT8
	ro_avg_g_0:8;
	
} ADC_DIG_107_M14B0_T;

typedef struct
{
	UINT8
	ro_avg_b_2:8;
	
} ADC_DIG_108_M14B0_T;

typedef struct
{
	UINT8
	ro_avg_b_1:8;
	
} ADC_DIG_109_M14B0_T;

typedef struct
{
	UINT8
	ro_avg_b_0:8;
	
} ADC_DIG_110_M14B0_T;

typedef struct
{
	UINT8
	intr_ctrl:8;
	
} ADC_DIG_111_M14B0_T;

typedef struct
{
	UINT8
	size_detect_ctrl_1:6,
	b_rsvd1:2;
	
} ADC_DIG_112_M14B0_T;

typedef struct
{
	UINT8
	size_detect_ctrl_0:8;
	
} ADC_DIG_113_M14B0_T;

typedef struct
{
	UINT8
	sd_ext_vsize_1:4,
	b_rsvd1:4;
	
} ADC_DIG_114_M14B0_T;

typedef struct
{
	UINT8
	sd_ext_vsize_0:8;
	
} ADC_DIG_115_M14B0_T;

typedef struct
{
	UINT8
	sd_vd_vsize_2:7,
	b_rsvd1:1;
	
} ADC_DIG_116_M14B0_T;

typedef struct
{
	UINT8
	sd_vd_vsize_1:8;
	
} ADC_DIG_117_M14B0_T;

typedef struct
{
	UINT8
	sd_vd_vsize_0:8;
	
} ADC_DIG_118_M14B0_T;

typedef struct
{
	UINT8
	sd_vd_hsize_1:5,
	b_rsvd1:3;
	
} ADC_DIG_119_M14B0_T;

typedef struct
{
	UINT8
	sd_vd_hsize_0:8;
	
} ADC_DIG_120_M14B0_T;

typedef struct
{
	UINT8
	ap_ctrl:2,		// 1,0
	no_signal:1,		// 2,2
	dpms_state:2,
	b_rsvd1:3;
	
} ADC_DIG_121_M14B0_T;

typedef struct
{
	UINT8
	ap_xpos_g_1:4,
	b_rsvd1:4;
	
} ADC_DIG_122_M14B0_T;

typedef struct
{
	UINT8
	ap_xpos_g_0:8;
	
} ADC_DIG_123_M14B0_T;

typedef struct
{
	UINT8
	ap_xsize_g_1:4,
	b_rsvd1:4;
	
} ADC_DIG_124_M14B0_T;

typedef struct
{
	UINT8
	ap_xsize_g_0:8;
	
} ADC_DIG_125_M14B0_T;

typedef struct
{
	UINT8
	ap_ypos_g_1:4,
	b_rsvd1:4;
	
} ADC_DIG_126_M14B0_T;

typedef struct
{
	UINT8
	ap_ypos_g_0:8;
	
} ADC_DIG_127_M14B0_T;

typedef struct
{
	UINT8
	ap_ysize_g_1:4,
	b_rsvd1:4;
	
} ADC_DIG_128_M14B0_T;

typedef struct
{
	UINT8
	ap_ysize_g_0:8;
	
} ADC_DIG_129_M14B0_T;

typedef struct
{
	UINT8
	ap_xpos_b_1:4,
	b_rsvd1:4;
	
} ADC_DIG_130_M14B0_T;

typedef struct
{
	UINT8
	ap_xpos_b_0:8;
	
} ADC_DIG_131_M14B0_T;

typedef struct
{
	UINT8
	ap_xsize_b_1:4,
	b_rsvd1:4;
	
} ADC_DIG_132_M14B0_T;

typedef struct
{
	UINT8
	ap_xsize_b_0:8;
	
} ADC_DIG_133_M14B0_T;

typedef struct
{
	UINT8
	ap_ypos_b_1:4,
	b_rsvd1:4;
	
} ADC_DIG_134_M14B0_T;

typedef struct
{
	UINT8
	ap_ypos_b_0:8;
	
} ADC_DIG_135_M14B0_T;

typedef struct
{
	UINT8
	ap_ysize_b_1:4,
	b_rsvd1:4;
	
} ADC_DIG_136_M14B0_T;

typedef struct
{
	UINT8
	ap_ysize_b_0:8;
	
} ADC_DIG_137_M14B0_T;

typedef struct
{
	UINT8
	ap_xpos_r_1:4,
	b_rsvd1:4;
	
} ADC_DIG_138_M14B0_T;

typedef struct
{
	UINT8
	ap_xpos_r_0:8;
	
} ADC_DIG_139_M14B0_T;

typedef struct
{
	UINT8
	ap_xsize_r_1:4,
	b_rsvd1:4;
	
} ADC_DIG_140_M14B0_T;

typedef struct
{
	UINT8
	ap_xsize_r_0:8;
	
} ADC_DIG_141_M14B0_T;

typedef struct
{
	UINT8
	ap_ypos_r_1:4,
	b_rsvd1:4;
	
} ADC_DIG_142_M14B0_T;

typedef struct
{
	UINT8
	ap_ypos_r_0:8;
	
} ADC_DIG_143_M14B0_T;

typedef struct
{
	UINT8
	ap_ysize_r_1:4,
	b_rsvd1:4;
	
} ADC_DIG_144_M14B0_T;

typedef struct
{
	UINT8
	ap_ysize_r_0:8;
	
} ADC_DIG_145_M14B0_T;

typedef struct
{
	UINT8
	ap_out_b_3:8;
	
} ADC_DIG_146_M14B0_T;

typedef struct
{
	UINT8
	ap_out_b_2:8;
	
} ADC_DIG_147_M14B0_T;

typedef struct
{
	UINT8
	ap_out_b_1:8;
	
} ADC_DIG_148_M14B0_T;

typedef struct
{
	UINT8
	ap_out_b_0:8;
	
} ADC_DIG_149_M14B0_T;

typedef struct
{
	UINT8
	ap_out_g_3:8;
	
} ADC_DIG_150_M14B0_T;

typedef struct
{
	UINT8
	ap_out_g_2:8;
	
} ADC_DIG_151_M14B0_T;

typedef struct
{
	UINT8
	ap_out_g_1:8;
	
} ADC_DIG_152_M14B0_T;

typedef struct
{
	UINT8
	ap_out_g_0:8;
	
} ADC_DIG_153_M14B0_T;

typedef struct
{
	UINT8
	ap_out_r_3:8;
	
} ADC_DIG_154_M14B0_T;

typedef struct
{
	UINT8
	ap_out_r_2:8;
	
} ADC_DIG_155_M14B0_T;

typedef struct
{
	UINT8
	ap_out_r_1:8;
	
} ADC_DIG_156_M14B0_T;

typedef struct
{
	UINT8
	ap_out_r_0:8;
	
} ADC_DIG_157_M14B0_T;

typedef struct
{
	UINT8
	ap_sum_b_3:8;
	
} ADC_DIG_158_M14B0_T;

typedef struct
{
	UINT8
	ap_sum_b_2:8;
	
} ADC_DIG_159_M14B0_T;

typedef struct
{
	UINT8
	ap_sum_b_1:8;
	
} ADC_DIG_160_M14B0_T;

typedef struct
{
	UINT8
	ap_sum_b_0:8;
	
} ADC_DIG_161_M14B0_T;

typedef struct
{
	UINT8
	ap_sum_g_3:8;
	
} ADC_DIG_162_M14B0_T;

typedef struct
{
	UINT8
	ap_sum_g_2:8;
	
} ADC_DIG_163_M14B0_T;

typedef struct
{
	UINT8
	ap_sum_g_1:8;
	
} ADC_DIG_164_M14B0_T;

typedef struct
{
	UINT8
	ap_sum_g_0:8;
	
} ADC_DIG_165_M14B0_T;

typedef struct
{
	UINT8
	ap_sum_r_3:8;
	
} ADC_DIG_166_M14B0_T;

typedef struct
{
	UINT8
	ap_sum_r_2:8;
	
} ADC_DIG_167_M14B0_T;

typedef struct
{
	UINT8
	ap_sum_r_1:8;
	
} ADC_DIG_168_M14B0_T;

typedef struct
{
	UINT8
	ap_sum_r_0:8;
	
} ADC_DIG_169_M14B0_T;

typedef struct
{
	UINT8
	extau_ctrl_1:7,
	b_rsvd1:1;
	
} ADC_DIG_170_M14B0_T;

typedef struct
{
	UINT8
	extau_ctrl_0:8;
	
} ADC_DIG_171_M14B0_T;

typedef struct
{
	UINT8
	extau_level_1:2,
	b_rsvd1:6;
	
} ADC_DIG_172_M14B0_T;

typedef struct
{
	UINT8
	extau_level_0:8;
	
} ADC_DIG_173_M14B0_T;

typedef struct
{
	UINT8
	extau_up_offset_1:4,
	b_rsvd1:4;
	
} ADC_DIG_174_M14B0_T;

typedef struct
{
	UINT8
	extau_up_offset_0:8;
	
} ADC_DIG_175_M14B0_T;

typedef struct
{
	UINT8
	extau_down_offset_1:4,
	b_rsvd1:4;
	
} ADC_DIG_176_M14B0_T;

typedef struct
{
	UINT8
	extau_down_offset_0:8;
	
} ADC_DIG_177_M14B0_T;

typedef struct
{
	UINT8
	extau_left_offset_1:4,
	b_rsvd1:4;
	
} ADC_DIG_178_M14B0_T;

typedef struct
{
	UINT8
	extau_left_offset_0:8;
	
} ADC_DIG_179_M14B0_T;

typedef struct
{
	UINT8
	extau_right_offset_1:4,
	b_rsvd1:4;
	
} ADC_DIG_180_M14B0_T;

typedef struct
{
	UINT8
	extau_right_offset_0:8;
	
} ADC_DIG_181_M14B0_T;

typedef struct
{
	UINT8
	extau_up_result_1:4,
	b_rsvd1:4;
	
} ADC_DIG_182_M14B0_T;

typedef struct
{
	UINT8
	extau_up_result_0:8;
	
} ADC_DIG_183_M14B0_T;

typedef struct
{
	UINT8
	extau_down_result_1:4,
	b_rsvd1:4;
	
} ADC_DIG_184_M14B0_T;

typedef struct
{
	UINT8
	extau_down_result_0:8;
	
} ADC_DIG_185_M14B0_T;

typedef struct
{
	UINT8
	extau_left_result_1:4,
	b_rsvd1:4;
	
} ADC_DIG_186_M14B0_T;

typedef struct
{
	UINT8
	extau_left_result_0:8;
	
} ADC_DIG_187_M14B0_T;

typedef struct
{
	UINT8
	extau_right_result_1:4,
	b_rsvd1:4;
	
} ADC_DIG_188_M14B0_T;

typedef struct
{
	UINT8
	extau_right_result_0:8;
	
} ADC_DIG_189_M14B0_T;

typedef struct
{
	UINT8
	r_min_1:2,
	b_rsvd1:6;
	
} ADC_DIG_190_M14B0_T;

typedef struct
{
	UINT8
	r_min_0:8;
	
} ADC_DIG_191_M14B0_T;

typedef struct
{
	UINT8
	r_max_1:2,
	b_rsvd1:6;
	
} ADC_DIG_192_M14B0_T;

typedef struct
{
	UINT8
	r_max_0:8;
	
} ADC_DIG_193_M14B0_T;

typedef struct
{
	UINT8
	g_min_1:2,
	b_rsvd1:6;
	
} ADC_DIG_194_M14B0_T;

typedef struct
{
	UINT8
	g_min_0:8;
	
} ADC_DIG_195_M14B0_T;

typedef struct
{
	UINT8
	g_max_1:2,
	b_rsvd1:6;
	
} ADC_DIG_196_M14B0_T;

typedef struct
{
	UINT8
	g_max_0:8;
	
} ADC_DIG_197_M14B0_T;

typedef struct
{
	UINT8
	b_min_1:2,
	b_rsvd1:6;
	
} ADC_DIG_198_M14B0_T;

typedef struct
{
	UINT8
	b_min_0:8;
	
} ADC_DIG_199_M14B0_T;

typedef struct
{
	UINT8
	b_max_1:2,
	b_rsvd1:6;
	
} ADC_DIG_200_M14B0_T;

typedef struct
{
	UINT8
	b_max_0:8;
	
} ADC_DIG_201_M14B0_T;

typedef struct
{
	UINT8
	blank_sp_1:2,
	b_rsvd1:6;
	
} ADC_DIG_202_M14B0_T;

typedef struct
{
	UINT8
	blank_sp_0:8;
	
} ADC_DIG_203_M14B0_T;

typedef struct
{
	UINT8
	r_blank_mode:2,		// 1,0
	r_blank_num_clear:1,
	b_rsvd1:5;
	
} ADC_DIG_204_M14B0_T;

typedef struct
{
	UINT8
	r_blank_high_1:3,
	b_rsvd1:5;
	
} ADC_DIG_205_M14B0_T;

typedef struct
{
	UINT8
	r_blank_high_0:8;
	
} ADC_DIG_206_M14B0_T;

typedef struct
{
	UINT8
	r_blank_low_1:3,
	b_rsvd1:5;
	
} ADC_DIG_207_M14B0_T;

typedef struct
{
	UINT8
	r_blank_low_0:8;
	
} ADC_DIG_208_M14B0_T;

typedef struct
{
	UINT8
	g_blank_mode:2,		// 1,0
	g_blank_num_clear:1,
	b_rsvd1:5;
	
} ADC_DIG_209_M14B0_T;

typedef struct
{
	UINT8
	g_blank_high_1:3,
	b_rsvd1:5;
	
} ADC_DIG_210_M14B0_T;

typedef struct
{
	UINT8
	g_blank_high_0:8;
	
} ADC_DIG_211_M14B0_T;

typedef struct
{
	UINT8
	g_blank_low_1:3,
	b_rsvd1:5;
	
} ADC_DIG_212_M14B0_T;

typedef struct
{
	UINT8
	g_blank_low_0:8;
	
} ADC_DIG_213_M14B0_T;

typedef struct
{
	UINT8
	b_blank_num_clear:1,
	b_rsvd1:7;
	
} ADC_DIG_214_M14B0_T;

typedef struct
{
	UINT8
	b_blank_mode:2,
	b_rsvd1:6;
	
} ADC_DIG_215_M14B0_T;

typedef struct
{
	UINT8
	b_blank_high_1:3,
	b_rsvd1:5;
	
} ADC_DIG_216_M14B0_T;

typedef struct
{
	UINT8
	b_blank_high_0:8;
	
} ADC_DIG_217_M14B0_T;

typedef struct
{
	UINT8
	b_blank_low_1:3,
	b_rsvd1:5;
	
} ADC_DIG_218_M14B0_T;

typedef struct
{
	UINT8
	b_blank_low_0:8;
	
} ADC_DIG_219_M14B0_T;

typedef struct
{
	UINT8
	clamp_width:8;
	
} ADC_DIG_220_M14B0_T;

typedef struct
{
	UINT8
	clamp_mode:2,
	b_rsvd1:6;
	
} ADC_DIG_221_M14B0_T;

typedef struct
{
	UINT8
	clamp_init:8;
	
} ADC_DIG_222_M14B0_T;

typedef struct
{
	UINT8
	sub_sampling_ctrl_0:2,		// 1,0
	sub_sampling_ctrl_1:1,		// 2,2
	sub_sampling_en:1,		// 3,3
	clamp_vsync_only:1,		// 4,4
	clamp_hsync_only:1,
	b_rsvd1:2;
	
} ADC_DIG_223_M14B0_T;

typedef struct
{
	UINT8
	r_pre_offset_1:5,
	b_rsvd1:3;
	
} ADC_DIG_224_M14B0_T;

typedef struct
{
	UINT8
	r_pre_offset_0:8;
	
} ADC_DIG_225_M14B0_T;

typedef struct
{
	UINT8
	g_pre_offset_1:5,
	b_rsvd1:3;
	
} ADC_DIG_226_M14B0_T;

typedef struct
{
	UINT8
	g_pre_offset_0:8;
	
} ADC_DIG_227_M14B0_T;

typedef struct
{
	UINT8
	b_pre_offset_1:5,
	b_rsvd1:3;
	
} ADC_DIG_228_M14B0_T;

typedef struct
{
	UINT8
	b_pre_offset_0:8;
	
} ADC_DIG_229_M14B0_T;

typedef struct
{
	UINT8
	de_h_base:1,		// 0,0
	mute_ctrl_0:1,		// 1,1
	mute_ctrl_1:1,		// 2,2
	mute_ctrl_2:1,		// 3,3
	cst_free:1,		// 4,4
	cst_bypass:1,
	b_rsvd1:2;
	
} ADC_DIG_230_M14B0_T;

typedef struct
{
	UINT8
	de_h_place_1:4,
	b_rsvd1:4;
	
} ADC_DIG_231_M14B0_T;

typedef struct
{
	UINT8
	de_h_place_0:8;
	
} ADC_DIG_232_M14B0_T;

typedef struct
{
	UINT8
	de_h_width_1:4,
	b_rsvd1:4;
	
} ADC_DIG_233_M14B0_T;

typedef struct
{
	UINT8
	de_h_width_0:8;
	
} ADC_DIG_234_M14B0_T;

typedef struct
{
	UINT8
	de_v_base:1,
	b_rsvd1:7;
	
} ADC_DIG_235_M14B0_T;

typedef struct
{
	UINT8
	de_v_place_1:4,
	b_rsvd1:4;
	
} ADC_DIG_236_M14B0_T;

typedef struct
{
	UINT8
	de_v_place_0:8;
	
} ADC_DIG_237_M14B0_T;

typedef struct
{
	UINT8
	de_h_width_1:4,
	b_rsvd1:4;
	
} ADC_DIG_238_M14B0_T;

typedef struct
{
	UINT8
	de_h_width_0:8;
	
} ADC_DIG_239_M14B0_T;

typedef struct
{
	UINT8
	apa_mode:2,		// 1,0
	apa_enable:1,		// 2,2
	de_auto_set:1,		// 3,3
	de_auto_en:1,
	b_rsvd1:3;
	
} ADC_DIG_240_M14B0_T;

typedef struct
{
	UINT8
	apa_wait_count_max_2:8;
	
} ADC_DIG_241_M14B0_T;

typedef struct
{
	UINT8
	apa_wait_count_max_1:8;
	
} ADC_DIG_242_M14B0_T;

typedef struct
{
	UINT8
	apa_wait_count_max_0:8;
	
} ADC_DIG_243_M14B0_T;

typedef struct
{
	UINT8
	apa_blank_target_sel:1,
	b_rsvd1:7;
	
} ADC_DIG_244_M14B0_T;

typedef struct
{
	UINT8
	apa_blank_target_man_1:3,
	b_rsvd1:5;
	
} ADC_DIG_245_M14B0_T;

typedef struct
{
	UINT8
	apa_blank_target_man_0:8;
	
} ADC_DIG_246_M14B0_T;

typedef struct
{
	UINT8
	apa_blank_counter_max:4,
	b_rsvd1:4;
	
} ADC_DIG_247_M14B0_T;

typedef struct
{
	UINT8
	apa_blank_avg_ro_1:3,
	b_rsvd1:5;
	
} ADC_DIG_248_M14B0_T;

typedef struct
{
	UINT8
	apa_blank_avg_ro_0:8;
	
} ADC_DIG_249_M14B0_T;

typedef struct
{
	UINT8
	apa_hsfal_thr:8;
	
} ADC_DIG_250_M14B0_T;

typedef struct
{
	UINT8
	apa_hsfal_pos_ro_1:4,
	b_rsvd1:4;
	
} ADC_DIG_251_M14B0_T;

typedef struct
{
	UINT8
	apa_hsfal_pos_ro_0:8;
	
} ADC_DIG_252_M14B0_T;

typedef struct
{
	UINT8
	apa_hsfal_offset:8;
	
} ADC_DIG_253_M14B0_T;

typedef struct
{
	UINT8
	apa_pos_offset:8;
	
} ADC_DIG_254_M14B0_T;

typedef struct
{
	UINT8
	apa_sampling_counter_max:4,
	b_rsvd1:4;
	
} ADC_DIG_255_M14B0_T;

typedef struct
{
	UINT8
	apa_phase_max_1:2,
	b_rsvd1:6;
	
} ADC_DIG_256_M14B0_T;

typedef struct
{
	UINT8
	apa_phase_max_0:8;
	
} ADC_DIG_257_M14B0_T;

typedef struct
{
	UINT8
	apa_phase_step:6,
	b_rsvd1:2;
	
} ADC_DIG_258_M14B0_T;

typedef struct
{
	UINT8
	apa_hsfal_phase_thr:8;
	
} ADC_DIG_259_M14B0_T;

typedef struct
{
	UINT8
	apa_hsfal_pos_sel:1,
	b_rsvd1:7;
	
} ADC_DIG_260_M14B0_T;

typedef struct
{
	UINT8
	apa_hsfal_pos_man_1:4,
	b_rsvd1:4;
	
} ADC_DIG_261_M14B0_T;

typedef struct
{
	UINT8
	apa_hsfal_pos_man_0:8;
	
} ADC_DIG_262_M14B0_T;

typedef struct
{
	UINT8
	apa_data1_ro_1:3,
	b_rsvd1:5;
	
} ADC_DIG_263_M14B0_T;

typedef struct
{
	UINT8
	apa_data1_ro_0:8;
	
} ADC_DIG_264_M14B0_T;

typedef struct
{
	UINT8
	apa_phase1_ro_1:2,
	b_rsvd1:6;
	
} ADC_DIG_265_M14B0_T;

typedef struct
{
	UINT8
	apa_phase1_ro_0:8;
	
} ADC_DIG_266_M14B0_T;

typedef struct
{
	UINT8
	apa_pos1_ro:2,
	b_rsvd1:6;
	
} ADC_DIG_267_M14B0_T;

typedef struct
{
	UINT8
	apa_data2_ro_1:3,
	b_rsvd1:5;
	
} ADC_DIG_268_M14B0_T;

typedef struct
{
	UINT8
	apa_data2_ro_0:8;
	
} ADC_DIG_269_M14B0_T;

typedef struct
{
	UINT8
	apa_phase2_ro_1:2,
	b_rsvd1:6;
	
} ADC_DIG_270_M14B0_T;

typedef struct
{
	UINT8
	apa_phase2_ro_0:8;
	
} ADC_DIG_271_M14B0_T;

typedef struct
{
	UINT8
	apa_pos2_ro:2,
	b_rsvd1:6;
	
} ADC_DIG_272_M14B0_T;

typedef struct
{
	UINT8
	apa_data3_ro_1:3,
	b_rsvd1:5;
	
} ADC_DIG_273_M14B0_T;

typedef struct
{
	UINT8
	apa_data3_ro_0:8;
	
} ADC_DIG_274_M14B0_T;

typedef struct
{
	UINT8
	apa_phase3_ro_1:2,
	b_rsvd1:6;
	
} ADC_DIG_275_M14B0_T;

typedef struct
{
	UINT8
	apa_phase3_ro_0:8;
	
} ADC_DIG_276_M14B0_T;

typedef struct
{
	UINT8
	agc_clear:1,		// 0,0
	agc_enable:1,		// 1,1
	apa_pos3_ro:2,
	b_rsvd1:4;
	
} ADC_DIG_277_M14B0_T;

typedef struct
{
	UINT8
	agc_step:8;
	
} ADC_DIG_280_M14B0_T;

typedef struct
{
	UINT8
	agc_blank_sp_1:2,
	b_rsvd1:6;
	
} ADC_DIG_281_M14B0_T;

typedef struct
{
	UINT8
	agc_blank_sp_0:8;
	
} ADC_DIG_282_M14B0_T;

typedef struct
{
	UINT8
	agc_blank_mode:2,
	b_rsvd1:6;
	
} ADC_DIG_283_M14B0_T;

typedef struct
{
	UINT8
	agc_blank_high_1:3,
	b_rsvd1:5;
	
} ADC_DIG_284_M14B0_T;

typedef struct
{
	UINT8
	agc_blank_high_0:8;
	
} ADC_DIG_285_M14B0_T;

typedef struct
{
	UINT8
	agc_blank_low_1:3,
	b_rsvd1:5;
	
} ADC_DIG_286_M14B0_T;

typedef struct
{
	UINT8
	agc_blank_low_0:8;
	
} ADC_DIG_287_M14B0_T;

typedef struct
{
	UINT8
	agc_clamp_width:8;
	
} ADC_DIG_288_M14B0_T;

typedef struct
{
	UINT8
	agc_vsync_only:1,		// 0,0
	agc_hsync_only:1,
	b_rsvd1:6;
	
} ADC_DIG_289_M14B0_T;

typedef struct
{
	UINT8
	r_pre_gain_fin_ro_1:6,
	b_rsvd1:2;
	
} ADC_DIG_291_M14B0_T;

typedef struct
{
	UINT8
	r_pre_gain_fin_ro_0:8;
	
} ADC_DIG_292_M14B0_T;

typedef struct
{
	UINT8
	g_pre_gain_fin_ro_1:6,
	b_rsvd1:2;
	
} ADC_DIG_293_M14B0_T;

typedef struct
{
	UINT8
	g_pre_gain_fin_ro_0:8;
	
} ADC_DIG_294_M14B0_T;

typedef struct
{
	UINT8
	b_pre_gain_fin_ro_1:6,
	b_rsvd1:2;
	
} ADC_DIG_295_M14B0_T;

typedef struct
{
	UINT8
	b_pre_gain_fin_ro_0:8;
	
} ADC_DIG_296_M14B0_T;

typedef struct
{
	UINT8
	llpll_shift_sel:1,
	b_rsvd1:7;
	
} ADC_DIG_297_M14B0_T;

typedef struct
{
	UINT8
	afe3ch_sel_fs:1,		// 0,0
	afe3ch_sel_datack:1,		// 1,1
	afe3ch_sel_invdatack:1,		// 2,2
	afe3ch_sel_bg:1,		// 3,3
	afe3ch_sel_fil:2,
	b_rsvd1:2;
	
} AFE_3CH_8_M14B0_T;

typedef struct
{
	UINT8
	afe3ch_sog_sinki:2,		// 1,0
	afe3ch_sog_soui:2,
	b_rsvd1:4;
	
} AFE_3CH_9_M14B0_T;

typedef struct
{
	UINT8
	apll_pdb:1,		// 0,0
	apll_sel:1,		// 1,1
	apll_od:2,		// 3,2
	apll_m:2,		// 5,4
	apll_lpfon:2;
	
} AUDIO_PLL_0_M14B0_T;

typedef struct
{
	UINT8
	apll_fcw_2:6,
	b_rsvd1:2;
	
} AUDIO_PLL_1_M14B0_T;

typedef struct
{
	UINT8
	apll_fcw_1:8;
	
} AUDIO_PLL_2_M14B0_T;

typedef struct
{
	UINT8
	apll_fcw_0:8;
	
} AUDIO_PLL_3_M14B0_T;

typedef struct
{
	UINT8
	apll_cvs:2,		// 1,0
	apll_cvl:2,		// 3,2
	apll_ci:3,
	b_rsvd1:1;
	
} AUDIO_PLL_4_M14B0_T;

typedef struct
{
	UINT8
	aad_dco_resetb:1,		// 0,0
	aad_dco_rtest:1,		// 1,1
	aad_adc_pdb:1,		// 2,2
	aad_adc_selref:2,
	b_rsvd1:3;
	
} AFE_AAD_7_M14B0_T;

typedef struct
{
	UINT8
	aad_dco_fcw_2:6,
	b_rsvd1:2;
	
} AFE_AAD_8_M14B0_T;

typedef struct
{
	UINT8
	aad_dco_fcw_1:8;
	
} AFE_AAD_9_M14B0_T;

typedef struct
{
	UINT8
	aad_dco_fcw_0:8;
	
} AFE_AAD_10_M14B0_T;

typedef struct
{
	UINT8
	aad_spll_m:2,		// 1,0
	aad_dco_lpfon:2,
	b_rsvd1:4;
	
} AFE_AAD_11_M14B0_T;

typedef struct
{
	UINT8
	aad_spll_n:6,
	b_rsvd1:2;
	
} AFE_AAD_12_M14B0_T;

typedef struct
{
	UINT8
	aad_spll_ci:3,		// 2,0
	aad_spll_od:2,
	b_rsvd1:3;
	
} AFE_AAD_13_M14B0_T;

typedef struct
{
	UINT8
	aad_spllclk_test:1,		// 0,0
	aad_spll_pdb:1,		// 1,1
	aad_spll_sel:1,		// 2,2
	aad_spll_cvs:2,		// 4,3
	aad_spll_cvl:2,
	b_rsvd1:1;
	
} AFE_AAD_14_M14B0_T;

typedef struct
{
	UINT8
	bf_rsvd0:1,
	aad_fs02clk_sel:2,		// 2,1
	aad_fs01clk_sel:2,		// 4,3
	aad_fs00clk_sel:1,		// 5,5
	aad_adcclk_test:1,
	b_rsvd1:1;
	
} AFE_AAD_15_M14B0_T;

typedef struct
{
	UINT8
	apll_ibw:1,		// 0,0
	apll_udex:5,		// 5,1
	apll_pre_fd:2;
	
} AUDIO_PLL_5_M14B0_T;

typedef struct
{
	UINT8
	apll_nsc:4,		// 3,0
	apll_dco_g:3,
	b_rsvd1:1;
	
} AUDIO_PLL_6_M14B0_T;

typedef struct
{
	UINT8
	apll_m:5,
	b_rsvd1:3;
	
} AUDIO_PLL_7_M14B0_T;

typedef struct
{
	UINT8
	apll_npc:6,
	b_rsvd1:2;
	
} AUDIO_PLL_8_M14B0_T;

typedef struct
{
	UINT8
	apll_msex_1:1,
	b_rsvd1:7;
	
} AUDIO_PLL_9_M14B0_T;

typedef struct
{
	UINT8
	apll_msex_0:8;
	
} AUDIO_PLL_10_M14B0_T;

typedef struct
{
	UINT8
	apll_mode:3,		// 2,0
	apll_dco_rom_test:1,		// 3,3
	apll_dco_resetb:1,		// 4,4
	apll_dco_lpf:2,
	b_rsvd1:1;
	
} AUDIO_PLL_11_M14B0_T;

typedef struct
{
	UINT8
	aad_spll_m:5,		// 4,0
	aad_spll_mode:3;
	
} AFE_AAD_16_M14B0_T;

typedef struct
{
	UINT8
	aad_spll_nsc:4,		// 3,0
	aad_spll_ibw:1,
	b_rsvd1:3;
	
} AFE_AAD_17_M14B0_T;

typedef struct
{
	UINT8
	aad_spll_udex:5,
	b_rsvd1:3;
	
} AFE_AAD_18_M14B0_T;

typedef struct
{
	UINT8
	aad_spll_msex_1:1,
	b_rsvd1:7;
	
} AFE_AAD_19_M14B0_T;

typedef struct
{
	UINT8
	aad_spll_msex_0:8;
	
} AFE_AAD_20_M14B0_T;

typedef struct
{
	UINT8
	aad_spll_pre_fd:2,		// 1,0
	aad_spll_dco_g:3,
	b_rsvd1:3;
	
} AFE_AAD_21_M14B0_T;

typedef struct
{
	UINT8
	auad_ccon:3,
	b_rsvd1:5;
	
} AFE_ACODEC_0_M14B0_T;

typedef struct
{
	UINT8
	auad_ch_sel:3,		// 2,0
	auad_gcon:3,
	b_rsvd1:2;
	
} AFE_ACODEC_1_M14B0_T;

typedef struct
{
	UINT8
	bf_rsvd0:6,
	auad_pdb_in:1,
	b_rsvd1:1;
	
} AFE_ACODEC_3_M14B0_T;

typedef struct
{
	UINT8
	dem0:2,		// 1,0
	mutec:2,
	b_rsvd1:4;
	
} ACODEC_11_M14B0_T;

typedef struct
{
	UINT8
	test0:2,		// 1,0
	dif1:2,		// 3,2
	dif0:2,
	b_rsvd1:2;
	
} ACODEC_12_M14B0_T;

typedef struct
{
	UINT8
	out_sel:2,		// 1,0
	sgm_zero_sel:2,		// 3,2
	test1:2,
	b_rsvd1:2;
	
} ACODEC_13_M14B0_T;

typedef struct
{
	UINT8
	dac0_vol_con_1:6,
	b_rsvd1:2;
	
} ACODEC_14_M14B0_T;

typedef struct
{
	UINT8
	dac0_vol_con_0:8;
	
} ACODEC_15_M14B0_T;

typedef struct
{
	UINT8
	dac0_rate_cont_1:1,
	b_rsvd1:7;
	
} ACODEC_16_M14B0_T;

typedef struct
{
	UINT8
	dac0_rate_cont_0:8;
	
} ACODEC_17_M14B0_T;

typedef struct
{
	UINT8
	dac0_rate_cont_mute_1:1,
	b_rsvd1:7;
	
} ACODEC_18_M14B0_T;

typedef struct
{
	UINT8
	dac0_rate_cont_mute_0:8;
	
} ACODEC_19_M14B0_T;

typedef struct
{
	UINT8
	dac0_dc_setup_byps:1,		// 0,0
	dac0_pop_dc_on_control:1,		// 1,1
	dac0_mute_ena:1,		// 2,2
	dac0_dc_setup_cont:1,
	b_rsvd1:4;
	
} ACODEC_20_M14B0_T;

typedef struct
{
	UINT8
	dac0_pop_con_rate_1:6,
	b_rsvd1:2;
	
} ACODEC_21_M14B0_T;

typedef struct
{
	UINT8
	dac0_pop_con_rate_0:8;
	
} ACODEC_22_M14B0_T;

typedef struct
{
	UINT8
	dac1_vol_con_1:6,
	b_rsvd1:2;
	
} ACODEC_23_M14B0_T;

typedef struct
{
	UINT8
	dac1_vol_con_0:8;
	
} ACODEC_24_M14B0_T;

typedef struct
{
	UINT8
	dac1_rate_cont_1:1,
	b_rsvd1:7;
	
} ACODEC_25_M14B0_T;

typedef struct
{
	UINT8
	dac1_rate_cont_0:8;
	
} ACODEC_26_M14B0_T;

typedef struct
{
	UINT8
	dac1_rate_cont_mute_1:1,
	b_rsvd1:7;
	
} ACODEC_27_M14B0_T;

typedef struct
{
	UINT8
	dac1_rate_cont_mute_0:8;
	
} ACODEC_28_M14B0_T;

typedef struct
{
	UINT8
	dac1_dc_setup_byps:1,		// 0,0
	dac1_pop_dc_on_control:1,		// 1,1
	dac1_mute_ena:1,		// 2,2
	dac1_dc_setup_cont:1,
	b_rsvd1:4;
	
} ACODEC_29_M14B0_T;

typedef struct
{
	UINT8
	dac1_pop_con_rate_1:6,
	b_rsvd1:2;
	
} ACODEC_30_M14B0_T;

typedef struct
{
	UINT8
	dac1_pop_con_rate_0:8;
	
} ACODEC_31_M14B0_T;

typedef struct
{
	UINT8
	lrn_invert:1,		// 0,0
	sclk_invert:1,		// 1,1
	dif:2,		// 3,2
	dac_lrn_invert:1,		// 4,4
	dac_sclk_invert:1,		// 5,5
	dac_pop_invert:1,
	b_rsvd1:1;
	
} ACODEC_32_M14B0_T;

typedef struct
{
	UINT8
	pol_con:2,		// 1,0
	cont:2,
	b_rsvd1:4;
	
} ACODEC_42_M14B0_T;

typedef struct
{
	UINT8
	testinr:1,		// 0,0
	testinl:1,		// 1,1
	testr:1,		// 2,2
	testl:1,		// 3,3
	dig_sel:2,		// 5,4
	twos_com:1,
	b_rsvd1:1;
	
} ACODEC_43_M14B0_T;

typedef struct
{
	UINT8
	ladc_vol_con_1:6,
	b_rsvd1:2;
	
} ACODEC_44_M14B0_T;

typedef struct
{
	UINT8
	ladc_vol_con_0:8;
	
} ACODEC_45_M14B0_T;

typedef struct
{
	UINT8
	ladc_rate_cont_1:1,
	b_rsvd1:7;
	
} ACODEC_46_M14B0_T;

typedef struct
{
	UINT8
	ladc_rate_cont_0:8;
	
} ACODEC_47_M14B0_T;

typedef struct
{
	UINT8
	ladc_rate_cont_mute_1:1,
	b_rsvd1:7;
	
} ACODEC_48_M14B0_T;

typedef struct
{
	UINT8
	ladc_rate_cont_mute_0:8;
	
} ACODEC_49_M14B0_T;

typedef struct
{
	UINT8
	bf_rsvd0:2,
	ladc_mute_ena:1,
	b_rsvd1:5;
	
} ACODEC_50_M14B0_T;

typedef struct
{
	UINT8
	codec_loop_back:1,
	b_rsvd1:7;
	
} ACODEC_58_M14B0_T;

typedef struct
{
	UINT8
	f64fs_clk_sel:1,
	b_rsvd1:7;
	
} ACODEC_71_M14B0_T;

typedef struct
{
	UINT8
	codec_bias_pdb_in:1,		// 0,0
	auad_pdb_passive_in:1,		// 1,1
	auad_pdb_int_res_bias_in:1,		// 2,2
	auad_pdb_f_amp_in:1,
	b_rsvd1:4;
	
} ACODEC_72_M14B0_T;

typedef struct
{
	UINT8
	auda_pdb_scf_ch2:1,		// 0,0
	auda_pdb_scf_ch1:1,		// 1,1
	auda_pdb_ref_ch2:1,		// 2,2
	auda_pdb_ref_ch1:1,		// 3,3
	auda_pdb_out_ch2:1,		// 4,4
	auda_pdb_out_ch1:1,		// 5,5
	auda_pdb_dsc_ch2:1,		// 6,6
	auda_pdb_dsc_ch1:1;
	
} ACODEC_73_M14B0_T;


typedef struct {
	M14B_VERSION_0_M14B0_T			m14b_version_0;	 // slave/reg addr = 0x10/0x00
	HOSTIF_CONTROL_0_M14B0_T			hostif_control_0;	 // slave/reg addr = 0x10/0x01
	M14B_HOSTIF_INTR_0_M14B0_T			m14b_hostif_intr_0;	 // slave/reg addr = 0x10/0x02
	M14B_HOSTIF_INTR_EN_0_M14B0_T			m14b_hostif_intr_en_0;	 // slave/reg addr = 0x10/0x03
	TOP_CONTROL_0_M14B0_T			top_control_0;	 // slave/reg addr = 0x10/0x04
	TOP_CONTROL_1_M14B0_T			top_control_1;	 // slave/reg addr = 0x10/0x05
	TOP_CONTROL_2_M14B0_T			top_control_2;	 // slave/reg addr = 0x10/0x06
	SOFT_RESET_0_M14B0_T			soft_reset_0;	 // slave/reg addr = 0x10/0x07
	SOFT_RESET_1_M14B0_T			soft_reset_1;	 // slave/reg addr = 0x10/0x0B
	SOFT_RESET_2_M14B0_T			soft_reset_2;	 // slave/reg addr = 0x10/0x0C
	SOFT_RESET_3_M14B0_T			soft_reset_3;	 // slave/reg addr = 0x10/0x0E
	SOFT_RESET_4_M14B0_T			soft_reset_4;	 // slave/reg addr = 0x10/0x0F
	SOFT_RESET_5_M14B0_T			soft_reset_5;	 // slave/reg addr = 0x10/0x10
	SOFT_RESET_6_M14B0_T			soft_reset_6;	 // slave/reg addr = 0x10/0x11
	SOFT_RESET_7_M14B0_T			soft_reset_7;	 // slave/reg addr = 0x10/0x12
	SOFT_RESET_8_M14B0_T			soft_reset_8;	 // slave/reg addr = 0x10/0x13
	SOFT_RESET_9_M14B0_T			soft_reset_9;	 // slave/reg addr = 0x10/0x14
	SOFT_RESET_10_M14B0_T			soft_reset_10;	 // slave/reg addr = 0x10/0x15
	SOFT_RESET_11_M14B0_T			soft_reset_11;	 // slave/reg addr = 0x10/0x16
	SOFT_RESET_12_M14B0_T			soft_reset_12;	 // slave/reg addr = 0x10/0x17
	SOFT_RESET_13_M14B0_T			soft_reset_13;	 // slave/reg addr = 0x10/0x18
	CLOCK_CONTROL_0_M14B0_T			clock_control_0;	 // slave/reg addr = 0x10/0x19
	CLOCK_CONTROL_1_M14B0_T			clock_control_1;	 // slave/reg addr = 0x10/0x1B
	AUDIO_DTO_0_M14B0_T			audio_dto_0;	 // slave/reg addr = 0x10/0x1C
	AUDIO_DTO_1_M14B0_T			audio_dto_1;	 // slave/reg addr = 0x10/0x1D
	AUDIO_DTO_2_M14B0_T			audio_dto_2;	 // slave/reg addr = 0x10/0x1E
	AUDIO_DTO_3_M14B0_T			audio_dto_3;	 // slave/reg addr = 0x10/0x1F
	AUDIO_DTO_4_M14B0_T			audio_dto_4;	 // slave/reg addr = 0x10/0x20
	AUDIO_DTO_5_M14B0_T			audio_dto_5;	 // slave/reg addr = 0x10/0x21
	AUDIO_DTO_6_M14B0_T			audio_dto_6;	 // slave/reg addr = 0x10/0x22
	AUDIO_DTO_7_M14B0_T			audio_dto_7;	 // slave/reg addr = 0x10/0x23
	AUDIO_DTO_8_M14B0_T			audio_dto_8;	 // slave/reg addr = 0x10/0x24
	DATA_BRIDGE_0_M14B0_T			data_bridge_0;	 // slave/reg addr = 0x10/0x25
	DATA_BRIDGE_1_M14B0_T			data_bridge_1;	 // slave/reg addr = 0x10/0x26
	SOFT_RESET_14_M14B0_T			soft_reset_14;	 // slave/reg addr = 0x10/0x3A
	SOFT_RESET_15_M14B0_T			soft_reset_15;	 // slave/reg addr = 0x10/0x3B
	DATA_BRIDGE_2_M14B0_T			data_bridge_2;	 // slave/reg addr = 0x10/0x3C
	DATA_BRIDGE_3_M14B0_T			data_bridge_3;	 // slave/reg addr = 0x10/0x3E
	DATA_BRIDGE_4_M14B0_T			data_bridge_4;	 // slave/reg addr = 0x10/0x40
	DATA_BRIDGE_5_M14B0_T			data_bridge_5;	 // slave/reg addr = 0x10/0x41
	DATA_BRIDGE_6_M14B0_T			data_bridge_6;	 // slave/reg addr = 0x10/0x42
	DATA_BRIDGE_7_M14B0_T			data_bridge_7;	 // slave/reg addr = 0x10/0x43
	DATA_BRIDGE_8_M14B0_T			data_bridge_8;	 // slave/reg addr = 0x10/0x44
	DATA_BRIDGE_9_M14B0_T			data_bridge_9;	 // slave/reg addr = 0x10/0x45
	BBDEMOD_CONTROL_0_M14B0_T			bbdemod_control_0;	 // slave/reg addr = 0x10/0x46
	CLOCK_CONTROL_2_M14B0_T			clock_control_2;	 // slave/reg addr = 0x10/0xFF
	HSLVDSTX0_0_M14B0_T			hslvdstx0_0;	 // slave/reg addr = 0x11/0x00
	HSLVDSTX0_1_M14B0_T			hslvdstx0_1;	 // slave/reg addr = 0x11/0x01
	HSLVDSTX0_2_M14B0_T			hslvdstx0_2;	 // slave/reg addr = 0x11/0x02
	HSLVDSTX0_3_M14B0_T			hslvdstx0_3;	 // slave/reg addr = 0x11/0x03
	HSLVDSTX0_4_M14B0_T			hslvdstx0_4;	 // slave/reg addr = 0x11/0x04
	HSLVDSTX0_5_M14B0_T			hslvdstx0_5;	 // slave/reg addr = 0x11/0x05
	HSLVDSTX0_6_M14B0_T			hslvdstx0_6;	 // slave/reg addr = 0x11/0x06
	GBB_AFE_0_M14B0_T			gbb_afe_0;	 // slave/reg addr = 0x12/0x00
	GBB_0_M14B0_T			gbb_0;	 // slave/reg addr = 0x12/0x01
	ABB_0_M14B0_T			abb_0;	 // slave/reg addr = 0x12/0x02
	ABB_1_M14B0_T			abb_1;	 // slave/reg addr = 0x12/0x03
	DMD_GBBPLL_0_M14B0_T			dmd_gbbpll_0;	 // slave/reg addr = 0x12/0x04
	DMD_GBBPLL_1_M14B0_T			dmd_gbbpll_1;	 // slave/reg addr = 0x12/0x05
	DMD_GBBPLL_2_M14B0_T			dmd_gbbpll_2;	 // slave/reg addr = 0x12/0x06
	DMD_GBBPLL_3_M14B0_T			dmd_gbbpll_3;	 // slave/reg addr = 0x12/0x07
	DMD_ABBPLL_0_M14B0_T			dmd_abbpll_0;	 // slave/reg addr = 0x12/0x08
	DMD_ABBPLL_1_M14B0_T			dmd_abbpll_1;	 // slave/reg addr = 0x12/0x09
	DMD_ABBPLL_2_M14B0_T			dmd_abbpll_2;	 // slave/reg addr = 0x12/0x0A
	DMD_ABBPLL_3_M14B0_T			dmd_abbpll_3;	 // slave/reg addr = 0x12/0x0B
	DMD_ABBPLL_4_M14B0_T			dmd_abbpll_4;	 // slave/reg addr = 0x12/0x0C
	DMD_ADC_0_M14B0_T			dmd_adc_0;	 // slave/reg addr = 0x12/0x10
	DMD_ADC_1_M14B0_T			dmd_adc_1;	 // slave/reg addr = 0x12/0x11
	DMD_ADC_2_M14B0_T			dmd_adc_2;	 // slave/reg addr = 0x12/0x12
	DMD_SIF_0_M14B0_T			dmd_sif_0;	 // slave/reg addr = 0x12/0x13
	DMD_SIF_1_M14B0_T			dmd_sif_1;	 // slave/reg addr = 0x12/0x14
	ABB_2_M14B0_T			abb_2;	 // slave/reg addr = 0x12/0x15
	ABB_3_M14B0_T			abb_3;	 // slave/reg addr = 0x12/0x16
	AFE_CVBS_0_M14B0_T			afe_cvbs_0;	 // slave/reg addr = 0x13/0x00
	AFE_CVBS_1_M14B0_T			afe_cvbs_1;	 // slave/reg addr = 0x13/0x01
	AFE_CVBS_2_M14B0_T			afe_cvbs_2;	 // slave/reg addr = 0x13/0x02
	AFE_CVBS_3_M14B0_T			afe_cvbs_3;	 // slave/reg addr = 0x13/0x03
	AFE_VBUF_0_M14B0_T			afe_vbuf_0;	 // slave/reg addr = 0x13/0x04
	AFE_VBUF_1_M14B0_T			afe_vbuf_1;	 // slave/reg addr = 0x13/0x05
	AFE_VDAC_0_M14B0_T			afe_vdac_0;	 // slave/reg addr = 0x13/0x06
	AFE_VDAC_1_M14B0_T			afe_vdac_1;	 // slave/reg addr = 0x13/0x07
	MAIN_PLL_0_M14B0_T			main_pll_0;	 // slave/reg addr = 0x13/0x08
	MAIN_PLL_1_M14B0_T			main_pll_1;	 // slave/reg addr = 0x13/0x09
	MAIN_PLL_2_M14B0_T			main_pll_2;	 // slave/reg addr = 0x13/0x0A
	MAIN_PLL_3_M14B0_T			main_pll_3;	 // slave/reg addr = 0x13/0x0B
	MAIN_PLL_4_M14B0_T			main_pll_4;	 // slave/reg addr = 0x13/0x0C
	AFE_VBUF_2_M14B0_T			afe_vbuf_2;	 // slave/reg addr = 0x13/0x0D
	AFE_VBUF_3_M14B0_T			afe_vbuf_3;	 // slave/reg addr = 0x13/0x0E
	AFE_VBUF_4_M14B0_T			afe_vbuf_4;	 // slave/reg addr = 0x13/0x10
	AFE_VDAC_2_M14B0_T			afe_vdac_2;	 // slave/reg addr = 0x13/0x11
	MAIN_PLL_5_M14B0_T			main_pll_5;	 // slave/reg addr = 0x13/0x12
	AFE_CVBS_4_M14B0_T			afe_cvbs_4;	 // slave/reg addr = 0x13/0x13
	AFE_CVBS_5_M14B0_T			afe_cvbs_5;	 // slave/reg addr = 0x13/0x14
	AFE_CVBS_6_M14B0_T			afe_cvbs_6;	 // slave/reg addr = 0x13/0x15
	GPIO_0_M14B0_T			gpio_0;	 // slave/reg addr = 0x14/0x00
	GPIO_1_M14B0_T			gpio_1;	 // slave/reg addr = 0x14/0x01
	GPIO_2_M14B0_T			gpio_2;	 // slave/reg addr = 0x14/0x10
	GPIO_3_M14B0_T			gpio_3;	 // slave/reg addr = 0x14/0x11
	GPIO_4_M14B0_T			gpio_4;	 // slave/reg addr = 0x14/0x12
	GPIO_5_M14B0_T			gpio_5;	 // slave/reg addr = 0x14/0x13
	GPIO_6_M14B0_T			gpio_6;	 // slave/reg addr = 0x14/0x14
	GPIO_7_M14B0_T			gpio_7;	 // slave/reg addr = 0x14/0x15
	GPIO_8_M14B0_T			gpio_8;	 // slave/reg addr = 0x14/0x16
	GPIO_9_M14B0_T			gpio_9;	 // slave/reg addr = 0x14/0x17
	GPIO_10_M14B0_T			gpio_10;	 // slave/reg addr = 0x14/0x18
	GPIO_11_M14B0_T			gpio_11;	 // slave/reg addr = 0x14/0x19
	GPIO_12_M14B0_T			gpio_12;	 // slave/reg addr = 0x14/0x1A
	GPIO_13_M14B0_T			gpio_13;	 // slave/reg addr = 0x14/0x1B
	GPIO_14_M14B0_T			gpio_14;	 // slave/reg addr = 0x14/0x1C
	GPIO_15_M14B0_T			gpio_15;	 // slave/reg addr = 0x14/0x1D
	GPIO_16_M14B0_T			gpio_16;	 // slave/reg addr = 0x14/0x1E
	GPIO_17_M14B0_T			gpio_17;	 // slave/reg addr = 0x14/0x1F
	GPIO_18_M14B0_T			gpio_18;	 // slave/reg addr = 0x14/0x20
	GPIO_19_M14B0_T			gpio_19;	 // slave/reg addr = 0x14/0x21
	M14B_3CH_INTR_0_M14B0_T			m14b_3ch_intr_0;	 // slave/reg addr = 0x1A/0x00
	M14B_3CH_INTR_1_M14B0_T			m14b_3ch_intr_1;	 // slave/reg addr = 0x1A/0x01
	M14B_3CH_INTR_EN_0_M14B0_T			m14b_3ch_intr_en_0;	 // slave/reg addr = 0x1A/0x02
	M14B_3CH_INTR_EN_1_M14B0_T			m14b_3ch_intr_en_1;	 // slave/reg addr = 0x1A/0x03
	LLPLL_0_M14B0_T			llpll_0;	 // slave/reg addr = 0x1A/0x04
	LLPLL_1_M14B0_T			llpll_1;	 // slave/reg addr = 0x1A/0x05
	LLPLL_2_M14B0_T			llpll_2;	 // slave/reg addr = 0x1A/0x06
	LLPLL_3_M14B0_T			llpll_3;	 // slave/reg addr = 0x1A/0x07
	LLPLL_4_M14B0_T			llpll_4;	 // slave/reg addr = 0x1A/0x08
	LLPLL_5_M14B0_T			llpll_5;	 // slave/reg addr = 0x1A/0x09
	LLPLL_6_M14B0_T			llpll_6;	 // slave/reg addr = 0x1A/0x0A
	LLPLL_7_M14B0_T			llpll_7;	 // slave/reg addr = 0x1A/0x0B
	LLPLL_8_M14B0_T			llpll_8;	 // slave/reg addr = 0x1A/0x0C
	LLPLL_9_M14B0_T			llpll_9;	 // slave/reg addr = 0x1A/0x0D
	LLPLL_10_M14B0_T			llpll_10;	 // slave/reg addr = 0x1A/0x0E
	LLPLL_11_M14B0_T			llpll_11;	 // slave/reg addr = 0x1A/0x0F
	LLPLL_12_M14B0_T			llpll_12;	 // slave/reg addr = 0x1A/0x10
	LLPLL_13_M14B0_T			llpll_13;	 // slave/reg addr = 0x1A/0x11
	LLPLL_14_M14B0_T			llpll_14;	 // slave/reg addr = 0x1A/0x12
	LLPLL_15_M14B0_T			llpll_15;	 // slave/reg addr = 0x1A/0x13
	LLPLL_16_M14B0_T			llpll_16;	 // slave/reg addr = 0x1A/0x14
	LLPLL_17_M14B0_T			llpll_17;	 // slave/reg addr = 0x1A/0x15
	LLPLL_18_M14B0_T			llpll_18;	 // slave/reg addr = 0x1A/0x16
	LLPLL_19_M14B0_T			llpll_19;	 // slave/reg addr = 0x1A/0x17
	LLPLL_20_M14B0_T			llpll_20;	 // slave/reg addr = 0x1A/0x18
	LLPLL_21_M14B0_T			llpll_21;	 // slave/reg addr = 0x1A/0x19
	LLPLL_22_M14B0_T			llpll_22;	 // slave/reg addr = 0x1A/0x1A
	LLPLL_23_M14B0_T			llpll_23;	 // slave/reg addr = 0x1A/0x1B
	LLPLL_24_M14B0_T			llpll_24;	 // slave/reg addr = 0x1A/0x1C
	LLPLL_25_M14B0_T			llpll_25;	 // slave/reg addr = 0x1A/0x1D
	LLPLL_26_M14B0_T			llpll_26;	 // slave/reg addr = 0x1A/0x1E
	LLPLL_27_M14B0_T			llpll_27;	 // slave/reg addr = 0x1A/0x1F
	AFE_3CH_0_M14B0_T			afe_3ch_0;	 // slave/reg addr = 0x1A/0x20
	AFE_3CH_1_M14B0_T			afe_3ch_1;	 // slave/reg addr = 0x1A/0x21
	AFE_3CH_2_M14B0_T			afe_3ch_2;	 // slave/reg addr = 0x1A/0x22
	AFE_3CH_3_M14B0_T			afe_3ch_3;	 // slave/reg addr = 0x1A/0x23
	AFE_3CH_4_M14B0_T			afe_3ch_4;	 // slave/reg addr = 0x1A/0x24
	AFE_3CH_5_M14B0_T			afe_3ch_5;	 // slave/reg addr = 0x1A/0x25
	AFE_3CH_6_M14B0_T			afe_3ch_6;	 // slave/reg addr = 0x1A/0x26
	AFE_3CH_7_M14B0_T			afe_3ch_7;	 // slave/reg addr = 0x1A/0x27
	ADC_DIG_0_M14B0_T			adc_dig_0;	 // slave/reg addr = 0x1A/0x28
	ADC_DIG_1_M14B0_T			adc_dig_1;	 // slave/reg addr = 0x1A/0x29
	ADC_DIG_2_M14B0_T			adc_dig_2;	 // slave/reg addr = 0x1A/0x2A
	ADC_DIG_3_M14B0_T			adc_dig_3;	 // slave/reg addr = 0x1A/0x2B
	ADC_DIG_4_M14B0_T			adc_dig_4;	 // slave/reg addr = 0x1A/0x2C
	ADC_DIG_5_M14B0_T			adc_dig_5;	 // slave/reg addr = 0x1A/0x2D
	ADC_DIG_6_M14B0_T			adc_dig_6;	 // slave/reg addr = 0x1A/0x2E
	ADC_DIG_7_M14B0_T			adc_dig_7;	 // slave/reg addr = 0x1A/0x2F
	ADC_DIG_8_M14B0_T			adc_dig_8;	 // slave/reg addr = 0x1A/0x30
	ADC_DIG_9_M14B0_T			adc_dig_9;	 // slave/reg addr = 0x1A/0x31
	ADC_DIG_10_M14B0_T			adc_dig_10;	 // slave/reg addr = 0x1A/0x32
	ADC_DIG_11_M14B0_T			adc_dig_11;	 // slave/reg addr = 0x1A/0x33
	ADC_DIG_12_M14B0_T			adc_dig_12;	 // slave/reg addr = 0x1A/0x34
	ADC_DIG_13_M14B0_T			adc_dig_13;	 // slave/reg addr = 0x1A/0x35
	ADC_DIG_14_M14B0_T			adc_dig_14;	 // slave/reg addr = 0x1A/0x36
	ADC_DIG_15_M14B0_T			adc_dig_15;	 // slave/reg addr = 0x1A/0x37
	ADC_DIG_16_M14B0_T			adc_dig_16;	 // slave/reg addr = 0x1A/0x38
	ADC_DIG_17_M14B0_T			adc_dig_17;	 // slave/reg addr = 0x1A/0x39
	ADC_DIG_18_M14B0_T			adc_dig_18;	 // slave/reg addr = 0x1A/0x3A
	ADC_DIG_19_M14B0_T			adc_dig_19;	 // slave/reg addr = 0x1A/0x3B
	ADC_DIG_20_M14B0_T			adc_dig_20;	 // slave/reg addr = 0x1A/0x3C
	ADC_DIG_21_M14B0_T			adc_dig_21;	 // slave/reg addr = 0x1A/0x3D
	ADC_DIG_22_M14B0_T			adc_dig_22;	 // slave/reg addr = 0x1A/0x3E
	ADC_DIG_23_M14B0_T			adc_dig_23;	 // slave/reg addr = 0x1A/0x3F
	ADC_DIG_24_M14B0_T			adc_dig_24;	 // slave/reg addr = 0x1A/0x40
	ADC_DIG_25_M14B0_T			adc_dig_25;	 // slave/reg addr = 0x1A/0x41
	ADC_DIG_26_M14B0_T			adc_dig_26;	 // slave/reg addr = 0x1A/0x42
	ADC_DIG_27_M14B0_T			adc_dig_27;	 // slave/reg addr = 0x1A/0x43
	ADC_DIG_28_M14B0_T			adc_dig_28;	 // slave/reg addr = 0x1A/0x44
	ADC_DIG_29_M14B0_T			adc_dig_29;	 // slave/reg addr = 0x1A/0x45
	ADC_DIG_30_M14B0_T			adc_dig_30;	 // slave/reg addr = 0x1A/0x46
	ADC_DIG_31_M14B0_T			adc_dig_31;	 // slave/reg addr = 0x1A/0x47
	ADC_DIG_32_M14B0_T			adc_dig_32;	 // slave/reg addr = 0x1A/0x48
	ADC_DIG_33_M14B0_T			adc_dig_33;	 // slave/reg addr = 0x1A/0x49
	ADC_DIG_34_M14B0_T			adc_dig_34;	 // slave/reg addr = 0x1A/0x4A
	ADC_DIG_35_M14B0_T			adc_dig_35;	 // slave/reg addr = 0x1A/0x4B
	ADC_DIG_36_M14B0_T			adc_dig_36;	 // slave/reg addr = 0x1A/0x4C
	ADC_DIG_37_M14B0_T			adc_dig_37;	 // slave/reg addr = 0x1A/0x4D
	ADC_DIG_38_M14B0_T			adc_dig_38;	 // slave/reg addr = 0x1A/0x4E
	ADC_DIG_39_M14B0_T			adc_dig_39;	 // slave/reg addr = 0x1A/0x4F
	ADC_DIG_40_M14B0_T			adc_dig_40;	 // slave/reg addr = 0x1A/0x50
	ADC_DIG_41_M14B0_T			adc_dig_41;	 // slave/reg addr = 0x1A/0x51
	ADC_DIG_42_M14B0_T			adc_dig_42;	 // slave/reg addr = 0x1A/0x52
	ADC_DIG_43_M14B0_T			adc_dig_43;	 // slave/reg addr = 0x1A/0x53
	ADC_DIG_44_M14B0_T			adc_dig_44;	 // slave/reg addr = 0x1A/0x54
	ADC_DIG_45_M14B0_T			adc_dig_45;	 // slave/reg addr = 0x1A/0x55
	ADC_DIG_46_M14B0_T			adc_dig_46;	 // slave/reg addr = 0x1A/0x56
	ADC_DIG_47_M14B0_T			adc_dig_47;	 // slave/reg addr = 0x1A/0x57
	ADC_DIG_48_M14B0_T			adc_dig_48;	 // slave/reg addr = 0x1A/0x58
	ADC_DIG_49_M14B0_T			adc_dig_49;	 // slave/reg addr = 0x1A/0x59
	ADC_DIG_50_M14B0_T			adc_dig_50;	 // slave/reg addr = 0x1A/0x5A
	ADC_DIG_51_M14B0_T			adc_dig_51;	 // slave/reg addr = 0x1A/0x5B
	ADC_DIG_52_M14B0_T			adc_dig_52;	 // slave/reg addr = 0x1A/0x5C
	ADC_DIG_53_M14B0_T			adc_dig_53;	 // slave/reg addr = 0x1A/0x5D
	ADC_DIG_54_M14B0_T			adc_dig_54;	 // slave/reg addr = 0x1A/0x5E
	ADC_DIG_55_M14B0_T			adc_dig_55;	 // slave/reg addr = 0x1A/0x5F
	ADC_DIG_56_M14B0_T			adc_dig_56;	 // slave/reg addr = 0x1A/0x60
	ADC_DIG_57_M14B0_T			adc_dig_57;	 // slave/reg addr = 0x1A/0x61
	ADC_DIG_58_M14B0_T			adc_dig_58;	 // slave/reg addr = 0x1A/0x62
	ADC_DIG_59_M14B0_T			adc_dig_59;	 // slave/reg addr = 0x1A/0x63
	ADC_DIG_60_M14B0_T			adc_dig_60;	 // slave/reg addr = 0x1A/0x64
	ADC_DIG_61_M14B0_T			adc_dig_61;	 // slave/reg addr = 0x1A/0x65
	ADC_DIG_62_M14B0_T			adc_dig_62;	 // slave/reg addr = 0x1A/0x66
	ADC_DIG_63_M14B0_T			adc_dig_63;	 // slave/reg addr = 0x1A/0x67
	ADC_DIG_64_M14B0_T			adc_dig_64;	 // slave/reg addr = 0x1A/0x68
	ADC_DIG_65_M14B0_T			adc_dig_65;	 // slave/reg addr = 0x1A/0x69
	ADC_DIG_66_M14B0_T			adc_dig_66;	 // slave/reg addr = 0x1A/0x6A
	ADC_DIG_67_M14B0_T			adc_dig_67;	 // slave/reg addr = 0x1A/0x6B
	ADC_DIG_68_M14B0_T			adc_dig_68;	 // slave/reg addr = 0x1A/0x6C
	ADC_DIG_69_M14B0_T			adc_dig_69;	 // slave/reg addr = 0x1A/0x6D
	ADC_DIG_70_M14B0_T			adc_dig_70;	 // slave/reg addr = 0x1A/0x6E
	ADC_DIG_71_M14B0_T			adc_dig_71;	 // slave/reg addr = 0x1A/0x6F
	ADC_DIG_72_M14B0_T			adc_dig_72;	 // slave/reg addr = 0x1A/0x70
	ADC_DIG_73_M14B0_T			adc_dig_73;	 // slave/reg addr = 0x1A/0x71
	ADC_DIG_74_M14B0_T			adc_dig_74;	 // slave/reg addr = 0x1A/0x72
	ADC_DIG_75_M14B0_T			adc_dig_75;	 // slave/reg addr = 0x1A/0x73
	ADC_DIG_76_M14B0_T			adc_dig_76;	 // slave/reg addr = 0x1A/0x74
	ADC_DIG_77_M14B0_T			adc_dig_77;	 // slave/reg addr = 0x1A/0x75
	ADC_DIG_78_M14B0_T			adc_dig_78;	 // slave/reg addr = 0x1A/0x76
	ADC_DIG_79_M14B0_T			adc_dig_79;	 // slave/reg addr = 0x1A/0x77
	ADC_DIG_80_M14B0_T			adc_dig_80;	 // slave/reg addr = 0x1A/0x78
	ADC_DIG_81_M14B0_T			adc_dig_81;	 // slave/reg addr = 0x1A/0x79
	ADC_DIG_82_M14B0_T			adc_dig_82;	 // slave/reg addr = 0x1A/0x7A
	ADC_DIG_83_M14B0_T			adc_dig_83;	 // slave/reg addr = 0x1A/0x7B
	ADC_DIG_84_M14B0_T			adc_dig_84;	 // slave/reg addr = 0x1A/0x7C
	ADC_DIG_85_M14B0_T			adc_dig_85;	 // slave/reg addr = 0x1A/0x7D
	ADC_DIG_86_M14B0_T			adc_dig_86;	 // slave/reg addr = 0x1A/0x7E
	ADC_DIG_87_M14B0_T			adc_dig_87;	 // slave/reg addr = 0x1A/0x7F
	ADC_DIG_88_M14B0_T			adc_dig_88;	 // slave/reg addr = 0x1A/0x80
	ADC_DIG_89_M14B0_T			adc_dig_89;	 // slave/reg addr = 0x1A/0x81
	ADC_DIG_90_M14B0_T			adc_dig_90;	 // slave/reg addr = 0x1A/0x82
	ADC_DIG_91_M14B0_T			adc_dig_91;	 // slave/reg addr = 0x1A/0x83
	ADC_DIG_92_M14B0_T			adc_dig_92;	 // slave/reg addr = 0x1A/0x84
	ADC_DIG_93_M14B0_T			adc_dig_93;	 // slave/reg addr = 0x1A/0x85
	ADC_DIG_94_M14B0_T			adc_dig_94;	 // slave/reg addr = 0x1A/0x86
	ADC_DIG_95_M14B0_T			adc_dig_95;	 // slave/reg addr = 0x1A/0x87
	ADC_DIG_96_M14B0_T			adc_dig_96;	 // slave/reg addr = 0x1A/0x88
	ADC_DIG_97_M14B0_T			adc_dig_97;	 // slave/reg addr = 0x1A/0x89
	ADC_DIG_98_M14B0_T			adc_dig_98;	 // slave/reg addr = 0x1A/0x8A
	ADC_DIG_99_M14B0_T			adc_dig_99;	 // slave/reg addr = 0x1A/0x8B
	ADC_DIG_100_M14B0_T			adc_dig_100;	 // slave/reg addr = 0x1A/0x8C
	ADC_DIG_101_M14B0_T			adc_dig_101;	 // slave/reg addr = 0x1A/0x8D
	ADC_DIG_102_M14B0_T			adc_dig_102;	 // slave/reg addr = 0x1A/0x8E
	ADC_DIG_103_M14B0_T			adc_dig_103;	 // slave/reg addr = 0x1A/0x8F
	ADC_DIG_104_M14B0_T			adc_dig_104;	 // slave/reg addr = 0x1A/0x90
	ADC_DIG_105_M14B0_T			adc_dig_105;	 // slave/reg addr = 0x1A/0x91
	ADC_DIG_106_M14B0_T			adc_dig_106;	 // slave/reg addr = 0x1A/0x92
	ADC_DIG_107_M14B0_T			adc_dig_107;	 // slave/reg addr = 0x1A/0x93
	ADC_DIG_108_M14B0_T			adc_dig_108;	 // slave/reg addr = 0x1A/0x94
	ADC_DIG_109_M14B0_T			adc_dig_109;	 // slave/reg addr = 0x1A/0x95
	ADC_DIG_110_M14B0_T			adc_dig_110;	 // slave/reg addr = 0x1A/0x96
	ADC_DIG_111_M14B0_T			adc_dig_111;	 // slave/reg addr = 0x1A/0x97
	ADC_DIG_112_M14B0_T			adc_dig_112;	 // slave/reg addr = 0x1A/0x98
	ADC_DIG_113_M14B0_T			adc_dig_113;	 // slave/reg addr = 0x1A/0x99
	ADC_DIG_114_M14B0_T			adc_dig_114;	 // slave/reg addr = 0x1A/0x9A
	ADC_DIG_115_M14B0_T			adc_dig_115;	 // slave/reg addr = 0x1A/0x9B
	ADC_DIG_116_M14B0_T			adc_dig_116;	 // slave/reg addr = 0x1A/0x9C
	ADC_DIG_117_M14B0_T			adc_dig_117;	 // slave/reg addr = 0x1A/0x9D
	ADC_DIG_118_M14B0_T			adc_dig_118;	 // slave/reg addr = 0x1A/0x9E
	ADC_DIG_119_M14B0_T			adc_dig_119;	 // slave/reg addr = 0x1A/0x9F
	ADC_DIG_120_M14B0_T			adc_dig_120;	 // slave/reg addr = 0x1A/0xA0
	ADC_DIG_121_M14B0_T			adc_dig_121;	 // slave/reg addr = 0x1A/0xA1
	ADC_DIG_122_M14B0_T			adc_dig_122;	 // slave/reg addr = 0x1A/0xA2
	ADC_DIG_123_M14B0_T			adc_dig_123;	 // slave/reg addr = 0x1A/0xA3
	ADC_DIG_124_M14B0_T			adc_dig_124;	 // slave/reg addr = 0x1A/0xA4
	ADC_DIG_125_M14B0_T			adc_dig_125;	 // slave/reg addr = 0x1A/0xA5
	ADC_DIG_126_M14B0_T			adc_dig_126;	 // slave/reg addr = 0x1A/0xA6
	ADC_DIG_127_M14B0_T			adc_dig_127;	 // slave/reg addr = 0x1A/0xA7
	ADC_DIG_128_M14B0_T			adc_dig_128;	 // slave/reg addr = 0x1A/0xA8
	ADC_DIG_129_M14B0_T			adc_dig_129;	 // slave/reg addr = 0x1A/0xA9
	ADC_DIG_130_M14B0_T			adc_dig_130;	 // slave/reg addr = 0x1A/0xAA
	ADC_DIG_131_M14B0_T			adc_dig_131;	 // slave/reg addr = 0x1A/0xAB
	ADC_DIG_132_M14B0_T			adc_dig_132;	 // slave/reg addr = 0x1A/0xAC
	ADC_DIG_133_M14B0_T			adc_dig_133;	 // slave/reg addr = 0x1A/0xAD
	ADC_DIG_134_M14B0_T			adc_dig_134;	 // slave/reg addr = 0x1A/0xAE
	ADC_DIG_135_M14B0_T			adc_dig_135;	 // slave/reg addr = 0x1A/0xAF
	ADC_DIG_136_M14B0_T			adc_dig_136;	 // slave/reg addr = 0x1A/0xB0
	ADC_DIG_137_M14B0_T			adc_dig_137;	 // slave/reg addr = 0x1A/0xB1
	ADC_DIG_138_M14B0_T			adc_dig_138;	 // slave/reg addr = 0x1A/0xB2
	ADC_DIG_139_M14B0_T			adc_dig_139;	 // slave/reg addr = 0x1A/0xB3
	ADC_DIG_140_M14B0_T			adc_dig_140;	 // slave/reg addr = 0x1A/0xB4
	ADC_DIG_141_M14B0_T			adc_dig_141;	 // slave/reg addr = 0x1A/0xB5
	ADC_DIG_142_M14B0_T			adc_dig_142;	 // slave/reg addr = 0x1A/0xB6
	ADC_DIG_143_M14B0_T			adc_dig_143;	 // slave/reg addr = 0x1A/0xB7
	ADC_DIG_144_M14B0_T			adc_dig_144;	 // slave/reg addr = 0x1A/0xB8
	ADC_DIG_145_M14B0_T			adc_dig_145;	 // slave/reg addr = 0x1A/0xB9
	ADC_DIG_146_M14B0_T			adc_dig_146;	 // slave/reg addr = 0x1A/0xBA
	ADC_DIG_147_M14B0_T			adc_dig_147;	 // slave/reg addr = 0x1A/0xBB
	ADC_DIG_148_M14B0_T			adc_dig_148;	 // slave/reg addr = 0x1A/0xBC
	ADC_DIG_149_M14B0_T			adc_dig_149;	 // slave/reg addr = 0x1A/0xBD
	ADC_DIG_150_M14B0_T			adc_dig_150;	 // slave/reg addr = 0x1A/0xBE
	ADC_DIG_151_M14B0_T			adc_dig_151;	 // slave/reg addr = 0x1A/0xBF
	ADC_DIG_152_M14B0_T			adc_dig_152;	 // slave/reg addr = 0x1A/0xC0
	ADC_DIG_153_M14B0_T			adc_dig_153;	 // slave/reg addr = 0x1A/0xC1
	ADC_DIG_154_M14B0_T			adc_dig_154;	 // slave/reg addr = 0x1A/0xC2
	ADC_DIG_155_M14B0_T			adc_dig_155;	 // slave/reg addr = 0x1A/0xC3
	ADC_DIG_156_M14B0_T			adc_dig_156;	 // slave/reg addr = 0x1A/0xC4
	ADC_DIG_157_M14B0_T			adc_dig_157;	 // slave/reg addr = 0x1A/0xC5
	ADC_DIG_158_M14B0_T			adc_dig_158;	 // slave/reg addr = 0x1A/0xC6
	ADC_DIG_159_M14B0_T			adc_dig_159;	 // slave/reg addr = 0x1A/0xC7
	ADC_DIG_160_M14B0_T			adc_dig_160;	 // slave/reg addr = 0x1A/0xC8
	ADC_DIG_161_M14B0_T			adc_dig_161;	 // slave/reg addr = 0x1A/0xC9
	ADC_DIG_162_M14B0_T			adc_dig_162;	 // slave/reg addr = 0x1A/0xCA
	ADC_DIG_163_M14B0_T			adc_dig_163;	 // slave/reg addr = 0x1A/0xCB
	ADC_DIG_164_M14B0_T			adc_dig_164;	 // slave/reg addr = 0x1A/0xCC
	ADC_DIG_165_M14B0_T			adc_dig_165;	 // slave/reg addr = 0x1A/0xCD
	ADC_DIG_166_M14B0_T			adc_dig_166;	 // slave/reg addr = 0x1A/0xCE
	ADC_DIG_167_M14B0_T			adc_dig_167;	 // slave/reg addr = 0x1A/0xCF
	ADC_DIG_168_M14B0_T			adc_dig_168;	 // slave/reg addr = 0x1A/0xD0
	ADC_DIG_169_M14B0_T			adc_dig_169;	 // slave/reg addr = 0x1A/0xD1
	ADC_DIG_170_M14B0_T			adc_dig_170;	 // slave/reg addr = 0x1A/0xD2
	ADC_DIG_171_M14B0_T			adc_dig_171;	 // slave/reg addr = 0x1A/0xD3
	ADC_DIG_172_M14B0_T			adc_dig_172;	 // slave/reg addr = 0x1A/0xD4
	ADC_DIG_173_M14B0_T			adc_dig_173;	 // slave/reg addr = 0x1A/0xD5
	ADC_DIG_174_M14B0_T			adc_dig_174;	 // slave/reg addr = 0x1A/0xD6
	ADC_DIG_175_M14B0_T			adc_dig_175;	 // slave/reg addr = 0x1A/0xD7
	ADC_DIG_176_M14B0_T			adc_dig_176;	 // slave/reg addr = 0x1A/0xD8
	ADC_DIG_177_M14B0_T			adc_dig_177;	 // slave/reg addr = 0x1A/0xD9
	ADC_DIG_178_M14B0_T			adc_dig_178;	 // slave/reg addr = 0x1A/0xDA
	ADC_DIG_179_M14B0_T			adc_dig_179;	 // slave/reg addr = 0x1A/0xDB
	ADC_DIG_180_M14B0_T			adc_dig_180;	 // slave/reg addr = 0x1A/0xDC
	ADC_DIG_181_M14B0_T			adc_dig_181;	 // slave/reg addr = 0x1A/0xDD
	ADC_DIG_182_M14B0_T			adc_dig_182;	 // slave/reg addr = 0x1A/0xDE
	ADC_DIG_183_M14B0_T			adc_dig_183;	 // slave/reg addr = 0x1A/0xDF
	ADC_DIG_184_M14B0_T			adc_dig_184;	 // slave/reg addr = 0x1A/0xE0
	ADC_DIG_185_M14B0_T			adc_dig_185;	 // slave/reg addr = 0x1A/0xE1
	ADC_DIG_186_M14B0_T			adc_dig_186;	 // slave/reg addr = 0x1A/0xE2
	ADC_DIG_187_M14B0_T			adc_dig_187;	 // slave/reg addr = 0x1A/0xE3
	ADC_DIG_188_M14B0_T			adc_dig_188;	 // slave/reg addr = 0x1A/0xE4
	ADC_DIG_189_M14B0_T			adc_dig_189;	 // slave/reg addr = 0x1A/0xE5
	ADC_DIG_190_M14B0_T			adc_dig_190;	 // slave/reg addr = 0x1A/0xE6
	ADC_DIG_191_M14B0_T			adc_dig_191;	 // slave/reg addr = 0x1A/0xE7
	ADC_DIG_192_M14B0_T			adc_dig_192;	 // slave/reg addr = 0x1A/0xE8
	ADC_DIG_193_M14B0_T			adc_dig_193;	 // slave/reg addr = 0x1A/0xE9
	ADC_DIG_194_M14B0_T			adc_dig_194;	 // slave/reg addr = 0x1A/0xEA
	ADC_DIG_195_M14B0_T			adc_dig_195;	 // slave/reg addr = 0x1A/0xEB
	ADC_DIG_196_M14B0_T			adc_dig_196;	 // slave/reg addr = 0x1A/0xEC
	ADC_DIG_197_M14B0_T			adc_dig_197;	 // slave/reg addr = 0x1A/0xED
	ADC_DIG_198_M14B0_T			adc_dig_198;	 // slave/reg addr = 0x1A/0xEE
	ADC_DIG_199_M14B0_T			adc_dig_199;	 // slave/reg addr = 0x1A/0xEF
	ADC_DIG_200_M14B0_T			adc_dig_200;	 // slave/reg addr = 0x1A/0xF0
	ADC_DIG_201_M14B0_T			adc_dig_201;	 // slave/reg addr = 0x1A/0xF1
	ADC_DIG_202_M14B0_T			adc_dig_202;	 // slave/reg addr = 0x1A/0xF2
	ADC_DIG_203_M14B0_T			adc_dig_203;	 // slave/reg addr = 0x1A/0xF3
	ADC_DIG_204_M14B0_T			adc_dig_204;	 // slave/reg addr = 0x1A/0xF4
	ADC_DIG_205_M14B0_T			adc_dig_205;	 // slave/reg addr = 0x1A/0xF5
	ADC_DIG_206_M14B0_T			adc_dig_206;	 // slave/reg addr = 0x1A/0xF6
	ADC_DIG_207_M14B0_T			adc_dig_207;	 // slave/reg addr = 0x1A/0xF7
	ADC_DIG_208_M14B0_T			adc_dig_208;	 // slave/reg addr = 0x1A/0xF8
	ADC_DIG_209_M14B0_T			adc_dig_209;	 // slave/reg addr = 0x1A/0xF9
	ADC_DIG_210_M14B0_T			adc_dig_210;	 // slave/reg addr = 0x1A/0xFA
	ADC_DIG_211_M14B0_T			adc_dig_211;	 // slave/reg addr = 0x1A/0xFB
	ADC_DIG_212_M14B0_T			adc_dig_212;	 // slave/reg addr = 0x1A/0xFC
	ADC_DIG_213_M14B0_T			adc_dig_213;	 // slave/reg addr = 0x1A/0xFD
	ADC_DIG_214_M14B0_T			adc_dig_214;	 // slave/reg addr = 0x1A/0xFE
	ADC_DIG_215_M14B0_T			adc_dig_215;	 // slave/reg addr = 0x1A/0xFF
	ADC_DIG_216_M14B0_T			adc_dig_216;	 // slave/reg addr = 0x1B/0x00
	ADC_DIG_217_M14B0_T			adc_dig_217;	 // slave/reg addr = 0x1B/0x01
	ADC_DIG_218_M14B0_T			adc_dig_218;	 // slave/reg addr = 0x1B/0x02
	ADC_DIG_219_M14B0_T			adc_dig_219;	 // slave/reg addr = 0x1B/0x03
	ADC_DIG_220_M14B0_T			adc_dig_220;	 // slave/reg addr = 0x1B/0x04
	ADC_DIG_221_M14B0_T			adc_dig_221;	 // slave/reg addr = 0x1B/0x05
	ADC_DIG_222_M14B0_T			adc_dig_222;	 // slave/reg addr = 0x1B/0x06
	ADC_DIG_223_M14B0_T			adc_dig_223;	 // slave/reg addr = 0x1B/0x07
	ADC_DIG_224_M14B0_T			adc_dig_224;	 // slave/reg addr = 0x1B/0x08
	ADC_DIG_225_M14B0_T			adc_dig_225;	 // slave/reg addr = 0x1B/0x09
	ADC_DIG_226_M14B0_T			adc_dig_226;	 // slave/reg addr = 0x1B/0x0A
	ADC_DIG_227_M14B0_T			adc_dig_227;	 // slave/reg addr = 0x1B/0x0B
	ADC_DIG_228_M14B0_T			adc_dig_228;	 // slave/reg addr = 0x1B/0x0C
	ADC_DIG_229_M14B0_T			adc_dig_229;	 // slave/reg addr = 0x1B/0x0D
	ADC_DIG_230_M14B0_T			adc_dig_230;	 // slave/reg addr = 0x1B/0x0E
	ADC_DIG_231_M14B0_T			adc_dig_231;	 // slave/reg addr = 0x1B/0x0F
	ADC_DIG_232_M14B0_T			adc_dig_232;	 // slave/reg addr = 0x1B/0x10
	ADC_DIG_233_M14B0_T			adc_dig_233;	 // slave/reg addr = 0x1B/0x11
	ADC_DIG_234_M14B0_T			adc_dig_234;	 // slave/reg addr = 0x1B/0x12
	ADC_DIG_235_M14B0_T			adc_dig_235;	 // slave/reg addr = 0x1B/0x13
	ADC_DIG_236_M14B0_T			adc_dig_236;	 // slave/reg addr = 0x1B/0x14
	ADC_DIG_237_M14B0_T			adc_dig_237;	 // slave/reg addr = 0x1B/0x15
	ADC_DIG_238_M14B0_T			adc_dig_238;	 // slave/reg addr = 0x1B/0x16
	ADC_DIG_239_M14B0_T			adc_dig_239;	 // slave/reg addr = 0x1B/0x17
	ADC_DIG_240_M14B0_T			adc_dig_240;	 // slave/reg addr = 0x1B/0x18
	ADC_DIG_241_M14B0_T			adc_dig_241;	 // slave/reg addr = 0x1B/0x19
	ADC_DIG_242_M14B0_T			adc_dig_242;	 // slave/reg addr = 0x1B/0x1A
	ADC_DIG_243_M14B0_T			adc_dig_243;	 // slave/reg addr = 0x1B/0x1B
	ADC_DIG_244_M14B0_T			adc_dig_244;	 // slave/reg addr = 0x1B/0x1C
	ADC_DIG_245_M14B0_T			adc_dig_245;	 // slave/reg addr = 0x1B/0x1D
	ADC_DIG_246_M14B0_T			adc_dig_246;	 // slave/reg addr = 0x1B/0x1E
	ADC_DIG_247_M14B0_T			adc_dig_247;	 // slave/reg addr = 0x1B/0x1F
	ADC_DIG_248_M14B0_T			adc_dig_248;	 // slave/reg addr = 0x1B/0x20
	ADC_DIG_249_M14B0_T			adc_dig_249;	 // slave/reg addr = 0x1B/0x21
	ADC_DIG_250_M14B0_T			adc_dig_250;	 // slave/reg addr = 0x1B/0x22
	ADC_DIG_251_M14B0_T			adc_dig_251;	 // slave/reg addr = 0x1B/0x23
	ADC_DIG_252_M14B0_T			adc_dig_252;	 // slave/reg addr = 0x1B/0x24
	ADC_DIG_253_M14B0_T			adc_dig_253;	 // slave/reg addr = 0x1B/0x25
	ADC_DIG_254_M14B0_T			adc_dig_254;	 // slave/reg addr = 0x1B/0x26
	ADC_DIG_255_M14B0_T			adc_dig_255;	 // slave/reg addr = 0x1B/0x27
	ADC_DIG_256_M14B0_T			adc_dig_256;	 // slave/reg addr = 0x1B/0x28
	ADC_DIG_257_M14B0_T			adc_dig_257;	 // slave/reg addr = 0x1B/0x29
	ADC_DIG_258_M14B0_T			adc_dig_258;	 // slave/reg addr = 0x1B/0x2A
	ADC_DIG_259_M14B0_T			adc_dig_259;	 // slave/reg addr = 0x1B/0x2B
	ADC_DIG_260_M14B0_T			adc_dig_260;	 // slave/reg addr = 0x1B/0x2C
	ADC_DIG_261_M14B0_T			adc_dig_261;	 // slave/reg addr = 0x1B/0x2D
	ADC_DIG_262_M14B0_T			adc_dig_262;	 // slave/reg addr = 0x1B/0x2E
	ADC_DIG_263_M14B0_T			adc_dig_263;	 // slave/reg addr = 0x1B/0x2F
	ADC_DIG_264_M14B0_T			adc_dig_264;	 // slave/reg addr = 0x1B/0x30
	ADC_DIG_265_M14B0_T			adc_dig_265;	 // slave/reg addr = 0x1B/0x31
	ADC_DIG_266_M14B0_T			adc_dig_266;	 // slave/reg addr = 0x1B/0x32
	ADC_DIG_267_M14B0_T			adc_dig_267;	 // slave/reg addr = 0x1B/0x33
	ADC_DIG_268_M14B0_T			adc_dig_268;	 // slave/reg addr = 0x1B/0x34
	ADC_DIG_269_M14B0_T			adc_dig_269;	 // slave/reg addr = 0x1B/0x35
	ADC_DIG_270_M14B0_T			adc_dig_270;	 // slave/reg addr = 0x1B/0x36
	ADC_DIG_271_M14B0_T			adc_dig_271;	 // slave/reg addr = 0x1B/0x37
	ADC_DIG_272_M14B0_T			adc_dig_272;	 // slave/reg addr = 0x1B/0x38
	ADC_DIG_273_M14B0_T			adc_dig_273;	 // slave/reg addr = 0x1B/0x39
	ADC_DIG_274_M14B0_T			adc_dig_274;	 // slave/reg addr = 0x1B/0x3A
	ADC_DIG_275_M14B0_T			adc_dig_275;	 // slave/reg addr = 0x1B/0x3B
	ADC_DIG_276_M14B0_T			adc_dig_276;	 // slave/reg addr = 0x1B/0x3C
	ADC_DIG_277_M14B0_T			adc_dig_277;	 // slave/reg addr = 0x1B/0x3D
	ADC_DIG_280_M14B0_T			adc_dig_280;	 // slave/reg addr = 0x1B/0x3E
	ADC_DIG_281_M14B0_T			adc_dig_281;	 // slave/reg addr = 0x1B/0x3F
	ADC_DIG_282_M14B0_T			adc_dig_282;	 // slave/reg addr = 0x1B/0x40
	ADC_DIG_283_M14B0_T			adc_dig_283;	 // slave/reg addr = 0x1B/0x41
	ADC_DIG_284_M14B0_T			adc_dig_284;	 // slave/reg addr = 0x1B/0x42
	ADC_DIG_285_M14B0_T			adc_dig_285;	 // slave/reg addr = 0x1B/0x43
	ADC_DIG_286_M14B0_T			adc_dig_286;	 // slave/reg addr = 0x1B/0x44
	ADC_DIG_287_M14B0_T			adc_dig_287;	 // slave/reg addr = 0x1B/0x45
	ADC_DIG_288_M14B0_T			adc_dig_288;	 // slave/reg addr = 0x1B/0x46
	ADC_DIG_289_M14B0_T			adc_dig_289;	 // slave/reg addr = 0x1B/0x47
	ADC_DIG_291_M14B0_T			adc_dig_291;	 // slave/reg addr = 0x1B/0x48
	ADC_DIG_292_M14B0_T			adc_dig_292;	 // slave/reg addr = 0x1B/0x49
	ADC_DIG_293_M14B0_T			adc_dig_293;	 // slave/reg addr = 0x1B/0x4A
	ADC_DIG_294_M14B0_T			adc_dig_294;	 // slave/reg addr = 0x1B/0x4B
	ADC_DIG_295_M14B0_T			adc_dig_295;	 // slave/reg addr = 0x1B/0x4C
	ADC_DIG_296_M14B0_T			adc_dig_296;	 // slave/reg addr = 0x1B/0x4D
	ADC_DIG_297_M14B0_T			adc_dig_297;	 // slave/reg addr = 0x1B/0x4E
	AFE_3CH_8_M14B0_T			afe_3ch_8;	 // slave/reg addr = 0x1B/0x50
	AFE_3CH_9_M14B0_T			afe_3ch_9;	 // slave/reg addr = 0x1B/0x51
	AUDIO_PLL_0_M14B0_T			audio_pll_0;	 // slave/reg addr = 0x1C/0x00
	AUDIO_PLL_1_M14B0_T			audio_pll_1;	 // slave/reg addr = 0x1C/0x01
	AUDIO_PLL_2_M14B0_T			audio_pll_2;	 // slave/reg addr = 0x1C/0x02
	AUDIO_PLL_3_M14B0_T			audio_pll_3;	 // slave/reg addr = 0x1C/0x03
	AUDIO_PLL_4_M14B0_T			audio_pll_4;	 // slave/reg addr = 0x1C/0x04
	AFE_AAD_7_M14B0_T			afe_aad_7;	 // slave/reg addr = 0x1C/0x07
	AFE_AAD_8_M14B0_T			afe_aad_8;	 // slave/reg addr = 0x1C/0x08
	AFE_AAD_9_M14B0_T			afe_aad_9;	 // slave/reg addr = 0x1C/0x09
	AFE_AAD_10_M14B0_T			afe_aad_10;	 // slave/reg addr = 0x1C/0x0A
	AFE_AAD_11_M14B0_T			afe_aad_11;	 // slave/reg addr = 0x1C/0x0B
	AFE_AAD_12_M14B0_T			afe_aad_12;	 // slave/reg addr = 0x1C/0x0C
	AFE_AAD_13_M14B0_T			afe_aad_13;	 // slave/reg addr = 0x1C/0x0D
	AFE_AAD_14_M14B0_T			afe_aad_14;	 // slave/reg addr = 0x1C/0x0E
	AFE_AAD_15_M14B0_T			afe_aad_15;	 // slave/reg addr = 0x1C/0x0F
	AUDIO_PLL_5_M14B0_T			audio_pll_5;	 // slave/reg addr = 0x1C/0x10
	AUDIO_PLL_6_M14B0_T			audio_pll_6;	 // slave/reg addr = 0x1C/0x11
	AUDIO_PLL_7_M14B0_T			audio_pll_7;	 // slave/reg addr = 0x1C/0x12
	AUDIO_PLL_8_M14B0_T			audio_pll_8;	 // slave/reg addr = 0x1C/0x13
	AUDIO_PLL_9_M14B0_T			audio_pll_9;	 // slave/reg addr = 0x1C/0x14
	AUDIO_PLL_10_M14B0_T			audio_pll_10;	 // slave/reg addr = 0x1C/0x15
	AUDIO_PLL_11_M14B0_T			audio_pll_11;	 // slave/reg addr = 0x1C/0x16
	AFE_AAD_16_M14B0_T			afe_aad_16;	 // slave/reg addr = 0x1C/0x17
	AFE_AAD_17_M14B0_T			afe_aad_17;	 // slave/reg addr = 0x1C/0x18
	AFE_AAD_18_M14B0_T			afe_aad_18;	 // slave/reg addr = 0x1C/0x19
	AFE_AAD_19_M14B0_T			afe_aad_19;	 // slave/reg addr = 0x1C/0x1A
	AFE_AAD_20_M14B0_T			afe_aad_20;	 // slave/reg addr = 0x1C/0x1B
	AFE_AAD_21_M14B0_T			afe_aad_21;	 // slave/reg addr = 0x1C/0x1C
	AFE_ACODEC_0_M14B0_T			afe_acodec_0;	 // slave/reg addr = 0x1D/0x00
	AFE_ACODEC_1_M14B0_T			afe_acodec_1;	 // slave/reg addr = 0x1D/0x01
	AFE_ACODEC_3_M14B0_T			afe_acodec_3;	 // slave/reg addr = 0x1D/0x03
	ACODEC_11_M14B0_T			acodec_11;	 // slave/reg addr = 0x1D/0x0B
	ACODEC_12_M14B0_T			acodec_12;	 // slave/reg addr = 0x1D/0x0C
	ACODEC_13_M14B0_T			acodec_13;	 // slave/reg addr = 0x1D/0x0D
	ACODEC_14_M14B0_T			acodec_14;	 // slave/reg addr = 0x1D/0x0E
	ACODEC_15_M14B0_T			acodec_15;	 // slave/reg addr = 0x1D/0x0F
	ACODEC_16_M14B0_T			acodec_16;	 // slave/reg addr = 0x1D/0x10
	ACODEC_17_M14B0_T			acodec_17;	 // slave/reg addr = 0x1D/0x11
	ACODEC_18_M14B0_T			acodec_18;	 // slave/reg addr = 0x1D/0x12
	ACODEC_19_M14B0_T			acodec_19;	 // slave/reg addr = 0x1D/0x13
	ACODEC_20_M14B0_T			acodec_20;	 // slave/reg addr = 0x1D/0x14
	ACODEC_21_M14B0_T			acodec_21;	 // slave/reg addr = 0x1D/0x15
	ACODEC_22_M14B0_T			acodec_22;	 // slave/reg addr = 0x1D/0x16
	ACODEC_23_M14B0_T			acodec_23;	 // slave/reg addr = 0x1D/0x17
	ACODEC_24_M14B0_T			acodec_24;	 // slave/reg addr = 0x1D/0x18
	ACODEC_25_M14B0_T			acodec_25;	 // slave/reg addr = 0x1D/0x19
	ACODEC_26_M14B0_T			acodec_26;	 // slave/reg addr = 0x1D/0x1A
	ACODEC_27_M14B0_T			acodec_27;	 // slave/reg addr = 0x1D/0x1B
	ACODEC_28_M14B0_T			acodec_28;	 // slave/reg addr = 0x1D/0x1C
	ACODEC_29_M14B0_T			acodec_29;	 // slave/reg addr = 0x1D/0x1D
	ACODEC_30_M14B0_T			acodec_30;	 // slave/reg addr = 0x1D/0x1E
	ACODEC_31_M14B0_T			acodec_31;	 // slave/reg addr = 0x1D/0x1F
	ACODEC_32_M14B0_T			acodec_32;	 // slave/reg addr = 0x1D/0x20
	ACODEC_42_M14B0_T			acodec_42;	 // slave/reg addr = 0x1D/0x2A
	ACODEC_43_M14B0_T			acodec_43;	 // slave/reg addr = 0x1D/0x2B
	ACODEC_44_M14B0_T			acodec_44;	 // slave/reg addr = 0x1D/0x2C
	ACODEC_45_M14B0_T			acodec_45;	 // slave/reg addr = 0x1D/0x2D
	ACODEC_46_M14B0_T			acodec_46;	 // slave/reg addr = 0x1D/0x2E
	ACODEC_47_M14B0_T			acodec_47;	 // slave/reg addr = 0x1D/0x2F
	ACODEC_48_M14B0_T			acodec_48;	 // slave/reg addr = 0x1D/0x30
	ACODEC_49_M14B0_T			acodec_49;	 // slave/reg addr = 0x1D/0x31
	ACODEC_50_M14B0_T			acodec_50;	 // slave/reg addr = 0x1D/0x32
	ACODEC_58_M14B0_T			acodec_58;	 // slave/reg addr = 0x1D/0x3A
	ACODEC_71_M14B0_T			acodec_71;	 // slave/reg addr = 0x1D/0x47
	ACODEC_72_M14B0_T			acodec_72;	 // slave/reg addr = 0x1D/0x48
	ACODEC_73_M14B0_T			acodec_73;	 // slave/reg addr = 0x1D/0X49
} ATOP_REG_M14B0_T;
#endif

