INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Documents/CESE/CLP/Practicas/ALU_4b/ALU_4b.srcs/sources_1/imports/Design/uart_alu_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_alu_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Documents/CESE/CLP/Practicas/ALU_4b/ALU_4b.srcs/sim_1/imports/Sim/uart_alu_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_alu_top_tb
