# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# A bookmarks file was found in the current directory with 2 bookmarks
# Loading project uart
# Compile of uart_rx.v was successful.
# Compile of uart_top.v was successful.
# Compile of uart_tx.v was successful.
# Compile of uart_top_tb.v was successful.
# 4 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.uart_top_tb
# vsim -voptargs="+acc" work.uart_top_tb 
# Start time: 18:03:24 on Aug 19,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: /home/ICer/my_ic/uart_demo_prj/src/rtl/uart_top.v(41): Module 'clk_wiz_0' is not defined.
# Optimization failed
# Error loading design
# End time: 18:03:24 on Aug 19,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim -vopt work.uart_top_tb
# vsim -vopt work.uart_top_tb 
# Start time: 18:03:28 on Aug 19,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: /home/ICer/my_ic/uart_demo_prj/src/rtl/uart_top.v(41): Module 'clk_wiz_0' is not defined.
# Optimization failed
# Error loading design
# End time: 18:03:29 on Aug 19,2023, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vsim -novopt work.uart_top_tb
# vsim -novopt work.uart_top_tb 
# Start time: 18:03:31 on Aug 19,2023
# ** Error (suppressible): (vsim-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
# Error loading design
# End time: 18:03:31 on Aug 19,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# Compile of uart_rx.v was successful.
# Compile of uart_top.v was successful.
# Compile of uart_tx.v was successful.
# Compile of uart_top_tb.v was successful.
# 4 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.uart_rx work.uart_top work.uart_top_tb work.uart_tx
# vsim -voptargs="+acc" work.uart_rx work.uart_top work.uart_top_tb work.uart_tx 
# Start time: 18:03:54 on Aug 19,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: /home/ICer/my_ic/uart_demo_prj/src/rtl/uart_top.v(41): Module 'clk_wiz_0' is not defined.
# ** Error: /home/ICer/my_ic/uart_demo_prj/src/rtl/uart_top.v(41): Module 'clk_wiz_0' is not defined.
# Optimization failed
# Error loading design
# End time: 18:03:54 on Aug 19,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vsim -voptargs=+acc work.uart_top_tb -novopt
# vsim -voptargs="+acc" work.uart_top_tb -novopt 
# Start time: 18:11:03 on Aug 19,2023
# ** Error (suppressible): (vsim-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
# Error loading design
# End time: 18:11:03 on Aug 19,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim -voptargs=+acc -vopt work.uart_top_tb
# vsim -voptargs="+acc" -vopt work.uart_top_tb 
# Start time: 18:11:34 on Aug 19,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: /home/ICer/my_ic/uart_demo_prj/src/rtl/uart_top.v(41): Module 'clk_wiz_0' is not defined.
# Optimization failed
# Error loading design
# End time: 18:11:34 on Aug 19,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# Compile of uart_rx.v was successful.
# Compile of uart_top.v was successful.
# Compile of uart_tx.v was successful.
# Compile of uart_top_tb.v was successful.
# 4 compiles, 0 failed with no errors.
vsim -voptargs=+acc -vopt work.uart_top_tb
# vsim -voptargs="+acc" -vopt work.uart_top_tb 
# Start time: 18:11:54 on Aug 19,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: /home/ICer/my_ic/uart_demo_prj/src/rtl/uart_top.v(41): Module 'clk_wiz_0' is not defined.
# Optimization failed
# Error loading design
# End time: 18:11:54 on Aug 19,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim -voptargs=+acc -vopt work.uart_rx work.uart_top work.uart_top_tb work.uart_tx
# vsim -voptargs="+acc" -vopt work.uart_rx work.uart_top work.uart_top_tb work.uart_tx 
# Start time: 18:12:13 on Aug 19,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: /home/ICer/my_ic/uart_demo_prj/src/rtl/uart_top.v(41): Module 'clk_wiz_0' is not defined.
# ** Error: /home/ICer/my_ic/uart_demo_prj/src/rtl/uart_top.v(41): Module 'clk_wiz_0' is not defined.
# Optimization failed
# Error loading design
# End time: 18:12:14 on Aug 19,2023, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# Compile of uart_rx.v was successful.
# Compile of uart_top.v was successful.
# Compile of uart_tx.v was successful.
# Compile of uart_top_tb.v was successful.
# Compile of clk_wiz_0.v was successful.
# Compile of clk_wiz_0_clk_wiz.v was successful.
# 6 compiles, 0 failed with no errors.
vsim -voptargs=+acc -vopt work.uart_top_tb
# vsim -voptargs="+acc" -vopt work.uart_top_tb 
# Start time: 18:15:09 on Aug 19,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: /home/ICer/my_ic/uart_demo_prj/src/ipcore/clk_wiz_0/clk_wiz_0_clk_wiz.v(82): Module 'IBUF' is not defined.
# ** Error: /home/ICer/my_ic/uart_demo_prj/src/ipcore/clk_wiz_0/clk_wiz_0_clk_wiz.v(139): Module 'MMCME2_ADV' is not defined.
# ** Error: /home/ICer/my_ic/uart_demo_prj/src/ipcore/clk_wiz_0/clk_wiz_0_clk_wiz.v(188): Module 'BUFG' is not defined.
# ** Error: /home/ICer/my_ic/uart_demo_prj/src/ipcore/clk_wiz_0/clk_wiz_0_clk_wiz.v(197): Module 'BUFG' is not defined.
# Optimization failed
# Error loading design
# End time: 18:15:09 on Aug 19,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Compile of uart_rx.v was successful.
# Compile of uart_top.v was successful.
# Compile of uart_tx.v was successful.
# Compile of uart_top_tb.v was successful.
# Compile of clk_wiz_0.v was successful.
# Compile of clk_wiz_0_clk_wiz.v was successful.
# 6 compiles, 0 failed with no errors.
vsim -voptargs=+acc -vopt work.uart_top_tb
# vsim -voptargs="+acc" -vopt work.uart_top_tb 
# Start time: 18:18:44 on Aug 19,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: /home/ICer/my_ic/uart_demo_prj/src/ipcore/clk_wiz_0/clk_wiz_0_clk_wiz.v(82): Module 'IBUF' is not defined.
# ** Error: /home/ICer/my_ic/uart_demo_prj/src/ipcore/clk_wiz_0/clk_wiz_0_clk_wiz.v(139): Module 'MMCME2_ADV' is not defined.
# ** Error: /home/ICer/my_ic/uart_demo_prj/src/ipcore/clk_wiz_0/clk_wiz_0_clk_wiz.v(188): Module 'BUFG' is not defined.
# ** Error: /home/ICer/my_ic/uart_demo_prj/src/ipcore/clk_wiz_0/clk_wiz_0_clk_wiz.v(197): Module 'BUFG' is not defined.
# Optimization failed
# Error loading design
# End time: 18:18:44 on Aug 19,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Compile of uart_rx.v was successful.
# Compile of uart_top.v was successful.
# Compile of uart_tx.v was successful.
# Compile of uart_top_tb.v was successful.
# Compile of clk_wiz_0.v was successful.
# Compile of clk_wiz_0_clk_wiz.v was successful.
# 6 compiles, 0 failed with no errors.
vsim -voptargs=+acc -vopt work.uart_top_tb
# vsim -voptargs="+acc" -vopt work.uart_top_tb 
# Start time: 18:19:54 on Aug 19,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: /home/ICer/my_ic/uart_demo_prj/src/ipcore/clk_wiz_0/clk_wiz_0_clk_wiz.v(82): Module 'IBUF' is not defined.
# ** Error: /home/ICer/my_ic/uart_demo_prj/src/ipcore/clk_wiz_0/clk_wiz_0_clk_wiz.v(139): Module 'MMCME2_ADV' is not defined.
# ** Error: /home/ICer/my_ic/uart_demo_prj/src/ipcore/clk_wiz_0/clk_wiz_0_clk_wiz.v(188): Module 'BUFG' is not defined.
# ** Error: /home/ICer/my_ic/uart_demo_prj/src/ipcore/clk_wiz_0/clk_wiz_0_clk_wiz.v(197): Module 'BUFG' is not defined.
# Optimization failed
# Error loading design
# End time: 18:19:55 on Aug 19,2023, Elapsed time: 0:00:01
# Errors: 4, Warnings: 0
# reading /home/mentor/questasim/linux_x86_64/../modelsim.ini
# Loading project uart_t
# Compile of uart_rx.v was successful.
# Compile of uart_top.v was successful.
# Compile of uart_tx.v was successful.
# Compile of uart_top_tb.v was successful.
# 4 compiles, 0 failed with no errors.
vsim -voptargs=+acc -vopt work.uart_top_tb
# vsim -voptargs="+acc" -vopt work.uart_top_tb 
# Start time: 18:21:59 on Aug 19,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: /home/ICer/my_ic/uart_demo_prj/src/ipcore/clk_wiz_0/clk_wiz_0_clk_wiz.v(82): Module 'IBUF' is not defined.
# ** Error: /home/ICer/my_ic/uart_demo_prj/src/ipcore/clk_wiz_0/clk_wiz_0_clk_wiz.v(139): Module 'MMCME2_ADV' is not defined.
# ** Error: /home/ICer/my_ic/uart_demo_prj/src/ipcore/clk_wiz_0/clk_wiz_0_clk_wiz.v(188): Module 'BUFG' is not defined.
# ** Error: /home/ICer/my_ic/uart_demo_prj/src/ipcore/clk_wiz_0/clk_wiz_0_clk_wiz.v(197): Module 'BUFG' is not defined.
# Optimization failed
# Error loading design
# End time: 18:22:00 on Aug 19,2023, Elapsed time: 0:00:01
# Errors: 4, Warnings: 0
# vlog -work work -vopt -stats=none /home/ICer/my_ic/uart_demo_prj/src/rtl/uart_rx.v
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# 
# 
# vlog -work work -vopt -stats=none /home/ICer/my_ic/uart_demo_prj/src/rtl/uart_top.v
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# -- Compiling module uart_top
# 
# Top level modules:
# 	uart_top
# 
# 
# vlog -work work -vopt -stats=none /home/ICer/my_ic/uart_demo_prj/src/rtl/uart_tx.v
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# 
# 
# vlog -work work -vopt -stats=none /home/ICer/my_ic/uart_demo_prj/src/tb/uart_top_tb.v
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# -- Compiling module uart_top_tb
# 
# Top level modules:
# 	uart_top_tb
# 
# 
# 4 compiles, 0 failed with no errors.
restart -f
# No Design Loaded!
