// Seed: 1097183787
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  inout tri id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_5 = 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd21
) (
    id_1,
    id_2,
    _id_3
);
  output wire _id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
  logic [id_3  >  -1 : 1] id_5;
  wire id_6;
  assign id_5[1] = 1 && id_5[1];
  module_0 modCall_1 (
      id_6,
      id_4,
      id_6,
      id_6,
      id_6,
      id_2,
      id_4
  );
endmodule
