D:/IntelFPGA/projects/lab5ms/mux_2_1_case.v {1 {vlog -work work -stats=none D:/IntelFPGA/projects/lab5ms/mux_2_1_case.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module mux_2_1_case

Top level modules:
	mux_2_1_case

} {} {}} D:/IntelFPGA/projects/lab5ms/d_flip_flop.v {1 {vlog -work work -stats=none D:/IntelFPGA/projects/lab5ms/d_flip_flop.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module d_flip_flop

Top level modules:
	d_flip_flop

} {} {}} D:/IntelFPGA/projects/lab5ms/mux_2_1.v {1 {vlog -work work -stats=none D:/IntelFPGA/projects/lab5ms/mux_2_1.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module mux_2_1

Top level modules:
	mux_2_1

} {} {}} D:/IntelFPGA/projects/lab5ms/mux_2_1_ternary.v {1 {vlog -work work -stats=none D:/IntelFPGA/projects/lab5ms/mux_2_1_ternary.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module mux_2_1_ternary

Top level modules:
	mux_2_1_ternary

} {} {}} D:/IntelFPGA/projects/lab5ms/d_latch.v {1 {vlog -work work -stats=none D:/IntelFPGA/projects/lab5ms/d_latch.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module d_latch

Top level modules:
	d_latch

} {} {}} D:/IntelFPGA/projects/lab5ms/testbench.v {1 {vlog -work work -stats=none D:/IntelFPGA/projects/lab5ms/testbench.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module testbench

Top level modules:
	testbench

} {} {}} D:/IntelFPGA/projects/lab5ms/mux_4_1_case.v {1 {vlog -work work -stats=none D:/IntelFPGA/projects/lab5ms/mux_4_1_case.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module mux_4_1_case

Top level modules:
	mux_4_1_case

} {} {}} D:/IntelFPGA/projects/lab5ms/sr_latch.v {1 {vlog -work work -stats=none D:/IntelFPGA/projects/lab5ms/sr_latch.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module sr_latch

Top level modules:
	sr_latch

} {} {}} D:/IntelFPGA/projects/lab5ms/mux_2_1_if.v {1 {vlog -work work -stats=none D:/IntelFPGA/projects/lab5ms/mux_2_1_if.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module mux_2_1_if

Top level modules:
	mux_2_1_if

} {} {}} D:/IntelFPGA/projects/lab5ms/demux_1_4_case.v {1 {vlog -work work -stats=none D:/IntelFPGA/projects/lab5ms/demux_1_4_case.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module demux_1_4_case

Top level modules:
	demux_1_4_case

} {} {}} D:/IntelFPGA/projects/lab5ms/testbenchsrlatch.v {1 {vlog -work work -stats=none D:/IntelFPGA/projects/lab5ms/testbenchsrlatch.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module testbenchsrlatch

Top level modules:
	testbenchsrlatch

} {} {}}
