// Seed: 1826808917
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  input wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_3 = 32'd60
) (
    id_1,
    id_2,
    _id_3
);
  inout wire _id_3;
  output logic [7:0] id_2;
  input wire id_1;
  wire [id_3  -  1 : id_3  &  id_3] id_4;
  assign id_2[id_3] = "";
  module_0 modCall_1 (
      id_4,
      id_4,
      id_1,
      id_1,
      id_4,
      id_1,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_1,
      id_1
  );
  logic [-1 : 1] id_5[-1 : 1];
  wire [(  1  ) : 1] id_6;
endmodule
