{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685071201684 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685071201685 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 26 12:20:01 2023 " "Processing started: Fri May 26 12:20:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685071201685 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685071201685 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fsm_with_stopwatch -c fsm_with_stopwatch " "Command: quartus_map --read_settings_files=on --write_settings_files=off fsm_with_stopwatch -c fsm_with_stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685071201685 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1685071202381 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685071202381 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fsm_with_stopwatch.v(49) " "Verilog HDL warning at fsm_with_stopwatch.v(49): extended using \"x\" or \"z\"" {  } { { "fsm_with_stopwatch.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_05_19/fsm_with_stopwatch.v" 49 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1685071215235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_with_stopwatch.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_with_stopwatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_with_stopwatch " "Found entity 1: fsm_with_stopwatch" {  } { { "fsm_with_stopwatch.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_05_19/fsm_with_stopwatch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685071215241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685071215241 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fsm_with_stopwatch " "Elaborating entity \"fsm_with_stopwatch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685071215288 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fsm_with_stopwatch.v(33) " "Verilog HDL assignment warning at fsm_with_stopwatch.v(33): truncated value with size 32 to match size of target (3)" {  } { { "fsm_with_stopwatch.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_05_19/fsm_with_stopwatch.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685071215292 "|fsm_with_stopwatch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 fsm_with_stopwatch.v(37) " "Verilog HDL assignment warning at fsm_with_stopwatch.v(37): truncated value with size 32 to match size of target (26)" {  } { { "fsm_with_stopwatch.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_05_19/fsm_with_stopwatch.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685071215292 "|fsm_with_stopwatch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fsm_with_stopwatch.v(106) " "Verilog HDL assignment warning at fsm_with_stopwatch.v(106): truncated value with size 32 to match size of target (1)" {  } { { "fsm_with_stopwatch.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_05_19/fsm_with_stopwatch.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685071215293 "|fsm_with_stopwatch"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_seven0\[2\] VCC " "Pin \"o_seven0\[2\]\" is stuck at VCC" {  } { { "fsm_with_stopwatch.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_05_19/fsm_with_stopwatch.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685071215853 "|fsm_with_stopwatch|o_seven0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_seven1\[0\] VCC " "Pin \"o_seven1\[0\]\" is stuck at VCC" {  } { { "fsm_with_stopwatch.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_05_19/fsm_with_stopwatch.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685071215853 "|fsm_with_stopwatch|o_seven1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_seven1\[3\] VCC " "Pin \"o_seven1\[3\]\" is stuck at VCC" {  } { { "fsm_with_stopwatch.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_05_19/fsm_with_stopwatch.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685071215853 "|fsm_with_stopwatch|o_seven1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_seven1\[5\] VCC " "Pin \"o_seven1\[5\]\" is stuck at VCC" {  } { { "fsm_with_stopwatch.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_05_19/fsm_with_stopwatch.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685071215853 "|fsm_with_stopwatch|o_seven1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_seven2\[0\] VCC " "Pin \"o_seven2\[0\]\" is stuck at VCC" {  } { { "fsm_with_stopwatch.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_05_19/fsm_with_stopwatch.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685071215853 "|fsm_with_stopwatch|o_seven2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_seven2\[5\] VCC " "Pin \"o_seven2\[5\]\" is stuck at VCC" {  } { { "fsm_with_stopwatch.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_05_19/fsm_with_stopwatch.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685071215853 "|fsm_with_stopwatch|o_seven2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_seven3\[0\] VCC " "Pin \"o_seven3\[0\]\" is stuck at VCC" {  } { { "fsm_with_stopwatch.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_05_19/fsm_with_stopwatch.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685071215853 "|fsm_with_stopwatch|o_seven3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_seven3\[5\] VCC " "Pin \"o_seven3\[5\]\" is stuck at VCC" {  } { { "fsm_with_stopwatch.v" "" { Text "C:/intelFPGA_lite/20.1/Project/Quartus/2023_05_19/fsm_with_stopwatch.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685071215853 "|fsm_with_stopwatch|o_seven3[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1685071215853 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1685071215945 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/20.1/Project/Quartus/2023_05_19/output_files/fsm_with_stopwatch.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/20.1/Project/Quartus/2023_05_19/output_files/fsm_with_stopwatch.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685071216232 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1685071216386 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685071216386 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "102 " "Implemented 102 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1685071216490 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1685071216490 ""} { "Info" "ICUT_CUT_TM_LCELLS" "68 " "Implemented 68 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1685071216490 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1685071216490 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685071216514 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 26 12:20:16 2023 " "Processing ended: Fri May 26 12:20:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685071216514 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685071216514 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685071216514 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685071216514 ""}
