#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Tue Dec 30 06:18:16 2014
# Process ID: 93364
# Log file: c:/PSU_Projects/ECE544_Winter15_Projects/IP/ip_repo/PMod544IOR2_1.0/pmod544ior2_v1_0_v1_0_project/PMod544IOR2_v1_0_v1_0_project.runs/synth_1/PMod544IOR2_v1_0.vds
# Journal file: c:/PSU_Projects/ECE544_Winter15_Projects/IP/ip_repo/PMod544IOR2_1.0/pmod544ior2_v1_0_v1_0_project/PMod544IOR2_v1_0_v1_0_project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source PMod544IOR2_v1_0.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7a100tcsg324-1
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir c:/psu_projects/ece544_winter15_projects/ip/ip_repo/pmod544ior2_1.0/pmod544ior2_v1_0_v1_0_project/PMod544IOR2_v1_0_v1_0_project.cache/wt [current_project]
# set_property parent.project_path c:/psu_projects/ece544_winter15_projects/ip/ip_repo/pmod544ior2_1.0/pmod544ior2_v1_0_v1_0_project/PMod544IOR2_v1_0_v1_0_project.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# set_property ip_repo_paths C:/PSU_Projects/ECE544_Winter15_Projects/IP/ip_repo [current_project]
# read_verilog -library xil_defaultlib {
#   c:/psu_projects/ece544_winter15_projects/ip/ip_repo/pmod544ior2_1.0/src/rotary_filter.v
#   c:/psu_projects/ece544_winter15_projects/ip/ip_repo/pmod544ior2_1.0/src/pblaze_if.v
#   c:/psu_projects/ece544_winter15_projects/ip/ip_repo/pmod544ior2_1.0/src/kcpsm6.v
#   c:/psu_projects/ece544_winter15_projects/ip/ip_repo/pmod544ior2_1.0/src/ECE544ifpgm.v
#   c:/psu_projects/ece544_winter15_projects/ip/ip_repo/pmod544ior2_1.0/src/ECE544if_core.v
#   c:/psu_projects/ece544_winter15_projects/ip/ip_repo/pmod544ior2_1.0/src/debounce.v
#   c:/psu_projects/ece544_winter15_projects/ip/ip_repo/pmod544ior2_1.0/hdl/PMod544IOR2_v1_0_S00_AXI.v
#   c:/psu_projects/ece544_winter15_projects/ip/ip_repo/pmod544ior2_1.0/hdl/PMod544IOR2_v1_0.v
# }
# catch { write_hwdef -file PMod544IOR2_v1_0.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top PMod544IOR2_v1_0 -part xc7a100tcsg324-1
Command: synth_design -top PMod544IOR2_v1_0 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 238.098 ; gain = 74.523
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PMod544IOR2_v1_0' [c:/psu_projects/ece544_winter15_projects/ip/ip_repo/pmod544ior2_1.0/hdl/PMod544IOR2_v1_0.v:4]
	Parameter SIMULATE bound to: 0 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'PMod544IOR2_v1_0_S00_AXI' [c:/psu_projects/ece544_winter15_projects/ip/ip_repo/pmod544ior2_1.0/hdl/PMod544IOR2_v1_0_S00_AXI.v:32]
	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer 
	Parameter SIMULATE bound to: 0 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'debounce' [c:/psu_projects/ece544_winter15_projects/ip/ip_repo/pmod544ior2_1.0/src/debounce.v:24]
	Parameter CLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter DEBOUNCE_FREQUENCY_HZ bound to: 250 - type: integer 
	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer 
	Parameter CNTR_WIDTH bound to: 32 - type: integer 
	Parameter SIMULATE bound to: 0 - type: integer 
	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer 
	Parameter pb0_in bound to: 4'b0001 
INFO: [Synth 8-155] case statement is not full and has no default [c:/psu_projects/ece544_winter15_projects/ip/ip_repo/pmod544ior2_1.0/src/debounce.v:102]
INFO: [Synth 8-155] case statement is not full and has no default [c:/psu_projects/ece544_winter15_projects/ip/ip_repo/pmod544ior2_1.0/src/debounce.v:103]
INFO: [Synth 8-155] case statement is not full and has no default [c:/psu_projects/ece544_winter15_projects/ip/ip_repo/pmod544ior2_1.0/src/debounce.v:104]
INFO: [Synth 8-155] case statement is not full and has no default [c:/psu_projects/ece544_winter15_projects/ip/ip_repo/pmod544ior2_1.0/src/debounce.v:105]
INFO: [Synth 8-155] case statement is not full and has no default [c:/psu_projects/ece544_winter15_projects/ip/ip_repo/pmod544ior2_1.0/src/debounce.v:106]
INFO: [Synth 8-155] case statement is not full and has no default [c:/psu_projects/ece544_winter15_projects/ip/ip_repo/pmod544ior2_1.0/src/debounce.v:107]
INFO: [Synth 8-155] case statement is not full and has no default [c:/psu_projects/ece544_winter15_projects/ip/ip_repo/pmod544ior2_1.0/src/debounce.v:110]
INFO: [Synth 8-155] case statement is not full and has no default [c:/psu_projects/ece544_winter15_projects/ip/ip_repo/pmod544ior2_1.0/src/debounce.v:111]
INFO: [Synth 8-155] case statement is not full and has no default [c:/psu_projects/ece544_winter15_projects/ip/ip_repo/pmod544ior2_1.0/src/debounce.v:112]
INFO: [Synth 8-155] case statement is not full and has no default [c:/psu_projects/ece544_winter15_projects/ip/ip_repo/pmod544ior2_1.0/src/debounce.v:113]
INFO: [Synth 8-155] case statement is not full and has no default [c:/psu_projects/ece544_winter15_projects/ip/ip_repo/pmod544ior2_1.0/src/debounce.v:114]
INFO: [Synth 8-155] case statement is not full and has no default [c:/psu_projects/ece544_winter15_projects/ip/ip_repo/pmod544ior2_1.0/src/debounce.v:115]
INFO: [Synth 8-155] case statement is not full and has no default [c:/psu_projects/ece544_winter15_projects/ip/ip_repo/pmod544ior2_1.0/src/debounce.v:116]
INFO: [Synth 8-155] case statement is not full and has no default [c:/psu_projects/ece544_winter15_projects/ip/ip_repo/pmod544ior2_1.0/src/debounce.v:117]
INFO: [Synth 8-155] case statement is not full and has no default [c:/psu_projects/ece544_winter15_projects/ip/ip_repo/pmod544ior2_1.0/src/debounce.v:118]
INFO: [Synth 8-155] case statement is not full and has no default [c:/psu_projects/ece544_winter15_projects/ip/ip_repo/pmod544ior2_1.0/src/debounce.v:119]
INFO: [Synth 8-155] case statement is not full and has no default [c:/psu_projects/ece544_winter15_projects/ip/ip_repo/pmod544ior2_1.0/src/debounce.v:120]
INFO: [Synth 8-155] case statement is not full and has no default [c:/psu_projects/ece544_winter15_projects/ip/ip_repo/pmod544ior2_1.0/src/debounce.v:121]
INFO: [Synth 8-155] case statement is not full and has no default [c:/psu_projects/ece544_winter15_projects/ip/ip_repo/pmod544ior2_1.0/src/debounce.v:122]
INFO: [Synth 8-155] case statement is not full and has no default [c:/psu_projects/ece544_winter15_projects/ip/ip_repo/pmod544ior2_1.0/src/debounce.v:123]
INFO: [Synth 8-155] case statement is not full and has no default [c:/psu_projects/ece544_winter15_projects/ip/ip_repo/pmod544ior2_1.0/src/debounce.v:124]
INFO: [Synth 8-155] case statement is not full and has no default [c:/psu_projects/ece544_winter15_projects/ip/ip_repo/pmod544ior2_1.0/src/debounce.v:125]
INFO: [Synth 8-256] done synthesizing module 'debounce' (1#1) [c:/psu_projects/ece544_winter15_projects/ip/ip_repo/pmod544ior2_1.0/src/debounce.v:24]
INFO: [Synth 8-638] synthesizing module 'ECE544if_core' [c:/psu_projects/ece544_winter15_projects/ip/ip_repo/pmod544ior2_1.0/src/ECE544if_core.v:64]
	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer 
	Parameter SIMULATE bound to: 0 - type: integer 
	Parameter PBIF_START_ADDR bound to: 8'b00000000 
	Parameter PBIF_END_ADDR bound to: 8'b00000111 
INFO: [Synth 8-638] synthesizing module 'kcpsm6' [c:/psu_projects/ece544_winter15_projects/ip/ip_repo/pmod544ior2_1.0/src/kcpsm6.v:77]
	Parameter hwbuild bound to: 8'b00000000 
	Parameter interrupt_vector bound to: 12'b001111111111 
	Parameter scratch_pad_memory_size bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'LUT6_2' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
	Parameter INIT bound to: 64'b1111111111111111111101010101010100000000000000000000111011101110 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2' (2#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
INFO: [Synth 8-638] synthesizing module 'FD' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:2773]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FD' (3#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:2773]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized0' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
	Parameter INIT bound to: 64'b0000000010000011000000000000101100000000110001000000000001001100 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized0' (3#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized1' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
	Parameter INIT bound to: 64'b0000000000010000000000000000000000000000000000000000100000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized1' (3#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
INFO: [Synth 8-638] synthesizing module 'LUT6' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000001100101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6' (4#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized2' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
	Parameter INIT bound to: 64'b1100110000110011111111110000000010000000100000001000000010000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized2' (4#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized0' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910]
	Parameter INIT bound to: 64'b0101101000111100111111111111111100000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized0' (4#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized3' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
	Parameter INIT bound to: 64'b0111011101110111000000100111011100000000000000000000001000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized3' (4#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized4' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
	Parameter INIT bound to: 64'b0000000000000000111100000000000000000000000000000010001111111111 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized4' (4#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized1' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910]
	Parameter INIT bound to: 64'b1111111111111111111111111111111100000000000001000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized1' (4#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized5' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
	Parameter INIT bound to: 64'b1111111111111111000100000000000000000000000000000010000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized5' (4#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized6' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
	Parameter INIT bound to: 64'b0000001111001010000000000000000000000100001000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized6' (4#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized7' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
	Parameter INIT bound to: 64'b0111011100001000000000000000000000000000000000000000111100000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized7' (4#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized8' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
	Parameter INIT bound to: 64'b1101000000000000000000000000000000000010000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized8' (4#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized9' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
	Parameter INIT bound to: 64'b0000000000000001001111110011111100000000000100001111011111001110 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized9' (4#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized10' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
	Parameter INIT bound to: 64'b1100000011001100000000000000000010100000101010100000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized10' (4#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
INFO: [Synth 8-638] synthesizing module 'FDR' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3001]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDR' (5#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3001]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized11' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
	Parameter INIT bound to: 64'b1000000000000000000000000000000000100000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized11' (5#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized12' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
	Parameter INIT bound to: 64'b0100000000000000000000000000000000000001000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized12' (5#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized2' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910]
	Parameter INIT bound to: 64'b0000000010000000000000100000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized2' (5#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized3' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910]
	Parameter INIT bound to: 64'b1010110010101100111111110000000011111111000000001111111100000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized3' (5#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910]
INFO: [Synth 8-638] synthesizing module 'XORCY' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35674]
INFO: [Synth 8-256] done synthesizing module 'XORCY' (6#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35674]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized13' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
	Parameter INIT bound to: 64'b0000000000000000000000000000000010000111011110000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized13' (6#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
INFO: [Synth 8-638] synthesizing module 'MUXCY' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642]
INFO: [Synth 8-256] done synthesizing module 'MUXCY' (7#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized4' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized4' (7#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized5' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910]
	Parameter INIT bound to: 64'b1111111111111111101010101100110011110000111100001111000011110000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized5' (7#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized14' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
	Parameter INIT bound to: 64'b0011001100110011101010101100110011110000101010100000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized14' (7#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3014]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (8#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3014]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized15' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
	Parameter INIT bound to: 64'b1010001010000000000000000000000000000000111100000000000011110000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized15' (8#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized16' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized16' (8#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized17' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
	Parameter INIT bound to: 64'b0000000000000000000000000000110100000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized17' (8#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized6' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910]
	Parameter INIT bound to: 64'b1111101111111111000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized6' (8#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized18' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized18' (8#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized7' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910]
	Parameter INIT bound to: 64'b0000000010101010000000001111111100110011110011000000111100000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized7' (8#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized8' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized8' (8#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized9' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910]
	Parameter INIT bound to: 64'b0000000010101010000000000000000011001100110011001111000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized9' (8#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910]
INFO: [Synth 8-638] synthesizing module 'RAM32M' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:27983]
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'RAM32M' (9#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:27983]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized19' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
	Parameter INIT bound to: 64'b0000000000010101001010011010101010101010101010101010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized19' (9#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized20' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized20' (9#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized21' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized21' (9#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized10' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910]
	Parameter INIT bound to: 64'b1011111110111100100011111000110010110011101100001000001110000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized10' (9#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized11' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized11' (9#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910]
INFO: [Synth 8-638] synthesizing module 'RAM64M' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:28292]
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'RAM64M' (10#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:28292]
INFO: [Synth 8-256] done synthesizing module 'kcpsm6' (11#1) [c:/psu_projects/ece544_winter15_projects/ip/ip_repo/pmod544ior2_1.0/src/kcpsm6.v:77]
INFO: [Synth 8-638] synthesizing module 'ECE544ifpgm' [c:/psu_projects/ece544_winter15_projects/ip/ip_repo/pmod544ior2_1.0/src/ECE544ifpgm.v:55]
INFO: [Synth 8-638] synthesizing module 'RAMB36E1' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:33350]
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter INITP_00 bound to: 256'b1010101010101010101000001000001000101000101001101101001000001010000110000110000110000110000110000110000110000110000110000110000110000110000110000110000110000110000010100011001100110011000000001100110000001010001101000000100000001010000010000010001010001000 
	Parameter INITP_01 bound to: 256'b0010100010100010100000101000001010000010100000101000101010101010000010100000110010100011011101110111011101110111011101110111011101110111011101000010001010001000101000000101010100000100001010001010100000101000101010001010001000100010001000100010001000100010 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000101101100010110110001011011000101101100010110110001011011000101101100010110100101101010010100001010010101010001010101000101000101000101000101010101010101000101010101010001010001010001010001010 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000010001010100000001101110111010101000010010111010001000000001010101010 
	Parameter INITP_07 bound to: 256'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0001000000000000000111010000001011011111000000111101111000000010000111100000000000011111000000001101000000000000010100000100000000010000100000001101000000000100000100000000000000000001000110011101000000000100000100001000000011010000000000000001000001000000 
	Parameter INIT_01 bound to: 256'b0000000010110101110111001000000000100000001000001101011010000000000000010110000010010110000001001000000000000001110100000000000000010000000000000000000001101100110100000000000100010000000000000001101100000000000111000000000011010000000000000101000001000000 
	Parameter INIT_02 bound to: 256'b0001000101001110000100000010000000100000000110100000000100111001000010110110000000000000101000111101101101000000001000000010101111010110010000000000000010011000110110111000000000100000001001111101011010000000000000010110000010010110000000000000110001100000 
	Parameter INIT_03 bound to: 256'b1110000100000000000100010010000000010000000000011110000100000000000100010111001100010000000000011110000100000000000100010111100100010000000000011110000100000000000100010111100000010000000000011110000100000000000100010110010100010000000000011110000100000000 
	Parameter INIT_04 bound to: 256'b0001000000000001111000010000000000010001011011000001000000000001111000010000000000010001011001010001000000000001111000010000000000010001010100110001000000000001111000010000000000010001000000000001000000000001111000010000000000010001001100110001000000000001 
	Parameter INIT_05 bound to: 256'b0001000100000000000100000000000111100001000000000001000101110100000100000000000111100001000000000001000101110011000100000000000111100001000000000001000101100101000100000000000111100001000000000001000101010100000100000000000111100001000000000001000101100110 
	Parameter INIT_06 bound to: 256'b0001010100000100000000001110010000000000001011100110000000000000010100000000000000100000011001010001011000000001000000001110001000100000011010111101010100000000101001010110000000000000110110000000010100010000000001100000000001010000000000001110000100000000 
	Parameter INIT_07 bound to: 256'b0000000101011011000000001111110000000001010101100000000011111100000000010101011000000000111111000000000101010110000000001111110000000001010101100000000001100010000100000010100000010001001000000000000001100010000100000010000000010001000100010000000011110101 
	Parameter INIT_08 bound to: 256'b0001010101011001000000001110001000010101010000100000000011100010000101010010000000000000111000100001010101000101000000001110001000010101010110010000000011100010000101010100001000000000111011010001010100000001000000001111010100010101000001110000000101011011 
	Parameter INIT_09 bound to: 256'b1000000000000001110111110000001111011110000000100001111000000000000111110000000010000000000000001101001000000000000100101000000001010000000000000000000011100100000000001111010100010101000001000000000101011011000000001110001000010101010001010000000011100010 
	Parameter INIT_0A bound to: 256'b1000000000000000110100100000000000010010100000000100001100100000010000110000111001000011000011100100001100001110010000110000111000110011000100000000001100010000010000100000011000110010000011110000001000010000010100000000000011010010000000000001001000000000 
	Parameter INIT_0B bound to: 256'b1101000100000011001000001110001011010001000000100010000011011000110100010000000100100000110101011101000100000000100101010000010100110001000111111101001100000100000100111000000001010000000000001101001000000000000100100000000010000000000000010000110100110000 
	Parameter INIT_0C bound to: 256'b1101000100001011001000001111100111010001000010100010000011110101110100010000100100100000111100011101000100001000001000001110110111010001000001110010000011101001110100010000011000100000111001101101000100000101001000001110010011010001000001000010000011010101 
	Parameter INIT_0D bound to: 256'b0101010111000000001101010000111100100000110101010000000100001011010101011000000000110101000011110010000011011110110101010001000001010000000000001101001100000100000100110000000000100001000000101101000100001101001000001111111111010001000011000010000011111100 
	Parameter INIT_0E bound to: 256'b0000000100001011010101011000000000110101011111110010000011010101000000010000101101010101010000000011010100111111001000001101010100000001000010110001010100000010001000001101010100000001001010010010000011010101000000010001001000100000110101010000000100001011 
	Parameter INIT_0F bound to: 256'b0001010100000000001000001101010100000001001011100001010100000011001000001101010100000001001011100001010100000010001000001101010100000001000010110101010100001000001101010000011100100000110101010000000100001011010101010000010000110101000000110010000011010101 
	Parameter INIT_10 bound to: 256'b0000000100000101000000010011010011010101000001101101010000000101000101000000000001010000000000001101010000000101011101000000000100000001001101001101010000000101011101000000000100100000110101010000000100101110000101010000000100100000110101010000000100101110 
	Parameter INIT_11 bound to: 256'b0000000100001011000101010000110000000001001111010000000100001011000101010011100000000001010011000000000101001100010100000000000000000001001111010000000100000101000000010011010011010101000001101101010000000101000101000000010001010000000000000000000100111101 
	Parameter INIT_12 bound to: 256'b0100010100000110001101010000001101010000000000000000000101000010000000010100001000000001000010110001010100000001010100000000000000000001010000100000000101000010000000010000101100010101000000010000000100111101000000010000101100010101000001100000000100111101 
	Parameter INIT_13 bound to: 256'b1001000100000001000000010011100100010001001010000101000000000000011000010011101010010000000000010001000000011000010100000000000001100001001101101001000000000001010000000000111000010000000110000101000000000000000000010000101101010101000100000100010100000110 
	Parameter INIT_14 bound to: 256'b0110000101001101100100110000000100000001010000100001001100010100010100000000000001100001010010001001001100000001000000010100001000010011000010100101000000000000011000010100001110010010000000010000000100111101000100100001100101010000000000000110000100111110 
	Parameter INIT_15 bound to: 256'b0101000000000000011000010101110010010100000000010000000101001100000101000011001001010000000000000110000101010111100101000000000100000001010011000001010000011001010100000000000001100001010100101001010000000001000000010100110000010100000011010101000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0010001100011100001111110000000000001110001000001010001100010000010000110000111010010011000000010100001000001110001100100001111000000010110100000011000100000001000000011101000011110100000101001111001100010011111100100001001011110001000100011111000000010000 
	Parameter INIT_31 bound to: 256'b1101111100000011110111100000001011010001000000000001000110000000000111110000000000011110000000001010001100011100110011110100000010100011000111001100111000110000111000110001110001000001000011101011111100000000100011100010000000000100111100000000001111100000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010010000000000011011000000010000101100010001000110110010000100101011001100010011101101000001010011010001000000000001000100000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0010001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
	Parameter RAM_MODE bound to: TDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 0 - type: integer 
	Parameter READ_WIDTH_A bound to: 18 - type: integer 
	Parameter READ_WIDTH_B bound to: 18 - type: integer 
	Parameter WRITE_WIDTH_A bound to: 18 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RAMB36E1' (12#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:33350]
INFO: [Synth 8-256] done synthesizing module 'ECE544ifpgm' (13#1) [c:/psu_projects/ece544_winter15_projects/ip/ip_repo/pmod544ior2_1.0/src/ECE544ifpgm.v:55]
INFO: [Synth 8-638] synthesizing module 'rotary_filter' [c:/psu_projects/ece544_winter15_projects/ip/ip_repo/pmod544ior2_1.0/src/rotary_filter.v:27]
INFO: [Synth 8-256] done synthesizing module 'rotary_filter' (14#1) [c:/psu_projects/ece544_winter15_projects/ip/ip_repo/pmod544ior2_1.0/src/rotary_filter.v:27]
INFO: [Synth 8-638] synthesizing module 'pblaze_if' [c:/psu_projects/ece544_winter15_projects/ip/ip_repo/pmod544ior2_1.0/src/pblaze_if.v:25]
INFO: [Synth 8-256] done synthesizing module 'pblaze_if' (15#1) [c:/psu_projects/ece544_winter15_projects/ip/ip_repo/pmod544ior2_1.0/src/pblaze_if.v:25]
INFO: [Synth 8-256] done synthesizing module 'ECE544if_core' (16#1) [c:/psu_projects/ece544_winter15_projects/ip/ip_repo/pmod544ior2_1.0/src/ECE544if_core.v:64]
INFO: [Synth 8-226] default block is never used [c:/psu_projects/ece544_winter15_projects/ip/ip_repo/pmod544ior2_1.0/hdl/PMod544IOR2_v1_0_S00_AXI.v:268]
INFO: [Synth 8-226] default block is never used [c:/psu_projects/ece544_winter15_projects/ip/ip_repo/pmod544ior2_1.0/hdl/PMod544IOR2_v1_0_S00_AXI.v:442]
INFO: [Synth 8-256] done synthesizing module 'PMod544IOR2_v1_0_S00_AXI' (17#1) [c:/psu_projects/ece544_winter15_projects/ip/ip_repo/pmod544ior2_1.0/hdl/PMod544IOR2_v1_0_S00_AXI.v:32]
INFO: [Synth 8-256] done synthesizing module 'PMod544IOR2_v1_0' (18#1) [c:/psu_projects/ece544_winter15_projects/ip/ip_repo/pmod544ior2_1.0/hdl/PMod544IOR2_v1_0.v:4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 272.113 ; gain = 108.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 272.113 ; gain = 108.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 272.113 ; gain = 108.539
---------------------------------------------------------------------------------
ROM "db_count" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "shift_pb0" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "pbtn_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "pbtn_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "pbtn_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "pbtn_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "pbtn_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "pbtn_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 316.672 ; gain = 153.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 22    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   8 Input     32 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PMod544IOR2_v1_0 
Detailed RTL Component Info : 
Module debounce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 22    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 22    
Module kcpsm6 
Detailed RTL Component Info : 
Module ECE544ifpgm 
Detailed RTL Component Info : 
Module rotary_filter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 2     
Module pblaze_if 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 7     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 6     
Module ECE544if_core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module PMod544IOR2_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 7     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   8 Input     32 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Loading clock regions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/ConfigModes.xml
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 428.469 ; gain = 264.895
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
ROM "PMod544IOR2_v1_0_S00_AXI_inst/DB/swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "PMod544IOR2_v1_0_S00_AXI_inst/DB/swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "PMod544IOR2_v1_0_S00_AXI_inst/DB/swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "PMod544IOR2_v1_0_S00_AXI_inst/DB/swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "PMod544IOR2_v1_0_S00_AXI_inst/DB/swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "PMod544IOR2_v1_0_S00_AXI_inst/DB/swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "PMod544IOR2_v1_0_S00_AXI_inst/DB/swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "PMod544IOR2_v1_0_S00_AXI_inst/DB/swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "PMod544IOR2_v1_0_S00_AXI_inst/DB/swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "PMod544IOR2_v1_0_S00_AXI_inst/DB/swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "PMod544IOR2_v1_0_S00_AXI_inst/DB/swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "PMod544IOR2_v1_0_S00_AXI_inst/DB/swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "PMod544IOR2_v1_0_S00_AXI_inst/DB/swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "PMod544IOR2_v1_0_S00_AXI_inst/DB/swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "PMod544IOR2_v1_0_S00_AXI_inst/DB/swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "PMod544IOR2_v1_0_S00_AXI_inst/DB/swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "PMod544IOR2_v1_0_S00_AXI_inst/DB/db_count" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_pb0" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
WARNING: [Synth 8-3331] design PMod544IOR2_v1_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design PMod544IOR2_v1_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design PMod544IOR2_v1_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design PMod544IOR2_v1_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design PMod544IOR2_v1_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design PMod544IOR2_v1_0 has unconnected port s00_axi_arprot[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 429.781 ; gain = 266.207
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 429.781 ; gain = 266.207

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: 
+------------+-------------------------------------------------------------------------------------------------------+--------------------+----------------------+------------+--------------------+
|Module Name | RTL Object                                                                                            | Inference Criteria | Size (depth X width) | Primitives | Hierarchical Name  | 
+------------+-------------------------------------------------------------------------------------------------------+--------------------+----------------------+------------+--------------------+
|            | \PMod544IOR2_v1_0_S00_AXI_inst/ECE544IFCORE/CTLCPU/stack_ram_low                                      | User Instantiated  | -                    | RAM32M X 1 | ->PMod544IOR2_v1_0 | 
|            | \PMod544IOR2_v1_0_S00_AXI_inst/ECE544IFCORE/CTLCPU/stack_ram_high                                     | User Instantiated  | -                    | RAM32M X 1 | ->PMod544IOR2_v1_0 | 
|            | \PMod544IOR2_v1_0_S00_AXI_inst/ECE544IFCORE/CTLCPU/lower_reg_banks                                    | User Instantiated  | -                    | RAM32M X 1 | ->PMod544IOR2_v1_0 | 
|            | \PMod544IOR2_v1_0_S00_AXI_inst/ECE544IFCORE/CTLCPU/upper_reg_banks                                    | User Instantiated  | -                    | RAM32M X 1 | ->PMod544IOR2_v1_0 | 
|            | \PMod544IOR2_v1_0_S00_AXI_inst/ECE544IFCORE/CTLCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram  | User Instantiated  | -                    | RAM64M X 1 | ->PMod544IOR2_v1_0 | 
|            | \PMod544IOR2_v1_0_S00_AXI_inst/ECE544IFCORE/CTLCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram  | User Instantiated  | -                    | RAM64M X 1 | ->PMod544IOR2_v1_0 | 
+------------+-------------------------------------------------------------------------------------------------------+--------------------+----------------------+------------+--------------------+

Note: The table shows RAMs generated at current stage. Some RAM generation could be reversed due to later optimizations. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/ECE544IFCORE/CTLCPU/sync_sleep_flop )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/ECE544IFCORE/CTLCPU/sync_sleep_flop ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/ECE544IFCORE/CTLCPU/k_write_strobe_flop ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/ECE544IFCORE/CTLCPU/read_strobe_flop ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_pb1_reg[3] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_pb1_reg[2] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_pb1_reg[1] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_pb1_reg[0] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_pb2_reg[3] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_pb2_reg[2] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_pb2_reg[1] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_pb2_reg[0] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_pb3_reg[3] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_pb3_reg[2] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_pb3_reg[1] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_pb3_reg[0] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_pb4_reg[3] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_pb4_reg[2] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_pb4_reg[1] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_pb4_reg[0] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_pb5_reg[3] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_pb5_reg[2] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_pb5_reg[1] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_pb5_reg[0] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/axi_awaddr_reg[1] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/axi_awaddr_reg[0] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/ECE544IFCORE/PBIF/lcd_ctl_reg[7] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/ECE544IFCORE/PBIF/lcd_ctl_reg[6] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/ECE544IFCORE/PBIF/lcd_ctl_reg[5] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/ECE544IFCORE/PBIF/lcd_ctl_reg[4] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/ECE544IFCORE/PBIF/lcd_ctl_reg[3] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/axi_bresp_reg[1] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/axi_bresp_reg[0] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/ECE544IFCORE/PBIF/rotary_status_reg[5] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/ECE544IFCORE/PBIF/rotary_status_reg[4] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/ECE544IFCORE/PBIF/rotary_status_reg[3] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/ECE544IFCORE/PBIF/rotary_status_reg[2] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/ECE544IFCORE/PBIF/rotary_status_reg[1] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/ECE544IFCORE/PBIF/rotary_status_reg[0] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/ECE544IFCORE/PBIF/lcd_status_reg[6] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/ECE544IFCORE/PBIF/lcd_status_reg[5] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/ECE544IFCORE/PBIF/lcd_status_reg[4] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/ECE544IFCORE/PBIF/lcd_status_reg[3] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/ECE544IFCORE/PBIF/lcd_status_reg[2] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/ECE544IFCORE/PBIF/lcd_status_reg[1] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/ECE544IFCORE/PBIF/lcd_status_reg[0] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/pbtn_db_reg[5] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/pbtn_db_reg[4] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/pbtn_db_reg[3] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/pbtn_db_reg[2] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/pbtn_db_reg[1] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_swtch1_reg[3] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_swtch1_reg[2] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_swtch1_reg[1] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_swtch1_reg[0] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_swtch2_reg[3] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_swtch2_reg[2] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_swtch2_reg[1] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_swtch2_reg[0] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_swtch3_reg[3] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_swtch3_reg[2] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_swtch3_reg[1] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_swtch3_reg[0] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_swtch4_reg[3] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_swtch4_reg[2] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_swtch4_reg[1] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_swtch4_reg[0] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_swtch5_reg[3] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_swtch5_reg[2] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_swtch5_reg[1] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_swtch5_reg[0] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_swtch6_reg[3] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_swtch6_reg[2] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_swtch6_reg[1] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_swtch6_reg[0] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_swtch7_reg[3] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_swtch7_reg[2] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_swtch7_reg[1] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_swtch7_reg[0] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_swtch8_reg[3] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_swtch8_reg[2] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_swtch8_reg[1] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_swtch8_reg[0] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_swtch9_reg[3] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_swtch9_reg[2] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_swtch9_reg[1] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_swtch9_reg[0] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_swtch10_reg[3] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_swtch10_reg[2] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_swtch10_reg[1] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_swtch10_reg[0] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_swtch11_reg[3] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_swtch11_reg[2] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_swtch11_reg[1] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_swtch11_reg[0] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_swtch12_reg[3] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_swtch12_reg[2] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_swtch12_reg[1] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_swtch12_reg[0] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_swtch13_reg[3] ) is unused and will be removed from module PMod544IOR2_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PMod544IOR2_v1_0_S00_AXI_inst/DB/shift_swtch13_reg[2] ) is unused and will be removed from module PMod544IOR2_v1_0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 449.824 ; gain = 286.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 449.824 ; gain = 286.250
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 449.824 ; gain = 286.250

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 449.824 ; gain = 286.250
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 449.824 ; gain = 286.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 449.824 ; gain = 286.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 449.824 ; gain = 286.250
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 449.824 ; gain = 286.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 449.824 ; gain = 286.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |     8|
|3     |LUT1     |    33|
|4     |LUT2     |     2|
|5     |LUT3     |     6|
|6     |LUT4     |    11|
|7     |LUT5     |    52|
|8     |LUT6     |   102|
|9     |LUT6_2   |    50|
|10    |MUXCY    |    29|
|11    |MUXF7    |    17|
|12    |RAM32M   |     4|
|13    |RAM64M   |     2|
|14    |RAMB36E1 |     1|
|15    |XORCY    |    27|
|16    |FD       |    47|
|17    |FDCE     |    29|
|18    |FDPE     |     1|
|19    |FDR      |    18|
|20    |FDRE     |   307|
|21    |IBUF     |    53|
|22    |OBUF     |    52|
+------+---------+------+

Report Instance Areas: 
+------+--------------------------------+-------------------------+------+
|      |Instance                        |Module                   |Cells |
+------+--------------------------------+-------------------------+------+
|1     |top                             |                         |   852|
|2     |  PMod544IOR2_v1_0_S00_AXI_inst |PMod544IOR2_v1_0_S00_AXI |   746|
|3     |    DB                          |debounce                 |    93|
|4     |    ECE544IFCORE                |ECE544if_core            |   334|
|5     |      CTLCPU                    |kcpsm6                   |   220|
|6     |      CTLPGM                    |ECE544ifpgm              |    21|
|7     |      PBIF                      |pblaze_if                |    80|
|8     |      RF                        |rotary_filter            |    12|
+------+--------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 449.824 ; gain = 286.250
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 135 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 449.824 ; gain = 262.723
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 449.824 ; gain = 286.250
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 210 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 131 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 10 instances
  FD => FDRE: 47 instances
  FDR => FDRE: 18 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 50 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
142 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 502.430 ; gain = 319.461
# write_checkpoint -noxdef PMod544IOR2_v1_0.dcp
# catch { report_utilization -file PMod544IOR2_v1_0_utilization_synth.rpt -pb PMod544IOR2_v1_0_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 502.430 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Dec 30 06:18:35 2014...
