/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] celloutsig_0_0z;
  wire [7:0] celloutsig_0_10z;
  wire [29:0] celloutsig_0_12z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  reg [14:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [12:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [11:0] celloutsig_0_7z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [4:0] celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire [7:0] celloutsig_1_16z;
  reg [7:0] celloutsig_1_17z;
  wire [7:0] celloutsig_1_18z;
  wire [14:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [11:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [16:0] celloutsig_1_8z;
  reg [5:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = ~(celloutsig_1_1z[4] | in_data[131]);
  assign celloutsig_0_6z = ~((celloutsig_0_3z[12] | celloutsig_0_3z[4]) & (celloutsig_0_0z[0] | celloutsig_0_2z));
  assign celloutsig_1_10z = ~((celloutsig_1_0z[3] | in_data[136]) & (celloutsig_1_8z[5] | celloutsig_1_5z));
  assign celloutsig_0_2z = ~((celloutsig_0_1z[3] | celloutsig_0_1z[7]) & (celloutsig_0_0z[1] | celloutsig_0_0z[4]));
  assign celloutsig_1_7z = celloutsig_1_4z[6:0] >= { celloutsig_1_6z[3:2], celloutsig_1_1z };
  assign celloutsig_0_16z = in_data[43:41] % { 1'h1, celloutsig_0_0z[4:3] };
  assign celloutsig_0_7z = celloutsig_0_3z[11:0] % { 1'h1, celloutsig_0_1z[8:0], celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_1_6z = celloutsig_1_4z[9:5] % { 1'h1, in_data[121:118] };
  assign celloutsig_1_8z = { celloutsig_1_0z[3:1], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_6z } % { 1'h1, celloutsig_1_2z[5:2], celloutsig_1_4z };
  assign celloutsig_0_4z = | in_data[10:2];
  assign celloutsig_0_5z = | in_data[30:27];
  assign celloutsig_0_15z = | celloutsig_0_12z[23:19];
  assign celloutsig_1_5z = | in_data[178:175];
  assign celloutsig_1_15z = ~^ in_data[179:175];
  assign celloutsig_1_16z = { celloutsig_1_1z[4], celloutsig_1_9z, celloutsig_1_7z } >> { celloutsig_1_12z[3:1], celloutsig_1_0z, celloutsig_1_7z };
  assign celloutsig_0_3z = in_data[87:75] >> { celloutsig_0_1z[4], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_10z = in_data[12:5] >> celloutsig_0_7z[7:0];
  assign celloutsig_1_19z = { celloutsig_1_4z[10:6], celloutsig_1_16z, celloutsig_1_5z, celloutsig_1_7z } >> { celloutsig_1_2z[1:0], celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_15z };
  assign celloutsig_0_12z = { in_data[37:22], celloutsig_0_3z, celloutsig_0_4z } >>> { celloutsig_0_0z[2], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_1_2z = { celloutsig_1_0z[2:0], celloutsig_1_1z } >>> in_data[113:106];
  assign celloutsig_1_18z = celloutsig_1_8z[14:7] - celloutsig_1_17z;
  assign celloutsig_1_0z = in_data[153:150] - in_data[157:154];
  assign celloutsig_1_1z = in_data[143:139] - in_data[127:123];
  assign celloutsig_1_4z = { celloutsig_1_0z[3:1], celloutsig_1_0z, celloutsig_1_1z } - { celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_12z = celloutsig_1_9z[4:0] - celloutsig_1_6z;
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_0z = 6'h00;
    else if (clkin_data[0]) celloutsig_0_0z = in_data[76:71];
  always_latch
    if (clkin_data[64]) celloutsig_1_17z = 8'h00;
    else if (clkin_data[32]) celloutsig_1_17z = { celloutsig_1_16z[7:5], celloutsig_1_12z };
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_1z = 15'h0000;
    else if (!clkin_data[0]) celloutsig_0_1z = in_data[80:66];
  always_latch
    if (clkin_data[64]) celloutsig_1_9z = 6'h00;
    else if (!clkin_data[32]) celloutsig_1_9z = celloutsig_1_4z[11:6];
  assign { out_data[135:128], out_data[110:96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
