// Seed: 157405359
module module_0 (
    output supply0 id_0,
    input wire id_1
);
  assign module_1.id_8 = 0;
  assign id_0 = id_1;
  wire id_3, id_4;
  id_5 :
  assert property (@(id_4) id_3 < ~id_4) id_4 = id_1 & 1;
  assign id_4 = id_5;
endmodule
module module_1 (
    output uwire id_0,
    input supply0 id_1,
    input tri0 id_2,
    input supply1 id_3,
    input tri0 id_4,
    output supply1 id_5,
    output tri id_6,
    output uwire id_7,
    inout supply1 id_8
);
  for (id_10 = 1; (1); id_7 = 1) assign id_5 = 1;
  module_0 modCall_1 (
      id_6,
      id_2
  );
endmodule
