{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "clk: 4.6000"
  ],
  "cts__clock__skew__hold": 1.2205,
  "cts__clock__skew__hold__post_repair": 1.2722,
  "cts__clock__skew__hold__pre_repair": 0.5994,
  "cts__clock__skew__setup": 1.706,
  "cts__clock__skew__setup__post_repair": 1.7327,
  "cts__clock__skew__setup__pre_repair": 1.1619,
  "cts__design__instance__area": 147155.7656,
  "cts__design__instance__area__macros": 0.0,
  "cts__design__instance__area__macros__post_repair": 0.0,
  "cts__design__instance__area__macros__pre_repair": 0.0,
  "cts__design__instance__area__post_repair": 136496.5156,
  "cts__design__instance__area__pre_repair": 136392.8438,
  "cts__design__instance__area__stdcell": 147155.7656,
  "cts__design__instance__area__stdcell__post_repair": 136496.5156,
  "cts__design__instance__area__stdcell__pre_repair": 136392.8438,
  "cts__design__instance__count": 21461,
  "cts__design__instance__count__hold_buffer": 98.0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 20000,
  "cts__design__instance__count__pre_repair": 19992,
  "cts__design__instance__count__setup_buffer": 1363.0,
  "cts__design__instance__count__stdcell": 21461,
  "cts__design__instance__count__stdcell__post_repair": 20000,
  "cts__design__instance__count__stdcell__pre_repair": 19992,
  "cts__design__instance__displacement__max": 37.0,
  "cts__design__instance__displacement__mean": 0.8515,
  "cts__design__instance__displacement__total": 18279.909,
  "cts__design__instance__utilization": 0.6205,
  "cts__design__instance__utilization__post_repair": 0.5755,
  "cts__design__instance__utilization__pre_repair": 0.5751,
  "cts__design__instance__utilization__stdcell": 0.6205,
  "cts__design__instance__utilization__stdcell__post_repair": 0.5755,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.5751,
  "cts__design__io": 388,
  "cts__design__io__post_repair": 388,
  "cts__design__io__pre_repair": 388,
  "cts__design__violations": 0,
  "cts__route__wirelength__estimated": 560204.5735,
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 1,
  "cts__timing__drv__hold_violation_count__pre_repair": 1,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.2154,
  "cts__timing__drv__max_cap_limit__post_repair": 0.0039,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.0039,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__post_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__pre_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_slew": 85,
  "cts__timing__drv__max_slew__post_repair": 131,
  "cts__timing__drv__max_slew__pre_repair": 132,
  "cts__timing__drv__max_slew_limit": -1.3037,
  "cts__timing__drv__max_slew_limit__post_repair": -1.2933,
  "cts__timing__drv__max_slew_limit__pre_repair": -1.4769,
  "cts__timing__drv__setup_violation_count": 0,
  "cts__timing__drv__setup_violation_count__post_repair": 1,
  "cts__timing__drv__setup_violation_count__pre_repair": 1,
  "cts__timing__setup__tns": -0.0,
  "cts__timing__setup__tns__post_repair": -78.93,
  "cts__timing__setup__tns__pre_repair": -55.98,
  "cts__timing__setup__ws": 0.0,
  "cts__timing__setup__ws__post_repair": -1.63,
  "cts__timing__setup__ws__pre_repair": -1.11,
  "detailedplace__clock__skew__hold": 0.0,
  "detailedplace__clock__skew__setup": 0.0,
  "detailedplace__cpu__total": 14.6,
  "detailedplace__design__instance__area": 136137.2344,
  "detailedplace__design__instance__area__macros": 0.0,
  "detailedplace__design__instance__area__stdcell": 136137.2344,
  "detailedplace__design__instance__count": 19921,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 19921,
  "detailedplace__design__instance__displacement__max": 23.9,
  "detailedplace__design__instance__displacement__mean": 1.7185,
  "detailedplace__design__instance__displacement__total": 34237.611,
  "detailedplace__design__instance__utilization": 0.574,
  "detailedplace__design__instance__utilization__stdcell": 0.574,
  "detailedplace__design__io": 388,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 342920.0,
  "detailedplace__route__wirelength__estimated": 526945.3955,
  "detailedplace__runtime__total": "0:15.03",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.0039,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "detailedplace__timing__drv__max_slew": 25,
  "detailedplace__timing__drv__max_slew_limit": -0.0173,
  "detailedplace__timing__drv__setup_violation_count": 1,
  "detailedplace__timing__setup__tns": -11.74,
  "detailedplace__timing__setup__ws": -0.51,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 5224,
  "detailedroute__route__drc_errors__iter:2": 1593,
  "detailedroute__route__drc_errors__iter:3": 1384,
  "detailedroute__route__drc_errors__iter:4": 0,
  "detailedroute__route__net": 20636,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 130886,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 130886,
  "detailedroute__route__wirelength": 630898,
  "detailedroute__route__wirelength__iter:1": 637019,
  "detailedroute__route__wirelength__iter:2": 632257,
  "detailedroute__route__wirelength__iter:3": 630906,
  "detailedroute__route__wirelength__iter:4": 630898,
  "finish__clock__skew__hold": 0.1144,
  "finish__clock__skew__setup": 0.17,
  "finish__cpu__total": 14.05,
  "finish__design__instance__area": 147155.7656,
  "finish__design__instance__area__macros": 0.0,
  "finish__design__instance__area__stdcell": 147155.7656,
  "finish__design__instance__count": 21461,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 21461,
  "finish__design__instance__utilization": 0.6205,
  "finish__design__instance__utilization__stdcell": 0.6205,
  "finish__design__io": 388,
  "finish__mem__peak": 570860.0,
  "finish__runtime__total": "0:15.96",
  "finish__timing__drv__hold_violation_count": 0.0,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.9808,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.9387,
  "finish__timing__drv__setup_violation_count": 0.0,
  "finish__timing__setup__tns": 0.0,
  "finish__timing__setup__ws": 2.68,
  "finish__timing__wns_percent_delay": 121.572013,
  "floorplan__clock__skew__hold": 0.0,
  "floorplan__clock__skew__setup": 0.0,
  "floorplan__cpu__total": 4.0,
  "floorplan__design__instance__area": 80461.0781,
  "floorplan__design__instance__area__macros": 0.0,
  "floorplan__design__instance__area__stdcell": 80461.0781,
  "floorplan__design__instance__count": 18008,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 18008,
  "floorplan__design__instance__utilization": 0.3393,
  "floorplan__design__instance__utilization__stdcell": 0.3393,
  "floorplan__design__io": 388,
  "floorplan__mem__peak": 266560.0,
  "floorplan__runtime__total": "0:04.36",
  "floorplan__timing__setup__tns": 0.0,
  "floorplan__timing__setup__ws": 2.73,
  "globalplace__clock__skew__hold": 0.0,
  "globalplace__clock__skew__setup": 0.0,
  "globalplace__design__instance__area": 81241.5625,
  "globalplace__design__instance__area__macros": 0.0,
  "globalplace__design__instance__area__stdcell": 81241.5625,
  "globalplace__design__instance__count": 19092,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 19092,
  "globalplace__design__instance__utilization": 0.3425,
  "globalplace__design__instance__utilization__stdcell": 0.3425,
  "globalplace__design__io": 388,
  "globalplace__timing__setup__tns": -3004.49,
  "globalplace__timing__setup__ws": -33.69,
  "globalroute__clock__skew__hold": 1.2195,
  "globalroute__clock__skew__setup": 1.7044,
  "globalroute__design__instance__area": 147155.7656,
  "globalroute__design__instance__area__macros": 0.0,
  "globalroute__design__instance__area__stdcell": 147155.7656,
  "globalroute__design__instance__count": 21461,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__stdcell": 21461,
  "globalroute__design__instance__utilization": 0.6205,
  "globalroute__design__instance__utilization__stdcell": 0.6205,
  "globalroute__design__io": 388,
  "globalroute__timing__clock__slack": -1.021,
  "globalroute__timing__drv__hold_violation_count": 1,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.219,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "globalroute__timing__drv__max_slew": 91,
  "globalroute__timing__drv__max_slew_limit": -1.266,
  "globalroute__timing__drv__setup_violation_count": 1,
  "globalroute__timing__setup__tns": -22.43,
  "globalroute__timing__setup__ws": -1.02,
  "placeopt__clock__skew__hold": 0.0,
  "placeopt__clock__skew__hold__pre_opt": 0.0,
  "placeopt__clock__skew__setup": 0.0,
  "placeopt__clock__skew__setup__pre_opt": 0.0,
  "placeopt__cpu__total": 18.79,
  "placeopt__design__instance__area": 136137.2344,
  "placeopt__design__instance__area__macros": 0.0,
  "placeopt__design__instance__area__macros__pre_opt": 0.0,
  "placeopt__design__instance__area__pre_opt": 81241.5625,
  "placeopt__design__instance__area__stdcell": 136137.2344,
  "placeopt__design__instance__area__stdcell__pre_opt": 81241.5625,
  "placeopt__design__instance__count": 19921,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 19092,
  "placeopt__design__instance__count__stdcell": 19921,
  "placeopt__design__instance__count__stdcell__pre_opt": 19092,
  "placeopt__design__instance__utilization": 0.574,
  "placeopt__design__instance__utilization__pre_opt": 0.3425,
  "placeopt__design__instance__utilization__stdcell": 0.574,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.3425,
  "placeopt__design__io": 388,
  "placeopt__design__io__pre_opt": 388,
  "placeopt__mem__peak": 342632.0,
  "placeopt__runtime__total": "0:19.26",
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.0752,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.034,
  "placeopt__timing__drv__setup_violation_count": 1,
  "placeopt__timing__setup__tns": -10.0,
  "placeopt__timing__setup__tns__pre_opt": -3004.49,
  "placeopt__timing__setup__ws": -0.42,
  "placeopt__timing__setup__ws__pre_opt": -33.69,
  "run__flow__design": "aes",
  "run__flow__generate_date": "2022-09-07 09:28",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-4871-g6fd2fefc4",
  "run__flow__platform": "gf55",
  "run__flow__platform__capacitance_units": "1pF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1uW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ns",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "913b3d36bc5c13ecb393409771b81f73d3a9cf75",
  "run__flow__scripts_commit": "8aa9f2dd46129f2c0a670095c93e8c9477cb1ccc",
  "run__flow__uuid": "8fb7f251-6cd0-4e0a-90ed-1897b389ac98",
  "run__flow__variant": "base",
  "synth__cpu__total": 79.63,
  "synth__design__instance__area__stdcell": 83356.92,
  "synth__design__instance__count__stdcell": 18710.0,
  "synth__mem__peak": 705360.0,
  "synth__runtime__total": "1:23.65",
  "total_time": "0:02:18.260000"
}