--------------
library IEEE;
use IEEE.STD_LOGIC_1164.all;
--------------

entity AccN_One is
				generic(N			: positive:= 8);
					port(dataIn		: in  std_logic_vector(N-1 downto 0);
							reset		: in  std_logic;
							enable	: in  std_logic;
							clk		: in  std_logic;
						  dataOut 	: out std_logic_vector(N-1 downto 0));
end AccN_One;
--------------

architecture Shell of AccN is

	signal s_adderOut, s_regOut : std_logic_vector(N-1 downto 0);
	
begin
			
	
		 
											 

end Shell;
---------------