
HelloWorld_USART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009ffc  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f8  0800a29c  0800a29c  0000b29c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800a394  0800a394  0000b394  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800a39c  0800a39c  0000b39c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800a3a0  0800a3a0  0000b3a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000019c  24000000  0800a3a4  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000355c  2400019c  0800a540  0000c19c  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  240036f8  0800a540  0000c6f8  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000c19c  2**0
                  CONTENTS, READONLY
 10 .debug_info   00019609  00000000  00000000  0000c1ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000039b4  00000000  00000000  000257d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000014b8  00000000  00000000  00029188  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000fc3  00000000  00000000  0002a640  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00039914  00000000  00000000  0002b603  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001b352  00000000  00000000  00064f17  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00160795  00000000  00000000  00080269  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001e09fe  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00005b4c  00000000  00000000  001e0a44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000059  00000000  00000000  001e6590  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	2400019c 	.word	0x2400019c
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800a284 	.word	0x0800a284

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001a0 	.word	0x240001a0
 80002dc:	0800a284 	.word	0x0800a284

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000390:	b5b0      	push	{r4, r5, r7, lr}
 8000392:	b0b4      	sub	sp, #208	@ 0xd0
 8000394:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000396:	f000 f945 	bl	8000624 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800039a:	f000 fb75 	bl	8000a88 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800039e:	f000 f89d 	bl	80004dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80003a2:	f000 f915 	bl	80005d0 <MX_GPIO_Init>
  MX_USB_DEVICE_Init();
 80003a6:	f008 fb89 	bl	8008abc <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
  HAL_Delay(100);  // Wait for things to stabilize
 80003aa:	2064      	movs	r0, #100	@ 0x64
 80003ac:	f000 fbc8 	bl	8000b40 <HAL_Delay>

  // Hello World message
  char msg[] = "Hello World from STM32H743!\r\n";
 80003b0:	4b44      	ldr	r3, [pc, #272]	@ (80004c4 <main+0x134>)
 80003b2:	f107 04ac 	add.w	r4, r7, #172	@ 0xac
 80003b6:	461d      	mov	r5, r3
 80003b8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80003ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80003bc:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80003c0:	c407      	stmia	r4!, {r0, r1, r2}
 80003c2:	8023      	strh	r3, [r4, #0]
  CDC_Transmit_FS((uint8_t*)msg, strlen(msg));
 80003c4:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80003c8:	4618      	mov	r0, r3
 80003ca:	f7ff ff89 	bl	80002e0 <strlen>
 80003ce:	4603      	mov	r3, r0
 80003d0:	b29a      	uxth	r2, r3
 80003d2:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80003d6:	4611      	mov	r1, r2
 80003d8:	4618      	mov	r0, r3
 80003da:	f008 fc59 	bl	8008c90 <CDC_Transmit_FS>
  HAL_Delay(10);
 80003de:	200a      	movs	r0, #10
 80003e0:	f000 fbae 	bl	8000b40 <HAL_Delay>

  // System info
  char info[100];
  sprintf(info, "System Clock: %lu MHz\r\n", HAL_RCC_GetSysClockFreq() / 1000000);
 80003e4:	f002 ffde 	bl	80033a4 <HAL_RCC_GetSysClockFreq>
 80003e8:	4603      	mov	r3, r0
 80003ea:	4a37      	ldr	r2, [pc, #220]	@ (80004c8 <main+0x138>)
 80003ec:	fba2 2303 	umull	r2, r3, r2, r3
 80003f0:	0c9a      	lsrs	r2, r3, #18
 80003f2:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80003f6:	4935      	ldr	r1, [pc, #212]	@ (80004cc <main+0x13c>)
 80003f8:	4618      	mov	r0, r3
 80003fa:	f009 faa3 	bl	8009944 <siprintf>
  CDC_Transmit_FS((uint8_t*)info, strlen(info));
 80003fe:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000402:	4618      	mov	r0, r3
 8000404:	f7ff ff6c 	bl	80002e0 <strlen>
 8000408:	4603      	mov	r3, r0
 800040a:	b29a      	uxth	r2, r3
 800040c:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000410:	4611      	mov	r1, r2
 8000412:	4618      	mov	r0, r3
 8000414:	f008 fc3c 	bl	8008c90 <CDC_Transmit_FS>
  HAL_Delay(10);
 8000418:	200a      	movs	r0, #10
 800041a:	f000 fb91 	bl	8000b40 <HAL_Delay>

  sprintf(info, "HCLK: %lu MHz\r\n", HAL_RCC_GetHCLKFreq() / 1000000);
 800041e:	f003 f93b 	bl	8003698 <HAL_RCC_GetHCLKFreq>
 8000422:	4603      	mov	r3, r0
 8000424:	4a28      	ldr	r2, [pc, #160]	@ (80004c8 <main+0x138>)
 8000426:	fba2 2303 	umull	r2, r3, r2, r3
 800042a:	0c9a      	lsrs	r2, r3, #18
 800042c:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000430:	4927      	ldr	r1, [pc, #156]	@ (80004d0 <main+0x140>)
 8000432:	4618      	mov	r0, r3
 8000434:	f009 fa86 	bl	8009944 <siprintf>
  CDC_Transmit_FS((uint8_t*)info, strlen(info));
 8000438:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800043c:	4618      	mov	r0, r3
 800043e:	f7ff ff4f 	bl	80002e0 <strlen>
 8000442:	4603      	mov	r3, r0
 8000444:	b29a      	uxth	r2, r3
 8000446:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800044a:	4611      	mov	r1, r2
 800044c:	4618      	mov	r0, r3
 800044e:	f008 fc1f 	bl	8008c90 <CDC_Transmit_FS>
  HAL_Delay(10);
 8000452:	200a      	movs	r0, #10
 8000454:	f000 fb74 	bl	8000b40 <HAL_Delay>

  char ready[] = "USB CDC Ready!\r\n";
 8000458:	4b1e      	ldr	r3, [pc, #120]	@ (80004d4 <main+0x144>)
 800045a:	f107 0434 	add.w	r4, r7, #52	@ 0x34
 800045e:	461d      	mov	r5, r3
 8000460:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000462:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000464:	682b      	ldr	r3, [r5, #0]
 8000466:	7023      	strb	r3, [r4, #0]
  CDC_Transmit_FS((uint8_t*)ready, strlen(ready));
 8000468:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800046c:	4618      	mov	r0, r3
 800046e:	f7ff ff37 	bl	80002e0 <strlen>
 8000472:	4603      	mov	r3, r0
 8000474:	b29a      	uxth	r2, r3
 8000476:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800047a:	4611      	mov	r1, r2
 800047c:	4618      	mov	r0, r3
 800047e:	f008 fc07 	bl	8008c90 <CDC_Transmit_FS>
  HAL_Delay(10);
 8000482:	200a      	movs	r0, #10
 8000484:	f000 fb5c 	bl	8000b40 <HAL_Delay>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint32_t counter = 0;
 8000488:	2300      	movs	r3, #0
 800048a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	HAL_Delay(1000);  // 1 second delay
 800048e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000492:	f000 fb55 	bl	8000b40 <HAL_Delay>

	char buffer[50];
	sprintf(buffer, "Counter: %lu\r\n", counter++);
 8000496:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800049a:	1c5a      	adds	r2, r3, #1
 800049c:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 80004a0:	4638      	mov	r0, r7
 80004a2:	461a      	mov	r2, r3
 80004a4:	490c      	ldr	r1, [pc, #48]	@ (80004d8 <main+0x148>)
 80004a6:	f009 fa4d 	bl	8009944 <siprintf>
	CDC_Transmit_FS((uint8_t*)buffer, strlen(buffer));
 80004aa:	463b      	mov	r3, r7
 80004ac:	4618      	mov	r0, r3
 80004ae:	f7ff ff17 	bl	80002e0 <strlen>
 80004b2:	4603      	mov	r3, r0
 80004b4:	b29a      	uxth	r2, r3
 80004b6:	463b      	mov	r3, r7
 80004b8:	4611      	mov	r1, r2
 80004ba:	4618      	mov	r0, r3
 80004bc:	f008 fbe8 	bl	8008c90 <CDC_Transmit_FS>
  {
 80004c0:	bf00      	nop
 80004c2:	e7e4      	b.n	800048e <main+0xfe>
 80004c4:	0800a2d4 	.word	0x0800a2d4
 80004c8:	431bde83 	.word	0x431bde83
 80004cc:	0800a29c 	.word	0x0800a29c
 80004d0:	0800a2b4 	.word	0x0800a2b4
 80004d4:	0800a2f4 	.word	0x0800a2f4
 80004d8:	0800a2c4 	.word	0x0800a2c4

080004dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004dc:	b580      	push	{r7, lr}
 80004de:	b09c      	sub	sp, #112	@ 0x70
 80004e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004e2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80004e6:	224c      	movs	r2, #76	@ 0x4c
 80004e8:	2100      	movs	r1, #0
 80004ea:	4618      	mov	r0, r3
 80004ec:	f009 fa4c 	bl	8009988 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004f0:	1d3b      	adds	r3, r7, #4
 80004f2:	2220      	movs	r2, #32
 80004f4:	2100      	movs	r1, #0
 80004f6:	4618      	mov	r0, r3
 80004f8:	f009 fa46 	bl	8009988 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80004fc:	2002      	movs	r0, #2
 80004fe:	f002 f8f7 	bl	80026f0 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000502:	2300      	movs	r3, #0
 8000504:	603b      	str	r3, [r7, #0]
 8000506:	4b30      	ldr	r3, [pc, #192]	@ (80005c8 <SystemClock_Config+0xec>)
 8000508:	699b      	ldr	r3, [r3, #24]
 800050a:	4a2f      	ldr	r2, [pc, #188]	@ (80005c8 <SystemClock_Config+0xec>)
 800050c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000510:	6193      	str	r3, [r2, #24]
 8000512:	4b2d      	ldr	r3, [pc, #180]	@ (80005c8 <SystemClock_Config+0xec>)
 8000514:	699b      	ldr	r3, [r3, #24]
 8000516:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800051a:	603b      	str	r3, [r7, #0]
 800051c:	4b2b      	ldr	r3, [pc, #172]	@ (80005cc <SystemClock_Config+0xf0>)
 800051e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000520:	4a2a      	ldr	r2, [pc, #168]	@ (80005cc <SystemClock_Config+0xf0>)
 8000522:	f043 0301 	orr.w	r3, r3, #1
 8000526:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000528:	4b28      	ldr	r3, [pc, #160]	@ (80005cc <SystemClock_Config+0xf0>)
 800052a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800052c:	f003 0301 	and.w	r3, r3, #1
 8000530:	603b      	str	r3, [r7, #0]
 8000532:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000534:	bf00      	nop
 8000536:	4b24      	ldr	r3, [pc, #144]	@ (80005c8 <SystemClock_Config+0xec>)
 8000538:	699b      	ldr	r3, [r3, #24]
 800053a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800053e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000542:	d1f8      	bne.n	8000536 <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000544:	2301      	movs	r3, #1
 8000546:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000548:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800054c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800054e:	2302      	movs	r3, #2
 8000550:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000552:	2302      	movs	r3, #2
 8000554:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 8000556:	2305      	movs	r3, #5
 8000558:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 192;
 800055a:	23c0      	movs	r3, #192	@ 0xc0
 800055c:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800055e:	2302      	movs	r3, #2
 8000560:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 20;
 8000562:	2314      	movs	r3, #20
 8000564:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000566:	2302      	movs	r3, #2
 8000568:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 800056a:	2308      	movs	r3, #8
 800056c:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800056e:	2300      	movs	r3, #0
 8000570:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000572:	2300      	movs	r3, #0
 8000574:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000576:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800057a:	4618      	mov	r0, r3
 800057c:	f002 f902 	bl	8002784 <HAL_RCC_OscConfig>
 8000580:	4603      	mov	r3, r0
 8000582:	2b00      	cmp	r3, #0
 8000584:	d001      	beq.n	800058a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000586:	f000 f88b 	bl	80006a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800058a:	233f      	movs	r3, #63	@ 0x3f
 800058c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800058e:	2303      	movs	r3, #3
 8000590:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000592:	2300      	movs	r3, #0
 8000594:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000596:	2308      	movs	r3, #8
 8000598:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 800059a:	2340      	movs	r3, #64	@ 0x40
 800059c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800059e:	2340      	movs	r3, #64	@ 0x40
 80005a0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80005a2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80005a6:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80005a8:	2340      	movs	r3, #64	@ 0x40
 80005aa:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80005ac:	1d3b      	adds	r3, r7, #4
 80005ae:	2104      	movs	r1, #4
 80005b0:	4618      	mov	r0, r3
 80005b2:	f002 fd41 	bl	8003038 <HAL_RCC_ClockConfig>
 80005b6:	4603      	mov	r3, r0
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	d001      	beq.n	80005c0 <SystemClock_Config+0xe4>
  {
    Error_Handler();
 80005bc:	f000 f870 	bl	80006a0 <Error_Handler>
  }
}
 80005c0:	bf00      	nop
 80005c2:	3770      	adds	r7, #112	@ 0x70
 80005c4:	46bd      	mov	sp, r7
 80005c6:	bd80      	pop	{r7, pc}
 80005c8:	58024800 	.word	0x58024800
 80005cc:	58000400 	.word	0x58000400

080005d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80005d0:	b480      	push	{r7}
 80005d2:	b083      	sub	sp, #12
 80005d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005d6:	4b12      	ldr	r3, [pc, #72]	@ (8000620 <MX_GPIO_Init+0x50>)
 80005d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80005dc:	4a10      	ldr	r2, [pc, #64]	@ (8000620 <MX_GPIO_Init+0x50>)
 80005de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80005e2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80005e6:	4b0e      	ldr	r3, [pc, #56]	@ (8000620 <MX_GPIO_Init+0x50>)
 80005e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80005ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80005f0:	607b      	str	r3, [r7, #4]
 80005f2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005f4:	4b0a      	ldr	r3, [pc, #40]	@ (8000620 <MX_GPIO_Init+0x50>)
 80005f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80005fa:	4a09      	ldr	r2, [pc, #36]	@ (8000620 <MX_GPIO_Init+0x50>)
 80005fc:	f043 0302 	orr.w	r3, r3, #2
 8000600:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000604:	4b06      	ldr	r3, [pc, #24]	@ (8000620 <MX_GPIO_Init+0x50>)
 8000606:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800060a:	f003 0302 	and.w	r3, r3, #2
 800060e:	603b      	str	r3, [r7, #0]
 8000610:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000612:	bf00      	nop
 8000614:	370c      	adds	r7, #12
 8000616:	46bd      	mov	sp, r7
 8000618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800061c:	4770      	bx	lr
 800061e:	bf00      	nop
 8000620:	58024400 	.word	0x58024400

08000624 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b084      	sub	sp, #16
 8000628:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800062a:	463b      	mov	r3, r7
 800062c:	2200      	movs	r2, #0
 800062e:	601a      	str	r2, [r3, #0]
 8000630:	605a      	str	r2, [r3, #4]
 8000632:	609a      	str	r2, [r3, #8]
 8000634:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000636:	f000 fb93 	bl	8000d60 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800063a:	2301      	movs	r3, #1
 800063c:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 800063e:	2300      	movs	r3, #0
 8000640:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000642:	2300      	movs	r3, #0
 8000644:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000646:	231f      	movs	r3, #31
 8000648:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 800064a:	2387      	movs	r3, #135	@ 0x87
 800064c:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 800064e:	2300      	movs	r3, #0
 8000650:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000652:	2300      	movs	r3, #0
 8000654:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000656:	2301      	movs	r3, #1
 8000658:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 800065a:	2301      	movs	r3, #1
 800065c:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 800065e:	2300      	movs	r3, #0
 8000660:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000662:	2300      	movs	r3, #0
 8000664:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000666:	463b      	mov	r3, r7
 8000668:	4618      	mov	r0, r3
 800066a:	f000 fbb1 	bl	8000dd0 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800066e:	2004      	movs	r0, #4
 8000670:	f000 fb8e 	bl	8000d90 <HAL_MPU_Enable>

}
 8000674:	bf00      	nop
 8000676:	3710      	adds	r7, #16
 8000678:	46bd      	mov	sp, r7
 800067a:	bd80      	pop	{r7, pc}

0800067c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	b082      	sub	sp, #8
 8000680:	af00      	add	r7, sp, #0
 8000682:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	4a04      	ldr	r2, [pc, #16]	@ (800069c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800068a:	4293      	cmp	r3, r2
 800068c:	d101      	bne.n	8000692 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800068e:	f000 fa37 	bl	8000b00 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000692:	bf00      	nop
 8000694:	3708      	adds	r7, #8
 8000696:	46bd      	mov	sp, r7
 8000698:	bd80      	pop	{r7, pc}
 800069a:	bf00      	nop
 800069c:	40001000 	.word	0x40001000

080006a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006a0:	b480      	push	{r7}
 80006a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006a4:	b672      	cpsid	i
}
 80006a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006a8:	bf00      	nop
 80006aa:	e7fd      	b.n	80006a8 <Error_Handler+0x8>

080006ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006ac:	b480      	push	{r7}
 80006ae:	b083      	sub	sp, #12
 80006b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006b2:	4b0a      	ldr	r3, [pc, #40]	@ (80006dc <HAL_MspInit+0x30>)
 80006b4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80006b8:	4a08      	ldr	r2, [pc, #32]	@ (80006dc <HAL_MspInit+0x30>)
 80006ba:	f043 0302 	orr.w	r3, r3, #2
 80006be:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80006c2:	4b06      	ldr	r3, [pc, #24]	@ (80006dc <HAL_MspInit+0x30>)
 80006c4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80006c8:	f003 0302 	and.w	r3, r3, #2
 80006cc:	607b      	str	r3, [r7, #4]
 80006ce:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006d0:	bf00      	nop
 80006d2:	370c      	adds	r7, #12
 80006d4:	46bd      	mov	sp, r7
 80006d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006da:	4770      	bx	lr
 80006dc:	58024400 	.word	0x58024400

080006e0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b090      	sub	sp, #64	@ 0x40
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	2b0f      	cmp	r3, #15
 80006ec:	d827      	bhi.n	800073e <HAL_InitTick+0x5e>
   {
     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 80006ee:	2200      	movs	r2, #0
 80006f0:	6879      	ldr	r1, [r7, #4]
 80006f2:	2036      	movs	r0, #54	@ 0x36
 80006f4:	f000 fb0c 	bl	8000d10 <HAL_NVIC_SetPriority>

     /* Enable the TIM6 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80006f8:	2036      	movs	r0, #54	@ 0x36
 80006fa:	f000 fb23 	bl	8000d44 <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 80006fe:	4a29      	ldr	r2, [pc, #164]	@ (80007a4 <HAL_InitTick+0xc4>)
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000704:	4b28      	ldr	r3, [pc, #160]	@ (80007a8 <HAL_InitTick+0xc8>)
 8000706:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800070a:	4a27      	ldr	r2, [pc, #156]	@ (80007a8 <HAL_InitTick+0xc8>)
 800070c:	f043 0310 	orr.w	r3, r3, #16
 8000710:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000714:	4b24      	ldr	r3, [pc, #144]	@ (80007a8 <HAL_InitTick+0xc8>)
 8000716:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800071a:	f003 0310 	and.w	r3, r3, #16
 800071e:	60fb      	str	r3, [r7, #12]
 8000720:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000722:	f107 0210 	add.w	r2, r7, #16
 8000726:	f107 0314 	add.w	r3, r7, #20
 800072a:	4611      	mov	r1, r2
 800072c:	4618      	mov	r0, r3
 800072e:	f002 fff9 	bl	8003724 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000732:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000734:	63bb      	str	r3, [r7, #56]	@ 0x38
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000736:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000738:	2b00      	cmp	r3, #0
 800073a:	d106      	bne.n	800074a <HAL_InitTick+0x6a>
 800073c:	e001      	b.n	8000742 <HAL_InitTick+0x62>
    return HAL_ERROR;
 800073e:	2301      	movs	r3, #1
 8000740:	e02b      	b.n	800079a <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000742:	f002 ffd9 	bl	80036f8 <HAL_RCC_GetPCLK1Freq>
 8000746:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8000748:	e004      	b.n	8000754 <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800074a:	f002 ffd5 	bl	80036f8 <HAL_RCC_GetPCLK1Freq>
 800074e:	4603      	mov	r3, r0
 8000750:	005b      	lsls	r3, r3, #1
 8000752:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000754:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000756:	4a15      	ldr	r2, [pc, #84]	@ (80007ac <HAL_InitTick+0xcc>)
 8000758:	fba2 2303 	umull	r2, r3, r2, r3
 800075c:	0c9b      	lsrs	r3, r3, #18
 800075e:	3b01      	subs	r3, #1
 8000760:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000762:	4b13      	ldr	r3, [pc, #76]	@ (80007b0 <HAL_InitTick+0xd0>)
 8000764:	4a13      	ldr	r2, [pc, #76]	@ (80007b4 <HAL_InitTick+0xd4>)
 8000766:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000768:	4b11      	ldr	r3, [pc, #68]	@ (80007b0 <HAL_InitTick+0xd0>)
 800076a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800076e:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000770:	4a0f      	ldr	r2, [pc, #60]	@ (80007b0 <HAL_InitTick+0xd0>)
 8000772:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000774:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000776:	4b0e      	ldr	r3, [pc, #56]	@ (80007b0 <HAL_InitTick+0xd0>)
 8000778:	2200      	movs	r2, #0
 800077a:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800077c:	4b0c      	ldr	r3, [pc, #48]	@ (80007b0 <HAL_InitTick+0xd0>)
 800077e:	2200      	movs	r2, #0
 8000780:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8000782:	480b      	ldr	r0, [pc, #44]	@ (80007b0 <HAL_InitTick+0xd0>)
 8000784:	f004 fb7e 	bl	8004e84 <HAL_TIM_Base_Init>
 8000788:	4603      	mov	r3, r0
 800078a:	2b00      	cmp	r3, #0
 800078c:	d104      	bne.n	8000798 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 800078e:	4808      	ldr	r0, [pc, #32]	@ (80007b0 <HAL_InitTick+0xd0>)
 8000790:	f004 fbda 	bl	8004f48 <HAL_TIM_Base_Start_IT>
 8000794:	4603      	mov	r3, r0
 8000796:	e000      	b.n	800079a <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 8000798:	2301      	movs	r3, #1
}
 800079a:	4618      	mov	r0, r3
 800079c:	3740      	adds	r7, #64	@ 0x40
 800079e:	46bd      	mov	sp, r7
 80007a0:	bd80      	pop	{r7, pc}
 80007a2:	bf00      	nop
 80007a4:	24000008 	.word	0x24000008
 80007a8:	58024400 	.word	0x58024400
 80007ac:	431bde83 	.word	0x431bde83
 80007b0:	240001b8 	.word	0x240001b8
 80007b4:	40001000 	.word	0x40001000

080007b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007b8:	b480      	push	{r7}
 80007ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80007bc:	bf00      	nop
 80007be:	e7fd      	b.n	80007bc <NMI_Handler+0x4>

080007c0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007c0:	b480      	push	{r7}
 80007c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007c4:	bf00      	nop
 80007c6:	e7fd      	b.n	80007c4 <HardFault_Handler+0x4>

080007c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007c8:	b480      	push	{r7}
 80007ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80007cc:	bf00      	nop
 80007ce:	e7fd      	b.n	80007cc <MemManage_Handler+0x4>

080007d0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80007d0:	b480      	push	{r7}
 80007d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80007d4:	bf00      	nop
 80007d6:	e7fd      	b.n	80007d4 <BusFault_Handler+0x4>

080007d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80007d8:	b480      	push	{r7}
 80007da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80007dc:	bf00      	nop
 80007de:	e7fd      	b.n	80007dc <UsageFault_Handler+0x4>

080007e0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80007e0:	b480      	push	{r7}
 80007e2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80007e4:	bf00      	nop
 80007e6:	46bd      	mov	sp, r7
 80007e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ec:	4770      	bx	lr

080007ee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80007ee:	b480      	push	{r7}
 80007f0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80007f2:	bf00      	nop
 80007f4:	46bd      	mov	sp, r7
 80007f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fa:	4770      	bx	lr

080007fc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80007fc:	b480      	push	{r7}
 80007fe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000800:	bf00      	nop
 8000802:	46bd      	mov	sp, r7
 8000804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000808:	4770      	bx	lr

0800080a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800080a:	b480      	push	{r7}
 800080c:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800080e:	bf00      	nop
 8000810:	46bd      	mov	sp, r7
 8000812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000816:	4770      	bx	lr

08000818 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800081c:	4802      	ldr	r0, [pc, #8]	@ (8000828 <TIM6_DAC_IRQHandler+0x10>)
 800081e:	f004 fc0b 	bl	8005038 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000822:	bf00      	nop
 8000824:	bd80      	pop	{r7, pc}
 8000826:	bf00      	nop
 8000828:	240001b8 	.word	0x240001b8

0800082c <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_HS);
 8000830:	4802      	ldr	r0, [pc, #8]	@ (800083c <OTG_HS_IRQHandler+0x10>)
 8000832:	f000 fdfe 	bl	8001432 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 8000836:	bf00      	nop
 8000838:	bd80      	pop	{r7, pc}
 800083a:	bf00      	nop
 800083c:	24002eac 	.word	0x24002eac

08000840 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000844:	4802      	ldr	r0, [pc, #8]	@ (8000850 <OTG_FS_IRQHandler+0x10>)
 8000846:	f000 fdf4 	bl	8001432 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800084a:	bf00      	nop
 800084c:	bd80      	pop	{r7, pc}
 800084e:	bf00      	nop
 8000850:	240029c8 	.word	0x240029c8

08000854 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	b086      	sub	sp, #24
 8000858:	af00      	add	r7, sp, #0
 800085a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800085c:	4a14      	ldr	r2, [pc, #80]	@ (80008b0 <_sbrk+0x5c>)
 800085e:	4b15      	ldr	r3, [pc, #84]	@ (80008b4 <_sbrk+0x60>)
 8000860:	1ad3      	subs	r3, r2, r3
 8000862:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000864:	697b      	ldr	r3, [r7, #20]
 8000866:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000868:	4b13      	ldr	r3, [pc, #76]	@ (80008b8 <_sbrk+0x64>)
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	2b00      	cmp	r3, #0
 800086e:	d102      	bne.n	8000876 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000870:	4b11      	ldr	r3, [pc, #68]	@ (80008b8 <_sbrk+0x64>)
 8000872:	4a12      	ldr	r2, [pc, #72]	@ (80008bc <_sbrk+0x68>)
 8000874:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000876:	4b10      	ldr	r3, [pc, #64]	@ (80008b8 <_sbrk+0x64>)
 8000878:	681a      	ldr	r2, [r3, #0]
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	4413      	add	r3, r2
 800087e:	693a      	ldr	r2, [r7, #16]
 8000880:	429a      	cmp	r2, r3
 8000882:	d207      	bcs.n	8000894 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000884:	f009 f888 	bl	8009998 <__errno>
 8000888:	4603      	mov	r3, r0
 800088a:	220c      	movs	r2, #12
 800088c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800088e:	f04f 33ff 	mov.w	r3, #4294967295
 8000892:	e009      	b.n	80008a8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000894:	4b08      	ldr	r3, [pc, #32]	@ (80008b8 <_sbrk+0x64>)
 8000896:	681b      	ldr	r3, [r3, #0]
 8000898:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800089a:	4b07      	ldr	r3, [pc, #28]	@ (80008b8 <_sbrk+0x64>)
 800089c:	681a      	ldr	r2, [r3, #0]
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	4413      	add	r3, r2
 80008a2:	4a05      	ldr	r2, [pc, #20]	@ (80008b8 <_sbrk+0x64>)
 80008a4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80008a6:	68fb      	ldr	r3, [r7, #12]
}
 80008a8:	4618      	mov	r0, r3
 80008aa:	3718      	adds	r7, #24
 80008ac:	46bd      	mov	sp, r7
 80008ae:	bd80      	pop	{r7, pc}
 80008b0:	24080000 	.word	0x24080000
 80008b4:	00000400 	.word	0x00000400
 80008b8:	24000204 	.word	0x24000204
 80008bc:	240036f8 	.word	0x240036f8

080008c0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80008c0:	b480      	push	{r7}
 80008c2:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80008c4:	4b43      	ldr	r3, [pc, #268]	@ (80009d4 <SystemInit+0x114>)
 80008c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80008ca:	4a42      	ldr	r2, [pc, #264]	@ (80009d4 <SystemInit+0x114>)
 80008cc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80008d0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80008d4:	4b40      	ldr	r3, [pc, #256]	@ (80009d8 <SystemInit+0x118>)
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	f003 030f 	and.w	r3, r3, #15
 80008dc:	2b06      	cmp	r3, #6
 80008de:	d807      	bhi.n	80008f0 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80008e0:	4b3d      	ldr	r3, [pc, #244]	@ (80009d8 <SystemInit+0x118>)
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	f023 030f 	bic.w	r3, r3, #15
 80008e8:	4a3b      	ldr	r2, [pc, #236]	@ (80009d8 <SystemInit+0x118>)
 80008ea:	f043 0307 	orr.w	r3, r3, #7
 80008ee:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80008f0:	4b3a      	ldr	r3, [pc, #232]	@ (80009dc <SystemInit+0x11c>)
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	4a39      	ldr	r2, [pc, #228]	@ (80009dc <SystemInit+0x11c>)
 80008f6:	f043 0301 	orr.w	r3, r3, #1
 80008fa:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80008fc:	4b37      	ldr	r3, [pc, #220]	@ (80009dc <SystemInit+0x11c>)
 80008fe:	2200      	movs	r2, #0
 8000900:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000902:	4b36      	ldr	r3, [pc, #216]	@ (80009dc <SystemInit+0x11c>)
 8000904:	681a      	ldr	r2, [r3, #0]
 8000906:	4935      	ldr	r1, [pc, #212]	@ (80009dc <SystemInit+0x11c>)
 8000908:	4b35      	ldr	r3, [pc, #212]	@ (80009e0 <SystemInit+0x120>)
 800090a:	4013      	ands	r3, r2
 800090c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800090e:	4b32      	ldr	r3, [pc, #200]	@ (80009d8 <SystemInit+0x118>)
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	f003 0308 	and.w	r3, r3, #8
 8000916:	2b00      	cmp	r3, #0
 8000918:	d007      	beq.n	800092a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800091a:	4b2f      	ldr	r3, [pc, #188]	@ (80009d8 <SystemInit+0x118>)
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	f023 030f 	bic.w	r3, r3, #15
 8000922:	4a2d      	ldr	r2, [pc, #180]	@ (80009d8 <SystemInit+0x118>)
 8000924:	f043 0307 	orr.w	r3, r3, #7
 8000928:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800092a:	4b2c      	ldr	r3, [pc, #176]	@ (80009dc <SystemInit+0x11c>)
 800092c:	2200      	movs	r2, #0
 800092e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000930:	4b2a      	ldr	r3, [pc, #168]	@ (80009dc <SystemInit+0x11c>)
 8000932:	2200      	movs	r2, #0
 8000934:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000936:	4b29      	ldr	r3, [pc, #164]	@ (80009dc <SystemInit+0x11c>)
 8000938:	2200      	movs	r2, #0
 800093a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800093c:	4b27      	ldr	r3, [pc, #156]	@ (80009dc <SystemInit+0x11c>)
 800093e:	4a29      	ldr	r2, [pc, #164]	@ (80009e4 <SystemInit+0x124>)
 8000940:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000942:	4b26      	ldr	r3, [pc, #152]	@ (80009dc <SystemInit+0x11c>)
 8000944:	4a28      	ldr	r2, [pc, #160]	@ (80009e8 <SystemInit+0x128>)
 8000946:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000948:	4b24      	ldr	r3, [pc, #144]	@ (80009dc <SystemInit+0x11c>)
 800094a:	4a28      	ldr	r2, [pc, #160]	@ (80009ec <SystemInit+0x12c>)
 800094c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800094e:	4b23      	ldr	r3, [pc, #140]	@ (80009dc <SystemInit+0x11c>)
 8000950:	2200      	movs	r2, #0
 8000952:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000954:	4b21      	ldr	r3, [pc, #132]	@ (80009dc <SystemInit+0x11c>)
 8000956:	4a25      	ldr	r2, [pc, #148]	@ (80009ec <SystemInit+0x12c>)
 8000958:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800095a:	4b20      	ldr	r3, [pc, #128]	@ (80009dc <SystemInit+0x11c>)
 800095c:	2200      	movs	r2, #0
 800095e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000960:	4b1e      	ldr	r3, [pc, #120]	@ (80009dc <SystemInit+0x11c>)
 8000962:	4a22      	ldr	r2, [pc, #136]	@ (80009ec <SystemInit+0x12c>)
 8000964:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000966:	4b1d      	ldr	r3, [pc, #116]	@ (80009dc <SystemInit+0x11c>)
 8000968:	2200      	movs	r2, #0
 800096a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800096c:	4b1b      	ldr	r3, [pc, #108]	@ (80009dc <SystemInit+0x11c>)
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	4a1a      	ldr	r2, [pc, #104]	@ (80009dc <SystemInit+0x11c>)
 8000972:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000976:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000978:	4b18      	ldr	r3, [pc, #96]	@ (80009dc <SystemInit+0x11c>)
 800097a:	2200      	movs	r2, #0
 800097c:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800097e:	4b1c      	ldr	r3, [pc, #112]	@ (80009f0 <SystemInit+0x130>)
 8000980:	681a      	ldr	r2, [r3, #0]
 8000982:	4b1c      	ldr	r3, [pc, #112]	@ (80009f4 <SystemInit+0x134>)
 8000984:	4013      	ands	r3, r2
 8000986:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800098a:	d202      	bcs.n	8000992 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 800098c:	4b1a      	ldr	r3, [pc, #104]	@ (80009f8 <SystemInit+0x138>)
 800098e:	2201      	movs	r2, #1
 8000990:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000992:	4b12      	ldr	r3, [pc, #72]	@ (80009dc <SystemInit+0x11c>)
 8000994:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000998:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800099c:	2b00      	cmp	r3, #0
 800099e:	d113      	bne.n	80009c8 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80009a0:	4b0e      	ldr	r3, [pc, #56]	@ (80009dc <SystemInit+0x11c>)
 80009a2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80009a6:	4a0d      	ldr	r2, [pc, #52]	@ (80009dc <SystemInit+0x11c>)
 80009a8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80009ac:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80009b0:	4b12      	ldr	r3, [pc, #72]	@ (80009fc <SystemInit+0x13c>)
 80009b2:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80009b6:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80009b8:	4b08      	ldr	r3, [pc, #32]	@ (80009dc <SystemInit+0x11c>)
 80009ba:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80009be:	4a07      	ldr	r2, [pc, #28]	@ (80009dc <SystemInit+0x11c>)
 80009c0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80009c4:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80009c8:	bf00      	nop
 80009ca:	46bd      	mov	sp, r7
 80009cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d0:	4770      	bx	lr
 80009d2:	bf00      	nop
 80009d4:	e000ed00 	.word	0xe000ed00
 80009d8:	52002000 	.word	0x52002000
 80009dc:	58024400 	.word	0x58024400
 80009e0:	eaf6ed7f 	.word	0xeaf6ed7f
 80009e4:	02020200 	.word	0x02020200
 80009e8:	01ff0000 	.word	0x01ff0000
 80009ec:	01010280 	.word	0x01010280
 80009f0:	5c001000 	.word	0x5c001000
 80009f4:	ffff0000 	.word	0xffff0000
 80009f8:	51008108 	.word	0x51008108
 80009fc:	52004000 	.word	0x52004000

08000a00 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000a00:	b480      	push	{r7}
 8000a02:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8000a04:	4b09      	ldr	r3, [pc, #36]	@ (8000a2c <ExitRun0Mode+0x2c>)
 8000a06:	68db      	ldr	r3, [r3, #12]
 8000a08:	4a08      	ldr	r2, [pc, #32]	@ (8000a2c <ExitRun0Mode+0x2c>)
 8000a0a:	f043 0302 	orr.w	r3, r3, #2
 8000a0e:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000a10:	bf00      	nop
 8000a12:	4b06      	ldr	r3, [pc, #24]	@ (8000a2c <ExitRun0Mode+0x2c>)
 8000a14:	685b      	ldr	r3, [r3, #4]
 8000a16:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d0f9      	beq.n	8000a12 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000a1e:	bf00      	nop
 8000a20:	bf00      	nop
 8000a22:	46bd      	mov	sp, r7
 8000a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a28:	4770      	bx	lr
 8000a2a:	bf00      	nop
 8000a2c:	58024800 	.word	0x58024800

08000a30 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000a30:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8000a6c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8000a34:	f7ff ffe4 	bl	8000a00 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000a38:	f7ff ff42 	bl	80008c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a3c:	480c      	ldr	r0, [pc, #48]	@ (8000a70 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000a3e:	490d      	ldr	r1, [pc, #52]	@ (8000a74 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000a40:	4a0d      	ldr	r2, [pc, #52]	@ (8000a78 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000a42:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a44:	e002      	b.n	8000a4c <LoopCopyDataInit>

08000a46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a4a:	3304      	adds	r3, #4

08000a4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a50:	d3f9      	bcc.n	8000a46 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a52:	4a0a      	ldr	r2, [pc, #40]	@ (8000a7c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000a54:	4c0a      	ldr	r4, [pc, #40]	@ (8000a80 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000a56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a58:	e001      	b.n	8000a5e <LoopFillZerobss>

08000a5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a5c:	3204      	adds	r2, #4

08000a5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a60:	d3fb      	bcc.n	8000a5a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000a62:	f008 ff9f 	bl	80099a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000a66:	f7ff fc93 	bl	8000390 <main>
  bx  lr
 8000a6a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000a6c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000a70:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000a74:	2400019c 	.word	0x2400019c
  ldr r2, =_sidata
 8000a78:	0800a3a4 	.word	0x0800a3a4
  ldr r2, =_sbss
 8000a7c:	2400019c 	.word	0x2400019c
  ldr r4, =_ebss
 8000a80:	240036f8 	.word	0x240036f8

08000a84 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000a84:	e7fe      	b.n	8000a84 <ADC3_IRQHandler>
	...

08000a88 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b082      	sub	sp, #8
 8000a8c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a8e:	2003      	movs	r0, #3
 8000a90:	f000 f933 	bl	8000cfa <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000a94:	f002 fc86 	bl	80033a4 <HAL_RCC_GetSysClockFreq>
 8000a98:	4602      	mov	r2, r0
 8000a9a:	4b15      	ldr	r3, [pc, #84]	@ (8000af0 <HAL_Init+0x68>)
 8000a9c:	699b      	ldr	r3, [r3, #24]
 8000a9e:	0a1b      	lsrs	r3, r3, #8
 8000aa0:	f003 030f 	and.w	r3, r3, #15
 8000aa4:	4913      	ldr	r1, [pc, #76]	@ (8000af4 <HAL_Init+0x6c>)
 8000aa6:	5ccb      	ldrb	r3, [r1, r3]
 8000aa8:	f003 031f 	and.w	r3, r3, #31
 8000aac:	fa22 f303 	lsr.w	r3, r2, r3
 8000ab0:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000ab2:	4b0f      	ldr	r3, [pc, #60]	@ (8000af0 <HAL_Init+0x68>)
 8000ab4:	699b      	ldr	r3, [r3, #24]
 8000ab6:	f003 030f 	and.w	r3, r3, #15
 8000aba:	4a0e      	ldr	r2, [pc, #56]	@ (8000af4 <HAL_Init+0x6c>)
 8000abc:	5cd3      	ldrb	r3, [r2, r3]
 8000abe:	f003 031f 	and.w	r3, r3, #31
 8000ac2:	687a      	ldr	r2, [r7, #4]
 8000ac4:	fa22 f303 	lsr.w	r3, r2, r3
 8000ac8:	4a0b      	ldr	r2, [pc, #44]	@ (8000af8 <HAL_Init+0x70>)
 8000aca:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000acc:	4a0b      	ldr	r2, [pc, #44]	@ (8000afc <HAL_Init+0x74>)
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000ad2:	200f      	movs	r0, #15
 8000ad4:	f7ff fe04 	bl	80006e0 <HAL_InitTick>
 8000ad8:	4603      	mov	r3, r0
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d001      	beq.n	8000ae2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000ade:	2301      	movs	r3, #1
 8000ae0:	e002      	b.n	8000ae8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000ae2:	f7ff fde3 	bl	80006ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ae6:	2300      	movs	r3, #0
}
 8000ae8:	4618      	mov	r0, r3
 8000aea:	3708      	adds	r7, #8
 8000aec:	46bd      	mov	sp, r7
 8000aee:	bd80      	pop	{r7, pc}
 8000af0:	58024400 	.word	0x58024400
 8000af4:	0800a350 	.word	0x0800a350
 8000af8:	24000004 	.word	0x24000004
 8000afc:	24000000 	.word	0x24000000

08000b00 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b00:	b480      	push	{r7}
 8000b02:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000b04:	4b06      	ldr	r3, [pc, #24]	@ (8000b20 <HAL_IncTick+0x20>)
 8000b06:	781b      	ldrb	r3, [r3, #0]
 8000b08:	461a      	mov	r2, r3
 8000b0a:	4b06      	ldr	r3, [pc, #24]	@ (8000b24 <HAL_IncTick+0x24>)
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	4413      	add	r3, r2
 8000b10:	4a04      	ldr	r2, [pc, #16]	@ (8000b24 <HAL_IncTick+0x24>)
 8000b12:	6013      	str	r3, [r2, #0]
}
 8000b14:	bf00      	nop
 8000b16:	46bd      	mov	sp, r7
 8000b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1c:	4770      	bx	lr
 8000b1e:	bf00      	nop
 8000b20:	2400000c 	.word	0x2400000c
 8000b24:	24000208 	.word	0x24000208

08000b28 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	af00      	add	r7, sp, #0
  return uwTick;
 8000b2c:	4b03      	ldr	r3, [pc, #12]	@ (8000b3c <HAL_GetTick+0x14>)
 8000b2e:	681b      	ldr	r3, [r3, #0]
}
 8000b30:	4618      	mov	r0, r3
 8000b32:	46bd      	mov	sp, r7
 8000b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b38:	4770      	bx	lr
 8000b3a:	bf00      	nop
 8000b3c:	24000208 	.word	0x24000208

08000b40 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b084      	sub	sp, #16
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000b48:	f7ff ffee 	bl	8000b28 <HAL_GetTick>
 8000b4c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b52:	68fb      	ldr	r3, [r7, #12]
 8000b54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b58:	d005      	beq.n	8000b66 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000b5a:	4b0a      	ldr	r3, [pc, #40]	@ (8000b84 <HAL_Delay+0x44>)
 8000b5c:	781b      	ldrb	r3, [r3, #0]
 8000b5e:	461a      	mov	r2, r3
 8000b60:	68fb      	ldr	r3, [r7, #12]
 8000b62:	4413      	add	r3, r2
 8000b64:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000b66:	bf00      	nop
 8000b68:	f7ff ffde 	bl	8000b28 <HAL_GetTick>
 8000b6c:	4602      	mov	r2, r0
 8000b6e:	68bb      	ldr	r3, [r7, #8]
 8000b70:	1ad3      	subs	r3, r2, r3
 8000b72:	68fa      	ldr	r2, [r7, #12]
 8000b74:	429a      	cmp	r2, r3
 8000b76:	d8f7      	bhi.n	8000b68 <HAL_Delay+0x28>
  {
  }
}
 8000b78:	bf00      	nop
 8000b7a:	bf00      	nop
 8000b7c:	3710      	adds	r7, #16
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}
 8000b82:	bf00      	nop
 8000b84:	2400000c 	.word	0x2400000c

08000b88 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8000b8c:	4b03      	ldr	r3, [pc, #12]	@ (8000b9c <HAL_GetREVID+0x14>)
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	0c1b      	lsrs	r3, r3, #16
}
 8000b92:	4618      	mov	r0, r3
 8000b94:	46bd      	mov	sp, r7
 8000b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9a:	4770      	bx	lr
 8000b9c:	5c001000 	.word	0x5c001000

08000ba0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	b085      	sub	sp, #20
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	f003 0307 	and.w	r3, r3, #7
 8000bae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000bb0:	4b0b      	ldr	r3, [pc, #44]	@ (8000be0 <__NVIC_SetPriorityGrouping+0x40>)
 8000bb2:	68db      	ldr	r3, [r3, #12]
 8000bb4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000bb6:	68ba      	ldr	r2, [r7, #8]
 8000bb8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000bbc:	4013      	ands	r3, r2
 8000bbe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000bc0:	68fb      	ldr	r3, [r7, #12]
 8000bc2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000bc4:	68bb      	ldr	r3, [r7, #8]
 8000bc6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000bc8:	4b06      	ldr	r3, [pc, #24]	@ (8000be4 <__NVIC_SetPriorityGrouping+0x44>)
 8000bca:	4313      	orrs	r3, r2
 8000bcc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000bce:	4a04      	ldr	r2, [pc, #16]	@ (8000be0 <__NVIC_SetPriorityGrouping+0x40>)
 8000bd0:	68bb      	ldr	r3, [r7, #8]
 8000bd2:	60d3      	str	r3, [r2, #12]
}
 8000bd4:	bf00      	nop
 8000bd6:	3714      	adds	r7, #20
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bde:	4770      	bx	lr
 8000be0:	e000ed00 	.word	0xe000ed00
 8000be4:	05fa0000 	.word	0x05fa0000

08000be8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000be8:	b480      	push	{r7}
 8000bea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000bec:	4b04      	ldr	r3, [pc, #16]	@ (8000c00 <__NVIC_GetPriorityGrouping+0x18>)
 8000bee:	68db      	ldr	r3, [r3, #12]
 8000bf0:	0a1b      	lsrs	r3, r3, #8
 8000bf2:	f003 0307 	and.w	r3, r3, #7
}
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfe:	4770      	bx	lr
 8000c00:	e000ed00 	.word	0xe000ed00

08000c04 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c04:	b480      	push	{r7}
 8000c06:	b083      	sub	sp, #12
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000c0e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	db0b      	blt.n	8000c2e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c16:	88fb      	ldrh	r3, [r7, #6]
 8000c18:	f003 021f 	and.w	r2, r3, #31
 8000c1c:	4907      	ldr	r1, [pc, #28]	@ (8000c3c <__NVIC_EnableIRQ+0x38>)
 8000c1e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000c22:	095b      	lsrs	r3, r3, #5
 8000c24:	2001      	movs	r0, #1
 8000c26:	fa00 f202 	lsl.w	r2, r0, r2
 8000c2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000c2e:	bf00      	nop
 8000c30:	370c      	adds	r7, #12
 8000c32:	46bd      	mov	sp, r7
 8000c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c38:	4770      	bx	lr
 8000c3a:	bf00      	nop
 8000c3c:	e000e100 	.word	0xe000e100

08000c40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c40:	b480      	push	{r7}
 8000c42:	b083      	sub	sp, #12
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	4603      	mov	r3, r0
 8000c48:	6039      	str	r1, [r7, #0]
 8000c4a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000c4c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	db0a      	blt.n	8000c6a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c54:	683b      	ldr	r3, [r7, #0]
 8000c56:	b2da      	uxtb	r2, r3
 8000c58:	490c      	ldr	r1, [pc, #48]	@ (8000c8c <__NVIC_SetPriority+0x4c>)
 8000c5a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000c5e:	0112      	lsls	r2, r2, #4
 8000c60:	b2d2      	uxtb	r2, r2
 8000c62:	440b      	add	r3, r1
 8000c64:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c68:	e00a      	b.n	8000c80 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c6a:	683b      	ldr	r3, [r7, #0]
 8000c6c:	b2da      	uxtb	r2, r3
 8000c6e:	4908      	ldr	r1, [pc, #32]	@ (8000c90 <__NVIC_SetPriority+0x50>)
 8000c70:	88fb      	ldrh	r3, [r7, #6]
 8000c72:	f003 030f 	and.w	r3, r3, #15
 8000c76:	3b04      	subs	r3, #4
 8000c78:	0112      	lsls	r2, r2, #4
 8000c7a:	b2d2      	uxtb	r2, r2
 8000c7c:	440b      	add	r3, r1
 8000c7e:	761a      	strb	r2, [r3, #24]
}
 8000c80:	bf00      	nop
 8000c82:	370c      	adds	r7, #12
 8000c84:	46bd      	mov	sp, r7
 8000c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8a:	4770      	bx	lr
 8000c8c:	e000e100 	.word	0xe000e100
 8000c90:	e000ed00 	.word	0xe000ed00

08000c94 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c94:	b480      	push	{r7}
 8000c96:	b089      	sub	sp, #36	@ 0x24
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	60f8      	str	r0, [r7, #12]
 8000c9c:	60b9      	str	r1, [r7, #8]
 8000c9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ca0:	68fb      	ldr	r3, [r7, #12]
 8000ca2:	f003 0307 	and.w	r3, r3, #7
 8000ca6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ca8:	69fb      	ldr	r3, [r7, #28]
 8000caa:	f1c3 0307 	rsb	r3, r3, #7
 8000cae:	2b04      	cmp	r3, #4
 8000cb0:	bf28      	it	cs
 8000cb2:	2304      	movcs	r3, #4
 8000cb4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000cb6:	69fb      	ldr	r3, [r7, #28]
 8000cb8:	3304      	adds	r3, #4
 8000cba:	2b06      	cmp	r3, #6
 8000cbc:	d902      	bls.n	8000cc4 <NVIC_EncodePriority+0x30>
 8000cbe:	69fb      	ldr	r3, [r7, #28]
 8000cc0:	3b03      	subs	r3, #3
 8000cc2:	e000      	b.n	8000cc6 <NVIC_EncodePriority+0x32>
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cc8:	f04f 32ff 	mov.w	r2, #4294967295
 8000ccc:	69bb      	ldr	r3, [r7, #24]
 8000cce:	fa02 f303 	lsl.w	r3, r2, r3
 8000cd2:	43da      	mvns	r2, r3
 8000cd4:	68bb      	ldr	r3, [r7, #8]
 8000cd6:	401a      	ands	r2, r3
 8000cd8:	697b      	ldr	r3, [r7, #20]
 8000cda:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000cdc:	f04f 31ff 	mov.w	r1, #4294967295
 8000ce0:	697b      	ldr	r3, [r7, #20]
 8000ce2:	fa01 f303 	lsl.w	r3, r1, r3
 8000ce6:	43d9      	mvns	r1, r3
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cec:	4313      	orrs	r3, r2
         );
}
 8000cee:	4618      	mov	r0, r3
 8000cf0:	3724      	adds	r7, #36	@ 0x24
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf8:	4770      	bx	lr

08000cfa <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cfa:	b580      	push	{r7, lr}
 8000cfc:	b082      	sub	sp, #8
 8000cfe:	af00      	add	r7, sp, #0
 8000d00:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d02:	6878      	ldr	r0, [r7, #4]
 8000d04:	f7ff ff4c 	bl	8000ba0 <__NVIC_SetPriorityGrouping>
}
 8000d08:	bf00      	nop
 8000d0a:	3708      	adds	r7, #8
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	bd80      	pop	{r7, pc}

08000d10 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b086      	sub	sp, #24
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	4603      	mov	r3, r0
 8000d18:	60b9      	str	r1, [r7, #8]
 8000d1a:	607a      	str	r2, [r7, #4]
 8000d1c:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000d1e:	f7ff ff63 	bl	8000be8 <__NVIC_GetPriorityGrouping>
 8000d22:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d24:	687a      	ldr	r2, [r7, #4]
 8000d26:	68b9      	ldr	r1, [r7, #8]
 8000d28:	6978      	ldr	r0, [r7, #20]
 8000d2a:	f7ff ffb3 	bl	8000c94 <NVIC_EncodePriority>
 8000d2e:	4602      	mov	r2, r0
 8000d30:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000d34:	4611      	mov	r1, r2
 8000d36:	4618      	mov	r0, r3
 8000d38:	f7ff ff82 	bl	8000c40 <__NVIC_SetPriority>
}
 8000d3c:	bf00      	nop
 8000d3e:	3718      	adds	r7, #24
 8000d40:	46bd      	mov	sp, r7
 8000d42:	bd80      	pop	{r7, pc}

08000d44 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b082      	sub	sp, #8
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d4e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000d52:	4618      	mov	r0, r3
 8000d54:	f7ff ff56 	bl	8000c04 <__NVIC_EnableIRQ>
}
 8000d58:	bf00      	nop
 8000d5a:	3708      	adds	r7, #8
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	bd80      	pop	{r7, pc}

08000d60 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8000d60:	b480      	push	{r7}
 8000d62:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8000d64:	f3bf 8f5f 	dmb	sy
}
 8000d68:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8000d6a:	4b07      	ldr	r3, [pc, #28]	@ (8000d88 <HAL_MPU_Disable+0x28>)
 8000d6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d6e:	4a06      	ldr	r2, [pc, #24]	@ (8000d88 <HAL_MPU_Disable+0x28>)
 8000d70:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000d74:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8000d76:	4b05      	ldr	r3, [pc, #20]	@ (8000d8c <HAL_MPU_Disable+0x2c>)
 8000d78:	2200      	movs	r2, #0
 8000d7a:	605a      	str	r2, [r3, #4]
}
 8000d7c:	bf00      	nop
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d84:	4770      	bx	lr
 8000d86:	bf00      	nop
 8000d88:	e000ed00 	.word	0xe000ed00
 8000d8c:	e000ed90 	.word	0xe000ed90

08000d90 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8000d90:	b480      	push	{r7}
 8000d92:	b083      	sub	sp, #12
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8000d98:	4a0b      	ldr	r2, [pc, #44]	@ (8000dc8 <HAL_MPU_Enable+0x38>)
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	f043 0301 	orr.w	r3, r3, #1
 8000da0:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8000da2:	4b0a      	ldr	r3, [pc, #40]	@ (8000dcc <HAL_MPU_Enable+0x3c>)
 8000da4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000da6:	4a09      	ldr	r2, [pc, #36]	@ (8000dcc <HAL_MPU_Enable+0x3c>)
 8000da8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000dac:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8000dae:	f3bf 8f4f 	dsb	sy
}
 8000db2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000db4:	f3bf 8f6f 	isb	sy
}
 8000db8:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8000dba:	bf00      	nop
 8000dbc:	370c      	adds	r7, #12
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc4:	4770      	bx	lr
 8000dc6:	bf00      	nop
 8000dc8:	e000ed90 	.word	0xe000ed90
 8000dcc:	e000ed00 	.word	0xe000ed00

08000dd0 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	b083      	sub	sp, #12
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	785a      	ldrb	r2, [r3, #1]
 8000ddc:	4b1b      	ldr	r3, [pc, #108]	@ (8000e4c <HAL_MPU_ConfigRegion+0x7c>)
 8000dde:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8000de0:	4b1a      	ldr	r3, [pc, #104]	@ (8000e4c <HAL_MPU_ConfigRegion+0x7c>)
 8000de2:	691b      	ldr	r3, [r3, #16]
 8000de4:	4a19      	ldr	r2, [pc, #100]	@ (8000e4c <HAL_MPU_ConfigRegion+0x7c>)
 8000de6:	f023 0301 	bic.w	r3, r3, #1
 8000dea:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8000dec:	4a17      	ldr	r2, [pc, #92]	@ (8000e4c <HAL_MPU_ConfigRegion+0x7c>)
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	685b      	ldr	r3, [r3, #4]
 8000df2:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	7b1b      	ldrb	r3, [r3, #12]
 8000df8:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	7adb      	ldrb	r3, [r3, #11]
 8000dfe:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000e00:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	7a9b      	ldrb	r3, [r3, #10]
 8000e06:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000e08:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	7b5b      	ldrb	r3, [r3, #13]
 8000e0e:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000e10:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	7b9b      	ldrb	r3, [r3, #14]
 8000e16:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8000e18:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	7bdb      	ldrb	r3, [r3, #15]
 8000e1e:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000e20:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	7a5b      	ldrb	r3, [r3, #9]
 8000e26:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8000e28:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	7a1b      	ldrb	r3, [r3, #8]
 8000e2e:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000e30:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8000e32:	687a      	ldr	r2, [r7, #4]
 8000e34:	7812      	ldrb	r2, [r2, #0]
 8000e36:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000e38:	4a04      	ldr	r2, [pc, #16]	@ (8000e4c <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000e3a:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000e3c:	6113      	str	r3, [r2, #16]
}
 8000e3e:	bf00      	nop
 8000e40:	370c      	adds	r7, #12
 8000e42:	46bd      	mov	sp, r7
 8000e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e48:	4770      	bx	lr
 8000e4a:	bf00      	nop
 8000e4c:	e000ed90 	.word	0xe000ed90

08000e50 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8000e50:	b480      	push	{r7}
 8000e52:	b089      	sub	sp, #36	@ 0x24
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]
 8000e58:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8000e5e:	4b89      	ldr	r3, [pc, #548]	@ (8001084 <HAL_GPIO_Init+0x234>)
 8000e60:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8000e62:	e194      	b.n	800118e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000e64:	683b      	ldr	r3, [r7, #0]
 8000e66:	681a      	ldr	r2, [r3, #0]
 8000e68:	2101      	movs	r1, #1
 8000e6a:	69fb      	ldr	r3, [r7, #28]
 8000e6c:	fa01 f303 	lsl.w	r3, r1, r3
 8000e70:	4013      	ands	r3, r2
 8000e72:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8000e74:	693b      	ldr	r3, [r7, #16]
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	f000 8186 	beq.w	8001188 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000e7c:	683b      	ldr	r3, [r7, #0]
 8000e7e:	685b      	ldr	r3, [r3, #4]
 8000e80:	f003 0303 	and.w	r3, r3, #3
 8000e84:	2b01      	cmp	r3, #1
 8000e86:	d005      	beq.n	8000e94 <HAL_GPIO_Init+0x44>
 8000e88:	683b      	ldr	r3, [r7, #0]
 8000e8a:	685b      	ldr	r3, [r3, #4]
 8000e8c:	f003 0303 	and.w	r3, r3, #3
 8000e90:	2b02      	cmp	r3, #2
 8000e92:	d130      	bne.n	8000ef6 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	689b      	ldr	r3, [r3, #8]
 8000e98:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000e9a:	69fb      	ldr	r3, [r7, #28]
 8000e9c:	005b      	lsls	r3, r3, #1
 8000e9e:	2203      	movs	r2, #3
 8000ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea4:	43db      	mvns	r3, r3
 8000ea6:	69ba      	ldr	r2, [r7, #24]
 8000ea8:	4013      	ands	r3, r2
 8000eaa:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000eac:	683b      	ldr	r3, [r7, #0]
 8000eae:	68da      	ldr	r2, [r3, #12]
 8000eb0:	69fb      	ldr	r3, [r7, #28]
 8000eb2:	005b      	lsls	r3, r3, #1
 8000eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb8:	69ba      	ldr	r2, [r7, #24]
 8000eba:	4313      	orrs	r3, r2
 8000ebc:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	69ba      	ldr	r2, [r7, #24]
 8000ec2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	685b      	ldr	r3, [r3, #4]
 8000ec8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000eca:	2201      	movs	r2, #1
 8000ecc:	69fb      	ldr	r3, [r7, #28]
 8000ece:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed2:	43db      	mvns	r3, r3
 8000ed4:	69ba      	ldr	r2, [r7, #24]
 8000ed6:	4013      	ands	r3, r2
 8000ed8:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000eda:	683b      	ldr	r3, [r7, #0]
 8000edc:	685b      	ldr	r3, [r3, #4]
 8000ede:	091b      	lsrs	r3, r3, #4
 8000ee0:	f003 0201 	and.w	r2, r3, #1
 8000ee4:	69fb      	ldr	r3, [r7, #28]
 8000ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eea:	69ba      	ldr	r2, [r7, #24]
 8000eec:	4313      	orrs	r3, r2
 8000eee:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	69ba      	ldr	r2, [r7, #24]
 8000ef4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000ef6:	683b      	ldr	r3, [r7, #0]
 8000ef8:	685b      	ldr	r3, [r3, #4]
 8000efa:	f003 0303 	and.w	r3, r3, #3
 8000efe:	2b03      	cmp	r3, #3
 8000f00:	d017      	beq.n	8000f32 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	68db      	ldr	r3, [r3, #12]
 8000f06:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000f08:	69fb      	ldr	r3, [r7, #28]
 8000f0a:	005b      	lsls	r3, r3, #1
 8000f0c:	2203      	movs	r2, #3
 8000f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f12:	43db      	mvns	r3, r3
 8000f14:	69ba      	ldr	r2, [r7, #24]
 8000f16:	4013      	ands	r3, r2
 8000f18:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000f1a:	683b      	ldr	r3, [r7, #0]
 8000f1c:	689a      	ldr	r2, [r3, #8]
 8000f1e:	69fb      	ldr	r3, [r7, #28]
 8000f20:	005b      	lsls	r3, r3, #1
 8000f22:	fa02 f303 	lsl.w	r3, r2, r3
 8000f26:	69ba      	ldr	r2, [r7, #24]
 8000f28:	4313      	orrs	r3, r2
 8000f2a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	69ba      	ldr	r2, [r7, #24]
 8000f30:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f32:	683b      	ldr	r3, [r7, #0]
 8000f34:	685b      	ldr	r3, [r3, #4]
 8000f36:	f003 0303 	and.w	r3, r3, #3
 8000f3a:	2b02      	cmp	r3, #2
 8000f3c:	d123      	bne.n	8000f86 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000f3e:	69fb      	ldr	r3, [r7, #28]
 8000f40:	08da      	lsrs	r2, r3, #3
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	3208      	adds	r2, #8
 8000f46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8000f4c:	69fb      	ldr	r3, [r7, #28]
 8000f4e:	f003 0307 	and.w	r3, r3, #7
 8000f52:	009b      	lsls	r3, r3, #2
 8000f54:	220f      	movs	r2, #15
 8000f56:	fa02 f303 	lsl.w	r3, r2, r3
 8000f5a:	43db      	mvns	r3, r3
 8000f5c:	69ba      	ldr	r2, [r7, #24]
 8000f5e:	4013      	ands	r3, r2
 8000f60:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8000f62:	683b      	ldr	r3, [r7, #0]
 8000f64:	691a      	ldr	r2, [r3, #16]
 8000f66:	69fb      	ldr	r3, [r7, #28]
 8000f68:	f003 0307 	and.w	r3, r3, #7
 8000f6c:	009b      	lsls	r3, r3, #2
 8000f6e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f72:	69ba      	ldr	r2, [r7, #24]
 8000f74:	4313      	orrs	r3, r2
 8000f76:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000f78:	69fb      	ldr	r3, [r7, #28]
 8000f7a:	08da      	lsrs	r2, r3, #3
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	3208      	adds	r2, #8
 8000f80:	69b9      	ldr	r1, [r7, #24]
 8000f82:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000f8c:	69fb      	ldr	r3, [r7, #28]
 8000f8e:	005b      	lsls	r3, r3, #1
 8000f90:	2203      	movs	r2, #3
 8000f92:	fa02 f303 	lsl.w	r3, r2, r3
 8000f96:	43db      	mvns	r3, r3
 8000f98:	69ba      	ldr	r2, [r7, #24]
 8000f9a:	4013      	ands	r3, r2
 8000f9c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f9e:	683b      	ldr	r3, [r7, #0]
 8000fa0:	685b      	ldr	r3, [r3, #4]
 8000fa2:	f003 0203 	and.w	r2, r3, #3
 8000fa6:	69fb      	ldr	r3, [r7, #28]
 8000fa8:	005b      	lsls	r3, r3, #1
 8000faa:	fa02 f303 	lsl.w	r3, r2, r3
 8000fae:	69ba      	ldr	r2, [r7, #24]
 8000fb0:	4313      	orrs	r3, r2
 8000fb2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	69ba      	ldr	r2, [r7, #24]
 8000fb8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000fba:	683b      	ldr	r3, [r7, #0]
 8000fbc:	685b      	ldr	r3, [r3, #4]
 8000fbe:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	f000 80e0 	beq.w	8001188 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fc8:	4b2f      	ldr	r3, [pc, #188]	@ (8001088 <HAL_GPIO_Init+0x238>)
 8000fca:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000fce:	4a2e      	ldr	r2, [pc, #184]	@ (8001088 <HAL_GPIO_Init+0x238>)
 8000fd0:	f043 0302 	orr.w	r3, r3, #2
 8000fd4:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000fd8:	4b2b      	ldr	r3, [pc, #172]	@ (8001088 <HAL_GPIO_Init+0x238>)
 8000fda:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000fde:	f003 0302 	and.w	r3, r3, #2
 8000fe2:	60fb      	str	r3, [r7, #12]
 8000fe4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000fe6:	4a29      	ldr	r2, [pc, #164]	@ (800108c <HAL_GPIO_Init+0x23c>)
 8000fe8:	69fb      	ldr	r3, [r7, #28]
 8000fea:	089b      	lsrs	r3, r3, #2
 8000fec:	3302      	adds	r3, #2
 8000fee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ff2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8000ff4:	69fb      	ldr	r3, [r7, #28]
 8000ff6:	f003 0303 	and.w	r3, r3, #3
 8000ffa:	009b      	lsls	r3, r3, #2
 8000ffc:	220f      	movs	r2, #15
 8000ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8001002:	43db      	mvns	r3, r3
 8001004:	69ba      	ldr	r2, [r7, #24]
 8001006:	4013      	ands	r3, r2
 8001008:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	4a20      	ldr	r2, [pc, #128]	@ (8001090 <HAL_GPIO_Init+0x240>)
 800100e:	4293      	cmp	r3, r2
 8001010:	d052      	beq.n	80010b8 <HAL_GPIO_Init+0x268>
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	4a1f      	ldr	r2, [pc, #124]	@ (8001094 <HAL_GPIO_Init+0x244>)
 8001016:	4293      	cmp	r3, r2
 8001018:	d031      	beq.n	800107e <HAL_GPIO_Init+0x22e>
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	4a1e      	ldr	r2, [pc, #120]	@ (8001098 <HAL_GPIO_Init+0x248>)
 800101e:	4293      	cmp	r3, r2
 8001020:	d02b      	beq.n	800107a <HAL_GPIO_Init+0x22a>
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	4a1d      	ldr	r2, [pc, #116]	@ (800109c <HAL_GPIO_Init+0x24c>)
 8001026:	4293      	cmp	r3, r2
 8001028:	d025      	beq.n	8001076 <HAL_GPIO_Init+0x226>
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	4a1c      	ldr	r2, [pc, #112]	@ (80010a0 <HAL_GPIO_Init+0x250>)
 800102e:	4293      	cmp	r3, r2
 8001030:	d01f      	beq.n	8001072 <HAL_GPIO_Init+0x222>
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	4a1b      	ldr	r2, [pc, #108]	@ (80010a4 <HAL_GPIO_Init+0x254>)
 8001036:	4293      	cmp	r3, r2
 8001038:	d019      	beq.n	800106e <HAL_GPIO_Init+0x21e>
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	4a1a      	ldr	r2, [pc, #104]	@ (80010a8 <HAL_GPIO_Init+0x258>)
 800103e:	4293      	cmp	r3, r2
 8001040:	d013      	beq.n	800106a <HAL_GPIO_Init+0x21a>
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	4a19      	ldr	r2, [pc, #100]	@ (80010ac <HAL_GPIO_Init+0x25c>)
 8001046:	4293      	cmp	r3, r2
 8001048:	d00d      	beq.n	8001066 <HAL_GPIO_Init+0x216>
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	4a18      	ldr	r2, [pc, #96]	@ (80010b0 <HAL_GPIO_Init+0x260>)
 800104e:	4293      	cmp	r3, r2
 8001050:	d007      	beq.n	8001062 <HAL_GPIO_Init+0x212>
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	4a17      	ldr	r2, [pc, #92]	@ (80010b4 <HAL_GPIO_Init+0x264>)
 8001056:	4293      	cmp	r3, r2
 8001058:	d101      	bne.n	800105e <HAL_GPIO_Init+0x20e>
 800105a:	2309      	movs	r3, #9
 800105c:	e02d      	b.n	80010ba <HAL_GPIO_Init+0x26a>
 800105e:	230a      	movs	r3, #10
 8001060:	e02b      	b.n	80010ba <HAL_GPIO_Init+0x26a>
 8001062:	2308      	movs	r3, #8
 8001064:	e029      	b.n	80010ba <HAL_GPIO_Init+0x26a>
 8001066:	2307      	movs	r3, #7
 8001068:	e027      	b.n	80010ba <HAL_GPIO_Init+0x26a>
 800106a:	2306      	movs	r3, #6
 800106c:	e025      	b.n	80010ba <HAL_GPIO_Init+0x26a>
 800106e:	2305      	movs	r3, #5
 8001070:	e023      	b.n	80010ba <HAL_GPIO_Init+0x26a>
 8001072:	2304      	movs	r3, #4
 8001074:	e021      	b.n	80010ba <HAL_GPIO_Init+0x26a>
 8001076:	2303      	movs	r3, #3
 8001078:	e01f      	b.n	80010ba <HAL_GPIO_Init+0x26a>
 800107a:	2302      	movs	r3, #2
 800107c:	e01d      	b.n	80010ba <HAL_GPIO_Init+0x26a>
 800107e:	2301      	movs	r3, #1
 8001080:	e01b      	b.n	80010ba <HAL_GPIO_Init+0x26a>
 8001082:	bf00      	nop
 8001084:	58000080 	.word	0x58000080
 8001088:	58024400 	.word	0x58024400
 800108c:	58000400 	.word	0x58000400
 8001090:	58020000 	.word	0x58020000
 8001094:	58020400 	.word	0x58020400
 8001098:	58020800 	.word	0x58020800
 800109c:	58020c00 	.word	0x58020c00
 80010a0:	58021000 	.word	0x58021000
 80010a4:	58021400 	.word	0x58021400
 80010a8:	58021800 	.word	0x58021800
 80010ac:	58021c00 	.word	0x58021c00
 80010b0:	58022000 	.word	0x58022000
 80010b4:	58022400 	.word	0x58022400
 80010b8:	2300      	movs	r3, #0
 80010ba:	69fa      	ldr	r2, [r7, #28]
 80010bc:	f002 0203 	and.w	r2, r2, #3
 80010c0:	0092      	lsls	r2, r2, #2
 80010c2:	4093      	lsls	r3, r2
 80010c4:	69ba      	ldr	r2, [r7, #24]
 80010c6:	4313      	orrs	r3, r2
 80010c8:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80010ca:	4938      	ldr	r1, [pc, #224]	@ (80011ac <HAL_GPIO_Init+0x35c>)
 80010cc:	69fb      	ldr	r3, [r7, #28]
 80010ce:	089b      	lsrs	r3, r3, #2
 80010d0:	3302      	adds	r3, #2
 80010d2:	69ba      	ldr	r2, [r7, #24]
 80010d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80010d8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80010e0:	693b      	ldr	r3, [r7, #16]
 80010e2:	43db      	mvns	r3, r3
 80010e4:	69ba      	ldr	r2, [r7, #24]
 80010e6:	4013      	ands	r3, r2
 80010e8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80010ea:	683b      	ldr	r3, [r7, #0]
 80010ec:	685b      	ldr	r3, [r3, #4]
 80010ee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d003      	beq.n	80010fe <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80010f6:	69ba      	ldr	r2, [r7, #24]
 80010f8:	693b      	ldr	r3, [r7, #16]
 80010fa:	4313      	orrs	r3, r2
 80010fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80010fe:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001102:	69bb      	ldr	r3, [r7, #24]
 8001104:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001106:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800110a:	685b      	ldr	r3, [r3, #4]
 800110c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800110e:	693b      	ldr	r3, [r7, #16]
 8001110:	43db      	mvns	r3, r3
 8001112:	69ba      	ldr	r2, [r7, #24]
 8001114:	4013      	ands	r3, r2
 8001116:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001118:	683b      	ldr	r3, [r7, #0]
 800111a:	685b      	ldr	r3, [r3, #4]
 800111c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001120:	2b00      	cmp	r3, #0
 8001122:	d003      	beq.n	800112c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001124:	69ba      	ldr	r2, [r7, #24]
 8001126:	693b      	ldr	r3, [r7, #16]
 8001128:	4313      	orrs	r3, r2
 800112a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800112c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001130:	69bb      	ldr	r3, [r7, #24]
 8001132:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001134:	697b      	ldr	r3, [r7, #20]
 8001136:	685b      	ldr	r3, [r3, #4]
 8001138:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800113a:	693b      	ldr	r3, [r7, #16]
 800113c:	43db      	mvns	r3, r3
 800113e:	69ba      	ldr	r2, [r7, #24]
 8001140:	4013      	ands	r3, r2
 8001142:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001144:	683b      	ldr	r3, [r7, #0]
 8001146:	685b      	ldr	r3, [r3, #4]
 8001148:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800114c:	2b00      	cmp	r3, #0
 800114e:	d003      	beq.n	8001158 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8001150:	69ba      	ldr	r2, [r7, #24]
 8001152:	693b      	ldr	r3, [r7, #16]
 8001154:	4313      	orrs	r3, r2
 8001156:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001158:	697b      	ldr	r3, [r7, #20]
 800115a:	69ba      	ldr	r2, [r7, #24]
 800115c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800115e:	697b      	ldr	r3, [r7, #20]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001164:	693b      	ldr	r3, [r7, #16]
 8001166:	43db      	mvns	r3, r3
 8001168:	69ba      	ldr	r2, [r7, #24]
 800116a:	4013      	ands	r3, r2
 800116c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800116e:	683b      	ldr	r3, [r7, #0]
 8001170:	685b      	ldr	r3, [r3, #4]
 8001172:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001176:	2b00      	cmp	r3, #0
 8001178:	d003      	beq.n	8001182 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800117a:	69ba      	ldr	r2, [r7, #24]
 800117c:	693b      	ldr	r3, [r7, #16]
 800117e:	4313      	orrs	r3, r2
 8001180:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001182:	697b      	ldr	r3, [r7, #20]
 8001184:	69ba      	ldr	r2, [r7, #24]
 8001186:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001188:	69fb      	ldr	r3, [r7, #28]
 800118a:	3301      	adds	r3, #1
 800118c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800118e:	683b      	ldr	r3, [r7, #0]
 8001190:	681a      	ldr	r2, [r3, #0]
 8001192:	69fb      	ldr	r3, [r7, #28]
 8001194:	fa22 f303 	lsr.w	r3, r2, r3
 8001198:	2b00      	cmp	r3, #0
 800119a:	f47f ae63 	bne.w	8000e64 <HAL_GPIO_Init+0x14>
  }
}
 800119e:	bf00      	nop
 80011a0:	bf00      	nop
 80011a2:	3724      	adds	r7, #36	@ 0x24
 80011a4:	46bd      	mov	sp, r7
 80011a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011aa:	4770      	bx	lr
 80011ac:	58000400 	.word	0x58000400

080011b0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b086      	sub	sp, #24
 80011b4:	af02      	add	r7, sp, #8
 80011b6:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d101      	bne.n	80011c2 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80011be:	2301      	movs	r3, #1
 80011c0:	e0fe      	b.n	80013c0 <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80011c8:	b2db      	uxtb	r3, r3
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d106      	bne.n	80011dc <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	2200      	movs	r2, #0
 80011d2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80011d6:	6878      	ldr	r0, [r7, #4]
 80011d8:	f007 ffd6 	bl	8009188 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	2203      	movs	r2, #3
 80011e0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	4618      	mov	r0, r3
 80011ea:	f004 fa38 	bl	800565e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	6818      	ldr	r0, [r3, #0]
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	7c1a      	ldrb	r2, [r3, #16]
 80011f6:	f88d 2000 	strb.w	r2, [sp]
 80011fa:	3304      	adds	r3, #4
 80011fc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80011fe:	f004 f909 	bl	8005414 <USB_CoreInit>
 8001202:	4603      	mov	r3, r0
 8001204:	2b00      	cmp	r3, #0
 8001206:	d005      	beq.n	8001214 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	2202      	movs	r2, #2
 800120c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001210:	2301      	movs	r3, #1
 8001212:	e0d5      	b.n	80013c0 <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	2100      	movs	r1, #0
 800121a:	4618      	mov	r0, r3
 800121c:	f004 fa30 	bl	8005680 <USB_SetCurrentMode>
 8001220:	4603      	mov	r3, r0
 8001222:	2b00      	cmp	r3, #0
 8001224:	d005      	beq.n	8001232 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	2202      	movs	r2, #2
 800122a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800122e:	2301      	movs	r3, #1
 8001230:	e0c6      	b.n	80013c0 <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001232:	2300      	movs	r3, #0
 8001234:	73fb      	strb	r3, [r7, #15]
 8001236:	e04a      	b.n	80012ce <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001238:	7bfa      	ldrb	r2, [r7, #15]
 800123a:	6879      	ldr	r1, [r7, #4]
 800123c:	4613      	mov	r3, r2
 800123e:	00db      	lsls	r3, r3, #3
 8001240:	4413      	add	r3, r2
 8001242:	009b      	lsls	r3, r3, #2
 8001244:	440b      	add	r3, r1
 8001246:	3315      	adds	r3, #21
 8001248:	2201      	movs	r2, #1
 800124a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800124c:	7bfa      	ldrb	r2, [r7, #15]
 800124e:	6879      	ldr	r1, [r7, #4]
 8001250:	4613      	mov	r3, r2
 8001252:	00db      	lsls	r3, r3, #3
 8001254:	4413      	add	r3, r2
 8001256:	009b      	lsls	r3, r3, #2
 8001258:	440b      	add	r3, r1
 800125a:	3314      	adds	r3, #20
 800125c:	7bfa      	ldrb	r2, [r7, #15]
 800125e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001260:	7bfa      	ldrb	r2, [r7, #15]
 8001262:	7bfb      	ldrb	r3, [r7, #15]
 8001264:	b298      	uxth	r0, r3
 8001266:	6879      	ldr	r1, [r7, #4]
 8001268:	4613      	mov	r3, r2
 800126a:	00db      	lsls	r3, r3, #3
 800126c:	4413      	add	r3, r2
 800126e:	009b      	lsls	r3, r3, #2
 8001270:	440b      	add	r3, r1
 8001272:	332e      	adds	r3, #46	@ 0x2e
 8001274:	4602      	mov	r2, r0
 8001276:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001278:	7bfa      	ldrb	r2, [r7, #15]
 800127a:	6879      	ldr	r1, [r7, #4]
 800127c:	4613      	mov	r3, r2
 800127e:	00db      	lsls	r3, r3, #3
 8001280:	4413      	add	r3, r2
 8001282:	009b      	lsls	r3, r3, #2
 8001284:	440b      	add	r3, r1
 8001286:	3318      	adds	r3, #24
 8001288:	2200      	movs	r2, #0
 800128a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800128c:	7bfa      	ldrb	r2, [r7, #15]
 800128e:	6879      	ldr	r1, [r7, #4]
 8001290:	4613      	mov	r3, r2
 8001292:	00db      	lsls	r3, r3, #3
 8001294:	4413      	add	r3, r2
 8001296:	009b      	lsls	r3, r3, #2
 8001298:	440b      	add	r3, r1
 800129a:	331c      	adds	r3, #28
 800129c:	2200      	movs	r2, #0
 800129e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80012a0:	7bfa      	ldrb	r2, [r7, #15]
 80012a2:	6879      	ldr	r1, [r7, #4]
 80012a4:	4613      	mov	r3, r2
 80012a6:	00db      	lsls	r3, r3, #3
 80012a8:	4413      	add	r3, r2
 80012aa:	009b      	lsls	r3, r3, #2
 80012ac:	440b      	add	r3, r1
 80012ae:	3320      	adds	r3, #32
 80012b0:	2200      	movs	r2, #0
 80012b2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80012b4:	7bfa      	ldrb	r2, [r7, #15]
 80012b6:	6879      	ldr	r1, [r7, #4]
 80012b8:	4613      	mov	r3, r2
 80012ba:	00db      	lsls	r3, r3, #3
 80012bc:	4413      	add	r3, r2
 80012be:	009b      	lsls	r3, r3, #2
 80012c0:	440b      	add	r3, r1
 80012c2:	3324      	adds	r3, #36	@ 0x24
 80012c4:	2200      	movs	r2, #0
 80012c6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80012c8:	7bfb      	ldrb	r3, [r7, #15]
 80012ca:	3301      	adds	r3, #1
 80012cc:	73fb      	strb	r3, [r7, #15]
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	791b      	ldrb	r3, [r3, #4]
 80012d2:	7bfa      	ldrb	r2, [r7, #15]
 80012d4:	429a      	cmp	r2, r3
 80012d6:	d3af      	bcc.n	8001238 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80012d8:	2300      	movs	r3, #0
 80012da:	73fb      	strb	r3, [r7, #15]
 80012dc:	e044      	b.n	8001368 <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80012de:	7bfa      	ldrb	r2, [r7, #15]
 80012e0:	6879      	ldr	r1, [r7, #4]
 80012e2:	4613      	mov	r3, r2
 80012e4:	00db      	lsls	r3, r3, #3
 80012e6:	4413      	add	r3, r2
 80012e8:	009b      	lsls	r3, r3, #2
 80012ea:	440b      	add	r3, r1
 80012ec:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80012f0:	2200      	movs	r2, #0
 80012f2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80012f4:	7bfa      	ldrb	r2, [r7, #15]
 80012f6:	6879      	ldr	r1, [r7, #4]
 80012f8:	4613      	mov	r3, r2
 80012fa:	00db      	lsls	r3, r3, #3
 80012fc:	4413      	add	r3, r2
 80012fe:	009b      	lsls	r3, r3, #2
 8001300:	440b      	add	r3, r1
 8001302:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8001306:	7bfa      	ldrb	r2, [r7, #15]
 8001308:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800130a:	7bfa      	ldrb	r2, [r7, #15]
 800130c:	6879      	ldr	r1, [r7, #4]
 800130e:	4613      	mov	r3, r2
 8001310:	00db      	lsls	r3, r3, #3
 8001312:	4413      	add	r3, r2
 8001314:	009b      	lsls	r3, r3, #2
 8001316:	440b      	add	r3, r1
 8001318:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800131c:	2200      	movs	r2, #0
 800131e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001320:	7bfa      	ldrb	r2, [r7, #15]
 8001322:	6879      	ldr	r1, [r7, #4]
 8001324:	4613      	mov	r3, r2
 8001326:	00db      	lsls	r3, r3, #3
 8001328:	4413      	add	r3, r2
 800132a:	009b      	lsls	r3, r3, #2
 800132c:	440b      	add	r3, r1
 800132e:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8001332:	2200      	movs	r2, #0
 8001334:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001336:	7bfa      	ldrb	r2, [r7, #15]
 8001338:	6879      	ldr	r1, [r7, #4]
 800133a:	4613      	mov	r3, r2
 800133c:	00db      	lsls	r3, r3, #3
 800133e:	4413      	add	r3, r2
 8001340:	009b      	lsls	r3, r3, #2
 8001342:	440b      	add	r3, r1
 8001344:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8001348:	2200      	movs	r2, #0
 800134a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800134c:	7bfa      	ldrb	r2, [r7, #15]
 800134e:	6879      	ldr	r1, [r7, #4]
 8001350:	4613      	mov	r3, r2
 8001352:	00db      	lsls	r3, r3, #3
 8001354:	4413      	add	r3, r2
 8001356:	009b      	lsls	r3, r3, #2
 8001358:	440b      	add	r3, r1
 800135a:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800135e:	2200      	movs	r2, #0
 8001360:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001362:	7bfb      	ldrb	r3, [r7, #15]
 8001364:	3301      	adds	r3, #1
 8001366:	73fb      	strb	r3, [r7, #15]
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	791b      	ldrb	r3, [r3, #4]
 800136c:	7bfa      	ldrb	r2, [r7, #15]
 800136e:	429a      	cmp	r2, r3
 8001370:	d3b5      	bcc.n	80012de <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	6818      	ldr	r0, [r3, #0]
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	7c1a      	ldrb	r2, [r3, #16]
 800137a:	f88d 2000 	strb.w	r2, [sp]
 800137e:	3304      	adds	r3, #4
 8001380:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001382:	f004 f9c9 	bl	8005718 <USB_DevInit>
 8001386:	4603      	mov	r3, r0
 8001388:	2b00      	cmp	r3, #0
 800138a:	d005      	beq.n	8001398 <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	2202      	movs	r2, #2
 8001390:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001394:	2301      	movs	r3, #1
 8001396:	e013      	b.n	80013c0 <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	2200      	movs	r2, #0
 800139c:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	2201      	movs	r2, #1
 80013a2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	7b1b      	ldrb	r3, [r3, #12]
 80013aa:	2b01      	cmp	r3, #1
 80013ac:	d102      	bne.n	80013b4 <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80013ae:	6878      	ldr	r0, [r7, #4]
 80013b0:	f001 f96e 	bl	8002690 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	4618      	mov	r0, r3
 80013ba:	f005 fa0c 	bl	80067d6 <USB_DevDisconnect>

  return HAL_OK;
 80013be:	2300      	movs	r3, #0
}
 80013c0:	4618      	mov	r0, r3
 80013c2:	3710      	adds	r7, #16
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bd80      	pop	{r7, pc}

080013c8 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b084      	sub	sp, #16
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80013dc:	2b01      	cmp	r3, #1
 80013de:	d101      	bne.n	80013e4 <HAL_PCD_Start+0x1c>
 80013e0:	2302      	movs	r3, #2
 80013e2:	e022      	b.n	800142a <HAL_PCD_Start+0x62>
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	2201      	movs	r2, #1
 80013e8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80013ec:	68fb      	ldr	r3, [r7, #12]
 80013ee:	68db      	ldr	r3, [r3, #12]
 80013f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d009      	beq.n	800140c <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80013fc:	2b01      	cmp	r3, #1
 80013fe:	d105      	bne.n	800140c <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001404:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	4618      	mov	r0, r3
 8001412:	f004 f913 	bl	800563c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	4618      	mov	r0, r3
 800141c:	f005 f9ba 	bl	8006794 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	2200      	movs	r2, #0
 8001424:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8001428:	2300      	movs	r3, #0
}
 800142a:	4618      	mov	r0, r3
 800142c:	3710      	adds	r7, #16
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}

08001432 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001432:	b590      	push	{r4, r7, lr}
 8001434:	b08d      	sub	sp, #52	@ 0x34
 8001436:	af00      	add	r7, sp, #0
 8001438:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001440:	6a3b      	ldr	r3, [r7, #32]
 8001442:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	4618      	mov	r0, r3
 800144a:	f005 fa78 	bl	800693e <USB_GetMode>
 800144e:	4603      	mov	r3, r0
 8001450:	2b00      	cmp	r3, #0
 8001452:	f040 84b9 	bne.w	8001dc8 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	4618      	mov	r0, r3
 800145c:	f005 f9dc 	bl	8006818 <USB_ReadInterrupts>
 8001460:	4603      	mov	r3, r0
 8001462:	2b00      	cmp	r3, #0
 8001464:	f000 84af 	beq.w	8001dc6 <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8001468:	69fb      	ldr	r3, [r7, #28]
 800146a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800146e:	689b      	ldr	r3, [r3, #8]
 8001470:	0a1b      	lsrs	r3, r3, #8
 8001472:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	4618      	mov	r0, r3
 8001482:	f005 f9c9 	bl	8006818 <USB_ReadInterrupts>
 8001486:	4603      	mov	r3, r0
 8001488:	f003 0302 	and.w	r3, r3, #2
 800148c:	2b02      	cmp	r3, #2
 800148e:	d107      	bne.n	80014a0 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	695a      	ldr	r2, [r3, #20]
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	f002 0202 	and.w	r2, r2, #2
 800149e:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	4618      	mov	r0, r3
 80014a6:	f005 f9b7 	bl	8006818 <USB_ReadInterrupts>
 80014aa:	4603      	mov	r3, r0
 80014ac:	f003 0310 	and.w	r3, r3, #16
 80014b0:	2b10      	cmp	r3, #16
 80014b2:	d161      	bne.n	8001578 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	699a      	ldr	r2, [r3, #24]
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	f022 0210 	bic.w	r2, r2, #16
 80014c2:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80014c4:	6a3b      	ldr	r3, [r7, #32]
 80014c6:	6a1b      	ldr	r3, [r3, #32]
 80014c8:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80014ca:	69bb      	ldr	r3, [r7, #24]
 80014cc:	f003 020f 	and.w	r2, r3, #15
 80014d0:	4613      	mov	r3, r2
 80014d2:	00db      	lsls	r3, r3, #3
 80014d4:	4413      	add	r3, r2
 80014d6:	009b      	lsls	r3, r3, #2
 80014d8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80014dc:	687a      	ldr	r2, [r7, #4]
 80014de:	4413      	add	r3, r2
 80014e0:	3304      	adds	r3, #4
 80014e2:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80014e4:	69bb      	ldr	r3, [r7, #24]
 80014e6:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80014ea:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80014ee:	d124      	bne.n	800153a <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80014f0:	69ba      	ldr	r2, [r7, #24]
 80014f2:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80014f6:	4013      	ands	r3, r2
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d035      	beq.n	8001568 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80014fc:	697b      	ldr	r3, [r7, #20]
 80014fe:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8001500:	69bb      	ldr	r3, [r7, #24]
 8001502:	091b      	lsrs	r3, r3, #4
 8001504:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001506:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800150a:	b29b      	uxth	r3, r3
 800150c:	461a      	mov	r2, r3
 800150e:	6a38      	ldr	r0, [r7, #32]
 8001510:	f004 ffee 	bl	80064f0 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001514:	697b      	ldr	r3, [r7, #20]
 8001516:	68da      	ldr	r2, [r3, #12]
 8001518:	69bb      	ldr	r3, [r7, #24]
 800151a:	091b      	lsrs	r3, r3, #4
 800151c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001520:	441a      	add	r2, r3
 8001522:	697b      	ldr	r3, [r7, #20]
 8001524:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001526:	697b      	ldr	r3, [r7, #20]
 8001528:	695a      	ldr	r2, [r3, #20]
 800152a:	69bb      	ldr	r3, [r7, #24]
 800152c:	091b      	lsrs	r3, r3, #4
 800152e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001532:	441a      	add	r2, r3
 8001534:	697b      	ldr	r3, [r7, #20]
 8001536:	615a      	str	r2, [r3, #20]
 8001538:	e016      	b.n	8001568 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800153a:	69bb      	ldr	r3, [r7, #24]
 800153c:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8001540:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8001544:	d110      	bne.n	8001568 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800154c:	2208      	movs	r2, #8
 800154e:	4619      	mov	r1, r3
 8001550:	6a38      	ldr	r0, [r7, #32]
 8001552:	f004 ffcd 	bl	80064f0 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001556:	697b      	ldr	r3, [r7, #20]
 8001558:	695a      	ldr	r2, [r3, #20]
 800155a:	69bb      	ldr	r3, [r7, #24]
 800155c:	091b      	lsrs	r3, r3, #4
 800155e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001562:	441a      	add	r2, r3
 8001564:	697b      	ldr	r3, [r7, #20]
 8001566:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	699a      	ldr	r2, [r3, #24]
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	f042 0210 	orr.w	r2, r2, #16
 8001576:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	4618      	mov	r0, r3
 800157e:	f005 f94b 	bl	8006818 <USB_ReadInterrupts>
 8001582:	4603      	mov	r3, r0
 8001584:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001588:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800158c:	f040 80a7 	bne.w	80016de <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8001590:	2300      	movs	r3, #0
 8001592:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	4618      	mov	r0, r3
 800159a:	f005 f950 	bl	800683e <USB_ReadDevAllOutEpInterrupt>
 800159e:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 80015a0:	e099      	b.n	80016d6 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80015a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015a4:	f003 0301 	and.w	r3, r3, #1
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	f000 808e 	beq.w	80016ca <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80015b4:	b2d2      	uxtb	r2, r2
 80015b6:	4611      	mov	r1, r2
 80015b8:	4618      	mov	r0, r3
 80015ba:	f005 f974 	bl	80068a6 <USB_ReadDevOutEPInterrupt>
 80015be:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80015c0:	693b      	ldr	r3, [r7, #16]
 80015c2:	f003 0301 	and.w	r3, r3, #1
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d00c      	beq.n	80015e4 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80015ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015cc:	015a      	lsls	r2, r3, #5
 80015ce:	69fb      	ldr	r3, [r7, #28]
 80015d0:	4413      	add	r3, r2
 80015d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80015d6:	461a      	mov	r2, r3
 80015d8:	2301      	movs	r3, #1
 80015da:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80015dc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80015de:	6878      	ldr	r0, [r7, #4]
 80015e0:	f000 fed0 	bl	8002384 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80015e4:	693b      	ldr	r3, [r7, #16]
 80015e6:	f003 0308 	and.w	r3, r3, #8
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d00c      	beq.n	8001608 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80015ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015f0:	015a      	lsls	r2, r3, #5
 80015f2:	69fb      	ldr	r3, [r7, #28]
 80015f4:	4413      	add	r3, r2
 80015f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80015fa:	461a      	mov	r2, r3
 80015fc:	2308      	movs	r3, #8
 80015fe:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8001600:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001602:	6878      	ldr	r0, [r7, #4]
 8001604:	f000 ffa6 	bl	8002554 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8001608:	693b      	ldr	r3, [r7, #16]
 800160a:	f003 0310 	and.w	r3, r3, #16
 800160e:	2b00      	cmp	r3, #0
 8001610:	d008      	beq.n	8001624 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8001612:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001614:	015a      	lsls	r2, r3, #5
 8001616:	69fb      	ldr	r3, [r7, #28]
 8001618:	4413      	add	r3, r2
 800161a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800161e:	461a      	mov	r2, r3
 8001620:	2310      	movs	r3, #16
 8001622:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8001624:	693b      	ldr	r3, [r7, #16]
 8001626:	f003 0302 	and.w	r3, r3, #2
 800162a:	2b00      	cmp	r3, #0
 800162c:	d030      	beq.n	8001690 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800162e:	6a3b      	ldr	r3, [r7, #32]
 8001630:	695b      	ldr	r3, [r3, #20]
 8001632:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001636:	2b80      	cmp	r3, #128	@ 0x80
 8001638:	d109      	bne.n	800164e <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800163a:	69fb      	ldr	r3, [r7, #28]
 800163c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001640:	685b      	ldr	r3, [r3, #4]
 8001642:	69fa      	ldr	r2, [r7, #28]
 8001644:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001648:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800164c:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800164e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001650:	4613      	mov	r3, r2
 8001652:	00db      	lsls	r3, r3, #3
 8001654:	4413      	add	r3, r2
 8001656:	009b      	lsls	r3, r3, #2
 8001658:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800165c:	687a      	ldr	r2, [r7, #4]
 800165e:	4413      	add	r3, r2
 8001660:	3304      	adds	r3, #4
 8001662:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8001664:	697b      	ldr	r3, [r7, #20]
 8001666:	78db      	ldrb	r3, [r3, #3]
 8001668:	2b01      	cmp	r3, #1
 800166a:	d108      	bne.n	800167e <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800166c:	697b      	ldr	r3, [r7, #20]
 800166e:	2200      	movs	r2, #0
 8001670:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8001672:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001674:	b2db      	uxtb	r3, r3
 8001676:	4619      	mov	r1, r3
 8001678:	6878      	ldr	r0, [r7, #4]
 800167a:	f007 ff07 	bl	800948c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800167e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001680:	015a      	lsls	r2, r3, #5
 8001682:	69fb      	ldr	r3, [r7, #28]
 8001684:	4413      	add	r3, r2
 8001686:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800168a:	461a      	mov	r2, r3
 800168c:	2302      	movs	r3, #2
 800168e:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8001690:	693b      	ldr	r3, [r7, #16]
 8001692:	f003 0320 	and.w	r3, r3, #32
 8001696:	2b00      	cmp	r3, #0
 8001698:	d008      	beq.n	80016ac <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800169a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800169c:	015a      	lsls	r2, r3, #5
 800169e:	69fb      	ldr	r3, [r7, #28]
 80016a0:	4413      	add	r3, r2
 80016a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80016a6:	461a      	mov	r2, r3
 80016a8:	2320      	movs	r3, #32
 80016aa:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80016ac:	693b      	ldr	r3, [r7, #16]
 80016ae:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d009      	beq.n	80016ca <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80016b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016b8:	015a      	lsls	r2, r3, #5
 80016ba:	69fb      	ldr	r3, [r7, #28]
 80016bc:	4413      	add	r3, r2
 80016be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80016c2:	461a      	mov	r2, r3
 80016c4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80016c8:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80016ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016cc:	3301      	adds	r3, #1
 80016ce:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80016d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80016d2:	085b      	lsrs	r3, r3, #1
 80016d4:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80016d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80016d8:	2b00      	cmp	r3, #0
 80016da:	f47f af62 	bne.w	80015a2 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	4618      	mov	r0, r3
 80016e4:	f005 f898 	bl	8006818 <USB_ReadInterrupts>
 80016e8:	4603      	mov	r3, r0
 80016ea:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80016ee:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80016f2:	f040 80db 	bne.w	80018ac <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	4618      	mov	r0, r3
 80016fc:	f005 f8b9 	bl	8006872 <USB_ReadDevAllInEpInterrupt>
 8001700:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8001702:	2300      	movs	r3, #0
 8001704:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8001706:	e0cd      	b.n	80018a4 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8001708:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800170a:	f003 0301 	and.w	r3, r3, #1
 800170e:	2b00      	cmp	r3, #0
 8001710:	f000 80c2 	beq.w	8001898 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800171a:	b2d2      	uxtb	r2, r2
 800171c:	4611      	mov	r1, r2
 800171e:	4618      	mov	r0, r3
 8001720:	f005 f8df 	bl	80068e2 <USB_ReadDevInEPInterrupt>
 8001724:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8001726:	693b      	ldr	r3, [r7, #16]
 8001728:	f003 0301 	and.w	r3, r3, #1
 800172c:	2b00      	cmp	r3, #0
 800172e:	d057      	beq.n	80017e0 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8001730:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001732:	f003 030f 	and.w	r3, r3, #15
 8001736:	2201      	movs	r2, #1
 8001738:	fa02 f303 	lsl.w	r3, r2, r3
 800173c:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800173e:	69fb      	ldr	r3, [r7, #28]
 8001740:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001744:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	43db      	mvns	r3, r3
 800174a:	69f9      	ldr	r1, [r7, #28]
 800174c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8001750:	4013      	ands	r3, r2
 8001752:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8001754:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001756:	015a      	lsls	r2, r3, #5
 8001758:	69fb      	ldr	r3, [r7, #28]
 800175a:	4413      	add	r3, r2
 800175c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001760:	461a      	mov	r2, r3
 8001762:	2301      	movs	r3, #1
 8001764:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	799b      	ldrb	r3, [r3, #6]
 800176a:	2b01      	cmp	r3, #1
 800176c:	d132      	bne.n	80017d4 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800176e:	6879      	ldr	r1, [r7, #4]
 8001770:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001772:	4613      	mov	r3, r2
 8001774:	00db      	lsls	r3, r3, #3
 8001776:	4413      	add	r3, r2
 8001778:	009b      	lsls	r3, r3, #2
 800177a:	440b      	add	r3, r1
 800177c:	3320      	adds	r3, #32
 800177e:	6819      	ldr	r1, [r3, #0]
 8001780:	6878      	ldr	r0, [r7, #4]
 8001782:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001784:	4613      	mov	r3, r2
 8001786:	00db      	lsls	r3, r3, #3
 8001788:	4413      	add	r3, r2
 800178a:	009b      	lsls	r3, r3, #2
 800178c:	4403      	add	r3, r0
 800178e:	331c      	adds	r3, #28
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	4419      	add	r1, r3
 8001794:	6878      	ldr	r0, [r7, #4]
 8001796:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001798:	4613      	mov	r3, r2
 800179a:	00db      	lsls	r3, r3, #3
 800179c:	4413      	add	r3, r2
 800179e:	009b      	lsls	r3, r3, #2
 80017a0:	4403      	add	r3, r0
 80017a2:	3320      	adds	r3, #32
 80017a4:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80017a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d113      	bne.n	80017d4 <HAL_PCD_IRQHandler+0x3a2>
 80017ac:	6879      	ldr	r1, [r7, #4]
 80017ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80017b0:	4613      	mov	r3, r2
 80017b2:	00db      	lsls	r3, r3, #3
 80017b4:	4413      	add	r3, r2
 80017b6:	009b      	lsls	r3, r3, #2
 80017b8:	440b      	add	r3, r1
 80017ba:	3324      	adds	r3, #36	@ 0x24
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d108      	bne.n	80017d4 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	6818      	ldr	r0, [r3, #0]
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80017cc:	461a      	mov	r2, r3
 80017ce:	2101      	movs	r1, #1
 80017d0:	f005 f8e8 	bl	80069a4 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80017d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017d6:	b2db      	uxtb	r3, r3
 80017d8:	4619      	mov	r1, r3
 80017da:	6878      	ldr	r0, [r7, #4]
 80017dc:	f007 fdd1 	bl	8009382 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80017e0:	693b      	ldr	r3, [r7, #16]
 80017e2:	f003 0308 	and.w	r3, r3, #8
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d008      	beq.n	80017fc <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80017ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017ec:	015a      	lsls	r2, r3, #5
 80017ee:	69fb      	ldr	r3, [r7, #28]
 80017f0:	4413      	add	r3, r2
 80017f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80017f6:	461a      	mov	r2, r3
 80017f8:	2308      	movs	r3, #8
 80017fa:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80017fc:	693b      	ldr	r3, [r7, #16]
 80017fe:	f003 0310 	and.w	r3, r3, #16
 8001802:	2b00      	cmp	r3, #0
 8001804:	d008      	beq.n	8001818 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8001806:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001808:	015a      	lsls	r2, r3, #5
 800180a:	69fb      	ldr	r3, [r7, #28]
 800180c:	4413      	add	r3, r2
 800180e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001812:	461a      	mov	r2, r3
 8001814:	2310      	movs	r3, #16
 8001816:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8001818:	693b      	ldr	r3, [r7, #16]
 800181a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800181e:	2b00      	cmp	r3, #0
 8001820:	d008      	beq.n	8001834 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8001822:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001824:	015a      	lsls	r2, r3, #5
 8001826:	69fb      	ldr	r3, [r7, #28]
 8001828:	4413      	add	r3, r2
 800182a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800182e:	461a      	mov	r2, r3
 8001830:	2340      	movs	r3, #64	@ 0x40
 8001832:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8001834:	693b      	ldr	r3, [r7, #16]
 8001836:	f003 0302 	and.w	r3, r3, #2
 800183a:	2b00      	cmp	r3, #0
 800183c:	d023      	beq.n	8001886 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800183e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001840:	6a38      	ldr	r0, [r7, #32]
 8001842:	f004 f8c7 	bl	80059d4 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8001846:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001848:	4613      	mov	r3, r2
 800184a:	00db      	lsls	r3, r3, #3
 800184c:	4413      	add	r3, r2
 800184e:	009b      	lsls	r3, r3, #2
 8001850:	3310      	adds	r3, #16
 8001852:	687a      	ldr	r2, [r7, #4]
 8001854:	4413      	add	r3, r2
 8001856:	3304      	adds	r3, #4
 8001858:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800185a:	697b      	ldr	r3, [r7, #20]
 800185c:	78db      	ldrb	r3, [r3, #3]
 800185e:	2b01      	cmp	r3, #1
 8001860:	d108      	bne.n	8001874 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8001862:	697b      	ldr	r3, [r7, #20]
 8001864:	2200      	movs	r2, #0
 8001866:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8001868:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800186a:	b2db      	uxtb	r3, r3
 800186c:	4619      	mov	r1, r3
 800186e:	6878      	ldr	r0, [r7, #4]
 8001870:	f007 fe1e 	bl	80094b0 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8001874:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001876:	015a      	lsls	r2, r3, #5
 8001878:	69fb      	ldr	r3, [r7, #28]
 800187a:	4413      	add	r3, r2
 800187c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001880:	461a      	mov	r2, r3
 8001882:	2302      	movs	r3, #2
 8001884:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8001886:	693b      	ldr	r3, [r7, #16]
 8001888:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800188c:	2b00      	cmp	r3, #0
 800188e:	d003      	beq.n	8001898 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8001890:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001892:	6878      	ldr	r0, [r7, #4]
 8001894:	f000 fcea 	bl	800226c <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8001898:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800189a:	3301      	adds	r3, #1
 800189c:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800189e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018a0:	085b      	lsrs	r3, r3, #1
 80018a2:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80018a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	f47f af2e 	bne.w	8001708 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	4618      	mov	r0, r3
 80018b2:	f004 ffb1 	bl	8006818 <USB_ReadInterrupts>
 80018b6:	4603      	mov	r3, r0
 80018b8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80018bc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80018c0:	d122      	bne.n	8001908 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80018c2:	69fb      	ldr	r3, [r7, #28]
 80018c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80018c8:	685b      	ldr	r3, [r3, #4]
 80018ca:	69fa      	ldr	r2, [r7, #28]
 80018cc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80018d0:	f023 0301 	bic.w	r3, r3, #1
 80018d4:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80018dc:	2b01      	cmp	r3, #1
 80018de:	d108      	bne.n	80018f2 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	2200      	movs	r2, #0
 80018e4:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80018e8:	2100      	movs	r1, #0
 80018ea:	6878      	ldr	r0, [r7, #4]
 80018ec:	f000 fef4 	bl	80026d8 <HAL_PCDEx_LPM_Callback>
 80018f0:	e002      	b.n	80018f8 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80018f2:	6878      	ldr	r0, [r7, #4]
 80018f4:	f007 fdbc 	bl	8009470 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	695a      	ldr	r2, [r3, #20]
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8001906:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	4618      	mov	r0, r3
 800190e:	f004 ff83 	bl	8006818 <USB_ReadInterrupts>
 8001912:	4603      	mov	r3, r0
 8001914:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001918:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800191c:	d112      	bne.n	8001944 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800191e:	69fb      	ldr	r3, [r7, #28]
 8001920:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001924:	689b      	ldr	r3, [r3, #8]
 8001926:	f003 0301 	and.w	r3, r3, #1
 800192a:	2b01      	cmp	r3, #1
 800192c:	d102      	bne.n	8001934 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800192e:	6878      	ldr	r0, [r7, #4]
 8001930:	f007 fd78 	bl	8009424 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	695a      	ldr	r2, [r3, #20]
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8001942:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	4618      	mov	r0, r3
 800194a:	f004 ff65 	bl	8006818 <USB_ReadInterrupts>
 800194e:	4603      	mov	r3, r0
 8001950:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001954:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8001958:	d121      	bne.n	800199e <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	695a      	ldr	r2, [r3, #20]
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 8001968:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8001970:	2b00      	cmp	r3, #0
 8001972:	d111      	bne.n	8001998 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	2201      	movs	r2, #1
 8001978:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001982:	089b      	lsrs	r3, r3, #2
 8001984:	f003 020f 	and.w	r2, r3, #15
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800198e:	2101      	movs	r1, #1
 8001990:	6878      	ldr	r0, [r7, #4]
 8001992:	f000 fea1 	bl	80026d8 <HAL_PCDEx_LPM_Callback>
 8001996:	e002      	b.n	800199e <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8001998:	6878      	ldr	r0, [r7, #4]
 800199a:	f007 fd43 	bl	8009424 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	4618      	mov	r0, r3
 80019a4:	f004 ff38 	bl	8006818 <USB_ReadInterrupts>
 80019a8:	4603      	mov	r3, r0
 80019aa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80019ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80019b2:	f040 80b7 	bne.w	8001b24 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80019b6:	69fb      	ldr	r3, [r7, #28]
 80019b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80019bc:	685b      	ldr	r3, [r3, #4]
 80019be:	69fa      	ldr	r2, [r7, #28]
 80019c0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80019c4:	f023 0301 	bic.w	r3, r3, #1
 80019c8:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	2110      	movs	r1, #16
 80019d0:	4618      	mov	r0, r3
 80019d2:	f003 ffff 	bl	80059d4 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80019d6:	2300      	movs	r3, #0
 80019d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80019da:	e046      	b.n	8001a6a <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80019dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80019de:	015a      	lsls	r2, r3, #5
 80019e0:	69fb      	ldr	r3, [r7, #28]
 80019e2:	4413      	add	r3, r2
 80019e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80019e8:	461a      	mov	r2, r3
 80019ea:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80019ee:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80019f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80019f2:	015a      	lsls	r2, r3, #5
 80019f4:	69fb      	ldr	r3, [r7, #28]
 80019f6:	4413      	add	r3, r2
 80019f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001a00:	0151      	lsls	r1, r2, #5
 8001a02:	69fa      	ldr	r2, [r7, #28]
 8001a04:	440a      	add	r2, r1
 8001a06:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8001a0a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001a0e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8001a10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a12:	015a      	lsls	r2, r3, #5
 8001a14:	69fb      	ldr	r3, [r7, #28]
 8001a16:	4413      	add	r3, r2
 8001a18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001a1c:	461a      	mov	r2, r3
 8001a1e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8001a22:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8001a24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a26:	015a      	lsls	r2, r3, #5
 8001a28:	69fb      	ldr	r3, [r7, #28]
 8001a2a:	4413      	add	r3, r2
 8001a2c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001a34:	0151      	lsls	r1, r2, #5
 8001a36:	69fa      	ldr	r2, [r7, #28]
 8001a38:	440a      	add	r2, r1
 8001a3a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8001a3e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001a42:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8001a44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a46:	015a      	lsls	r2, r3, #5
 8001a48:	69fb      	ldr	r3, [r7, #28]
 8001a4a:	4413      	add	r3, r2
 8001a4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001a54:	0151      	lsls	r1, r2, #5
 8001a56:	69fa      	ldr	r2, [r7, #28]
 8001a58:	440a      	add	r2, r1
 8001a5a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8001a5e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001a62:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001a64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a66:	3301      	adds	r3, #1
 8001a68:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	791b      	ldrb	r3, [r3, #4]
 8001a6e:	461a      	mov	r2, r3
 8001a70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a72:	4293      	cmp	r3, r2
 8001a74:	d3b2      	bcc.n	80019dc <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8001a76:	69fb      	ldr	r3, [r7, #28]
 8001a78:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001a7c:	69db      	ldr	r3, [r3, #28]
 8001a7e:	69fa      	ldr	r2, [r7, #28]
 8001a80:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001a84:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8001a88:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	7bdb      	ldrb	r3, [r3, #15]
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d016      	beq.n	8001ac0 <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8001a92:	69fb      	ldr	r3, [r7, #28]
 8001a94:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001a98:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001a9c:	69fa      	ldr	r2, [r7, #28]
 8001a9e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001aa2:	f043 030b 	orr.w	r3, r3, #11
 8001aa6:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8001aaa:	69fb      	ldr	r3, [r7, #28]
 8001aac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001ab0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ab2:	69fa      	ldr	r2, [r7, #28]
 8001ab4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001ab8:	f043 030b 	orr.w	r3, r3, #11
 8001abc:	6453      	str	r3, [r2, #68]	@ 0x44
 8001abe:	e015      	b.n	8001aec <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8001ac0:	69fb      	ldr	r3, [r7, #28]
 8001ac2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001ac6:	695a      	ldr	r2, [r3, #20]
 8001ac8:	69fb      	ldr	r3, [r7, #28]
 8001aca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001ace:	4619      	mov	r1, r3
 8001ad0:	f242 032b 	movw	r3, #8235	@ 0x202b
 8001ad4:	4313      	orrs	r3, r2
 8001ad6:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8001ad8:	69fb      	ldr	r3, [r7, #28]
 8001ada:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001ade:	691b      	ldr	r3, [r3, #16]
 8001ae0:	69fa      	ldr	r2, [r7, #28]
 8001ae2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001ae6:	f043 030b 	orr.w	r3, r3, #11
 8001aea:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8001aec:	69fb      	ldr	r3, [r7, #28]
 8001aee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	69fa      	ldr	r2, [r7, #28]
 8001af6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001afa:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8001afe:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	6818      	ldr	r0, [r3, #0]
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8001b0e:	461a      	mov	r2, r3
 8001b10:	f004 ff48 	bl	80069a4 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	695a      	ldr	r2, [r3, #20]
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8001b22:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	4618      	mov	r0, r3
 8001b2a:	f004 fe75 	bl	8006818 <USB_ReadInterrupts>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001b34:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001b38:	d123      	bne.n	8001b82 <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f004 ff0c 	bl	800695c <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	4618      	mov	r0, r3
 8001b4a:	f003 ffbc 	bl	8005ac6 <USB_GetDevSpeed>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	461a      	mov	r2, r3
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681c      	ldr	r4, [r3, #0]
 8001b5a:	f001 fd9d 	bl	8003698 <HAL_RCC_GetHCLKFreq>
 8001b5e:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8001b64:	461a      	mov	r2, r3
 8001b66:	4620      	mov	r0, r4
 8001b68:	f003 fcc6 	bl	80054f8 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8001b6c:	6878      	ldr	r0, [r7, #4]
 8001b6e:	f007 fc30 	bl	80093d2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	695a      	ldr	r2, [r3, #20]
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8001b80:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	4618      	mov	r0, r3
 8001b88:	f004 fe46 	bl	8006818 <USB_ReadInterrupts>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	f003 0308 	and.w	r3, r3, #8
 8001b92:	2b08      	cmp	r3, #8
 8001b94:	d10a      	bne.n	8001bac <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8001b96:	6878      	ldr	r0, [r7, #4]
 8001b98:	f007 fc0d 	bl	80093b6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	695a      	ldr	r2, [r3, #20]
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	f002 0208 	and.w	r2, r2, #8
 8001baa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	f004 fe31 	bl	8006818 <USB_ReadInterrupts>
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001bbc:	2b80      	cmp	r3, #128	@ 0x80
 8001bbe:	d123      	bne.n	8001c08 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8001bc0:	6a3b      	ldr	r3, [r7, #32]
 8001bc2:	699b      	ldr	r3, [r3, #24]
 8001bc4:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001bc8:	6a3b      	ldr	r3, [r7, #32]
 8001bca:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001bcc:	2301      	movs	r3, #1
 8001bce:	627b      	str	r3, [r7, #36]	@ 0x24
 8001bd0:	e014      	b.n	8001bfc <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8001bd2:	6879      	ldr	r1, [r7, #4]
 8001bd4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001bd6:	4613      	mov	r3, r2
 8001bd8:	00db      	lsls	r3, r3, #3
 8001bda:	4413      	add	r3, r2
 8001bdc:	009b      	lsls	r3, r3, #2
 8001bde:	440b      	add	r3, r1
 8001be0:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8001be4:	781b      	ldrb	r3, [r3, #0]
 8001be6:	2b01      	cmp	r3, #1
 8001be8:	d105      	bne.n	8001bf6 <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8001bea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bec:	b2db      	uxtb	r3, r3
 8001bee:	4619      	mov	r1, r3
 8001bf0:	6878      	ldr	r0, [r7, #4]
 8001bf2:	f000 fb0a 	bl	800220a <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bf8:	3301      	adds	r3, #1
 8001bfa:	627b      	str	r3, [r7, #36]	@ 0x24
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	791b      	ldrb	r3, [r3, #4]
 8001c00:	461a      	mov	r2, r3
 8001c02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c04:	4293      	cmp	r3, r2
 8001c06:	d3e4      	bcc.n	8001bd2 <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	f004 fe03 	bl	8006818 <USB_ReadInterrupts>
 8001c12:	4603      	mov	r3, r0
 8001c14:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001c18:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001c1c:	d13c      	bne.n	8001c98 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001c1e:	2301      	movs	r3, #1
 8001c20:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c22:	e02b      	b.n	8001c7c <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8001c24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c26:	015a      	lsls	r2, r3, #5
 8001c28:	69fb      	ldr	r3, [r7, #28]
 8001c2a:	4413      	add	r3, r2
 8001c2c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8001c34:	6879      	ldr	r1, [r7, #4]
 8001c36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c38:	4613      	mov	r3, r2
 8001c3a:	00db      	lsls	r3, r3, #3
 8001c3c:	4413      	add	r3, r2
 8001c3e:	009b      	lsls	r3, r3, #2
 8001c40:	440b      	add	r3, r1
 8001c42:	3318      	adds	r3, #24
 8001c44:	781b      	ldrb	r3, [r3, #0]
 8001c46:	2b01      	cmp	r3, #1
 8001c48:	d115      	bne.n	8001c76 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8001c4a:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	da12      	bge.n	8001c76 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8001c50:	6879      	ldr	r1, [r7, #4]
 8001c52:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c54:	4613      	mov	r3, r2
 8001c56:	00db      	lsls	r3, r3, #3
 8001c58:	4413      	add	r3, r2
 8001c5a:	009b      	lsls	r3, r3, #2
 8001c5c:	440b      	add	r3, r1
 8001c5e:	3317      	adds	r3, #23
 8001c60:	2201      	movs	r2, #1
 8001c62:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8001c64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c66:	b2db      	uxtb	r3, r3
 8001c68:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001c6c:	b2db      	uxtb	r3, r3
 8001c6e:	4619      	mov	r1, r3
 8001c70:	6878      	ldr	r0, [r7, #4]
 8001c72:	f000 faca 	bl	800220a <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001c76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c78:	3301      	adds	r3, #1
 8001c7a:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	791b      	ldrb	r3, [r3, #4]
 8001c80:	461a      	mov	r2, r3
 8001c82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c84:	4293      	cmp	r3, r2
 8001c86:	d3cd      	bcc.n	8001c24 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	695a      	ldr	r2, [r3, #20]
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8001c96:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	f004 fdbb 	bl	8006818 <USB_ReadInterrupts>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ca8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001cac:	d156      	bne.n	8001d5c <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001cae:	2301      	movs	r3, #1
 8001cb0:	627b      	str	r3, [r7, #36]	@ 0x24
 8001cb2:	e045      	b.n	8001d40 <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8001cb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cb6:	015a      	lsls	r2, r3, #5
 8001cb8:	69fb      	ldr	r3, [r7, #28]
 8001cba:	4413      	add	r3, r2
 8001cbc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8001cc4:	6879      	ldr	r1, [r7, #4]
 8001cc6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001cc8:	4613      	mov	r3, r2
 8001cca:	00db      	lsls	r3, r3, #3
 8001ccc:	4413      	add	r3, r2
 8001cce:	009b      	lsls	r3, r3, #2
 8001cd0:	440b      	add	r3, r1
 8001cd2:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8001cd6:	781b      	ldrb	r3, [r3, #0]
 8001cd8:	2b01      	cmp	r3, #1
 8001cda:	d12e      	bne.n	8001d3a <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8001cdc:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	da2b      	bge.n	8001d3a <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8001ce2:	69bb      	ldr	r3, [r7, #24]
 8001ce4:	0c1a      	lsrs	r2, r3, #16
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8001cec:	4053      	eors	r3, r2
 8001cee:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d121      	bne.n	8001d3a <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8001cf6:	6879      	ldr	r1, [r7, #4]
 8001cf8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001cfa:	4613      	mov	r3, r2
 8001cfc:	00db      	lsls	r3, r3, #3
 8001cfe:	4413      	add	r3, r2
 8001d00:	009b      	lsls	r3, r3, #2
 8001d02:	440b      	add	r3, r1
 8001d04:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8001d08:	2201      	movs	r2, #1
 8001d0a:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8001d0c:	6a3b      	ldr	r3, [r7, #32]
 8001d0e:	699b      	ldr	r3, [r3, #24]
 8001d10:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8001d14:	6a3b      	ldr	r3, [r7, #32]
 8001d16:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8001d18:	6a3b      	ldr	r3, [r7, #32]
 8001d1a:	695b      	ldr	r3, [r3, #20]
 8001d1c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d10a      	bne.n	8001d3a <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8001d24:	69fb      	ldr	r3, [r7, #28]
 8001d26:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001d2a:	685b      	ldr	r3, [r3, #4]
 8001d2c:	69fa      	ldr	r2, [r7, #28]
 8001d2e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001d32:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001d36:	6053      	str	r3, [r2, #4]
            break;
 8001d38:	e008      	b.n	8001d4c <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001d3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d3c:	3301      	adds	r3, #1
 8001d3e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	791b      	ldrb	r3, [r3, #4]
 8001d44:	461a      	mov	r2, r3
 8001d46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d48:	4293      	cmp	r3, r2
 8001d4a:	d3b3      	bcc.n	8001cb4 <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	695a      	ldr	r2, [r3, #20]
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8001d5a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	4618      	mov	r0, r3
 8001d62:	f004 fd59 	bl	8006818 <USB_ReadInterrupts>
 8001d66:	4603      	mov	r3, r0
 8001d68:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8001d6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d70:	d10a      	bne.n	8001d88 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8001d72:	6878      	ldr	r0, [r7, #4]
 8001d74:	f007 fbae 	bl	80094d4 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	695a      	ldr	r2, [r3, #20]
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8001d86:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	f004 fd43 	bl	8006818 <USB_ReadInterrupts>
 8001d92:	4603      	mov	r3, r0
 8001d94:	f003 0304 	and.w	r3, r3, #4
 8001d98:	2b04      	cmp	r3, #4
 8001d9a:	d115      	bne.n	8001dc8 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	685b      	ldr	r3, [r3, #4]
 8001da2:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8001da4:	69bb      	ldr	r3, [r7, #24]
 8001da6:	f003 0304 	and.w	r3, r3, #4
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d002      	beq.n	8001db4 <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8001dae:	6878      	ldr	r0, [r7, #4]
 8001db0:	f007 fb9e 	bl	80094f0 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	6859      	ldr	r1, [r3, #4]
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	69ba      	ldr	r2, [r7, #24]
 8001dc0:	430a      	orrs	r2, r1
 8001dc2:	605a      	str	r2, [r3, #4]
 8001dc4:	e000      	b.n	8001dc8 <HAL_PCD_IRQHandler+0x996>
      return;
 8001dc6:	bf00      	nop
    }
  }
}
 8001dc8:	3734      	adds	r7, #52	@ 0x34
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd90      	pop	{r4, r7, pc}

08001dce <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001dce:	b580      	push	{r7, lr}
 8001dd0:	b082      	sub	sp, #8
 8001dd2:	af00      	add	r7, sp, #0
 8001dd4:	6078      	str	r0, [r7, #4]
 8001dd6:	460b      	mov	r3, r1
 8001dd8:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001de0:	2b01      	cmp	r3, #1
 8001de2:	d101      	bne.n	8001de8 <HAL_PCD_SetAddress+0x1a>
 8001de4:	2302      	movs	r3, #2
 8001de6:	e012      	b.n	8001e0e <HAL_PCD_SetAddress+0x40>
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	2201      	movs	r2, #1
 8001dec:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	78fa      	ldrb	r2, [r7, #3]
 8001df4:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	78fa      	ldrb	r2, [r7, #3]
 8001dfc:	4611      	mov	r1, r2
 8001dfe:	4618      	mov	r0, r3
 8001e00:	f004 fca2 	bl	8006748 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	2200      	movs	r2, #0
 8001e08:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8001e0c:	2300      	movs	r3, #0
}
 8001e0e:	4618      	mov	r0, r3
 8001e10:	3708      	adds	r7, #8
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bd80      	pop	{r7, pc}

08001e16 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8001e16:	b580      	push	{r7, lr}
 8001e18:	b084      	sub	sp, #16
 8001e1a:	af00      	add	r7, sp, #0
 8001e1c:	6078      	str	r0, [r7, #4]
 8001e1e:	4608      	mov	r0, r1
 8001e20:	4611      	mov	r1, r2
 8001e22:	461a      	mov	r2, r3
 8001e24:	4603      	mov	r3, r0
 8001e26:	70fb      	strb	r3, [r7, #3]
 8001e28:	460b      	mov	r3, r1
 8001e2a:	803b      	strh	r3, [r7, #0]
 8001e2c:	4613      	mov	r3, r2
 8001e2e:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8001e30:	2300      	movs	r3, #0
 8001e32:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001e34:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	da0f      	bge.n	8001e5c <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001e3c:	78fb      	ldrb	r3, [r7, #3]
 8001e3e:	f003 020f 	and.w	r2, r3, #15
 8001e42:	4613      	mov	r3, r2
 8001e44:	00db      	lsls	r3, r3, #3
 8001e46:	4413      	add	r3, r2
 8001e48:	009b      	lsls	r3, r3, #2
 8001e4a:	3310      	adds	r3, #16
 8001e4c:	687a      	ldr	r2, [r7, #4]
 8001e4e:	4413      	add	r3, r2
 8001e50:	3304      	adds	r3, #4
 8001e52:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	2201      	movs	r2, #1
 8001e58:	705a      	strb	r2, [r3, #1]
 8001e5a:	e00f      	b.n	8001e7c <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001e5c:	78fb      	ldrb	r3, [r7, #3]
 8001e5e:	f003 020f 	and.w	r2, r3, #15
 8001e62:	4613      	mov	r3, r2
 8001e64:	00db      	lsls	r3, r3, #3
 8001e66:	4413      	add	r3, r2
 8001e68:	009b      	lsls	r3, r3, #2
 8001e6a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001e6e:	687a      	ldr	r2, [r7, #4]
 8001e70:	4413      	add	r3, r2
 8001e72:	3304      	adds	r3, #4
 8001e74:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	2200      	movs	r2, #0
 8001e7a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8001e7c:	78fb      	ldrb	r3, [r7, #3]
 8001e7e:	f003 030f 	and.w	r3, r3, #15
 8001e82:	b2da      	uxtb	r2, r3
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8001e88:	883b      	ldrh	r3, [r7, #0]
 8001e8a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	78ba      	ldrb	r2, [r7, #2]
 8001e96:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	785b      	ldrb	r3, [r3, #1]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d004      	beq.n	8001eaa <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	781b      	ldrb	r3, [r3, #0]
 8001ea4:	461a      	mov	r2, r3
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8001eaa:	78bb      	ldrb	r3, [r7, #2]
 8001eac:	2b02      	cmp	r3, #2
 8001eae:	d102      	bne.n	8001eb6 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001ebc:	2b01      	cmp	r3, #1
 8001ebe:	d101      	bne.n	8001ec4 <HAL_PCD_EP_Open+0xae>
 8001ec0:	2302      	movs	r3, #2
 8001ec2:	e00e      	b.n	8001ee2 <HAL_PCD_EP_Open+0xcc>
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	2201      	movs	r2, #1
 8001ec8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	68f9      	ldr	r1, [r7, #12]
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	f003 fe1c 	bl	8005b10 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	2200      	movs	r2, #0
 8001edc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8001ee0:	7afb      	ldrb	r3, [r7, #11]
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	3710      	adds	r7, #16
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}

08001eea <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001eea:	b580      	push	{r7, lr}
 8001eec:	b084      	sub	sp, #16
 8001eee:	af00      	add	r7, sp, #0
 8001ef0:	6078      	str	r0, [r7, #4]
 8001ef2:	460b      	mov	r3, r1
 8001ef4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001ef6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	da0f      	bge.n	8001f1e <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001efe:	78fb      	ldrb	r3, [r7, #3]
 8001f00:	f003 020f 	and.w	r2, r3, #15
 8001f04:	4613      	mov	r3, r2
 8001f06:	00db      	lsls	r3, r3, #3
 8001f08:	4413      	add	r3, r2
 8001f0a:	009b      	lsls	r3, r3, #2
 8001f0c:	3310      	adds	r3, #16
 8001f0e:	687a      	ldr	r2, [r7, #4]
 8001f10:	4413      	add	r3, r2
 8001f12:	3304      	adds	r3, #4
 8001f14:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	2201      	movs	r2, #1
 8001f1a:	705a      	strb	r2, [r3, #1]
 8001f1c:	e00f      	b.n	8001f3e <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001f1e:	78fb      	ldrb	r3, [r7, #3]
 8001f20:	f003 020f 	and.w	r2, r3, #15
 8001f24:	4613      	mov	r3, r2
 8001f26:	00db      	lsls	r3, r3, #3
 8001f28:	4413      	add	r3, r2
 8001f2a:	009b      	lsls	r3, r3, #2
 8001f2c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001f30:	687a      	ldr	r2, [r7, #4]
 8001f32:	4413      	add	r3, r2
 8001f34:	3304      	adds	r3, #4
 8001f36:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8001f3e:	78fb      	ldrb	r3, [r7, #3]
 8001f40:	f003 030f 	and.w	r3, r3, #15
 8001f44:	b2da      	uxtb	r2, r3
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001f50:	2b01      	cmp	r3, #1
 8001f52:	d101      	bne.n	8001f58 <HAL_PCD_EP_Close+0x6e>
 8001f54:	2302      	movs	r3, #2
 8001f56:	e00e      	b.n	8001f76 <HAL_PCD_EP_Close+0x8c>
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	2201      	movs	r2, #1
 8001f5c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	68f9      	ldr	r1, [r7, #12]
 8001f66:	4618      	mov	r0, r3
 8001f68:	f003 fe5a 	bl	8005c20 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	2200      	movs	r2, #0
 8001f70:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8001f74:	2300      	movs	r3, #0
}
 8001f76:	4618      	mov	r0, r3
 8001f78:	3710      	adds	r7, #16
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	bd80      	pop	{r7, pc}

08001f7e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001f7e:	b580      	push	{r7, lr}
 8001f80:	b086      	sub	sp, #24
 8001f82:	af00      	add	r7, sp, #0
 8001f84:	60f8      	str	r0, [r7, #12]
 8001f86:	607a      	str	r2, [r7, #4]
 8001f88:	603b      	str	r3, [r7, #0]
 8001f8a:	460b      	mov	r3, r1
 8001f8c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001f8e:	7afb      	ldrb	r3, [r7, #11]
 8001f90:	f003 020f 	and.w	r2, r3, #15
 8001f94:	4613      	mov	r3, r2
 8001f96:	00db      	lsls	r3, r3, #3
 8001f98:	4413      	add	r3, r2
 8001f9a:	009b      	lsls	r3, r3, #2
 8001f9c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001fa0:	68fa      	ldr	r2, [r7, #12]
 8001fa2:	4413      	add	r3, r2
 8001fa4:	3304      	adds	r3, #4
 8001fa6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001fa8:	697b      	ldr	r3, [r7, #20]
 8001faa:	687a      	ldr	r2, [r7, #4]
 8001fac:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8001fae:	697b      	ldr	r3, [r7, #20]
 8001fb0:	683a      	ldr	r2, [r7, #0]
 8001fb2:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8001fb4:	697b      	ldr	r3, [r7, #20]
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8001fba:	697b      	ldr	r3, [r7, #20]
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001fc0:	7afb      	ldrb	r3, [r7, #11]
 8001fc2:	f003 030f 	and.w	r3, r3, #15
 8001fc6:	b2da      	uxtb	r2, r3
 8001fc8:	697b      	ldr	r3, [r7, #20]
 8001fca:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	799b      	ldrb	r3, [r3, #6]
 8001fd0:	2b01      	cmp	r3, #1
 8001fd2:	d102      	bne.n	8001fda <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8001fd4:	687a      	ldr	r2, [r7, #4]
 8001fd6:	697b      	ldr	r3, [r7, #20]
 8001fd8:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	6818      	ldr	r0, [r3, #0]
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	799b      	ldrb	r3, [r3, #6]
 8001fe2:	461a      	mov	r2, r3
 8001fe4:	6979      	ldr	r1, [r7, #20]
 8001fe6:	f003 fef7 	bl	8005dd8 <USB_EPStartXfer>

  return HAL_OK;
 8001fea:	2300      	movs	r3, #0
}
 8001fec:	4618      	mov	r0, r3
 8001fee:	3718      	adds	r7, #24
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd80      	pop	{r7, pc}

08001ff4 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	b083      	sub	sp, #12
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
 8001ffc:	460b      	mov	r3, r1
 8001ffe:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8002000:	78fb      	ldrb	r3, [r7, #3]
 8002002:	f003 020f 	and.w	r2, r3, #15
 8002006:	6879      	ldr	r1, [r7, #4]
 8002008:	4613      	mov	r3, r2
 800200a:	00db      	lsls	r3, r3, #3
 800200c:	4413      	add	r3, r2
 800200e:	009b      	lsls	r3, r3, #2
 8002010:	440b      	add	r3, r1
 8002012:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8002016:	681b      	ldr	r3, [r3, #0]
}
 8002018:	4618      	mov	r0, r3
 800201a:	370c      	adds	r7, #12
 800201c:	46bd      	mov	sp, r7
 800201e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002022:	4770      	bx	lr

08002024 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b086      	sub	sp, #24
 8002028:	af00      	add	r7, sp, #0
 800202a:	60f8      	str	r0, [r7, #12]
 800202c:	607a      	str	r2, [r7, #4]
 800202e:	603b      	str	r3, [r7, #0]
 8002030:	460b      	mov	r3, r1
 8002032:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002034:	7afb      	ldrb	r3, [r7, #11]
 8002036:	f003 020f 	and.w	r2, r3, #15
 800203a:	4613      	mov	r3, r2
 800203c:	00db      	lsls	r3, r3, #3
 800203e:	4413      	add	r3, r2
 8002040:	009b      	lsls	r3, r3, #2
 8002042:	3310      	adds	r3, #16
 8002044:	68fa      	ldr	r2, [r7, #12]
 8002046:	4413      	add	r3, r2
 8002048:	3304      	adds	r3, #4
 800204a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800204c:	697b      	ldr	r3, [r7, #20]
 800204e:	687a      	ldr	r2, [r7, #4]
 8002050:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002052:	697b      	ldr	r3, [r7, #20]
 8002054:	683a      	ldr	r2, [r7, #0]
 8002056:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8002058:	697b      	ldr	r3, [r7, #20]
 800205a:	2200      	movs	r2, #0
 800205c:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800205e:	697b      	ldr	r3, [r7, #20]
 8002060:	2201      	movs	r2, #1
 8002062:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002064:	7afb      	ldrb	r3, [r7, #11]
 8002066:	f003 030f 	and.w	r3, r3, #15
 800206a:	b2da      	uxtb	r2, r3
 800206c:	697b      	ldr	r3, [r7, #20]
 800206e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	799b      	ldrb	r3, [r3, #6]
 8002074:	2b01      	cmp	r3, #1
 8002076:	d102      	bne.n	800207e <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002078:	687a      	ldr	r2, [r7, #4]
 800207a:	697b      	ldr	r3, [r7, #20]
 800207c:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	6818      	ldr	r0, [r3, #0]
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	799b      	ldrb	r3, [r3, #6]
 8002086:	461a      	mov	r2, r3
 8002088:	6979      	ldr	r1, [r7, #20]
 800208a:	f003 fea5 	bl	8005dd8 <USB_EPStartXfer>

  return HAL_OK;
 800208e:	2300      	movs	r3, #0
}
 8002090:	4618      	mov	r0, r3
 8002092:	3718      	adds	r7, #24
 8002094:	46bd      	mov	sp, r7
 8002096:	bd80      	pop	{r7, pc}

08002098 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b084      	sub	sp, #16
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
 80020a0:	460b      	mov	r3, r1
 80020a2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80020a4:	78fb      	ldrb	r3, [r7, #3]
 80020a6:	f003 030f 	and.w	r3, r3, #15
 80020aa:	687a      	ldr	r2, [r7, #4]
 80020ac:	7912      	ldrb	r2, [r2, #4]
 80020ae:	4293      	cmp	r3, r2
 80020b0:	d901      	bls.n	80020b6 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80020b2:	2301      	movs	r3, #1
 80020b4:	e04f      	b.n	8002156 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80020b6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	da0f      	bge.n	80020de <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80020be:	78fb      	ldrb	r3, [r7, #3]
 80020c0:	f003 020f 	and.w	r2, r3, #15
 80020c4:	4613      	mov	r3, r2
 80020c6:	00db      	lsls	r3, r3, #3
 80020c8:	4413      	add	r3, r2
 80020ca:	009b      	lsls	r3, r3, #2
 80020cc:	3310      	adds	r3, #16
 80020ce:	687a      	ldr	r2, [r7, #4]
 80020d0:	4413      	add	r3, r2
 80020d2:	3304      	adds	r3, #4
 80020d4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	2201      	movs	r2, #1
 80020da:	705a      	strb	r2, [r3, #1]
 80020dc:	e00d      	b.n	80020fa <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80020de:	78fa      	ldrb	r2, [r7, #3]
 80020e0:	4613      	mov	r3, r2
 80020e2:	00db      	lsls	r3, r3, #3
 80020e4:	4413      	add	r3, r2
 80020e6:	009b      	lsls	r3, r3, #2
 80020e8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80020ec:	687a      	ldr	r2, [r7, #4]
 80020ee:	4413      	add	r3, r2
 80020f0:	3304      	adds	r3, #4
 80020f2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	2200      	movs	r2, #0
 80020f8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	2201      	movs	r2, #1
 80020fe:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002100:	78fb      	ldrb	r3, [r7, #3]
 8002102:	f003 030f 	and.w	r3, r3, #15
 8002106:	b2da      	uxtb	r2, r3
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002112:	2b01      	cmp	r3, #1
 8002114:	d101      	bne.n	800211a <HAL_PCD_EP_SetStall+0x82>
 8002116:	2302      	movs	r3, #2
 8002118:	e01d      	b.n	8002156 <HAL_PCD_EP_SetStall+0xbe>
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	2201      	movs	r2, #1
 800211e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	68f9      	ldr	r1, [r7, #12]
 8002128:	4618      	mov	r0, r3
 800212a:	f004 fa39 	bl	80065a0 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800212e:	78fb      	ldrb	r3, [r7, #3]
 8002130:	f003 030f 	and.w	r3, r3, #15
 8002134:	2b00      	cmp	r3, #0
 8002136:	d109      	bne.n	800214c <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	6818      	ldr	r0, [r3, #0]
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	7999      	ldrb	r1, [r3, #6]
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002146:	461a      	mov	r2, r3
 8002148:	f004 fc2c 	bl	80069a4 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	2200      	movs	r2, #0
 8002150:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002154:	2300      	movs	r3, #0
}
 8002156:	4618      	mov	r0, r3
 8002158:	3710      	adds	r7, #16
 800215a:	46bd      	mov	sp, r7
 800215c:	bd80      	pop	{r7, pc}

0800215e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800215e:	b580      	push	{r7, lr}
 8002160:	b084      	sub	sp, #16
 8002162:	af00      	add	r7, sp, #0
 8002164:	6078      	str	r0, [r7, #4]
 8002166:	460b      	mov	r3, r1
 8002168:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800216a:	78fb      	ldrb	r3, [r7, #3]
 800216c:	f003 030f 	and.w	r3, r3, #15
 8002170:	687a      	ldr	r2, [r7, #4]
 8002172:	7912      	ldrb	r2, [r2, #4]
 8002174:	4293      	cmp	r3, r2
 8002176:	d901      	bls.n	800217c <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002178:	2301      	movs	r3, #1
 800217a:	e042      	b.n	8002202 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800217c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002180:	2b00      	cmp	r3, #0
 8002182:	da0f      	bge.n	80021a4 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002184:	78fb      	ldrb	r3, [r7, #3]
 8002186:	f003 020f 	and.w	r2, r3, #15
 800218a:	4613      	mov	r3, r2
 800218c:	00db      	lsls	r3, r3, #3
 800218e:	4413      	add	r3, r2
 8002190:	009b      	lsls	r3, r3, #2
 8002192:	3310      	adds	r3, #16
 8002194:	687a      	ldr	r2, [r7, #4]
 8002196:	4413      	add	r3, r2
 8002198:	3304      	adds	r3, #4
 800219a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	2201      	movs	r2, #1
 80021a0:	705a      	strb	r2, [r3, #1]
 80021a2:	e00f      	b.n	80021c4 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80021a4:	78fb      	ldrb	r3, [r7, #3]
 80021a6:	f003 020f 	and.w	r2, r3, #15
 80021aa:	4613      	mov	r3, r2
 80021ac:	00db      	lsls	r3, r3, #3
 80021ae:	4413      	add	r3, r2
 80021b0:	009b      	lsls	r3, r3, #2
 80021b2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80021b6:	687a      	ldr	r2, [r7, #4]
 80021b8:	4413      	add	r3, r2
 80021ba:	3304      	adds	r3, #4
 80021bc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	2200      	movs	r2, #0
 80021c2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	2200      	movs	r2, #0
 80021c8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80021ca:	78fb      	ldrb	r3, [r7, #3]
 80021cc:	f003 030f 	and.w	r3, r3, #15
 80021d0:	b2da      	uxtb	r2, r3
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80021dc:	2b01      	cmp	r3, #1
 80021de:	d101      	bne.n	80021e4 <HAL_PCD_EP_ClrStall+0x86>
 80021e0:	2302      	movs	r3, #2
 80021e2:	e00e      	b.n	8002202 <HAL_PCD_EP_ClrStall+0xa4>
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	2201      	movs	r2, #1
 80021e8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	68f9      	ldr	r1, [r7, #12]
 80021f2:	4618      	mov	r0, r3
 80021f4:	f004 fa42 	bl	800667c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	2200      	movs	r2, #0
 80021fc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002200:	2300      	movs	r3, #0
}
 8002202:	4618      	mov	r0, r3
 8002204:	3710      	adds	r7, #16
 8002206:	46bd      	mov	sp, r7
 8002208:	bd80      	pop	{r7, pc}

0800220a <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800220a:	b580      	push	{r7, lr}
 800220c:	b084      	sub	sp, #16
 800220e:	af00      	add	r7, sp, #0
 8002210:	6078      	str	r0, [r7, #4]
 8002212:	460b      	mov	r3, r1
 8002214:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8002216:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800221a:	2b00      	cmp	r3, #0
 800221c:	da0c      	bge.n	8002238 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800221e:	78fb      	ldrb	r3, [r7, #3]
 8002220:	f003 020f 	and.w	r2, r3, #15
 8002224:	4613      	mov	r3, r2
 8002226:	00db      	lsls	r3, r3, #3
 8002228:	4413      	add	r3, r2
 800222a:	009b      	lsls	r3, r3, #2
 800222c:	3310      	adds	r3, #16
 800222e:	687a      	ldr	r2, [r7, #4]
 8002230:	4413      	add	r3, r2
 8002232:	3304      	adds	r3, #4
 8002234:	60fb      	str	r3, [r7, #12]
 8002236:	e00c      	b.n	8002252 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002238:	78fb      	ldrb	r3, [r7, #3]
 800223a:	f003 020f 	and.w	r2, r3, #15
 800223e:	4613      	mov	r3, r2
 8002240:	00db      	lsls	r3, r3, #3
 8002242:	4413      	add	r3, r2
 8002244:	009b      	lsls	r3, r3, #2
 8002246:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800224a:	687a      	ldr	r2, [r7, #4]
 800224c:	4413      	add	r3, r2
 800224e:	3304      	adds	r3, #4
 8002250:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	68f9      	ldr	r1, [r7, #12]
 8002258:	4618      	mov	r0, r3
 800225a:	f004 f861 	bl	8006320 <USB_EPStopXfer>
 800225e:	4603      	mov	r3, r0
 8002260:	72fb      	strb	r3, [r7, #11]

  return ret;
 8002262:	7afb      	ldrb	r3, [r7, #11]
}
 8002264:	4618      	mov	r0, r3
 8002266:	3710      	adds	r7, #16
 8002268:	46bd      	mov	sp, r7
 800226a:	bd80      	pop	{r7, pc}

0800226c <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b08a      	sub	sp, #40	@ 0x28
 8002270:	af02      	add	r7, sp, #8
 8002272:	6078      	str	r0, [r7, #4]
 8002274:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800227c:	697b      	ldr	r3, [r7, #20]
 800227e:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8002280:	683a      	ldr	r2, [r7, #0]
 8002282:	4613      	mov	r3, r2
 8002284:	00db      	lsls	r3, r3, #3
 8002286:	4413      	add	r3, r2
 8002288:	009b      	lsls	r3, r3, #2
 800228a:	3310      	adds	r3, #16
 800228c:	687a      	ldr	r2, [r7, #4]
 800228e:	4413      	add	r3, r2
 8002290:	3304      	adds	r3, #4
 8002292:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	695a      	ldr	r2, [r3, #20]
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	691b      	ldr	r3, [r3, #16]
 800229c:	429a      	cmp	r2, r3
 800229e:	d901      	bls.n	80022a4 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80022a0:	2301      	movs	r3, #1
 80022a2:	e06b      	b.n	800237c <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	691a      	ldr	r2, [r3, #16]
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	695b      	ldr	r3, [r3, #20]
 80022ac:	1ad3      	subs	r3, r2, r3
 80022ae:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	689b      	ldr	r3, [r3, #8]
 80022b4:	69fa      	ldr	r2, [r7, #28]
 80022b6:	429a      	cmp	r2, r3
 80022b8:	d902      	bls.n	80022c0 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	689b      	ldr	r3, [r3, #8]
 80022be:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80022c0:	69fb      	ldr	r3, [r7, #28]
 80022c2:	3303      	adds	r3, #3
 80022c4:	089b      	lsrs	r3, r3, #2
 80022c6:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80022c8:	e02a      	b.n	8002320 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	691a      	ldr	r2, [r3, #16]
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	695b      	ldr	r3, [r3, #20]
 80022d2:	1ad3      	subs	r3, r2, r3
 80022d4:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	689b      	ldr	r3, [r3, #8]
 80022da:	69fa      	ldr	r2, [r7, #28]
 80022dc:	429a      	cmp	r2, r3
 80022de:	d902      	bls.n	80022e6 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	689b      	ldr	r3, [r3, #8]
 80022e4:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80022e6:	69fb      	ldr	r3, [r7, #28]
 80022e8:	3303      	adds	r3, #3
 80022ea:	089b      	lsrs	r3, r3, #2
 80022ec:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	68d9      	ldr	r1, [r3, #12]
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	b2da      	uxtb	r2, r3
 80022f6:	69fb      	ldr	r3, [r7, #28]
 80022f8:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80022fe:	9300      	str	r3, [sp, #0]
 8002300:	4603      	mov	r3, r0
 8002302:	6978      	ldr	r0, [r7, #20]
 8002304:	f004 f8b6 	bl	8006474 <USB_WritePacket>

    ep->xfer_buff  += len;
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	68da      	ldr	r2, [r3, #12]
 800230c:	69fb      	ldr	r3, [r7, #28]
 800230e:	441a      	add	r2, r3
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	695a      	ldr	r2, [r3, #20]
 8002318:	69fb      	ldr	r3, [r7, #28]
 800231a:	441a      	add	r2, r3
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	015a      	lsls	r2, r3, #5
 8002324:	693b      	ldr	r3, [r7, #16]
 8002326:	4413      	add	r3, r2
 8002328:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800232c:	699b      	ldr	r3, [r3, #24]
 800232e:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002330:	69ba      	ldr	r2, [r7, #24]
 8002332:	429a      	cmp	r2, r3
 8002334:	d809      	bhi.n	800234a <PCD_WriteEmptyTxFifo+0xde>
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	695a      	ldr	r2, [r3, #20]
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800233e:	429a      	cmp	r2, r3
 8002340:	d203      	bcs.n	800234a <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	691b      	ldr	r3, [r3, #16]
 8002346:	2b00      	cmp	r3, #0
 8002348:	d1bf      	bne.n	80022ca <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	691a      	ldr	r2, [r3, #16]
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	695b      	ldr	r3, [r3, #20]
 8002352:	429a      	cmp	r2, r3
 8002354:	d811      	bhi.n	800237a <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002356:	683b      	ldr	r3, [r7, #0]
 8002358:	f003 030f 	and.w	r3, r3, #15
 800235c:	2201      	movs	r2, #1
 800235e:	fa02 f303 	lsl.w	r3, r2, r3
 8002362:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002364:	693b      	ldr	r3, [r7, #16]
 8002366:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800236a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800236c:	68bb      	ldr	r3, [r7, #8]
 800236e:	43db      	mvns	r3, r3
 8002370:	6939      	ldr	r1, [r7, #16]
 8002372:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002376:	4013      	ands	r3, r2
 8002378:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800237a:	2300      	movs	r3, #0
}
 800237c:	4618      	mov	r0, r3
 800237e:	3720      	adds	r7, #32
 8002380:	46bd      	mov	sp, r7
 8002382:	bd80      	pop	{r7, pc}

08002384 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b088      	sub	sp, #32
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
 800238c:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002394:	69fb      	ldr	r3, [r7, #28]
 8002396:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002398:	69fb      	ldr	r3, [r7, #28]
 800239a:	333c      	adds	r3, #60	@ 0x3c
 800239c:	3304      	adds	r3, #4
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80023a2:	683b      	ldr	r3, [r7, #0]
 80023a4:	015a      	lsls	r2, r3, #5
 80023a6:	69bb      	ldr	r3, [r7, #24]
 80023a8:	4413      	add	r3, r2
 80023aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80023ae:	689b      	ldr	r3, [r3, #8]
 80023b0:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	799b      	ldrb	r3, [r3, #6]
 80023b6:	2b01      	cmp	r3, #1
 80023b8:	d17b      	bne.n	80024b2 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80023ba:	693b      	ldr	r3, [r7, #16]
 80023bc:	f003 0308 	and.w	r3, r3, #8
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d015      	beq.n	80023f0 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80023c4:	697b      	ldr	r3, [r7, #20]
 80023c6:	4a61      	ldr	r2, [pc, #388]	@ (800254c <PCD_EP_OutXfrComplete_int+0x1c8>)
 80023c8:	4293      	cmp	r3, r2
 80023ca:	f240 80b9 	bls.w	8002540 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80023ce:	693b      	ldr	r3, [r7, #16]
 80023d0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	f000 80b3 	beq.w	8002540 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	015a      	lsls	r2, r3, #5
 80023de:	69bb      	ldr	r3, [r7, #24]
 80023e0:	4413      	add	r3, r2
 80023e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80023e6:	461a      	mov	r2, r3
 80023e8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80023ec:	6093      	str	r3, [r2, #8]
 80023ee:	e0a7      	b.n	8002540 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80023f0:	693b      	ldr	r3, [r7, #16]
 80023f2:	f003 0320 	and.w	r3, r3, #32
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d009      	beq.n	800240e <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	015a      	lsls	r2, r3, #5
 80023fe:	69bb      	ldr	r3, [r7, #24]
 8002400:	4413      	add	r3, r2
 8002402:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002406:	461a      	mov	r2, r3
 8002408:	2320      	movs	r3, #32
 800240a:	6093      	str	r3, [r2, #8]
 800240c:	e098      	b.n	8002540 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800240e:	693b      	ldr	r3, [r7, #16]
 8002410:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8002414:	2b00      	cmp	r3, #0
 8002416:	f040 8093 	bne.w	8002540 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800241a:	697b      	ldr	r3, [r7, #20]
 800241c:	4a4b      	ldr	r2, [pc, #300]	@ (800254c <PCD_EP_OutXfrComplete_int+0x1c8>)
 800241e:	4293      	cmp	r3, r2
 8002420:	d90f      	bls.n	8002442 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002422:	693b      	ldr	r3, [r7, #16]
 8002424:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002428:	2b00      	cmp	r3, #0
 800242a:	d00a      	beq.n	8002442 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	015a      	lsls	r2, r3, #5
 8002430:	69bb      	ldr	r3, [r7, #24]
 8002432:	4413      	add	r3, r2
 8002434:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002438:	461a      	mov	r2, r3
 800243a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800243e:	6093      	str	r3, [r2, #8]
 8002440:	e07e      	b.n	8002540 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8002442:	683a      	ldr	r2, [r7, #0]
 8002444:	4613      	mov	r3, r2
 8002446:	00db      	lsls	r3, r3, #3
 8002448:	4413      	add	r3, r2
 800244a:	009b      	lsls	r3, r3, #2
 800244c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002450:	687a      	ldr	r2, [r7, #4]
 8002452:	4413      	add	r3, r2
 8002454:	3304      	adds	r3, #4
 8002456:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	6a1a      	ldr	r2, [r3, #32]
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	0159      	lsls	r1, r3, #5
 8002460:	69bb      	ldr	r3, [r7, #24]
 8002462:	440b      	add	r3, r1
 8002464:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002468:	691b      	ldr	r3, [r3, #16]
 800246a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800246e:	1ad2      	subs	r2, r2, r3
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	2b00      	cmp	r3, #0
 8002478:	d114      	bne.n	80024a4 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	691b      	ldr	r3, [r3, #16]
 800247e:	2b00      	cmp	r3, #0
 8002480:	d109      	bne.n	8002496 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	6818      	ldr	r0, [r3, #0]
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800248c:	461a      	mov	r2, r3
 800248e:	2101      	movs	r1, #1
 8002490:	f004 fa88 	bl	80069a4 <USB_EP0_OutStart>
 8002494:	e006      	b.n	80024a4 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	68da      	ldr	r2, [r3, #12]
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	695b      	ldr	r3, [r3, #20]
 800249e:	441a      	add	r2, r3
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	b2db      	uxtb	r3, r3
 80024a8:	4619      	mov	r1, r3
 80024aa:	6878      	ldr	r0, [r7, #4]
 80024ac:	f006 ff4e 	bl	800934c <HAL_PCD_DataOutStageCallback>
 80024b0:	e046      	b.n	8002540 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80024b2:	697b      	ldr	r3, [r7, #20]
 80024b4:	4a26      	ldr	r2, [pc, #152]	@ (8002550 <PCD_EP_OutXfrComplete_int+0x1cc>)
 80024b6:	4293      	cmp	r3, r2
 80024b8:	d124      	bne.n	8002504 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80024ba:	693b      	ldr	r3, [r7, #16]
 80024bc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d00a      	beq.n	80024da <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	015a      	lsls	r2, r3, #5
 80024c8:	69bb      	ldr	r3, [r7, #24]
 80024ca:	4413      	add	r3, r2
 80024cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80024d0:	461a      	mov	r2, r3
 80024d2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80024d6:	6093      	str	r3, [r2, #8]
 80024d8:	e032      	b.n	8002540 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80024da:	693b      	ldr	r3, [r7, #16]
 80024dc:	f003 0320 	and.w	r3, r3, #32
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d008      	beq.n	80024f6 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	015a      	lsls	r2, r3, #5
 80024e8:	69bb      	ldr	r3, [r7, #24]
 80024ea:	4413      	add	r3, r2
 80024ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80024f0:	461a      	mov	r2, r3
 80024f2:	2320      	movs	r3, #32
 80024f4:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	b2db      	uxtb	r3, r3
 80024fa:	4619      	mov	r1, r3
 80024fc:	6878      	ldr	r0, [r7, #4]
 80024fe:	f006 ff25 	bl	800934c <HAL_PCD_DataOutStageCallback>
 8002502:	e01d      	b.n	8002540 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	2b00      	cmp	r3, #0
 8002508:	d114      	bne.n	8002534 <PCD_EP_OutXfrComplete_int+0x1b0>
 800250a:	6879      	ldr	r1, [r7, #4]
 800250c:	683a      	ldr	r2, [r7, #0]
 800250e:	4613      	mov	r3, r2
 8002510:	00db      	lsls	r3, r3, #3
 8002512:	4413      	add	r3, r2
 8002514:	009b      	lsls	r3, r3, #2
 8002516:	440b      	add	r3, r1
 8002518:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	2b00      	cmp	r3, #0
 8002520:	d108      	bne.n	8002534 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	6818      	ldr	r0, [r3, #0]
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800252c:	461a      	mov	r2, r3
 800252e:	2100      	movs	r1, #0
 8002530:	f004 fa38 	bl	80069a4 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	b2db      	uxtb	r3, r3
 8002538:	4619      	mov	r1, r3
 800253a:	6878      	ldr	r0, [r7, #4]
 800253c:	f006 ff06 	bl	800934c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8002540:	2300      	movs	r3, #0
}
 8002542:	4618      	mov	r0, r3
 8002544:	3720      	adds	r7, #32
 8002546:	46bd      	mov	sp, r7
 8002548:	bd80      	pop	{r7, pc}
 800254a:	bf00      	nop
 800254c:	4f54300a 	.word	0x4f54300a
 8002550:	4f54310a 	.word	0x4f54310a

08002554 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b086      	sub	sp, #24
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
 800255c:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002564:	697b      	ldr	r3, [r7, #20]
 8002566:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002568:	697b      	ldr	r3, [r7, #20]
 800256a:	333c      	adds	r3, #60	@ 0x3c
 800256c:	3304      	adds	r3, #4
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	015a      	lsls	r2, r3, #5
 8002576:	693b      	ldr	r3, [r7, #16]
 8002578:	4413      	add	r3, r2
 800257a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800257e:	689b      	ldr	r3, [r3, #8]
 8002580:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	4a15      	ldr	r2, [pc, #84]	@ (80025dc <PCD_EP_OutSetupPacket_int+0x88>)
 8002586:	4293      	cmp	r3, r2
 8002588:	d90e      	bls.n	80025a8 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800258a:	68bb      	ldr	r3, [r7, #8]
 800258c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002590:	2b00      	cmp	r3, #0
 8002592:	d009      	beq.n	80025a8 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	015a      	lsls	r2, r3, #5
 8002598:	693b      	ldr	r3, [r7, #16]
 800259a:	4413      	add	r3, r2
 800259c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80025a0:	461a      	mov	r2, r3
 80025a2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80025a6:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80025a8:	6878      	ldr	r0, [r7, #4]
 80025aa:	f006 febd 	bl	8009328 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	4a0a      	ldr	r2, [pc, #40]	@ (80025dc <PCD_EP_OutSetupPacket_int+0x88>)
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d90c      	bls.n	80025d0 <PCD_EP_OutSetupPacket_int+0x7c>
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	799b      	ldrb	r3, [r3, #6]
 80025ba:	2b01      	cmp	r3, #1
 80025bc:	d108      	bne.n	80025d0 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	6818      	ldr	r0, [r3, #0]
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80025c8:	461a      	mov	r2, r3
 80025ca:	2101      	movs	r1, #1
 80025cc:	f004 f9ea 	bl	80069a4 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80025d0:	2300      	movs	r3, #0
}
 80025d2:	4618      	mov	r0, r3
 80025d4:	3718      	adds	r7, #24
 80025d6:	46bd      	mov	sp, r7
 80025d8:	bd80      	pop	{r7, pc}
 80025da:	bf00      	nop
 80025dc:	4f54300a 	.word	0x4f54300a

080025e0 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80025e0:	b480      	push	{r7}
 80025e2:	b085      	sub	sp, #20
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
 80025e8:	460b      	mov	r3, r1
 80025ea:	70fb      	strb	r3, [r7, #3]
 80025ec:	4613      	mov	r3, r2
 80025ee:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025f6:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80025f8:	78fb      	ldrb	r3, [r7, #3]
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d107      	bne.n	800260e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80025fe:	883b      	ldrh	r3, [r7, #0]
 8002600:	0419      	lsls	r1, r3, #16
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	68ba      	ldr	r2, [r7, #8]
 8002608:	430a      	orrs	r2, r1
 800260a:	629a      	str	r2, [r3, #40]	@ 0x28
 800260c:	e028      	b.n	8002660 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002614:	0c1b      	lsrs	r3, r3, #16
 8002616:	68ba      	ldr	r2, [r7, #8]
 8002618:	4413      	add	r3, r2
 800261a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800261c:	2300      	movs	r3, #0
 800261e:	73fb      	strb	r3, [r7, #15]
 8002620:	e00d      	b.n	800263e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681a      	ldr	r2, [r3, #0]
 8002626:	7bfb      	ldrb	r3, [r7, #15]
 8002628:	3340      	adds	r3, #64	@ 0x40
 800262a:	009b      	lsls	r3, r3, #2
 800262c:	4413      	add	r3, r2
 800262e:	685b      	ldr	r3, [r3, #4]
 8002630:	0c1b      	lsrs	r3, r3, #16
 8002632:	68ba      	ldr	r2, [r7, #8]
 8002634:	4413      	add	r3, r2
 8002636:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002638:	7bfb      	ldrb	r3, [r7, #15]
 800263a:	3301      	adds	r3, #1
 800263c:	73fb      	strb	r3, [r7, #15]
 800263e:	7bfa      	ldrb	r2, [r7, #15]
 8002640:	78fb      	ldrb	r3, [r7, #3]
 8002642:	3b01      	subs	r3, #1
 8002644:	429a      	cmp	r2, r3
 8002646:	d3ec      	bcc.n	8002622 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8002648:	883b      	ldrh	r3, [r7, #0]
 800264a:	0418      	lsls	r0, r3, #16
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	6819      	ldr	r1, [r3, #0]
 8002650:	78fb      	ldrb	r3, [r7, #3]
 8002652:	3b01      	subs	r3, #1
 8002654:	68ba      	ldr	r2, [r7, #8]
 8002656:	4302      	orrs	r2, r0
 8002658:	3340      	adds	r3, #64	@ 0x40
 800265a:	009b      	lsls	r3, r3, #2
 800265c:	440b      	add	r3, r1
 800265e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8002660:	2300      	movs	r3, #0
}
 8002662:	4618      	mov	r0, r3
 8002664:	3714      	adds	r7, #20
 8002666:	46bd      	mov	sp, r7
 8002668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266c:	4770      	bx	lr

0800266e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800266e:	b480      	push	{r7}
 8002670:	b083      	sub	sp, #12
 8002672:	af00      	add	r7, sp, #0
 8002674:	6078      	str	r0, [r7, #4]
 8002676:	460b      	mov	r3, r1
 8002678:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	887a      	ldrh	r2, [r7, #2]
 8002680:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002682:	2300      	movs	r3, #0
}
 8002684:	4618      	mov	r0, r3
 8002686:	370c      	adds	r7, #12
 8002688:	46bd      	mov	sp, r7
 800268a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268e:	4770      	bx	lr

08002690 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002690:	b480      	push	{r7}
 8002692:	b085      	sub	sp, #20
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	2201      	movs	r2, #1
 80026a2:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	2200      	movs	r2, #0
 80026aa:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	699b      	ldr	r3, [r3, #24]
 80026b2:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80026be:	4b05      	ldr	r3, [pc, #20]	@ (80026d4 <HAL_PCDEx_ActivateLPM+0x44>)
 80026c0:	4313      	orrs	r3, r2
 80026c2:	68fa      	ldr	r2, [r7, #12]
 80026c4:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 80026c6:	2300      	movs	r3, #0
}
 80026c8:	4618      	mov	r0, r3
 80026ca:	3714      	adds	r7, #20
 80026cc:	46bd      	mov	sp, r7
 80026ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d2:	4770      	bx	lr
 80026d4:	10000003 	.word	0x10000003

080026d8 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80026d8:	b480      	push	{r7}
 80026da:	b083      	sub	sp, #12
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
 80026e0:	460b      	mov	r3, r1
 80026e2:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80026e4:	bf00      	nop
 80026e6:	370c      	adds	r7, #12
 80026e8:	46bd      	mov	sp, r7
 80026ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ee:	4770      	bx	lr

080026f0 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b084      	sub	sp, #16
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80026f8:	4b19      	ldr	r3, [pc, #100]	@ (8002760 <HAL_PWREx_ConfigSupply+0x70>)
 80026fa:	68db      	ldr	r3, [r3, #12]
 80026fc:	f003 0304 	and.w	r3, r3, #4
 8002700:	2b04      	cmp	r3, #4
 8002702:	d00a      	beq.n	800271a <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002704:	4b16      	ldr	r3, [pc, #88]	@ (8002760 <HAL_PWREx_ConfigSupply+0x70>)
 8002706:	68db      	ldr	r3, [r3, #12]
 8002708:	f003 0307 	and.w	r3, r3, #7
 800270c:	687a      	ldr	r2, [r7, #4]
 800270e:	429a      	cmp	r2, r3
 8002710:	d001      	beq.n	8002716 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8002712:	2301      	movs	r3, #1
 8002714:	e01f      	b.n	8002756 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8002716:	2300      	movs	r3, #0
 8002718:	e01d      	b.n	8002756 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800271a:	4b11      	ldr	r3, [pc, #68]	@ (8002760 <HAL_PWREx_ConfigSupply+0x70>)
 800271c:	68db      	ldr	r3, [r3, #12]
 800271e:	f023 0207 	bic.w	r2, r3, #7
 8002722:	490f      	ldr	r1, [pc, #60]	@ (8002760 <HAL_PWREx_ConfigSupply+0x70>)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	4313      	orrs	r3, r2
 8002728:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800272a:	f7fe f9fd 	bl	8000b28 <HAL_GetTick>
 800272e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002730:	e009      	b.n	8002746 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002732:	f7fe f9f9 	bl	8000b28 <HAL_GetTick>
 8002736:	4602      	mov	r2, r0
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	1ad3      	subs	r3, r2, r3
 800273c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002740:	d901      	bls.n	8002746 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8002742:	2301      	movs	r3, #1
 8002744:	e007      	b.n	8002756 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002746:	4b06      	ldr	r3, [pc, #24]	@ (8002760 <HAL_PWREx_ConfigSupply+0x70>)
 8002748:	685b      	ldr	r3, [r3, #4]
 800274a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800274e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002752:	d1ee      	bne.n	8002732 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8002754:	2300      	movs	r3, #0
}
 8002756:	4618      	mov	r0, r3
 8002758:	3710      	adds	r7, #16
 800275a:	46bd      	mov	sp, r7
 800275c:	bd80      	pop	{r7, pc}
 800275e:	bf00      	nop
 8002760:	58024800 	.word	0x58024800

08002764 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8002764:	b480      	push	{r7}
 8002766:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8002768:	4b05      	ldr	r3, [pc, #20]	@ (8002780 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800276a:	68db      	ldr	r3, [r3, #12]
 800276c:	4a04      	ldr	r2, [pc, #16]	@ (8002780 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800276e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002772:	60d3      	str	r3, [r2, #12]
}
 8002774:	bf00      	nop
 8002776:	46bd      	mov	sp, r7
 8002778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277c:	4770      	bx	lr
 800277e:	bf00      	nop
 8002780:	58024800 	.word	0x58024800

08002784 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b08c      	sub	sp, #48	@ 0x30
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2b00      	cmp	r3, #0
 8002790:	d102      	bne.n	8002798 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002792:	2301      	movs	r3, #1
 8002794:	f000 bc48 	b.w	8003028 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f003 0301 	and.w	r3, r3, #1
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	f000 8088 	beq.w	80028b6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80027a6:	4b99      	ldr	r3, [pc, #612]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 80027a8:	691b      	ldr	r3, [r3, #16]
 80027aa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80027ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80027b0:	4b96      	ldr	r3, [pc, #600]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 80027b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027b4:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80027b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80027b8:	2b10      	cmp	r3, #16
 80027ba:	d007      	beq.n	80027cc <HAL_RCC_OscConfig+0x48>
 80027bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80027be:	2b18      	cmp	r3, #24
 80027c0:	d111      	bne.n	80027e6 <HAL_RCC_OscConfig+0x62>
 80027c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027c4:	f003 0303 	and.w	r3, r3, #3
 80027c8:	2b02      	cmp	r3, #2
 80027ca:	d10c      	bne.n	80027e6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027cc:	4b8f      	ldr	r3, [pc, #572]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d06d      	beq.n	80028b4 <HAL_RCC_OscConfig+0x130>
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	685b      	ldr	r3, [r3, #4]
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d169      	bne.n	80028b4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80027e0:	2301      	movs	r3, #1
 80027e2:	f000 bc21 	b.w	8003028 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	685b      	ldr	r3, [r3, #4]
 80027ea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80027ee:	d106      	bne.n	80027fe <HAL_RCC_OscConfig+0x7a>
 80027f0:	4b86      	ldr	r3, [pc, #536]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4a85      	ldr	r2, [pc, #532]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 80027f6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80027fa:	6013      	str	r3, [r2, #0]
 80027fc:	e02e      	b.n	800285c <HAL_RCC_OscConfig+0xd8>
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	2b00      	cmp	r3, #0
 8002804:	d10c      	bne.n	8002820 <HAL_RCC_OscConfig+0x9c>
 8002806:	4b81      	ldr	r3, [pc, #516]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	4a80      	ldr	r2, [pc, #512]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 800280c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002810:	6013      	str	r3, [r2, #0]
 8002812:	4b7e      	ldr	r3, [pc, #504]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	4a7d      	ldr	r2, [pc, #500]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 8002818:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800281c:	6013      	str	r3, [r2, #0]
 800281e:	e01d      	b.n	800285c <HAL_RCC_OscConfig+0xd8>
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	685b      	ldr	r3, [r3, #4]
 8002824:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002828:	d10c      	bne.n	8002844 <HAL_RCC_OscConfig+0xc0>
 800282a:	4b78      	ldr	r3, [pc, #480]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	4a77      	ldr	r2, [pc, #476]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 8002830:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002834:	6013      	str	r3, [r2, #0]
 8002836:	4b75      	ldr	r3, [pc, #468]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4a74      	ldr	r2, [pc, #464]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 800283c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002840:	6013      	str	r3, [r2, #0]
 8002842:	e00b      	b.n	800285c <HAL_RCC_OscConfig+0xd8>
 8002844:	4b71      	ldr	r3, [pc, #452]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4a70      	ldr	r2, [pc, #448]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 800284a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800284e:	6013      	str	r3, [r2, #0]
 8002850:	4b6e      	ldr	r3, [pc, #440]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	4a6d      	ldr	r2, [pc, #436]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 8002856:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800285a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	2b00      	cmp	r3, #0
 8002862:	d013      	beq.n	800288c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002864:	f7fe f960 	bl	8000b28 <HAL_GetTick>
 8002868:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800286a:	e008      	b.n	800287e <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800286c:	f7fe f95c 	bl	8000b28 <HAL_GetTick>
 8002870:	4602      	mov	r2, r0
 8002872:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002874:	1ad3      	subs	r3, r2, r3
 8002876:	2b64      	cmp	r3, #100	@ 0x64
 8002878:	d901      	bls.n	800287e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800287a:	2303      	movs	r3, #3
 800287c:	e3d4      	b.n	8003028 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800287e:	4b63      	ldr	r3, [pc, #396]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002886:	2b00      	cmp	r3, #0
 8002888:	d0f0      	beq.n	800286c <HAL_RCC_OscConfig+0xe8>
 800288a:	e014      	b.n	80028b6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800288c:	f7fe f94c 	bl	8000b28 <HAL_GetTick>
 8002890:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002892:	e008      	b.n	80028a6 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002894:	f7fe f948 	bl	8000b28 <HAL_GetTick>
 8002898:	4602      	mov	r2, r0
 800289a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800289c:	1ad3      	subs	r3, r2, r3
 800289e:	2b64      	cmp	r3, #100	@ 0x64
 80028a0:	d901      	bls.n	80028a6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80028a2:	2303      	movs	r3, #3
 80028a4:	e3c0      	b.n	8003028 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80028a6:	4b59      	ldr	r3, [pc, #356]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d1f0      	bne.n	8002894 <HAL_RCC_OscConfig+0x110>
 80028b2:	e000      	b.n	80028b6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f003 0302 	and.w	r3, r3, #2
 80028be:	2b00      	cmp	r3, #0
 80028c0:	f000 80ca 	beq.w	8002a58 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80028c4:	4b51      	ldr	r3, [pc, #324]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 80028c6:	691b      	ldr	r3, [r3, #16]
 80028c8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80028cc:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80028ce:	4b4f      	ldr	r3, [pc, #316]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 80028d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028d2:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80028d4:	6a3b      	ldr	r3, [r7, #32]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d007      	beq.n	80028ea <HAL_RCC_OscConfig+0x166>
 80028da:	6a3b      	ldr	r3, [r7, #32]
 80028dc:	2b18      	cmp	r3, #24
 80028de:	d156      	bne.n	800298e <HAL_RCC_OscConfig+0x20a>
 80028e0:	69fb      	ldr	r3, [r7, #28]
 80028e2:	f003 0303 	and.w	r3, r3, #3
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d151      	bne.n	800298e <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80028ea:	4b48      	ldr	r3, [pc, #288]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f003 0304 	and.w	r3, r3, #4
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d005      	beq.n	8002902 <HAL_RCC_OscConfig+0x17e>
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	68db      	ldr	r3, [r3, #12]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d101      	bne.n	8002902 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80028fe:	2301      	movs	r3, #1
 8002900:	e392      	b.n	8003028 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002902:	4b42      	ldr	r3, [pc, #264]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f023 0219 	bic.w	r2, r3, #25
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	68db      	ldr	r3, [r3, #12]
 800290e:	493f      	ldr	r1, [pc, #252]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 8002910:	4313      	orrs	r3, r2
 8002912:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002914:	f7fe f908 	bl	8000b28 <HAL_GetTick>
 8002918:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800291a:	e008      	b.n	800292e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800291c:	f7fe f904 	bl	8000b28 <HAL_GetTick>
 8002920:	4602      	mov	r2, r0
 8002922:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002924:	1ad3      	subs	r3, r2, r3
 8002926:	2b02      	cmp	r3, #2
 8002928:	d901      	bls.n	800292e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800292a:	2303      	movs	r3, #3
 800292c:	e37c      	b.n	8003028 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800292e:	4b37      	ldr	r3, [pc, #220]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f003 0304 	and.w	r3, r3, #4
 8002936:	2b00      	cmp	r3, #0
 8002938:	d0f0      	beq.n	800291c <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800293a:	f7fe f925 	bl	8000b88 <HAL_GetREVID>
 800293e:	4603      	mov	r3, r0
 8002940:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002944:	4293      	cmp	r3, r2
 8002946:	d817      	bhi.n	8002978 <HAL_RCC_OscConfig+0x1f4>
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	691b      	ldr	r3, [r3, #16]
 800294c:	2b40      	cmp	r3, #64	@ 0x40
 800294e:	d108      	bne.n	8002962 <HAL_RCC_OscConfig+0x1de>
 8002950:	4b2e      	ldr	r3, [pc, #184]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 8002952:	685b      	ldr	r3, [r3, #4]
 8002954:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002958:	4a2c      	ldr	r2, [pc, #176]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 800295a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800295e:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002960:	e07a      	b.n	8002a58 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002962:	4b2a      	ldr	r3, [pc, #168]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 8002964:	685b      	ldr	r3, [r3, #4]
 8002966:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	691b      	ldr	r3, [r3, #16]
 800296e:	031b      	lsls	r3, r3, #12
 8002970:	4926      	ldr	r1, [pc, #152]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 8002972:	4313      	orrs	r3, r2
 8002974:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002976:	e06f      	b.n	8002a58 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002978:	4b24      	ldr	r3, [pc, #144]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 800297a:	685b      	ldr	r3, [r3, #4]
 800297c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	691b      	ldr	r3, [r3, #16]
 8002984:	061b      	lsls	r3, r3, #24
 8002986:	4921      	ldr	r1, [pc, #132]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 8002988:	4313      	orrs	r3, r2
 800298a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800298c:	e064      	b.n	8002a58 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	68db      	ldr	r3, [r3, #12]
 8002992:	2b00      	cmp	r3, #0
 8002994:	d047      	beq.n	8002a26 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002996:	4b1d      	ldr	r3, [pc, #116]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f023 0219 	bic.w	r2, r3, #25
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	68db      	ldr	r3, [r3, #12]
 80029a2:	491a      	ldr	r1, [pc, #104]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 80029a4:	4313      	orrs	r3, r2
 80029a6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029a8:	f7fe f8be 	bl	8000b28 <HAL_GetTick>
 80029ac:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80029ae:	e008      	b.n	80029c2 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029b0:	f7fe f8ba 	bl	8000b28 <HAL_GetTick>
 80029b4:	4602      	mov	r2, r0
 80029b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029b8:	1ad3      	subs	r3, r2, r3
 80029ba:	2b02      	cmp	r3, #2
 80029bc:	d901      	bls.n	80029c2 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80029be:	2303      	movs	r3, #3
 80029c0:	e332      	b.n	8003028 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80029c2:	4b12      	ldr	r3, [pc, #72]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f003 0304 	and.w	r3, r3, #4
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d0f0      	beq.n	80029b0 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029ce:	f7fe f8db 	bl	8000b88 <HAL_GetREVID>
 80029d2:	4603      	mov	r3, r0
 80029d4:	f241 0203 	movw	r2, #4099	@ 0x1003
 80029d8:	4293      	cmp	r3, r2
 80029da:	d819      	bhi.n	8002a10 <HAL_RCC_OscConfig+0x28c>
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	691b      	ldr	r3, [r3, #16]
 80029e0:	2b40      	cmp	r3, #64	@ 0x40
 80029e2:	d108      	bne.n	80029f6 <HAL_RCC_OscConfig+0x272>
 80029e4:	4b09      	ldr	r3, [pc, #36]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80029ec:	4a07      	ldr	r2, [pc, #28]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 80029ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80029f2:	6053      	str	r3, [r2, #4]
 80029f4:	e030      	b.n	8002a58 <HAL_RCC_OscConfig+0x2d4>
 80029f6:	4b05      	ldr	r3, [pc, #20]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 80029f8:	685b      	ldr	r3, [r3, #4]
 80029fa:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	691b      	ldr	r3, [r3, #16]
 8002a02:	031b      	lsls	r3, r3, #12
 8002a04:	4901      	ldr	r1, [pc, #4]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 8002a06:	4313      	orrs	r3, r2
 8002a08:	604b      	str	r3, [r1, #4]
 8002a0a:	e025      	b.n	8002a58 <HAL_RCC_OscConfig+0x2d4>
 8002a0c:	58024400 	.word	0x58024400
 8002a10:	4b9a      	ldr	r3, [pc, #616]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002a12:	685b      	ldr	r3, [r3, #4]
 8002a14:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	691b      	ldr	r3, [r3, #16]
 8002a1c:	061b      	lsls	r3, r3, #24
 8002a1e:	4997      	ldr	r1, [pc, #604]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002a20:	4313      	orrs	r3, r2
 8002a22:	604b      	str	r3, [r1, #4]
 8002a24:	e018      	b.n	8002a58 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a26:	4b95      	ldr	r3, [pc, #596]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	4a94      	ldr	r2, [pc, #592]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002a2c:	f023 0301 	bic.w	r3, r3, #1
 8002a30:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a32:	f7fe f879 	bl	8000b28 <HAL_GetTick>
 8002a36:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002a38:	e008      	b.n	8002a4c <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a3a:	f7fe f875 	bl	8000b28 <HAL_GetTick>
 8002a3e:	4602      	mov	r2, r0
 8002a40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a42:	1ad3      	subs	r3, r2, r3
 8002a44:	2b02      	cmp	r3, #2
 8002a46:	d901      	bls.n	8002a4c <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8002a48:	2303      	movs	r3, #3
 8002a4a:	e2ed      	b.n	8003028 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002a4c:	4b8b      	ldr	r3, [pc, #556]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f003 0304 	and.w	r3, r3, #4
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d1f0      	bne.n	8002a3a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f003 0310 	and.w	r3, r3, #16
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	f000 80a9 	beq.w	8002bb8 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002a66:	4b85      	ldr	r3, [pc, #532]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002a68:	691b      	ldr	r3, [r3, #16]
 8002a6a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002a6e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002a70:	4b82      	ldr	r3, [pc, #520]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002a72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a74:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002a76:	69bb      	ldr	r3, [r7, #24]
 8002a78:	2b08      	cmp	r3, #8
 8002a7a:	d007      	beq.n	8002a8c <HAL_RCC_OscConfig+0x308>
 8002a7c:	69bb      	ldr	r3, [r7, #24]
 8002a7e:	2b18      	cmp	r3, #24
 8002a80:	d13a      	bne.n	8002af8 <HAL_RCC_OscConfig+0x374>
 8002a82:	697b      	ldr	r3, [r7, #20]
 8002a84:	f003 0303 	and.w	r3, r3, #3
 8002a88:	2b01      	cmp	r3, #1
 8002a8a:	d135      	bne.n	8002af8 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002a8c:	4b7b      	ldr	r3, [pc, #492]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d005      	beq.n	8002aa4 <HAL_RCC_OscConfig+0x320>
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	69db      	ldr	r3, [r3, #28]
 8002a9c:	2b80      	cmp	r3, #128	@ 0x80
 8002a9e:	d001      	beq.n	8002aa4 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8002aa0:	2301      	movs	r3, #1
 8002aa2:	e2c1      	b.n	8003028 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002aa4:	f7fe f870 	bl	8000b88 <HAL_GetREVID>
 8002aa8:	4603      	mov	r3, r0
 8002aaa:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d817      	bhi.n	8002ae2 <HAL_RCC_OscConfig+0x35e>
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6a1b      	ldr	r3, [r3, #32]
 8002ab6:	2b20      	cmp	r3, #32
 8002ab8:	d108      	bne.n	8002acc <HAL_RCC_OscConfig+0x348>
 8002aba:	4b70      	ldr	r3, [pc, #448]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002abc:	685b      	ldr	r3, [r3, #4]
 8002abe:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002ac2:	4a6e      	ldr	r2, [pc, #440]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002ac4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002ac8:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002aca:	e075      	b.n	8002bb8 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002acc:	4b6b      	ldr	r3, [pc, #428]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002ace:	685b      	ldr	r3, [r3, #4]
 8002ad0:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6a1b      	ldr	r3, [r3, #32]
 8002ad8:	069b      	lsls	r3, r3, #26
 8002ada:	4968      	ldr	r1, [pc, #416]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002adc:	4313      	orrs	r3, r2
 8002ade:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002ae0:	e06a      	b.n	8002bb8 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002ae2:	4b66      	ldr	r3, [pc, #408]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002ae4:	68db      	ldr	r3, [r3, #12]
 8002ae6:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	6a1b      	ldr	r3, [r3, #32]
 8002aee:	061b      	lsls	r3, r3, #24
 8002af0:	4962      	ldr	r1, [pc, #392]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002af2:	4313      	orrs	r3, r2
 8002af4:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002af6:	e05f      	b.n	8002bb8 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	69db      	ldr	r3, [r3, #28]
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d042      	beq.n	8002b86 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002b00:	4b5e      	ldr	r3, [pc, #376]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	4a5d      	ldr	r2, [pc, #372]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002b06:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002b0a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b0c:	f7fe f80c 	bl	8000b28 <HAL_GetTick>
 8002b10:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002b12:	e008      	b.n	8002b26 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002b14:	f7fe f808 	bl	8000b28 <HAL_GetTick>
 8002b18:	4602      	mov	r2, r0
 8002b1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b1c:	1ad3      	subs	r3, r2, r3
 8002b1e:	2b02      	cmp	r3, #2
 8002b20:	d901      	bls.n	8002b26 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8002b22:	2303      	movs	r3, #3
 8002b24:	e280      	b.n	8003028 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002b26:	4b55      	ldr	r3, [pc, #340]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d0f0      	beq.n	8002b14 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002b32:	f7fe f829 	bl	8000b88 <HAL_GetREVID>
 8002b36:	4603      	mov	r3, r0
 8002b38:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002b3c:	4293      	cmp	r3, r2
 8002b3e:	d817      	bhi.n	8002b70 <HAL_RCC_OscConfig+0x3ec>
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6a1b      	ldr	r3, [r3, #32]
 8002b44:	2b20      	cmp	r3, #32
 8002b46:	d108      	bne.n	8002b5a <HAL_RCC_OscConfig+0x3d6>
 8002b48:	4b4c      	ldr	r3, [pc, #304]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002b4a:	685b      	ldr	r3, [r3, #4]
 8002b4c:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002b50:	4a4a      	ldr	r2, [pc, #296]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002b52:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002b56:	6053      	str	r3, [r2, #4]
 8002b58:	e02e      	b.n	8002bb8 <HAL_RCC_OscConfig+0x434>
 8002b5a:	4b48      	ldr	r3, [pc, #288]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002b5c:	685b      	ldr	r3, [r3, #4]
 8002b5e:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6a1b      	ldr	r3, [r3, #32]
 8002b66:	069b      	lsls	r3, r3, #26
 8002b68:	4944      	ldr	r1, [pc, #272]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002b6a:	4313      	orrs	r3, r2
 8002b6c:	604b      	str	r3, [r1, #4]
 8002b6e:	e023      	b.n	8002bb8 <HAL_RCC_OscConfig+0x434>
 8002b70:	4b42      	ldr	r3, [pc, #264]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002b72:	68db      	ldr	r3, [r3, #12]
 8002b74:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6a1b      	ldr	r3, [r3, #32]
 8002b7c:	061b      	lsls	r3, r3, #24
 8002b7e:	493f      	ldr	r1, [pc, #252]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002b80:	4313      	orrs	r3, r2
 8002b82:	60cb      	str	r3, [r1, #12]
 8002b84:	e018      	b.n	8002bb8 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002b86:	4b3d      	ldr	r3, [pc, #244]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	4a3c      	ldr	r2, [pc, #240]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002b8c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002b90:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b92:	f7fd ffc9 	bl	8000b28 <HAL_GetTick>
 8002b96:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002b98:	e008      	b.n	8002bac <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002b9a:	f7fd ffc5 	bl	8000b28 <HAL_GetTick>
 8002b9e:	4602      	mov	r2, r0
 8002ba0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ba2:	1ad3      	subs	r3, r2, r3
 8002ba4:	2b02      	cmp	r3, #2
 8002ba6:	d901      	bls.n	8002bac <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002ba8:	2303      	movs	r3, #3
 8002baa:	e23d      	b.n	8003028 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002bac:	4b33      	ldr	r3, [pc, #204]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d1f0      	bne.n	8002b9a <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f003 0308 	and.w	r3, r3, #8
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d036      	beq.n	8002c32 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	695b      	ldr	r3, [r3, #20]
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d019      	beq.n	8002c00 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002bcc:	4b2b      	ldr	r3, [pc, #172]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002bce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002bd0:	4a2a      	ldr	r2, [pc, #168]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002bd2:	f043 0301 	orr.w	r3, r3, #1
 8002bd6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bd8:	f7fd ffa6 	bl	8000b28 <HAL_GetTick>
 8002bdc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002bde:	e008      	b.n	8002bf2 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002be0:	f7fd ffa2 	bl	8000b28 <HAL_GetTick>
 8002be4:	4602      	mov	r2, r0
 8002be6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002be8:	1ad3      	subs	r3, r2, r3
 8002bea:	2b02      	cmp	r3, #2
 8002bec:	d901      	bls.n	8002bf2 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8002bee:	2303      	movs	r3, #3
 8002bf0:	e21a      	b.n	8003028 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002bf2:	4b22      	ldr	r3, [pc, #136]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002bf4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002bf6:	f003 0302 	and.w	r3, r3, #2
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d0f0      	beq.n	8002be0 <HAL_RCC_OscConfig+0x45c>
 8002bfe:	e018      	b.n	8002c32 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c00:	4b1e      	ldr	r3, [pc, #120]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002c02:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c04:	4a1d      	ldr	r2, [pc, #116]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002c06:	f023 0301 	bic.w	r3, r3, #1
 8002c0a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c0c:	f7fd ff8c 	bl	8000b28 <HAL_GetTick>
 8002c10:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002c12:	e008      	b.n	8002c26 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c14:	f7fd ff88 	bl	8000b28 <HAL_GetTick>
 8002c18:	4602      	mov	r2, r0
 8002c1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c1c:	1ad3      	subs	r3, r2, r3
 8002c1e:	2b02      	cmp	r3, #2
 8002c20:	d901      	bls.n	8002c26 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8002c22:	2303      	movs	r3, #3
 8002c24:	e200      	b.n	8003028 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002c26:	4b15      	ldr	r3, [pc, #84]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002c28:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c2a:	f003 0302 	and.w	r3, r3, #2
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d1f0      	bne.n	8002c14 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f003 0320 	and.w	r3, r3, #32
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d039      	beq.n	8002cb2 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	699b      	ldr	r3, [r3, #24]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d01c      	beq.n	8002c80 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002c46:	4b0d      	ldr	r3, [pc, #52]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	4a0c      	ldr	r2, [pc, #48]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002c4c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002c50:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002c52:	f7fd ff69 	bl	8000b28 <HAL_GetTick>
 8002c56:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002c58:	e008      	b.n	8002c6c <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002c5a:	f7fd ff65 	bl	8000b28 <HAL_GetTick>
 8002c5e:	4602      	mov	r2, r0
 8002c60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c62:	1ad3      	subs	r3, r2, r3
 8002c64:	2b02      	cmp	r3, #2
 8002c66:	d901      	bls.n	8002c6c <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8002c68:	2303      	movs	r3, #3
 8002c6a:	e1dd      	b.n	8003028 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002c6c:	4b03      	ldr	r3, [pc, #12]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d0f0      	beq.n	8002c5a <HAL_RCC_OscConfig+0x4d6>
 8002c78:	e01b      	b.n	8002cb2 <HAL_RCC_OscConfig+0x52e>
 8002c7a:	bf00      	nop
 8002c7c:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002c80:	4b9b      	ldr	r3, [pc, #620]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4a9a      	ldr	r2, [pc, #616]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002c86:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002c8a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002c8c:	f7fd ff4c 	bl	8000b28 <HAL_GetTick>
 8002c90:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002c92:	e008      	b.n	8002ca6 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002c94:	f7fd ff48 	bl	8000b28 <HAL_GetTick>
 8002c98:	4602      	mov	r2, r0
 8002c9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c9c:	1ad3      	subs	r3, r2, r3
 8002c9e:	2b02      	cmp	r3, #2
 8002ca0:	d901      	bls.n	8002ca6 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8002ca2:	2303      	movs	r3, #3
 8002ca4:	e1c0      	b.n	8003028 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002ca6:	4b92      	ldr	r3, [pc, #584]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d1f0      	bne.n	8002c94 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f003 0304 	and.w	r3, r3, #4
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	f000 8081 	beq.w	8002dc2 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002cc0:	4b8c      	ldr	r3, [pc, #560]	@ (8002ef4 <HAL_RCC_OscConfig+0x770>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4a8b      	ldr	r2, [pc, #556]	@ (8002ef4 <HAL_RCC_OscConfig+0x770>)
 8002cc6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002cca:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002ccc:	f7fd ff2c 	bl	8000b28 <HAL_GetTick>
 8002cd0:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002cd2:	e008      	b.n	8002ce6 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cd4:	f7fd ff28 	bl	8000b28 <HAL_GetTick>
 8002cd8:	4602      	mov	r2, r0
 8002cda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cdc:	1ad3      	subs	r3, r2, r3
 8002cde:	2b64      	cmp	r3, #100	@ 0x64
 8002ce0:	d901      	bls.n	8002ce6 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8002ce2:	2303      	movs	r3, #3
 8002ce4:	e1a0      	b.n	8003028 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002ce6:	4b83      	ldr	r3, [pc, #524]	@ (8002ef4 <HAL_RCC_OscConfig+0x770>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d0f0      	beq.n	8002cd4 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	689b      	ldr	r3, [r3, #8]
 8002cf6:	2b01      	cmp	r3, #1
 8002cf8:	d106      	bne.n	8002d08 <HAL_RCC_OscConfig+0x584>
 8002cfa:	4b7d      	ldr	r3, [pc, #500]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002cfc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cfe:	4a7c      	ldr	r2, [pc, #496]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002d00:	f043 0301 	orr.w	r3, r3, #1
 8002d04:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d06:	e02d      	b.n	8002d64 <HAL_RCC_OscConfig+0x5e0>
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	689b      	ldr	r3, [r3, #8]
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d10c      	bne.n	8002d2a <HAL_RCC_OscConfig+0x5a6>
 8002d10:	4b77      	ldr	r3, [pc, #476]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002d12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d14:	4a76      	ldr	r2, [pc, #472]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002d16:	f023 0301 	bic.w	r3, r3, #1
 8002d1a:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d1c:	4b74      	ldr	r3, [pc, #464]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002d1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d20:	4a73      	ldr	r2, [pc, #460]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002d22:	f023 0304 	bic.w	r3, r3, #4
 8002d26:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d28:	e01c      	b.n	8002d64 <HAL_RCC_OscConfig+0x5e0>
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	689b      	ldr	r3, [r3, #8]
 8002d2e:	2b05      	cmp	r3, #5
 8002d30:	d10c      	bne.n	8002d4c <HAL_RCC_OscConfig+0x5c8>
 8002d32:	4b6f      	ldr	r3, [pc, #444]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002d34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d36:	4a6e      	ldr	r2, [pc, #440]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002d38:	f043 0304 	orr.w	r3, r3, #4
 8002d3c:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d3e:	4b6c      	ldr	r3, [pc, #432]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002d40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d42:	4a6b      	ldr	r2, [pc, #428]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002d44:	f043 0301 	orr.w	r3, r3, #1
 8002d48:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d4a:	e00b      	b.n	8002d64 <HAL_RCC_OscConfig+0x5e0>
 8002d4c:	4b68      	ldr	r3, [pc, #416]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002d4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d50:	4a67      	ldr	r2, [pc, #412]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002d52:	f023 0301 	bic.w	r3, r3, #1
 8002d56:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d58:	4b65      	ldr	r3, [pc, #404]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002d5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d5c:	4a64      	ldr	r2, [pc, #400]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002d5e:	f023 0304 	bic.w	r3, r3, #4
 8002d62:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	689b      	ldr	r3, [r3, #8]
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d015      	beq.n	8002d98 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d6c:	f7fd fedc 	bl	8000b28 <HAL_GetTick>
 8002d70:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002d72:	e00a      	b.n	8002d8a <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d74:	f7fd fed8 	bl	8000b28 <HAL_GetTick>
 8002d78:	4602      	mov	r2, r0
 8002d7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d7c:	1ad3      	subs	r3, r2, r3
 8002d7e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d82:	4293      	cmp	r3, r2
 8002d84:	d901      	bls.n	8002d8a <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8002d86:	2303      	movs	r3, #3
 8002d88:	e14e      	b.n	8003028 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002d8a:	4b59      	ldr	r3, [pc, #356]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002d8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d8e:	f003 0302 	and.w	r3, r3, #2
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d0ee      	beq.n	8002d74 <HAL_RCC_OscConfig+0x5f0>
 8002d96:	e014      	b.n	8002dc2 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d98:	f7fd fec6 	bl	8000b28 <HAL_GetTick>
 8002d9c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002d9e:	e00a      	b.n	8002db6 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002da0:	f7fd fec2 	bl	8000b28 <HAL_GetTick>
 8002da4:	4602      	mov	r2, r0
 8002da6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002da8:	1ad3      	subs	r3, r2, r3
 8002daa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d901      	bls.n	8002db6 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8002db2:	2303      	movs	r3, #3
 8002db4:	e138      	b.n	8003028 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002db6:	4b4e      	ldr	r3, [pc, #312]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002db8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dba:	f003 0302 	and.w	r3, r3, #2
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d1ee      	bne.n	8002da0 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	f000 812d 	beq.w	8003026 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002dcc:	4b48      	ldr	r3, [pc, #288]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002dce:	691b      	ldr	r3, [r3, #16]
 8002dd0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002dd4:	2b18      	cmp	r3, #24
 8002dd6:	f000 80bd 	beq.w	8002f54 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dde:	2b02      	cmp	r3, #2
 8002de0:	f040 809e 	bne.w	8002f20 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002de4:	4b42      	ldr	r3, [pc, #264]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	4a41      	ldr	r2, [pc, #260]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002dea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002dee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002df0:	f7fd fe9a 	bl	8000b28 <HAL_GetTick>
 8002df4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002df6:	e008      	b.n	8002e0a <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002df8:	f7fd fe96 	bl	8000b28 <HAL_GetTick>
 8002dfc:	4602      	mov	r2, r0
 8002dfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e00:	1ad3      	subs	r3, r2, r3
 8002e02:	2b02      	cmp	r3, #2
 8002e04:	d901      	bls.n	8002e0a <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8002e06:	2303      	movs	r3, #3
 8002e08:	e10e      	b.n	8003028 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002e0a:	4b39      	ldr	r3, [pc, #228]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d1f0      	bne.n	8002df8 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002e16:	4b36      	ldr	r3, [pc, #216]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002e18:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002e1a:	4b37      	ldr	r3, [pc, #220]	@ (8002ef8 <HAL_RCC_OscConfig+0x774>)
 8002e1c:	4013      	ands	r3, r2
 8002e1e:	687a      	ldr	r2, [r7, #4]
 8002e20:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8002e22:	687a      	ldr	r2, [r7, #4]
 8002e24:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002e26:	0112      	lsls	r2, r2, #4
 8002e28:	430a      	orrs	r2, r1
 8002e2a:	4931      	ldr	r1, [pc, #196]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002e2c:	4313      	orrs	r3, r2
 8002e2e:	628b      	str	r3, [r1, #40]	@ 0x28
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e34:	3b01      	subs	r3, #1
 8002e36:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e3e:	3b01      	subs	r3, #1
 8002e40:	025b      	lsls	r3, r3, #9
 8002e42:	b29b      	uxth	r3, r3
 8002e44:	431a      	orrs	r2, r3
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e4a:	3b01      	subs	r3, #1
 8002e4c:	041b      	lsls	r3, r3, #16
 8002e4e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002e52:	431a      	orrs	r2, r3
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e58:	3b01      	subs	r3, #1
 8002e5a:	061b      	lsls	r3, r3, #24
 8002e5c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8002e60:	4923      	ldr	r1, [pc, #140]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002e62:	4313      	orrs	r3, r2
 8002e64:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8002e66:	4b22      	ldr	r3, [pc, #136]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002e68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e6a:	4a21      	ldr	r2, [pc, #132]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002e6c:	f023 0301 	bic.w	r3, r3, #1
 8002e70:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002e72:	4b1f      	ldr	r3, [pc, #124]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002e74:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002e76:	4b21      	ldr	r3, [pc, #132]	@ (8002efc <HAL_RCC_OscConfig+0x778>)
 8002e78:	4013      	ands	r3, r2
 8002e7a:	687a      	ldr	r2, [r7, #4]
 8002e7c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002e7e:	00d2      	lsls	r2, r2, #3
 8002e80:	491b      	ldr	r1, [pc, #108]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002e82:	4313      	orrs	r3, r2
 8002e84:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002e86:	4b1a      	ldr	r3, [pc, #104]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002e88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e8a:	f023 020c 	bic.w	r2, r3, #12
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e92:	4917      	ldr	r1, [pc, #92]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002e94:	4313      	orrs	r3, r2
 8002e96:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002e98:	4b15      	ldr	r3, [pc, #84]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002e9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e9c:	f023 0202 	bic.w	r2, r3, #2
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ea4:	4912      	ldr	r1, [pc, #72]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002ea6:	4313      	orrs	r3, r2
 8002ea8:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002eaa:	4b11      	ldr	r3, [pc, #68]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002eac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002eae:	4a10      	ldr	r2, [pc, #64]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002eb0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002eb4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002eb6:	4b0e      	ldr	r3, [pc, #56]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002eb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002eba:	4a0d      	ldr	r2, [pc, #52]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002ebc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ec0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002ec2:	4b0b      	ldr	r3, [pc, #44]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002ec4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ec6:	4a0a      	ldr	r2, [pc, #40]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002ec8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002ecc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8002ece:	4b08      	ldr	r3, [pc, #32]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002ed0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ed2:	4a07      	ldr	r2, [pc, #28]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002ed4:	f043 0301 	orr.w	r3, r3, #1
 8002ed8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002eda:	4b05      	ldr	r3, [pc, #20]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	4a04      	ldr	r2, [pc, #16]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002ee0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002ee4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ee6:	f7fd fe1f 	bl	8000b28 <HAL_GetTick>
 8002eea:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002eec:	e011      	b.n	8002f12 <HAL_RCC_OscConfig+0x78e>
 8002eee:	bf00      	nop
 8002ef0:	58024400 	.word	0x58024400
 8002ef4:	58024800 	.word	0x58024800
 8002ef8:	fffffc0c 	.word	0xfffffc0c
 8002efc:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f00:	f7fd fe12 	bl	8000b28 <HAL_GetTick>
 8002f04:	4602      	mov	r2, r0
 8002f06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f08:	1ad3      	subs	r3, r2, r3
 8002f0a:	2b02      	cmp	r3, #2
 8002f0c:	d901      	bls.n	8002f12 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8002f0e:	2303      	movs	r3, #3
 8002f10:	e08a      	b.n	8003028 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002f12:	4b47      	ldr	r3, [pc, #284]	@ (8003030 <HAL_RCC_OscConfig+0x8ac>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d0f0      	beq.n	8002f00 <HAL_RCC_OscConfig+0x77c>
 8002f1e:	e082      	b.n	8003026 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f20:	4b43      	ldr	r3, [pc, #268]	@ (8003030 <HAL_RCC_OscConfig+0x8ac>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	4a42      	ldr	r2, [pc, #264]	@ (8003030 <HAL_RCC_OscConfig+0x8ac>)
 8002f26:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002f2a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f2c:	f7fd fdfc 	bl	8000b28 <HAL_GetTick>
 8002f30:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002f32:	e008      	b.n	8002f46 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f34:	f7fd fdf8 	bl	8000b28 <HAL_GetTick>
 8002f38:	4602      	mov	r2, r0
 8002f3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f3c:	1ad3      	subs	r3, r2, r3
 8002f3e:	2b02      	cmp	r3, #2
 8002f40:	d901      	bls.n	8002f46 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8002f42:	2303      	movs	r3, #3
 8002f44:	e070      	b.n	8003028 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002f46:	4b3a      	ldr	r3, [pc, #232]	@ (8003030 <HAL_RCC_OscConfig+0x8ac>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d1f0      	bne.n	8002f34 <HAL_RCC_OscConfig+0x7b0>
 8002f52:	e068      	b.n	8003026 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002f54:	4b36      	ldr	r3, [pc, #216]	@ (8003030 <HAL_RCC_OscConfig+0x8ac>)
 8002f56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f58:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002f5a:	4b35      	ldr	r3, [pc, #212]	@ (8003030 <HAL_RCC_OscConfig+0x8ac>)
 8002f5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f5e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f64:	2b01      	cmp	r3, #1
 8002f66:	d031      	beq.n	8002fcc <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f68:	693b      	ldr	r3, [r7, #16]
 8002f6a:	f003 0203 	and.w	r2, r3, #3
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f72:	429a      	cmp	r2, r3
 8002f74:	d12a      	bne.n	8002fcc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002f76:	693b      	ldr	r3, [r7, #16]
 8002f78:	091b      	lsrs	r3, r3, #4
 8002f7a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f82:	429a      	cmp	r2, r3
 8002f84:	d122      	bne.n	8002fcc <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f90:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002f92:	429a      	cmp	r2, r3
 8002f94:	d11a      	bne.n	8002fcc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	0a5b      	lsrs	r3, r3, #9
 8002f9a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002fa2:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002fa4:	429a      	cmp	r2, r3
 8002fa6:	d111      	bne.n	8002fcc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	0c1b      	lsrs	r3, r3, #16
 8002fac:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fb4:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002fb6:	429a      	cmp	r2, r3
 8002fb8:	d108      	bne.n	8002fcc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	0e1b      	lsrs	r3, r3, #24
 8002fbe:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fc6:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002fc8:	429a      	cmp	r2, r3
 8002fca:	d001      	beq.n	8002fd0 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8002fcc:	2301      	movs	r3, #1
 8002fce:	e02b      	b.n	8003028 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8002fd0:	4b17      	ldr	r3, [pc, #92]	@ (8003030 <HAL_RCC_OscConfig+0x8ac>)
 8002fd2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002fd4:	08db      	lsrs	r3, r3, #3
 8002fd6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002fda:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002fe0:	693a      	ldr	r2, [r7, #16]
 8002fe2:	429a      	cmp	r2, r3
 8002fe4:	d01f      	beq.n	8003026 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8002fe6:	4b12      	ldr	r3, [pc, #72]	@ (8003030 <HAL_RCC_OscConfig+0x8ac>)
 8002fe8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fea:	4a11      	ldr	r2, [pc, #68]	@ (8003030 <HAL_RCC_OscConfig+0x8ac>)
 8002fec:	f023 0301 	bic.w	r3, r3, #1
 8002ff0:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002ff2:	f7fd fd99 	bl	8000b28 <HAL_GetTick>
 8002ff6:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8002ff8:	bf00      	nop
 8002ffa:	f7fd fd95 	bl	8000b28 <HAL_GetTick>
 8002ffe:	4602      	mov	r2, r0
 8003000:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003002:	4293      	cmp	r3, r2
 8003004:	d0f9      	beq.n	8002ffa <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003006:	4b0a      	ldr	r3, [pc, #40]	@ (8003030 <HAL_RCC_OscConfig+0x8ac>)
 8003008:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800300a:	4b0a      	ldr	r3, [pc, #40]	@ (8003034 <HAL_RCC_OscConfig+0x8b0>)
 800300c:	4013      	ands	r3, r2
 800300e:	687a      	ldr	r2, [r7, #4]
 8003010:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003012:	00d2      	lsls	r2, r2, #3
 8003014:	4906      	ldr	r1, [pc, #24]	@ (8003030 <HAL_RCC_OscConfig+0x8ac>)
 8003016:	4313      	orrs	r3, r2
 8003018:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800301a:	4b05      	ldr	r3, [pc, #20]	@ (8003030 <HAL_RCC_OscConfig+0x8ac>)
 800301c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800301e:	4a04      	ldr	r2, [pc, #16]	@ (8003030 <HAL_RCC_OscConfig+0x8ac>)
 8003020:	f043 0301 	orr.w	r3, r3, #1
 8003024:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8003026:	2300      	movs	r3, #0
}
 8003028:	4618      	mov	r0, r3
 800302a:	3730      	adds	r7, #48	@ 0x30
 800302c:	46bd      	mov	sp, r7
 800302e:	bd80      	pop	{r7, pc}
 8003030:	58024400 	.word	0x58024400
 8003034:	ffff0007 	.word	0xffff0007

08003038 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b086      	sub	sp, #24
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
 8003040:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	2b00      	cmp	r3, #0
 8003046:	d101      	bne.n	800304c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003048:	2301      	movs	r3, #1
 800304a:	e19c      	b.n	8003386 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800304c:	4b8a      	ldr	r3, [pc, #552]	@ (8003278 <HAL_RCC_ClockConfig+0x240>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f003 030f 	and.w	r3, r3, #15
 8003054:	683a      	ldr	r2, [r7, #0]
 8003056:	429a      	cmp	r2, r3
 8003058:	d910      	bls.n	800307c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800305a:	4b87      	ldr	r3, [pc, #540]	@ (8003278 <HAL_RCC_ClockConfig+0x240>)
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f023 020f 	bic.w	r2, r3, #15
 8003062:	4985      	ldr	r1, [pc, #532]	@ (8003278 <HAL_RCC_ClockConfig+0x240>)
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	4313      	orrs	r3, r2
 8003068:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800306a:	4b83      	ldr	r3, [pc, #524]	@ (8003278 <HAL_RCC_ClockConfig+0x240>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f003 030f 	and.w	r3, r3, #15
 8003072:	683a      	ldr	r2, [r7, #0]
 8003074:	429a      	cmp	r2, r3
 8003076:	d001      	beq.n	800307c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003078:	2301      	movs	r3, #1
 800307a:	e184      	b.n	8003386 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f003 0304 	and.w	r3, r3, #4
 8003084:	2b00      	cmp	r3, #0
 8003086:	d010      	beq.n	80030aa <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	691a      	ldr	r2, [r3, #16]
 800308c:	4b7b      	ldr	r3, [pc, #492]	@ (800327c <HAL_RCC_ClockConfig+0x244>)
 800308e:	699b      	ldr	r3, [r3, #24]
 8003090:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003094:	429a      	cmp	r2, r3
 8003096:	d908      	bls.n	80030aa <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003098:	4b78      	ldr	r3, [pc, #480]	@ (800327c <HAL_RCC_ClockConfig+0x244>)
 800309a:	699b      	ldr	r3, [r3, #24]
 800309c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	691b      	ldr	r3, [r3, #16]
 80030a4:	4975      	ldr	r1, [pc, #468]	@ (800327c <HAL_RCC_ClockConfig+0x244>)
 80030a6:	4313      	orrs	r3, r2
 80030a8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f003 0308 	and.w	r3, r3, #8
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d010      	beq.n	80030d8 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	695a      	ldr	r2, [r3, #20]
 80030ba:	4b70      	ldr	r3, [pc, #448]	@ (800327c <HAL_RCC_ClockConfig+0x244>)
 80030bc:	69db      	ldr	r3, [r3, #28]
 80030be:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80030c2:	429a      	cmp	r2, r3
 80030c4:	d908      	bls.n	80030d8 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80030c6:	4b6d      	ldr	r3, [pc, #436]	@ (800327c <HAL_RCC_ClockConfig+0x244>)
 80030c8:	69db      	ldr	r3, [r3, #28]
 80030ca:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	695b      	ldr	r3, [r3, #20]
 80030d2:	496a      	ldr	r1, [pc, #424]	@ (800327c <HAL_RCC_ClockConfig+0x244>)
 80030d4:	4313      	orrs	r3, r2
 80030d6:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f003 0310 	and.w	r3, r3, #16
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d010      	beq.n	8003106 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	699a      	ldr	r2, [r3, #24]
 80030e8:	4b64      	ldr	r3, [pc, #400]	@ (800327c <HAL_RCC_ClockConfig+0x244>)
 80030ea:	69db      	ldr	r3, [r3, #28]
 80030ec:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80030f0:	429a      	cmp	r2, r3
 80030f2:	d908      	bls.n	8003106 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80030f4:	4b61      	ldr	r3, [pc, #388]	@ (800327c <HAL_RCC_ClockConfig+0x244>)
 80030f6:	69db      	ldr	r3, [r3, #28]
 80030f8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	699b      	ldr	r3, [r3, #24]
 8003100:	495e      	ldr	r1, [pc, #376]	@ (800327c <HAL_RCC_ClockConfig+0x244>)
 8003102:	4313      	orrs	r3, r2
 8003104:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f003 0320 	and.w	r3, r3, #32
 800310e:	2b00      	cmp	r3, #0
 8003110:	d010      	beq.n	8003134 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	69da      	ldr	r2, [r3, #28]
 8003116:	4b59      	ldr	r3, [pc, #356]	@ (800327c <HAL_RCC_ClockConfig+0x244>)
 8003118:	6a1b      	ldr	r3, [r3, #32]
 800311a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800311e:	429a      	cmp	r2, r3
 8003120:	d908      	bls.n	8003134 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003122:	4b56      	ldr	r3, [pc, #344]	@ (800327c <HAL_RCC_ClockConfig+0x244>)
 8003124:	6a1b      	ldr	r3, [r3, #32]
 8003126:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	69db      	ldr	r3, [r3, #28]
 800312e:	4953      	ldr	r1, [pc, #332]	@ (800327c <HAL_RCC_ClockConfig+0x244>)
 8003130:	4313      	orrs	r3, r2
 8003132:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f003 0302 	and.w	r3, r3, #2
 800313c:	2b00      	cmp	r3, #0
 800313e:	d010      	beq.n	8003162 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	68da      	ldr	r2, [r3, #12]
 8003144:	4b4d      	ldr	r3, [pc, #308]	@ (800327c <HAL_RCC_ClockConfig+0x244>)
 8003146:	699b      	ldr	r3, [r3, #24]
 8003148:	f003 030f 	and.w	r3, r3, #15
 800314c:	429a      	cmp	r2, r3
 800314e:	d908      	bls.n	8003162 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003150:	4b4a      	ldr	r3, [pc, #296]	@ (800327c <HAL_RCC_ClockConfig+0x244>)
 8003152:	699b      	ldr	r3, [r3, #24]
 8003154:	f023 020f 	bic.w	r2, r3, #15
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	68db      	ldr	r3, [r3, #12]
 800315c:	4947      	ldr	r1, [pc, #284]	@ (800327c <HAL_RCC_ClockConfig+0x244>)
 800315e:	4313      	orrs	r3, r2
 8003160:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f003 0301 	and.w	r3, r3, #1
 800316a:	2b00      	cmp	r3, #0
 800316c:	d055      	beq.n	800321a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800316e:	4b43      	ldr	r3, [pc, #268]	@ (800327c <HAL_RCC_ClockConfig+0x244>)
 8003170:	699b      	ldr	r3, [r3, #24]
 8003172:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	689b      	ldr	r3, [r3, #8]
 800317a:	4940      	ldr	r1, [pc, #256]	@ (800327c <HAL_RCC_ClockConfig+0x244>)
 800317c:	4313      	orrs	r3, r2
 800317e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	685b      	ldr	r3, [r3, #4]
 8003184:	2b02      	cmp	r3, #2
 8003186:	d107      	bne.n	8003198 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003188:	4b3c      	ldr	r3, [pc, #240]	@ (800327c <HAL_RCC_ClockConfig+0x244>)
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003190:	2b00      	cmp	r3, #0
 8003192:	d121      	bne.n	80031d8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003194:	2301      	movs	r3, #1
 8003196:	e0f6      	b.n	8003386 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	685b      	ldr	r3, [r3, #4]
 800319c:	2b03      	cmp	r3, #3
 800319e:	d107      	bne.n	80031b0 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80031a0:	4b36      	ldr	r3, [pc, #216]	@ (800327c <HAL_RCC_ClockConfig+0x244>)
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d115      	bne.n	80031d8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80031ac:	2301      	movs	r3, #1
 80031ae:	e0ea      	b.n	8003386 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	685b      	ldr	r3, [r3, #4]
 80031b4:	2b01      	cmp	r3, #1
 80031b6:	d107      	bne.n	80031c8 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80031b8:	4b30      	ldr	r3, [pc, #192]	@ (800327c <HAL_RCC_ClockConfig+0x244>)
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d109      	bne.n	80031d8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80031c4:	2301      	movs	r3, #1
 80031c6:	e0de      	b.n	8003386 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80031c8:	4b2c      	ldr	r3, [pc, #176]	@ (800327c <HAL_RCC_ClockConfig+0x244>)
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f003 0304 	and.w	r3, r3, #4
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d101      	bne.n	80031d8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80031d4:	2301      	movs	r3, #1
 80031d6:	e0d6      	b.n	8003386 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80031d8:	4b28      	ldr	r3, [pc, #160]	@ (800327c <HAL_RCC_ClockConfig+0x244>)
 80031da:	691b      	ldr	r3, [r3, #16]
 80031dc:	f023 0207 	bic.w	r2, r3, #7
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	685b      	ldr	r3, [r3, #4]
 80031e4:	4925      	ldr	r1, [pc, #148]	@ (800327c <HAL_RCC_ClockConfig+0x244>)
 80031e6:	4313      	orrs	r3, r2
 80031e8:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80031ea:	f7fd fc9d 	bl	8000b28 <HAL_GetTick>
 80031ee:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031f0:	e00a      	b.n	8003208 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80031f2:	f7fd fc99 	bl	8000b28 <HAL_GetTick>
 80031f6:	4602      	mov	r2, r0
 80031f8:	697b      	ldr	r3, [r7, #20]
 80031fa:	1ad3      	subs	r3, r2, r3
 80031fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003200:	4293      	cmp	r3, r2
 8003202:	d901      	bls.n	8003208 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8003204:	2303      	movs	r3, #3
 8003206:	e0be      	b.n	8003386 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003208:	4b1c      	ldr	r3, [pc, #112]	@ (800327c <HAL_RCC_ClockConfig+0x244>)
 800320a:	691b      	ldr	r3, [r3, #16]
 800320c:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	00db      	lsls	r3, r3, #3
 8003216:	429a      	cmp	r2, r3
 8003218:	d1eb      	bne.n	80031f2 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f003 0302 	and.w	r3, r3, #2
 8003222:	2b00      	cmp	r3, #0
 8003224:	d010      	beq.n	8003248 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	68da      	ldr	r2, [r3, #12]
 800322a:	4b14      	ldr	r3, [pc, #80]	@ (800327c <HAL_RCC_ClockConfig+0x244>)
 800322c:	699b      	ldr	r3, [r3, #24]
 800322e:	f003 030f 	and.w	r3, r3, #15
 8003232:	429a      	cmp	r2, r3
 8003234:	d208      	bcs.n	8003248 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003236:	4b11      	ldr	r3, [pc, #68]	@ (800327c <HAL_RCC_ClockConfig+0x244>)
 8003238:	699b      	ldr	r3, [r3, #24]
 800323a:	f023 020f 	bic.w	r2, r3, #15
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	68db      	ldr	r3, [r3, #12]
 8003242:	490e      	ldr	r1, [pc, #56]	@ (800327c <HAL_RCC_ClockConfig+0x244>)
 8003244:	4313      	orrs	r3, r2
 8003246:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003248:	4b0b      	ldr	r3, [pc, #44]	@ (8003278 <HAL_RCC_ClockConfig+0x240>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f003 030f 	and.w	r3, r3, #15
 8003250:	683a      	ldr	r2, [r7, #0]
 8003252:	429a      	cmp	r2, r3
 8003254:	d214      	bcs.n	8003280 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003256:	4b08      	ldr	r3, [pc, #32]	@ (8003278 <HAL_RCC_ClockConfig+0x240>)
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f023 020f 	bic.w	r2, r3, #15
 800325e:	4906      	ldr	r1, [pc, #24]	@ (8003278 <HAL_RCC_ClockConfig+0x240>)
 8003260:	683b      	ldr	r3, [r7, #0]
 8003262:	4313      	orrs	r3, r2
 8003264:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003266:	4b04      	ldr	r3, [pc, #16]	@ (8003278 <HAL_RCC_ClockConfig+0x240>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f003 030f 	and.w	r3, r3, #15
 800326e:	683a      	ldr	r2, [r7, #0]
 8003270:	429a      	cmp	r2, r3
 8003272:	d005      	beq.n	8003280 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003274:	2301      	movs	r3, #1
 8003276:	e086      	b.n	8003386 <HAL_RCC_ClockConfig+0x34e>
 8003278:	52002000 	.word	0x52002000
 800327c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f003 0304 	and.w	r3, r3, #4
 8003288:	2b00      	cmp	r3, #0
 800328a:	d010      	beq.n	80032ae <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	691a      	ldr	r2, [r3, #16]
 8003290:	4b3f      	ldr	r3, [pc, #252]	@ (8003390 <HAL_RCC_ClockConfig+0x358>)
 8003292:	699b      	ldr	r3, [r3, #24]
 8003294:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003298:	429a      	cmp	r2, r3
 800329a:	d208      	bcs.n	80032ae <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800329c:	4b3c      	ldr	r3, [pc, #240]	@ (8003390 <HAL_RCC_ClockConfig+0x358>)
 800329e:	699b      	ldr	r3, [r3, #24]
 80032a0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	691b      	ldr	r3, [r3, #16]
 80032a8:	4939      	ldr	r1, [pc, #228]	@ (8003390 <HAL_RCC_ClockConfig+0x358>)
 80032aa:	4313      	orrs	r3, r2
 80032ac:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f003 0308 	and.w	r3, r3, #8
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d010      	beq.n	80032dc <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	695a      	ldr	r2, [r3, #20]
 80032be:	4b34      	ldr	r3, [pc, #208]	@ (8003390 <HAL_RCC_ClockConfig+0x358>)
 80032c0:	69db      	ldr	r3, [r3, #28]
 80032c2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80032c6:	429a      	cmp	r2, r3
 80032c8:	d208      	bcs.n	80032dc <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80032ca:	4b31      	ldr	r3, [pc, #196]	@ (8003390 <HAL_RCC_ClockConfig+0x358>)
 80032cc:	69db      	ldr	r3, [r3, #28]
 80032ce:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	695b      	ldr	r3, [r3, #20]
 80032d6:	492e      	ldr	r1, [pc, #184]	@ (8003390 <HAL_RCC_ClockConfig+0x358>)
 80032d8:	4313      	orrs	r3, r2
 80032da:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f003 0310 	and.w	r3, r3, #16
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d010      	beq.n	800330a <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	699a      	ldr	r2, [r3, #24]
 80032ec:	4b28      	ldr	r3, [pc, #160]	@ (8003390 <HAL_RCC_ClockConfig+0x358>)
 80032ee:	69db      	ldr	r3, [r3, #28]
 80032f0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80032f4:	429a      	cmp	r2, r3
 80032f6:	d208      	bcs.n	800330a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80032f8:	4b25      	ldr	r3, [pc, #148]	@ (8003390 <HAL_RCC_ClockConfig+0x358>)
 80032fa:	69db      	ldr	r3, [r3, #28]
 80032fc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	699b      	ldr	r3, [r3, #24]
 8003304:	4922      	ldr	r1, [pc, #136]	@ (8003390 <HAL_RCC_ClockConfig+0x358>)
 8003306:	4313      	orrs	r3, r2
 8003308:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f003 0320 	and.w	r3, r3, #32
 8003312:	2b00      	cmp	r3, #0
 8003314:	d010      	beq.n	8003338 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	69da      	ldr	r2, [r3, #28]
 800331a:	4b1d      	ldr	r3, [pc, #116]	@ (8003390 <HAL_RCC_ClockConfig+0x358>)
 800331c:	6a1b      	ldr	r3, [r3, #32]
 800331e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003322:	429a      	cmp	r2, r3
 8003324:	d208      	bcs.n	8003338 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003326:	4b1a      	ldr	r3, [pc, #104]	@ (8003390 <HAL_RCC_ClockConfig+0x358>)
 8003328:	6a1b      	ldr	r3, [r3, #32]
 800332a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	69db      	ldr	r3, [r3, #28]
 8003332:	4917      	ldr	r1, [pc, #92]	@ (8003390 <HAL_RCC_ClockConfig+0x358>)
 8003334:	4313      	orrs	r3, r2
 8003336:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003338:	f000 f834 	bl	80033a4 <HAL_RCC_GetSysClockFreq>
 800333c:	4602      	mov	r2, r0
 800333e:	4b14      	ldr	r3, [pc, #80]	@ (8003390 <HAL_RCC_ClockConfig+0x358>)
 8003340:	699b      	ldr	r3, [r3, #24]
 8003342:	0a1b      	lsrs	r3, r3, #8
 8003344:	f003 030f 	and.w	r3, r3, #15
 8003348:	4912      	ldr	r1, [pc, #72]	@ (8003394 <HAL_RCC_ClockConfig+0x35c>)
 800334a:	5ccb      	ldrb	r3, [r1, r3]
 800334c:	f003 031f 	and.w	r3, r3, #31
 8003350:	fa22 f303 	lsr.w	r3, r2, r3
 8003354:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003356:	4b0e      	ldr	r3, [pc, #56]	@ (8003390 <HAL_RCC_ClockConfig+0x358>)
 8003358:	699b      	ldr	r3, [r3, #24]
 800335a:	f003 030f 	and.w	r3, r3, #15
 800335e:	4a0d      	ldr	r2, [pc, #52]	@ (8003394 <HAL_RCC_ClockConfig+0x35c>)
 8003360:	5cd3      	ldrb	r3, [r2, r3]
 8003362:	f003 031f 	and.w	r3, r3, #31
 8003366:	693a      	ldr	r2, [r7, #16]
 8003368:	fa22 f303 	lsr.w	r3, r2, r3
 800336c:	4a0a      	ldr	r2, [pc, #40]	@ (8003398 <HAL_RCC_ClockConfig+0x360>)
 800336e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003370:	4a0a      	ldr	r2, [pc, #40]	@ (800339c <HAL_RCC_ClockConfig+0x364>)
 8003372:	693b      	ldr	r3, [r7, #16]
 8003374:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8003376:	4b0a      	ldr	r3, [pc, #40]	@ (80033a0 <HAL_RCC_ClockConfig+0x368>)
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	4618      	mov	r0, r3
 800337c:	f7fd f9b0 	bl	80006e0 <HAL_InitTick>
 8003380:	4603      	mov	r3, r0
 8003382:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8003384:	7bfb      	ldrb	r3, [r7, #15]
}
 8003386:	4618      	mov	r0, r3
 8003388:	3718      	adds	r7, #24
 800338a:	46bd      	mov	sp, r7
 800338c:	bd80      	pop	{r7, pc}
 800338e:	bf00      	nop
 8003390:	58024400 	.word	0x58024400
 8003394:	0800a350 	.word	0x0800a350
 8003398:	24000004 	.word	0x24000004
 800339c:	24000000 	.word	0x24000000
 80033a0:	24000008 	.word	0x24000008

080033a4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80033a4:	b480      	push	{r7}
 80033a6:	b089      	sub	sp, #36	@ 0x24
 80033a8:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80033aa:	4bb3      	ldr	r3, [pc, #716]	@ (8003678 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80033ac:	691b      	ldr	r3, [r3, #16]
 80033ae:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80033b2:	2b18      	cmp	r3, #24
 80033b4:	f200 8155 	bhi.w	8003662 <HAL_RCC_GetSysClockFreq+0x2be>
 80033b8:	a201      	add	r2, pc, #4	@ (adr r2, 80033c0 <HAL_RCC_GetSysClockFreq+0x1c>)
 80033ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033be:	bf00      	nop
 80033c0:	08003425 	.word	0x08003425
 80033c4:	08003663 	.word	0x08003663
 80033c8:	08003663 	.word	0x08003663
 80033cc:	08003663 	.word	0x08003663
 80033d0:	08003663 	.word	0x08003663
 80033d4:	08003663 	.word	0x08003663
 80033d8:	08003663 	.word	0x08003663
 80033dc:	08003663 	.word	0x08003663
 80033e0:	0800344b 	.word	0x0800344b
 80033e4:	08003663 	.word	0x08003663
 80033e8:	08003663 	.word	0x08003663
 80033ec:	08003663 	.word	0x08003663
 80033f0:	08003663 	.word	0x08003663
 80033f4:	08003663 	.word	0x08003663
 80033f8:	08003663 	.word	0x08003663
 80033fc:	08003663 	.word	0x08003663
 8003400:	08003451 	.word	0x08003451
 8003404:	08003663 	.word	0x08003663
 8003408:	08003663 	.word	0x08003663
 800340c:	08003663 	.word	0x08003663
 8003410:	08003663 	.word	0x08003663
 8003414:	08003663 	.word	0x08003663
 8003418:	08003663 	.word	0x08003663
 800341c:	08003663 	.word	0x08003663
 8003420:	08003457 	.word	0x08003457
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003424:	4b94      	ldr	r3, [pc, #592]	@ (8003678 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f003 0320 	and.w	r3, r3, #32
 800342c:	2b00      	cmp	r3, #0
 800342e:	d009      	beq.n	8003444 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003430:	4b91      	ldr	r3, [pc, #580]	@ (8003678 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	08db      	lsrs	r3, r3, #3
 8003436:	f003 0303 	and.w	r3, r3, #3
 800343a:	4a90      	ldr	r2, [pc, #576]	@ (800367c <HAL_RCC_GetSysClockFreq+0x2d8>)
 800343c:	fa22 f303 	lsr.w	r3, r2, r3
 8003440:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8003442:	e111      	b.n	8003668 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003444:	4b8d      	ldr	r3, [pc, #564]	@ (800367c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003446:	61bb      	str	r3, [r7, #24]
      break;
 8003448:	e10e      	b.n	8003668 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800344a:	4b8d      	ldr	r3, [pc, #564]	@ (8003680 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800344c:	61bb      	str	r3, [r7, #24]
      break;
 800344e:	e10b      	b.n	8003668 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8003450:	4b8c      	ldr	r3, [pc, #560]	@ (8003684 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8003452:	61bb      	str	r3, [r7, #24]
      break;
 8003454:	e108      	b.n	8003668 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003456:	4b88      	ldr	r3, [pc, #544]	@ (8003678 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003458:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800345a:	f003 0303 	and.w	r3, r3, #3
 800345e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8003460:	4b85      	ldr	r3, [pc, #532]	@ (8003678 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003462:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003464:	091b      	lsrs	r3, r3, #4
 8003466:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800346a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800346c:	4b82      	ldr	r3, [pc, #520]	@ (8003678 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800346e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003470:	f003 0301 	and.w	r3, r3, #1
 8003474:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8003476:	4b80      	ldr	r3, [pc, #512]	@ (8003678 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003478:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800347a:	08db      	lsrs	r3, r3, #3
 800347c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003480:	68fa      	ldr	r2, [r7, #12]
 8003482:	fb02 f303 	mul.w	r3, r2, r3
 8003486:	ee07 3a90 	vmov	s15, r3
 800348a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800348e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8003492:	693b      	ldr	r3, [r7, #16]
 8003494:	2b00      	cmp	r3, #0
 8003496:	f000 80e1 	beq.w	800365c <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800349a:	697b      	ldr	r3, [r7, #20]
 800349c:	2b02      	cmp	r3, #2
 800349e:	f000 8083 	beq.w	80035a8 <HAL_RCC_GetSysClockFreq+0x204>
 80034a2:	697b      	ldr	r3, [r7, #20]
 80034a4:	2b02      	cmp	r3, #2
 80034a6:	f200 80a1 	bhi.w	80035ec <HAL_RCC_GetSysClockFreq+0x248>
 80034aa:	697b      	ldr	r3, [r7, #20]
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d003      	beq.n	80034b8 <HAL_RCC_GetSysClockFreq+0x114>
 80034b0:	697b      	ldr	r3, [r7, #20]
 80034b2:	2b01      	cmp	r3, #1
 80034b4:	d056      	beq.n	8003564 <HAL_RCC_GetSysClockFreq+0x1c0>
 80034b6:	e099      	b.n	80035ec <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80034b8:	4b6f      	ldr	r3, [pc, #444]	@ (8003678 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f003 0320 	and.w	r3, r3, #32
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d02d      	beq.n	8003520 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80034c4:	4b6c      	ldr	r3, [pc, #432]	@ (8003678 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	08db      	lsrs	r3, r3, #3
 80034ca:	f003 0303 	and.w	r3, r3, #3
 80034ce:	4a6b      	ldr	r2, [pc, #428]	@ (800367c <HAL_RCC_GetSysClockFreq+0x2d8>)
 80034d0:	fa22 f303 	lsr.w	r3, r2, r3
 80034d4:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	ee07 3a90 	vmov	s15, r3
 80034dc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80034e0:	693b      	ldr	r3, [r7, #16]
 80034e2:	ee07 3a90 	vmov	s15, r3
 80034e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80034ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80034ee:	4b62      	ldr	r3, [pc, #392]	@ (8003678 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80034f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80034f6:	ee07 3a90 	vmov	s15, r3
 80034fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80034fe:	ed97 6a02 	vldr	s12, [r7, #8]
 8003502:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8003688 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003506:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800350a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800350e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003512:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003516:	ee67 7a27 	vmul.f32	s15, s14, s15
 800351a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800351e:	e087      	b.n	8003630 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003520:	693b      	ldr	r3, [r7, #16]
 8003522:	ee07 3a90 	vmov	s15, r3
 8003526:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800352a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800368c <HAL_RCC_GetSysClockFreq+0x2e8>
 800352e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003532:	4b51      	ldr	r3, [pc, #324]	@ (8003678 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003534:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003536:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800353a:	ee07 3a90 	vmov	s15, r3
 800353e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003542:	ed97 6a02 	vldr	s12, [r7, #8]
 8003546:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8003688 <HAL_RCC_GetSysClockFreq+0x2e4>
 800354a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800354e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003552:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003556:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800355a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800355e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003562:	e065      	b.n	8003630 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003564:	693b      	ldr	r3, [r7, #16]
 8003566:	ee07 3a90 	vmov	s15, r3
 800356a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800356e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8003690 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003572:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003576:	4b40      	ldr	r3, [pc, #256]	@ (8003678 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003578:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800357a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800357e:	ee07 3a90 	vmov	s15, r3
 8003582:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003586:	ed97 6a02 	vldr	s12, [r7, #8]
 800358a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8003688 <HAL_RCC_GetSysClockFreq+0x2e4>
 800358e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003592:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003596:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800359a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800359e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80035a2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80035a6:	e043      	b.n	8003630 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80035a8:	693b      	ldr	r3, [r7, #16]
 80035aa:	ee07 3a90 	vmov	s15, r3
 80035ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80035b2:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8003694 <HAL_RCC_GetSysClockFreq+0x2f0>
 80035b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80035ba:	4b2f      	ldr	r3, [pc, #188]	@ (8003678 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80035bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80035c2:	ee07 3a90 	vmov	s15, r3
 80035c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80035ca:	ed97 6a02 	vldr	s12, [r7, #8]
 80035ce:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8003688 <HAL_RCC_GetSysClockFreq+0x2e4>
 80035d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80035d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80035da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80035de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80035e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80035e6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80035ea:	e021      	b.n	8003630 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80035ec:	693b      	ldr	r3, [r7, #16]
 80035ee:	ee07 3a90 	vmov	s15, r3
 80035f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80035f6:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8003690 <HAL_RCC_GetSysClockFreq+0x2ec>
 80035fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80035fe:	4b1e      	ldr	r3, [pc, #120]	@ (8003678 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003600:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003602:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003606:	ee07 3a90 	vmov	s15, r3
 800360a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800360e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003612:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8003688 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003616:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800361a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800361e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003622:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003626:	ee67 7a27 	vmul.f32	s15, s14, s15
 800362a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800362e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8003630:	4b11      	ldr	r3, [pc, #68]	@ (8003678 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003632:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003634:	0a5b      	lsrs	r3, r3, #9
 8003636:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800363a:	3301      	adds	r3, #1
 800363c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800363e:	683b      	ldr	r3, [r7, #0]
 8003640:	ee07 3a90 	vmov	s15, r3
 8003644:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003648:	edd7 6a07 	vldr	s13, [r7, #28]
 800364c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003650:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003654:	ee17 3a90 	vmov	r3, s15
 8003658:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800365a:	e005      	b.n	8003668 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800365c:	2300      	movs	r3, #0
 800365e:	61bb      	str	r3, [r7, #24]
      break;
 8003660:	e002      	b.n	8003668 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8003662:	4b07      	ldr	r3, [pc, #28]	@ (8003680 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003664:	61bb      	str	r3, [r7, #24]
      break;
 8003666:	bf00      	nop
  }

  return sysclockfreq;
 8003668:	69bb      	ldr	r3, [r7, #24]
}
 800366a:	4618      	mov	r0, r3
 800366c:	3724      	adds	r7, #36	@ 0x24
 800366e:	46bd      	mov	sp, r7
 8003670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003674:	4770      	bx	lr
 8003676:	bf00      	nop
 8003678:	58024400 	.word	0x58024400
 800367c:	03d09000 	.word	0x03d09000
 8003680:	003d0900 	.word	0x003d0900
 8003684:	017d7840 	.word	0x017d7840
 8003688:	46000000 	.word	0x46000000
 800368c:	4c742400 	.word	0x4c742400
 8003690:	4a742400 	.word	0x4a742400
 8003694:	4bbebc20 	.word	0x4bbebc20

08003698 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	b082      	sub	sp, #8
 800369c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800369e:	f7ff fe81 	bl	80033a4 <HAL_RCC_GetSysClockFreq>
 80036a2:	4602      	mov	r2, r0
 80036a4:	4b10      	ldr	r3, [pc, #64]	@ (80036e8 <HAL_RCC_GetHCLKFreq+0x50>)
 80036a6:	699b      	ldr	r3, [r3, #24]
 80036a8:	0a1b      	lsrs	r3, r3, #8
 80036aa:	f003 030f 	and.w	r3, r3, #15
 80036ae:	490f      	ldr	r1, [pc, #60]	@ (80036ec <HAL_RCC_GetHCLKFreq+0x54>)
 80036b0:	5ccb      	ldrb	r3, [r1, r3]
 80036b2:	f003 031f 	and.w	r3, r3, #31
 80036b6:	fa22 f303 	lsr.w	r3, r2, r3
 80036ba:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80036bc:	4b0a      	ldr	r3, [pc, #40]	@ (80036e8 <HAL_RCC_GetHCLKFreq+0x50>)
 80036be:	699b      	ldr	r3, [r3, #24]
 80036c0:	f003 030f 	and.w	r3, r3, #15
 80036c4:	4a09      	ldr	r2, [pc, #36]	@ (80036ec <HAL_RCC_GetHCLKFreq+0x54>)
 80036c6:	5cd3      	ldrb	r3, [r2, r3]
 80036c8:	f003 031f 	and.w	r3, r3, #31
 80036cc:	687a      	ldr	r2, [r7, #4]
 80036ce:	fa22 f303 	lsr.w	r3, r2, r3
 80036d2:	4a07      	ldr	r2, [pc, #28]	@ (80036f0 <HAL_RCC_GetHCLKFreq+0x58>)
 80036d4:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80036d6:	4a07      	ldr	r2, [pc, #28]	@ (80036f4 <HAL_RCC_GetHCLKFreq+0x5c>)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80036dc:	4b04      	ldr	r3, [pc, #16]	@ (80036f0 <HAL_RCC_GetHCLKFreq+0x58>)
 80036de:	681b      	ldr	r3, [r3, #0]
}
 80036e0:	4618      	mov	r0, r3
 80036e2:	3708      	adds	r7, #8
 80036e4:	46bd      	mov	sp, r7
 80036e6:	bd80      	pop	{r7, pc}
 80036e8:	58024400 	.word	0x58024400
 80036ec:	0800a350 	.word	0x0800a350
 80036f0:	24000004 	.word	0x24000004
 80036f4:	24000000 	.word	0x24000000

080036f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80036fc:	f7ff ffcc 	bl	8003698 <HAL_RCC_GetHCLKFreq>
 8003700:	4602      	mov	r2, r0
 8003702:	4b06      	ldr	r3, [pc, #24]	@ (800371c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003704:	69db      	ldr	r3, [r3, #28]
 8003706:	091b      	lsrs	r3, r3, #4
 8003708:	f003 0307 	and.w	r3, r3, #7
 800370c:	4904      	ldr	r1, [pc, #16]	@ (8003720 <HAL_RCC_GetPCLK1Freq+0x28>)
 800370e:	5ccb      	ldrb	r3, [r1, r3]
 8003710:	f003 031f 	and.w	r3, r3, #31
 8003714:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8003718:	4618      	mov	r0, r3
 800371a:	bd80      	pop	{r7, pc}
 800371c:	58024400 	.word	0x58024400
 8003720:	0800a350 	.word	0x0800a350

08003724 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003724:	b480      	push	{r7}
 8003726:	b083      	sub	sp, #12
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
 800372c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	223f      	movs	r2, #63	@ 0x3f
 8003732:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003734:	4b1a      	ldr	r3, [pc, #104]	@ (80037a0 <HAL_RCC_GetClockConfig+0x7c>)
 8003736:	691b      	ldr	r3, [r3, #16]
 8003738:	f003 0207 	and.w	r2, r3, #7
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8003740:	4b17      	ldr	r3, [pc, #92]	@ (80037a0 <HAL_RCC_GetClockConfig+0x7c>)
 8003742:	699b      	ldr	r3, [r3, #24]
 8003744:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 800374c:	4b14      	ldr	r3, [pc, #80]	@ (80037a0 <HAL_RCC_GetClockConfig+0x7c>)
 800374e:	699b      	ldr	r3, [r3, #24]
 8003750:	f003 020f 	and.w	r2, r3, #15
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8003758:	4b11      	ldr	r3, [pc, #68]	@ (80037a0 <HAL_RCC_GetClockConfig+0x7c>)
 800375a:	699b      	ldr	r3, [r3, #24]
 800375c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8003764:	4b0e      	ldr	r3, [pc, #56]	@ (80037a0 <HAL_RCC_GetClockConfig+0x7c>)
 8003766:	69db      	ldr	r3, [r3, #28]
 8003768:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8003770:	4b0b      	ldr	r3, [pc, #44]	@ (80037a0 <HAL_RCC_GetClockConfig+0x7c>)
 8003772:	69db      	ldr	r3, [r3, #28]
 8003774:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 800377c:	4b08      	ldr	r3, [pc, #32]	@ (80037a0 <HAL_RCC_GetClockConfig+0x7c>)
 800377e:	6a1b      	ldr	r3, [r3, #32]
 8003780:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003788:	4b06      	ldr	r3, [pc, #24]	@ (80037a4 <HAL_RCC_GetClockConfig+0x80>)
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f003 020f 	and.w	r2, r3, #15
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	601a      	str	r2, [r3, #0]
}
 8003794:	bf00      	nop
 8003796:	370c      	adds	r7, #12
 8003798:	46bd      	mov	sp, r7
 800379a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379e:	4770      	bx	lr
 80037a0:	58024400 	.word	0x58024400
 80037a4:	52002000 	.word	0x52002000

080037a8 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80037a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80037ac:	b0ca      	sub	sp, #296	@ 0x128
 80037ae:	af00      	add	r7, sp, #0
 80037b0:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80037b4:	2300      	movs	r3, #0
 80037b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80037ba:	2300      	movs	r3, #0
 80037bc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80037c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037c8:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80037cc:	2500      	movs	r5, #0
 80037ce:	ea54 0305 	orrs.w	r3, r4, r5
 80037d2:	d049      	beq.n	8003868 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80037d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037d8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80037da:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80037de:	d02f      	beq.n	8003840 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80037e0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80037e4:	d828      	bhi.n	8003838 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80037e6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80037ea:	d01a      	beq.n	8003822 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80037ec:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80037f0:	d822      	bhi.n	8003838 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d003      	beq.n	80037fe <HAL_RCCEx_PeriphCLKConfig+0x56>
 80037f6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80037fa:	d007      	beq.n	800380c <HAL_RCCEx_PeriphCLKConfig+0x64>
 80037fc:	e01c      	b.n	8003838 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80037fe:	4bb8      	ldr	r3, [pc, #736]	@ (8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003800:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003802:	4ab7      	ldr	r2, [pc, #732]	@ (8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003804:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003808:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800380a:	e01a      	b.n	8003842 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800380c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003810:	3308      	adds	r3, #8
 8003812:	2102      	movs	r1, #2
 8003814:	4618      	mov	r0, r3
 8003816:	f001 f9d1 	bl	8004bbc <RCCEx_PLL2_Config>
 800381a:	4603      	mov	r3, r0
 800381c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003820:	e00f      	b.n	8003842 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003822:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003826:	3328      	adds	r3, #40	@ 0x28
 8003828:	2102      	movs	r1, #2
 800382a:	4618      	mov	r0, r3
 800382c:	f001 fa78 	bl	8004d20 <RCCEx_PLL3_Config>
 8003830:	4603      	mov	r3, r0
 8003832:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003836:	e004      	b.n	8003842 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003838:	2301      	movs	r3, #1
 800383a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800383e:	e000      	b.n	8003842 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8003840:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003842:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003846:	2b00      	cmp	r3, #0
 8003848:	d10a      	bne.n	8003860 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800384a:	4ba5      	ldr	r3, [pc, #660]	@ (8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800384c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800384e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003852:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003856:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003858:	4aa1      	ldr	r2, [pc, #644]	@ (8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800385a:	430b      	orrs	r3, r1
 800385c:	6513      	str	r3, [r2, #80]	@ 0x50
 800385e:	e003      	b.n	8003868 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003860:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003864:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003868:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800386c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003870:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8003874:	f04f 0900 	mov.w	r9, #0
 8003878:	ea58 0309 	orrs.w	r3, r8, r9
 800387c:	d047      	beq.n	800390e <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800387e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003882:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003884:	2b04      	cmp	r3, #4
 8003886:	d82a      	bhi.n	80038de <HAL_RCCEx_PeriphCLKConfig+0x136>
 8003888:	a201      	add	r2, pc, #4	@ (adr r2, 8003890 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800388a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800388e:	bf00      	nop
 8003890:	080038a5 	.word	0x080038a5
 8003894:	080038b3 	.word	0x080038b3
 8003898:	080038c9 	.word	0x080038c9
 800389c:	080038e7 	.word	0x080038e7
 80038a0:	080038e7 	.word	0x080038e7
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80038a4:	4b8e      	ldr	r3, [pc, #568]	@ (8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80038a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038a8:	4a8d      	ldr	r2, [pc, #564]	@ (8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80038aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80038ae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80038b0:	e01a      	b.n	80038e8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80038b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038b6:	3308      	adds	r3, #8
 80038b8:	2100      	movs	r1, #0
 80038ba:	4618      	mov	r0, r3
 80038bc:	f001 f97e 	bl	8004bbc <RCCEx_PLL2_Config>
 80038c0:	4603      	mov	r3, r0
 80038c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80038c6:	e00f      	b.n	80038e8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80038c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038cc:	3328      	adds	r3, #40	@ 0x28
 80038ce:	2100      	movs	r1, #0
 80038d0:	4618      	mov	r0, r3
 80038d2:	f001 fa25 	bl	8004d20 <RCCEx_PLL3_Config>
 80038d6:	4603      	mov	r3, r0
 80038d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80038dc:	e004      	b.n	80038e8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80038de:	2301      	movs	r3, #1
 80038e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80038e4:	e000      	b.n	80038e8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80038e6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80038e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d10a      	bne.n	8003906 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80038f0:	4b7b      	ldr	r3, [pc, #492]	@ (8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80038f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80038f4:	f023 0107 	bic.w	r1, r3, #7
 80038f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038fe:	4a78      	ldr	r2, [pc, #480]	@ (8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003900:	430b      	orrs	r3, r1
 8003902:	6513      	str	r3, [r2, #80]	@ 0x50
 8003904:	e003      	b.n	800390e <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003906:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800390a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800390e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003912:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003916:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800391a:	f04f 0b00 	mov.w	fp, #0
 800391e:	ea5a 030b 	orrs.w	r3, sl, fp
 8003922:	d04c      	beq.n	80039be <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8003924:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003928:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800392a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800392e:	d030      	beq.n	8003992 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8003930:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003934:	d829      	bhi.n	800398a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003936:	2bc0      	cmp	r3, #192	@ 0xc0
 8003938:	d02d      	beq.n	8003996 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800393a:	2bc0      	cmp	r3, #192	@ 0xc0
 800393c:	d825      	bhi.n	800398a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800393e:	2b80      	cmp	r3, #128	@ 0x80
 8003940:	d018      	beq.n	8003974 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8003942:	2b80      	cmp	r3, #128	@ 0x80
 8003944:	d821      	bhi.n	800398a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003946:	2b00      	cmp	r3, #0
 8003948:	d002      	beq.n	8003950 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800394a:	2b40      	cmp	r3, #64	@ 0x40
 800394c:	d007      	beq.n	800395e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800394e:	e01c      	b.n	800398a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003950:	4b63      	ldr	r3, [pc, #396]	@ (8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003952:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003954:	4a62      	ldr	r2, [pc, #392]	@ (8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003956:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800395a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800395c:	e01c      	b.n	8003998 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800395e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003962:	3308      	adds	r3, #8
 8003964:	2100      	movs	r1, #0
 8003966:	4618      	mov	r0, r3
 8003968:	f001 f928 	bl	8004bbc <RCCEx_PLL2_Config>
 800396c:	4603      	mov	r3, r0
 800396e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003972:	e011      	b.n	8003998 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003974:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003978:	3328      	adds	r3, #40	@ 0x28
 800397a:	2100      	movs	r1, #0
 800397c:	4618      	mov	r0, r3
 800397e:	f001 f9cf 	bl	8004d20 <RCCEx_PLL3_Config>
 8003982:	4603      	mov	r3, r0
 8003984:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003988:	e006      	b.n	8003998 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800398a:	2301      	movs	r3, #1
 800398c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003990:	e002      	b.n	8003998 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003992:	bf00      	nop
 8003994:	e000      	b.n	8003998 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003996:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003998:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800399c:	2b00      	cmp	r3, #0
 800399e:	d10a      	bne.n	80039b6 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80039a0:	4b4f      	ldr	r3, [pc, #316]	@ (8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80039a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039a4:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 80039a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039ae:	4a4c      	ldr	r2, [pc, #304]	@ (8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80039b0:	430b      	orrs	r3, r1
 80039b2:	6513      	str	r3, [r2, #80]	@ 0x50
 80039b4:	e003      	b.n	80039be <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039ba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80039be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039c6:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80039ca:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80039ce:	2300      	movs	r3, #0
 80039d0:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80039d4:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 80039d8:	460b      	mov	r3, r1
 80039da:	4313      	orrs	r3, r2
 80039dc:	d053      	beq.n	8003a86 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80039de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039e2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80039e6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80039ea:	d035      	beq.n	8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80039ec:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80039f0:	d82e      	bhi.n	8003a50 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80039f2:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80039f6:	d031      	beq.n	8003a5c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80039f8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80039fc:	d828      	bhi.n	8003a50 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80039fe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003a02:	d01a      	beq.n	8003a3a <HAL_RCCEx_PeriphCLKConfig+0x292>
 8003a04:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003a08:	d822      	bhi.n	8003a50 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d003      	beq.n	8003a16 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8003a0e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003a12:	d007      	beq.n	8003a24 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8003a14:	e01c      	b.n	8003a50 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003a16:	4b32      	ldr	r3, [pc, #200]	@ (8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003a18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a1a:	4a31      	ldr	r2, [pc, #196]	@ (8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003a1c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a20:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003a22:	e01c      	b.n	8003a5e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003a24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a28:	3308      	adds	r3, #8
 8003a2a:	2100      	movs	r1, #0
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	f001 f8c5 	bl	8004bbc <RCCEx_PLL2_Config>
 8003a32:	4603      	mov	r3, r0
 8003a34:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003a38:	e011      	b.n	8003a5e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003a3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a3e:	3328      	adds	r3, #40	@ 0x28
 8003a40:	2100      	movs	r1, #0
 8003a42:	4618      	mov	r0, r3
 8003a44:	f001 f96c 	bl	8004d20 <RCCEx_PLL3_Config>
 8003a48:	4603      	mov	r3, r0
 8003a4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003a4e:	e006      	b.n	8003a5e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003a50:	2301      	movs	r3, #1
 8003a52:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003a56:	e002      	b.n	8003a5e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003a58:	bf00      	nop
 8003a5a:	e000      	b.n	8003a5e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003a5c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a5e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d10b      	bne.n	8003a7e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8003a66:	4b1e      	ldr	r3, [pc, #120]	@ (8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003a68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a6a:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8003a6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a72:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003a76:	4a1a      	ldr	r2, [pc, #104]	@ (8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003a78:	430b      	orrs	r3, r1
 8003a7a:	6593      	str	r3, [r2, #88]	@ 0x58
 8003a7c:	e003      	b.n	8003a86 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a7e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a82:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8003a86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a8e:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8003a92:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8003a96:	2300      	movs	r3, #0
 8003a98:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003a9c:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8003aa0:	460b      	mov	r3, r1
 8003aa2:	4313      	orrs	r3, r2
 8003aa4:	d056      	beq.n	8003b54 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8003aa6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003aaa:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003aae:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003ab2:	d038      	beq.n	8003b26 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8003ab4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003ab8:	d831      	bhi.n	8003b1e <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003aba:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003abe:	d034      	beq.n	8003b2a <HAL_RCCEx_PeriphCLKConfig+0x382>
 8003ac0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003ac4:	d82b      	bhi.n	8003b1e <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003ac6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003aca:	d01d      	beq.n	8003b08 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8003acc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003ad0:	d825      	bhi.n	8003b1e <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d006      	beq.n	8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8003ad6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003ada:	d00a      	beq.n	8003af2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8003adc:	e01f      	b.n	8003b1e <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003ade:	bf00      	nop
 8003ae0:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003ae4:	4ba2      	ldr	r3, [pc, #648]	@ (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003ae6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ae8:	4aa1      	ldr	r2, [pc, #644]	@ (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003aea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003aee:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003af0:	e01c      	b.n	8003b2c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003af2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003af6:	3308      	adds	r3, #8
 8003af8:	2100      	movs	r1, #0
 8003afa:	4618      	mov	r0, r3
 8003afc:	f001 f85e 	bl	8004bbc <RCCEx_PLL2_Config>
 8003b00:	4603      	mov	r3, r0
 8003b02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003b06:	e011      	b.n	8003b2c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003b08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b0c:	3328      	adds	r3, #40	@ 0x28
 8003b0e:	2100      	movs	r1, #0
 8003b10:	4618      	mov	r0, r3
 8003b12:	f001 f905 	bl	8004d20 <RCCEx_PLL3_Config>
 8003b16:	4603      	mov	r3, r0
 8003b18:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003b1c:	e006      	b.n	8003b2c <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003b1e:	2301      	movs	r3, #1
 8003b20:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003b24:	e002      	b.n	8003b2c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003b26:	bf00      	nop
 8003b28:	e000      	b.n	8003b2c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003b2a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b2c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d10b      	bne.n	8003b4c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8003b34:	4b8e      	ldr	r3, [pc, #568]	@ (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003b36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b38:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8003b3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b40:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003b44:	4a8a      	ldr	r2, [pc, #552]	@ (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003b46:	430b      	orrs	r3, r1
 8003b48:	6593      	str	r3, [r2, #88]	@ 0x58
 8003b4a:	e003      	b.n	8003b54 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b4c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b50:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003b54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b5c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8003b60:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8003b64:	2300      	movs	r3, #0
 8003b66:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8003b6a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8003b6e:	460b      	mov	r3, r1
 8003b70:	4313      	orrs	r3, r2
 8003b72:	d03a      	beq.n	8003bea <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8003b74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b7a:	2b30      	cmp	r3, #48	@ 0x30
 8003b7c:	d01f      	beq.n	8003bbe <HAL_RCCEx_PeriphCLKConfig+0x416>
 8003b7e:	2b30      	cmp	r3, #48	@ 0x30
 8003b80:	d819      	bhi.n	8003bb6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003b82:	2b20      	cmp	r3, #32
 8003b84:	d00c      	beq.n	8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8003b86:	2b20      	cmp	r3, #32
 8003b88:	d815      	bhi.n	8003bb6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d019      	beq.n	8003bc2 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8003b8e:	2b10      	cmp	r3, #16
 8003b90:	d111      	bne.n	8003bb6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003b92:	4b77      	ldr	r3, [pc, #476]	@ (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003b94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b96:	4a76      	ldr	r2, [pc, #472]	@ (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003b98:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b9c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003b9e:	e011      	b.n	8003bc4 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003ba0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ba4:	3308      	adds	r3, #8
 8003ba6:	2102      	movs	r1, #2
 8003ba8:	4618      	mov	r0, r3
 8003baa:	f001 f807 	bl	8004bbc <RCCEx_PLL2_Config>
 8003bae:	4603      	mov	r3, r0
 8003bb0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003bb4:	e006      	b.n	8003bc4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003bb6:	2301      	movs	r3, #1
 8003bb8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003bbc:	e002      	b.n	8003bc4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003bbe:	bf00      	nop
 8003bc0:	e000      	b.n	8003bc4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003bc2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003bc4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d10a      	bne.n	8003be2 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003bcc:	4b68      	ldr	r3, [pc, #416]	@ (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003bce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bd0:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8003bd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bda:	4a65      	ldr	r2, [pc, #404]	@ (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003bdc:	430b      	orrs	r3, r1
 8003bde:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003be0:	e003      	b.n	8003bea <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003be2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003be6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003bea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bf2:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8003bf6:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8003c00:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8003c04:	460b      	mov	r3, r1
 8003c06:	4313      	orrs	r3, r2
 8003c08:	d051      	beq.n	8003cae <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8003c0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c0e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c10:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003c14:	d035      	beq.n	8003c82 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8003c16:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003c1a:	d82e      	bhi.n	8003c7a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003c1c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003c20:	d031      	beq.n	8003c86 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8003c22:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003c26:	d828      	bhi.n	8003c7a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003c28:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c2c:	d01a      	beq.n	8003c64 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8003c2e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c32:	d822      	bhi.n	8003c7a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d003      	beq.n	8003c40 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8003c38:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c3c:	d007      	beq.n	8003c4e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8003c3e:	e01c      	b.n	8003c7a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003c40:	4b4b      	ldr	r3, [pc, #300]	@ (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003c42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c44:	4a4a      	ldr	r2, [pc, #296]	@ (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003c46:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c4a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003c4c:	e01c      	b.n	8003c88 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003c4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c52:	3308      	adds	r3, #8
 8003c54:	2100      	movs	r1, #0
 8003c56:	4618      	mov	r0, r3
 8003c58:	f000 ffb0 	bl	8004bbc <RCCEx_PLL2_Config>
 8003c5c:	4603      	mov	r3, r0
 8003c5e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003c62:	e011      	b.n	8003c88 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003c64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c68:	3328      	adds	r3, #40	@ 0x28
 8003c6a:	2100      	movs	r1, #0
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	f001 f857 	bl	8004d20 <RCCEx_PLL3_Config>
 8003c72:	4603      	mov	r3, r0
 8003c74:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003c78:	e006      	b.n	8003c88 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003c7a:	2301      	movs	r3, #1
 8003c7c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003c80:	e002      	b.n	8003c88 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003c82:	bf00      	nop
 8003c84:	e000      	b.n	8003c88 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003c86:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c88:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d10a      	bne.n	8003ca6 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003c90:	4b37      	ldr	r3, [pc, #220]	@ (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003c92:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c94:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003c98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c9c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c9e:	4a34      	ldr	r2, [pc, #208]	@ (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003ca0:	430b      	orrs	r3, r1
 8003ca2:	6513      	str	r3, [r2, #80]	@ 0x50
 8003ca4:	e003      	b.n	8003cae <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ca6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003caa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003cae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cb6:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8003cba:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003cbe:	2300      	movs	r3, #0
 8003cc0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8003cc4:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8003cc8:	460b      	mov	r3, r1
 8003cca:	4313      	orrs	r3, r2
 8003ccc:	d056      	beq.n	8003d7c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8003cce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cd2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003cd4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003cd8:	d033      	beq.n	8003d42 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8003cda:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003cde:	d82c      	bhi.n	8003d3a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003ce0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003ce4:	d02f      	beq.n	8003d46 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8003ce6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003cea:	d826      	bhi.n	8003d3a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003cec:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003cf0:	d02b      	beq.n	8003d4a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8003cf2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003cf6:	d820      	bhi.n	8003d3a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003cf8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003cfc:	d012      	beq.n	8003d24 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8003cfe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003d02:	d81a      	bhi.n	8003d3a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d022      	beq.n	8003d4e <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8003d08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d0c:	d115      	bne.n	8003d3a <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003d0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d12:	3308      	adds	r3, #8
 8003d14:	2101      	movs	r1, #1
 8003d16:	4618      	mov	r0, r3
 8003d18:	f000 ff50 	bl	8004bbc <RCCEx_PLL2_Config>
 8003d1c:	4603      	mov	r3, r0
 8003d1e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003d22:	e015      	b.n	8003d50 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003d24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d28:	3328      	adds	r3, #40	@ 0x28
 8003d2a:	2101      	movs	r1, #1
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	f000 fff7 	bl	8004d20 <RCCEx_PLL3_Config>
 8003d32:	4603      	mov	r3, r0
 8003d34:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003d38:	e00a      	b.n	8003d50 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003d3a:	2301      	movs	r3, #1
 8003d3c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003d40:	e006      	b.n	8003d50 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003d42:	bf00      	nop
 8003d44:	e004      	b.n	8003d50 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003d46:	bf00      	nop
 8003d48:	e002      	b.n	8003d50 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003d4a:	bf00      	nop
 8003d4c:	e000      	b.n	8003d50 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003d4e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d50:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d10d      	bne.n	8003d74 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003d58:	4b05      	ldr	r3, [pc, #20]	@ (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003d5a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d5c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8003d60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d64:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003d66:	4a02      	ldr	r2, [pc, #8]	@ (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003d68:	430b      	orrs	r3, r1
 8003d6a:	6513      	str	r3, [r2, #80]	@ 0x50
 8003d6c:	e006      	b.n	8003d7c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8003d6e:	bf00      	nop
 8003d70:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d74:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d78:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003d7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d84:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8003d88:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003d8c:	2300      	movs	r3, #0
 8003d8e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003d92:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8003d96:	460b      	mov	r3, r1
 8003d98:	4313      	orrs	r3, r2
 8003d9a:	d055      	beq.n	8003e48 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8003d9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003da0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003da4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003da8:	d033      	beq.n	8003e12 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8003daa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003dae:	d82c      	bhi.n	8003e0a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003db0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003db4:	d02f      	beq.n	8003e16 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8003db6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003dba:	d826      	bhi.n	8003e0a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003dbc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003dc0:	d02b      	beq.n	8003e1a <HAL_RCCEx_PeriphCLKConfig+0x672>
 8003dc2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003dc6:	d820      	bhi.n	8003e0a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003dc8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003dcc:	d012      	beq.n	8003df4 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8003dce:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003dd2:	d81a      	bhi.n	8003e0a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d022      	beq.n	8003e1e <HAL_RCCEx_PeriphCLKConfig+0x676>
 8003dd8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003ddc:	d115      	bne.n	8003e0a <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003dde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003de2:	3308      	adds	r3, #8
 8003de4:	2101      	movs	r1, #1
 8003de6:	4618      	mov	r0, r3
 8003de8:	f000 fee8 	bl	8004bbc <RCCEx_PLL2_Config>
 8003dec:	4603      	mov	r3, r0
 8003dee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003df2:	e015      	b.n	8003e20 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003df4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003df8:	3328      	adds	r3, #40	@ 0x28
 8003dfa:	2101      	movs	r1, #1
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	f000 ff8f 	bl	8004d20 <RCCEx_PLL3_Config>
 8003e02:	4603      	mov	r3, r0
 8003e04:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003e08:	e00a      	b.n	8003e20 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003e10:	e006      	b.n	8003e20 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003e12:	bf00      	nop
 8003e14:	e004      	b.n	8003e20 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003e16:	bf00      	nop
 8003e18:	e002      	b.n	8003e20 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003e1a:	bf00      	nop
 8003e1c:	e000      	b.n	8003e20 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003e1e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e20:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d10b      	bne.n	8003e40 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003e28:	4ba3      	ldr	r3, [pc, #652]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e2c:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003e30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e34:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003e38:	4a9f      	ldr	r2, [pc, #636]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e3a:	430b      	orrs	r3, r1
 8003e3c:	6593      	str	r3, [r2, #88]	@ 0x58
 8003e3e:	e003      	b.n	8003e48 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e40:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e44:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003e48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e50:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8003e54:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003e58:	2300      	movs	r3, #0
 8003e5a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8003e5e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003e62:	460b      	mov	r3, r1
 8003e64:	4313      	orrs	r3, r2
 8003e66:	d037      	beq.n	8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8003e68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e6e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003e72:	d00e      	beq.n	8003e92 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8003e74:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003e78:	d816      	bhi.n	8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d018      	beq.n	8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8003e7e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003e82:	d111      	bne.n	8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003e84:	4b8c      	ldr	r3, [pc, #560]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e88:	4a8b      	ldr	r2, [pc, #556]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e8a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e8e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003e90:	e00f      	b.n	8003eb2 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003e92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e96:	3308      	adds	r3, #8
 8003e98:	2101      	movs	r1, #1
 8003e9a:	4618      	mov	r0, r3
 8003e9c:	f000 fe8e 	bl	8004bbc <RCCEx_PLL2_Config>
 8003ea0:	4603      	mov	r3, r0
 8003ea2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003ea6:	e004      	b.n	8003eb2 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003ea8:	2301      	movs	r3, #1
 8003eaa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003eae:	e000      	b.n	8003eb2 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8003eb0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003eb2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d10a      	bne.n	8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003eba:	4b7f      	ldr	r3, [pc, #508]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ebc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ebe:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003ec2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ec6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ec8:	4a7b      	ldr	r2, [pc, #492]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003eca:	430b      	orrs	r3, r1
 8003ecc:	6513      	str	r3, [r2, #80]	@ 0x50
 8003ece:	e003      	b.n	8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ed0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ed4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003ed8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003edc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ee0:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8003ee4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003ee8:	2300      	movs	r3, #0
 8003eea:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8003eee:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8003ef2:	460b      	mov	r3, r1
 8003ef4:	4313      	orrs	r3, r2
 8003ef6:	d039      	beq.n	8003f6c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8003ef8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003efc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003efe:	2b03      	cmp	r3, #3
 8003f00:	d81c      	bhi.n	8003f3c <HAL_RCCEx_PeriphCLKConfig+0x794>
 8003f02:	a201      	add	r2, pc, #4	@ (adr r2, 8003f08 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8003f04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f08:	08003f45 	.word	0x08003f45
 8003f0c:	08003f19 	.word	0x08003f19
 8003f10:	08003f27 	.word	0x08003f27
 8003f14:	08003f45 	.word	0x08003f45
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003f18:	4b67      	ldr	r3, [pc, #412]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003f1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f1c:	4a66      	ldr	r2, [pc, #408]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003f1e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f22:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003f24:	e00f      	b.n	8003f46 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003f26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f2a:	3308      	adds	r3, #8
 8003f2c:	2102      	movs	r1, #2
 8003f2e:	4618      	mov	r0, r3
 8003f30:	f000 fe44 	bl	8004bbc <RCCEx_PLL2_Config>
 8003f34:	4603      	mov	r3, r0
 8003f36:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003f3a:	e004      	b.n	8003f46 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003f42:	e000      	b.n	8003f46 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8003f44:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f46:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d10a      	bne.n	8003f64 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003f4e:	4b5a      	ldr	r3, [pc, #360]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003f50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f52:	f023 0103 	bic.w	r1, r3, #3
 8003f56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f5a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f5c:	4a56      	ldr	r2, [pc, #344]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003f5e:	430b      	orrs	r3, r1
 8003f60:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003f62:	e003      	b.n	8003f6c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f64:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f68:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003f6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f74:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8003f78:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003f82:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8003f86:	460b      	mov	r3, r1
 8003f88:	4313      	orrs	r3, r2
 8003f8a:	f000 809f 	beq.w	80040cc <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003f8e:	4b4b      	ldr	r3, [pc, #300]	@ (80040bc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	4a4a      	ldr	r2, [pc, #296]	@ (80040bc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003f94:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f98:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003f9a:	f7fc fdc5 	bl	8000b28 <HAL_GetTick>
 8003f9e:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003fa2:	e00b      	b.n	8003fbc <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003fa4:	f7fc fdc0 	bl	8000b28 <HAL_GetTick>
 8003fa8:	4602      	mov	r2, r0
 8003faa:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003fae:	1ad3      	subs	r3, r2, r3
 8003fb0:	2b64      	cmp	r3, #100	@ 0x64
 8003fb2:	d903      	bls.n	8003fbc <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8003fb4:	2303      	movs	r3, #3
 8003fb6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003fba:	e005      	b.n	8003fc8 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003fbc:	4b3f      	ldr	r3, [pc, #252]	@ (80040bc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d0ed      	beq.n	8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8003fc8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d179      	bne.n	80040c4 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003fd0:	4b39      	ldr	r3, [pc, #228]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003fd2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003fd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fd8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003fdc:	4053      	eors	r3, r2
 8003fde:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d015      	beq.n	8004012 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003fe6:	4b34      	ldr	r3, [pc, #208]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003fe8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003fee:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003ff2:	4b31      	ldr	r3, [pc, #196]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ff4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ff6:	4a30      	ldr	r2, [pc, #192]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ff8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ffc:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003ffe:	4b2e      	ldr	r3, [pc, #184]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004000:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004002:	4a2d      	ldr	r2, [pc, #180]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004004:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004008:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800400a:	4a2b      	ldr	r2, [pc, #172]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800400c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004010:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8004012:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004016:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800401a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800401e:	d118      	bne.n	8004052 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004020:	f7fc fd82 	bl	8000b28 <HAL_GetTick>
 8004024:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004028:	e00d      	b.n	8004046 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800402a:	f7fc fd7d 	bl	8000b28 <HAL_GetTick>
 800402e:	4602      	mov	r2, r0
 8004030:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8004034:	1ad2      	subs	r2, r2, r3
 8004036:	f241 3388 	movw	r3, #5000	@ 0x1388
 800403a:	429a      	cmp	r2, r3
 800403c:	d903      	bls.n	8004046 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800403e:	2303      	movs	r3, #3
 8004040:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8004044:	e005      	b.n	8004052 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004046:	4b1c      	ldr	r3, [pc, #112]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004048:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800404a:	f003 0302 	and.w	r3, r3, #2
 800404e:	2b00      	cmp	r3, #0
 8004050:	d0eb      	beq.n	800402a <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8004052:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004056:	2b00      	cmp	r3, #0
 8004058:	d129      	bne.n	80040ae <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800405a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800405e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004062:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004066:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800406a:	d10e      	bne.n	800408a <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800406c:	4b12      	ldr	r3, [pc, #72]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800406e:	691b      	ldr	r3, [r3, #16]
 8004070:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8004074:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004078:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800407c:	091a      	lsrs	r2, r3, #4
 800407e:	4b10      	ldr	r3, [pc, #64]	@ (80040c0 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8004080:	4013      	ands	r3, r2
 8004082:	4a0d      	ldr	r2, [pc, #52]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004084:	430b      	orrs	r3, r1
 8004086:	6113      	str	r3, [r2, #16]
 8004088:	e005      	b.n	8004096 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800408a:	4b0b      	ldr	r3, [pc, #44]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800408c:	691b      	ldr	r3, [r3, #16]
 800408e:	4a0a      	ldr	r2, [pc, #40]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004090:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004094:	6113      	str	r3, [r2, #16]
 8004096:	4b08      	ldr	r3, [pc, #32]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004098:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800409a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800409e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80040a2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040a6:	4a04      	ldr	r2, [pc, #16]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80040a8:	430b      	orrs	r3, r1
 80040aa:	6713      	str	r3, [r2, #112]	@ 0x70
 80040ac:	e00e      	b.n	80040cc <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80040ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80040b2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 80040b6:	e009      	b.n	80040cc <HAL_RCCEx_PeriphCLKConfig+0x924>
 80040b8:	58024400 	.word	0x58024400
 80040bc:	58024800 	.word	0x58024800
 80040c0:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80040c8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80040cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040d4:	f002 0301 	and.w	r3, r2, #1
 80040d8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80040dc:	2300      	movs	r3, #0
 80040de:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80040e2:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80040e6:	460b      	mov	r3, r1
 80040e8:	4313      	orrs	r3, r2
 80040ea:	f000 8089 	beq.w	8004200 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80040ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040f2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80040f4:	2b28      	cmp	r3, #40	@ 0x28
 80040f6:	d86b      	bhi.n	80041d0 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 80040f8:	a201      	add	r2, pc, #4	@ (adr r2, 8004100 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80040fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040fe:	bf00      	nop
 8004100:	080041d9 	.word	0x080041d9
 8004104:	080041d1 	.word	0x080041d1
 8004108:	080041d1 	.word	0x080041d1
 800410c:	080041d1 	.word	0x080041d1
 8004110:	080041d1 	.word	0x080041d1
 8004114:	080041d1 	.word	0x080041d1
 8004118:	080041d1 	.word	0x080041d1
 800411c:	080041d1 	.word	0x080041d1
 8004120:	080041a5 	.word	0x080041a5
 8004124:	080041d1 	.word	0x080041d1
 8004128:	080041d1 	.word	0x080041d1
 800412c:	080041d1 	.word	0x080041d1
 8004130:	080041d1 	.word	0x080041d1
 8004134:	080041d1 	.word	0x080041d1
 8004138:	080041d1 	.word	0x080041d1
 800413c:	080041d1 	.word	0x080041d1
 8004140:	080041bb 	.word	0x080041bb
 8004144:	080041d1 	.word	0x080041d1
 8004148:	080041d1 	.word	0x080041d1
 800414c:	080041d1 	.word	0x080041d1
 8004150:	080041d1 	.word	0x080041d1
 8004154:	080041d1 	.word	0x080041d1
 8004158:	080041d1 	.word	0x080041d1
 800415c:	080041d1 	.word	0x080041d1
 8004160:	080041d9 	.word	0x080041d9
 8004164:	080041d1 	.word	0x080041d1
 8004168:	080041d1 	.word	0x080041d1
 800416c:	080041d1 	.word	0x080041d1
 8004170:	080041d1 	.word	0x080041d1
 8004174:	080041d1 	.word	0x080041d1
 8004178:	080041d1 	.word	0x080041d1
 800417c:	080041d1 	.word	0x080041d1
 8004180:	080041d9 	.word	0x080041d9
 8004184:	080041d1 	.word	0x080041d1
 8004188:	080041d1 	.word	0x080041d1
 800418c:	080041d1 	.word	0x080041d1
 8004190:	080041d1 	.word	0x080041d1
 8004194:	080041d1 	.word	0x080041d1
 8004198:	080041d1 	.word	0x080041d1
 800419c:	080041d1 	.word	0x080041d1
 80041a0:	080041d9 	.word	0x080041d9
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80041a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041a8:	3308      	adds	r3, #8
 80041aa:	2101      	movs	r1, #1
 80041ac:	4618      	mov	r0, r3
 80041ae:	f000 fd05 	bl	8004bbc <RCCEx_PLL2_Config>
 80041b2:	4603      	mov	r3, r0
 80041b4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80041b8:	e00f      	b.n	80041da <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80041ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041be:	3328      	adds	r3, #40	@ 0x28
 80041c0:	2101      	movs	r1, #1
 80041c2:	4618      	mov	r0, r3
 80041c4:	f000 fdac 	bl	8004d20 <RCCEx_PLL3_Config>
 80041c8:	4603      	mov	r3, r0
 80041ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80041ce:	e004      	b.n	80041da <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80041d0:	2301      	movs	r3, #1
 80041d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80041d6:	e000      	b.n	80041da <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 80041d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80041da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d10a      	bne.n	80041f8 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80041e2:	4bbf      	ldr	r3, [pc, #764]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80041e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041e6:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80041ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041ee:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80041f0:	4abb      	ldr	r2, [pc, #748]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80041f2:	430b      	orrs	r3, r1
 80041f4:	6553      	str	r3, [r2, #84]	@ 0x54
 80041f6:	e003      	b.n	8004200 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80041fc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8004200:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004204:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004208:	f002 0302 	and.w	r3, r2, #2
 800420c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004210:	2300      	movs	r3, #0
 8004212:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8004216:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800421a:	460b      	mov	r3, r1
 800421c:	4313      	orrs	r3, r2
 800421e:	d041      	beq.n	80042a4 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8004220:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004224:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004226:	2b05      	cmp	r3, #5
 8004228:	d824      	bhi.n	8004274 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800422a:	a201      	add	r2, pc, #4	@ (adr r2, 8004230 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800422c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004230:	0800427d 	.word	0x0800427d
 8004234:	08004249 	.word	0x08004249
 8004238:	0800425f 	.word	0x0800425f
 800423c:	0800427d 	.word	0x0800427d
 8004240:	0800427d 	.word	0x0800427d
 8004244:	0800427d 	.word	0x0800427d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004248:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800424c:	3308      	adds	r3, #8
 800424e:	2101      	movs	r1, #1
 8004250:	4618      	mov	r0, r3
 8004252:	f000 fcb3 	bl	8004bbc <RCCEx_PLL2_Config>
 8004256:	4603      	mov	r3, r0
 8004258:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800425c:	e00f      	b.n	800427e <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800425e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004262:	3328      	adds	r3, #40	@ 0x28
 8004264:	2101      	movs	r1, #1
 8004266:	4618      	mov	r0, r3
 8004268:	f000 fd5a 	bl	8004d20 <RCCEx_PLL3_Config>
 800426c:	4603      	mov	r3, r0
 800426e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004272:	e004      	b.n	800427e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004274:	2301      	movs	r3, #1
 8004276:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800427a:	e000      	b.n	800427e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800427c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800427e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004282:	2b00      	cmp	r3, #0
 8004284:	d10a      	bne.n	800429c <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8004286:	4b96      	ldr	r3, [pc, #600]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004288:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800428a:	f023 0107 	bic.w	r1, r3, #7
 800428e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004292:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004294:	4a92      	ldr	r2, [pc, #584]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004296:	430b      	orrs	r3, r1
 8004298:	6553      	str	r3, [r2, #84]	@ 0x54
 800429a:	e003      	b.n	80042a4 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800429c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042a0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80042a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042ac:	f002 0304 	and.w	r3, r2, #4
 80042b0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80042b4:	2300      	movs	r3, #0
 80042b6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80042ba:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80042be:	460b      	mov	r3, r1
 80042c0:	4313      	orrs	r3, r2
 80042c2:	d044      	beq.n	800434e <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80042c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80042cc:	2b05      	cmp	r3, #5
 80042ce:	d825      	bhi.n	800431c <HAL_RCCEx_PeriphCLKConfig+0xb74>
 80042d0:	a201      	add	r2, pc, #4	@ (adr r2, 80042d8 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 80042d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042d6:	bf00      	nop
 80042d8:	08004325 	.word	0x08004325
 80042dc:	080042f1 	.word	0x080042f1
 80042e0:	08004307 	.word	0x08004307
 80042e4:	08004325 	.word	0x08004325
 80042e8:	08004325 	.word	0x08004325
 80042ec:	08004325 	.word	0x08004325
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80042f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042f4:	3308      	adds	r3, #8
 80042f6:	2101      	movs	r1, #1
 80042f8:	4618      	mov	r0, r3
 80042fa:	f000 fc5f 	bl	8004bbc <RCCEx_PLL2_Config>
 80042fe:	4603      	mov	r3, r0
 8004300:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004304:	e00f      	b.n	8004326 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004306:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800430a:	3328      	adds	r3, #40	@ 0x28
 800430c:	2101      	movs	r1, #1
 800430e:	4618      	mov	r0, r3
 8004310:	f000 fd06 	bl	8004d20 <RCCEx_PLL3_Config>
 8004314:	4603      	mov	r3, r0
 8004316:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800431a:	e004      	b.n	8004326 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800431c:	2301      	movs	r3, #1
 800431e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004322:	e000      	b.n	8004326 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8004324:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004326:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800432a:	2b00      	cmp	r3, #0
 800432c:	d10b      	bne.n	8004346 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800432e:	4b6c      	ldr	r3, [pc, #432]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004330:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004332:	f023 0107 	bic.w	r1, r3, #7
 8004336:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800433a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800433e:	4a68      	ldr	r2, [pc, #416]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004340:	430b      	orrs	r3, r1
 8004342:	6593      	str	r3, [r2, #88]	@ 0x58
 8004344:	e003      	b.n	800434e <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004346:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800434a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800434e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004352:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004356:	f002 0320 	and.w	r3, r2, #32
 800435a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800435e:	2300      	movs	r3, #0
 8004360:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004364:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004368:	460b      	mov	r3, r1
 800436a:	4313      	orrs	r3, r2
 800436c:	d055      	beq.n	800441a <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800436e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004372:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004376:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800437a:	d033      	beq.n	80043e4 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800437c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004380:	d82c      	bhi.n	80043dc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004382:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004386:	d02f      	beq.n	80043e8 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8004388:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800438c:	d826      	bhi.n	80043dc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800438e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004392:	d02b      	beq.n	80043ec <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8004394:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004398:	d820      	bhi.n	80043dc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800439a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800439e:	d012      	beq.n	80043c6 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 80043a0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80043a4:	d81a      	bhi.n	80043dc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d022      	beq.n	80043f0 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 80043aa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80043ae:	d115      	bne.n	80043dc <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80043b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043b4:	3308      	adds	r3, #8
 80043b6:	2100      	movs	r1, #0
 80043b8:	4618      	mov	r0, r3
 80043ba:	f000 fbff 	bl	8004bbc <RCCEx_PLL2_Config>
 80043be:	4603      	mov	r3, r0
 80043c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80043c4:	e015      	b.n	80043f2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80043c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043ca:	3328      	adds	r3, #40	@ 0x28
 80043cc:	2102      	movs	r1, #2
 80043ce:	4618      	mov	r0, r3
 80043d0:	f000 fca6 	bl	8004d20 <RCCEx_PLL3_Config>
 80043d4:	4603      	mov	r3, r0
 80043d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80043da:	e00a      	b.n	80043f2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80043dc:	2301      	movs	r3, #1
 80043de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80043e2:	e006      	b.n	80043f2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80043e4:	bf00      	nop
 80043e6:	e004      	b.n	80043f2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80043e8:	bf00      	nop
 80043ea:	e002      	b.n	80043f2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80043ec:	bf00      	nop
 80043ee:	e000      	b.n	80043f2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80043f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80043f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d10b      	bne.n	8004412 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80043fa:	4b39      	ldr	r3, [pc, #228]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80043fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043fe:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004402:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004406:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800440a:	4a35      	ldr	r2, [pc, #212]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800440c:	430b      	orrs	r3, r1
 800440e:	6553      	str	r3, [r2, #84]	@ 0x54
 8004410:	e003      	b.n	800441a <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004412:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004416:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800441a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800441e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004422:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8004426:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800442a:	2300      	movs	r3, #0
 800442c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004430:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8004434:	460b      	mov	r3, r1
 8004436:	4313      	orrs	r3, r2
 8004438:	d058      	beq.n	80044ec <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800443a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800443e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004442:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004446:	d033      	beq.n	80044b0 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8004448:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800444c:	d82c      	bhi.n	80044a8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800444e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004452:	d02f      	beq.n	80044b4 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8004454:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004458:	d826      	bhi.n	80044a8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800445a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800445e:	d02b      	beq.n	80044b8 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8004460:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004464:	d820      	bhi.n	80044a8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004466:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800446a:	d012      	beq.n	8004492 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800446c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004470:	d81a      	bhi.n	80044a8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004472:	2b00      	cmp	r3, #0
 8004474:	d022      	beq.n	80044bc <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8004476:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800447a:	d115      	bne.n	80044a8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800447c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004480:	3308      	adds	r3, #8
 8004482:	2100      	movs	r1, #0
 8004484:	4618      	mov	r0, r3
 8004486:	f000 fb99 	bl	8004bbc <RCCEx_PLL2_Config>
 800448a:	4603      	mov	r3, r0
 800448c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004490:	e015      	b.n	80044be <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004492:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004496:	3328      	adds	r3, #40	@ 0x28
 8004498:	2102      	movs	r1, #2
 800449a:	4618      	mov	r0, r3
 800449c:	f000 fc40 	bl	8004d20 <RCCEx_PLL3_Config>
 80044a0:	4603      	mov	r3, r0
 80044a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80044a6:	e00a      	b.n	80044be <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80044a8:	2301      	movs	r3, #1
 80044aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80044ae:	e006      	b.n	80044be <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80044b0:	bf00      	nop
 80044b2:	e004      	b.n	80044be <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80044b4:	bf00      	nop
 80044b6:	e002      	b.n	80044be <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80044b8:	bf00      	nop
 80044ba:	e000      	b.n	80044be <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80044bc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80044be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d10e      	bne.n	80044e4 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80044c6:	4b06      	ldr	r3, [pc, #24]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80044c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044ca:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80044ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044d2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80044d6:	4a02      	ldr	r2, [pc, #8]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80044d8:	430b      	orrs	r3, r1
 80044da:	6593      	str	r3, [r2, #88]	@ 0x58
 80044dc:	e006      	b.n	80044ec <HAL_RCCEx_PeriphCLKConfig+0xd44>
 80044de:	bf00      	nop
 80044e0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044e8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80044ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044f4:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80044f8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80044fc:	2300      	movs	r3, #0
 80044fe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004502:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8004506:	460b      	mov	r3, r1
 8004508:	4313      	orrs	r3, r2
 800450a:	d055      	beq.n	80045b8 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800450c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004510:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004514:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004518:	d033      	beq.n	8004582 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800451a:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800451e:	d82c      	bhi.n	800457a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004520:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004524:	d02f      	beq.n	8004586 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8004526:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800452a:	d826      	bhi.n	800457a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800452c:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004530:	d02b      	beq.n	800458a <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8004532:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004536:	d820      	bhi.n	800457a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004538:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800453c:	d012      	beq.n	8004564 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800453e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004542:	d81a      	bhi.n	800457a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004544:	2b00      	cmp	r3, #0
 8004546:	d022      	beq.n	800458e <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8004548:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800454c:	d115      	bne.n	800457a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800454e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004552:	3308      	adds	r3, #8
 8004554:	2100      	movs	r1, #0
 8004556:	4618      	mov	r0, r3
 8004558:	f000 fb30 	bl	8004bbc <RCCEx_PLL2_Config>
 800455c:	4603      	mov	r3, r0
 800455e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004562:	e015      	b.n	8004590 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004564:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004568:	3328      	adds	r3, #40	@ 0x28
 800456a:	2102      	movs	r1, #2
 800456c:	4618      	mov	r0, r3
 800456e:	f000 fbd7 	bl	8004d20 <RCCEx_PLL3_Config>
 8004572:	4603      	mov	r3, r0
 8004574:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004578:	e00a      	b.n	8004590 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800457a:	2301      	movs	r3, #1
 800457c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004580:	e006      	b.n	8004590 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004582:	bf00      	nop
 8004584:	e004      	b.n	8004590 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004586:	bf00      	nop
 8004588:	e002      	b.n	8004590 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800458a:	bf00      	nop
 800458c:	e000      	b.n	8004590 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800458e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004590:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004594:	2b00      	cmp	r3, #0
 8004596:	d10b      	bne.n	80045b0 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004598:	4ba1      	ldr	r3, [pc, #644]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800459a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800459c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 80045a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045a4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80045a8:	4a9d      	ldr	r2, [pc, #628]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80045aa:	430b      	orrs	r3, r1
 80045ac:	6593      	str	r3, [r2, #88]	@ 0x58
 80045ae:	e003      	b.n	80045b8 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045b4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80045b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045c0:	f002 0308 	and.w	r3, r2, #8
 80045c4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80045c8:	2300      	movs	r3, #0
 80045ca:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80045ce:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80045d2:	460b      	mov	r3, r1
 80045d4:	4313      	orrs	r3, r2
 80045d6:	d01e      	beq.n	8004616 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 80045d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80045e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80045e4:	d10c      	bne.n	8004600 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80045e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045ea:	3328      	adds	r3, #40	@ 0x28
 80045ec:	2102      	movs	r1, #2
 80045ee:	4618      	mov	r0, r3
 80045f0:	f000 fb96 	bl	8004d20 <RCCEx_PLL3_Config>
 80045f4:	4603      	mov	r3, r0
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d002      	beq.n	8004600 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 80045fa:	2301      	movs	r3, #1
 80045fc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8004600:	4b87      	ldr	r3, [pc, #540]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004602:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004604:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004608:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800460c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004610:	4a83      	ldr	r2, [pc, #524]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004612:	430b      	orrs	r3, r1
 8004614:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004616:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800461a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800461e:	f002 0310 	and.w	r3, r2, #16
 8004622:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004626:	2300      	movs	r3, #0
 8004628:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800462c:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8004630:	460b      	mov	r3, r1
 8004632:	4313      	orrs	r3, r2
 8004634:	d01e      	beq.n	8004674 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8004636:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800463a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800463e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004642:	d10c      	bne.n	800465e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004644:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004648:	3328      	adds	r3, #40	@ 0x28
 800464a:	2102      	movs	r1, #2
 800464c:	4618      	mov	r0, r3
 800464e:	f000 fb67 	bl	8004d20 <RCCEx_PLL3_Config>
 8004652:	4603      	mov	r3, r0
 8004654:	2b00      	cmp	r3, #0
 8004656:	d002      	beq.n	800465e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8004658:	2301      	movs	r3, #1
 800465a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800465e:	4b70      	ldr	r3, [pc, #448]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004660:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004662:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004666:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800466a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800466e:	4a6c      	ldr	r2, [pc, #432]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004670:	430b      	orrs	r3, r1
 8004672:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004674:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004678:	e9d3 2300 	ldrd	r2, r3, [r3]
 800467c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8004680:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004684:	2300      	movs	r3, #0
 8004686:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800468a:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800468e:	460b      	mov	r3, r1
 8004690:	4313      	orrs	r3, r2
 8004692:	d03e      	beq.n	8004712 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8004694:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004698:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800469c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80046a0:	d022      	beq.n	80046e8 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 80046a2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80046a6:	d81b      	bhi.n	80046e0 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d003      	beq.n	80046b4 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 80046ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80046b0:	d00b      	beq.n	80046ca <HAL_RCCEx_PeriphCLKConfig+0xf22>
 80046b2:	e015      	b.n	80046e0 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80046b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046b8:	3308      	adds	r3, #8
 80046ba:	2100      	movs	r1, #0
 80046bc:	4618      	mov	r0, r3
 80046be:	f000 fa7d 	bl	8004bbc <RCCEx_PLL2_Config>
 80046c2:	4603      	mov	r3, r0
 80046c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80046c8:	e00f      	b.n	80046ea <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80046ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046ce:	3328      	adds	r3, #40	@ 0x28
 80046d0:	2102      	movs	r1, #2
 80046d2:	4618      	mov	r0, r3
 80046d4:	f000 fb24 	bl	8004d20 <RCCEx_PLL3_Config>
 80046d8:	4603      	mov	r3, r0
 80046da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80046de:	e004      	b.n	80046ea <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80046e0:	2301      	movs	r3, #1
 80046e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80046e6:	e000      	b.n	80046ea <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 80046e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80046ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d10b      	bne.n	800470a <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80046f2:	4b4b      	ldr	r3, [pc, #300]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80046f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046f6:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80046fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046fe:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004702:	4a47      	ldr	r2, [pc, #284]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004704:	430b      	orrs	r3, r1
 8004706:	6593      	str	r3, [r2, #88]	@ 0x58
 8004708:	e003      	b.n	8004712 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800470a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800470e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004712:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004716:	e9d3 2300 	ldrd	r2, r3, [r3]
 800471a:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800471e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004720:	2300      	movs	r3, #0
 8004722:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004724:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8004728:	460b      	mov	r3, r1
 800472a:	4313      	orrs	r3, r2
 800472c:	d03b      	beq.n	80047a6 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800472e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004732:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004736:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800473a:	d01f      	beq.n	800477c <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800473c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004740:	d818      	bhi.n	8004774 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8004742:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004746:	d003      	beq.n	8004750 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8004748:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800474c:	d007      	beq.n	800475e <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800474e:	e011      	b.n	8004774 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004750:	4b33      	ldr	r3, [pc, #204]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004752:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004754:	4a32      	ldr	r2, [pc, #200]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004756:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800475a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800475c:	e00f      	b.n	800477e <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800475e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004762:	3328      	adds	r3, #40	@ 0x28
 8004764:	2101      	movs	r1, #1
 8004766:	4618      	mov	r0, r3
 8004768:	f000 fada 	bl	8004d20 <RCCEx_PLL3_Config>
 800476c:	4603      	mov	r3, r0
 800476e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8004772:	e004      	b.n	800477e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004774:	2301      	movs	r3, #1
 8004776:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800477a:	e000      	b.n	800477e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800477c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800477e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004782:	2b00      	cmp	r3, #0
 8004784:	d10b      	bne.n	800479e <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004786:	4b26      	ldr	r3, [pc, #152]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004788:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800478a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800478e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004792:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004796:	4a22      	ldr	r2, [pc, #136]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004798:	430b      	orrs	r3, r1
 800479a:	6553      	str	r3, [r2, #84]	@ 0x54
 800479c:	e003      	b.n	80047a6 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800479e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047a2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80047a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047ae:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80047b2:	673b      	str	r3, [r7, #112]	@ 0x70
 80047b4:	2300      	movs	r3, #0
 80047b6:	677b      	str	r3, [r7, #116]	@ 0x74
 80047b8:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80047bc:	460b      	mov	r3, r1
 80047be:	4313      	orrs	r3, r2
 80047c0:	d034      	beq.n	800482c <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80047c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d003      	beq.n	80047d4 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 80047cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80047d0:	d007      	beq.n	80047e2 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 80047d2:	e011      	b.n	80047f8 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80047d4:	4b12      	ldr	r3, [pc, #72]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80047d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047d8:	4a11      	ldr	r2, [pc, #68]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80047da:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80047de:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80047e0:	e00e      	b.n	8004800 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80047e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047e6:	3308      	adds	r3, #8
 80047e8:	2102      	movs	r1, #2
 80047ea:	4618      	mov	r0, r3
 80047ec:	f000 f9e6 	bl	8004bbc <RCCEx_PLL2_Config>
 80047f0:	4603      	mov	r3, r0
 80047f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80047f6:	e003      	b.n	8004800 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80047f8:	2301      	movs	r3, #1
 80047fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80047fe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004800:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004804:	2b00      	cmp	r3, #0
 8004806:	d10d      	bne.n	8004824 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004808:	4b05      	ldr	r3, [pc, #20]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800480a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800480c:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004810:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004814:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004816:	4a02      	ldr	r2, [pc, #8]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004818:	430b      	orrs	r3, r1
 800481a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800481c:	e006      	b.n	800482c <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800481e:	bf00      	nop
 8004820:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004824:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004828:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800482c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004830:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004834:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8004838:	66bb      	str	r3, [r7, #104]	@ 0x68
 800483a:	2300      	movs	r3, #0
 800483c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800483e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8004842:	460b      	mov	r3, r1
 8004844:	4313      	orrs	r3, r2
 8004846:	d00c      	beq.n	8004862 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004848:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800484c:	3328      	adds	r3, #40	@ 0x28
 800484e:	2102      	movs	r1, #2
 8004850:	4618      	mov	r0, r3
 8004852:	f000 fa65 	bl	8004d20 <RCCEx_PLL3_Config>
 8004856:	4603      	mov	r3, r0
 8004858:	2b00      	cmp	r3, #0
 800485a:	d002      	beq.n	8004862 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800485c:	2301      	movs	r3, #1
 800485e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004862:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004866:	e9d3 2300 	ldrd	r2, r3, [r3]
 800486a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800486e:	663b      	str	r3, [r7, #96]	@ 0x60
 8004870:	2300      	movs	r3, #0
 8004872:	667b      	str	r3, [r7, #100]	@ 0x64
 8004874:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8004878:	460b      	mov	r3, r1
 800487a:	4313      	orrs	r3, r2
 800487c:	d038      	beq.n	80048f0 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800487e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004882:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004886:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800488a:	d018      	beq.n	80048be <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800488c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004890:	d811      	bhi.n	80048b6 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004892:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004896:	d014      	beq.n	80048c2 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8004898:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800489c:	d80b      	bhi.n	80048b6 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d011      	beq.n	80048c6 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 80048a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80048a6:	d106      	bne.n	80048b6 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80048a8:	4bc3      	ldr	r3, [pc, #780]	@ (8004bb8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80048aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048ac:	4ac2      	ldr	r2, [pc, #776]	@ (8004bb8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80048ae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80048b2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 80048b4:	e008      	b.n	80048c8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80048b6:	2301      	movs	r3, #1
 80048b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80048bc:	e004      	b.n	80048c8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80048be:	bf00      	nop
 80048c0:	e002      	b.n	80048c8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80048c2:	bf00      	nop
 80048c4:	e000      	b.n	80048c8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80048c6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80048c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d10b      	bne.n	80048e8 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80048d0:	4bb9      	ldr	r3, [pc, #740]	@ (8004bb8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80048d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048d4:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80048d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80048e0:	4ab5      	ldr	r2, [pc, #724]	@ (8004bb8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80048e2:	430b      	orrs	r3, r1
 80048e4:	6553      	str	r3, [r2, #84]	@ 0x54
 80048e6:	e003      	b.n	80048f0 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048ec:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80048f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048f8:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80048fc:	65bb      	str	r3, [r7, #88]	@ 0x58
 80048fe:	2300      	movs	r3, #0
 8004900:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004902:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8004906:	460b      	mov	r3, r1
 8004908:	4313      	orrs	r3, r2
 800490a:	d009      	beq.n	8004920 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800490c:	4baa      	ldr	r3, [pc, #680]	@ (8004bb8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800490e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004910:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8004914:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004918:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800491a:	4aa7      	ldr	r2, [pc, #668]	@ (8004bb8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800491c:	430b      	orrs	r3, r1
 800491e:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8004920:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004924:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004928:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800492c:	653b      	str	r3, [r7, #80]	@ 0x50
 800492e:	2300      	movs	r3, #0
 8004930:	657b      	str	r3, [r7, #84]	@ 0x54
 8004932:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8004936:	460b      	mov	r3, r1
 8004938:	4313      	orrs	r3, r2
 800493a:	d00a      	beq.n	8004952 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800493c:	4b9e      	ldr	r3, [pc, #632]	@ (8004bb8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800493e:	691b      	ldr	r3, [r3, #16]
 8004940:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8004944:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004948:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800494c:	4a9a      	ldr	r2, [pc, #616]	@ (8004bb8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800494e:	430b      	orrs	r3, r1
 8004950:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004952:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004956:	e9d3 2300 	ldrd	r2, r3, [r3]
 800495a:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800495e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004960:	2300      	movs	r3, #0
 8004962:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004964:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8004968:	460b      	mov	r3, r1
 800496a:	4313      	orrs	r3, r2
 800496c:	d009      	beq.n	8004982 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800496e:	4b92      	ldr	r3, [pc, #584]	@ (8004bb8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004970:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004972:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8004976:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800497a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800497c:	4a8e      	ldr	r2, [pc, #568]	@ (8004bb8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800497e:	430b      	orrs	r3, r1
 8004980:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8004982:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004986:	e9d3 2300 	ldrd	r2, r3, [r3]
 800498a:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800498e:	643b      	str	r3, [r7, #64]	@ 0x40
 8004990:	2300      	movs	r3, #0
 8004992:	647b      	str	r3, [r7, #68]	@ 0x44
 8004994:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8004998:	460b      	mov	r3, r1
 800499a:	4313      	orrs	r3, r2
 800499c:	d00e      	beq.n	80049bc <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800499e:	4b86      	ldr	r3, [pc, #536]	@ (8004bb8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80049a0:	691b      	ldr	r3, [r3, #16]
 80049a2:	4a85      	ldr	r2, [pc, #532]	@ (8004bb8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80049a4:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80049a8:	6113      	str	r3, [r2, #16]
 80049aa:	4b83      	ldr	r3, [pc, #524]	@ (8004bb8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80049ac:	6919      	ldr	r1, [r3, #16]
 80049ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049b2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80049b6:	4a80      	ldr	r2, [pc, #512]	@ (8004bb8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80049b8:	430b      	orrs	r3, r1
 80049ba:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80049bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049c4:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80049c8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80049ca:	2300      	movs	r3, #0
 80049cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80049ce:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80049d2:	460b      	mov	r3, r1
 80049d4:	4313      	orrs	r3, r2
 80049d6:	d009      	beq.n	80049ec <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80049d8:	4b77      	ldr	r3, [pc, #476]	@ (8004bb8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80049da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049dc:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80049e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049e6:	4a74      	ldr	r2, [pc, #464]	@ (8004bb8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80049e8:	430b      	orrs	r3, r1
 80049ea:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80049ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049f4:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80049f8:	633b      	str	r3, [r7, #48]	@ 0x30
 80049fa:	2300      	movs	r3, #0
 80049fc:	637b      	str	r3, [r7, #52]	@ 0x34
 80049fe:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8004a02:	460b      	mov	r3, r1
 8004a04:	4313      	orrs	r3, r2
 8004a06:	d00a      	beq.n	8004a1e <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004a08:	4b6b      	ldr	r3, [pc, #428]	@ (8004bb8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004a0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a0c:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8004a10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a14:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004a18:	4a67      	ldr	r2, [pc, #412]	@ (8004bb8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004a1a:	430b      	orrs	r3, r1
 8004a1c:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8004a1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a26:	2100      	movs	r1, #0
 8004a28:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004a2a:	f003 0301 	and.w	r3, r3, #1
 8004a2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004a30:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8004a34:	460b      	mov	r3, r1
 8004a36:	4313      	orrs	r3, r2
 8004a38:	d011      	beq.n	8004a5e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004a3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a3e:	3308      	adds	r3, #8
 8004a40:	2100      	movs	r1, #0
 8004a42:	4618      	mov	r0, r3
 8004a44:	f000 f8ba 	bl	8004bbc <RCCEx_PLL2_Config>
 8004a48:	4603      	mov	r3, r0
 8004a4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004a4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d003      	beq.n	8004a5e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a56:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a5a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8004a5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a66:	2100      	movs	r1, #0
 8004a68:	6239      	str	r1, [r7, #32]
 8004a6a:	f003 0302 	and.w	r3, r3, #2
 8004a6e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a70:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8004a74:	460b      	mov	r3, r1
 8004a76:	4313      	orrs	r3, r2
 8004a78:	d011      	beq.n	8004a9e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004a7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a7e:	3308      	adds	r3, #8
 8004a80:	2101      	movs	r1, #1
 8004a82:	4618      	mov	r0, r3
 8004a84:	f000 f89a 	bl	8004bbc <RCCEx_PLL2_Config>
 8004a88:	4603      	mov	r3, r0
 8004a8a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004a8e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d003      	beq.n	8004a9e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a96:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a9a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8004a9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004aa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004aa6:	2100      	movs	r1, #0
 8004aa8:	61b9      	str	r1, [r7, #24]
 8004aaa:	f003 0304 	and.w	r3, r3, #4
 8004aae:	61fb      	str	r3, [r7, #28]
 8004ab0:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004ab4:	460b      	mov	r3, r1
 8004ab6:	4313      	orrs	r3, r2
 8004ab8:	d011      	beq.n	8004ade <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004aba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004abe:	3308      	adds	r3, #8
 8004ac0:	2102      	movs	r1, #2
 8004ac2:	4618      	mov	r0, r3
 8004ac4:	f000 f87a 	bl	8004bbc <RCCEx_PLL2_Config>
 8004ac8:	4603      	mov	r3, r0
 8004aca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004ace:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d003      	beq.n	8004ade <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ad6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ada:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8004ade:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ae6:	2100      	movs	r1, #0
 8004ae8:	6139      	str	r1, [r7, #16]
 8004aea:	f003 0308 	and.w	r3, r3, #8
 8004aee:	617b      	str	r3, [r7, #20]
 8004af0:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8004af4:	460b      	mov	r3, r1
 8004af6:	4313      	orrs	r3, r2
 8004af8:	d011      	beq.n	8004b1e <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004afa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004afe:	3328      	adds	r3, #40	@ 0x28
 8004b00:	2100      	movs	r1, #0
 8004b02:	4618      	mov	r0, r3
 8004b04:	f000 f90c 	bl	8004d20 <RCCEx_PLL3_Config>
 8004b08:	4603      	mov	r3, r0
 8004b0a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8004b0e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d003      	beq.n	8004b1e <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b16:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b1a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8004b1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b26:	2100      	movs	r1, #0
 8004b28:	60b9      	str	r1, [r7, #8]
 8004b2a:	f003 0310 	and.w	r3, r3, #16
 8004b2e:	60fb      	str	r3, [r7, #12]
 8004b30:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8004b34:	460b      	mov	r3, r1
 8004b36:	4313      	orrs	r3, r2
 8004b38:	d011      	beq.n	8004b5e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004b3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b3e:	3328      	adds	r3, #40	@ 0x28
 8004b40:	2101      	movs	r1, #1
 8004b42:	4618      	mov	r0, r3
 8004b44:	f000 f8ec 	bl	8004d20 <RCCEx_PLL3_Config>
 8004b48:	4603      	mov	r3, r0
 8004b4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004b4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d003      	beq.n	8004b5e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b56:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b5a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8004b5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b66:	2100      	movs	r1, #0
 8004b68:	6039      	str	r1, [r7, #0]
 8004b6a:	f003 0320 	and.w	r3, r3, #32
 8004b6e:	607b      	str	r3, [r7, #4]
 8004b70:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004b74:	460b      	mov	r3, r1
 8004b76:	4313      	orrs	r3, r2
 8004b78:	d011      	beq.n	8004b9e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004b7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b7e:	3328      	adds	r3, #40	@ 0x28
 8004b80:	2102      	movs	r1, #2
 8004b82:	4618      	mov	r0, r3
 8004b84:	f000 f8cc 	bl	8004d20 <RCCEx_PLL3_Config>
 8004b88:	4603      	mov	r3, r0
 8004b8a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004b8e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d003      	beq.n	8004b9e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b96:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b9a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8004b9e:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d101      	bne.n	8004baa <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8004ba6:	2300      	movs	r3, #0
 8004ba8:	e000      	b.n	8004bac <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8004baa:	2301      	movs	r3, #1
}
 8004bac:	4618      	mov	r0, r3
 8004bae:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004bb8:	58024400 	.word	0x58024400

08004bbc <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004bbc:	b580      	push	{r7, lr}
 8004bbe:	b084      	sub	sp, #16
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	6078      	str	r0, [r7, #4]
 8004bc4:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004bc6:	2300      	movs	r3, #0
 8004bc8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004bca:	4b53      	ldr	r3, [pc, #332]	@ (8004d18 <RCCEx_PLL2_Config+0x15c>)
 8004bcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bce:	f003 0303 	and.w	r3, r3, #3
 8004bd2:	2b03      	cmp	r3, #3
 8004bd4:	d101      	bne.n	8004bda <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8004bd6:	2301      	movs	r3, #1
 8004bd8:	e099      	b.n	8004d0e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8004bda:	4b4f      	ldr	r3, [pc, #316]	@ (8004d18 <RCCEx_PLL2_Config+0x15c>)
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	4a4e      	ldr	r2, [pc, #312]	@ (8004d18 <RCCEx_PLL2_Config+0x15c>)
 8004be0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004be4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004be6:	f7fb ff9f 	bl	8000b28 <HAL_GetTick>
 8004bea:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004bec:	e008      	b.n	8004c00 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004bee:	f7fb ff9b 	bl	8000b28 <HAL_GetTick>
 8004bf2:	4602      	mov	r2, r0
 8004bf4:	68bb      	ldr	r3, [r7, #8]
 8004bf6:	1ad3      	subs	r3, r2, r3
 8004bf8:	2b02      	cmp	r3, #2
 8004bfa:	d901      	bls.n	8004c00 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004bfc:	2303      	movs	r3, #3
 8004bfe:	e086      	b.n	8004d0e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004c00:	4b45      	ldr	r3, [pc, #276]	@ (8004d18 <RCCEx_PLL2_Config+0x15c>)
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d1f0      	bne.n	8004bee <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004c0c:	4b42      	ldr	r3, [pc, #264]	@ (8004d18 <RCCEx_PLL2_Config+0x15c>)
 8004c0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c10:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	031b      	lsls	r3, r3, #12
 8004c1a:	493f      	ldr	r1, [pc, #252]	@ (8004d18 <RCCEx_PLL2_Config+0x15c>)
 8004c1c:	4313      	orrs	r3, r2
 8004c1e:	628b      	str	r3, [r1, #40]	@ 0x28
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	685b      	ldr	r3, [r3, #4]
 8004c24:	3b01      	subs	r3, #1
 8004c26:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	689b      	ldr	r3, [r3, #8]
 8004c2e:	3b01      	subs	r3, #1
 8004c30:	025b      	lsls	r3, r3, #9
 8004c32:	b29b      	uxth	r3, r3
 8004c34:	431a      	orrs	r2, r3
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	68db      	ldr	r3, [r3, #12]
 8004c3a:	3b01      	subs	r3, #1
 8004c3c:	041b      	lsls	r3, r3, #16
 8004c3e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004c42:	431a      	orrs	r2, r3
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	691b      	ldr	r3, [r3, #16]
 8004c48:	3b01      	subs	r3, #1
 8004c4a:	061b      	lsls	r3, r3, #24
 8004c4c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004c50:	4931      	ldr	r1, [pc, #196]	@ (8004d18 <RCCEx_PLL2_Config+0x15c>)
 8004c52:	4313      	orrs	r3, r2
 8004c54:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8004c56:	4b30      	ldr	r3, [pc, #192]	@ (8004d18 <RCCEx_PLL2_Config+0x15c>)
 8004c58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c5a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	695b      	ldr	r3, [r3, #20]
 8004c62:	492d      	ldr	r1, [pc, #180]	@ (8004d18 <RCCEx_PLL2_Config+0x15c>)
 8004c64:	4313      	orrs	r3, r2
 8004c66:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004c68:	4b2b      	ldr	r3, [pc, #172]	@ (8004d18 <RCCEx_PLL2_Config+0x15c>)
 8004c6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c6c:	f023 0220 	bic.w	r2, r3, #32
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	699b      	ldr	r3, [r3, #24]
 8004c74:	4928      	ldr	r1, [pc, #160]	@ (8004d18 <RCCEx_PLL2_Config+0x15c>)
 8004c76:	4313      	orrs	r3, r2
 8004c78:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8004c7a:	4b27      	ldr	r3, [pc, #156]	@ (8004d18 <RCCEx_PLL2_Config+0x15c>)
 8004c7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c7e:	4a26      	ldr	r2, [pc, #152]	@ (8004d18 <RCCEx_PLL2_Config+0x15c>)
 8004c80:	f023 0310 	bic.w	r3, r3, #16
 8004c84:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004c86:	4b24      	ldr	r3, [pc, #144]	@ (8004d18 <RCCEx_PLL2_Config+0x15c>)
 8004c88:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004c8a:	4b24      	ldr	r3, [pc, #144]	@ (8004d1c <RCCEx_PLL2_Config+0x160>)
 8004c8c:	4013      	ands	r3, r2
 8004c8e:	687a      	ldr	r2, [r7, #4]
 8004c90:	69d2      	ldr	r2, [r2, #28]
 8004c92:	00d2      	lsls	r2, r2, #3
 8004c94:	4920      	ldr	r1, [pc, #128]	@ (8004d18 <RCCEx_PLL2_Config+0x15c>)
 8004c96:	4313      	orrs	r3, r2
 8004c98:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8004c9a:	4b1f      	ldr	r3, [pc, #124]	@ (8004d18 <RCCEx_PLL2_Config+0x15c>)
 8004c9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c9e:	4a1e      	ldr	r2, [pc, #120]	@ (8004d18 <RCCEx_PLL2_Config+0x15c>)
 8004ca0:	f043 0310 	orr.w	r3, r3, #16
 8004ca4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004ca6:	683b      	ldr	r3, [r7, #0]
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d106      	bne.n	8004cba <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004cac:	4b1a      	ldr	r3, [pc, #104]	@ (8004d18 <RCCEx_PLL2_Config+0x15c>)
 8004cae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cb0:	4a19      	ldr	r2, [pc, #100]	@ (8004d18 <RCCEx_PLL2_Config+0x15c>)
 8004cb2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004cb6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004cb8:	e00f      	b.n	8004cda <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004cba:	683b      	ldr	r3, [r7, #0]
 8004cbc:	2b01      	cmp	r3, #1
 8004cbe:	d106      	bne.n	8004cce <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004cc0:	4b15      	ldr	r3, [pc, #84]	@ (8004d18 <RCCEx_PLL2_Config+0x15c>)
 8004cc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cc4:	4a14      	ldr	r2, [pc, #80]	@ (8004d18 <RCCEx_PLL2_Config+0x15c>)
 8004cc6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004cca:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004ccc:	e005      	b.n	8004cda <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8004cce:	4b12      	ldr	r3, [pc, #72]	@ (8004d18 <RCCEx_PLL2_Config+0x15c>)
 8004cd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cd2:	4a11      	ldr	r2, [pc, #68]	@ (8004d18 <RCCEx_PLL2_Config+0x15c>)
 8004cd4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004cd8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8004cda:	4b0f      	ldr	r3, [pc, #60]	@ (8004d18 <RCCEx_PLL2_Config+0x15c>)
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	4a0e      	ldr	r2, [pc, #56]	@ (8004d18 <RCCEx_PLL2_Config+0x15c>)
 8004ce0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004ce4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ce6:	f7fb ff1f 	bl	8000b28 <HAL_GetTick>
 8004cea:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004cec:	e008      	b.n	8004d00 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004cee:	f7fb ff1b 	bl	8000b28 <HAL_GetTick>
 8004cf2:	4602      	mov	r2, r0
 8004cf4:	68bb      	ldr	r3, [r7, #8]
 8004cf6:	1ad3      	subs	r3, r2, r3
 8004cf8:	2b02      	cmp	r3, #2
 8004cfa:	d901      	bls.n	8004d00 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004cfc:	2303      	movs	r3, #3
 8004cfe:	e006      	b.n	8004d0e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004d00:	4b05      	ldr	r3, [pc, #20]	@ (8004d18 <RCCEx_PLL2_Config+0x15c>)
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d0f0      	beq.n	8004cee <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8004d0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d0e:	4618      	mov	r0, r3
 8004d10:	3710      	adds	r7, #16
 8004d12:	46bd      	mov	sp, r7
 8004d14:	bd80      	pop	{r7, pc}
 8004d16:	bf00      	nop
 8004d18:	58024400 	.word	0x58024400
 8004d1c:	ffff0007 	.word	0xffff0007

08004d20 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8004d20:	b580      	push	{r7, lr}
 8004d22:	b084      	sub	sp, #16
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
 8004d28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004d2a:	2300      	movs	r3, #0
 8004d2c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004d2e:	4b53      	ldr	r3, [pc, #332]	@ (8004e7c <RCCEx_PLL3_Config+0x15c>)
 8004d30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d32:	f003 0303 	and.w	r3, r3, #3
 8004d36:	2b03      	cmp	r3, #3
 8004d38:	d101      	bne.n	8004d3e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8004d3a:	2301      	movs	r3, #1
 8004d3c:	e099      	b.n	8004e72 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8004d3e:	4b4f      	ldr	r3, [pc, #316]	@ (8004e7c <RCCEx_PLL3_Config+0x15c>)
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	4a4e      	ldr	r2, [pc, #312]	@ (8004e7c <RCCEx_PLL3_Config+0x15c>)
 8004d44:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004d48:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d4a:	f7fb feed 	bl	8000b28 <HAL_GetTick>
 8004d4e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004d50:	e008      	b.n	8004d64 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004d52:	f7fb fee9 	bl	8000b28 <HAL_GetTick>
 8004d56:	4602      	mov	r2, r0
 8004d58:	68bb      	ldr	r3, [r7, #8]
 8004d5a:	1ad3      	subs	r3, r2, r3
 8004d5c:	2b02      	cmp	r3, #2
 8004d5e:	d901      	bls.n	8004d64 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004d60:	2303      	movs	r3, #3
 8004d62:	e086      	b.n	8004e72 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004d64:	4b45      	ldr	r3, [pc, #276]	@ (8004e7c <RCCEx_PLL3_Config+0x15c>)
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d1f0      	bne.n	8004d52 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004d70:	4b42      	ldr	r3, [pc, #264]	@ (8004e7c <RCCEx_PLL3_Config+0x15c>)
 8004d72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d74:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	051b      	lsls	r3, r3, #20
 8004d7e:	493f      	ldr	r1, [pc, #252]	@ (8004e7c <RCCEx_PLL3_Config+0x15c>)
 8004d80:	4313      	orrs	r3, r2
 8004d82:	628b      	str	r3, [r1, #40]	@ 0x28
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	685b      	ldr	r3, [r3, #4]
 8004d88:	3b01      	subs	r3, #1
 8004d8a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	689b      	ldr	r3, [r3, #8]
 8004d92:	3b01      	subs	r3, #1
 8004d94:	025b      	lsls	r3, r3, #9
 8004d96:	b29b      	uxth	r3, r3
 8004d98:	431a      	orrs	r2, r3
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	68db      	ldr	r3, [r3, #12]
 8004d9e:	3b01      	subs	r3, #1
 8004da0:	041b      	lsls	r3, r3, #16
 8004da2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004da6:	431a      	orrs	r2, r3
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	691b      	ldr	r3, [r3, #16]
 8004dac:	3b01      	subs	r3, #1
 8004dae:	061b      	lsls	r3, r3, #24
 8004db0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004db4:	4931      	ldr	r1, [pc, #196]	@ (8004e7c <RCCEx_PLL3_Config+0x15c>)
 8004db6:	4313      	orrs	r3, r2
 8004db8:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8004dba:	4b30      	ldr	r3, [pc, #192]	@ (8004e7c <RCCEx_PLL3_Config+0x15c>)
 8004dbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dbe:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	695b      	ldr	r3, [r3, #20]
 8004dc6:	492d      	ldr	r1, [pc, #180]	@ (8004e7c <RCCEx_PLL3_Config+0x15c>)
 8004dc8:	4313      	orrs	r3, r2
 8004dca:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004dcc:	4b2b      	ldr	r3, [pc, #172]	@ (8004e7c <RCCEx_PLL3_Config+0x15c>)
 8004dce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dd0:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	699b      	ldr	r3, [r3, #24]
 8004dd8:	4928      	ldr	r1, [pc, #160]	@ (8004e7c <RCCEx_PLL3_Config+0x15c>)
 8004dda:	4313      	orrs	r3, r2
 8004ddc:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8004dde:	4b27      	ldr	r3, [pc, #156]	@ (8004e7c <RCCEx_PLL3_Config+0x15c>)
 8004de0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004de2:	4a26      	ldr	r2, [pc, #152]	@ (8004e7c <RCCEx_PLL3_Config+0x15c>)
 8004de4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004de8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8004dea:	4b24      	ldr	r3, [pc, #144]	@ (8004e7c <RCCEx_PLL3_Config+0x15c>)
 8004dec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004dee:	4b24      	ldr	r3, [pc, #144]	@ (8004e80 <RCCEx_PLL3_Config+0x160>)
 8004df0:	4013      	ands	r3, r2
 8004df2:	687a      	ldr	r2, [r7, #4]
 8004df4:	69d2      	ldr	r2, [r2, #28]
 8004df6:	00d2      	lsls	r2, r2, #3
 8004df8:	4920      	ldr	r1, [pc, #128]	@ (8004e7c <RCCEx_PLL3_Config+0x15c>)
 8004dfa:	4313      	orrs	r3, r2
 8004dfc:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8004dfe:	4b1f      	ldr	r3, [pc, #124]	@ (8004e7c <RCCEx_PLL3_Config+0x15c>)
 8004e00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e02:	4a1e      	ldr	r2, [pc, #120]	@ (8004e7c <RCCEx_PLL3_Config+0x15c>)
 8004e04:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e08:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004e0a:	683b      	ldr	r3, [r7, #0]
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d106      	bne.n	8004e1e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004e10:	4b1a      	ldr	r3, [pc, #104]	@ (8004e7c <RCCEx_PLL3_Config+0x15c>)
 8004e12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e14:	4a19      	ldr	r2, [pc, #100]	@ (8004e7c <RCCEx_PLL3_Config+0x15c>)
 8004e16:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004e1a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004e1c:	e00f      	b.n	8004e3e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004e1e:	683b      	ldr	r3, [r7, #0]
 8004e20:	2b01      	cmp	r3, #1
 8004e22:	d106      	bne.n	8004e32 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004e24:	4b15      	ldr	r3, [pc, #84]	@ (8004e7c <RCCEx_PLL3_Config+0x15c>)
 8004e26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e28:	4a14      	ldr	r2, [pc, #80]	@ (8004e7c <RCCEx_PLL3_Config+0x15c>)
 8004e2a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004e2e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004e30:	e005      	b.n	8004e3e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8004e32:	4b12      	ldr	r3, [pc, #72]	@ (8004e7c <RCCEx_PLL3_Config+0x15c>)
 8004e34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e36:	4a11      	ldr	r2, [pc, #68]	@ (8004e7c <RCCEx_PLL3_Config+0x15c>)
 8004e38:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004e3c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8004e3e:	4b0f      	ldr	r3, [pc, #60]	@ (8004e7c <RCCEx_PLL3_Config+0x15c>)
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	4a0e      	ldr	r2, [pc, #56]	@ (8004e7c <RCCEx_PLL3_Config+0x15c>)
 8004e44:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e48:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e4a:	f7fb fe6d 	bl	8000b28 <HAL_GetTick>
 8004e4e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004e50:	e008      	b.n	8004e64 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004e52:	f7fb fe69 	bl	8000b28 <HAL_GetTick>
 8004e56:	4602      	mov	r2, r0
 8004e58:	68bb      	ldr	r3, [r7, #8]
 8004e5a:	1ad3      	subs	r3, r2, r3
 8004e5c:	2b02      	cmp	r3, #2
 8004e5e:	d901      	bls.n	8004e64 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004e60:	2303      	movs	r3, #3
 8004e62:	e006      	b.n	8004e72 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004e64:	4b05      	ldr	r3, [pc, #20]	@ (8004e7c <RCCEx_PLL3_Config+0x15c>)
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d0f0      	beq.n	8004e52 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8004e70:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e72:	4618      	mov	r0, r3
 8004e74:	3710      	adds	r7, #16
 8004e76:	46bd      	mov	sp, r7
 8004e78:	bd80      	pop	{r7, pc}
 8004e7a:	bf00      	nop
 8004e7c:	58024400 	.word	0x58024400
 8004e80:	ffff0007 	.word	0xffff0007

08004e84 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004e84:	b580      	push	{r7, lr}
 8004e86:	b082      	sub	sp, #8
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d101      	bne.n	8004e96 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004e92:	2301      	movs	r3, #1
 8004e94:	e049      	b.n	8004f2a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e9c:	b2db      	uxtb	r3, r3
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d106      	bne.n	8004eb0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	2200      	movs	r2, #0
 8004ea6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004eaa:	6878      	ldr	r0, [r7, #4]
 8004eac:	f000 f841 	bl	8004f32 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2202      	movs	r2, #2
 8004eb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681a      	ldr	r2, [r3, #0]
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	3304      	adds	r3, #4
 8004ec0:	4619      	mov	r1, r3
 8004ec2:	4610      	mov	r0, r2
 8004ec4:	f000 f9e8 	bl	8005298 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2201      	movs	r2, #1
 8004ecc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2201      	movs	r2, #1
 8004ed4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2201      	movs	r2, #1
 8004edc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2201      	movs	r2, #1
 8004ee4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2201      	movs	r2, #1
 8004eec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2201      	movs	r2, #1
 8004ef4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2201      	movs	r2, #1
 8004efc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2201      	movs	r2, #1
 8004f04:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2201      	movs	r2, #1
 8004f0c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2201      	movs	r2, #1
 8004f14:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2201      	movs	r2, #1
 8004f1c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2201      	movs	r2, #1
 8004f24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004f28:	2300      	movs	r3, #0
}
 8004f2a:	4618      	mov	r0, r3
 8004f2c:	3708      	adds	r7, #8
 8004f2e:	46bd      	mov	sp, r7
 8004f30:	bd80      	pop	{r7, pc}

08004f32 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004f32:	b480      	push	{r7}
 8004f34:	b083      	sub	sp, #12
 8004f36:	af00      	add	r7, sp, #0
 8004f38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004f3a:	bf00      	nop
 8004f3c:	370c      	adds	r7, #12
 8004f3e:	46bd      	mov	sp, r7
 8004f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f44:	4770      	bx	lr
	...

08004f48 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004f48:	b480      	push	{r7}
 8004f4a:	b085      	sub	sp, #20
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f56:	b2db      	uxtb	r3, r3
 8004f58:	2b01      	cmp	r3, #1
 8004f5a:	d001      	beq.n	8004f60 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004f5c:	2301      	movs	r3, #1
 8004f5e:	e054      	b.n	800500a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	2202      	movs	r2, #2
 8004f64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	68da      	ldr	r2, [r3, #12]
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f042 0201 	orr.w	r2, r2, #1
 8004f76:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	4a26      	ldr	r2, [pc, #152]	@ (8005018 <HAL_TIM_Base_Start_IT+0xd0>)
 8004f7e:	4293      	cmp	r3, r2
 8004f80:	d022      	beq.n	8004fc8 <HAL_TIM_Base_Start_IT+0x80>
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f8a:	d01d      	beq.n	8004fc8 <HAL_TIM_Base_Start_IT+0x80>
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	4a22      	ldr	r2, [pc, #136]	@ (800501c <HAL_TIM_Base_Start_IT+0xd4>)
 8004f92:	4293      	cmp	r3, r2
 8004f94:	d018      	beq.n	8004fc8 <HAL_TIM_Base_Start_IT+0x80>
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	4a21      	ldr	r2, [pc, #132]	@ (8005020 <HAL_TIM_Base_Start_IT+0xd8>)
 8004f9c:	4293      	cmp	r3, r2
 8004f9e:	d013      	beq.n	8004fc8 <HAL_TIM_Base_Start_IT+0x80>
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	4a1f      	ldr	r2, [pc, #124]	@ (8005024 <HAL_TIM_Base_Start_IT+0xdc>)
 8004fa6:	4293      	cmp	r3, r2
 8004fa8:	d00e      	beq.n	8004fc8 <HAL_TIM_Base_Start_IT+0x80>
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	4a1e      	ldr	r2, [pc, #120]	@ (8005028 <HAL_TIM_Base_Start_IT+0xe0>)
 8004fb0:	4293      	cmp	r3, r2
 8004fb2:	d009      	beq.n	8004fc8 <HAL_TIM_Base_Start_IT+0x80>
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	4a1c      	ldr	r2, [pc, #112]	@ (800502c <HAL_TIM_Base_Start_IT+0xe4>)
 8004fba:	4293      	cmp	r3, r2
 8004fbc:	d004      	beq.n	8004fc8 <HAL_TIM_Base_Start_IT+0x80>
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	4a1b      	ldr	r2, [pc, #108]	@ (8005030 <HAL_TIM_Base_Start_IT+0xe8>)
 8004fc4:	4293      	cmp	r3, r2
 8004fc6:	d115      	bne.n	8004ff4 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	689a      	ldr	r2, [r3, #8]
 8004fce:	4b19      	ldr	r3, [pc, #100]	@ (8005034 <HAL_TIM_Base_Start_IT+0xec>)
 8004fd0:	4013      	ands	r3, r2
 8004fd2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	2b06      	cmp	r3, #6
 8004fd8:	d015      	beq.n	8005006 <HAL_TIM_Base_Start_IT+0xbe>
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004fe0:	d011      	beq.n	8005006 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	681a      	ldr	r2, [r3, #0]
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f042 0201 	orr.w	r2, r2, #1
 8004ff0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ff2:	e008      	b.n	8005006 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	681a      	ldr	r2, [r3, #0]
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f042 0201 	orr.w	r2, r2, #1
 8005002:	601a      	str	r2, [r3, #0]
 8005004:	e000      	b.n	8005008 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005006:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005008:	2300      	movs	r3, #0
}
 800500a:	4618      	mov	r0, r3
 800500c:	3714      	adds	r7, #20
 800500e:	46bd      	mov	sp, r7
 8005010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005014:	4770      	bx	lr
 8005016:	bf00      	nop
 8005018:	40010000 	.word	0x40010000
 800501c:	40000400 	.word	0x40000400
 8005020:	40000800 	.word	0x40000800
 8005024:	40000c00 	.word	0x40000c00
 8005028:	40010400 	.word	0x40010400
 800502c:	40001800 	.word	0x40001800
 8005030:	40014000 	.word	0x40014000
 8005034:	00010007 	.word	0x00010007

08005038 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005038:	b580      	push	{r7, lr}
 800503a:	b084      	sub	sp, #16
 800503c:	af00      	add	r7, sp, #0
 800503e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	68db      	ldr	r3, [r3, #12]
 8005046:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	691b      	ldr	r3, [r3, #16]
 800504e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005050:	68bb      	ldr	r3, [r7, #8]
 8005052:	f003 0302 	and.w	r3, r3, #2
 8005056:	2b00      	cmp	r3, #0
 8005058:	d020      	beq.n	800509c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	f003 0302 	and.w	r3, r3, #2
 8005060:	2b00      	cmp	r3, #0
 8005062:	d01b      	beq.n	800509c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f06f 0202 	mvn.w	r2, #2
 800506c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	2201      	movs	r2, #1
 8005072:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	699b      	ldr	r3, [r3, #24]
 800507a:	f003 0303 	and.w	r3, r3, #3
 800507e:	2b00      	cmp	r3, #0
 8005080:	d003      	beq.n	800508a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005082:	6878      	ldr	r0, [r7, #4]
 8005084:	f000 f8e9 	bl	800525a <HAL_TIM_IC_CaptureCallback>
 8005088:	e005      	b.n	8005096 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800508a:	6878      	ldr	r0, [r7, #4]
 800508c:	f000 f8db 	bl	8005246 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005090:	6878      	ldr	r0, [r7, #4]
 8005092:	f000 f8ec 	bl	800526e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	2200      	movs	r2, #0
 800509a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800509c:	68bb      	ldr	r3, [r7, #8]
 800509e:	f003 0304 	and.w	r3, r3, #4
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d020      	beq.n	80050e8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	f003 0304 	and.w	r3, r3, #4
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d01b      	beq.n	80050e8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	f06f 0204 	mvn.w	r2, #4
 80050b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	2202      	movs	r2, #2
 80050be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	699b      	ldr	r3, [r3, #24]
 80050c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d003      	beq.n	80050d6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80050ce:	6878      	ldr	r0, [r7, #4]
 80050d0:	f000 f8c3 	bl	800525a <HAL_TIM_IC_CaptureCallback>
 80050d4:	e005      	b.n	80050e2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80050d6:	6878      	ldr	r0, [r7, #4]
 80050d8:	f000 f8b5 	bl	8005246 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050dc:	6878      	ldr	r0, [r7, #4]
 80050de:	f000 f8c6 	bl	800526e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	2200      	movs	r2, #0
 80050e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80050e8:	68bb      	ldr	r3, [r7, #8]
 80050ea:	f003 0308 	and.w	r3, r3, #8
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d020      	beq.n	8005134 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	f003 0308 	and.w	r3, r3, #8
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d01b      	beq.n	8005134 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	f06f 0208 	mvn.w	r2, #8
 8005104:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	2204      	movs	r2, #4
 800510a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	69db      	ldr	r3, [r3, #28]
 8005112:	f003 0303 	and.w	r3, r3, #3
 8005116:	2b00      	cmp	r3, #0
 8005118:	d003      	beq.n	8005122 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800511a:	6878      	ldr	r0, [r7, #4]
 800511c:	f000 f89d 	bl	800525a <HAL_TIM_IC_CaptureCallback>
 8005120:	e005      	b.n	800512e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005122:	6878      	ldr	r0, [r7, #4]
 8005124:	f000 f88f 	bl	8005246 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005128:	6878      	ldr	r0, [r7, #4]
 800512a:	f000 f8a0 	bl	800526e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	2200      	movs	r2, #0
 8005132:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005134:	68bb      	ldr	r3, [r7, #8]
 8005136:	f003 0310 	and.w	r3, r3, #16
 800513a:	2b00      	cmp	r3, #0
 800513c:	d020      	beq.n	8005180 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	f003 0310 	and.w	r3, r3, #16
 8005144:	2b00      	cmp	r3, #0
 8005146:	d01b      	beq.n	8005180 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f06f 0210 	mvn.w	r2, #16
 8005150:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	2208      	movs	r2, #8
 8005156:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	69db      	ldr	r3, [r3, #28]
 800515e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005162:	2b00      	cmp	r3, #0
 8005164:	d003      	beq.n	800516e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005166:	6878      	ldr	r0, [r7, #4]
 8005168:	f000 f877 	bl	800525a <HAL_TIM_IC_CaptureCallback>
 800516c:	e005      	b.n	800517a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800516e:	6878      	ldr	r0, [r7, #4]
 8005170:	f000 f869 	bl	8005246 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005174:	6878      	ldr	r0, [r7, #4]
 8005176:	f000 f87a 	bl	800526e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	2200      	movs	r2, #0
 800517e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005180:	68bb      	ldr	r3, [r7, #8]
 8005182:	f003 0301 	and.w	r3, r3, #1
 8005186:	2b00      	cmp	r3, #0
 8005188:	d00c      	beq.n	80051a4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	f003 0301 	and.w	r3, r3, #1
 8005190:	2b00      	cmp	r3, #0
 8005192:	d007      	beq.n	80051a4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f06f 0201 	mvn.w	r2, #1
 800519c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800519e:	6878      	ldr	r0, [r7, #4]
 80051a0:	f7fb fa6c 	bl	800067c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80051a4:	68bb      	ldr	r3, [r7, #8]
 80051a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d104      	bne.n	80051b8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80051ae:	68bb      	ldr	r3, [r7, #8]
 80051b0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d00c      	beq.n	80051d2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d007      	beq.n	80051d2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80051ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80051cc:	6878      	ldr	r0, [r7, #4]
 80051ce:	f000 f90d 	bl	80053ec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80051d2:	68bb      	ldr	r3, [r7, #8]
 80051d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d00c      	beq.n	80051f6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d007      	beq.n	80051f6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80051ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80051f0:	6878      	ldr	r0, [r7, #4]
 80051f2:	f000 f905 	bl	8005400 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80051f6:	68bb      	ldr	r3, [r7, #8]
 80051f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d00c      	beq.n	800521a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005206:	2b00      	cmp	r3, #0
 8005208:	d007      	beq.n	800521a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005212:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005214:	6878      	ldr	r0, [r7, #4]
 8005216:	f000 f834 	bl	8005282 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800521a:	68bb      	ldr	r3, [r7, #8]
 800521c:	f003 0320 	and.w	r3, r3, #32
 8005220:	2b00      	cmp	r3, #0
 8005222:	d00c      	beq.n	800523e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	f003 0320 	and.w	r3, r3, #32
 800522a:	2b00      	cmp	r3, #0
 800522c:	d007      	beq.n	800523e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f06f 0220 	mvn.w	r2, #32
 8005236:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005238:	6878      	ldr	r0, [r7, #4]
 800523a:	f000 f8cd 	bl	80053d8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800523e:	bf00      	nop
 8005240:	3710      	adds	r7, #16
 8005242:	46bd      	mov	sp, r7
 8005244:	bd80      	pop	{r7, pc}

08005246 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005246:	b480      	push	{r7}
 8005248:	b083      	sub	sp, #12
 800524a:	af00      	add	r7, sp, #0
 800524c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800524e:	bf00      	nop
 8005250:	370c      	adds	r7, #12
 8005252:	46bd      	mov	sp, r7
 8005254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005258:	4770      	bx	lr

0800525a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800525a:	b480      	push	{r7}
 800525c:	b083      	sub	sp, #12
 800525e:	af00      	add	r7, sp, #0
 8005260:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005262:	bf00      	nop
 8005264:	370c      	adds	r7, #12
 8005266:	46bd      	mov	sp, r7
 8005268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800526c:	4770      	bx	lr

0800526e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800526e:	b480      	push	{r7}
 8005270:	b083      	sub	sp, #12
 8005272:	af00      	add	r7, sp, #0
 8005274:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005276:	bf00      	nop
 8005278:	370c      	adds	r7, #12
 800527a:	46bd      	mov	sp, r7
 800527c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005280:	4770      	bx	lr

08005282 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005282:	b480      	push	{r7}
 8005284:	b083      	sub	sp, #12
 8005286:	af00      	add	r7, sp, #0
 8005288:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800528a:	bf00      	nop
 800528c:	370c      	adds	r7, #12
 800528e:	46bd      	mov	sp, r7
 8005290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005294:	4770      	bx	lr
	...

08005298 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005298:	b480      	push	{r7}
 800529a:	b085      	sub	sp, #20
 800529c:	af00      	add	r7, sp, #0
 800529e:	6078      	str	r0, [r7, #4]
 80052a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	4a43      	ldr	r2, [pc, #268]	@ (80053b8 <TIM_Base_SetConfig+0x120>)
 80052ac:	4293      	cmp	r3, r2
 80052ae:	d013      	beq.n	80052d8 <TIM_Base_SetConfig+0x40>
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80052b6:	d00f      	beq.n	80052d8 <TIM_Base_SetConfig+0x40>
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	4a40      	ldr	r2, [pc, #256]	@ (80053bc <TIM_Base_SetConfig+0x124>)
 80052bc:	4293      	cmp	r3, r2
 80052be:	d00b      	beq.n	80052d8 <TIM_Base_SetConfig+0x40>
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	4a3f      	ldr	r2, [pc, #252]	@ (80053c0 <TIM_Base_SetConfig+0x128>)
 80052c4:	4293      	cmp	r3, r2
 80052c6:	d007      	beq.n	80052d8 <TIM_Base_SetConfig+0x40>
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	4a3e      	ldr	r2, [pc, #248]	@ (80053c4 <TIM_Base_SetConfig+0x12c>)
 80052cc:	4293      	cmp	r3, r2
 80052ce:	d003      	beq.n	80052d8 <TIM_Base_SetConfig+0x40>
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	4a3d      	ldr	r2, [pc, #244]	@ (80053c8 <TIM_Base_SetConfig+0x130>)
 80052d4:	4293      	cmp	r3, r2
 80052d6:	d108      	bne.n	80052ea <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80052de:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80052e0:	683b      	ldr	r3, [r7, #0]
 80052e2:	685b      	ldr	r3, [r3, #4]
 80052e4:	68fa      	ldr	r2, [r7, #12]
 80052e6:	4313      	orrs	r3, r2
 80052e8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	4a32      	ldr	r2, [pc, #200]	@ (80053b8 <TIM_Base_SetConfig+0x120>)
 80052ee:	4293      	cmp	r3, r2
 80052f0:	d01f      	beq.n	8005332 <TIM_Base_SetConfig+0x9a>
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80052f8:	d01b      	beq.n	8005332 <TIM_Base_SetConfig+0x9a>
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	4a2f      	ldr	r2, [pc, #188]	@ (80053bc <TIM_Base_SetConfig+0x124>)
 80052fe:	4293      	cmp	r3, r2
 8005300:	d017      	beq.n	8005332 <TIM_Base_SetConfig+0x9a>
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	4a2e      	ldr	r2, [pc, #184]	@ (80053c0 <TIM_Base_SetConfig+0x128>)
 8005306:	4293      	cmp	r3, r2
 8005308:	d013      	beq.n	8005332 <TIM_Base_SetConfig+0x9a>
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	4a2d      	ldr	r2, [pc, #180]	@ (80053c4 <TIM_Base_SetConfig+0x12c>)
 800530e:	4293      	cmp	r3, r2
 8005310:	d00f      	beq.n	8005332 <TIM_Base_SetConfig+0x9a>
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	4a2c      	ldr	r2, [pc, #176]	@ (80053c8 <TIM_Base_SetConfig+0x130>)
 8005316:	4293      	cmp	r3, r2
 8005318:	d00b      	beq.n	8005332 <TIM_Base_SetConfig+0x9a>
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	4a2b      	ldr	r2, [pc, #172]	@ (80053cc <TIM_Base_SetConfig+0x134>)
 800531e:	4293      	cmp	r3, r2
 8005320:	d007      	beq.n	8005332 <TIM_Base_SetConfig+0x9a>
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	4a2a      	ldr	r2, [pc, #168]	@ (80053d0 <TIM_Base_SetConfig+0x138>)
 8005326:	4293      	cmp	r3, r2
 8005328:	d003      	beq.n	8005332 <TIM_Base_SetConfig+0x9a>
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	4a29      	ldr	r2, [pc, #164]	@ (80053d4 <TIM_Base_SetConfig+0x13c>)
 800532e:	4293      	cmp	r3, r2
 8005330:	d108      	bne.n	8005344 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005338:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800533a:	683b      	ldr	r3, [r7, #0]
 800533c:	68db      	ldr	r3, [r3, #12]
 800533e:	68fa      	ldr	r2, [r7, #12]
 8005340:	4313      	orrs	r3, r2
 8005342:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800534a:	683b      	ldr	r3, [r7, #0]
 800534c:	695b      	ldr	r3, [r3, #20]
 800534e:	4313      	orrs	r3, r2
 8005350:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005352:	683b      	ldr	r3, [r7, #0]
 8005354:	689a      	ldr	r2, [r3, #8]
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800535a:	683b      	ldr	r3, [r7, #0]
 800535c:	681a      	ldr	r2, [r3, #0]
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	4a14      	ldr	r2, [pc, #80]	@ (80053b8 <TIM_Base_SetConfig+0x120>)
 8005366:	4293      	cmp	r3, r2
 8005368:	d00f      	beq.n	800538a <TIM_Base_SetConfig+0xf2>
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	4a16      	ldr	r2, [pc, #88]	@ (80053c8 <TIM_Base_SetConfig+0x130>)
 800536e:	4293      	cmp	r3, r2
 8005370:	d00b      	beq.n	800538a <TIM_Base_SetConfig+0xf2>
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	4a15      	ldr	r2, [pc, #84]	@ (80053cc <TIM_Base_SetConfig+0x134>)
 8005376:	4293      	cmp	r3, r2
 8005378:	d007      	beq.n	800538a <TIM_Base_SetConfig+0xf2>
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	4a14      	ldr	r2, [pc, #80]	@ (80053d0 <TIM_Base_SetConfig+0x138>)
 800537e:	4293      	cmp	r3, r2
 8005380:	d003      	beq.n	800538a <TIM_Base_SetConfig+0xf2>
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	4a13      	ldr	r2, [pc, #76]	@ (80053d4 <TIM_Base_SetConfig+0x13c>)
 8005386:	4293      	cmp	r3, r2
 8005388:	d103      	bne.n	8005392 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800538a:	683b      	ldr	r3, [r7, #0]
 800538c:	691a      	ldr	r2, [r3, #16]
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f043 0204 	orr.w	r2, r3, #4
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	2201      	movs	r2, #1
 80053a2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	68fa      	ldr	r2, [r7, #12]
 80053a8:	601a      	str	r2, [r3, #0]
}
 80053aa:	bf00      	nop
 80053ac:	3714      	adds	r7, #20
 80053ae:	46bd      	mov	sp, r7
 80053b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b4:	4770      	bx	lr
 80053b6:	bf00      	nop
 80053b8:	40010000 	.word	0x40010000
 80053bc:	40000400 	.word	0x40000400
 80053c0:	40000800 	.word	0x40000800
 80053c4:	40000c00 	.word	0x40000c00
 80053c8:	40010400 	.word	0x40010400
 80053cc:	40014000 	.word	0x40014000
 80053d0:	40014400 	.word	0x40014400
 80053d4:	40014800 	.word	0x40014800

080053d8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80053d8:	b480      	push	{r7}
 80053da:	b083      	sub	sp, #12
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80053e0:	bf00      	nop
 80053e2:	370c      	adds	r7, #12
 80053e4:	46bd      	mov	sp, r7
 80053e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ea:	4770      	bx	lr

080053ec <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80053ec:	b480      	push	{r7}
 80053ee:	b083      	sub	sp, #12
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80053f4:	bf00      	nop
 80053f6:	370c      	adds	r7, #12
 80053f8:	46bd      	mov	sp, r7
 80053fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fe:	4770      	bx	lr

08005400 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005400:	b480      	push	{r7}
 8005402:	b083      	sub	sp, #12
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005408:	bf00      	nop
 800540a:	370c      	adds	r7, #12
 800540c:	46bd      	mov	sp, r7
 800540e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005412:	4770      	bx	lr

08005414 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005414:	b084      	sub	sp, #16
 8005416:	b580      	push	{r7, lr}
 8005418:	b084      	sub	sp, #16
 800541a:	af00      	add	r7, sp, #0
 800541c:	6078      	str	r0, [r7, #4]
 800541e:	f107 001c 	add.w	r0, r7, #28
 8005422:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005426:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800542a:	2b01      	cmp	r3, #1
 800542c:	d121      	bne.n	8005472 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005432:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	68da      	ldr	r2, [r3, #12]
 800543e:	4b2c      	ldr	r3, [pc, #176]	@ (80054f0 <USB_CoreInit+0xdc>)
 8005440:	4013      	ands	r3, r2
 8005442:	687a      	ldr	r2, [r7, #4]
 8005444:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	68db      	ldr	r3, [r3, #12]
 800544a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005452:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005456:	2b01      	cmp	r3, #1
 8005458:	d105      	bne.n	8005466 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	68db      	ldr	r3, [r3, #12]
 800545e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005466:	6878      	ldr	r0, [r7, #4]
 8005468:	f001 fafa 	bl	8006a60 <USB_CoreReset>
 800546c:	4603      	mov	r3, r0
 800546e:	73fb      	strb	r3, [r7, #15]
 8005470:	e01b      	b.n	80054aa <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	68db      	ldr	r3, [r3, #12]
 8005476:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800547e:	6878      	ldr	r0, [r7, #4]
 8005480:	f001 faee 	bl	8006a60 <USB_CoreReset>
 8005484:	4603      	mov	r3, r0
 8005486:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005488:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800548c:	2b00      	cmp	r3, #0
 800548e:	d106      	bne.n	800549e <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005494:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	639a      	str	r2, [r3, #56]	@ 0x38
 800549c:	e005      	b.n	80054aa <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054a2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80054aa:	7fbb      	ldrb	r3, [r7, #30]
 80054ac:	2b01      	cmp	r3, #1
 80054ae:	d116      	bne.n	80054de <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80054b4:	b29a      	uxth	r2, r3
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80054be:	4b0d      	ldr	r3, [pc, #52]	@ (80054f4 <USB_CoreInit+0xe0>)
 80054c0:	4313      	orrs	r3, r2
 80054c2:	687a      	ldr	r2, [r7, #4]
 80054c4:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	689b      	ldr	r3, [r3, #8]
 80054ca:	f043 0206 	orr.w	r2, r3, #6
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	689b      	ldr	r3, [r3, #8]
 80054d6:	f043 0220 	orr.w	r2, r3, #32
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80054de:	7bfb      	ldrb	r3, [r7, #15]
}
 80054e0:	4618      	mov	r0, r3
 80054e2:	3710      	adds	r7, #16
 80054e4:	46bd      	mov	sp, r7
 80054e6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80054ea:	b004      	add	sp, #16
 80054ec:	4770      	bx	lr
 80054ee:	bf00      	nop
 80054f0:	ffbdffbf 	.word	0xffbdffbf
 80054f4:	03ee0000 	.word	0x03ee0000

080054f8 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80054f8:	b480      	push	{r7}
 80054fa:	b087      	sub	sp, #28
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	60f8      	str	r0, [r7, #12]
 8005500:	60b9      	str	r1, [r7, #8]
 8005502:	4613      	mov	r3, r2
 8005504:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8005506:	79fb      	ldrb	r3, [r7, #7]
 8005508:	2b02      	cmp	r3, #2
 800550a:	d165      	bne.n	80055d8 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800550c:	68bb      	ldr	r3, [r7, #8]
 800550e:	4a41      	ldr	r2, [pc, #260]	@ (8005614 <USB_SetTurnaroundTime+0x11c>)
 8005510:	4293      	cmp	r3, r2
 8005512:	d906      	bls.n	8005522 <USB_SetTurnaroundTime+0x2a>
 8005514:	68bb      	ldr	r3, [r7, #8]
 8005516:	4a40      	ldr	r2, [pc, #256]	@ (8005618 <USB_SetTurnaroundTime+0x120>)
 8005518:	4293      	cmp	r3, r2
 800551a:	d202      	bcs.n	8005522 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800551c:	230f      	movs	r3, #15
 800551e:	617b      	str	r3, [r7, #20]
 8005520:	e062      	b.n	80055e8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8005522:	68bb      	ldr	r3, [r7, #8]
 8005524:	4a3c      	ldr	r2, [pc, #240]	@ (8005618 <USB_SetTurnaroundTime+0x120>)
 8005526:	4293      	cmp	r3, r2
 8005528:	d306      	bcc.n	8005538 <USB_SetTurnaroundTime+0x40>
 800552a:	68bb      	ldr	r3, [r7, #8]
 800552c:	4a3b      	ldr	r2, [pc, #236]	@ (800561c <USB_SetTurnaroundTime+0x124>)
 800552e:	4293      	cmp	r3, r2
 8005530:	d202      	bcs.n	8005538 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8005532:	230e      	movs	r3, #14
 8005534:	617b      	str	r3, [r7, #20]
 8005536:	e057      	b.n	80055e8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8005538:	68bb      	ldr	r3, [r7, #8]
 800553a:	4a38      	ldr	r2, [pc, #224]	@ (800561c <USB_SetTurnaroundTime+0x124>)
 800553c:	4293      	cmp	r3, r2
 800553e:	d306      	bcc.n	800554e <USB_SetTurnaroundTime+0x56>
 8005540:	68bb      	ldr	r3, [r7, #8]
 8005542:	4a37      	ldr	r2, [pc, #220]	@ (8005620 <USB_SetTurnaroundTime+0x128>)
 8005544:	4293      	cmp	r3, r2
 8005546:	d202      	bcs.n	800554e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8005548:	230d      	movs	r3, #13
 800554a:	617b      	str	r3, [r7, #20]
 800554c:	e04c      	b.n	80055e8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800554e:	68bb      	ldr	r3, [r7, #8]
 8005550:	4a33      	ldr	r2, [pc, #204]	@ (8005620 <USB_SetTurnaroundTime+0x128>)
 8005552:	4293      	cmp	r3, r2
 8005554:	d306      	bcc.n	8005564 <USB_SetTurnaroundTime+0x6c>
 8005556:	68bb      	ldr	r3, [r7, #8]
 8005558:	4a32      	ldr	r2, [pc, #200]	@ (8005624 <USB_SetTurnaroundTime+0x12c>)
 800555a:	4293      	cmp	r3, r2
 800555c:	d802      	bhi.n	8005564 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800555e:	230c      	movs	r3, #12
 8005560:	617b      	str	r3, [r7, #20]
 8005562:	e041      	b.n	80055e8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8005564:	68bb      	ldr	r3, [r7, #8]
 8005566:	4a2f      	ldr	r2, [pc, #188]	@ (8005624 <USB_SetTurnaroundTime+0x12c>)
 8005568:	4293      	cmp	r3, r2
 800556a:	d906      	bls.n	800557a <USB_SetTurnaroundTime+0x82>
 800556c:	68bb      	ldr	r3, [r7, #8]
 800556e:	4a2e      	ldr	r2, [pc, #184]	@ (8005628 <USB_SetTurnaroundTime+0x130>)
 8005570:	4293      	cmp	r3, r2
 8005572:	d802      	bhi.n	800557a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8005574:	230b      	movs	r3, #11
 8005576:	617b      	str	r3, [r7, #20]
 8005578:	e036      	b.n	80055e8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800557a:	68bb      	ldr	r3, [r7, #8]
 800557c:	4a2a      	ldr	r2, [pc, #168]	@ (8005628 <USB_SetTurnaroundTime+0x130>)
 800557e:	4293      	cmp	r3, r2
 8005580:	d906      	bls.n	8005590 <USB_SetTurnaroundTime+0x98>
 8005582:	68bb      	ldr	r3, [r7, #8]
 8005584:	4a29      	ldr	r2, [pc, #164]	@ (800562c <USB_SetTurnaroundTime+0x134>)
 8005586:	4293      	cmp	r3, r2
 8005588:	d802      	bhi.n	8005590 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800558a:	230a      	movs	r3, #10
 800558c:	617b      	str	r3, [r7, #20]
 800558e:	e02b      	b.n	80055e8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8005590:	68bb      	ldr	r3, [r7, #8]
 8005592:	4a26      	ldr	r2, [pc, #152]	@ (800562c <USB_SetTurnaroundTime+0x134>)
 8005594:	4293      	cmp	r3, r2
 8005596:	d906      	bls.n	80055a6 <USB_SetTurnaroundTime+0xae>
 8005598:	68bb      	ldr	r3, [r7, #8]
 800559a:	4a25      	ldr	r2, [pc, #148]	@ (8005630 <USB_SetTurnaroundTime+0x138>)
 800559c:	4293      	cmp	r3, r2
 800559e:	d202      	bcs.n	80055a6 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80055a0:	2309      	movs	r3, #9
 80055a2:	617b      	str	r3, [r7, #20]
 80055a4:	e020      	b.n	80055e8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80055a6:	68bb      	ldr	r3, [r7, #8]
 80055a8:	4a21      	ldr	r2, [pc, #132]	@ (8005630 <USB_SetTurnaroundTime+0x138>)
 80055aa:	4293      	cmp	r3, r2
 80055ac:	d306      	bcc.n	80055bc <USB_SetTurnaroundTime+0xc4>
 80055ae:	68bb      	ldr	r3, [r7, #8]
 80055b0:	4a20      	ldr	r2, [pc, #128]	@ (8005634 <USB_SetTurnaroundTime+0x13c>)
 80055b2:	4293      	cmp	r3, r2
 80055b4:	d802      	bhi.n	80055bc <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80055b6:	2308      	movs	r3, #8
 80055b8:	617b      	str	r3, [r7, #20]
 80055ba:	e015      	b.n	80055e8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80055bc:	68bb      	ldr	r3, [r7, #8]
 80055be:	4a1d      	ldr	r2, [pc, #116]	@ (8005634 <USB_SetTurnaroundTime+0x13c>)
 80055c0:	4293      	cmp	r3, r2
 80055c2:	d906      	bls.n	80055d2 <USB_SetTurnaroundTime+0xda>
 80055c4:	68bb      	ldr	r3, [r7, #8]
 80055c6:	4a1c      	ldr	r2, [pc, #112]	@ (8005638 <USB_SetTurnaroundTime+0x140>)
 80055c8:	4293      	cmp	r3, r2
 80055ca:	d202      	bcs.n	80055d2 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80055cc:	2307      	movs	r3, #7
 80055ce:	617b      	str	r3, [r7, #20]
 80055d0:	e00a      	b.n	80055e8 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80055d2:	2306      	movs	r3, #6
 80055d4:	617b      	str	r3, [r7, #20]
 80055d6:	e007      	b.n	80055e8 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80055d8:	79fb      	ldrb	r3, [r7, #7]
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d102      	bne.n	80055e4 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80055de:	2309      	movs	r3, #9
 80055e0:	617b      	str	r3, [r7, #20]
 80055e2:	e001      	b.n	80055e8 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80055e4:	2309      	movs	r3, #9
 80055e6:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	68db      	ldr	r3, [r3, #12]
 80055ec:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	68da      	ldr	r2, [r3, #12]
 80055f8:	697b      	ldr	r3, [r7, #20]
 80055fa:	029b      	lsls	r3, r3, #10
 80055fc:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8005600:	431a      	orrs	r2, r3
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005606:	2300      	movs	r3, #0
}
 8005608:	4618      	mov	r0, r3
 800560a:	371c      	adds	r7, #28
 800560c:	46bd      	mov	sp, r7
 800560e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005612:	4770      	bx	lr
 8005614:	00d8acbf 	.word	0x00d8acbf
 8005618:	00e4e1c0 	.word	0x00e4e1c0
 800561c:	00f42400 	.word	0x00f42400
 8005620:	01067380 	.word	0x01067380
 8005624:	011a499f 	.word	0x011a499f
 8005628:	01312cff 	.word	0x01312cff
 800562c:	014ca43f 	.word	0x014ca43f
 8005630:	016e3600 	.word	0x016e3600
 8005634:	01a6ab1f 	.word	0x01a6ab1f
 8005638:	01e84800 	.word	0x01e84800

0800563c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800563c:	b480      	push	{r7}
 800563e:	b083      	sub	sp, #12
 8005640:	af00      	add	r7, sp, #0
 8005642:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	689b      	ldr	r3, [r3, #8]
 8005648:	f043 0201 	orr.w	r2, r3, #1
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005650:	2300      	movs	r3, #0
}
 8005652:	4618      	mov	r0, r3
 8005654:	370c      	adds	r7, #12
 8005656:	46bd      	mov	sp, r7
 8005658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800565c:	4770      	bx	lr

0800565e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800565e:	b480      	push	{r7}
 8005660:	b083      	sub	sp, #12
 8005662:	af00      	add	r7, sp, #0
 8005664:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	689b      	ldr	r3, [r3, #8]
 800566a:	f023 0201 	bic.w	r2, r3, #1
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005672:	2300      	movs	r3, #0
}
 8005674:	4618      	mov	r0, r3
 8005676:	370c      	adds	r7, #12
 8005678:	46bd      	mov	sp, r7
 800567a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567e:	4770      	bx	lr

08005680 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005680:	b580      	push	{r7, lr}
 8005682:	b084      	sub	sp, #16
 8005684:	af00      	add	r7, sp, #0
 8005686:	6078      	str	r0, [r7, #4]
 8005688:	460b      	mov	r3, r1
 800568a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800568c:	2300      	movs	r3, #0
 800568e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	68db      	ldr	r3, [r3, #12]
 8005694:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800569c:	78fb      	ldrb	r3, [r7, #3]
 800569e:	2b01      	cmp	r3, #1
 80056a0:	d115      	bne.n	80056ce <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	68db      	ldr	r3, [r3, #12]
 80056a6:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80056ae:	200a      	movs	r0, #10
 80056b0:	f7fb fa46 	bl	8000b40 <HAL_Delay>
      ms += 10U;
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	330a      	adds	r3, #10
 80056b8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80056ba:	6878      	ldr	r0, [r7, #4]
 80056bc:	f001 f93f 	bl	800693e <USB_GetMode>
 80056c0:	4603      	mov	r3, r0
 80056c2:	2b01      	cmp	r3, #1
 80056c4:	d01e      	beq.n	8005704 <USB_SetCurrentMode+0x84>
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	2bc7      	cmp	r3, #199	@ 0xc7
 80056ca:	d9f0      	bls.n	80056ae <USB_SetCurrentMode+0x2e>
 80056cc:	e01a      	b.n	8005704 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80056ce:	78fb      	ldrb	r3, [r7, #3]
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d115      	bne.n	8005700 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	68db      	ldr	r3, [r3, #12]
 80056d8:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80056e0:	200a      	movs	r0, #10
 80056e2:	f7fb fa2d 	bl	8000b40 <HAL_Delay>
      ms += 10U;
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	330a      	adds	r3, #10
 80056ea:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80056ec:	6878      	ldr	r0, [r7, #4]
 80056ee:	f001 f926 	bl	800693e <USB_GetMode>
 80056f2:	4603      	mov	r3, r0
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d005      	beq.n	8005704 <USB_SetCurrentMode+0x84>
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	2bc7      	cmp	r3, #199	@ 0xc7
 80056fc:	d9f0      	bls.n	80056e0 <USB_SetCurrentMode+0x60>
 80056fe:	e001      	b.n	8005704 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005700:	2301      	movs	r3, #1
 8005702:	e005      	b.n	8005710 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	2bc8      	cmp	r3, #200	@ 0xc8
 8005708:	d101      	bne.n	800570e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800570a:	2301      	movs	r3, #1
 800570c:	e000      	b.n	8005710 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800570e:	2300      	movs	r3, #0
}
 8005710:	4618      	mov	r0, r3
 8005712:	3710      	adds	r7, #16
 8005714:	46bd      	mov	sp, r7
 8005716:	bd80      	pop	{r7, pc}

08005718 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005718:	b084      	sub	sp, #16
 800571a:	b580      	push	{r7, lr}
 800571c:	b086      	sub	sp, #24
 800571e:	af00      	add	r7, sp, #0
 8005720:	6078      	str	r0, [r7, #4]
 8005722:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8005726:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800572a:	2300      	movs	r3, #0
 800572c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005732:	2300      	movs	r3, #0
 8005734:	613b      	str	r3, [r7, #16]
 8005736:	e009      	b.n	800574c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005738:	687a      	ldr	r2, [r7, #4]
 800573a:	693b      	ldr	r3, [r7, #16]
 800573c:	3340      	adds	r3, #64	@ 0x40
 800573e:	009b      	lsls	r3, r3, #2
 8005740:	4413      	add	r3, r2
 8005742:	2200      	movs	r2, #0
 8005744:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005746:	693b      	ldr	r3, [r7, #16]
 8005748:	3301      	adds	r3, #1
 800574a:	613b      	str	r3, [r7, #16]
 800574c:	693b      	ldr	r3, [r7, #16]
 800574e:	2b0e      	cmp	r3, #14
 8005750:	d9f2      	bls.n	8005738 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005752:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005756:	2b00      	cmp	r3, #0
 8005758:	d11c      	bne.n	8005794 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005760:	685b      	ldr	r3, [r3, #4]
 8005762:	68fa      	ldr	r2, [r7, #12]
 8005764:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005768:	f043 0302 	orr.w	r3, r3, #2
 800576c:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005772:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	601a      	str	r2, [r3, #0]
 8005792:	e005      	b.n	80057a0 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005798:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80057a6:	461a      	mov	r2, r3
 80057a8:	2300      	movs	r3, #0
 80057aa:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80057ac:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80057b0:	2b01      	cmp	r3, #1
 80057b2:	d10d      	bne.n	80057d0 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80057b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d104      	bne.n	80057c6 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80057bc:	2100      	movs	r1, #0
 80057be:	6878      	ldr	r0, [r7, #4]
 80057c0:	f000 f968 	bl	8005a94 <USB_SetDevSpeed>
 80057c4:	e008      	b.n	80057d8 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80057c6:	2101      	movs	r1, #1
 80057c8:	6878      	ldr	r0, [r7, #4]
 80057ca:	f000 f963 	bl	8005a94 <USB_SetDevSpeed>
 80057ce:	e003      	b.n	80057d8 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80057d0:	2103      	movs	r1, #3
 80057d2:	6878      	ldr	r0, [r7, #4]
 80057d4:	f000 f95e 	bl	8005a94 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80057d8:	2110      	movs	r1, #16
 80057da:	6878      	ldr	r0, [r7, #4]
 80057dc:	f000 f8fa 	bl	80059d4 <USB_FlushTxFifo>
 80057e0:	4603      	mov	r3, r0
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d001      	beq.n	80057ea <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 80057e6:	2301      	movs	r3, #1
 80057e8:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80057ea:	6878      	ldr	r0, [r7, #4]
 80057ec:	f000 f924 	bl	8005a38 <USB_FlushRxFifo>
 80057f0:	4603      	mov	r3, r0
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d001      	beq.n	80057fa <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 80057f6:	2301      	movs	r3, #1
 80057f8:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005800:	461a      	mov	r2, r3
 8005802:	2300      	movs	r3, #0
 8005804:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800580c:	461a      	mov	r2, r3
 800580e:	2300      	movs	r3, #0
 8005810:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005818:	461a      	mov	r2, r3
 800581a:	2300      	movs	r3, #0
 800581c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800581e:	2300      	movs	r3, #0
 8005820:	613b      	str	r3, [r7, #16]
 8005822:	e043      	b.n	80058ac <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005824:	693b      	ldr	r3, [r7, #16]
 8005826:	015a      	lsls	r2, r3, #5
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	4413      	add	r3, r2
 800582c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005836:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800583a:	d118      	bne.n	800586e <USB_DevInit+0x156>
    {
      if (i == 0U)
 800583c:	693b      	ldr	r3, [r7, #16]
 800583e:	2b00      	cmp	r3, #0
 8005840:	d10a      	bne.n	8005858 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005842:	693b      	ldr	r3, [r7, #16]
 8005844:	015a      	lsls	r2, r3, #5
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	4413      	add	r3, r2
 800584a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800584e:	461a      	mov	r2, r3
 8005850:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005854:	6013      	str	r3, [r2, #0]
 8005856:	e013      	b.n	8005880 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005858:	693b      	ldr	r3, [r7, #16]
 800585a:	015a      	lsls	r2, r3, #5
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	4413      	add	r3, r2
 8005860:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005864:	461a      	mov	r2, r3
 8005866:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800586a:	6013      	str	r3, [r2, #0]
 800586c:	e008      	b.n	8005880 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800586e:	693b      	ldr	r3, [r7, #16]
 8005870:	015a      	lsls	r2, r3, #5
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	4413      	add	r3, r2
 8005876:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800587a:	461a      	mov	r2, r3
 800587c:	2300      	movs	r3, #0
 800587e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005880:	693b      	ldr	r3, [r7, #16]
 8005882:	015a      	lsls	r2, r3, #5
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	4413      	add	r3, r2
 8005888:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800588c:	461a      	mov	r2, r3
 800588e:	2300      	movs	r3, #0
 8005890:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005892:	693b      	ldr	r3, [r7, #16]
 8005894:	015a      	lsls	r2, r3, #5
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	4413      	add	r3, r2
 800589a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800589e:	461a      	mov	r2, r3
 80058a0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80058a4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80058a6:	693b      	ldr	r3, [r7, #16]
 80058a8:	3301      	adds	r3, #1
 80058aa:	613b      	str	r3, [r7, #16]
 80058ac:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80058b0:	461a      	mov	r2, r3
 80058b2:	693b      	ldr	r3, [r7, #16]
 80058b4:	4293      	cmp	r3, r2
 80058b6:	d3b5      	bcc.n	8005824 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80058b8:	2300      	movs	r3, #0
 80058ba:	613b      	str	r3, [r7, #16]
 80058bc:	e043      	b.n	8005946 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80058be:	693b      	ldr	r3, [r7, #16]
 80058c0:	015a      	lsls	r2, r3, #5
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	4413      	add	r3, r2
 80058c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80058d0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80058d4:	d118      	bne.n	8005908 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 80058d6:	693b      	ldr	r3, [r7, #16]
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d10a      	bne.n	80058f2 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80058dc:	693b      	ldr	r3, [r7, #16]
 80058de:	015a      	lsls	r2, r3, #5
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	4413      	add	r3, r2
 80058e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80058e8:	461a      	mov	r2, r3
 80058ea:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80058ee:	6013      	str	r3, [r2, #0]
 80058f0:	e013      	b.n	800591a <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80058f2:	693b      	ldr	r3, [r7, #16]
 80058f4:	015a      	lsls	r2, r3, #5
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	4413      	add	r3, r2
 80058fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80058fe:	461a      	mov	r2, r3
 8005900:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005904:	6013      	str	r3, [r2, #0]
 8005906:	e008      	b.n	800591a <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005908:	693b      	ldr	r3, [r7, #16]
 800590a:	015a      	lsls	r2, r3, #5
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	4413      	add	r3, r2
 8005910:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005914:	461a      	mov	r2, r3
 8005916:	2300      	movs	r3, #0
 8005918:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800591a:	693b      	ldr	r3, [r7, #16]
 800591c:	015a      	lsls	r2, r3, #5
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	4413      	add	r3, r2
 8005922:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005926:	461a      	mov	r2, r3
 8005928:	2300      	movs	r3, #0
 800592a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800592c:	693b      	ldr	r3, [r7, #16]
 800592e:	015a      	lsls	r2, r3, #5
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	4413      	add	r3, r2
 8005934:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005938:	461a      	mov	r2, r3
 800593a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800593e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005940:	693b      	ldr	r3, [r7, #16]
 8005942:	3301      	adds	r3, #1
 8005944:	613b      	str	r3, [r7, #16]
 8005946:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800594a:	461a      	mov	r2, r3
 800594c:	693b      	ldr	r3, [r7, #16]
 800594e:	4293      	cmp	r3, r2
 8005950:	d3b5      	bcc.n	80058be <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005958:	691b      	ldr	r3, [r3, #16]
 800595a:	68fa      	ldr	r2, [r7, #12]
 800595c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005960:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005964:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	2200      	movs	r2, #0
 800596a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8005972:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005974:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005978:	2b00      	cmp	r3, #0
 800597a:	d105      	bne.n	8005988 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	699b      	ldr	r3, [r3, #24]
 8005980:	f043 0210 	orr.w	r2, r3, #16
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	699a      	ldr	r2, [r3, #24]
 800598c:	4b0f      	ldr	r3, [pc, #60]	@ (80059cc <USB_DevInit+0x2b4>)
 800598e:	4313      	orrs	r3, r2
 8005990:	687a      	ldr	r2, [r7, #4]
 8005992:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005994:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8005998:	2b00      	cmp	r3, #0
 800599a:	d005      	beq.n	80059a8 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	699b      	ldr	r3, [r3, #24]
 80059a0:	f043 0208 	orr.w	r2, r3, #8
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80059a8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80059ac:	2b01      	cmp	r3, #1
 80059ae:	d105      	bne.n	80059bc <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	699a      	ldr	r2, [r3, #24]
 80059b4:	4b06      	ldr	r3, [pc, #24]	@ (80059d0 <USB_DevInit+0x2b8>)
 80059b6:	4313      	orrs	r3, r2
 80059b8:	687a      	ldr	r2, [r7, #4]
 80059ba:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80059bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80059be:	4618      	mov	r0, r3
 80059c0:	3718      	adds	r7, #24
 80059c2:	46bd      	mov	sp, r7
 80059c4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80059c8:	b004      	add	sp, #16
 80059ca:	4770      	bx	lr
 80059cc:	803c3800 	.word	0x803c3800
 80059d0:	40000004 	.word	0x40000004

080059d4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80059d4:	b480      	push	{r7}
 80059d6:	b085      	sub	sp, #20
 80059d8:	af00      	add	r7, sp, #0
 80059da:	6078      	str	r0, [r7, #4]
 80059dc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80059de:	2300      	movs	r3, #0
 80059e0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	3301      	adds	r3, #1
 80059e6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80059ee:	d901      	bls.n	80059f4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80059f0:	2303      	movs	r3, #3
 80059f2:	e01b      	b.n	8005a2c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	691b      	ldr	r3, [r3, #16]
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	daf2      	bge.n	80059e2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80059fc:	2300      	movs	r3, #0
 80059fe:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005a00:	683b      	ldr	r3, [r7, #0]
 8005a02:	019b      	lsls	r3, r3, #6
 8005a04:	f043 0220 	orr.w	r2, r3, #32
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	3301      	adds	r3, #1
 8005a10:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005a18:	d901      	bls.n	8005a1e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005a1a:	2303      	movs	r3, #3
 8005a1c:	e006      	b.n	8005a2c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	691b      	ldr	r3, [r3, #16]
 8005a22:	f003 0320 	and.w	r3, r3, #32
 8005a26:	2b20      	cmp	r3, #32
 8005a28:	d0f0      	beq.n	8005a0c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005a2a:	2300      	movs	r3, #0
}
 8005a2c:	4618      	mov	r0, r3
 8005a2e:	3714      	adds	r7, #20
 8005a30:	46bd      	mov	sp, r7
 8005a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a36:	4770      	bx	lr

08005a38 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005a38:	b480      	push	{r7}
 8005a3a:	b085      	sub	sp, #20
 8005a3c:	af00      	add	r7, sp, #0
 8005a3e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005a40:	2300      	movs	r3, #0
 8005a42:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	3301      	adds	r3, #1
 8005a48:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005a50:	d901      	bls.n	8005a56 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005a52:	2303      	movs	r3, #3
 8005a54:	e018      	b.n	8005a88 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	691b      	ldr	r3, [r3, #16]
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	daf2      	bge.n	8005a44 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005a5e:	2300      	movs	r3, #0
 8005a60:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	2210      	movs	r2, #16
 8005a66:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	3301      	adds	r3, #1
 8005a6c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005a74:	d901      	bls.n	8005a7a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005a76:	2303      	movs	r3, #3
 8005a78:	e006      	b.n	8005a88 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	691b      	ldr	r3, [r3, #16]
 8005a7e:	f003 0310 	and.w	r3, r3, #16
 8005a82:	2b10      	cmp	r3, #16
 8005a84:	d0f0      	beq.n	8005a68 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005a86:	2300      	movs	r3, #0
}
 8005a88:	4618      	mov	r0, r3
 8005a8a:	3714      	adds	r7, #20
 8005a8c:	46bd      	mov	sp, r7
 8005a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a92:	4770      	bx	lr

08005a94 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005a94:	b480      	push	{r7}
 8005a96:	b085      	sub	sp, #20
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	6078      	str	r0, [r7, #4]
 8005a9c:	460b      	mov	r3, r1
 8005a9e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005aaa:	681a      	ldr	r2, [r3, #0]
 8005aac:	78fb      	ldrb	r3, [r7, #3]
 8005aae:	68f9      	ldr	r1, [r7, #12]
 8005ab0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005ab4:	4313      	orrs	r3, r2
 8005ab6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005ab8:	2300      	movs	r3, #0
}
 8005aba:	4618      	mov	r0, r3
 8005abc:	3714      	adds	r7, #20
 8005abe:	46bd      	mov	sp, r7
 8005ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac4:	4770      	bx	lr

08005ac6 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8005ac6:	b480      	push	{r7}
 8005ac8:	b087      	sub	sp, #28
 8005aca:	af00      	add	r7, sp, #0
 8005acc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8005ad2:	693b      	ldr	r3, [r7, #16]
 8005ad4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005ad8:	689b      	ldr	r3, [r3, #8]
 8005ada:	f003 0306 	and.w	r3, r3, #6
 8005ade:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d102      	bne.n	8005aec <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8005ae6:	2300      	movs	r3, #0
 8005ae8:	75fb      	strb	r3, [r7, #23]
 8005aea:	e00a      	b.n	8005b02 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	2b02      	cmp	r3, #2
 8005af0:	d002      	beq.n	8005af8 <USB_GetDevSpeed+0x32>
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	2b06      	cmp	r3, #6
 8005af6:	d102      	bne.n	8005afe <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8005af8:	2302      	movs	r3, #2
 8005afa:	75fb      	strb	r3, [r7, #23]
 8005afc:	e001      	b.n	8005b02 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8005afe:	230f      	movs	r3, #15
 8005b00:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8005b02:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b04:	4618      	mov	r0, r3
 8005b06:	371c      	adds	r7, #28
 8005b08:	46bd      	mov	sp, r7
 8005b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b0e:	4770      	bx	lr

08005b10 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005b10:	b480      	push	{r7}
 8005b12:	b085      	sub	sp, #20
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	6078      	str	r0, [r7, #4]
 8005b18:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005b1e:	683b      	ldr	r3, [r7, #0]
 8005b20:	781b      	ldrb	r3, [r3, #0]
 8005b22:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005b24:	683b      	ldr	r3, [r7, #0]
 8005b26:	785b      	ldrb	r3, [r3, #1]
 8005b28:	2b01      	cmp	r3, #1
 8005b2a:	d139      	bne.n	8005ba0 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005b32:	69da      	ldr	r2, [r3, #28]
 8005b34:	683b      	ldr	r3, [r7, #0]
 8005b36:	781b      	ldrb	r3, [r3, #0]
 8005b38:	f003 030f 	and.w	r3, r3, #15
 8005b3c:	2101      	movs	r1, #1
 8005b3e:	fa01 f303 	lsl.w	r3, r1, r3
 8005b42:	b29b      	uxth	r3, r3
 8005b44:	68f9      	ldr	r1, [r7, #12]
 8005b46:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005b4a:	4313      	orrs	r3, r2
 8005b4c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8005b4e:	68bb      	ldr	r3, [r7, #8]
 8005b50:	015a      	lsls	r2, r3, #5
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	4413      	add	r3, r2
 8005b56:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d153      	bne.n	8005c0c <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005b64:	68bb      	ldr	r3, [r7, #8]
 8005b66:	015a      	lsls	r2, r3, #5
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	4413      	add	r3, r2
 8005b6c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b70:	681a      	ldr	r2, [r3, #0]
 8005b72:	683b      	ldr	r3, [r7, #0]
 8005b74:	689b      	ldr	r3, [r3, #8]
 8005b76:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005b7a:	683b      	ldr	r3, [r7, #0]
 8005b7c:	791b      	ldrb	r3, [r3, #4]
 8005b7e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005b80:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005b82:	68bb      	ldr	r3, [r7, #8]
 8005b84:	059b      	lsls	r3, r3, #22
 8005b86:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005b88:	431a      	orrs	r2, r3
 8005b8a:	68bb      	ldr	r3, [r7, #8]
 8005b8c:	0159      	lsls	r1, r3, #5
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	440b      	add	r3, r1
 8005b92:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b96:	4619      	mov	r1, r3
 8005b98:	4b20      	ldr	r3, [pc, #128]	@ (8005c1c <USB_ActivateEndpoint+0x10c>)
 8005b9a:	4313      	orrs	r3, r2
 8005b9c:	600b      	str	r3, [r1, #0]
 8005b9e:	e035      	b.n	8005c0c <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005ba6:	69da      	ldr	r2, [r3, #28]
 8005ba8:	683b      	ldr	r3, [r7, #0]
 8005baa:	781b      	ldrb	r3, [r3, #0]
 8005bac:	f003 030f 	and.w	r3, r3, #15
 8005bb0:	2101      	movs	r1, #1
 8005bb2:	fa01 f303 	lsl.w	r3, r1, r3
 8005bb6:	041b      	lsls	r3, r3, #16
 8005bb8:	68f9      	ldr	r1, [r7, #12]
 8005bba:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005bbe:	4313      	orrs	r3, r2
 8005bc0:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8005bc2:	68bb      	ldr	r3, [r7, #8]
 8005bc4:	015a      	lsls	r2, r3, #5
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	4413      	add	r3, r2
 8005bca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d119      	bne.n	8005c0c <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005bd8:	68bb      	ldr	r3, [r7, #8]
 8005bda:	015a      	lsls	r2, r3, #5
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	4413      	add	r3, r2
 8005be0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005be4:	681a      	ldr	r2, [r3, #0]
 8005be6:	683b      	ldr	r3, [r7, #0]
 8005be8:	689b      	ldr	r3, [r3, #8]
 8005bea:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8005bee:	683b      	ldr	r3, [r7, #0]
 8005bf0:	791b      	ldrb	r3, [r3, #4]
 8005bf2:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005bf4:	430b      	orrs	r3, r1
 8005bf6:	431a      	orrs	r2, r3
 8005bf8:	68bb      	ldr	r3, [r7, #8]
 8005bfa:	0159      	lsls	r1, r3, #5
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	440b      	add	r3, r1
 8005c00:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c04:	4619      	mov	r1, r3
 8005c06:	4b05      	ldr	r3, [pc, #20]	@ (8005c1c <USB_ActivateEndpoint+0x10c>)
 8005c08:	4313      	orrs	r3, r2
 8005c0a:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8005c0c:	2300      	movs	r3, #0
}
 8005c0e:	4618      	mov	r0, r3
 8005c10:	3714      	adds	r7, #20
 8005c12:	46bd      	mov	sp, r7
 8005c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c18:	4770      	bx	lr
 8005c1a:	bf00      	nop
 8005c1c:	10008000 	.word	0x10008000

08005c20 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005c20:	b480      	push	{r7}
 8005c22:	b085      	sub	sp, #20
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	6078      	str	r0, [r7, #4]
 8005c28:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005c2e:	683b      	ldr	r3, [r7, #0]
 8005c30:	781b      	ldrb	r3, [r3, #0]
 8005c32:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8005c34:	683b      	ldr	r3, [r7, #0]
 8005c36:	785b      	ldrb	r3, [r3, #1]
 8005c38:	2b01      	cmp	r3, #1
 8005c3a:	d161      	bne.n	8005d00 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005c3c:	68bb      	ldr	r3, [r7, #8]
 8005c3e:	015a      	lsls	r2, r3, #5
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	4413      	add	r3, r2
 8005c44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005c4e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005c52:	d11f      	bne.n	8005c94 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8005c54:	68bb      	ldr	r3, [r7, #8]
 8005c56:	015a      	lsls	r2, r3, #5
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	4413      	add	r3, r2
 8005c5c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	68ba      	ldr	r2, [r7, #8]
 8005c64:	0151      	lsls	r1, r2, #5
 8005c66:	68fa      	ldr	r2, [r7, #12]
 8005c68:	440a      	add	r2, r1
 8005c6a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005c6e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005c72:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8005c74:	68bb      	ldr	r3, [r7, #8]
 8005c76:	015a      	lsls	r2, r3, #5
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	4413      	add	r3, r2
 8005c7c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	68ba      	ldr	r2, [r7, #8]
 8005c84:	0151      	lsls	r1, r2, #5
 8005c86:	68fa      	ldr	r2, [r7, #12]
 8005c88:	440a      	add	r2, r1
 8005c8a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005c8e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005c92:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c9a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005c9c:	683b      	ldr	r3, [r7, #0]
 8005c9e:	781b      	ldrb	r3, [r3, #0]
 8005ca0:	f003 030f 	and.w	r3, r3, #15
 8005ca4:	2101      	movs	r1, #1
 8005ca6:	fa01 f303 	lsl.w	r3, r1, r3
 8005caa:	b29b      	uxth	r3, r3
 8005cac:	43db      	mvns	r3, r3
 8005cae:	68f9      	ldr	r1, [r7, #12]
 8005cb0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005cb4:	4013      	ands	r3, r2
 8005cb6:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005cbe:	69da      	ldr	r2, [r3, #28]
 8005cc0:	683b      	ldr	r3, [r7, #0]
 8005cc2:	781b      	ldrb	r3, [r3, #0]
 8005cc4:	f003 030f 	and.w	r3, r3, #15
 8005cc8:	2101      	movs	r1, #1
 8005cca:	fa01 f303 	lsl.w	r3, r1, r3
 8005cce:	b29b      	uxth	r3, r3
 8005cd0:	43db      	mvns	r3, r3
 8005cd2:	68f9      	ldr	r1, [r7, #12]
 8005cd4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005cd8:	4013      	ands	r3, r2
 8005cda:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8005cdc:	68bb      	ldr	r3, [r7, #8]
 8005cde:	015a      	lsls	r2, r3, #5
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	4413      	add	r3, r2
 8005ce4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ce8:	681a      	ldr	r2, [r3, #0]
 8005cea:	68bb      	ldr	r3, [r7, #8]
 8005cec:	0159      	lsls	r1, r3, #5
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	440b      	add	r3, r1
 8005cf2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005cf6:	4619      	mov	r1, r3
 8005cf8:	4b35      	ldr	r3, [pc, #212]	@ (8005dd0 <USB_DeactivateEndpoint+0x1b0>)
 8005cfa:	4013      	ands	r3, r2
 8005cfc:	600b      	str	r3, [r1, #0]
 8005cfe:	e060      	b.n	8005dc2 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005d00:	68bb      	ldr	r3, [r7, #8]
 8005d02:	015a      	lsls	r2, r3, #5
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	4413      	add	r3, r2
 8005d08:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005d12:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005d16:	d11f      	bne.n	8005d58 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005d18:	68bb      	ldr	r3, [r7, #8]
 8005d1a:	015a      	lsls	r2, r3, #5
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	4413      	add	r3, r2
 8005d20:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	68ba      	ldr	r2, [r7, #8]
 8005d28:	0151      	lsls	r1, r2, #5
 8005d2a:	68fa      	ldr	r2, [r7, #12]
 8005d2c:	440a      	add	r2, r1
 8005d2e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005d32:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005d36:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8005d38:	68bb      	ldr	r3, [r7, #8]
 8005d3a:	015a      	lsls	r2, r3, #5
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	4413      	add	r3, r2
 8005d40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	68ba      	ldr	r2, [r7, #8]
 8005d48:	0151      	lsls	r1, r2, #5
 8005d4a:	68fa      	ldr	r2, [r7, #12]
 8005d4c:	440a      	add	r2, r1
 8005d4e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005d52:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005d56:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005d5e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005d60:	683b      	ldr	r3, [r7, #0]
 8005d62:	781b      	ldrb	r3, [r3, #0]
 8005d64:	f003 030f 	and.w	r3, r3, #15
 8005d68:	2101      	movs	r1, #1
 8005d6a:	fa01 f303 	lsl.w	r3, r1, r3
 8005d6e:	041b      	lsls	r3, r3, #16
 8005d70:	43db      	mvns	r3, r3
 8005d72:	68f9      	ldr	r1, [r7, #12]
 8005d74:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005d78:	4013      	ands	r3, r2
 8005d7a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005d82:	69da      	ldr	r2, [r3, #28]
 8005d84:	683b      	ldr	r3, [r7, #0]
 8005d86:	781b      	ldrb	r3, [r3, #0]
 8005d88:	f003 030f 	and.w	r3, r3, #15
 8005d8c:	2101      	movs	r1, #1
 8005d8e:	fa01 f303 	lsl.w	r3, r1, r3
 8005d92:	041b      	lsls	r3, r3, #16
 8005d94:	43db      	mvns	r3, r3
 8005d96:	68f9      	ldr	r1, [r7, #12]
 8005d98:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005d9c:	4013      	ands	r3, r2
 8005d9e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8005da0:	68bb      	ldr	r3, [r7, #8]
 8005da2:	015a      	lsls	r2, r3, #5
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	4413      	add	r3, r2
 8005da8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005dac:	681a      	ldr	r2, [r3, #0]
 8005dae:	68bb      	ldr	r3, [r7, #8]
 8005db0:	0159      	lsls	r1, r3, #5
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	440b      	add	r3, r1
 8005db6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005dba:	4619      	mov	r1, r3
 8005dbc:	4b05      	ldr	r3, [pc, #20]	@ (8005dd4 <USB_DeactivateEndpoint+0x1b4>)
 8005dbe:	4013      	ands	r3, r2
 8005dc0:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8005dc2:	2300      	movs	r3, #0
}
 8005dc4:	4618      	mov	r0, r3
 8005dc6:	3714      	adds	r7, #20
 8005dc8:	46bd      	mov	sp, r7
 8005dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dce:	4770      	bx	lr
 8005dd0:	ec337800 	.word	0xec337800
 8005dd4:	eff37800 	.word	0xeff37800

08005dd8 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8005dd8:	b580      	push	{r7, lr}
 8005dda:	b08a      	sub	sp, #40	@ 0x28
 8005ddc:	af02      	add	r7, sp, #8
 8005dde:	60f8      	str	r0, [r7, #12]
 8005de0:	60b9      	str	r1, [r7, #8]
 8005de2:	4613      	mov	r3, r2
 8005de4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8005dea:	68bb      	ldr	r3, [r7, #8]
 8005dec:	781b      	ldrb	r3, [r3, #0]
 8005dee:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005df0:	68bb      	ldr	r3, [r7, #8]
 8005df2:	785b      	ldrb	r3, [r3, #1]
 8005df4:	2b01      	cmp	r3, #1
 8005df6:	f040 8185 	bne.w	8006104 <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8005dfa:	68bb      	ldr	r3, [r7, #8]
 8005dfc:	691b      	ldr	r3, [r3, #16]
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d132      	bne.n	8005e68 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005e02:	69bb      	ldr	r3, [r7, #24]
 8005e04:	015a      	lsls	r2, r3, #5
 8005e06:	69fb      	ldr	r3, [r7, #28]
 8005e08:	4413      	add	r3, r2
 8005e0a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e0e:	691a      	ldr	r2, [r3, #16]
 8005e10:	69bb      	ldr	r3, [r7, #24]
 8005e12:	0159      	lsls	r1, r3, #5
 8005e14:	69fb      	ldr	r3, [r7, #28]
 8005e16:	440b      	add	r3, r1
 8005e18:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e1c:	4619      	mov	r1, r3
 8005e1e:	4ba7      	ldr	r3, [pc, #668]	@ (80060bc <USB_EPStartXfer+0x2e4>)
 8005e20:	4013      	ands	r3, r2
 8005e22:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005e24:	69bb      	ldr	r3, [r7, #24]
 8005e26:	015a      	lsls	r2, r3, #5
 8005e28:	69fb      	ldr	r3, [r7, #28]
 8005e2a:	4413      	add	r3, r2
 8005e2c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e30:	691b      	ldr	r3, [r3, #16]
 8005e32:	69ba      	ldr	r2, [r7, #24]
 8005e34:	0151      	lsls	r1, r2, #5
 8005e36:	69fa      	ldr	r2, [r7, #28]
 8005e38:	440a      	add	r2, r1
 8005e3a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005e3e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005e42:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005e44:	69bb      	ldr	r3, [r7, #24]
 8005e46:	015a      	lsls	r2, r3, #5
 8005e48:	69fb      	ldr	r3, [r7, #28]
 8005e4a:	4413      	add	r3, r2
 8005e4c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e50:	691a      	ldr	r2, [r3, #16]
 8005e52:	69bb      	ldr	r3, [r7, #24]
 8005e54:	0159      	lsls	r1, r3, #5
 8005e56:	69fb      	ldr	r3, [r7, #28]
 8005e58:	440b      	add	r3, r1
 8005e5a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e5e:	4619      	mov	r1, r3
 8005e60:	4b97      	ldr	r3, [pc, #604]	@ (80060c0 <USB_EPStartXfer+0x2e8>)
 8005e62:	4013      	ands	r3, r2
 8005e64:	610b      	str	r3, [r1, #16]
 8005e66:	e097      	b.n	8005f98 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005e68:	69bb      	ldr	r3, [r7, #24]
 8005e6a:	015a      	lsls	r2, r3, #5
 8005e6c:	69fb      	ldr	r3, [r7, #28]
 8005e6e:	4413      	add	r3, r2
 8005e70:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e74:	691a      	ldr	r2, [r3, #16]
 8005e76:	69bb      	ldr	r3, [r7, #24]
 8005e78:	0159      	lsls	r1, r3, #5
 8005e7a:	69fb      	ldr	r3, [r7, #28]
 8005e7c:	440b      	add	r3, r1
 8005e7e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e82:	4619      	mov	r1, r3
 8005e84:	4b8e      	ldr	r3, [pc, #568]	@ (80060c0 <USB_EPStartXfer+0x2e8>)
 8005e86:	4013      	ands	r3, r2
 8005e88:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005e8a:	69bb      	ldr	r3, [r7, #24]
 8005e8c:	015a      	lsls	r2, r3, #5
 8005e8e:	69fb      	ldr	r3, [r7, #28]
 8005e90:	4413      	add	r3, r2
 8005e92:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e96:	691a      	ldr	r2, [r3, #16]
 8005e98:	69bb      	ldr	r3, [r7, #24]
 8005e9a:	0159      	lsls	r1, r3, #5
 8005e9c:	69fb      	ldr	r3, [r7, #28]
 8005e9e:	440b      	add	r3, r1
 8005ea0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ea4:	4619      	mov	r1, r3
 8005ea6:	4b85      	ldr	r3, [pc, #532]	@ (80060bc <USB_EPStartXfer+0x2e4>)
 8005ea8:	4013      	ands	r3, r2
 8005eaa:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 8005eac:	69bb      	ldr	r3, [r7, #24]
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d11a      	bne.n	8005ee8 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8005eb2:	68bb      	ldr	r3, [r7, #8]
 8005eb4:	691a      	ldr	r2, [r3, #16]
 8005eb6:	68bb      	ldr	r3, [r7, #8]
 8005eb8:	689b      	ldr	r3, [r3, #8]
 8005eba:	429a      	cmp	r2, r3
 8005ebc:	d903      	bls.n	8005ec6 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8005ebe:	68bb      	ldr	r3, [r7, #8]
 8005ec0:	689a      	ldr	r2, [r3, #8]
 8005ec2:	68bb      	ldr	r3, [r7, #8]
 8005ec4:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005ec6:	69bb      	ldr	r3, [r7, #24]
 8005ec8:	015a      	lsls	r2, r3, #5
 8005eca:	69fb      	ldr	r3, [r7, #28]
 8005ecc:	4413      	add	r3, r2
 8005ece:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ed2:	691b      	ldr	r3, [r3, #16]
 8005ed4:	69ba      	ldr	r2, [r7, #24]
 8005ed6:	0151      	lsls	r1, r2, #5
 8005ed8:	69fa      	ldr	r2, [r7, #28]
 8005eda:	440a      	add	r2, r1
 8005edc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005ee0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005ee4:	6113      	str	r3, [r2, #16]
 8005ee6:	e044      	b.n	8005f72 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8005ee8:	68bb      	ldr	r3, [r7, #8]
 8005eea:	691a      	ldr	r2, [r3, #16]
 8005eec:	68bb      	ldr	r3, [r7, #8]
 8005eee:	689b      	ldr	r3, [r3, #8]
 8005ef0:	4413      	add	r3, r2
 8005ef2:	1e5a      	subs	r2, r3, #1
 8005ef4:	68bb      	ldr	r3, [r7, #8]
 8005ef6:	689b      	ldr	r3, [r3, #8]
 8005ef8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005efc:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8005efe:	69bb      	ldr	r3, [r7, #24]
 8005f00:	015a      	lsls	r2, r3, #5
 8005f02:	69fb      	ldr	r3, [r7, #28]
 8005f04:	4413      	add	r3, r2
 8005f06:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f0a:	691a      	ldr	r2, [r3, #16]
 8005f0c:	8afb      	ldrh	r3, [r7, #22]
 8005f0e:	04d9      	lsls	r1, r3, #19
 8005f10:	4b6c      	ldr	r3, [pc, #432]	@ (80060c4 <USB_EPStartXfer+0x2ec>)
 8005f12:	400b      	ands	r3, r1
 8005f14:	69b9      	ldr	r1, [r7, #24]
 8005f16:	0148      	lsls	r0, r1, #5
 8005f18:	69f9      	ldr	r1, [r7, #28]
 8005f1a:	4401      	add	r1, r0
 8005f1c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8005f20:	4313      	orrs	r3, r2
 8005f22:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8005f24:	68bb      	ldr	r3, [r7, #8]
 8005f26:	791b      	ldrb	r3, [r3, #4]
 8005f28:	2b01      	cmp	r3, #1
 8005f2a:	d122      	bne.n	8005f72 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8005f2c:	69bb      	ldr	r3, [r7, #24]
 8005f2e:	015a      	lsls	r2, r3, #5
 8005f30:	69fb      	ldr	r3, [r7, #28]
 8005f32:	4413      	add	r3, r2
 8005f34:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f38:	691b      	ldr	r3, [r3, #16]
 8005f3a:	69ba      	ldr	r2, [r7, #24]
 8005f3c:	0151      	lsls	r1, r2, #5
 8005f3e:	69fa      	ldr	r2, [r7, #28]
 8005f40:	440a      	add	r2, r1
 8005f42:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005f46:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8005f4a:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8005f4c:	69bb      	ldr	r3, [r7, #24]
 8005f4e:	015a      	lsls	r2, r3, #5
 8005f50:	69fb      	ldr	r3, [r7, #28]
 8005f52:	4413      	add	r3, r2
 8005f54:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f58:	691a      	ldr	r2, [r3, #16]
 8005f5a:	8afb      	ldrh	r3, [r7, #22]
 8005f5c:	075b      	lsls	r3, r3, #29
 8005f5e:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8005f62:	69b9      	ldr	r1, [r7, #24]
 8005f64:	0148      	lsls	r0, r1, #5
 8005f66:	69f9      	ldr	r1, [r7, #28]
 8005f68:	4401      	add	r1, r0
 8005f6a:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8005f6e:	4313      	orrs	r3, r2
 8005f70:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8005f72:	69bb      	ldr	r3, [r7, #24]
 8005f74:	015a      	lsls	r2, r3, #5
 8005f76:	69fb      	ldr	r3, [r7, #28]
 8005f78:	4413      	add	r3, r2
 8005f7a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f7e:	691a      	ldr	r2, [r3, #16]
 8005f80:	68bb      	ldr	r3, [r7, #8]
 8005f82:	691b      	ldr	r3, [r3, #16]
 8005f84:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005f88:	69b9      	ldr	r1, [r7, #24]
 8005f8a:	0148      	lsls	r0, r1, #5
 8005f8c:	69f9      	ldr	r1, [r7, #28]
 8005f8e:	4401      	add	r1, r0
 8005f90:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8005f94:	4313      	orrs	r3, r2
 8005f96:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8005f98:	79fb      	ldrb	r3, [r7, #7]
 8005f9a:	2b01      	cmp	r3, #1
 8005f9c:	d14b      	bne.n	8006036 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8005f9e:	68bb      	ldr	r3, [r7, #8]
 8005fa0:	69db      	ldr	r3, [r3, #28]
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d009      	beq.n	8005fba <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8005fa6:	69bb      	ldr	r3, [r7, #24]
 8005fa8:	015a      	lsls	r2, r3, #5
 8005faa:	69fb      	ldr	r3, [r7, #28]
 8005fac:	4413      	add	r3, r2
 8005fae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005fb2:	461a      	mov	r2, r3
 8005fb4:	68bb      	ldr	r3, [r7, #8]
 8005fb6:	69db      	ldr	r3, [r3, #28]
 8005fb8:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8005fba:	68bb      	ldr	r3, [r7, #8]
 8005fbc:	791b      	ldrb	r3, [r3, #4]
 8005fbe:	2b01      	cmp	r3, #1
 8005fc0:	d128      	bne.n	8006014 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005fc2:	69fb      	ldr	r3, [r7, #28]
 8005fc4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005fc8:	689b      	ldr	r3, [r3, #8]
 8005fca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d110      	bne.n	8005ff4 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005fd2:	69bb      	ldr	r3, [r7, #24]
 8005fd4:	015a      	lsls	r2, r3, #5
 8005fd6:	69fb      	ldr	r3, [r7, #28]
 8005fd8:	4413      	add	r3, r2
 8005fda:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	69ba      	ldr	r2, [r7, #24]
 8005fe2:	0151      	lsls	r1, r2, #5
 8005fe4:	69fa      	ldr	r2, [r7, #28]
 8005fe6:	440a      	add	r2, r1
 8005fe8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005fec:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005ff0:	6013      	str	r3, [r2, #0]
 8005ff2:	e00f      	b.n	8006014 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005ff4:	69bb      	ldr	r3, [r7, #24]
 8005ff6:	015a      	lsls	r2, r3, #5
 8005ff8:	69fb      	ldr	r3, [r7, #28]
 8005ffa:	4413      	add	r3, r2
 8005ffc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	69ba      	ldr	r2, [r7, #24]
 8006004:	0151      	lsls	r1, r2, #5
 8006006:	69fa      	ldr	r2, [r7, #28]
 8006008:	440a      	add	r2, r1
 800600a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800600e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006012:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006014:	69bb      	ldr	r3, [r7, #24]
 8006016:	015a      	lsls	r2, r3, #5
 8006018:	69fb      	ldr	r3, [r7, #28]
 800601a:	4413      	add	r3, r2
 800601c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	69ba      	ldr	r2, [r7, #24]
 8006024:	0151      	lsls	r1, r2, #5
 8006026:	69fa      	ldr	r2, [r7, #28]
 8006028:	440a      	add	r2, r1
 800602a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800602e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006032:	6013      	str	r3, [r2, #0]
 8006034:	e169      	b.n	800630a <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006036:	69bb      	ldr	r3, [r7, #24]
 8006038:	015a      	lsls	r2, r3, #5
 800603a:	69fb      	ldr	r3, [r7, #28]
 800603c:	4413      	add	r3, r2
 800603e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	69ba      	ldr	r2, [r7, #24]
 8006046:	0151      	lsls	r1, r2, #5
 8006048:	69fa      	ldr	r2, [r7, #28]
 800604a:	440a      	add	r2, r1
 800604c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006050:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006054:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006056:	68bb      	ldr	r3, [r7, #8]
 8006058:	791b      	ldrb	r3, [r3, #4]
 800605a:	2b01      	cmp	r3, #1
 800605c:	d015      	beq.n	800608a <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800605e:	68bb      	ldr	r3, [r7, #8]
 8006060:	691b      	ldr	r3, [r3, #16]
 8006062:	2b00      	cmp	r3, #0
 8006064:	f000 8151 	beq.w	800630a <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006068:	69fb      	ldr	r3, [r7, #28]
 800606a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800606e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006070:	68bb      	ldr	r3, [r7, #8]
 8006072:	781b      	ldrb	r3, [r3, #0]
 8006074:	f003 030f 	and.w	r3, r3, #15
 8006078:	2101      	movs	r1, #1
 800607a:	fa01 f303 	lsl.w	r3, r1, r3
 800607e:	69f9      	ldr	r1, [r7, #28]
 8006080:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006084:	4313      	orrs	r3, r2
 8006086:	634b      	str	r3, [r1, #52]	@ 0x34
 8006088:	e13f      	b.n	800630a <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800608a:	69fb      	ldr	r3, [r7, #28]
 800608c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006090:	689b      	ldr	r3, [r3, #8]
 8006092:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006096:	2b00      	cmp	r3, #0
 8006098:	d116      	bne.n	80060c8 <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800609a:	69bb      	ldr	r3, [r7, #24]
 800609c:	015a      	lsls	r2, r3, #5
 800609e:	69fb      	ldr	r3, [r7, #28]
 80060a0:	4413      	add	r3, r2
 80060a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	69ba      	ldr	r2, [r7, #24]
 80060aa:	0151      	lsls	r1, r2, #5
 80060ac:	69fa      	ldr	r2, [r7, #28]
 80060ae:	440a      	add	r2, r1
 80060b0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80060b4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80060b8:	6013      	str	r3, [r2, #0]
 80060ba:	e015      	b.n	80060e8 <USB_EPStartXfer+0x310>
 80060bc:	e007ffff 	.word	0xe007ffff
 80060c0:	fff80000 	.word	0xfff80000
 80060c4:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80060c8:	69bb      	ldr	r3, [r7, #24]
 80060ca:	015a      	lsls	r2, r3, #5
 80060cc:	69fb      	ldr	r3, [r7, #28]
 80060ce:	4413      	add	r3, r2
 80060d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	69ba      	ldr	r2, [r7, #24]
 80060d8:	0151      	lsls	r1, r2, #5
 80060da:	69fa      	ldr	r2, [r7, #28]
 80060dc:	440a      	add	r2, r1
 80060de:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80060e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80060e6:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80060e8:	68bb      	ldr	r3, [r7, #8]
 80060ea:	68d9      	ldr	r1, [r3, #12]
 80060ec:	68bb      	ldr	r3, [r7, #8]
 80060ee:	781a      	ldrb	r2, [r3, #0]
 80060f0:	68bb      	ldr	r3, [r7, #8]
 80060f2:	691b      	ldr	r3, [r3, #16]
 80060f4:	b298      	uxth	r0, r3
 80060f6:	79fb      	ldrb	r3, [r7, #7]
 80060f8:	9300      	str	r3, [sp, #0]
 80060fa:	4603      	mov	r3, r0
 80060fc:	68f8      	ldr	r0, [r7, #12]
 80060fe:	f000 f9b9 	bl	8006474 <USB_WritePacket>
 8006102:	e102      	b.n	800630a <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8006104:	69bb      	ldr	r3, [r7, #24]
 8006106:	015a      	lsls	r2, r3, #5
 8006108:	69fb      	ldr	r3, [r7, #28]
 800610a:	4413      	add	r3, r2
 800610c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006110:	691a      	ldr	r2, [r3, #16]
 8006112:	69bb      	ldr	r3, [r7, #24]
 8006114:	0159      	lsls	r1, r3, #5
 8006116:	69fb      	ldr	r3, [r7, #28]
 8006118:	440b      	add	r3, r1
 800611a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800611e:	4619      	mov	r1, r3
 8006120:	4b7c      	ldr	r3, [pc, #496]	@ (8006314 <USB_EPStartXfer+0x53c>)
 8006122:	4013      	ands	r3, r2
 8006124:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8006126:	69bb      	ldr	r3, [r7, #24]
 8006128:	015a      	lsls	r2, r3, #5
 800612a:	69fb      	ldr	r3, [r7, #28]
 800612c:	4413      	add	r3, r2
 800612e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006132:	691a      	ldr	r2, [r3, #16]
 8006134:	69bb      	ldr	r3, [r7, #24]
 8006136:	0159      	lsls	r1, r3, #5
 8006138:	69fb      	ldr	r3, [r7, #28]
 800613a:	440b      	add	r3, r1
 800613c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006140:	4619      	mov	r1, r3
 8006142:	4b75      	ldr	r3, [pc, #468]	@ (8006318 <USB_EPStartXfer+0x540>)
 8006144:	4013      	ands	r3, r2
 8006146:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 8006148:	69bb      	ldr	r3, [r7, #24]
 800614a:	2b00      	cmp	r3, #0
 800614c:	d12f      	bne.n	80061ae <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 800614e:	68bb      	ldr	r3, [r7, #8]
 8006150:	691b      	ldr	r3, [r3, #16]
 8006152:	2b00      	cmp	r3, #0
 8006154:	d003      	beq.n	800615e <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 8006156:	68bb      	ldr	r3, [r7, #8]
 8006158:	689a      	ldr	r2, [r3, #8]
 800615a:	68bb      	ldr	r3, [r7, #8]
 800615c:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800615e:	68bb      	ldr	r3, [r7, #8]
 8006160:	689a      	ldr	r2, [r3, #8]
 8006162:	68bb      	ldr	r3, [r7, #8]
 8006164:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8006166:	69bb      	ldr	r3, [r7, #24]
 8006168:	015a      	lsls	r2, r3, #5
 800616a:	69fb      	ldr	r3, [r7, #28]
 800616c:	4413      	add	r3, r2
 800616e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006172:	691a      	ldr	r2, [r3, #16]
 8006174:	68bb      	ldr	r3, [r7, #8]
 8006176:	6a1b      	ldr	r3, [r3, #32]
 8006178:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800617c:	69b9      	ldr	r1, [r7, #24]
 800617e:	0148      	lsls	r0, r1, #5
 8006180:	69f9      	ldr	r1, [r7, #28]
 8006182:	4401      	add	r1, r0
 8006184:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006188:	4313      	orrs	r3, r2
 800618a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800618c:	69bb      	ldr	r3, [r7, #24]
 800618e:	015a      	lsls	r2, r3, #5
 8006190:	69fb      	ldr	r3, [r7, #28]
 8006192:	4413      	add	r3, r2
 8006194:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006198:	691b      	ldr	r3, [r3, #16]
 800619a:	69ba      	ldr	r2, [r7, #24]
 800619c:	0151      	lsls	r1, r2, #5
 800619e:	69fa      	ldr	r2, [r7, #28]
 80061a0:	440a      	add	r2, r1
 80061a2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80061a6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80061aa:	6113      	str	r3, [r2, #16]
 80061ac:	e05f      	b.n	800626e <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 80061ae:	68bb      	ldr	r3, [r7, #8]
 80061b0:	691b      	ldr	r3, [r3, #16]
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d123      	bne.n	80061fe <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80061b6:	69bb      	ldr	r3, [r7, #24]
 80061b8:	015a      	lsls	r2, r3, #5
 80061ba:	69fb      	ldr	r3, [r7, #28]
 80061bc:	4413      	add	r3, r2
 80061be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80061c2:	691a      	ldr	r2, [r3, #16]
 80061c4:	68bb      	ldr	r3, [r7, #8]
 80061c6:	689b      	ldr	r3, [r3, #8]
 80061c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80061cc:	69b9      	ldr	r1, [r7, #24]
 80061ce:	0148      	lsls	r0, r1, #5
 80061d0:	69f9      	ldr	r1, [r7, #28]
 80061d2:	4401      	add	r1, r0
 80061d4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80061d8:	4313      	orrs	r3, r2
 80061da:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80061dc:	69bb      	ldr	r3, [r7, #24]
 80061de:	015a      	lsls	r2, r3, #5
 80061e0:	69fb      	ldr	r3, [r7, #28]
 80061e2:	4413      	add	r3, r2
 80061e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80061e8:	691b      	ldr	r3, [r3, #16]
 80061ea:	69ba      	ldr	r2, [r7, #24]
 80061ec:	0151      	lsls	r1, r2, #5
 80061ee:	69fa      	ldr	r2, [r7, #28]
 80061f0:	440a      	add	r2, r1
 80061f2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80061f6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80061fa:	6113      	str	r3, [r2, #16]
 80061fc:	e037      	b.n	800626e <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80061fe:	68bb      	ldr	r3, [r7, #8]
 8006200:	691a      	ldr	r2, [r3, #16]
 8006202:	68bb      	ldr	r3, [r7, #8]
 8006204:	689b      	ldr	r3, [r3, #8]
 8006206:	4413      	add	r3, r2
 8006208:	1e5a      	subs	r2, r3, #1
 800620a:	68bb      	ldr	r3, [r7, #8]
 800620c:	689b      	ldr	r3, [r3, #8]
 800620e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006212:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8006214:	68bb      	ldr	r3, [r7, #8]
 8006216:	689b      	ldr	r3, [r3, #8]
 8006218:	8afa      	ldrh	r2, [r7, #22]
 800621a:	fb03 f202 	mul.w	r2, r3, r2
 800621e:	68bb      	ldr	r3, [r7, #8]
 8006220:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8006222:	69bb      	ldr	r3, [r7, #24]
 8006224:	015a      	lsls	r2, r3, #5
 8006226:	69fb      	ldr	r3, [r7, #28]
 8006228:	4413      	add	r3, r2
 800622a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800622e:	691a      	ldr	r2, [r3, #16]
 8006230:	8afb      	ldrh	r3, [r7, #22]
 8006232:	04d9      	lsls	r1, r3, #19
 8006234:	4b39      	ldr	r3, [pc, #228]	@ (800631c <USB_EPStartXfer+0x544>)
 8006236:	400b      	ands	r3, r1
 8006238:	69b9      	ldr	r1, [r7, #24]
 800623a:	0148      	lsls	r0, r1, #5
 800623c:	69f9      	ldr	r1, [r7, #28]
 800623e:	4401      	add	r1, r0
 8006240:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006244:	4313      	orrs	r3, r2
 8006246:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8006248:	69bb      	ldr	r3, [r7, #24]
 800624a:	015a      	lsls	r2, r3, #5
 800624c:	69fb      	ldr	r3, [r7, #28]
 800624e:	4413      	add	r3, r2
 8006250:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006254:	691a      	ldr	r2, [r3, #16]
 8006256:	68bb      	ldr	r3, [r7, #8]
 8006258:	6a1b      	ldr	r3, [r3, #32]
 800625a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800625e:	69b9      	ldr	r1, [r7, #24]
 8006260:	0148      	lsls	r0, r1, #5
 8006262:	69f9      	ldr	r1, [r7, #28]
 8006264:	4401      	add	r1, r0
 8006266:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800626a:	4313      	orrs	r3, r2
 800626c:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800626e:	79fb      	ldrb	r3, [r7, #7]
 8006270:	2b01      	cmp	r3, #1
 8006272:	d10d      	bne.n	8006290 <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8006274:	68bb      	ldr	r3, [r7, #8]
 8006276:	68db      	ldr	r3, [r3, #12]
 8006278:	2b00      	cmp	r3, #0
 800627a:	d009      	beq.n	8006290 <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800627c:	68bb      	ldr	r3, [r7, #8]
 800627e:	68d9      	ldr	r1, [r3, #12]
 8006280:	69bb      	ldr	r3, [r7, #24]
 8006282:	015a      	lsls	r2, r3, #5
 8006284:	69fb      	ldr	r3, [r7, #28]
 8006286:	4413      	add	r3, r2
 8006288:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800628c:	460a      	mov	r2, r1
 800628e:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8006290:	68bb      	ldr	r3, [r7, #8]
 8006292:	791b      	ldrb	r3, [r3, #4]
 8006294:	2b01      	cmp	r3, #1
 8006296:	d128      	bne.n	80062ea <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006298:	69fb      	ldr	r3, [r7, #28]
 800629a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800629e:	689b      	ldr	r3, [r3, #8]
 80062a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d110      	bne.n	80062ca <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80062a8:	69bb      	ldr	r3, [r7, #24]
 80062aa:	015a      	lsls	r2, r3, #5
 80062ac:	69fb      	ldr	r3, [r7, #28]
 80062ae:	4413      	add	r3, r2
 80062b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	69ba      	ldr	r2, [r7, #24]
 80062b8:	0151      	lsls	r1, r2, #5
 80062ba:	69fa      	ldr	r2, [r7, #28]
 80062bc:	440a      	add	r2, r1
 80062be:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80062c2:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80062c6:	6013      	str	r3, [r2, #0]
 80062c8:	e00f      	b.n	80062ea <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80062ca:	69bb      	ldr	r3, [r7, #24]
 80062cc:	015a      	lsls	r2, r3, #5
 80062ce:	69fb      	ldr	r3, [r7, #28]
 80062d0:	4413      	add	r3, r2
 80062d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	69ba      	ldr	r2, [r7, #24]
 80062da:	0151      	lsls	r1, r2, #5
 80062dc:	69fa      	ldr	r2, [r7, #28]
 80062de:	440a      	add	r2, r1
 80062e0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80062e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80062e8:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80062ea:	69bb      	ldr	r3, [r7, #24]
 80062ec:	015a      	lsls	r2, r3, #5
 80062ee:	69fb      	ldr	r3, [r7, #28]
 80062f0:	4413      	add	r3, r2
 80062f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	69ba      	ldr	r2, [r7, #24]
 80062fa:	0151      	lsls	r1, r2, #5
 80062fc:	69fa      	ldr	r2, [r7, #28]
 80062fe:	440a      	add	r2, r1
 8006300:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006304:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006308:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800630a:	2300      	movs	r3, #0
}
 800630c:	4618      	mov	r0, r3
 800630e:	3720      	adds	r7, #32
 8006310:	46bd      	mov	sp, r7
 8006312:	bd80      	pop	{r7, pc}
 8006314:	fff80000 	.word	0xfff80000
 8006318:	e007ffff 	.word	0xe007ffff
 800631c:	1ff80000 	.word	0x1ff80000

08006320 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006320:	b480      	push	{r7}
 8006322:	b087      	sub	sp, #28
 8006324:	af00      	add	r7, sp, #0
 8006326:	6078      	str	r0, [r7, #4]
 8006328:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800632a:	2300      	movs	r3, #0
 800632c:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800632e:	2300      	movs	r3, #0
 8006330:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006336:	683b      	ldr	r3, [r7, #0]
 8006338:	785b      	ldrb	r3, [r3, #1]
 800633a:	2b01      	cmp	r3, #1
 800633c:	d14a      	bne.n	80063d4 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800633e:	683b      	ldr	r3, [r7, #0]
 8006340:	781b      	ldrb	r3, [r3, #0]
 8006342:	015a      	lsls	r2, r3, #5
 8006344:	693b      	ldr	r3, [r7, #16]
 8006346:	4413      	add	r3, r2
 8006348:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006352:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006356:	f040 8086 	bne.w	8006466 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800635a:	683b      	ldr	r3, [r7, #0]
 800635c:	781b      	ldrb	r3, [r3, #0]
 800635e:	015a      	lsls	r2, r3, #5
 8006360:	693b      	ldr	r3, [r7, #16]
 8006362:	4413      	add	r3, r2
 8006364:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	683a      	ldr	r2, [r7, #0]
 800636c:	7812      	ldrb	r2, [r2, #0]
 800636e:	0151      	lsls	r1, r2, #5
 8006370:	693a      	ldr	r2, [r7, #16]
 8006372:	440a      	add	r2, r1
 8006374:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006378:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800637c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800637e:	683b      	ldr	r3, [r7, #0]
 8006380:	781b      	ldrb	r3, [r3, #0]
 8006382:	015a      	lsls	r2, r3, #5
 8006384:	693b      	ldr	r3, [r7, #16]
 8006386:	4413      	add	r3, r2
 8006388:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	683a      	ldr	r2, [r7, #0]
 8006390:	7812      	ldrb	r2, [r2, #0]
 8006392:	0151      	lsls	r1, r2, #5
 8006394:	693a      	ldr	r2, [r7, #16]
 8006396:	440a      	add	r2, r1
 8006398:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800639c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80063a0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	3301      	adds	r3, #1
 80063a6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	f242 7210 	movw	r2, #10000	@ 0x2710
 80063ae:	4293      	cmp	r3, r2
 80063b0:	d902      	bls.n	80063b8 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 80063b2:	2301      	movs	r3, #1
 80063b4:	75fb      	strb	r3, [r7, #23]
          break;
 80063b6:	e056      	b.n	8006466 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 80063b8:	683b      	ldr	r3, [r7, #0]
 80063ba:	781b      	ldrb	r3, [r3, #0]
 80063bc:	015a      	lsls	r2, r3, #5
 80063be:	693b      	ldr	r3, [r7, #16]
 80063c0:	4413      	add	r3, r2
 80063c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80063cc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80063d0:	d0e7      	beq.n	80063a2 <USB_EPStopXfer+0x82>
 80063d2:	e048      	b.n	8006466 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80063d4:	683b      	ldr	r3, [r7, #0]
 80063d6:	781b      	ldrb	r3, [r3, #0]
 80063d8:	015a      	lsls	r2, r3, #5
 80063da:	693b      	ldr	r3, [r7, #16]
 80063dc:	4413      	add	r3, r2
 80063de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80063e8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80063ec:	d13b      	bne.n	8006466 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80063ee:	683b      	ldr	r3, [r7, #0]
 80063f0:	781b      	ldrb	r3, [r3, #0]
 80063f2:	015a      	lsls	r2, r3, #5
 80063f4:	693b      	ldr	r3, [r7, #16]
 80063f6:	4413      	add	r3, r2
 80063f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	683a      	ldr	r2, [r7, #0]
 8006400:	7812      	ldrb	r2, [r2, #0]
 8006402:	0151      	lsls	r1, r2, #5
 8006404:	693a      	ldr	r2, [r7, #16]
 8006406:	440a      	add	r2, r1
 8006408:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800640c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006410:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8006412:	683b      	ldr	r3, [r7, #0]
 8006414:	781b      	ldrb	r3, [r3, #0]
 8006416:	015a      	lsls	r2, r3, #5
 8006418:	693b      	ldr	r3, [r7, #16]
 800641a:	4413      	add	r3, r2
 800641c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	683a      	ldr	r2, [r7, #0]
 8006424:	7812      	ldrb	r2, [r2, #0]
 8006426:	0151      	lsls	r1, r2, #5
 8006428:	693a      	ldr	r2, [r7, #16]
 800642a:	440a      	add	r2, r1
 800642c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006430:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006434:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	3301      	adds	r3, #1
 800643a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8006442:	4293      	cmp	r3, r2
 8006444:	d902      	bls.n	800644c <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8006446:	2301      	movs	r3, #1
 8006448:	75fb      	strb	r3, [r7, #23]
          break;
 800644a:	e00c      	b.n	8006466 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800644c:	683b      	ldr	r3, [r7, #0]
 800644e:	781b      	ldrb	r3, [r3, #0]
 8006450:	015a      	lsls	r2, r3, #5
 8006452:	693b      	ldr	r3, [r7, #16]
 8006454:	4413      	add	r3, r2
 8006456:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006460:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006464:	d0e7      	beq.n	8006436 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8006466:	7dfb      	ldrb	r3, [r7, #23]
}
 8006468:	4618      	mov	r0, r3
 800646a:	371c      	adds	r7, #28
 800646c:	46bd      	mov	sp, r7
 800646e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006472:	4770      	bx	lr

08006474 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8006474:	b480      	push	{r7}
 8006476:	b089      	sub	sp, #36	@ 0x24
 8006478:	af00      	add	r7, sp, #0
 800647a:	60f8      	str	r0, [r7, #12]
 800647c:	60b9      	str	r1, [r7, #8]
 800647e:	4611      	mov	r1, r2
 8006480:	461a      	mov	r2, r3
 8006482:	460b      	mov	r3, r1
 8006484:	71fb      	strb	r3, [r7, #7]
 8006486:	4613      	mov	r3, r2
 8006488:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800648e:	68bb      	ldr	r3, [r7, #8]
 8006490:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8006492:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006496:	2b00      	cmp	r3, #0
 8006498:	d123      	bne.n	80064e2 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800649a:	88bb      	ldrh	r3, [r7, #4]
 800649c:	3303      	adds	r3, #3
 800649e:	089b      	lsrs	r3, r3, #2
 80064a0:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80064a2:	2300      	movs	r3, #0
 80064a4:	61bb      	str	r3, [r7, #24]
 80064a6:	e018      	b.n	80064da <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80064a8:	79fb      	ldrb	r3, [r7, #7]
 80064aa:	031a      	lsls	r2, r3, #12
 80064ac:	697b      	ldr	r3, [r7, #20]
 80064ae:	4413      	add	r3, r2
 80064b0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80064b4:	461a      	mov	r2, r3
 80064b6:	69fb      	ldr	r3, [r7, #28]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	6013      	str	r3, [r2, #0]
      pSrc++;
 80064bc:	69fb      	ldr	r3, [r7, #28]
 80064be:	3301      	adds	r3, #1
 80064c0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80064c2:	69fb      	ldr	r3, [r7, #28]
 80064c4:	3301      	adds	r3, #1
 80064c6:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80064c8:	69fb      	ldr	r3, [r7, #28]
 80064ca:	3301      	adds	r3, #1
 80064cc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80064ce:	69fb      	ldr	r3, [r7, #28]
 80064d0:	3301      	adds	r3, #1
 80064d2:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80064d4:	69bb      	ldr	r3, [r7, #24]
 80064d6:	3301      	adds	r3, #1
 80064d8:	61bb      	str	r3, [r7, #24]
 80064da:	69ba      	ldr	r2, [r7, #24]
 80064dc:	693b      	ldr	r3, [r7, #16]
 80064de:	429a      	cmp	r2, r3
 80064e0:	d3e2      	bcc.n	80064a8 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80064e2:	2300      	movs	r3, #0
}
 80064e4:	4618      	mov	r0, r3
 80064e6:	3724      	adds	r7, #36	@ 0x24
 80064e8:	46bd      	mov	sp, r7
 80064ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ee:	4770      	bx	lr

080064f0 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80064f0:	b480      	push	{r7}
 80064f2:	b08b      	sub	sp, #44	@ 0x2c
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	60f8      	str	r0, [r7, #12]
 80064f8:	60b9      	str	r1, [r7, #8]
 80064fa:	4613      	mov	r3, r2
 80064fc:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8006502:	68bb      	ldr	r3, [r7, #8]
 8006504:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8006506:	88fb      	ldrh	r3, [r7, #6]
 8006508:	089b      	lsrs	r3, r3, #2
 800650a:	b29b      	uxth	r3, r3
 800650c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800650e:	88fb      	ldrh	r3, [r7, #6]
 8006510:	f003 0303 	and.w	r3, r3, #3
 8006514:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8006516:	2300      	movs	r3, #0
 8006518:	623b      	str	r3, [r7, #32]
 800651a:	e014      	b.n	8006546 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800651c:	69bb      	ldr	r3, [r7, #24]
 800651e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006522:	681a      	ldr	r2, [r3, #0]
 8006524:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006526:	601a      	str	r2, [r3, #0]
    pDest++;
 8006528:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800652a:	3301      	adds	r3, #1
 800652c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800652e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006530:	3301      	adds	r3, #1
 8006532:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006534:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006536:	3301      	adds	r3, #1
 8006538:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800653a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800653c:	3301      	adds	r3, #1
 800653e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8006540:	6a3b      	ldr	r3, [r7, #32]
 8006542:	3301      	adds	r3, #1
 8006544:	623b      	str	r3, [r7, #32]
 8006546:	6a3a      	ldr	r2, [r7, #32]
 8006548:	697b      	ldr	r3, [r7, #20]
 800654a:	429a      	cmp	r2, r3
 800654c:	d3e6      	bcc.n	800651c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800654e:	8bfb      	ldrh	r3, [r7, #30]
 8006550:	2b00      	cmp	r3, #0
 8006552:	d01e      	beq.n	8006592 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8006554:	2300      	movs	r3, #0
 8006556:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8006558:	69bb      	ldr	r3, [r7, #24]
 800655a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800655e:	461a      	mov	r2, r3
 8006560:	f107 0310 	add.w	r3, r7, #16
 8006564:	6812      	ldr	r2, [r2, #0]
 8006566:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8006568:	693a      	ldr	r2, [r7, #16]
 800656a:	6a3b      	ldr	r3, [r7, #32]
 800656c:	b2db      	uxtb	r3, r3
 800656e:	00db      	lsls	r3, r3, #3
 8006570:	fa22 f303 	lsr.w	r3, r2, r3
 8006574:	b2da      	uxtb	r2, r3
 8006576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006578:	701a      	strb	r2, [r3, #0]
      i++;
 800657a:	6a3b      	ldr	r3, [r7, #32]
 800657c:	3301      	adds	r3, #1
 800657e:	623b      	str	r3, [r7, #32]
      pDest++;
 8006580:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006582:	3301      	adds	r3, #1
 8006584:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8006586:	8bfb      	ldrh	r3, [r7, #30]
 8006588:	3b01      	subs	r3, #1
 800658a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800658c:	8bfb      	ldrh	r3, [r7, #30]
 800658e:	2b00      	cmp	r3, #0
 8006590:	d1ea      	bne.n	8006568 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8006592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006594:	4618      	mov	r0, r3
 8006596:	372c      	adds	r7, #44	@ 0x2c
 8006598:	46bd      	mov	sp, r7
 800659a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800659e:	4770      	bx	lr

080065a0 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80065a0:	b480      	push	{r7}
 80065a2:	b085      	sub	sp, #20
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	6078      	str	r0, [r7, #4]
 80065a8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80065ae:	683b      	ldr	r3, [r7, #0]
 80065b0:	781b      	ldrb	r3, [r3, #0]
 80065b2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80065b4:	683b      	ldr	r3, [r7, #0]
 80065b6:	785b      	ldrb	r3, [r3, #1]
 80065b8:	2b01      	cmp	r3, #1
 80065ba:	d12c      	bne.n	8006616 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80065bc:	68bb      	ldr	r3, [r7, #8]
 80065be:	015a      	lsls	r2, r3, #5
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	4413      	add	r3, r2
 80065c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	db12      	blt.n	80065f4 <USB_EPSetStall+0x54>
 80065ce:	68bb      	ldr	r3, [r7, #8]
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d00f      	beq.n	80065f4 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80065d4:	68bb      	ldr	r3, [r7, #8]
 80065d6:	015a      	lsls	r2, r3, #5
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	4413      	add	r3, r2
 80065dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	68ba      	ldr	r2, [r7, #8]
 80065e4:	0151      	lsls	r1, r2, #5
 80065e6:	68fa      	ldr	r2, [r7, #12]
 80065e8:	440a      	add	r2, r1
 80065ea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80065ee:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80065f2:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80065f4:	68bb      	ldr	r3, [r7, #8]
 80065f6:	015a      	lsls	r2, r3, #5
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	4413      	add	r3, r2
 80065fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	68ba      	ldr	r2, [r7, #8]
 8006604:	0151      	lsls	r1, r2, #5
 8006606:	68fa      	ldr	r2, [r7, #12]
 8006608:	440a      	add	r2, r1
 800660a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800660e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006612:	6013      	str	r3, [r2, #0]
 8006614:	e02b      	b.n	800666e <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006616:	68bb      	ldr	r3, [r7, #8]
 8006618:	015a      	lsls	r2, r3, #5
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	4413      	add	r3, r2
 800661e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	2b00      	cmp	r3, #0
 8006626:	db12      	blt.n	800664e <USB_EPSetStall+0xae>
 8006628:	68bb      	ldr	r3, [r7, #8]
 800662a:	2b00      	cmp	r3, #0
 800662c:	d00f      	beq.n	800664e <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800662e:	68bb      	ldr	r3, [r7, #8]
 8006630:	015a      	lsls	r2, r3, #5
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	4413      	add	r3, r2
 8006636:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	68ba      	ldr	r2, [r7, #8]
 800663e:	0151      	lsls	r1, r2, #5
 8006640:	68fa      	ldr	r2, [r7, #12]
 8006642:	440a      	add	r2, r1
 8006644:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006648:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800664c:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800664e:	68bb      	ldr	r3, [r7, #8]
 8006650:	015a      	lsls	r2, r3, #5
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	4413      	add	r3, r2
 8006656:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	68ba      	ldr	r2, [r7, #8]
 800665e:	0151      	lsls	r1, r2, #5
 8006660:	68fa      	ldr	r2, [r7, #12]
 8006662:	440a      	add	r2, r1
 8006664:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006668:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800666c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800666e:	2300      	movs	r3, #0
}
 8006670:	4618      	mov	r0, r3
 8006672:	3714      	adds	r7, #20
 8006674:	46bd      	mov	sp, r7
 8006676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667a:	4770      	bx	lr

0800667c <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800667c:	b480      	push	{r7}
 800667e:	b085      	sub	sp, #20
 8006680:	af00      	add	r7, sp, #0
 8006682:	6078      	str	r0, [r7, #4]
 8006684:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800668a:	683b      	ldr	r3, [r7, #0]
 800668c:	781b      	ldrb	r3, [r3, #0]
 800668e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006690:	683b      	ldr	r3, [r7, #0]
 8006692:	785b      	ldrb	r3, [r3, #1]
 8006694:	2b01      	cmp	r3, #1
 8006696:	d128      	bne.n	80066ea <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006698:	68bb      	ldr	r3, [r7, #8]
 800669a:	015a      	lsls	r2, r3, #5
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	4413      	add	r3, r2
 80066a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	68ba      	ldr	r2, [r7, #8]
 80066a8:	0151      	lsls	r1, r2, #5
 80066aa:	68fa      	ldr	r2, [r7, #12]
 80066ac:	440a      	add	r2, r1
 80066ae:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80066b2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80066b6:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80066b8:	683b      	ldr	r3, [r7, #0]
 80066ba:	791b      	ldrb	r3, [r3, #4]
 80066bc:	2b03      	cmp	r3, #3
 80066be:	d003      	beq.n	80066c8 <USB_EPClearStall+0x4c>
 80066c0:	683b      	ldr	r3, [r7, #0]
 80066c2:	791b      	ldrb	r3, [r3, #4]
 80066c4:	2b02      	cmp	r3, #2
 80066c6:	d138      	bne.n	800673a <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80066c8:	68bb      	ldr	r3, [r7, #8]
 80066ca:	015a      	lsls	r2, r3, #5
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	4413      	add	r3, r2
 80066d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	68ba      	ldr	r2, [r7, #8]
 80066d8:	0151      	lsls	r1, r2, #5
 80066da:	68fa      	ldr	r2, [r7, #12]
 80066dc:	440a      	add	r2, r1
 80066de:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80066e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80066e6:	6013      	str	r3, [r2, #0]
 80066e8:	e027      	b.n	800673a <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80066ea:	68bb      	ldr	r3, [r7, #8]
 80066ec:	015a      	lsls	r2, r3, #5
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	4413      	add	r3, r2
 80066f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	68ba      	ldr	r2, [r7, #8]
 80066fa:	0151      	lsls	r1, r2, #5
 80066fc:	68fa      	ldr	r2, [r7, #12]
 80066fe:	440a      	add	r2, r1
 8006700:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006704:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006708:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800670a:	683b      	ldr	r3, [r7, #0]
 800670c:	791b      	ldrb	r3, [r3, #4]
 800670e:	2b03      	cmp	r3, #3
 8006710:	d003      	beq.n	800671a <USB_EPClearStall+0x9e>
 8006712:	683b      	ldr	r3, [r7, #0]
 8006714:	791b      	ldrb	r3, [r3, #4]
 8006716:	2b02      	cmp	r3, #2
 8006718:	d10f      	bne.n	800673a <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800671a:	68bb      	ldr	r3, [r7, #8]
 800671c:	015a      	lsls	r2, r3, #5
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	4413      	add	r3, r2
 8006722:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	68ba      	ldr	r2, [r7, #8]
 800672a:	0151      	lsls	r1, r2, #5
 800672c:	68fa      	ldr	r2, [r7, #12]
 800672e:	440a      	add	r2, r1
 8006730:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006734:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006738:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800673a:	2300      	movs	r3, #0
}
 800673c:	4618      	mov	r0, r3
 800673e:	3714      	adds	r7, #20
 8006740:	46bd      	mov	sp, r7
 8006742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006746:	4770      	bx	lr

08006748 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8006748:	b480      	push	{r7}
 800674a:	b085      	sub	sp, #20
 800674c:	af00      	add	r7, sp, #0
 800674e:	6078      	str	r0, [r7, #4]
 8006750:	460b      	mov	r3, r1
 8006752:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	68fa      	ldr	r2, [r7, #12]
 8006762:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006766:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800676a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006772:	681a      	ldr	r2, [r3, #0]
 8006774:	78fb      	ldrb	r3, [r7, #3]
 8006776:	011b      	lsls	r3, r3, #4
 8006778:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800677c:	68f9      	ldr	r1, [r7, #12]
 800677e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006782:	4313      	orrs	r3, r2
 8006784:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8006786:	2300      	movs	r3, #0
}
 8006788:	4618      	mov	r0, r3
 800678a:	3714      	adds	r7, #20
 800678c:	46bd      	mov	sp, r7
 800678e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006792:	4770      	bx	lr

08006794 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006794:	b480      	push	{r7}
 8006796:	b085      	sub	sp, #20
 8006798:	af00      	add	r7, sp, #0
 800679a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	68fa      	ldr	r2, [r7, #12]
 80067aa:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80067ae:	f023 0303 	bic.w	r3, r3, #3
 80067b2:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80067ba:	685b      	ldr	r3, [r3, #4]
 80067bc:	68fa      	ldr	r2, [r7, #12]
 80067be:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80067c2:	f023 0302 	bic.w	r3, r3, #2
 80067c6:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80067c8:	2300      	movs	r3, #0
}
 80067ca:	4618      	mov	r0, r3
 80067cc:	3714      	adds	r7, #20
 80067ce:	46bd      	mov	sp, r7
 80067d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d4:	4770      	bx	lr

080067d6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80067d6:	b480      	push	{r7}
 80067d8:	b085      	sub	sp, #20
 80067da:	af00      	add	r7, sp, #0
 80067dc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	68fa      	ldr	r2, [r7, #12]
 80067ec:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80067f0:	f023 0303 	bic.w	r3, r3, #3
 80067f4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80067fc:	685b      	ldr	r3, [r3, #4]
 80067fe:	68fa      	ldr	r2, [r7, #12]
 8006800:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006804:	f043 0302 	orr.w	r3, r3, #2
 8006808:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800680a:	2300      	movs	r3, #0
}
 800680c:	4618      	mov	r0, r3
 800680e:	3714      	adds	r7, #20
 8006810:	46bd      	mov	sp, r7
 8006812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006816:	4770      	bx	lr

08006818 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8006818:	b480      	push	{r7}
 800681a:	b085      	sub	sp, #20
 800681c:	af00      	add	r7, sp, #0
 800681e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	695b      	ldr	r3, [r3, #20]
 8006824:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	699b      	ldr	r3, [r3, #24]
 800682a:	68fa      	ldr	r2, [r7, #12]
 800682c:	4013      	ands	r3, r2
 800682e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006830:	68fb      	ldr	r3, [r7, #12]
}
 8006832:	4618      	mov	r0, r3
 8006834:	3714      	adds	r7, #20
 8006836:	46bd      	mov	sp, r7
 8006838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800683c:	4770      	bx	lr

0800683e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800683e:	b480      	push	{r7}
 8006840:	b085      	sub	sp, #20
 8006842:	af00      	add	r7, sp, #0
 8006844:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006850:	699b      	ldr	r3, [r3, #24]
 8006852:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800685a:	69db      	ldr	r3, [r3, #28]
 800685c:	68ba      	ldr	r2, [r7, #8]
 800685e:	4013      	ands	r3, r2
 8006860:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8006862:	68bb      	ldr	r3, [r7, #8]
 8006864:	0c1b      	lsrs	r3, r3, #16
}
 8006866:	4618      	mov	r0, r3
 8006868:	3714      	adds	r7, #20
 800686a:	46bd      	mov	sp, r7
 800686c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006870:	4770      	bx	lr

08006872 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006872:	b480      	push	{r7}
 8006874:	b085      	sub	sp, #20
 8006876:	af00      	add	r7, sp, #0
 8006878:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006884:	699b      	ldr	r3, [r3, #24]
 8006886:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800688e:	69db      	ldr	r3, [r3, #28]
 8006890:	68ba      	ldr	r2, [r7, #8]
 8006892:	4013      	ands	r3, r2
 8006894:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8006896:	68bb      	ldr	r3, [r7, #8]
 8006898:	b29b      	uxth	r3, r3
}
 800689a:	4618      	mov	r0, r3
 800689c:	3714      	adds	r7, #20
 800689e:	46bd      	mov	sp, r7
 80068a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a4:	4770      	bx	lr

080068a6 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80068a6:	b480      	push	{r7}
 80068a8:	b085      	sub	sp, #20
 80068aa:	af00      	add	r7, sp, #0
 80068ac:	6078      	str	r0, [r7, #4]
 80068ae:	460b      	mov	r3, r1
 80068b0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80068b6:	78fb      	ldrb	r3, [r7, #3]
 80068b8:	015a      	lsls	r2, r3, #5
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	4413      	add	r3, r2
 80068be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80068c2:	689b      	ldr	r3, [r3, #8]
 80068c4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80068cc:	695b      	ldr	r3, [r3, #20]
 80068ce:	68ba      	ldr	r2, [r7, #8]
 80068d0:	4013      	ands	r3, r2
 80068d2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80068d4:	68bb      	ldr	r3, [r7, #8]
}
 80068d6:	4618      	mov	r0, r3
 80068d8:	3714      	adds	r7, #20
 80068da:	46bd      	mov	sp, r7
 80068dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e0:	4770      	bx	lr

080068e2 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80068e2:	b480      	push	{r7}
 80068e4:	b087      	sub	sp, #28
 80068e6:	af00      	add	r7, sp, #0
 80068e8:	6078      	str	r0, [r7, #4]
 80068ea:	460b      	mov	r3, r1
 80068ec:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80068f2:	697b      	ldr	r3, [r7, #20]
 80068f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80068f8:	691b      	ldr	r3, [r3, #16]
 80068fa:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80068fc:	697b      	ldr	r3, [r7, #20]
 80068fe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006902:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006904:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8006906:	78fb      	ldrb	r3, [r7, #3]
 8006908:	f003 030f 	and.w	r3, r3, #15
 800690c:	68fa      	ldr	r2, [r7, #12]
 800690e:	fa22 f303 	lsr.w	r3, r2, r3
 8006912:	01db      	lsls	r3, r3, #7
 8006914:	b2db      	uxtb	r3, r3
 8006916:	693a      	ldr	r2, [r7, #16]
 8006918:	4313      	orrs	r3, r2
 800691a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800691c:	78fb      	ldrb	r3, [r7, #3]
 800691e:	015a      	lsls	r2, r3, #5
 8006920:	697b      	ldr	r3, [r7, #20]
 8006922:	4413      	add	r3, r2
 8006924:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006928:	689b      	ldr	r3, [r3, #8]
 800692a:	693a      	ldr	r2, [r7, #16]
 800692c:	4013      	ands	r3, r2
 800692e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006930:	68bb      	ldr	r3, [r7, #8]
}
 8006932:	4618      	mov	r0, r3
 8006934:	371c      	adds	r7, #28
 8006936:	46bd      	mov	sp, r7
 8006938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800693c:	4770      	bx	lr

0800693e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800693e:	b480      	push	{r7}
 8006940:	b083      	sub	sp, #12
 8006942:	af00      	add	r7, sp, #0
 8006944:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	695b      	ldr	r3, [r3, #20]
 800694a:	f003 0301 	and.w	r3, r3, #1
}
 800694e:	4618      	mov	r0, r3
 8006950:	370c      	adds	r7, #12
 8006952:	46bd      	mov	sp, r7
 8006954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006958:	4770      	bx	lr
	...

0800695c <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800695c:	b480      	push	{r7}
 800695e:	b085      	sub	sp, #20
 8006960:	af00      	add	r7, sp, #0
 8006962:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800696e:	681a      	ldr	r2, [r3, #0]
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006976:	4619      	mov	r1, r3
 8006978:	4b09      	ldr	r3, [pc, #36]	@ (80069a0 <USB_ActivateSetup+0x44>)
 800697a:	4013      	ands	r3, r2
 800697c:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006984:	685b      	ldr	r3, [r3, #4]
 8006986:	68fa      	ldr	r2, [r7, #12]
 8006988:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800698c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006990:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006992:	2300      	movs	r3, #0
}
 8006994:	4618      	mov	r0, r3
 8006996:	3714      	adds	r7, #20
 8006998:	46bd      	mov	sp, r7
 800699a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800699e:	4770      	bx	lr
 80069a0:	fffff800 	.word	0xfffff800

080069a4 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 80069a4:	b480      	push	{r7}
 80069a6:	b087      	sub	sp, #28
 80069a8:	af00      	add	r7, sp, #0
 80069aa:	60f8      	str	r0, [r7, #12]
 80069ac:	460b      	mov	r3, r1
 80069ae:	607a      	str	r2, [r7, #4]
 80069b0:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	333c      	adds	r3, #60	@ 0x3c
 80069ba:	3304      	adds	r3, #4
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80069c0:	693b      	ldr	r3, [r7, #16]
 80069c2:	4a26      	ldr	r2, [pc, #152]	@ (8006a5c <USB_EP0_OutStart+0xb8>)
 80069c4:	4293      	cmp	r3, r2
 80069c6:	d90a      	bls.n	80069de <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80069c8:	697b      	ldr	r3, [r7, #20]
 80069ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80069d4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80069d8:	d101      	bne.n	80069de <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80069da:	2300      	movs	r3, #0
 80069dc:	e037      	b.n	8006a4e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80069de:	697b      	ldr	r3, [r7, #20]
 80069e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80069e4:	461a      	mov	r2, r3
 80069e6:	2300      	movs	r3, #0
 80069e8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80069ea:	697b      	ldr	r3, [r7, #20]
 80069ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80069f0:	691b      	ldr	r3, [r3, #16]
 80069f2:	697a      	ldr	r2, [r7, #20]
 80069f4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80069f8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80069fc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80069fe:	697b      	ldr	r3, [r7, #20]
 8006a00:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a04:	691b      	ldr	r3, [r3, #16]
 8006a06:	697a      	ldr	r2, [r7, #20]
 8006a08:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006a0c:	f043 0318 	orr.w	r3, r3, #24
 8006a10:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8006a12:	697b      	ldr	r3, [r7, #20]
 8006a14:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a18:	691b      	ldr	r3, [r3, #16]
 8006a1a:	697a      	ldr	r2, [r7, #20]
 8006a1c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006a20:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8006a24:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8006a26:	7afb      	ldrb	r3, [r7, #11]
 8006a28:	2b01      	cmp	r3, #1
 8006a2a:	d10f      	bne.n	8006a4c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8006a2c:	697b      	ldr	r3, [r7, #20]
 8006a2e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a32:	461a      	mov	r2, r3
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8006a38:	697b      	ldr	r3, [r7, #20]
 8006a3a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	697a      	ldr	r2, [r7, #20]
 8006a42:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006a46:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8006a4a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006a4c:	2300      	movs	r3, #0
}
 8006a4e:	4618      	mov	r0, r3
 8006a50:	371c      	adds	r7, #28
 8006a52:	46bd      	mov	sp, r7
 8006a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a58:	4770      	bx	lr
 8006a5a:	bf00      	nop
 8006a5c:	4f54300a 	.word	0x4f54300a

08006a60 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006a60:	b480      	push	{r7}
 8006a62:	b085      	sub	sp, #20
 8006a64:	af00      	add	r7, sp, #0
 8006a66:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006a68:	2300      	movs	r3, #0
 8006a6a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	3301      	adds	r3, #1
 8006a70:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006a78:	d901      	bls.n	8006a7e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006a7a:	2303      	movs	r3, #3
 8006a7c:	e01b      	b.n	8006ab6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	691b      	ldr	r3, [r3, #16]
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	daf2      	bge.n	8006a6c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8006a86:	2300      	movs	r3, #0
 8006a88:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	691b      	ldr	r3, [r3, #16]
 8006a8e:	f043 0201 	orr.w	r2, r3, #1
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	3301      	adds	r3, #1
 8006a9a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006aa2:	d901      	bls.n	8006aa8 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006aa4:	2303      	movs	r3, #3
 8006aa6:	e006      	b.n	8006ab6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	691b      	ldr	r3, [r3, #16]
 8006aac:	f003 0301 	and.w	r3, r3, #1
 8006ab0:	2b01      	cmp	r3, #1
 8006ab2:	d0f0      	beq.n	8006a96 <USB_CoreReset+0x36>

  return HAL_OK;
 8006ab4:	2300      	movs	r3, #0
}
 8006ab6:	4618      	mov	r0, r3
 8006ab8:	3714      	adds	r7, #20
 8006aba:	46bd      	mov	sp, r7
 8006abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac0:	4770      	bx	lr
	...

08006ac4 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006ac4:	b580      	push	{r7, lr}
 8006ac6:	b084      	sub	sp, #16
 8006ac8:	af00      	add	r7, sp, #0
 8006aca:	6078      	str	r0, [r7, #4]
 8006acc:	460b      	mov	r3, r1
 8006ace:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8006ad0:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8006ad4:	f002 fef2 	bl	80098bc <USBD_static_malloc>
 8006ad8:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d109      	bne.n	8006af4 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	32b0      	adds	r2, #176	@ 0xb0
 8006aea:	2100      	movs	r1, #0
 8006aec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8006af0:	2302      	movs	r3, #2
 8006af2:	e0d4      	b.n	8006c9e <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8006af4:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8006af8:	2100      	movs	r1, #0
 8006afa:	68f8      	ldr	r0, [r7, #12]
 8006afc:	f002 ff44 	bl	8009988 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	32b0      	adds	r2, #176	@ 0xb0
 8006b0a:	68f9      	ldr	r1, [r7, #12]
 8006b0c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	32b0      	adds	r2, #176	@ 0xb0
 8006b1a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	7c1b      	ldrb	r3, [r3, #16]
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d138      	bne.n	8006b9e <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8006b2c:	4b5e      	ldr	r3, [pc, #376]	@ (8006ca8 <USBD_CDC_Init+0x1e4>)
 8006b2e:	7819      	ldrb	r1, [r3, #0]
 8006b30:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006b34:	2202      	movs	r2, #2
 8006b36:	6878      	ldr	r0, [r7, #4]
 8006b38:	f002 fd9d 	bl	8009676 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8006b3c:	4b5a      	ldr	r3, [pc, #360]	@ (8006ca8 <USBD_CDC_Init+0x1e4>)
 8006b3e:	781b      	ldrb	r3, [r3, #0]
 8006b40:	f003 020f 	and.w	r2, r3, #15
 8006b44:	6879      	ldr	r1, [r7, #4]
 8006b46:	4613      	mov	r3, r2
 8006b48:	009b      	lsls	r3, r3, #2
 8006b4a:	4413      	add	r3, r2
 8006b4c:	009b      	lsls	r3, r3, #2
 8006b4e:	440b      	add	r3, r1
 8006b50:	3324      	adds	r3, #36	@ 0x24
 8006b52:	2201      	movs	r2, #1
 8006b54:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8006b56:	4b55      	ldr	r3, [pc, #340]	@ (8006cac <USBD_CDC_Init+0x1e8>)
 8006b58:	7819      	ldrb	r1, [r3, #0]
 8006b5a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006b5e:	2202      	movs	r2, #2
 8006b60:	6878      	ldr	r0, [r7, #4]
 8006b62:	f002 fd88 	bl	8009676 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8006b66:	4b51      	ldr	r3, [pc, #324]	@ (8006cac <USBD_CDC_Init+0x1e8>)
 8006b68:	781b      	ldrb	r3, [r3, #0]
 8006b6a:	f003 020f 	and.w	r2, r3, #15
 8006b6e:	6879      	ldr	r1, [r7, #4]
 8006b70:	4613      	mov	r3, r2
 8006b72:	009b      	lsls	r3, r3, #2
 8006b74:	4413      	add	r3, r2
 8006b76:	009b      	lsls	r3, r3, #2
 8006b78:	440b      	add	r3, r1
 8006b7a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8006b7e:	2201      	movs	r2, #1
 8006b80:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8006b82:	4b4b      	ldr	r3, [pc, #300]	@ (8006cb0 <USBD_CDC_Init+0x1ec>)
 8006b84:	781b      	ldrb	r3, [r3, #0]
 8006b86:	f003 020f 	and.w	r2, r3, #15
 8006b8a:	6879      	ldr	r1, [r7, #4]
 8006b8c:	4613      	mov	r3, r2
 8006b8e:	009b      	lsls	r3, r3, #2
 8006b90:	4413      	add	r3, r2
 8006b92:	009b      	lsls	r3, r3, #2
 8006b94:	440b      	add	r3, r1
 8006b96:	3326      	adds	r3, #38	@ 0x26
 8006b98:	2210      	movs	r2, #16
 8006b9a:	801a      	strh	r2, [r3, #0]
 8006b9c:	e035      	b.n	8006c0a <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8006b9e:	4b42      	ldr	r3, [pc, #264]	@ (8006ca8 <USBD_CDC_Init+0x1e4>)
 8006ba0:	7819      	ldrb	r1, [r3, #0]
 8006ba2:	2340      	movs	r3, #64	@ 0x40
 8006ba4:	2202      	movs	r2, #2
 8006ba6:	6878      	ldr	r0, [r7, #4]
 8006ba8:	f002 fd65 	bl	8009676 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8006bac:	4b3e      	ldr	r3, [pc, #248]	@ (8006ca8 <USBD_CDC_Init+0x1e4>)
 8006bae:	781b      	ldrb	r3, [r3, #0]
 8006bb0:	f003 020f 	and.w	r2, r3, #15
 8006bb4:	6879      	ldr	r1, [r7, #4]
 8006bb6:	4613      	mov	r3, r2
 8006bb8:	009b      	lsls	r3, r3, #2
 8006bba:	4413      	add	r3, r2
 8006bbc:	009b      	lsls	r3, r3, #2
 8006bbe:	440b      	add	r3, r1
 8006bc0:	3324      	adds	r3, #36	@ 0x24
 8006bc2:	2201      	movs	r2, #1
 8006bc4:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8006bc6:	4b39      	ldr	r3, [pc, #228]	@ (8006cac <USBD_CDC_Init+0x1e8>)
 8006bc8:	7819      	ldrb	r1, [r3, #0]
 8006bca:	2340      	movs	r3, #64	@ 0x40
 8006bcc:	2202      	movs	r2, #2
 8006bce:	6878      	ldr	r0, [r7, #4]
 8006bd0:	f002 fd51 	bl	8009676 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8006bd4:	4b35      	ldr	r3, [pc, #212]	@ (8006cac <USBD_CDC_Init+0x1e8>)
 8006bd6:	781b      	ldrb	r3, [r3, #0]
 8006bd8:	f003 020f 	and.w	r2, r3, #15
 8006bdc:	6879      	ldr	r1, [r7, #4]
 8006bde:	4613      	mov	r3, r2
 8006be0:	009b      	lsls	r3, r3, #2
 8006be2:	4413      	add	r3, r2
 8006be4:	009b      	lsls	r3, r3, #2
 8006be6:	440b      	add	r3, r1
 8006be8:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8006bec:	2201      	movs	r2, #1
 8006bee:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8006bf0:	4b2f      	ldr	r3, [pc, #188]	@ (8006cb0 <USBD_CDC_Init+0x1ec>)
 8006bf2:	781b      	ldrb	r3, [r3, #0]
 8006bf4:	f003 020f 	and.w	r2, r3, #15
 8006bf8:	6879      	ldr	r1, [r7, #4]
 8006bfa:	4613      	mov	r3, r2
 8006bfc:	009b      	lsls	r3, r3, #2
 8006bfe:	4413      	add	r3, r2
 8006c00:	009b      	lsls	r3, r3, #2
 8006c02:	440b      	add	r3, r1
 8006c04:	3326      	adds	r3, #38	@ 0x26
 8006c06:	2210      	movs	r2, #16
 8006c08:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8006c0a:	4b29      	ldr	r3, [pc, #164]	@ (8006cb0 <USBD_CDC_Init+0x1ec>)
 8006c0c:	7819      	ldrb	r1, [r3, #0]
 8006c0e:	2308      	movs	r3, #8
 8006c10:	2203      	movs	r2, #3
 8006c12:	6878      	ldr	r0, [r7, #4]
 8006c14:	f002 fd2f 	bl	8009676 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8006c18:	4b25      	ldr	r3, [pc, #148]	@ (8006cb0 <USBD_CDC_Init+0x1ec>)
 8006c1a:	781b      	ldrb	r3, [r3, #0]
 8006c1c:	f003 020f 	and.w	r2, r3, #15
 8006c20:	6879      	ldr	r1, [r7, #4]
 8006c22:	4613      	mov	r3, r2
 8006c24:	009b      	lsls	r3, r3, #2
 8006c26:	4413      	add	r3, r2
 8006c28:	009b      	lsls	r3, r3, #2
 8006c2a:	440b      	add	r3, r1
 8006c2c:	3324      	adds	r3, #36	@ 0x24
 8006c2e:	2201      	movs	r2, #1
 8006c30:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	2200      	movs	r2, #0
 8006c36:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006c40:	687a      	ldr	r2, [r7, #4]
 8006c42:	33b0      	adds	r3, #176	@ 0xb0
 8006c44:	009b      	lsls	r3, r3, #2
 8006c46:	4413      	add	r3, r2
 8006c48:	685b      	ldr	r3, [r3, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	2200      	movs	r2, #0
 8006c52:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	2200      	movs	r2, #0
 8006c5a:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d101      	bne.n	8006c6c <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8006c68:	2302      	movs	r3, #2
 8006c6a:	e018      	b.n	8006c9e <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	7c1b      	ldrb	r3, [r3, #16]
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d10a      	bne.n	8006c8a <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006c74:	4b0d      	ldr	r3, [pc, #52]	@ (8006cac <USBD_CDC_Init+0x1e8>)
 8006c76:	7819      	ldrb	r1, [r3, #0]
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006c7e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006c82:	6878      	ldr	r0, [r7, #4]
 8006c84:	f002 fde6 	bl	8009854 <USBD_LL_PrepareReceive>
 8006c88:	e008      	b.n	8006c9c <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006c8a:	4b08      	ldr	r3, [pc, #32]	@ (8006cac <USBD_CDC_Init+0x1e8>)
 8006c8c:	7819      	ldrb	r1, [r3, #0]
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006c94:	2340      	movs	r3, #64	@ 0x40
 8006c96:	6878      	ldr	r0, [r7, #4]
 8006c98:	f002 fddc 	bl	8009854 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8006c9c:	2300      	movs	r3, #0
}
 8006c9e:	4618      	mov	r0, r3
 8006ca0:	3710      	adds	r7, #16
 8006ca2:	46bd      	mov	sp, r7
 8006ca4:	bd80      	pop	{r7, pc}
 8006ca6:	bf00      	nop
 8006ca8:	24000097 	.word	0x24000097
 8006cac:	24000098 	.word	0x24000098
 8006cb0:	24000099 	.word	0x24000099

08006cb4 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006cb4:	b580      	push	{r7, lr}
 8006cb6:	b082      	sub	sp, #8
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	6078      	str	r0, [r7, #4]
 8006cbc:	460b      	mov	r3, r1
 8006cbe:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8006cc0:	4b3a      	ldr	r3, [pc, #232]	@ (8006dac <USBD_CDC_DeInit+0xf8>)
 8006cc2:	781b      	ldrb	r3, [r3, #0]
 8006cc4:	4619      	mov	r1, r3
 8006cc6:	6878      	ldr	r0, [r7, #4]
 8006cc8:	f002 fcfb 	bl	80096c2 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8006ccc:	4b37      	ldr	r3, [pc, #220]	@ (8006dac <USBD_CDC_DeInit+0xf8>)
 8006cce:	781b      	ldrb	r3, [r3, #0]
 8006cd0:	f003 020f 	and.w	r2, r3, #15
 8006cd4:	6879      	ldr	r1, [r7, #4]
 8006cd6:	4613      	mov	r3, r2
 8006cd8:	009b      	lsls	r3, r3, #2
 8006cda:	4413      	add	r3, r2
 8006cdc:	009b      	lsls	r3, r3, #2
 8006cde:	440b      	add	r3, r1
 8006ce0:	3324      	adds	r3, #36	@ 0x24
 8006ce2:	2200      	movs	r2, #0
 8006ce4:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8006ce6:	4b32      	ldr	r3, [pc, #200]	@ (8006db0 <USBD_CDC_DeInit+0xfc>)
 8006ce8:	781b      	ldrb	r3, [r3, #0]
 8006cea:	4619      	mov	r1, r3
 8006cec:	6878      	ldr	r0, [r7, #4]
 8006cee:	f002 fce8 	bl	80096c2 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8006cf2:	4b2f      	ldr	r3, [pc, #188]	@ (8006db0 <USBD_CDC_DeInit+0xfc>)
 8006cf4:	781b      	ldrb	r3, [r3, #0]
 8006cf6:	f003 020f 	and.w	r2, r3, #15
 8006cfa:	6879      	ldr	r1, [r7, #4]
 8006cfc:	4613      	mov	r3, r2
 8006cfe:	009b      	lsls	r3, r3, #2
 8006d00:	4413      	add	r3, r2
 8006d02:	009b      	lsls	r3, r3, #2
 8006d04:	440b      	add	r3, r1
 8006d06:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8006d0a:	2200      	movs	r2, #0
 8006d0c:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8006d0e:	4b29      	ldr	r3, [pc, #164]	@ (8006db4 <USBD_CDC_DeInit+0x100>)
 8006d10:	781b      	ldrb	r3, [r3, #0]
 8006d12:	4619      	mov	r1, r3
 8006d14:	6878      	ldr	r0, [r7, #4]
 8006d16:	f002 fcd4 	bl	80096c2 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8006d1a:	4b26      	ldr	r3, [pc, #152]	@ (8006db4 <USBD_CDC_DeInit+0x100>)
 8006d1c:	781b      	ldrb	r3, [r3, #0]
 8006d1e:	f003 020f 	and.w	r2, r3, #15
 8006d22:	6879      	ldr	r1, [r7, #4]
 8006d24:	4613      	mov	r3, r2
 8006d26:	009b      	lsls	r3, r3, #2
 8006d28:	4413      	add	r3, r2
 8006d2a:	009b      	lsls	r3, r3, #2
 8006d2c:	440b      	add	r3, r1
 8006d2e:	3324      	adds	r3, #36	@ 0x24
 8006d30:	2200      	movs	r2, #0
 8006d32:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8006d34:	4b1f      	ldr	r3, [pc, #124]	@ (8006db4 <USBD_CDC_DeInit+0x100>)
 8006d36:	781b      	ldrb	r3, [r3, #0]
 8006d38:	f003 020f 	and.w	r2, r3, #15
 8006d3c:	6879      	ldr	r1, [r7, #4]
 8006d3e:	4613      	mov	r3, r2
 8006d40:	009b      	lsls	r3, r3, #2
 8006d42:	4413      	add	r3, r2
 8006d44:	009b      	lsls	r3, r3, #2
 8006d46:	440b      	add	r3, r1
 8006d48:	3326      	adds	r3, #38	@ 0x26
 8006d4a:	2200      	movs	r2, #0
 8006d4c:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	32b0      	adds	r2, #176	@ 0xb0
 8006d58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d01f      	beq.n	8006da0 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006d66:	687a      	ldr	r2, [r7, #4]
 8006d68:	33b0      	adds	r3, #176	@ 0xb0
 8006d6a:	009b      	lsls	r3, r3, #2
 8006d6c:	4413      	add	r3, r2
 8006d6e:	685b      	ldr	r3, [r3, #4]
 8006d70:	685b      	ldr	r3, [r3, #4]
 8006d72:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	32b0      	adds	r2, #176	@ 0xb0
 8006d7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006d82:	4618      	mov	r0, r3
 8006d84:	f002 fda8 	bl	80098d8 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	32b0      	adds	r2, #176	@ 0xb0
 8006d92:	2100      	movs	r1, #0
 8006d94:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	2200      	movs	r2, #0
 8006d9c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8006da0:	2300      	movs	r3, #0
}
 8006da2:	4618      	mov	r0, r3
 8006da4:	3708      	adds	r7, #8
 8006da6:	46bd      	mov	sp, r7
 8006da8:	bd80      	pop	{r7, pc}
 8006daa:	bf00      	nop
 8006dac:	24000097 	.word	0x24000097
 8006db0:	24000098 	.word	0x24000098
 8006db4:	24000099 	.word	0x24000099

08006db8 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8006db8:	b580      	push	{r7, lr}
 8006dba:	b086      	sub	sp, #24
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	6078      	str	r0, [r7, #4]
 8006dc0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	32b0      	adds	r2, #176	@ 0xb0
 8006dcc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006dd0:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8006dd2:	2300      	movs	r3, #0
 8006dd4:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8006dd6:	2300      	movs	r3, #0
 8006dd8:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8006dda:	2300      	movs	r3, #0
 8006ddc:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8006dde:	693b      	ldr	r3, [r7, #16]
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d101      	bne.n	8006de8 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8006de4:	2303      	movs	r3, #3
 8006de6:	e0bf      	b.n	8006f68 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006de8:	683b      	ldr	r3, [r7, #0]
 8006dea:	781b      	ldrb	r3, [r3, #0]
 8006dec:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d050      	beq.n	8006e96 <USBD_CDC_Setup+0xde>
 8006df4:	2b20      	cmp	r3, #32
 8006df6:	f040 80af 	bne.w	8006f58 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8006dfa:	683b      	ldr	r3, [r7, #0]
 8006dfc:	88db      	ldrh	r3, [r3, #6]
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d03a      	beq.n	8006e78 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8006e02:	683b      	ldr	r3, [r7, #0]
 8006e04:	781b      	ldrb	r3, [r3, #0]
 8006e06:	b25b      	sxtb	r3, r3
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	da1b      	bge.n	8006e44 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006e12:	687a      	ldr	r2, [r7, #4]
 8006e14:	33b0      	adds	r3, #176	@ 0xb0
 8006e16:	009b      	lsls	r3, r3, #2
 8006e18:	4413      	add	r3, r2
 8006e1a:	685b      	ldr	r3, [r3, #4]
 8006e1c:	689b      	ldr	r3, [r3, #8]
 8006e1e:	683a      	ldr	r2, [r7, #0]
 8006e20:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8006e22:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006e24:	683a      	ldr	r2, [r7, #0]
 8006e26:	88d2      	ldrh	r2, [r2, #6]
 8006e28:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8006e2a:	683b      	ldr	r3, [r7, #0]
 8006e2c:	88db      	ldrh	r3, [r3, #6]
 8006e2e:	2b07      	cmp	r3, #7
 8006e30:	bf28      	it	cs
 8006e32:	2307      	movcs	r3, #7
 8006e34:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8006e36:	693b      	ldr	r3, [r7, #16]
 8006e38:	89fa      	ldrh	r2, [r7, #14]
 8006e3a:	4619      	mov	r1, r3
 8006e3c:	6878      	ldr	r0, [r7, #4]
 8006e3e:	f001 fdbd 	bl	80089bc <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8006e42:	e090      	b.n	8006f66 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8006e44:	683b      	ldr	r3, [r7, #0]
 8006e46:	785a      	ldrb	r2, [r3, #1]
 8006e48:	693b      	ldr	r3, [r7, #16]
 8006e4a:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8006e4e:	683b      	ldr	r3, [r7, #0]
 8006e50:	88db      	ldrh	r3, [r3, #6]
 8006e52:	2b3f      	cmp	r3, #63	@ 0x3f
 8006e54:	d803      	bhi.n	8006e5e <USBD_CDC_Setup+0xa6>
 8006e56:	683b      	ldr	r3, [r7, #0]
 8006e58:	88db      	ldrh	r3, [r3, #6]
 8006e5a:	b2da      	uxtb	r2, r3
 8006e5c:	e000      	b.n	8006e60 <USBD_CDC_Setup+0xa8>
 8006e5e:	2240      	movs	r2, #64	@ 0x40
 8006e60:	693b      	ldr	r3, [r7, #16]
 8006e62:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8006e66:	6939      	ldr	r1, [r7, #16]
 8006e68:	693b      	ldr	r3, [r7, #16]
 8006e6a:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8006e6e:	461a      	mov	r2, r3
 8006e70:	6878      	ldr	r0, [r7, #4]
 8006e72:	f001 fdcf 	bl	8008a14 <USBD_CtlPrepareRx>
      break;
 8006e76:	e076      	b.n	8006f66 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006e7e:	687a      	ldr	r2, [r7, #4]
 8006e80:	33b0      	adds	r3, #176	@ 0xb0
 8006e82:	009b      	lsls	r3, r3, #2
 8006e84:	4413      	add	r3, r2
 8006e86:	685b      	ldr	r3, [r3, #4]
 8006e88:	689b      	ldr	r3, [r3, #8]
 8006e8a:	683a      	ldr	r2, [r7, #0]
 8006e8c:	7850      	ldrb	r0, [r2, #1]
 8006e8e:	2200      	movs	r2, #0
 8006e90:	6839      	ldr	r1, [r7, #0]
 8006e92:	4798      	blx	r3
      break;
 8006e94:	e067      	b.n	8006f66 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006e96:	683b      	ldr	r3, [r7, #0]
 8006e98:	785b      	ldrb	r3, [r3, #1]
 8006e9a:	2b0b      	cmp	r3, #11
 8006e9c:	d851      	bhi.n	8006f42 <USBD_CDC_Setup+0x18a>
 8006e9e:	a201      	add	r2, pc, #4	@ (adr r2, 8006ea4 <USBD_CDC_Setup+0xec>)
 8006ea0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ea4:	08006ed5 	.word	0x08006ed5
 8006ea8:	08006f51 	.word	0x08006f51
 8006eac:	08006f43 	.word	0x08006f43
 8006eb0:	08006f43 	.word	0x08006f43
 8006eb4:	08006f43 	.word	0x08006f43
 8006eb8:	08006f43 	.word	0x08006f43
 8006ebc:	08006f43 	.word	0x08006f43
 8006ec0:	08006f43 	.word	0x08006f43
 8006ec4:	08006f43 	.word	0x08006f43
 8006ec8:	08006f43 	.word	0x08006f43
 8006ecc:	08006eff 	.word	0x08006eff
 8006ed0:	08006f29 	.word	0x08006f29
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006eda:	b2db      	uxtb	r3, r3
 8006edc:	2b03      	cmp	r3, #3
 8006ede:	d107      	bne.n	8006ef0 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8006ee0:	f107 030a 	add.w	r3, r7, #10
 8006ee4:	2202      	movs	r2, #2
 8006ee6:	4619      	mov	r1, r3
 8006ee8:	6878      	ldr	r0, [r7, #4]
 8006eea:	f001 fd67 	bl	80089bc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006eee:	e032      	b.n	8006f56 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8006ef0:	6839      	ldr	r1, [r7, #0]
 8006ef2:	6878      	ldr	r0, [r7, #4]
 8006ef4:	f001 fce5 	bl	80088c2 <USBD_CtlError>
            ret = USBD_FAIL;
 8006ef8:	2303      	movs	r3, #3
 8006efa:	75fb      	strb	r3, [r7, #23]
          break;
 8006efc:	e02b      	b.n	8006f56 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006f04:	b2db      	uxtb	r3, r3
 8006f06:	2b03      	cmp	r3, #3
 8006f08:	d107      	bne.n	8006f1a <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8006f0a:	f107 030d 	add.w	r3, r7, #13
 8006f0e:	2201      	movs	r2, #1
 8006f10:	4619      	mov	r1, r3
 8006f12:	6878      	ldr	r0, [r7, #4]
 8006f14:	f001 fd52 	bl	80089bc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006f18:	e01d      	b.n	8006f56 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8006f1a:	6839      	ldr	r1, [r7, #0]
 8006f1c:	6878      	ldr	r0, [r7, #4]
 8006f1e:	f001 fcd0 	bl	80088c2 <USBD_CtlError>
            ret = USBD_FAIL;
 8006f22:	2303      	movs	r3, #3
 8006f24:	75fb      	strb	r3, [r7, #23]
          break;
 8006f26:	e016      	b.n	8006f56 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006f2e:	b2db      	uxtb	r3, r3
 8006f30:	2b03      	cmp	r3, #3
 8006f32:	d00f      	beq.n	8006f54 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8006f34:	6839      	ldr	r1, [r7, #0]
 8006f36:	6878      	ldr	r0, [r7, #4]
 8006f38:	f001 fcc3 	bl	80088c2 <USBD_CtlError>
            ret = USBD_FAIL;
 8006f3c:	2303      	movs	r3, #3
 8006f3e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8006f40:	e008      	b.n	8006f54 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8006f42:	6839      	ldr	r1, [r7, #0]
 8006f44:	6878      	ldr	r0, [r7, #4]
 8006f46:	f001 fcbc 	bl	80088c2 <USBD_CtlError>
          ret = USBD_FAIL;
 8006f4a:	2303      	movs	r3, #3
 8006f4c:	75fb      	strb	r3, [r7, #23]
          break;
 8006f4e:	e002      	b.n	8006f56 <USBD_CDC_Setup+0x19e>
          break;
 8006f50:	bf00      	nop
 8006f52:	e008      	b.n	8006f66 <USBD_CDC_Setup+0x1ae>
          break;
 8006f54:	bf00      	nop
      }
      break;
 8006f56:	e006      	b.n	8006f66 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8006f58:	6839      	ldr	r1, [r7, #0]
 8006f5a:	6878      	ldr	r0, [r7, #4]
 8006f5c:	f001 fcb1 	bl	80088c2 <USBD_CtlError>
      ret = USBD_FAIL;
 8006f60:	2303      	movs	r3, #3
 8006f62:	75fb      	strb	r3, [r7, #23]
      break;
 8006f64:	bf00      	nop
  }

  return (uint8_t)ret;
 8006f66:	7dfb      	ldrb	r3, [r7, #23]
}
 8006f68:	4618      	mov	r0, r3
 8006f6a:	3718      	adds	r7, #24
 8006f6c:	46bd      	mov	sp, r7
 8006f6e:	bd80      	pop	{r7, pc}

08006f70 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006f70:	b580      	push	{r7, lr}
 8006f72:	b084      	sub	sp, #16
 8006f74:	af00      	add	r7, sp, #0
 8006f76:	6078      	str	r0, [r7, #4]
 8006f78:	460b      	mov	r3, r1
 8006f7a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8006f82:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	32b0      	adds	r2, #176	@ 0xb0
 8006f8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d101      	bne.n	8006f9a <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8006f96:	2303      	movs	r3, #3
 8006f98:	e065      	b.n	8007066 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	32b0      	adds	r2, #176	@ 0xb0
 8006fa4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006fa8:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8006faa:	78fb      	ldrb	r3, [r7, #3]
 8006fac:	f003 020f 	and.w	r2, r3, #15
 8006fb0:	6879      	ldr	r1, [r7, #4]
 8006fb2:	4613      	mov	r3, r2
 8006fb4:	009b      	lsls	r3, r3, #2
 8006fb6:	4413      	add	r3, r2
 8006fb8:	009b      	lsls	r3, r3, #2
 8006fba:	440b      	add	r3, r1
 8006fbc:	3318      	adds	r3, #24
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d02f      	beq.n	8007024 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8006fc4:	78fb      	ldrb	r3, [r7, #3]
 8006fc6:	f003 020f 	and.w	r2, r3, #15
 8006fca:	6879      	ldr	r1, [r7, #4]
 8006fcc:	4613      	mov	r3, r2
 8006fce:	009b      	lsls	r3, r3, #2
 8006fd0:	4413      	add	r3, r2
 8006fd2:	009b      	lsls	r3, r3, #2
 8006fd4:	440b      	add	r3, r1
 8006fd6:	3318      	adds	r3, #24
 8006fd8:	681a      	ldr	r2, [r3, #0]
 8006fda:	78fb      	ldrb	r3, [r7, #3]
 8006fdc:	f003 010f 	and.w	r1, r3, #15
 8006fe0:	68f8      	ldr	r0, [r7, #12]
 8006fe2:	460b      	mov	r3, r1
 8006fe4:	00db      	lsls	r3, r3, #3
 8006fe6:	440b      	add	r3, r1
 8006fe8:	009b      	lsls	r3, r3, #2
 8006fea:	4403      	add	r3, r0
 8006fec:	331c      	adds	r3, #28
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	fbb2 f1f3 	udiv	r1, r2, r3
 8006ff4:	fb01 f303 	mul.w	r3, r1, r3
 8006ff8:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d112      	bne.n	8007024 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8006ffe:	78fb      	ldrb	r3, [r7, #3]
 8007000:	f003 020f 	and.w	r2, r3, #15
 8007004:	6879      	ldr	r1, [r7, #4]
 8007006:	4613      	mov	r3, r2
 8007008:	009b      	lsls	r3, r3, #2
 800700a:	4413      	add	r3, r2
 800700c:	009b      	lsls	r3, r3, #2
 800700e:	440b      	add	r3, r1
 8007010:	3318      	adds	r3, #24
 8007012:	2200      	movs	r2, #0
 8007014:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8007016:	78f9      	ldrb	r1, [r7, #3]
 8007018:	2300      	movs	r3, #0
 800701a:	2200      	movs	r2, #0
 800701c:	6878      	ldr	r0, [r7, #4]
 800701e:	f002 fbf8 	bl	8009812 <USBD_LL_Transmit>
 8007022:	e01f      	b.n	8007064 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8007024:	68bb      	ldr	r3, [r7, #8]
 8007026:	2200      	movs	r2, #0
 8007028:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007032:	687a      	ldr	r2, [r7, #4]
 8007034:	33b0      	adds	r3, #176	@ 0xb0
 8007036:	009b      	lsls	r3, r3, #2
 8007038:	4413      	add	r3, r2
 800703a:	685b      	ldr	r3, [r3, #4]
 800703c:	691b      	ldr	r3, [r3, #16]
 800703e:	2b00      	cmp	r3, #0
 8007040:	d010      	beq.n	8007064 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007048:	687a      	ldr	r2, [r7, #4]
 800704a:	33b0      	adds	r3, #176	@ 0xb0
 800704c:	009b      	lsls	r3, r3, #2
 800704e:	4413      	add	r3, r2
 8007050:	685b      	ldr	r3, [r3, #4]
 8007052:	691b      	ldr	r3, [r3, #16]
 8007054:	68ba      	ldr	r2, [r7, #8]
 8007056:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800705a:	68ba      	ldr	r2, [r7, #8]
 800705c:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8007060:	78fa      	ldrb	r2, [r7, #3]
 8007062:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8007064:	2300      	movs	r3, #0
}
 8007066:	4618      	mov	r0, r3
 8007068:	3710      	adds	r7, #16
 800706a:	46bd      	mov	sp, r7
 800706c:	bd80      	pop	{r7, pc}

0800706e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800706e:	b580      	push	{r7, lr}
 8007070:	b084      	sub	sp, #16
 8007072:	af00      	add	r7, sp, #0
 8007074:	6078      	str	r0, [r7, #4]
 8007076:	460b      	mov	r3, r1
 8007078:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	32b0      	adds	r2, #176	@ 0xb0
 8007084:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007088:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	32b0      	adds	r2, #176	@ 0xb0
 8007094:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007098:	2b00      	cmp	r3, #0
 800709a:	d101      	bne.n	80070a0 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800709c:	2303      	movs	r3, #3
 800709e:	e01a      	b.n	80070d6 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80070a0:	78fb      	ldrb	r3, [r7, #3]
 80070a2:	4619      	mov	r1, r3
 80070a4:	6878      	ldr	r0, [r7, #4]
 80070a6:	f002 fbf6 	bl	8009896 <USBD_LL_GetRxDataSize>
 80070aa:	4602      	mov	r2, r0
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80070b8:	687a      	ldr	r2, [r7, #4]
 80070ba:	33b0      	adds	r3, #176	@ 0xb0
 80070bc:	009b      	lsls	r3, r3, #2
 80070be:	4413      	add	r3, r2
 80070c0:	685b      	ldr	r3, [r3, #4]
 80070c2:	68db      	ldr	r3, [r3, #12]
 80070c4:	68fa      	ldr	r2, [r7, #12]
 80070c6:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 80070ca:	68fa      	ldr	r2, [r7, #12]
 80070cc:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 80070d0:	4611      	mov	r1, r2
 80070d2:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80070d4:	2300      	movs	r3, #0
}
 80070d6:	4618      	mov	r0, r3
 80070d8:	3710      	adds	r7, #16
 80070da:	46bd      	mov	sp, r7
 80070dc:	bd80      	pop	{r7, pc}

080070de <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80070de:	b580      	push	{r7, lr}
 80070e0:	b084      	sub	sp, #16
 80070e2:	af00      	add	r7, sp, #0
 80070e4:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	32b0      	adds	r2, #176	@ 0xb0
 80070f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80070f4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d101      	bne.n	8007100 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80070fc:	2303      	movs	r3, #3
 80070fe:	e024      	b.n	800714a <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007106:	687a      	ldr	r2, [r7, #4]
 8007108:	33b0      	adds	r3, #176	@ 0xb0
 800710a:	009b      	lsls	r3, r3, #2
 800710c:	4413      	add	r3, r2
 800710e:	685b      	ldr	r3, [r3, #4]
 8007110:	2b00      	cmp	r3, #0
 8007112:	d019      	beq.n	8007148 <USBD_CDC_EP0_RxReady+0x6a>
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800711a:	2bff      	cmp	r3, #255	@ 0xff
 800711c:	d014      	beq.n	8007148 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007124:	687a      	ldr	r2, [r7, #4]
 8007126:	33b0      	adds	r3, #176	@ 0xb0
 8007128:	009b      	lsls	r3, r3, #2
 800712a:	4413      	add	r3, r2
 800712c:	685b      	ldr	r3, [r3, #4]
 800712e:	689b      	ldr	r3, [r3, #8]
 8007130:	68fa      	ldr	r2, [r7, #12]
 8007132:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8007136:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8007138:	68fa      	ldr	r2, [r7, #12]
 800713a:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800713e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	22ff      	movs	r2, #255	@ 0xff
 8007144:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8007148:	2300      	movs	r3, #0
}
 800714a:	4618      	mov	r0, r3
 800714c:	3710      	adds	r7, #16
 800714e:	46bd      	mov	sp, r7
 8007150:	bd80      	pop	{r7, pc}
	...

08007154 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8007154:	b580      	push	{r7, lr}
 8007156:	b086      	sub	sp, #24
 8007158:	af00      	add	r7, sp, #0
 800715a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800715c:	2182      	movs	r1, #130	@ 0x82
 800715e:	4818      	ldr	r0, [pc, #96]	@ (80071c0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007160:	f000 fd4f 	bl	8007c02 <USBD_GetEpDesc>
 8007164:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007166:	2101      	movs	r1, #1
 8007168:	4815      	ldr	r0, [pc, #84]	@ (80071c0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800716a:	f000 fd4a 	bl	8007c02 <USBD_GetEpDesc>
 800716e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007170:	2181      	movs	r1, #129	@ 0x81
 8007172:	4813      	ldr	r0, [pc, #76]	@ (80071c0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007174:	f000 fd45 	bl	8007c02 <USBD_GetEpDesc>
 8007178:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800717a:	697b      	ldr	r3, [r7, #20]
 800717c:	2b00      	cmp	r3, #0
 800717e:	d002      	beq.n	8007186 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007180:	697b      	ldr	r3, [r7, #20]
 8007182:	2210      	movs	r2, #16
 8007184:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007186:	693b      	ldr	r3, [r7, #16]
 8007188:	2b00      	cmp	r3, #0
 800718a:	d006      	beq.n	800719a <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800718c:	693b      	ldr	r3, [r7, #16]
 800718e:	2200      	movs	r2, #0
 8007190:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007194:	711a      	strb	r2, [r3, #4]
 8007196:	2200      	movs	r2, #0
 8007198:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	2b00      	cmp	r3, #0
 800719e:	d006      	beq.n	80071ae <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	2200      	movs	r2, #0
 80071a4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80071a8:	711a      	strb	r2, [r3, #4]
 80071aa:	2200      	movs	r2, #0
 80071ac:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	2243      	movs	r2, #67	@ 0x43
 80071b2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80071b4:	4b02      	ldr	r3, [pc, #8]	@ (80071c0 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 80071b6:	4618      	mov	r0, r3
 80071b8:	3718      	adds	r7, #24
 80071ba:	46bd      	mov	sp, r7
 80071bc:	bd80      	pop	{r7, pc}
 80071be:	bf00      	nop
 80071c0:	24000054 	.word	0x24000054

080071c4 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80071c4:	b580      	push	{r7, lr}
 80071c6:	b086      	sub	sp, #24
 80071c8:	af00      	add	r7, sp, #0
 80071ca:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80071cc:	2182      	movs	r1, #130	@ 0x82
 80071ce:	4818      	ldr	r0, [pc, #96]	@ (8007230 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80071d0:	f000 fd17 	bl	8007c02 <USBD_GetEpDesc>
 80071d4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80071d6:	2101      	movs	r1, #1
 80071d8:	4815      	ldr	r0, [pc, #84]	@ (8007230 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80071da:	f000 fd12 	bl	8007c02 <USBD_GetEpDesc>
 80071de:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80071e0:	2181      	movs	r1, #129	@ 0x81
 80071e2:	4813      	ldr	r0, [pc, #76]	@ (8007230 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80071e4:	f000 fd0d 	bl	8007c02 <USBD_GetEpDesc>
 80071e8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80071ea:	697b      	ldr	r3, [r7, #20]
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d002      	beq.n	80071f6 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 80071f0:	697b      	ldr	r3, [r7, #20]
 80071f2:	2210      	movs	r2, #16
 80071f4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80071f6:	693b      	ldr	r3, [r7, #16]
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d006      	beq.n	800720a <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80071fc:	693b      	ldr	r3, [r7, #16]
 80071fe:	2200      	movs	r2, #0
 8007200:	711a      	strb	r2, [r3, #4]
 8007202:	2200      	movs	r2, #0
 8007204:	f042 0202 	orr.w	r2, r2, #2
 8007208:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	2b00      	cmp	r3, #0
 800720e:	d006      	beq.n	800721e <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	2200      	movs	r2, #0
 8007214:	711a      	strb	r2, [r3, #4]
 8007216:	2200      	movs	r2, #0
 8007218:	f042 0202 	orr.w	r2, r2, #2
 800721c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	2243      	movs	r2, #67	@ 0x43
 8007222:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007224:	4b02      	ldr	r3, [pc, #8]	@ (8007230 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8007226:	4618      	mov	r0, r3
 8007228:	3718      	adds	r7, #24
 800722a:	46bd      	mov	sp, r7
 800722c:	bd80      	pop	{r7, pc}
 800722e:	bf00      	nop
 8007230:	24000054 	.word	0x24000054

08007234 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007234:	b580      	push	{r7, lr}
 8007236:	b086      	sub	sp, #24
 8007238:	af00      	add	r7, sp, #0
 800723a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800723c:	2182      	movs	r1, #130	@ 0x82
 800723e:	4818      	ldr	r0, [pc, #96]	@ (80072a0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007240:	f000 fcdf 	bl	8007c02 <USBD_GetEpDesc>
 8007244:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007246:	2101      	movs	r1, #1
 8007248:	4815      	ldr	r0, [pc, #84]	@ (80072a0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800724a:	f000 fcda 	bl	8007c02 <USBD_GetEpDesc>
 800724e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007250:	2181      	movs	r1, #129	@ 0x81
 8007252:	4813      	ldr	r0, [pc, #76]	@ (80072a0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007254:	f000 fcd5 	bl	8007c02 <USBD_GetEpDesc>
 8007258:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800725a:	697b      	ldr	r3, [r7, #20]
 800725c:	2b00      	cmp	r3, #0
 800725e:	d002      	beq.n	8007266 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007260:	697b      	ldr	r3, [r7, #20]
 8007262:	2210      	movs	r2, #16
 8007264:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007266:	693b      	ldr	r3, [r7, #16]
 8007268:	2b00      	cmp	r3, #0
 800726a:	d006      	beq.n	800727a <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800726c:	693b      	ldr	r3, [r7, #16]
 800726e:	2200      	movs	r2, #0
 8007270:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007274:	711a      	strb	r2, [r3, #4]
 8007276:	2200      	movs	r2, #0
 8007278:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	2b00      	cmp	r3, #0
 800727e:	d006      	beq.n	800728e <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	2200      	movs	r2, #0
 8007284:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007288:	711a      	strb	r2, [r3, #4]
 800728a:	2200      	movs	r2, #0
 800728c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	2243      	movs	r2, #67	@ 0x43
 8007292:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007294:	4b02      	ldr	r3, [pc, #8]	@ (80072a0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8007296:	4618      	mov	r0, r3
 8007298:	3718      	adds	r7, #24
 800729a:	46bd      	mov	sp, r7
 800729c:	bd80      	pop	{r7, pc}
 800729e:	bf00      	nop
 80072a0:	24000054 	.word	0x24000054

080072a4 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80072a4:	b480      	push	{r7}
 80072a6:	b083      	sub	sp, #12
 80072a8:	af00      	add	r7, sp, #0
 80072aa:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	220a      	movs	r2, #10
 80072b0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80072b2:	4b03      	ldr	r3, [pc, #12]	@ (80072c0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80072b4:	4618      	mov	r0, r3
 80072b6:	370c      	adds	r7, #12
 80072b8:	46bd      	mov	sp, r7
 80072ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072be:	4770      	bx	lr
 80072c0:	24000010 	.word	0x24000010

080072c4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80072c4:	b480      	push	{r7}
 80072c6:	b083      	sub	sp, #12
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	6078      	str	r0, [r7, #4]
 80072cc:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80072ce:	683b      	ldr	r3, [r7, #0]
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d101      	bne.n	80072d8 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80072d4:	2303      	movs	r3, #3
 80072d6:	e009      	b.n	80072ec <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80072de:	687a      	ldr	r2, [r7, #4]
 80072e0:	33b0      	adds	r3, #176	@ 0xb0
 80072e2:	009b      	lsls	r3, r3, #2
 80072e4:	4413      	add	r3, r2
 80072e6:	683a      	ldr	r2, [r7, #0]
 80072e8:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 80072ea:	2300      	movs	r3, #0
}
 80072ec:	4618      	mov	r0, r3
 80072ee:	370c      	adds	r7, #12
 80072f0:	46bd      	mov	sp, r7
 80072f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f6:	4770      	bx	lr

080072f8 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80072f8:	b480      	push	{r7}
 80072fa:	b087      	sub	sp, #28
 80072fc:	af00      	add	r7, sp, #0
 80072fe:	60f8      	str	r0, [r7, #12]
 8007300:	60b9      	str	r1, [r7, #8]
 8007302:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	32b0      	adds	r2, #176	@ 0xb0
 800730e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007312:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8007314:	697b      	ldr	r3, [r7, #20]
 8007316:	2b00      	cmp	r3, #0
 8007318:	d101      	bne.n	800731e <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800731a:	2303      	movs	r3, #3
 800731c:	e008      	b.n	8007330 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800731e:	697b      	ldr	r3, [r7, #20]
 8007320:	68ba      	ldr	r2, [r7, #8]
 8007322:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8007326:	697b      	ldr	r3, [r7, #20]
 8007328:	687a      	ldr	r2, [r7, #4]
 800732a:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800732e:	2300      	movs	r3, #0
}
 8007330:	4618      	mov	r0, r3
 8007332:	371c      	adds	r7, #28
 8007334:	46bd      	mov	sp, r7
 8007336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800733a:	4770      	bx	lr

0800733c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800733c:	b480      	push	{r7}
 800733e:	b085      	sub	sp, #20
 8007340:	af00      	add	r7, sp, #0
 8007342:	6078      	str	r0, [r7, #4]
 8007344:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	32b0      	adds	r2, #176	@ 0xb0
 8007350:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007354:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	2b00      	cmp	r3, #0
 800735a:	d101      	bne.n	8007360 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800735c:	2303      	movs	r3, #3
 800735e:	e004      	b.n	800736a <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	683a      	ldr	r2, [r7, #0]
 8007364:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8007368:	2300      	movs	r3, #0
}
 800736a:	4618      	mov	r0, r3
 800736c:	3714      	adds	r7, #20
 800736e:	46bd      	mov	sp, r7
 8007370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007374:	4770      	bx	lr
	...

08007378 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8007378:	b580      	push	{r7, lr}
 800737a:	b084      	sub	sp, #16
 800737c:	af00      	add	r7, sp, #0
 800737e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	32b0      	adds	r2, #176	@ 0xb0
 800738a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800738e:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8007390:	2301      	movs	r3, #1
 8007392:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8007394:	68bb      	ldr	r3, [r7, #8]
 8007396:	2b00      	cmp	r3, #0
 8007398:	d101      	bne.n	800739e <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800739a:	2303      	movs	r3, #3
 800739c:	e025      	b.n	80073ea <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800739e:	68bb      	ldr	r3, [r7, #8]
 80073a0:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d11f      	bne.n	80073e8 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 80073a8:	68bb      	ldr	r3, [r7, #8]
 80073aa:	2201      	movs	r2, #1
 80073ac:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 80073b0:	4b10      	ldr	r3, [pc, #64]	@ (80073f4 <USBD_CDC_TransmitPacket+0x7c>)
 80073b2:	781b      	ldrb	r3, [r3, #0]
 80073b4:	f003 020f 	and.w	r2, r3, #15
 80073b8:	68bb      	ldr	r3, [r7, #8]
 80073ba:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 80073be:	6878      	ldr	r0, [r7, #4]
 80073c0:	4613      	mov	r3, r2
 80073c2:	009b      	lsls	r3, r3, #2
 80073c4:	4413      	add	r3, r2
 80073c6:	009b      	lsls	r3, r3, #2
 80073c8:	4403      	add	r3, r0
 80073ca:	3318      	adds	r3, #24
 80073cc:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 80073ce:	4b09      	ldr	r3, [pc, #36]	@ (80073f4 <USBD_CDC_TransmitPacket+0x7c>)
 80073d0:	7819      	ldrb	r1, [r3, #0]
 80073d2:	68bb      	ldr	r3, [r7, #8]
 80073d4:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 80073d8:	68bb      	ldr	r3, [r7, #8]
 80073da:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 80073de:	6878      	ldr	r0, [r7, #4]
 80073e0:	f002 fa17 	bl	8009812 <USBD_LL_Transmit>

    ret = USBD_OK;
 80073e4:	2300      	movs	r3, #0
 80073e6:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 80073e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80073ea:	4618      	mov	r0, r3
 80073ec:	3710      	adds	r7, #16
 80073ee:	46bd      	mov	sp, r7
 80073f0:	bd80      	pop	{r7, pc}
 80073f2:	bf00      	nop
 80073f4:	24000097 	.word	0x24000097

080073f8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80073f8:	b580      	push	{r7, lr}
 80073fa:	b084      	sub	sp, #16
 80073fc:	af00      	add	r7, sp, #0
 80073fe:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	32b0      	adds	r2, #176	@ 0xb0
 800740a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800740e:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	32b0      	adds	r2, #176	@ 0xb0
 800741a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800741e:	2b00      	cmp	r3, #0
 8007420:	d101      	bne.n	8007426 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8007422:	2303      	movs	r3, #3
 8007424:	e018      	b.n	8007458 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	7c1b      	ldrb	r3, [r3, #16]
 800742a:	2b00      	cmp	r3, #0
 800742c:	d10a      	bne.n	8007444 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800742e:	4b0c      	ldr	r3, [pc, #48]	@ (8007460 <USBD_CDC_ReceivePacket+0x68>)
 8007430:	7819      	ldrb	r1, [r3, #0]
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007438:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800743c:	6878      	ldr	r0, [r7, #4]
 800743e:	f002 fa09 	bl	8009854 <USBD_LL_PrepareReceive>
 8007442:	e008      	b.n	8007456 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007444:	4b06      	ldr	r3, [pc, #24]	@ (8007460 <USBD_CDC_ReceivePacket+0x68>)
 8007446:	7819      	ldrb	r1, [r3, #0]
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800744e:	2340      	movs	r3, #64	@ 0x40
 8007450:	6878      	ldr	r0, [r7, #4]
 8007452:	f002 f9ff 	bl	8009854 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8007456:	2300      	movs	r3, #0
}
 8007458:	4618      	mov	r0, r3
 800745a:	3710      	adds	r7, #16
 800745c:	46bd      	mov	sp, r7
 800745e:	bd80      	pop	{r7, pc}
 8007460:	24000098 	.word	0x24000098

08007464 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8007464:	b580      	push	{r7, lr}
 8007466:	b086      	sub	sp, #24
 8007468:	af00      	add	r7, sp, #0
 800746a:	60f8      	str	r0, [r7, #12]
 800746c:	60b9      	str	r1, [r7, #8]
 800746e:	4613      	mov	r3, r2
 8007470:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	2b00      	cmp	r3, #0
 8007476:	d101      	bne.n	800747c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007478:	2303      	movs	r3, #3
 800747a:	e01f      	b.n	80074bc <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	2200      	movs	r2, #0
 8007480:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	2200      	movs	r2, #0
 8007488:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	2200      	movs	r2, #0
 8007490:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007494:	68bb      	ldr	r3, [r7, #8]
 8007496:	2b00      	cmp	r3, #0
 8007498:	d003      	beq.n	80074a2 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	68ba      	ldr	r2, [r7, #8]
 800749e:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	2201      	movs	r2, #1
 80074a6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	79fa      	ldrb	r2, [r7, #7]
 80074ae:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80074b0:	68f8      	ldr	r0, [r7, #12]
 80074b2:	f002 f82b 	bl	800950c <USBD_LL_Init>
 80074b6:	4603      	mov	r3, r0
 80074b8:	75fb      	strb	r3, [r7, #23]

  return ret;
 80074ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80074bc:	4618      	mov	r0, r3
 80074be:	3718      	adds	r7, #24
 80074c0:	46bd      	mov	sp, r7
 80074c2:	bd80      	pop	{r7, pc}

080074c4 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80074c4:	b580      	push	{r7, lr}
 80074c6:	b084      	sub	sp, #16
 80074c8:	af00      	add	r7, sp, #0
 80074ca:	6078      	str	r0, [r7, #4]
 80074cc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80074ce:	2300      	movs	r3, #0
 80074d0:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80074d2:	683b      	ldr	r3, [r7, #0]
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d101      	bne.n	80074dc <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80074d8:	2303      	movs	r3, #3
 80074da:	e025      	b.n	8007528 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	683a      	ldr	r2, [r7, #0]
 80074e0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	32ae      	adds	r2, #174	@ 0xae
 80074ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80074f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d00f      	beq.n	8007518 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	32ae      	adds	r2, #174	@ 0xae
 8007502:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007506:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007508:	f107 020e 	add.w	r2, r7, #14
 800750c:	4610      	mov	r0, r2
 800750e:	4798      	blx	r3
 8007510:	4602      	mov	r2, r0
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800751e:	1c5a      	adds	r2, r3, #1
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8007526:	2300      	movs	r3, #0
}
 8007528:	4618      	mov	r0, r3
 800752a:	3710      	adds	r7, #16
 800752c:	46bd      	mov	sp, r7
 800752e:	bd80      	pop	{r7, pc}

08007530 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007530:	b580      	push	{r7, lr}
 8007532:	b082      	sub	sp, #8
 8007534:	af00      	add	r7, sp, #0
 8007536:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8007538:	6878      	ldr	r0, [r7, #4]
 800753a:	f002 f881 	bl	8009640 <USBD_LL_Start>
 800753e:	4603      	mov	r3, r0
}
 8007540:	4618      	mov	r0, r3
 8007542:	3708      	adds	r7, #8
 8007544:	46bd      	mov	sp, r7
 8007546:	bd80      	pop	{r7, pc}

08007548 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8007548:	b480      	push	{r7}
 800754a:	b083      	sub	sp, #12
 800754c:	af00      	add	r7, sp, #0
 800754e:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007550:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8007552:	4618      	mov	r0, r3
 8007554:	370c      	adds	r7, #12
 8007556:	46bd      	mov	sp, r7
 8007558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800755c:	4770      	bx	lr

0800755e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800755e:	b580      	push	{r7, lr}
 8007560:	b084      	sub	sp, #16
 8007562:	af00      	add	r7, sp, #0
 8007564:	6078      	str	r0, [r7, #4]
 8007566:	460b      	mov	r3, r1
 8007568:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800756a:	2300      	movs	r3, #0
 800756c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007574:	2b00      	cmp	r3, #0
 8007576:	d009      	beq.n	800758c <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	78fa      	ldrb	r2, [r7, #3]
 8007582:	4611      	mov	r1, r2
 8007584:	6878      	ldr	r0, [r7, #4]
 8007586:	4798      	blx	r3
 8007588:	4603      	mov	r3, r0
 800758a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800758c:	7bfb      	ldrb	r3, [r7, #15]
}
 800758e:	4618      	mov	r0, r3
 8007590:	3710      	adds	r7, #16
 8007592:	46bd      	mov	sp, r7
 8007594:	bd80      	pop	{r7, pc}

08007596 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007596:	b580      	push	{r7, lr}
 8007598:	b084      	sub	sp, #16
 800759a:	af00      	add	r7, sp, #0
 800759c:	6078      	str	r0, [r7, #4]
 800759e:	460b      	mov	r3, r1
 80075a0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80075a2:	2300      	movs	r3, #0
 80075a4:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80075ac:	685b      	ldr	r3, [r3, #4]
 80075ae:	78fa      	ldrb	r2, [r7, #3]
 80075b0:	4611      	mov	r1, r2
 80075b2:	6878      	ldr	r0, [r7, #4]
 80075b4:	4798      	blx	r3
 80075b6:	4603      	mov	r3, r0
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d001      	beq.n	80075c0 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 80075bc:	2303      	movs	r3, #3
 80075be:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80075c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80075c2:	4618      	mov	r0, r3
 80075c4:	3710      	adds	r7, #16
 80075c6:	46bd      	mov	sp, r7
 80075c8:	bd80      	pop	{r7, pc}

080075ca <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80075ca:	b580      	push	{r7, lr}
 80075cc:	b084      	sub	sp, #16
 80075ce:	af00      	add	r7, sp, #0
 80075d0:	6078      	str	r0, [r7, #4]
 80075d2:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80075da:	6839      	ldr	r1, [r7, #0]
 80075dc:	4618      	mov	r0, r3
 80075de:	f001 f936 	bl	800884e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	2201      	movs	r2, #1
 80075e6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 80075f0:	461a      	mov	r2, r3
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80075fe:	f003 031f 	and.w	r3, r3, #31
 8007602:	2b02      	cmp	r3, #2
 8007604:	d01a      	beq.n	800763c <USBD_LL_SetupStage+0x72>
 8007606:	2b02      	cmp	r3, #2
 8007608:	d822      	bhi.n	8007650 <USBD_LL_SetupStage+0x86>
 800760a:	2b00      	cmp	r3, #0
 800760c:	d002      	beq.n	8007614 <USBD_LL_SetupStage+0x4a>
 800760e:	2b01      	cmp	r3, #1
 8007610:	d00a      	beq.n	8007628 <USBD_LL_SetupStage+0x5e>
 8007612:	e01d      	b.n	8007650 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800761a:	4619      	mov	r1, r3
 800761c:	6878      	ldr	r0, [r7, #4]
 800761e:	f000 fb63 	bl	8007ce8 <USBD_StdDevReq>
 8007622:	4603      	mov	r3, r0
 8007624:	73fb      	strb	r3, [r7, #15]
      break;
 8007626:	e020      	b.n	800766a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800762e:	4619      	mov	r1, r3
 8007630:	6878      	ldr	r0, [r7, #4]
 8007632:	f000 fbcb 	bl	8007dcc <USBD_StdItfReq>
 8007636:	4603      	mov	r3, r0
 8007638:	73fb      	strb	r3, [r7, #15]
      break;
 800763a:	e016      	b.n	800766a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007642:	4619      	mov	r1, r3
 8007644:	6878      	ldr	r0, [r7, #4]
 8007646:	f000 fc2d 	bl	8007ea4 <USBD_StdEPReq>
 800764a:	4603      	mov	r3, r0
 800764c:	73fb      	strb	r3, [r7, #15]
      break;
 800764e:	e00c      	b.n	800766a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007656:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800765a:	b2db      	uxtb	r3, r3
 800765c:	4619      	mov	r1, r3
 800765e:	6878      	ldr	r0, [r7, #4]
 8007660:	f002 f84e 	bl	8009700 <USBD_LL_StallEP>
 8007664:	4603      	mov	r3, r0
 8007666:	73fb      	strb	r3, [r7, #15]
      break;
 8007668:	bf00      	nop
  }

  return ret;
 800766a:	7bfb      	ldrb	r3, [r7, #15]
}
 800766c:	4618      	mov	r0, r3
 800766e:	3710      	adds	r7, #16
 8007670:	46bd      	mov	sp, r7
 8007672:	bd80      	pop	{r7, pc}

08007674 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007674:	b580      	push	{r7, lr}
 8007676:	b086      	sub	sp, #24
 8007678:	af00      	add	r7, sp, #0
 800767a:	60f8      	str	r0, [r7, #12]
 800767c:	460b      	mov	r3, r1
 800767e:	607a      	str	r2, [r7, #4]
 8007680:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8007682:	2300      	movs	r3, #0
 8007684:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8007686:	7afb      	ldrb	r3, [r7, #11]
 8007688:	2b00      	cmp	r3, #0
 800768a:	d16e      	bne.n	800776a <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8007692:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800769a:	2b03      	cmp	r3, #3
 800769c:	f040 8098 	bne.w	80077d0 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 80076a0:	693b      	ldr	r3, [r7, #16]
 80076a2:	689a      	ldr	r2, [r3, #8]
 80076a4:	693b      	ldr	r3, [r7, #16]
 80076a6:	68db      	ldr	r3, [r3, #12]
 80076a8:	429a      	cmp	r2, r3
 80076aa:	d913      	bls.n	80076d4 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 80076ac:	693b      	ldr	r3, [r7, #16]
 80076ae:	689a      	ldr	r2, [r3, #8]
 80076b0:	693b      	ldr	r3, [r7, #16]
 80076b2:	68db      	ldr	r3, [r3, #12]
 80076b4:	1ad2      	subs	r2, r2, r3
 80076b6:	693b      	ldr	r3, [r7, #16]
 80076b8:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80076ba:	693b      	ldr	r3, [r7, #16]
 80076bc:	68da      	ldr	r2, [r3, #12]
 80076be:	693b      	ldr	r3, [r7, #16]
 80076c0:	689b      	ldr	r3, [r3, #8]
 80076c2:	4293      	cmp	r3, r2
 80076c4:	bf28      	it	cs
 80076c6:	4613      	movcs	r3, r2
 80076c8:	461a      	mov	r2, r3
 80076ca:	6879      	ldr	r1, [r7, #4]
 80076cc:	68f8      	ldr	r0, [r7, #12]
 80076ce:	f001 f9be 	bl	8008a4e <USBD_CtlContinueRx>
 80076d2:	e07d      	b.n	80077d0 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80076da:	f003 031f 	and.w	r3, r3, #31
 80076de:	2b02      	cmp	r3, #2
 80076e0:	d014      	beq.n	800770c <USBD_LL_DataOutStage+0x98>
 80076e2:	2b02      	cmp	r3, #2
 80076e4:	d81d      	bhi.n	8007722 <USBD_LL_DataOutStage+0xae>
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d002      	beq.n	80076f0 <USBD_LL_DataOutStage+0x7c>
 80076ea:	2b01      	cmp	r3, #1
 80076ec:	d003      	beq.n	80076f6 <USBD_LL_DataOutStage+0x82>
 80076ee:	e018      	b.n	8007722 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 80076f0:	2300      	movs	r3, #0
 80076f2:	75bb      	strb	r3, [r7, #22]
            break;
 80076f4:	e018      	b.n	8007728 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80076fc:	b2db      	uxtb	r3, r3
 80076fe:	4619      	mov	r1, r3
 8007700:	68f8      	ldr	r0, [r7, #12]
 8007702:	f000 fa64 	bl	8007bce <USBD_CoreFindIF>
 8007706:	4603      	mov	r3, r0
 8007708:	75bb      	strb	r3, [r7, #22]
            break;
 800770a:	e00d      	b.n	8007728 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007712:	b2db      	uxtb	r3, r3
 8007714:	4619      	mov	r1, r3
 8007716:	68f8      	ldr	r0, [r7, #12]
 8007718:	f000 fa66 	bl	8007be8 <USBD_CoreFindEP>
 800771c:	4603      	mov	r3, r0
 800771e:	75bb      	strb	r3, [r7, #22]
            break;
 8007720:	e002      	b.n	8007728 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8007722:	2300      	movs	r3, #0
 8007724:	75bb      	strb	r3, [r7, #22]
            break;
 8007726:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8007728:	7dbb      	ldrb	r3, [r7, #22]
 800772a:	2b00      	cmp	r3, #0
 800772c:	d119      	bne.n	8007762 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007734:	b2db      	uxtb	r3, r3
 8007736:	2b03      	cmp	r3, #3
 8007738:	d113      	bne.n	8007762 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800773a:	7dba      	ldrb	r2, [r7, #22]
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	32ae      	adds	r2, #174	@ 0xae
 8007740:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007744:	691b      	ldr	r3, [r3, #16]
 8007746:	2b00      	cmp	r3, #0
 8007748:	d00b      	beq.n	8007762 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800774a:	7dba      	ldrb	r2, [r7, #22]
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8007752:	7dba      	ldrb	r2, [r7, #22]
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	32ae      	adds	r2, #174	@ 0xae
 8007758:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800775c:	691b      	ldr	r3, [r3, #16]
 800775e:	68f8      	ldr	r0, [r7, #12]
 8007760:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8007762:	68f8      	ldr	r0, [r7, #12]
 8007764:	f001 f984 	bl	8008a70 <USBD_CtlSendStatus>
 8007768:	e032      	b.n	80077d0 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800776a:	7afb      	ldrb	r3, [r7, #11]
 800776c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007770:	b2db      	uxtb	r3, r3
 8007772:	4619      	mov	r1, r3
 8007774:	68f8      	ldr	r0, [r7, #12]
 8007776:	f000 fa37 	bl	8007be8 <USBD_CoreFindEP>
 800777a:	4603      	mov	r3, r0
 800777c:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800777e:	7dbb      	ldrb	r3, [r7, #22]
 8007780:	2bff      	cmp	r3, #255	@ 0xff
 8007782:	d025      	beq.n	80077d0 <USBD_LL_DataOutStage+0x15c>
 8007784:	7dbb      	ldrb	r3, [r7, #22]
 8007786:	2b00      	cmp	r3, #0
 8007788:	d122      	bne.n	80077d0 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007790:	b2db      	uxtb	r3, r3
 8007792:	2b03      	cmp	r3, #3
 8007794:	d117      	bne.n	80077c6 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8007796:	7dba      	ldrb	r2, [r7, #22]
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	32ae      	adds	r2, #174	@ 0xae
 800779c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80077a0:	699b      	ldr	r3, [r3, #24]
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d00f      	beq.n	80077c6 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 80077a6:	7dba      	ldrb	r2, [r7, #22]
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80077ae:	7dba      	ldrb	r2, [r7, #22]
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	32ae      	adds	r2, #174	@ 0xae
 80077b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80077b8:	699b      	ldr	r3, [r3, #24]
 80077ba:	7afa      	ldrb	r2, [r7, #11]
 80077bc:	4611      	mov	r1, r2
 80077be:	68f8      	ldr	r0, [r7, #12]
 80077c0:	4798      	blx	r3
 80077c2:	4603      	mov	r3, r0
 80077c4:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 80077c6:	7dfb      	ldrb	r3, [r7, #23]
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d001      	beq.n	80077d0 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 80077cc:	7dfb      	ldrb	r3, [r7, #23]
 80077ce:	e000      	b.n	80077d2 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 80077d0:	2300      	movs	r3, #0
}
 80077d2:	4618      	mov	r0, r3
 80077d4:	3718      	adds	r7, #24
 80077d6:	46bd      	mov	sp, r7
 80077d8:	bd80      	pop	{r7, pc}

080077da <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80077da:	b580      	push	{r7, lr}
 80077dc:	b086      	sub	sp, #24
 80077de:	af00      	add	r7, sp, #0
 80077e0:	60f8      	str	r0, [r7, #12]
 80077e2:	460b      	mov	r3, r1
 80077e4:	607a      	str	r2, [r7, #4]
 80077e6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 80077e8:	7afb      	ldrb	r3, [r7, #11]
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d16f      	bne.n	80078ce <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	3314      	adds	r3, #20
 80077f2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80077fa:	2b02      	cmp	r3, #2
 80077fc:	d15a      	bne.n	80078b4 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 80077fe:	693b      	ldr	r3, [r7, #16]
 8007800:	689a      	ldr	r2, [r3, #8]
 8007802:	693b      	ldr	r3, [r7, #16]
 8007804:	68db      	ldr	r3, [r3, #12]
 8007806:	429a      	cmp	r2, r3
 8007808:	d914      	bls.n	8007834 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800780a:	693b      	ldr	r3, [r7, #16]
 800780c:	689a      	ldr	r2, [r3, #8]
 800780e:	693b      	ldr	r3, [r7, #16]
 8007810:	68db      	ldr	r3, [r3, #12]
 8007812:	1ad2      	subs	r2, r2, r3
 8007814:	693b      	ldr	r3, [r7, #16]
 8007816:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8007818:	693b      	ldr	r3, [r7, #16]
 800781a:	689b      	ldr	r3, [r3, #8]
 800781c:	461a      	mov	r2, r3
 800781e:	6879      	ldr	r1, [r7, #4]
 8007820:	68f8      	ldr	r0, [r7, #12]
 8007822:	f001 f8e6 	bl	80089f2 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007826:	2300      	movs	r3, #0
 8007828:	2200      	movs	r2, #0
 800782a:	2100      	movs	r1, #0
 800782c:	68f8      	ldr	r0, [r7, #12]
 800782e:	f002 f811 	bl	8009854 <USBD_LL_PrepareReceive>
 8007832:	e03f      	b.n	80078b4 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8007834:	693b      	ldr	r3, [r7, #16]
 8007836:	68da      	ldr	r2, [r3, #12]
 8007838:	693b      	ldr	r3, [r7, #16]
 800783a:	689b      	ldr	r3, [r3, #8]
 800783c:	429a      	cmp	r2, r3
 800783e:	d11c      	bne.n	800787a <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8007840:	693b      	ldr	r3, [r7, #16]
 8007842:	685a      	ldr	r2, [r3, #4]
 8007844:	693b      	ldr	r3, [r7, #16]
 8007846:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8007848:	429a      	cmp	r2, r3
 800784a:	d316      	bcc.n	800787a <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800784c:	693b      	ldr	r3, [r7, #16]
 800784e:	685a      	ldr	r2, [r3, #4]
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8007856:	429a      	cmp	r2, r3
 8007858:	d20f      	bcs.n	800787a <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800785a:	2200      	movs	r2, #0
 800785c:	2100      	movs	r1, #0
 800785e:	68f8      	ldr	r0, [r7, #12]
 8007860:	f001 f8c7 	bl	80089f2 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	2200      	movs	r2, #0
 8007868:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800786c:	2300      	movs	r3, #0
 800786e:	2200      	movs	r2, #0
 8007870:	2100      	movs	r1, #0
 8007872:	68f8      	ldr	r0, [r7, #12]
 8007874:	f001 ffee 	bl	8009854 <USBD_LL_PrepareReceive>
 8007878:	e01c      	b.n	80078b4 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007880:	b2db      	uxtb	r3, r3
 8007882:	2b03      	cmp	r3, #3
 8007884:	d10f      	bne.n	80078a6 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800788c:	68db      	ldr	r3, [r3, #12]
 800788e:	2b00      	cmp	r3, #0
 8007890:	d009      	beq.n	80078a6 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	2200      	movs	r2, #0
 8007896:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80078a0:	68db      	ldr	r3, [r3, #12]
 80078a2:	68f8      	ldr	r0, [r7, #12]
 80078a4:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80078a6:	2180      	movs	r1, #128	@ 0x80
 80078a8:	68f8      	ldr	r0, [r7, #12]
 80078aa:	f001 ff29 	bl	8009700 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80078ae:	68f8      	ldr	r0, [r7, #12]
 80078b0:	f001 f8f1 	bl	8008a96 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d03a      	beq.n	8007934 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 80078be:	68f8      	ldr	r0, [r7, #12]
 80078c0:	f7ff fe42 	bl	8007548 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	2200      	movs	r2, #0
 80078c8:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80078cc:	e032      	b.n	8007934 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80078ce:	7afb      	ldrb	r3, [r7, #11]
 80078d0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80078d4:	b2db      	uxtb	r3, r3
 80078d6:	4619      	mov	r1, r3
 80078d8:	68f8      	ldr	r0, [r7, #12]
 80078da:	f000 f985 	bl	8007be8 <USBD_CoreFindEP>
 80078de:	4603      	mov	r3, r0
 80078e0:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80078e2:	7dfb      	ldrb	r3, [r7, #23]
 80078e4:	2bff      	cmp	r3, #255	@ 0xff
 80078e6:	d025      	beq.n	8007934 <USBD_LL_DataInStage+0x15a>
 80078e8:	7dfb      	ldrb	r3, [r7, #23]
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d122      	bne.n	8007934 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80078f4:	b2db      	uxtb	r3, r3
 80078f6:	2b03      	cmp	r3, #3
 80078f8:	d11c      	bne.n	8007934 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80078fa:	7dfa      	ldrb	r2, [r7, #23]
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	32ae      	adds	r2, #174	@ 0xae
 8007900:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007904:	695b      	ldr	r3, [r3, #20]
 8007906:	2b00      	cmp	r3, #0
 8007908:	d014      	beq.n	8007934 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800790a:	7dfa      	ldrb	r2, [r7, #23]
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8007912:	7dfa      	ldrb	r2, [r7, #23]
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	32ae      	adds	r2, #174	@ 0xae
 8007918:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800791c:	695b      	ldr	r3, [r3, #20]
 800791e:	7afa      	ldrb	r2, [r7, #11]
 8007920:	4611      	mov	r1, r2
 8007922:	68f8      	ldr	r0, [r7, #12]
 8007924:	4798      	blx	r3
 8007926:	4603      	mov	r3, r0
 8007928:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800792a:	7dbb      	ldrb	r3, [r7, #22]
 800792c:	2b00      	cmp	r3, #0
 800792e:	d001      	beq.n	8007934 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8007930:	7dbb      	ldrb	r3, [r7, #22]
 8007932:	e000      	b.n	8007936 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8007934:	2300      	movs	r3, #0
}
 8007936:	4618      	mov	r0, r3
 8007938:	3718      	adds	r7, #24
 800793a:	46bd      	mov	sp, r7
 800793c:	bd80      	pop	{r7, pc}

0800793e <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800793e:	b580      	push	{r7, lr}
 8007940:	b084      	sub	sp, #16
 8007942:	af00      	add	r7, sp, #0
 8007944:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8007946:	2300      	movs	r3, #0
 8007948:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	2201      	movs	r2, #1
 800794e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	2200      	movs	r2, #0
 8007956:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	2200      	movs	r2, #0
 800795e:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	2200      	movs	r2, #0
 8007964:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	2200      	movs	r2, #0
 800796c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007976:	2b00      	cmp	r3, #0
 8007978:	d014      	beq.n	80079a4 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007980:	685b      	ldr	r3, [r3, #4]
 8007982:	2b00      	cmp	r3, #0
 8007984:	d00e      	beq.n	80079a4 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800798c:	685b      	ldr	r3, [r3, #4]
 800798e:	687a      	ldr	r2, [r7, #4]
 8007990:	6852      	ldr	r2, [r2, #4]
 8007992:	b2d2      	uxtb	r2, r2
 8007994:	4611      	mov	r1, r2
 8007996:	6878      	ldr	r0, [r7, #4]
 8007998:	4798      	blx	r3
 800799a:	4603      	mov	r3, r0
 800799c:	2b00      	cmp	r3, #0
 800799e:	d001      	beq.n	80079a4 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 80079a0:	2303      	movs	r3, #3
 80079a2:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80079a4:	2340      	movs	r3, #64	@ 0x40
 80079a6:	2200      	movs	r2, #0
 80079a8:	2100      	movs	r1, #0
 80079aa:	6878      	ldr	r0, [r7, #4]
 80079ac:	f001 fe63 	bl	8009676 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	2201      	movs	r2, #1
 80079b4:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	2240      	movs	r2, #64	@ 0x40
 80079bc:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80079c0:	2340      	movs	r3, #64	@ 0x40
 80079c2:	2200      	movs	r2, #0
 80079c4:	2180      	movs	r1, #128	@ 0x80
 80079c6:	6878      	ldr	r0, [r7, #4]
 80079c8:	f001 fe55 	bl	8009676 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	2201      	movs	r2, #1
 80079d0:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	2240      	movs	r2, #64	@ 0x40
 80079d6:	621a      	str	r2, [r3, #32]

  return ret;
 80079d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80079da:	4618      	mov	r0, r3
 80079dc:	3710      	adds	r7, #16
 80079de:	46bd      	mov	sp, r7
 80079e0:	bd80      	pop	{r7, pc}

080079e2 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80079e2:	b480      	push	{r7}
 80079e4:	b083      	sub	sp, #12
 80079e6:	af00      	add	r7, sp, #0
 80079e8:	6078      	str	r0, [r7, #4]
 80079ea:	460b      	mov	r3, r1
 80079ec:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	78fa      	ldrb	r2, [r7, #3]
 80079f2:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80079f4:	2300      	movs	r3, #0
}
 80079f6:	4618      	mov	r0, r3
 80079f8:	370c      	adds	r7, #12
 80079fa:	46bd      	mov	sp, r7
 80079fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a00:	4770      	bx	lr

08007a02 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007a02:	b480      	push	{r7}
 8007a04:	b083      	sub	sp, #12
 8007a06:	af00      	add	r7, sp, #0
 8007a08:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007a10:	b2db      	uxtb	r3, r3
 8007a12:	2b04      	cmp	r3, #4
 8007a14:	d006      	beq.n	8007a24 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007a1c:	b2da      	uxtb	r2, r3
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	2204      	movs	r2, #4
 8007a28:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8007a2c:	2300      	movs	r3, #0
}
 8007a2e:	4618      	mov	r0, r3
 8007a30:	370c      	adds	r7, #12
 8007a32:	46bd      	mov	sp, r7
 8007a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a38:	4770      	bx	lr

08007a3a <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8007a3a:	b480      	push	{r7}
 8007a3c:	b083      	sub	sp, #12
 8007a3e:	af00      	add	r7, sp, #0
 8007a40:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007a48:	b2db      	uxtb	r3, r3
 8007a4a:	2b04      	cmp	r3, #4
 8007a4c:	d106      	bne.n	8007a5c <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8007a54:	b2da      	uxtb	r2, r3
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8007a5c:	2300      	movs	r3, #0
}
 8007a5e:	4618      	mov	r0, r3
 8007a60:	370c      	adds	r7, #12
 8007a62:	46bd      	mov	sp, r7
 8007a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a68:	4770      	bx	lr

08007a6a <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8007a6a:	b580      	push	{r7, lr}
 8007a6c:	b082      	sub	sp, #8
 8007a6e:	af00      	add	r7, sp, #0
 8007a70:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007a78:	b2db      	uxtb	r3, r3
 8007a7a:	2b03      	cmp	r3, #3
 8007a7c:	d110      	bne.n	8007aa0 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d00b      	beq.n	8007aa0 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007a8e:	69db      	ldr	r3, [r3, #28]
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d005      	beq.n	8007aa0 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007a9a:	69db      	ldr	r3, [r3, #28]
 8007a9c:	6878      	ldr	r0, [r7, #4]
 8007a9e:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8007aa0:	2300      	movs	r3, #0
}
 8007aa2:	4618      	mov	r0, r3
 8007aa4:	3708      	adds	r7, #8
 8007aa6:	46bd      	mov	sp, r7
 8007aa8:	bd80      	pop	{r7, pc}

08007aaa <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8007aaa:	b580      	push	{r7, lr}
 8007aac:	b082      	sub	sp, #8
 8007aae:	af00      	add	r7, sp, #0
 8007ab0:	6078      	str	r0, [r7, #4]
 8007ab2:	460b      	mov	r3, r1
 8007ab4:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	32ae      	adds	r2, #174	@ 0xae
 8007ac0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d101      	bne.n	8007acc <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8007ac8:	2303      	movs	r3, #3
 8007aca:	e01c      	b.n	8007b06 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007ad2:	b2db      	uxtb	r3, r3
 8007ad4:	2b03      	cmp	r3, #3
 8007ad6:	d115      	bne.n	8007b04 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	32ae      	adds	r2, #174	@ 0xae
 8007ae2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ae6:	6a1b      	ldr	r3, [r3, #32]
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d00b      	beq.n	8007b04 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	32ae      	adds	r2, #174	@ 0xae
 8007af6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007afa:	6a1b      	ldr	r3, [r3, #32]
 8007afc:	78fa      	ldrb	r2, [r7, #3]
 8007afe:	4611      	mov	r1, r2
 8007b00:	6878      	ldr	r0, [r7, #4]
 8007b02:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007b04:	2300      	movs	r3, #0
}
 8007b06:	4618      	mov	r0, r3
 8007b08:	3708      	adds	r7, #8
 8007b0a:	46bd      	mov	sp, r7
 8007b0c:	bd80      	pop	{r7, pc}

08007b0e <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8007b0e:	b580      	push	{r7, lr}
 8007b10:	b082      	sub	sp, #8
 8007b12:	af00      	add	r7, sp, #0
 8007b14:	6078      	str	r0, [r7, #4]
 8007b16:	460b      	mov	r3, r1
 8007b18:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	32ae      	adds	r2, #174	@ 0xae
 8007b24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d101      	bne.n	8007b30 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8007b2c:	2303      	movs	r3, #3
 8007b2e:	e01c      	b.n	8007b6a <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007b36:	b2db      	uxtb	r3, r3
 8007b38:	2b03      	cmp	r3, #3
 8007b3a:	d115      	bne.n	8007b68 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	32ae      	adds	r2, #174	@ 0xae
 8007b46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d00b      	beq.n	8007b68 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	32ae      	adds	r2, #174	@ 0xae
 8007b5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b60:	78fa      	ldrb	r2, [r7, #3]
 8007b62:	4611      	mov	r1, r2
 8007b64:	6878      	ldr	r0, [r7, #4]
 8007b66:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007b68:	2300      	movs	r3, #0
}
 8007b6a:	4618      	mov	r0, r3
 8007b6c:	3708      	adds	r7, #8
 8007b6e:	46bd      	mov	sp, r7
 8007b70:	bd80      	pop	{r7, pc}

08007b72 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8007b72:	b480      	push	{r7}
 8007b74:	b083      	sub	sp, #12
 8007b76:	af00      	add	r7, sp, #0
 8007b78:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007b7a:	2300      	movs	r3, #0
}
 8007b7c:	4618      	mov	r0, r3
 8007b7e:	370c      	adds	r7, #12
 8007b80:	46bd      	mov	sp, r7
 8007b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b86:	4770      	bx	lr

08007b88 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8007b88:	b580      	push	{r7, lr}
 8007b8a:	b084      	sub	sp, #16
 8007b8c:	af00      	add	r7, sp, #0
 8007b8e:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8007b90:	2300      	movs	r3, #0
 8007b92:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	2201      	movs	r2, #1
 8007b98:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d00e      	beq.n	8007bc4 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007bac:	685b      	ldr	r3, [r3, #4]
 8007bae:	687a      	ldr	r2, [r7, #4]
 8007bb0:	6852      	ldr	r2, [r2, #4]
 8007bb2:	b2d2      	uxtb	r2, r2
 8007bb4:	4611      	mov	r1, r2
 8007bb6:	6878      	ldr	r0, [r7, #4]
 8007bb8:	4798      	blx	r3
 8007bba:	4603      	mov	r3, r0
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d001      	beq.n	8007bc4 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8007bc0:	2303      	movs	r3, #3
 8007bc2:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007bc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8007bc6:	4618      	mov	r0, r3
 8007bc8:	3710      	adds	r7, #16
 8007bca:	46bd      	mov	sp, r7
 8007bcc:	bd80      	pop	{r7, pc}

08007bce <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8007bce:	b480      	push	{r7}
 8007bd0:	b083      	sub	sp, #12
 8007bd2:	af00      	add	r7, sp, #0
 8007bd4:	6078      	str	r0, [r7, #4]
 8007bd6:	460b      	mov	r3, r1
 8007bd8:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8007bda:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8007bdc:	4618      	mov	r0, r3
 8007bde:	370c      	adds	r7, #12
 8007be0:	46bd      	mov	sp, r7
 8007be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be6:	4770      	bx	lr

08007be8 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8007be8:	b480      	push	{r7}
 8007bea:	b083      	sub	sp, #12
 8007bec:	af00      	add	r7, sp, #0
 8007bee:	6078      	str	r0, [r7, #4]
 8007bf0:	460b      	mov	r3, r1
 8007bf2:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8007bf4:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8007bf6:	4618      	mov	r0, r3
 8007bf8:	370c      	adds	r7, #12
 8007bfa:	46bd      	mov	sp, r7
 8007bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c00:	4770      	bx	lr

08007c02 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8007c02:	b580      	push	{r7, lr}
 8007c04:	b086      	sub	sp, #24
 8007c06:	af00      	add	r7, sp, #0
 8007c08:	6078      	str	r0, [r7, #4]
 8007c0a:	460b      	mov	r3, r1
 8007c0c:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8007c16:	2300      	movs	r3, #0
 8007c18:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	885b      	ldrh	r3, [r3, #2]
 8007c1e:	b29b      	uxth	r3, r3
 8007c20:	68fa      	ldr	r2, [r7, #12]
 8007c22:	7812      	ldrb	r2, [r2, #0]
 8007c24:	4293      	cmp	r3, r2
 8007c26:	d91f      	bls.n	8007c68 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	781b      	ldrb	r3, [r3, #0]
 8007c2c:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8007c2e:	e013      	b.n	8007c58 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8007c30:	f107 030a 	add.w	r3, r7, #10
 8007c34:	4619      	mov	r1, r3
 8007c36:	6978      	ldr	r0, [r7, #20]
 8007c38:	f000 f81b 	bl	8007c72 <USBD_GetNextDesc>
 8007c3c:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8007c3e:	697b      	ldr	r3, [r7, #20]
 8007c40:	785b      	ldrb	r3, [r3, #1]
 8007c42:	2b05      	cmp	r3, #5
 8007c44:	d108      	bne.n	8007c58 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8007c46:	697b      	ldr	r3, [r7, #20]
 8007c48:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8007c4a:	693b      	ldr	r3, [r7, #16]
 8007c4c:	789b      	ldrb	r3, [r3, #2]
 8007c4e:	78fa      	ldrb	r2, [r7, #3]
 8007c50:	429a      	cmp	r2, r3
 8007c52:	d008      	beq.n	8007c66 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8007c54:	2300      	movs	r3, #0
 8007c56:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	885b      	ldrh	r3, [r3, #2]
 8007c5c:	b29a      	uxth	r2, r3
 8007c5e:	897b      	ldrh	r3, [r7, #10]
 8007c60:	429a      	cmp	r2, r3
 8007c62:	d8e5      	bhi.n	8007c30 <USBD_GetEpDesc+0x2e>
 8007c64:	e000      	b.n	8007c68 <USBD_GetEpDesc+0x66>
          break;
 8007c66:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8007c68:	693b      	ldr	r3, [r7, #16]
}
 8007c6a:	4618      	mov	r0, r3
 8007c6c:	3718      	adds	r7, #24
 8007c6e:	46bd      	mov	sp, r7
 8007c70:	bd80      	pop	{r7, pc}

08007c72 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8007c72:	b480      	push	{r7}
 8007c74:	b085      	sub	sp, #20
 8007c76:	af00      	add	r7, sp, #0
 8007c78:	6078      	str	r0, [r7, #4]
 8007c7a:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8007c80:	683b      	ldr	r3, [r7, #0]
 8007c82:	881b      	ldrh	r3, [r3, #0]
 8007c84:	68fa      	ldr	r2, [r7, #12]
 8007c86:	7812      	ldrb	r2, [r2, #0]
 8007c88:	4413      	add	r3, r2
 8007c8a:	b29a      	uxth	r2, r3
 8007c8c:	683b      	ldr	r3, [r7, #0]
 8007c8e:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	781b      	ldrb	r3, [r3, #0]
 8007c94:	461a      	mov	r2, r3
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	4413      	add	r3, r2
 8007c9a:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8007c9c:	68fb      	ldr	r3, [r7, #12]
}
 8007c9e:	4618      	mov	r0, r3
 8007ca0:	3714      	adds	r7, #20
 8007ca2:	46bd      	mov	sp, r7
 8007ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca8:	4770      	bx	lr

08007caa <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8007caa:	b480      	push	{r7}
 8007cac:	b087      	sub	sp, #28
 8007cae:	af00      	add	r7, sp, #0
 8007cb0:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8007cb6:	697b      	ldr	r3, [r7, #20]
 8007cb8:	781b      	ldrb	r3, [r3, #0]
 8007cba:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8007cbc:	697b      	ldr	r3, [r7, #20]
 8007cbe:	3301      	adds	r3, #1
 8007cc0:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8007cc2:	697b      	ldr	r3, [r7, #20]
 8007cc4:	781b      	ldrb	r3, [r3, #0]
 8007cc6:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8007cc8:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8007ccc:	021b      	lsls	r3, r3, #8
 8007cce:	b21a      	sxth	r2, r3
 8007cd0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8007cd4:	4313      	orrs	r3, r2
 8007cd6:	b21b      	sxth	r3, r3
 8007cd8:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8007cda:	89fb      	ldrh	r3, [r7, #14]
}
 8007cdc:	4618      	mov	r0, r3
 8007cde:	371c      	adds	r7, #28
 8007ce0:	46bd      	mov	sp, r7
 8007ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce6:	4770      	bx	lr

08007ce8 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007ce8:	b580      	push	{r7, lr}
 8007cea:	b084      	sub	sp, #16
 8007cec:	af00      	add	r7, sp, #0
 8007cee:	6078      	str	r0, [r7, #4]
 8007cf0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007cf2:	2300      	movs	r3, #0
 8007cf4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007cf6:	683b      	ldr	r3, [r7, #0]
 8007cf8:	781b      	ldrb	r3, [r3, #0]
 8007cfa:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007cfe:	2b40      	cmp	r3, #64	@ 0x40
 8007d00:	d005      	beq.n	8007d0e <USBD_StdDevReq+0x26>
 8007d02:	2b40      	cmp	r3, #64	@ 0x40
 8007d04:	d857      	bhi.n	8007db6 <USBD_StdDevReq+0xce>
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d00f      	beq.n	8007d2a <USBD_StdDevReq+0x42>
 8007d0a:	2b20      	cmp	r3, #32
 8007d0c:	d153      	bne.n	8007db6 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	32ae      	adds	r2, #174	@ 0xae
 8007d18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d1c:	689b      	ldr	r3, [r3, #8]
 8007d1e:	6839      	ldr	r1, [r7, #0]
 8007d20:	6878      	ldr	r0, [r7, #4]
 8007d22:	4798      	blx	r3
 8007d24:	4603      	mov	r3, r0
 8007d26:	73fb      	strb	r3, [r7, #15]
      break;
 8007d28:	e04a      	b.n	8007dc0 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007d2a:	683b      	ldr	r3, [r7, #0]
 8007d2c:	785b      	ldrb	r3, [r3, #1]
 8007d2e:	2b09      	cmp	r3, #9
 8007d30:	d83b      	bhi.n	8007daa <USBD_StdDevReq+0xc2>
 8007d32:	a201      	add	r2, pc, #4	@ (adr r2, 8007d38 <USBD_StdDevReq+0x50>)
 8007d34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d38:	08007d8d 	.word	0x08007d8d
 8007d3c:	08007da1 	.word	0x08007da1
 8007d40:	08007dab 	.word	0x08007dab
 8007d44:	08007d97 	.word	0x08007d97
 8007d48:	08007dab 	.word	0x08007dab
 8007d4c:	08007d6b 	.word	0x08007d6b
 8007d50:	08007d61 	.word	0x08007d61
 8007d54:	08007dab 	.word	0x08007dab
 8007d58:	08007d83 	.word	0x08007d83
 8007d5c:	08007d75 	.word	0x08007d75
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8007d60:	6839      	ldr	r1, [r7, #0]
 8007d62:	6878      	ldr	r0, [r7, #4]
 8007d64:	f000 fa3c 	bl	80081e0 <USBD_GetDescriptor>
          break;
 8007d68:	e024      	b.n	8007db4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8007d6a:	6839      	ldr	r1, [r7, #0]
 8007d6c:	6878      	ldr	r0, [r7, #4]
 8007d6e:	f000 fbcb 	bl	8008508 <USBD_SetAddress>
          break;
 8007d72:	e01f      	b.n	8007db4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8007d74:	6839      	ldr	r1, [r7, #0]
 8007d76:	6878      	ldr	r0, [r7, #4]
 8007d78:	f000 fc0a 	bl	8008590 <USBD_SetConfig>
 8007d7c:	4603      	mov	r3, r0
 8007d7e:	73fb      	strb	r3, [r7, #15]
          break;
 8007d80:	e018      	b.n	8007db4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8007d82:	6839      	ldr	r1, [r7, #0]
 8007d84:	6878      	ldr	r0, [r7, #4]
 8007d86:	f000 fcad 	bl	80086e4 <USBD_GetConfig>
          break;
 8007d8a:	e013      	b.n	8007db4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8007d8c:	6839      	ldr	r1, [r7, #0]
 8007d8e:	6878      	ldr	r0, [r7, #4]
 8007d90:	f000 fcde 	bl	8008750 <USBD_GetStatus>
          break;
 8007d94:	e00e      	b.n	8007db4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8007d96:	6839      	ldr	r1, [r7, #0]
 8007d98:	6878      	ldr	r0, [r7, #4]
 8007d9a:	f000 fd0d 	bl	80087b8 <USBD_SetFeature>
          break;
 8007d9e:	e009      	b.n	8007db4 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8007da0:	6839      	ldr	r1, [r7, #0]
 8007da2:	6878      	ldr	r0, [r7, #4]
 8007da4:	f000 fd31 	bl	800880a <USBD_ClrFeature>
          break;
 8007da8:	e004      	b.n	8007db4 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8007daa:	6839      	ldr	r1, [r7, #0]
 8007dac:	6878      	ldr	r0, [r7, #4]
 8007dae:	f000 fd88 	bl	80088c2 <USBD_CtlError>
          break;
 8007db2:	bf00      	nop
      }
      break;
 8007db4:	e004      	b.n	8007dc0 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8007db6:	6839      	ldr	r1, [r7, #0]
 8007db8:	6878      	ldr	r0, [r7, #4]
 8007dba:	f000 fd82 	bl	80088c2 <USBD_CtlError>
      break;
 8007dbe:	bf00      	nop
  }

  return ret;
 8007dc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007dc2:	4618      	mov	r0, r3
 8007dc4:	3710      	adds	r7, #16
 8007dc6:	46bd      	mov	sp, r7
 8007dc8:	bd80      	pop	{r7, pc}
 8007dca:	bf00      	nop

08007dcc <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007dcc:	b580      	push	{r7, lr}
 8007dce:	b084      	sub	sp, #16
 8007dd0:	af00      	add	r7, sp, #0
 8007dd2:	6078      	str	r0, [r7, #4]
 8007dd4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007dd6:	2300      	movs	r3, #0
 8007dd8:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007dda:	683b      	ldr	r3, [r7, #0]
 8007ddc:	781b      	ldrb	r3, [r3, #0]
 8007dde:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007de2:	2b40      	cmp	r3, #64	@ 0x40
 8007de4:	d005      	beq.n	8007df2 <USBD_StdItfReq+0x26>
 8007de6:	2b40      	cmp	r3, #64	@ 0x40
 8007de8:	d852      	bhi.n	8007e90 <USBD_StdItfReq+0xc4>
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d001      	beq.n	8007df2 <USBD_StdItfReq+0x26>
 8007dee:	2b20      	cmp	r3, #32
 8007df0:	d14e      	bne.n	8007e90 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007df8:	b2db      	uxtb	r3, r3
 8007dfa:	3b01      	subs	r3, #1
 8007dfc:	2b02      	cmp	r3, #2
 8007dfe:	d840      	bhi.n	8007e82 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8007e00:	683b      	ldr	r3, [r7, #0]
 8007e02:	889b      	ldrh	r3, [r3, #4]
 8007e04:	b2db      	uxtb	r3, r3
 8007e06:	2b01      	cmp	r3, #1
 8007e08:	d836      	bhi.n	8007e78 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8007e0a:	683b      	ldr	r3, [r7, #0]
 8007e0c:	889b      	ldrh	r3, [r3, #4]
 8007e0e:	b2db      	uxtb	r3, r3
 8007e10:	4619      	mov	r1, r3
 8007e12:	6878      	ldr	r0, [r7, #4]
 8007e14:	f7ff fedb 	bl	8007bce <USBD_CoreFindIF>
 8007e18:	4603      	mov	r3, r0
 8007e1a:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007e1c:	7bbb      	ldrb	r3, [r7, #14]
 8007e1e:	2bff      	cmp	r3, #255	@ 0xff
 8007e20:	d01d      	beq.n	8007e5e <USBD_StdItfReq+0x92>
 8007e22:	7bbb      	ldrb	r3, [r7, #14]
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d11a      	bne.n	8007e5e <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8007e28:	7bba      	ldrb	r2, [r7, #14]
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	32ae      	adds	r2, #174	@ 0xae
 8007e2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e32:	689b      	ldr	r3, [r3, #8]
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d00f      	beq.n	8007e58 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8007e38:	7bba      	ldrb	r2, [r7, #14]
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8007e40:	7bba      	ldrb	r2, [r7, #14]
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	32ae      	adds	r2, #174	@ 0xae
 8007e46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e4a:	689b      	ldr	r3, [r3, #8]
 8007e4c:	6839      	ldr	r1, [r7, #0]
 8007e4e:	6878      	ldr	r0, [r7, #4]
 8007e50:	4798      	blx	r3
 8007e52:	4603      	mov	r3, r0
 8007e54:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8007e56:	e004      	b.n	8007e62 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8007e58:	2303      	movs	r3, #3
 8007e5a:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8007e5c:	e001      	b.n	8007e62 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8007e5e:	2303      	movs	r3, #3
 8007e60:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8007e62:	683b      	ldr	r3, [r7, #0]
 8007e64:	88db      	ldrh	r3, [r3, #6]
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d110      	bne.n	8007e8c <USBD_StdItfReq+0xc0>
 8007e6a:	7bfb      	ldrb	r3, [r7, #15]
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d10d      	bne.n	8007e8c <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8007e70:	6878      	ldr	r0, [r7, #4]
 8007e72:	f000 fdfd 	bl	8008a70 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8007e76:	e009      	b.n	8007e8c <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8007e78:	6839      	ldr	r1, [r7, #0]
 8007e7a:	6878      	ldr	r0, [r7, #4]
 8007e7c:	f000 fd21 	bl	80088c2 <USBD_CtlError>
          break;
 8007e80:	e004      	b.n	8007e8c <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8007e82:	6839      	ldr	r1, [r7, #0]
 8007e84:	6878      	ldr	r0, [r7, #4]
 8007e86:	f000 fd1c 	bl	80088c2 <USBD_CtlError>
          break;
 8007e8a:	e000      	b.n	8007e8e <USBD_StdItfReq+0xc2>
          break;
 8007e8c:	bf00      	nop
      }
      break;
 8007e8e:	e004      	b.n	8007e9a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8007e90:	6839      	ldr	r1, [r7, #0]
 8007e92:	6878      	ldr	r0, [r7, #4]
 8007e94:	f000 fd15 	bl	80088c2 <USBD_CtlError>
      break;
 8007e98:	bf00      	nop
  }

  return ret;
 8007e9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e9c:	4618      	mov	r0, r3
 8007e9e:	3710      	adds	r7, #16
 8007ea0:	46bd      	mov	sp, r7
 8007ea2:	bd80      	pop	{r7, pc}

08007ea4 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007ea4:	b580      	push	{r7, lr}
 8007ea6:	b084      	sub	sp, #16
 8007ea8:	af00      	add	r7, sp, #0
 8007eaa:	6078      	str	r0, [r7, #4]
 8007eac:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8007eae:	2300      	movs	r3, #0
 8007eb0:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8007eb2:	683b      	ldr	r3, [r7, #0]
 8007eb4:	889b      	ldrh	r3, [r3, #4]
 8007eb6:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007eb8:	683b      	ldr	r3, [r7, #0]
 8007eba:	781b      	ldrb	r3, [r3, #0]
 8007ebc:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007ec0:	2b40      	cmp	r3, #64	@ 0x40
 8007ec2:	d007      	beq.n	8007ed4 <USBD_StdEPReq+0x30>
 8007ec4:	2b40      	cmp	r3, #64	@ 0x40
 8007ec6:	f200 817f 	bhi.w	80081c8 <USBD_StdEPReq+0x324>
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d02a      	beq.n	8007f24 <USBD_StdEPReq+0x80>
 8007ece:	2b20      	cmp	r3, #32
 8007ed0:	f040 817a 	bne.w	80081c8 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8007ed4:	7bbb      	ldrb	r3, [r7, #14]
 8007ed6:	4619      	mov	r1, r3
 8007ed8:	6878      	ldr	r0, [r7, #4]
 8007eda:	f7ff fe85 	bl	8007be8 <USBD_CoreFindEP>
 8007ede:	4603      	mov	r3, r0
 8007ee0:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007ee2:	7b7b      	ldrb	r3, [r7, #13]
 8007ee4:	2bff      	cmp	r3, #255	@ 0xff
 8007ee6:	f000 8174 	beq.w	80081d2 <USBD_StdEPReq+0x32e>
 8007eea:	7b7b      	ldrb	r3, [r7, #13]
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	f040 8170 	bne.w	80081d2 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8007ef2:	7b7a      	ldrb	r2, [r7, #13]
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8007efa:	7b7a      	ldrb	r2, [r7, #13]
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	32ae      	adds	r2, #174	@ 0xae
 8007f00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f04:	689b      	ldr	r3, [r3, #8]
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	f000 8163 	beq.w	80081d2 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8007f0c:	7b7a      	ldrb	r2, [r7, #13]
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	32ae      	adds	r2, #174	@ 0xae
 8007f12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f16:	689b      	ldr	r3, [r3, #8]
 8007f18:	6839      	ldr	r1, [r7, #0]
 8007f1a:	6878      	ldr	r0, [r7, #4]
 8007f1c:	4798      	blx	r3
 8007f1e:	4603      	mov	r3, r0
 8007f20:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007f22:	e156      	b.n	80081d2 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007f24:	683b      	ldr	r3, [r7, #0]
 8007f26:	785b      	ldrb	r3, [r3, #1]
 8007f28:	2b03      	cmp	r3, #3
 8007f2a:	d008      	beq.n	8007f3e <USBD_StdEPReq+0x9a>
 8007f2c:	2b03      	cmp	r3, #3
 8007f2e:	f300 8145 	bgt.w	80081bc <USBD_StdEPReq+0x318>
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	f000 809b 	beq.w	800806e <USBD_StdEPReq+0x1ca>
 8007f38:	2b01      	cmp	r3, #1
 8007f3a:	d03c      	beq.n	8007fb6 <USBD_StdEPReq+0x112>
 8007f3c:	e13e      	b.n	80081bc <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007f44:	b2db      	uxtb	r3, r3
 8007f46:	2b02      	cmp	r3, #2
 8007f48:	d002      	beq.n	8007f50 <USBD_StdEPReq+0xac>
 8007f4a:	2b03      	cmp	r3, #3
 8007f4c:	d016      	beq.n	8007f7c <USBD_StdEPReq+0xd8>
 8007f4e:	e02c      	b.n	8007faa <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007f50:	7bbb      	ldrb	r3, [r7, #14]
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d00d      	beq.n	8007f72 <USBD_StdEPReq+0xce>
 8007f56:	7bbb      	ldrb	r3, [r7, #14]
 8007f58:	2b80      	cmp	r3, #128	@ 0x80
 8007f5a:	d00a      	beq.n	8007f72 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007f5c:	7bbb      	ldrb	r3, [r7, #14]
 8007f5e:	4619      	mov	r1, r3
 8007f60:	6878      	ldr	r0, [r7, #4]
 8007f62:	f001 fbcd 	bl	8009700 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8007f66:	2180      	movs	r1, #128	@ 0x80
 8007f68:	6878      	ldr	r0, [r7, #4]
 8007f6a:	f001 fbc9 	bl	8009700 <USBD_LL_StallEP>
 8007f6e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007f70:	e020      	b.n	8007fb4 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8007f72:	6839      	ldr	r1, [r7, #0]
 8007f74:	6878      	ldr	r0, [r7, #4]
 8007f76:	f000 fca4 	bl	80088c2 <USBD_CtlError>
              break;
 8007f7a:	e01b      	b.n	8007fb4 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007f7c:	683b      	ldr	r3, [r7, #0]
 8007f7e:	885b      	ldrh	r3, [r3, #2]
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d10e      	bne.n	8007fa2 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8007f84:	7bbb      	ldrb	r3, [r7, #14]
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d00b      	beq.n	8007fa2 <USBD_StdEPReq+0xfe>
 8007f8a:	7bbb      	ldrb	r3, [r7, #14]
 8007f8c:	2b80      	cmp	r3, #128	@ 0x80
 8007f8e:	d008      	beq.n	8007fa2 <USBD_StdEPReq+0xfe>
 8007f90:	683b      	ldr	r3, [r7, #0]
 8007f92:	88db      	ldrh	r3, [r3, #6]
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d104      	bne.n	8007fa2 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8007f98:	7bbb      	ldrb	r3, [r7, #14]
 8007f9a:	4619      	mov	r1, r3
 8007f9c:	6878      	ldr	r0, [r7, #4]
 8007f9e:	f001 fbaf 	bl	8009700 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8007fa2:	6878      	ldr	r0, [r7, #4]
 8007fa4:	f000 fd64 	bl	8008a70 <USBD_CtlSendStatus>

              break;
 8007fa8:	e004      	b.n	8007fb4 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8007faa:	6839      	ldr	r1, [r7, #0]
 8007fac:	6878      	ldr	r0, [r7, #4]
 8007fae:	f000 fc88 	bl	80088c2 <USBD_CtlError>
              break;
 8007fb2:	bf00      	nop
          }
          break;
 8007fb4:	e107      	b.n	80081c6 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007fbc:	b2db      	uxtb	r3, r3
 8007fbe:	2b02      	cmp	r3, #2
 8007fc0:	d002      	beq.n	8007fc8 <USBD_StdEPReq+0x124>
 8007fc2:	2b03      	cmp	r3, #3
 8007fc4:	d016      	beq.n	8007ff4 <USBD_StdEPReq+0x150>
 8007fc6:	e04b      	b.n	8008060 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007fc8:	7bbb      	ldrb	r3, [r7, #14]
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d00d      	beq.n	8007fea <USBD_StdEPReq+0x146>
 8007fce:	7bbb      	ldrb	r3, [r7, #14]
 8007fd0:	2b80      	cmp	r3, #128	@ 0x80
 8007fd2:	d00a      	beq.n	8007fea <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007fd4:	7bbb      	ldrb	r3, [r7, #14]
 8007fd6:	4619      	mov	r1, r3
 8007fd8:	6878      	ldr	r0, [r7, #4]
 8007fda:	f001 fb91 	bl	8009700 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8007fde:	2180      	movs	r1, #128	@ 0x80
 8007fe0:	6878      	ldr	r0, [r7, #4]
 8007fe2:	f001 fb8d 	bl	8009700 <USBD_LL_StallEP>
 8007fe6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007fe8:	e040      	b.n	800806c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8007fea:	6839      	ldr	r1, [r7, #0]
 8007fec:	6878      	ldr	r0, [r7, #4]
 8007fee:	f000 fc68 	bl	80088c2 <USBD_CtlError>
              break;
 8007ff2:	e03b      	b.n	800806c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007ff4:	683b      	ldr	r3, [r7, #0]
 8007ff6:	885b      	ldrh	r3, [r3, #2]
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d136      	bne.n	800806a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8007ffc:	7bbb      	ldrb	r3, [r7, #14]
 8007ffe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008002:	2b00      	cmp	r3, #0
 8008004:	d004      	beq.n	8008010 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8008006:	7bbb      	ldrb	r3, [r7, #14]
 8008008:	4619      	mov	r1, r3
 800800a:	6878      	ldr	r0, [r7, #4]
 800800c:	f001 fb97 	bl	800973e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8008010:	6878      	ldr	r0, [r7, #4]
 8008012:	f000 fd2d 	bl	8008a70 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8008016:	7bbb      	ldrb	r3, [r7, #14]
 8008018:	4619      	mov	r1, r3
 800801a:	6878      	ldr	r0, [r7, #4]
 800801c:	f7ff fde4 	bl	8007be8 <USBD_CoreFindEP>
 8008020:	4603      	mov	r3, r0
 8008022:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008024:	7b7b      	ldrb	r3, [r7, #13]
 8008026:	2bff      	cmp	r3, #255	@ 0xff
 8008028:	d01f      	beq.n	800806a <USBD_StdEPReq+0x1c6>
 800802a:	7b7b      	ldrb	r3, [r7, #13]
 800802c:	2b00      	cmp	r3, #0
 800802e:	d11c      	bne.n	800806a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8008030:	7b7a      	ldrb	r2, [r7, #13]
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8008038:	7b7a      	ldrb	r2, [r7, #13]
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	32ae      	adds	r2, #174	@ 0xae
 800803e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008042:	689b      	ldr	r3, [r3, #8]
 8008044:	2b00      	cmp	r3, #0
 8008046:	d010      	beq.n	800806a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008048:	7b7a      	ldrb	r2, [r7, #13]
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	32ae      	adds	r2, #174	@ 0xae
 800804e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008052:	689b      	ldr	r3, [r3, #8]
 8008054:	6839      	ldr	r1, [r7, #0]
 8008056:	6878      	ldr	r0, [r7, #4]
 8008058:	4798      	blx	r3
 800805a:	4603      	mov	r3, r0
 800805c:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800805e:	e004      	b.n	800806a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8008060:	6839      	ldr	r1, [r7, #0]
 8008062:	6878      	ldr	r0, [r7, #4]
 8008064:	f000 fc2d 	bl	80088c2 <USBD_CtlError>
              break;
 8008068:	e000      	b.n	800806c <USBD_StdEPReq+0x1c8>
              break;
 800806a:	bf00      	nop
          }
          break;
 800806c:	e0ab      	b.n	80081c6 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008074:	b2db      	uxtb	r3, r3
 8008076:	2b02      	cmp	r3, #2
 8008078:	d002      	beq.n	8008080 <USBD_StdEPReq+0x1dc>
 800807a:	2b03      	cmp	r3, #3
 800807c:	d032      	beq.n	80080e4 <USBD_StdEPReq+0x240>
 800807e:	e097      	b.n	80081b0 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008080:	7bbb      	ldrb	r3, [r7, #14]
 8008082:	2b00      	cmp	r3, #0
 8008084:	d007      	beq.n	8008096 <USBD_StdEPReq+0x1f2>
 8008086:	7bbb      	ldrb	r3, [r7, #14]
 8008088:	2b80      	cmp	r3, #128	@ 0x80
 800808a:	d004      	beq.n	8008096 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800808c:	6839      	ldr	r1, [r7, #0]
 800808e:	6878      	ldr	r0, [r7, #4]
 8008090:	f000 fc17 	bl	80088c2 <USBD_CtlError>
                break;
 8008094:	e091      	b.n	80081ba <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008096:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800809a:	2b00      	cmp	r3, #0
 800809c:	da0b      	bge.n	80080b6 <USBD_StdEPReq+0x212>
 800809e:	7bbb      	ldrb	r3, [r7, #14]
 80080a0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80080a4:	4613      	mov	r3, r2
 80080a6:	009b      	lsls	r3, r3, #2
 80080a8:	4413      	add	r3, r2
 80080aa:	009b      	lsls	r3, r3, #2
 80080ac:	3310      	adds	r3, #16
 80080ae:	687a      	ldr	r2, [r7, #4]
 80080b0:	4413      	add	r3, r2
 80080b2:	3304      	adds	r3, #4
 80080b4:	e00b      	b.n	80080ce <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80080b6:	7bbb      	ldrb	r3, [r7, #14]
 80080b8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80080bc:	4613      	mov	r3, r2
 80080be:	009b      	lsls	r3, r3, #2
 80080c0:	4413      	add	r3, r2
 80080c2:	009b      	lsls	r3, r3, #2
 80080c4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80080c8:	687a      	ldr	r2, [r7, #4]
 80080ca:	4413      	add	r3, r2
 80080cc:	3304      	adds	r3, #4
 80080ce:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80080d0:	68bb      	ldr	r3, [r7, #8]
 80080d2:	2200      	movs	r2, #0
 80080d4:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80080d6:	68bb      	ldr	r3, [r7, #8]
 80080d8:	2202      	movs	r2, #2
 80080da:	4619      	mov	r1, r3
 80080dc:	6878      	ldr	r0, [r7, #4]
 80080de:	f000 fc6d 	bl	80089bc <USBD_CtlSendData>
              break;
 80080e2:	e06a      	b.n	80081ba <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80080e4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	da11      	bge.n	8008110 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80080ec:	7bbb      	ldrb	r3, [r7, #14]
 80080ee:	f003 020f 	and.w	r2, r3, #15
 80080f2:	6879      	ldr	r1, [r7, #4]
 80080f4:	4613      	mov	r3, r2
 80080f6:	009b      	lsls	r3, r3, #2
 80080f8:	4413      	add	r3, r2
 80080fa:	009b      	lsls	r3, r3, #2
 80080fc:	440b      	add	r3, r1
 80080fe:	3324      	adds	r3, #36	@ 0x24
 8008100:	881b      	ldrh	r3, [r3, #0]
 8008102:	2b00      	cmp	r3, #0
 8008104:	d117      	bne.n	8008136 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8008106:	6839      	ldr	r1, [r7, #0]
 8008108:	6878      	ldr	r0, [r7, #4]
 800810a:	f000 fbda 	bl	80088c2 <USBD_CtlError>
                  break;
 800810e:	e054      	b.n	80081ba <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008110:	7bbb      	ldrb	r3, [r7, #14]
 8008112:	f003 020f 	and.w	r2, r3, #15
 8008116:	6879      	ldr	r1, [r7, #4]
 8008118:	4613      	mov	r3, r2
 800811a:	009b      	lsls	r3, r3, #2
 800811c:	4413      	add	r3, r2
 800811e:	009b      	lsls	r3, r3, #2
 8008120:	440b      	add	r3, r1
 8008122:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8008126:	881b      	ldrh	r3, [r3, #0]
 8008128:	2b00      	cmp	r3, #0
 800812a:	d104      	bne.n	8008136 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800812c:	6839      	ldr	r1, [r7, #0]
 800812e:	6878      	ldr	r0, [r7, #4]
 8008130:	f000 fbc7 	bl	80088c2 <USBD_CtlError>
                  break;
 8008134:	e041      	b.n	80081ba <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008136:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800813a:	2b00      	cmp	r3, #0
 800813c:	da0b      	bge.n	8008156 <USBD_StdEPReq+0x2b2>
 800813e:	7bbb      	ldrb	r3, [r7, #14]
 8008140:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008144:	4613      	mov	r3, r2
 8008146:	009b      	lsls	r3, r3, #2
 8008148:	4413      	add	r3, r2
 800814a:	009b      	lsls	r3, r3, #2
 800814c:	3310      	adds	r3, #16
 800814e:	687a      	ldr	r2, [r7, #4]
 8008150:	4413      	add	r3, r2
 8008152:	3304      	adds	r3, #4
 8008154:	e00b      	b.n	800816e <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008156:	7bbb      	ldrb	r3, [r7, #14]
 8008158:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800815c:	4613      	mov	r3, r2
 800815e:	009b      	lsls	r3, r3, #2
 8008160:	4413      	add	r3, r2
 8008162:	009b      	lsls	r3, r3, #2
 8008164:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008168:	687a      	ldr	r2, [r7, #4]
 800816a:	4413      	add	r3, r2
 800816c:	3304      	adds	r3, #4
 800816e:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008170:	7bbb      	ldrb	r3, [r7, #14]
 8008172:	2b00      	cmp	r3, #0
 8008174:	d002      	beq.n	800817c <USBD_StdEPReq+0x2d8>
 8008176:	7bbb      	ldrb	r3, [r7, #14]
 8008178:	2b80      	cmp	r3, #128	@ 0x80
 800817a:	d103      	bne.n	8008184 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800817c:	68bb      	ldr	r3, [r7, #8]
 800817e:	2200      	movs	r2, #0
 8008180:	601a      	str	r2, [r3, #0]
 8008182:	e00e      	b.n	80081a2 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8008184:	7bbb      	ldrb	r3, [r7, #14]
 8008186:	4619      	mov	r1, r3
 8008188:	6878      	ldr	r0, [r7, #4]
 800818a:	f001 faf7 	bl	800977c <USBD_LL_IsStallEP>
 800818e:	4603      	mov	r3, r0
 8008190:	2b00      	cmp	r3, #0
 8008192:	d003      	beq.n	800819c <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8008194:	68bb      	ldr	r3, [r7, #8]
 8008196:	2201      	movs	r2, #1
 8008198:	601a      	str	r2, [r3, #0]
 800819a:	e002      	b.n	80081a2 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800819c:	68bb      	ldr	r3, [r7, #8]
 800819e:	2200      	movs	r2, #0
 80081a0:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80081a2:	68bb      	ldr	r3, [r7, #8]
 80081a4:	2202      	movs	r2, #2
 80081a6:	4619      	mov	r1, r3
 80081a8:	6878      	ldr	r0, [r7, #4]
 80081aa:	f000 fc07 	bl	80089bc <USBD_CtlSendData>
              break;
 80081ae:	e004      	b.n	80081ba <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 80081b0:	6839      	ldr	r1, [r7, #0]
 80081b2:	6878      	ldr	r0, [r7, #4]
 80081b4:	f000 fb85 	bl	80088c2 <USBD_CtlError>
              break;
 80081b8:	bf00      	nop
          }
          break;
 80081ba:	e004      	b.n	80081c6 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 80081bc:	6839      	ldr	r1, [r7, #0]
 80081be:	6878      	ldr	r0, [r7, #4]
 80081c0:	f000 fb7f 	bl	80088c2 <USBD_CtlError>
          break;
 80081c4:	bf00      	nop
      }
      break;
 80081c6:	e005      	b.n	80081d4 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 80081c8:	6839      	ldr	r1, [r7, #0]
 80081ca:	6878      	ldr	r0, [r7, #4]
 80081cc:	f000 fb79 	bl	80088c2 <USBD_CtlError>
      break;
 80081d0:	e000      	b.n	80081d4 <USBD_StdEPReq+0x330>
      break;
 80081d2:	bf00      	nop
  }

  return ret;
 80081d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80081d6:	4618      	mov	r0, r3
 80081d8:	3710      	adds	r7, #16
 80081da:	46bd      	mov	sp, r7
 80081dc:	bd80      	pop	{r7, pc}
	...

080081e0 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80081e0:	b580      	push	{r7, lr}
 80081e2:	b084      	sub	sp, #16
 80081e4:	af00      	add	r7, sp, #0
 80081e6:	6078      	str	r0, [r7, #4]
 80081e8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80081ea:	2300      	movs	r3, #0
 80081ec:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80081ee:	2300      	movs	r3, #0
 80081f0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80081f2:	2300      	movs	r3, #0
 80081f4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80081f6:	683b      	ldr	r3, [r7, #0]
 80081f8:	885b      	ldrh	r3, [r3, #2]
 80081fa:	0a1b      	lsrs	r3, r3, #8
 80081fc:	b29b      	uxth	r3, r3
 80081fe:	3b01      	subs	r3, #1
 8008200:	2b0e      	cmp	r3, #14
 8008202:	f200 8152 	bhi.w	80084aa <USBD_GetDescriptor+0x2ca>
 8008206:	a201      	add	r2, pc, #4	@ (adr r2, 800820c <USBD_GetDescriptor+0x2c>)
 8008208:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800820c:	0800827d 	.word	0x0800827d
 8008210:	08008295 	.word	0x08008295
 8008214:	080082d5 	.word	0x080082d5
 8008218:	080084ab 	.word	0x080084ab
 800821c:	080084ab 	.word	0x080084ab
 8008220:	0800844b 	.word	0x0800844b
 8008224:	08008477 	.word	0x08008477
 8008228:	080084ab 	.word	0x080084ab
 800822c:	080084ab 	.word	0x080084ab
 8008230:	080084ab 	.word	0x080084ab
 8008234:	080084ab 	.word	0x080084ab
 8008238:	080084ab 	.word	0x080084ab
 800823c:	080084ab 	.word	0x080084ab
 8008240:	080084ab 	.word	0x080084ab
 8008244:	08008249 	.word	0x08008249
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800824e:	69db      	ldr	r3, [r3, #28]
 8008250:	2b00      	cmp	r3, #0
 8008252:	d00b      	beq.n	800826c <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800825a:	69db      	ldr	r3, [r3, #28]
 800825c:	687a      	ldr	r2, [r7, #4]
 800825e:	7c12      	ldrb	r2, [r2, #16]
 8008260:	f107 0108 	add.w	r1, r7, #8
 8008264:	4610      	mov	r0, r2
 8008266:	4798      	blx	r3
 8008268:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800826a:	e126      	b.n	80084ba <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800826c:	6839      	ldr	r1, [r7, #0]
 800826e:	6878      	ldr	r0, [r7, #4]
 8008270:	f000 fb27 	bl	80088c2 <USBD_CtlError>
        err++;
 8008274:	7afb      	ldrb	r3, [r7, #11]
 8008276:	3301      	adds	r3, #1
 8008278:	72fb      	strb	r3, [r7, #11]
      break;
 800827a:	e11e      	b.n	80084ba <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	687a      	ldr	r2, [r7, #4]
 8008286:	7c12      	ldrb	r2, [r2, #16]
 8008288:	f107 0108 	add.w	r1, r7, #8
 800828c:	4610      	mov	r0, r2
 800828e:	4798      	blx	r3
 8008290:	60f8      	str	r0, [r7, #12]
      break;
 8008292:	e112      	b.n	80084ba <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	7c1b      	ldrb	r3, [r3, #16]
 8008298:	2b00      	cmp	r3, #0
 800829a:	d10d      	bne.n	80082b8 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80082a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082a4:	f107 0208 	add.w	r2, r7, #8
 80082a8:	4610      	mov	r0, r2
 80082aa:	4798      	blx	r3
 80082ac:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	3301      	adds	r3, #1
 80082b2:	2202      	movs	r2, #2
 80082b4:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80082b6:	e100      	b.n	80084ba <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80082be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082c0:	f107 0208 	add.w	r2, r7, #8
 80082c4:	4610      	mov	r0, r2
 80082c6:	4798      	blx	r3
 80082c8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	3301      	adds	r3, #1
 80082ce:	2202      	movs	r2, #2
 80082d0:	701a      	strb	r2, [r3, #0]
      break;
 80082d2:	e0f2      	b.n	80084ba <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80082d4:	683b      	ldr	r3, [r7, #0]
 80082d6:	885b      	ldrh	r3, [r3, #2]
 80082d8:	b2db      	uxtb	r3, r3
 80082da:	2b05      	cmp	r3, #5
 80082dc:	f200 80ac 	bhi.w	8008438 <USBD_GetDescriptor+0x258>
 80082e0:	a201      	add	r2, pc, #4	@ (adr r2, 80082e8 <USBD_GetDescriptor+0x108>)
 80082e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082e6:	bf00      	nop
 80082e8:	08008301 	.word	0x08008301
 80082ec:	08008335 	.word	0x08008335
 80082f0:	08008369 	.word	0x08008369
 80082f4:	0800839d 	.word	0x0800839d
 80082f8:	080083d1 	.word	0x080083d1
 80082fc:	08008405 	.word	0x08008405
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008306:	685b      	ldr	r3, [r3, #4]
 8008308:	2b00      	cmp	r3, #0
 800830a:	d00b      	beq.n	8008324 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008312:	685b      	ldr	r3, [r3, #4]
 8008314:	687a      	ldr	r2, [r7, #4]
 8008316:	7c12      	ldrb	r2, [r2, #16]
 8008318:	f107 0108 	add.w	r1, r7, #8
 800831c:	4610      	mov	r0, r2
 800831e:	4798      	blx	r3
 8008320:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008322:	e091      	b.n	8008448 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008324:	6839      	ldr	r1, [r7, #0]
 8008326:	6878      	ldr	r0, [r7, #4]
 8008328:	f000 facb 	bl	80088c2 <USBD_CtlError>
            err++;
 800832c:	7afb      	ldrb	r3, [r7, #11]
 800832e:	3301      	adds	r3, #1
 8008330:	72fb      	strb	r3, [r7, #11]
          break;
 8008332:	e089      	b.n	8008448 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800833a:	689b      	ldr	r3, [r3, #8]
 800833c:	2b00      	cmp	r3, #0
 800833e:	d00b      	beq.n	8008358 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008346:	689b      	ldr	r3, [r3, #8]
 8008348:	687a      	ldr	r2, [r7, #4]
 800834a:	7c12      	ldrb	r2, [r2, #16]
 800834c:	f107 0108 	add.w	r1, r7, #8
 8008350:	4610      	mov	r0, r2
 8008352:	4798      	blx	r3
 8008354:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008356:	e077      	b.n	8008448 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008358:	6839      	ldr	r1, [r7, #0]
 800835a:	6878      	ldr	r0, [r7, #4]
 800835c:	f000 fab1 	bl	80088c2 <USBD_CtlError>
            err++;
 8008360:	7afb      	ldrb	r3, [r7, #11]
 8008362:	3301      	adds	r3, #1
 8008364:	72fb      	strb	r3, [r7, #11]
          break;
 8008366:	e06f      	b.n	8008448 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800836e:	68db      	ldr	r3, [r3, #12]
 8008370:	2b00      	cmp	r3, #0
 8008372:	d00b      	beq.n	800838c <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800837a:	68db      	ldr	r3, [r3, #12]
 800837c:	687a      	ldr	r2, [r7, #4]
 800837e:	7c12      	ldrb	r2, [r2, #16]
 8008380:	f107 0108 	add.w	r1, r7, #8
 8008384:	4610      	mov	r0, r2
 8008386:	4798      	blx	r3
 8008388:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800838a:	e05d      	b.n	8008448 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800838c:	6839      	ldr	r1, [r7, #0]
 800838e:	6878      	ldr	r0, [r7, #4]
 8008390:	f000 fa97 	bl	80088c2 <USBD_CtlError>
            err++;
 8008394:	7afb      	ldrb	r3, [r7, #11]
 8008396:	3301      	adds	r3, #1
 8008398:	72fb      	strb	r3, [r7, #11]
          break;
 800839a:	e055      	b.n	8008448 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80083a2:	691b      	ldr	r3, [r3, #16]
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d00b      	beq.n	80083c0 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80083ae:	691b      	ldr	r3, [r3, #16]
 80083b0:	687a      	ldr	r2, [r7, #4]
 80083b2:	7c12      	ldrb	r2, [r2, #16]
 80083b4:	f107 0108 	add.w	r1, r7, #8
 80083b8:	4610      	mov	r0, r2
 80083ba:	4798      	blx	r3
 80083bc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80083be:	e043      	b.n	8008448 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80083c0:	6839      	ldr	r1, [r7, #0]
 80083c2:	6878      	ldr	r0, [r7, #4]
 80083c4:	f000 fa7d 	bl	80088c2 <USBD_CtlError>
            err++;
 80083c8:	7afb      	ldrb	r3, [r7, #11]
 80083ca:	3301      	adds	r3, #1
 80083cc:	72fb      	strb	r3, [r7, #11]
          break;
 80083ce:	e03b      	b.n	8008448 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80083d6:	695b      	ldr	r3, [r3, #20]
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d00b      	beq.n	80083f4 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80083e2:	695b      	ldr	r3, [r3, #20]
 80083e4:	687a      	ldr	r2, [r7, #4]
 80083e6:	7c12      	ldrb	r2, [r2, #16]
 80083e8:	f107 0108 	add.w	r1, r7, #8
 80083ec:	4610      	mov	r0, r2
 80083ee:	4798      	blx	r3
 80083f0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80083f2:	e029      	b.n	8008448 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80083f4:	6839      	ldr	r1, [r7, #0]
 80083f6:	6878      	ldr	r0, [r7, #4]
 80083f8:	f000 fa63 	bl	80088c2 <USBD_CtlError>
            err++;
 80083fc:	7afb      	ldrb	r3, [r7, #11]
 80083fe:	3301      	adds	r3, #1
 8008400:	72fb      	strb	r3, [r7, #11]
          break;
 8008402:	e021      	b.n	8008448 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800840a:	699b      	ldr	r3, [r3, #24]
 800840c:	2b00      	cmp	r3, #0
 800840e:	d00b      	beq.n	8008428 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008416:	699b      	ldr	r3, [r3, #24]
 8008418:	687a      	ldr	r2, [r7, #4]
 800841a:	7c12      	ldrb	r2, [r2, #16]
 800841c:	f107 0108 	add.w	r1, r7, #8
 8008420:	4610      	mov	r0, r2
 8008422:	4798      	blx	r3
 8008424:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008426:	e00f      	b.n	8008448 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008428:	6839      	ldr	r1, [r7, #0]
 800842a:	6878      	ldr	r0, [r7, #4]
 800842c:	f000 fa49 	bl	80088c2 <USBD_CtlError>
            err++;
 8008430:	7afb      	ldrb	r3, [r7, #11]
 8008432:	3301      	adds	r3, #1
 8008434:	72fb      	strb	r3, [r7, #11]
          break;
 8008436:	e007      	b.n	8008448 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8008438:	6839      	ldr	r1, [r7, #0]
 800843a:	6878      	ldr	r0, [r7, #4]
 800843c:	f000 fa41 	bl	80088c2 <USBD_CtlError>
          err++;
 8008440:	7afb      	ldrb	r3, [r7, #11]
 8008442:	3301      	adds	r3, #1
 8008444:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8008446:	bf00      	nop
      }
      break;
 8008448:	e037      	b.n	80084ba <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	7c1b      	ldrb	r3, [r3, #16]
 800844e:	2b00      	cmp	r3, #0
 8008450:	d109      	bne.n	8008466 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008458:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800845a:	f107 0208 	add.w	r2, r7, #8
 800845e:	4610      	mov	r0, r2
 8008460:	4798      	blx	r3
 8008462:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008464:	e029      	b.n	80084ba <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8008466:	6839      	ldr	r1, [r7, #0]
 8008468:	6878      	ldr	r0, [r7, #4]
 800846a:	f000 fa2a 	bl	80088c2 <USBD_CtlError>
        err++;
 800846e:	7afb      	ldrb	r3, [r7, #11]
 8008470:	3301      	adds	r3, #1
 8008472:	72fb      	strb	r3, [r7, #11]
      break;
 8008474:	e021      	b.n	80084ba <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	7c1b      	ldrb	r3, [r3, #16]
 800847a:	2b00      	cmp	r3, #0
 800847c:	d10d      	bne.n	800849a <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008484:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008486:	f107 0208 	add.w	r2, r7, #8
 800848a:	4610      	mov	r0, r2
 800848c:	4798      	blx	r3
 800848e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	3301      	adds	r3, #1
 8008494:	2207      	movs	r2, #7
 8008496:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008498:	e00f      	b.n	80084ba <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800849a:	6839      	ldr	r1, [r7, #0]
 800849c:	6878      	ldr	r0, [r7, #4]
 800849e:	f000 fa10 	bl	80088c2 <USBD_CtlError>
        err++;
 80084a2:	7afb      	ldrb	r3, [r7, #11]
 80084a4:	3301      	adds	r3, #1
 80084a6:	72fb      	strb	r3, [r7, #11]
      break;
 80084a8:	e007      	b.n	80084ba <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 80084aa:	6839      	ldr	r1, [r7, #0]
 80084ac:	6878      	ldr	r0, [r7, #4]
 80084ae:	f000 fa08 	bl	80088c2 <USBD_CtlError>
      err++;
 80084b2:	7afb      	ldrb	r3, [r7, #11]
 80084b4:	3301      	adds	r3, #1
 80084b6:	72fb      	strb	r3, [r7, #11]
      break;
 80084b8:	bf00      	nop
  }

  if (err != 0U)
 80084ba:	7afb      	ldrb	r3, [r7, #11]
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d11e      	bne.n	80084fe <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 80084c0:	683b      	ldr	r3, [r7, #0]
 80084c2:	88db      	ldrh	r3, [r3, #6]
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d016      	beq.n	80084f6 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 80084c8:	893b      	ldrh	r3, [r7, #8]
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d00e      	beq.n	80084ec <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 80084ce:	683b      	ldr	r3, [r7, #0]
 80084d0:	88da      	ldrh	r2, [r3, #6]
 80084d2:	893b      	ldrh	r3, [r7, #8]
 80084d4:	4293      	cmp	r3, r2
 80084d6:	bf28      	it	cs
 80084d8:	4613      	movcs	r3, r2
 80084da:	b29b      	uxth	r3, r3
 80084dc:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80084de:	893b      	ldrh	r3, [r7, #8]
 80084e0:	461a      	mov	r2, r3
 80084e2:	68f9      	ldr	r1, [r7, #12]
 80084e4:	6878      	ldr	r0, [r7, #4]
 80084e6:	f000 fa69 	bl	80089bc <USBD_CtlSendData>
 80084ea:	e009      	b.n	8008500 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80084ec:	6839      	ldr	r1, [r7, #0]
 80084ee:	6878      	ldr	r0, [r7, #4]
 80084f0:	f000 f9e7 	bl	80088c2 <USBD_CtlError>
 80084f4:	e004      	b.n	8008500 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80084f6:	6878      	ldr	r0, [r7, #4]
 80084f8:	f000 faba 	bl	8008a70 <USBD_CtlSendStatus>
 80084fc:	e000      	b.n	8008500 <USBD_GetDescriptor+0x320>
    return;
 80084fe:	bf00      	nop
  }
}
 8008500:	3710      	adds	r7, #16
 8008502:	46bd      	mov	sp, r7
 8008504:	bd80      	pop	{r7, pc}
 8008506:	bf00      	nop

08008508 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008508:	b580      	push	{r7, lr}
 800850a:	b084      	sub	sp, #16
 800850c:	af00      	add	r7, sp, #0
 800850e:	6078      	str	r0, [r7, #4]
 8008510:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008512:	683b      	ldr	r3, [r7, #0]
 8008514:	889b      	ldrh	r3, [r3, #4]
 8008516:	2b00      	cmp	r3, #0
 8008518:	d131      	bne.n	800857e <USBD_SetAddress+0x76>
 800851a:	683b      	ldr	r3, [r7, #0]
 800851c:	88db      	ldrh	r3, [r3, #6]
 800851e:	2b00      	cmp	r3, #0
 8008520:	d12d      	bne.n	800857e <USBD_SetAddress+0x76>
 8008522:	683b      	ldr	r3, [r7, #0]
 8008524:	885b      	ldrh	r3, [r3, #2]
 8008526:	2b7f      	cmp	r3, #127	@ 0x7f
 8008528:	d829      	bhi.n	800857e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800852a:	683b      	ldr	r3, [r7, #0]
 800852c:	885b      	ldrh	r3, [r3, #2]
 800852e:	b2db      	uxtb	r3, r3
 8008530:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008534:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800853c:	b2db      	uxtb	r3, r3
 800853e:	2b03      	cmp	r3, #3
 8008540:	d104      	bne.n	800854c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8008542:	6839      	ldr	r1, [r7, #0]
 8008544:	6878      	ldr	r0, [r7, #4]
 8008546:	f000 f9bc 	bl	80088c2 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800854a:	e01d      	b.n	8008588 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	7bfa      	ldrb	r2, [r7, #15]
 8008550:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008554:	7bfb      	ldrb	r3, [r7, #15]
 8008556:	4619      	mov	r1, r3
 8008558:	6878      	ldr	r0, [r7, #4]
 800855a:	f001 f93b 	bl	80097d4 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800855e:	6878      	ldr	r0, [r7, #4]
 8008560:	f000 fa86 	bl	8008a70 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008564:	7bfb      	ldrb	r3, [r7, #15]
 8008566:	2b00      	cmp	r3, #0
 8008568:	d004      	beq.n	8008574 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	2202      	movs	r2, #2
 800856e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008572:	e009      	b.n	8008588 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	2201      	movs	r2, #1
 8008578:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800857c:	e004      	b.n	8008588 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800857e:	6839      	ldr	r1, [r7, #0]
 8008580:	6878      	ldr	r0, [r7, #4]
 8008582:	f000 f99e 	bl	80088c2 <USBD_CtlError>
  }
}
 8008586:	bf00      	nop
 8008588:	bf00      	nop
 800858a:	3710      	adds	r7, #16
 800858c:	46bd      	mov	sp, r7
 800858e:	bd80      	pop	{r7, pc}

08008590 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008590:	b580      	push	{r7, lr}
 8008592:	b084      	sub	sp, #16
 8008594:	af00      	add	r7, sp, #0
 8008596:	6078      	str	r0, [r7, #4]
 8008598:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800859a:	2300      	movs	r3, #0
 800859c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800859e:	683b      	ldr	r3, [r7, #0]
 80085a0:	885b      	ldrh	r3, [r3, #2]
 80085a2:	b2da      	uxtb	r2, r3
 80085a4:	4b4e      	ldr	r3, [pc, #312]	@ (80086e0 <USBD_SetConfig+0x150>)
 80085a6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80085a8:	4b4d      	ldr	r3, [pc, #308]	@ (80086e0 <USBD_SetConfig+0x150>)
 80085aa:	781b      	ldrb	r3, [r3, #0]
 80085ac:	2b01      	cmp	r3, #1
 80085ae:	d905      	bls.n	80085bc <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80085b0:	6839      	ldr	r1, [r7, #0]
 80085b2:	6878      	ldr	r0, [r7, #4]
 80085b4:	f000 f985 	bl	80088c2 <USBD_CtlError>
    return USBD_FAIL;
 80085b8:	2303      	movs	r3, #3
 80085ba:	e08c      	b.n	80086d6 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80085c2:	b2db      	uxtb	r3, r3
 80085c4:	2b02      	cmp	r3, #2
 80085c6:	d002      	beq.n	80085ce <USBD_SetConfig+0x3e>
 80085c8:	2b03      	cmp	r3, #3
 80085ca:	d029      	beq.n	8008620 <USBD_SetConfig+0x90>
 80085cc:	e075      	b.n	80086ba <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80085ce:	4b44      	ldr	r3, [pc, #272]	@ (80086e0 <USBD_SetConfig+0x150>)
 80085d0:	781b      	ldrb	r3, [r3, #0]
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d020      	beq.n	8008618 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 80085d6:	4b42      	ldr	r3, [pc, #264]	@ (80086e0 <USBD_SetConfig+0x150>)
 80085d8:	781b      	ldrb	r3, [r3, #0]
 80085da:	461a      	mov	r2, r3
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80085e0:	4b3f      	ldr	r3, [pc, #252]	@ (80086e0 <USBD_SetConfig+0x150>)
 80085e2:	781b      	ldrb	r3, [r3, #0]
 80085e4:	4619      	mov	r1, r3
 80085e6:	6878      	ldr	r0, [r7, #4]
 80085e8:	f7fe ffb9 	bl	800755e <USBD_SetClassConfig>
 80085ec:	4603      	mov	r3, r0
 80085ee:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80085f0:	7bfb      	ldrb	r3, [r7, #15]
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d008      	beq.n	8008608 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 80085f6:	6839      	ldr	r1, [r7, #0]
 80085f8:	6878      	ldr	r0, [r7, #4]
 80085fa:	f000 f962 	bl	80088c2 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	2202      	movs	r2, #2
 8008602:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008606:	e065      	b.n	80086d4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008608:	6878      	ldr	r0, [r7, #4]
 800860a:	f000 fa31 	bl	8008a70 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	2203      	movs	r2, #3
 8008612:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8008616:	e05d      	b.n	80086d4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8008618:	6878      	ldr	r0, [r7, #4]
 800861a:	f000 fa29 	bl	8008a70 <USBD_CtlSendStatus>
      break;
 800861e:	e059      	b.n	80086d4 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8008620:	4b2f      	ldr	r3, [pc, #188]	@ (80086e0 <USBD_SetConfig+0x150>)
 8008622:	781b      	ldrb	r3, [r3, #0]
 8008624:	2b00      	cmp	r3, #0
 8008626:	d112      	bne.n	800864e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	2202      	movs	r2, #2
 800862c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8008630:	4b2b      	ldr	r3, [pc, #172]	@ (80086e0 <USBD_SetConfig+0x150>)
 8008632:	781b      	ldrb	r3, [r3, #0]
 8008634:	461a      	mov	r2, r3
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800863a:	4b29      	ldr	r3, [pc, #164]	@ (80086e0 <USBD_SetConfig+0x150>)
 800863c:	781b      	ldrb	r3, [r3, #0]
 800863e:	4619      	mov	r1, r3
 8008640:	6878      	ldr	r0, [r7, #4]
 8008642:	f7fe ffa8 	bl	8007596 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8008646:	6878      	ldr	r0, [r7, #4]
 8008648:	f000 fa12 	bl	8008a70 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800864c:	e042      	b.n	80086d4 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800864e:	4b24      	ldr	r3, [pc, #144]	@ (80086e0 <USBD_SetConfig+0x150>)
 8008650:	781b      	ldrb	r3, [r3, #0]
 8008652:	461a      	mov	r2, r3
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	685b      	ldr	r3, [r3, #4]
 8008658:	429a      	cmp	r2, r3
 800865a:	d02a      	beq.n	80086b2 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	685b      	ldr	r3, [r3, #4]
 8008660:	b2db      	uxtb	r3, r3
 8008662:	4619      	mov	r1, r3
 8008664:	6878      	ldr	r0, [r7, #4]
 8008666:	f7fe ff96 	bl	8007596 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800866a:	4b1d      	ldr	r3, [pc, #116]	@ (80086e0 <USBD_SetConfig+0x150>)
 800866c:	781b      	ldrb	r3, [r3, #0]
 800866e:	461a      	mov	r2, r3
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008674:	4b1a      	ldr	r3, [pc, #104]	@ (80086e0 <USBD_SetConfig+0x150>)
 8008676:	781b      	ldrb	r3, [r3, #0]
 8008678:	4619      	mov	r1, r3
 800867a:	6878      	ldr	r0, [r7, #4]
 800867c:	f7fe ff6f 	bl	800755e <USBD_SetClassConfig>
 8008680:	4603      	mov	r3, r0
 8008682:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8008684:	7bfb      	ldrb	r3, [r7, #15]
 8008686:	2b00      	cmp	r3, #0
 8008688:	d00f      	beq.n	80086aa <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800868a:	6839      	ldr	r1, [r7, #0]
 800868c:	6878      	ldr	r0, [r7, #4]
 800868e:	f000 f918 	bl	80088c2 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	685b      	ldr	r3, [r3, #4]
 8008696:	b2db      	uxtb	r3, r3
 8008698:	4619      	mov	r1, r3
 800869a:	6878      	ldr	r0, [r7, #4]
 800869c:	f7fe ff7b 	bl	8007596 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	2202      	movs	r2, #2
 80086a4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80086a8:	e014      	b.n	80086d4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80086aa:	6878      	ldr	r0, [r7, #4]
 80086ac:	f000 f9e0 	bl	8008a70 <USBD_CtlSendStatus>
      break;
 80086b0:	e010      	b.n	80086d4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80086b2:	6878      	ldr	r0, [r7, #4]
 80086b4:	f000 f9dc 	bl	8008a70 <USBD_CtlSendStatus>
      break;
 80086b8:	e00c      	b.n	80086d4 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 80086ba:	6839      	ldr	r1, [r7, #0]
 80086bc:	6878      	ldr	r0, [r7, #4]
 80086be:	f000 f900 	bl	80088c2 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80086c2:	4b07      	ldr	r3, [pc, #28]	@ (80086e0 <USBD_SetConfig+0x150>)
 80086c4:	781b      	ldrb	r3, [r3, #0]
 80086c6:	4619      	mov	r1, r3
 80086c8:	6878      	ldr	r0, [r7, #4]
 80086ca:	f7fe ff64 	bl	8007596 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80086ce:	2303      	movs	r3, #3
 80086d0:	73fb      	strb	r3, [r7, #15]
      break;
 80086d2:	bf00      	nop
  }

  return ret;
 80086d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80086d6:	4618      	mov	r0, r3
 80086d8:	3710      	adds	r7, #16
 80086da:	46bd      	mov	sp, r7
 80086dc:	bd80      	pop	{r7, pc}
 80086de:	bf00      	nop
 80086e0:	2400020c 	.word	0x2400020c

080086e4 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80086e4:	b580      	push	{r7, lr}
 80086e6:	b082      	sub	sp, #8
 80086e8:	af00      	add	r7, sp, #0
 80086ea:	6078      	str	r0, [r7, #4]
 80086ec:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80086ee:	683b      	ldr	r3, [r7, #0]
 80086f0:	88db      	ldrh	r3, [r3, #6]
 80086f2:	2b01      	cmp	r3, #1
 80086f4:	d004      	beq.n	8008700 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80086f6:	6839      	ldr	r1, [r7, #0]
 80086f8:	6878      	ldr	r0, [r7, #4]
 80086fa:	f000 f8e2 	bl	80088c2 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80086fe:	e023      	b.n	8008748 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008706:	b2db      	uxtb	r3, r3
 8008708:	2b02      	cmp	r3, #2
 800870a:	dc02      	bgt.n	8008712 <USBD_GetConfig+0x2e>
 800870c:	2b00      	cmp	r3, #0
 800870e:	dc03      	bgt.n	8008718 <USBD_GetConfig+0x34>
 8008710:	e015      	b.n	800873e <USBD_GetConfig+0x5a>
 8008712:	2b03      	cmp	r3, #3
 8008714:	d00b      	beq.n	800872e <USBD_GetConfig+0x4a>
 8008716:	e012      	b.n	800873e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	2200      	movs	r2, #0
 800871c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	3308      	adds	r3, #8
 8008722:	2201      	movs	r2, #1
 8008724:	4619      	mov	r1, r3
 8008726:	6878      	ldr	r0, [r7, #4]
 8008728:	f000 f948 	bl	80089bc <USBD_CtlSendData>
        break;
 800872c:	e00c      	b.n	8008748 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	3304      	adds	r3, #4
 8008732:	2201      	movs	r2, #1
 8008734:	4619      	mov	r1, r3
 8008736:	6878      	ldr	r0, [r7, #4]
 8008738:	f000 f940 	bl	80089bc <USBD_CtlSendData>
        break;
 800873c:	e004      	b.n	8008748 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800873e:	6839      	ldr	r1, [r7, #0]
 8008740:	6878      	ldr	r0, [r7, #4]
 8008742:	f000 f8be 	bl	80088c2 <USBD_CtlError>
        break;
 8008746:	bf00      	nop
}
 8008748:	bf00      	nop
 800874a:	3708      	adds	r7, #8
 800874c:	46bd      	mov	sp, r7
 800874e:	bd80      	pop	{r7, pc}

08008750 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008750:	b580      	push	{r7, lr}
 8008752:	b082      	sub	sp, #8
 8008754:	af00      	add	r7, sp, #0
 8008756:	6078      	str	r0, [r7, #4]
 8008758:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008760:	b2db      	uxtb	r3, r3
 8008762:	3b01      	subs	r3, #1
 8008764:	2b02      	cmp	r3, #2
 8008766:	d81e      	bhi.n	80087a6 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008768:	683b      	ldr	r3, [r7, #0]
 800876a:	88db      	ldrh	r3, [r3, #6]
 800876c:	2b02      	cmp	r3, #2
 800876e:	d004      	beq.n	800877a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8008770:	6839      	ldr	r1, [r7, #0]
 8008772:	6878      	ldr	r0, [r7, #4]
 8008774:	f000 f8a5 	bl	80088c2 <USBD_CtlError>
        break;
 8008778:	e01a      	b.n	80087b0 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	2201      	movs	r2, #1
 800877e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8008786:	2b00      	cmp	r3, #0
 8008788:	d005      	beq.n	8008796 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	68db      	ldr	r3, [r3, #12]
 800878e:	f043 0202 	orr.w	r2, r3, #2
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	330c      	adds	r3, #12
 800879a:	2202      	movs	r2, #2
 800879c:	4619      	mov	r1, r3
 800879e:	6878      	ldr	r0, [r7, #4]
 80087a0:	f000 f90c 	bl	80089bc <USBD_CtlSendData>
      break;
 80087a4:	e004      	b.n	80087b0 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80087a6:	6839      	ldr	r1, [r7, #0]
 80087a8:	6878      	ldr	r0, [r7, #4]
 80087aa:	f000 f88a 	bl	80088c2 <USBD_CtlError>
      break;
 80087ae:	bf00      	nop
  }
}
 80087b0:	bf00      	nop
 80087b2:	3708      	adds	r7, #8
 80087b4:	46bd      	mov	sp, r7
 80087b6:	bd80      	pop	{r7, pc}

080087b8 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80087b8:	b580      	push	{r7, lr}
 80087ba:	b082      	sub	sp, #8
 80087bc:	af00      	add	r7, sp, #0
 80087be:	6078      	str	r0, [r7, #4]
 80087c0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80087c2:	683b      	ldr	r3, [r7, #0]
 80087c4:	885b      	ldrh	r3, [r3, #2]
 80087c6:	2b01      	cmp	r3, #1
 80087c8:	d107      	bne.n	80087da <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	2201      	movs	r2, #1
 80087ce:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80087d2:	6878      	ldr	r0, [r7, #4]
 80087d4:	f000 f94c 	bl	8008a70 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 80087d8:	e013      	b.n	8008802 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 80087da:	683b      	ldr	r3, [r7, #0]
 80087dc:	885b      	ldrh	r3, [r3, #2]
 80087de:	2b02      	cmp	r3, #2
 80087e0:	d10b      	bne.n	80087fa <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 80087e2:	683b      	ldr	r3, [r7, #0]
 80087e4:	889b      	ldrh	r3, [r3, #4]
 80087e6:	0a1b      	lsrs	r3, r3, #8
 80087e8:	b29b      	uxth	r3, r3
 80087ea:	b2da      	uxtb	r2, r3
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 80087f2:	6878      	ldr	r0, [r7, #4]
 80087f4:	f000 f93c 	bl	8008a70 <USBD_CtlSendStatus>
}
 80087f8:	e003      	b.n	8008802 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 80087fa:	6839      	ldr	r1, [r7, #0]
 80087fc:	6878      	ldr	r0, [r7, #4]
 80087fe:	f000 f860 	bl	80088c2 <USBD_CtlError>
}
 8008802:	bf00      	nop
 8008804:	3708      	adds	r7, #8
 8008806:	46bd      	mov	sp, r7
 8008808:	bd80      	pop	{r7, pc}

0800880a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800880a:	b580      	push	{r7, lr}
 800880c:	b082      	sub	sp, #8
 800880e:	af00      	add	r7, sp, #0
 8008810:	6078      	str	r0, [r7, #4]
 8008812:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800881a:	b2db      	uxtb	r3, r3
 800881c:	3b01      	subs	r3, #1
 800881e:	2b02      	cmp	r3, #2
 8008820:	d80b      	bhi.n	800883a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008822:	683b      	ldr	r3, [r7, #0]
 8008824:	885b      	ldrh	r3, [r3, #2]
 8008826:	2b01      	cmp	r3, #1
 8008828:	d10c      	bne.n	8008844 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	2200      	movs	r2, #0
 800882e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8008832:	6878      	ldr	r0, [r7, #4]
 8008834:	f000 f91c 	bl	8008a70 <USBD_CtlSendStatus>
      }
      break;
 8008838:	e004      	b.n	8008844 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800883a:	6839      	ldr	r1, [r7, #0]
 800883c:	6878      	ldr	r0, [r7, #4]
 800883e:	f000 f840 	bl	80088c2 <USBD_CtlError>
      break;
 8008842:	e000      	b.n	8008846 <USBD_ClrFeature+0x3c>
      break;
 8008844:	bf00      	nop
  }
}
 8008846:	bf00      	nop
 8008848:	3708      	adds	r7, #8
 800884a:	46bd      	mov	sp, r7
 800884c:	bd80      	pop	{r7, pc}

0800884e <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800884e:	b580      	push	{r7, lr}
 8008850:	b084      	sub	sp, #16
 8008852:	af00      	add	r7, sp, #0
 8008854:	6078      	str	r0, [r7, #4]
 8008856:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8008858:	683b      	ldr	r3, [r7, #0]
 800885a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	781a      	ldrb	r2, [r3, #0]
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	3301      	adds	r3, #1
 8008868:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	781a      	ldrb	r2, [r3, #0]
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	3301      	adds	r3, #1
 8008876:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8008878:	68f8      	ldr	r0, [r7, #12]
 800887a:	f7ff fa16 	bl	8007caa <SWAPBYTE>
 800887e:	4603      	mov	r3, r0
 8008880:	461a      	mov	r2, r3
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	3301      	adds	r3, #1
 800888a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	3301      	adds	r3, #1
 8008890:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8008892:	68f8      	ldr	r0, [r7, #12]
 8008894:	f7ff fa09 	bl	8007caa <SWAPBYTE>
 8008898:	4603      	mov	r3, r0
 800889a:	461a      	mov	r2, r3
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	3301      	adds	r3, #1
 80088a4:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	3301      	adds	r3, #1
 80088aa:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80088ac:	68f8      	ldr	r0, [r7, #12]
 80088ae:	f7ff f9fc 	bl	8007caa <SWAPBYTE>
 80088b2:	4603      	mov	r3, r0
 80088b4:	461a      	mov	r2, r3
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	80da      	strh	r2, [r3, #6]
}
 80088ba:	bf00      	nop
 80088bc:	3710      	adds	r7, #16
 80088be:	46bd      	mov	sp, r7
 80088c0:	bd80      	pop	{r7, pc}

080088c2 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80088c2:	b580      	push	{r7, lr}
 80088c4:	b082      	sub	sp, #8
 80088c6:	af00      	add	r7, sp, #0
 80088c8:	6078      	str	r0, [r7, #4]
 80088ca:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80088cc:	2180      	movs	r1, #128	@ 0x80
 80088ce:	6878      	ldr	r0, [r7, #4]
 80088d0:	f000 ff16 	bl	8009700 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80088d4:	2100      	movs	r1, #0
 80088d6:	6878      	ldr	r0, [r7, #4]
 80088d8:	f000 ff12 	bl	8009700 <USBD_LL_StallEP>
}
 80088dc:	bf00      	nop
 80088de:	3708      	adds	r7, #8
 80088e0:	46bd      	mov	sp, r7
 80088e2:	bd80      	pop	{r7, pc}

080088e4 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80088e4:	b580      	push	{r7, lr}
 80088e6:	b086      	sub	sp, #24
 80088e8:	af00      	add	r7, sp, #0
 80088ea:	60f8      	str	r0, [r7, #12]
 80088ec:	60b9      	str	r1, [r7, #8]
 80088ee:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80088f0:	2300      	movs	r3, #0
 80088f2:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d042      	beq.n	8008980 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 80088fe:	6938      	ldr	r0, [r7, #16]
 8008900:	f000 f842 	bl	8008988 <USBD_GetLen>
 8008904:	4603      	mov	r3, r0
 8008906:	3301      	adds	r3, #1
 8008908:	005b      	lsls	r3, r3, #1
 800890a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800890e:	d808      	bhi.n	8008922 <USBD_GetString+0x3e>
 8008910:	6938      	ldr	r0, [r7, #16]
 8008912:	f000 f839 	bl	8008988 <USBD_GetLen>
 8008916:	4603      	mov	r3, r0
 8008918:	3301      	adds	r3, #1
 800891a:	b29b      	uxth	r3, r3
 800891c:	005b      	lsls	r3, r3, #1
 800891e:	b29a      	uxth	r2, r3
 8008920:	e001      	b.n	8008926 <USBD_GetString+0x42>
 8008922:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800892a:	7dfb      	ldrb	r3, [r7, #23]
 800892c:	68ba      	ldr	r2, [r7, #8]
 800892e:	4413      	add	r3, r2
 8008930:	687a      	ldr	r2, [r7, #4]
 8008932:	7812      	ldrb	r2, [r2, #0]
 8008934:	701a      	strb	r2, [r3, #0]
  idx++;
 8008936:	7dfb      	ldrb	r3, [r7, #23]
 8008938:	3301      	adds	r3, #1
 800893a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800893c:	7dfb      	ldrb	r3, [r7, #23]
 800893e:	68ba      	ldr	r2, [r7, #8]
 8008940:	4413      	add	r3, r2
 8008942:	2203      	movs	r2, #3
 8008944:	701a      	strb	r2, [r3, #0]
  idx++;
 8008946:	7dfb      	ldrb	r3, [r7, #23]
 8008948:	3301      	adds	r3, #1
 800894a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800894c:	e013      	b.n	8008976 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800894e:	7dfb      	ldrb	r3, [r7, #23]
 8008950:	68ba      	ldr	r2, [r7, #8]
 8008952:	4413      	add	r3, r2
 8008954:	693a      	ldr	r2, [r7, #16]
 8008956:	7812      	ldrb	r2, [r2, #0]
 8008958:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800895a:	693b      	ldr	r3, [r7, #16]
 800895c:	3301      	adds	r3, #1
 800895e:	613b      	str	r3, [r7, #16]
    idx++;
 8008960:	7dfb      	ldrb	r3, [r7, #23]
 8008962:	3301      	adds	r3, #1
 8008964:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8008966:	7dfb      	ldrb	r3, [r7, #23]
 8008968:	68ba      	ldr	r2, [r7, #8]
 800896a:	4413      	add	r3, r2
 800896c:	2200      	movs	r2, #0
 800896e:	701a      	strb	r2, [r3, #0]
    idx++;
 8008970:	7dfb      	ldrb	r3, [r7, #23]
 8008972:	3301      	adds	r3, #1
 8008974:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8008976:	693b      	ldr	r3, [r7, #16]
 8008978:	781b      	ldrb	r3, [r3, #0]
 800897a:	2b00      	cmp	r3, #0
 800897c:	d1e7      	bne.n	800894e <USBD_GetString+0x6a>
 800897e:	e000      	b.n	8008982 <USBD_GetString+0x9e>
    return;
 8008980:	bf00      	nop
  }
}
 8008982:	3718      	adds	r7, #24
 8008984:	46bd      	mov	sp, r7
 8008986:	bd80      	pop	{r7, pc}

08008988 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008988:	b480      	push	{r7}
 800898a:	b085      	sub	sp, #20
 800898c:	af00      	add	r7, sp, #0
 800898e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008990:	2300      	movs	r3, #0
 8008992:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8008998:	e005      	b.n	80089a6 <USBD_GetLen+0x1e>
  {
    len++;
 800899a:	7bfb      	ldrb	r3, [r7, #15]
 800899c:	3301      	adds	r3, #1
 800899e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80089a0:	68bb      	ldr	r3, [r7, #8]
 80089a2:	3301      	adds	r3, #1
 80089a4:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80089a6:	68bb      	ldr	r3, [r7, #8]
 80089a8:	781b      	ldrb	r3, [r3, #0]
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d1f5      	bne.n	800899a <USBD_GetLen+0x12>
  }

  return len;
 80089ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80089b0:	4618      	mov	r0, r3
 80089b2:	3714      	adds	r7, #20
 80089b4:	46bd      	mov	sp, r7
 80089b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ba:	4770      	bx	lr

080089bc <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80089bc:	b580      	push	{r7, lr}
 80089be:	b084      	sub	sp, #16
 80089c0:	af00      	add	r7, sp, #0
 80089c2:	60f8      	str	r0, [r7, #12]
 80089c4:	60b9      	str	r1, [r7, #8]
 80089c6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	2202      	movs	r2, #2
 80089cc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	687a      	ldr	r2, [r7, #4]
 80089d4:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	687a      	ldr	r2, [r7, #4]
 80089da:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	68ba      	ldr	r2, [r7, #8]
 80089e0:	2100      	movs	r1, #0
 80089e2:	68f8      	ldr	r0, [r7, #12]
 80089e4:	f000 ff15 	bl	8009812 <USBD_LL_Transmit>

  return USBD_OK;
 80089e8:	2300      	movs	r3, #0
}
 80089ea:	4618      	mov	r0, r3
 80089ec:	3710      	adds	r7, #16
 80089ee:	46bd      	mov	sp, r7
 80089f0:	bd80      	pop	{r7, pc}

080089f2 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80089f2:	b580      	push	{r7, lr}
 80089f4:	b084      	sub	sp, #16
 80089f6:	af00      	add	r7, sp, #0
 80089f8:	60f8      	str	r0, [r7, #12]
 80089fa:	60b9      	str	r1, [r7, #8]
 80089fc:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	68ba      	ldr	r2, [r7, #8]
 8008a02:	2100      	movs	r1, #0
 8008a04:	68f8      	ldr	r0, [r7, #12]
 8008a06:	f000 ff04 	bl	8009812 <USBD_LL_Transmit>

  return USBD_OK;
 8008a0a:	2300      	movs	r3, #0
}
 8008a0c:	4618      	mov	r0, r3
 8008a0e:	3710      	adds	r7, #16
 8008a10:	46bd      	mov	sp, r7
 8008a12:	bd80      	pop	{r7, pc}

08008a14 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8008a14:	b580      	push	{r7, lr}
 8008a16:	b084      	sub	sp, #16
 8008a18:	af00      	add	r7, sp, #0
 8008a1a:	60f8      	str	r0, [r7, #12]
 8008a1c:	60b9      	str	r1, [r7, #8]
 8008a1e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	2203      	movs	r2, #3
 8008a24:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	687a      	ldr	r2, [r7, #4]
 8008a2c:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	687a      	ldr	r2, [r7, #4]
 8008a34:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	68ba      	ldr	r2, [r7, #8]
 8008a3c:	2100      	movs	r1, #0
 8008a3e:	68f8      	ldr	r0, [r7, #12]
 8008a40:	f000 ff08 	bl	8009854 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008a44:	2300      	movs	r3, #0
}
 8008a46:	4618      	mov	r0, r3
 8008a48:	3710      	adds	r7, #16
 8008a4a:	46bd      	mov	sp, r7
 8008a4c:	bd80      	pop	{r7, pc}

08008a4e <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8008a4e:	b580      	push	{r7, lr}
 8008a50:	b084      	sub	sp, #16
 8008a52:	af00      	add	r7, sp, #0
 8008a54:	60f8      	str	r0, [r7, #12]
 8008a56:	60b9      	str	r1, [r7, #8]
 8008a58:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	68ba      	ldr	r2, [r7, #8]
 8008a5e:	2100      	movs	r1, #0
 8008a60:	68f8      	ldr	r0, [r7, #12]
 8008a62:	f000 fef7 	bl	8009854 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008a66:	2300      	movs	r3, #0
}
 8008a68:	4618      	mov	r0, r3
 8008a6a:	3710      	adds	r7, #16
 8008a6c:	46bd      	mov	sp, r7
 8008a6e:	bd80      	pop	{r7, pc}

08008a70 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008a70:	b580      	push	{r7, lr}
 8008a72:	b082      	sub	sp, #8
 8008a74:	af00      	add	r7, sp, #0
 8008a76:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	2204      	movs	r2, #4
 8008a7c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8008a80:	2300      	movs	r3, #0
 8008a82:	2200      	movs	r2, #0
 8008a84:	2100      	movs	r1, #0
 8008a86:	6878      	ldr	r0, [r7, #4]
 8008a88:	f000 fec3 	bl	8009812 <USBD_LL_Transmit>

  return USBD_OK;
 8008a8c:	2300      	movs	r3, #0
}
 8008a8e:	4618      	mov	r0, r3
 8008a90:	3708      	adds	r7, #8
 8008a92:	46bd      	mov	sp, r7
 8008a94:	bd80      	pop	{r7, pc}

08008a96 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8008a96:	b580      	push	{r7, lr}
 8008a98:	b082      	sub	sp, #8
 8008a9a:	af00      	add	r7, sp, #0
 8008a9c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	2205      	movs	r2, #5
 8008aa2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008aa6:	2300      	movs	r3, #0
 8008aa8:	2200      	movs	r2, #0
 8008aaa:	2100      	movs	r1, #0
 8008aac:	6878      	ldr	r0, [r7, #4]
 8008aae:	f000 fed1 	bl	8009854 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008ab2:	2300      	movs	r3, #0
}
 8008ab4:	4618      	mov	r0, r3
 8008ab6:	3708      	adds	r7, #8
 8008ab8:	46bd      	mov	sp, r7
 8008aba:	bd80      	pop	{r7, pc}

08008abc <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8008abc:	b580      	push	{r7, lr}
 8008abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceHS, &HS_Desc, DEVICE_HS) != USBD_OK)
 8008ac0:	2201      	movs	r2, #1
 8008ac2:	4925      	ldr	r1, [pc, #148]	@ (8008b58 <MX_USB_DEVICE_Init+0x9c>)
 8008ac4:	4825      	ldr	r0, [pc, #148]	@ (8008b5c <MX_USB_DEVICE_Init+0xa0>)
 8008ac6:	f7fe fccd 	bl	8007464 <USBD_Init>
 8008aca:	4603      	mov	r3, r0
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d001      	beq.n	8008ad4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8008ad0:	f7f7 fde6 	bl	80006a0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceHS, &USBD_CDC) != USBD_OK)
 8008ad4:	4922      	ldr	r1, [pc, #136]	@ (8008b60 <MX_USB_DEVICE_Init+0xa4>)
 8008ad6:	4821      	ldr	r0, [pc, #132]	@ (8008b5c <MX_USB_DEVICE_Init+0xa0>)
 8008ad8:	f7fe fcf4 	bl	80074c4 <USBD_RegisterClass>
 8008adc:	4603      	mov	r3, r0
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d001      	beq.n	8008ae6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8008ae2:	f7f7 fddd 	bl	80006a0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceHS, &USBD_Interface_fops_HS) != USBD_OK)
 8008ae6:	491f      	ldr	r1, [pc, #124]	@ (8008b64 <MX_USB_DEVICE_Init+0xa8>)
 8008ae8:	481c      	ldr	r0, [pc, #112]	@ (8008b5c <MX_USB_DEVICE_Init+0xa0>)
 8008aea:	f7fe fbeb 	bl	80072c4 <USBD_CDC_RegisterInterface>
 8008aee:	4603      	mov	r3, r0
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d001      	beq.n	8008af8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8008af4:	f7f7 fdd4 	bl	80006a0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceHS) != USBD_OK)
 8008af8:	4818      	ldr	r0, [pc, #96]	@ (8008b5c <MX_USB_DEVICE_Init+0xa0>)
 8008afa:	f7fe fd19 	bl	8007530 <USBD_Start>
 8008afe:	4603      	mov	r3, r0
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d001      	beq.n	8008b08 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8008b04:	f7f7 fdcc 	bl	80006a0 <Error_Handler>
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8008b08:	2200      	movs	r2, #0
 8008b0a:	4917      	ldr	r1, [pc, #92]	@ (8008b68 <MX_USB_DEVICE_Init+0xac>)
 8008b0c:	4817      	ldr	r0, [pc, #92]	@ (8008b6c <MX_USB_DEVICE_Init+0xb0>)
 8008b0e:	f7fe fca9 	bl	8007464 <USBD_Init>
 8008b12:	4603      	mov	r3, r0
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d001      	beq.n	8008b1c <MX_USB_DEVICE_Init+0x60>
  {
    Error_Handler();
 8008b18:	f7f7 fdc2 	bl	80006a0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8008b1c:	4910      	ldr	r1, [pc, #64]	@ (8008b60 <MX_USB_DEVICE_Init+0xa4>)
 8008b1e:	4813      	ldr	r0, [pc, #76]	@ (8008b6c <MX_USB_DEVICE_Init+0xb0>)
 8008b20:	f7fe fcd0 	bl	80074c4 <USBD_RegisterClass>
 8008b24:	4603      	mov	r3, r0
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d001      	beq.n	8008b2e <MX_USB_DEVICE_Init+0x72>
  {
    Error_Handler();
 8008b2a:	f7f7 fdb9 	bl	80006a0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8008b2e:	4910      	ldr	r1, [pc, #64]	@ (8008b70 <MX_USB_DEVICE_Init+0xb4>)
 8008b30:	480e      	ldr	r0, [pc, #56]	@ (8008b6c <MX_USB_DEVICE_Init+0xb0>)
 8008b32:	f7fe fbc7 	bl	80072c4 <USBD_CDC_RegisterInterface>
 8008b36:	4603      	mov	r3, r0
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d001      	beq.n	8008b40 <MX_USB_DEVICE_Init+0x84>
  {
    Error_Handler();
 8008b3c:	f7f7 fdb0 	bl	80006a0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8008b40:	480a      	ldr	r0, [pc, #40]	@ (8008b6c <MX_USB_DEVICE_Init+0xb0>)
 8008b42:	f7fe fcf5 	bl	8007530 <USBD_Start>
 8008b46:	4603      	mov	r3, r0
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d001      	beq.n	8008b50 <MX_USB_DEVICE_Init+0x94>
  {
    Error_Handler();
 8008b4c:	f7f7 fda8 	bl	80006a0 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 8008b50:	f7f9 fe08 	bl	8002764 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8008b54:	bf00      	nop
 8008b56:	bd80      	pop	{r7, pc}
 8008b58:	240000f8 	.word	0x240000f8
 8008b5c:	24000210 	.word	0x24000210
 8008b60:	2400001c 	.word	0x2400001c
 8008b64:	240000b0 	.word	0x240000b0
 8008b68:	240000c4 	.word	0x240000c4
 8008b6c:	240004ec 	.word	0x240004ec
 8008b70:	2400009c 	.word	0x2400009c

08008b74 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8008b74:	b580      	push	{r7, lr}
 8008b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8008b78:	2200      	movs	r2, #0
 8008b7a:	4905      	ldr	r1, [pc, #20]	@ (8008b90 <CDC_Init_FS+0x1c>)
 8008b7c:	4805      	ldr	r0, [pc, #20]	@ (8008b94 <CDC_Init_FS+0x20>)
 8008b7e:	f7fe fbbb 	bl	80072f8 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8008b82:	4905      	ldr	r1, [pc, #20]	@ (8008b98 <CDC_Init_FS+0x24>)
 8008b84:	4803      	ldr	r0, [pc, #12]	@ (8008b94 <CDC_Init_FS+0x20>)
 8008b86:	f7fe fbd9 	bl	800733c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8008b8a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8008b8c:	4618      	mov	r0, r3
 8008b8e:	bd80      	pop	{r7, pc}
 8008b90:	24000fc8 	.word	0x24000fc8
 8008b94:	240004ec 	.word	0x240004ec
 8008b98:	240007c8 	.word	0x240007c8

08008b9c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8008b9c:	b480      	push	{r7}
 8008b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8008ba0:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8008ba2:	4618      	mov	r0, r3
 8008ba4:	46bd      	mov	sp, r7
 8008ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008baa:	4770      	bx	lr

08008bac <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8008bac:	b480      	push	{r7}
 8008bae:	b083      	sub	sp, #12
 8008bb0:	af00      	add	r7, sp, #0
 8008bb2:	4603      	mov	r3, r0
 8008bb4:	6039      	str	r1, [r7, #0]
 8008bb6:	71fb      	strb	r3, [r7, #7]
 8008bb8:	4613      	mov	r3, r2
 8008bba:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8008bbc:	79fb      	ldrb	r3, [r7, #7]
 8008bbe:	2b23      	cmp	r3, #35	@ 0x23
 8008bc0:	d84a      	bhi.n	8008c58 <CDC_Control_FS+0xac>
 8008bc2:	a201      	add	r2, pc, #4	@ (adr r2, 8008bc8 <CDC_Control_FS+0x1c>)
 8008bc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008bc8:	08008c59 	.word	0x08008c59
 8008bcc:	08008c59 	.word	0x08008c59
 8008bd0:	08008c59 	.word	0x08008c59
 8008bd4:	08008c59 	.word	0x08008c59
 8008bd8:	08008c59 	.word	0x08008c59
 8008bdc:	08008c59 	.word	0x08008c59
 8008be0:	08008c59 	.word	0x08008c59
 8008be4:	08008c59 	.word	0x08008c59
 8008be8:	08008c59 	.word	0x08008c59
 8008bec:	08008c59 	.word	0x08008c59
 8008bf0:	08008c59 	.word	0x08008c59
 8008bf4:	08008c59 	.word	0x08008c59
 8008bf8:	08008c59 	.word	0x08008c59
 8008bfc:	08008c59 	.word	0x08008c59
 8008c00:	08008c59 	.word	0x08008c59
 8008c04:	08008c59 	.word	0x08008c59
 8008c08:	08008c59 	.word	0x08008c59
 8008c0c:	08008c59 	.word	0x08008c59
 8008c10:	08008c59 	.word	0x08008c59
 8008c14:	08008c59 	.word	0x08008c59
 8008c18:	08008c59 	.word	0x08008c59
 8008c1c:	08008c59 	.word	0x08008c59
 8008c20:	08008c59 	.word	0x08008c59
 8008c24:	08008c59 	.word	0x08008c59
 8008c28:	08008c59 	.word	0x08008c59
 8008c2c:	08008c59 	.word	0x08008c59
 8008c30:	08008c59 	.word	0x08008c59
 8008c34:	08008c59 	.word	0x08008c59
 8008c38:	08008c59 	.word	0x08008c59
 8008c3c:	08008c59 	.word	0x08008c59
 8008c40:	08008c59 	.word	0x08008c59
 8008c44:	08008c59 	.word	0x08008c59
 8008c48:	08008c59 	.word	0x08008c59
 8008c4c:	08008c59 	.word	0x08008c59
 8008c50:	08008c59 	.word	0x08008c59
 8008c54:	08008c59 	.word	0x08008c59
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8008c58:	bf00      	nop
  }

  return (USBD_OK);
 8008c5a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8008c5c:	4618      	mov	r0, r3
 8008c5e:	370c      	adds	r7, #12
 8008c60:	46bd      	mov	sp, r7
 8008c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c66:	4770      	bx	lr

08008c68 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8008c68:	b580      	push	{r7, lr}
 8008c6a:	b082      	sub	sp, #8
 8008c6c:	af00      	add	r7, sp, #0
 8008c6e:	6078      	str	r0, [r7, #4]
 8008c70:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8008c72:	6879      	ldr	r1, [r7, #4]
 8008c74:	4805      	ldr	r0, [pc, #20]	@ (8008c8c <CDC_Receive_FS+0x24>)
 8008c76:	f7fe fb61 	bl	800733c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8008c7a:	4804      	ldr	r0, [pc, #16]	@ (8008c8c <CDC_Receive_FS+0x24>)
 8008c7c:	f7fe fbbc 	bl	80073f8 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8008c80:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8008c82:	4618      	mov	r0, r3
 8008c84:	3708      	adds	r7, #8
 8008c86:	46bd      	mov	sp, r7
 8008c88:	bd80      	pop	{r7, pc}
 8008c8a:	bf00      	nop
 8008c8c:	240004ec 	.word	0x240004ec

08008c90 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8008c90:	b580      	push	{r7, lr}
 8008c92:	b084      	sub	sp, #16
 8008c94:	af00      	add	r7, sp, #0
 8008c96:	6078      	str	r0, [r7, #4]
 8008c98:	460b      	mov	r3, r1
 8008c9a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8008c9c:	2300      	movs	r3, #0
 8008c9e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8008ca0:	4b0d      	ldr	r3, [pc, #52]	@ (8008cd8 <CDC_Transmit_FS+0x48>)
 8008ca2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008ca6:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8008ca8:	68bb      	ldr	r3, [r7, #8]
 8008caa:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d001      	beq.n	8008cb6 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8008cb2:	2301      	movs	r3, #1
 8008cb4:	e00b      	b.n	8008cce <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8008cb6:	887b      	ldrh	r3, [r7, #2]
 8008cb8:	461a      	mov	r2, r3
 8008cba:	6879      	ldr	r1, [r7, #4]
 8008cbc:	4806      	ldr	r0, [pc, #24]	@ (8008cd8 <CDC_Transmit_FS+0x48>)
 8008cbe:	f7fe fb1b 	bl	80072f8 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8008cc2:	4805      	ldr	r0, [pc, #20]	@ (8008cd8 <CDC_Transmit_FS+0x48>)
 8008cc4:	f7fe fb58 	bl	8007378 <USBD_CDC_TransmitPacket>
 8008cc8:	4603      	mov	r3, r0
 8008cca:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8008ccc:	7bfb      	ldrb	r3, [r7, #15]
}
 8008cce:	4618      	mov	r0, r3
 8008cd0:	3710      	adds	r7, #16
 8008cd2:	46bd      	mov	sp, r7
 8008cd4:	bd80      	pop	{r7, pc}
 8008cd6:	bf00      	nop
 8008cd8:	240004ec 	.word	0x240004ec

08008cdc <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8008cdc:	b480      	push	{r7}
 8008cde:	b087      	sub	sp, #28
 8008ce0:	af00      	add	r7, sp, #0
 8008ce2:	60f8      	str	r0, [r7, #12]
 8008ce4:	60b9      	str	r1, [r7, #8]
 8008ce6:	4613      	mov	r3, r2
 8008ce8:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8008cea:	2300      	movs	r3, #0
 8008cec:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8008cee:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008cf2:	4618      	mov	r0, r3
 8008cf4:	371c      	adds	r7, #28
 8008cf6:	46bd      	mov	sp, r7
 8008cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cfc:	4770      	bx	lr
	...

08008d00 <CDC_Init_HS>:
/**
  * @brief  Initializes the CDC media low layer over the USB HS IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_HS(void)
{
 8008d00:	b580      	push	{r7, lr}
 8008d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, UserTxBufferHS, 0);
 8008d04:	2200      	movs	r2, #0
 8008d06:	4905      	ldr	r1, [pc, #20]	@ (8008d1c <CDC_Init_HS+0x1c>)
 8008d08:	4805      	ldr	r0, [pc, #20]	@ (8008d20 <CDC_Init_HS+0x20>)
 8008d0a:	f7fe faf5 	bl	80072f8 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, UserRxBufferHS);
 8008d0e:	4905      	ldr	r1, [pc, #20]	@ (8008d24 <CDC_Init_HS+0x24>)
 8008d10:	4803      	ldr	r0, [pc, #12]	@ (8008d20 <CDC_Init_HS+0x20>)
 8008d12:	f7fe fb13 	bl	800733c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8008d16:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
 8008d18:	4618      	mov	r0, r3
 8008d1a:	bd80      	pop	{r7, pc}
 8008d1c:	24001fc8 	.word	0x24001fc8
 8008d20:	24000210 	.word	0x24000210
 8008d24:	240017c8 	.word	0x240017c8

08008d28 <CDC_DeInit_HS>:
  * @brief  DeInitializes the CDC media low layer
  * @param  None
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_HS(void)
{
 8008d28:	b480      	push	{r7}
 8008d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 9 */
  return (USBD_OK);
 8008d2c:	2300      	movs	r3, #0
  /* USER CODE END 9 */
}
 8008d2e:	4618      	mov	r0, r3
 8008d30:	46bd      	mov	sp, r7
 8008d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d36:	4770      	bx	lr

08008d38 <CDC_Control_HS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_HS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8008d38:	b480      	push	{r7}
 8008d3a:	b083      	sub	sp, #12
 8008d3c:	af00      	add	r7, sp, #0
 8008d3e:	4603      	mov	r3, r0
 8008d40:	6039      	str	r1, [r7, #0]
 8008d42:	71fb      	strb	r3, [r7, #7]
 8008d44:	4613      	mov	r3, r2
 8008d46:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 10 */
  switch(cmd)
 8008d48:	79fb      	ldrb	r3, [r7, #7]
 8008d4a:	2b23      	cmp	r3, #35	@ 0x23
 8008d4c:	d84a      	bhi.n	8008de4 <CDC_Control_HS+0xac>
 8008d4e:	a201      	add	r2, pc, #4	@ (adr r2, 8008d54 <CDC_Control_HS+0x1c>)
 8008d50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d54:	08008de5 	.word	0x08008de5
 8008d58:	08008de5 	.word	0x08008de5
 8008d5c:	08008de5 	.word	0x08008de5
 8008d60:	08008de5 	.word	0x08008de5
 8008d64:	08008de5 	.word	0x08008de5
 8008d68:	08008de5 	.word	0x08008de5
 8008d6c:	08008de5 	.word	0x08008de5
 8008d70:	08008de5 	.word	0x08008de5
 8008d74:	08008de5 	.word	0x08008de5
 8008d78:	08008de5 	.word	0x08008de5
 8008d7c:	08008de5 	.word	0x08008de5
 8008d80:	08008de5 	.word	0x08008de5
 8008d84:	08008de5 	.word	0x08008de5
 8008d88:	08008de5 	.word	0x08008de5
 8008d8c:	08008de5 	.word	0x08008de5
 8008d90:	08008de5 	.word	0x08008de5
 8008d94:	08008de5 	.word	0x08008de5
 8008d98:	08008de5 	.word	0x08008de5
 8008d9c:	08008de5 	.word	0x08008de5
 8008da0:	08008de5 	.word	0x08008de5
 8008da4:	08008de5 	.word	0x08008de5
 8008da8:	08008de5 	.word	0x08008de5
 8008dac:	08008de5 	.word	0x08008de5
 8008db0:	08008de5 	.word	0x08008de5
 8008db4:	08008de5 	.word	0x08008de5
 8008db8:	08008de5 	.word	0x08008de5
 8008dbc:	08008de5 	.word	0x08008de5
 8008dc0:	08008de5 	.word	0x08008de5
 8008dc4:	08008de5 	.word	0x08008de5
 8008dc8:	08008de5 	.word	0x08008de5
 8008dcc:	08008de5 	.word	0x08008de5
 8008dd0:	08008de5 	.word	0x08008de5
 8008dd4:	08008de5 	.word	0x08008de5
 8008dd8:	08008de5 	.word	0x08008de5
 8008ddc:	08008de5 	.word	0x08008de5
 8008de0:	08008de5 	.word	0x08008de5
  case CDC_SEND_BREAK:

    break;

  default:
    break;
 8008de4:	bf00      	nop
  }

  return (USBD_OK);
 8008de6:	2300      	movs	r3, #0
  /* USER CODE END 10 */
}
 8008de8:	4618      	mov	r0, r3
 8008dea:	370c      	adds	r7, #12
 8008dec:	46bd      	mov	sp, r7
 8008dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df2:	4770      	bx	lr

08008df4 <CDC_Receive_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAILL
  */
static int8_t CDC_Receive_HS(uint8_t* Buf, uint32_t *Len)
{
 8008df4:	b580      	push	{r7, lr}
 8008df6:	b082      	sub	sp, #8
 8008df8:	af00      	add	r7, sp, #0
 8008dfa:	6078      	str	r0, [r7, #4]
 8008dfc:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 11 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, &Buf[0]);
 8008dfe:	6879      	ldr	r1, [r7, #4]
 8008e00:	4805      	ldr	r0, [pc, #20]	@ (8008e18 <CDC_Receive_HS+0x24>)
 8008e02:	f7fe fa9b 	bl	800733c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceHS);
 8008e06:	4804      	ldr	r0, [pc, #16]	@ (8008e18 <CDC_Receive_HS+0x24>)
 8008e08:	f7fe faf6 	bl	80073f8 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8008e0c:	2300      	movs	r3, #0
  /* USER CODE END 11 */
}
 8008e0e:	4618      	mov	r0, r3
 8008e10:	3708      	adds	r7, #8
 8008e12:	46bd      	mov	sp, r7
 8008e14:	bd80      	pop	{r7, pc}
 8008e16:	bf00      	nop
 8008e18:	24000210 	.word	0x24000210

08008e1c <CDC_TransmitCplt_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_HS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8008e1c:	b480      	push	{r7}
 8008e1e:	b087      	sub	sp, #28
 8008e20:	af00      	add	r7, sp, #0
 8008e22:	60f8      	str	r0, [r7, #12]
 8008e24:	60b9      	str	r1, [r7, #8]
 8008e26:	4613      	mov	r3, r2
 8008e28:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8008e2a:	2300      	movs	r3, #0
 8008e2c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 14 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 14 */
  return result;
 8008e2e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008e32:	4618      	mov	r0, r3
 8008e34:	371c      	adds	r7, #28
 8008e36:	46bd      	mov	sp, r7
 8008e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e3c:	4770      	bx	lr
	...

08008e40 <USBD_HS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008e40:	b480      	push	{r7}
 8008e42:	b083      	sub	sp, #12
 8008e44:	af00      	add	r7, sp, #0
 8008e46:	4603      	mov	r3, r0
 8008e48:	6039      	str	r1, [r7, #0]
 8008e4a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_HS_DeviceDesc);
 8008e4c:	683b      	ldr	r3, [r7, #0]
 8008e4e:	2212      	movs	r2, #18
 8008e50:	801a      	strh	r2, [r3, #0]
  return USBD_HS_DeviceDesc;
 8008e52:	4b03      	ldr	r3, [pc, #12]	@ (8008e60 <USBD_HS_DeviceDescriptor+0x20>)
}
 8008e54:	4618      	mov	r0, r3
 8008e56:	370c      	adds	r7, #12
 8008e58:	46bd      	mov	sp, r7
 8008e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e5e:	4770      	bx	lr
 8008e60:	24000118 	.word	0x24000118

08008e64 <USBD_HS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008e64:	b480      	push	{r7}
 8008e66:	b083      	sub	sp, #12
 8008e68:	af00      	add	r7, sp, #0
 8008e6a:	4603      	mov	r3, r0
 8008e6c:	6039      	str	r1, [r7, #0]
 8008e6e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8008e70:	683b      	ldr	r3, [r7, #0]
 8008e72:	2204      	movs	r2, #4
 8008e74:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8008e76:	4b03      	ldr	r3, [pc, #12]	@ (8008e84 <USBD_HS_LangIDStrDescriptor+0x20>)
}
 8008e78:	4618      	mov	r0, r3
 8008e7a:	370c      	adds	r7, #12
 8008e7c:	46bd      	mov	sp, r7
 8008e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e82:	4770      	bx	lr
 8008e84:	2400012c 	.word	0x2400012c

08008e88 <USBD_HS_ProductStrDescriptor>:
  * @param  speed : current device speed
  * @param  length : pointer to data length variable
  * @retval pointer to descriptor buffer
  */
uint8_t * USBD_HS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008e88:	b580      	push	{r7, lr}
 8008e8a:	b082      	sub	sp, #8
 8008e8c:	af00      	add	r7, sp, #0
 8008e8e:	4603      	mov	r3, r0
 8008e90:	6039      	str	r1, [r7, #0]
 8008e92:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008e94:	79fb      	ldrb	r3, [r7, #7]
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d105      	bne.n	8008ea6 <USBD_HS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 8008e9a:	683a      	ldr	r2, [r7, #0]
 8008e9c:	4907      	ldr	r1, [pc, #28]	@ (8008ebc <USBD_HS_ProductStrDescriptor+0x34>)
 8008e9e:	4808      	ldr	r0, [pc, #32]	@ (8008ec0 <USBD_HS_ProductStrDescriptor+0x38>)
 8008ea0:	f7ff fd20 	bl	80088e4 <USBD_GetString>
 8008ea4:	e004      	b.n	8008eb0 <USBD_HS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 8008ea6:	683a      	ldr	r2, [r7, #0]
 8008ea8:	4904      	ldr	r1, [pc, #16]	@ (8008ebc <USBD_HS_ProductStrDescriptor+0x34>)
 8008eaa:	4805      	ldr	r0, [pc, #20]	@ (8008ec0 <USBD_HS_ProductStrDescriptor+0x38>)
 8008eac:	f7ff fd1a 	bl	80088e4 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008eb0:	4b02      	ldr	r3, [pc, #8]	@ (8008ebc <USBD_HS_ProductStrDescriptor+0x34>)
}
 8008eb2:	4618      	mov	r0, r3
 8008eb4:	3708      	adds	r7, #8
 8008eb6:	46bd      	mov	sp, r7
 8008eb8:	bd80      	pop	{r7, pc}
 8008eba:	bf00      	nop
 8008ebc:	240027c8 	.word	0x240027c8
 8008ec0:	0800a308 	.word	0x0800a308

08008ec4 <USBD_HS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008ec4:	b580      	push	{r7, lr}
 8008ec6:	b082      	sub	sp, #8
 8008ec8:	af00      	add	r7, sp, #0
 8008eca:	4603      	mov	r3, r0
 8008ecc:	6039      	str	r1, [r7, #0]
 8008ece:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8008ed0:	683a      	ldr	r2, [r7, #0]
 8008ed2:	4904      	ldr	r1, [pc, #16]	@ (8008ee4 <USBD_HS_ManufacturerStrDescriptor+0x20>)
 8008ed4:	4804      	ldr	r0, [pc, #16]	@ (8008ee8 <USBD_HS_ManufacturerStrDescriptor+0x24>)
 8008ed6:	f7ff fd05 	bl	80088e4 <USBD_GetString>
  return USBD_StrDesc;
 8008eda:	4b02      	ldr	r3, [pc, #8]	@ (8008ee4 <USBD_HS_ManufacturerStrDescriptor+0x20>)
}
 8008edc:	4618      	mov	r0, r3
 8008ede:	3708      	adds	r7, #8
 8008ee0:	46bd      	mov	sp, r7
 8008ee2:	bd80      	pop	{r7, pc}
 8008ee4:	240027c8 	.word	0x240027c8
 8008ee8:	0800a320 	.word	0x0800a320

08008eec <USBD_HS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008eec:	b580      	push	{r7, lr}
 8008eee:	b082      	sub	sp, #8
 8008ef0:	af00      	add	r7, sp, #0
 8008ef2:	4603      	mov	r3, r0
 8008ef4:	6039      	str	r1, [r7, #0]
 8008ef6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8008ef8:	683b      	ldr	r3, [r7, #0]
 8008efa:	221a      	movs	r2, #26
 8008efc:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8008efe:	f000 f8e7 	bl	80090d0 <Get_SerialNum>
  /* USER CODE BEGIN USBD_HS_SerialStrDescriptor */

  /* USER CODE END USBD_HS_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 8008f02:	4b02      	ldr	r3, [pc, #8]	@ (8008f0c <USBD_HS_SerialStrDescriptor+0x20>)
}
 8008f04:	4618      	mov	r0, r3
 8008f06:	3708      	adds	r7, #8
 8008f08:	46bd      	mov	sp, r7
 8008f0a:	bd80      	pop	{r7, pc}
 8008f0c:	24000130 	.word	0x24000130

08008f10 <USBD_HS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008f10:	b580      	push	{r7, lr}
 8008f12:	b082      	sub	sp, #8
 8008f14:	af00      	add	r7, sp, #0
 8008f16:	4603      	mov	r3, r0
 8008f18:	6039      	str	r1, [r7, #0]
 8008f1a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8008f1c:	79fb      	ldrb	r3, [r7, #7]
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d105      	bne.n	8008f2e <USBD_HS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 8008f22:	683a      	ldr	r2, [r7, #0]
 8008f24:	4907      	ldr	r1, [pc, #28]	@ (8008f44 <USBD_HS_ConfigStrDescriptor+0x34>)
 8008f26:	4808      	ldr	r0, [pc, #32]	@ (8008f48 <USBD_HS_ConfigStrDescriptor+0x38>)
 8008f28:	f7ff fcdc 	bl	80088e4 <USBD_GetString>
 8008f2c:	e004      	b.n	8008f38 <USBD_HS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 8008f2e:	683a      	ldr	r2, [r7, #0]
 8008f30:	4904      	ldr	r1, [pc, #16]	@ (8008f44 <USBD_HS_ConfigStrDescriptor+0x34>)
 8008f32:	4805      	ldr	r0, [pc, #20]	@ (8008f48 <USBD_HS_ConfigStrDescriptor+0x38>)
 8008f34:	f7ff fcd6 	bl	80088e4 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008f38:	4b02      	ldr	r3, [pc, #8]	@ (8008f44 <USBD_HS_ConfigStrDescriptor+0x34>)
}
 8008f3a:	4618      	mov	r0, r3
 8008f3c:	3708      	adds	r7, #8
 8008f3e:	46bd      	mov	sp, r7
 8008f40:	bd80      	pop	{r7, pc}
 8008f42:	bf00      	nop
 8008f44:	240027c8 	.word	0x240027c8
 8008f48:	0800a334 	.word	0x0800a334

08008f4c <USBD_HS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008f4c:	b580      	push	{r7, lr}
 8008f4e:	b082      	sub	sp, #8
 8008f50:	af00      	add	r7, sp, #0
 8008f52:	4603      	mov	r3, r0
 8008f54:	6039      	str	r1, [r7, #0]
 8008f56:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008f58:	79fb      	ldrb	r3, [r7, #7]
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d105      	bne.n	8008f6a <USBD_HS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 8008f5e:	683a      	ldr	r2, [r7, #0]
 8008f60:	4907      	ldr	r1, [pc, #28]	@ (8008f80 <USBD_HS_InterfaceStrDescriptor+0x34>)
 8008f62:	4808      	ldr	r0, [pc, #32]	@ (8008f84 <USBD_HS_InterfaceStrDescriptor+0x38>)
 8008f64:	f7ff fcbe 	bl	80088e4 <USBD_GetString>
 8008f68:	e004      	b.n	8008f74 <USBD_HS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 8008f6a:	683a      	ldr	r2, [r7, #0]
 8008f6c:	4904      	ldr	r1, [pc, #16]	@ (8008f80 <USBD_HS_InterfaceStrDescriptor+0x34>)
 8008f6e:	4805      	ldr	r0, [pc, #20]	@ (8008f84 <USBD_HS_InterfaceStrDescriptor+0x38>)
 8008f70:	f7ff fcb8 	bl	80088e4 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008f74:	4b02      	ldr	r3, [pc, #8]	@ (8008f80 <USBD_HS_InterfaceStrDescriptor+0x34>)
}
 8008f76:	4618      	mov	r0, r3
 8008f78:	3708      	adds	r7, #8
 8008f7a:	46bd      	mov	sp, r7
 8008f7c:	bd80      	pop	{r7, pc}
 8008f7e:	bf00      	nop
 8008f80:	240027c8 	.word	0x240027c8
 8008f84:	0800a340 	.word	0x0800a340

08008f88 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008f88:	b480      	push	{r7}
 8008f8a:	b083      	sub	sp, #12
 8008f8c:	af00      	add	r7, sp, #0
 8008f8e:	4603      	mov	r3, r0
 8008f90:	6039      	str	r1, [r7, #0]
 8008f92:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8008f94:	683b      	ldr	r3, [r7, #0]
 8008f96:	2212      	movs	r2, #18
 8008f98:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8008f9a:	4b03      	ldr	r3, [pc, #12]	@ (8008fa8 <USBD_FS_DeviceDescriptor+0x20>)
}
 8008f9c:	4618      	mov	r0, r3
 8008f9e:	370c      	adds	r7, #12
 8008fa0:	46bd      	mov	sp, r7
 8008fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa6:	4770      	bx	lr
 8008fa8:	240000e4 	.word	0x240000e4

08008fac <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008fac:	b480      	push	{r7}
 8008fae:	b083      	sub	sp, #12
 8008fb0:	af00      	add	r7, sp, #0
 8008fb2:	4603      	mov	r3, r0
 8008fb4:	6039      	str	r1, [r7, #0]
 8008fb6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8008fb8:	683b      	ldr	r3, [r7, #0]
 8008fba:	2204      	movs	r2, #4
 8008fbc:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8008fbe:	4b03      	ldr	r3, [pc, #12]	@ (8008fcc <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8008fc0:	4618      	mov	r0, r3
 8008fc2:	370c      	adds	r7, #12
 8008fc4:	46bd      	mov	sp, r7
 8008fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fca:	4770      	bx	lr
 8008fcc:	2400012c 	.word	0x2400012c

08008fd0 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008fd0:	b580      	push	{r7, lr}
 8008fd2:	b082      	sub	sp, #8
 8008fd4:	af00      	add	r7, sp, #0
 8008fd6:	4603      	mov	r3, r0
 8008fd8:	6039      	str	r1, [r7, #0]
 8008fda:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008fdc:	79fb      	ldrb	r3, [r7, #7]
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	d105      	bne.n	8008fee <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008fe2:	683a      	ldr	r2, [r7, #0]
 8008fe4:	4907      	ldr	r1, [pc, #28]	@ (8009004 <USBD_FS_ProductStrDescriptor+0x34>)
 8008fe6:	4808      	ldr	r0, [pc, #32]	@ (8009008 <USBD_FS_ProductStrDescriptor+0x38>)
 8008fe8:	f7ff fc7c 	bl	80088e4 <USBD_GetString>
 8008fec:	e004      	b.n	8008ff8 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008fee:	683a      	ldr	r2, [r7, #0]
 8008ff0:	4904      	ldr	r1, [pc, #16]	@ (8009004 <USBD_FS_ProductStrDescriptor+0x34>)
 8008ff2:	4805      	ldr	r0, [pc, #20]	@ (8009008 <USBD_FS_ProductStrDescriptor+0x38>)
 8008ff4:	f7ff fc76 	bl	80088e4 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008ff8:	4b02      	ldr	r3, [pc, #8]	@ (8009004 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8008ffa:	4618      	mov	r0, r3
 8008ffc:	3708      	adds	r7, #8
 8008ffe:	46bd      	mov	sp, r7
 8009000:	bd80      	pop	{r7, pc}
 8009002:	bf00      	nop
 8009004:	240027c8 	.word	0x240027c8
 8009008:	0800a308 	.word	0x0800a308

0800900c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800900c:	b580      	push	{r7, lr}
 800900e:	b082      	sub	sp, #8
 8009010:	af00      	add	r7, sp, #0
 8009012:	4603      	mov	r3, r0
 8009014:	6039      	str	r1, [r7, #0]
 8009016:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8009018:	683a      	ldr	r2, [r7, #0]
 800901a:	4904      	ldr	r1, [pc, #16]	@ (800902c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800901c:	4804      	ldr	r0, [pc, #16]	@ (8009030 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800901e:	f7ff fc61 	bl	80088e4 <USBD_GetString>
  return USBD_StrDesc;
 8009022:	4b02      	ldr	r3, [pc, #8]	@ (800902c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8009024:	4618      	mov	r0, r3
 8009026:	3708      	adds	r7, #8
 8009028:	46bd      	mov	sp, r7
 800902a:	bd80      	pop	{r7, pc}
 800902c:	240027c8 	.word	0x240027c8
 8009030:	0800a320 	.word	0x0800a320

08009034 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009034:	b580      	push	{r7, lr}
 8009036:	b082      	sub	sp, #8
 8009038:	af00      	add	r7, sp, #0
 800903a:	4603      	mov	r3, r0
 800903c:	6039      	str	r1, [r7, #0]
 800903e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8009040:	683b      	ldr	r3, [r7, #0]
 8009042:	221a      	movs	r2, #26
 8009044:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8009046:	f000 f843 	bl	80090d0 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800904a:	4b02      	ldr	r3, [pc, #8]	@ (8009054 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800904c:	4618      	mov	r0, r3
 800904e:	3708      	adds	r7, #8
 8009050:	46bd      	mov	sp, r7
 8009052:	bd80      	pop	{r7, pc}
 8009054:	24000130 	.word	0x24000130

08009058 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009058:	b580      	push	{r7, lr}
 800905a:	b082      	sub	sp, #8
 800905c:	af00      	add	r7, sp, #0
 800905e:	4603      	mov	r3, r0
 8009060:	6039      	str	r1, [r7, #0]
 8009062:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8009064:	79fb      	ldrb	r3, [r7, #7]
 8009066:	2b00      	cmp	r3, #0
 8009068:	d105      	bne.n	8009076 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800906a:	683a      	ldr	r2, [r7, #0]
 800906c:	4907      	ldr	r1, [pc, #28]	@ (800908c <USBD_FS_ConfigStrDescriptor+0x34>)
 800906e:	4808      	ldr	r0, [pc, #32]	@ (8009090 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009070:	f7ff fc38 	bl	80088e4 <USBD_GetString>
 8009074:	e004      	b.n	8009080 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009076:	683a      	ldr	r2, [r7, #0]
 8009078:	4904      	ldr	r1, [pc, #16]	@ (800908c <USBD_FS_ConfigStrDescriptor+0x34>)
 800907a:	4805      	ldr	r0, [pc, #20]	@ (8009090 <USBD_FS_ConfigStrDescriptor+0x38>)
 800907c:	f7ff fc32 	bl	80088e4 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009080:	4b02      	ldr	r3, [pc, #8]	@ (800908c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8009082:	4618      	mov	r0, r3
 8009084:	3708      	adds	r7, #8
 8009086:	46bd      	mov	sp, r7
 8009088:	bd80      	pop	{r7, pc}
 800908a:	bf00      	nop
 800908c:	240027c8 	.word	0x240027c8
 8009090:	0800a334 	.word	0x0800a334

08009094 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009094:	b580      	push	{r7, lr}
 8009096:	b082      	sub	sp, #8
 8009098:	af00      	add	r7, sp, #0
 800909a:	4603      	mov	r3, r0
 800909c:	6039      	str	r1, [r7, #0]
 800909e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80090a0:	79fb      	ldrb	r3, [r7, #7]
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d105      	bne.n	80090b2 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80090a6:	683a      	ldr	r2, [r7, #0]
 80090a8:	4907      	ldr	r1, [pc, #28]	@ (80090c8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80090aa:	4808      	ldr	r0, [pc, #32]	@ (80090cc <USBD_FS_InterfaceStrDescriptor+0x38>)
 80090ac:	f7ff fc1a 	bl	80088e4 <USBD_GetString>
 80090b0:	e004      	b.n	80090bc <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80090b2:	683a      	ldr	r2, [r7, #0]
 80090b4:	4904      	ldr	r1, [pc, #16]	@ (80090c8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80090b6:	4805      	ldr	r0, [pc, #20]	@ (80090cc <USBD_FS_InterfaceStrDescriptor+0x38>)
 80090b8:	f7ff fc14 	bl	80088e4 <USBD_GetString>
  }
  return USBD_StrDesc;
 80090bc:	4b02      	ldr	r3, [pc, #8]	@ (80090c8 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80090be:	4618      	mov	r0, r3
 80090c0:	3708      	adds	r7, #8
 80090c2:	46bd      	mov	sp, r7
 80090c4:	bd80      	pop	{r7, pc}
 80090c6:	bf00      	nop
 80090c8:	240027c8 	.word	0x240027c8
 80090cc:	0800a340 	.word	0x0800a340

080090d0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80090d0:	b580      	push	{r7, lr}
 80090d2:	b084      	sub	sp, #16
 80090d4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 += deviceserial2;
 80090d6:	68fa      	ldr	r2, [r7, #12]
 80090d8:	68bb      	ldr	r3, [r7, #8]
 80090da:	4413      	add	r3, r2
 80090dc:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d009      	beq.n	80090f8 <Get_SerialNum+0x28>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80090e4:	2208      	movs	r2, #8
 80090e6:	4906      	ldr	r1, [pc, #24]	@ (8009100 <Get_SerialNum+0x30>)
 80090e8:	68f8      	ldr	r0, [r7, #12]
 80090ea:	f000 f80d 	bl	8009108 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80090ee:	2204      	movs	r2, #4
 80090f0:	4904      	ldr	r1, [pc, #16]	@ (8009104 <Get_SerialNum+0x34>)
 80090f2:	6878      	ldr	r0, [r7, #4]
 80090f4:	f000 f808 	bl	8009108 <IntToUnicode>
  }
}
 80090f8:	bf00      	nop
 80090fa:	3710      	adds	r7, #16
 80090fc:	46bd      	mov	sp, r7
 80090fe:	bd80      	pop	{r7, pc}
 8009100:	24000132 	.word	0x24000132
 8009104:	24000142 	.word	0x24000142

08009108 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8009108:	b480      	push	{r7}
 800910a:	b087      	sub	sp, #28
 800910c:	af00      	add	r7, sp, #0
 800910e:	60f8      	str	r0, [r7, #12]
 8009110:	60b9      	str	r1, [r7, #8]
 8009112:	4613      	mov	r3, r2
 8009114:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8009116:	2300      	movs	r3, #0
 8009118:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800911a:	2300      	movs	r3, #0
 800911c:	75fb      	strb	r3, [r7, #23]
 800911e:	e027      	b.n	8009170 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	0f1b      	lsrs	r3, r3, #28
 8009124:	2b09      	cmp	r3, #9
 8009126:	d80b      	bhi.n	8009140 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	0f1b      	lsrs	r3, r3, #28
 800912c:	b2da      	uxtb	r2, r3
 800912e:	7dfb      	ldrb	r3, [r7, #23]
 8009130:	005b      	lsls	r3, r3, #1
 8009132:	4619      	mov	r1, r3
 8009134:	68bb      	ldr	r3, [r7, #8]
 8009136:	440b      	add	r3, r1
 8009138:	3230      	adds	r2, #48	@ 0x30
 800913a:	b2d2      	uxtb	r2, r2
 800913c:	701a      	strb	r2, [r3, #0]
 800913e:	e00a      	b.n	8009156 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	0f1b      	lsrs	r3, r3, #28
 8009144:	b2da      	uxtb	r2, r3
 8009146:	7dfb      	ldrb	r3, [r7, #23]
 8009148:	005b      	lsls	r3, r3, #1
 800914a:	4619      	mov	r1, r3
 800914c:	68bb      	ldr	r3, [r7, #8]
 800914e:	440b      	add	r3, r1
 8009150:	3237      	adds	r2, #55	@ 0x37
 8009152:	b2d2      	uxtb	r2, r2
 8009154:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	011b      	lsls	r3, r3, #4
 800915a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800915c:	7dfb      	ldrb	r3, [r7, #23]
 800915e:	005b      	lsls	r3, r3, #1
 8009160:	3301      	adds	r3, #1
 8009162:	68ba      	ldr	r2, [r7, #8]
 8009164:	4413      	add	r3, r2
 8009166:	2200      	movs	r2, #0
 8009168:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800916a:	7dfb      	ldrb	r3, [r7, #23]
 800916c:	3301      	adds	r3, #1
 800916e:	75fb      	strb	r3, [r7, #23]
 8009170:	7dfa      	ldrb	r2, [r7, #23]
 8009172:	79fb      	ldrb	r3, [r7, #7]
 8009174:	429a      	cmp	r2, r3
 8009176:	d3d3      	bcc.n	8009120 <IntToUnicode+0x18>
  }
}
 8009178:	bf00      	nop
 800917a:	bf00      	nop
 800917c:	371c      	adds	r7, #28
 800917e:	46bd      	mov	sp, r7
 8009180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009184:	4770      	bx	lr
	...

08009188 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8009188:	b580      	push	{r7, lr}
 800918a:	b0bc      	sub	sp, #240	@ 0xf0
 800918c:	af00      	add	r7, sp, #0
 800918e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009190:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8009194:	2200      	movs	r2, #0
 8009196:	601a      	str	r2, [r3, #0]
 8009198:	605a      	str	r2, [r3, #4]
 800919a:	609a      	str	r2, [r3, #8]
 800919c:	60da      	str	r2, [r3, #12]
 800919e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80091a0:	f107 0318 	add.w	r3, r7, #24
 80091a4:	22c0      	movs	r2, #192	@ 0xc0
 80091a6:	2100      	movs	r1, #0
 80091a8:	4618      	mov	r0, r3
 80091aa:	f000 fbed 	bl	8009988 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	4a58      	ldr	r2, [pc, #352]	@ (8009314 <HAL_PCD_MspInit+0x18c>)
 80091b4:	4293      	cmp	r3, r2
 80091b6:	d152      	bne.n	800925e <HAL_PCD_MspInit+0xd6>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80091b8:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80091bc:	f04f 0300 	mov.w	r3, #0
 80091c0:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 80091c4:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80091c8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80091cc:	f107 0318 	add.w	r3, r7, #24
 80091d0:	4618      	mov	r0, r3
 80091d2:	f7fa fae9 	bl	80037a8 <HAL_RCCEx_PeriphCLKConfig>
 80091d6:	4603      	mov	r3, r0
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d001      	beq.n	80091e0 <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 80091dc:	f7f7 fa60 	bl	80006a0 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 80091e0:	f7f9 fac0 	bl	8002764 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80091e4:	4b4c      	ldr	r3, [pc, #304]	@ (8009318 <HAL_PCD_MspInit+0x190>)
 80091e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80091ea:	4a4b      	ldr	r2, [pc, #300]	@ (8009318 <HAL_PCD_MspInit+0x190>)
 80091ec:	f043 0301 	orr.w	r3, r3, #1
 80091f0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80091f4:	4b48      	ldr	r3, [pc, #288]	@ (8009318 <HAL_PCD_MspInit+0x190>)
 80091f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80091fa:	f003 0301 	and.w	r3, r3, #1
 80091fe:	617b      	str	r3, [r7, #20]
 8009200:	697b      	ldr	r3, [r7, #20]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8009202:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8009206:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800920a:	2302      	movs	r3, #2
 800920c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009210:	2300      	movs	r3, #0
 8009212:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009216:	2300      	movs	r3, #0
 8009218:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 800921c:	230a      	movs	r3, #10
 800921e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009222:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8009226:	4619      	mov	r1, r3
 8009228:	483c      	ldr	r0, [pc, #240]	@ (800931c <HAL_PCD_MspInit+0x194>)
 800922a:	f7f7 fe11 	bl	8000e50 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800922e:	4b3a      	ldr	r3, [pc, #232]	@ (8009318 <HAL_PCD_MspInit+0x190>)
 8009230:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8009234:	4a38      	ldr	r2, [pc, #224]	@ (8009318 <HAL_PCD_MspInit+0x190>)
 8009236:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800923a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800923e:	4b36      	ldr	r3, [pc, #216]	@ (8009318 <HAL_PCD_MspInit+0x190>)
 8009240:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8009244:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009248:	613b      	str	r3, [r7, #16]
 800924a:	693b      	ldr	r3, [r7, #16]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800924c:	2200      	movs	r2, #0
 800924e:	2100      	movs	r1, #0
 8009250:	2065      	movs	r0, #101	@ 0x65
 8009252:	f7f7 fd5d 	bl	8000d10 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8009256:	2065      	movs	r0, #101	@ 0x65
 8009258:	f7f7 fd74 	bl	8000d44 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 800925c:	e056      	b.n	800930c <HAL_PCD_MspInit+0x184>
  else if(pcdHandle->Instance==USB_OTG_HS)
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	4a2f      	ldr	r2, [pc, #188]	@ (8009320 <HAL_PCD_MspInit+0x198>)
 8009264:	4293      	cmp	r3, r2
 8009266:	d151      	bne.n	800930c <HAL_PCD_MspInit+0x184>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8009268:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800926c:	f04f 0300 	mov.w	r3, #0
 8009270:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8009274:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8009278:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800927c:	f107 0318 	add.w	r3, r7, #24
 8009280:	4618      	mov	r0, r3
 8009282:	f7fa fa91 	bl	80037a8 <HAL_RCCEx_PeriphCLKConfig>
 8009286:	4603      	mov	r3, r0
 8009288:	2b00      	cmp	r3, #0
 800928a:	d001      	beq.n	8009290 <HAL_PCD_MspInit+0x108>
      Error_Handler();
 800928c:	f7f7 fa08 	bl	80006a0 <Error_Handler>
    HAL_PWREx_EnableUSBVoltageDetector();
 8009290:	f7f9 fa68 	bl	8002764 <HAL_PWREx_EnableUSBVoltageDetector>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8009294:	4b20      	ldr	r3, [pc, #128]	@ (8009318 <HAL_PCD_MspInit+0x190>)
 8009296:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800929a:	4a1f      	ldr	r2, [pc, #124]	@ (8009318 <HAL_PCD_MspInit+0x190>)
 800929c:	f043 0302 	orr.w	r3, r3, #2
 80092a0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80092a4:	4b1c      	ldr	r3, [pc, #112]	@ (8009318 <HAL_PCD_MspInit+0x190>)
 80092a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80092aa:	f003 0302 	and.w	r3, r3, #2
 80092ae:	60fb      	str	r3, [r7, #12]
 80092b0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80092b2:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80092b6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80092ba:	2302      	movs	r3, #2
 80092bc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80092c0:	2300      	movs	r3, #0
 80092c2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80092c6:	2300      	movs	r3, #0
 80092c8:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF12_OTG2_FS;
 80092cc:	230c      	movs	r3, #12
 80092ce:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80092d2:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80092d6:	4619      	mov	r1, r3
 80092d8:	4812      	ldr	r0, [pc, #72]	@ (8009324 <HAL_PCD_MspInit+0x19c>)
 80092da:	f7f7 fdb9 	bl	8000e50 <HAL_GPIO_Init>
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 80092de:	4b0e      	ldr	r3, [pc, #56]	@ (8009318 <HAL_PCD_MspInit+0x190>)
 80092e0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80092e4:	4a0c      	ldr	r2, [pc, #48]	@ (8009318 <HAL_PCD_MspInit+0x190>)
 80092e6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80092ea:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80092ee:	4b0a      	ldr	r3, [pc, #40]	@ (8009318 <HAL_PCD_MspInit+0x190>)
 80092f0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80092f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80092f8:	60bb      	str	r3, [r7, #8]
 80092fa:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
 80092fc:	2200      	movs	r2, #0
 80092fe:	2100      	movs	r1, #0
 8009300:	204d      	movs	r0, #77	@ 0x4d
 8009302:	f7f7 fd05 	bl	8000d10 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 8009306:	204d      	movs	r0, #77	@ 0x4d
 8009308:	f7f7 fd1c 	bl	8000d44 <HAL_NVIC_EnableIRQ>
}
 800930c:	bf00      	nop
 800930e:	37f0      	adds	r7, #240	@ 0xf0
 8009310:	46bd      	mov	sp, r7
 8009312:	bd80      	pop	{r7, pc}
 8009314:	40080000 	.word	0x40080000
 8009318:	58024400 	.word	0x58024400
 800931c:	58020000 	.word	0x58020000
 8009320:	40040000 	.word	0x40040000
 8009324:	58020400 	.word	0x58020400

08009328 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009328:	b580      	push	{r7, lr}
 800932a:	b082      	sub	sp, #8
 800932c:	af00      	add	r7, sp, #0
 800932e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800933c:	4619      	mov	r1, r3
 800933e:	4610      	mov	r0, r2
 8009340:	f7fe f943 	bl	80075ca <USBD_LL_SetupStage>
}
 8009344:	bf00      	nop
 8009346:	3708      	adds	r7, #8
 8009348:	46bd      	mov	sp, r7
 800934a:	bd80      	pop	{r7, pc}

0800934c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800934c:	b580      	push	{r7, lr}
 800934e:	b082      	sub	sp, #8
 8009350:	af00      	add	r7, sp, #0
 8009352:	6078      	str	r0, [r7, #4]
 8009354:	460b      	mov	r3, r1
 8009356:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800935e:	78fa      	ldrb	r2, [r7, #3]
 8009360:	6879      	ldr	r1, [r7, #4]
 8009362:	4613      	mov	r3, r2
 8009364:	00db      	lsls	r3, r3, #3
 8009366:	4413      	add	r3, r2
 8009368:	009b      	lsls	r3, r3, #2
 800936a:	440b      	add	r3, r1
 800936c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8009370:	681a      	ldr	r2, [r3, #0]
 8009372:	78fb      	ldrb	r3, [r7, #3]
 8009374:	4619      	mov	r1, r3
 8009376:	f7fe f97d 	bl	8007674 <USBD_LL_DataOutStage>
}
 800937a:	bf00      	nop
 800937c:	3708      	adds	r7, #8
 800937e:	46bd      	mov	sp, r7
 8009380:	bd80      	pop	{r7, pc}

08009382 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009382:	b580      	push	{r7, lr}
 8009384:	b082      	sub	sp, #8
 8009386:	af00      	add	r7, sp, #0
 8009388:	6078      	str	r0, [r7, #4]
 800938a:	460b      	mov	r3, r1
 800938c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8009394:	78fa      	ldrb	r2, [r7, #3]
 8009396:	6879      	ldr	r1, [r7, #4]
 8009398:	4613      	mov	r3, r2
 800939a:	00db      	lsls	r3, r3, #3
 800939c:	4413      	add	r3, r2
 800939e:	009b      	lsls	r3, r3, #2
 80093a0:	440b      	add	r3, r1
 80093a2:	3320      	adds	r3, #32
 80093a4:	681a      	ldr	r2, [r3, #0]
 80093a6:	78fb      	ldrb	r3, [r7, #3]
 80093a8:	4619      	mov	r1, r3
 80093aa:	f7fe fa16 	bl	80077da <USBD_LL_DataInStage>
}
 80093ae:	bf00      	nop
 80093b0:	3708      	adds	r7, #8
 80093b2:	46bd      	mov	sp, r7
 80093b4:	bd80      	pop	{r7, pc}

080093b6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80093b6:	b580      	push	{r7, lr}
 80093b8:	b082      	sub	sp, #8
 80093ba:	af00      	add	r7, sp, #0
 80093bc:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80093c4:	4618      	mov	r0, r3
 80093c6:	f7fe fb50 	bl	8007a6a <USBD_LL_SOF>
}
 80093ca:	bf00      	nop
 80093cc:	3708      	adds	r7, #8
 80093ce:	46bd      	mov	sp, r7
 80093d0:	bd80      	pop	{r7, pc}

080093d2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80093d2:	b580      	push	{r7, lr}
 80093d4:	b084      	sub	sp, #16
 80093d6:	af00      	add	r7, sp, #0
 80093d8:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80093da:	2301      	movs	r3, #1
 80093dc:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	79db      	ldrb	r3, [r3, #7]
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d102      	bne.n	80093ec <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 80093e6:	2300      	movs	r3, #0
 80093e8:	73fb      	strb	r3, [r7, #15]
 80093ea:	e008      	b.n	80093fe <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	79db      	ldrb	r3, [r3, #7]
 80093f0:	2b02      	cmp	r3, #2
 80093f2:	d102      	bne.n	80093fa <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 80093f4:	2301      	movs	r3, #1
 80093f6:	73fb      	strb	r3, [r7, #15]
 80093f8:	e001      	b.n	80093fe <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 80093fa:	f7f7 f951 	bl	80006a0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009404:	7bfa      	ldrb	r2, [r7, #15]
 8009406:	4611      	mov	r1, r2
 8009408:	4618      	mov	r0, r3
 800940a:	f7fe faea 	bl	80079e2 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009414:	4618      	mov	r0, r3
 8009416:	f7fe fa92 	bl	800793e <USBD_LL_Reset>
}
 800941a:	bf00      	nop
 800941c:	3710      	adds	r7, #16
 800941e:	46bd      	mov	sp, r7
 8009420:	bd80      	pop	{r7, pc}
	...

08009424 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009424:	b580      	push	{r7, lr}
 8009426:	b082      	sub	sp, #8
 8009428:	af00      	add	r7, sp, #0
 800942a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009432:	4618      	mov	r0, r3
 8009434:	f7fe fae5 	bl	8007a02 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	687a      	ldr	r2, [r7, #4]
 8009444:	6812      	ldr	r2, [r2, #0]
 8009446:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800944a:	f043 0301 	orr.w	r3, r3, #1
 800944e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	7adb      	ldrb	r3, [r3, #11]
 8009454:	2b00      	cmp	r3, #0
 8009456:	d005      	beq.n	8009464 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009458:	4b04      	ldr	r3, [pc, #16]	@ (800946c <HAL_PCD_SuspendCallback+0x48>)
 800945a:	691b      	ldr	r3, [r3, #16]
 800945c:	4a03      	ldr	r2, [pc, #12]	@ (800946c <HAL_PCD_SuspendCallback+0x48>)
 800945e:	f043 0306 	orr.w	r3, r3, #6
 8009462:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8009464:	bf00      	nop
 8009466:	3708      	adds	r7, #8
 8009468:	46bd      	mov	sp, r7
 800946a:	bd80      	pop	{r7, pc}
 800946c:	e000ed00 	.word	0xe000ed00

08009470 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009470:	b580      	push	{r7, lr}
 8009472:	b082      	sub	sp, #8
 8009474:	af00      	add	r7, sp, #0
 8009476:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800947e:	4618      	mov	r0, r3
 8009480:	f7fe fadb 	bl	8007a3a <USBD_LL_Resume>
}
 8009484:	bf00      	nop
 8009486:	3708      	adds	r7, #8
 8009488:	46bd      	mov	sp, r7
 800948a:	bd80      	pop	{r7, pc}

0800948c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800948c:	b580      	push	{r7, lr}
 800948e:	b082      	sub	sp, #8
 8009490:	af00      	add	r7, sp, #0
 8009492:	6078      	str	r0, [r7, #4]
 8009494:	460b      	mov	r3, r1
 8009496:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800949e:	78fa      	ldrb	r2, [r7, #3]
 80094a0:	4611      	mov	r1, r2
 80094a2:	4618      	mov	r0, r3
 80094a4:	f7fe fb33 	bl	8007b0e <USBD_LL_IsoOUTIncomplete>
}
 80094a8:	bf00      	nop
 80094aa:	3708      	adds	r7, #8
 80094ac:	46bd      	mov	sp, r7
 80094ae:	bd80      	pop	{r7, pc}

080094b0 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80094b0:	b580      	push	{r7, lr}
 80094b2:	b082      	sub	sp, #8
 80094b4:	af00      	add	r7, sp, #0
 80094b6:	6078      	str	r0, [r7, #4]
 80094b8:	460b      	mov	r3, r1
 80094ba:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80094c2:	78fa      	ldrb	r2, [r7, #3]
 80094c4:	4611      	mov	r1, r2
 80094c6:	4618      	mov	r0, r3
 80094c8:	f7fe faef 	bl	8007aaa <USBD_LL_IsoINIncomplete>
}
 80094cc:	bf00      	nop
 80094ce:	3708      	adds	r7, #8
 80094d0:	46bd      	mov	sp, r7
 80094d2:	bd80      	pop	{r7, pc}

080094d4 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80094d4:	b580      	push	{r7, lr}
 80094d6:	b082      	sub	sp, #8
 80094d8:	af00      	add	r7, sp, #0
 80094da:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80094e2:	4618      	mov	r0, r3
 80094e4:	f7fe fb45 	bl	8007b72 <USBD_LL_DevConnected>
}
 80094e8:	bf00      	nop
 80094ea:	3708      	adds	r7, #8
 80094ec:	46bd      	mov	sp, r7
 80094ee:	bd80      	pop	{r7, pc}

080094f0 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80094f0:	b580      	push	{r7, lr}
 80094f2:	b082      	sub	sp, #8
 80094f4:	af00      	add	r7, sp, #0
 80094f6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80094fe:	4618      	mov	r0, r3
 8009500:	f7fe fb42 	bl	8007b88 <USBD_LL_DevDisconnected>
}
 8009504:	bf00      	nop
 8009506:	3708      	adds	r7, #8
 8009508:	46bd      	mov	sp, r7
 800950a:	bd80      	pop	{r7, pc}

0800950c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800950c:	b580      	push	{r7, lr}
 800950e:	b082      	sub	sp, #8
 8009510:	af00      	add	r7, sp, #0
 8009512:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	781b      	ldrb	r3, [r3, #0]
 8009518:	2b00      	cmp	r3, #0
 800951a:	d13e      	bne.n	800959a <USBD_LL_Init+0x8e>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800951c:	4a44      	ldr	r2, [pc, #272]	@ (8009630 <USBD_LL_Init+0x124>)
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	4a42      	ldr	r2, [pc, #264]	@ (8009630 <USBD_LL_Init+0x124>)
 8009528:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800952c:	4b40      	ldr	r3, [pc, #256]	@ (8009630 <USBD_LL_Init+0x124>)
 800952e:	4a41      	ldr	r2, [pc, #260]	@ (8009634 <USBD_LL_Init+0x128>)
 8009530:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8009532:	4b3f      	ldr	r3, [pc, #252]	@ (8009630 <USBD_LL_Init+0x124>)
 8009534:	2209      	movs	r2, #9
 8009536:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8009538:	4b3d      	ldr	r3, [pc, #244]	@ (8009630 <USBD_LL_Init+0x124>)
 800953a:	2202      	movs	r2, #2
 800953c:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800953e:	4b3c      	ldr	r3, [pc, #240]	@ (8009630 <USBD_LL_Init+0x124>)
 8009540:	2200      	movs	r2, #0
 8009542:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8009544:	4b3a      	ldr	r3, [pc, #232]	@ (8009630 <USBD_LL_Init+0x124>)
 8009546:	2202      	movs	r2, #2
 8009548:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800954a:	4b39      	ldr	r3, [pc, #228]	@ (8009630 <USBD_LL_Init+0x124>)
 800954c:	2200      	movs	r2, #0
 800954e:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8009550:	4b37      	ldr	r3, [pc, #220]	@ (8009630 <USBD_LL_Init+0x124>)
 8009552:	2200      	movs	r2, #0
 8009554:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8009556:	4b36      	ldr	r3, [pc, #216]	@ (8009630 <USBD_LL_Init+0x124>)
 8009558:	2200      	movs	r2, #0
 800955a:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 800955c:	4b34      	ldr	r3, [pc, #208]	@ (8009630 <USBD_LL_Init+0x124>)
 800955e:	2200      	movs	r2, #0
 8009560:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8009562:	4b33      	ldr	r3, [pc, #204]	@ (8009630 <USBD_LL_Init+0x124>)
 8009564:	2200      	movs	r2, #0
 8009566:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8009568:	4b31      	ldr	r3, [pc, #196]	@ (8009630 <USBD_LL_Init+0x124>)
 800956a:	2200      	movs	r2, #0
 800956c:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800956e:	4830      	ldr	r0, [pc, #192]	@ (8009630 <USBD_LL_Init+0x124>)
 8009570:	f7f7 fe1e 	bl	80011b0 <HAL_PCD_Init>
 8009574:	4603      	mov	r3, r0
 8009576:	2b00      	cmp	r3, #0
 8009578:	d001      	beq.n	800957e <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 800957a:	f7f7 f891 	bl	80006a0 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800957e:	2180      	movs	r1, #128	@ 0x80
 8009580:	482b      	ldr	r0, [pc, #172]	@ (8009630 <USBD_LL_Init+0x124>)
 8009582:	f7f9 f874 	bl	800266e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8009586:	2240      	movs	r2, #64	@ 0x40
 8009588:	2100      	movs	r1, #0
 800958a:	4829      	ldr	r0, [pc, #164]	@ (8009630 <USBD_LL_Init+0x124>)
 800958c:	f7f9 f828 	bl	80025e0 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8009590:	2280      	movs	r2, #128	@ 0x80
 8009592:	2101      	movs	r1, #1
 8009594:	4826      	ldr	r0, [pc, #152]	@ (8009630 <USBD_LL_Init+0x124>)
 8009596:	f7f9 f823 	bl	80025e0 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_Configuration */
  }
  if (pdev->id == DEVICE_HS) {
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	781b      	ldrb	r3, [r3, #0]
 800959e:	2b01      	cmp	r3, #1
 80095a0:	d140      	bne.n	8009624 <USBD_LL_Init+0x118>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_HS.pData = pdev;
 80095a2:	4a25      	ldr	r2, [pc, #148]	@ (8009638 <USBD_LL_Init+0x12c>)
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_HS;
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	4a22      	ldr	r2, [pc, #136]	@ (8009638 <USBD_LL_Init+0x12c>)
 80095ae:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_HS.Instance = USB_OTG_HS;
 80095b2:	4b21      	ldr	r3, [pc, #132]	@ (8009638 <USBD_LL_Init+0x12c>)
 80095b4:	4a21      	ldr	r2, [pc, #132]	@ (800963c <USBD_LL_Init+0x130>)
 80095b6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_HS.Init.dev_endpoints = 9;
 80095b8:	4b1f      	ldr	r3, [pc, #124]	@ (8009638 <USBD_LL_Init+0x12c>)
 80095ba:	2209      	movs	r2, #9
 80095bc:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_FULL;
 80095be:	4b1e      	ldr	r3, [pc, #120]	@ (8009638 <USBD_LL_Init+0x12c>)
 80095c0:	2202      	movs	r2, #2
 80095c2:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 80095c4:	4b1c      	ldr	r3, [pc, #112]	@ (8009638 <USBD_LL_Init+0x12c>)
 80095c6:	2200      	movs	r2, #0
 80095c8:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 80095ca:	4b1b      	ldr	r3, [pc, #108]	@ (8009638 <USBD_LL_Init+0x12c>)
 80095cc:	2202      	movs	r2, #2
 80095ce:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 80095d0:	4b19      	ldr	r3, [pc, #100]	@ (8009638 <USBD_LL_Init+0x12c>)
 80095d2:	2200      	movs	r2, #0
 80095d4:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 80095d6:	4b18      	ldr	r3, [pc, #96]	@ (8009638 <USBD_LL_Init+0x12c>)
 80095d8:	2200      	movs	r2, #0
 80095da:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
 80095dc:	4b16      	ldr	r3, [pc, #88]	@ (8009638 <USBD_LL_Init+0x12c>)
 80095de:	2200      	movs	r2, #0
 80095e0:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 80095e2:	4b15      	ldr	r3, [pc, #84]	@ (8009638 <USBD_LL_Init+0x12c>)
 80095e4:	2200      	movs	r2, #0
 80095e6:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
 80095e8:	4b13      	ldr	r3, [pc, #76]	@ (8009638 <USBD_LL_Init+0x12c>)
 80095ea:	2200      	movs	r2, #0
 80095ec:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 80095ee:	4b12      	ldr	r3, [pc, #72]	@ (8009638 <USBD_LL_Init+0x12c>)
 80095f0:	2200      	movs	r2, #0
 80095f2:	741a      	strb	r2, [r3, #16]
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
 80095f4:	4810      	ldr	r0, [pc, #64]	@ (8009638 <USBD_LL_Init+0x12c>)
 80095f6:	f7f7 fddb 	bl	80011b0 <HAL_PCD_Init>
 80095fa:	4603      	mov	r3, r0
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d001      	beq.n	8009604 <USBD_LL_Init+0xf8>
  {
    Error_Handler( );
 8009600:	f7f7 f84e 	bl	80006a0 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_HS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_HS_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_HS, 0x200);
 8009604:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8009608:	480b      	ldr	r0, [pc, #44]	@ (8009638 <USBD_LL_Init+0x12c>)
 800960a:	f7f9 f830 	bl	800266e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 0, 0x80);
 800960e:	2280      	movs	r2, #128	@ 0x80
 8009610:	2100      	movs	r1, #0
 8009612:	4809      	ldr	r0, [pc, #36]	@ (8009638 <USBD_LL_Init+0x12c>)
 8009614:	f7f8 ffe4 	bl	80025e0 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 1, 0x174);
 8009618:	f44f 72ba 	mov.w	r2, #372	@ 0x174
 800961c:	2101      	movs	r1, #1
 800961e:	4806      	ldr	r0, [pc, #24]	@ (8009638 <USBD_LL_Init+0x12c>)
 8009620:	f7f8 ffde 	bl	80025e0 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_HS_Configuration */
  }
  return USBD_OK;
 8009624:	2300      	movs	r3, #0
}
 8009626:	4618      	mov	r0, r3
 8009628:	3708      	adds	r7, #8
 800962a:	46bd      	mov	sp, r7
 800962c:	bd80      	pop	{r7, pc}
 800962e:	bf00      	nop
 8009630:	240029c8 	.word	0x240029c8
 8009634:	40080000 	.word	0x40080000
 8009638:	24002eac 	.word	0x24002eac
 800963c:	40040000 	.word	0x40040000

08009640 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8009640:	b580      	push	{r7, lr}
 8009642:	b084      	sub	sp, #16
 8009644:	af00      	add	r7, sp, #0
 8009646:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009648:	2300      	movs	r3, #0
 800964a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800964c:	2300      	movs	r3, #0
 800964e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009656:	4618      	mov	r0, r3
 8009658:	f7f7 feb6 	bl	80013c8 <HAL_PCD_Start>
 800965c:	4603      	mov	r3, r0
 800965e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009660:	7bfb      	ldrb	r3, [r7, #15]
 8009662:	4618      	mov	r0, r3
 8009664:	f000 f942 	bl	80098ec <USBD_Get_USB_Status>
 8009668:	4603      	mov	r3, r0
 800966a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800966c:	7bbb      	ldrb	r3, [r7, #14]
}
 800966e:	4618      	mov	r0, r3
 8009670:	3710      	adds	r7, #16
 8009672:	46bd      	mov	sp, r7
 8009674:	bd80      	pop	{r7, pc}

08009676 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8009676:	b580      	push	{r7, lr}
 8009678:	b084      	sub	sp, #16
 800967a:	af00      	add	r7, sp, #0
 800967c:	6078      	str	r0, [r7, #4]
 800967e:	4608      	mov	r0, r1
 8009680:	4611      	mov	r1, r2
 8009682:	461a      	mov	r2, r3
 8009684:	4603      	mov	r3, r0
 8009686:	70fb      	strb	r3, [r7, #3]
 8009688:	460b      	mov	r3, r1
 800968a:	70bb      	strb	r3, [r7, #2]
 800968c:	4613      	mov	r3, r2
 800968e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009690:	2300      	movs	r3, #0
 8009692:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009694:	2300      	movs	r3, #0
 8009696:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800969e:	78bb      	ldrb	r3, [r7, #2]
 80096a0:	883a      	ldrh	r2, [r7, #0]
 80096a2:	78f9      	ldrb	r1, [r7, #3]
 80096a4:	f7f8 fbb7 	bl	8001e16 <HAL_PCD_EP_Open>
 80096a8:	4603      	mov	r3, r0
 80096aa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80096ac:	7bfb      	ldrb	r3, [r7, #15]
 80096ae:	4618      	mov	r0, r3
 80096b0:	f000 f91c 	bl	80098ec <USBD_Get_USB_Status>
 80096b4:	4603      	mov	r3, r0
 80096b6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80096b8:	7bbb      	ldrb	r3, [r7, #14]
}
 80096ba:	4618      	mov	r0, r3
 80096bc:	3710      	adds	r7, #16
 80096be:	46bd      	mov	sp, r7
 80096c0:	bd80      	pop	{r7, pc}

080096c2 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80096c2:	b580      	push	{r7, lr}
 80096c4:	b084      	sub	sp, #16
 80096c6:	af00      	add	r7, sp, #0
 80096c8:	6078      	str	r0, [r7, #4]
 80096ca:	460b      	mov	r3, r1
 80096cc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80096ce:	2300      	movs	r3, #0
 80096d0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80096d2:	2300      	movs	r3, #0
 80096d4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80096dc:	78fa      	ldrb	r2, [r7, #3]
 80096de:	4611      	mov	r1, r2
 80096e0:	4618      	mov	r0, r3
 80096e2:	f7f8 fc02 	bl	8001eea <HAL_PCD_EP_Close>
 80096e6:	4603      	mov	r3, r0
 80096e8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80096ea:	7bfb      	ldrb	r3, [r7, #15]
 80096ec:	4618      	mov	r0, r3
 80096ee:	f000 f8fd 	bl	80098ec <USBD_Get_USB_Status>
 80096f2:	4603      	mov	r3, r0
 80096f4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80096f6:	7bbb      	ldrb	r3, [r7, #14]
}
 80096f8:	4618      	mov	r0, r3
 80096fa:	3710      	adds	r7, #16
 80096fc:	46bd      	mov	sp, r7
 80096fe:	bd80      	pop	{r7, pc}

08009700 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009700:	b580      	push	{r7, lr}
 8009702:	b084      	sub	sp, #16
 8009704:	af00      	add	r7, sp, #0
 8009706:	6078      	str	r0, [r7, #4]
 8009708:	460b      	mov	r3, r1
 800970a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800970c:	2300      	movs	r3, #0
 800970e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009710:	2300      	movs	r3, #0
 8009712:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800971a:	78fa      	ldrb	r2, [r7, #3]
 800971c:	4611      	mov	r1, r2
 800971e:	4618      	mov	r0, r3
 8009720:	f7f8 fcba 	bl	8002098 <HAL_PCD_EP_SetStall>
 8009724:	4603      	mov	r3, r0
 8009726:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009728:	7bfb      	ldrb	r3, [r7, #15]
 800972a:	4618      	mov	r0, r3
 800972c:	f000 f8de 	bl	80098ec <USBD_Get_USB_Status>
 8009730:	4603      	mov	r3, r0
 8009732:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009734:	7bbb      	ldrb	r3, [r7, #14]
}
 8009736:	4618      	mov	r0, r3
 8009738:	3710      	adds	r7, #16
 800973a:	46bd      	mov	sp, r7
 800973c:	bd80      	pop	{r7, pc}

0800973e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800973e:	b580      	push	{r7, lr}
 8009740:	b084      	sub	sp, #16
 8009742:	af00      	add	r7, sp, #0
 8009744:	6078      	str	r0, [r7, #4]
 8009746:	460b      	mov	r3, r1
 8009748:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800974a:	2300      	movs	r3, #0
 800974c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800974e:	2300      	movs	r3, #0
 8009750:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009758:	78fa      	ldrb	r2, [r7, #3]
 800975a:	4611      	mov	r1, r2
 800975c:	4618      	mov	r0, r3
 800975e:	f7f8 fcfe 	bl	800215e <HAL_PCD_EP_ClrStall>
 8009762:	4603      	mov	r3, r0
 8009764:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009766:	7bfb      	ldrb	r3, [r7, #15]
 8009768:	4618      	mov	r0, r3
 800976a:	f000 f8bf 	bl	80098ec <USBD_Get_USB_Status>
 800976e:	4603      	mov	r3, r0
 8009770:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009772:	7bbb      	ldrb	r3, [r7, #14]
}
 8009774:	4618      	mov	r0, r3
 8009776:	3710      	adds	r7, #16
 8009778:	46bd      	mov	sp, r7
 800977a:	bd80      	pop	{r7, pc}

0800977c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800977c:	b480      	push	{r7}
 800977e:	b085      	sub	sp, #20
 8009780:	af00      	add	r7, sp, #0
 8009782:	6078      	str	r0, [r7, #4]
 8009784:	460b      	mov	r3, r1
 8009786:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800978e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8009790:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009794:	2b00      	cmp	r3, #0
 8009796:	da0b      	bge.n	80097b0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8009798:	78fb      	ldrb	r3, [r7, #3]
 800979a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800979e:	68f9      	ldr	r1, [r7, #12]
 80097a0:	4613      	mov	r3, r2
 80097a2:	00db      	lsls	r3, r3, #3
 80097a4:	4413      	add	r3, r2
 80097a6:	009b      	lsls	r3, r3, #2
 80097a8:	440b      	add	r3, r1
 80097aa:	3316      	adds	r3, #22
 80097ac:	781b      	ldrb	r3, [r3, #0]
 80097ae:	e00b      	b.n	80097c8 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80097b0:	78fb      	ldrb	r3, [r7, #3]
 80097b2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80097b6:	68f9      	ldr	r1, [r7, #12]
 80097b8:	4613      	mov	r3, r2
 80097ba:	00db      	lsls	r3, r3, #3
 80097bc:	4413      	add	r3, r2
 80097be:	009b      	lsls	r3, r3, #2
 80097c0:	440b      	add	r3, r1
 80097c2:	f203 2356 	addw	r3, r3, #598	@ 0x256
 80097c6:	781b      	ldrb	r3, [r3, #0]
  }
}
 80097c8:	4618      	mov	r0, r3
 80097ca:	3714      	adds	r7, #20
 80097cc:	46bd      	mov	sp, r7
 80097ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d2:	4770      	bx	lr

080097d4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80097d4:	b580      	push	{r7, lr}
 80097d6:	b084      	sub	sp, #16
 80097d8:	af00      	add	r7, sp, #0
 80097da:	6078      	str	r0, [r7, #4]
 80097dc:	460b      	mov	r3, r1
 80097de:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80097e0:	2300      	movs	r3, #0
 80097e2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80097e4:	2300      	movs	r3, #0
 80097e6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80097ee:	78fa      	ldrb	r2, [r7, #3]
 80097f0:	4611      	mov	r1, r2
 80097f2:	4618      	mov	r0, r3
 80097f4:	f7f8 faeb 	bl	8001dce <HAL_PCD_SetAddress>
 80097f8:	4603      	mov	r3, r0
 80097fa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80097fc:	7bfb      	ldrb	r3, [r7, #15]
 80097fe:	4618      	mov	r0, r3
 8009800:	f000 f874 	bl	80098ec <USBD_Get_USB_Status>
 8009804:	4603      	mov	r3, r0
 8009806:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009808:	7bbb      	ldrb	r3, [r7, #14]
}
 800980a:	4618      	mov	r0, r3
 800980c:	3710      	adds	r7, #16
 800980e:	46bd      	mov	sp, r7
 8009810:	bd80      	pop	{r7, pc}

08009812 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009812:	b580      	push	{r7, lr}
 8009814:	b086      	sub	sp, #24
 8009816:	af00      	add	r7, sp, #0
 8009818:	60f8      	str	r0, [r7, #12]
 800981a:	607a      	str	r2, [r7, #4]
 800981c:	603b      	str	r3, [r7, #0]
 800981e:	460b      	mov	r3, r1
 8009820:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009822:	2300      	movs	r3, #0
 8009824:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009826:	2300      	movs	r3, #0
 8009828:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8009830:	7af9      	ldrb	r1, [r7, #11]
 8009832:	683b      	ldr	r3, [r7, #0]
 8009834:	687a      	ldr	r2, [r7, #4]
 8009836:	f7f8 fbf5 	bl	8002024 <HAL_PCD_EP_Transmit>
 800983a:	4603      	mov	r3, r0
 800983c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800983e:	7dfb      	ldrb	r3, [r7, #23]
 8009840:	4618      	mov	r0, r3
 8009842:	f000 f853 	bl	80098ec <USBD_Get_USB_Status>
 8009846:	4603      	mov	r3, r0
 8009848:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800984a:	7dbb      	ldrb	r3, [r7, #22]
}
 800984c:	4618      	mov	r0, r3
 800984e:	3718      	adds	r7, #24
 8009850:	46bd      	mov	sp, r7
 8009852:	bd80      	pop	{r7, pc}

08009854 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009854:	b580      	push	{r7, lr}
 8009856:	b086      	sub	sp, #24
 8009858:	af00      	add	r7, sp, #0
 800985a:	60f8      	str	r0, [r7, #12]
 800985c:	607a      	str	r2, [r7, #4]
 800985e:	603b      	str	r3, [r7, #0]
 8009860:	460b      	mov	r3, r1
 8009862:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009864:	2300      	movs	r3, #0
 8009866:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009868:	2300      	movs	r3, #0
 800986a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800986c:	68fb      	ldr	r3, [r7, #12]
 800986e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8009872:	7af9      	ldrb	r1, [r7, #11]
 8009874:	683b      	ldr	r3, [r7, #0]
 8009876:	687a      	ldr	r2, [r7, #4]
 8009878:	f7f8 fb81 	bl	8001f7e <HAL_PCD_EP_Receive>
 800987c:	4603      	mov	r3, r0
 800987e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009880:	7dfb      	ldrb	r3, [r7, #23]
 8009882:	4618      	mov	r0, r3
 8009884:	f000 f832 	bl	80098ec <USBD_Get_USB_Status>
 8009888:	4603      	mov	r3, r0
 800988a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800988c:	7dbb      	ldrb	r3, [r7, #22]
}
 800988e:	4618      	mov	r0, r3
 8009890:	3718      	adds	r7, #24
 8009892:	46bd      	mov	sp, r7
 8009894:	bd80      	pop	{r7, pc}

08009896 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009896:	b580      	push	{r7, lr}
 8009898:	b082      	sub	sp, #8
 800989a:	af00      	add	r7, sp, #0
 800989c:	6078      	str	r0, [r7, #4]
 800989e:	460b      	mov	r3, r1
 80098a0:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80098a8:	78fa      	ldrb	r2, [r7, #3]
 80098aa:	4611      	mov	r1, r2
 80098ac:	4618      	mov	r0, r3
 80098ae:	f7f8 fba1 	bl	8001ff4 <HAL_PCD_EP_GetRxCount>
 80098b2:	4603      	mov	r3, r0
}
 80098b4:	4618      	mov	r0, r3
 80098b6:	3708      	adds	r7, #8
 80098b8:	46bd      	mov	sp, r7
 80098ba:	bd80      	pop	{r7, pc}

080098bc <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80098bc:	b480      	push	{r7}
 80098be:	b083      	sub	sp, #12
 80098c0:	af00      	add	r7, sp, #0
 80098c2:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80098c4:	4b03      	ldr	r3, [pc, #12]	@ (80098d4 <USBD_static_malloc+0x18>)
}
 80098c6:	4618      	mov	r0, r3
 80098c8:	370c      	adds	r7, #12
 80098ca:	46bd      	mov	sp, r7
 80098cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098d0:	4770      	bx	lr
 80098d2:	bf00      	nop
 80098d4:	24003390 	.word	0x24003390

080098d8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80098d8:	b480      	push	{r7}
 80098da:	b083      	sub	sp, #12
 80098dc:	af00      	add	r7, sp, #0
 80098de:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 80098e0:	bf00      	nop
 80098e2:	370c      	adds	r7, #12
 80098e4:	46bd      	mov	sp, r7
 80098e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ea:	4770      	bx	lr

080098ec <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80098ec:	b480      	push	{r7}
 80098ee:	b085      	sub	sp, #20
 80098f0:	af00      	add	r7, sp, #0
 80098f2:	4603      	mov	r3, r0
 80098f4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80098f6:	2300      	movs	r3, #0
 80098f8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80098fa:	79fb      	ldrb	r3, [r7, #7]
 80098fc:	2b03      	cmp	r3, #3
 80098fe:	d817      	bhi.n	8009930 <USBD_Get_USB_Status+0x44>
 8009900:	a201      	add	r2, pc, #4	@ (adr r2, 8009908 <USBD_Get_USB_Status+0x1c>)
 8009902:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009906:	bf00      	nop
 8009908:	08009919 	.word	0x08009919
 800990c:	0800991f 	.word	0x0800991f
 8009910:	08009925 	.word	0x08009925
 8009914:	0800992b 	.word	0x0800992b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8009918:	2300      	movs	r3, #0
 800991a:	73fb      	strb	r3, [r7, #15]
    break;
 800991c:	e00b      	b.n	8009936 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800991e:	2303      	movs	r3, #3
 8009920:	73fb      	strb	r3, [r7, #15]
    break;
 8009922:	e008      	b.n	8009936 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009924:	2301      	movs	r3, #1
 8009926:	73fb      	strb	r3, [r7, #15]
    break;
 8009928:	e005      	b.n	8009936 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800992a:	2303      	movs	r3, #3
 800992c:	73fb      	strb	r3, [r7, #15]
    break;
 800992e:	e002      	b.n	8009936 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8009930:	2303      	movs	r3, #3
 8009932:	73fb      	strb	r3, [r7, #15]
    break;
 8009934:	bf00      	nop
  }
  return usb_status;
 8009936:	7bfb      	ldrb	r3, [r7, #15]
}
 8009938:	4618      	mov	r0, r3
 800993a:	3714      	adds	r7, #20
 800993c:	46bd      	mov	sp, r7
 800993e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009942:	4770      	bx	lr

08009944 <siprintf>:
 8009944:	b40e      	push	{r1, r2, r3}
 8009946:	b510      	push	{r4, lr}
 8009948:	b09d      	sub	sp, #116	@ 0x74
 800994a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800994c:	9002      	str	r0, [sp, #8]
 800994e:	9006      	str	r0, [sp, #24]
 8009950:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009954:	480a      	ldr	r0, [pc, #40]	@ (8009980 <siprintf+0x3c>)
 8009956:	9107      	str	r1, [sp, #28]
 8009958:	9104      	str	r1, [sp, #16]
 800995a:	490a      	ldr	r1, [pc, #40]	@ (8009984 <siprintf+0x40>)
 800995c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009960:	9105      	str	r1, [sp, #20]
 8009962:	2400      	movs	r4, #0
 8009964:	a902      	add	r1, sp, #8
 8009966:	6800      	ldr	r0, [r0, #0]
 8009968:	9301      	str	r3, [sp, #4]
 800996a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800996c:	f000 f994 	bl	8009c98 <_svfiprintf_r>
 8009970:	9b02      	ldr	r3, [sp, #8]
 8009972:	701c      	strb	r4, [r3, #0]
 8009974:	b01d      	add	sp, #116	@ 0x74
 8009976:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800997a:	b003      	add	sp, #12
 800997c:	4770      	bx	lr
 800997e:	bf00      	nop
 8009980:	2400014c 	.word	0x2400014c
 8009984:	ffff0208 	.word	0xffff0208

08009988 <memset>:
 8009988:	4402      	add	r2, r0
 800998a:	4603      	mov	r3, r0
 800998c:	4293      	cmp	r3, r2
 800998e:	d100      	bne.n	8009992 <memset+0xa>
 8009990:	4770      	bx	lr
 8009992:	f803 1b01 	strb.w	r1, [r3], #1
 8009996:	e7f9      	b.n	800998c <memset+0x4>

08009998 <__errno>:
 8009998:	4b01      	ldr	r3, [pc, #4]	@ (80099a0 <__errno+0x8>)
 800999a:	6818      	ldr	r0, [r3, #0]
 800999c:	4770      	bx	lr
 800999e:	bf00      	nop
 80099a0:	2400014c 	.word	0x2400014c

080099a4 <__libc_init_array>:
 80099a4:	b570      	push	{r4, r5, r6, lr}
 80099a6:	4d0d      	ldr	r5, [pc, #52]	@ (80099dc <__libc_init_array+0x38>)
 80099a8:	4c0d      	ldr	r4, [pc, #52]	@ (80099e0 <__libc_init_array+0x3c>)
 80099aa:	1b64      	subs	r4, r4, r5
 80099ac:	10a4      	asrs	r4, r4, #2
 80099ae:	2600      	movs	r6, #0
 80099b0:	42a6      	cmp	r6, r4
 80099b2:	d109      	bne.n	80099c8 <__libc_init_array+0x24>
 80099b4:	4d0b      	ldr	r5, [pc, #44]	@ (80099e4 <__libc_init_array+0x40>)
 80099b6:	4c0c      	ldr	r4, [pc, #48]	@ (80099e8 <__libc_init_array+0x44>)
 80099b8:	f000 fc64 	bl	800a284 <_init>
 80099bc:	1b64      	subs	r4, r4, r5
 80099be:	10a4      	asrs	r4, r4, #2
 80099c0:	2600      	movs	r6, #0
 80099c2:	42a6      	cmp	r6, r4
 80099c4:	d105      	bne.n	80099d2 <__libc_init_array+0x2e>
 80099c6:	bd70      	pop	{r4, r5, r6, pc}
 80099c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80099cc:	4798      	blx	r3
 80099ce:	3601      	adds	r6, #1
 80099d0:	e7ee      	b.n	80099b0 <__libc_init_array+0xc>
 80099d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80099d6:	4798      	blx	r3
 80099d8:	3601      	adds	r6, #1
 80099da:	e7f2      	b.n	80099c2 <__libc_init_array+0x1e>
 80099dc:	0800a39c 	.word	0x0800a39c
 80099e0:	0800a39c 	.word	0x0800a39c
 80099e4:	0800a39c 	.word	0x0800a39c
 80099e8:	0800a3a0 	.word	0x0800a3a0

080099ec <__retarget_lock_acquire_recursive>:
 80099ec:	4770      	bx	lr

080099ee <__retarget_lock_release_recursive>:
 80099ee:	4770      	bx	lr

080099f0 <_free_r>:
 80099f0:	b538      	push	{r3, r4, r5, lr}
 80099f2:	4605      	mov	r5, r0
 80099f4:	2900      	cmp	r1, #0
 80099f6:	d041      	beq.n	8009a7c <_free_r+0x8c>
 80099f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80099fc:	1f0c      	subs	r4, r1, #4
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	bfb8      	it	lt
 8009a02:	18e4      	addlt	r4, r4, r3
 8009a04:	f000 f8e0 	bl	8009bc8 <__malloc_lock>
 8009a08:	4a1d      	ldr	r2, [pc, #116]	@ (8009a80 <_free_r+0x90>)
 8009a0a:	6813      	ldr	r3, [r2, #0]
 8009a0c:	b933      	cbnz	r3, 8009a1c <_free_r+0x2c>
 8009a0e:	6063      	str	r3, [r4, #4]
 8009a10:	6014      	str	r4, [r2, #0]
 8009a12:	4628      	mov	r0, r5
 8009a14:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009a18:	f000 b8dc 	b.w	8009bd4 <__malloc_unlock>
 8009a1c:	42a3      	cmp	r3, r4
 8009a1e:	d908      	bls.n	8009a32 <_free_r+0x42>
 8009a20:	6820      	ldr	r0, [r4, #0]
 8009a22:	1821      	adds	r1, r4, r0
 8009a24:	428b      	cmp	r3, r1
 8009a26:	bf01      	itttt	eq
 8009a28:	6819      	ldreq	r1, [r3, #0]
 8009a2a:	685b      	ldreq	r3, [r3, #4]
 8009a2c:	1809      	addeq	r1, r1, r0
 8009a2e:	6021      	streq	r1, [r4, #0]
 8009a30:	e7ed      	b.n	8009a0e <_free_r+0x1e>
 8009a32:	461a      	mov	r2, r3
 8009a34:	685b      	ldr	r3, [r3, #4]
 8009a36:	b10b      	cbz	r3, 8009a3c <_free_r+0x4c>
 8009a38:	42a3      	cmp	r3, r4
 8009a3a:	d9fa      	bls.n	8009a32 <_free_r+0x42>
 8009a3c:	6811      	ldr	r1, [r2, #0]
 8009a3e:	1850      	adds	r0, r2, r1
 8009a40:	42a0      	cmp	r0, r4
 8009a42:	d10b      	bne.n	8009a5c <_free_r+0x6c>
 8009a44:	6820      	ldr	r0, [r4, #0]
 8009a46:	4401      	add	r1, r0
 8009a48:	1850      	adds	r0, r2, r1
 8009a4a:	4283      	cmp	r3, r0
 8009a4c:	6011      	str	r1, [r2, #0]
 8009a4e:	d1e0      	bne.n	8009a12 <_free_r+0x22>
 8009a50:	6818      	ldr	r0, [r3, #0]
 8009a52:	685b      	ldr	r3, [r3, #4]
 8009a54:	6053      	str	r3, [r2, #4]
 8009a56:	4408      	add	r0, r1
 8009a58:	6010      	str	r0, [r2, #0]
 8009a5a:	e7da      	b.n	8009a12 <_free_r+0x22>
 8009a5c:	d902      	bls.n	8009a64 <_free_r+0x74>
 8009a5e:	230c      	movs	r3, #12
 8009a60:	602b      	str	r3, [r5, #0]
 8009a62:	e7d6      	b.n	8009a12 <_free_r+0x22>
 8009a64:	6820      	ldr	r0, [r4, #0]
 8009a66:	1821      	adds	r1, r4, r0
 8009a68:	428b      	cmp	r3, r1
 8009a6a:	bf04      	itt	eq
 8009a6c:	6819      	ldreq	r1, [r3, #0]
 8009a6e:	685b      	ldreq	r3, [r3, #4]
 8009a70:	6063      	str	r3, [r4, #4]
 8009a72:	bf04      	itt	eq
 8009a74:	1809      	addeq	r1, r1, r0
 8009a76:	6021      	streq	r1, [r4, #0]
 8009a78:	6054      	str	r4, [r2, #4]
 8009a7a:	e7ca      	b.n	8009a12 <_free_r+0x22>
 8009a7c:	bd38      	pop	{r3, r4, r5, pc}
 8009a7e:	bf00      	nop
 8009a80:	240036f4 	.word	0x240036f4

08009a84 <sbrk_aligned>:
 8009a84:	b570      	push	{r4, r5, r6, lr}
 8009a86:	4e0f      	ldr	r6, [pc, #60]	@ (8009ac4 <sbrk_aligned+0x40>)
 8009a88:	460c      	mov	r4, r1
 8009a8a:	6831      	ldr	r1, [r6, #0]
 8009a8c:	4605      	mov	r5, r0
 8009a8e:	b911      	cbnz	r1, 8009a96 <sbrk_aligned+0x12>
 8009a90:	f000 fba4 	bl	800a1dc <_sbrk_r>
 8009a94:	6030      	str	r0, [r6, #0]
 8009a96:	4621      	mov	r1, r4
 8009a98:	4628      	mov	r0, r5
 8009a9a:	f000 fb9f 	bl	800a1dc <_sbrk_r>
 8009a9e:	1c43      	adds	r3, r0, #1
 8009aa0:	d103      	bne.n	8009aaa <sbrk_aligned+0x26>
 8009aa2:	f04f 34ff 	mov.w	r4, #4294967295
 8009aa6:	4620      	mov	r0, r4
 8009aa8:	bd70      	pop	{r4, r5, r6, pc}
 8009aaa:	1cc4      	adds	r4, r0, #3
 8009aac:	f024 0403 	bic.w	r4, r4, #3
 8009ab0:	42a0      	cmp	r0, r4
 8009ab2:	d0f8      	beq.n	8009aa6 <sbrk_aligned+0x22>
 8009ab4:	1a21      	subs	r1, r4, r0
 8009ab6:	4628      	mov	r0, r5
 8009ab8:	f000 fb90 	bl	800a1dc <_sbrk_r>
 8009abc:	3001      	adds	r0, #1
 8009abe:	d1f2      	bne.n	8009aa6 <sbrk_aligned+0x22>
 8009ac0:	e7ef      	b.n	8009aa2 <sbrk_aligned+0x1e>
 8009ac2:	bf00      	nop
 8009ac4:	240036f0 	.word	0x240036f0

08009ac8 <_malloc_r>:
 8009ac8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009acc:	1ccd      	adds	r5, r1, #3
 8009ace:	f025 0503 	bic.w	r5, r5, #3
 8009ad2:	3508      	adds	r5, #8
 8009ad4:	2d0c      	cmp	r5, #12
 8009ad6:	bf38      	it	cc
 8009ad8:	250c      	movcc	r5, #12
 8009ada:	2d00      	cmp	r5, #0
 8009adc:	4606      	mov	r6, r0
 8009ade:	db01      	blt.n	8009ae4 <_malloc_r+0x1c>
 8009ae0:	42a9      	cmp	r1, r5
 8009ae2:	d904      	bls.n	8009aee <_malloc_r+0x26>
 8009ae4:	230c      	movs	r3, #12
 8009ae6:	6033      	str	r3, [r6, #0]
 8009ae8:	2000      	movs	r0, #0
 8009aea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009aee:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009bc4 <_malloc_r+0xfc>
 8009af2:	f000 f869 	bl	8009bc8 <__malloc_lock>
 8009af6:	f8d8 3000 	ldr.w	r3, [r8]
 8009afa:	461c      	mov	r4, r3
 8009afc:	bb44      	cbnz	r4, 8009b50 <_malloc_r+0x88>
 8009afe:	4629      	mov	r1, r5
 8009b00:	4630      	mov	r0, r6
 8009b02:	f7ff ffbf 	bl	8009a84 <sbrk_aligned>
 8009b06:	1c43      	adds	r3, r0, #1
 8009b08:	4604      	mov	r4, r0
 8009b0a:	d158      	bne.n	8009bbe <_malloc_r+0xf6>
 8009b0c:	f8d8 4000 	ldr.w	r4, [r8]
 8009b10:	4627      	mov	r7, r4
 8009b12:	2f00      	cmp	r7, #0
 8009b14:	d143      	bne.n	8009b9e <_malloc_r+0xd6>
 8009b16:	2c00      	cmp	r4, #0
 8009b18:	d04b      	beq.n	8009bb2 <_malloc_r+0xea>
 8009b1a:	6823      	ldr	r3, [r4, #0]
 8009b1c:	4639      	mov	r1, r7
 8009b1e:	4630      	mov	r0, r6
 8009b20:	eb04 0903 	add.w	r9, r4, r3
 8009b24:	f000 fb5a 	bl	800a1dc <_sbrk_r>
 8009b28:	4581      	cmp	r9, r0
 8009b2a:	d142      	bne.n	8009bb2 <_malloc_r+0xea>
 8009b2c:	6821      	ldr	r1, [r4, #0]
 8009b2e:	1a6d      	subs	r5, r5, r1
 8009b30:	4629      	mov	r1, r5
 8009b32:	4630      	mov	r0, r6
 8009b34:	f7ff ffa6 	bl	8009a84 <sbrk_aligned>
 8009b38:	3001      	adds	r0, #1
 8009b3a:	d03a      	beq.n	8009bb2 <_malloc_r+0xea>
 8009b3c:	6823      	ldr	r3, [r4, #0]
 8009b3e:	442b      	add	r3, r5
 8009b40:	6023      	str	r3, [r4, #0]
 8009b42:	f8d8 3000 	ldr.w	r3, [r8]
 8009b46:	685a      	ldr	r2, [r3, #4]
 8009b48:	bb62      	cbnz	r2, 8009ba4 <_malloc_r+0xdc>
 8009b4a:	f8c8 7000 	str.w	r7, [r8]
 8009b4e:	e00f      	b.n	8009b70 <_malloc_r+0xa8>
 8009b50:	6822      	ldr	r2, [r4, #0]
 8009b52:	1b52      	subs	r2, r2, r5
 8009b54:	d420      	bmi.n	8009b98 <_malloc_r+0xd0>
 8009b56:	2a0b      	cmp	r2, #11
 8009b58:	d917      	bls.n	8009b8a <_malloc_r+0xc2>
 8009b5a:	1961      	adds	r1, r4, r5
 8009b5c:	42a3      	cmp	r3, r4
 8009b5e:	6025      	str	r5, [r4, #0]
 8009b60:	bf18      	it	ne
 8009b62:	6059      	strne	r1, [r3, #4]
 8009b64:	6863      	ldr	r3, [r4, #4]
 8009b66:	bf08      	it	eq
 8009b68:	f8c8 1000 	streq.w	r1, [r8]
 8009b6c:	5162      	str	r2, [r4, r5]
 8009b6e:	604b      	str	r3, [r1, #4]
 8009b70:	4630      	mov	r0, r6
 8009b72:	f000 f82f 	bl	8009bd4 <__malloc_unlock>
 8009b76:	f104 000b 	add.w	r0, r4, #11
 8009b7a:	1d23      	adds	r3, r4, #4
 8009b7c:	f020 0007 	bic.w	r0, r0, #7
 8009b80:	1ac2      	subs	r2, r0, r3
 8009b82:	bf1c      	itt	ne
 8009b84:	1a1b      	subne	r3, r3, r0
 8009b86:	50a3      	strne	r3, [r4, r2]
 8009b88:	e7af      	b.n	8009aea <_malloc_r+0x22>
 8009b8a:	6862      	ldr	r2, [r4, #4]
 8009b8c:	42a3      	cmp	r3, r4
 8009b8e:	bf0c      	ite	eq
 8009b90:	f8c8 2000 	streq.w	r2, [r8]
 8009b94:	605a      	strne	r2, [r3, #4]
 8009b96:	e7eb      	b.n	8009b70 <_malloc_r+0xa8>
 8009b98:	4623      	mov	r3, r4
 8009b9a:	6864      	ldr	r4, [r4, #4]
 8009b9c:	e7ae      	b.n	8009afc <_malloc_r+0x34>
 8009b9e:	463c      	mov	r4, r7
 8009ba0:	687f      	ldr	r7, [r7, #4]
 8009ba2:	e7b6      	b.n	8009b12 <_malloc_r+0x4a>
 8009ba4:	461a      	mov	r2, r3
 8009ba6:	685b      	ldr	r3, [r3, #4]
 8009ba8:	42a3      	cmp	r3, r4
 8009baa:	d1fb      	bne.n	8009ba4 <_malloc_r+0xdc>
 8009bac:	2300      	movs	r3, #0
 8009bae:	6053      	str	r3, [r2, #4]
 8009bb0:	e7de      	b.n	8009b70 <_malloc_r+0xa8>
 8009bb2:	230c      	movs	r3, #12
 8009bb4:	6033      	str	r3, [r6, #0]
 8009bb6:	4630      	mov	r0, r6
 8009bb8:	f000 f80c 	bl	8009bd4 <__malloc_unlock>
 8009bbc:	e794      	b.n	8009ae8 <_malloc_r+0x20>
 8009bbe:	6005      	str	r5, [r0, #0]
 8009bc0:	e7d6      	b.n	8009b70 <_malloc_r+0xa8>
 8009bc2:	bf00      	nop
 8009bc4:	240036f4 	.word	0x240036f4

08009bc8 <__malloc_lock>:
 8009bc8:	4801      	ldr	r0, [pc, #4]	@ (8009bd0 <__malloc_lock+0x8>)
 8009bca:	f7ff bf0f 	b.w	80099ec <__retarget_lock_acquire_recursive>
 8009bce:	bf00      	nop
 8009bd0:	240036ec 	.word	0x240036ec

08009bd4 <__malloc_unlock>:
 8009bd4:	4801      	ldr	r0, [pc, #4]	@ (8009bdc <__malloc_unlock+0x8>)
 8009bd6:	f7ff bf0a 	b.w	80099ee <__retarget_lock_release_recursive>
 8009bda:	bf00      	nop
 8009bdc:	240036ec 	.word	0x240036ec

08009be0 <__ssputs_r>:
 8009be0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009be4:	688e      	ldr	r6, [r1, #8]
 8009be6:	461f      	mov	r7, r3
 8009be8:	42be      	cmp	r6, r7
 8009bea:	680b      	ldr	r3, [r1, #0]
 8009bec:	4682      	mov	sl, r0
 8009bee:	460c      	mov	r4, r1
 8009bf0:	4690      	mov	r8, r2
 8009bf2:	d82d      	bhi.n	8009c50 <__ssputs_r+0x70>
 8009bf4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009bf8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009bfc:	d026      	beq.n	8009c4c <__ssputs_r+0x6c>
 8009bfe:	6965      	ldr	r5, [r4, #20]
 8009c00:	6909      	ldr	r1, [r1, #16]
 8009c02:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009c06:	eba3 0901 	sub.w	r9, r3, r1
 8009c0a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009c0e:	1c7b      	adds	r3, r7, #1
 8009c10:	444b      	add	r3, r9
 8009c12:	106d      	asrs	r5, r5, #1
 8009c14:	429d      	cmp	r5, r3
 8009c16:	bf38      	it	cc
 8009c18:	461d      	movcc	r5, r3
 8009c1a:	0553      	lsls	r3, r2, #21
 8009c1c:	d527      	bpl.n	8009c6e <__ssputs_r+0x8e>
 8009c1e:	4629      	mov	r1, r5
 8009c20:	f7ff ff52 	bl	8009ac8 <_malloc_r>
 8009c24:	4606      	mov	r6, r0
 8009c26:	b360      	cbz	r0, 8009c82 <__ssputs_r+0xa2>
 8009c28:	6921      	ldr	r1, [r4, #16]
 8009c2a:	464a      	mov	r2, r9
 8009c2c:	f000 fae6 	bl	800a1fc <memcpy>
 8009c30:	89a3      	ldrh	r3, [r4, #12]
 8009c32:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009c36:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009c3a:	81a3      	strh	r3, [r4, #12]
 8009c3c:	6126      	str	r6, [r4, #16]
 8009c3e:	6165      	str	r5, [r4, #20]
 8009c40:	444e      	add	r6, r9
 8009c42:	eba5 0509 	sub.w	r5, r5, r9
 8009c46:	6026      	str	r6, [r4, #0]
 8009c48:	60a5      	str	r5, [r4, #8]
 8009c4a:	463e      	mov	r6, r7
 8009c4c:	42be      	cmp	r6, r7
 8009c4e:	d900      	bls.n	8009c52 <__ssputs_r+0x72>
 8009c50:	463e      	mov	r6, r7
 8009c52:	6820      	ldr	r0, [r4, #0]
 8009c54:	4632      	mov	r2, r6
 8009c56:	4641      	mov	r1, r8
 8009c58:	f000 faa6 	bl	800a1a8 <memmove>
 8009c5c:	68a3      	ldr	r3, [r4, #8]
 8009c5e:	1b9b      	subs	r3, r3, r6
 8009c60:	60a3      	str	r3, [r4, #8]
 8009c62:	6823      	ldr	r3, [r4, #0]
 8009c64:	4433      	add	r3, r6
 8009c66:	6023      	str	r3, [r4, #0]
 8009c68:	2000      	movs	r0, #0
 8009c6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c6e:	462a      	mov	r2, r5
 8009c70:	f000 fad2 	bl	800a218 <_realloc_r>
 8009c74:	4606      	mov	r6, r0
 8009c76:	2800      	cmp	r0, #0
 8009c78:	d1e0      	bne.n	8009c3c <__ssputs_r+0x5c>
 8009c7a:	6921      	ldr	r1, [r4, #16]
 8009c7c:	4650      	mov	r0, sl
 8009c7e:	f7ff feb7 	bl	80099f0 <_free_r>
 8009c82:	230c      	movs	r3, #12
 8009c84:	f8ca 3000 	str.w	r3, [sl]
 8009c88:	89a3      	ldrh	r3, [r4, #12]
 8009c8a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009c8e:	81a3      	strh	r3, [r4, #12]
 8009c90:	f04f 30ff 	mov.w	r0, #4294967295
 8009c94:	e7e9      	b.n	8009c6a <__ssputs_r+0x8a>
	...

08009c98 <_svfiprintf_r>:
 8009c98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c9c:	4698      	mov	r8, r3
 8009c9e:	898b      	ldrh	r3, [r1, #12]
 8009ca0:	061b      	lsls	r3, r3, #24
 8009ca2:	b09d      	sub	sp, #116	@ 0x74
 8009ca4:	4607      	mov	r7, r0
 8009ca6:	460d      	mov	r5, r1
 8009ca8:	4614      	mov	r4, r2
 8009caa:	d510      	bpl.n	8009cce <_svfiprintf_r+0x36>
 8009cac:	690b      	ldr	r3, [r1, #16]
 8009cae:	b973      	cbnz	r3, 8009cce <_svfiprintf_r+0x36>
 8009cb0:	2140      	movs	r1, #64	@ 0x40
 8009cb2:	f7ff ff09 	bl	8009ac8 <_malloc_r>
 8009cb6:	6028      	str	r0, [r5, #0]
 8009cb8:	6128      	str	r0, [r5, #16]
 8009cba:	b930      	cbnz	r0, 8009cca <_svfiprintf_r+0x32>
 8009cbc:	230c      	movs	r3, #12
 8009cbe:	603b      	str	r3, [r7, #0]
 8009cc0:	f04f 30ff 	mov.w	r0, #4294967295
 8009cc4:	b01d      	add	sp, #116	@ 0x74
 8009cc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cca:	2340      	movs	r3, #64	@ 0x40
 8009ccc:	616b      	str	r3, [r5, #20]
 8009cce:	2300      	movs	r3, #0
 8009cd0:	9309      	str	r3, [sp, #36]	@ 0x24
 8009cd2:	2320      	movs	r3, #32
 8009cd4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009cd8:	f8cd 800c 	str.w	r8, [sp, #12]
 8009cdc:	2330      	movs	r3, #48	@ 0x30
 8009cde:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009e7c <_svfiprintf_r+0x1e4>
 8009ce2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009ce6:	f04f 0901 	mov.w	r9, #1
 8009cea:	4623      	mov	r3, r4
 8009cec:	469a      	mov	sl, r3
 8009cee:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009cf2:	b10a      	cbz	r2, 8009cf8 <_svfiprintf_r+0x60>
 8009cf4:	2a25      	cmp	r2, #37	@ 0x25
 8009cf6:	d1f9      	bne.n	8009cec <_svfiprintf_r+0x54>
 8009cf8:	ebba 0b04 	subs.w	fp, sl, r4
 8009cfc:	d00b      	beq.n	8009d16 <_svfiprintf_r+0x7e>
 8009cfe:	465b      	mov	r3, fp
 8009d00:	4622      	mov	r2, r4
 8009d02:	4629      	mov	r1, r5
 8009d04:	4638      	mov	r0, r7
 8009d06:	f7ff ff6b 	bl	8009be0 <__ssputs_r>
 8009d0a:	3001      	adds	r0, #1
 8009d0c:	f000 80a7 	beq.w	8009e5e <_svfiprintf_r+0x1c6>
 8009d10:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009d12:	445a      	add	r2, fp
 8009d14:	9209      	str	r2, [sp, #36]	@ 0x24
 8009d16:	f89a 3000 	ldrb.w	r3, [sl]
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	f000 809f 	beq.w	8009e5e <_svfiprintf_r+0x1c6>
 8009d20:	2300      	movs	r3, #0
 8009d22:	f04f 32ff 	mov.w	r2, #4294967295
 8009d26:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009d2a:	f10a 0a01 	add.w	sl, sl, #1
 8009d2e:	9304      	str	r3, [sp, #16]
 8009d30:	9307      	str	r3, [sp, #28]
 8009d32:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009d36:	931a      	str	r3, [sp, #104]	@ 0x68
 8009d38:	4654      	mov	r4, sl
 8009d3a:	2205      	movs	r2, #5
 8009d3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d40:	484e      	ldr	r0, [pc, #312]	@ (8009e7c <_svfiprintf_r+0x1e4>)
 8009d42:	f7f6 fad5 	bl	80002f0 <memchr>
 8009d46:	9a04      	ldr	r2, [sp, #16]
 8009d48:	b9d8      	cbnz	r0, 8009d82 <_svfiprintf_r+0xea>
 8009d4a:	06d0      	lsls	r0, r2, #27
 8009d4c:	bf44      	itt	mi
 8009d4e:	2320      	movmi	r3, #32
 8009d50:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009d54:	0711      	lsls	r1, r2, #28
 8009d56:	bf44      	itt	mi
 8009d58:	232b      	movmi	r3, #43	@ 0x2b
 8009d5a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009d5e:	f89a 3000 	ldrb.w	r3, [sl]
 8009d62:	2b2a      	cmp	r3, #42	@ 0x2a
 8009d64:	d015      	beq.n	8009d92 <_svfiprintf_r+0xfa>
 8009d66:	9a07      	ldr	r2, [sp, #28]
 8009d68:	4654      	mov	r4, sl
 8009d6a:	2000      	movs	r0, #0
 8009d6c:	f04f 0c0a 	mov.w	ip, #10
 8009d70:	4621      	mov	r1, r4
 8009d72:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009d76:	3b30      	subs	r3, #48	@ 0x30
 8009d78:	2b09      	cmp	r3, #9
 8009d7a:	d94b      	bls.n	8009e14 <_svfiprintf_r+0x17c>
 8009d7c:	b1b0      	cbz	r0, 8009dac <_svfiprintf_r+0x114>
 8009d7e:	9207      	str	r2, [sp, #28]
 8009d80:	e014      	b.n	8009dac <_svfiprintf_r+0x114>
 8009d82:	eba0 0308 	sub.w	r3, r0, r8
 8009d86:	fa09 f303 	lsl.w	r3, r9, r3
 8009d8a:	4313      	orrs	r3, r2
 8009d8c:	9304      	str	r3, [sp, #16]
 8009d8e:	46a2      	mov	sl, r4
 8009d90:	e7d2      	b.n	8009d38 <_svfiprintf_r+0xa0>
 8009d92:	9b03      	ldr	r3, [sp, #12]
 8009d94:	1d19      	adds	r1, r3, #4
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	9103      	str	r1, [sp, #12]
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	bfbb      	ittet	lt
 8009d9e:	425b      	neglt	r3, r3
 8009da0:	f042 0202 	orrlt.w	r2, r2, #2
 8009da4:	9307      	strge	r3, [sp, #28]
 8009da6:	9307      	strlt	r3, [sp, #28]
 8009da8:	bfb8      	it	lt
 8009daa:	9204      	strlt	r2, [sp, #16]
 8009dac:	7823      	ldrb	r3, [r4, #0]
 8009dae:	2b2e      	cmp	r3, #46	@ 0x2e
 8009db0:	d10a      	bne.n	8009dc8 <_svfiprintf_r+0x130>
 8009db2:	7863      	ldrb	r3, [r4, #1]
 8009db4:	2b2a      	cmp	r3, #42	@ 0x2a
 8009db6:	d132      	bne.n	8009e1e <_svfiprintf_r+0x186>
 8009db8:	9b03      	ldr	r3, [sp, #12]
 8009dba:	1d1a      	adds	r2, r3, #4
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	9203      	str	r2, [sp, #12]
 8009dc0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009dc4:	3402      	adds	r4, #2
 8009dc6:	9305      	str	r3, [sp, #20]
 8009dc8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009e8c <_svfiprintf_r+0x1f4>
 8009dcc:	7821      	ldrb	r1, [r4, #0]
 8009dce:	2203      	movs	r2, #3
 8009dd0:	4650      	mov	r0, sl
 8009dd2:	f7f6 fa8d 	bl	80002f0 <memchr>
 8009dd6:	b138      	cbz	r0, 8009de8 <_svfiprintf_r+0x150>
 8009dd8:	9b04      	ldr	r3, [sp, #16]
 8009dda:	eba0 000a 	sub.w	r0, r0, sl
 8009dde:	2240      	movs	r2, #64	@ 0x40
 8009de0:	4082      	lsls	r2, r0
 8009de2:	4313      	orrs	r3, r2
 8009de4:	3401      	adds	r4, #1
 8009de6:	9304      	str	r3, [sp, #16]
 8009de8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009dec:	4824      	ldr	r0, [pc, #144]	@ (8009e80 <_svfiprintf_r+0x1e8>)
 8009dee:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009df2:	2206      	movs	r2, #6
 8009df4:	f7f6 fa7c 	bl	80002f0 <memchr>
 8009df8:	2800      	cmp	r0, #0
 8009dfa:	d036      	beq.n	8009e6a <_svfiprintf_r+0x1d2>
 8009dfc:	4b21      	ldr	r3, [pc, #132]	@ (8009e84 <_svfiprintf_r+0x1ec>)
 8009dfe:	bb1b      	cbnz	r3, 8009e48 <_svfiprintf_r+0x1b0>
 8009e00:	9b03      	ldr	r3, [sp, #12]
 8009e02:	3307      	adds	r3, #7
 8009e04:	f023 0307 	bic.w	r3, r3, #7
 8009e08:	3308      	adds	r3, #8
 8009e0a:	9303      	str	r3, [sp, #12]
 8009e0c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e0e:	4433      	add	r3, r6
 8009e10:	9309      	str	r3, [sp, #36]	@ 0x24
 8009e12:	e76a      	b.n	8009cea <_svfiprintf_r+0x52>
 8009e14:	fb0c 3202 	mla	r2, ip, r2, r3
 8009e18:	460c      	mov	r4, r1
 8009e1a:	2001      	movs	r0, #1
 8009e1c:	e7a8      	b.n	8009d70 <_svfiprintf_r+0xd8>
 8009e1e:	2300      	movs	r3, #0
 8009e20:	3401      	adds	r4, #1
 8009e22:	9305      	str	r3, [sp, #20]
 8009e24:	4619      	mov	r1, r3
 8009e26:	f04f 0c0a 	mov.w	ip, #10
 8009e2a:	4620      	mov	r0, r4
 8009e2c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009e30:	3a30      	subs	r2, #48	@ 0x30
 8009e32:	2a09      	cmp	r2, #9
 8009e34:	d903      	bls.n	8009e3e <_svfiprintf_r+0x1a6>
 8009e36:	2b00      	cmp	r3, #0
 8009e38:	d0c6      	beq.n	8009dc8 <_svfiprintf_r+0x130>
 8009e3a:	9105      	str	r1, [sp, #20]
 8009e3c:	e7c4      	b.n	8009dc8 <_svfiprintf_r+0x130>
 8009e3e:	fb0c 2101 	mla	r1, ip, r1, r2
 8009e42:	4604      	mov	r4, r0
 8009e44:	2301      	movs	r3, #1
 8009e46:	e7f0      	b.n	8009e2a <_svfiprintf_r+0x192>
 8009e48:	ab03      	add	r3, sp, #12
 8009e4a:	9300      	str	r3, [sp, #0]
 8009e4c:	462a      	mov	r2, r5
 8009e4e:	4b0e      	ldr	r3, [pc, #56]	@ (8009e88 <_svfiprintf_r+0x1f0>)
 8009e50:	a904      	add	r1, sp, #16
 8009e52:	4638      	mov	r0, r7
 8009e54:	f3af 8000 	nop.w
 8009e58:	1c42      	adds	r2, r0, #1
 8009e5a:	4606      	mov	r6, r0
 8009e5c:	d1d6      	bne.n	8009e0c <_svfiprintf_r+0x174>
 8009e5e:	89ab      	ldrh	r3, [r5, #12]
 8009e60:	065b      	lsls	r3, r3, #25
 8009e62:	f53f af2d 	bmi.w	8009cc0 <_svfiprintf_r+0x28>
 8009e66:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009e68:	e72c      	b.n	8009cc4 <_svfiprintf_r+0x2c>
 8009e6a:	ab03      	add	r3, sp, #12
 8009e6c:	9300      	str	r3, [sp, #0]
 8009e6e:	462a      	mov	r2, r5
 8009e70:	4b05      	ldr	r3, [pc, #20]	@ (8009e88 <_svfiprintf_r+0x1f0>)
 8009e72:	a904      	add	r1, sp, #16
 8009e74:	4638      	mov	r0, r7
 8009e76:	f000 f879 	bl	8009f6c <_printf_i>
 8009e7a:	e7ed      	b.n	8009e58 <_svfiprintf_r+0x1c0>
 8009e7c:	0800a360 	.word	0x0800a360
 8009e80:	0800a36a 	.word	0x0800a36a
 8009e84:	00000000 	.word	0x00000000
 8009e88:	08009be1 	.word	0x08009be1
 8009e8c:	0800a366 	.word	0x0800a366

08009e90 <_printf_common>:
 8009e90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009e94:	4616      	mov	r6, r2
 8009e96:	4698      	mov	r8, r3
 8009e98:	688a      	ldr	r2, [r1, #8]
 8009e9a:	690b      	ldr	r3, [r1, #16]
 8009e9c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009ea0:	4293      	cmp	r3, r2
 8009ea2:	bfb8      	it	lt
 8009ea4:	4613      	movlt	r3, r2
 8009ea6:	6033      	str	r3, [r6, #0]
 8009ea8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009eac:	4607      	mov	r7, r0
 8009eae:	460c      	mov	r4, r1
 8009eb0:	b10a      	cbz	r2, 8009eb6 <_printf_common+0x26>
 8009eb2:	3301      	adds	r3, #1
 8009eb4:	6033      	str	r3, [r6, #0]
 8009eb6:	6823      	ldr	r3, [r4, #0]
 8009eb8:	0699      	lsls	r1, r3, #26
 8009eba:	bf42      	ittt	mi
 8009ebc:	6833      	ldrmi	r3, [r6, #0]
 8009ebe:	3302      	addmi	r3, #2
 8009ec0:	6033      	strmi	r3, [r6, #0]
 8009ec2:	6825      	ldr	r5, [r4, #0]
 8009ec4:	f015 0506 	ands.w	r5, r5, #6
 8009ec8:	d106      	bne.n	8009ed8 <_printf_common+0x48>
 8009eca:	f104 0a19 	add.w	sl, r4, #25
 8009ece:	68e3      	ldr	r3, [r4, #12]
 8009ed0:	6832      	ldr	r2, [r6, #0]
 8009ed2:	1a9b      	subs	r3, r3, r2
 8009ed4:	42ab      	cmp	r3, r5
 8009ed6:	dc26      	bgt.n	8009f26 <_printf_common+0x96>
 8009ed8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009edc:	6822      	ldr	r2, [r4, #0]
 8009ede:	3b00      	subs	r3, #0
 8009ee0:	bf18      	it	ne
 8009ee2:	2301      	movne	r3, #1
 8009ee4:	0692      	lsls	r2, r2, #26
 8009ee6:	d42b      	bmi.n	8009f40 <_printf_common+0xb0>
 8009ee8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009eec:	4641      	mov	r1, r8
 8009eee:	4638      	mov	r0, r7
 8009ef0:	47c8      	blx	r9
 8009ef2:	3001      	adds	r0, #1
 8009ef4:	d01e      	beq.n	8009f34 <_printf_common+0xa4>
 8009ef6:	6823      	ldr	r3, [r4, #0]
 8009ef8:	6922      	ldr	r2, [r4, #16]
 8009efa:	f003 0306 	and.w	r3, r3, #6
 8009efe:	2b04      	cmp	r3, #4
 8009f00:	bf02      	ittt	eq
 8009f02:	68e5      	ldreq	r5, [r4, #12]
 8009f04:	6833      	ldreq	r3, [r6, #0]
 8009f06:	1aed      	subeq	r5, r5, r3
 8009f08:	68a3      	ldr	r3, [r4, #8]
 8009f0a:	bf0c      	ite	eq
 8009f0c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009f10:	2500      	movne	r5, #0
 8009f12:	4293      	cmp	r3, r2
 8009f14:	bfc4      	itt	gt
 8009f16:	1a9b      	subgt	r3, r3, r2
 8009f18:	18ed      	addgt	r5, r5, r3
 8009f1a:	2600      	movs	r6, #0
 8009f1c:	341a      	adds	r4, #26
 8009f1e:	42b5      	cmp	r5, r6
 8009f20:	d11a      	bne.n	8009f58 <_printf_common+0xc8>
 8009f22:	2000      	movs	r0, #0
 8009f24:	e008      	b.n	8009f38 <_printf_common+0xa8>
 8009f26:	2301      	movs	r3, #1
 8009f28:	4652      	mov	r2, sl
 8009f2a:	4641      	mov	r1, r8
 8009f2c:	4638      	mov	r0, r7
 8009f2e:	47c8      	blx	r9
 8009f30:	3001      	adds	r0, #1
 8009f32:	d103      	bne.n	8009f3c <_printf_common+0xac>
 8009f34:	f04f 30ff 	mov.w	r0, #4294967295
 8009f38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f3c:	3501      	adds	r5, #1
 8009f3e:	e7c6      	b.n	8009ece <_printf_common+0x3e>
 8009f40:	18e1      	adds	r1, r4, r3
 8009f42:	1c5a      	adds	r2, r3, #1
 8009f44:	2030      	movs	r0, #48	@ 0x30
 8009f46:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009f4a:	4422      	add	r2, r4
 8009f4c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009f50:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009f54:	3302      	adds	r3, #2
 8009f56:	e7c7      	b.n	8009ee8 <_printf_common+0x58>
 8009f58:	2301      	movs	r3, #1
 8009f5a:	4622      	mov	r2, r4
 8009f5c:	4641      	mov	r1, r8
 8009f5e:	4638      	mov	r0, r7
 8009f60:	47c8      	blx	r9
 8009f62:	3001      	adds	r0, #1
 8009f64:	d0e6      	beq.n	8009f34 <_printf_common+0xa4>
 8009f66:	3601      	adds	r6, #1
 8009f68:	e7d9      	b.n	8009f1e <_printf_common+0x8e>
	...

08009f6c <_printf_i>:
 8009f6c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009f70:	7e0f      	ldrb	r7, [r1, #24]
 8009f72:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009f74:	2f78      	cmp	r7, #120	@ 0x78
 8009f76:	4691      	mov	r9, r2
 8009f78:	4680      	mov	r8, r0
 8009f7a:	460c      	mov	r4, r1
 8009f7c:	469a      	mov	sl, r3
 8009f7e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009f82:	d807      	bhi.n	8009f94 <_printf_i+0x28>
 8009f84:	2f62      	cmp	r7, #98	@ 0x62
 8009f86:	d80a      	bhi.n	8009f9e <_printf_i+0x32>
 8009f88:	2f00      	cmp	r7, #0
 8009f8a:	f000 80d1 	beq.w	800a130 <_printf_i+0x1c4>
 8009f8e:	2f58      	cmp	r7, #88	@ 0x58
 8009f90:	f000 80b8 	beq.w	800a104 <_printf_i+0x198>
 8009f94:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009f98:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009f9c:	e03a      	b.n	800a014 <_printf_i+0xa8>
 8009f9e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009fa2:	2b15      	cmp	r3, #21
 8009fa4:	d8f6      	bhi.n	8009f94 <_printf_i+0x28>
 8009fa6:	a101      	add	r1, pc, #4	@ (adr r1, 8009fac <_printf_i+0x40>)
 8009fa8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009fac:	0800a005 	.word	0x0800a005
 8009fb0:	0800a019 	.word	0x0800a019
 8009fb4:	08009f95 	.word	0x08009f95
 8009fb8:	08009f95 	.word	0x08009f95
 8009fbc:	08009f95 	.word	0x08009f95
 8009fc0:	08009f95 	.word	0x08009f95
 8009fc4:	0800a019 	.word	0x0800a019
 8009fc8:	08009f95 	.word	0x08009f95
 8009fcc:	08009f95 	.word	0x08009f95
 8009fd0:	08009f95 	.word	0x08009f95
 8009fd4:	08009f95 	.word	0x08009f95
 8009fd8:	0800a117 	.word	0x0800a117
 8009fdc:	0800a043 	.word	0x0800a043
 8009fe0:	0800a0d1 	.word	0x0800a0d1
 8009fe4:	08009f95 	.word	0x08009f95
 8009fe8:	08009f95 	.word	0x08009f95
 8009fec:	0800a139 	.word	0x0800a139
 8009ff0:	08009f95 	.word	0x08009f95
 8009ff4:	0800a043 	.word	0x0800a043
 8009ff8:	08009f95 	.word	0x08009f95
 8009ffc:	08009f95 	.word	0x08009f95
 800a000:	0800a0d9 	.word	0x0800a0d9
 800a004:	6833      	ldr	r3, [r6, #0]
 800a006:	1d1a      	adds	r2, r3, #4
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	6032      	str	r2, [r6, #0]
 800a00c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a010:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a014:	2301      	movs	r3, #1
 800a016:	e09c      	b.n	800a152 <_printf_i+0x1e6>
 800a018:	6833      	ldr	r3, [r6, #0]
 800a01a:	6820      	ldr	r0, [r4, #0]
 800a01c:	1d19      	adds	r1, r3, #4
 800a01e:	6031      	str	r1, [r6, #0]
 800a020:	0606      	lsls	r6, r0, #24
 800a022:	d501      	bpl.n	800a028 <_printf_i+0xbc>
 800a024:	681d      	ldr	r5, [r3, #0]
 800a026:	e003      	b.n	800a030 <_printf_i+0xc4>
 800a028:	0645      	lsls	r5, r0, #25
 800a02a:	d5fb      	bpl.n	800a024 <_printf_i+0xb8>
 800a02c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a030:	2d00      	cmp	r5, #0
 800a032:	da03      	bge.n	800a03c <_printf_i+0xd0>
 800a034:	232d      	movs	r3, #45	@ 0x2d
 800a036:	426d      	negs	r5, r5
 800a038:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a03c:	4858      	ldr	r0, [pc, #352]	@ (800a1a0 <_printf_i+0x234>)
 800a03e:	230a      	movs	r3, #10
 800a040:	e011      	b.n	800a066 <_printf_i+0xfa>
 800a042:	6821      	ldr	r1, [r4, #0]
 800a044:	6833      	ldr	r3, [r6, #0]
 800a046:	0608      	lsls	r0, r1, #24
 800a048:	f853 5b04 	ldr.w	r5, [r3], #4
 800a04c:	d402      	bmi.n	800a054 <_printf_i+0xe8>
 800a04e:	0649      	lsls	r1, r1, #25
 800a050:	bf48      	it	mi
 800a052:	b2ad      	uxthmi	r5, r5
 800a054:	2f6f      	cmp	r7, #111	@ 0x6f
 800a056:	4852      	ldr	r0, [pc, #328]	@ (800a1a0 <_printf_i+0x234>)
 800a058:	6033      	str	r3, [r6, #0]
 800a05a:	bf14      	ite	ne
 800a05c:	230a      	movne	r3, #10
 800a05e:	2308      	moveq	r3, #8
 800a060:	2100      	movs	r1, #0
 800a062:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a066:	6866      	ldr	r6, [r4, #4]
 800a068:	60a6      	str	r6, [r4, #8]
 800a06a:	2e00      	cmp	r6, #0
 800a06c:	db05      	blt.n	800a07a <_printf_i+0x10e>
 800a06e:	6821      	ldr	r1, [r4, #0]
 800a070:	432e      	orrs	r6, r5
 800a072:	f021 0104 	bic.w	r1, r1, #4
 800a076:	6021      	str	r1, [r4, #0]
 800a078:	d04b      	beq.n	800a112 <_printf_i+0x1a6>
 800a07a:	4616      	mov	r6, r2
 800a07c:	fbb5 f1f3 	udiv	r1, r5, r3
 800a080:	fb03 5711 	mls	r7, r3, r1, r5
 800a084:	5dc7      	ldrb	r7, [r0, r7]
 800a086:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a08a:	462f      	mov	r7, r5
 800a08c:	42bb      	cmp	r3, r7
 800a08e:	460d      	mov	r5, r1
 800a090:	d9f4      	bls.n	800a07c <_printf_i+0x110>
 800a092:	2b08      	cmp	r3, #8
 800a094:	d10b      	bne.n	800a0ae <_printf_i+0x142>
 800a096:	6823      	ldr	r3, [r4, #0]
 800a098:	07df      	lsls	r7, r3, #31
 800a09a:	d508      	bpl.n	800a0ae <_printf_i+0x142>
 800a09c:	6923      	ldr	r3, [r4, #16]
 800a09e:	6861      	ldr	r1, [r4, #4]
 800a0a0:	4299      	cmp	r1, r3
 800a0a2:	bfde      	ittt	le
 800a0a4:	2330      	movle	r3, #48	@ 0x30
 800a0a6:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a0aa:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a0ae:	1b92      	subs	r2, r2, r6
 800a0b0:	6122      	str	r2, [r4, #16]
 800a0b2:	f8cd a000 	str.w	sl, [sp]
 800a0b6:	464b      	mov	r3, r9
 800a0b8:	aa03      	add	r2, sp, #12
 800a0ba:	4621      	mov	r1, r4
 800a0bc:	4640      	mov	r0, r8
 800a0be:	f7ff fee7 	bl	8009e90 <_printf_common>
 800a0c2:	3001      	adds	r0, #1
 800a0c4:	d14a      	bne.n	800a15c <_printf_i+0x1f0>
 800a0c6:	f04f 30ff 	mov.w	r0, #4294967295
 800a0ca:	b004      	add	sp, #16
 800a0cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a0d0:	6823      	ldr	r3, [r4, #0]
 800a0d2:	f043 0320 	orr.w	r3, r3, #32
 800a0d6:	6023      	str	r3, [r4, #0]
 800a0d8:	4832      	ldr	r0, [pc, #200]	@ (800a1a4 <_printf_i+0x238>)
 800a0da:	2778      	movs	r7, #120	@ 0x78
 800a0dc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a0e0:	6823      	ldr	r3, [r4, #0]
 800a0e2:	6831      	ldr	r1, [r6, #0]
 800a0e4:	061f      	lsls	r7, r3, #24
 800a0e6:	f851 5b04 	ldr.w	r5, [r1], #4
 800a0ea:	d402      	bmi.n	800a0f2 <_printf_i+0x186>
 800a0ec:	065f      	lsls	r7, r3, #25
 800a0ee:	bf48      	it	mi
 800a0f0:	b2ad      	uxthmi	r5, r5
 800a0f2:	6031      	str	r1, [r6, #0]
 800a0f4:	07d9      	lsls	r1, r3, #31
 800a0f6:	bf44      	itt	mi
 800a0f8:	f043 0320 	orrmi.w	r3, r3, #32
 800a0fc:	6023      	strmi	r3, [r4, #0]
 800a0fe:	b11d      	cbz	r5, 800a108 <_printf_i+0x19c>
 800a100:	2310      	movs	r3, #16
 800a102:	e7ad      	b.n	800a060 <_printf_i+0xf4>
 800a104:	4826      	ldr	r0, [pc, #152]	@ (800a1a0 <_printf_i+0x234>)
 800a106:	e7e9      	b.n	800a0dc <_printf_i+0x170>
 800a108:	6823      	ldr	r3, [r4, #0]
 800a10a:	f023 0320 	bic.w	r3, r3, #32
 800a10e:	6023      	str	r3, [r4, #0]
 800a110:	e7f6      	b.n	800a100 <_printf_i+0x194>
 800a112:	4616      	mov	r6, r2
 800a114:	e7bd      	b.n	800a092 <_printf_i+0x126>
 800a116:	6833      	ldr	r3, [r6, #0]
 800a118:	6825      	ldr	r5, [r4, #0]
 800a11a:	6961      	ldr	r1, [r4, #20]
 800a11c:	1d18      	adds	r0, r3, #4
 800a11e:	6030      	str	r0, [r6, #0]
 800a120:	062e      	lsls	r6, r5, #24
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	d501      	bpl.n	800a12a <_printf_i+0x1be>
 800a126:	6019      	str	r1, [r3, #0]
 800a128:	e002      	b.n	800a130 <_printf_i+0x1c4>
 800a12a:	0668      	lsls	r0, r5, #25
 800a12c:	d5fb      	bpl.n	800a126 <_printf_i+0x1ba>
 800a12e:	8019      	strh	r1, [r3, #0]
 800a130:	2300      	movs	r3, #0
 800a132:	6123      	str	r3, [r4, #16]
 800a134:	4616      	mov	r6, r2
 800a136:	e7bc      	b.n	800a0b2 <_printf_i+0x146>
 800a138:	6833      	ldr	r3, [r6, #0]
 800a13a:	1d1a      	adds	r2, r3, #4
 800a13c:	6032      	str	r2, [r6, #0]
 800a13e:	681e      	ldr	r6, [r3, #0]
 800a140:	6862      	ldr	r2, [r4, #4]
 800a142:	2100      	movs	r1, #0
 800a144:	4630      	mov	r0, r6
 800a146:	f7f6 f8d3 	bl	80002f0 <memchr>
 800a14a:	b108      	cbz	r0, 800a150 <_printf_i+0x1e4>
 800a14c:	1b80      	subs	r0, r0, r6
 800a14e:	6060      	str	r0, [r4, #4]
 800a150:	6863      	ldr	r3, [r4, #4]
 800a152:	6123      	str	r3, [r4, #16]
 800a154:	2300      	movs	r3, #0
 800a156:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a15a:	e7aa      	b.n	800a0b2 <_printf_i+0x146>
 800a15c:	6923      	ldr	r3, [r4, #16]
 800a15e:	4632      	mov	r2, r6
 800a160:	4649      	mov	r1, r9
 800a162:	4640      	mov	r0, r8
 800a164:	47d0      	blx	sl
 800a166:	3001      	adds	r0, #1
 800a168:	d0ad      	beq.n	800a0c6 <_printf_i+0x15a>
 800a16a:	6823      	ldr	r3, [r4, #0]
 800a16c:	079b      	lsls	r3, r3, #30
 800a16e:	d413      	bmi.n	800a198 <_printf_i+0x22c>
 800a170:	68e0      	ldr	r0, [r4, #12]
 800a172:	9b03      	ldr	r3, [sp, #12]
 800a174:	4298      	cmp	r0, r3
 800a176:	bfb8      	it	lt
 800a178:	4618      	movlt	r0, r3
 800a17a:	e7a6      	b.n	800a0ca <_printf_i+0x15e>
 800a17c:	2301      	movs	r3, #1
 800a17e:	4632      	mov	r2, r6
 800a180:	4649      	mov	r1, r9
 800a182:	4640      	mov	r0, r8
 800a184:	47d0      	blx	sl
 800a186:	3001      	adds	r0, #1
 800a188:	d09d      	beq.n	800a0c6 <_printf_i+0x15a>
 800a18a:	3501      	adds	r5, #1
 800a18c:	68e3      	ldr	r3, [r4, #12]
 800a18e:	9903      	ldr	r1, [sp, #12]
 800a190:	1a5b      	subs	r3, r3, r1
 800a192:	42ab      	cmp	r3, r5
 800a194:	dcf2      	bgt.n	800a17c <_printf_i+0x210>
 800a196:	e7eb      	b.n	800a170 <_printf_i+0x204>
 800a198:	2500      	movs	r5, #0
 800a19a:	f104 0619 	add.w	r6, r4, #25
 800a19e:	e7f5      	b.n	800a18c <_printf_i+0x220>
 800a1a0:	0800a371 	.word	0x0800a371
 800a1a4:	0800a382 	.word	0x0800a382

0800a1a8 <memmove>:
 800a1a8:	4288      	cmp	r0, r1
 800a1aa:	b510      	push	{r4, lr}
 800a1ac:	eb01 0402 	add.w	r4, r1, r2
 800a1b0:	d902      	bls.n	800a1b8 <memmove+0x10>
 800a1b2:	4284      	cmp	r4, r0
 800a1b4:	4623      	mov	r3, r4
 800a1b6:	d807      	bhi.n	800a1c8 <memmove+0x20>
 800a1b8:	1e43      	subs	r3, r0, #1
 800a1ba:	42a1      	cmp	r1, r4
 800a1bc:	d008      	beq.n	800a1d0 <memmove+0x28>
 800a1be:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a1c2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a1c6:	e7f8      	b.n	800a1ba <memmove+0x12>
 800a1c8:	4402      	add	r2, r0
 800a1ca:	4601      	mov	r1, r0
 800a1cc:	428a      	cmp	r2, r1
 800a1ce:	d100      	bne.n	800a1d2 <memmove+0x2a>
 800a1d0:	bd10      	pop	{r4, pc}
 800a1d2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a1d6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a1da:	e7f7      	b.n	800a1cc <memmove+0x24>

0800a1dc <_sbrk_r>:
 800a1dc:	b538      	push	{r3, r4, r5, lr}
 800a1de:	4d06      	ldr	r5, [pc, #24]	@ (800a1f8 <_sbrk_r+0x1c>)
 800a1e0:	2300      	movs	r3, #0
 800a1e2:	4604      	mov	r4, r0
 800a1e4:	4608      	mov	r0, r1
 800a1e6:	602b      	str	r3, [r5, #0]
 800a1e8:	f7f6 fb34 	bl	8000854 <_sbrk>
 800a1ec:	1c43      	adds	r3, r0, #1
 800a1ee:	d102      	bne.n	800a1f6 <_sbrk_r+0x1a>
 800a1f0:	682b      	ldr	r3, [r5, #0]
 800a1f2:	b103      	cbz	r3, 800a1f6 <_sbrk_r+0x1a>
 800a1f4:	6023      	str	r3, [r4, #0]
 800a1f6:	bd38      	pop	{r3, r4, r5, pc}
 800a1f8:	240036e8 	.word	0x240036e8

0800a1fc <memcpy>:
 800a1fc:	440a      	add	r2, r1
 800a1fe:	4291      	cmp	r1, r2
 800a200:	f100 33ff 	add.w	r3, r0, #4294967295
 800a204:	d100      	bne.n	800a208 <memcpy+0xc>
 800a206:	4770      	bx	lr
 800a208:	b510      	push	{r4, lr}
 800a20a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a20e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a212:	4291      	cmp	r1, r2
 800a214:	d1f9      	bne.n	800a20a <memcpy+0xe>
 800a216:	bd10      	pop	{r4, pc}

0800a218 <_realloc_r>:
 800a218:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a21c:	4607      	mov	r7, r0
 800a21e:	4614      	mov	r4, r2
 800a220:	460d      	mov	r5, r1
 800a222:	b921      	cbnz	r1, 800a22e <_realloc_r+0x16>
 800a224:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a228:	4611      	mov	r1, r2
 800a22a:	f7ff bc4d 	b.w	8009ac8 <_malloc_r>
 800a22e:	b92a      	cbnz	r2, 800a23c <_realloc_r+0x24>
 800a230:	f7ff fbde 	bl	80099f0 <_free_r>
 800a234:	4625      	mov	r5, r4
 800a236:	4628      	mov	r0, r5
 800a238:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a23c:	f000 f81a 	bl	800a274 <_malloc_usable_size_r>
 800a240:	4284      	cmp	r4, r0
 800a242:	4606      	mov	r6, r0
 800a244:	d802      	bhi.n	800a24c <_realloc_r+0x34>
 800a246:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a24a:	d8f4      	bhi.n	800a236 <_realloc_r+0x1e>
 800a24c:	4621      	mov	r1, r4
 800a24e:	4638      	mov	r0, r7
 800a250:	f7ff fc3a 	bl	8009ac8 <_malloc_r>
 800a254:	4680      	mov	r8, r0
 800a256:	b908      	cbnz	r0, 800a25c <_realloc_r+0x44>
 800a258:	4645      	mov	r5, r8
 800a25a:	e7ec      	b.n	800a236 <_realloc_r+0x1e>
 800a25c:	42b4      	cmp	r4, r6
 800a25e:	4622      	mov	r2, r4
 800a260:	4629      	mov	r1, r5
 800a262:	bf28      	it	cs
 800a264:	4632      	movcs	r2, r6
 800a266:	f7ff ffc9 	bl	800a1fc <memcpy>
 800a26a:	4629      	mov	r1, r5
 800a26c:	4638      	mov	r0, r7
 800a26e:	f7ff fbbf 	bl	80099f0 <_free_r>
 800a272:	e7f1      	b.n	800a258 <_realloc_r+0x40>

0800a274 <_malloc_usable_size_r>:
 800a274:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a278:	1f18      	subs	r0, r3, #4
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	bfbc      	itt	lt
 800a27e:	580b      	ldrlt	r3, [r1, r0]
 800a280:	18c0      	addlt	r0, r0, r3
 800a282:	4770      	bx	lr

0800a284 <_init>:
 800a284:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a286:	bf00      	nop
 800a288:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a28a:	bc08      	pop	{r3}
 800a28c:	469e      	mov	lr, r3
 800a28e:	4770      	bx	lr

0800a290 <_fini>:
 800a290:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a292:	bf00      	nop
 800a294:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a296:	bc08      	pop	{r3}
 800a298:	469e      	mov	lr, r3
 800a29a:	4770      	bx	lr
