// Seed: 1754184836
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  output wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_16;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    output tri id_2,
    output wire id_3,
    output supply0 id_4
);
  if (1) begin : LABEL_0
    logic id_6;
    logic id_7;
  end
  xor primCall (id_2, id_9, id_0, id_8);
  wire id_8;
  wire [-1 'b0 : -1] id_9;
  module_0 modCall_1 (
      id_9,
      id_8,
      id_9,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
endmodule
