Create your design in this folder.

Completed Task 1
Completed Task 1 Challenge 1 - see testbench logic and comments such that when reached count = 9: for 3 cycles don't increase counter
Completed Task 2 Challenge2 2 - adding OR condition to always_ff trigger such that the logic is activate on rising clock edge or rising RST signal edge so that counter is reset asynchronoously