<stg><name>key_schedule</name>


<trans_list>

<trans id="69" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %k_addr = getelementptr [1000 x i32]* %k, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="k_addr"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:17  store i32 0, i32* %k_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %k_addr_1 = getelementptr [1000 x i32]* %k, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="k_addr_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:19  store i32 0, i32* %k_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %k_addr_2 = getelementptr [1000 x i32]* %k, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="k_addr_2"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:21  store i32 0, i32* %k_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %k_addr_3 = getelementptr [1000 x i32]* %k, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="k_addr_3"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:23  store i32 0, i32* %k_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="17" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %k_addr_4 = getelementptr [1000 x i32]* %k, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="k_addr_4"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:25  store i32 0, i32* %k_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %k_addr_5 = getelementptr [1000 x i32]* %k, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="k_addr_5"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:27  store i32 0, i32* %k_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="21" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %k_addr_6 = getelementptr [1000 x i32]* %k, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="k_addr_6"/></StgValue>
</operation>

<operation id="22" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:29  store i32 0, i32* %k_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="23" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %k_addr_7 = getelementptr [1000 x i32]* %k, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="k_addr_7"/></StgValue>
</operation>

<operation id="24" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:31  store i32 0, i32* %k_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="25" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %x_addr = getelementptr [1000 x i32]* %x, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="x_addr"/></StgValue>
</operation>

<operation id="26" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="10">
<![CDATA[
:7  %x_load = load i32* %x_addr, align 4

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="27" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %x_addr_1 = getelementptr [1000 x i32]* %x, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="x_addr_1"/></StgValue>
</operation>

<operation id="28" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="10">
<![CDATA[
:9  %x_load_1 = load i32* %x_addr_1, align 4

]]></Node>
<StgValue><ssdm name="x_load_1"/></StgValue>
</operation>

<operation id="29" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %k_addr_8 = getelementptr [1000 x i32]* %k, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="k_addr_8"/></StgValue>
</operation>

<operation id="30" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:37  store i32 0, i32* %k_addr_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="31" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %k_addr_9 = getelementptr [1000 x i32]* %k, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="k_addr_9"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:39  store i32 0, i32* %k_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="33" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %z_addr = getelementptr [1000 x i32]* %z, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="z_addr"/></StgValue>
</operation>

<operation id="34" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="10">
<![CDATA[
:7  %x_load = load i32* %x_addr, align 4

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="35" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="10">
<![CDATA[
:9  %x_load_1 = load i32* %x_addr_1, align 4

]]></Node>
<StgValue><ssdm name="x_load_1"/></StgValue>
</operation>

<operation id="36" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %x_addr_2 = getelementptr [1000 x i32]* %x, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="x_addr_2"/></StgValue>
</operation>

<operation id="37" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="10">
<![CDATA[
:11  %x_load_2 = load i32* %x_addr_2, align 4

]]></Node>
<StgValue><ssdm name="x_load_2"/></StgValue>
</operation>

<operation id="38" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %x_addr_3 = getelementptr [1000 x i32]* %x, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="x_addr_3"/></StgValue>
</operation>

<operation id="39" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="10">
<![CDATA[
:15  %x_load_3 = load i32* %x_addr_3, align 4

]]></Node>
<StgValue><ssdm name="x_load_3"/></StgValue>
</operation>

<operation id="40" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %z_addr_3 = getelementptr [1000 x i32]* %z, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="z_addr_3"/></StgValue>
</operation>

<operation id="41" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:32  store i32 %x_load_1, i32* %z_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="42" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:35  store i32 %x_load, i32* %z_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="43" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %k_addr_10 = getelementptr [1000 x i32]* %k, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="k_addr_10"/></StgValue>
</operation>

<operation id="44" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:41  store i32 0, i32* %k_addr_10, align 4

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="45" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %k_addr_11 = getelementptr [1000 x i32]* %k, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="k_addr_11"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:43  store i32 0, i32* %k_addr_11, align 4

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="47" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="10">
<![CDATA[
:11  %x_load_2 = load i32* %x_addr_2, align 4

]]></Node>
<StgValue><ssdm name="x_load_2"/></StgValue>
</operation>

<operation id="48" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %z_addr_1 = getelementptr [1000 x i32]* %z, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="z_addr_1"/></StgValue>
</operation>

<operation id="49" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %z_addr_2 = getelementptr [1000 x i32]* %z, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="z_addr_2"/></StgValue>
</operation>

<operation id="50" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="10">
<![CDATA[
:15  %x_load_3 = load i32* %x_addr_3, align 4

]]></Node>
<StgValue><ssdm name="x_load_3"/></StgValue>
</operation>

<operation id="51" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:33  store i32 %x_load_2, i32* %z_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="52" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:34  store i32 %x_load_3, i32* %z_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>

<operation id="53" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="32">
<![CDATA[
:44  store i32 %x_load_3, i32* %x_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="54" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="32">
<![CDATA[
:45  store i32 %x_load_1, i32* %x_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="55" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %k_addr_12 = getelementptr [1000 x i32]* %k, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="k_addr_12"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:48  store i32 0, i32* %k_addr_12, align 4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="57" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49  %k_addr_13 = getelementptr [1000 x i32]* %k, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="k_addr_13"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:50  store i32 0, i32* %k_addr_13, align 4

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="59" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %x) nounwind, !map !35

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="60" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %z) nounwind, !map !39

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="61" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %k) nounwind, !map !43

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @key_schedule_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="63" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="32">
<![CDATA[
:46  store i32 %x_load, i32* %x_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="64" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51  %k_addr_14 = getelementptr [1000 x i32]* %k, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="k_addr_14"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:52  store i32 0, i32* %k_addr_14, align 4

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53  %k_addr_15 = getelementptr [1000 x i32]* %k, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="k_addr_15"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:54  store i32 0, i32* %k_addr_15, align 4

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="68" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0">
<![CDATA[
:55  ret void

]]></Node>
<StgValue><ssdm name="ret_ln92"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
