//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Sat Sep 22 01:35:14 2012 (1348274114)
// Cuda compilation tools, release 5.0, V0.2.1221
//

.version 3.1
.target sm_20
.address_size 64

	.file	1 "/home/saifmulla/openmm/OpenMM/platforms/cuda/sharedTarget/bbsort_kernel.compute_20.cpp3.i"
	.file	2 "/home/saifmulla/openmm/OpenMM/platforms/cuda/./src/kernels//bbsort_kernel.cu"
.global .texref tBucketSizes;
.global .texref tBucketOffsets;
.global .texref tBucketOfSlices;
.global .texref tSliceOffsetInBucket;

.entry _Z10reduceSumDPfii(
	.param .u64 _Z10reduceSumDPfii_param_0,
	.param .u32 _Z10reduceSumDPfii_param_1,
	.param .u32 _Z10reduceSumDPfii_param_2
)
{
	.reg .pred 	%p<2>;
	.reg .s32 	%r<11>;
	.reg .f32 	%f<4>;
	.reg .s64 	%rd<7>;


	ld.param.u64 	%rd2, [_Z10reduceSumDPfii_param_0];
	ld.param.u32 	%r3, [_Z10reduceSumDPfii_param_1];
	ld.param.u32 	%r4, [_Z10reduceSumDPfii_param_2];
	cvta.to.global.u64 	%rd1, %rd2;
	.loc 2 67 1
	mov.u32 	%r5, %ntid.x;
	mov.u32 	%r6, %ctaid.x;
	mov.u32 	%r7, %tid.x;
	mad.lo.s32 	%r1, %r5, %r6, %r7;
	.loc 2 69 1
	add.s32 	%r2, %r1, %r3;
	setp.ge.s32 	%p1, %r2, %r4;
	@%p1 bra 	BB0_2;

	.loc 2 72 1
	mul.wide.s32 	%rd3, %r2, 4;
	add.s64 	%rd4, %rd1, %rd3;
	mul.wide.s32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd1, %rd5;
	ld.global.f32 	%f1, [%rd6];
	ld.global.f32 	%f2, [%rd4];
	add.ftz.f32 	%f3, %f1, %f2;
	st.global.f32 	[%rd6], %f3;

BB0_2:
	.loc 2 73 2
	ret;
}


