{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1528077566322 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528077566326 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 04 04:59:26 2018 " "Processing started: Mon Jun 04 04:59:26 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528077566326 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528077566326 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga -c vga " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528077566326 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1528077566802 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1528077567396 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1528077567396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hvsync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file hvsync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hvsync_generator " "Found entity 1: hvsync_generator" {  } { { "hvsync_generator.v" "" { Text "D:/Proje/vga/vgabenim/hvsync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528077576895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528077576895 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga.v(100) " "Verilog HDL information at vga.v(100): always construct contains both blocking and non-blocking assignments" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 100 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1528077576902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528077576902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528077576902 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga.v(74) " "Verilog HDL Instantiation warning at vga.v(74): instance has no name" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 74 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1528077576903 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga " "Elaborating entity \"vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1528077577219 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "vrms_sayi1 vga.v(18) " "Verilog HDL warning at vga.v(18): object vrms_sayi1 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 18 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528077577223 "|vga"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "vrms_sayi2 vga.v(19) " "Verilog HDL warning at vga.v(19): object vrms_sayi2 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 19 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528077577223 "|vga"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "voltdiv1 vga.v(27) " "Verilog HDL warning at vga.v(27): object voltdiv1 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 27 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528077577223 "|vga"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "voltdiv2 vga.v(28) " "Verilog HDL warning at vga.v(28): object voltdiv2 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 28 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528077577223 "|vga"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "timediv1 vga.v(29) " "Verilog HDL warning at vga.v(29): object timediv1 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 29 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528077577223 "|vga"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "timediv2 vga.v(30) " "Verilog HDL warning at vga.v(30): object timediv2 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 30 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528077577223 "|vga"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "timediv3 vga.v(31) " "Verilog HDL warning at vga.v(31): object timediv3 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 31 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528077577223 "|vga"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "timediv4 vga.v(32) " "Verilog HDL warning at vga.v(32): object timediv4 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 32 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528077577223 "|vga"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "timediv5 vga.v(33) " "Verilog HDL warning at vga.v(33): object timediv5 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 33 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528077577223 "|vga"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "timediv6 vga.v(34) " "Verilog HDL warning at vga.v(34): object timediv6 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 34 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528077577223 "|vga"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "dalgalar vga.v(59) " "Verilog HDL warning at vga.v(59): object dalgalar used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 59 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528077577226 "|vga"}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "clk_25 vga.v(100) " "Verilog HDL Event Control warning at vga.v(100): posedge or negedge of vector \"clk_25\" depends solely on its least-significant bit" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 100 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Analysis & Synthesis" 0 -1 1528077577229 "|vga"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(183) " "Verilog HDL Case Statement warning at vga.v(183): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 183 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528077577233 "|vga"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(299) " "Verilog HDL Case Statement warning at vga.v(299): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 299 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528077577237 "|vga"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(405) " "Verilog HDL Case Statement warning at vga.v(405): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 405 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528077577240 "|vga"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(519) " "Verilog HDL Case Statement warning at vga.v(519): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 519 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528077577243 "|vga"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(624) " "Verilog HDL Case Statement warning at vga.v(624): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 624 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528077577246 "|vga"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(739) " "Verilog HDL Case Statement warning at vga.v(739): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 739 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528077577249 "|vga"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(842) " "Verilog HDL Case Statement warning at vga.v(842): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 842 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528077577251 "|vga"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(896) " "Verilog HDL Case Statement warning at vga.v(896): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 896 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528077577254 "|vga"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(1009) " "Verilog HDL Case Statement warning at vga.v(1009): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 1009 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528077577257 "|vga"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(1127) " "Verilog HDL Case Statement warning at vga.v(1127): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 1127 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528077577260 "|vga"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(1230) " "Verilog HDL Case Statement warning at vga.v(1230): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 1230 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528077577263 "|vga"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(1335) " "Verilog HDL Case Statement warning at vga.v(1335): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 1335 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528077577266 "|vga"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(1454) " "Verilog HDL Case Statement warning at vga.v(1454): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 1454 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528077577269 "|vga"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(1561) " "Verilog HDL Case Statement warning at vga.v(1561): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 1561 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528077577271 "|vga"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(1616) " "Verilog HDL Case Statement warning at vga.v(1616): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 1616 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528077577273 "|vga"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(1725) " "Verilog HDL Case Statement warning at vga.v(1725): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 1725 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528077577276 "|vga"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(1841) " "Verilog HDL Case Statement warning at vga.v(1841): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 1841 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528077577279 "|vga"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(1945) " "Verilog HDL Case Statement warning at vga.v(1945): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 1945 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528077577282 "|vga"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(2051) " "Verilog HDL Case Statement warning at vga.v(2051): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 2051 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528077577285 "|vga"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(2160) " "Verilog HDL Case Statement warning at vga.v(2160): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 2160 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528077577305 "|vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga.v(2763) " "Verilog HDL assignment warning at vga.v(2763): truncated value with size 32 to match size of target (8)" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 2763 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1528077577305 "|vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga.v(2766) " "Verilog HDL assignment warning at vga.v(2766): truncated value with size 32 to match size of target (8)" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 2766 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1528077577307 "|vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga.v(2773) " "Verilog HDL assignment warning at vga.v(2773): truncated value with size 32 to match size of target (8)" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 2773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1528077577307 "|vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga.v(2790) " "Verilog HDL assignment warning at vga.v(2790): truncated value with size 32 to match size of target (1)" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 2790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1528077577340 "|vga"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "vrms_sayi1 0 vga.v(18) " "Net \"vrms_sayi1\" at vga.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528077577394 "|vga"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "vrms_sayi2 0 vga.v(19) " "Net \"vrms_sayi2\" at vga.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528077577394 "|vga"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "voltdiv1 0 vga.v(27) " "Net \"voltdiv1\" at vga.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528077577394 "|vga"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "voltdiv2 0 vga.v(28) " "Net \"voltdiv2\" at vga.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528077577394 "|vga"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "timediv1 0 vga.v(29) " "Net \"timediv1\" at vga.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528077577394 "|vga"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "timediv2 0 vga.v(30) " "Net \"timediv2\" at vga.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528077577394 "|vga"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "timediv3 0 vga.v(31) " "Net \"timediv3\" at vga.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528077577394 "|vga"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "timediv4 0 vga.v(32) " "Net \"timediv4\" at vga.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528077577395 "|vga"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "timediv5 0 vga.v(33) " "Net \"timediv5\" at vga.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528077577395 "|vga"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "timediv6 0 vga.v(34) " "Net \"timediv6\" at vga.v(34) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528077577395 "|vga"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dalgalar 0 vga.v(59) " "Net \"dalgalar\" at vga.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528077577395 "|vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hvsync_generator hvsync_generator:comb_100 " "Elaborating entity \"hvsync_generator\" for hierarchy \"hvsync_generator:comb_100\"" {  } { { "vga.v" "comb_100" { Text "D:/Proje/vga/vgabenim/vga.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528077577671 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 hvsync_generator.v(18) " "Verilog HDL assignment warning at hvsync_generator.v(18): truncated value with size 32 to match size of target (10)" {  } { { "hvsync_generator.v" "" { Text "D:/Proje/vga/vgabenim/hvsync_generator.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1528077577672 "|vga|hvsync_generator:comb_100"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 hvsync_generator.v(27) " "Verilog HDL assignment warning at hvsync_generator.v(27): truncated value with size 32 to match size of target (9)" {  } { { "hvsync_generator.v" "" { Text "D:/Proje/vga/vgabenim/hvsync_generator.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1528077577672 "|vga|hvsync_generator:comb_100"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "11 " "Inferred 11 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "vga.v" "Div0" { Text "D:/Proje/vga/vgabenim/vga.v" 80 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528077580089 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "vga.v" "Mod0" { Text "D:/Proje/vga/vgabenim/vga.v" 81 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528077580089 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "vga.v" "Div1" { Text "D:/Proje/vga/vgabenim/vga.v" 85 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528077580089 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "vga.v" "Mod1" { Text "D:/Proje/vga/vgabenim/vga.v" 86 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528077580089 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div4\"" {  } { { "vga.v" "Div4" { Text "D:/Proje/vga/vgabenim/vga.v" 91 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528077580089 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod5\"" {  } { { "vga.v" "Mod5" { Text "D:/Proje/vga/vgabenim/vga.v" 91 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528077580089 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "vga.v" "Div3" { Text "D:/Proje/vga/vgabenim/vga.v" 90 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528077580089 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod4\"" {  } { { "vga.v" "Mod4" { Text "D:/Proje/vga/vgabenim/vga.v" 90 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528077580089 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "vga.v" "Div2" { Text "D:/Proje/vga/vgabenim/vga.v" 89 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528077580089 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "vga.v" "Mod3" { Text "D:/Proje/vga/vgabenim/vga.v" 89 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528077580089 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "vga.v" "Mod2" { Text "D:/Proje/vga/vgabenim/vga.v" 88 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528077580089 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1528077580089 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 80 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528077580135 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528077580136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528077580136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528077580136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528077580136 ""}  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 80 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528077580136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3am " "Found entity 1: lpm_divide_3am" {  } { { "db/lpm_divide_3am.tdf" "" { Text "D:/Proje/vga/vgabenim/db/lpm_divide_3am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528077580181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528077580181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "D:/Proje/vga/vgabenim/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528077580195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528077580195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ose.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ose " "Found entity 1: alt_u_div_ose" {  } { { "db/alt_u_div_ose.tdf" "" { Text "D:/Proje/vga/vgabenim/db/alt_u_div_ose.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528077580211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528077580211 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 81 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528077580221 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528077580221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528077580221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528077580221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528077580221 ""}  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 81 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528077580221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_62m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_62m " "Found entity 1: lpm_divide_62m" {  } { { "db/lpm_divide_62m.tdf" "" { Text "D:/Proje/vga/vgabenim/db/lpm_divide_62m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528077580267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528077580267 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div4 " "Elaborated megafunction instantiation \"lpm_divide:Div4\"" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 91 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528077580426 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div4 " "Instantiated megafunction \"lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528077580426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528077580426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528077580426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528077580426 ""}  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 91 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528077580426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_tcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tcm " "Found entity 1: lpm_divide_tcm" {  } { { "db/lpm_divide_tcm.tdf" "" { Text "D:/Proje/vga/vgabenim/db/lpm_divide_tcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528077580470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528077580470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_3nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_3nh " "Found entity 1: sign_div_unsign_3nh" {  } { { "db/sign_div_unsign_3nh.tdf" "" { Text "D:/Proje/vga/vgabenim/db/sign_div_unsign_3nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528077580505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528077580505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c2f " "Found entity 1: alt_u_div_c2f" {  } { { "db/alt_u_div_c2f.tdf" "" { Text "D:/Proje/vga/vgabenim/db/alt_u_div_c2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528077580553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528077580553 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod5 " "Elaborated megafunction instantiation \"lpm_divide:Mod5\"" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 91 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528077580707 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod5 " "Instantiated megafunction \"lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528077580707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528077580707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528077580707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528077580707 ""}  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 91 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528077580707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_j3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_j3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_j3m " "Found entity 1: lpm_divide_j3m" {  } { { "db/lpm_divide_j3m.tdf" "" { Text "D:/Proje/vga/vgabenim/db/lpm_divide_j3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528077580752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528077580752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "D:/Proje/vga/vgabenim/db/sign_div_unsign_mlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528077580825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528077580825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ive.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ive " "Found entity 1: alt_u_div_ive" {  } { { "db/alt_u_div_ive.tdf" "" { Text "D:/Proje/vga/vgabenim/db/alt_u_div_ive.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528077580871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528077580871 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div3 " "Elaborated megafunction instantiation \"lpm_divide:Div3\"" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 90 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528077581021 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div3 " "Instantiated megafunction \"lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528077581021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528077581021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528077581021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528077581021 ""}  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 90 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528077581021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jbm " "Found entity 1: lpm_divide_jbm" {  } { { "db/lpm_divide_jbm.tdf" "" { Text "D:/Proje/vga/vgabenim/db/lpm_divide_jbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528077581066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528077581066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "D:/Proje/vga/vgabenim/db/sign_div_unsign_plh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528077581110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528077581110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "D:/Proje/vga/vgabenim/db/alt_u_div_ove.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528077581165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528077581165 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 89 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528077581252 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528077581252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528077581252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528077581252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528077581252 ""}  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 89 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528077581252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gbm " "Found entity 1: lpm_divide_gbm" {  } { { "db/lpm_divide_gbm.tdf" "" { Text "D:/Proje/vga/vgabenim/db/lpm_divide_gbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528077581297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528077581297 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1528077581841 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vga_B\[0\] GND " "Pin \"vga_B\[0\]\" is stuck at GND" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528077588586 "|vga|vga_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_B\[1\] GND " "Pin \"vga_B\[1\]\" is stuck at GND" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528077588586 "|vga|vga_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_B\[2\] GND " "Pin \"vga_B\[2\]\" is stuck at GND" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528077588586 "|vga|vga_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_B\[3\] GND " "Pin \"vga_B\[3\]\" is stuck at GND" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528077588586 "|vga|vga_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_B\[4\] GND " "Pin \"vga_B\[4\]\" is stuck at GND" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528077588586 "|vga|vga_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_B\[5\] GND " "Pin \"vga_B\[5\]\" is stuck at GND" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528077588586 "|vga|vga_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_B\[6\] GND " "Pin \"vga_B\[6\]\" is stuck at GND" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528077588586 "|vga|vga_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_B\[7\] GND " "Pin \"vga_B\[7\]\" is stuck at GND" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528077588586 "|vga|vga_B[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1528077588586 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1528077588754 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Proje/vga/vgabenim/output_files/vga.map.smsg " "Generated suppressed messages file D:/Proje/vga/vgabenim/output_files/vga.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528077596968 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1528077597865 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528077597865 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5096 " "Implemented 5096 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1528077598406 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1528077598406 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4936 " "Implemented 4936 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1528077598406 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "94 " "Implemented 94 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1528077598406 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1528077598406 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4903 " "Peak virtual memory: 4903 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528077598478 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 04 04:59:58 2018 " "Processing ended: Mon Jun 04 04:59:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528077598478 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528077598478 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528077598478 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1528077598478 ""}
