# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../project_dct.gen/sources_1/bd/kria_top/ipshared/ec67/hdl" --include "../../../../../project_dct.gen/sources_1/bd/kria_top/ipshared/f805/hdl" --include "../../../../../project_dct.gen/sources_1/bd/kria_top/ipshared/f0b6/hdl/verilog" --include "../../../../../project_dct.gen/sources_1/bd/kria_top/ipshared/66be/hdl/verilog" --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" \
"rd_tb_func_synth.v" \

sv xil_defaultlib  --include "../../../../../project_dct.gen/sources_1/bd/kria_top/ipshared/ec67/hdl" --include "../../../../../project_dct.gen/sources_1/bd/kria_top/ipshared/f805/hdl" --include "../../../../../project_dct.gen/sources_1/bd/kria_top/ipshared/f0b6/hdl/verilog" --include "../../../../../project_dct.gen/sources_1/bd/kria_top/ipshared/66be/hdl/verilog" --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" \
"../../../../../project_dct.srcs/sources_1/new/counter.sv" \
"../../../../../project_dct.srcs/sources_1/new/rd_bram.sv" \
"../../../../../project_dct.srcs/sim_1/new/rd_tb.sv" \

# Do not sort compile order
nosort
