// Seed: 3207141205
module module_0 #(
    parameter id_2 = 32'd29,
    parameter id_4 = 32'd13
) (
    id_1,
    _id_2,
    id_3,
    _id_4,
    id_5
);
  output wire id_5;
  inout wire _id_4;
  output logic [7:0] id_3;
  output wire _id_2;
  input wire id_1;
  wire id_6[-1 : id_2];
  assign id_3[id_4-id_4] = id_1;
  logic id_7;
endmodule
macromodule module_1 #(
    parameter id_1  = 32'd44,
    parameter id_10 = 32'd26,
    parameter id_14 = 32'd22,
    parameter id_18 = 32'd65,
    parameter id_7  = 32'd8,
    parameter id_9  = 32'd16
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    _id_9,
    _id_10,
    id_11
);
  output wire id_11;
  inout wire _id_10;
  input wire _id_9;
  input wire id_8;
  input wire _id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input logic [7:0] id_3;
  output wire id_2;
  input wire _id_1;
  assign id_10 = id_3[id_9+id_10];
  parameter id_12 = 1;
  localparam id_13 = id_12;
  wire _id_14;
  logic [7:0] id_15;
  wire id_16;
  logic [1 : 1] id_17;
  wire _id_18;
  parameter id_19 = id_13;
  assign id_15[id_18] = id_18;
  logic [{  -1 'd0 {  id_1  /  -1  }  } : id_14] id_20;
  assign id_14 = id_12;
  module_0 modCall_1 (
      id_17,
      id_14,
      id_15,
      id_10,
      id_11
  );
  assign modCall_1.id_2 = 0;
  wire [1 'd0 : -1 'b0] id_21;
  logic [-1 : id_7] id_22;
  wire id_23;
endmodule
