

================================================================
== Vivado HLS Report for 'foo'
================================================================
* Date:           Mon Oct 21 23:42:29 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lab7_2
* Solution:       solution3
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.216|        0.10|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   52|   52|   52|   52|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- L1      |   50|   50|         6|          5|          1|    10|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 5, D = 6, States = { 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 8 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 2 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %in1) nounwind, !map !7"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %in2) nounwind, !map !13"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %out_r) nounwind, !map !17"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @foo_str) nounwind"   --->   Operation 12 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.66ns)   --->   "br label %1" [source/lab7_z2.c:3]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 5.28>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %0 ], [ %i, %L1 ]"   --->   Operation 14 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.44ns)   --->   "%icmp_ln3 = icmp eq i4 %i_0, -6" [source/lab7_z2.c:3]   --->   Operation 15 'icmp' 'icmp_ln3' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.77ns)   --->   "%i = add i4 %i_0, 1" [source/lab7_z2.c:3]   --->   Operation 17 'add' 'i' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %icmp_ln3, label %2, label %L1" [source/lab7_z2.c:3]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_1 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_0, i3 0)" [source/lab7_z2.c:5]   --->   Operation 19 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln5 = zext i7 %tmp_1 to i8" [source/lab7_z2.c:5]   --->   Operation 20 'zext' 'zext_ln5' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_2 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %i_0, i1 false)" [source/lab7_z2.c:5]   --->   Operation 21 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln5_1 = zext i5 %tmp_2 to i8" [source/lab7_z2.c:5]   --->   Operation 22 'zext' 'zext_ln5_1' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (2.03ns)   --->   "%add_ln5_10 = add i8 %zext_ln5_1, %zext_ln5" [source/lab7_z2.c:5]   --->   Operation 23 'add' 'add_ln5_10' <Predicate = (!icmp_ln3)> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln5_2 = zext i8 %add_ln5_10 to i64" [source/lab7_z2.c:5]   --->   Operation 24 'zext' 'zext_ln5_2' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%in1_addr = getelementptr [100 x i32]* %in1, i64 0, i64 %zext_ln5_2" [source/lab7_z2.c:5]   --->   Operation 25 'getelementptr' 'in1_addr' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%or_ln5 = or i8 %add_ln5_10, 1" [source/lab7_z2.c:5]   --->   Operation 26 'or' 'or_ln5' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln5_3 = zext i8 %or_ln5 to i64" [source/lab7_z2.c:5]   --->   Operation 27 'zext' 'zext_ln5_3' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%in1_addr_1 = getelementptr [100 x i32]* %in1, i64 0, i64 %zext_ln5_3" [source/lab7_z2.c:5]   --->   Operation 28 'getelementptr' 'in1_addr_1' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%in2_addr = getelementptr [100 x i32]* %in2, i64 0, i64 %zext_ln5_2" [source/lab7_z2.c:5]   --->   Operation 29 'getelementptr' 'in2_addr' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%in2_addr_1 = getelementptr [100 x i32]* %in2, i64 0, i64 %zext_ln5_3" [source/lab7_z2.c:5]   --->   Operation 30 'getelementptr' 'in2_addr_1' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (3.25ns)   --->   "%in1_load = load i32* %in1_addr, align 4" [source/lab7_z2.c:5]   --->   Operation 31 'load' 'in1_load' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 32 [2/2] (3.25ns)   --->   "%in2_load = load i32* %in2_addr, align 4" [source/lab7_z2.c:5]   --->   Operation 32 'load' 'in2_load' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 33 [2/2] (3.25ns)   --->   "%in1_load_1 = load i32* %in1_addr_1, align 4" [source/lab7_z2.c:5]   --->   Operation 33 'load' 'in1_load_1' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 34 [2/2] (3.25ns)   --->   "%in2_load_1 = load i32* %in2_addr_1, align 4" [source/lab7_z2.c:5]   --->   Operation 34 'load' 'in2_load_1' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 3 <SV = 2> <Delay = 9.21>
ST_3 : Operation 35 [1/1] (2.11ns)   --->   "%add_ln5_11 = add i8 %add_ln5_10, 2" [source/lab7_z2.c:5]   --->   Operation 35 'add' 'add_ln5_11' <Predicate = (!icmp_ln3)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln5 = sext i8 %add_ln5_11 to i64" [source/lab7_z2.c:5]   --->   Operation 36 'sext' 'sext_ln5' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%in1_addr_2 = getelementptr [100 x i32]* %in1, i64 0, i64 %sext_ln5" [source/lab7_z2.c:5]   --->   Operation 37 'getelementptr' 'in1_addr_2' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (2.11ns)   --->   "%add_ln5_12 = add i8 %add_ln5_10, 3" [source/lab7_z2.c:5]   --->   Operation 38 'add' 'add_ln5_12' <Predicate = (!icmp_ln3)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln5_1 = sext i8 %add_ln5_12 to i64" [source/lab7_z2.c:5]   --->   Operation 39 'sext' 'sext_ln5_1' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%in1_addr_3 = getelementptr [100 x i32]* %in1, i64 0, i64 %sext_ln5_1" [source/lab7_z2.c:5]   --->   Operation 40 'getelementptr' 'in1_addr_3' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%in2_addr_2 = getelementptr [100 x i32]* %in2, i64 0, i64 %sext_ln5" [source/lab7_z2.c:5]   --->   Operation 41 'getelementptr' 'in2_addr_2' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%in2_addr_3 = getelementptr [100 x i32]* %in2, i64 0, i64 %sext_ln5_1" [source/lab7_z2.c:5]   --->   Operation 42 'getelementptr' 'in2_addr_3' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%out_addr = getelementptr [100 x i32]* %out_r, i64 0, i64 %zext_ln5_2" [source/lab7_z2.c:5]   --->   Operation 43 'getelementptr' 'out_addr' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%out_addr_1 = getelementptr [100 x i32]* %out_r, i64 0, i64 %zext_ln5_3" [source/lab7_z2.c:5]   --->   Operation 44 'getelementptr' 'out_addr_1' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_3 : Operation 45 [1/2] (3.25ns)   --->   "%in1_load = load i32* %in1_addr, align 4" [source/lab7_z2.c:5]   --->   Operation 45 'load' 'in1_load' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 46 [1/2] (3.25ns)   --->   "%in2_load = load i32* %in2_addr, align 4" [source/lab7_z2.c:5]   --->   Operation 46 'load' 'in2_load' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 47 [1/1] (2.70ns)   --->   "%add_ln5 = add nsw i32 %in2_load, %in1_load" [source/lab7_z2.c:5]   --->   Operation 47 'add' 'add_ln5' <Predicate = (!icmp_ln3)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (3.25ns)   --->   "store i32 %add_ln5, i32* %out_addr, align 4" [source/lab7_z2.c:5]   --->   Operation 48 'store' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 49 [1/2] (3.25ns)   --->   "%in1_load_1 = load i32* %in1_addr_1, align 4" [source/lab7_z2.c:5]   --->   Operation 49 'load' 'in1_load_1' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 50 [1/2] (3.25ns)   --->   "%in2_load_1 = load i32* %in2_addr_1, align 4" [source/lab7_z2.c:5]   --->   Operation 50 'load' 'in2_load_1' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 51 [1/1] (2.70ns)   --->   "%add_ln5_1 = add nsw i32 %in2_load_1, %in1_load_1" [source/lab7_z2.c:5]   --->   Operation 51 'add' 'add_ln5_1' <Predicate = (!icmp_ln3)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (3.25ns)   --->   "store i32 %add_ln5_1, i32* %out_addr_1, align 4" [source/lab7_z2.c:5]   --->   Operation 52 'store' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 53 [2/2] (3.25ns)   --->   "%in1_load_2 = load i32* %in1_addr_2, align 4" [source/lab7_z2.c:5]   --->   Operation 53 'load' 'in1_load_2' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 54 [2/2] (3.25ns)   --->   "%in2_load_2 = load i32* %in2_addr_2, align 4" [source/lab7_z2.c:5]   --->   Operation 54 'load' 'in2_load_2' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 55 [2/2] (3.25ns)   --->   "%in1_load_3 = load i32* %in1_addr_3, align 4" [source/lab7_z2.c:5]   --->   Operation 55 'load' 'in1_load_3' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 56 [2/2] (3.25ns)   --->   "%in2_load_3 = load i32* %in2_addr_3, align 4" [source/lab7_z2.c:5]   --->   Operation 56 'load' 'in2_load_3' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 4 <SV = 3> <Delay = 9.21>
ST_4 : Operation 57 [1/1] (2.11ns)   --->   "%add_ln5_13 = add i8 %add_ln5_10, 4" [source/lab7_z2.c:5]   --->   Operation 57 'add' 'add_ln5_13' <Predicate = (!icmp_ln3)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln5_2 = sext i8 %add_ln5_13 to i64" [source/lab7_z2.c:5]   --->   Operation 58 'sext' 'sext_ln5_2' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%in1_addr_4 = getelementptr [100 x i32]* %in1, i64 0, i64 %sext_ln5_2" [source/lab7_z2.c:5]   --->   Operation 59 'getelementptr' 'in1_addr_4' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (2.11ns)   --->   "%add_ln5_14 = add i8 %add_ln5_10, 5" [source/lab7_z2.c:5]   --->   Operation 60 'add' 'add_ln5_14' <Predicate = (!icmp_ln3)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln5_3 = sext i8 %add_ln5_14 to i64" [source/lab7_z2.c:5]   --->   Operation 61 'sext' 'sext_ln5_3' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%in1_addr_5 = getelementptr [100 x i32]* %in1, i64 0, i64 %sext_ln5_3" [source/lab7_z2.c:5]   --->   Operation 62 'getelementptr' 'in1_addr_5' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%in2_addr_4 = getelementptr [100 x i32]* %in2, i64 0, i64 %sext_ln5_2" [source/lab7_z2.c:5]   --->   Operation 63 'getelementptr' 'in2_addr_4' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%in2_addr_5 = getelementptr [100 x i32]* %in2, i64 0, i64 %sext_ln5_3" [source/lab7_z2.c:5]   --->   Operation 64 'getelementptr' 'in2_addr_5' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%out_addr_2 = getelementptr [100 x i32]* %out_r, i64 0, i64 %sext_ln5" [source/lab7_z2.c:5]   --->   Operation 65 'getelementptr' 'out_addr_2' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%out_addr_3 = getelementptr [100 x i32]* %out_r, i64 0, i64 %sext_ln5_1" [source/lab7_z2.c:5]   --->   Operation 66 'getelementptr' 'out_addr_3' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_4 : Operation 67 [1/2] (3.25ns)   --->   "%in1_load_2 = load i32* %in1_addr_2, align 4" [source/lab7_z2.c:5]   --->   Operation 67 'load' 'in1_load_2' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 68 [1/2] (3.25ns)   --->   "%in2_load_2 = load i32* %in2_addr_2, align 4" [source/lab7_z2.c:5]   --->   Operation 68 'load' 'in2_load_2' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 69 [1/1] (2.70ns)   --->   "%add_ln5_2 = add nsw i32 %in2_load_2, %in1_load_2" [source/lab7_z2.c:5]   --->   Operation 69 'add' 'add_ln5_2' <Predicate = (!icmp_ln3)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (3.25ns)   --->   "store i32 %add_ln5_2, i32* %out_addr_2, align 4" [source/lab7_z2.c:5]   --->   Operation 70 'store' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 71 [1/2] (3.25ns)   --->   "%in1_load_3 = load i32* %in1_addr_3, align 4" [source/lab7_z2.c:5]   --->   Operation 71 'load' 'in1_load_3' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 72 [1/2] (3.25ns)   --->   "%in2_load_3 = load i32* %in2_addr_3, align 4" [source/lab7_z2.c:5]   --->   Operation 72 'load' 'in2_load_3' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 73 [1/1] (2.70ns)   --->   "%add_ln5_3 = add nsw i32 %in2_load_3, %in1_load_3" [source/lab7_z2.c:5]   --->   Operation 73 'add' 'add_ln5_3' <Predicate = (!icmp_ln3)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (3.25ns)   --->   "store i32 %add_ln5_3, i32* %out_addr_3, align 4" [source/lab7_z2.c:5]   --->   Operation 74 'store' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 75 [2/2] (3.25ns)   --->   "%in1_load_4 = load i32* %in1_addr_4, align 4" [source/lab7_z2.c:5]   --->   Operation 75 'load' 'in1_load_4' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 76 [2/2] (3.25ns)   --->   "%in2_load_4 = load i32* %in2_addr_4, align 4" [source/lab7_z2.c:5]   --->   Operation 76 'load' 'in2_load_4' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 77 [2/2] (3.25ns)   --->   "%in1_load_5 = load i32* %in1_addr_5, align 4" [source/lab7_z2.c:5]   --->   Operation 77 'load' 'in1_load_5' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 78 [2/2] (3.25ns)   --->   "%in2_load_5 = load i32* %in2_addr_5, align 4" [source/lab7_z2.c:5]   --->   Operation 78 'load' 'in2_load_5' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 5 <SV = 4> <Delay = 9.21>
ST_5 : Operation 79 [1/1] (2.11ns)   --->   "%add_ln5_15 = add i8 %add_ln5_10, 6" [source/lab7_z2.c:5]   --->   Operation 79 'add' 'add_ln5_15' <Predicate = (!icmp_ln3)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln5_4 = sext i8 %add_ln5_15 to i64" [source/lab7_z2.c:5]   --->   Operation 80 'sext' 'sext_ln5_4' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%in1_addr_6 = getelementptr [100 x i32]* %in1, i64 0, i64 %sext_ln5_4" [source/lab7_z2.c:5]   --->   Operation 81 'getelementptr' 'in1_addr_6' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (2.11ns)   --->   "%add_ln5_16 = add i8 %add_ln5_10, 7" [source/lab7_z2.c:5]   --->   Operation 82 'add' 'add_ln5_16' <Predicate = (!icmp_ln3)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln5_5 = sext i8 %add_ln5_16 to i64" [source/lab7_z2.c:5]   --->   Operation 83 'sext' 'sext_ln5_5' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%in1_addr_7 = getelementptr [100 x i32]* %in1, i64 0, i64 %sext_ln5_5" [source/lab7_z2.c:5]   --->   Operation 84 'getelementptr' 'in1_addr_7' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%in2_addr_6 = getelementptr [100 x i32]* %in2, i64 0, i64 %sext_ln5_4" [source/lab7_z2.c:5]   --->   Operation 85 'getelementptr' 'in2_addr_6' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%in2_addr_7 = getelementptr [100 x i32]* %in2, i64 0, i64 %sext_ln5_5" [source/lab7_z2.c:5]   --->   Operation 86 'getelementptr' 'in2_addr_7' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%out_addr_4 = getelementptr [100 x i32]* %out_r, i64 0, i64 %sext_ln5_2" [source/lab7_z2.c:5]   --->   Operation 87 'getelementptr' 'out_addr_4' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%out_addr_5 = getelementptr [100 x i32]* %out_r, i64 0, i64 %sext_ln5_3" [source/lab7_z2.c:5]   --->   Operation 88 'getelementptr' 'out_addr_5' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_5 : Operation 89 [1/2] (3.25ns)   --->   "%in1_load_4 = load i32* %in1_addr_4, align 4" [source/lab7_z2.c:5]   --->   Operation 89 'load' 'in1_load_4' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 90 [1/2] (3.25ns)   --->   "%in2_load_4 = load i32* %in2_addr_4, align 4" [source/lab7_z2.c:5]   --->   Operation 90 'load' 'in2_load_4' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 91 [1/1] (2.70ns)   --->   "%add_ln5_4 = add nsw i32 %in2_load_4, %in1_load_4" [source/lab7_z2.c:5]   --->   Operation 91 'add' 'add_ln5_4' <Predicate = (!icmp_ln3)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (3.25ns)   --->   "store i32 %add_ln5_4, i32* %out_addr_4, align 4" [source/lab7_z2.c:5]   --->   Operation 92 'store' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 93 [1/2] (3.25ns)   --->   "%in1_load_5 = load i32* %in1_addr_5, align 4" [source/lab7_z2.c:5]   --->   Operation 93 'load' 'in1_load_5' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 94 [1/2] (3.25ns)   --->   "%in2_load_5 = load i32* %in2_addr_5, align 4" [source/lab7_z2.c:5]   --->   Operation 94 'load' 'in2_load_5' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 95 [1/1] (2.70ns)   --->   "%add_ln5_5 = add nsw i32 %in2_load_5, %in1_load_5" [source/lab7_z2.c:5]   --->   Operation 95 'add' 'add_ln5_5' <Predicate = (!icmp_ln3)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (3.25ns)   --->   "store i32 %add_ln5_5, i32* %out_addr_5, align 4" [source/lab7_z2.c:5]   --->   Operation 96 'store' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 97 [2/2] (3.25ns)   --->   "%in1_load_6 = load i32* %in1_addr_6, align 4" [source/lab7_z2.c:5]   --->   Operation 97 'load' 'in1_load_6' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 98 [2/2] (3.25ns)   --->   "%in2_load_6 = load i32* %in2_addr_6, align 4" [source/lab7_z2.c:5]   --->   Operation 98 'load' 'in2_load_6' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 99 [2/2] (3.25ns)   --->   "%in1_load_7 = load i32* %in1_addr_7, align 4" [source/lab7_z2.c:5]   --->   Operation 99 'load' 'in1_load_7' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 100 [2/2] (3.25ns)   --->   "%in2_load_7 = load i32* %in2_addr_7, align 4" [source/lab7_z2.c:5]   --->   Operation 100 'load' 'in2_load_7' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 6 <SV = 5> <Delay = 9.21>
ST_6 : Operation 101 [1/1] (2.11ns)   --->   "%add_ln5_17 = add i8 %add_ln5_10, 8" [source/lab7_z2.c:5]   --->   Operation 101 'add' 'add_ln5_17' <Predicate = (!icmp_ln3)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln5_6 = sext i8 %add_ln5_17 to i64" [source/lab7_z2.c:5]   --->   Operation 102 'sext' 'sext_ln5_6' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%in1_addr_8 = getelementptr [100 x i32]* %in1, i64 0, i64 %sext_ln5_6" [source/lab7_z2.c:5]   --->   Operation 103 'getelementptr' 'in1_addr_8' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (2.11ns)   --->   "%add_ln5_18 = add i8 %add_ln5_10, 9" [source/lab7_z2.c:5]   --->   Operation 104 'add' 'add_ln5_18' <Predicate = (!icmp_ln3)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln5_7 = sext i8 %add_ln5_18 to i64" [source/lab7_z2.c:5]   --->   Operation 105 'sext' 'sext_ln5_7' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%in1_addr_9 = getelementptr [100 x i32]* %in1, i64 0, i64 %sext_ln5_7" [source/lab7_z2.c:5]   --->   Operation 106 'getelementptr' 'in1_addr_9' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%in2_addr_8 = getelementptr [100 x i32]* %in2, i64 0, i64 %sext_ln5_6" [source/lab7_z2.c:5]   --->   Operation 107 'getelementptr' 'in2_addr_8' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%in2_addr_9 = getelementptr [100 x i32]* %in2, i64 0, i64 %sext_ln5_7" [source/lab7_z2.c:5]   --->   Operation 108 'getelementptr' 'in2_addr_9' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%out_addr_6 = getelementptr [100 x i32]* %out_r, i64 0, i64 %sext_ln5_4" [source/lab7_z2.c:5]   --->   Operation 109 'getelementptr' 'out_addr_6' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%out_addr_7 = getelementptr [100 x i32]* %out_r, i64 0, i64 %sext_ln5_5" [source/lab7_z2.c:5]   --->   Operation 110 'getelementptr' 'out_addr_7' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_6 : Operation 111 [1/2] (3.25ns)   --->   "%in1_load_6 = load i32* %in1_addr_6, align 4" [source/lab7_z2.c:5]   --->   Operation 111 'load' 'in1_load_6' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 112 [1/2] (3.25ns)   --->   "%in2_load_6 = load i32* %in2_addr_6, align 4" [source/lab7_z2.c:5]   --->   Operation 112 'load' 'in2_load_6' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 113 [1/1] (2.70ns)   --->   "%add_ln5_6 = add nsw i32 %in2_load_6, %in1_load_6" [source/lab7_z2.c:5]   --->   Operation 113 'add' 'add_ln5_6' <Predicate = (!icmp_ln3)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (3.25ns)   --->   "store i32 %add_ln5_6, i32* %out_addr_6, align 4" [source/lab7_z2.c:5]   --->   Operation 114 'store' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 115 [1/2] (3.25ns)   --->   "%in1_load_7 = load i32* %in1_addr_7, align 4" [source/lab7_z2.c:5]   --->   Operation 115 'load' 'in1_load_7' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 116 [1/2] (3.25ns)   --->   "%in2_load_7 = load i32* %in2_addr_7, align 4" [source/lab7_z2.c:5]   --->   Operation 116 'load' 'in2_load_7' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 117 [1/1] (2.70ns)   --->   "%add_ln5_7 = add nsw i32 %in2_load_7, %in1_load_7" [source/lab7_z2.c:5]   --->   Operation 117 'add' 'add_ln5_7' <Predicate = (!icmp_ln3)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (3.25ns)   --->   "store i32 %add_ln5_7, i32* %out_addr_7, align 4" [source/lab7_z2.c:5]   --->   Operation 118 'store' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 119 [2/2] (3.25ns)   --->   "%in1_load_8 = load i32* %in1_addr_8, align 4" [source/lab7_z2.c:5]   --->   Operation 119 'load' 'in1_load_8' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 120 [2/2] (3.25ns)   --->   "%in2_load_8 = load i32* %in2_addr_8, align 4" [source/lab7_z2.c:5]   --->   Operation 120 'load' 'in2_load_8' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 121 [2/2] (3.25ns)   --->   "%in1_load_9 = load i32* %in1_addr_9, align 4" [source/lab7_z2.c:5]   --->   Operation 121 'load' 'in1_load_9' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 122 [2/2] (3.25ns)   --->   "%in2_load_9 = load i32* %in2_addr_9, align 4" [source/lab7_z2.c:5]   --->   Operation 122 'load' 'in2_load_9' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 7 <SV = 6> <Delay = 9.21>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str) nounwind" [source/lab7_z2.c:3]   --->   Operation 123 'specloopname' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str) nounwind" [source/lab7_z2.c:3]   --->   Operation 124 'specregionbegin' 'tmp' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [source/lab7_z2.c:4]   --->   Operation 125 'specpipeline' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%out_addr_8 = getelementptr [100 x i32]* %out_r, i64 0, i64 %sext_ln5_6" [source/lab7_z2.c:5]   --->   Operation 126 'getelementptr' 'out_addr_8' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%out_addr_9 = getelementptr [100 x i32]* %out_r, i64 0, i64 %sext_ln5_7" [source/lab7_z2.c:5]   --->   Operation 127 'getelementptr' 'out_addr_9' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_7 : Operation 128 [1/2] (3.25ns)   --->   "%in1_load_8 = load i32* %in1_addr_8, align 4" [source/lab7_z2.c:5]   --->   Operation 128 'load' 'in1_load_8' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 129 [1/2] (3.25ns)   --->   "%in2_load_8 = load i32* %in2_addr_8, align 4" [source/lab7_z2.c:5]   --->   Operation 129 'load' 'in2_load_8' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 130 [1/1] (2.70ns)   --->   "%add_ln5_8 = add nsw i32 %in2_load_8, %in1_load_8" [source/lab7_z2.c:5]   --->   Operation 130 'add' 'add_ln5_8' <Predicate = (!icmp_ln3)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [1/1] (3.25ns)   --->   "store i32 %add_ln5_8, i32* %out_addr_8, align 4" [source/lab7_z2.c:5]   --->   Operation 131 'store' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 132 [1/2] (3.25ns)   --->   "%in1_load_9 = load i32* %in1_addr_9, align 4" [source/lab7_z2.c:5]   --->   Operation 132 'load' 'in1_load_9' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 133 [1/2] (3.25ns)   --->   "%in2_load_9 = load i32* %in2_addr_9, align 4" [source/lab7_z2.c:5]   --->   Operation 133 'load' 'in2_load_9' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 134 [1/1] (2.70ns)   --->   "%add_ln5_9 = add nsw i32 %in2_load_9, %in1_load_9" [source/lab7_z2.c:5]   --->   Operation 134 'add' 'add_ln5_9' <Predicate = (!icmp_ln3)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 135 [1/1] (3.25ns)   --->   "store i32 %add_ln5_9, i32* %out_addr_9, align 4" [source/lab7_z2.c:5]   --->   Operation 135 'store' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str, i32 %tmp) nounwind" [source/lab7_z2.c:7]   --->   Operation 136 'specregionend' 'empty_2' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "br label %1" [source/lab7_z2.c:3]   --->   Operation 137 'br' <Predicate = (!icmp_ln3)> <Delay = 0.00>

State 8 <SV = 2> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "ret void" [source/lab7_z2.c:8]   --->   Operation 138 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 0.1ns.

 <State 1>: 1.66ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', source/lab7_z2.c:3) [10]  (1.66 ns)

 <State 2>: 5.29ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', source/lab7_z2.c:3) [10]  (0 ns)
	'add' operation ('add_ln5_10', source/lab7_z2.c:5) [23]  (2.03 ns)
	'getelementptr' operation ('in1_addr', source/lab7_z2.c:5) [25]  (0 ns)
	'load' operation ('in1_load', source/lab7_z2.c:5) on array 'in1' [73]  (3.26 ns)

 <State 3>: 9.22ns
The critical path consists of the following:
	'load' operation ('in1_load', source/lab7_z2.c:5) on array 'in1' [73]  (3.26 ns)
	'add' operation ('add_ln5', source/lab7_z2.c:5) [75]  (2.7 ns)
	'store' operation ('store_ln5', source/lab7_z2.c:5) of variable 'add_ln5', source/lab7_z2.c:5 on array 'out_r' [76]  (3.26 ns)

 <State 4>: 9.22ns
The critical path consists of the following:
	'load' operation ('in1_load_2', source/lab7_z2.c:5) on array 'in1' [81]  (3.26 ns)
	'add' operation ('add_ln5_2', source/lab7_z2.c:5) [83]  (2.7 ns)
	'store' operation ('store_ln5', source/lab7_z2.c:5) of variable 'add_ln5_2', source/lab7_z2.c:5 on array 'out_r' [84]  (3.26 ns)

 <State 5>: 9.22ns
The critical path consists of the following:
	'load' operation ('in1_load_4', source/lab7_z2.c:5) on array 'in1' [89]  (3.26 ns)
	'add' operation ('add_ln5_4', source/lab7_z2.c:5) [91]  (2.7 ns)
	'store' operation ('store_ln5', source/lab7_z2.c:5) of variable 'add_ln5_4', source/lab7_z2.c:5 on array 'out_r' [92]  (3.26 ns)

 <State 6>: 9.22ns
The critical path consists of the following:
	'load' operation ('in1_load_6', source/lab7_z2.c:5) on array 'in1' [97]  (3.26 ns)
	'add' operation ('add_ln5_6', source/lab7_z2.c:5) [99]  (2.7 ns)
	'store' operation ('store_ln5', source/lab7_z2.c:5) of variable 'add_ln5_6', source/lab7_z2.c:5 on array 'out_r' [100]  (3.26 ns)

 <State 7>: 9.22ns
The critical path consists of the following:
	'load' operation ('in1_load_8', source/lab7_z2.c:5) on array 'in1' [105]  (3.26 ns)
	'add' operation ('add_ln5_8', source/lab7_z2.c:5) [107]  (2.7 ns)
	'store' operation ('store_ln5', source/lab7_z2.c:5) of variable 'add_ln5_8', source/lab7_z2.c:5 on array 'out_r' [108]  (3.26 ns)

 <State 8>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
