/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2020 MediaTek Inc.
 * Author: Chao Hao <chao.hao@mediatek.com>
 */

#ifndef _DTS_IOMMU_PORT_MT6873_H_
#define _DTS_IOMMU_PORT_MT6873_H_

#include <dt-bindings/memory/mtk-smi-larb-port.h>

#define M4U_LARB0_ID				0
#define M4U_LARB1_ID				1
#define M4U_LARB2_ID				2
#define M4U_LARB3_ID				3
#define M4U_LARB4_ID				4
#define M4U_LARB5_ID				5
#define M4U_LARB6_ID				6
#define M4U_LARB7_ID				7
#define M4U_LARB8_ID				8
#define M4U_LARB9_ID				9
#define M4U_LARB10_ID				10
#define M4U_LARB11_ID				11
#define M4U_LARB13_ID				13
#define M4U_LARB14_ID				14
#define M4U_LARB16_ID				16
#define M4U_LARB17_ID				17
#define M4U_LARB18_ID				18
#define M4U_LARB19_ID				19
#define M4U_LARB20_ID				20

/* larb0 */
#define M4U_PORT_L0_DISP_POSTMASK0		MTK_M4U_ID(M4U_LARB0_ID, 0)
#define M4U_PORT_L0_OVL_RDMA0_HDR		MTK_M4U_ID(M4U_LARB0_ID, 1)
#define M4U_PORT_L0_OVL_RDMA0			MTK_M4U_ID(M4U_LARB0_ID, 2)
#define M4U_PORT_L0_DISP_RDMA0			MTK_M4U_ID(M4U_LARB0_ID, 3)
#define M4U_PORT_L0_DISP_WDMA0			MTK_M4U_ID(M4U_LARB0_ID, 4)
#define M4U_PORT_L0_DISP_FAKE0			MTK_M4U_ID(M4U_LARB0_ID, 5)

/* larb1 */
#define M4U_PORT_L1_OVL_2L_RDMA0_HDR		MTK_M4U_ID(M4U_LARB1_ID, 0)
#define M4U_PORT_L1_OVL_2L_RDMA2_HDR		MTK_M4U_ID(M4U_LARB1_ID, 1)
#define M4U_PORT_L1_OVL_2L_RDMA0		MTK_M4U_ID(M4U_LARB1_ID, 2)
#define M4U_PORT_L1_OVL_2L_RDMA2		MTK_M4U_ID(M4U_LARB1_ID, 3)
#define M4U_PORT_L1_DISP_MDP_RDMA4		MTK_M4U_ID(M4U_LARB1_ID, 4)
#define M4U_PORT_L1_DISP_RDMA4			MTK_M4U_ID(M4U_LARB1_ID, 5)
#define M4U_PORT_L1_DISP_UFBC_WDMA0		MTK_M4U_ID(M4U_LARB1_ID, 6)
#define M4U_PORT_L1_DISP_FAKE1			MTK_M4U_ID(M4U_LARB1_ID, 7)

/* larb2  */
#define M4U_PORT_L2_MDP_RDMA0			MTK_M4U_ID(M4U_LARB2_ID, 0)
#define M4U_PORT_L2_MDP_RDMA1			MTK_M4U_ID(M4U_LARB2_ID, 1)
#define M4U_PORT_L2_MDP_WROT0			MTK_M4U_ID(M4U_LARB2_ID, 2)
#define M4U_PORT_L2_MDP_WROT1			MTK_M4U_ID(M4U_LARB2_ID, 3)
#define M4U_PORT_L2_MDP_DISP_FAKE0		MTK_M4U_ID(M4U_LARB2_ID, 4)

/* larb4 */
#define M4U_PORT_L4_VDEC_MC_EXT			MTK_M4U_ID(M4U_LARB4_ID, 0)
#define M4U_PORT_L4_VDEC_UFO_EXT		MTK_M4U_ID(M4U_LARB4_ID, 1)
#define M4U_PORT_L4_VDEC_PP_EXT			MTK_M4U_ID(M4U_LARB4_ID, 2)
#define M4U_PORT_L4_VDEC_PRED_RD_EXT		MTK_M4U_ID(M4U_LARB4_ID, 3)
#define M4U_PORT_L4_VDEC_PRED_WR_EXT		MTK_M4U_ID(M4U_LARB4_ID, 4)
#define M4U_PORT_L4_VDEC_PPWRAP_EXT		MTK_M4U_ID(M4U_LARB4_ID, 5)
#define M4U_PORT_L4_VDEC_TILE_EXT		MTK_M4U_ID(M4U_LARB4_ID, 6)
#define M4U_PORT_L4_VDEC_VLD_EXT		MTK_M4U_ID(M4U_LARB4_ID, 7)
#define M4U_PORT_L4_VDEC_VLD2_EXT		MTK_M4U_ID(M4U_LARB4_ID, 8)
#define M4U_PORT_L4_VDEC_AVC_MV_EXT		MTK_M4U_ID(M4U_LARB4_ID, 9)
#define M4U_PORT_L4_VDEC_RG_CTRL_DMA_EXT	MTK_M4U_ID(M4U_LARB4_ID, 10)

/* larb5 */
#define M4U_PORT_L5_VDEC_LAT0_VLD_EXT		MTK_M4U_ID(M4U_LARB5_ID, 0)
#define M4U_PORT_L5_VDEC_LAT0_VLD2_EXT		MTK_M4U_ID(M4U_LARB5_ID, 1)
#define M4U_PORT_L5_VDEC_LAT0_AVC_MV_EXT	MTK_M4U_ID(M4U_LARB5_ID, 2)
#define M4U_PORT_L5_VDEC_LAT0_PRED_RD_EXT	MTK_M4U_ID(M4U_LARB5_ID, 3)
#define M4U_PORT_L5_VDEC_LAT0_TILE_EXT		MTK_M4U_ID(M4U_LARB5_ID, 4)
#define M4U_PORT_L5_VDEC_LAT0_WDMA_EXT		MTK_M4U_ID(M4U_LARB5_ID, 5)
#define M4U_PORT_L5_VDEC_LAT0_RG_CTRL_DMA_EXT	MTK_M4U_ID(M4U_LARB5_ID, 6)
#define M4U_PORT_L5_VDEC_UFO_ENC_EXT		MTK_M4U_ID(M4U_LARB5_ID, 7)

/* larb7 */
#define M4U_PORT_L7_VENC_RCPU			MTK_M4U_ID(M4U_LARB7_ID, 0)
#define M4U_PORT_L7_VENC_REC			MTK_M4U_ID(M4U_LARB7_ID, 1)
#define M4U_PORT_L7_VENC_BSDMA			MTK_M4U_ID(M4U_LARB7_ID, 3)
#define M4U_PORT_L7_VENC_RD_COMV		MTK_M4U_ID(M4U_LARB7_ID, 4)
#define M4U_PORT_L7_VENC_CUR_LUMA		MTK_M4U_ID(M4U_LARB7_ID, 5)
#define M4U_PORT_L7_VENC_CUR_CHROMA		MTK_M4U_ID(M4U_LARB7_ID, 6)
#define M4U_PORT_L7_VENC_REF_LUMA		MTK_M4U_ID(M4U_LARB7_ID, 7)
#define M4U_PORT_L7_VENC_REF_CHROMA		MTK_M4U_ID(M4U_LARB7_ID, 8)
#define M4U_PORT_L7_JPGENC_Y_RDMA		MTK_M4U_ID(M4U_LARB7_ID, 9)
#define M4U_PORT_L7_JPGENC_Q_RDMA		MTK_M4U_ID(M4U_LARB7_ID, 10)
#define M4U_PORT_L7_JPGENC_C_TABLE		MTK_M4U_ID(M4U_LARB7_ID, 11)
#define M4U_PORT_L7_JPGENC_BSDMA		MTK_M4U_ID(M4U_LARB7_ID, 12)
#define M4U_PORT_L7_VENC_SUB_R_LUMA		MTK_M4U_ID(M4U_LARB7_ID, 13)
#define M4U_PORT_L7_VENC_SUB_W_LUMA		MTK_M4U_ID(M4U_LARB7_ID, 14)

/* larb8 */
#define M4U_PORT_L8_VENC_RCPU			MTK_M4U_ID(M4U_LARB8_ID, 0)
#define M4U_PORT_L8_VENC_RECP			MTK_M4U_ID(M4U_LARB8_ID, 1)
#define M4U_PORT_L8_VENC_BSDMA			MTK_M4U_ID(M4U_LARB8_ID, 2)
#define M4U_PORT_L8_VENC_SUB_W_LUMA		MTK_M4U_ID(M4U_LARB8_ID, 3)
#define M4U_PORT_L8_VENC_SV_COMV		MTK_M4U_ID(M4U_LARB8_ID, 4)
#define M4U_PORT_L8_VENC_RD_COMV		MTK_M4U_ID(M4U_LARB8_ID, 5)
#define M4U_PORT_L8_VENC_NBM_RDMA		MTK_M4U_ID(M4U_LARB8_ID, 6)
#define M4U_PORT_L8_VENC_NBM_RDMA_LITE		MTK_M4U_ID(M4U_LARB8_ID, 7)
#define M4U_PORT_L8_VENC_FCS_NBM_RDMA		MTK_M4U_ID(M4U_LARB8_ID, 8)
#define M4U_PORT_L8_JPGENC_Y_RDMA		MTK_M4U_ID(M4U_LARB8_ID, 9)
#define M4U_PORT_L8_JPGENC_C_RDMA		MTK_M4U_ID(M4U_LARB8_ID, 10)
#define M4U_PORT_L8_JPGENC_Q_TABLE		MTK_M4U_ID(M4U_LARB8_ID, 11)
#define M4U_PORT_L8_JPGENC_BSDMA		MTK_M4U_ID(M4U_LARB8_ID, 12)
#define M4U_PORT_L8_JPGENC_HUFF_OFFSET0		MTK_M4U_ID(M4U_LARB8_ID, 13)
#define M4U_PORT_L8_JPGENC_WDMA0		MTK_M4U_ID(M4U_LARB8_ID, 14)
#define M4U_PORT_L8_JPGENC_BSDMA0		MTK_M4U_ID(M4U_LARB8_ID, 15)
#define M4U_PORT_L8_JPGENC_HUFF_OFFSET1		MTK_M4U_ID(M4U_LARB8_ID, 16)
#define M4U_PORT_L8_JPGENC_WDMA1		MTK_M4U_ID(M4U_LARB8_ID, 17)
#define M4U_PORT_L8_JPGENC_BSDMA1		MTK_M4U_ID(M4U_LARB8_ID, 18)
#define M4U_PORT_L8_VENC_NBM_WDMA		MTK_M4U_ID(M4U_LARB8_ID, 19)
#define M4U_PORT_L8_VENC_NBM_WDMA_LITE		MTK_M4U_ID(M4U_LARB8_ID, 20)
#define M4U_PORT_L8_VENC_FCS_NBM_WDMA		MTK_M4U_ID(M4U_LARB8_ID, 21)
#define M4U_PORT_L8_VENC_SUB_R_LUMA		MTK_M4U_ID(M4U_LARB8_ID, 22)
#define M4U_PORT_L8_VENC_CUR_LUMA		MTK_M4U_ID(M4U_LARB8_ID, 23)
#define M4U_PORT_L8_VENC_CUR_CHROMA		MTK_M4U_ID(M4U_LARB8_ID, 24)
#define M4U_PORT_L8_VENC_REF_LUMA		MTK_M4U_ID(M4U_LARB8_ID, 25)
#define M4U_PORT_L8_VENC_REF_CHROMA		MTK_M4U_ID(M4U_LARB8_ID, 26)

/* larb9 */
#define M4U_PORT_L9_IMG_IMGI_D1			MTK_M4U_ID(M4U_LARB9_ID, 0)
#define M4U_PORT_L9_IMG_IMGBI_D1		MTK_M4U_ID(M4U_LARB9_ID, 1)
#define M4U_PORT_L9_IMG_DMGI_D1			MTK_M4U_ID(M4U_LARB9_ID, 2)
#define M4U_PORT_L9_IMG_DEPI_D1			MTK_M4U_ID(M4U_LARB9_ID, 3)
#define M4U_PORT_L9_IMG_ICE_D1			MTK_M4U_ID(M4U_LARB9_ID, 4)
#define M4U_PORT_L9_IMG_SMTI_D1			MTK_M4U_ID(M4U_LARB9_ID, 5)
#define M4U_PORT_L9_IMG_SMTO_D2			MTK_M4U_ID(M4U_LARB9_ID, 6)
#define M4U_PORT_L9_IMG_SMTO_D1			MTK_M4U_ID(M4U_LARB9_ID, 7)
#define M4U_PORT_L9_IMG_CRZO_D1			MTK_M4U_ID(M4U_LARB9_ID, 8)
#define M4U_PORT_L9_IMG_IMG3O_D1		MTK_M4U_ID(M4U_LARB9_ID, 9)
#define M4U_PORT_L9_IMG_VIPI_D1			MTK_M4U_ID(M4U_LARB9_ID, 10)
#define M4U_PORT_L9_IMG_SMTI_D5			MTK_M4U_ID(M4U_LARB9_ID, 11)
#define M4U_PORT_L9_IMG_TIMGO_D1		MTK_M4U_ID(M4U_LARB9_ID, 12)
#define M4U_PORT_L9_IMG_UFBC_W0			MTK_M4U_ID(M4U_LARB9_ID, 13)
#define M4U_PORT_L9_IMG_UFBC_R0			MTK_M4U_ID(M4U_LARB9_ID, 14)
#define M4U_PORT_L9_IMG_WPE_RDMA1		MTK_M4U_ID(M4U_LARB9_ID, 15)
#define M4U_PORT_L9_IMG_WPE_RDMA0		MTK_M4U_ID(M4U_LARB9_ID, 16)
#define M4U_PORT_L9_IMG_WPE_WDMA		MTK_M4U_ID(M4U_LARB9_ID, 17)
#define M4U_PORT_L9_IMG_MFB_RDMA0		MTK_M4U_ID(M4U_LARB9_ID, 18)
#define M4U_PORT_L9_IMG_MFB_RDMA1		MTK_M4U_ID(M4U_LARB9_ID, 19)
#define M4U_PORT_L9_IMG_MFB_RDMA2		MTK_M4U_ID(M4U_LARB9_ID, 20)
#define M4U_PORT_L9_IMG_MFB_RDMA3		MTK_M4U_ID(M4U_LARB9_ID, 21)
#define M4U_PORT_L9_IMG_MFB_RDMA4		MTK_M4U_ID(M4U_LARB9_ID, 22)
#define M4U_PORT_L9_IMG_MFB_RDMA5		MTK_M4U_ID(M4U_LARB9_ID, 23)
#define M4U_PORT_L9_IMG_MFB_WDMA0		MTK_M4U_ID(M4U_LARB9_ID, 24)
#define M4U_PORT_L9_IMG_MFB_WDMA1		MTK_M4U_ID(M4U_LARB9_ID, 25)
#define M4U_PORT_L9_IMG_RESERVE6		MTK_M4U_ID(M4U_LARB9_ID, 26)
#define M4U_PORT_L9_IMG_RESERVE7		MTK_M4U_ID(M4U_LARB9_ID, 27)
#define M4U_PORT_L9_IMG_RESERVE8		MTK_M4U_ID(M4U_LARB9_ID, 28)

/* larb11 */
#define M4U_PORT_L11_IMG_IMGI_D1		MTK_M4U_ID(M4U_LARB11_ID, 0)
#define M4U_PORT_L11_IMG_IMGBI_D1		MTK_M4U_ID(M4U_LARB11_ID, 1)
#define M4U_PORT_L11_IMG_DMGI_D1		MTK_M4U_ID(M4U_LARB11_ID, 2)
#define M4U_PORT_L11_IMG_DEPI_D1		MTK_M4U_ID(M4U_LARB11_ID, 3)
#define M4U_PORT_L11_IMG_ICE_D1			MTK_M4U_ID(M4U_LARB11_ID, 4)
#define M4U_PORT_L11_IMG_SMTI_D1		MTK_M4U_ID(M4U_LARB11_ID, 5)
#define M4U_PORT_L11_IMG_SMTO_D2		MTK_M4U_ID(M4U_LARB11_ID, 6)
#define M4U_PORT_L11_IMG_SMTO_D1		MTK_M4U_ID(M4U_LARB11_ID, 7)
#define M4U_PORT_L11_IMG_CRZO_D1		MTK_M4U_ID(M4U_LARB11_ID, 8)
#define M4U_PORT_L11_IMG_IMG3O_D1		MTK_M4U_ID(M4U_LARB11_ID, 9)
#define M4U_PORT_L11_IMG_VIPI_D1		MTK_M4U_ID(M4U_LARB11_ID, 10)
#define M4U_PORT_L11_IMG_SMTI_D5		MTK_M4U_ID(M4U_LARB11_ID, 11)
#define M4U_PORT_L11_IMG_TIMGO_D1		MTK_M4U_ID(M4U_LARB11_ID, 12)
#define M4U_PORT_L11_IMG_UFBC_W0		MTK_M4U_ID(M4U_LARB11_ID, 13)
#define M4U_PORT_L11_IMG_UFBC_R0		MTK_M4U_ID(M4U_LARB11_ID, 14)
#define M4U_PORT_L11_IMG_WPE_RDMA1		MTK_M4U_ID(M4U_LARB11_ID, 15)
#define M4U_PORT_L11_IMG_WPE_RDMA0		MTK_M4U_ID(M4U_LARB11_ID, 16)
#define M4U_PORT_L11_IMG_WPE_WDMA		MTK_M4U_ID(M4U_LARB11_ID, 17)
#define M4U_PORT_L11_IMG_MFB_RDMA0		MTK_M4U_ID(M4U_LARB11_ID, 18)
#define M4U_PORT_L11_IMG_MFB_RDMA1		MTK_M4U_ID(M4U_LARB11_ID, 19)
#define M4U_PORT_L11_IMG_MFB_RDMA2		MTK_M4U_ID(M4U_LARB11_ID, 20)
#define M4U_PORT_L11_IMG_MFB_RDMA3		MTK_M4U_ID(M4U_LARB11_ID, 21)
#define M4U_PORT_L11_IMG_MFB_RDMA4		MTK_M4U_ID(M4U_LARB11_ID, 22)
#define M4U_PORT_L11_IMG_MFB_RDMA5		MTK_M4U_ID(M4U_LARB11_ID, 23)
#define M4U_PORT_L11_IMG_MFB_WDMA0		MTK_M4U_ID(M4U_LARB11_ID, 24)
#define M4U_PORT_L11_IMG_MFB_WDMA1		MTK_M4U_ID(M4U_LARB11_ID, 25)
#define M4U_PORT_L11_IMG_RESERVE6		MTK_M4U_ID(M4U_LARB11_ID, 26)
#define M4U_PORT_L11_IMG_RESERVE7		MTK_M4U_ID(M4U_LARB11_ID, 27)
#define M4U_PORT_L11_IMG_RESERVE8		MTK_M4U_ID(M4U_LARB11_ID, 28)

/* larb13 */
#define M4U_PORT_L13_CAM_MRAWI			MTK_M4U_ID(M4U_LARB13_ID, 0)
#define M4U_PORT_L13_CAM_MRAWO0			MTK_M4U_ID(M4U_LARB13_ID, 1)
#define M4U_PORT_L13_CAM_MRAWO1			MTK_M4U_ID(M4U_LARB13_ID, 2)
#define M4U_PORT_L13_CAM_CAMSV1			MTK_M4U_ID(M4U_LARB13_ID, 3)
#define M4U_PORT_L13_CAM_CAMSV2			MTK_M4U_ID(M4U_LARB13_ID, 4)
#define M4U_PORT_L13_CAM_CAMSV3			MTK_M4U_ID(M4U_LARB13_ID, 5)
#define M4U_PORT_L13_CAM_CAMSV4			MTK_M4U_ID(M4U_LARB13_ID, 6)
#define M4U_PORT_L13_CAM_CAMSV5			MTK_M4U_ID(M4U_LARB13_ID, 7)
#define M4U_PORT_L13_CAM_CAMSV6			MTK_M4U_ID(M4U_LARB13_ID, 8)
#define M4U_PORT_L13_CAM_CCUI			MTK_M4U_ID(M4U_LARB13_ID, 9)
#define M4U_PORT_L13_CAM_CCUO			MTK_M4U_ID(M4U_LARB13_ID, 10)
#define M4U_PORT_L13_CAM_FAKE			MTK_M4U_ID(M4U_LARB13_ID, 11)

/* larb14 */
#define M4U_PORT_L14_CAM_RESERVE1		MTK_M4U_ID(M4U_LARB14_ID, 0)
#define M4U_PORT_L14_CAM_RESERVE2		MTK_M4U_ID(M4U_LARB14_ID, 1)
#define M4U_PORT_L14_CAM_RESERVE3		MTK_M4U_ID(M4U_LARB14_ID, 2)
#define M4U_PORT_L14_CAM_CAMSV0			MTK_M4U_ID(M4U_LARB14_ID, 3)
#define M4U_PORT_L14_CAM_CCUI			MTK_M4U_ID(M4U_LARB14_ID, 4)
#define M4U_PORT_L14_CAM_CCUO			MTK_M4U_ID(M4U_LARB14_ID, 5)

/* larb16 */
#define M4U_PORT_L16_CAM_IMGO_R1_A		MTK_M4U_ID(M4U_LARB16_ID, 0)
#define M4U_PORT_L16_CAM_RRZO_R1_A		MTK_M4U_ID(M4U_LARB16_ID, 1)
#define M4U_PORT_L16_CAM_CQI_R1_A		MTK_M4U_ID(M4U_LARB16_ID, 2)
#define M4U_PORT_L16_CAM_BPCI_R1_A		MTK_M4U_ID(M4U_LARB16_ID, 3)
#define M4U_PORT_L16_CAM_YUVO_R1_A		MTK_M4U_ID(M4U_LARB16_ID, 4)
#define M4U_PORT_L16_CAM_UFDI_R2_A		MTK_M4U_ID(M4U_LARB16_ID, 5)
#define M4U_PORT_L16_CAM_RAWI_R2_A		MTK_M4U_ID(M4U_LARB16_ID, 6)
#define M4U_PORT_L16_CAM_RAWI_R3_A		MTK_M4U_ID(M4U_LARB16_ID, 7)
#define M4U_PORT_L16_CAM_AAO_R1_A		MTK_M4U_ID(M4U_LARB16_ID, 8)
#define M4U_PORT_L16_CAM_AFO_R1_A		MTK_M4U_ID(M4U_LARB16_ID, 9)
#define M4U_PORT_L16_CAM_FLKO_R1_A		MTK_M4U_ID(M4U_LARB16_ID, 10)
#define M4U_PORT_L16_CAM_LCESO_R1_A		MTK_M4U_ID(M4U_LARB16_ID, 11)
#define M4U_PORT_L16_CAM_CRZO_R1_A		MTK_M4U_ID(M4U_LARB16_ID, 12)
#define M4U_PORT_L16_CAM_LTMSO_R1_A		MTK_M4U_ID(M4U_LARB16_ID, 13)
#define M4U_PORT_L16_CAM_RSSO_R1_A		MTK_M4U_ID(M4U_LARB16_ID, 14)
#define M4U_PORT_L16_CAM_AAHO_R1_A		MTK_M4U_ID(M4U_LARB16_ID, 15)
#define M4U_PORT_L16_CAM_LSCI_R1_A		MTK_M4U_ID(M4U_LARB16_ID, 16)

/* larb17 */
#define M4U_PORT_L17_CAM_IMGO_R1_B		MTK_M4U_ID(M4U_LARB17_ID, 0)
#define M4U_PORT_L17_CAM_RRZO_R1_B		MTK_M4U_ID(M4U_LARB17_ID, 1)
#define M4U_PORT_L17_CAM_CQI_R1_B		MTK_M4U_ID(M4U_LARB17_ID, 2)
#define M4U_PORT_L17_CAM_BPCI_R1_B		MTK_M4U_ID(M4U_LARB17_ID, 3)
#define M4U_PORT_L17_CAM_YUVO_R1_B		MTK_M4U_ID(M4U_LARB17_ID, 4)
#define M4U_PORT_L17_CAM_UFDI_R2_B		MTK_M4U_ID(M4U_LARB17_ID, 5)
#define M4U_PORT_L17_CAM_RAWI_R2_B		MTK_M4U_ID(M4U_LARB17_ID, 6)
#define M4U_PORT_L17_CAM_RAWI_R3_B		MTK_M4U_ID(M4U_LARB17_ID, 7)
#define M4U_PORT_L17_CAM_AAO_R1_B		MTK_M4U_ID(M4U_LARB17_ID, 8)
#define M4U_PORT_L17_CAM_AFO_R1_B		MTK_M4U_ID(M4U_LARB17_ID, 9)
#define M4U_PORT_L17_CAM_FLKO_R1_B		MTK_M4U_ID(M4U_LARB17_ID, 10)
#define M4U_PORT_L17_CAM_LCESO_R1_B		MTK_M4U_ID(M4U_LARB17_ID, 11)
#define M4U_PORT_L17_CAM_CRZO_R1_B		MTK_M4U_ID(M4U_LARB17_ID, 12)
#define M4U_PORT_L17_CAM_LTMSO_R1_B		MTK_M4U_ID(M4U_LARB17_ID, 13)
#define M4U_PORT_L17_CAM_RSSO_R1_B		MTK_M4U_ID(M4U_LARB17_ID, 14)
#define M4U_PORT_L17_CAM_AAHO_R1_B		MTK_M4U_ID(M4U_LARB17_ID, 15)
#define M4U_PORT_L17_CAM_LSCI_R1_B		MTK_M4U_ID(M4U_LARB17_ID, 16)

/* larb18 */
#define M4U_PORT_L18_CAM_IMGO_R1_C		MTK_M4U_ID(M4U_LARB18_ID, 0)
#define M4U_PORT_L18_CAM_RRZO_R1_C		MTK_M4U_ID(M4U_LARB18_ID, 1)
#define M4U_PORT_L18_CAM_CQI_R1_C		MTK_M4U_ID(M4U_LARB18_ID, 2)
#define M4U_PORT_L18_CAM_BPCI_R1_C		MTK_M4U_ID(M4U_LARB18_ID, 3)
#define M4U_PORT_L18_CAM_YUVO_R1_C		MTK_M4U_ID(M4U_LARB18_ID, 4)
#define M4U_PORT_L18_CAM_UFDI_R2_C		MTK_M4U_ID(M4U_LARB18_ID, 5)
#define M4U_PORT_L18_CAM_RAWI_R2_C		MTK_M4U_ID(M4U_LARB18_ID, 6)
#define M4U_PORT_L18_CAM_RAWI_R3_C		MTK_M4U_ID(M4U_LARB18_ID, 7)
#define M4U_PORT_L18_CAM_AAO_R1_C		MTK_M4U_ID(M4U_LARB18_ID, 8)
#define M4U_PORT_L18_CAM_AFO_R1_C		MTK_M4U_ID(M4U_LARB18_ID, 9)
#define M4U_PORT_L18_CAM_FLKO_R1_C		MTK_M4U_ID(M4U_LARB18_ID, 10)
#define M4U_PORT_L18_CAM_LCESO_R1_C		MTK_M4U_ID(M4U_LARB18_ID, 11)
#define M4U_PORT_L18_CAM_CRZO_R1_C		MTK_M4U_ID(M4U_LARB18_ID, 12)
#define M4U_PORT_L18_CAM_LTMSO_R1_C		MTK_M4U_ID(M4U_LARB18_ID, 13)
#define M4U_PORT_L18_CAM_RSSO_R1_C		MTK_M4U_ID(M4U_LARB18_ID, 14)
#define M4U_PORT_L18_CAM_AAHO_R1_C		MTK_M4U_ID(M4U_LARB18_ID, 15)
#define M4U_PORT_L18_CAM_LSCI_R1_C		MTK_M4U_ID(M4U_LARB18_ID, 16)

/* larb19 */
#define M4U_PORT_L19_IPE_DVS_RDMA		MTK_M4U_ID(M4U_LARB19_ID, 0)
#define M4U_PORT_L19_IPE_DVS_WDMA		MTK_M4U_ID(M4U_LARB19_ID, 1)
#define M4U_PORT_L19_IPE_DVP_RDMA		MTK_M4U_ID(M4U_LARB19_ID, 2)
#define M4U_PORT_L19_IPE_DVP_WDMA		MTK_M4U_ID(M4U_LARB19_ID, 3)

/* larb20 */
#define M4U_PORT_L20_IPE_FDVT_RDA		MTK_M4U_ID(M4U_LARB20_ID, 0)
#define M4U_PORT_L20_IPE_FDVT_RDB		MTK_M4U_ID(M4U_LARB20_ID, 1)
#define M4U_PORT_L20_IPE_FDVT_WRA		MTK_M4U_ID(M4U_LARB20_ID, 2)
#define M4U_PORT_L20_IPE_FDVT_WRB		MTK_M4U_ID(M4U_LARB20_ID, 3)
#define M4U_PORT_L20_IPE_RSC_RDMA0		MTK_M4U_ID(M4U_LARB20_ID, 4)
#define M4U_PORT_L20_IPE_RSC_WDMA		MTK_M4U_ID(M4U_LARB20_ID, 5)

#endif
