\hypertarget{_e_f___t_m_r32__regs_8h}{}\doxysection{EF\+\_\+\+TMR32\+\_\+regs.\+h File Reference}
\label{_e_f___t_m_r32__regs_8h}\index{EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}}
{\ttfamily \#include \char`\"{}EF\+\_\+\+Driver\+\_\+\+Common.\+h\char`\"{}}\newline
\doxysubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct___e_f___t_m_r32___t_y_p_e__}{\+\_\+\+EF\+\_\+\+TMR32\+\_\+\+TYPE\+\_\+}}
\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{_e_f___t_m_r32__regs_8h_a470cd5845bed94d8b8b358933e4a3442}{IO\+\_\+\+TYPES}}
\item 
\#define \mbox{\hyperlink{_e_f___t_m_r32__regs_8h_aef00c279597b188e4cdd14d288ddf77a}{\+\_\+\+\_\+R}}~volatile const uint32\+\_\+t
\item 
\#define \mbox{\hyperlink{_e_f___t_m_r32__regs_8h_ad8cfe7014044235a4c8d3239c2597f09}{\+\_\+\+\_\+W}}~volatile       uint32\+\_\+t
\item 
\#define \mbox{\hyperlink{_e_f___t_m_r32__regs_8h_a81f369079976a46554fd9798ab035697}{\+\_\+\+\_\+\+RW}}~volatile       uint32\+\_\+t
\item 
\#define \mbox{\hyperlink{_e_f___t_m_r32__regs_8h_a8a61f271d2a3622f6e8fa62e7006e3fd}{EF\+\_\+\+TMR32\+\_\+\+CTRL\+\_\+\+REG\+\_\+\+TE\+\_\+\+BIT}}~(uint32\+\_\+t)(0)
\item 
\#define \mbox{\hyperlink{_e_f___t_m_r32__regs_8h_a18005f88ecf5e7fc420ddc290cb80c96}{EF\+\_\+\+TMR32\+\_\+\+CTRL\+\_\+\+REG\+\_\+\+TE\+\_\+\+MASK}}~(uint32\+\_\+t)(0x1)
\item 
\#define \mbox{\hyperlink{_e_f___t_m_r32__regs_8h_ac4382558d6b66fa07908ff7c161587ba}{EF\+\_\+\+TMR32\+\_\+\+CTRL\+\_\+\+REG\+\_\+\+TS\+\_\+\+BIT}}~(uint32\+\_\+t)(1)
\item 
\#define \mbox{\hyperlink{_e_f___t_m_r32__regs_8h_a09933222ce03bfc3bc3a5d730d96d10c}{EF\+\_\+\+TMR32\+\_\+\+CTRL\+\_\+\+REG\+\_\+\+TS\+\_\+\+MASK}}~(uint32\+\_\+t)(0x2)
\item 
\#define \mbox{\hyperlink{_e_f___t_m_r32__regs_8h_ae8ddbc3cb210812358d7e57fb0dba958}{EF\+\_\+\+TMR32\+\_\+\+CTRL\+\_\+\+REG\+\_\+\+P0\+E\+\_\+\+BIT}}~(uint32\+\_\+t)(2)
\item 
\#define \mbox{\hyperlink{_e_f___t_m_r32__regs_8h_a9709b366c0671953f7b7f7b1858b8af0}{EF\+\_\+\+TMR32\+\_\+\+CTRL\+\_\+\+REG\+\_\+\+P0\+E\+\_\+\+MASK}}~(uint32\+\_\+t)(0x4)
\item 
\#define \mbox{\hyperlink{_e_f___t_m_r32__regs_8h_ab987c15d464b166484e77573816bc2dc}{EF\+\_\+\+TMR32\+\_\+\+CTRL\+\_\+\+REG\+\_\+\+P1\+E\+\_\+\+BIT}}~(uint32\+\_\+t)(3)
\item 
\#define \mbox{\hyperlink{_e_f___t_m_r32__regs_8h_ad30a37b7f4f3cb767ed49cbcc8ddced5}{EF\+\_\+\+TMR32\+\_\+\+CTRL\+\_\+\+REG\+\_\+\+P1\+E\+\_\+\+MASK}}~(uint32\+\_\+t)(0x8)
\item 
\#define \mbox{\hyperlink{_e_f___t_m_r32__regs_8h_aa5c3cd2af8288638c7d995b87d7d3a73}{EF\+\_\+\+TMR32\+\_\+\+CTRL\+\_\+\+REG\+\_\+\+DTE\+\_\+\+BIT}}~(uint32\+\_\+t)(4)
\item 
\#define \mbox{\hyperlink{_e_f___t_m_r32__regs_8h_a8c2512036ee14c1440aa451e8bf5a68f}{EF\+\_\+\+TMR32\+\_\+\+CTRL\+\_\+\+REG\+\_\+\+DTE\+\_\+\+MASK}}~(uint32\+\_\+t)(0x10)
\item 
\#define \mbox{\hyperlink{_e_f___t_m_r32__regs_8h_a7957a0e0fa4562b16ab214bbb9b90a51}{EF\+\_\+\+TMR32\+\_\+\+CTRL\+\_\+\+REG\+\_\+\+PI0\+\_\+\+BIT}}~(uint32\+\_\+t)(5)
\item 
\#define \mbox{\hyperlink{_e_f___t_m_r32__regs_8h_a187954cbf5bca51c17d6ee010320496f}{EF\+\_\+\+TMR32\+\_\+\+CTRL\+\_\+\+REG\+\_\+\+PI0\+\_\+\+MASK}}~(uint32\+\_\+t)(0x20)
\item 
\#define \mbox{\hyperlink{_e_f___t_m_r32__regs_8h_a38181264521325aa7b76f3b9f2d2d538}{EF\+\_\+\+TMR32\+\_\+\+CTRL\+\_\+\+REG\+\_\+\+PI1\+\_\+\+BIT}}~(uint32\+\_\+t)(6)
\item 
\#define \mbox{\hyperlink{_e_f___t_m_r32__regs_8h_ac1888a820a009871939c2713536262f2}{EF\+\_\+\+TMR32\+\_\+\+CTRL\+\_\+\+REG\+\_\+\+PI1\+\_\+\+MASK}}~(uint32\+\_\+t)(0x40)
\item 
\#define \mbox{\hyperlink{_e_f___t_m_r32__regs_8h_a67fc12a82dc5c18837c124677450ec42}{EF\+\_\+\+TMR32\+\_\+\+CFG\+\_\+\+REG\+\_\+\+DIR\+\_\+\+BIT}}~(uint32\+\_\+t)(0)
\item 
\#define \mbox{\hyperlink{_e_f___t_m_r32__regs_8h_a2eb6fdee86a19ed2741841b3aeb20190}{EF\+\_\+\+TMR32\+\_\+\+CFG\+\_\+\+REG\+\_\+\+DIR\+\_\+\+MASK}}~(uint32\+\_\+t)(0x3)
\item 
\#define \mbox{\hyperlink{_e_f___t_m_r32__regs_8h_ac18d10835a40d4cede7aac865359e616}{EF\+\_\+\+TMR32\+\_\+\+CFG\+\_\+\+REG\+\_\+\+P\+\_\+\+BIT}}~(uint32\+\_\+t)(2)
\item 
\#define \mbox{\hyperlink{_e_f___t_m_r32__regs_8h_addd4f92d40bee03bb18472e97f65f575}{EF\+\_\+\+TMR32\+\_\+\+CFG\+\_\+\+REG\+\_\+\+P\+\_\+\+MASK}}~(uint32\+\_\+t)(0x4)
\item 
\#define \mbox{\hyperlink{_e_f___t_m_r32__regs_8h_a70b01f1d7aaa6ec37fec28ffe7d49b1b}{EF\+\_\+\+TMR32\+\_\+\+PWM0\+CFG\+\_\+\+REG\+\_\+\+E0\+\_\+\+BIT}}~(uint32\+\_\+t)(0)
\item 
\#define \mbox{\hyperlink{_e_f___t_m_r32__regs_8h_a3768e7c0ecd54b880b961fd61ea25b54}{EF\+\_\+\+TMR32\+\_\+\+PWM0\+CFG\+\_\+\+REG\+\_\+\+E0\+\_\+\+MASK}}~(uint32\+\_\+t)(0x3)
\item 
\#define \mbox{\hyperlink{_e_f___t_m_r32__regs_8h_a9efa1187d55b12622af966b65dde6406}{EF\+\_\+\+TMR32\+\_\+\+PWM0\+CFG\+\_\+\+REG\+\_\+\+E1\+\_\+\+BIT}}~(uint32\+\_\+t)(2)
\item 
\#define \mbox{\hyperlink{_e_f___t_m_r32__regs_8h_ad17004ea36383e41d59b3645f119d6ee}{EF\+\_\+\+TMR32\+\_\+\+PWM0\+CFG\+\_\+\+REG\+\_\+\+E1\+\_\+\+MASK}}~(uint32\+\_\+t)(0xc)
\item 
\#define \mbox{\hyperlink{_e_f___t_m_r32__regs_8h_a37caffe2875fd64dcd7f157a4acbc24f}{EF\+\_\+\+TMR32\+\_\+\+PWM0\+CFG\+\_\+\+REG\+\_\+\+E2\+\_\+\+BIT}}~(uint32\+\_\+t)(4)
\item 
\#define \mbox{\hyperlink{_e_f___t_m_r32__regs_8h_a0963671f2d64b6a8d44cb53bd172b9f6}{EF\+\_\+\+TMR32\+\_\+\+PWM0\+CFG\+\_\+\+REG\+\_\+\+E2\+\_\+\+MASK}}~(uint32\+\_\+t)(0x30)
\item 
\#define \mbox{\hyperlink{_e_f___t_m_r32__regs_8h_a842281bd48fd9663d6b6dfccad7dd13c}{EF\+\_\+\+TMR32\+\_\+\+PWM0\+CFG\+\_\+\+REG\+\_\+\+E3\+\_\+\+BIT}}~(uint32\+\_\+t)(6)
\item 
\#define \mbox{\hyperlink{_e_f___t_m_r32__regs_8h_a167772b4b88bf0d45a7fe767e9b400ab}{EF\+\_\+\+TMR32\+\_\+\+PWM0\+CFG\+\_\+\+REG\+\_\+\+E3\+\_\+\+MASK}}~(uint32\+\_\+t)(0xc0)
\item 
\#define \mbox{\hyperlink{_e_f___t_m_r32__regs_8h_aa2266ca94b25cb878b7ddc8272899a87}{EF\+\_\+\+TMR32\+\_\+\+PWM0\+CFG\+\_\+\+REG\+\_\+\+E4\+\_\+\+BIT}}~(uint32\+\_\+t)(8)
\item 
\#define \mbox{\hyperlink{_e_f___t_m_r32__regs_8h_ae48dbb0d2622aa39b8c0ad818d3e65bf}{EF\+\_\+\+TMR32\+\_\+\+PWM0\+CFG\+\_\+\+REG\+\_\+\+E4\+\_\+\+MASK}}~(uint32\+\_\+t)(0x300)
\item 
\#define \mbox{\hyperlink{_e_f___t_m_r32__regs_8h_a57abb4bded0aadcfe612efd462d72361}{EF\+\_\+\+TMR32\+\_\+\+PWM0\+CFG\+\_\+\+REG\+\_\+\+E5\+\_\+\+BIT}}~(uint32\+\_\+t)(10)
\item 
\#define \mbox{\hyperlink{_e_f___t_m_r32__regs_8h_ae2a5aeaa91252fa8b4356e820ce64aeb}{EF\+\_\+\+TMR32\+\_\+\+PWM0\+CFG\+\_\+\+REG\+\_\+\+E5\+\_\+\+MASK}}~(uint32\+\_\+t)(0xc00)
\item 
\#define \mbox{\hyperlink{_e_f___t_m_r32__regs_8h_ad50501bb2385f55df3c6d9b5ef78c5bf}{EF\+\_\+\+TMR32\+\_\+\+PWM1\+CFG\+\_\+\+REG\+\_\+\+E0\+\_\+\+BIT}}~(uint32\+\_\+t)(0)
\item 
\#define \mbox{\hyperlink{_e_f___t_m_r32__regs_8h_aa56b6cd1ab68c2df511c56afc4af8ef2}{EF\+\_\+\+TMR32\+\_\+\+PWM1\+CFG\+\_\+\+REG\+\_\+\+E0\+\_\+\+MASK}}~(uint32\+\_\+t)(0x3)
\item 
\#define \mbox{\hyperlink{_e_f___t_m_r32__regs_8h_a1d7f9741a38207677956aa34bef1b694}{EF\+\_\+\+TMR32\+\_\+\+PWM1\+CFG\+\_\+\+REG\+\_\+\+E1\+\_\+\+BIT}}~(uint32\+\_\+t)(2)
\item 
\#define \mbox{\hyperlink{_e_f___t_m_r32__regs_8h_a5c82d8bdf4bf317da8db5a63a618a10e}{EF\+\_\+\+TMR32\+\_\+\+PWM1\+CFG\+\_\+\+REG\+\_\+\+E1\+\_\+\+MASK}}~(uint32\+\_\+t)(0xc)
\item 
\#define \mbox{\hyperlink{_e_f___t_m_r32__regs_8h_a6d3d5ecb2fcfd7a56bd1735807b0c9d6}{EF\+\_\+\+TMR32\+\_\+\+PWM1\+CFG\+\_\+\+REG\+\_\+\+E2\+\_\+\+BIT}}~(uint32\+\_\+t)(4)
\item 
\#define \mbox{\hyperlink{_e_f___t_m_r32__regs_8h_a50e0462c7485c437c3da98cb8a0a4b4e}{EF\+\_\+\+TMR32\+\_\+\+PWM1\+CFG\+\_\+\+REG\+\_\+\+E2\+\_\+\+MASK}}~(uint32\+\_\+t)(0x30)
\item 
\#define \mbox{\hyperlink{_e_f___t_m_r32__regs_8h_a63a36d6cefea911169aaa319a7495917}{EF\+\_\+\+TMR32\+\_\+\+PWM1\+CFG\+\_\+\+REG\+\_\+\+E3\+\_\+\+BIT}}~(uint32\+\_\+t)(6)
\item 
\#define \mbox{\hyperlink{_e_f___t_m_r32__regs_8h_a7adadee6794981e340d240376a3dab09}{EF\+\_\+\+TMR32\+\_\+\+PWM1\+CFG\+\_\+\+REG\+\_\+\+E3\+\_\+\+MASK}}~(uint32\+\_\+t)(0xc0)
\item 
\#define \mbox{\hyperlink{_e_f___t_m_r32__regs_8h_a85e5a9e45f39b701da242f805e12fb09}{EF\+\_\+\+TMR32\+\_\+\+PWM1\+CFG\+\_\+\+REG\+\_\+\+E4\+\_\+\+BIT}}~(uint32\+\_\+t)(8)
\item 
\#define \mbox{\hyperlink{_e_f___t_m_r32__regs_8h_a6c15c32ec4373135afb784bbd6f45bf6}{EF\+\_\+\+TMR32\+\_\+\+PWM1\+CFG\+\_\+\+REG\+\_\+\+E4\+\_\+\+MASK}}~(uint32\+\_\+t)(0x300)
\item 
\#define \mbox{\hyperlink{_e_f___t_m_r32__regs_8h_a5ac881719f60aef3c1bc22115ecdcded}{EF\+\_\+\+TMR32\+\_\+\+PWM1\+CFG\+\_\+\+REG\+\_\+\+E5\+\_\+\+BIT}}~(uint32\+\_\+t)(10)
\item 
\#define \mbox{\hyperlink{_e_f___t_m_r32__regs_8h_a51dfc83d58f14bf54c6ad56e063d8b44}{EF\+\_\+\+TMR32\+\_\+\+PWM1\+CFG\+\_\+\+REG\+\_\+\+E5\+\_\+\+MASK}}~(uint32\+\_\+t)(0xc00)
\item 
\#define \mbox{\hyperlink{_e_f___t_m_r32__regs_8h_a9c67d639a50fbec4689aaea448612a85}{EF\+\_\+\+TMR32\+\_\+\+TO\+\_\+\+FLAG}}~((uint32\+\_\+t)0x1)
\item 
\#define \mbox{\hyperlink{_e_f___t_m_r32__regs_8h_ae4d846684c64c7b3a3a692af73067cf3}{EF\+\_\+\+TMR32\+\_\+\+MX\+\_\+\+FLAG}}~((uint32\+\_\+t)0x2)
\item 
\#define \mbox{\hyperlink{_e_f___t_m_r32__regs_8h_afc2875bb29bbbcc3b24fe8b9648ec7ae}{EF\+\_\+\+TMR32\+\_\+\+MY\+\_\+\+FLAG}}~((uint32\+\_\+t)0x4)
\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \mbox{\hyperlink{struct___e_f___t_m_r32___t_y_p_e__}{\+\_\+\+EF\+\_\+\+TMR32\+\_\+\+TYPE\+\_\+}} \mbox{\hyperlink{_e_f___t_m_r32__regs_8h_a5ab4e3f4232149b200ef8d43a25c9082}{EF\+\_\+\+TMR32\+\_\+\+TYPE}}
\item 
typedef \mbox{\hyperlink{_e_f___t_m_r32__regs_8h_a5ab4e3f4232149b200ef8d43a25c9082}{EF\+\_\+\+TMR32\+\_\+\+TYPE}} $\ast$ \mbox{\hyperlink{_e_f___t_m_r32__regs_8h_a42a4bf3583e288f8eb18ce061bfdf60b}{EF\+\_\+\+TMR32\+\_\+\+TYPE\+\_\+\+PTR}}
\end{DoxyCompactItemize}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{_e_f___t_m_r32__regs_8h_aef00c279597b188e4cdd14d288ddf77a}\label{_e_f___t_m_r32__regs_8h_aef00c279597b188e4cdd14d288ddf77a}} 
\index{EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}!\_\_R@{\_\_R}}
\index{\_\_R@{\_\_R}!EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}}
\doxysubsubsection{\texorpdfstring{\_\_R}{\_\_R}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+R~volatile const uint32\+\_\+t}

\mbox{\Hypertarget{_e_f___t_m_r32__regs_8h_a81f369079976a46554fd9798ab035697}\label{_e_f___t_m_r32__regs_8h_a81f369079976a46554fd9798ab035697}} 
\index{EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}!\_\_RW@{\_\_RW}}
\index{\_\_RW@{\_\_RW}!EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}}
\doxysubsubsection{\texorpdfstring{\_\_RW}{\_\_RW}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+RW~volatile       uint32\+\_\+t}

\mbox{\Hypertarget{_e_f___t_m_r32__regs_8h_ad8cfe7014044235a4c8d3239c2597f09}\label{_e_f___t_m_r32__regs_8h_ad8cfe7014044235a4c8d3239c2597f09}} 
\index{EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}!\_\_W@{\_\_W}}
\index{\_\_W@{\_\_W}!EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}}
\doxysubsubsection{\texorpdfstring{\_\_W}{\_\_W}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+W~volatile       uint32\+\_\+t}

\mbox{\Hypertarget{_e_f___t_m_r32__regs_8h_a67fc12a82dc5c18837c124677450ec42}\label{_e_f___t_m_r32__regs_8h_a67fc12a82dc5c18837c124677450ec42}} 
\index{EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}!EF\_TMR32\_CFG\_REG\_DIR\_BIT@{EF\_TMR32\_CFG\_REG\_DIR\_BIT}}
\index{EF\_TMR32\_CFG\_REG\_DIR\_BIT@{EF\_TMR32\_CFG\_REG\_DIR\_BIT}!EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_TMR32\_CFG\_REG\_DIR\_BIT}{EF\_TMR32\_CFG\_REG\_DIR\_BIT}}
{\footnotesize\ttfamily \#define EF\+\_\+\+TMR32\+\_\+\+CFG\+\_\+\+REG\+\_\+\+DIR\+\_\+\+BIT~(uint32\+\_\+t)(0)}

\mbox{\Hypertarget{_e_f___t_m_r32__regs_8h_a2eb6fdee86a19ed2741841b3aeb20190}\label{_e_f___t_m_r32__regs_8h_a2eb6fdee86a19ed2741841b3aeb20190}} 
\index{EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}!EF\_TMR32\_CFG\_REG\_DIR\_MASK@{EF\_TMR32\_CFG\_REG\_DIR\_MASK}}
\index{EF\_TMR32\_CFG\_REG\_DIR\_MASK@{EF\_TMR32\_CFG\_REG\_DIR\_MASK}!EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_TMR32\_CFG\_REG\_DIR\_MASK}{EF\_TMR32\_CFG\_REG\_DIR\_MASK}}
{\footnotesize\ttfamily \#define EF\+\_\+\+TMR32\+\_\+\+CFG\+\_\+\+REG\+\_\+\+DIR\+\_\+\+MASK~(uint32\+\_\+t)(0x3)}

\mbox{\Hypertarget{_e_f___t_m_r32__regs_8h_ac18d10835a40d4cede7aac865359e616}\label{_e_f___t_m_r32__regs_8h_ac18d10835a40d4cede7aac865359e616}} 
\index{EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}!EF\_TMR32\_CFG\_REG\_P\_BIT@{EF\_TMR32\_CFG\_REG\_P\_BIT}}
\index{EF\_TMR32\_CFG\_REG\_P\_BIT@{EF\_TMR32\_CFG\_REG\_P\_BIT}!EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_TMR32\_CFG\_REG\_P\_BIT}{EF\_TMR32\_CFG\_REG\_P\_BIT}}
{\footnotesize\ttfamily \#define EF\+\_\+\+TMR32\+\_\+\+CFG\+\_\+\+REG\+\_\+\+P\+\_\+\+BIT~(uint32\+\_\+t)(2)}

\mbox{\Hypertarget{_e_f___t_m_r32__regs_8h_addd4f92d40bee03bb18472e97f65f575}\label{_e_f___t_m_r32__regs_8h_addd4f92d40bee03bb18472e97f65f575}} 
\index{EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}!EF\_TMR32\_CFG\_REG\_P\_MASK@{EF\_TMR32\_CFG\_REG\_P\_MASK}}
\index{EF\_TMR32\_CFG\_REG\_P\_MASK@{EF\_TMR32\_CFG\_REG\_P\_MASK}!EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_TMR32\_CFG\_REG\_P\_MASK}{EF\_TMR32\_CFG\_REG\_P\_MASK}}
{\footnotesize\ttfamily \#define EF\+\_\+\+TMR32\+\_\+\+CFG\+\_\+\+REG\+\_\+\+P\+\_\+\+MASK~(uint32\+\_\+t)(0x4)}

\mbox{\Hypertarget{_e_f___t_m_r32__regs_8h_aa5c3cd2af8288638c7d995b87d7d3a73}\label{_e_f___t_m_r32__regs_8h_aa5c3cd2af8288638c7d995b87d7d3a73}} 
\index{EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}!EF\_TMR32\_CTRL\_REG\_DTE\_BIT@{EF\_TMR32\_CTRL\_REG\_DTE\_BIT}}
\index{EF\_TMR32\_CTRL\_REG\_DTE\_BIT@{EF\_TMR32\_CTRL\_REG\_DTE\_BIT}!EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_TMR32\_CTRL\_REG\_DTE\_BIT}{EF\_TMR32\_CTRL\_REG\_DTE\_BIT}}
{\footnotesize\ttfamily \#define EF\+\_\+\+TMR32\+\_\+\+CTRL\+\_\+\+REG\+\_\+\+DTE\+\_\+\+BIT~(uint32\+\_\+t)(4)}

\mbox{\Hypertarget{_e_f___t_m_r32__regs_8h_a8c2512036ee14c1440aa451e8bf5a68f}\label{_e_f___t_m_r32__regs_8h_a8c2512036ee14c1440aa451e8bf5a68f}} 
\index{EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}!EF\_TMR32\_CTRL\_REG\_DTE\_MASK@{EF\_TMR32\_CTRL\_REG\_DTE\_MASK}}
\index{EF\_TMR32\_CTRL\_REG\_DTE\_MASK@{EF\_TMR32\_CTRL\_REG\_DTE\_MASK}!EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_TMR32\_CTRL\_REG\_DTE\_MASK}{EF\_TMR32\_CTRL\_REG\_DTE\_MASK}}
{\footnotesize\ttfamily \#define EF\+\_\+\+TMR32\+\_\+\+CTRL\+\_\+\+REG\+\_\+\+DTE\+\_\+\+MASK~(uint32\+\_\+t)(0x10)}

\mbox{\Hypertarget{_e_f___t_m_r32__regs_8h_ae8ddbc3cb210812358d7e57fb0dba958}\label{_e_f___t_m_r32__regs_8h_ae8ddbc3cb210812358d7e57fb0dba958}} 
\index{EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}!EF\_TMR32\_CTRL\_REG\_P0E\_BIT@{EF\_TMR32\_CTRL\_REG\_P0E\_BIT}}
\index{EF\_TMR32\_CTRL\_REG\_P0E\_BIT@{EF\_TMR32\_CTRL\_REG\_P0E\_BIT}!EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_TMR32\_CTRL\_REG\_P0E\_BIT}{EF\_TMR32\_CTRL\_REG\_P0E\_BIT}}
{\footnotesize\ttfamily \#define EF\+\_\+\+TMR32\+\_\+\+CTRL\+\_\+\+REG\+\_\+\+P0\+E\+\_\+\+BIT~(uint32\+\_\+t)(2)}

\mbox{\Hypertarget{_e_f___t_m_r32__regs_8h_a9709b366c0671953f7b7f7b1858b8af0}\label{_e_f___t_m_r32__regs_8h_a9709b366c0671953f7b7f7b1858b8af0}} 
\index{EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}!EF\_TMR32\_CTRL\_REG\_P0E\_MASK@{EF\_TMR32\_CTRL\_REG\_P0E\_MASK}}
\index{EF\_TMR32\_CTRL\_REG\_P0E\_MASK@{EF\_TMR32\_CTRL\_REG\_P0E\_MASK}!EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_TMR32\_CTRL\_REG\_P0E\_MASK}{EF\_TMR32\_CTRL\_REG\_P0E\_MASK}}
{\footnotesize\ttfamily \#define EF\+\_\+\+TMR32\+\_\+\+CTRL\+\_\+\+REG\+\_\+\+P0\+E\+\_\+\+MASK~(uint32\+\_\+t)(0x4)}

\mbox{\Hypertarget{_e_f___t_m_r32__regs_8h_ab987c15d464b166484e77573816bc2dc}\label{_e_f___t_m_r32__regs_8h_ab987c15d464b166484e77573816bc2dc}} 
\index{EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}!EF\_TMR32\_CTRL\_REG\_P1E\_BIT@{EF\_TMR32\_CTRL\_REG\_P1E\_BIT}}
\index{EF\_TMR32\_CTRL\_REG\_P1E\_BIT@{EF\_TMR32\_CTRL\_REG\_P1E\_BIT}!EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_TMR32\_CTRL\_REG\_P1E\_BIT}{EF\_TMR32\_CTRL\_REG\_P1E\_BIT}}
{\footnotesize\ttfamily \#define EF\+\_\+\+TMR32\+\_\+\+CTRL\+\_\+\+REG\+\_\+\+P1\+E\+\_\+\+BIT~(uint32\+\_\+t)(3)}

\mbox{\Hypertarget{_e_f___t_m_r32__regs_8h_ad30a37b7f4f3cb767ed49cbcc8ddced5}\label{_e_f___t_m_r32__regs_8h_ad30a37b7f4f3cb767ed49cbcc8ddced5}} 
\index{EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}!EF\_TMR32\_CTRL\_REG\_P1E\_MASK@{EF\_TMR32\_CTRL\_REG\_P1E\_MASK}}
\index{EF\_TMR32\_CTRL\_REG\_P1E\_MASK@{EF\_TMR32\_CTRL\_REG\_P1E\_MASK}!EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_TMR32\_CTRL\_REG\_P1E\_MASK}{EF\_TMR32\_CTRL\_REG\_P1E\_MASK}}
{\footnotesize\ttfamily \#define EF\+\_\+\+TMR32\+\_\+\+CTRL\+\_\+\+REG\+\_\+\+P1\+E\+\_\+\+MASK~(uint32\+\_\+t)(0x8)}

\mbox{\Hypertarget{_e_f___t_m_r32__regs_8h_a7957a0e0fa4562b16ab214bbb9b90a51}\label{_e_f___t_m_r32__regs_8h_a7957a0e0fa4562b16ab214bbb9b90a51}} 
\index{EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}!EF\_TMR32\_CTRL\_REG\_PI0\_BIT@{EF\_TMR32\_CTRL\_REG\_PI0\_BIT}}
\index{EF\_TMR32\_CTRL\_REG\_PI0\_BIT@{EF\_TMR32\_CTRL\_REG\_PI0\_BIT}!EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_TMR32\_CTRL\_REG\_PI0\_BIT}{EF\_TMR32\_CTRL\_REG\_PI0\_BIT}}
{\footnotesize\ttfamily \#define EF\+\_\+\+TMR32\+\_\+\+CTRL\+\_\+\+REG\+\_\+\+PI0\+\_\+\+BIT~(uint32\+\_\+t)(5)}

\mbox{\Hypertarget{_e_f___t_m_r32__regs_8h_a187954cbf5bca51c17d6ee010320496f}\label{_e_f___t_m_r32__regs_8h_a187954cbf5bca51c17d6ee010320496f}} 
\index{EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}!EF\_TMR32\_CTRL\_REG\_PI0\_MASK@{EF\_TMR32\_CTRL\_REG\_PI0\_MASK}}
\index{EF\_TMR32\_CTRL\_REG\_PI0\_MASK@{EF\_TMR32\_CTRL\_REG\_PI0\_MASK}!EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_TMR32\_CTRL\_REG\_PI0\_MASK}{EF\_TMR32\_CTRL\_REG\_PI0\_MASK}}
{\footnotesize\ttfamily \#define EF\+\_\+\+TMR32\+\_\+\+CTRL\+\_\+\+REG\+\_\+\+PI0\+\_\+\+MASK~(uint32\+\_\+t)(0x20)}

\mbox{\Hypertarget{_e_f___t_m_r32__regs_8h_a38181264521325aa7b76f3b9f2d2d538}\label{_e_f___t_m_r32__regs_8h_a38181264521325aa7b76f3b9f2d2d538}} 
\index{EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}!EF\_TMR32\_CTRL\_REG\_PI1\_BIT@{EF\_TMR32\_CTRL\_REG\_PI1\_BIT}}
\index{EF\_TMR32\_CTRL\_REG\_PI1\_BIT@{EF\_TMR32\_CTRL\_REG\_PI1\_BIT}!EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_TMR32\_CTRL\_REG\_PI1\_BIT}{EF\_TMR32\_CTRL\_REG\_PI1\_BIT}}
{\footnotesize\ttfamily \#define EF\+\_\+\+TMR32\+\_\+\+CTRL\+\_\+\+REG\+\_\+\+PI1\+\_\+\+BIT~(uint32\+\_\+t)(6)}

\mbox{\Hypertarget{_e_f___t_m_r32__regs_8h_ac1888a820a009871939c2713536262f2}\label{_e_f___t_m_r32__regs_8h_ac1888a820a009871939c2713536262f2}} 
\index{EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}!EF\_TMR32\_CTRL\_REG\_PI1\_MASK@{EF\_TMR32\_CTRL\_REG\_PI1\_MASK}}
\index{EF\_TMR32\_CTRL\_REG\_PI1\_MASK@{EF\_TMR32\_CTRL\_REG\_PI1\_MASK}!EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_TMR32\_CTRL\_REG\_PI1\_MASK}{EF\_TMR32\_CTRL\_REG\_PI1\_MASK}}
{\footnotesize\ttfamily \#define EF\+\_\+\+TMR32\+\_\+\+CTRL\+\_\+\+REG\+\_\+\+PI1\+\_\+\+MASK~(uint32\+\_\+t)(0x40)}

\mbox{\Hypertarget{_e_f___t_m_r32__regs_8h_a8a61f271d2a3622f6e8fa62e7006e3fd}\label{_e_f___t_m_r32__regs_8h_a8a61f271d2a3622f6e8fa62e7006e3fd}} 
\index{EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}!EF\_TMR32\_CTRL\_REG\_TE\_BIT@{EF\_TMR32\_CTRL\_REG\_TE\_BIT}}
\index{EF\_TMR32\_CTRL\_REG\_TE\_BIT@{EF\_TMR32\_CTRL\_REG\_TE\_BIT}!EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_TMR32\_CTRL\_REG\_TE\_BIT}{EF\_TMR32\_CTRL\_REG\_TE\_BIT}}
{\footnotesize\ttfamily \#define EF\+\_\+\+TMR32\+\_\+\+CTRL\+\_\+\+REG\+\_\+\+TE\+\_\+\+BIT~(uint32\+\_\+t)(0)}

\mbox{\Hypertarget{_e_f___t_m_r32__regs_8h_a18005f88ecf5e7fc420ddc290cb80c96}\label{_e_f___t_m_r32__regs_8h_a18005f88ecf5e7fc420ddc290cb80c96}} 
\index{EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}!EF\_TMR32\_CTRL\_REG\_TE\_MASK@{EF\_TMR32\_CTRL\_REG\_TE\_MASK}}
\index{EF\_TMR32\_CTRL\_REG\_TE\_MASK@{EF\_TMR32\_CTRL\_REG\_TE\_MASK}!EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_TMR32\_CTRL\_REG\_TE\_MASK}{EF\_TMR32\_CTRL\_REG\_TE\_MASK}}
{\footnotesize\ttfamily \#define EF\+\_\+\+TMR32\+\_\+\+CTRL\+\_\+\+REG\+\_\+\+TE\+\_\+\+MASK~(uint32\+\_\+t)(0x1)}

\mbox{\Hypertarget{_e_f___t_m_r32__regs_8h_ac4382558d6b66fa07908ff7c161587ba}\label{_e_f___t_m_r32__regs_8h_ac4382558d6b66fa07908ff7c161587ba}} 
\index{EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}!EF\_TMR32\_CTRL\_REG\_TS\_BIT@{EF\_TMR32\_CTRL\_REG\_TS\_BIT}}
\index{EF\_TMR32\_CTRL\_REG\_TS\_BIT@{EF\_TMR32\_CTRL\_REG\_TS\_BIT}!EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_TMR32\_CTRL\_REG\_TS\_BIT}{EF\_TMR32\_CTRL\_REG\_TS\_BIT}}
{\footnotesize\ttfamily \#define EF\+\_\+\+TMR32\+\_\+\+CTRL\+\_\+\+REG\+\_\+\+TS\+\_\+\+BIT~(uint32\+\_\+t)(1)}

\mbox{\Hypertarget{_e_f___t_m_r32__regs_8h_a09933222ce03bfc3bc3a5d730d96d10c}\label{_e_f___t_m_r32__regs_8h_a09933222ce03bfc3bc3a5d730d96d10c}} 
\index{EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}!EF\_TMR32\_CTRL\_REG\_TS\_MASK@{EF\_TMR32\_CTRL\_REG\_TS\_MASK}}
\index{EF\_TMR32\_CTRL\_REG\_TS\_MASK@{EF\_TMR32\_CTRL\_REG\_TS\_MASK}!EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_TMR32\_CTRL\_REG\_TS\_MASK}{EF\_TMR32\_CTRL\_REG\_TS\_MASK}}
{\footnotesize\ttfamily \#define EF\+\_\+\+TMR32\+\_\+\+CTRL\+\_\+\+REG\+\_\+\+TS\+\_\+\+MASK~(uint32\+\_\+t)(0x2)}

\mbox{\Hypertarget{_e_f___t_m_r32__regs_8h_ae4d846684c64c7b3a3a692af73067cf3}\label{_e_f___t_m_r32__regs_8h_ae4d846684c64c7b3a3a692af73067cf3}} 
\index{EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}!EF\_TMR32\_MX\_FLAG@{EF\_TMR32\_MX\_FLAG}}
\index{EF\_TMR32\_MX\_FLAG@{EF\_TMR32\_MX\_FLAG}!EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_TMR32\_MX\_FLAG}{EF\_TMR32\_MX\_FLAG}}
{\footnotesize\ttfamily \#define EF\+\_\+\+TMR32\+\_\+\+MX\+\_\+\+FLAG~((uint32\+\_\+t)0x2)}

\mbox{\Hypertarget{_e_f___t_m_r32__regs_8h_afc2875bb29bbbcc3b24fe8b9648ec7ae}\label{_e_f___t_m_r32__regs_8h_afc2875bb29bbbcc3b24fe8b9648ec7ae}} 
\index{EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}!EF\_TMR32\_MY\_FLAG@{EF\_TMR32\_MY\_FLAG}}
\index{EF\_TMR32\_MY\_FLAG@{EF\_TMR32\_MY\_FLAG}!EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_TMR32\_MY\_FLAG}{EF\_TMR32\_MY\_FLAG}}
{\footnotesize\ttfamily \#define EF\+\_\+\+TMR32\+\_\+\+MY\+\_\+\+FLAG~((uint32\+\_\+t)0x4)}

\mbox{\Hypertarget{_e_f___t_m_r32__regs_8h_a70b01f1d7aaa6ec37fec28ffe7d49b1b}\label{_e_f___t_m_r32__regs_8h_a70b01f1d7aaa6ec37fec28ffe7d49b1b}} 
\index{EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}!EF\_TMR32\_PWM0CFG\_REG\_E0\_BIT@{EF\_TMR32\_PWM0CFG\_REG\_E0\_BIT}}
\index{EF\_TMR32\_PWM0CFG\_REG\_E0\_BIT@{EF\_TMR32\_PWM0CFG\_REG\_E0\_BIT}!EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_TMR32\_PWM0CFG\_REG\_E0\_BIT}{EF\_TMR32\_PWM0CFG\_REG\_E0\_BIT}}
{\footnotesize\ttfamily \#define EF\+\_\+\+TMR32\+\_\+\+PWM0\+CFG\+\_\+\+REG\+\_\+\+E0\+\_\+\+BIT~(uint32\+\_\+t)(0)}

\mbox{\Hypertarget{_e_f___t_m_r32__regs_8h_a3768e7c0ecd54b880b961fd61ea25b54}\label{_e_f___t_m_r32__regs_8h_a3768e7c0ecd54b880b961fd61ea25b54}} 
\index{EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}!EF\_TMR32\_PWM0CFG\_REG\_E0\_MASK@{EF\_TMR32\_PWM0CFG\_REG\_E0\_MASK}}
\index{EF\_TMR32\_PWM0CFG\_REG\_E0\_MASK@{EF\_TMR32\_PWM0CFG\_REG\_E0\_MASK}!EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_TMR32\_PWM0CFG\_REG\_E0\_MASK}{EF\_TMR32\_PWM0CFG\_REG\_E0\_MASK}}
{\footnotesize\ttfamily \#define EF\+\_\+\+TMR32\+\_\+\+PWM0\+CFG\+\_\+\+REG\+\_\+\+E0\+\_\+\+MASK~(uint32\+\_\+t)(0x3)}

\mbox{\Hypertarget{_e_f___t_m_r32__regs_8h_a9efa1187d55b12622af966b65dde6406}\label{_e_f___t_m_r32__regs_8h_a9efa1187d55b12622af966b65dde6406}} 
\index{EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}!EF\_TMR32\_PWM0CFG\_REG\_E1\_BIT@{EF\_TMR32\_PWM0CFG\_REG\_E1\_BIT}}
\index{EF\_TMR32\_PWM0CFG\_REG\_E1\_BIT@{EF\_TMR32\_PWM0CFG\_REG\_E1\_BIT}!EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_TMR32\_PWM0CFG\_REG\_E1\_BIT}{EF\_TMR32\_PWM0CFG\_REG\_E1\_BIT}}
{\footnotesize\ttfamily \#define EF\+\_\+\+TMR32\+\_\+\+PWM0\+CFG\+\_\+\+REG\+\_\+\+E1\+\_\+\+BIT~(uint32\+\_\+t)(2)}

\mbox{\Hypertarget{_e_f___t_m_r32__regs_8h_ad17004ea36383e41d59b3645f119d6ee}\label{_e_f___t_m_r32__regs_8h_ad17004ea36383e41d59b3645f119d6ee}} 
\index{EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}!EF\_TMR32\_PWM0CFG\_REG\_E1\_MASK@{EF\_TMR32\_PWM0CFG\_REG\_E1\_MASK}}
\index{EF\_TMR32\_PWM0CFG\_REG\_E1\_MASK@{EF\_TMR32\_PWM0CFG\_REG\_E1\_MASK}!EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_TMR32\_PWM0CFG\_REG\_E1\_MASK}{EF\_TMR32\_PWM0CFG\_REG\_E1\_MASK}}
{\footnotesize\ttfamily \#define EF\+\_\+\+TMR32\+\_\+\+PWM0\+CFG\+\_\+\+REG\+\_\+\+E1\+\_\+\+MASK~(uint32\+\_\+t)(0xc)}

\mbox{\Hypertarget{_e_f___t_m_r32__regs_8h_a37caffe2875fd64dcd7f157a4acbc24f}\label{_e_f___t_m_r32__regs_8h_a37caffe2875fd64dcd7f157a4acbc24f}} 
\index{EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}!EF\_TMR32\_PWM0CFG\_REG\_E2\_BIT@{EF\_TMR32\_PWM0CFG\_REG\_E2\_BIT}}
\index{EF\_TMR32\_PWM0CFG\_REG\_E2\_BIT@{EF\_TMR32\_PWM0CFG\_REG\_E2\_BIT}!EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_TMR32\_PWM0CFG\_REG\_E2\_BIT}{EF\_TMR32\_PWM0CFG\_REG\_E2\_BIT}}
{\footnotesize\ttfamily \#define EF\+\_\+\+TMR32\+\_\+\+PWM0\+CFG\+\_\+\+REG\+\_\+\+E2\+\_\+\+BIT~(uint32\+\_\+t)(4)}

\mbox{\Hypertarget{_e_f___t_m_r32__regs_8h_a0963671f2d64b6a8d44cb53bd172b9f6}\label{_e_f___t_m_r32__regs_8h_a0963671f2d64b6a8d44cb53bd172b9f6}} 
\index{EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}!EF\_TMR32\_PWM0CFG\_REG\_E2\_MASK@{EF\_TMR32\_PWM0CFG\_REG\_E2\_MASK}}
\index{EF\_TMR32\_PWM0CFG\_REG\_E2\_MASK@{EF\_TMR32\_PWM0CFG\_REG\_E2\_MASK}!EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_TMR32\_PWM0CFG\_REG\_E2\_MASK}{EF\_TMR32\_PWM0CFG\_REG\_E2\_MASK}}
{\footnotesize\ttfamily \#define EF\+\_\+\+TMR32\+\_\+\+PWM0\+CFG\+\_\+\+REG\+\_\+\+E2\+\_\+\+MASK~(uint32\+\_\+t)(0x30)}

\mbox{\Hypertarget{_e_f___t_m_r32__regs_8h_a842281bd48fd9663d6b6dfccad7dd13c}\label{_e_f___t_m_r32__regs_8h_a842281bd48fd9663d6b6dfccad7dd13c}} 
\index{EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}!EF\_TMR32\_PWM0CFG\_REG\_E3\_BIT@{EF\_TMR32\_PWM0CFG\_REG\_E3\_BIT}}
\index{EF\_TMR32\_PWM0CFG\_REG\_E3\_BIT@{EF\_TMR32\_PWM0CFG\_REG\_E3\_BIT}!EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_TMR32\_PWM0CFG\_REG\_E3\_BIT}{EF\_TMR32\_PWM0CFG\_REG\_E3\_BIT}}
{\footnotesize\ttfamily \#define EF\+\_\+\+TMR32\+\_\+\+PWM0\+CFG\+\_\+\+REG\+\_\+\+E3\+\_\+\+BIT~(uint32\+\_\+t)(6)}

\mbox{\Hypertarget{_e_f___t_m_r32__regs_8h_a167772b4b88bf0d45a7fe767e9b400ab}\label{_e_f___t_m_r32__regs_8h_a167772b4b88bf0d45a7fe767e9b400ab}} 
\index{EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}!EF\_TMR32\_PWM0CFG\_REG\_E3\_MASK@{EF\_TMR32\_PWM0CFG\_REG\_E3\_MASK}}
\index{EF\_TMR32\_PWM0CFG\_REG\_E3\_MASK@{EF\_TMR32\_PWM0CFG\_REG\_E3\_MASK}!EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_TMR32\_PWM0CFG\_REG\_E3\_MASK}{EF\_TMR32\_PWM0CFG\_REG\_E3\_MASK}}
{\footnotesize\ttfamily \#define EF\+\_\+\+TMR32\+\_\+\+PWM0\+CFG\+\_\+\+REG\+\_\+\+E3\+\_\+\+MASK~(uint32\+\_\+t)(0xc0)}

\mbox{\Hypertarget{_e_f___t_m_r32__regs_8h_aa2266ca94b25cb878b7ddc8272899a87}\label{_e_f___t_m_r32__regs_8h_aa2266ca94b25cb878b7ddc8272899a87}} 
\index{EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}!EF\_TMR32\_PWM0CFG\_REG\_E4\_BIT@{EF\_TMR32\_PWM0CFG\_REG\_E4\_BIT}}
\index{EF\_TMR32\_PWM0CFG\_REG\_E4\_BIT@{EF\_TMR32\_PWM0CFG\_REG\_E4\_BIT}!EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_TMR32\_PWM0CFG\_REG\_E4\_BIT}{EF\_TMR32\_PWM0CFG\_REG\_E4\_BIT}}
{\footnotesize\ttfamily \#define EF\+\_\+\+TMR32\+\_\+\+PWM0\+CFG\+\_\+\+REG\+\_\+\+E4\+\_\+\+BIT~(uint32\+\_\+t)(8)}

\mbox{\Hypertarget{_e_f___t_m_r32__regs_8h_ae48dbb0d2622aa39b8c0ad818d3e65bf}\label{_e_f___t_m_r32__regs_8h_ae48dbb0d2622aa39b8c0ad818d3e65bf}} 
\index{EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}!EF\_TMR32\_PWM0CFG\_REG\_E4\_MASK@{EF\_TMR32\_PWM0CFG\_REG\_E4\_MASK}}
\index{EF\_TMR32\_PWM0CFG\_REG\_E4\_MASK@{EF\_TMR32\_PWM0CFG\_REG\_E4\_MASK}!EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_TMR32\_PWM0CFG\_REG\_E4\_MASK}{EF\_TMR32\_PWM0CFG\_REG\_E4\_MASK}}
{\footnotesize\ttfamily \#define EF\+\_\+\+TMR32\+\_\+\+PWM0\+CFG\+\_\+\+REG\+\_\+\+E4\+\_\+\+MASK~(uint32\+\_\+t)(0x300)}

\mbox{\Hypertarget{_e_f___t_m_r32__regs_8h_a57abb4bded0aadcfe612efd462d72361}\label{_e_f___t_m_r32__regs_8h_a57abb4bded0aadcfe612efd462d72361}} 
\index{EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}!EF\_TMR32\_PWM0CFG\_REG\_E5\_BIT@{EF\_TMR32\_PWM0CFG\_REG\_E5\_BIT}}
\index{EF\_TMR32\_PWM0CFG\_REG\_E5\_BIT@{EF\_TMR32\_PWM0CFG\_REG\_E5\_BIT}!EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_TMR32\_PWM0CFG\_REG\_E5\_BIT}{EF\_TMR32\_PWM0CFG\_REG\_E5\_BIT}}
{\footnotesize\ttfamily \#define EF\+\_\+\+TMR32\+\_\+\+PWM0\+CFG\+\_\+\+REG\+\_\+\+E5\+\_\+\+BIT~(uint32\+\_\+t)(10)}

\mbox{\Hypertarget{_e_f___t_m_r32__regs_8h_ae2a5aeaa91252fa8b4356e820ce64aeb}\label{_e_f___t_m_r32__regs_8h_ae2a5aeaa91252fa8b4356e820ce64aeb}} 
\index{EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}!EF\_TMR32\_PWM0CFG\_REG\_E5\_MASK@{EF\_TMR32\_PWM0CFG\_REG\_E5\_MASK}}
\index{EF\_TMR32\_PWM0CFG\_REG\_E5\_MASK@{EF\_TMR32\_PWM0CFG\_REG\_E5\_MASK}!EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_TMR32\_PWM0CFG\_REG\_E5\_MASK}{EF\_TMR32\_PWM0CFG\_REG\_E5\_MASK}}
{\footnotesize\ttfamily \#define EF\+\_\+\+TMR32\+\_\+\+PWM0\+CFG\+\_\+\+REG\+\_\+\+E5\+\_\+\+MASK~(uint32\+\_\+t)(0xc00)}

\mbox{\Hypertarget{_e_f___t_m_r32__regs_8h_ad50501bb2385f55df3c6d9b5ef78c5bf}\label{_e_f___t_m_r32__regs_8h_ad50501bb2385f55df3c6d9b5ef78c5bf}} 
\index{EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}!EF\_TMR32\_PWM1CFG\_REG\_E0\_BIT@{EF\_TMR32\_PWM1CFG\_REG\_E0\_BIT}}
\index{EF\_TMR32\_PWM1CFG\_REG\_E0\_BIT@{EF\_TMR32\_PWM1CFG\_REG\_E0\_BIT}!EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_TMR32\_PWM1CFG\_REG\_E0\_BIT}{EF\_TMR32\_PWM1CFG\_REG\_E0\_BIT}}
{\footnotesize\ttfamily \#define EF\+\_\+\+TMR32\+\_\+\+PWM1\+CFG\+\_\+\+REG\+\_\+\+E0\+\_\+\+BIT~(uint32\+\_\+t)(0)}

\mbox{\Hypertarget{_e_f___t_m_r32__regs_8h_aa56b6cd1ab68c2df511c56afc4af8ef2}\label{_e_f___t_m_r32__regs_8h_aa56b6cd1ab68c2df511c56afc4af8ef2}} 
\index{EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}!EF\_TMR32\_PWM1CFG\_REG\_E0\_MASK@{EF\_TMR32\_PWM1CFG\_REG\_E0\_MASK}}
\index{EF\_TMR32\_PWM1CFG\_REG\_E0\_MASK@{EF\_TMR32\_PWM1CFG\_REG\_E0\_MASK}!EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_TMR32\_PWM1CFG\_REG\_E0\_MASK}{EF\_TMR32\_PWM1CFG\_REG\_E0\_MASK}}
{\footnotesize\ttfamily \#define EF\+\_\+\+TMR32\+\_\+\+PWM1\+CFG\+\_\+\+REG\+\_\+\+E0\+\_\+\+MASK~(uint32\+\_\+t)(0x3)}

\mbox{\Hypertarget{_e_f___t_m_r32__regs_8h_a1d7f9741a38207677956aa34bef1b694}\label{_e_f___t_m_r32__regs_8h_a1d7f9741a38207677956aa34bef1b694}} 
\index{EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}!EF\_TMR32\_PWM1CFG\_REG\_E1\_BIT@{EF\_TMR32\_PWM1CFG\_REG\_E1\_BIT}}
\index{EF\_TMR32\_PWM1CFG\_REG\_E1\_BIT@{EF\_TMR32\_PWM1CFG\_REG\_E1\_BIT}!EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_TMR32\_PWM1CFG\_REG\_E1\_BIT}{EF\_TMR32\_PWM1CFG\_REG\_E1\_BIT}}
{\footnotesize\ttfamily \#define EF\+\_\+\+TMR32\+\_\+\+PWM1\+CFG\+\_\+\+REG\+\_\+\+E1\+\_\+\+BIT~(uint32\+\_\+t)(2)}

\mbox{\Hypertarget{_e_f___t_m_r32__regs_8h_a5c82d8bdf4bf317da8db5a63a618a10e}\label{_e_f___t_m_r32__regs_8h_a5c82d8bdf4bf317da8db5a63a618a10e}} 
\index{EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}!EF\_TMR32\_PWM1CFG\_REG\_E1\_MASK@{EF\_TMR32\_PWM1CFG\_REG\_E1\_MASK}}
\index{EF\_TMR32\_PWM1CFG\_REG\_E1\_MASK@{EF\_TMR32\_PWM1CFG\_REG\_E1\_MASK}!EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_TMR32\_PWM1CFG\_REG\_E1\_MASK}{EF\_TMR32\_PWM1CFG\_REG\_E1\_MASK}}
{\footnotesize\ttfamily \#define EF\+\_\+\+TMR32\+\_\+\+PWM1\+CFG\+\_\+\+REG\+\_\+\+E1\+\_\+\+MASK~(uint32\+\_\+t)(0xc)}

\mbox{\Hypertarget{_e_f___t_m_r32__regs_8h_a6d3d5ecb2fcfd7a56bd1735807b0c9d6}\label{_e_f___t_m_r32__regs_8h_a6d3d5ecb2fcfd7a56bd1735807b0c9d6}} 
\index{EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}!EF\_TMR32\_PWM1CFG\_REG\_E2\_BIT@{EF\_TMR32\_PWM1CFG\_REG\_E2\_BIT}}
\index{EF\_TMR32\_PWM1CFG\_REG\_E2\_BIT@{EF\_TMR32\_PWM1CFG\_REG\_E2\_BIT}!EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_TMR32\_PWM1CFG\_REG\_E2\_BIT}{EF\_TMR32\_PWM1CFG\_REG\_E2\_BIT}}
{\footnotesize\ttfamily \#define EF\+\_\+\+TMR32\+\_\+\+PWM1\+CFG\+\_\+\+REG\+\_\+\+E2\+\_\+\+BIT~(uint32\+\_\+t)(4)}

\mbox{\Hypertarget{_e_f___t_m_r32__regs_8h_a50e0462c7485c437c3da98cb8a0a4b4e}\label{_e_f___t_m_r32__regs_8h_a50e0462c7485c437c3da98cb8a0a4b4e}} 
\index{EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}!EF\_TMR32\_PWM1CFG\_REG\_E2\_MASK@{EF\_TMR32\_PWM1CFG\_REG\_E2\_MASK}}
\index{EF\_TMR32\_PWM1CFG\_REG\_E2\_MASK@{EF\_TMR32\_PWM1CFG\_REG\_E2\_MASK}!EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_TMR32\_PWM1CFG\_REG\_E2\_MASK}{EF\_TMR32\_PWM1CFG\_REG\_E2\_MASK}}
{\footnotesize\ttfamily \#define EF\+\_\+\+TMR32\+\_\+\+PWM1\+CFG\+\_\+\+REG\+\_\+\+E2\+\_\+\+MASK~(uint32\+\_\+t)(0x30)}

\mbox{\Hypertarget{_e_f___t_m_r32__regs_8h_a63a36d6cefea911169aaa319a7495917}\label{_e_f___t_m_r32__regs_8h_a63a36d6cefea911169aaa319a7495917}} 
\index{EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}!EF\_TMR32\_PWM1CFG\_REG\_E3\_BIT@{EF\_TMR32\_PWM1CFG\_REG\_E3\_BIT}}
\index{EF\_TMR32\_PWM1CFG\_REG\_E3\_BIT@{EF\_TMR32\_PWM1CFG\_REG\_E3\_BIT}!EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_TMR32\_PWM1CFG\_REG\_E3\_BIT}{EF\_TMR32\_PWM1CFG\_REG\_E3\_BIT}}
{\footnotesize\ttfamily \#define EF\+\_\+\+TMR32\+\_\+\+PWM1\+CFG\+\_\+\+REG\+\_\+\+E3\+\_\+\+BIT~(uint32\+\_\+t)(6)}

\mbox{\Hypertarget{_e_f___t_m_r32__regs_8h_a7adadee6794981e340d240376a3dab09}\label{_e_f___t_m_r32__regs_8h_a7adadee6794981e340d240376a3dab09}} 
\index{EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}!EF\_TMR32\_PWM1CFG\_REG\_E3\_MASK@{EF\_TMR32\_PWM1CFG\_REG\_E3\_MASK}}
\index{EF\_TMR32\_PWM1CFG\_REG\_E3\_MASK@{EF\_TMR32\_PWM1CFG\_REG\_E3\_MASK}!EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_TMR32\_PWM1CFG\_REG\_E3\_MASK}{EF\_TMR32\_PWM1CFG\_REG\_E3\_MASK}}
{\footnotesize\ttfamily \#define EF\+\_\+\+TMR32\+\_\+\+PWM1\+CFG\+\_\+\+REG\+\_\+\+E3\+\_\+\+MASK~(uint32\+\_\+t)(0xc0)}

\mbox{\Hypertarget{_e_f___t_m_r32__regs_8h_a85e5a9e45f39b701da242f805e12fb09}\label{_e_f___t_m_r32__regs_8h_a85e5a9e45f39b701da242f805e12fb09}} 
\index{EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}!EF\_TMR32\_PWM1CFG\_REG\_E4\_BIT@{EF\_TMR32\_PWM1CFG\_REG\_E4\_BIT}}
\index{EF\_TMR32\_PWM1CFG\_REG\_E4\_BIT@{EF\_TMR32\_PWM1CFG\_REG\_E4\_BIT}!EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_TMR32\_PWM1CFG\_REG\_E4\_BIT}{EF\_TMR32\_PWM1CFG\_REG\_E4\_BIT}}
{\footnotesize\ttfamily \#define EF\+\_\+\+TMR32\+\_\+\+PWM1\+CFG\+\_\+\+REG\+\_\+\+E4\+\_\+\+BIT~(uint32\+\_\+t)(8)}

\mbox{\Hypertarget{_e_f___t_m_r32__regs_8h_a6c15c32ec4373135afb784bbd6f45bf6}\label{_e_f___t_m_r32__regs_8h_a6c15c32ec4373135afb784bbd6f45bf6}} 
\index{EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}!EF\_TMR32\_PWM1CFG\_REG\_E4\_MASK@{EF\_TMR32\_PWM1CFG\_REG\_E4\_MASK}}
\index{EF\_TMR32\_PWM1CFG\_REG\_E4\_MASK@{EF\_TMR32\_PWM1CFG\_REG\_E4\_MASK}!EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_TMR32\_PWM1CFG\_REG\_E4\_MASK}{EF\_TMR32\_PWM1CFG\_REG\_E4\_MASK}}
{\footnotesize\ttfamily \#define EF\+\_\+\+TMR32\+\_\+\+PWM1\+CFG\+\_\+\+REG\+\_\+\+E4\+\_\+\+MASK~(uint32\+\_\+t)(0x300)}

\mbox{\Hypertarget{_e_f___t_m_r32__regs_8h_a5ac881719f60aef3c1bc22115ecdcded}\label{_e_f___t_m_r32__regs_8h_a5ac881719f60aef3c1bc22115ecdcded}} 
\index{EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}!EF\_TMR32\_PWM1CFG\_REG\_E5\_BIT@{EF\_TMR32\_PWM1CFG\_REG\_E5\_BIT}}
\index{EF\_TMR32\_PWM1CFG\_REG\_E5\_BIT@{EF\_TMR32\_PWM1CFG\_REG\_E5\_BIT}!EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_TMR32\_PWM1CFG\_REG\_E5\_BIT}{EF\_TMR32\_PWM1CFG\_REG\_E5\_BIT}}
{\footnotesize\ttfamily \#define EF\+\_\+\+TMR32\+\_\+\+PWM1\+CFG\+\_\+\+REG\+\_\+\+E5\+\_\+\+BIT~(uint32\+\_\+t)(10)}

\mbox{\Hypertarget{_e_f___t_m_r32__regs_8h_a51dfc83d58f14bf54c6ad56e063d8b44}\label{_e_f___t_m_r32__regs_8h_a51dfc83d58f14bf54c6ad56e063d8b44}} 
\index{EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}!EF\_TMR32\_PWM1CFG\_REG\_E5\_MASK@{EF\_TMR32\_PWM1CFG\_REG\_E5\_MASK}}
\index{EF\_TMR32\_PWM1CFG\_REG\_E5\_MASK@{EF\_TMR32\_PWM1CFG\_REG\_E5\_MASK}!EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_TMR32\_PWM1CFG\_REG\_E5\_MASK}{EF\_TMR32\_PWM1CFG\_REG\_E5\_MASK}}
{\footnotesize\ttfamily \#define EF\+\_\+\+TMR32\+\_\+\+PWM1\+CFG\+\_\+\+REG\+\_\+\+E5\+\_\+\+MASK~(uint32\+\_\+t)(0xc00)}

\mbox{\Hypertarget{_e_f___t_m_r32__regs_8h_a9c67d639a50fbec4689aaea448612a85}\label{_e_f___t_m_r32__regs_8h_a9c67d639a50fbec4689aaea448612a85}} 
\index{EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}!EF\_TMR32\_TO\_FLAG@{EF\_TMR32\_TO\_FLAG}}
\index{EF\_TMR32\_TO\_FLAG@{EF\_TMR32\_TO\_FLAG}!EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_TMR32\_TO\_FLAG}{EF\_TMR32\_TO\_FLAG}}
{\footnotesize\ttfamily \#define EF\+\_\+\+TMR32\+\_\+\+TO\+\_\+\+FLAG~((uint32\+\_\+t)0x1)}

\mbox{\Hypertarget{_e_f___t_m_r32__regs_8h_a470cd5845bed94d8b8b358933e4a3442}\label{_e_f___t_m_r32__regs_8h_a470cd5845bed94d8b8b358933e4a3442}} 
\index{EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}!IO\_TYPES@{IO\_TYPES}}
\index{IO\_TYPES@{IO\_TYPES}!EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}}
\doxysubsubsection{\texorpdfstring{IO\_TYPES}{IO\_TYPES}}
{\footnotesize\ttfamily \#define IO\+\_\+\+TYPES}



\doxysubsection{Typedef Documentation}
\mbox{\Hypertarget{_e_f___t_m_r32__regs_8h_a5ab4e3f4232149b200ef8d43a25c9082}\label{_e_f___t_m_r32__regs_8h_a5ab4e3f4232149b200ef8d43a25c9082}} 
\index{EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}!EF\_TMR32\_TYPE@{EF\_TMR32\_TYPE}}
\index{EF\_TMR32\_TYPE@{EF\_TMR32\_TYPE}!EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_TMR32\_TYPE}{EF\_TMR32\_TYPE}}
{\footnotesize\ttfamily typedef struct \mbox{\hyperlink{struct___e_f___t_m_r32___t_y_p_e__}{\+\_\+\+EF\+\_\+\+TMR32\+\_\+\+TYPE\+\_\+}} \mbox{\hyperlink{_e_f___t_m_r32__regs_8h_a5ab4e3f4232149b200ef8d43a25c9082}{EF\+\_\+\+TMR32\+\_\+\+TYPE}}}

\mbox{\Hypertarget{_e_f___t_m_r32__regs_8h_a42a4bf3583e288f8eb18ce061bfdf60b}\label{_e_f___t_m_r32__regs_8h_a42a4bf3583e288f8eb18ce061bfdf60b}} 
\index{EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}!EF\_TMR32\_TYPE\_PTR@{EF\_TMR32\_TYPE\_PTR}}
\index{EF\_TMR32\_TYPE\_PTR@{EF\_TMR32\_TYPE\_PTR}!EF\_TMR32\_regs.h@{EF\_TMR32\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_TMR32\_TYPE\_PTR}{EF\_TMR32\_TYPE\_PTR}}
{\footnotesize\ttfamily typedef \mbox{\hyperlink{_e_f___t_m_r32__regs_8h_a5ab4e3f4232149b200ef8d43a25c9082}{EF\+\_\+\+TMR32\+\_\+\+TYPE}}$\ast$ \mbox{\hyperlink{_e_f___t_m_r32__regs_8h_a42a4bf3583e288f8eb18ce061bfdf60b}{EF\+\_\+\+TMR32\+\_\+\+TYPE\+\_\+\+PTR}}}

