/*Device: MK24F25612
 Version: 1.6
 Description: MK24F25612 Freescale Microcontroller
*/


#include "../chip/chip.h"
#include "../inc/logic.h"


/*THIS FILE INCLUDE THE DMA DATA */

struct DATA DMA_REG_DATA[] = {
	{OFFSET(DMA_MemMap,CR), 0},
	{OFFSET(DMA_MemMap,ES), 4},
	{OFFSET(DMA_MemMap,ERQ), 12},
	{OFFSET(DMA_MemMap,EEI), 20},
	{OFFSET(DMA_MemMap,CEEI), 24},
	{OFFSET(DMA_MemMap,SEEI), 25},
	{OFFSET(DMA_MemMap,CERQ), 26},
	{OFFSET(DMA_MemMap,SERQ), 27},
	{OFFSET(DMA_MemMap,CDNE), 28},
	{OFFSET(DMA_MemMap,SSRT), 29},
	{OFFSET(DMA_MemMap,CERR), 30},
	{OFFSET(DMA_MemMap,CINT), 31},
	{OFFSET(DMA_MemMap,INT), 36},
	{OFFSET(DMA_MemMap,ERR), 44},
	{OFFSET(DMA_MemMap,HRS), 52},
	{OFFSET(DMA_MemMap,DCHPRI3), 256},
	{OFFSET(DMA_MemMap,DCHPRI2), 257},
	{OFFSET(DMA_MemMap,DCHPRI1), 258},
	{OFFSET(DMA_MemMap,DCHPRI0), 259},
	{OFFSET(DMA_MemMap,DCHPRI7), 260},
	{OFFSET(DMA_MemMap,DCHPRI6), 261},
	{OFFSET(DMA_MemMap,DCHPRI5), 262},
	{OFFSET(DMA_MemMap,DCHPRI4), 263},
	{OFFSET(DMA_MemMap,DCHPRI11), 264},
	{OFFSET(DMA_MemMap,DCHPRI10), 265},
	{OFFSET(DMA_MemMap,DCHPRI9), 266},
	{OFFSET(DMA_MemMap,DCHPRI8), 267},
	{OFFSET(DMA_MemMap,DCHPRI15), 268},
	{OFFSET(DMA_MemMap,DCHPRI14), 269},
	{OFFSET(DMA_MemMap,DCHPRI13), 270},
	{OFFSET(DMA_MemMap,DCHPRI12), 271},
	{OFFSET(DMA_MemMap,TCD0_SADDR), 4096},
	{OFFSET(DMA_MemMap,TCD1_SADDR), 4128},
	{OFFSET(DMA_MemMap,TCD2_SADDR), 4160},
	{OFFSET(DMA_MemMap,TCD3_SADDR), 4192},
	{OFFSET(DMA_MemMap,TCD4_SADDR), 4224},
	{OFFSET(DMA_MemMap,TCD5_SADDR), 4256},
	{OFFSET(DMA_MemMap,TCD6_SADDR), 4288},
	{OFFSET(DMA_MemMap,TCD7_SADDR), 4320},
	{OFFSET(DMA_MemMap,TCD8_SADDR), 4352},
	{OFFSET(DMA_MemMap,TCD9_SADDR), 4384},
	{OFFSET(DMA_MemMap,TCD10_SADDR), 4416},
	{OFFSET(DMA_MemMap,TCD11_SADDR), 4448},
	{OFFSET(DMA_MemMap,TCD12_SADDR), 4480},
	{OFFSET(DMA_MemMap,TCD13_SADDR), 4512},
	{OFFSET(DMA_MemMap,TCD14_SADDR), 4544},
	{OFFSET(DMA_MemMap,TCD15_SADDR), 4576},
	{OFFSET(DMA_MemMap,TCD0_SOFF), 4100},
	{OFFSET(DMA_MemMap,TCD1_SOFF), 4132},
	{OFFSET(DMA_MemMap,TCD2_SOFF), 4164},
	{OFFSET(DMA_MemMap,TCD3_SOFF), 4196},
	{OFFSET(DMA_MemMap,TCD4_SOFF), 4228},
	{OFFSET(DMA_MemMap,TCD5_SOFF), 4260},
	{OFFSET(DMA_MemMap,TCD6_SOFF), 4292},
	{OFFSET(DMA_MemMap,TCD7_SOFF), 4324},
	{OFFSET(DMA_MemMap,TCD8_SOFF), 4356},
	{OFFSET(DMA_MemMap,TCD9_SOFF), 4388},
	{OFFSET(DMA_MemMap,TCD10_SOFF), 4420},
	{OFFSET(DMA_MemMap,TCD11_SOFF), 4452},
	{OFFSET(DMA_MemMap,TCD12_SOFF), 4484},
	{OFFSET(DMA_MemMap,TCD13_SOFF), 4516},
	{OFFSET(DMA_MemMap,TCD14_SOFF), 4548},
	{OFFSET(DMA_MemMap,TCD15_SOFF), 4580},
	{OFFSET(DMA_MemMap,TCD0_ATTR), 4102},
	{OFFSET(DMA_MemMap,TCD1_ATTR), 4134},
	{OFFSET(DMA_MemMap,TCD2_ATTR), 4166},
	{OFFSET(DMA_MemMap,TCD3_ATTR), 4198},
	{OFFSET(DMA_MemMap,TCD4_ATTR), 4230},
	{OFFSET(DMA_MemMap,TCD5_ATTR), 4262},
	{OFFSET(DMA_MemMap,TCD6_ATTR), 4294},
	{OFFSET(DMA_MemMap,TCD7_ATTR), 4326},
	{OFFSET(DMA_MemMap,TCD8_ATTR), 4358},
	{OFFSET(DMA_MemMap,TCD9_ATTR), 4390},
	{OFFSET(DMA_MemMap,TCD10_ATTR), 4422},
	{OFFSET(DMA_MemMap,TCD11_ATTR), 4454},
	{OFFSET(DMA_MemMap,TCD12_ATTR), 4486},
	{OFFSET(DMA_MemMap,TCD13_ATTR), 4518},
	{OFFSET(DMA_MemMap,TCD14_ATTR), 4550},
	{OFFSET(DMA_MemMap,TCD15_ATTR), 4582},
	{OFFSET(DMA_MemMap,TCD0_NBYTES_MLOFFYES), 4104},
	{OFFSET(DMA_MemMap,TCD1_NBYTES_MLOFFYES), 4136},
	{OFFSET(DMA_MemMap,TCD2_NBYTES_MLOFFYES), 4168},
	{OFFSET(DMA_MemMap,TCD3_NBYTES_MLOFFYES), 4200},
	{OFFSET(DMA_MemMap,TCD4_NBYTES_MLOFFYES), 4232},
	{OFFSET(DMA_MemMap,TCD5_NBYTES_MLOFFYES), 4264},
	{OFFSET(DMA_MemMap,TCD6_NBYTES_MLOFFYES), 4296},
	{OFFSET(DMA_MemMap,TCD7_NBYTES_MLOFFYES), 4328},
	{OFFSET(DMA_MemMap,TCD8_NBYTES_MLOFFYES), 4360},
	{OFFSET(DMA_MemMap,TCD9_NBYTES_MLOFFYES), 4392},
	{OFFSET(DMA_MemMap,TCD10_NBYTES_MLOFFYES), 4424},
	{OFFSET(DMA_MemMap,TCD11_NBYTES_MLOFFYES), 4456},
	{OFFSET(DMA_MemMap,TCD12_NBYTES_MLOFFYES), 4488},
	{OFFSET(DMA_MemMap,TCD13_NBYTES_MLOFFYES), 4520},
	{OFFSET(DMA_MemMap,TCD14_NBYTES_MLOFFYES), 4552},
	{OFFSET(DMA_MemMap,TCD15_NBYTES_MLOFFYES), 4584},
	{OFFSET(DMA_MemMap,TCD0_NBYTES_MLOFFNO), 4104},
	{OFFSET(DMA_MemMap,TCD1_NBYTES_MLOFFNO), 4136},
	{OFFSET(DMA_MemMap,TCD2_NBYTES_MLOFFNO), 4168},
	{OFFSET(DMA_MemMap,TCD3_NBYTES_MLOFFNO), 4200},
	{OFFSET(DMA_MemMap,TCD4_NBYTES_MLOFFNO), 4232},
	{OFFSET(DMA_MemMap,TCD5_NBYTES_MLOFFNO), 4264},
	{OFFSET(DMA_MemMap,TCD6_NBYTES_MLOFFNO), 4296},
	{OFFSET(DMA_MemMap,TCD7_NBYTES_MLOFFNO), 4328},
	{OFFSET(DMA_MemMap,TCD8_NBYTES_MLOFFNO), 4360},
	{OFFSET(DMA_MemMap,TCD9_NBYTES_MLOFFNO), 4392},
	{OFFSET(DMA_MemMap,TCD10_NBYTES_MLOFFNO), 4424},
	{OFFSET(DMA_MemMap,TCD11_NBYTES_MLOFFNO), 4456},
	{OFFSET(DMA_MemMap,TCD12_NBYTES_MLOFFNO), 4488},
	{OFFSET(DMA_MemMap,TCD13_NBYTES_MLOFFNO), 4520},
	{OFFSET(DMA_MemMap,TCD14_NBYTES_MLOFFNO), 4552},
	{OFFSET(DMA_MemMap,TCD15_NBYTES_MLOFFNO), 4584},
	{OFFSET(DMA_MemMap,TCD0_NBYTES_MLNO), 4104},
	{OFFSET(DMA_MemMap,TCD1_NBYTES_MLNO), 4136},
	{OFFSET(DMA_MemMap,TCD2_NBYTES_MLNO), 4168},
	{OFFSET(DMA_MemMap,TCD3_NBYTES_MLNO), 4200},
	{OFFSET(DMA_MemMap,TCD4_NBYTES_MLNO), 4232},
	{OFFSET(DMA_MemMap,TCD5_NBYTES_MLNO), 4264},
	{OFFSET(DMA_MemMap,TCD6_NBYTES_MLNO), 4296},
	{OFFSET(DMA_MemMap,TCD7_NBYTES_MLNO), 4328},
	{OFFSET(DMA_MemMap,TCD8_NBYTES_MLNO), 4360},
	{OFFSET(DMA_MemMap,TCD9_NBYTES_MLNO), 4392},
	{OFFSET(DMA_MemMap,TCD10_NBYTES_MLNO), 4424},
	{OFFSET(DMA_MemMap,TCD11_NBYTES_MLNO), 4456},
	{OFFSET(DMA_MemMap,TCD12_NBYTES_MLNO), 4488},
	{OFFSET(DMA_MemMap,TCD13_NBYTES_MLNO), 4520},
	{OFFSET(DMA_MemMap,TCD14_NBYTES_MLNO), 4552},
	{OFFSET(DMA_MemMap,TCD15_NBYTES_MLNO), 4584},
	{OFFSET(DMA_MemMap,TCD0_SLAST), 4108},
	{OFFSET(DMA_MemMap,TCD1_SLAST), 4140},
	{OFFSET(DMA_MemMap,TCD2_SLAST), 4172},
	{OFFSET(DMA_MemMap,TCD3_SLAST), 4204},
	{OFFSET(DMA_MemMap,TCD4_SLAST), 4236},
	{OFFSET(DMA_MemMap,TCD5_SLAST), 4268},
	{OFFSET(DMA_MemMap,TCD6_SLAST), 4300},
	{OFFSET(DMA_MemMap,TCD7_SLAST), 4332},
	{OFFSET(DMA_MemMap,TCD8_SLAST), 4364},
	{OFFSET(DMA_MemMap,TCD9_SLAST), 4396},
	{OFFSET(DMA_MemMap,TCD10_SLAST), 4428},
	{OFFSET(DMA_MemMap,TCD11_SLAST), 4460},
	{OFFSET(DMA_MemMap,TCD12_SLAST), 4492},
	{OFFSET(DMA_MemMap,TCD13_SLAST), 4524},
	{OFFSET(DMA_MemMap,TCD14_SLAST), 4556},
	{OFFSET(DMA_MemMap,TCD15_SLAST), 4588},
	{OFFSET(DMA_MemMap,TCD0_DADDR), 4112},
	{OFFSET(DMA_MemMap,TCD1_DADDR), 4144},
	{OFFSET(DMA_MemMap,TCD2_DADDR), 4176},
	{OFFSET(DMA_MemMap,TCD3_DADDR), 4208},
	{OFFSET(DMA_MemMap,TCD4_DADDR), 4240},
	{OFFSET(DMA_MemMap,TCD5_DADDR), 4272},
	{OFFSET(DMA_MemMap,TCD6_DADDR), 4304},
	{OFFSET(DMA_MemMap,TCD7_DADDR), 4336},
	{OFFSET(DMA_MemMap,TCD8_DADDR), 4368},
	{OFFSET(DMA_MemMap,TCD9_DADDR), 4400},
	{OFFSET(DMA_MemMap,TCD10_DADDR), 4432},
	{OFFSET(DMA_MemMap,TCD11_DADDR), 4464},
	{OFFSET(DMA_MemMap,TCD12_DADDR), 4496},
	{OFFSET(DMA_MemMap,TCD13_DADDR), 4528},
	{OFFSET(DMA_MemMap,TCD14_DADDR), 4560},
	{OFFSET(DMA_MemMap,TCD15_DADDR), 4592},
	{OFFSET(DMA_MemMap,TCD0_DOFF), 4116},
	{OFFSET(DMA_MemMap,TCD1_DOFF), 4148},
	{OFFSET(DMA_MemMap,TCD2_DOFF), 4180},
	{OFFSET(DMA_MemMap,TCD3_DOFF), 4212},
	{OFFSET(DMA_MemMap,TCD4_DOFF), 4244},
	{OFFSET(DMA_MemMap,TCD5_DOFF), 4276},
	{OFFSET(DMA_MemMap,TCD6_DOFF), 4308},
	{OFFSET(DMA_MemMap,TCD7_DOFF), 4340},
	{OFFSET(DMA_MemMap,TCD8_DOFF), 4372},
	{OFFSET(DMA_MemMap,TCD9_DOFF), 4404},
	{OFFSET(DMA_MemMap,TCD10_DOFF), 4436},
	{OFFSET(DMA_MemMap,TCD11_DOFF), 4468},
	{OFFSET(DMA_MemMap,TCD12_DOFF), 4500},
	{OFFSET(DMA_MemMap,TCD13_DOFF), 4532},
	{OFFSET(DMA_MemMap,TCD14_DOFF), 4564},
	{OFFSET(DMA_MemMap,TCD15_DOFF), 4596},
	{OFFSET(DMA_MemMap,TCD0_CITER_ELINKYES), 4118},
	{OFFSET(DMA_MemMap,TCD1_CITER_ELINKYES), 4150},
	{OFFSET(DMA_MemMap,TCD2_CITER_ELINKYES), 4182},
	{OFFSET(DMA_MemMap,TCD3_CITER_ELINKYES), 4214},
	{OFFSET(DMA_MemMap,TCD4_CITER_ELINKYES), 4246},
	{OFFSET(DMA_MemMap,TCD5_CITER_ELINKYES), 4278},
	{OFFSET(DMA_MemMap,TCD6_CITER_ELINKYES), 4310},
	{OFFSET(DMA_MemMap,TCD7_CITER_ELINKYES), 4342},
	{OFFSET(DMA_MemMap,TCD8_CITER_ELINKYES), 4374},
	{OFFSET(DMA_MemMap,TCD9_CITER_ELINKYES), 4406},
	{OFFSET(DMA_MemMap,TCD10_CITER_ELINKYES), 4438},
	{OFFSET(DMA_MemMap,TCD11_CITER_ELINKYES), 4470},
	{OFFSET(DMA_MemMap,TCD12_CITER_ELINKYES), 4502},
	{OFFSET(DMA_MemMap,TCD13_CITER_ELINKYES), 4534},
	{OFFSET(DMA_MemMap,TCD14_CITER_ELINKYES), 4566},
	{OFFSET(DMA_MemMap,TCD15_CITER_ELINKYES), 4598},
	{OFFSET(DMA_MemMap,TCD0_CITER_ELINKNO), 4118},
	{OFFSET(DMA_MemMap,TCD1_CITER_ELINKNO), 4150},
	{OFFSET(DMA_MemMap,TCD2_CITER_ELINKNO), 4182},
	{OFFSET(DMA_MemMap,TCD3_CITER_ELINKNO), 4214},
	{OFFSET(DMA_MemMap,TCD4_CITER_ELINKNO), 4246},
	{OFFSET(DMA_MemMap,TCD5_CITER_ELINKNO), 4278},
	{OFFSET(DMA_MemMap,TCD6_CITER_ELINKNO), 4310},
	{OFFSET(DMA_MemMap,TCD7_CITER_ELINKNO), 4342},
	{OFFSET(DMA_MemMap,TCD8_CITER_ELINKNO), 4374},
	{OFFSET(DMA_MemMap,TCD9_CITER_ELINKNO), 4406},
	{OFFSET(DMA_MemMap,TCD10_CITER_ELINKNO), 4438},
	{OFFSET(DMA_MemMap,TCD11_CITER_ELINKNO), 4470},
	{OFFSET(DMA_MemMap,TCD12_CITER_ELINKNO), 4502},
	{OFFSET(DMA_MemMap,TCD13_CITER_ELINKNO), 4534},
	{OFFSET(DMA_MemMap,TCD14_CITER_ELINKNO), 4566},
	{OFFSET(DMA_MemMap,TCD15_CITER_ELINKNO), 4598},
	{OFFSET(DMA_MemMap,TCD0_DLASTSGA), 4120},
	{OFFSET(DMA_MemMap,TCD1_DLASTSGA), 4152},
	{OFFSET(DMA_MemMap,TCD2_DLASTSGA), 4184},
	{OFFSET(DMA_MemMap,TCD3_DLASTSGA), 4216},
	{OFFSET(DMA_MemMap,TCD4_DLASTSGA), 4248},
	{OFFSET(DMA_MemMap,TCD5_DLASTSGA), 4280},
	{OFFSET(DMA_MemMap,TCD6_DLASTSGA), 4312},
	{OFFSET(DMA_MemMap,TCD7_DLASTSGA), 4344},
	{OFFSET(DMA_MemMap,TCD8_DLASTSGA), 4376},
	{OFFSET(DMA_MemMap,TCD9_DLASTSGA), 4408},
	{OFFSET(DMA_MemMap,TCD10_DLASTSGA), 4440},
	{OFFSET(DMA_MemMap,TCD11_DLASTSGA), 4472},
	{OFFSET(DMA_MemMap,TCD12_DLASTSGA), 4504},
	{OFFSET(DMA_MemMap,TCD13_DLASTSGA), 4536},
	{OFFSET(DMA_MemMap,TCD14_DLASTSGA), 4568},
	{OFFSET(DMA_MemMap,TCD15_DLASTSGA), 4600},
	{OFFSET(DMA_MemMap,TCD0_CSR), 4124},
	{OFFSET(DMA_MemMap,TCD1_CSR), 4156},
	{OFFSET(DMA_MemMap,TCD2_CSR), 4188},
	{OFFSET(DMA_MemMap,TCD3_CSR), 4220},
	{OFFSET(DMA_MemMap,TCD4_CSR), 4252},
	{OFFSET(DMA_MemMap,TCD5_CSR), 4284},
	{OFFSET(DMA_MemMap,TCD6_CSR), 4316},
	{OFFSET(DMA_MemMap,TCD7_CSR), 4348},
	{OFFSET(DMA_MemMap,TCD8_CSR), 4380},
	{OFFSET(DMA_MemMap,TCD9_CSR), 4412},
	{OFFSET(DMA_MemMap,TCD10_CSR), 4444},
	{OFFSET(DMA_MemMap,TCD11_CSR), 4476},
	{OFFSET(DMA_MemMap,TCD12_CSR), 4508},
	{OFFSET(DMA_MemMap,TCD13_CSR), 4540},
	{OFFSET(DMA_MemMap,TCD14_CSR), 4572},
	{OFFSET(DMA_MemMap,TCD15_CSR), 4604},
	{OFFSET(DMA_MemMap,TCD0_BITER_ELINKYES), 4126},
	{OFFSET(DMA_MemMap,TCD1_BITER_ELINKYES), 4158},
	{OFFSET(DMA_MemMap,TCD2_BITER_ELINKYES), 4190},
	{OFFSET(DMA_MemMap,TCD3_BITER_ELINKYES), 4222},
	{OFFSET(DMA_MemMap,TCD4_BITER_ELINKYES), 4254},
	{OFFSET(DMA_MemMap,TCD5_BITER_ELINKYES), 4286},
	{OFFSET(DMA_MemMap,TCD6_BITER_ELINKYES), 4318},
	{OFFSET(DMA_MemMap,TCD7_BITER_ELINKYES), 4350},
	{OFFSET(DMA_MemMap,TCD8_BITER_ELINKYES), 4382},
	{OFFSET(DMA_MemMap,TCD9_BITER_ELINKYES), 4414},
	{OFFSET(DMA_MemMap,TCD10_BITER_ELINKYES), 4446},
	{OFFSET(DMA_MemMap,TCD11_BITER_ELINKYES), 4478},
	{OFFSET(DMA_MemMap,TCD12_BITER_ELINKYES), 4510},
	{OFFSET(DMA_MemMap,TCD13_BITER_ELINKYES), 4542},
	{OFFSET(DMA_MemMap,TCD14_BITER_ELINKYES), 4574},
	{OFFSET(DMA_MemMap,TCD15_BITER_ELINKYES), 4606},
	{OFFSET(DMA_MemMap,TCD0_BITER_ELINKNO), 4126},
	{OFFSET(DMA_MemMap,TCD1_BITER_ELINKNO), 4158},
	{OFFSET(DMA_MemMap,TCD2_BITER_ELINKNO), 4190},
	{OFFSET(DMA_MemMap,TCD3_BITER_ELINKNO), 4222},
	{OFFSET(DMA_MemMap,TCD4_BITER_ELINKNO), 4254},
	{OFFSET(DMA_MemMap,TCD5_BITER_ELINKNO), 4286},
	{OFFSET(DMA_MemMap,TCD6_BITER_ELINKNO), 4318},
	{OFFSET(DMA_MemMap,TCD7_BITER_ELINKNO), 4350},
	{OFFSET(DMA_MemMap,TCD8_BITER_ELINKNO), 4382},
	{OFFSET(DMA_MemMap,TCD9_BITER_ELINKNO), 4414},
	{OFFSET(DMA_MemMap,TCD10_BITER_ELINKNO), 4446},
	{OFFSET(DMA_MemMap,TCD11_BITER_ELINKNO), 4478},
	{OFFSET(DMA_MemMap,TCD12_BITER_ELINKNO), 4510},
	{OFFSET(DMA_MemMap,TCD13_BITER_ELINKNO), 4542},
	{OFFSET(DMA_MemMap,TCD14_BITER_ELINKNO), 4574},
	{OFFSET(DMA_MemMap,TCD15_BITER_ELINKNO), 4606},
	{sizeof(struct DMA_MemMap), 4608}
};


struct DATA DMA_BITFIELD_DATA[] = {
	{DMA_CR_EDBG_MASK, MASK(1,1)},
	{DMA_CR_EDBG_SHIFT, SHIFT(1)},
	{DMA_CR_ERCA_MASK, MASK(2,1)},
	{DMA_CR_ERCA_SHIFT, SHIFT(2)},
	{DMA_CR_HOE_MASK, MASK(4,1)},
	{DMA_CR_HOE_SHIFT, SHIFT(4)},
	{DMA_CR_HALT_MASK, MASK(5,1)},
	{DMA_CR_HALT_SHIFT, SHIFT(5)},
	{DMA_CR_CLM_MASK, MASK(6,1)},
	{DMA_CR_CLM_SHIFT, SHIFT(6)},
	{DMA_CR_EMLM_MASK, MASK(7,1)},
	{DMA_CR_EMLM_SHIFT, SHIFT(7)},
	{DMA_CR_ECX_MASK, MASK(16,1)},
	{DMA_CR_ECX_SHIFT, SHIFT(16)},
	{DMA_CR_CX_MASK, MASK(17,1)},
	{DMA_CR_CX_SHIFT, SHIFT(17)},
	{DMA_ES_DBE_MASK, MASK(0,1)},
	{DMA_ES_DBE_SHIFT, SHIFT(0)},
	{DMA_ES_SBE_MASK, MASK(1,1)},
	{DMA_ES_SBE_SHIFT, SHIFT(1)},
	{DMA_ES_SGE_MASK, MASK(2,1)},
	{DMA_ES_SGE_SHIFT, SHIFT(2)},
	{DMA_ES_NCE_MASK, MASK(3,1)},
	{DMA_ES_NCE_SHIFT, SHIFT(3)},
	{DMA_ES_DOE_MASK, MASK(4,1)},
	{DMA_ES_DOE_SHIFT, SHIFT(4)},
	{DMA_ES_DAE_MASK, MASK(5,1)},
	{DMA_ES_DAE_SHIFT, SHIFT(5)},
	{DMA_ES_SOE_MASK, MASK(6,1)},
	{DMA_ES_SOE_SHIFT, SHIFT(6)},
	{DMA_ES_SAE_MASK, MASK(7,1)},
	{DMA_ES_SAE_SHIFT, SHIFT(7)},
	{DMA_ES_ERRCHN_MASK, MASK(8,4)},
	{DMA_ES_ERRCHN_SHIFT, SHIFT(8)},
	{DMA_ES_ERRCHN(1), SHIFT_VALUE(8)}
,
	{DMA_ES_CPE_MASK, MASK(14,1)},
	{DMA_ES_CPE_SHIFT, SHIFT(14)},
	{DMA_ES_ECX_MASK, MASK(16,1)},
	{DMA_ES_ECX_SHIFT, SHIFT(16)},
	{DMA_ES_VLD_MASK, MASK(31,1)},
	{DMA_ES_VLD_SHIFT, SHIFT(31)},
	{DMA_ERQ_ERQ0_MASK, MASK(0,1)},
	{DMA_ERQ_ERQ0_SHIFT, SHIFT(0)},
	{DMA_ERQ_ERQ1_MASK, MASK(1,1)},
	{DMA_ERQ_ERQ1_SHIFT, SHIFT(1)},
	{DMA_ERQ_ERQ2_MASK, MASK(2,1)},
	{DMA_ERQ_ERQ2_SHIFT, SHIFT(2)},
	{DMA_ERQ_ERQ3_MASK, MASK(3,1)},
	{DMA_ERQ_ERQ3_SHIFT, SHIFT(3)},
	{DMA_ERQ_ERQ4_MASK, MASK(4,1)},
	{DMA_ERQ_ERQ4_SHIFT, SHIFT(4)},
	{DMA_ERQ_ERQ5_MASK, MASK(5,1)},
	{DMA_ERQ_ERQ5_SHIFT, SHIFT(5)},
	{DMA_ERQ_ERQ6_MASK, MASK(6,1)},
	{DMA_ERQ_ERQ6_SHIFT, SHIFT(6)},
	{DMA_ERQ_ERQ7_MASK, MASK(7,1)},
	{DMA_ERQ_ERQ7_SHIFT, SHIFT(7)},
	{DMA_ERQ_ERQ8_MASK, MASK(8,1)},
	{DMA_ERQ_ERQ8_SHIFT, SHIFT(8)},
	{DMA_ERQ_ERQ9_MASK, MASK(9,1)},
	{DMA_ERQ_ERQ9_SHIFT, SHIFT(9)},
	{DMA_ERQ_ERQ10_MASK, MASK(10,1)},
	{DMA_ERQ_ERQ10_SHIFT, SHIFT(10)},
	{DMA_ERQ_ERQ11_MASK, MASK(11,1)},
	{DMA_ERQ_ERQ11_SHIFT, SHIFT(11)},
	{DMA_ERQ_ERQ12_MASK, MASK(12,1)},
	{DMA_ERQ_ERQ12_SHIFT, SHIFT(12)},
	{DMA_ERQ_ERQ13_MASK, MASK(13,1)},
	{DMA_ERQ_ERQ13_SHIFT, SHIFT(13)},
	{DMA_ERQ_ERQ14_MASK, MASK(14,1)},
	{DMA_ERQ_ERQ14_SHIFT, SHIFT(14)},
	{DMA_ERQ_ERQ15_MASK, MASK(15,1)},
	{DMA_ERQ_ERQ15_SHIFT, SHIFT(15)},
	{DMA_EEI_EEI0_MASK, MASK(0,1)},
	{DMA_EEI_EEI0_SHIFT, SHIFT(0)},
	{DMA_EEI_EEI1_MASK, MASK(1,1)},
	{DMA_EEI_EEI1_SHIFT, SHIFT(1)},
	{DMA_EEI_EEI2_MASK, MASK(2,1)},
	{DMA_EEI_EEI2_SHIFT, SHIFT(2)},
	{DMA_EEI_EEI3_MASK, MASK(3,1)},
	{DMA_EEI_EEI3_SHIFT, SHIFT(3)},
	{DMA_EEI_EEI4_MASK, MASK(4,1)},
	{DMA_EEI_EEI4_SHIFT, SHIFT(4)},
	{DMA_EEI_EEI5_MASK, MASK(5,1)},
	{DMA_EEI_EEI5_SHIFT, SHIFT(5)},
	{DMA_EEI_EEI6_MASK, MASK(6,1)},
	{DMA_EEI_EEI6_SHIFT, SHIFT(6)},
	{DMA_EEI_EEI7_MASK, MASK(7,1)},
	{DMA_EEI_EEI7_SHIFT, SHIFT(7)},
	{DMA_EEI_EEI8_MASK, MASK(8,1)},
	{DMA_EEI_EEI8_SHIFT, SHIFT(8)},
	{DMA_EEI_EEI9_MASK, MASK(9,1)},
	{DMA_EEI_EEI9_SHIFT, SHIFT(9)},
	{DMA_EEI_EEI10_MASK, MASK(10,1)},
	{DMA_EEI_EEI10_SHIFT, SHIFT(10)},
	{DMA_EEI_EEI11_MASK, MASK(11,1)},
	{DMA_EEI_EEI11_SHIFT, SHIFT(11)},
	{DMA_EEI_EEI12_MASK, MASK(12,1)},
	{DMA_EEI_EEI12_SHIFT, SHIFT(12)},
	{DMA_EEI_EEI13_MASK, MASK(13,1)},
	{DMA_EEI_EEI13_SHIFT, SHIFT(13)},
	{DMA_EEI_EEI14_MASK, MASK(14,1)},
	{DMA_EEI_EEI14_SHIFT, SHIFT(14)},
	{DMA_EEI_EEI15_MASK, MASK(15,1)},
	{DMA_EEI_EEI15_SHIFT, SHIFT(15)},
	{DMA_CEEI_CEEI_MASK, MASK(0,4)},
	{DMA_CEEI_CEEI_SHIFT, SHIFT(0)},
	{DMA_CEEI_CEEI(1), SHIFT_VALUE(0)}
,
	{DMA_CEEI_CAEE_MASK, MASK(6,1)},
	{DMA_CEEI_CAEE_SHIFT, SHIFT(6)},
	{DMA_CEEI_NOP_MASK, MASK(7,1)},
	{DMA_CEEI_NOP_SHIFT, SHIFT(7)},
	{DMA_SEEI_SEEI_MASK, MASK(0,4)},
	{DMA_SEEI_SEEI_SHIFT, SHIFT(0)},
	{DMA_SEEI_SEEI(1), SHIFT_VALUE(0)}
,
	{DMA_SEEI_SAEE_MASK, MASK(6,1)},
	{DMA_SEEI_SAEE_SHIFT, SHIFT(6)},
	{DMA_CERQ_CERQ_MASK, MASK(0,4)},
	{DMA_CERQ_CERQ_SHIFT, SHIFT(0)},
	{DMA_CERQ_CERQ(1), SHIFT_VALUE(0)}
,
	{DMA_CERQ_CAER_MASK, MASK(6,1)},
	{DMA_CERQ_CAER_SHIFT, SHIFT(6)},
	{DMA_SERQ_SERQ_MASK, MASK(0,4)},
	{DMA_SERQ_SERQ_SHIFT, SHIFT(0)},
	{DMA_SERQ_SERQ(1), SHIFT_VALUE(0)}
,
	{DMA_SERQ_SAER_MASK, MASK(6,1)},
	{DMA_SERQ_SAER_SHIFT, SHIFT(6)},
	{DMA_CDNE_CDNE_MASK, MASK(0,4)},
	{DMA_CDNE_CDNE_SHIFT, SHIFT(0)},
	{DMA_CDNE_CDNE(1), SHIFT_VALUE(0)}
,
	{DMA_CDNE_CADN_MASK, MASK(6,1)},
	{DMA_CDNE_CADN_SHIFT, SHIFT(6)},
	{DMA_SSRT_SSRT_MASK, MASK(0,4)},
	{DMA_SSRT_SSRT_SHIFT, SHIFT(0)},
	{DMA_SSRT_SSRT(1), SHIFT_VALUE(0)}
,
	{DMA_SSRT_SAST_MASK, MASK(6,1)},
	{DMA_SSRT_SAST_SHIFT, SHIFT(6)},
	{DMA_CERR_CERR_MASK, MASK(0,4)},
	{DMA_CERR_CERR_SHIFT, SHIFT(0)},
	{DMA_CERR_CERR(1), SHIFT_VALUE(0)}
,
	{DMA_CERR_CAEI_MASK, MASK(6,1)},
	{DMA_CERR_CAEI_SHIFT, SHIFT(6)},
	{DMA_CINT_CINT_MASK, MASK(0,4)},
	{DMA_CINT_CINT_SHIFT, SHIFT(0)},
	{DMA_CINT_CINT(1), SHIFT_VALUE(0)}
,
	{DMA_CINT_CAIR_MASK, MASK(6,1)},
	{DMA_CINT_CAIR_SHIFT, SHIFT(6)},
	{DMA_INT_INT0_MASK, MASK(0,1)},
	{DMA_INT_INT0_SHIFT, SHIFT(0)},
	{DMA_INT_INT1_MASK, MASK(1,1)},
	{DMA_INT_INT1_SHIFT, SHIFT(1)},
	{DMA_INT_INT2_MASK, MASK(2,1)},
	{DMA_INT_INT2_SHIFT, SHIFT(2)},
	{DMA_INT_INT3_MASK, MASK(3,1)},
	{DMA_INT_INT3_SHIFT, SHIFT(3)},
	{DMA_INT_INT4_MASK, MASK(4,1)},
	{DMA_INT_INT4_SHIFT, SHIFT(4)},
	{DMA_INT_INT5_MASK, MASK(5,1)},
	{DMA_INT_INT5_SHIFT, SHIFT(5)},
	{DMA_INT_INT6_MASK, MASK(6,1)},
	{DMA_INT_INT6_SHIFT, SHIFT(6)},
	{DMA_INT_INT7_MASK, MASK(7,1)},
	{DMA_INT_INT7_SHIFT, SHIFT(7)},
	{DMA_INT_INT8_MASK, MASK(8,1)},
	{DMA_INT_INT8_SHIFT, SHIFT(8)},
	{DMA_INT_INT9_MASK, MASK(9,1)},
	{DMA_INT_INT9_SHIFT, SHIFT(9)},
	{DMA_INT_INT10_MASK, MASK(10,1)},
	{DMA_INT_INT10_SHIFT, SHIFT(10)},
	{DMA_INT_INT11_MASK, MASK(11,1)},
	{DMA_INT_INT11_SHIFT, SHIFT(11)},
	{DMA_INT_INT12_MASK, MASK(12,1)},
	{DMA_INT_INT12_SHIFT, SHIFT(12)},
	{DMA_INT_INT13_MASK, MASK(13,1)},
	{DMA_INT_INT13_SHIFT, SHIFT(13)},
	{DMA_INT_INT14_MASK, MASK(14,1)},
	{DMA_INT_INT14_SHIFT, SHIFT(14)},
	{DMA_INT_INT15_MASK, MASK(15,1)},
	{DMA_INT_INT15_SHIFT, SHIFT(15)},
	{DMA_ERR_ERR0_MASK, MASK(0,1)},
	{DMA_ERR_ERR0_SHIFT, SHIFT(0)},
	{DMA_ERR_ERR1_MASK, MASK(1,1)},
	{DMA_ERR_ERR1_SHIFT, SHIFT(1)},
	{DMA_ERR_ERR2_MASK, MASK(2,1)},
	{DMA_ERR_ERR2_SHIFT, SHIFT(2)},
	{DMA_ERR_ERR3_MASK, MASK(3,1)},
	{DMA_ERR_ERR3_SHIFT, SHIFT(3)},
	{DMA_ERR_ERR4_MASK, MASK(4,1)},
	{DMA_ERR_ERR4_SHIFT, SHIFT(4)},
	{DMA_ERR_ERR5_MASK, MASK(5,1)},
	{DMA_ERR_ERR5_SHIFT, SHIFT(5)},
	{DMA_ERR_ERR6_MASK, MASK(6,1)},
	{DMA_ERR_ERR6_SHIFT, SHIFT(6)},
	{DMA_ERR_ERR7_MASK, MASK(7,1)},
	{DMA_ERR_ERR7_SHIFT, SHIFT(7)},
	{DMA_ERR_ERR8_MASK, MASK(8,1)},
	{DMA_ERR_ERR8_SHIFT, SHIFT(8)},
	{DMA_ERR_ERR9_MASK, MASK(9,1)},
	{DMA_ERR_ERR9_SHIFT, SHIFT(9)},
	{DMA_ERR_ERR10_MASK, MASK(10,1)},
	{DMA_ERR_ERR10_SHIFT, SHIFT(10)},
	{DMA_ERR_ERR11_MASK, MASK(11,1)},
	{DMA_ERR_ERR11_SHIFT, SHIFT(11)},
	{DMA_ERR_ERR12_MASK, MASK(12,1)},
	{DMA_ERR_ERR12_SHIFT, SHIFT(12)},
	{DMA_ERR_ERR13_MASK, MASK(13,1)},
	{DMA_ERR_ERR13_SHIFT, SHIFT(13)},
	{DMA_ERR_ERR14_MASK, MASK(14,1)},
	{DMA_ERR_ERR14_SHIFT, SHIFT(14)},
	{DMA_ERR_ERR15_MASK, MASK(15,1)},
	{DMA_ERR_ERR15_SHIFT, SHIFT(15)},
	{DMA_HRS_HRS0_MASK, MASK(0,1)},
	{DMA_HRS_HRS0_SHIFT, SHIFT(0)},
	{DMA_HRS_HRS1_MASK, MASK(1,1)},
	{DMA_HRS_HRS1_SHIFT, SHIFT(1)},
	{DMA_HRS_HRS2_MASK, MASK(2,1)},
	{DMA_HRS_HRS2_SHIFT, SHIFT(2)},
	{DMA_HRS_HRS3_MASK, MASK(3,1)},
	{DMA_HRS_HRS3_SHIFT, SHIFT(3)},
	{DMA_HRS_HRS4_MASK, MASK(4,1)},
	{DMA_HRS_HRS4_SHIFT, SHIFT(4)},
	{DMA_HRS_HRS5_MASK, MASK(5,1)},
	{DMA_HRS_HRS5_SHIFT, SHIFT(5)},
	{DMA_HRS_HRS6_MASK, MASK(6,1)},
	{DMA_HRS_HRS6_SHIFT, SHIFT(6)},
	{DMA_HRS_HRS7_MASK, MASK(7,1)},
	{DMA_HRS_HRS7_SHIFT, SHIFT(7)},
	{DMA_HRS_HRS8_MASK, MASK(8,1)},
	{DMA_HRS_HRS8_SHIFT, SHIFT(8)},
	{DMA_HRS_HRS9_MASK, MASK(9,1)},
	{DMA_HRS_HRS9_SHIFT, SHIFT(9)},
	{DMA_HRS_HRS10_MASK, MASK(10,1)},
	{DMA_HRS_HRS10_SHIFT, SHIFT(10)},
	{DMA_HRS_HRS11_MASK, MASK(11,1)},
	{DMA_HRS_HRS11_SHIFT, SHIFT(11)},
	{DMA_HRS_HRS12_MASK, MASK(12,1)},
	{DMA_HRS_HRS12_SHIFT, SHIFT(12)},
	{DMA_HRS_HRS13_MASK, MASK(13,1)},
	{DMA_HRS_HRS13_SHIFT, SHIFT(13)},
	{DMA_HRS_HRS14_MASK, MASK(14,1)},
	{DMA_HRS_HRS14_SHIFT, SHIFT(14)},
	{DMA_HRS_HRS15_MASK, MASK(15,1)},
	{DMA_HRS_HRS15_SHIFT, SHIFT(15)},
	{DMA_DCHPRI3_CHPRI_MASK, MASK(0,4)},
	{DMA_DCHPRI3_CHPRI_SHIFT, SHIFT(0)},
	{DMA_DCHPRI3_CHPRI(1), SHIFT_VALUE(0)}
,
	{DMA_DCHPRI2_CHPRI_MASK, MASK(0,4)},
	{DMA_DCHPRI2_CHPRI_SHIFT, SHIFT(0)},
	{DMA_DCHPRI2_CHPRI(1), SHIFT_VALUE(0)}
,
	{DMA_DCHPRI1_CHPRI_MASK, MASK(0,4)},
	{DMA_DCHPRI1_CHPRI_SHIFT, SHIFT(0)},
	{DMA_DCHPRI1_CHPRI(1), SHIFT_VALUE(0)}
,
	{DMA_DCHPRI0_CHPRI_MASK, MASK(0,4)},
	{DMA_DCHPRI0_CHPRI_SHIFT, SHIFT(0)},
	{DMA_DCHPRI0_CHPRI(1), SHIFT_VALUE(0)}
,
	{DMA_DCHPRI7_CHPRI_MASK, MASK(0,4)},
	{DMA_DCHPRI7_CHPRI_SHIFT, SHIFT(0)},
	{DMA_DCHPRI7_CHPRI(1), SHIFT_VALUE(0)}
,
	{DMA_DCHPRI6_CHPRI_MASK, MASK(0,4)},
	{DMA_DCHPRI6_CHPRI_SHIFT, SHIFT(0)},
	{DMA_DCHPRI6_CHPRI(1), SHIFT_VALUE(0)}
,
	{DMA_DCHPRI5_CHPRI_MASK, MASK(0,4)},
	{DMA_DCHPRI5_CHPRI_SHIFT, SHIFT(0)},
	{DMA_DCHPRI5_CHPRI(1), SHIFT_VALUE(0)}
,
	{DMA_DCHPRI4_CHPRI_MASK, MASK(0,4)},
	{DMA_DCHPRI4_CHPRI_SHIFT, SHIFT(0)},
	{DMA_DCHPRI4_CHPRI(1), SHIFT_VALUE(0)}
,
	{DMA_DCHPRI11_CHPRI_MASK, MASK(0,4)},
	{DMA_DCHPRI11_CHPRI_SHIFT, SHIFT(0)},
	{DMA_DCHPRI11_CHPRI(1), SHIFT_VALUE(0)}
,
	{DMA_DCHPRI10_CHPRI_MASK, MASK(0,4)},
	{DMA_DCHPRI10_CHPRI_SHIFT, SHIFT(0)},
	{DMA_DCHPRI10_CHPRI(1), SHIFT_VALUE(0)}
,
	{DMA_DCHPRI9_CHPRI_MASK, MASK(0,4)},
	{DMA_DCHPRI9_CHPRI_SHIFT, SHIFT(0)},
	{DMA_DCHPRI9_CHPRI(1), SHIFT_VALUE(0)}
,
	{DMA_DCHPRI8_CHPRI_MASK, MASK(0,4)},
	{DMA_DCHPRI8_CHPRI_SHIFT, SHIFT(0)},
	{DMA_DCHPRI8_CHPRI(1), SHIFT_VALUE(0)}
,
	{DMA_DCHPRI15_CHPRI_MASK, MASK(0,4)},
	{DMA_DCHPRI15_CHPRI_SHIFT, SHIFT(0)},
	{DMA_DCHPRI15_CHPRI(1), SHIFT_VALUE(0)}
,
	{DMA_DCHPRI14_CHPRI_MASK, MASK(0,4)},
	{DMA_DCHPRI14_CHPRI_SHIFT, SHIFT(0)},
	{DMA_DCHPRI14_CHPRI(1), SHIFT_VALUE(0)}
,
	{DMA_DCHPRI13_CHPRI_MASK, MASK(0,4)},
	{DMA_DCHPRI13_CHPRI_SHIFT, SHIFT(0)},
	{DMA_DCHPRI13_CHPRI(1), SHIFT_VALUE(0)}
,
	{DMA_DCHPRI12_CHPRI_MASK, MASK(0,4)},
	{DMA_DCHPRI12_CHPRI_SHIFT, SHIFT(0)},
	{DMA_DCHPRI12_CHPRI(1), SHIFT_VALUE(0)}
,
	{DMA_DCHPRI3_DPA_MASK, MASK(6,1)},
	{DMA_DCHPRI3_DPA_SHIFT, SHIFT(6)},
	{DMA_DCHPRI2_DPA_MASK, MASK(6,1)},
	{DMA_DCHPRI2_DPA_SHIFT, SHIFT(6)},
	{DMA_DCHPRI1_DPA_MASK, MASK(6,1)},
	{DMA_DCHPRI1_DPA_SHIFT, SHIFT(6)},
	{DMA_DCHPRI0_DPA_MASK, MASK(6,1)},
	{DMA_DCHPRI0_DPA_SHIFT, SHIFT(6)},
	{DMA_DCHPRI7_DPA_MASK, MASK(6,1)},
	{DMA_DCHPRI7_DPA_SHIFT, SHIFT(6)},
	{DMA_DCHPRI6_DPA_MASK, MASK(6,1)},
	{DMA_DCHPRI6_DPA_SHIFT, SHIFT(6)},
	{DMA_DCHPRI5_DPA_MASK, MASK(6,1)},
	{DMA_DCHPRI5_DPA_SHIFT, SHIFT(6)},
	{DMA_DCHPRI4_DPA_MASK, MASK(6,1)},
	{DMA_DCHPRI4_DPA_SHIFT, SHIFT(6)},
	{DMA_DCHPRI11_DPA_MASK, MASK(6,1)},
	{DMA_DCHPRI11_DPA_SHIFT, SHIFT(6)},
	{DMA_DCHPRI10_DPA_MASK, MASK(6,1)},
	{DMA_DCHPRI10_DPA_SHIFT, SHIFT(6)},
	{DMA_DCHPRI9_DPA_MASK, MASK(6,1)},
	{DMA_DCHPRI9_DPA_SHIFT, SHIFT(6)},
	{DMA_DCHPRI8_DPA_MASK, MASK(6,1)},
	{DMA_DCHPRI8_DPA_SHIFT, SHIFT(6)},
	{DMA_DCHPRI15_DPA_MASK, MASK(6,1)},
	{DMA_DCHPRI15_DPA_SHIFT, SHIFT(6)},
	{DMA_DCHPRI14_DPA_MASK, MASK(6,1)},
	{DMA_DCHPRI14_DPA_SHIFT, SHIFT(6)},
	{DMA_DCHPRI13_DPA_MASK, MASK(6,1)},
	{DMA_DCHPRI13_DPA_SHIFT, SHIFT(6)},
	{DMA_DCHPRI12_DPA_MASK, MASK(6,1)},
	{DMA_DCHPRI12_DPA_SHIFT, SHIFT(6)},
	{DMA_DCHPRI3_ECP_MASK, MASK(7,1)},
	{DMA_DCHPRI3_ECP_SHIFT, SHIFT(7)},
	{DMA_DCHPRI2_ECP_MASK, MASK(7,1)},
	{DMA_DCHPRI2_ECP_SHIFT, SHIFT(7)},
	{DMA_DCHPRI1_ECP_MASK, MASK(7,1)},
	{DMA_DCHPRI1_ECP_SHIFT, SHIFT(7)},
	{DMA_DCHPRI0_ECP_MASK, MASK(7,1)},
	{DMA_DCHPRI0_ECP_SHIFT, SHIFT(7)},
	{DMA_DCHPRI7_ECP_MASK, MASK(7,1)},
	{DMA_DCHPRI7_ECP_SHIFT, SHIFT(7)},
	{DMA_DCHPRI6_ECP_MASK, MASK(7,1)},
	{DMA_DCHPRI6_ECP_SHIFT, SHIFT(7)},
	{DMA_DCHPRI5_ECP_MASK, MASK(7,1)},
	{DMA_DCHPRI5_ECP_SHIFT, SHIFT(7)},
	{DMA_DCHPRI4_ECP_MASK, MASK(7,1)},
	{DMA_DCHPRI4_ECP_SHIFT, SHIFT(7)},
	{DMA_DCHPRI11_ECP_MASK, MASK(7,1)},
	{DMA_DCHPRI11_ECP_SHIFT, SHIFT(7)},
	{DMA_DCHPRI10_ECP_MASK, MASK(7,1)},
	{DMA_DCHPRI10_ECP_SHIFT, SHIFT(7)},
	{DMA_DCHPRI9_ECP_MASK, MASK(7,1)},
	{DMA_DCHPRI9_ECP_SHIFT, SHIFT(7)},
	{DMA_DCHPRI8_ECP_MASK, MASK(7,1)},
	{DMA_DCHPRI8_ECP_SHIFT, SHIFT(7)},
	{DMA_DCHPRI15_ECP_MASK, MASK(7,1)},
	{DMA_DCHPRI15_ECP_SHIFT, SHIFT(7)},
	{DMA_DCHPRI14_ECP_MASK, MASK(7,1)},
	{DMA_DCHPRI14_ECP_SHIFT, SHIFT(7)},
	{DMA_DCHPRI13_ECP_MASK, MASK(7,1)},
	{DMA_DCHPRI13_ECP_SHIFT, SHIFT(7)},
	{DMA_DCHPRI12_ECP_MASK, MASK(7,1)},
	{DMA_DCHPRI12_ECP_SHIFT, SHIFT(7)},
	{DMA_TCD0_SADDR_SADDR_MASK, MASK(0,32)},
	{DMA_TCD0_SADDR_SADDR_SHIFT, SHIFT(0)},
	{DMA_TCD0_SADDR_SADDR(1), SHIFT_VALUE(0)}
,
	{DMA_TCD1_SADDR_SADDR_MASK, MASK(0,32)},
	{DMA_TCD1_SADDR_SADDR_SHIFT, SHIFT(0)},
	{DMA_TCD1_SADDR_SADDR(1), SHIFT_VALUE(0)}
,
	{DMA_TCD2_SADDR_SADDR_MASK, MASK(0,32)},
	{DMA_TCD2_SADDR_SADDR_SHIFT, SHIFT(0)},
	{DMA_TCD2_SADDR_SADDR(1), SHIFT_VALUE(0)}
,
	{DMA_TCD3_SADDR_SADDR_MASK, MASK(0,32)},
	{DMA_TCD3_SADDR_SADDR_SHIFT, SHIFT(0)},
	{DMA_TCD3_SADDR_SADDR(1), SHIFT_VALUE(0)}
,
	{DMA_TCD4_SADDR_SADDR_MASK, MASK(0,32)},
	{DMA_TCD4_SADDR_SADDR_SHIFT, SHIFT(0)},
	{DMA_TCD4_SADDR_SADDR(1), SHIFT_VALUE(0)}
,
	{DMA_TCD5_SADDR_SADDR_MASK, MASK(0,32)},
	{DMA_TCD5_SADDR_SADDR_SHIFT, SHIFT(0)},
	{DMA_TCD5_SADDR_SADDR(1), SHIFT_VALUE(0)}
,
	{DMA_TCD6_SADDR_SADDR_MASK, MASK(0,32)},
	{DMA_TCD6_SADDR_SADDR_SHIFT, SHIFT(0)},
	{DMA_TCD6_SADDR_SADDR(1), SHIFT_VALUE(0)}
,
	{DMA_TCD7_SADDR_SADDR_MASK, MASK(0,32)},
	{DMA_TCD7_SADDR_SADDR_SHIFT, SHIFT(0)},
	{DMA_TCD7_SADDR_SADDR(1), SHIFT_VALUE(0)}
,
	{DMA_TCD8_SADDR_SADDR_MASK, MASK(0,32)},
	{DMA_TCD8_SADDR_SADDR_SHIFT, SHIFT(0)},
	{DMA_TCD8_SADDR_SADDR(1), SHIFT_VALUE(0)}
,
	{DMA_TCD9_SADDR_SADDR_MASK, MASK(0,32)},
	{DMA_TCD9_SADDR_SADDR_SHIFT, SHIFT(0)},
	{DMA_TCD9_SADDR_SADDR(1), SHIFT_VALUE(0)}
,
	{DMA_TCD10_SADDR_SADDR_MASK, MASK(0,32)},
	{DMA_TCD10_SADDR_SADDR_SHIFT, SHIFT(0)},
	{DMA_TCD10_SADDR_SADDR(1), SHIFT_VALUE(0)}
,
	{DMA_TCD11_SADDR_SADDR_MASK, MASK(0,32)},
	{DMA_TCD11_SADDR_SADDR_SHIFT, SHIFT(0)},
	{DMA_TCD11_SADDR_SADDR(1), SHIFT_VALUE(0)}
,
	{DMA_TCD12_SADDR_SADDR_MASK, MASK(0,32)},
	{DMA_TCD12_SADDR_SADDR_SHIFT, SHIFT(0)},
	{DMA_TCD12_SADDR_SADDR(1), SHIFT_VALUE(0)}
,
	{DMA_TCD13_SADDR_SADDR_MASK, MASK(0,32)},
	{DMA_TCD13_SADDR_SADDR_SHIFT, SHIFT(0)},
	{DMA_TCD13_SADDR_SADDR(1), SHIFT_VALUE(0)}
,
	{DMA_TCD14_SADDR_SADDR_MASK, MASK(0,32)},
	{DMA_TCD14_SADDR_SADDR_SHIFT, SHIFT(0)},
	{DMA_TCD14_SADDR_SADDR(1), SHIFT_VALUE(0)}
,
	{DMA_TCD15_SADDR_SADDR_MASK, MASK(0,32)},
	{DMA_TCD15_SADDR_SADDR_SHIFT, SHIFT(0)},
	{DMA_TCD15_SADDR_SADDR(1), SHIFT_VALUE(0)}
,
	{DMA_TCD0_SOFF_SOFF_MASK, MASK(0,16)},
	{DMA_TCD0_SOFF_SOFF_SHIFT, SHIFT(0)},
	{DMA_TCD0_SOFF_SOFF(1), SHIFT_VALUE(0)}
,
	{DMA_TCD1_SOFF_SOFF_MASK, MASK(0,16)},
	{DMA_TCD1_SOFF_SOFF_SHIFT, SHIFT(0)},
	{DMA_TCD1_SOFF_SOFF(1), SHIFT_VALUE(0)}
,
	{DMA_TCD2_SOFF_SOFF_MASK, MASK(0,16)},
	{DMA_TCD2_SOFF_SOFF_SHIFT, SHIFT(0)},
	{DMA_TCD2_SOFF_SOFF(1), SHIFT_VALUE(0)}
,
	{DMA_TCD3_SOFF_SOFF_MASK, MASK(0,16)},
	{DMA_TCD3_SOFF_SOFF_SHIFT, SHIFT(0)},
	{DMA_TCD3_SOFF_SOFF(1), SHIFT_VALUE(0)}
,
	{DMA_TCD4_SOFF_SOFF_MASK, MASK(0,16)},
	{DMA_TCD4_SOFF_SOFF_SHIFT, SHIFT(0)},
	{DMA_TCD4_SOFF_SOFF(1), SHIFT_VALUE(0)}
,
	{DMA_TCD5_SOFF_SOFF_MASK, MASK(0,16)},
	{DMA_TCD5_SOFF_SOFF_SHIFT, SHIFT(0)},
	{DMA_TCD5_SOFF_SOFF(1), SHIFT_VALUE(0)}
,
	{DMA_TCD6_SOFF_SOFF_MASK, MASK(0,16)},
	{DMA_TCD6_SOFF_SOFF_SHIFT, SHIFT(0)},
	{DMA_TCD6_SOFF_SOFF(1), SHIFT_VALUE(0)}
,
	{DMA_TCD7_SOFF_SOFF_MASK, MASK(0,16)},
	{DMA_TCD7_SOFF_SOFF_SHIFT, SHIFT(0)},
	{DMA_TCD7_SOFF_SOFF(1), SHIFT_VALUE(0)}
,
	{DMA_TCD8_SOFF_SOFF_MASK, MASK(0,16)},
	{DMA_TCD8_SOFF_SOFF_SHIFT, SHIFT(0)},
	{DMA_TCD8_SOFF_SOFF(1), SHIFT_VALUE(0)}
,
	{DMA_TCD9_SOFF_SOFF_MASK, MASK(0,16)},
	{DMA_TCD9_SOFF_SOFF_SHIFT, SHIFT(0)},
	{DMA_TCD9_SOFF_SOFF(1), SHIFT_VALUE(0)}
,
	{DMA_TCD10_SOFF_SOFF_MASK, MASK(0,16)},
	{DMA_TCD10_SOFF_SOFF_SHIFT, SHIFT(0)},
	{DMA_TCD10_SOFF_SOFF(1), SHIFT_VALUE(0)}
,
	{DMA_TCD11_SOFF_SOFF_MASK, MASK(0,16)},
	{DMA_TCD11_SOFF_SOFF_SHIFT, SHIFT(0)},
	{DMA_TCD11_SOFF_SOFF(1), SHIFT_VALUE(0)}
,
	{DMA_TCD12_SOFF_SOFF_MASK, MASK(0,16)},
	{DMA_TCD12_SOFF_SOFF_SHIFT, SHIFT(0)},
	{DMA_TCD12_SOFF_SOFF(1), SHIFT_VALUE(0)}
,
	{DMA_TCD13_SOFF_SOFF_MASK, MASK(0,16)},
	{DMA_TCD13_SOFF_SOFF_SHIFT, SHIFT(0)},
	{DMA_TCD13_SOFF_SOFF(1), SHIFT_VALUE(0)}
,
	{DMA_TCD14_SOFF_SOFF_MASK, MASK(0,16)},
	{DMA_TCD14_SOFF_SOFF_SHIFT, SHIFT(0)},
	{DMA_TCD14_SOFF_SOFF(1), SHIFT_VALUE(0)}
,
	{DMA_TCD15_SOFF_SOFF_MASK, MASK(0,16)},
	{DMA_TCD15_SOFF_SOFF_SHIFT, SHIFT(0)},
	{DMA_TCD15_SOFF_SOFF(1), SHIFT_VALUE(0)}
,
	{DMA_TCD0_ATTR_DSIZE_MASK, MASK(0,3)},
	{DMA_TCD0_ATTR_DSIZE_SHIFT, SHIFT(0)},
	{DMA_TCD0_ATTR_DSIZE(1), SHIFT_VALUE(0)}
,
	{DMA_TCD1_ATTR_DSIZE_MASK, MASK(0,3)},
	{DMA_TCD1_ATTR_DSIZE_SHIFT, SHIFT(0)},
	{DMA_TCD1_ATTR_DSIZE(1), SHIFT_VALUE(0)}
,
	{DMA_TCD2_ATTR_DSIZE_MASK, MASK(0,3)},
	{DMA_TCD2_ATTR_DSIZE_SHIFT, SHIFT(0)},
	{DMA_TCD2_ATTR_DSIZE(1), SHIFT_VALUE(0)}
,
	{DMA_TCD3_ATTR_DSIZE_MASK, MASK(0,3)},
	{DMA_TCD3_ATTR_DSIZE_SHIFT, SHIFT(0)},
	{DMA_TCD3_ATTR_DSIZE(1), SHIFT_VALUE(0)}
,
	{DMA_TCD4_ATTR_DSIZE_MASK, MASK(0,3)},
	{DMA_TCD4_ATTR_DSIZE_SHIFT, SHIFT(0)},
	{DMA_TCD4_ATTR_DSIZE(1), SHIFT_VALUE(0)}
,
	{DMA_TCD5_ATTR_DSIZE_MASK, MASK(0,3)},
	{DMA_TCD5_ATTR_DSIZE_SHIFT, SHIFT(0)},
	{DMA_TCD5_ATTR_DSIZE(1), SHIFT_VALUE(0)}
,
	{DMA_TCD6_ATTR_DSIZE_MASK, MASK(0,3)},
	{DMA_TCD6_ATTR_DSIZE_SHIFT, SHIFT(0)},
	{DMA_TCD6_ATTR_DSIZE(1), SHIFT_VALUE(0)}
,
	{DMA_TCD7_ATTR_DSIZE_MASK, MASK(0,3)},
	{DMA_TCD7_ATTR_DSIZE_SHIFT, SHIFT(0)},
	{DMA_TCD7_ATTR_DSIZE(1), SHIFT_VALUE(0)}
,
	{DMA_TCD8_ATTR_DSIZE_MASK, MASK(0,3)},
	{DMA_TCD8_ATTR_DSIZE_SHIFT, SHIFT(0)},
	{DMA_TCD8_ATTR_DSIZE(1), SHIFT_VALUE(0)}
,
	{DMA_TCD9_ATTR_DSIZE_MASK, MASK(0,3)},
	{DMA_TCD9_ATTR_DSIZE_SHIFT, SHIFT(0)},
	{DMA_TCD9_ATTR_DSIZE(1), SHIFT_VALUE(0)}
,
	{DMA_TCD10_ATTR_DSIZE_MASK, MASK(0,3)},
	{DMA_TCD10_ATTR_DSIZE_SHIFT, SHIFT(0)},
	{DMA_TCD10_ATTR_DSIZE(1), SHIFT_VALUE(0)}
,
	{DMA_TCD11_ATTR_DSIZE_MASK, MASK(0,3)},
	{DMA_TCD11_ATTR_DSIZE_SHIFT, SHIFT(0)},
	{DMA_TCD11_ATTR_DSIZE(1), SHIFT_VALUE(0)}
,
	{DMA_TCD12_ATTR_DSIZE_MASK, MASK(0,3)},
	{DMA_TCD12_ATTR_DSIZE_SHIFT, SHIFT(0)},
	{DMA_TCD12_ATTR_DSIZE(1), SHIFT_VALUE(0)}
,
	{DMA_TCD13_ATTR_DSIZE_MASK, MASK(0,3)},
	{DMA_TCD13_ATTR_DSIZE_SHIFT, SHIFT(0)},
	{DMA_TCD13_ATTR_DSIZE(1), SHIFT_VALUE(0)}
,
	{DMA_TCD14_ATTR_DSIZE_MASK, MASK(0,3)},
	{DMA_TCD14_ATTR_DSIZE_SHIFT, SHIFT(0)},
	{DMA_TCD14_ATTR_DSIZE(1), SHIFT_VALUE(0)}
,
	{DMA_TCD15_ATTR_DSIZE_MASK, MASK(0,3)},
	{DMA_TCD15_ATTR_DSIZE_SHIFT, SHIFT(0)},
	{DMA_TCD15_ATTR_DSIZE(1), SHIFT_VALUE(0)}
,
	{DMA_TCD0_ATTR_DMOD_MASK, MASK(3,5)},
	{DMA_TCD0_ATTR_DMOD_SHIFT, SHIFT(3)},
	{DMA_TCD0_ATTR_DMOD(1), SHIFT_VALUE(3)}
,
	{DMA_TCD1_ATTR_DMOD_MASK, MASK(3,5)},
	{DMA_TCD1_ATTR_DMOD_SHIFT, SHIFT(3)},
	{DMA_TCD1_ATTR_DMOD(1), SHIFT_VALUE(3)}
,
	{DMA_TCD2_ATTR_DMOD_MASK, MASK(3,5)},
	{DMA_TCD2_ATTR_DMOD_SHIFT, SHIFT(3)},
	{DMA_TCD2_ATTR_DMOD(1), SHIFT_VALUE(3)}
,
	{DMA_TCD3_ATTR_DMOD_MASK, MASK(3,5)},
	{DMA_TCD3_ATTR_DMOD_SHIFT, SHIFT(3)},
	{DMA_TCD3_ATTR_DMOD(1), SHIFT_VALUE(3)}
,
	{DMA_TCD4_ATTR_DMOD_MASK, MASK(3,5)},
	{DMA_TCD4_ATTR_DMOD_SHIFT, SHIFT(3)},
	{DMA_TCD4_ATTR_DMOD(1), SHIFT_VALUE(3)}
,
	{DMA_TCD5_ATTR_DMOD_MASK, MASK(3,5)},
	{DMA_TCD5_ATTR_DMOD_SHIFT, SHIFT(3)},
	{DMA_TCD5_ATTR_DMOD(1), SHIFT_VALUE(3)}
,
	{DMA_TCD6_ATTR_DMOD_MASK, MASK(3,5)},
	{DMA_TCD6_ATTR_DMOD_SHIFT, SHIFT(3)},
	{DMA_TCD6_ATTR_DMOD(1), SHIFT_VALUE(3)}
,
	{DMA_TCD7_ATTR_DMOD_MASK, MASK(3,5)},
	{DMA_TCD7_ATTR_DMOD_SHIFT, SHIFT(3)},
	{DMA_TCD7_ATTR_DMOD(1), SHIFT_VALUE(3)}
,
	{DMA_TCD8_ATTR_DMOD_MASK, MASK(3,5)},
	{DMA_TCD8_ATTR_DMOD_SHIFT, SHIFT(3)},
	{DMA_TCD8_ATTR_DMOD(1), SHIFT_VALUE(3)}
,
	{DMA_TCD9_ATTR_DMOD_MASK, MASK(3,5)},
	{DMA_TCD9_ATTR_DMOD_SHIFT, SHIFT(3)},
	{DMA_TCD9_ATTR_DMOD(1), SHIFT_VALUE(3)}
,
	{DMA_TCD10_ATTR_DMOD_MASK, MASK(3,5)},
	{DMA_TCD10_ATTR_DMOD_SHIFT, SHIFT(3)},
	{DMA_TCD10_ATTR_DMOD(1), SHIFT_VALUE(3)}
,
	{DMA_TCD11_ATTR_DMOD_MASK, MASK(3,5)},
	{DMA_TCD11_ATTR_DMOD_SHIFT, SHIFT(3)},
	{DMA_TCD11_ATTR_DMOD(1), SHIFT_VALUE(3)}
,
	{DMA_TCD12_ATTR_DMOD_MASK, MASK(3,5)},
	{DMA_TCD12_ATTR_DMOD_SHIFT, SHIFT(3)},
	{DMA_TCD12_ATTR_DMOD(1), SHIFT_VALUE(3)}
,
	{DMA_TCD13_ATTR_DMOD_MASK, MASK(3,5)},
	{DMA_TCD13_ATTR_DMOD_SHIFT, SHIFT(3)},
	{DMA_TCD13_ATTR_DMOD(1), SHIFT_VALUE(3)}
,
	{DMA_TCD14_ATTR_DMOD_MASK, MASK(3,5)},
	{DMA_TCD14_ATTR_DMOD_SHIFT, SHIFT(3)},
	{DMA_TCD14_ATTR_DMOD(1), SHIFT_VALUE(3)}
,
	{DMA_TCD15_ATTR_DMOD_MASK, MASK(3,5)},
	{DMA_TCD15_ATTR_DMOD_SHIFT, SHIFT(3)},
	{DMA_TCD15_ATTR_DMOD(1), SHIFT_VALUE(3)}
,
	{DMA_TCD0_ATTR_SSIZE_MASK, MASK(8,3)},
	{DMA_TCD0_ATTR_SSIZE_SHIFT, SHIFT(8)},
	{DMA_TCD0_ATTR_SSIZE(1), SHIFT_VALUE(8)}
,
	{DMA_TCD1_ATTR_SSIZE_MASK, MASK(8,3)},
	{DMA_TCD1_ATTR_SSIZE_SHIFT, SHIFT(8)},
	{DMA_TCD1_ATTR_SSIZE(1), SHIFT_VALUE(8)}
,
	{DMA_TCD2_ATTR_SSIZE_MASK, MASK(8,3)},
	{DMA_TCD2_ATTR_SSIZE_SHIFT, SHIFT(8)},
	{DMA_TCD2_ATTR_SSIZE(1), SHIFT_VALUE(8)}
,
	{DMA_TCD3_ATTR_SSIZE_MASK, MASK(8,3)},
	{DMA_TCD3_ATTR_SSIZE_SHIFT, SHIFT(8)},
	{DMA_TCD3_ATTR_SSIZE(1), SHIFT_VALUE(8)}
,
	{DMA_TCD4_ATTR_SSIZE_MASK, MASK(8,3)},
	{DMA_TCD4_ATTR_SSIZE_SHIFT, SHIFT(8)},
	{DMA_TCD4_ATTR_SSIZE(1), SHIFT_VALUE(8)}
,
	{DMA_TCD5_ATTR_SSIZE_MASK, MASK(8,3)},
	{DMA_TCD5_ATTR_SSIZE_SHIFT, SHIFT(8)},
	{DMA_TCD5_ATTR_SSIZE(1), SHIFT_VALUE(8)}
,
	{DMA_TCD6_ATTR_SSIZE_MASK, MASK(8,3)},
	{DMA_TCD6_ATTR_SSIZE_SHIFT, SHIFT(8)},
	{DMA_TCD6_ATTR_SSIZE(1), SHIFT_VALUE(8)}
,
	{DMA_TCD7_ATTR_SSIZE_MASK, MASK(8,3)},
	{DMA_TCD7_ATTR_SSIZE_SHIFT, SHIFT(8)},
	{DMA_TCD7_ATTR_SSIZE(1), SHIFT_VALUE(8)}
,
	{DMA_TCD8_ATTR_SSIZE_MASK, MASK(8,3)},
	{DMA_TCD8_ATTR_SSIZE_SHIFT, SHIFT(8)},
	{DMA_TCD8_ATTR_SSIZE(1), SHIFT_VALUE(8)}
,
	{DMA_TCD9_ATTR_SSIZE_MASK, MASK(8,3)},
	{DMA_TCD9_ATTR_SSIZE_SHIFT, SHIFT(8)},
	{DMA_TCD9_ATTR_SSIZE(1), SHIFT_VALUE(8)}
,
	{DMA_TCD10_ATTR_SSIZE_MASK, MASK(8,3)},
	{DMA_TCD10_ATTR_SSIZE_SHIFT, SHIFT(8)},
	{DMA_TCD10_ATTR_SSIZE(1), SHIFT_VALUE(8)}
,
	{DMA_TCD11_ATTR_SSIZE_MASK, MASK(8,3)},
	{DMA_TCD11_ATTR_SSIZE_SHIFT, SHIFT(8)},
	{DMA_TCD11_ATTR_SSIZE(1), SHIFT_VALUE(8)}
,
	{DMA_TCD12_ATTR_SSIZE_MASK, MASK(8,3)},
	{DMA_TCD12_ATTR_SSIZE_SHIFT, SHIFT(8)},
	{DMA_TCD12_ATTR_SSIZE(1), SHIFT_VALUE(8)}
,
	{DMA_TCD13_ATTR_SSIZE_MASK, MASK(8,3)},
	{DMA_TCD13_ATTR_SSIZE_SHIFT, SHIFT(8)},
	{DMA_TCD13_ATTR_SSIZE(1), SHIFT_VALUE(8)}
,
	{DMA_TCD14_ATTR_SSIZE_MASK, MASK(8,3)},
	{DMA_TCD14_ATTR_SSIZE_SHIFT, SHIFT(8)},
	{DMA_TCD14_ATTR_SSIZE(1), SHIFT_VALUE(8)}
,
	{DMA_TCD15_ATTR_SSIZE_MASK, MASK(8,3)},
	{DMA_TCD15_ATTR_SSIZE_SHIFT, SHIFT(8)},
	{DMA_TCD15_ATTR_SSIZE(1), SHIFT_VALUE(8)}
,
	{DMA_TCD0_ATTR_SMOD_MASK, MASK(11,5)},
	{DMA_TCD0_ATTR_SMOD_SHIFT, SHIFT(11)},
	{DMA_TCD0_ATTR_SMOD(1), SHIFT_VALUE(11)}
,
	{DMA_TCD1_ATTR_SMOD_MASK, MASK(11,5)},
	{DMA_TCD1_ATTR_SMOD_SHIFT, SHIFT(11)},
	{DMA_TCD1_ATTR_SMOD(1), SHIFT_VALUE(11)}
,
	{DMA_TCD2_ATTR_SMOD_MASK, MASK(11,5)},
	{DMA_TCD2_ATTR_SMOD_SHIFT, SHIFT(11)},
	{DMA_TCD2_ATTR_SMOD(1), SHIFT_VALUE(11)}
,
	{DMA_TCD3_ATTR_SMOD_MASK, MASK(11,5)},
	{DMA_TCD3_ATTR_SMOD_SHIFT, SHIFT(11)},
	{DMA_TCD3_ATTR_SMOD(1), SHIFT_VALUE(11)}
,
	{DMA_TCD4_ATTR_SMOD_MASK, MASK(11,5)},
	{DMA_TCD4_ATTR_SMOD_SHIFT, SHIFT(11)},
	{DMA_TCD4_ATTR_SMOD(1), SHIFT_VALUE(11)}
,
	{DMA_TCD5_ATTR_SMOD_MASK, MASK(11,5)},
	{DMA_TCD5_ATTR_SMOD_SHIFT, SHIFT(11)},
	{DMA_TCD5_ATTR_SMOD(1), SHIFT_VALUE(11)}
,
	{DMA_TCD6_ATTR_SMOD_MASK, MASK(11,5)},
	{DMA_TCD6_ATTR_SMOD_SHIFT, SHIFT(11)},
	{DMA_TCD6_ATTR_SMOD(1), SHIFT_VALUE(11)}
,
	{DMA_TCD7_ATTR_SMOD_MASK, MASK(11,5)},
	{DMA_TCD7_ATTR_SMOD_SHIFT, SHIFT(11)},
	{DMA_TCD7_ATTR_SMOD(1), SHIFT_VALUE(11)}
,
	{DMA_TCD8_ATTR_SMOD_MASK, MASK(11,5)},
	{DMA_TCD8_ATTR_SMOD_SHIFT, SHIFT(11)},
	{DMA_TCD8_ATTR_SMOD(1), SHIFT_VALUE(11)}
,
	{DMA_TCD9_ATTR_SMOD_MASK, MASK(11,5)},
	{DMA_TCD9_ATTR_SMOD_SHIFT, SHIFT(11)},
	{DMA_TCD9_ATTR_SMOD(1), SHIFT_VALUE(11)}
,
	{DMA_TCD10_ATTR_SMOD_MASK, MASK(11,5)},
	{DMA_TCD10_ATTR_SMOD_SHIFT, SHIFT(11)},
	{DMA_TCD10_ATTR_SMOD(1), SHIFT_VALUE(11)}
,
	{DMA_TCD11_ATTR_SMOD_MASK, MASK(11,5)},
	{DMA_TCD11_ATTR_SMOD_SHIFT, SHIFT(11)},
	{DMA_TCD11_ATTR_SMOD(1), SHIFT_VALUE(11)}
,
	{DMA_TCD12_ATTR_SMOD_MASK, MASK(11,5)},
	{DMA_TCD12_ATTR_SMOD_SHIFT, SHIFT(11)},
	{DMA_TCD12_ATTR_SMOD(1), SHIFT_VALUE(11)}
,
	{DMA_TCD13_ATTR_SMOD_MASK, MASK(11,5)},
	{DMA_TCD13_ATTR_SMOD_SHIFT, SHIFT(11)},
	{DMA_TCD13_ATTR_SMOD(1), SHIFT_VALUE(11)}
,
	{DMA_TCD14_ATTR_SMOD_MASK, MASK(11,5)},
	{DMA_TCD14_ATTR_SMOD_SHIFT, SHIFT(11)},
	{DMA_TCD14_ATTR_SMOD(1), SHIFT_VALUE(11)}
,
	{DMA_TCD15_ATTR_SMOD_MASK, MASK(11,5)},
	{DMA_TCD15_ATTR_SMOD_SHIFT, SHIFT(11)},
	{DMA_TCD15_ATTR_SMOD(1), SHIFT_VALUE(11)}
,
	{DMA_TCD0_NBYTES_MLOFFYES_NBYTES_MASK, MASK(0,10)},
	{DMA_TCD0_NBYTES_MLOFFYES_NBYTES_SHIFT, SHIFT(0)},
	{DMA_TCD0_NBYTES_MLOFFYES_NBYTES(1), SHIFT_VALUE(0)}
,
	{DMA_TCD1_NBYTES_MLOFFYES_NBYTES_MASK, MASK(0,10)},
	{DMA_TCD1_NBYTES_MLOFFYES_NBYTES_SHIFT, SHIFT(0)},
	{DMA_TCD1_NBYTES_MLOFFYES_NBYTES(1), SHIFT_VALUE(0)}
,
	{DMA_TCD2_NBYTES_MLOFFYES_NBYTES_MASK, MASK(0,10)},
	{DMA_TCD2_NBYTES_MLOFFYES_NBYTES_SHIFT, SHIFT(0)},
	{DMA_TCD2_NBYTES_MLOFFYES_NBYTES(1), SHIFT_VALUE(0)}
,
	{DMA_TCD3_NBYTES_MLOFFYES_NBYTES_MASK, MASK(0,10)},
	{DMA_TCD3_NBYTES_MLOFFYES_NBYTES_SHIFT, SHIFT(0)},
	{DMA_TCD3_NBYTES_MLOFFYES_NBYTES(1), SHIFT_VALUE(0)}
,
	{DMA_TCD4_NBYTES_MLOFFYES_NBYTES_MASK, MASK(0,10)},
	{DMA_TCD4_NBYTES_MLOFFYES_NBYTES_SHIFT, SHIFT(0)},
	{DMA_TCD4_NBYTES_MLOFFYES_NBYTES(1), SHIFT_VALUE(0)}
,
	{DMA_TCD5_NBYTES_MLOFFYES_NBYTES_MASK, MASK(0,10)},
	{DMA_TCD5_NBYTES_MLOFFYES_NBYTES_SHIFT, SHIFT(0)},
	{DMA_TCD5_NBYTES_MLOFFYES_NBYTES(1), SHIFT_VALUE(0)}
,
	{DMA_TCD6_NBYTES_MLOFFYES_NBYTES_MASK, MASK(0,10)},
	{DMA_TCD6_NBYTES_MLOFFYES_NBYTES_SHIFT, SHIFT(0)},
	{DMA_TCD6_NBYTES_MLOFFYES_NBYTES(1), SHIFT_VALUE(0)}
,
	{DMA_TCD7_NBYTES_MLOFFYES_NBYTES_MASK, MASK(0,10)},
	{DMA_TCD7_NBYTES_MLOFFYES_NBYTES_SHIFT, SHIFT(0)},
	{DMA_TCD7_NBYTES_MLOFFYES_NBYTES(1), SHIFT_VALUE(0)}
,
	{DMA_TCD8_NBYTES_MLOFFYES_NBYTES_MASK, MASK(0,10)},
	{DMA_TCD8_NBYTES_MLOFFYES_NBYTES_SHIFT, SHIFT(0)},
	{DMA_TCD8_NBYTES_MLOFFYES_NBYTES(1), SHIFT_VALUE(0)}
,
	{DMA_TCD9_NBYTES_MLOFFYES_NBYTES_MASK, MASK(0,10)},
	{DMA_TCD9_NBYTES_MLOFFYES_NBYTES_SHIFT, SHIFT(0)},
	{DMA_TCD9_NBYTES_MLOFFYES_NBYTES(1), SHIFT_VALUE(0)}
,
	{DMA_TCD10_NBYTES_MLOFFYES_NBYTES_MASK, MASK(0,10)},
	{DMA_TCD10_NBYTES_MLOFFYES_NBYTES_SHIFT, SHIFT(0)},
	{DMA_TCD10_NBYTES_MLOFFYES_NBYTES(1), SHIFT_VALUE(0)}
,
	{DMA_TCD11_NBYTES_MLOFFYES_NBYTES_MASK, MASK(0,10)},
	{DMA_TCD11_NBYTES_MLOFFYES_NBYTES_SHIFT, SHIFT(0)},
	{DMA_TCD11_NBYTES_MLOFFYES_NBYTES(1), SHIFT_VALUE(0)}
,
	{DMA_TCD12_NBYTES_MLOFFYES_NBYTES_MASK, MASK(0,10)},
	{DMA_TCD12_NBYTES_MLOFFYES_NBYTES_SHIFT, SHIFT(0)},
	{DMA_TCD12_NBYTES_MLOFFYES_NBYTES(1), SHIFT_VALUE(0)}
,
	{DMA_TCD13_NBYTES_MLOFFYES_NBYTES_MASK, MASK(0,10)},
	{DMA_TCD13_NBYTES_MLOFFYES_NBYTES_SHIFT, SHIFT(0)},
	{DMA_TCD13_NBYTES_MLOFFYES_NBYTES(1), SHIFT_VALUE(0)}
,
	{DMA_TCD14_NBYTES_MLOFFYES_NBYTES_MASK, MASK(0,10)},
	{DMA_TCD14_NBYTES_MLOFFYES_NBYTES_SHIFT, SHIFT(0)},
	{DMA_TCD14_NBYTES_MLOFFYES_NBYTES(1), SHIFT_VALUE(0)}
,
	{DMA_TCD15_NBYTES_MLOFFYES_NBYTES_MASK, MASK(0,10)},
	{DMA_TCD15_NBYTES_MLOFFYES_NBYTES_SHIFT, SHIFT(0)},
	{DMA_TCD15_NBYTES_MLOFFYES_NBYTES(1), SHIFT_VALUE(0)}
,
	{DMA_TCD0_NBYTES_MLOFFYES_MLOFF_MASK, MASK(10,20)},
	{DMA_TCD0_NBYTES_MLOFFYES_MLOFF_SHIFT, SHIFT(10)},
	{DMA_TCD0_NBYTES_MLOFFYES_MLOFF(1), SHIFT_VALUE(10)}
,
	{DMA_TCD1_NBYTES_MLOFFYES_MLOFF_MASK, MASK(10,20)},
	{DMA_TCD1_NBYTES_MLOFFYES_MLOFF_SHIFT, SHIFT(10)},
	{DMA_TCD1_NBYTES_MLOFFYES_MLOFF(1), SHIFT_VALUE(10)}
,
	{DMA_TCD2_NBYTES_MLOFFYES_MLOFF_MASK, MASK(10,20)},
	{DMA_TCD2_NBYTES_MLOFFYES_MLOFF_SHIFT, SHIFT(10)},
	{DMA_TCD2_NBYTES_MLOFFYES_MLOFF(1), SHIFT_VALUE(10)}
,
	{DMA_TCD3_NBYTES_MLOFFYES_MLOFF_MASK, MASK(10,20)},
	{DMA_TCD3_NBYTES_MLOFFYES_MLOFF_SHIFT, SHIFT(10)},
	{DMA_TCD3_NBYTES_MLOFFYES_MLOFF(1), SHIFT_VALUE(10)}
,
	{DMA_TCD4_NBYTES_MLOFFYES_MLOFF_MASK, MASK(10,20)},
	{DMA_TCD4_NBYTES_MLOFFYES_MLOFF_SHIFT, SHIFT(10)},
	{DMA_TCD4_NBYTES_MLOFFYES_MLOFF(1), SHIFT_VALUE(10)}
,
	{DMA_TCD5_NBYTES_MLOFFYES_MLOFF_MASK, MASK(10,20)},
	{DMA_TCD5_NBYTES_MLOFFYES_MLOFF_SHIFT, SHIFT(10)},
	{DMA_TCD5_NBYTES_MLOFFYES_MLOFF(1), SHIFT_VALUE(10)}
,
	{DMA_TCD6_NBYTES_MLOFFYES_MLOFF_MASK, MASK(10,20)},
	{DMA_TCD6_NBYTES_MLOFFYES_MLOFF_SHIFT, SHIFT(10)},
	{DMA_TCD6_NBYTES_MLOFFYES_MLOFF(1), SHIFT_VALUE(10)}
,
	{DMA_TCD7_NBYTES_MLOFFYES_MLOFF_MASK, MASK(10,20)},
	{DMA_TCD7_NBYTES_MLOFFYES_MLOFF_SHIFT, SHIFT(10)},
	{DMA_TCD7_NBYTES_MLOFFYES_MLOFF(1), SHIFT_VALUE(10)}
,
	{DMA_TCD8_NBYTES_MLOFFYES_MLOFF_MASK, MASK(10,20)},
	{DMA_TCD8_NBYTES_MLOFFYES_MLOFF_SHIFT, SHIFT(10)},
	{DMA_TCD8_NBYTES_MLOFFYES_MLOFF(1), SHIFT_VALUE(10)}
,
	{DMA_TCD9_NBYTES_MLOFFYES_MLOFF_MASK, MASK(10,20)},
	{DMA_TCD9_NBYTES_MLOFFYES_MLOFF_SHIFT, SHIFT(10)},
	{DMA_TCD9_NBYTES_MLOFFYES_MLOFF(1), SHIFT_VALUE(10)}
,
	{DMA_TCD10_NBYTES_MLOFFYES_MLOFF_MASK, MASK(10,20)},
	{DMA_TCD10_NBYTES_MLOFFYES_MLOFF_SHIFT, SHIFT(10)},
	{DMA_TCD10_NBYTES_MLOFFYES_MLOFF(1), SHIFT_VALUE(10)}
,
	{DMA_TCD11_NBYTES_MLOFFYES_MLOFF_MASK, MASK(10,20)},
	{DMA_TCD11_NBYTES_MLOFFYES_MLOFF_SHIFT, SHIFT(10)},
	{DMA_TCD11_NBYTES_MLOFFYES_MLOFF(1), SHIFT_VALUE(10)}
,
	{DMA_TCD12_NBYTES_MLOFFYES_MLOFF_MASK, MASK(10,20)},
	{DMA_TCD12_NBYTES_MLOFFYES_MLOFF_SHIFT, SHIFT(10)},
	{DMA_TCD12_NBYTES_MLOFFYES_MLOFF(1), SHIFT_VALUE(10)}
,
	{DMA_TCD13_NBYTES_MLOFFYES_MLOFF_MASK, MASK(10,20)},
	{DMA_TCD13_NBYTES_MLOFFYES_MLOFF_SHIFT, SHIFT(10)},
	{DMA_TCD13_NBYTES_MLOFFYES_MLOFF(1), SHIFT_VALUE(10)}
,
	{DMA_TCD14_NBYTES_MLOFFYES_MLOFF_MASK, MASK(10,20)},
	{DMA_TCD14_NBYTES_MLOFFYES_MLOFF_SHIFT, SHIFT(10)},
	{DMA_TCD14_NBYTES_MLOFFYES_MLOFF(1), SHIFT_VALUE(10)}
,
	{DMA_TCD15_NBYTES_MLOFFYES_MLOFF_MASK, MASK(10,20)},
	{DMA_TCD15_NBYTES_MLOFFYES_MLOFF_SHIFT, SHIFT(10)},
	{DMA_TCD15_NBYTES_MLOFFYES_MLOFF(1), SHIFT_VALUE(10)}
,
	{DMA_TCD0_NBYTES_MLOFFYES_DMLOE_MASK, MASK(30,1)},
	{DMA_TCD0_NBYTES_MLOFFYES_DMLOE_SHIFT, SHIFT(30)},
	{DMA_TCD1_NBYTES_MLOFFYES_DMLOE_MASK, MASK(30,1)},
	{DMA_TCD1_NBYTES_MLOFFYES_DMLOE_SHIFT, SHIFT(30)},
	{DMA_TCD2_NBYTES_MLOFFYES_DMLOE_MASK, MASK(30,1)},
	{DMA_TCD2_NBYTES_MLOFFYES_DMLOE_SHIFT, SHIFT(30)},
	{DMA_TCD3_NBYTES_MLOFFYES_DMLOE_MASK, MASK(30,1)},
	{DMA_TCD3_NBYTES_MLOFFYES_DMLOE_SHIFT, SHIFT(30)},
	{DMA_TCD4_NBYTES_MLOFFYES_DMLOE_MASK, MASK(30,1)},
	{DMA_TCD4_NBYTES_MLOFFYES_DMLOE_SHIFT, SHIFT(30)},
	{DMA_TCD5_NBYTES_MLOFFYES_DMLOE_MASK, MASK(30,1)},
	{DMA_TCD5_NBYTES_MLOFFYES_DMLOE_SHIFT, SHIFT(30)},
	{DMA_TCD6_NBYTES_MLOFFYES_DMLOE_MASK, MASK(30,1)},
	{DMA_TCD6_NBYTES_MLOFFYES_DMLOE_SHIFT, SHIFT(30)},
	{DMA_TCD7_NBYTES_MLOFFYES_DMLOE_MASK, MASK(30,1)},
	{DMA_TCD7_NBYTES_MLOFFYES_DMLOE_SHIFT, SHIFT(30)},
	{DMA_TCD8_NBYTES_MLOFFYES_DMLOE_MASK, MASK(30,1)},
	{DMA_TCD8_NBYTES_MLOFFYES_DMLOE_SHIFT, SHIFT(30)},
	{DMA_TCD9_NBYTES_MLOFFYES_DMLOE_MASK, MASK(30,1)},
	{DMA_TCD9_NBYTES_MLOFFYES_DMLOE_SHIFT, SHIFT(30)},
	{DMA_TCD10_NBYTES_MLOFFYES_DMLOE_MASK, MASK(30,1)},
	{DMA_TCD10_NBYTES_MLOFFYES_DMLOE_SHIFT, SHIFT(30)},
	{DMA_TCD11_NBYTES_MLOFFYES_DMLOE_MASK, MASK(30,1)},
	{DMA_TCD11_NBYTES_MLOFFYES_DMLOE_SHIFT, SHIFT(30)},
	{DMA_TCD12_NBYTES_MLOFFYES_DMLOE_MASK, MASK(30,1)},
	{DMA_TCD12_NBYTES_MLOFFYES_DMLOE_SHIFT, SHIFT(30)},
	{DMA_TCD13_NBYTES_MLOFFYES_DMLOE_MASK, MASK(30,1)},
	{DMA_TCD13_NBYTES_MLOFFYES_DMLOE_SHIFT, SHIFT(30)},
	{DMA_TCD14_NBYTES_MLOFFYES_DMLOE_MASK, MASK(30,1)},
	{DMA_TCD14_NBYTES_MLOFFYES_DMLOE_SHIFT, SHIFT(30)},
	{DMA_TCD15_NBYTES_MLOFFYES_DMLOE_MASK, MASK(30,1)},
	{DMA_TCD15_NBYTES_MLOFFYES_DMLOE_SHIFT, SHIFT(30)},
	{DMA_TCD0_NBYTES_MLOFFYES_SMLOE_MASK, MASK(31,1)},
	{DMA_TCD0_NBYTES_MLOFFYES_SMLOE_SHIFT, SHIFT(31)},
	{DMA_TCD1_NBYTES_MLOFFYES_SMLOE_MASK, MASK(31,1)},
	{DMA_TCD1_NBYTES_MLOFFYES_SMLOE_SHIFT, SHIFT(31)},
	{DMA_TCD2_NBYTES_MLOFFYES_SMLOE_MASK, MASK(31,1)},
	{DMA_TCD2_NBYTES_MLOFFYES_SMLOE_SHIFT, SHIFT(31)},
	{DMA_TCD3_NBYTES_MLOFFYES_SMLOE_MASK, MASK(31,1)},
	{DMA_TCD3_NBYTES_MLOFFYES_SMLOE_SHIFT, SHIFT(31)},
	{DMA_TCD4_NBYTES_MLOFFYES_SMLOE_MASK, MASK(31,1)},
	{DMA_TCD4_NBYTES_MLOFFYES_SMLOE_SHIFT, SHIFT(31)},
	{DMA_TCD5_NBYTES_MLOFFYES_SMLOE_MASK, MASK(31,1)},
	{DMA_TCD5_NBYTES_MLOFFYES_SMLOE_SHIFT, SHIFT(31)},
	{DMA_TCD6_NBYTES_MLOFFYES_SMLOE_MASK, MASK(31,1)},
	{DMA_TCD6_NBYTES_MLOFFYES_SMLOE_SHIFT, SHIFT(31)},
	{DMA_TCD7_NBYTES_MLOFFYES_SMLOE_MASK, MASK(31,1)},
	{DMA_TCD7_NBYTES_MLOFFYES_SMLOE_SHIFT, SHIFT(31)},
	{DMA_TCD8_NBYTES_MLOFFYES_SMLOE_MASK, MASK(31,1)},
	{DMA_TCD8_NBYTES_MLOFFYES_SMLOE_SHIFT, SHIFT(31)},
	{DMA_TCD9_NBYTES_MLOFFYES_SMLOE_MASK, MASK(31,1)},
	{DMA_TCD9_NBYTES_MLOFFYES_SMLOE_SHIFT, SHIFT(31)},
	{DMA_TCD10_NBYTES_MLOFFYES_SMLOE_MASK, MASK(31,1)},
	{DMA_TCD10_NBYTES_MLOFFYES_SMLOE_SHIFT, SHIFT(31)},
	{DMA_TCD11_NBYTES_MLOFFYES_SMLOE_MASK, MASK(31,1)},
	{DMA_TCD11_NBYTES_MLOFFYES_SMLOE_SHIFT, SHIFT(31)},
	{DMA_TCD12_NBYTES_MLOFFYES_SMLOE_MASK, MASK(31,1)},
	{DMA_TCD12_NBYTES_MLOFFYES_SMLOE_SHIFT, SHIFT(31)},
	{DMA_TCD13_NBYTES_MLOFFYES_SMLOE_MASK, MASK(31,1)},
	{DMA_TCD13_NBYTES_MLOFFYES_SMLOE_SHIFT, SHIFT(31)},
	{DMA_TCD14_NBYTES_MLOFFYES_SMLOE_MASK, MASK(31,1)},
	{DMA_TCD14_NBYTES_MLOFFYES_SMLOE_SHIFT, SHIFT(31)},
	{DMA_TCD15_NBYTES_MLOFFYES_SMLOE_MASK, MASK(31,1)},
	{DMA_TCD15_NBYTES_MLOFFYES_SMLOE_SHIFT, SHIFT(31)},
	{DMA_TCD0_NBYTES_MLOFFNO_NBYTES_MASK, MASK(0,30)},
	{DMA_TCD0_NBYTES_MLOFFNO_NBYTES_SHIFT, SHIFT(0)},
	{DMA_TCD0_NBYTES_MLOFFNO_NBYTES(1), SHIFT_VALUE(0)}
,
	{DMA_TCD1_NBYTES_MLOFFNO_NBYTES_MASK, MASK(0,30)},
	{DMA_TCD1_NBYTES_MLOFFNO_NBYTES_SHIFT, SHIFT(0)},
	{DMA_TCD1_NBYTES_MLOFFNO_NBYTES(1), SHIFT_VALUE(0)}
,
	{DMA_TCD2_NBYTES_MLOFFNO_NBYTES_MASK, MASK(0,30)},
	{DMA_TCD2_NBYTES_MLOFFNO_NBYTES_SHIFT, SHIFT(0)},
	{DMA_TCD2_NBYTES_MLOFFNO_NBYTES(1), SHIFT_VALUE(0)}
,
	{DMA_TCD3_NBYTES_MLOFFNO_NBYTES_MASK, MASK(0,30)},
	{DMA_TCD3_NBYTES_MLOFFNO_NBYTES_SHIFT, SHIFT(0)},
	{DMA_TCD3_NBYTES_MLOFFNO_NBYTES(1), SHIFT_VALUE(0)}
,
	{DMA_TCD4_NBYTES_MLOFFNO_NBYTES_MASK, MASK(0,30)},
	{DMA_TCD4_NBYTES_MLOFFNO_NBYTES_SHIFT, SHIFT(0)},
	{DMA_TCD4_NBYTES_MLOFFNO_NBYTES(1), SHIFT_VALUE(0)}
,
	{DMA_TCD5_NBYTES_MLOFFNO_NBYTES_MASK, MASK(0,30)},
	{DMA_TCD5_NBYTES_MLOFFNO_NBYTES_SHIFT, SHIFT(0)},
	{DMA_TCD5_NBYTES_MLOFFNO_NBYTES(1), SHIFT_VALUE(0)}
,
	{DMA_TCD6_NBYTES_MLOFFNO_NBYTES_MASK, MASK(0,30)},
	{DMA_TCD6_NBYTES_MLOFFNO_NBYTES_SHIFT, SHIFT(0)},
	{DMA_TCD6_NBYTES_MLOFFNO_NBYTES(1), SHIFT_VALUE(0)}
,
	{DMA_TCD7_NBYTES_MLOFFNO_NBYTES_MASK, MASK(0,30)},
	{DMA_TCD7_NBYTES_MLOFFNO_NBYTES_SHIFT, SHIFT(0)},
	{DMA_TCD7_NBYTES_MLOFFNO_NBYTES(1), SHIFT_VALUE(0)}
,
	{DMA_TCD8_NBYTES_MLOFFNO_NBYTES_MASK, MASK(0,30)},
	{DMA_TCD8_NBYTES_MLOFFNO_NBYTES_SHIFT, SHIFT(0)},
	{DMA_TCD8_NBYTES_MLOFFNO_NBYTES(1), SHIFT_VALUE(0)}
,
	{DMA_TCD9_NBYTES_MLOFFNO_NBYTES_MASK, MASK(0,30)},
	{DMA_TCD9_NBYTES_MLOFFNO_NBYTES_SHIFT, SHIFT(0)},
	{DMA_TCD9_NBYTES_MLOFFNO_NBYTES(1), SHIFT_VALUE(0)}
,
	{DMA_TCD10_NBYTES_MLOFFNO_NBYTES_MASK, MASK(0,30)},
	{DMA_TCD10_NBYTES_MLOFFNO_NBYTES_SHIFT, SHIFT(0)},
	{DMA_TCD10_NBYTES_MLOFFNO_NBYTES(1), SHIFT_VALUE(0)}
,
	{DMA_TCD11_NBYTES_MLOFFNO_NBYTES_MASK, MASK(0,30)},
	{DMA_TCD11_NBYTES_MLOFFNO_NBYTES_SHIFT, SHIFT(0)},
	{DMA_TCD11_NBYTES_MLOFFNO_NBYTES(1), SHIFT_VALUE(0)}
,
	{DMA_TCD12_NBYTES_MLOFFNO_NBYTES_MASK, MASK(0,30)},
	{DMA_TCD12_NBYTES_MLOFFNO_NBYTES_SHIFT, SHIFT(0)},
	{DMA_TCD12_NBYTES_MLOFFNO_NBYTES(1), SHIFT_VALUE(0)}
,
	{DMA_TCD13_NBYTES_MLOFFNO_NBYTES_MASK, MASK(0,30)},
	{DMA_TCD13_NBYTES_MLOFFNO_NBYTES_SHIFT, SHIFT(0)},
	{DMA_TCD13_NBYTES_MLOFFNO_NBYTES(1), SHIFT_VALUE(0)}
,
	{DMA_TCD14_NBYTES_MLOFFNO_NBYTES_MASK, MASK(0,30)},
	{DMA_TCD14_NBYTES_MLOFFNO_NBYTES_SHIFT, SHIFT(0)},
	{DMA_TCD14_NBYTES_MLOFFNO_NBYTES(1), SHIFT_VALUE(0)}
,
	{DMA_TCD15_NBYTES_MLOFFNO_NBYTES_MASK, MASK(0,30)},
	{DMA_TCD15_NBYTES_MLOFFNO_NBYTES_SHIFT, SHIFT(0)},
	{DMA_TCD15_NBYTES_MLOFFNO_NBYTES(1), SHIFT_VALUE(0)}
,
	{DMA_TCD0_NBYTES_MLNO_NBYTES_MASK, MASK(0,32)},
	{DMA_TCD0_NBYTES_MLNO_NBYTES_SHIFT, SHIFT(0)},
	{DMA_TCD0_NBYTES_MLNO_NBYTES(1), SHIFT_VALUE(0)}
,
	{DMA_TCD1_NBYTES_MLNO_NBYTES_MASK, MASK(0,32)},
	{DMA_TCD1_NBYTES_MLNO_NBYTES_SHIFT, SHIFT(0)},
	{DMA_TCD1_NBYTES_MLNO_NBYTES(1), SHIFT_VALUE(0)}
,
	{DMA_TCD2_NBYTES_MLNO_NBYTES_MASK, MASK(0,32)},
	{DMA_TCD2_NBYTES_MLNO_NBYTES_SHIFT, SHIFT(0)},
	{DMA_TCD2_NBYTES_MLNO_NBYTES(1), SHIFT_VALUE(0)}
,
	{DMA_TCD3_NBYTES_MLNO_NBYTES_MASK, MASK(0,32)},
	{DMA_TCD3_NBYTES_MLNO_NBYTES_SHIFT, SHIFT(0)},
	{DMA_TCD3_NBYTES_MLNO_NBYTES(1), SHIFT_VALUE(0)}
,
	{DMA_TCD4_NBYTES_MLNO_NBYTES_MASK, MASK(0,32)},
	{DMA_TCD4_NBYTES_MLNO_NBYTES_SHIFT, SHIFT(0)},
	{DMA_TCD4_NBYTES_MLNO_NBYTES(1), SHIFT_VALUE(0)}
,
	{DMA_TCD5_NBYTES_MLNO_NBYTES_MASK, MASK(0,32)},
	{DMA_TCD5_NBYTES_MLNO_NBYTES_SHIFT, SHIFT(0)},
	{DMA_TCD5_NBYTES_MLNO_NBYTES(1), SHIFT_VALUE(0)}
,
	{DMA_TCD6_NBYTES_MLNO_NBYTES_MASK, MASK(0,32)},
	{DMA_TCD6_NBYTES_MLNO_NBYTES_SHIFT, SHIFT(0)},
	{DMA_TCD6_NBYTES_MLNO_NBYTES(1), SHIFT_VALUE(0)}
,
	{DMA_TCD7_NBYTES_MLNO_NBYTES_MASK, MASK(0,32)},
	{DMA_TCD7_NBYTES_MLNO_NBYTES_SHIFT, SHIFT(0)},
	{DMA_TCD7_NBYTES_MLNO_NBYTES(1), SHIFT_VALUE(0)}
,
	{DMA_TCD8_NBYTES_MLNO_NBYTES_MASK, MASK(0,32)},
	{DMA_TCD8_NBYTES_MLNO_NBYTES_SHIFT, SHIFT(0)},
	{DMA_TCD8_NBYTES_MLNO_NBYTES(1), SHIFT_VALUE(0)}
,
	{DMA_TCD9_NBYTES_MLNO_NBYTES_MASK, MASK(0,32)},
	{DMA_TCD9_NBYTES_MLNO_NBYTES_SHIFT, SHIFT(0)},
	{DMA_TCD9_NBYTES_MLNO_NBYTES(1), SHIFT_VALUE(0)}
,
	{DMA_TCD10_NBYTES_MLNO_NBYTES_MASK, MASK(0,32)},
	{DMA_TCD10_NBYTES_MLNO_NBYTES_SHIFT, SHIFT(0)},
	{DMA_TCD10_NBYTES_MLNO_NBYTES(1), SHIFT_VALUE(0)}
,
	{DMA_TCD11_NBYTES_MLNO_NBYTES_MASK, MASK(0,32)},
	{DMA_TCD11_NBYTES_MLNO_NBYTES_SHIFT, SHIFT(0)},
	{DMA_TCD11_NBYTES_MLNO_NBYTES(1), SHIFT_VALUE(0)}
,
	{DMA_TCD12_NBYTES_MLNO_NBYTES_MASK, MASK(0,32)},
	{DMA_TCD12_NBYTES_MLNO_NBYTES_SHIFT, SHIFT(0)},
	{DMA_TCD12_NBYTES_MLNO_NBYTES(1), SHIFT_VALUE(0)}
,
	{DMA_TCD13_NBYTES_MLNO_NBYTES_MASK, MASK(0,32)},
	{DMA_TCD13_NBYTES_MLNO_NBYTES_SHIFT, SHIFT(0)},
	{DMA_TCD13_NBYTES_MLNO_NBYTES(1), SHIFT_VALUE(0)}
,
	{DMA_TCD14_NBYTES_MLNO_NBYTES_MASK, MASK(0,32)},
	{DMA_TCD14_NBYTES_MLNO_NBYTES_SHIFT, SHIFT(0)},
	{DMA_TCD14_NBYTES_MLNO_NBYTES(1), SHIFT_VALUE(0)}
,
	{DMA_TCD15_NBYTES_MLNO_NBYTES_MASK, MASK(0,32)},
	{DMA_TCD15_NBYTES_MLNO_NBYTES_SHIFT, SHIFT(0)},
	{DMA_TCD15_NBYTES_MLNO_NBYTES(1), SHIFT_VALUE(0)}
,
	{DMA_TCD0_SLAST_SLAST_MASK, MASK(0,32)},
	{DMA_TCD0_SLAST_SLAST_SHIFT, SHIFT(0)},
	{DMA_TCD0_SLAST_SLAST(1), SHIFT_VALUE(0)}
,
	{DMA_TCD1_SLAST_SLAST_MASK, MASK(0,32)},
	{DMA_TCD1_SLAST_SLAST_SHIFT, SHIFT(0)},
	{DMA_TCD1_SLAST_SLAST(1), SHIFT_VALUE(0)}
,
	{DMA_TCD2_SLAST_SLAST_MASK, MASK(0,32)},
	{DMA_TCD2_SLAST_SLAST_SHIFT, SHIFT(0)},
	{DMA_TCD2_SLAST_SLAST(1), SHIFT_VALUE(0)}
,
	{DMA_TCD3_SLAST_SLAST_MASK, MASK(0,32)},
	{DMA_TCD3_SLAST_SLAST_SHIFT, SHIFT(0)},
	{DMA_TCD3_SLAST_SLAST(1), SHIFT_VALUE(0)}
,
	{DMA_TCD4_SLAST_SLAST_MASK, MASK(0,32)},
	{DMA_TCD4_SLAST_SLAST_SHIFT, SHIFT(0)},
	{DMA_TCD4_SLAST_SLAST(1), SHIFT_VALUE(0)}
,
	{DMA_TCD5_SLAST_SLAST_MASK, MASK(0,32)},
	{DMA_TCD5_SLAST_SLAST_SHIFT, SHIFT(0)},
	{DMA_TCD5_SLAST_SLAST(1), SHIFT_VALUE(0)}
,
	{DMA_TCD6_SLAST_SLAST_MASK, MASK(0,32)},
	{DMA_TCD6_SLAST_SLAST_SHIFT, SHIFT(0)},
	{DMA_TCD6_SLAST_SLAST(1), SHIFT_VALUE(0)}
,
	{DMA_TCD7_SLAST_SLAST_MASK, MASK(0,32)},
	{DMA_TCD7_SLAST_SLAST_SHIFT, SHIFT(0)},
	{DMA_TCD7_SLAST_SLAST(1), SHIFT_VALUE(0)}
,
	{DMA_TCD8_SLAST_SLAST_MASK, MASK(0,32)},
	{DMA_TCD8_SLAST_SLAST_SHIFT, SHIFT(0)},
	{DMA_TCD8_SLAST_SLAST(1), SHIFT_VALUE(0)}
,
	{DMA_TCD9_SLAST_SLAST_MASK, MASK(0,32)},
	{DMA_TCD9_SLAST_SLAST_SHIFT, SHIFT(0)},
	{DMA_TCD9_SLAST_SLAST(1), SHIFT_VALUE(0)}
,
	{DMA_TCD10_SLAST_SLAST_MASK, MASK(0,32)},
	{DMA_TCD10_SLAST_SLAST_SHIFT, SHIFT(0)},
	{DMA_TCD10_SLAST_SLAST(1), SHIFT_VALUE(0)}
,
	{DMA_TCD11_SLAST_SLAST_MASK, MASK(0,32)},
	{DMA_TCD11_SLAST_SLAST_SHIFT, SHIFT(0)},
	{DMA_TCD11_SLAST_SLAST(1), SHIFT_VALUE(0)}
,
	{DMA_TCD12_SLAST_SLAST_MASK, MASK(0,32)},
	{DMA_TCD12_SLAST_SLAST_SHIFT, SHIFT(0)},
	{DMA_TCD12_SLAST_SLAST(1), SHIFT_VALUE(0)}
,
	{DMA_TCD13_SLAST_SLAST_MASK, MASK(0,32)},
	{DMA_TCD13_SLAST_SLAST_SHIFT, SHIFT(0)},
	{DMA_TCD13_SLAST_SLAST(1), SHIFT_VALUE(0)}
,
	{DMA_TCD14_SLAST_SLAST_MASK, MASK(0,32)},
	{DMA_TCD14_SLAST_SLAST_SHIFT, SHIFT(0)},
	{DMA_TCD14_SLAST_SLAST(1), SHIFT_VALUE(0)}
,
	{DMA_TCD15_SLAST_SLAST_MASK, MASK(0,32)},
	{DMA_TCD15_SLAST_SLAST_SHIFT, SHIFT(0)},
	{DMA_TCD15_SLAST_SLAST(1), SHIFT_VALUE(0)}
,
	{DMA_TCD0_DADDR_DADDR_MASK, MASK(0,32)},
	{DMA_TCD0_DADDR_DADDR_SHIFT, SHIFT(0)},
	{DMA_TCD0_DADDR_DADDR(1), SHIFT_VALUE(0)}
,
	{DMA_TCD1_DADDR_DADDR_MASK, MASK(0,32)},
	{DMA_TCD1_DADDR_DADDR_SHIFT, SHIFT(0)},
	{DMA_TCD1_DADDR_DADDR(1), SHIFT_VALUE(0)}
,
	{DMA_TCD2_DADDR_DADDR_MASK, MASK(0,32)},
	{DMA_TCD2_DADDR_DADDR_SHIFT, SHIFT(0)},
	{DMA_TCD2_DADDR_DADDR(1), SHIFT_VALUE(0)}
,
	{DMA_TCD3_DADDR_DADDR_MASK, MASK(0,32)},
	{DMA_TCD3_DADDR_DADDR_SHIFT, SHIFT(0)},
	{DMA_TCD3_DADDR_DADDR(1), SHIFT_VALUE(0)}
,
	{DMA_TCD4_DADDR_DADDR_MASK, MASK(0,32)},
	{DMA_TCD4_DADDR_DADDR_SHIFT, SHIFT(0)},
	{DMA_TCD4_DADDR_DADDR(1), SHIFT_VALUE(0)}
,
	{DMA_TCD5_DADDR_DADDR_MASK, MASK(0,32)},
	{DMA_TCD5_DADDR_DADDR_SHIFT, SHIFT(0)},
	{DMA_TCD5_DADDR_DADDR(1), SHIFT_VALUE(0)}
,
	{DMA_TCD6_DADDR_DADDR_MASK, MASK(0,32)},
	{DMA_TCD6_DADDR_DADDR_SHIFT, SHIFT(0)},
	{DMA_TCD6_DADDR_DADDR(1), SHIFT_VALUE(0)}
,
	{DMA_TCD7_DADDR_DADDR_MASK, MASK(0,32)},
	{DMA_TCD7_DADDR_DADDR_SHIFT, SHIFT(0)},
	{DMA_TCD7_DADDR_DADDR(1), SHIFT_VALUE(0)}
,
	{DMA_TCD8_DADDR_DADDR_MASK, MASK(0,32)},
	{DMA_TCD8_DADDR_DADDR_SHIFT, SHIFT(0)},
	{DMA_TCD8_DADDR_DADDR(1), SHIFT_VALUE(0)}
,
	{DMA_TCD9_DADDR_DADDR_MASK, MASK(0,32)},
	{DMA_TCD9_DADDR_DADDR_SHIFT, SHIFT(0)},
	{DMA_TCD9_DADDR_DADDR(1), SHIFT_VALUE(0)}
,
	{DMA_TCD10_DADDR_DADDR_MASK, MASK(0,32)},
	{DMA_TCD10_DADDR_DADDR_SHIFT, SHIFT(0)},
	{DMA_TCD10_DADDR_DADDR(1), SHIFT_VALUE(0)}
,
	{DMA_TCD11_DADDR_DADDR_MASK, MASK(0,32)},
	{DMA_TCD11_DADDR_DADDR_SHIFT, SHIFT(0)},
	{DMA_TCD11_DADDR_DADDR(1), SHIFT_VALUE(0)}
,
	{DMA_TCD12_DADDR_DADDR_MASK, MASK(0,32)},
	{DMA_TCD12_DADDR_DADDR_SHIFT, SHIFT(0)},
	{DMA_TCD12_DADDR_DADDR(1), SHIFT_VALUE(0)}
,
	{DMA_TCD13_DADDR_DADDR_MASK, MASK(0,32)},
	{DMA_TCD13_DADDR_DADDR_SHIFT, SHIFT(0)},
	{DMA_TCD13_DADDR_DADDR(1), SHIFT_VALUE(0)}
,
	{DMA_TCD14_DADDR_DADDR_MASK, MASK(0,32)},
	{DMA_TCD14_DADDR_DADDR_SHIFT, SHIFT(0)},
	{DMA_TCD14_DADDR_DADDR(1), SHIFT_VALUE(0)}
,
	{DMA_TCD15_DADDR_DADDR_MASK, MASK(0,32)},
	{DMA_TCD15_DADDR_DADDR_SHIFT, SHIFT(0)},
	{DMA_TCD15_DADDR_DADDR(1), SHIFT_VALUE(0)}
,
	{DMA_TCD0_DOFF_DOFF_MASK, MASK(0,16)},
	{DMA_TCD0_DOFF_DOFF_SHIFT, SHIFT(0)},
	{DMA_TCD0_DOFF_DOFF(1), SHIFT_VALUE(0)}
,
	{DMA_TCD1_DOFF_DOFF_MASK, MASK(0,16)},
	{DMA_TCD1_DOFF_DOFF_SHIFT, SHIFT(0)},
	{DMA_TCD1_DOFF_DOFF(1), SHIFT_VALUE(0)}
,
	{DMA_TCD2_DOFF_DOFF_MASK, MASK(0,16)},
	{DMA_TCD2_DOFF_DOFF_SHIFT, SHIFT(0)},
	{DMA_TCD2_DOFF_DOFF(1), SHIFT_VALUE(0)}
,
	{DMA_TCD3_DOFF_DOFF_MASK, MASK(0,16)},
	{DMA_TCD3_DOFF_DOFF_SHIFT, SHIFT(0)},
	{DMA_TCD3_DOFF_DOFF(1), SHIFT_VALUE(0)}
,
	{DMA_TCD4_DOFF_DOFF_MASK, MASK(0,16)},
	{DMA_TCD4_DOFF_DOFF_SHIFT, SHIFT(0)},
	{DMA_TCD4_DOFF_DOFF(1), SHIFT_VALUE(0)}
,
	{DMA_TCD5_DOFF_DOFF_MASK, MASK(0,16)},
	{DMA_TCD5_DOFF_DOFF_SHIFT, SHIFT(0)},
	{DMA_TCD5_DOFF_DOFF(1), SHIFT_VALUE(0)}
,
	{DMA_TCD6_DOFF_DOFF_MASK, MASK(0,16)},
	{DMA_TCD6_DOFF_DOFF_SHIFT, SHIFT(0)},
	{DMA_TCD6_DOFF_DOFF(1), SHIFT_VALUE(0)}
,
	{DMA_TCD7_DOFF_DOFF_MASK, MASK(0,16)},
	{DMA_TCD7_DOFF_DOFF_SHIFT, SHIFT(0)},
	{DMA_TCD7_DOFF_DOFF(1), SHIFT_VALUE(0)}
,
	{DMA_TCD8_DOFF_DOFF_MASK, MASK(0,16)},
	{DMA_TCD8_DOFF_DOFF_SHIFT, SHIFT(0)},
	{DMA_TCD8_DOFF_DOFF(1), SHIFT_VALUE(0)}
,
	{DMA_TCD9_DOFF_DOFF_MASK, MASK(0,16)},
	{DMA_TCD9_DOFF_DOFF_SHIFT, SHIFT(0)},
	{DMA_TCD9_DOFF_DOFF(1), SHIFT_VALUE(0)}
,
	{DMA_TCD10_DOFF_DOFF_MASK, MASK(0,16)},
	{DMA_TCD10_DOFF_DOFF_SHIFT, SHIFT(0)},
	{DMA_TCD10_DOFF_DOFF(1), SHIFT_VALUE(0)}
,
	{DMA_TCD11_DOFF_DOFF_MASK, MASK(0,16)},
	{DMA_TCD11_DOFF_DOFF_SHIFT, SHIFT(0)},
	{DMA_TCD11_DOFF_DOFF(1), SHIFT_VALUE(0)}
,
	{DMA_TCD12_DOFF_DOFF_MASK, MASK(0,16)},
	{DMA_TCD12_DOFF_DOFF_SHIFT, SHIFT(0)},
	{DMA_TCD12_DOFF_DOFF(1), SHIFT_VALUE(0)}
,
	{DMA_TCD13_DOFF_DOFF_MASK, MASK(0,16)},
	{DMA_TCD13_DOFF_DOFF_SHIFT, SHIFT(0)},
	{DMA_TCD13_DOFF_DOFF(1), SHIFT_VALUE(0)}
,
	{DMA_TCD14_DOFF_DOFF_MASK, MASK(0,16)},
	{DMA_TCD14_DOFF_DOFF_SHIFT, SHIFT(0)},
	{DMA_TCD14_DOFF_DOFF(1), SHIFT_VALUE(0)}
,
	{DMA_TCD15_DOFF_DOFF_MASK, MASK(0,16)},
	{DMA_TCD15_DOFF_DOFF_SHIFT, SHIFT(0)},
	{DMA_TCD15_DOFF_DOFF(1), SHIFT_VALUE(0)}
,
	{DMA_TCD0_CITER_ELINKYES_CITER_MASK, MASK(0,9)},
	{DMA_TCD0_CITER_ELINKYES_CITER_SHIFT, SHIFT(0)},
	{DMA_TCD0_CITER_ELINKYES_CITER(1), SHIFT_VALUE(0)}
,
	{DMA_TCD1_CITER_ELINKYES_CITER_MASK, MASK(0,9)},
	{DMA_TCD1_CITER_ELINKYES_CITER_SHIFT, SHIFT(0)},
	{DMA_TCD1_CITER_ELINKYES_CITER(1), SHIFT_VALUE(0)}
,
	{DMA_TCD2_CITER_ELINKYES_CITER_MASK, MASK(0,9)},
	{DMA_TCD2_CITER_ELINKYES_CITER_SHIFT, SHIFT(0)},
	{DMA_TCD2_CITER_ELINKYES_CITER(1), SHIFT_VALUE(0)}
,
	{DMA_TCD3_CITER_ELINKYES_CITER_MASK, MASK(0,9)},
	{DMA_TCD3_CITER_ELINKYES_CITER_SHIFT, SHIFT(0)},
	{DMA_TCD3_CITER_ELINKYES_CITER(1), SHIFT_VALUE(0)}
,
	{DMA_TCD4_CITER_ELINKYES_CITER_MASK, MASK(0,9)},
	{DMA_TCD4_CITER_ELINKYES_CITER_SHIFT, SHIFT(0)},
	{DMA_TCD4_CITER_ELINKYES_CITER(1), SHIFT_VALUE(0)}
,
	{DMA_TCD5_CITER_ELINKYES_CITER_MASK, MASK(0,9)},
	{DMA_TCD5_CITER_ELINKYES_CITER_SHIFT, SHIFT(0)},
	{DMA_TCD5_CITER_ELINKYES_CITER(1), SHIFT_VALUE(0)}
,
	{DMA_TCD6_CITER_ELINKYES_CITER_MASK, MASK(0,9)},
	{DMA_TCD6_CITER_ELINKYES_CITER_SHIFT, SHIFT(0)},
	{DMA_TCD6_CITER_ELINKYES_CITER(1), SHIFT_VALUE(0)}
,
	{DMA_TCD7_CITER_ELINKYES_CITER_MASK, MASK(0,9)},
	{DMA_TCD7_CITER_ELINKYES_CITER_SHIFT, SHIFT(0)},
	{DMA_TCD7_CITER_ELINKYES_CITER(1), SHIFT_VALUE(0)}
,
	{DMA_TCD8_CITER_ELINKYES_CITER_MASK, MASK(0,9)},
	{DMA_TCD8_CITER_ELINKYES_CITER_SHIFT, SHIFT(0)},
	{DMA_TCD8_CITER_ELINKYES_CITER(1), SHIFT_VALUE(0)}
,
	{DMA_TCD9_CITER_ELINKYES_CITER_MASK, MASK(0,9)},
	{DMA_TCD9_CITER_ELINKYES_CITER_SHIFT, SHIFT(0)},
	{DMA_TCD9_CITER_ELINKYES_CITER(1), SHIFT_VALUE(0)}
,
	{DMA_TCD10_CITER_ELINKYES_CITER_MASK, MASK(0,9)},
	{DMA_TCD10_CITER_ELINKYES_CITER_SHIFT, SHIFT(0)},
	{DMA_TCD10_CITER_ELINKYES_CITER(1), SHIFT_VALUE(0)}
,
	{DMA_TCD11_CITER_ELINKYES_CITER_MASK, MASK(0,9)},
	{DMA_TCD11_CITER_ELINKYES_CITER_SHIFT, SHIFT(0)},
	{DMA_TCD11_CITER_ELINKYES_CITER(1), SHIFT_VALUE(0)}
,
	{DMA_TCD12_CITER_ELINKYES_CITER_MASK, MASK(0,9)},
	{DMA_TCD12_CITER_ELINKYES_CITER_SHIFT, SHIFT(0)},
	{DMA_TCD12_CITER_ELINKYES_CITER(1), SHIFT_VALUE(0)}
,
	{DMA_TCD13_CITER_ELINKYES_CITER_MASK, MASK(0,9)},
	{DMA_TCD13_CITER_ELINKYES_CITER_SHIFT, SHIFT(0)},
	{DMA_TCD13_CITER_ELINKYES_CITER(1), SHIFT_VALUE(0)}
,
	{DMA_TCD14_CITER_ELINKYES_CITER_MASK, MASK(0,9)},
	{DMA_TCD14_CITER_ELINKYES_CITER_SHIFT, SHIFT(0)},
	{DMA_TCD14_CITER_ELINKYES_CITER(1), SHIFT_VALUE(0)}
,
	{DMA_TCD15_CITER_ELINKYES_CITER_MASK, MASK(0,9)},
	{DMA_TCD15_CITER_ELINKYES_CITER_SHIFT, SHIFT(0)},
	{DMA_TCD15_CITER_ELINKYES_CITER(1), SHIFT_VALUE(0)}
,
	{DMA_TCD0_CITER_ELINKYES_LINKCH_MASK, MASK(9,4)},
	{DMA_TCD0_CITER_ELINKYES_LINKCH_SHIFT, SHIFT(9)},
	{DMA_TCD0_CITER_ELINKYES_LINKCH(1), SHIFT_VALUE(9)}
,
	{DMA_TCD1_CITER_ELINKYES_LINKCH_MASK, MASK(9,4)},
	{DMA_TCD1_CITER_ELINKYES_LINKCH_SHIFT, SHIFT(9)},
	{DMA_TCD1_CITER_ELINKYES_LINKCH(1), SHIFT_VALUE(9)}
,
	{DMA_TCD2_CITER_ELINKYES_LINKCH_MASK, MASK(9,4)},
	{DMA_TCD2_CITER_ELINKYES_LINKCH_SHIFT, SHIFT(9)},
	{DMA_TCD2_CITER_ELINKYES_LINKCH(1), SHIFT_VALUE(9)}
,
	{DMA_TCD3_CITER_ELINKYES_LINKCH_MASK, MASK(9,4)},
	{DMA_TCD3_CITER_ELINKYES_LINKCH_SHIFT, SHIFT(9)},
	{DMA_TCD3_CITER_ELINKYES_LINKCH(1), SHIFT_VALUE(9)}
,
	{DMA_TCD4_CITER_ELINKYES_LINKCH_MASK, MASK(9,4)},
	{DMA_TCD4_CITER_ELINKYES_LINKCH_SHIFT, SHIFT(9)},
	{DMA_TCD4_CITER_ELINKYES_LINKCH(1), SHIFT_VALUE(9)}
,
	{DMA_TCD5_CITER_ELINKYES_LINKCH_MASK, MASK(9,4)},
	{DMA_TCD5_CITER_ELINKYES_LINKCH_SHIFT, SHIFT(9)},
	{DMA_TCD5_CITER_ELINKYES_LINKCH(1), SHIFT_VALUE(9)}
,
	{DMA_TCD6_CITER_ELINKYES_LINKCH_MASK, MASK(9,4)},
	{DMA_TCD6_CITER_ELINKYES_LINKCH_SHIFT, SHIFT(9)},
	{DMA_TCD6_CITER_ELINKYES_LINKCH(1), SHIFT_VALUE(9)}
,
	{DMA_TCD7_CITER_ELINKYES_LINKCH_MASK, MASK(9,4)},
	{DMA_TCD7_CITER_ELINKYES_LINKCH_SHIFT, SHIFT(9)},
	{DMA_TCD7_CITER_ELINKYES_LINKCH(1), SHIFT_VALUE(9)}
,
	{DMA_TCD8_CITER_ELINKYES_LINKCH_MASK, MASK(9,4)},
	{DMA_TCD8_CITER_ELINKYES_LINKCH_SHIFT, SHIFT(9)},
	{DMA_TCD8_CITER_ELINKYES_LINKCH(1), SHIFT_VALUE(9)}
,
	{DMA_TCD9_CITER_ELINKYES_LINKCH_MASK, MASK(9,4)},
	{DMA_TCD9_CITER_ELINKYES_LINKCH_SHIFT, SHIFT(9)},
	{DMA_TCD9_CITER_ELINKYES_LINKCH(1), SHIFT_VALUE(9)}
,
	{DMA_TCD10_CITER_ELINKYES_LINKCH_MASK, MASK(9,4)},
	{DMA_TCD10_CITER_ELINKYES_LINKCH_SHIFT, SHIFT(9)},
	{DMA_TCD10_CITER_ELINKYES_LINKCH(1), SHIFT_VALUE(9)}
,
	{DMA_TCD11_CITER_ELINKYES_LINKCH_MASK, MASK(9,4)},
	{DMA_TCD11_CITER_ELINKYES_LINKCH_SHIFT, SHIFT(9)},
	{DMA_TCD11_CITER_ELINKYES_LINKCH(1), SHIFT_VALUE(9)}
,
	{DMA_TCD12_CITER_ELINKYES_LINKCH_MASK, MASK(9,4)},
	{DMA_TCD12_CITER_ELINKYES_LINKCH_SHIFT, SHIFT(9)},
	{DMA_TCD12_CITER_ELINKYES_LINKCH(1), SHIFT_VALUE(9)}
,
	{DMA_TCD13_CITER_ELINKYES_LINKCH_MASK, MASK(9,4)},
	{DMA_TCD13_CITER_ELINKYES_LINKCH_SHIFT, SHIFT(9)},
	{DMA_TCD13_CITER_ELINKYES_LINKCH(1), SHIFT_VALUE(9)}
,
	{DMA_TCD14_CITER_ELINKYES_LINKCH_MASK, MASK(9,4)},
	{DMA_TCD14_CITER_ELINKYES_LINKCH_SHIFT, SHIFT(9)},
	{DMA_TCD14_CITER_ELINKYES_LINKCH(1), SHIFT_VALUE(9)}
,
	{DMA_TCD15_CITER_ELINKYES_LINKCH_MASK, MASK(9,4)},
	{DMA_TCD15_CITER_ELINKYES_LINKCH_SHIFT, SHIFT(9)},
	{DMA_TCD15_CITER_ELINKYES_LINKCH(1), SHIFT_VALUE(9)}
,
	{DMA_TCD0_CITER_ELINKYES_ELINK_MASK, MASK(15,1)},
	{DMA_TCD0_CITER_ELINKYES_ELINK_SHIFT, SHIFT(15)},
	{DMA_TCD1_CITER_ELINKYES_ELINK_MASK, MASK(15,1)},
	{DMA_TCD1_CITER_ELINKYES_ELINK_SHIFT, SHIFT(15)},
	{DMA_TCD2_CITER_ELINKYES_ELINK_MASK, MASK(15,1)},
	{DMA_TCD2_CITER_ELINKYES_ELINK_SHIFT, SHIFT(15)},
	{DMA_TCD3_CITER_ELINKYES_ELINK_MASK, MASK(15,1)},
	{DMA_TCD3_CITER_ELINKYES_ELINK_SHIFT, SHIFT(15)},
	{DMA_TCD4_CITER_ELINKYES_ELINK_MASK, MASK(15,1)},
	{DMA_TCD4_CITER_ELINKYES_ELINK_SHIFT, SHIFT(15)},
	{DMA_TCD5_CITER_ELINKYES_ELINK_MASK, MASK(15,1)},
	{DMA_TCD5_CITER_ELINKYES_ELINK_SHIFT, SHIFT(15)},
	{DMA_TCD6_CITER_ELINKYES_ELINK_MASK, MASK(15,1)},
	{DMA_TCD6_CITER_ELINKYES_ELINK_SHIFT, SHIFT(15)},
	{DMA_TCD7_CITER_ELINKYES_ELINK_MASK, MASK(15,1)},
	{DMA_TCD7_CITER_ELINKYES_ELINK_SHIFT, SHIFT(15)},
	{DMA_TCD8_CITER_ELINKYES_ELINK_MASK, MASK(15,1)},
	{DMA_TCD8_CITER_ELINKYES_ELINK_SHIFT, SHIFT(15)},
	{DMA_TCD9_CITER_ELINKYES_ELINK_MASK, MASK(15,1)},
	{DMA_TCD9_CITER_ELINKYES_ELINK_SHIFT, SHIFT(15)},
	{DMA_TCD10_CITER_ELINKYES_ELINK_MASK, MASK(15,1)},
	{DMA_TCD10_CITER_ELINKYES_ELINK_SHIFT, SHIFT(15)},
	{DMA_TCD11_CITER_ELINKYES_ELINK_MASK, MASK(15,1)},
	{DMA_TCD11_CITER_ELINKYES_ELINK_SHIFT, SHIFT(15)},
	{DMA_TCD12_CITER_ELINKYES_ELINK_MASK, MASK(15,1)},
	{DMA_TCD12_CITER_ELINKYES_ELINK_SHIFT, SHIFT(15)},
	{DMA_TCD13_CITER_ELINKYES_ELINK_MASK, MASK(15,1)},
	{DMA_TCD13_CITER_ELINKYES_ELINK_SHIFT, SHIFT(15)},
	{DMA_TCD14_CITER_ELINKYES_ELINK_MASK, MASK(15,1)},
	{DMA_TCD14_CITER_ELINKYES_ELINK_SHIFT, SHIFT(15)},
	{DMA_TCD15_CITER_ELINKYES_ELINK_MASK, MASK(15,1)},
	{DMA_TCD15_CITER_ELINKYES_ELINK_SHIFT, SHIFT(15)},
	{DMA_TCD0_CITER_ELINKNO_CITER_MASK, MASK(0,15)},
	{DMA_TCD0_CITER_ELINKNO_CITER_SHIFT, SHIFT(0)},
	{DMA_TCD0_CITER_ELINKNO_CITER(1), SHIFT_VALUE(0)}
,
	{DMA_TCD1_CITER_ELINKNO_CITER_MASK, MASK(0,15)},
	{DMA_TCD1_CITER_ELINKNO_CITER_SHIFT, SHIFT(0)},
	{DMA_TCD1_CITER_ELINKNO_CITER(1), SHIFT_VALUE(0)}
,
	{DMA_TCD2_CITER_ELINKNO_CITER_MASK, MASK(0,15)},
	{DMA_TCD2_CITER_ELINKNO_CITER_SHIFT, SHIFT(0)},
	{DMA_TCD2_CITER_ELINKNO_CITER(1), SHIFT_VALUE(0)}
,
	{DMA_TCD3_CITER_ELINKNO_CITER_MASK, MASK(0,15)},
	{DMA_TCD3_CITER_ELINKNO_CITER_SHIFT, SHIFT(0)},
	{DMA_TCD3_CITER_ELINKNO_CITER(1), SHIFT_VALUE(0)}
,
	{DMA_TCD4_CITER_ELINKNO_CITER_MASK, MASK(0,15)},
	{DMA_TCD4_CITER_ELINKNO_CITER_SHIFT, SHIFT(0)},
	{DMA_TCD4_CITER_ELINKNO_CITER(1), SHIFT_VALUE(0)}
,
	{DMA_TCD5_CITER_ELINKNO_CITER_MASK, MASK(0,15)},
	{DMA_TCD5_CITER_ELINKNO_CITER_SHIFT, SHIFT(0)},
	{DMA_TCD5_CITER_ELINKNO_CITER(1), SHIFT_VALUE(0)}
,
	{DMA_TCD6_CITER_ELINKNO_CITER_MASK, MASK(0,15)},
	{DMA_TCD6_CITER_ELINKNO_CITER_SHIFT, SHIFT(0)},
	{DMA_TCD6_CITER_ELINKNO_CITER(1), SHIFT_VALUE(0)}
,
	{DMA_TCD7_CITER_ELINKNO_CITER_MASK, MASK(0,15)},
	{DMA_TCD7_CITER_ELINKNO_CITER_SHIFT, SHIFT(0)},
	{DMA_TCD7_CITER_ELINKNO_CITER(1), SHIFT_VALUE(0)}
,
	{DMA_TCD8_CITER_ELINKNO_CITER_MASK, MASK(0,15)},
	{DMA_TCD8_CITER_ELINKNO_CITER_SHIFT, SHIFT(0)},
	{DMA_TCD8_CITER_ELINKNO_CITER(1), SHIFT_VALUE(0)}
,
	{DMA_TCD9_CITER_ELINKNO_CITER_MASK, MASK(0,15)},
	{DMA_TCD9_CITER_ELINKNO_CITER_SHIFT, SHIFT(0)},
	{DMA_TCD9_CITER_ELINKNO_CITER(1), SHIFT_VALUE(0)}
,
	{DMA_TCD10_CITER_ELINKNO_CITER_MASK, MASK(0,15)},
	{DMA_TCD10_CITER_ELINKNO_CITER_SHIFT, SHIFT(0)},
	{DMA_TCD10_CITER_ELINKNO_CITER(1), SHIFT_VALUE(0)}
,
	{DMA_TCD11_CITER_ELINKNO_CITER_MASK, MASK(0,15)},
	{DMA_TCD11_CITER_ELINKNO_CITER_SHIFT, SHIFT(0)},
	{DMA_TCD11_CITER_ELINKNO_CITER(1), SHIFT_VALUE(0)}
,
	{DMA_TCD12_CITER_ELINKNO_CITER_MASK, MASK(0,15)},
	{DMA_TCD12_CITER_ELINKNO_CITER_SHIFT, SHIFT(0)},
	{DMA_TCD12_CITER_ELINKNO_CITER(1), SHIFT_VALUE(0)}
,
	{DMA_TCD13_CITER_ELINKNO_CITER_MASK, MASK(0,15)},
	{DMA_TCD13_CITER_ELINKNO_CITER_SHIFT, SHIFT(0)},
	{DMA_TCD13_CITER_ELINKNO_CITER(1), SHIFT_VALUE(0)}
,
	{DMA_TCD14_CITER_ELINKNO_CITER_MASK, MASK(0,15)},
	{DMA_TCD14_CITER_ELINKNO_CITER_SHIFT, SHIFT(0)},
	{DMA_TCD14_CITER_ELINKNO_CITER(1), SHIFT_VALUE(0)}
,
	{DMA_TCD15_CITER_ELINKNO_CITER_MASK, MASK(0,15)},
	{DMA_TCD15_CITER_ELINKNO_CITER_SHIFT, SHIFT(0)},
	{DMA_TCD15_CITER_ELINKNO_CITER(1), SHIFT_VALUE(0)}
,
	{DMA_TCD0_DLASTSGA_DLASTSGA_MASK, MASK(0,32)},
	{DMA_TCD0_DLASTSGA_DLASTSGA_SHIFT, SHIFT(0)},
	{DMA_TCD0_DLASTSGA_DLASTSGA(1), SHIFT_VALUE(0)}
,
	{DMA_TCD1_DLASTSGA_DLASTSGA_MASK, MASK(0,32)},
	{DMA_TCD1_DLASTSGA_DLASTSGA_SHIFT, SHIFT(0)},
	{DMA_TCD1_DLASTSGA_DLASTSGA(1), SHIFT_VALUE(0)}
,
	{DMA_TCD2_DLASTSGA_DLASTSGA_MASK, MASK(0,32)},
	{DMA_TCD2_DLASTSGA_DLASTSGA_SHIFT, SHIFT(0)},
	{DMA_TCD2_DLASTSGA_DLASTSGA(1), SHIFT_VALUE(0)}
,
	{DMA_TCD3_DLASTSGA_DLASTSGA_MASK, MASK(0,32)},
	{DMA_TCD3_DLASTSGA_DLASTSGA_SHIFT, SHIFT(0)},
	{DMA_TCD3_DLASTSGA_DLASTSGA(1), SHIFT_VALUE(0)}
,
	{DMA_TCD4_DLASTSGA_DLASTSGA_MASK, MASK(0,32)},
	{DMA_TCD4_DLASTSGA_DLASTSGA_SHIFT, SHIFT(0)},
	{DMA_TCD4_DLASTSGA_DLASTSGA(1), SHIFT_VALUE(0)}
,
	{DMA_TCD5_DLASTSGA_DLASTSGA_MASK, MASK(0,32)},
	{DMA_TCD5_DLASTSGA_DLASTSGA_SHIFT, SHIFT(0)},
	{DMA_TCD5_DLASTSGA_DLASTSGA(1), SHIFT_VALUE(0)}
,
	{DMA_TCD6_DLASTSGA_DLASTSGA_MASK, MASK(0,32)},
	{DMA_TCD6_DLASTSGA_DLASTSGA_SHIFT, SHIFT(0)},
	{DMA_TCD6_DLASTSGA_DLASTSGA(1), SHIFT_VALUE(0)}
,
	{DMA_TCD7_DLASTSGA_DLASTSGA_MASK, MASK(0,32)},
	{DMA_TCD7_DLASTSGA_DLASTSGA_SHIFT, SHIFT(0)},
	{DMA_TCD7_DLASTSGA_DLASTSGA(1), SHIFT_VALUE(0)}
,
	{DMA_TCD8_DLASTSGA_DLASTSGA_MASK, MASK(0,32)},
	{DMA_TCD8_DLASTSGA_DLASTSGA_SHIFT, SHIFT(0)},
	{DMA_TCD8_DLASTSGA_DLASTSGA(1), SHIFT_VALUE(0)}
,
	{DMA_TCD9_DLASTSGA_DLASTSGA_MASK, MASK(0,32)},
	{DMA_TCD9_DLASTSGA_DLASTSGA_SHIFT, SHIFT(0)},
	{DMA_TCD9_DLASTSGA_DLASTSGA(1), SHIFT_VALUE(0)}
,
	{DMA_TCD10_DLASTSGA_DLASTSGA_MASK, MASK(0,32)},
	{DMA_TCD10_DLASTSGA_DLASTSGA_SHIFT, SHIFT(0)},
	{DMA_TCD10_DLASTSGA_DLASTSGA(1), SHIFT_VALUE(0)}
,
	{DMA_TCD11_DLASTSGA_DLASTSGA_MASK, MASK(0,32)},
	{DMA_TCD11_DLASTSGA_DLASTSGA_SHIFT, SHIFT(0)},
	{DMA_TCD11_DLASTSGA_DLASTSGA(1), SHIFT_VALUE(0)}
,
	{DMA_TCD12_DLASTSGA_DLASTSGA_MASK, MASK(0,32)},
	{DMA_TCD12_DLASTSGA_DLASTSGA_SHIFT, SHIFT(0)},
	{DMA_TCD12_DLASTSGA_DLASTSGA(1), SHIFT_VALUE(0)}
,
	{DMA_TCD13_DLASTSGA_DLASTSGA_MASK, MASK(0,32)},
	{DMA_TCD13_DLASTSGA_DLASTSGA_SHIFT, SHIFT(0)},
	{DMA_TCD13_DLASTSGA_DLASTSGA(1), SHIFT_VALUE(0)}
,
	{DMA_TCD14_DLASTSGA_DLASTSGA_MASK, MASK(0,32)},
	{DMA_TCD14_DLASTSGA_DLASTSGA_SHIFT, SHIFT(0)},
	{DMA_TCD14_DLASTSGA_DLASTSGA(1), SHIFT_VALUE(0)}
,
	{DMA_TCD15_DLASTSGA_DLASTSGA_MASK, MASK(0,32)},
	{DMA_TCD15_DLASTSGA_DLASTSGA_SHIFT, SHIFT(0)},
	{DMA_TCD15_DLASTSGA_DLASTSGA(1), SHIFT_VALUE(0)}
,
	{DMA_TCD0_CSR_START_MASK, MASK(0,1)},
	{DMA_TCD0_CSR_START_SHIFT, SHIFT(0)},
	{DMA_TCD1_CSR_START_MASK, MASK(0,1)},
	{DMA_TCD1_CSR_START_SHIFT, SHIFT(0)},
	{DMA_TCD2_CSR_START_MASK, MASK(0,1)},
	{DMA_TCD2_CSR_START_SHIFT, SHIFT(0)},
	{DMA_TCD3_CSR_START_MASK, MASK(0,1)},
	{DMA_TCD3_CSR_START_SHIFT, SHIFT(0)},
	{DMA_TCD4_CSR_START_MASK, MASK(0,1)},
	{DMA_TCD4_CSR_START_SHIFT, SHIFT(0)},
	{DMA_TCD5_CSR_START_MASK, MASK(0,1)},
	{DMA_TCD5_CSR_START_SHIFT, SHIFT(0)},
	{DMA_TCD6_CSR_START_MASK, MASK(0,1)},
	{DMA_TCD6_CSR_START_SHIFT, SHIFT(0)},
	{DMA_TCD7_CSR_START_MASK, MASK(0,1)},
	{DMA_TCD7_CSR_START_SHIFT, SHIFT(0)},
	{DMA_TCD8_CSR_START_MASK, MASK(0,1)},
	{DMA_TCD8_CSR_START_SHIFT, SHIFT(0)},
	{DMA_TCD9_CSR_START_MASK, MASK(0,1)},
	{DMA_TCD9_CSR_START_SHIFT, SHIFT(0)},
	{DMA_TCD10_CSR_START_MASK, MASK(0,1)},
	{DMA_TCD10_CSR_START_SHIFT, SHIFT(0)},
	{DMA_TCD11_CSR_START_MASK, MASK(0,1)},
	{DMA_TCD11_CSR_START_SHIFT, SHIFT(0)},
	{DMA_TCD12_CSR_START_MASK, MASK(0,1)},
	{DMA_TCD12_CSR_START_SHIFT, SHIFT(0)},
	{DMA_TCD13_CSR_START_MASK, MASK(0,1)},
	{DMA_TCD13_CSR_START_SHIFT, SHIFT(0)},
	{DMA_TCD14_CSR_START_MASK, MASK(0,1)},
	{DMA_TCD14_CSR_START_SHIFT, SHIFT(0)},
	{DMA_TCD15_CSR_START_MASK, MASK(0,1)},
	{DMA_TCD15_CSR_START_SHIFT, SHIFT(0)},
	{DMA_TCD0_CSR_INTMAJOR_MASK, MASK(1,1)},
	{DMA_TCD0_CSR_INTMAJOR_SHIFT, SHIFT(1)},
	{DMA_TCD1_CSR_INTMAJOR_MASK, MASK(1,1)},
	{DMA_TCD1_CSR_INTMAJOR_SHIFT, SHIFT(1)},
	{DMA_TCD2_CSR_INTMAJOR_MASK, MASK(1,1)},
	{DMA_TCD2_CSR_INTMAJOR_SHIFT, SHIFT(1)},
	{DMA_TCD3_CSR_INTMAJOR_MASK, MASK(1,1)},
	{DMA_TCD3_CSR_INTMAJOR_SHIFT, SHIFT(1)},
	{DMA_TCD4_CSR_INTMAJOR_MASK, MASK(1,1)},
	{DMA_TCD4_CSR_INTMAJOR_SHIFT, SHIFT(1)},
	{DMA_TCD5_CSR_INTMAJOR_MASK, MASK(1,1)},
	{DMA_TCD5_CSR_INTMAJOR_SHIFT, SHIFT(1)},
	{DMA_TCD6_CSR_INTMAJOR_MASK, MASK(1,1)},
	{DMA_TCD6_CSR_INTMAJOR_SHIFT, SHIFT(1)},
	{DMA_TCD7_CSR_INTMAJOR_MASK, MASK(1,1)},
	{DMA_TCD7_CSR_INTMAJOR_SHIFT, SHIFT(1)},
	{DMA_TCD8_CSR_INTMAJOR_MASK, MASK(1,1)},
	{DMA_TCD8_CSR_INTMAJOR_SHIFT, SHIFT(1)},
	{DMA_TCD9_CSR_INTMAJOR_MASK, MASK(1,1)},
	{DMA_TCD9_CSR_INTMAJOR_SHIFT, SHIFT(1)},
	{DMA_TCD10_CSR_INTMAJOR_MASK, MASK(1,1)},
	{DMA_TCD10_CSR_INTMAJOR_SHIFT, SHIFT(1)},
	{DMA_TCD11_CSR_INTMAJOR_MASK, MASK(1,1)},
	{DMA_TCD11_CSR_INTMAJOR_SHIFT, SHIFT(1)},
	{DMA_TCD12_CSR_INTMAJOR_MASK, MASK(1,1)},
	{DMA_TCD12_CSR_INTMAJOR_SHIFT, SHIFT(1)},
	{DMA_TCD13_CSR_INTMAJOR_MASK, MASK(1,1)},
	{DMA_TCD13_CSR_INTMAJOR_SHIFT, SHIFT(1)},
	{DMA_TCD14_CSR_INTMAJOR_MASK, MASK(1,1)},
	{DMA_TCD14_CSR_INTMAJOR_SHIFT, SHIFT(1)},
	{DMA_TCD15_CSR_INTMAJOR_MASK, MASK(1,1)},
	{DMA_TCD15_CSR_INTMAJOR_SHIFT, SHIFT(1)},
	{DMA_TCD0_CSR_INTHALF_MASK, MASK(2,1)},
	{DMA_TCD0_CSR_INTHALF_SHIFT, SHIFT(2)},
	{DMA_TCD1_CSR_INTHALF_MASK, MASK(2,1)},
	{DMA_TCD1_CSR_INTHALF_SHIFT, SHIFT(2)},
	{DMA_TCD2_CSR_INTHALF_MASK, MASK(2,1)},
	{DMA_TCD2_CSR_INTHALF_SHIFT, SHIFT(2)},
	{DMA_TCD3_CSR_INTHALF_MASK, MASK(2,1)},
	{DMA_TCD3_CSR_INTHALF_SHIFT, SHIFT(2)},
	{DMA_TCD4_CSR_INTHALF_MASK, MASK(2,1)},
	{DMA_TCD4_CSR_INTHALF_SHIFT, SHIFT(2)},
	{DMA_TCD5_CSR_INTHALF_MASK, MASK(2,1)},
	{DMA_TCD5_CSR_INTHALF_SHIFT, SHIFT(2)},
	{DMA_TCD6_CSR_INTHALF_MASK, MASK(2,1)},
	{DMA_TCD6_CSR_INTHALF_SHIFT, SHIFT(2)},
	{DMA_TCD7_CSR_INTHALF_MASK, MASK(2,1)},
	{DMA_TCD7_CSR_INTHALF_SHIFT, SHIFT(2)},
	{DMA_TCD8_CSR_INTHALF_MASK, MASK(2,1)},
	{DMA_TCD8_CSR_INTHALF_SHIFT, SHIFT(2)},
	{DMA_TCD9_CSR_INTHALF_MASK, MASK(2,1)},
	{DMA_TCD9_CSR_INTHALF_SHIFT, SHIFT(2)},
	{DMA_TCD10_CSR_INTHALF_MASK, MASK(2,1)},
	{DMA_TCD10_CSR_INTHALF_SHIFT, SHIFT(2)},
	{DMA_TCD11_CSR_INTHALF_MASK, MASK(2,1)},
	{DMA_TCD11_CSR_INTHALF_SHIFT, SHIFT(2)},
	{DMA_TCD12_CSR_INTHALF_MASK, MASK(2,1)},
	{DMA_TCD12_CSR_INTHALF_SHIFT, SHIFT(2)},
	{DMA_TCD13_CSR_INTHALF_MASK, MASK(2,1)},
	{DMA_TCD13_CSR_INTHALF_SHIFT, SHIFT(2)},
	{DMA_TCD14_CSR_INTHALF_MASK, MASK(2,1)},
	{DMA_TCD14_CSR_INTHALF_SHIFT, SHIFT(2)},
	{DMA_TCD15_CSR_INTHALF_MASK, MASK(2,1)},
	{DMA_TCD15_CSR_INTHALF_SHIFT, SHIFT(2)},
	{DMA_TCD0_CSR_DREQ_MASK, MASK(3,1)},
	{DMA_TCD0_CSR_DREQ_SHIFT, SHIFT(3)},
	{DMA_TCD1_CSR_DREQ_MASK, MASK(3,1)},
	{DMA_TCD1_CSR_DREQ_SHIFT, SHIFT(3)},
	{DMA_TCD2_CSR_DREQ_MASK, MASK(3,1)},
	{DMA_TCD2_CSR_DREQ_SHIFT, SHIFT(3)},
	{DMA_TCD3_CSR_DREQ_MASK, MASK(3,1)},
	{DMA_TCD3_CSR_DREQ_SHIFT, SHIFT(3)},
	{DMA_TCD4_CSR_DREQ_MASK, MASK(3,1)},
	{DMA_TCD4_CSR_DREQ_SHIFT, SHIFT(3)},
	{DMA_TCD5_CSR_DREQ_MASK, MASK(3,1)},
	{DMA_TCD5_CSR_DREQ_SHIFT, SHIFT(3)},
	{DMA_TCD6_CSR_DREQ_MASK, MASK(3,1)},
	{DMA_TCD6_CSR_DREQ_SHIFT, SHIFT(3)},
	{DMA_TCD7_CSR_DREQ_MASK, MASK(3,1)},
	{DMA_TCD7_CSR_DREQ_SHIFT, SHIFT(3)},
	{DMA_TCD8_CSR_DREQ_MASK, MASK(3,1)},
	{DMA_TCD8_CSR_DREQ_SHIFT, SHIFT(3)},
	{DMA_TCD9_CSR_DREQ_MASK, MASK(3,1)},
	{DMA_TCD9_CSR_DREQ_SHIFT, SHIFT(3)},
	{DMA_TCD10_CSR_DREQ_MASK, MASK(3,1)},
	{DMA_TCD10_CSR_DREQ_SHIFT, SHIFT(3)},
	{DMA_TCD11_CSR_DREQ_MASK, MASK(3,1)},
	{DMA_TCD11_CSR_DREQ_SHIFT, SHIFT(3)},
	{DMA_TCD12_CSR_DREQ_MASK, MASK(3,1)},
	{DMA_TCD12_CSR_DREQ_SHIFT, SHIFT(3)},
	{DMA_TCD13_CSR_DREQ_MASK, MASK(3,1)},
	{DMA_TCD13_CSR_DREQ_SHIFT, SHIFT(3)},
	{DMA_TCD14_CSR_DREQ_MASK, MASK(3,1)},
	{DMA_TCD14_CSR_DREQ_SHIFT, SHIFT(3)},
	{DMA_TCD15_CSR_DREQ_MASK, MASK(3,1)},
	{DMA_TCD15_CSR_DREQ_SHIFT, SHIFT(3)},
	{DMA_TCD0_CSR_ESG_MASK, MASK(4,1)},
	{DMA_TCD0_CSR_ESG_SHIFT, SHIFT(4)},
	{DMA_TCD1_CSR_ESG_MASK, MASK(4,1)},
	{DMA_TCD1_CSR_ESG_SHIFT, SHIFT(4)},
	{DMA_TCD2_CSR_ESG_MASK, MASK(4,1)},
	{DMA_TCD2_CSR_ESG_SHIFT, SHIFT(4)},
	{DMA_TCD3_CSR_ESG_MASK, MASK(4,1)},
	{DMA_TCD3_CSR_ESG_SHIFT, SHIFT(4)},
	{DMA_TCD4_CSR_ESG_MASK, MASK(4,1)},
	{DMA_TCD4_CSR_ESG_SHIFT, SHIFT(4)},
	{DMA_TCD5_CSR_ESG_MASK, MASK(4,1)},
	{DMA_TCD5_CSR_ESG_SHIFT, SHIFT(4)},
	{DMA_TCD6_CSR_ESG_MASK, MASK(4,1)},
	{DMA_TCD6_CSR_ESG_SHIFT, SHIFT(4)},
	{DMA_TCD7_CSR_ESG_MASK, MASK(4,1)},
	{DMA_TCD7_CSR_ESG_SHIFT, SHIFT(4)},
	{DMA_TCD8_CSR_ESG_MASK, MASK(4,1)},
	{DMA_TCD8_CSR_ESG_SHIFT, SHIFT(4)},
	{DMA_TCD9_CSR_ESG_MASK, MASK(4,1)},
	{DMA_TCD9_CSR_ESG_SHIFT, SHIFT(4)},
	{DMA_TCD10_CSR_ESG_MASK, MASK(4,1)},
	{DMA_TCD10_CSR_ESG_SHIFT, SHIFT(4)},
	{DMA_TCD11_CSR_ESG_MASK, MASK(4,1)},
	{DMA_TCD11_CSR_ESG_SHIFT, SHIFT(4)},
	{DMA_TCD12_CSR_ESG_MASK, MASK(4,1)},
	{DMA_TCD12_CSR_ESG_SHIFT, SHIFT(4)},
	{DMA_TCD13_CSR_ESG_MASK, MASK(4,1)},
	{DMA_TCD13_CSR_ESG_SHIFT, SHIFT(4)},
	{DMA_TCD14_CSR_ESG_MASK, MASK(4,1)},
	{DMA_TCD14_CSR_ESG_SHIFT, SHIFT(4)},
	{DMA_TCD15_CSR_ESG_MASK, MASK(4,1)},
	{DMA_TCD15_CSR_ESG_SHIFT, SHIFT(4)},
	{DMA_TCD0_CSR_MAJORELINK_MASK, MASK(5,1)},
	{DMA_TCD0_CSR_MAJORELINK_SHIFT, SHIFT(5)},
	{DMA_TCD1_CSR_MAJORELINK_MASK, MASK(5,1)},
	{DMA_TCD1_CSR_MAJORELINK_SHIFT, SHIFT(5)},
	{DMA_TCD2_CSR_MAJORELINK_MASK, MASK(5,1)},
	{DMA_TCD2_CSR_MAJORELINK_SHIFT, SHIFT(5)},
	{DMA_TCD3_CSR_MAJORELINK_MASK, MASK(5,1)},
	{DMA_TCD3_CSR_MAJORELINK_SHIFT, SHIFT(5)},
	{DMA_TCD4_CSR_MAJORELINK_MASK, MASK(5,1)},
	{DMA_TCD4_CSR_MAJORELINK_SHIFT, SHIFT(5)},
	{DMA_TCD5_CSR_MAJORELINK_MASK, MASK(5,1)},
	{DMA_TCD5_CSR_MAJORELINK_SHIFT, SHIFT(5)},
	{DMA_TCD6_CSR_MAJORELINK_MASK, MASK(5,1)},
	{DMA_TCD6_CSR_MAJORELINK_SHIFT, SHIFT(5)},
	{DMA_TCD7_CSR_MAJORELINK_MASK, MASK(5,1)},
	{DMA_TCD7_CSR_MAJORELINK_SHIFT, SHIFT(5)},
	{DMA_TCD8_CSR_MAJORELINK_MASK, MASK(5,1)},
	{DMA_TCD8_CSR_MAJORELINK_SHIFT, SHIFT(5)},
	{DMA_TCD9_CSR_MAJORELINK_MASK, MASK(5,1)},
	{DMA_TCD9_CSR_MAJORELINK_SHIFT, SHIFT(5)},
	{DMA_TCD10_CSR_MAJORELINK_MASK, MASK(5,1)},
	{DMA_TCD10_CSR_MAJORELINK_SHIFT, SHIFT(5)},
	{DMA_TCD11_CSR_MAJORELINK_MASK, MASK(5,1)},
	{DMA_TCD11_CSR_MAJORELINK_SHIFT, SHIFT(5)},
	{DMA_TCD12_CSR_MAJORELINK_MASK, MASK(5,1)},
	{DMA_TCD12_CSR_MAJORELINK_SHIFT, SHIFT(5)},
	{DMA_TCD13_CSR_MAJORELINK_MASK, MASK(5,1)},
	{DMA_TCD13_CSR_MAJORELINK_SHIFT, SHIFT(5)},
	{DMA_TCD14_CSR_MAJORELINK_MASK, MASK(5,1)},
	{DMA_TCD14_CSR_MAJORELINK_SHIFT, SHIFT(5)},
	{DMA_TCD15_CSR_MAJORELINK_MASK, MASK(5,1)},
	{DMA_TCD15_CSR_MAJORELINK_SHIFT, SHIFT(5)},
	{DMA_TCD0_CSR_ACTIVE_MASK, MASK(6,1)},
	{DMA_TCD0_CSR_ACTIVE_SHIFT, SHIFT(6)},
	{DMA_TCD1_CSR_ACTIVE_MASK, MASK(6,1)},
	{DMA_TCD1_CSR_ACTIVE_SHIFT, SHIFT(6)},
	{DMA_TCD2_CSR_ACTIVE_MASK, MASK(6,1)},
	{DMA_TCD2_CSR_ACTIVE_SHIFT, SHIFT(6)},
	{DMA_TCD3_CSR_ACTIVE_MASK, MASK(6,1)},
	{DMA_TCD3_CSR_ACTIVE_SHIFT, SHIFT(6)},
	{DMA_TCD4_CSR_ACTIVE_MASK, MASK(6,1)},
	{DMA_TCD4_CSR_ACTIVE_SHIFT, SHIFT(6)},
	{DMA_TCD5_CSR_ACTIVE_MASK, MASK(6,1)},
	{DMA_TCD5_CSR_ACTIVE_SHIFT, SHIFT(6)},
	{DMA_TCD6_CSR_ACTIVE_MASK, MASK(6,1)},
	{DMA_TCD6_CSR_ACTIVE_SHIFT, SHIFT(6)},
	{DMA_TCD7_CSR_ACTIVE_MASK, MASK(6,1)},
	{DMA_TCD7_CSR_ACTIVE_SHIFT, SHIFT(6)},
	{DMA_TCD8_CSR_ACTIVE_MASK, MASK(6,1)},
	{DMA_TCD8_CSR_ACTIVE_SHIFT, SHIFT(6)},
	{DMA_TCD9_CSR_ACTIVE_MASK, MASK(6,1)},
	{DMA_TCD9_CSR_ACTIVE_SHIFT, SHIFT(6)},
	{DMA_TCD10_CSR_ACTIVE_MASK, MASK(6,1)},
	{DMA_TCD10_CSR_ACTIVE_SHIFT, SHIFT(6)},
	{DMA_TCD11_CSR_ACTIVE_MASK, MASK(6,1)},
	{DMA_TCD11_CSR_ACTIVE_SHIFT, SHIFT(6)},
	{DMA_TCD12_CSR_ACTIVE_MASK, MASK(6,1)},
	{DMA_TCD12_CSR_ACTIVE_SHIFT, SHIFT(6)},
	{DMA_TCD13_CSR_ACTIVE_MASK, MASK(6,1)},
	{DMA_TCD13_CSR_ACTIVE_SHIFT, SHIFT(6)},
	{DMA_TCD14_CSR_ACTIVE_MASK, MASK(6,1)},
	{DMA_TCD14_CSR_ACTIVE_SHIFT, SHIFT(6)},
	{DMA_TCD15_CSR_ACTIVE_MASK, MASK(6,1)},
	{DMA_TCD15_CSR_ACTIVE_SHIFT, SHIFT(6)},
	{DMA_TCD0_CSR_DONE_MASK, MASK(7,1)},
	{DMA_TCD0_CSR_DONE_SHIFT, SHIFT(7)},
	{DMA_TCD1_CSR_DONE_MASK, MASK(7,1)},
	{DMA_TCD1_CSR_DONE_SHIFT, SHIFT(7)},
	{DMA_TCD2_CSR_DONE_MASK, MASK(7,1)},
	{DMA_TCD2_CSR_DONE_SHIFT, SHIFT(7)},
	{DMA_TCD3_CSR_DONE_MASK, MASK(7,1)},
	{DMA_TCD3_CSR_DONE_SHIFT, SHIFT(7)},
	{DMA_TCD4_CSR_DONE_MASK, MASK(7,1)},
	{DMA_TCD4_CSR_DONE_SHIFT, SHIFT(7)},
	{DMA_TCD5_CSR_DONE_MASK, MASK(7,1)},
	{DMA_TCD5_CSR_DONE_SHIFT, SHIFT(7)},
	{DMA_TCD6_CSR_DONE_MASK, MASK(7,1)},
	{DMA_TCD6_CSR_DONE_SHIFT, SHIFT(7)},
	{DMA_TCD7_CSR_DONE_MASK, MASK(7,1)},
	{DMA_TCD7_CSR_DONE_SHIFT, SHIFT(7)},
	{DMA_TCD8_CSR_DONE_MASK, MASK(7,1)},
	{DMA_TCD8_CSR_DONE_SHIFT, SHIFT(7)},
	{DMA_TCD9_CSR_DONE_MASK, MASK(7,1)},
	{DMA_TCD9_CSR_DONE_SHIFT, SHIFT(7)},
	{DMA_TCD10_CSR_DONE_MASK, MASK(7,1)},
	{DMA_TCD10_CSR_DONE_SHIFT, SHIFT(7)},
	{DMA_TCD11_CSR_DONE_MASK, MASK(7,1)},
	{DMA_TCD11_CSR_DONE_SHIFT, SHIFT(7)},
	{DMA_TCD12_CSR_DONE_MASK, MASK(7,1)},
	{DMA_TCD12_CSR_DONE_SHIFT, SHIFT(7)},
	{DMA_TCD13_CSR_DONE_MASK, MASK(7,1)},
	{DMA_TCD13_CSR_DONE_SHIFT, SHIFT(7)},
	{DMA_TCD14_CSR_DONE_MASK, MASK(7,1)},
	{DMA_TCD14_CSR_DONE_SHIFT, SHIFT(7)},
	{DMA_TCD15_CSR_DONE_MASK, MASK(7,1)},
	{DMA_TCD15_CSR_DONE_SHIFT, SHIFT(7)},
	{DMA_TCD0_CSR_MAJORLINKCH_MASK, MASK(8,4)},
	{DMA_TCD0_CSR_MAJORLINKCH_SHIFT, SHIFT(8)},
	{DMA_TCD0_CSR_MAJORLINKCH(1), SHIFT_VALUE(8)}
,
	{DMA_TCD1_CSR_MAJORLINKCH_MASK, MASK(8,4)},
	{DMA_TCD1_CSR_MAJORLINKCH_SHIFT, SHIFT(8)},
	{DMA_TCD1_CSR_MAJORLINKCH(1), SHIFT_VALUE(8)}
,
	{DMA_TCD2_CSR_MAJORLINKCH_MASK, MASK(8,4)},
	{DMA_TCD2_CSR_MAJORLINKCH_SHIFT, SHIFT(8)},
	{DMA_TCD2_CSR_MAJORLINKCH(1), SHIFT_VALUE(8)}
,
	{DMA_TCD3_CSR_MAJORLINKCH_MASK, MASK(8,4)},
	{DMA_TCD3_CSR_MAJORLINKCH_SHIFT, SHIFT(8)},
	{DMA_TCD3_CSR_MAJORLINKCH(1), SHIFT_VALUE(8)}
,
	{DMA_TCD4_CSR_MAJORLINKCH_MASK, MASK(8,4)},
	{DMA_TCD4_CSR_MAJORLINKCH_SHIFT, SHIFT(8)},
	{DMA_TCD4_CSR_MAJORLINKCH(1), SHIFT_VALUE(8)}
,
	{DMA_TCD5_CSR_MAJORLINKCH_MASK, MASK(8,4)},
	{DMA_TCD5_CSR_MAJORLINKCH_SHIFT, SHIFT(8)},
	{DMA_TCD5_CSR_MAJORLINKCH(1), SHIFT_VALUE(8)}
,
	{DMA_TCD6_CSR_MAJORLINKCH_MASK, MASK(8,4)},
	{DMA_TCD6_CSR_MAJORLINKCH_SHIFT, SHIFT(8)},
	{DMA_TCD6_CSR_MAJORLINKCH(1), SHIFT_VALUE(8)}
,
	{DMA_TCD7_CSR_MAJORLINKCH_MASK, MASK(8,4)},
	{DMA_TCD7_CSR_MAJORLINKCH_SHIFT, SHIFT(8)},
	{DMA_TCD7_CSR_MAJORLINKCH(1), SHIFT_VALUE(8)}
,
	{DMA_TCD8_CSR_MAJORLINKCH_MASK, MASK(8,4)},
	{DMA_TCD8_CSR_MAJORLINKCH_SHIFT, SHIFT(8)},
	{DMA_TCD8_CSR_MAJORLINKCH(1), SHIFT_VALUE(8)}
,
	{DMA_TCD9_CSR_MAJORLINKCH_MASK, MASK(8,4)},
	{DMA_TCD9_CSR_MAJORLINKCH_SHIFT, SHIFT(8)},
	{DMA_TCD9_CSR_MAJORLINKCH(1), SHIFT_VALUE(8)}
,
	{DMA_TCD10_CSR_MAJORLINKCH_MASK, MASK(8,4)},
	{DMA_TCD10_CSR_MAJORLINKCH_SHIFT, SHIFT(8)},
	{DMA_TCD10_CSR_MAJORLINKCH(1), SHIFT_VALUE(8)}
,
	{DMA_TCD11_CSR_MAJORLINKCH_MASK, MASK(8,4)},
	{DMA_TCD11_CSR_MAJORLINKCH_SHIFT, SHIFT(8)},
	{DMA_TCD11_CSR_MAJORLINKCH(1), SHIFT_VALUE(8)}
,
	{DMA_TCD12_CSR_MAJORLINKCH_MASK, MASK(8,4)},
	{DMA_TCD12_CSR_MAJORLINKCH_SHIFT, SHIFT(8)},
	{DMA_TCD12_CSR_MAJORLINKCH(1), SHIFT_VALUE(8)}
,
	{DMA_TCD13_CSR_MAJORLINKCH_MASK, MASK(8,4)},
	{DMA_TCD13_CSR_MAJORLINKCH_SHIFT, SHIFT(8)},
	{DMA_TCD13_CSR_MAJORLINKCH(1), SHIFT_VALUE(8)}
,
	{DMA_TCD14_CSR_MAJORLINKCH_MASK, MASK(8,4)},
	{DMA_TCD14_CSR_MAJORLINKCH_SHIFT, SHIFT(8)},
	{DMA_TCD14_CSR_MAJORLINKCH(1), SHIFT_VALUE(8)}
,
	{DMA_TCD15_CSR_MAJORLINKCH_MASK, MASK(8,4)},
	{DMA_TCD15_CSR_MAJORLINKCH_SHIFT, SHIFT(8)},
	{DMA_TCD15_CSR_MAJORLINKCH(1), SHIFT_VALUE(8)}
,
	{DMA_TCD0_CSR_BWC_MASK, MASK(14,2)},
	{DMA_TCD0_CSR_BWC_SHIFT, SHIFT(14)},
	{DMA_TCD0_CSR_BWC(1), SHIFT_VALUE(14)}
,
	{DMA_TCD1_CSR_BWC_MASK, MASK(14,2)},
	{DMA_TCD1_CSR_BWC_SHIFT, SHIFT(14)},
	{DMA_TCD1_CSR_BWC(1), SHIFT_VALUE(14)}
,
	{DMA_TCD2_CSR_BWC_MASK, MASK(14,2)},
	{DMA_TCD2_CSR_BWC_SHIFT, SHIFT(14)},
	{DMA_TCD2_CSR_BWC(1), SHIFT_VALUE(14)}
,
	{DMA_TCD3_CSR_BWC_MASK, MASK(14,2)},
	{DMA_TCD3_CSR_BWC_SHIFT, SHIFT(14)},
	{DMA_TCD3_CSR_BWC(1), SHIFT_VALUE(14)}
,
	{DMA_TCD4_CSR_BWC_MASK, MASK(14,2)},
	{DMA_TCD4_CSR_BWC_SHIFT, SHIFT(14)},
	{DMA_TCD4_CSR_BWC(1), SHIFT_VALUE(14)}
,
	{DMA_TCD5_CSR_BWC_MASK, MASK(14,2)},
	{DMA_TCD5_CSR_BWC_SHIFT, SHIFT(14)},
	{DMA_TCD5_CSR_BWC(1), SHIFT_VALUE(14)}
,
	{DMA_TCD6_CSR_BWC_MASK, MASK(14,2)},
	{DMA_TCD6_CSR_BWC_SHIFT, SHIFT(14)},
	{DMA_TCD6_CSR_BWC(1), SHIFT_VALUE(14)}
,
	{DMA_TCD7_CSR_BWC_MASK, MASK(14,2)},
	{DMA_TCD7_CSR_BWC_SHIFT, SHIFT(14)},
	{DMA_TCD7_CSR_BWC(1), SHIFT_VALUE(14)}
,
	{DMA_TCD8_CSR_BWC_MASK, MASK(14,2)},
	{DMA_TCD8_CSR_BWC_SHIFT, SHIFT(14)},
	{DMA_TCD8_CSR_BWC(1), SHIFT_VALUE(14)}
,
	{DMA_TCD9_CSR_BWC_MASK, MASK(14,2)},
	{DMA_TCD9_CSR_BWC_SHIFT, SHIFT(14)},
	{DMA_TCD9_CSR_BWC(1), SHIFT_VALUE(14)}
,
	{DMA_TCD10_CSR_BWC_MASK, MASK(14,2)},
	{DMA_TCD10_CSR_BWC_SHIFT, SHIFT(14)},
	{DMA_TCD10_CSR_BWC(1), SHIFT_VALUE(14)}
,
	{DMA_TCD11_CSR_BWC_MASK, MASK(14,2)},
	{DMA_TCD11_CSR_BWC_SHIFT, SHIFT(14)},
	{DMA_TCD11_CSR_BWC(1), SHIFT_VALUE(14)}
,
	{DMA_TCD12_CSR_BWC_MASK, MASK(14,2)},
	{DMA_TCD12_CSR_BWC_SHIFT, SHIFT(14)},
	{DMA_TCD12_CSR_BWC(1), SHIFT_VALUE(14)}
,
	{DMA_TCD13_CSR_BWC_MASK, MASK(14,2)},
	{DMA_TCD13_CSR_BWC_SHIFT, SHIFT(14)},
	{DMA_TCD13_CSR_BWC(1), SHIFT_VALUE(14)}
,
	{DMA_TCD14_CSR_BWC_MASK, MASK(14,2)},
	{DMA_TCD14_CSR_BWC_SHIFT, SHIFT(14)},
	{DMA_TCD14_CSR_BWC(1), SHIFT_VALUE(14)}
,
	{DMA_TCD15_CSR_BWC_MASK, MASK(14,2)},
	{DMA_TCD15_CSR_BWC_SHIFT, SHIFT(14)},
	{DMA_TCD15_CSR_BWC(1), SHIFT_VALUE(14)}
,
	{DMA_TCD0_BITER_ELINKYES_BITER_MASK, MASK(0,9)},
	{DMA_TCD0_BITER_ELINKYES_BITER_SHIFT, SHIFT(0)},
	{DMA_TCD0_BITER_ELINKYES_BITER(1), SHIFT_VALUE(0)}
,
	{DMA_TCD1_BITER_ELINKYES_BITER_MASK, MASK(0,9)},
	{DMA_TCD1_BITER_ELINKYES_BITER_SHIFT, SHIFT(0)},
	{DMA_TCD1_BITER_ELINKYES_BITER(1), SHIFT_VALUE(0)}
,
	{DMA_TCD2_BITER_ELINKYES_BITER_MASK, MASK(0,9)},
	{DMA_TCD2_BITER_ELINKYES_BITER_SHIFT, SHIFT(0)},
	{DMA_TCD2_BITER_ELINKYES_BITER(1), SHIFT_VALUE(0)}
,
	{DMA_TCD3_BITER_ELINKYES_BITER_MASK, MASK(0,9)},
	{DMA_TCD3_BITER_ELINKYES_BITER_SHIFT, SHIFT(0)},
	{DMA_TCD3_BITER_ELINKYES_BITER(1), SHIFT_VALUE(0)}
,
	{DMA_TCD4_BITER_ELINKYES_BITER_MASK, MASK(0,9)},
	{DMA_TCD4_BITER_ELINKYES_BITER_SHIFT, SHIFT(0)},
	{DMA_TCD4_BITER_ELINKYES_BITER(1), SHIFT_VALUE(0)}
,
	{DMA_TCD5_BITER_ELINKYES_BITER_MASK, MASK(0,9)},
	{DMA_TCD5_BITER_ELINKYES_BITER_SHIFT, SHIFT(0)},
	{DMA_TCD5_BITER_ELINKYES_BITER(1), SHIFT_VALUE(0)}
,
	{DMA_TCD6_BITER_ELINKYES_BITER_MASK, MASK(0,9)},
	{DMA_TCD6_BITER_ELINKYES_BITER_SHIFT, SHIFT(0)},
	{DMA_TCD6_BITER_ELINKYES_BITER(1), SHIFT_VALUE(0)}
,
	{DMA_TCD7_BITER_ELINKYES_BITER_MASK, MASK(0,9)},
	{DMA_TCD7_BITER_ELINKYES_BITER_SHIFT, SHIFT(0)},
	{DMA_TCD7_BITER_ELINKYES_BITER(1), SHIFT_VALUE(0)}
,
	{DMA_TCD8_BITER_ELINKYES_BITER_MASK, MASK(0,9)},
	{DMA_TCD8_BITER_ELINKYES_BITER_SHIFT, SHIFT(0)},
	{DMA_TCD8_BITER_ELINKYES_BITER(1), SHIFT_VALUE(0)}
,
	{DMA_TCD9_BITER_ELINKYES_BITER_MASK, MASK(0,9)},
	{DMA_TCD9_BITER_ELINKYES_BITER_SHIFT, SHIFT(0)},
	{DMA_TCD9_BITER_ELINKYES_BITER(1), SHIFT_VALUE(0)}
,
	{DMA_TCD10_BITER_ELINKYES_BITER_MASK, MASK(0,9)},
	{DMA_TCD10_BITER_ELINKYES_BITER_SHIFT, SHIFT(0)},
	{DMA_TCD10_BITER_ELINKYES_BITER(1), SHIFT_VALUE(0)}
,
	{DMA_TCD11_BITER_ELINKYES_BITER_MASK, MASK(0,9)},
	{DMA_TCD11_BITER_ELINKYES_BITER_SHIFT, SHIFT(0)},
	{DMA_TCD11_BITER_ELINKYES_BITER(1), SHIFT_VALUE(0)}
,
	{DMA_TCD12_BITER_ELINKYES_BITER_MASK, MASK(0,9)},
	{DMA_TCD12_BITER_ELINKYES_BITER_SHIFT, SHIFT(0)},
	{DMA_TCD12_BITER_ELINKYES_BITER(1), SHIFT_VALUE(0)}
,
	{DMA_TCD13_BITER_ELINKYES_BITER_MASK, MASK(0,9)},
	{DMA_TCD13_BITER_ELINKYES_BITER_SHIFT, SHIFT(0)},
	{DMA_TCD13_BITER_ELINKYES_BITER(1), SHIFT_VALUE(0)}
,
	{DMA_TCD14_BITER_ELINKYES_BITER_MASK, MASK(0,9)},
	{DMA_TCD14_BITER_ELINKYES_BITER_SHIFT, SHIFT(0)},
	{DMA_TCD14_BITER_ELINKYES_BITER(1), SHIFT_VALUE(0)}
,
	{DMA_TCD15_BITER_ELINKYES_BITER_MASK, MASK(0,9)},
	{DMA_TCD15_BITER_ELINKYES_BITER_SHIFT, SHIFT(0)},
	{DMA_TCD15_BITER_ELINKYES_BITER(1), SHIFT_VALUE(0)}
,
	{DMA_TCD0_BITER_ELINKYES_ELINK_MASK, MASK(15,1)},
	{DMA_TCD0_BITER_ELINKYES_ELINK_SHIFT, SHIFT(15)},
	{DMA_TCD1_BITER_ELINKYES_ELINK_MASK, MASK(15,1)},
	{DMA_TCD1_BITER_ELINKYES_ELINK_SHIFT, SHIFT(15)},
	{DMA_TCD2_BITER_ELINKYES_ELINK_MASK, MASK(15,1)},
	{DMA_TCD2_BITER_ELINKYES_ELINK_SHIFT, SHIFT(15)},
	{DMA_TCD3_BITER_ELINKYES_ELINK_MASK, MASK(15,1)},
	{DMA_TCD3_BITER_ELINKYES_ELINK_SHIFT, SHIFT(15)},
	{DMA_TCD4_BITER_ELINKYES_ELINK_MASK, MASK(15,1)},
	{DMA_TCD4_BITER_ELINKYES_ELINK_SHIFT, SHIFT(15)},
	{DMA_TCD5_BITER_ELINKYES_ELINK_MASK, MASK(15,1)},
	{DMA_TCD5_BITER_ELINKYES_ELINK_SHIFT, SHIFT(15)},
	{DMA_TCD6_BITER_ELINKYES_ELINK_MASK, MASK(15,1)},
	{DMA_TCD6_BITER_ELINKYES_ELINK_SHIFT, SHIFT(15)},
	{DMA_TCD7_BITER_ELINKYES_ELINK_MASK, MASK(15,1)},
	{DMA_TCD7_BITER_ELINKYES_ELINK_SHIFT, SHIFT(15)},
	{DMA_TCD8_BITER_ELINKYES_ELINK_MASK, MASK(15,1)},
	{DMA_TCD8_BITER_ELINKYES_ELINK_SHIFT, SHIFT(15)},
	{DMA_TCD9_BITER_ELINKYES_ELINK_MASK, MASK(15,1)},
	{DMA_TCD9_BITER_ELINKYES_ELINK_SHIFT, SHIFT(15)},
	{DMA_TCD10_BITER_ELINKYES_ELINK_MASK, MASK(15,1)},
	{DMA_TCD10_BITER_ELINKYES_ELINK_SHIFT, SHIFT(15)},
	{DMA_TCD11_BITER_ELINKYES_ELINK_MASK, MASK(15,1)},
	{DMA_TCD11_BITER_ELINKYES_ELINK_SHIFT, SHIFT(15)},
	{DMA_TCD12_BITER_ELINKYES_ELINK_MASK, MASK(15,1)},
	{DMA_TCD12_BITER_ELINKYES_ELINK_SHIFT, SHIFT(15)},
	{DMA_TCD13_BITER_ELINKYES_ELINK_MASK, MASK(15,1)},
	{DMA_TCD13_BITER_ELINKYES_ELINK_SHIFT, SHIFT(15)},
	{DMA_TCD14_BITER_ELINKYES_ELINK_MASK, MASK(15,1)},
	{DMA_TCD14_BITER_ELINKYES_ELINK_SHIFT, SHIFT(15)},
	{DMA_TCD15_BITER_ELINKYES_ELINK_MASK, MASK(15,1)},
	{DMA_TCD15_BITER_ELINKYES_ELINK_SHIFT, SHIFT(15)},
	{DMA_TCD0_BITER_ELINKNO_BITER_MASK, MASK(0,15)},
	{DMA_TCD0_BITER_ELINKNO_BITER_SHIFT, SHIFT(0)},
	{DMA_TCD0_BITER_ELINKNO_BITER(1), SHIFT_VALUE(0)}
,
	{DMA_TCD1_BITER_ELINKNO_BITER_MASK, MASK(0,15)},
	{DMA_TCD1_BITER_ELINKNO_BITER_SHIFT, SHIFT(0)},
	{DMA_TCD1_BITER_ELINKNO_BITER(1), SHIFT_VALUE(0)}
,
	{DMA_TCD2_BITER_ELINKNO_BITER_MASK, MASK(0,15)},
	{DMA_TCD2_BITER_ELINKNO_BITER_SHIFT, SHIFT(0)},
	{DMA_TCD2_BITER_ELINKNO_BITER(1), SHIFT_VALUE(0)}
,
	{DMA_TCD3_BITER_ELINKNO_BITER_MASK, MASK(0,15)},
	{DMA_TCD3_BITER_ELINKNO_BITER_SHIFT, SHIFT(0)},
	{DMA_TCD3_BITER_ELINKNO_BITER(1), SHIFT_VALUE(0)}
,
	{DMA_TCD4_BITER_ELINKNO_BITER_MASK, MASK(0,15)},
	{DMA_TCD4_BITER_ELINKNO_BITER_SHIFT, SHIFT(0)},
	{DMA_TCD4_BITER_ELINKNO_BITER(1), SHIFT_VALUE(0)}
,
	{DMA_TCD5_BITER_ELINKNO_BITER_MASK, MASK(0,15)},
	{DMA_TCD5_BITER_ELINKNO_BITER_SHIFT, SHIFT(0)},
	{DMA_TCD5_BITER_ELINKNO_BITER(1), SHIFT_VALUE(0)}
,
	{DMA_TCD6_BITER_ELINKNO_BITER_MASK, MASK(0,15)},
	{DMA_TCD6_BITER_ELINKNO_BITER_SHIFT, SHIFT(0)},
	{DMA_TCD6_BITER_ELINKNO_BITER(1), SHIFT_VALUE(0)}
,
	{DMA_TCD7_BITER_ELINKNO_BITER_MASK, MASK(0,15)},
	{DMA_TCD7_BITER_ELINKNO_BITER_SHIFT, SHIFT(0)},
	{DMA_TCD7_BITER_ELINKNO_BITER(1), SHIFT_VALUE(0)}
,
	{DMA_TCD8_BITER_ELINKNO_BITER_MASK, MASK(0,15)},
	{DMA_TCD8_BITER_ELINKNO_BITER_SHIFT, SHIFT(0)},
	{DMA_TCD8_BITER_ELINKNO_BITER(1), SHIFT_VALUE(0)}
,
	{DMA_TCD9_BITER_ELINKNO_BITER_MASK, MASK(0,15)},
	{DMA_TCD9_BITER_ELINKNO_BITER_SHIFT, SHIFT(0)},
	{DMA_TCD9_BITER_ELINKNO_BITER(1), SHIFT_VALUE(0)}
,
	{DMA_TCD10_BITER_ELINKNO_BITER_MASK, MASK(0,15)},
	{DMA_TCD10_BITER_ELINKNO_BITER_SHIFT, SHIFT(0)},
	{DMA_TCD10_BITER_ELINKNO_BITER(1), SHIFT_VALUE(0)}
,
	{DMA_TCD11_BITER_ELINKNO_BITER_MASK, MASK(0,15)},
	{DMA_TCD11_BITER_ELINKNO_BITER_SHIFT, SHIFT(0)},
	{DMA_TCD11_BITER_ELINKNO_BITER(1), SHIFT_VALUE(0)}
,
	{DMA_TCD12_BITER_ELINKNO_BITER_MASK, MASK(0,15)},
	{DMA_TCD12_BITER_ELINKNO_BITER_SHIFT, SHIFT(0)},
	{DMA_TCD12_BITER_ELINKNO_BITER(1), SHIFT_VALUE(0)}
,
	{DMA_TCD13_BITER_ELINKNO_BITER_MASK, MASK(0,15)},
	{DMA_TCD13_BITER_ELINKNO_BITER_SHIFT, SHIFT(0)},
	{DMA_TCD13_BITER_ELINKNO_BITER(1), SHIFT_VALUE(0)}
,
	{DMA_TCD14_BITER_ELINKNO_BITER_MASK, MASK(0,15)},
	{DMA_TCD14_BITER_ELINKNO_BITER_SHIFT, SHIFT(0)},
	{DMA_TCD14_BITER_ELINKNO_BITER(1), SHIFT_VALUE(0)}
,
	{DMA_TCD15_BITER_ELINKNO_BITER_MASK, MASK(0,15)},
	{DMA_TCD15_BITER_ELINKNO_BITER_SHIFT, SHIFT(0)},
	{DMA_TCD15_BITER_ELINKNO_BITER(1), SHIFT_VALUE(0)}

};