@ARTICLE{laygo,
  author={Han, Jaeduk and Bae, Woorham and Chang, Eric and Wang, Zhongkai and Nikolić, Borivoje and Alon, Elad},
  journal={IEEE Transactions on Circuits and Systems I: Regular Papers}, 
  title={LAYGO: A Template-and-Grid-Based Layout Generation Engine for Advanced CMOS Technologies}, 
  year={2021},
  volume={68},
  number={3},
  pages={1012-1022},
  doi={10.1109/TCSI.2020.3046524}}

@inproceedings{chang2018bag2,
  title={BAG2: A process-portable framework for generator-based AMS circuit design},
  author={Chang, Eric and Han, Jaeduk and Bae, Woorham and Wang, Zhongkai and Narevsky, Nathan and NikoliC, Borivoje and Alon, Elad},
  booktitle={2018 IEEE Custom Integrated Circuits Conference (CICC)},
  pages={1--8},
  year={2018},
  organization={IEEE}
}

@inproceedings{kunal2019align,
  title={ALIGN: Open-source analog layout automation from the ground up},
  author={Kunal, Kishor and Madhusudan, Meghna and Sharma, Arvind K and Xu, Wenbin and Burns, Steven M and Harjani, Ramesh and Hu, Jiang and Kirkpatrick, Desmond A and Sapatnekar, Sachin S},
  booktitle={Proceedings of the 56th Annual Design Automation Conference 2019},
  pages={1--4},
  year={2019}
}

@article{chen2020magical,
  title={MAGICAL: An open-source fully automated analog IC layout system from netlist to GDSII},
  author={Chen, Hao and Liu, Mingjie and Xu, Biying and Zhu, Keren and Tang, Xiyuan and Li, Shaolan and Lin, Yibo and Sun, Nan and Pan, David Z},
  journal={IEEE Design \& Test},
  volume={38},
  number={2},
  pages={19--26},
  year={2020},
  publisher={IEEE}
}

@INPROCEEDINGS{ye2023_ted_analog,
  author={Ye, Zuochang and Wang, Zhikai and Xin, Jian and Wang, Yuan and Qin, Qian and Chai, Chenkai and Lu, Yukai and Hao, Jinglei and Xiao, Jianhao and Wang, Yan},
  booktitle={2023 International Symposium of Electronics Design Automation (ISEDA)}, 
  title={TED: A Python-Based Analog Design Environment for Agile Circuit Development}, 
  year={2023},
  volume={},
  number={},
  pages={5-10},
  doi={10.1109/ISEDA59274.2023.10218475}}


@INPROCEEDINGS{autockt,
  author={Settaluri, Keertana and Haj-Ali, Ameer and Huang, Qijing and Hakhamaneshi, Kourosh and Nikolic, Borivoje},
  booktitle={2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)}, 
  title={AutoCkt: Deep Reinforcement Learning of Analog Circuit Designs}, 
  year={2020},
  volume={},
  number={},
  pages={490-495},
  doi={10.23919/DATE48585.2020.9116200}}

@INPROCEEDINGS{bagnet,
  author={Hakhamaneshi, Kourosh and Werblun, Nick and Abbeel, Pieter and Stojanović, Vladimir},
  booktitle={2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)}, 
  title={BagNet: Berkeley Analog Generator with Layout Optimizer Boosted with Deep Neural Networks}, 
  year={2019},
  volume={},
  number={},
  pages={1-8},
  doi={10.1109/ICCAD45719.2019.8942062}}

@INPROCEEDINGS{gupta98ilp,
  author={Gupta, A. and Hayes, J.P.},
  booktitle={1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287)}, 
  title={Optimal 2-D cell layout with integrated transistor folding}, 
  year={1998},
  volume={},
  number={},
  pages={128-135},
  doi={10.1145/288548.288590}}


@INPROCEEDINGS{expert_design_plan,
  author={Schweikardt, Matthias and Scheible, Juergen},
  booktitle={2022 18th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)}, 
  title={Expert Design Plan: A Toolbox for Procedural Automation of Analog Integrated Circuit Design}, 
  year={2022},
  volume={},
  number={},
  pages={1-4},
  doi={10.1109/SMACD55068.2022.9816336}}

@INPROCEEDINGS{swarm_parasitic_aware,
  author={Patel, Subhash Jagadishchandra and Thakker, Rajesh A},
  booktitle={2019 32nd International Conference on VLSI Design and 2019 18th International Conference on Embedded Systems (VLSID)}, 
  title={Parasitic-Aware Automatic Analog CMOS Circuit Design Environment}, 
  year={2019},
  volume={},
  number={},
  pages={245-250},
  doi={10.1109/VLSID.2019.00061}}

@INPROCEEDINGS{aida,
  author={Martins, Ricardo and Lourenço, Nuno and Canelas, António and Póvoa, Ricardo and Horta, Nuno},
  booktitle={2015 International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)}, 
  title={AIDA: Robust layout-aware synthesis of analog ICs including sizing and layout generation}, 
  year={2015},
  volume={},
  number={},
  pages={1-4},
  doi={10.1109/SMACD.2015.7301703}}

@INPROCEEDINGS{approaches_analog_synthesis89,
  author={Spence, R. and Toumazou, C. and Cheung, P. and Makris, C. and Berrah, C. and Singha, M. and Xiao Xiangming and Stone, J.},
  booktitle={IEE Colloquium on VLSI Analogue Design}, 
  title={Approaches to analogue IC synthesis}, 
  year={1989},
  volume={},
  number={},
  pages={1/1-1/6},
  doi={}}


@ARTICLE{laygen_ii,
  author={Martins, Ricardo and Lourenço, Nuno and Horta, Nuno},
  journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems}, 
  title={LAYGEN II—Automatic Layout Generation of Analog Integrated Circuits}, 
  year={2013},
  volume={32},
  number={11},
  pages={1641-1654},
  doi={10.1109/TCAD.2013.2269050}}

@INPROCEEDINGS{lds_layout_description_script,
  author={Unutulmaz, A. and Dündar, G. and Fernández, F.V.},
  booktitle={2011 20th European Conference on Circuit Theory and Design (ECCTD)}, 
  title={LDS - A description script for layout templates}, 
  year={2011},
  volume={},
  number={},
  pages={857-860},
  doi={10.1109/ECCTD.2011.6043824}}

@ARTICLE{habal_constraint_based,
  author={Habal, Husni and Graeb, Helmut},
  journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems}, 
  title={Constraint-Based Layout-Driven Sizing of Analog Circuits}, 
  year={2011},
  volume={30},
  number={8},
  pages={1089-1102},
  doi={10.1109/TCAD.2011.2158732}}

@INPROCEEDINGS{chisel12,
  author={Bachrach, Jonathan and Vo, Huy and Richards, Brian and Lee, Yunsup and Waterman, Andrew and Avižienis, Rimas and Wawrzynek, John and Asanović, Krste},
  booktitle={DAC Design Automation Conference 2012}, 
  title={Chisel: Constructing hardware in a Scala embedded language}, 
  year={2012},
  volume={},
  number={},
  pages={1212-1221},
  doi={10.1145/2228360.2228584}}

@INPROCEEDINGS{nvcell,
  author={Ren, Haoxing and Fojtik, Matthew},
  booktitle={2021 58th ACM/IEEE Design Automation Conference (DAC)}, 
  title={Invited- NVCell: Standard Cell Layout in Advanced Technology Nodes with Reinforcement Learning}, 
  year={2021},
  volume={},
  number={},
  pages={1291-1294},
  doi={10.1109/DAC18074.2021.9586188}}

@INPROCEEDINGS{stdcell_routing_sat_burns,
  author={Ryzhenko, Nikolai and Burns, Steven},
  booktitle={DAC Design Automation Conference 2012}, 
  title={Standard cell routing via Boolean satisfiability}, 
  year={2012},
  volume={},
  number={},
  pages={603-612},
  doi={10.1145/2228360.2228470}}

@ARTICLE{bonncell,
  author={Van Cleeff, Pascal and Hougardy, Stefan and Silvanus, Jannik and Werner, Tobias},
  journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems}, 
  title={BonnCell: Automatic Cell Layout in the 7-nm Era}, 
  year={2020},
  volume={39},
  number={10},
  pages={2872-2885},
  doi={10.1109/TCAD.2019.2962782}}
