// Seed: 2245737353
module module_0 (
    input uwire id_0,
    input tri0 id_1
    , id_6,
    output wor id_2,
    input wor id_3,
    input supply1 id_4
);
  tri1  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ;
  wire id_36;
  wire id_37;
  initial id_6 = 1;
  assign id_23 = 1;
endmodule
module module_0 (
    input supply0 id_0,
    output wor id_1,
    output tri1 id_2,
    output supply1 id_3,
    input wire id_4,
    input supply1 id_5,
    input supply0 id_6,
    output tri1 id_7,
    input supply0 module_1,
    output wand id_9,
    output wand id_10,
    input wor id_11,
    output tri0 id_12,
    input uwire id_13
);
  wor id_15;
  assign id_15 = id_8;
  assign id_9  = 1;
  assign id_7  = id_13;
  module_0(
      id_5, id_4, id_12, id_6, id_4
  );
endmodule
