--------------------------------------------------------------------------------
-- Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: M.81d
--  \   \         Application: netgen
--  /   /         Filename: PICtop_timesim.vhd
-- /___/   /\     Timestamp: Sun Dec 14 13:54:59 2014
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -intstyle ise -s 3 -pcf PICtop.pcf -rpw 100 -tpw 0 -ar Structure -tm PICtop -insert_pp_buffers true -w -dir netgen/par -ofmt vhdl -sim PICtop.ncd PICtop_timesim.vhd 
-- Device	: 6slx25fgg484-3 (PRODUCTION 1.15 2010-12-02)
-- Input file	: PICtop.ncd
-- Output file	: C:\Users\Bea\Desktop\Xilinx_ISE_DS_Win_12.4_M.81d.2.0\Micro\netgen\par\PICtop_timesim.vhd
-- # of Entities	: 1
-- Design Name	: PICtop
-- Xilinx	: C:\Xilinx\12.4\ISE_DS\ISE\
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Command Line Tools User Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library SIMPRIM;
use SIMPRIM.VCOMPONENTS.ALL;
use SIMPRIM.VPACKAGE.ALL;

entity PICtop is
  port (
    Reset : in STD_LOGIC := 'X'; 
    Clk : in STD_LOGIC := 'X'; 
    RS232_RX : in STD_LOGIC := 'X'; 
    RS232_TX : out STD_LOGIC; 
    switches : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
    Temp_L : out STD_LOGIC_VECTOR ( 6 downto 0 ); 
    Temp_H : out STD_LOGIC_VECTOR ( 6 downto 0 ) 
  );
end PICtop;

architecture Structure of PICtop is
  signal Clk_BUFGP : STD_LOGIC; 
  signal midma_GND_15_o_PWR_13_o_OR_100_o : STD_LOGIC; 
  signal midma_GND_15_o_clk_DFF_27_6576 : STD_LOGIC; 
  signal midma_current_state_FSM_FFd1_6577 : STD_LOGIC; 
  signal midma_current_state_FSM_FFd4_6578 : STD_LOGIC; 
  signal midma_current_state_FSM_FFd3_6579 : STD_LOGIC; 
  signal midma_current_state_FSM_FFd2_6580 : STD_LOGIC; 
  signal RS232_PHY_Receiver_reset_inv : STD_LOGIC; 
  signal midma_n0424 : STD_LOGIC; 
  signal midma_GND_15_o_clk_DFF_35_6584 : STD_LOGIC; 
  signal miram_address_temp_3_0 : STD_LOGIC; 
  signal miram_address_temp_5_0 : STD_LOGIC; 
  signal Temp_L_6_OBUF_6595 : STD_LOGIC; 
  signal Temp_L_4_OBUF_0 : STD_LOGIC; 
  signal Temp_H_6_OBUF_6601 : STD_LOGIC; 
  signal Temp_H_4_OBUF_0 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_6607 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_6608 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_6609 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_6610 : STD_LOGIC; 
  signal Temp_H_1_OBUF_6611 : STD_LOGIC; 
  signal Temp_H_0_OBUF_0 : STD_LOGIC; 
  signal micpu_current_state_FSM_FFd1_6615 : STD_LOGIC; 
  signal micpu_current_state_FSM_FFd3_6616 : STD_LOGIC; 
  signal micpu_current_state_FSM_FFd2_6617 : STD_LOGIC; 
  signal micpu_n0542_inv_0 : STD_LOGIC; 
  signal N36 : STD_LOGIC; 
  signal RS232_PHY_Receiver_current_state_FSM_FFd1_6623 : STD_LOGIC; 
  signal Reset_IBUF_0 : STD_LOGIC; 
  signal RS232_PHY_StartTX_6625 : STD_LOGIC; 
  signal RS232_PHY_Valid_D_TX_RDY_i_AND_3_o : STD_LOGIC; 
  signal RS232_PHY_Valid_D_INV_13_o : STD_LOGIC; 
  signal RS232_PHY_Transmitter_EOT_6628 : STD_LOGIC; 
  signal midma_valid_d_6629 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_wr_en : STD_LOGIC; 
  signal midma_current_state_FSM_FFd4_In22_f7_0 : STD_LOGIC; 
  signal midma_n0367_inv : STD_LOGIC; 
  signal RX_Empty : STD_LOGIC; 
  signal midma_current_state_FSM_FFd4_In1_6639 : STD_LOGIC; 
  signal Temp_H_5_OBUF_6640 : STD_LOGIC; 
  signal Temp_H_3_OBUF_0 : STD_LOGIC; 
  signal micpu_n0566_inv : STD_LOGIC; 
  signal micpu_n0554_inv_0 : STD_LOGIC; 
  signal RS232_PHY_Transmitter_bit_trans : STD_LOGIC; 
  signal mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o215_6649 : STD_LOGIC; 
  signal mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o214_6653 : STD_LOGIC; 
  signal mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o210_6654 : STD_LOGIC; 
  signal mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_lut_0_Q_6655 : STD_LOGIC; 
  signal N281_0 : STD_LOGIC; 
  signal Temp_L_1_OBUF_6663 : STD_LOGIC; 
  signal Temp_L_0_OBUF_0 : STD_LOGIC; 
  signal miram_address_temp_1_0 : STD_LOGIC; 
  signal RS232_PHY_Receiver_N4 : STD_LOGIC; 
  signal RS232_PHY_LineRD_in_6669 : STD_LOGIC; 
  signal RS232_PHY_Receiver_current_state_FSM_FFd2_6670 : STD_LOGIC; 
  signal RS232_PHY_Receiver_Code_out_0 : STD_LOGIC; 
  signal RS232_PHY_Receiver_Store_out_6672 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_rd_en : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q : STD_LOGIC; 
  signal RS232_PHY_Transmitter_GND_9_o_GND_9_o_equal_8_o : STD_LOGIC; 
  signal RS232_PHY_Transmitter_current_state_FSM_FFd1_6680 : STD_LOGIC; 
  signal RS232_PHY_Transmitter_current_state_FSM_FFd2_6681 : STD_LOGIC; 
  signal Temp_L_5_OBUF_6682 : STD_LOGIC; 
  signal Temp_L_3_OBUF_0 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_tmp_ram_rd_en : STD_LOGIC; 
  signal mialu_GND_90_o_GND_90_o_sub_6_OUT_0_0 : STD_LOGIC; 
  signal mialu_GND_90_o_GND_90_o_sub_6_OUT_1_0 : STD_LOGIC; 
  signal mialu_GND_90_o_GND_90_o_sub_6_OUT_2_0 : STD_LOGIC; 
  signal mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_cy_3_Q_6716 : STD_LOGIC; 
  signal mialu_GND_90_o_GND_90_o_sub_6_OUT_3_0 : STD_LOGIC; 
  signal mialu_GND_90_o_GND_90_o_sub_6_OUT_4_0 : STD_LOGIC; 
  signal mialu_GND_90_o_GND_90_o_sub_6_OUT_5_0 : STD_LOGIC; 
  signal mialu_GND_90_o_GND_90_o_sub_6_OUT_6_0 : STD_LOGIC; 
  signal mialu_GND_90_o_GND_90_o_sub_6_OUT_7_0 : STD_LOGIC; 
  signal micpu_current_state_2_inv : STD_LOGIC; 
  signal mialu_FlagZ_6736 : STD_LOGIC; 
  signal N149 : STD_LOGIC; 
  signal mialu_a_7_b_7_add_2_OUT_0_0 : STD_LOGIC; 
  signal mialu_a_7_b_7_add_2_OUT_1_0 : STD_LOGIC; 
  signal mialu_a_7_b_7_add_2_OUT_2_0 : STD_LOGIC; 
  signal mialu_Madd_a_7_b_7_add_2_OUT_cy_3_Q_6756 : STD_LOGIC; 
  signal mialu_a_7_b_7_add_2_OUT_3_0 : STD_LOGIC; 
  signal mialu_a_7_b_7_add_2_OUT_4_0 : STD_LOGIC; 
  signal mialu_a_7_b_7_add_2_OUT_5_0 : STD_LOGIC; 
  signal mialu_a_7_b_7_add_2_OUT_6_0 : STD_LOGIC; 
  signal mialu_a_7_b_7_add_2_OUT_7_0 : STD_LOGIC; 
  signal micpu_TMP_reg_7_Index_Reg_7_add_24_OUT_0_0 : STD_LOGIC; 
  signal micpu_TMP_reg_7_Index_Reg_7_add_24_OUT_1_0 : STD_LOGIC; 
  signal micpu_TMP_reg_7_Index_Reg_7_add_24_OUT_2_0 : STD_LOGIC; 
  signal micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_cy_3_Q_6769 : STD_LOGIC; 
  signal micpu_TMP_reg_7_Index_Reg_7_add_24_OUT_3_0 : STD_LOGIC; 
  signal micpu_TMP_reg_7_Index_Reg_7_add_24_OUT_4_0 : STD_LOGIC; 
  signal micpu_TMP_reg_7_Index_Reg_7_add_24_OUT_5_0 : STD_LOGIC; 
  signal micpu_TMP_reg_7_Index_Reg_7_add_24_OUT_6_0 : STD_LOGIC; 
  signal micpu_TMP_reg_7_Index_Reg_7_add_24_OUT_7_0 : STD_LOGIC; 
  signal RS232_PHY_Transmitter_reset_Pulse_width_inv : STD_LOGIC; 
  signal RS232_PHY_Receiver_GND_11_o_GND_11_o_equal_4_o : STD_LOGIC; 
  signal RS232_PHY_Receiver_reset_BitCounter_inv : STD_LOGIC; 
  signal Temp_H_2_OBUF_6798 : STD_LOGIC; 
  signal RS232_RX_IBUF_0 : STD_LOGIC; 
  signal RS232_TX_OBUF_6800 : STD_LOGIC; 
  signal Temp_L_2_OBUF_6801 : STD_LOGIC; 
  signal Clk_BUFGP_IBUFG_0 : STD_LOGIC; 
  signal miram_rami_n0016_7_0 : STD_LOGIC; 
  signal miram_write_en_temp : STD_LOGIC; 
  signal miram_rami_n0016_6_0 : STD_LOGIC; 
  signal miram_rami_n0016_5_0 : STD_LOGIC; 
  signal miram_rami_n0016_4_0 : STD_LOGIC; 
  signal miram_rami_n0016_3_0 : STD_LOGIC; 
  signal miram_rami_n0016_2_0 : STD_LOGIC; 
  signal miram_rami_n0016_1_0 : STD_LOGIC; 
  signal miram_rami_n0016_0_0 : STD_LOGIC; 
  signal mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_A_6_Q : STD_LOGIC; 
  signal mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_A_3_Q : STD_LOGIC; 
  signal mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_A_5_Q : STD_LOGIC; 
  signal mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_A_4_Q : STD_LOGIC; 
  signal mialu_n0179_inv : STD_LOGIC; 
  signal mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_cy_2_Q : STD_LOGIC; 
  signal mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_lut_7_3_0 : STD_LOGIC; 
  signal micpu_INS_reg_5_GND_110_o_wide_mux_8_OUT_3_Q : STD_LOGIC; 
  signal N21 : STD_LOGIC; 
  signal mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A10 : STD_LOGIC; 
  signal mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A102_6842 : STD_LOGIC; 
  signal N84_0 : STD_LOGIC; 
  signal databus_4_LogicTrst1_6844 : STD_LOGIC; 
  signal oe : STD_LOGIC; 
  signal midma_dma_rq_6851 : STD_LOGIC; 
  signal micpu_current_state_FSM_FFd1_In : STD_LOGIC; 
  signal micpu_current_state_FSM_FFd1_In4_6853 : STD_LOGIC; 
  signal micpu_current_state_2_PWR_78_o_Mux_170_o : STD_LOGIC; 
  signal N97_0 : STD_LOGIC; 
  signal databus_7_LogicTrst1_6860 : STD_LOGIC; 
  signal mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A8 : STD_LOGIC; 
  signal mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A82_6862 : STD_LOGIC; 
  signal N87_0 : STD_LOGIC; 
  signal databus_3_LogicTrst1_6864 : STD_LOGIC; 
  signal RS232_PHY_Ack_in_6865 : STD_LOGIC; 
  signal ROM_Data_7_0 : STD_LOGIC; 
  signal ROM_Data_3_0 : STD_LOGIC; 
  signal ROM_Data_4_0 : STD_LOGIC; 
  signal RS232_PHY_Receiver_Valid_out_6876 : STD_LOGIC; 
  signal N44 : STD_LOGIC; 
  signal N43 : STD_LOGIC; 
  signal N66 : STD_LOGIC; 
  signal N67 : STD_LOGIC; 
  signal databus_0_LogicTrst2_6881 : STD_LOGIC; 
  signal mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_A_2_Q : STD_LOGIC; 
  signal mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_A_1_Q : STD_LOGIC; 
  signal mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_lut_1_Q : STD_LOGIC; 
  signal mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_A_0_Q : STD_LOGIC; 
  signal mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_lut_0_Q : STD_LOGIC; 
  signal mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_lut_7_Q : STD_LOGIC; 
  signal N90 : STD_LOGIC; 
  signal N89 : STD_LOGIC; 
  signal midma_data_read_6895 : STD_LOGIC; 
  signal databus_0_LogicTrst4_6896 : STD_LOGIC; 
  signal midma_n0321 : STD_LOGIC; 
  signal databus_7_LogicTrst4_6905 : STD_LOGIC; 
  signal RS232_PHY_Receiver_n0098_inv : STD_LOGIC; 
  signal mialu_n0195_inv : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_PWR_36_o_MUX_10_o11_6913 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_PWR_36_o_MUX_10_o1 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_PWR_36_o_MUX_10_o15 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_32_o_MUX_8_o1 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_32_o_MUX_8_o13_6917 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_ram_full_fb_i_6918 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d2_6919 : STD_LOGIC; 
  signal midma_write_en_6921 : STD_LOGIC; 
  signal databus_2_LogicTrst1_6922 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_6924 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_RST_FULL_GEN_0 : STD_LOGIC; 
  signal mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A2 : STD_LOGIC; 
  signal mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A22_6927 : STD_LOGIC; 
  signal mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A4 : STD_LOGIC; 
  signal mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A42_6930 : STD_LOGIC; 
  signal mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A6 : STD_LOGIC; 
  signal mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A62_6932 : STD_LOGIC; 
  signal address_2_LogicTrst_6933 : STD_LOGIC; 
  signal N11 : STD_LOGIC; 
  signal micpu_Mmux_current_state_2_PWR_78_o_Mux_170_o1_6936 : STD_LOGIC; 
  signal N77 : STD_LOGIC; 
  signal N2 : STD_LOGIC; 
  signal miram_n0878_inv : STD_LOGIC; 
  signal N26 : STD_LOGIC; 
  signal databus_3_LogicTrst : STD_LOGIC; 
  signal micpu_current_state_2_PWR_22_o_Mux_58_o : STD_LOGIC; 
  signal N86 : STD_LOGIC; 
  signal mialu_PWR_18_o_u_instruction_4_equal_32_o_inv : STD_LOGIC; 
  signal miram_mux3_7_6945 : STD_LOGIC; 
  signal miram_mux3_8_6946 : STD_LOGIC; 
  signal miram_mux3_71_6947 : STD_LOGIC; 
  signal miram_mux3_6_6948 : STD_LOGIC; 
  signal N13 : STD_LOGIC; 
  signal mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o220_0 : STD_LOGIC; 
  signal N92 : STD_LOGIC; 
  signal mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A12 : STD_LOGIC; 
  signal databus_4_LogicTrst : STD_LOGIC; 
  signal N83 : STD_LOGIC; 
  signal mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A122_6956 : STD_LOGIC; 
  signal miram_mux4_7_6957 : STD_LOGIC; 
  signal miram_mux4_8_6958 : STD_LOGIC; 
  signal miram_mux4_71_6959 : STD_LOGIC; 
  signal miram_mux4_6_6960 : STD_LOGIC; 
  signal mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A14 : STD_LOGIC; 
  signal mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A142_6963 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_going_empty_PWR_32_o_MUX_8_o : STD_LOGIC; 
  signal N15 : STD_LOGIC; 
  signal miram_write_en_temp2 : STD_LOGIC; 
  signal miram_n0734_inv : STD_LOGIC; 
  signal miram_address_temp2_5_Q : STD_LOGIC; 
  signal miram_address_temp2_4_Q : STD_LOGIC; 
  signal miram_address_temp2_2_Q : STD_LOGIC; 
  signal miram_address_temp2_1_Q : STD_LOGIC; 
  signal databus_5_LogicTrst : STD_LOGIC; 
  signal databus_5_LogicTrst1_6973 : STD_LOGIC; 
  signal N60 : STD_LOGIC; 
  signal miram_GND_71_o_address_7_LessThan_1_o1_6975 : STD_LOGIC; 
  signal N61 : STD_LOGIC; 
  signal databus_5_LogicTrst2_6977 : STD_LOGIC; 
  signal miram_mux5_7_6978 : STD_LOGIC; 
  signal miram_mux5_71_6979 : STD_LOGIC; 
  signal miram_mux5_6_6980 : STD_LOGIC; 
  signal databus_6_LogicTrst : STD_LOGIC; 
  signal databus_6_LogicTrst1_6983 : STD_LOGIC; 
  signal N57 : STD_LOGIC; 
  signal N58 : STD_LOGIC; 
  signal databus_6_LogicTrst2_6986 : STD_LOGIC; 
  signal miram_mux6_7_6987 : STD_LOGIC; 
  signal miram_mux6_8_6988 : STD_LOGIC; 
  signal miram_mux6_71_6989 : STD_LOGIC; 
  signal miram_mux6_6_6990 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_comb : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_6993 : STD_LOGIC; 
  signal N47 : STD_LOGIC; 
  signal N461 : STD_LOGIC; 
  signal databus_1_LogicTrst2_6996 : STD_LOGIC; 
  signal N292 : STD_LOGIC; 
  signal mialu_a_7_b_7_LessThan_18_o1_6998 : STD_LOGIC; 
  signal miram_n0602_inv : STD_LOGIC; 
  signal miram_GND_71_o_address_7_LessThan_1_o : STD_LOGIC; 
  signal N16 : STD_LOGIC; 
  signal miram_n0610_inv : STD_LOGIC; 
  signal N96 : STD_LOGIC; 
  signal databus_7_LogicTrst2_7004 : STD_LOGIC; 
  signal miram_mux7_7_7005 : STD_LOGIC; 
  signal miram_mux7_8_7006 : STD_LOGIC; 
  signal miram_mux7_71_7007 : STD_LOGIC; 
  signal miram_mux7_6_7008 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_32_o_MUX_8_o11_7009 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_32_o_MUX_8_o12_7010 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_32_o_MUX_8_o14_7011 : STD_LOGIC; 
  signal mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o27_7012 : STD_LOGIC; 
  signal miram_mux1_111_7013 : STD_LOGIC; 
  signal address_1_LogicTrst1 : STD_LOGIC; 
  signal address_0_LogicTrst1 : STD_LOGIC; 
  signal miram_mux1_7_7020 : STD_LOGIC; 
  signal miram_mux1_122_7021 : STD_LOGIC; 
  signal miram_mux1_13_7022 : STD_LOGIC; 
  signal miram_mux1_121_7023 : STD_LOGIC; 
  signal miram_mux1_71_7028 : STD_LOGIC; 
  signal miram_mux1_124_7029 : STD_LOGIC; 
  signal miram_mux1_131_7030 : STD_LOGIC; 
  signal address_0_LogicTrst_7035 : STD_LOGIC; 
  signal address_1_LogicTrst2 : STD_LOGIC; 
  signal address_0_LogicTrst2 : STD_LOGIC; 
  signal address_1_LogicTrst4 : STD_LOGIC; 
  signal address_0_LogicTrst4 : STD_LOGIC; 
  signal address_1_LogicTrst_7055 : STD_LOGIC; 
  signal miram_mux1_132_7056 : STD_LOGIC; 
  signal address_1_LogicTrst_5_7068 : STD_LOGIC; 
  signal address_0_LogicTrst3 : STD_LOGIC; 
  signal miram_mux1_8_7070 : STD_LOGIC; 
  signal miram_mux1_14_7071 : STD_LOGIC; 
  signal miram_mux2_7_7075 : STD_LOGIC; 
  signal miram_mux2_122_7076 : STD_LOGIC; 
  signal miram_mux2_13_7077 : STD_LOGIC; 
  signal miram_mux2_121_7078 : STD_LOGIC; 
  signal miram_mux2_71_7083 : STD_LOGIC; 
  signal miram_mux2_124_7084 : STD_LOGIC; 
  signal miram_mux2_131_7085 : STD_LOGIC; 
  signal miram_mux2_123_7086 : STD_LOGIC; 
  signal miram_mux2_132_7093 : STD_LOGIC; 
  signal address_1_LogicTrst3 : STD_LOGIC; 
  signal miram_mux2_133_7102 : STD_LOGIC; 
  signal miram_mux2_8_7106 : STD_LOGIC; 
  signal miram_mux2_14_7107 : STD_LOGIC; 
  signal miram_mux3_111_7111 : STD_LOGIC; 
  signal miram_mux3_122_7115 : STD_LOGIC; 
  signal miram_mux3_13_7116 : STD_LOGIC; 
  signal miram_mux3_131_7121 : STD_LOGIC; 
  signal miram_mux3_123_7122 : STD_LOGIC; 
  signal address_0_LogicTrst_4_7135 : STD_LOGIC; 
  signal miram_mux3_132_7144 : STD_LOGIC; 
  signal miram_mux3_133_7153 : STD_LOGIC; 
  signal miram_mux3_14_7158 : STD_LOGIC; 
  signal mialu_n0110_inv : STD_LOGIC; 
  signal miram_mux4_122_7165 : STD_LOGIC; 
  signal miram_mux4_13_7166 : STD_LOGIC; 
  signal miram_mux4_121_7167 : STD_LOGIC; 
  signal miram_mux4_123_7172 : STD_LOGIC; 
  signal address_1_LogicTrst_4_7180 : STD_LOGIC; 
  signal miram_mux4_132_7192 : STD_LOGIC; 
  signal miram_mux4_133_7199 : STD_LOGIC; 
  signal miram_n0630_inv : STD_LOGIC; 
  signal miram_n0606_inv : STD_LOGIC; 
  signal miram_n0614_inv : STD_LOGIC; 
  signal miram_n0622_inv : STD_LOGIC; 
  signal miram_mux5_111_7210 : STD_LOGIC; 
  signal miram_n0710_inv : STD_LOGIC; 
  signal N25 : STD_LOGIC; 
  signal miram_mux5_122_7217 : STD_LOGIC; 
  signal miram_mux5_13_7218 : STD_LOGIC; 
  signal miram_mux5_121_7219 : STD_LOGIC; 
  signal miram_mux5_131_7224 : STD_LOGIC; 
  signal N70 : STD_LOGIC; 
  signal databus_1_LogicTrst : STD_LOGIC; 
  signal miram_mux5_132_7245 : STD_LOGIC; 
  signal miram_contents_ram_40_5_0 : STD_LOGIC; 
  signal miram_mux5_133_7254 : STD_LOGIC; 
  signal miram_mux5_14_7258 : STD_LOGIC; 
  signal miram_mux6_122_7265 : STD_LOGIC; 
  signal miram_mux6_121_7266 : STD_LOGIC; 
  signal miram_mux6_124_7271 : STD_LOGIC; 
  signal miram_mux6_123_7272 : STD_LOGIC; 
  signal miram_mux6_132_7292 : STD_LOGIC; 
  signal miram_mux6_14_7304 : STD_LOGIC; 
  signal miram_mux7_122_7311 : STD_LOGIC; 
  signal miram_mux7_13_7312 : STD_LOGIC; 
  signal miram_mux7_121_7313 : STD_LOGIC; 
  signal miram_mux7_123_7318 : STD_LOGIC; 
  signal miram_mux7_132_7337 : STD_LOGIC; 
  signal miram_contents_ram_40_7_0 : STD_LOGIC; 
  signal miram_mux7_133_7346 : STD_LOGIC; 
  signal miram_mux7_14_7351 : STD_LOGIC; 
  signal N50 : STD_LOGIC; 
  signal micpu_Mmux_Alu_op311_7356 : STD_LOGIC; 
  signal micpu_current_state_FSM_FFd1_2_7357 : STD_LOGIC; 
  signal miram_n0800_inv : STD_LOGIC; 
  signal miram_n0704_inv : STD_LOGIC; 
  signal N28 : STD_LOGIC; 
  signal databus_0_LogicTrst1_7361 : STD_LOGIC; 
  signal N221 : STD_LOGIC; 
  signal N304 : STD_LOGIC; 
  signal N20 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_comb : STD_LOGIC; 
  signal miram_n0722_inv : STD_LOGIC; 
  signal miram_n0618_inv : STD_LOGIC; 
  signal miram_n0634_inv : STD_LOGIC; 
  signal miram_n0650_inv : STD_LOGIC; 
  signal miram_n0642_inv : STD_LOGIC; 
  signal miram_n0626_inv : STD_LOGIC; 
  signal micpu_current_state_FSM_FFd1_1_7373 : STD_LOGIC; 
  signal N241 : STD_LOGIC; 
  signal mialu_n0135_inv : STD_LOGIC; 
  signal N81 : STD_LOGIC; 
  signal N103 : STD_LOGIC; 
  signal databus_1_LogicTrst1_7380 : STD_LOGIC; 
  signal miram_n0682_inv : STD_LOGIC; 
  signal miram_n0716_inv : STD_LOGIC; 
  signal N27 : STD_LOGIC; 
  signal miram_n0812_inv : STD_LOGIC; 
  signal miram_n0740_inv : STD_LOGIC; 
  signal miram_n0678_inv : STD_LOGIC; 
  signal miram_n0674_inv : STD_LOGIC; 
  signal miram_n0670_inv : STD_LOGIC; 
  signal miram_n0896_inv : STD_LOGIC; 
  signal miram_n0666_inv : STD_LOGIC; 
  signal miram_n0662_inv : STD_LOGIC; 
  signal miram_n0920_inv : STD_LOGIC; 
  signal miram_n0914_inv : STD_LOGIC; 
  signal miram_n0908_inv : STD_LOGIC; 
  signal miram_n0902_inv : STD_LOGIC; 
  signal miram_n0830_inv : STD_LOGIC; 
  signal miram_n0806_inv : STD_LOGIC; 
  signal miram_n0638_inv : STD_LOGIC; 
  signal miram_n0646_inv : STD_LOGIC; 
  signal miram_n0654_inv : STD_LOGIC; 
  signal N79 : STD_LOGIC; 
  signal N117_0 : STD_LOGIC; 
  signal mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o24 : STD_LOGIC; 
  signal miram_mux2_111_7470 : STD_LOGIC; 
  signal miram_n0890_inv : STD_LOGIC; 
  signal miram_mux1_6_7486 : STD_LOGIC; 
  signal miram_mux1_12_7487 : STD_LOGIC; 
  signal miram_mux1_11_7488 : STD_LOGIC; 
  signal miram_mux_11_7489 : STD_LOGIC; 
  signal miram_n0824_inv : STD_LOGIC; 
  signal miram_n0728_inv : STD_LOGIC; 
  signal miram_n0752_inv : STD_LOGIC; 
  signal miram_mux2_6_7497 : STD_LOGIC; 
  signal miram_mux2_12_7498 : STD_LOGIC; 
  signal miram_mux2_11_7499 : STD_LOGIC; 
  signal miram_mux3_12_7511 : STD_LOGIC; 
  signal miram_mux4_11_7523 : STD_LOGIC; 
  signal miram_mux_14_7532 : STD_LOGIC; 
  signal miram_mux5_11_7548 : STD_LOGIC; 
  signal miram_mux6_11_7561 : STD_LOGIC; 
  signal N75 : STD_LOGIC; 
  signal miram_mux7_12_7575 : STD_LOGIC; 
  signal miram_mux7_11_7576 : STD_LOGIC; 
  signal N105 : STD_LOGIC; 
  signal miram_n0818_inv : STD_LOGIC; 
  signal miram_n0842_inv : STD_LOGIC; 
  signal miram_n0658_inv : STD_LOGIC; 
  signal miram_n0746_inv : STD_LOGIC; 
  signal N64 : STD_LOGIC; 
  signal databus_0_LogicTrst : STD_LOGIC; 
  signal midma_tx_data_4_0 : STD_LOGIC; 
  signal midma_tx_data_6_0 : STD_LOGIC; 
  signal miram_n0836_inv : STD_LOGIC; 
  signal miram_n0860_inv : STD_LOGIC; 
  signal miram_n0692_inv : STD_LOGIC; 
  signal miram_n0764_inv : STD_LOGIC; 
  signal miram_mux_111_7619 : STD_LOGIC; 
  signal N261 : STD_LOGIC; 
  signal miram_mux_7_7623 : STD_LOGIC; 
  signal miram_mux_122_7624 : STD_LOGIC; 
  signal miram_mux_13_7625 : STD_LOGIC; 
  signal miram_mux_121_7626 : STD_LOGIC; 
  signal miram_mux_71_7627 : STD_LOGIC; 
  signal miram_mux_131_7628 : STD_LOGIC; 
  signal miram_mux_123_7629 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_7652 : STD_LOGIC; 
  signal miram_mux_133_7653 : STD_LOGIC; 
  signal miram_mux_8_7658 : STD_LOGIC; 
  signal miram_n0854_inv : STD_LOGIC; 
  signal miram_n0926_inv : STD_LOGIC; 
  signal miram_n0782_inv : STD_LOGIC; 
  signal miram_n0598_inv : STD_LOGIC; 
  signal miram_n0686_inv : STD_LOGIC; 
  signal miram_n0758_inv : STD_LOGIC; 
  signal miram_n0594_inv_7667 : STD_LOGIC; 
  signal N161 : STD_LOGIC; 
  signal N69 : STD_LOGIC; 
  signal miram_n0872_inv : STD_LOGIC; 
  signal miram_n0848_inv : STD_LOGIC; 
  signal miram_n0776_inv : STD_LOGIC; 
  signal miram_mux_6_7673 : STD_LOGIC; 
  signal miram_n0884_inv : STD_LOGIC; 
  signal miram_n0866_inv : STD_LOGIC; 
  signal miram_n0794_inv : STD_LOGIC; 
  signal miram_n0698_inv : STD_LOGIC; 
  signal miram_n0788_inv : STD_LOGIC; 
  signal miram_n0770_inv : STD_LOGIC; 
  signal RS232_PHY_Transmitter_Mmux_TX2 : STD_LOGIC; 
  signal N63 : STD_LOGIC; 
  signal N49 : STD_LOGIC; 
  signal miram_mux_12_7691 : STD_LOGIC; 
  signal miram_mux_10_7692 : STD_LOGIC; 
  signal miram_mux3_11_7695 : STD_LOGIC; 
  signal miram_mux3_10_7696 : STD_LOGIC; 
  signal miram_mux2_10_7699 : STD_LOGIC; 
  signal miram_mux1_123_7701 : STD_LOGIC; 
  signal miram_mux1_113_7702 : STD_LOGIC; 
  signal miram_mux1_10_7704 : STD_LOGIC; 
  signal miram_mux2_112_7706 : STD_LOGIC; 
  signal miram_mux_124_7707 : STD_LOGIC; 
  signal miram_mux_113_7708 : STD_LOGIC; 
  signal miram_mux1_112_7711 : STD_LOGIC; 
  signal miram_mux1_133_7712 : STD_LOGIC; 
  signal miram_mux1_125_7713 : STD_LOGIC; 
  signal miram_mux2_113_7715 : STD_LOGIC; 
  signal miram_mux4_111_7717 : STD_LOGIC; 
  signal miram_mux4_12_7718 : STD_LOGIC; 
  signal miram_mux4_10_7719 : STD_LOGIC; 
  signal miram_mux7_111_7721 : STD_LOGIC; 
  signal miram_mux7_10_7722 : STD_LOGIC; 
  signal miram_mux_112_7725 : STD_LOGIC; 
  signal miram_mux6_133_7726 : STD_LOGIC; 
  signal miram_mux6_125_7727 : STD_LOGIC; 
  signal miram_mux6_111_7728 : STD_LOGIC; 
  signal miram_mux6_12_7729 : STD_LOGIC; 
  signal miram_mux6_10_7730 : STD_LOGIC; 
  signal N94 : STD_LOGIC; 
  signal miram_mux6_13_7734 : STD_LOGIC; 
  signal miram_mux6_112_7735 : STD_LOGIC; 
  signal miram_mux4_112_7736 : STD_LOGIC; 
  signal miram_mux5_12_7737 : STD_LOGIC; 
  signal miram_mux5_10_7738 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_PWR_36_o_MUX_10_o12_7739 : STD_LOGIC; 
  signal miram_mux3_121_7740 : STD_LOGIC; 
  signal miram_mux3_112_7741 : STD_LOGIC; 
  signal miram_mux_132_7742 : STD_LOGIC; 
  signal miram_mux_125_7743 : STD_LOGIC; 
  signal miram_mux5_112_7746 : STD_LOGIC; 
  signal miram_mux7_125_7750 : STD_LOGIC; 
  signal miram_mux3_124_7756 : STD_LOGIC; 
  signal miram_mux3_113_7757 : STD_LOGIC; 
  signal databus_2_LogicTrst2_7758 : STD_LOGIC; 
  signal miram_mux7_112_7759 : STD_LOGIC; 
  signal miram_mux5_8_7760 : STD_LOGIC; 
  signal miram_mux5_125_7761 : STD_LOGIC; 
  signal miram_mux5_124_7762 : STD_LOGIC; 
  signal miram_mux5_123_7763 : STD_LOGIC; 
  signal miram_mux5_113_7764 : STD_LOGIC; 
  signal midma_current_state_FSM_FFd4_In2 : STD_LOGIC; 
  signal miram_mux2_125_7768 : STD_LOGIC; 
  signal micpu_INS_reg_5_GND_110_o_wide_mux_8_OUT_4_Q : STD_LOGIC; 
  signal miram_mux4_14_7770 : STD_LOGIC; 
  signal miram_mux4_125_7771 : STD_LOGIC; 
  signal miram_mux7_124_7773 : STD_LOGIC; 
  signal miram_mux7_131_7774 : STD_LOGIC; 
  signal miram_mux7_113_7775 : STD_LOGIC; 
  signal miram_mux4_124_7776 : STD_LOGIC; 
  signal miram_mux4_131_7777 : STD_LOGIC; 
  signal miram_mux4_113_7778 : STD_LOGIC; 
  signal miram_mux3_125_7780 : STD_LOGIC; 
  signal databus_3_LogicTrst2_7784 : STD_LOGIC; 
  signal databus_4_LogicTrst2_7785 : STD_LOGIC; 
  signal miram_mux6_131_7786 : STD_LOGIC; 
  signal miram_mux6_113_7787 : STD_LOGIC; 
  signal midma_oe_7789 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d3_7790 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d1_7791 : STD_LOGIC; 
  signal micpu_current_state_FSM_FFd2_In1_7792 : STD_LOGIC; 
  signal N72 : STD_LOGIC; 
  signal N73 : STD_LOGIC; 
  signal databus_7_LogicTrst : STD_LOGIC; 
  signal N38 : STD_LOGIC; 
  signal N32 : STD_LOGIC; 
  signal N101 : STD_LOGIC; 
  signal mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A41_7799 : STD_LOGIC; 
  signal mialu_b_7_a_7_LessThan_19_o1_7800 : STD_LOGIC; 
  signal databus_2_LogicTrst : STD_LOGIC; 
  signal mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o218 : STD_LOGIC; 
  signal mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o216_7803 : STD_LOGIC; 
  signal N121 : STD_LOGIC; 
  signal RS232_PHY_Transmitter_Mmux_TX21_7806 : STD_LOGIC; 
  signal N99 : STD_LOGIC; 
  signal micpu_INS_reg_5_GND_110_o_wide_mux_8_OUT_2_Q : STD_LOGIC; 
  signal micpu_INS_reg_5_GND_110_o_wide_mux_8_OUT_0_Q : STD_LOGIC; 
  signal mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A121_7810 : STD_LOGIC; 
  signal RS232_PHY_Transmitter_reset_Pulse_width : STD_LOGIC; 
  signal micpu_INS_reg_5_GND_110_o_wide_mux_8_OUT_1_Q : STD_LOGIC; 
  signal mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A81_7813 : STD_LOGIC; 
  signal mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o22 : STD_LOGIC; 
  signal N253 : STD_LOGIC; 
  signal N115 : STD_LOGIC; 
  signal mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o29_7817 : STD_LOGIC; 
  signal N113 : STD_LOGIC; 
  signal micpu_current_state_FSM_FFd1_In3_7819 : STD_LOGIC; 
  signal micpu_current_state_FSM_FFd1_In1_7820 : STD_LOGIC; 
  signal mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A61_7821 : STD_LOGIC; 
  signal mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A141_7822 : STD_LOGIC; 
  signal mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A21_7823 : STD_LOGIC; 
  signal mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o26_7824 : STD_LOGIC; 
  signal mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A101_7825 : STD_LOGIC; 
  signal mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o213_7826 : STD_LOGIC; 
  signal mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o212 : STD_LOGIC; 
  signal N119 : STD_LOGIC; 
  signal mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o28_7829 : STD_LOGIC; 
  signal mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o25_7830 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOBDO2 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOBDO3 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOBDO4 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOBDO5 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOBDO6 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOBDO7 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOBDO10 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOBDO11 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOBDO12 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOBDO13 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOBDO14 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOBDO15 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOPBDOP0 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOPBDOP1 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOPADOP0 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOPADOP1 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOADO2 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOADO3 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOADO4 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOADO5 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOADO6 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOADO7 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOADO10 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOADO11 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOADO12 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOADO13 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOADO14 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOADO15 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_WEBWEU0_INT : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_WEBWEU1_INT : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_WEAWEL0_INT : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_WEAWEL1_INT : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_RSTA_INT : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_REGCEBREGCE_INT : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_CLKBRDCLK_INT : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_CLKAWRCLK_INT : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ENAWREN_INT : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_REGCEA_INT : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ENBRDEN_INT : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_RSTBRST_INT : STD_LOGIC;
 
  signal mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_lut_2_Q_97 : STD_LOGIC; 
  signal mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_lut_1_Q_95 : STD_LOGIC; 
  signal mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_lut_3_Q_91 : STD_LOGIC; 
  signal mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_lut_0_1_85 : STD_LOGIC; 
  signal ProtoComp20_CYINITVCC_1 : STD_LOGIC; 
  signal mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_lut_4_Q_123 : STD_LOGIC; 
  signal mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_lut_5_Q_115 : STD_LOGIC; 
  signal mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_lut_6_Q_113 : STD_LOGIC; 
  signal mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_lut_7_Q_105 : STD_LOGIC; 
  signal micpu_Mcount_PC_reg_lut_0_rt_161 : STD_LOGIC; 
  signal micpu_Mcount_PC_reg : STD_LOGIC; 
  signal micpu_Mcount_PC_reg3 : STD_LOGIC; 
  signal micpu_Mcount_PC_reg2 : STD_LOGIC; 
  signal micpu_Mcount_PC_reg1 : STD_LOGIC; 
  signal micpu_Mcount_PC_reg5 : STD_LOGIC; 
  signal micpu_Mcount_PC_reg4 : STD_LOGIC; 
  signal micpu_Mcount_PC_reg6 : STD_LOGIC; 
  signal micpu_Mcount_PC_reg7 : STD_LOGIC; 
  signal mialu_Madd_a_7_b_7_add_2_OUT_lut_0_Q_227 : STD_LOGIC; 
  signal mialu_Madd_a_7_b_7_add_2_OUT_lut_1_Q_225 : STD_LOGIC; 
  signal mialu_Madd_a_7_b_7_add_2_OUT_lut_2_Q_223 : STD_LOGIC; 
  signal mialu_a_7_b_7_add_2_OUT_1_Q : STD_LOGIC; 
  signal mialu_a_7_b_7_add_2_OUT_0_Q : STD_LOGIC; 
  signal mialu_a_7_b_7_add_2_OUT_3_Q : STD_LOGIC; 
  signal mialu_a_7_b_7_add_2_OUT_2_Q : STD_LOGIC; 
  signal ProtoComp24_CYINITGND_0 : STD_LOGIC; 
  signal mialu_Madd_a_7_b_7_add_2_OUT_lut_3_Q_211 : STD_LOGIC; 
  signal mialu_Madd_a_7_b_7_add_2_OUT_lut_4_Q_247 : STD_LOGIC; 
  signal mialu_Madd_a_7_b_7_add_2_OUT_lut_5_Q_245 : STD_LOGIC; 
  signal mialu_a_7_b_7_add_2_OUT_5_Q : STD_LOGIC; 
  signal mialu_a_7_b_7_add_2_OUT_4_Q : STD_LOGIC; 
  signal mialu_Madd_a_7_b_7_add_2_OUT_lut_6_Q_237 : STD_LOGIC; 
  signal mialu_a_7_b_7_add_2_OUT_7_Q : STD_LOGIC; 
  signal mialu_a_7_b_7_add_2_OUT_6_Q : STD_LOGIC; 
  signal mialu_Madd_a_7_b_7_add_2_OUT_lut_7_1_230 : STD_LOGIC; 
  signal RS232_PHY_Transmitter_Mcount_Pulse_width : STD_LOGIC; 
  signal RS232_PHY_Transmitter_Mcount_Pulse_width2 : STD_LOGIC; 
  signal RS232_PHY_Transmitter_Mcount_Pulse_width1 : STD_LOGIC; 
  signal RS232_PHY_Transmitter_Mcount_Pulse_width3 : STD_LOGIC; 
  signal RS232_PHY_Transmitter_Mcount_Pulse_width7 : STD_LOGIC; 
  signal RS232_PHY_Transmitter_Mcount_Pulse_width4 : STD_LOGIC; 
  signal RS232_PHY_Transmitter_Mcount_Pulse_width6 : STD_LOGIC; 
  signal RS232_PHY_Transmitter_Mcount_Pulse_width5 : STD_LOGIC; 
  signal RS232_PHY_Receiver_Mcount_HalfBitCounter2 : STD_LOGIC; 
  signal RS232_PHY_Receiver_Mcount_HalfBitCounter1 : STD_LOGIC; 
  signal RS232_PHY_Receiver_Mcount_HalfBitCounter : STD_LOGIC; 
  signal RS232_PHY_Receiver_Mcount_HalfBitCounter3 : STD_LOGIC; 
  signal RS232_PHY_Receiver_Mcount_HalfBitCounter4 : STD_LOGIC; 
  signal RS232_PHY_Receiver_Mcount_HalfBitCounter7 : STD_LOGIC; 
  signal RS232_PHY_Receiver_Mcount_HalfBitCounter6 : STD_LOGIC; 
  signal RS232_PHY_Receiver_Mcount_HalfBitCounter5 : STD_LOGIC; 
  signal RS232_RX_IBUF_435 : STD_LOGIC; 
  signal Clk_BUFGP_IBUFG_454 : STD_LOGIC; 
  signal Reset_IBUF_457 : STD_LOGIC; 
  signal midma_write_en_write_en_MUX_446_o : STD_LOGIC; 
  signal mirom_Mram_n068010_1592 : STD_LOGIC; 
  signal mirom_Mram_n0680101_1584 : STD_LOGIC; 
  signal mirom_Mram_n0680102_1576 : STD_LOGIC; 
  signal mirom_Mram_n0680103_1566 : STD_LOGIC; 
  signal mirom_Mram_n068010_f7_1563 : STD_LOGIC; 
  signal mirom_Mram_n068010_f71 : STD_LOGIC; 
  signal ROM_Data_5_pack_20 : STD_LOGIC; 
  signal miram_rami_n0016_3_INV_miram_rami_Mram_contents_ram4_DWE2 : STD_LOGIC; 
  signal miram_rami_n0016_3_INV_miram_rami_Mram_contents_ram4_DWE1 : STD_LOGIC; 
  signal miram_rami_n0016_3_INV_miram_rami_Mram_contents_ram4_CWE2 : STD_LOGIC; 
  signal miram_rami_n0016_3_INV_miram_rami_Mram_contents_ram4_BWE1 : STD_LOGIC; 
  signal miram_rami_Mram_contents_ram4_A_1780 : STD_LOGIC; 
  signal miram_rami_Mram_contents_ram4_D_1772 : STD_LOGIC; 
  signal miram_rami_Mram_contents_ram4_F7_B_1770 : STD_LOGIC; 
  signal miram_rami_Mram_contents_ram4_F7_A_1769 : STD_LOGIC; 
  signal miram_rami_Mram_contents_ram4_C_1764 : STD_LOGIC; 
  signal miram_rami_Mram_contents_ram4_B_1753 : STD_LOGIC; 
  signal mirom_Mram_n06804_1817 : STD_LOGIC; 
  signal mirom_Mram_n068041_1809 : STD_LOGIC; 
  signal mirom_Mram_n068042_1801 : STD_LOGIC; 
  signal mirom_Mram_n068043_1791 : STD_LOGIC; 
  signal mirom_Mram_n06804_f7_1788 : STD_LOGIC; 
  signal mirom_Mram_n06804_f71 : STD_LOGIC; 
  signal ROM_Data_2_pack_20 : STD_LOGIC; 
  signal midma_Mcount_Data_count : STD_LOGIC; 
  signal midma_Mcount_Data_count1 : STD_LOGIC; 
  signal midma_GND_15_o_clk_DFF_35_pack_3 : STD_LOGIC; 
  signal midma_GND_15_o_clk_DFF_35_rstpot_2078 : STD_LOGIC; 
  signal midma_current_state_FSM_FFd4_In22 : STD_LOGIC; 
  signal midma_current_state_FSM_FFd4_In221_2259 : STD_LOGIC; 
  signal midma_current_state_FSM_FFd4_In22_f7_2258 : STD_LOGIC; 
  signal mirom_Mram_n068012_2319 : STD_LOGIC; 
  signal mirom_Mram_n0680121_2314 : STD_LOGIC; 
  signal mirom_Mram_n0680122_2298 : STD_LOGIC; 
  signal mirom_Mram_n068012_f7_2291 : STD_LOGIC; 
  signal mirom_Mram_n0680123_2288 : STD_LOGIC; 
  signal ROM_Data_6_pack_20 : STD_LOGIC; 
  signal mirom_Mram_n068012_f71 : STD_LOGIC; 
  signal N281 : STD_LOGIC; 
  signal databus_5_rt_2440 : STD_LOGIC; 
  signal micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_lut_1_Q_2437 : STD_LOGIC; 
  signal databus_7_rt_2435 : STD_LOGIC; 
  signal micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_lut_3_Q_2430 : STD_LOGIC; 
  signal micpu_TMP_reg_7_Index_Reg_7_add_24_OUT_3_Q : STD_LOGIC; 
  signal micpu_TMP_reg_7_Index_Reg_7_add_24_OUT_2_Q : STD_LOGIC; 
  signal micpu_TMP_reg_7_Index_Reg_7_add_24_OUT_1_Q : STD_LOGIC; 
  signal micpu_TMP_reg_7_Index_Reg_7_add_24_OUT_0_Q : STD_LOGIC; 
  signal micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_lut_0_Q_2420 : STD_LOGIC; 
  signal databus_4_rt_2419 : STD_LOGIC; 
  signal databus_6_rt_2418 : STD_LOGIC; 
  signal micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_lut_2_Q_2413 : STD_LOGIC; 
  signal ProtoComp283_CYINITGND_0 : STD_LOGIC; 
  signal micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_lut_4_Q_2476 : STD_LOGIC; 
  signal micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_lut_5_Q_2471 : STD_LOGIC; 
  signal miram_contents_ram_55_7_databus_5_rt_2470 : STD_LOGIC; 
  signal miram_contents_ram_55_7_databus_6_rt_2469 : STD_LOGIC; 
  signal micpu_TMP_reg_7_Index_Reg_7_add_24_OUT_6_Q : STD_LOGIC; 
  signal micpu_TMP_reg_7_Index_Reg_7_add_24_OUT_5_Q : STD_LOGIC; 
  signal micpu_TMP_reg_7_Index_Reg_7_add_24_OUT_4_Q : STD_LOGIC; 
  signal micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_lut_6_Q_2464 : STD_LOGIC; 
  signal micpu_TMP_reg_7_Index_Reg_7_add_24_OUT_7_Q : STD_LOGIC; 
  signal micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_lut_7_Q_2456 : STD_LOGIC; 
  signal miram_contents_ram_55_7_databus_4_rt_2451 : STD_LOGIC; 
  signal mirom_Mram_n068021_2517 : STD_LOGIC; 
  signal mirom_Mram_n068022_2511 : STD_LOGIC; 
  signal mirom_Mram_n068024_2497 : STD_LOGIC; 
  signal mirom_Mram_n06802_f7_2495 : STD_LOGIC; 
  signal ROM_Data_1_pack_20 : STD_LOGIC; 
  signal mirom_Mram_n06802_f71 : STD_LOGIC; 
  signal mirom_Mram_n068023_2491 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_rstpot_2677 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_pack_2 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_rstpot_2672 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_ram_full_comb_PWR_36_o_MUX_10_o : STD_LOGIC; 
  signal micpu_n0554_inv : STD_LOGIC; 
  signal N126 : STD_LOGIC; 
  signal midma_current_state_FSM_FFd2_In : STD_LOGIC; 
  signal N125 : STD_LOGIC; 
  signal midma_current_state_FSM_FFd1_In : STD_LOGIC; 
  signal miram_rami_n0016_2_INV_miram_rami_Mram_contents_ram3_DWE2 : STD_LOGIC; 
  signal miram_rami_n0016_2_INV_miram_rami_Mram_contents_ram3_DWE1 : STD_LOGIC; 
  signal miram_rami_n0016_2_INV_miram_rami_Mram_contents_ram3_CWE2 : STD_LOGIC; 
  signal miram_rami_n0016_2_INV_miram_rami_Mram_contents_ram3_BWE1 : STD_LOGIC; 
  signal miram_rami_Mram_contents_ram3_A_3137 : STD_LOGIC; 
  signal miram_rami_Mram_contents_ram3_D_3129 : STD_LOGIC; 
  signal miram_rami_Mram_contents_ram3_F7_B_3127 : STD_LOGIC; 
  signal miram_rami_Mram_contents_ram3_F7_A_3126 : STD_LOGIC; 
  signal miram_rami_Mram_contents_ram3_C_3121 : STD_LOGIC; 
  signal miram_rami_Mram_contents_ram3_B_3110 : STD_LOGIC; 
  signal miram_rami_n0016_6_INV_miram_rami_Mram_contents_ram7_DWE2 : STD_LOGIC; 
  signal miram_rami_n0016_6_INV_miram_rami_Mram_contents_ram7_DWE1 : STD_LOGIC; 
  signal miram_rami_n0016_6_INV_miram_rami_Mram_contents_ram7_CWE2 : STD_LOGIC; 
  signal miram_rami_n0016_6_INV_miram_rami_Mram_contents_ram7_BWE1 : STD_LOGIC; 
  signal miram_rami_Mram_contents_ram7_A_3174 : STD_LOGIC; 
  signal miram_rami_Mram_contents_ram7_D_3166 : STD_LOGIC; 
  signal miram_rami_Mram_contents_ram7_F7_B_3164 : STD_LOGIC; 
  signal miram_rami_Mram_contents_ram7_F7_A_3163 : STD_LOGIC; 
  signal miram_rami_Mram_contents_ram7_C_3158 : STD_LOGIC; 
  signal miram_rami_Mram_contents_ram7_B_3147 : STD_LOGIC; 
  signal miram_rami_n0016_4_INV_miram_rami_Mram_contents_ram5_DWE2 : STD_LOGIC; 
  signal miram_rami_n0016_4_INV_miram_rami_Mram_contents_ram5_DWE1 : STD_LOGIC; 
  signal miram_rami_n0016_4_INV_miram_rami_Mram_contents_ram5_CWE2 : STD_LOGIC; 
  signal miram_rami_n0016_4_INV_miram_rami_Mram_contents_ram5_BWE1 : STD_LOGIC; 
  signal miram_rami_Mram_contents_ram5_A_3211 : STD_LOGIC; 
  signal miram_rami_Mram_contents_ram5_D_3203 : STD_LOGIC; 
  signal miram_rami_Mram_contents_ram5_F7_B_3201 : STD_LOGIC; 
  signal miram_rami_Mram_contents_ram5_F7_A_3200 : STD_LOGIC; 
  signal miram_rami_Mram_contents_ram5_C_3195 : STD_LOGIC; 
  signal miram_rami_Mram_contents_ram5_B_3184 : STD_LOGIC; 
  signal miram_rami_n0016_1_INV_miram_rami_Mram_contents_ram2_DWE2 : STD_LOGIC; 
  signal miram_rami_n0016_1_INV_miram_rami_Mram_contents_ram2_DWE1 : STD_LOGIC; 
  signal miram_rami_n0016_1_INV_miram_rami_Mram_contents_ram2_CWE2 : STD_LOGIC; 
  signal miram_rami_n0016_1_INV_miram_rami_Mram_contents_ram2_BWE1 : STD_LOGIC; 
  signal miram_rami_Mram_contents_ram2_A_3326 : STD_LOGIC; 
  signal miram_rami_Mram_contents_ram2_D_3318 : STD_LOGIC; 
  signal miram_rami_Mram_contents_ram2_F7_B_3316 : STD_LOGIC; 
  signal miram_rami_Mram_contents_ram2_F7_A_3315 : STD_LOGIC; 
  signal miram_rami_Mram_contents_ram2_C_3310 : STD_LOGIC; 
  signal miram_rami_Mram_contents_ram2_B_3299 : STD_LOGIC; 
  signal miram_rami_n0016_5_INV_miram_rami_Mram_contents_ram6_DWE2 : STD_LOGIC; 
  signal miram_rami_n0016_5_INV_miram_rami_Mram_contents_ram6_DWE1 : STD_LOGIC; 
  signal miram_rami_n0016_5_INV_miram_rami_Mram_contents_ram6_CWE2 : STD_LOGIC; 
  signal miram_rami_n0016_5_INV_miram_rami_Mram_contents_ram6_BWE1 : STD_LOGIC; 
  signal miram_rami_Mram_contents_ram6_A_3363 : STD_LOGIC; 
  signal miram_rami_Mram_contents_ram6_D_3355 : STD_LOGIC; 
  signal miram_rami_Mram_contents_ram6_F7_B_3353 : STD_LOGIC; 
  signal miram_rami_Mram_contents_ram6_F7_A_3352 : STD_LOGIC; 
  signal miram_rami_Mram_contents_ram6_C_3347 : STD_LOGIC; 
  signal miram_rami_Mram_contents_ram6_B_3336 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_3_GND_52_o_mux_2_OUT_1_Q : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_2_pack_7 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_3_GND_52_o_mux_2_OUT_0_Q : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_3_GND_52_o_mux_2_OUT_2_Q : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_3_GND_52_o_mux_2_OUT_3_Q : STD_LOGIC; 
  signal RS232_PHY_Receiver_code_tmp : STD_LOGIC; 
  signal RS232_PHY_Receiver_Code_out_3528 : STD_LOGIC; 
  signal RS232_PHY_Receiver_store_tmp : STD_LOGIC; 
  signal midma_data_read_tmp : STD_LOGIC; 
  signal midma_current_state_FSM_FFd3_In : STD_LOGIC; 
  signal midma_current_state_FSM_FFd3_In21_3967 : STD_LOGIC; 
  signal midma_current_state_FSM_FFd3_In2 : STD_LOGIC; 
  signal midma_current_state_FSM_FFd4_In2_pack_13 : STD_LOGIC; 
  signal midma_current_state_FSM_FFd4_In : STD_LOGIC; 
  signal mirom_Mram_n0680 : STD_LOGIC; 
  signal mirom_Mram_n06801_4037 : STD_LOGIC; 
  signal mirom_Mram_n06802_4029 : STD_LOGIC; 
  signal mirom_Mram_n06803_4019 : STD_LOGIC; 
  signal mirom_Mram_n0680_f7_4016 : STD_LOGIC; 
  signal mirom_Mram_n0680_f71 : STD_LOGIC; 
  signal ROM_Data_0_pack_20 : STD_LOGIC; 
  signal midma_address_2_pack_3 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_3_GND_46_o_mux_2_OUT_3_Q : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_3_GND_46_o_mux_2_OUT_2_Q : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_2_pack_7 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_3_GND_46_o_mux_2_OUT_1_Q : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_3_GND_46_o_mux_2_OUT_0_Q : STD_LOGIC; 
  signal RS232_PHY_Receiver_valid_tmp : STD_LOGIC; 
  signal Temp_L_4_OBUF_4678 : STD_LOGIC; 
  signal RS232_PHY_Receiver_current_state_FSM_FFd2_In1_4694 : STD_LOGIC; 
  signal RS232_PHY_Receiver_current_state_FSM_FFd2_In2_4688 : STD_LOGIC; 
  signal RS232_PHY_Receiver_current_state_FSM_FFd2_In : STD_LOGIC; 
  signal RS232_PHY_Receiver_DataCount_0_pack_14 : STD_LOGIC; 
  signal RS232_PHY_Receiver_DataCount_3_DataCount_3_mux_27_OUT_1_Q : STD_LOGIC; 
  signal RS232_PHY_Receiver_DataCount_3_DataCount_3_mux_27_OUT_2_Q : STD_LOGIC; 
  signal RS232_PHY_Receiver_DataCount_3_DataCount_3_mux_27_OUT_0_Q : STD_LOGIC; 
  signal RS232_PHY_Receiver_DataCount_3_DataCount_3_mux_27_OUT_3_Q : STD_LOGIC; 
  signal midma_tx_data_5_databus_6_rt_4761 : STD_LOGIC; 
  signal midma_tx_data_5_databus_4_rt_4756 : STD_LOGIC; 
  signal miram_rami_n0016_0_INV_miram_rami_Mram_contents_ram1_DWE2 : STD_LOGIC; 
  signal miram_rami_n0016_0_INV_miram_rami_Mram_contents_ram1_DWE1 : STD_LOGIC; 
  signal miram_rami_n0016_0_INV_miram_rami_Mram_contents_ram1_CWE2 : STD_LOGIC; 
  signal miram_rami_n0016_0_INV_miram_rami_Mram_contents_ram1_BWE1 : STD_LOGIC; 
  signal miram_rami_Mram_contents_ram1_A_4818 : STD_LOGIC; 
  signal miram_rami_Mram_contents_ram1_D_4810 : STD_LOGIC; 
  signal miram_rami_Mram_contents_ram1_F7_B_4808 : STD_LOGIC; 
  signal miram_rami_Mram_contents_ram1_F7_A_4807 : STD_LOGIC; 
  signal miram_rami_Mram_contents_ram1_C_4802 : STD_LOGIC; 
  signal miram_rami_Mram_contents_ram1_B_4791 : STD_LOGIC; 
  signal mirom_Mram_n0680142_4875 : STD_LOGIC; 
  signal mirom_Mram_n068014_4856 : STD_LOGIC; 
  signal mirom_Mram_n0680141_4850 : STD_LOGIC; 
  signal mirom_Mram_n068014_f71 : STD_LOGIC; 
  signal mirom_Mram_n068014_f7_4845 : STD_LOGIC; 
  signal mirom_Mram_n0680143_4840 : STD_LOGIC; 
  signal miram_rami_n0016_7_INV_miram_rami_Mram_contents_ram8_DWE2 : STD_LOGIC; 
  signal miram_rami_n0016_7_INV_miram_rami_Mram_contents_ram8_DWE1 : STD_LOGIC; 
  signal miram_rami_n0016_7_INV_miram_rami_Mram_contents_ram8_CWE2 : STD_LOGIC; 
  signal miram_rami_n0016_7_INV_miram_rami_Mram_contents_ram8_BWE1 : STD_LOGIC; 
  signal miram_rami_Mram_contents_ram8_A_4907 : STD_LOGIC; 
  signal miram_rami_Mram_contents_ram8_D_4899 : STD_LOGIC; 
  signal miram_rami_Mram_contents_ram8_F7_B_4897 : STD_LOGIC; 
  signal miram_rami_Mram_contents_ram8_F7_A_4896 : STD_LOGIC; 
  signal miram_rami_Mram_contents_ram8_C_4891 : STD_LOGIC; 
  signal miram_rami_Mram_contents_ram8_B_4880 : STD_LOGIC; 
  signal midma_oe_oe_MUX_471_o : STD_LOGIC; 
  signal N112 : STD_LOGIC; 
  signal N97 : STD_LOGIC; 
  signal N111 : STD_LOGIC; 
  signal Temp_L_0_OBUF_4992 : STD_LOGIC; 
  signal Temp_L_3_OBUF_4981 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_RST_FULL_GEN_5004 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d3_rt_4999 : STD_LOGIC; 
  signal micpu_current_state_FSM_FFd3_In : STD_LOGIC; 
  signal micpu_current_state_FSM_FFd2_In : STD_LOGIC; 
  signal micpu_n0542_inv : STD_LOGIC; 
  signal mialu_u_instruction_4_X_86_o_wide_mux_23_OUT_3_Q : STD_LOGIC; 
  signal mialu_u_instruction_4_X_86_o_wide_mux_23_OUT_5_Q : STD_LOGIC; 
  signal mialu_u_instruction_4_X_86_o_wide_mux_23_OUT_4_Q : STD_LOGIC; 
  signal miram_contents_ram_40_6_databus_7_rt_5248 : STD_LOGIC; 
  signal miram_contents_ram_40_6_databus_5_rt_5238 : STD_LOGIC; 
  signal N130 : STD_LOGIC; 
  signal mialu_u_instruction_4_X_86_o_wide_mux_23_OUT_6_Q : STD_LOGIC; 
  signal N129 : STD_LOGIC; 
  signal mialu_u_instruction_4_X_86_o_wide_mux_23_OUT_7_Q : STD_LOGIC; 
  signal N38_pack_8 : STD_LOGIC; 
  signal RS232_PHY_Receiver_current_state_FSM_FFd1_pack_7 : STD_LOGIC; 
  signal RS232_PHY_Receiver_current_state_FSM_FFd1_In : STD_LOGIC; 
  signal RS232_PHY_Transmitter_EOT_tmp : STD_LOGIC; 
  signal RS232_PHY_Valid_D_TX_RDY_i_AND_3_o_pack_1 : STD_LOGIC; 
  signal N117 : STD_LOGIC; 
  signal mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o220 : STD_LOGIC; 
  signal RS232_PHY_Transmitter_current_state_FSM_FFd2_In1_5639 : STD_LOGIC; 
  signal RS232_PHY_Transmitter_current_state_FSM_FFd2_In2_5635 : STD_LOGIC; 
  signal RS232_PHY_Transmitter_current_state_FSM_FFd2_In : STD_LOGIC; 
  signal RS232_PHY_Transmitter_current_state_FSM_FFd1_In : STD_LOGIC; 
  signal midma_valid_d_rstpot_5677 : STD_LOGIC; 
  signal mirom_Mram_n06806_5708 : STD_LOGIC; 
  signal mirom_Mram_n068061_5700 : STD_LOGIC; 
  signal mirom_Mram_n068062_5692 : STD_LOGIC; 
  signal mirom_Mram_n068063_5684 : STD_LOGIC; 
  signal mirom_Mram_n06806_f7_5683 : STD_LOGIC; 
  signal mirom_Mram_n06806_f71 : STD_LOGIC; 
  signal N128 : STD_LOGIC; 
  signal mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_lut_7_3_5763 : STD_LOGIC; 
  signal N127 : STD_LOGIC; 
  signal mialu_u_instruction_4_X_86_o_wide_mux_23_OUT_0_Q : STD_LOGIC; 
  signal mialu_u_instruction_4_X_86_o_wide_mux_23_OUT_2_Q : STD_LOGIC; 
  signal mialu_u_instruction_4_X_86_o_wide_mux_23_OUT_1_Q : STD_LOGIC; 
  signal N108 : STD_LOGIC; 
  signal N107 : STD_LOGIC; 
  signal N84 : STD_LOGIC; 
  signal RS232_PHY_Transmitter_Data_count_3_Data_count_3_mux_21_OUT_0_Q : STD_LOGIC; 
  signal RS232_PHY_Transmitter_Data_count_3_Data_count_3_mux_21_OUT_3_Q : STD_LOGIC; 
  signal RS232_PHY_Transmitter_Data_count_3_pack_6 : STD_LOGIC; 
  signal RS232_PHY_Transmitter_Data_count_3_Data_count_3_mux_21_OUT_2_Q : STD_LOGIC; 
  signal RS232_PHY_Transmitter_Data_count_2_pack_10 : STD_LOGIC; 
  signal RS232_PHY_Transmitter_bit_trans_pack_8 : STD_LOGIC; 
  signal RS232_PHY_Transmitter_Data_count_3_Data_count_3_mux_21_OUT_1_Q : STD_LOGIC; 
  signal Temp_H_0_OBUF_6128 : STD_LOGIC; 
  signal Temp_H_3_OBUF_6119 : STD_LOGIC; 
  signal N113_pack_2 : STD_LOGIC; 
  signal N123 : STD_LOGIC; 
  signal N124 : STD_LOGIC; 
  signal micpu_current_state_FSM_FFd1_In_pack_13 : STD_LOGIC; 
  signal N110 : STD_LOGIC; 
  signal N109 : STD_LOGIC; 
  signal N87 : STD_LOGIC; 
  signal Temp_H_4_OBUF_6302 : STD_LOGIC; 
  signal midma_dma_rq_rstpot_6310 : STD_LOGIC; 
  signal midma_GND_15_o_clk_DFF_27_rstpot_6434 : STD_LOGIC; 
  signal midma_GND_15_o_clk_DFF_27_pack_6 : STD_LOGIC; 
  signal mialu_FlagZ_rstpot_6502 : STD_LOGIC; 
  signal mirom_Mram_n06808_6541 : STD_LOGIC; 
  signal mirom_Mram_n068081_6533 : STD_LOGIC; 
  signal mirom_Mram_n068082_6525 : STD_LOGIC; 
  signal mirom_Mram_n068083_6517 : STD_LOGIC; 
  signal mirom_Mram_n06808_f7_6516 : STD_LOGIC; 
  signal mirom_Mram_n06808_f71 : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_cy_3_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_cy_3_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_cy_3_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_cy_3_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_xor_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_xor_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_xor_7_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_micpu_PC_reg_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_micpu_PC_reg_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_micpu_PC_reg_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_micpu_PC_reg_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_micpu_PC_reg_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_micpu_PC_reg_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_micpu_PC_reg_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_micpu_PC_reg_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mialu_Madd_a_7_b_7_add_2_OUT_cy_3_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mialu_Madd_a_7_b_7_add_2_OUT_cy_3_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mialu_Madd_a_7_b_7_add_2_OUT_cy_3_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mialu_Madd_a_7_b_7_add_2_OUT_cy_3_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mialu_Madd_a_7_b_7_add_2_OUT_xor_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mialu_Madd_a_7_b_7_add_2_OUT_xor_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mialu_Madd_a_7_b_7_add_2_OUT_xor_7_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Transmitter_Pulse_width_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Transmitter_Pulse_width_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Transmitter_Pulse_width_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Transmitter_Pulse_width_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Transmitter_Pulse_width_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Transmitter_Pulse_width_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Transmitter_Pulse_width_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Transmitter_Pulse_width_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Receiver_HalfBitCounter_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Receiver_HalfBitCounter_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Receiver_HalfBitCounter_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Receiver_HalfBitCounter_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Receiver_HalfBitCounter_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Receiver_HalfBitCounter_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Receiver_HalfBitCounter_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Receiver_HalfBitCounter_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Temp_H_0_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Temp_H_1_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Temp_H_2_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Temp_H_3_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Temp_H_4_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Temp_H_5_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Temp_H_6_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_RS232_TX_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Temp_L_0_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Temp_L_1_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Temp_L_2_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Temp_L_3_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Temp_L_4_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Temp_L_5_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Temp_L_6_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_switches_0_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_switches_1_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_switches_2_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_switches_3_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_switches_4_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_switches_5_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_switches_6_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_switches_7_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Clk_BUFGP_BUFG_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_13_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_13_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_13_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_13_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_13_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_13_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_13_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_13_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_12_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_12_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_39_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_39_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_39_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_39_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_39_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_39_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_39_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_39_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_12_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_12_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_12_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_12_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_12_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_12_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_14_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_14_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_9_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_9_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_14_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_14_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_14_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_14_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_14_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_14_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_7_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_7_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_7_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_7_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_7_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_7_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_7_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_7_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_2_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_2_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_53_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_53_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_53_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_53_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_53_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_53_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_53_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_53_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_1_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_1_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_1_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_1_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_1_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_1_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_1_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_1_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_10_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_10_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_10_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_10_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_10_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_10_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_10_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_10_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_0_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_0_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_0_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_0_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_0_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_0_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_0_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_0_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_15_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_15_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_15_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_15_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_15_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_15_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_30_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_30_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_30_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_30_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_30_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_30_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_30_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_30_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_26_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_26_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_26_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_26_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_26_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_26_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_26_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_26_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_32_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_32_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_32_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_32_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_32_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_32_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_32_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_32_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_37_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_37_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_37_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_37_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_37_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_37_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_37_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_37_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_3_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_3_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_3_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_3_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_3_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_3_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_3_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_3_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_15_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_15_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_27_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_27_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_27_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_27_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_27_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_27_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_27_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_27_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_24_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_24_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_24_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_24_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_24_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_24_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_24_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_24_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_9_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_9_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_9_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_9_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_9_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_9_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_micpu_TMP_reg_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_micpu_TMP_reg_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_5_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_5_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_5_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_5_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_5_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_5_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_5_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_5_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_2_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_2_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_2_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_2_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_2_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_2_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_13_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_13_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_13_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_13_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_13_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_13_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_13_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_13_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_16_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_16_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_18_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_18_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_18_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_18_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_18_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_18_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_18_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_18_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_31_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_31_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_31_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_31_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_31_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_31_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_31_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_31_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_27_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_27_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_27_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_27_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_27_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_27_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_27_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_27_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_57_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_57_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_57_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_57_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_57_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_57_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_57_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_57_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_8_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_8_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_8_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_8_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_8_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_8_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_8_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_8_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_36_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_36_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_36_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_36_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_36_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_36_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_36_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_36_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_25_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_25_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_25_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_25_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_25_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_25_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_25_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_25_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_midma_write_en_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_5_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_5_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_5_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_5_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_5_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_5_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_5_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_5_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_7_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_7_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_7_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_7_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_7_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_7_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_7_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_7_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_0_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_0_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_0_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_0_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_0_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_0_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_0_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_0_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_29_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_29_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_29_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_29_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_28_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_28_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_28_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_28_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_28_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_28_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_28_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_28_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_23_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_23_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_23_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_23_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_23_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_23_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_23_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_23_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_41_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_41_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_41_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_41_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_41_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_41_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_41_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_41_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_43_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_43_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_43_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_43_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_43_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_43_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_43_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_43_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_34_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_34_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_34_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_34_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_34_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_34_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_34_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_34_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_6_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_6_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_6_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_6_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_6_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_6_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_6_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_26_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_26_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_26_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_26_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_26_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_26_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_26_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_26_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_25_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_25_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_25_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_25_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_25_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_25_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_25_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_25_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_29_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_29_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_29_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_29_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_29_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_29_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_29_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_29_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_53_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_53_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_53_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_53_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_53_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_53_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_53_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_53_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_12_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_12_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_12_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_12_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_12_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_12_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_12_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_12_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_16_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_16_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_16_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_16_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_16_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_16_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_micpu_INS_reg_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_micpu_INS_reg_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_21_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_21_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_21_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_21_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_21_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_21_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_21_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_21_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_50_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_50_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_50_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_50_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_50_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_50_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_50_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_50_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_11_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_11_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_11_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_11_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_11_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_11_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_11_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_11_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_56_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_56_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_56_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_56_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_56_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_56_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_56_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_56_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_35_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_35_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_35_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_35_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_35_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_35_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_35_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_35_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram4_D_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram4_D_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram4_D_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram4_D_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram4_D_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram4_D_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram4_D_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram4_D_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram4_D_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram4_D_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram4_D_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram4_D_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram4_D_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram4_D_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram4_D_WE : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram4_C_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram4_C_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram4_C_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram4_C_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram4_C_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram4_C_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram4_C_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram4_C_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram4_C_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram4_C_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram4_C_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram4_C_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram4_C_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram4_C_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram4_C_WE : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram4_B_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram4_B_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram4_B_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram4_B_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram4_B_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram4_B_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram4_B_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram4_B_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram4_B_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram4_B_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram4_B_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram4_B_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram4_B_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram4_B_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram4_B_WE : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram4_A_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram4_A_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram4_A_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram4_A_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram4_A_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram4_A_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram4_A_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram4_A_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram4_A_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram4_A_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram4_A_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram4_A_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram4_A_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram4_A_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram4_A_WE : STD_LOGIC; 
  signal NlwBufferSignal_micpu_INS_reg_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_micpu_INS_reg_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_4_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_4_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_4_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_4_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_4_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_4_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_4_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_4_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_8_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_8_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_8_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_8_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_8_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_8_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_8_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_8_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_10_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_10_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_10_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_10_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_10_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_10_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_10_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_10_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_3_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_3_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_3_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_3_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_3_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_3_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_3_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_3_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_29_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_29_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_29_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_29_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_midma_Data_count_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_midma_Data_count_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_midma_address_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_midma_address_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_midma_address_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_55_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_55_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_55_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_55_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_55_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_55_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_55_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_55_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_56_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_56_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_56_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_56_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_56_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_56_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_56_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_56_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_38_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_38_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_38_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_38_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_38_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_38_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_38_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_38_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_midma_GND_15_o_clk_DFF_35_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_24_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_24_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_24_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_24_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_24_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_24_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_24_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_24_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_6_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_6_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_6_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_6_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_6_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_6_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_6_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_6_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_micpu_INS_reg_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_micpu_INS_reg_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_30_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_30_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_30_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_30_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_30_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_30_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_30_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_30_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_11_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_11_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_11_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_11_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_11_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_11_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_11_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_11_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_2_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_2_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_2_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_2_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_2_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_2_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_2_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_2_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_IN : STD_LOGIC; 
  signal NlwBufferSignal_midma_address_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_midma_address_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_micpu_TMP_reg_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_micpu_TMP_reg_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_54_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_54_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_54_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_54_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_54_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_54_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_54_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_54_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_19_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_19_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_19_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_19_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_19_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_19_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_19_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_19_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_61_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_61_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_61_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_61_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_61_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_61_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_58_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_58_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_cy_3_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_cy_3_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_cy_3_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_cy_3_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_58_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_58_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_55_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_55_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_55_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_xor_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_xor_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_xor_7_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_55_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_55_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_micpu_INS_reg_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_micpu_INS_reg_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_mialu_index_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mialu_index_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mialu_index_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mialu_index_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_15_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_15_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_15_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_15_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_15_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_15_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_15_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_15_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_14_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_14_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_14_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_14_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_14_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_14_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_14_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_14_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_33_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_33_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_33_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_33_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_33_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_33_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_33_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_33_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_38_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_38_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_38_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_38_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_38_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_38_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_38_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_38_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_ram_full_fb_i_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_17_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_17_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_17_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_17_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_58_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_58_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_58_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_58_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_58_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_58_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_58_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_58_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_46_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_46_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_46_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_46_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_46_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_46_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_46_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_46_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_17_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_17_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_17_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_17_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_51_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_51_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_51_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_51_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_51_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_51_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_51_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_51_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_42_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_42_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_42_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_42_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_42_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_42_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_42_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_42_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_45_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_45_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_45_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_45_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_45_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_45_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_45_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_45_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_micpu_TMP_reg_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_micpu_TMP_reg_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_59_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_59_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_59_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_59_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_59_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_59_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_59_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_59_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_19_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_19_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_19_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_19_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_19_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_19_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_19_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_19_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_57_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_57_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_57_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_57_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_57_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_57_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_57_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_57_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_18_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_18_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_18_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_18_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_18_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_18_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_18_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_18_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_41_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_41_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_41_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_41_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_41_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_41_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_41_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_41_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_17_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_17_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_17_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_17_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_17_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_17_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_midma_current_state_FSM_FFd2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_midma_current_state_FSM_FFd1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram3_D_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram3_D_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram3_D_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram3_D_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram3_D_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram3_D_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram3_D_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram3_D_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram3_D_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram3_D_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram3_D_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram3_D_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram3_D_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram3_D_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram3_D_WE : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram3_C_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram3_C_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram3_C_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram3_C_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram3_C_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram3_C_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram3_C_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram3_C_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram3_C_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram3_C_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram3_C_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram3_C_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram3_C_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram3_C_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram3_C_WE : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram3_B_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram3_B_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram3_B_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram3_B_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram3_B_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram3_B_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram3_B_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram3_B_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram3_B_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram3_B_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram3_B_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram3_B_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram3_B_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram3_B_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram3_B_WE : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram3_A_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram3_A_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram3_A_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram3_A_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram3_A_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram3_A_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram3_A_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram3_A_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram3_A_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram3_A_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram3_A_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram3_A_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram3_A_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram3_A_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram3_A_WE : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram7_D_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram7_D_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram7_D_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram7_D_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram7_D_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram7_D_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram7_D_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram7_D_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram7_D_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram7_D_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram7_D_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram7_D_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram7_D_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram7_D_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram7_D_WE : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram7_C_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram7_C_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram7_C_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram7_C_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram7_C_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram7_C_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram7_C_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram7_C_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram7_C_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram7_C_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram7_C_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram7_C_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram7_C_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram7_C_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram7_C_WE : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram7_B_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram7_B_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram7_B_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram7_B_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram7_B_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram7_B_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram7_B_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram7_B_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram7_B_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram7_B_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram7_B_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram7_B_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram7_B_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram7_B_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram7_B_WE : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram7_A_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram7_A_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram7_A_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram7_A_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram7_A_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram7_A_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram7_A_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram7_A_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram7_A_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram7_A_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram7_A_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram7_A_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram7_A_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram7_A_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram7_A_WE : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram5_D_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram5_D_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram5_D_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram5_D_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram5_D_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram5_D_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram5_D_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram5_D_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram5_D_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram5_D_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram5_D_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram5_D_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram5_D_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram5_D_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram5_D_WE : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram5_C_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram5_C_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram5_C_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram5_C_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram5_C_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram5_C_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram5_C_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram5_C_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram5_C_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram5_C_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram5_C_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram5_C_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram5_C_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram5_C_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram5_C_WE : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram5_B_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram5_B_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram5_B_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram5_B_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram5_B_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram5_B_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram5_B_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram5_B_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram5_B_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram5_B_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram5_B_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram5_B_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram5_B_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram5_B_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram5_B_WE : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram5_A_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram5_A_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram5_A_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram5_A_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram5_A_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram5_A_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram5_A_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram5_A_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram5_A_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram5_A_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram5_A_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram5_A_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram5_A_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram5_A_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram5_A_WE : STD_LOGIC; 
  signal NlwBufferSignal_micpu_INS_reg_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_micpu_INS_reg_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_33_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_33_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_33_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_33_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_33_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_33_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_33_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_33_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_midma_address_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_midma_address_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram2_D_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram2_D_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram2_D_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram2_D_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram2_D_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram2_D_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram2_D_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram2_D_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram2_D_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram2_D_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram2_D_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram2_D_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram2_D_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram2_D_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram2_D_WE : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram2_C_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram2_C_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram2_C_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram2_C_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram2_C_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram2_C_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram2_C_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram2_C_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram2_C_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram2_C_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram2_C_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram2_C_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram2_C_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram2_C_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram2_C_WE : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram2_B_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram2_B_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram2_B_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram2_B_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram2_B_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram2_B_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram2_B_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram2_B_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram2_B_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram2_B_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram2_B_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram2_B_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram2_B_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram2_B_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram2_B_WE : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram2_A_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram2_A_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram2_A_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram2_A_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram2_A_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram2_A_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram2_A_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram2_A_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram2_A_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram2_A_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram2_A_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram2_A_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram2_A_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram2_A_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram2_A_WE : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram6_D_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram6_D_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram6_D_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram6_D_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram6_D_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram6_D_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram6_D_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram6_D_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram6_D_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram6_D_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram6_D_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram6_D_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram6_D_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram6_D_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram6_D_WE : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram6_C_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram6_C_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram6_C_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram6_C_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram6_C_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram6_C_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram6_C_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram6_C_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram6_C_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram6_C_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram6_C_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram6_C_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram6_C_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram6_C_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram6_C_WE : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram6_B_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram6_B_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram6_B_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram6_B_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram6_B_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram6_B_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram6_B_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram6_B_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram6_B_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram6_B_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram6_B_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram6_B_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram6_B_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram6_B_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram6_B_WE : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram6_A_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram6_A_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram6_A_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram6_A_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram6_A_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram6_A_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram6_A_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram6_A_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram6_A_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram6_A_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram6_A_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram6_A_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram6_A_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram6_A_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram6_A_WE : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_52_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_52_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_52_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_52_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_52_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_52_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_52_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_52_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_23_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_23_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_23_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_23_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_23_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_23_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_23_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_23_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_21_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_21_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_21_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_21_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_21_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_21_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_21_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_21_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_36_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_36_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_36_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_36_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_36_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_36_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_36_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_36_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_17_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_17_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Receiver_Store_out_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Receiver_Code_out_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_20_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_20_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_20_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_20_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_22_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_22_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_22_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_22_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_22_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_22_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_22_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_22_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_20_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_20_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_20_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_20_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_micpu_TMP_reg_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_micpu_TMP_reg_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_micpu_TMP_reg_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_micpu_TMP_reg_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_micpu_TMP_reg_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_micpu_TMP_reg_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_44_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_44_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_44_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_44_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_44_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_44_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_44_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_44_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_59_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_59_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_59_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_59_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_59_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_59_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_59_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_4_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_4_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_4_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_4_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_4_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_4_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_4_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_4_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_9_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_9_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_9_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_9_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_9_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_9_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_9_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_9_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_28_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_28_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_28_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_28_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_28_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_28_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_28_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_28_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_32_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_32_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_32_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_32_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_32_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_32_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_32_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_32_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_39_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_39_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_39_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_39_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_39_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_39_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_39_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_39_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_37_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_37_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_37_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_37_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_37_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_37_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_37_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_37_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_ram_empty_i_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_ram_empty_i_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_49_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_49_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_49_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_49_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_49_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_49_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_49_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_49_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_midma_data_read_CLK : STD_LOGIC; 
  signal NlwBufferSignal_midma_current_state_FSM_FFd3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_midma_current_state_FSM_FFd4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_40_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_40_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_60_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_60_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_60_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_60_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_60_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_60_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_60_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_60_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_micpu_TMP_reg_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_micpu_TMP_reg_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_midma_address_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_40_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_40_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_40_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_40_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_40_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_40_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_micpu_INS_reg_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_micpu_INS_reg_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_60_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_60_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_60_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_60_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_60_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_60_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_60_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_60_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_48_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_48_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_48_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_48_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_48_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_48_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_48_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_48_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_46_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_46_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_46_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_46_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_46_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_46_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_46_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_46_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_51_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_51_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_51_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_51_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_51_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_51_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_51_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_51_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_43_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_43_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_43_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_43_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_43_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_43_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_43_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_43_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Receiver_Valid_out_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Shift_content_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Shift_content_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Shift_content_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Shift_content_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Shift_content_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Shift_content_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Shift_content_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Shift_content_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Shift_content_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Shift_content_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Shift_content_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Shift_content_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Shift_content_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Shift_content_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Shift_content_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Shift_content_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_52_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_52_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_52_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_52_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_52_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_52_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_48_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_48_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_48_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_48_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_48_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_48_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_48_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_48_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_63_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_63_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_63_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_63_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_63_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_63_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_63_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_63_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_52_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_52_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_mialu_index_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mialu_index_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mialu_index_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_61_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_61_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_61_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_61_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_61_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_61_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_61_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_22_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_22_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_22_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_22_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_22_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_22_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_22_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_16_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_16_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_16_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_16_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_16_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_16_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_16_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_50_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_50_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_50_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_50_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_50_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_50_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_50_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_50_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_20_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_20_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_20_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_20_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_20_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_20_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_20_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_20_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_42_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_42_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_42_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_42_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_42_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_42_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_42_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_42_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Receiver_current_state_FSM_FFd2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Receiver_DataCount_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Receiver_DataCount_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Receiver_DataCount_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Receiver_DataCount_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_midma_tx_data_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_midma_tx_data_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_midma_tx_data_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_midma_tx_data_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_midma_tx_data_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_midma_tx_data_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_midma_tx_data_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_midma_tx_data_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Ack_in_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Ack_in_IN : STD_LOGIC; 
  signal NlwBufferSignal_midma_tx_data_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_midma_tx_data_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_midma_tx_data_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_midma_tx_data_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_midma_tx_data_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_midma_tx_data_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_47_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_47_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_47_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_47_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_47_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_47_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_47_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_47_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_49_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_49_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_49_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_49_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_49_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_49_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_49_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_49_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram1_D_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram1_D_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram1_D_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram1_D_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram1_D_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram1_D_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram1_D_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram1_D_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram1_D_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram1_D_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram1_D_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram1_D_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram1_D_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram1_D_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram1_D_WE : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram1_C_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram1_C_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram1_C_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram1_C_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram1_C_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram1_C_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram1_C_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram1_C_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram1_C_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram1_C_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram1_C_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram1_C_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram1_C_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram1_C_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram1_C_WE : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram1_B_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram1_B_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram1_B_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram1_B_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram1_B_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram1_B_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram1_B_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram1_B_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram1_B_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram1_B_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram1_B_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram1_B_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram1_B_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram1_B_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram1_B_WE : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram1_A_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram1_A_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram1_A_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram1_A_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram1_A_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram1_A_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram1_A_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram1_A_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram1_A_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram1_A_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram1_A_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram1_A_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram1_A_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram1_A_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram1_A_WE : STD_LOGIC; 
  signal NlwBufferSignal_mialu_index_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_62_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_62_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram8_D_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram8_D_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram8_D_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram8_D_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram8_D_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram8_D_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram8_D_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram8_D_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram8_D_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram8_D_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram8_D_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram8_D_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram8_D_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram8_D_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram8_D_WE : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram8_C_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram8_C_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram8_C_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram8_C_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram8_C_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram8_C_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram8_C_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram8_C_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram8_C_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram8_C_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram8_C_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram8_C_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram8_C_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram8_C_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram8_C_WE : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram8_B_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram8_B_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram8_B_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram8_B_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram8_B_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram8_B_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram8_B_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram8_B_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram8_B_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram8_B_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram8_B_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram8_B_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram8_B_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram8_B_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram8_B_WE : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram8_A_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram8_A_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram8_A_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram8_A_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram8_A_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram8_A_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram8_A_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram8_A_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram8_A_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram8_A_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram8_A_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram8_A_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram8_A_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram8_A_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_miram_rami_Mram_contents_ram8_A_WE : STD_LOGIC; 
  signal NlwBufferSignal_midma_oe_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_31_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_31_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_31_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_31_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_31_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_31_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_31_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_31_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_44_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_44_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_44_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_44_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_44_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_44_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_44_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_44_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_47_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_47_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_47_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_47_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_47_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_47_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_47_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_47_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d3_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d2_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_RST_FULL_GEN_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Data_FF_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Data_FF_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Data_FF_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Data_FF_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Data_FF_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Data_FF_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Data_FF_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Data_FF_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Data_FF_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Data_FF_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Data_FF_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Data_FF_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Data_FF_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Data_FF_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Data_FF_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Data_FF_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_45_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_45_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_45_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_45_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_45_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_45_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_45_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_45_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_micpu_current_state_FSM_FFd3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_micpu_current_state_FSM_FFd2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mialu_acc_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mialu_acc_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mialu_acc_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_62_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_62_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_63_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_63_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_63_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_63_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_63_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_63_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_63_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_1_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_1_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_1_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_1_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_1_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_1_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_1_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_1_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_35_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_35_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_35_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_35_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_35_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_35_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_35_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_35_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_40_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_40_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_40_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_40_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_40_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_40_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mialu_a_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mialu_a_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_mialu_a_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mialu_a_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_mialu_a_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mialu_a_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_mialu_a_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mialu_a_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_mialu_acc_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mialu_acc_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_micpu_current_state_FSM_FFd1_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_micpu_current_state_FSM_FFd1_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_micpu_current_state_FSM_FFd1_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_micpu_current_state_FSM_FFd1_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_mialu_b_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mialu_b_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mialu_b_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_mialu_b_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mialu_b_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_mialu_b_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mialu_b_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_54_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_54_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_54_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_54_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_54_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_54_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_54_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_54_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Receiver_current_state_FSM_FFd1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_LineRD_in_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_LineRD_in_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Transmitter_EOT_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_StartTX_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_StartTX_IN : STD_LOGIC; 
  signal NlwBufferSignal_midma_databus_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_midma_databus_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_midma_databus_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_midma_databus_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mialu_b_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mialu_b_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_mialu_b_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mialu_b_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_mialu_b_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mialu_b_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mialu_b_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_micpu_INS_reg_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_micpu_INS_reg_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_mialu_a_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mialu_a_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_mialu_a_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mialu_a_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_mialu_a_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mialu_a_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_mialu_a_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mialu_a_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_61_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_61_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_34_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_34_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_34_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_34_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_34_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_34_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_34_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_34_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Transmitter_current_state_FSM_FFd2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Transmitter_current_state_FSM_FFd1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Transmitter_q_vec_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Transmitter_q_vec_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Transmitter_q_vec_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Transmitter_q_vec_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Transmitter_q_vec_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Transmitter_q_vec_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Transmitter_q_vec_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Transmitter_q_vec_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_midma_valid_d_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_62_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_62_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_micpu_INS_reg_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_micpu_INS_reg_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_62_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_62_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_mialu_acc_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mialu_acc_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mialu_acc_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_micpu_TMP_reg_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_micpu_TMP_reg_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Transmitter_Data_count_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Transmitter_Data_count_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Transmitter_Data_count_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Transmitter_Data_count_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_midma_databus_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_62_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_62_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_62_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_62_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_62_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_62_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_62_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_miram_contents_ram_62_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_micpu_current_state_FSM_FFd1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_micpu_current_state_FSM_FFd1_IN : STD_LOGIC; 
  signal NlwBufferSignal_midma_databus_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_midma_databus_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_midma_databus_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_midma_dma_rq_CLK : STD_LOGIC; 
  signal NlwBufferSignal_midma_GND_15_o_clk_DFF_27_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mialu_FlagZ_CLK : STD_LOGIC; 
  signal GND : STD_LOGIC; 
  signal NLW_mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_xor_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_xor_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_xor_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_xor_7_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_xor_7_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_micpu_Mcount_PC_reg_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_micpu_Mcount_PC_reg_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_micpu_Mcount_PC_reg_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ROM_Data_10_11_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_micpu_Mcount_PC_reg_xor_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_micpu_Mcount_PC_reg_xor_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_micpu_Mcount_PC_reg_xor_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_micpu_Mcount_PC_reg_xor_7_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_micpu_Mcount_PC_reg_xor_7_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mialu_Madd_a_7_b_7_add_2_OUT_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mialu_Madd_a_7_b_7_add_2_OUT_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mialu_Madd_a_7_b_7_add_2_OUT_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mialu_Madd_a_7_b_7_add_2_OUT_xor_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mialu_Madd_a_7_b_7_add_2_OUT_xor_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mialu_Madd_a_7_b_7_add_2_OUT_xor_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mialu_Madd_a_7_b_7_add_2_OUT_xor_7_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mialu_Madd_a_7_b_7_add_2_OUT_xor_7_DI_3_UNCONNECTED : STD_LOGIC; 
  signal VCC : STD_LOGIC; 
  signal NLW_ROM_Data_10_15_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Transmitter_Mcount_Pulse_width_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Transmitter_Mcount_Pulse_width_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Transmitter_Mcount_Pulse_width_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ROM_Data_10_16_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ROM_Data_10_17_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ROM_Data_10_18_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Transmitter_Mcount_Pulse_width_xor_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Transmitter_Mcount_Pulse_width_xor_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Transmitter_Mcount_Pulse_width_xor_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Transmitter_Mcount_Pulse_width_xor_7_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Transmitter_Mcount_Pulse_width_xor_7_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ROM_Data_10_12_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ROM_Data_10_13_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ROM_Data_10_14_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ROM_Data_10_22_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Receiver_Mcount_HalfBitCounter_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Receiver_Mcount_HalfBitCounter_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Receiver_Mcount_HalfBitCounter_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ROM_Data_10_23_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ROM_Data_10_24_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ROM_Data_10_25_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Receiver_Mcount_HalfBitCounter_xor_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Receiver_Mcount_HalfBitCounter_xor_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Receiver_Mcount_HalfBitCounter_xor_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Receiver_Mcount_HalfBitCounter_xor_7_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Receiver_Mcount_HalfBitCounter_xor_7_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ROM_Data_10_19_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ROM_Data_10_20_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ROM_Data_10_21_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_xor_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_xor_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_xor_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_xor_7_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_xor_7_DI_3_UNCONNECTED : STD_LOGIC; 
  signal miram_address_temp : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal address : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal miram_contents_ram_49 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal micpu_INS_reg : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal RS232_PHY_Receiver_HalfBitCounter : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal RS232_PHY_Transmitter_Data_count : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal Alu_op : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal mialu_a : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mialu_b : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal RCVD_Data : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1 : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal RS232_PHY_Shift_content : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1 : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal micpu_Mcount_PC_reg_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal micpu_PC_reg : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal micpu_TMP_reg : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal micpu_Mcount_PC_reg_cy : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal mialu_index : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal RS232_PHY_Transmitter_Pulse_width : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal RS232_PHY_Transmitter_Mcount_Pulse_width_cy : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal RS232_PHY_Receiver_Mcount_HalfBitCounter_cy : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal miram_contents_ram_23 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal miram_contents_ram_22 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal miram_contents_ram_21 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal miram_contents_ram_20 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal miram_contents_ram_19 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal miram_contents_ram_18 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal miram_contents_ram_17 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal miram_contents_ram_16 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal databus : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mialu_acc : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal RS232_PHY_Receiver_DataCount : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal midma_Data_count : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal ROM_Data : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal midma_databus : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal midma_address : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mialu_n0090 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal miram_contents_ram_8 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal miram_contents_ram_9 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal miram_contents_ram_11 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal miram_contents_ram_10 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal miram_contents_ram_32 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal miram_contents_ram_33 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal miram_contents_ram_35 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal miram_contents_ram_34 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal miram_contents_ram_24 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal miram_contents_ram_25 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal miram_contents_ram_27 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal miram_contents_ram_26 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal miram_contents_ram_44 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal miram_contents_ram_45 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal miram_contents_ram_47 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal miram_contents_ram_46 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal miram_contents_ram_37 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal miram_contents_ram_39 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal miram_contents_ram_38 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal miram_contents_ram_52 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal miram_contents_ram_53 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal miram_contents_ram_55 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal miram_contents_ram_54 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal miram_contents_ram_40 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal miram_contents_ram_41 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal miram_contents_ram_43 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal miram_contents_ram_42 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal miram_contents_ram_57 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal miram_contents_ram_59 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal miram_contents_ram_58 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal miram_contents_ram_48 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal miram_contents_ram_51 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal miram_contents_ram_50 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal miram_contents_ram_36 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal miram_contents_ram_56 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal miram_contents_ram_0 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal miram_contents_ram_1 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal miram_contents_ram_2 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal miram_contents_ram_3 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal miram_contents_ram_4 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal miram_contents_ram_5 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal miram_contents_ram_6 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal miram_contents_ram_7 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal miram_contents_ram_28 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal miram_contents_ram_29 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal miram_contents_ram_31 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal miram_contents_ram_30 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal miram_contents_ram_12 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal miram_contents_ram_13 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal miram_contents_ram_15 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal miram_contents_ram_14 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal miram_contents_ram_60 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal miram_contents_ram_61 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal miram_contents_ram_62 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal miram_contents_ram_63 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal RS232_PHY_Data_FF : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal midma_tx_data : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal RS232_PHY_Transmitter_q_vec : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal mialu_GND_90_o_GND_90_o_sub_6_OUT : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal RS232_PHY_Transmitter_Mcount_Pulse_width_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal RS232_PHY_Receiver_Mcount_HalfBitCounter_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal miram_rami_n0016 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal midma_n0277 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mialu_n0180 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal midma_n0280 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
begin
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_WEBWEU0INV : 
X_BUF
    generic map(
      LOC => "RAMB8_X1Y3",
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_wr_en,
      O => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_WEBWEU0_INT

    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_WEBWEU1INV : 
X_BUF
    generic map(
      LOC => "RAMB8_X1Y3",
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_wr_en,
      O => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_WEBWEU1_INT

    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_WEAWEL0INV : 
X_BUF
    generic map(
      LOC => "RAMB8_X1Y3",
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_wr_en,
      O => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_WEAWEL0_INT

    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_WEAWEL1INV : 
X_BUF
    generic map(
      LOC => "RAMB8_X1Y3",
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_wr_en,
      O => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_WEAWEL1_INT

    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_RSTAINV : 
X_BUF
    generic map(
      LOC => "RAMB8_X1Y3",
      PATHPULSE => 202 ps
    )
    port map (
      I => '0',
      O => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_RSTA_INT

    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_REGCEBREGCEINV : 
X_BUF
    generic map(
      LOC => "RAMB8_X1Y3",
      PATHPULSE => 202 ps
    )
    port map (
      I => '0',
      O => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_REGCEBREGCE_INT

    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_CLKBRDCLKINV : 
X_BUF
    generic map(
      LOC => "RAMB8_X1Y3",
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_CLKBRDCLK_INT

    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_CLKAWRCLKINV : 
X_BUF
    generic map(
      LOC => "RAMB8_X1Y3",
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_CLKAWRCLK_INT

    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ENAWRENINV : 
X_BUF
    generic map(
      LOC => "RAMB8_X1Y3",
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_wr_en,
      O => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ENAWREN_INT

    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_REGCEAINV : 
X_BUF
    generic map(
      LOC => "RAMB8_X1Y3",
      PATHPULSE => 202 ps
    )
    port map (
      I => '0',
      O => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_REGCEA_INT

    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ENBRDENINV : 
X_BUF
    generic map(
      LOC => "RAMB8_X1Y3",
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_tmp_ram_rd_en,
      O => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ENBRDEN_INT

    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_RSTBRSTINV : 
X_BUF
    generic map(
      LOC => "RAMB8_X1Y3",
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      O => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_RSTBRST_INT

    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram : 
X_RAMB8BWER
    generic map(
      DATA_WIDTH_A => 36,
      DATA_WIDTH_B => 36,
      DOA_REG => 0,
      DOB_REG => 0,
      EN_RSTRAM_A => TRUE,
      EN_RSTRAM_B => TRUE,
      RAM_MODE => "SDP",
      RST_PRIORITY_A => "CE",
      RST_PRIORITY_B => "CE",
      RSTTYPE => "SYNC",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      INIT_FILE => "NONE",
      SIM_COLLISION_CHECK => "ALL",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      LOC => "RAMB8_X1Y3"
    )
    port map (
      RSTBRST => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_RSTBRST_INT
,
      ENBRDEN => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ENBRDEN_INT
,
      REGCEA => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_REGCEA_INT
,
      ENAWREN => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ENAWREN_INT
,
      CLKAWRCLK => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_CLKAWRCLK_INT
,
      CLKBRDCLK => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_CLKBRDCLK_INT
,
      REGCEBREGCE => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_REGCEBREGCE_INT
,
      RSTA => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_RSTA_INT
,
      WEAWEL(1) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_WEAWEL1_INT
,
      WEAWEL(0) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_WEAWEL0_INT
,
      WEBWEU(1) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_WEBWEU1_INT
,
      WEBWEU(0) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_WEBWEU0_INT
,
      ADDRAWRADDR(12) => GND,
      ADDRAWRADDR(11) => GND,
      ADDRAWRADDR(10) => GND,
      ADDRAWRADDR(9) => GND,
      ADDRAWRADDR(8) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_8_Q
,
      ADDRAWRADDR(7) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_7_Q
,
      ADDRAWRADDR(6) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_6_Q
,
      ADDRAWRADDR(5) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_5_Q
,
      ADDRAWRADDR(4) => GND,
      ADDRAWRADDR(3) => GND,
      ADDRAWRADDR(2) => GND,
      ADDRAWRADDR(1) => GND,
      ADDRAWRADDR(0) => GND,
      DIPBDIP(1) => GND,
      DIPBDIP(0) => GND,
      DIBDI(15) => GND,
      DIBDI(14) => GND,
      DIBDI(13) => GND,
      DIBDI(12) => GND,
      DIBDI(11) => GND,
      DIBDI(10) => GND,
      DIBDI(9) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_9_Q
,
      DIBDI(8) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_8_Q
,
      DIBDI(7) => GND,
      DIBDI(6) => GND,
      DIBDI(5) => GND,
      DIBDI(4) => GND,
      DIBDI(3) => GND,
      DIBDI(2) => GND,
      DIBDI(1) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_1_Q
,
      DIBDI(0) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_0_Q
,
      DIADI(15) => GND,
      DIADI(14) => GND,
      DIADI(13) => GND,
      DIADI(12) => GND,
      DIADI(11) => GND,
      DIADI(10) => GND,
      DIADI(9) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_9_Q
,
      DIADI(8) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_8_Q
,
      DIADI(7) => GND,
      DIADI(6) => GND,
      DIADI(5) => GND,
      DIADI(4) => GND,
      DIADI(3) => GND,
      DIADI(2) => GND,
      DIADI(1) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_1_Q
,
      DIADI(0) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_0_Q
,
      ADDRBRDADDR(12) => GND,
      ADDRBRDADDR(11) => GND,
      ADDRBRDADDR(10) => GND,
      ADDRBRDADDR(9) => GND,
      ADDRBRDADDR(8) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_8_Q
,
      ADDRBRDADDR(7) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_7_Q
,
      ADDRBRDADDR(6) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_6_Q
,
      ADDRBRDADDR(5) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_5_Q
,
      ADDRBRDADDR(4) => GND,
      ADDRBRDADDR(3) => GND,
      ADDRBRDADDR(2) => GND,
      ADDRBRDADDR(1) => GND,
      ADDRBRDADDR(0) => GND,
      DIPADIP(1) => GND,
      DIPADIP(0) => GND,
      DOADO(15) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOADO15
,
      DOADO(14) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOADO14
,
      DOADO(13) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOADO13
,
      DOADO(12) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOADO12
,
      DOADO(11) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOADO11
,
      DOADO(10) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOADO10
,
      DOADO(9) => RCVD_Data(3),
      DOADO(8) => RCVD_Data(2),
      DOADO(7) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOADO7
,
      DOADO(6) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOADO6
,
      DOADO(5) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOADO5
,
      DOADO(4) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOADO4
,
      DOADO(3) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOADO3
,
      DOADO(2) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOADO2
,
      DOADO(1) => RCVD_Data(1),
      DOADO(0) => RCVD_Data(0),
      DOPADOP(1) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOPADOP1
,
      DOPADOP(0) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOPADOP0
,
      DOPBDOP(1) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOPBDOP1
,
      DOPBDOP(0) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOPBDOP0
,
      DOBDO(15) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOBDO15
,
      DOBDO(14) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOBDO14
,
      DOBDO(13) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOBDO13
,
      DOBDO(12) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOBDO12
,
      DOBDO(11) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOBDO11
,
      DOBDO(10) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOBDO10
,
      DOBDO(9) => RCVD_Data(7),
      DOBDO(8) => RCVD_Data(6),
      DOBDO(7) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOBDO7
,
      DOBDO(6) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOBDO6
,
      DOBDO(5) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOBDO5
,
      DOBDO(4) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOBDO4
,
      DOBDO(3) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOBDO3
,
      DOBDO(2) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOBDO2
,
      DOBDO(1) => RCVD_Data(5),
      DOBDO(0) => RCVD_Data(4)
    );
  mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_cy_3_mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_cy_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => mialu_GND_90_o_GND_90_o_sub_6_OUT(3),
      O => mialu_GND_90_o_GND_90_o_sub_6_OUT_3_0
    );
  mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_cy_3_mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_cy_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => mialu_GND_90_o_GND_90_o_sub_6_OUT(2),
      O => mialu_GND_90_o_GND_90_o_sub_6_OUT_2_0
    );
  mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_cy_3_mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_cy_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => mialu_GND_90_o_GND_90_o_sub_6_OUT(1),
      O => mialu_GND_90_o_GND_90_o_sub_6_OUT_1_0
    );
  mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_cy_3_mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_cy_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => mialu_GND_90_o_GND_90_o_sub_6_OUT(0),
      O => mialu_GND_90_o_GND_90_o_sub_6_OUT_0_0
    );
  mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y16",
      INIT => X"FFFF00000000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => mialu_a(3),
      ADR4 => mialu_b(3),
      O => mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_lut_3_Q_91
    );
  ProtoComp20_CYINITVCC : X_ONE
    generic map(
      LOC => "SLICE_X26Y16"
    )
    port map (
      O => ProtoComp20_CYINITVCC_1
    );
  mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X26Y16"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp20_CYINITVCC_1,
      CO(3) => mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_cy_3_Q_6716,
      CO(2) => NLW_mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_cy_3_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_cy_3_DI_3_Q,
      DI(2) => NlwBufferSignal_mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_cy_3_DI_2_Q,
      DI(1) => NlwBufferSignal_mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_cy_3_DI_1_Q,
      DI(0) => NlwBufferSignal_mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_cy_3_DI_0_Q,
      O(3) => mialu_GND_90_o_GND_90_o_sub_6_OUT(3),
      O(2) => mialu_GND_90_o_GND_90_o_sub_6_OUT(2),
      O(1) => mialu_GND_90_o_GND_90_o_sub_6_OUT(1),
      O(0) => mialu_GND_90_o_GND_90_o_sub_6_OUT(0),
      S(3) => mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_lut_3_Q_91,
      S(2) => mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_lut_2_Q_97,
      S(1) => mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_lut_1_Q_95,
      S(0) => mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_lut_0_1_85
    );
  mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y16",
      INIT => X"FF0000FFFF0000FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => mialu_a(2),
      ADR3 => mialu_b(2),
      O => mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_lut_2_Q_97
    );
  mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y16",
      INIT => X"AAAAAAAA55555555"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => mialu_a(1),
      ADR0 => mialu_b(1),
      O => mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_lut_1_Q_95
    );
  mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_lut_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y16",
      INIT => X"FF00FF0000FF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR5 => mialu_a(0),
      ADR3 => mialu_b(0),
      O => mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_lut_0_1_85
    );
  mialu_GND_90_o_GND_90_o_sub_6_OUT_7_mialu_GND_90_o_GND_90_o_sub_6_OUT_7_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => mialu_GND_90_o_GND_90_o_sub_6_OUT(7),
      O => mialu_GND_90_o_GND_90_o_sub_6_OUT_7_0
    );
  mialu_GND_90_o_GND_90_o_sub_6_OUT_7_mialu_GND_90_o_GND_90_o_sub_6_OUT_7_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => mialu_GND_90_o_GND_90_o_sub_6_OUT(6),
      O => mialu_GND_90_o_GND_90_o_sub_6_OUT_6_0
    );
  mialu_GND_90_o_GND_90_o_sub_6_OUT_7_mialu_GND_90_o_GND_90_o_sub_6_OUT_7_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => mialu_GND_90_o_GND_90_o_sub_6_OUT(5),
      O => mialu_GND_90_o_GND_90_o_sub_6_OUT_5_0
    );
  mialu_GND_90_o_GND_90_o_sub_6_OUT_7_mialu_GND_90_o_GND_90_o_sub_6_OUT_7_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => mialu_GND_90_o_GND_90_o_sub_6_OUT(4),
      O => mialu_GND_90_o_GND_90_o_sub_6_OUT_4_0
    );
  mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y17",
      INIT => X"F00FF00FF00FF00F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR5 => '1',
      ADR2 => mialu_a(7),
      ADR3 => mialu_b(7),
      O => mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_lut_7_Q_105
    );
  mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_xor_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X26Y17"
    )
    port map (
      CI => mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_cy_3_Q_6716,
      CYINIT => '0',
      CO(3) => NLW_mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_xor_7_CO_3_UNCONNECTED,
      CO(2) => NLW_mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_xor_7_CO_2_UNCONNECTED,
      CO(1) => NLW_mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_xor_7_CO_1_UNCONNECTED,
      CO(0) => NLW_mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_xor_7_CO_0_UNCONNECTED,
      DI(3) => NLW_mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_xor_7_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_xor_7_DI_2_Q,
      DI(1) => NlwBufferSignal_mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_xor_7_DI_1_Q,
      DI(0) => NlwBufferSignal_mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_xor_7_DI_0_Q,
      O(3) => mialu_GND_90_o_GND_90_o_sub_6_OUT(7),
      O(2) => mialu_GND_90_o_GND_90_o_sub_6_OUT(6),
      O(1) => mialu_GND_90_o_GND_90_o_sub_6_OUT(5),
      O(0) => mialu_GND_90_o_GND_90_o_sub_6_OUT(4),
      S(3) => mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_lut_7_Q_105,
      S(2) => mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_lut_6_Q_113,
      S(1) => mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_lut_5_Q_115,
      S(0) => mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_lut_4_Q_123
    );
  mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y17",
      INIT => X"CCCCCCCC33333333"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => mialu_a(6),
      ADR1 => mialu_b(6),
      O => mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_lut_6_Q_113
    );
  mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y17",
      INIT => X"CCCCCCCC33333333"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => mialu_a(5),
      ADR5 => mialu_b(5),
      O => mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_lut_5_Q_115
    );
  mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y17",
      INIT => X"FFFF00000000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => mialu_a(4),
      ADR4 => mialu_b(4),
      O => mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_lut_4_Q_123
    );
  micpu_PC_reg_3 : X_FF
    generic map(
      LOC => "SLICE_X20Y13",
      INIT => '0'
    )
    port map (
      CE => micpu_n0542_inv_0,
      CLK => NlwBufferSignal_micpu_PC_reg_3_CLK,
      I => micpu_Mcount_PC_reg3,
      O => micpu_PC_reg(3),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  micpu_Mcount_PC_reg_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y13",
      INIT => X"FFFF73FF8C000000"
    )
    port map (
      ADR1 => micpu_current_state_FSM_FFd1_6615,
      ADR2 => micpu_INS_reg(0),
      ADR0 => mialu_FlagZ_6736,
      ADR5 => micpu_PC_reg(3),
      ADR3 => N149,
      ADR4 => micpu_TMP_reg(3),
      O => micpu_Mcount_PC_reg_lut(3)
    );
  micpu_PC_reg_2 : X_FF
    generic map(
      LOC => "SLICE_X20Y13",
      INIT => '0'
    )
    port map (
      CE => micpu_n0542_inv_0,
      CLK => NlwBufferSignal_micpu_PC_reg_2_CLK,
      I => micpu_Mcount_PC_reg2,
      O => micpu_PC_reg(2),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  micpu_Mcount_PC_reg_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y13"
    )
    port map (
      CI => '0',
      CYINIT => micpu_current_state_2_inv,
      CO(3) => micpu_Mcount_PC_reg_cy(3),
      CO(2) => NLW_micpu_Mcount_PC_reg_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_micpu_Mcount_PC_reg_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_micpu_Mcount_PC_reg_cy_3_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => micpu_Mcount_PC_reg3,
      O(2) => micpu_Mcount_PC_reg2,
      O(1) => micpu_Mcount_PC_reg1,
      O(0) => micpu_Mcount_PC_reg,
      S(3) => micpu_Mcount_PC_reg_lut(3),
      S(2) => micpu_Mcount_PC_reg_lut(2),
      S(1) => micpu_Mcount_PC_reg_lut(1),
      S(0) => micpu_Mcount_PC_reg_lut_0_rt_161
    );
  micpu_Mcount_PC_reg_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y13",
      INIT => X"CCAAACAAAAAAAAAA"
    )
    port map (
      ADR3 => micpu_current_state_FSM_FFd1_6615,
      ADR2 => micpu_INS_reg(0),
      ADR4 => mialu_FlagZ_6736,
      ADR0 => micpu_PC_reg(2),
      ADR5 => N149,
      ADR1 => micpu_TMP_reg(2),
      O => micpu_Mcount_PC_reg_lut(2)
    );
  micpu_PC_reg_1 : X_FF
    generic map(
      LOC => "SLICE_X20Y13",
      INIT => '0'
    )
    port map (
      CE => micpu_n0542_inv_0,
      CLK => NlwBufferSignal_micpu_PC_reg_1_CLK,
      I => micpu_Mcount_PC_reg1,
      O => micpu_PC_reg(1),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  micpu_Mcount_PC_reg_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y13",
      INIT => X"F7FF8000F5FFA000"
    )
    port map (
      ADR3 => micpu_current_state_FSM_FFd1_6615,
      ADR5 => micpu_INS_reg(0),
      ADR1 => mialu_FlagZ_6736,
      ADR4 => micpu_PC_reg(1),
      ADR0 => N149,
      ADR2 => micpu_TMP_reg(1),
      O => micpu_Mcount_PC_reg_lut(1)
    );
  micpu_PC_reg_0 : X_FF
    generic map(
      LOC => "SLICE_X20Y13",
      INIT => '0'
    )
    port map (
      CE => micpu_n0542_inv_0,
      CLK => NlwBufferSignal_micpu_PC_reg_0_CLK,
      I => micpu_Mcount_PC_reg,
      O => micpu_PC_reg(0),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  micpu_Mcount_PC_reg_lut_0_rt : X_LUT6
    generic map(
      LOC => "SLICE_X20Y13",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => micpu_Mcount_PC_reg_lut(0),
      ADR5 => '1',
      O => micpu_Mcount_PC_reg_lut_0_rt_161
    );
  ROM_Data_10_11_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y13",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ROM_Data_10_11_A5LUT_O_UNCONNECTED
    );
  micpu_PC_reg_7 : X_FF
    generic map(
      LOC => "SLICE_X20Y14",
      INIT => '0'
    )
    port map (
      CE => micpu_n0542_inv_0,
      CLK => NlwBufferSignal_micpu_PC_reg_7_CLK,
      I => micpu_Mcount_PC_reg7,
      O => micpu_PC_reg(7),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  micpu_Mcount_PC_reg_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y14",
      INIT => X"BBFBFFFF88080000"
    )
    port map (
      ADR4 => micpu_current_state_FSM_FFd1_6615,
      ADR2 => micpu_INS_reg(0),
      ADR3 => mialu_FlagZ_6736,
      ADR5 => micpu_PC_reg(7),
      ADR1 => N149,
      ADR0 => micpu_TMP_reg(7),
      O => micpu_Mcount_PC_reg_lut(7)
    );
  micpu_PC_reg_6 : X_FF
    generic map(
      LOC => "SLICE_X20Y14",
      INIT => '0'
    )
    port map (
      CE => micpu_n0542_inv_0,
      CLK => NlwBufferSignal_micpu_PC_reg_6_CLK,
      I => micpu_Mcount_PC_reg6,
      O => micpu_PC_reg(6),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  micpu_Mcount_PC_reg_xor_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y14"
    )
    port map (
      CI => micpu_Mcount_PC_reg_cy(3),
      CYINIT => '0',
      CO(3) => NLW_micpu_Mcount_PC_reg_xor_7_CO_3_UNCONNECTED,
      CO(2) => NLW_micpu_Mcount_PC_reg_xor_7_CO_2_UNCONNECTED,
      CO(1) => NLW_micpu_Mcount_PC_reg_xor_7_CO_1_UNCONNECTED,
      CO(0) => NLW_micpu_Mcount_PC_reg_xor_7_CO_0_UNCONNECTED,
      DI(3) => NLW_micpu_Mcount_PC_reg_xor_7_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => micpu_Mcount_PC_reg7,
      O(2) => micpu_Mcount_PC_reg6,
      O(1) => micpu_Mcount_PC_reg5,
      O(0) => micpu_Mcount_PC_reg4,
      S(3) => micpu_Mcount_PC_reg_lut(7),
      S(2) => micpu_Mcount_PC_reg_lut(6),
      S(1) => micpu_Mcount_PC_reg_lut(5),
      S(0) => micpu_Mcount_PC_reg_lut(4)
    );
  micpu_Mcount_PC_reg_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y14",
      INIT => X"FFFFC4003BFF0000"
    )
    port map (
      ADR3 => micpu_current_state_FSM_FFd1_6615,
      ADR0 => micpu_INS_reg(0),
      ADR2 => mialu_FlagZ_6736,
      ADR4 => micpu_PC_reg(6),
      ADR1 => N149,
      ADR5 => micpu_TMP_reg(6),
      O => micpu_Mcount_PC_reg_lut(6)
    );
  micpu_PC_reg_5 : X_FF
    generic map(
      LOC => "SLICE_X20Y14",
      INIT => '0'
    )
    port map (
      CE => micpu_n0542_inv_0,
      CLK => NlwBufferSignal_micpu_PC_reg_5_CLK,
      I => micpu_Mcount_PC_reg5,
      O => micpu_PC_reg(5),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  micpu_Mcount_PC_reg_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y14",
      INIT => X"FFFFD0002FFF0000"
    )
    port map (
      ADR2 => micpu_current_state_FSM_FFd1_6615,
      ADR0 => micpu_INS_reg(0),
      ADR1 => mialu_FlagZ_6736,
      ADR4 => micpu_PC_reg(5),
      ADR3 => N149,
      ADR5 => micpu_TMP_reg(5),
      O => micpu_Mcount_PC_reg_lut(5)
    );
  micpu_PC_reg_4 : X_FF
    generic map(
      LOC => "SLICE_X20Y14",
      INIT => '0'
    )
    port map (
      CE => micpu_n0542_inv_0,
      CLK => NlwBufferSignal_micpu_PC_reg_4_CLK,
      I => micpu_Mcount_PC_reg4,
      O => micpu_PC_reg(4),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  micpu_Mcount_PC_reg_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y14",
      INIT => X"FF75FFFF8A000000"
    )
    port map (
      ADR0 => micpu_current_state_FSM_FFd1_6615,
      ADR2 => micpu_INS_reg(0),
      ADR1 => mialu_FlagZ_6736,
      ADR5 => micpu_PC_reg(4),
      ADR4 => N149,
      ADR3 => micpu_TMP_reg(4),
      O => micpu_Mcount_PC_reg_lut(4)
    );
  mialu_Madd_a_7_b_7_add_2_OUT_cy_3_mialu_Madd_a_7_b_7_add_2_OUT_cy_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => mialu_a_7_b_7_add_2_OUT_3_Q,
      O => mialu_a_7_b_7_add_2_OUT_3_0
    );
  mialu_Madd_a_7_b_7_add_2_OUT_cy_3_mialu_Madd_a_7_b_7_add_2_OUT_cy_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => mialu_a_7_b_7_add_2_OUT_2_Q,
      O => mialu_a_7_b_7_add_2_OUT_2_0
    );
  mialu_Madd_a_7_b_7_add_2_OUT_cy_3_mialu_Madd_a_7_b_7_add_2_OUT_cy_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => mialu_a_7_b_7_add_2_OUT_1_Q,
      O => mialu_a_7_b_7_add_2_OUT_1_0
    );
  mialu_Madd_a_7_b_7_add_2_OUT_cy_3_mialu_Madd_a_7_b_7_add_2_OUT_cy_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => mialu_a_7_b_7_add_2_OUT_0_Q,
      O => mialu_a_7_b_7_add_2_OUT_0_0
    );
  mialu_Madd_a_7_b_7_add_2_OUT_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X24Y17",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => mialu_a(3),
      ADR1 => mialu_b(3),
      O => mialu_Madd_a_7_b_7_add_2_OUT_lut_3_Q_211
    );
  ProtoComp24_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X24Y17"
    )
    port map (
      O => ProtoComp24_CYINITGND_0
    );
  mialu_Madd_a_7_b_7_add_2_OUT_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X24Y17"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp24_CYINITGND_0,
      CO(3) => mialu_Madd_a_7_b_7_add_2_OUT_cy_3_Q_6756,
      CO(2) => NLW_mialu_Madd_a_7_b_7_add_2_OUT_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_mialu_Madd_a_7_b_7_add_2_OUT_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_mialu_Madd_a_7_b_7_add_2_OUT_cy_3_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mialu_Madd_a_7_b_7_add_2_OUT_cy_3_DI_3_Q,
      DI(2) => NlwBufferSignal_mialu_Madd_a_7_b_7_add_2_OUT_cy_3_DI_2_Q,
      DI(1) => NlwBufferSignal_mialu_Madd_a_7_b_7_add_2_OUT_cy_3_DI_1_Q,
      DI(0) => NlwBufferSignal_mialu_Madd_a_7_b_7_add_2_OUT_cy_3_DI_0_Q,
      O(3) => mialu_a_7_b_7_add_2_OUT_3_Q,
      O(2) => mialu_a_7_b_7_add_2_OUT_2_Q,
      O(1) => mialu_a_7_b_7_add_2_OUT_1_Q,
      O(0) => mialu_a_7_b_7_add_2_OUT_0_Q,
      S(3) => mialu_Madd_a_7_b_7_add_2_OUT_lut_3_Q_211,
      S(2) => mialu_Madd_a_7_b_7_add_2_OUT_lut_2_Q_223,
      S(1) => mialu_Madd_a_7_b_7_add_2_OUT_lut_1_Q_225,
      S(0) => mialu_Madd_a_7_b_7_add_2_OUT_lut_0_Q_227
    );
  mialu_Madd_a_7_b_7_add_2_OUT_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X24Y17",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => mialu_a(2),
      ADR2 => mialu_b(2),
      O => mialu_Madd_a_7_b_7_add_2_OUT_lut_2_Q_223
    );
  mialu_Madd_a_7_b_7_add_2_OUT_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X24Y17",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => mialu_a(1),
      ADR2 => mialu_b(1),
      O => mialu_Madd_a_7_b_7_add_2_OUT_lut_1_Q_225
    );
  mialu_Madd_a_7_b_7_add_2_OUT_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X24Y17",
      INIT => X"0FF00FF00FF00FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR5 => '1',
      ADR2 => mialu_a(0),
      ADR3 => mialu_b(0),
      O => mialu_Madd_a_7_b_7_add_2_OUT_lut_0_Q_227
    );
  mialu_a_7_b_7_add_2_OUT_7_mialu_a_7_b_7_add_2_OUT_7_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => mialu_a_7_b_7_add_2_OUT_7_Q,
      O => mialu_a_7_b_7_add_2_OUT_7_0
    );
  mialu_a_7_b_7_add_2_OUT_7_mialu_a_7_b_7_add_2_OUT_7_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => mialu_a_7_b_7_add_2_OUT_6_Q,
      O => mialu_a_7_b_7_add_2_OUT_6_0
    );
  mialu_a_7_b_7_add_2_OUT_7_mialu_a_7_b_7_add_2_OUT_7_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => mialu_a_7_b_7_add_2_OUT_5_Q,
      O => mialu_a_7_b_7_add_2_OUT_5_0
    );
  mialu_a_7_b_7_add_2_OUT_7_mialu_a_7_b_7_add_2_OUT_7_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => mialu_a_7_b_7_add_2_OUT_4_Q,
      O => mialu_a_7_b_7_add_2_OUT_4_0
    );
  mialu_Madd_a_7_b_7_add_2_OUT_lut_7_1 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y18",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => mialu_a(7),
      ADR4 => mialu_b(7),
      O => mialu_Madd_a_7_b_7_add_2_OUT_lut_7_1_230
    );
  mialu_Madd_a_7_b_7_add_2_OUT_xor_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X24Y18"
    )
    port map (
      CI => mialu_Madd_a_7_b_7_add_2_OUT_cy_3_Q_6756,
      CYINIT => '0',
      CO(3) => NLW_mialu_Madd_a_7_b_7_add_2_OUT_xor_7_CO_3_UNCONNECTED,
      CO(2) => NLW_mialu_Madd_a_7_b_7_add_2_OUT_xor_7_CO_2_UNCONNECTED,
      CO(1) => NLW_mialu_Madd_a_7_b_7_add_2_OUT_xor_7_CO_1_UNCONNECTED,
      CO(0) => NLW_mialu_Madd_a_7_b_7_add_2_OUT_xor_7_CO_0_UNCONNECTED,
      DI(3) => NLW_mialu_Madd_a_7_b_7_add_2_OUT_xor_7_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_mialu_Madd_a_7_b_7_add_2_OUT_xor_7_DI_2_Q,
      DI(1) => NlwBufferSignal_mialu_Madd_a_7_b_7_add_2_OUT_xor_7_DI_1_Q,
      DI(0) => NlwBufferSignal_mialu_Madd_a_7_b_7_add_2_OUT_xor_7_DI_0_Q,
      O(3) => mialu_a_7_b_7_add_2_OUT_7_Q,
      O(2) => mialu_a_7_b_7_add_2_OUT_6_Q,
      O(1) => mialu_a_7_b_7_add_2_OUT_5_Q,
      O(0) => mialu_a_7_b_7_add_2_OUT_4_Q,
      S(3) => mialu_Madd_a_7_b_7_add_2_OUT_lut_7_1_230,
      S(2) => mialu_Madd_a_7_b_7_add_2_OUT_lut_6_Q_237,
      S(1) => mialu_Madd_a_7_b_7_add_2_OUT_lut_5_Q_245,
      S(0) => mialu_Madd_a_7_b_7_add_2_OUT_lut_4_Q_247
    );
  mialu_Madd_a_7_b_7_add_2_OUT_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X24Y18",
      INIT => X"00FF00FFFF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR5 => mialu_a(6),
      ADR3 => mialu_b(6),
      O => mialu_Madd_a_7_b_7_add_2_OUT_lut_6_Q_237
    );
  mialu_Madd_a_7_b_7_add_2_OUT_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X24Y18",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mialu_a(5),
      ADR5 => mialu_b(5),
      O => mialu_Madd_a_7_b_7_add_2_OUT_lut_5_Q_245
    );
  mialu_Madd_a_7_b_7_add_2_OUT_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X24Y18",
      INIT => X"00FF00FFFF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => mialu_a(4),
      ADR5 => mialu_b(4),
      O => mialu_Madd_a_7_b_7_add_2_OUT_lut_4_Q_247
    );
  RS232_PHY_Transmitter_Pulse_width_3 : X_FF
    generic map(
      LOC => "SLICE_X20Y7",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Transmitter_Pulse_width_3_CLK,
      I => RS232_PHY_Transmitter_Mcount_Pulse_width3,
      O => RS232_PHY_Transmitter_Pulse_width(3),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  RS232_PHY_Transmitter_Mcount_Pulse_width_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y7",
      INIT => X"3327000033270000"
    )
    port map (
      ADR1 => RS232_PHY_Transmitter_GND_9_o_GND_9_o_equal_8_o,
      ADR3 => RS232_PHY_Transmitter_current_state_FSM_FFd1_6680,
      ADR0 => RS232_PHY_Transmitter_current_state_FSM_FFd2_6681,
      ADR4 => RS232_PHY_Transmitter_Pulse_width(3),
      ADR2 => RS232_PHY_StartTX_6625,
      ADR5 => '1',
      O => RS232_PHY_Transmitter_Mcount_Pulse_width_lut(3)
    );
  ROM_Data_10_15_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y7",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ROM_Data_10_15_D5LUT_O_UNCONNECTED
    );
  RS232_PHY_Transmitter_Pulse_width_2 : X_FF
    generic map(
      LOC => "SLICE_X20Y7",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Transmitter_Pulse_width_2_CLK,
      I => RS232_PHY_Transmitter_Mcount_Pulse_width2,
      O => RS232_PHY_Transmitter_Pulse_width(2),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  RS232_PHY_Transmitter_Mcount_Pulse_width_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y7"
    )
    port map (
      CI => '0',
      CYINIT => RS232_PHY_Transmitter_reset_Pulse_width_inv,
      CO(3) => RS232_PHY_Transmitter_Mcount_Pulse_width_cy(3),
      CO(2) => NLW_RS232_PHY_Transmitter_Mcount_Pulse_width_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_RS232_PHY_Transmitter_Mcount_Pulse_width_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_RS232_PHY_Transmitter_Mcount_Pulse_width_cy_3_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => RS232_PHY_Transmitter_Mcount_Pulse_width3,
      O(2) => RS232_PHY_Transmitter_Mcount_Pulse_width2,
      O(1) => RS232_PHY_Transmitter_Mcount_Pulse_width1,
      O(0) => RS232_PHY_Transmitter_Mcount_Pulse_width,
      S(3) => RS232_PHY_Transmitter_Mcount_Pulse_width_lut(3),
      S(2) => RS232_PHY_Transmitter_Mcount_Pulse_width_lut(2),
      S(1) => RS232_PHY_Transmitter_Mcount_Pulse_width_lut(1),
      S(0) => RS232_PHY_Transmitter_Mcount_Pulse_width_lut(0)
    );
  RS232_PHY_Transmitter_Mcount_Pulse_width_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y7",
      INIT => X"3327000033270000"
    )
    port map (
      ADR1 => RS232_PHY_Transmitter_GND_9_o_GND_9_o_equal_8_o,
      ADR0 => RS232_PHY_Transmitter_current_state_FSM_FFd1_6680,
      ADR3 => RS232_PHY_Transmitter_current_state_FSM_FFd2_6681,
      ADR4 => RS232_PHY_Transmitter_Pulse_width(2),
      ADR2 => RS232_PHY_StartTX_6625,
      ADR5 => '1',
      O => RS232_PHY_Transmitter_Mcount_Pulse_width_lut(2)
    );
  ROM_Data_10_16_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y7",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ROM_Data_10_16_C5LUT_O_UNCONNECTED
    );
  RS232_PHY_Transmitter_Pulse_width_1 : X_FF
    generic map(
      LOC => "SLICE_X20Y7",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Transmitter_Pulse_width_1_CLK,
      I => RS232_PHY_Transmitter_Mcount_Pulse_width1,
      O => RS232_PHY_Transmitter_Pulse_width(1),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  RS232_PHY_Transmitter_Mcount_Pulse_width_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y7",
      INIT => X"3030207030302070"
    )
    port map (
      ADR1 => RS232_PHY_Transmitter_GND_9_o_GND_9_o_equal_8_o,
      ADR4 => RS232_PHY_Transmitter_current_state_FSM_FFd1_6680,
      ADR0 => RS232_PHY_Transmitter_current_state_FSM_FFd2_6681,
      ADR2 => RS232_PHY_Transmitter_Pulse_width(1),
      ADR3 => RS232_PHY_StartTX_6625,
      ADR5 => '1',
      O => RS232_PHY_Transmitter_Mcount_Pulse_width_lut(1)
    );
  ROM_Data_10_17_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y7",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ROM_Data_10_17_B5LUT_O_UNCONNECTED
    );
  RS232_PHY_Transmitter_Pulse_width_0 : X_FF
    generic map(
      LOC => "SLICE_X20Y7",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Transmitter_Pulse_width_0_CLK,
      I => RS232_PHY_Transmitter_Mcount_Pulse_width,
      O => RS232_PHY_Transmitter_Pulse_width(0),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  RS232_PHY_Transmitter_Mcount_Pulse_width_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y7",
      INIT => X"0C0C084C0C0C084C"
    )
    port map (
      ADR2 => RS232_PHY_Transmitter_GND_9_o_GND_9_o_equal_8_o,
      ADR0 => RS232_PHY_Transmitter_current_state_FSM_FFd1_6680,
      ADR4 => RS232_PHY_Transmitter_current_state_FSM_FFd2_6681,
      ADR1 => RS232_PHY_Transmitter_Pulse_width(0),
      ADR3 => RS232_PHY_StartTX_6625,
      ADR5 => '1',
      O => RS232_PHY_Transmitter_Mcount_Pulse_width_lut(0)
    );
  ROM_Data_10_18_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y7",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ROM_Data_10_18_A5LUT_O_UNCONNECTED
    );
  RS232_PHY_Transmitter_Pulse_width_7 : X_FF
    generic map(
      LOC => "SLICE_X20Y8",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Transmitter_Pulse_width_7_CLK,
      I => RS232_PHY_Transmitter_Mcount_Pulse_width7,
      O => RS232_PHY_Transmitter_Pulse_width(7),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  RS232_PHY_Transmitter_Mcount_Pulse_width_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y8",
      INIT => X"3327332700000000"
    )
    port map (
      ADR4 => '1',
      ADR1 => RS232_PHY_Transmitter_GND_9_o_GND_9_o_equal_8_o,
      ADR0 => RS232_PHY_Transmitter_current_state_FSM_FFd1_6680,
      ADR5 => RS232_PHY_Transmitter_Pulse_width(7),
      ADR3 => RS232_PHY_Transmitter_current_state_FSM_FFd2_6681,
      ADR2 => RS232_PHY_StartTX_6625,
      O => RS232_PHY_Transmitter_Mcount_Pulse_width_lut(7)
    );
  RS232_PHY_Transmitter_Pulse_width_6 : X_FF
    generic map(
      LOC => "SLICE_X20Y8",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Transmitter_Pulse_width_6_CLK,
      I => RS232_PHY_Transmitter_Mcount_Pulse_width6,
      O => RS232_PHY_Transmitter_Pulse_width(6),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  RS232_PHY_Transmitter_Mcount_Pulse_width_xor_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y8"
    )
    port map (
      CI => RS232_PHY_Transmitter_Mcount_Pulse_width_cy(3),
      CYINIT => '0',
      CO(3) => NLW_RS232_PHY_Transmitter_Mcount_Pulse_width_xor_7_CO_3_UNCONNECTED,
      CO(2) => NLW_RS232_PHY_Transmitter_Mcount_Pulse_width_xor_7_CO_2_UNCONNECTED,
      CO(1) => NLW_RS232_PHY_Transmitter_Mcount_Pulse_width_xor_7_CO_1_UNCONNECTED,
      CO(0) => NLW_RS232_PHY_Transmitter_Mcount_Pulse_width_xor_7_CO_0_UNCONNECTED,
      DI(3) => NLW_RS232_PHY_Transmitter_Mcount_Pulse_width_xor_7_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => RS232_PHY_Transmitter_Mcount_Pulse_width7,
      O(2) => RS232_PHY_Transmitter_Mcount_Pulse_width6,
      O(1) => RS232_PHY_Transmitter_Mcount_Pulse_width5,
      O(0) => RS232_PHY_Transmitter_Mcount_Pulse_width4,
      S(3) => RS232_PHY_Transmitter_Mcount_Pulse_width_lut(7),
      S(2) => RS232_PHY_Transmitter_Mcount_Pulse_width_lut(6),
      S(1) => RS232_PHY_Transmitter_Mcount_Pulse_width_lut(5),
      S(0) => RS232_PHY_Transmitter_Mcount_Pulse_width_lut(4)
    );
  RS232_PHY_Transmitter_Mcount_Pulse_width_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y8",
      INIT => X"3335000033350000"
    )
    port map (
      ADR1 => RS232_PHY_Transmitter_GND_9_o_GND_9_o_equal_8_o,
      ADR3 => RS232_PHY_Transmitter_current_state_FSM_FFd1_6680,
      ADR2 => RS232_PHY_Transmitter_current_state_FSM_FFd2_6681,
      ADR4 => RS232_PHY_Transmitter_Pulse_width(6),
      ADR0 => RS232_PHY_StartTX_6625,
      ADR5 => '1',
      O => RS232_PHY_Transmitter_Mcount_Pulse_width_lut(6)
    );
  ROM_Data_10_12_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y8",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ROM_Data_10_12_C5LUT_O_UNCONNECTED
    );
  RS232_PHY_Transmitter_Pulse_width_5 : X_FF
    generic map(
      LOC => "SLICE_X20Y8",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Transmitter_Pulse_width_5_CLK,
      I => RS232_PHY_Transmitter_Mcount_Pulse_width5,
      O => RS232_PHY_Transmitter_Pulse_width(5),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  RS232_PHY_Transmitter_Mcount_Pulse_width_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y8",
      INIT => X"0E1F00000E1F0000"
    )
    port map (
      ADR2 => RS232_PHY_Transmitter_GND_9_o_GND_9_o_equal_8_o,
      ADR0 => RS232_PHY_Transmitter_current_state_FSM_FFd1_6680,
      ADR1 => RS232_PHY_Transmitter_current_state_FSM_FFd2_6681,
      ADR4 => RS232_PHY_Transmitter_Pulse_width(5),
      ADR3 => RS232_PHY_StartTX_6625,
      ADR5 => '1',
      O => RS232_PHY_Transmitter_Mcount_Pulse_width_lut(5)
    );
  ROM_Data_10_13_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y8",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ROM_Data_10_13_B5LUT_O_UNCONNECTED
    );
  RS232_PHY_Transmitter_Pulse_width_4 : X_FF
    generic map(
      LOC => "SLICE_X20Y8",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Transmitter_Pulse_width_4_CLK,
      I => RS232_PHY_Transmitter_Mcount_Pulse_width4,
      O => RS232_PHY_Transmitter_Pulse_width(4),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  RS232_PHY_Transmitter_Mcount_Pulse_width_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y8",
      INIT => X"01EF000001EF0000"
    )
    port map (
      ADR3 => RS232_PHY_Transmitter_GND_9_o_GND_9_o_equal_8_o,
      ADR0 => RS232_PHY_Transmitter_current_state_FSM_FFd1_6680,
      ADR1 => RS232_PHY_Transmitter_current_state_FSM_FFd2_6681,
      ADR4 => RS232_PHY_Transmitter_Pulse_width(4),
      ADR2 => RS232_PHY_StartTX_6625,
      ADR5 => '1',
      O => RS232_PHY_Transmitter_Mcount_Pulse_width_lut(4)
    );
  ROM_Data_10_14_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y8",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ROM_Data_10_14_A5LUT_O_UNCONNECTED
    );
  RS232_PHY_Receiver_HalfBitCounter_3 : X_FF
    generic map(
      LOC => "SLICE_X20Y5",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Receiver_HalfBitCounter_3_CLK,
      I => RS232_PHY_Receiver_Mcount_HalfBitCounter3,
      O => RS232_PHY_Receiver_HalfBitCounter(3),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  RS232_PHY_Receiver_Mcount_HalfBitCounter_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y5",
      INIT => X"0200FE000200FE00"
    )
    port map (
      ADR4 => RS232_PHY_Receiver_GND_11_o_GND_11_o_equal_4_o,
      ADR2 => RS232_PHY_Receiver_current_state_FSM_FFd1_6623,
      ADR1 => RS232_PHY_Receiver_current_state_FSM_FFd2_6670,
      ADR3 => RS232_PHY_Receiver_HalfBitCounter(3),
      ADR0 => RS232_PHY_LineRD_in_6669,
      ADR5 => '1',
      O => RS232_PHY_Receiver_Mcount_HalfBitCounter_lut(3)
    );
  ROM_Data_10_22_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y5",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ROM_Data_10_22_D5LUT_O_UNCONNECTED
    );
  RS232_PHY_Receiver_HalfBitCounter_2 : X_FF
    generic map(
      LOC => "SLICE_X20Y5",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Receiver_HalfBitCounter_2_CLK,
      I => RS232_PHY_Receiver_Mcount_HalfBitCounter2,
      O => RS232_PHY_Receiver_HalfBitCounter(2),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  RS232_PHY_Receiver_Mcount_HalfBitCounter_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y5"
    )
    port map (
      CI => '0',
      CYINIT => RS232_PHY_Receiver_reset_BitCounter_inv,
      CO(3) => RS232_PHY_Receiver_Mcount_HalfBitCounter_cy(3),
      CO(2) => NLW_RS232_PHY_Receiver_Mcount_HalfBitCounter_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_RS232_PHY_Receiver_Mcount_HalfBitCounter_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_RS232_PHY_Receiver_Mcount_HalfBitCounter_cy_3_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => RS232_PHY_Receiver_Mcount_HalfBitCounter3,
      O(2) => RS232_PHY_Receiver_Mcount_HalfBitCounter2,
      O(1) => RS232_PHY_Receiver_Mcount_HalfBitCounter1,
      O(0) => RS232_PHY_Receiver_Mcount_HalfBitCounter,
      S(3) => RS232_PHY_Receiver_Mcount_HalfBitCounter_lut(3),
      S(2) => RS232_PHY_Receiver_Mcount_HalfBitCounter_lut(2),
      S(1) => RS232_PHY_Receiver_Mcount_HalfBitCounter_lut(1),
      S(0) => RS232_PHY_Receiver_Mcount_HalfBitCounter_lut(0)
    );
  RS232_PHY_Receiver_Mcount_HalfBitCounter_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y5",
      INIT => X"5574000055740000"
    )
    port map (
      ADR0 => RS232_PHY_Receiver_GND_11_o_GND_11_o_equal_4_o,
      ADR1 => RS232_PHY_Receiver_current_state_FSM_FFd1_6623,
      ADR3 => RS232_PHY_Receiver_current_state_FSM_FFd2_6670,
      ADR4 => RS232_PHY_Receiver_HalfBitCounter(2),
      ADR2 => RS232_PHY_LineRD_in_6669,
      ADR5 => '1',
      O => RS232_PHY_Receiver_Mcount_HalfBitCounter_lut(2)
    );
  ROM_Data_10_23_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y5",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ROM_Data_10_23_C5LUT_O_UNCONNECTED
    );
  RS232_PHY_Receiver_HalfBitCounter_1 : X_FF
    generic map(
      LOC => "SLICE_X20Y5",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Receiver_HalfBitCounter_1_CLK,
      I => RS232_PHY_Receiver_Mcount_HalfBitCounter1,
      O => RS232_PHY_Receiver_HalfBitCounter(1),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  RS232_PHY_Receiver_Mcount_HalfBitCounter_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y5",
      INIT => X"04FE000004FE0000"
    )
    port map (
      ADR3 => RS232_PHY_Receiver_GND_11_o_GND_11_o_equal_4_o,
      ADR2 => RS232_PHY_Receiver_current_state_FSM_FFd1_6623,
      ADR0 => RS232_PHY_Receiver_current_state_FSM_FFd2_6670,
      ADR4 => RS232_PHY_Receiver_HalfBitCounter(1),
      ADR1 => RS232_PHY_LineRD_in_6669,
      ADR5 => '1',
      O => RS232_PHY_Receiver_Mcount_HalfBitCounter_lut(1)
    );
  ROM_Data_10_24_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y5",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ROM_Data_10_24_B5LUT_O_UNCONNECTED
    );
  RS232_PHY_Receiver_HalfBitCounter_0 : X_FF
    generic map(
      LOC => "SLICE_X20Y5",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Receiver_HalfBitCounter_0_CLK,
      I => RS232_PHY_Receiver_Mcount_HalfBitCounter,
      O => RS232_PHY_Receiver_HalfBitCounter(0),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  RS232_PHY_Receiver_Mcount_HalfBitCounter_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y5",
      INIT => X"444C4440444C4440"
    )
    port map (
      ADR0 => RS232_PHY_Receiver_GND_11_o_GND_11_o_equal_4_o,
      ADR2 => RS232_PHY_Receiver_current_state_FSM_FFd1_6623,
      ADR3 => RS232_PHY_Receiver_current_state_FSM_FFd2_6670,
      ADR1 => RS232_PHY_Receiver_HalfBitCounter(0),
      ADR4 => RS232_PHY_LineRD_in_6669,
      ADR5 => '1',
      O => RS232_PHY_Receiver_Mcount_HalfBitCounter_lut(0)
    );
  ROM_Data_10_25_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y5",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ROM_Data_10_25_A5LUT_O_UNCONNECTED
    );
  RS232_PHY_Receiver_HalfBitCounter_7 : X_FF
    generic map(
      LOC => "SLICE_X20Y6",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Receiver_HalfBitCounter_7_CLK,
      I => RS232_PHY_Receiver_Mcount_HalfBitCounter7,
      O => RS232_PHY_Receiver_HalfBitCounter(7),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  RS232_PHY_Receiver_Mcount_HalfBitCounter_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y6",
      INIT => X"333333F000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => RS232_PHY_Receiver_GND_11_o_GND_11_o_equal_4_o,
      ADR4 => RS232_PHY_Receiver_current_state_FSM_FFd1_6623,
      ADR5 => RS232_PHY_Receiver_HalfBitCounter(7),
      ADR3 => RS232_PHY_Receiver_current_state_FSM_FFd2_6670,
      ADR2 => RS232_PHY_LineRD_in_6669,
      O => RS232_PHY_Receiver_Mcount_HalfBitCounter_lut(7)
    );
  RS232_PHY_Receiver_HalfBitCounter_6 : X_FF
    generic map(
      LOC => "SLICE_X20Y6",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Receiver_HalfBitCounter_6_CLK,
      I => RS232_PHY_Receiver_Mcount_HalfBitCounter6,
      O => RS232_PHY_Receiver_HalfBitCounter(6),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  RS232_PHY_Receiver_Mcount_HalfBitCounter_xor_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y6"
    )
    port map (
      CI => RS232_PHY_Receiver_Mcount_HalfBitCounter_cy(3),
      CYINIT => '0',
      CO(3) => NLW_RS232_PHY_Receiver_Mcount_HalfBitCounter_xor_7_CO_3_UNCONNECTED,
      CO(2) => NLW_RS232_PHY_Receiver_Mcount_HalfBitCounter_xor_7_CO_2_UNCONNECTED,
      CO(1) => NLW_RS232_PHY_Receiver_Mcount_HalfBitCounter_xor_7_CO_1_UNCONNECTED,
      CO(0) => NLW_RS232_PHY_Receiver_Mcount_HalfBitCounter_xor_7_CO_0_UNCONNECTED,
      DI(3) => NLW_RS232_PHY_Receiver_Mcount_HalfBitCounter_xor_7_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => RS232_PHY_Receiver_Mcount_HalfBitCounter7,
      O(2) => RS232_PHY_Receiver_Mcount_HalfBitCounter6,
      O(1) => RS232_PHY_Receiver_Mcount_HalfBitCounter5,
      O(0) => RS232_PHY_Receiver_Mcount_HalfBitCounter4,
      S(3) => RS232_PHY_Receiver_Mcount_HalfBitCounter_lut(7),
      S(2) => RS232_PHY_Receiver_Mcount_HalfBitCounter_lut(6),
      S(1) => RS232_PHY_Receiver_Mcount_HalfBitCounter_lut(5),
      S(0) => RS232_PHY_Receiver_Mcount_HalfBitCounter_lut(4)
    );
  RS232_PHY_Receiver_Mcount_HalfBitCounter_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y6",
      INIT => X"0F2E00000F2E0000"
    )
    port map (
      ADR2 => RS232_PHY_Receiver_GND_11_o_GND_11_o_equal_4_o,
      ADR1 => RS232_PHY_Receiver_current_state_FSM_FFd1_6623,
      ADR3 => RS232_PHY_Receiver_current_state_FSM_FFd2_6670,
      ADR4 => RS232_PHY_Receiver_HalfBitCounter(6),
      ADR0 => RS232_PHY_LineRD_in_6669,
      ADR5 => '1',
      O => RS232_PHY_Receiver_Mcount_HalfBitCounter_lut(6)
    );
  ROM_Data_10_19_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y6",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ROM_Data_10_19_C5LUT_O_UNCONNECTED
    );
  RS232_PHY_Receiver_HalfBitCounter_5 : X_FF
    generic map(
      LOC => "SLICE_X20Y6",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Receiver_HalfBitCounter_5_CLK,
      I => RS232_PHY_Receiver_Mcount_HalfBitCounter5,
      O => RS232_PHY_Receiver_HalfBitCounter(5),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  RS232_PHY_Receiver_Mcount_HalfBitCounter_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y6",
      INIT => X"333A0000333A0000"
    )
    port map (
      ADR1 => RS232_PHY_Receiver_GND_11_o_GND_11_o_equal_4_o,
      ADR2 => RS232_PHY_Receiver_current_state_FSM_FFd1_6623,
      ADR3 => RS232_PHY_Receiver_current_state_FSM_FFd2_6670,
      ADR4 => RS232_PHY_Receiver_HalfBitCounter(5),
      ADR0 => RS232_PHY_LineRD_in_6669,
      ADR5 => '1',
      O => RS232_PHY_Receiver_Mcount_HalfBitCounter_lut(5)
    );
  ROM_Data_10_20_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y6",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ROM_Data_10_20_B5LUT_O_UNCONNECTED
    );
  RS232_PHY_Receiver_HalfBitCounter_4 : X_FF
    generic map(
      LOC => "SLICE_X20Y6",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Receiver_HalfBitCounter_4_CLK,
      I => RS232_PHY_Receiver_Mcount_HalfBitCounter4,
      O => RS232_PHY_Receiver_HalfBitCounter(4),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  RS232_PHY_Receiver_Mcount_HalfBitCounter_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y6",
      INIT => X"00CC40C800CC40C8"
    )
    port map (
      ADR3 => RS232_PHY_Receiver_GND_11_o_GND_11_o_equal_4_o,
      ADR0 => RS232_PHY_Receiver_current_state_FSM_FFd1_6623,
      ADR4 => RS232_PHY_Receiver_current_state_FSM_FFd2_6670,
      ADR1 => RS232_PHY_Receiver_HalfBitCounter(4),
      ADR2 => RS232_PHY_LineRD_in_6669,
      ADR5 => '1',
      O => RS232_PHY_Receiver_Mcount_HalfBitCounter_lut(4)
    );
  ROM_Data_10_21_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y6",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ROM_Data_10_21_A5LUT_O_UNCONNECTED
    );
  Temp_H_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD158"
    )
    port map (
      I => NlwBufferSignal_Temp_H_0_OBUF_I,
      O => Temp_H(0)
    );
  Temp_H_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD159"
    )
    port map (
      I => NlwBufferSignal_Temp_H_1_OBUF_I,
      O => Temp_H(1)
    );
  Temp_H_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD160"
    )
    port map (
      I => NlwBufferSignal_Temp_H_2_OBUF_I,
      O => Temp_H(2)
    );
  Temp_H_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD161"
    )
    port map (
      I => NlwBufferSignal_Temp_H_3_OBUF_I,
      O => Temp_H(3)
    );
  Temp_H_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD162"
    )
    port map (
      I => NlwBufferSignal_Temp_H_4_OBUF_I,
      O => Temp_H(4)
    );
  Temp_H_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD163"
    )
    port map (
      I => NlwBufferSignal_Temp_H_5_OBUF_I,
      O => Temp_H(5)
    );
  Temp_H_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD164"
    )
    port map (
      I => NlwBufferSignal_Temp_H_6_OBUF_I,
      O => Temp_H(6)
    );
  RS232_RX_IBUF : X_BUF
    generic map(
      LOC => "PAD165",
      PATHPULSE => 202 ps
    )
    port map (
      O => RS232_RX_IBUF_435,
      I => RS232_RX
    );
  ProtoComp31_IMUX : X_BUF
    generic map(
      LOC => "PAD165",
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_RX_IBUF_435,
      O => RS232_RX_IBUF_0
    );
  RS232_TX_OBUF : X_OBUF
    generic map(
      LOC => "PAD157"
    )
    port map (
      I => NlwBufferSignal_RS232_TX_OBUF_I,
      O => RS232_TX
    );
  Temp_L_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD166"
    )
    port map (
      I => NlwBufferSignal_Temp_L_0_OBUF_I,
      O => Temp_L(0)
    );
  Temp_L_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD167"
    )
    port map (
      I => NlwBufferSignal_Temp_L_1_OBUF_I,
      O => Temp_L(1)
    );
  Temp_L_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD168"
    )
    port map (
      I => NlwBufferSignal_Temp_L_2_OBUF_I,
      O => Temp_L(2)
    );
  Temp_L_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD169"
    )
    port map (
      I => NlwBufferSignal_Temp_L_3_OBUF_I,
      O => Temp_L(3)
    );
  Temp_L_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD170"
    )
    port map (
      I => NlwBufferSignal_Temp_L_4_OBUF_I,
      O => Temp_L(4)
    );
  Temp_L_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD171"
    )
    port map (
      I => NlwBufferSignal_Temp_L_5_OBUF_I,
      O => Temp_L(5)
    );
  Temp_L_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD172"
    )
    port map (
      I => NlwBufferSignal_Temp_L_6_OBUF_I,
      O => Temp_L(6)
    );
  Clk_BUFGP_IBUFG : X_BUF
    generic map(
      LOC => "PAD234",
      PATHPULSE => 202 ps
    )
    port map (
      O => Clk_BUFGP_IBUFG_454,
      I => Clk
    );
  ProtoComp31_IMUX_1 : X_BUF
    generic map(
      LOC => "PAD234",
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP_IBUFG_454,
      O => Clk_BUFGP_IBUFG_0
    );
  Reset_IBUF : X_BUF
    generic map(
      LOC => "PAD173",
      PATHPULSE => 202 ps
    )
    port map (
      O => Reset_IBUF_457,
      I => Reset
    );
  ProtoComp31_IMUX_2 : X_BUF
    generic map(
      LOC => "PAD173",
      PATHPULSE => 202 ps
    )
    port map (
      I => Reset_IBUF_457,
      O => Reset_IBUF_0
    );
  switches_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD174"
    )
    port map (
      I => NlwBufferSignal_switches_0_OBUF_I,
      O => switches(0)
    );
  switches_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD175"
    )
    port map (
      I => NlwBufferSignal_switches_1_OBUF_I,
      O => switches(1)
    );
  switches_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD176"
    )
    port map (
      I => NlwBufferSignal_switches_2_OBUF_I,
      O => switches(2)
    );
  switches_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD177"
    )
    port map (
      I => NlwBufferSignal_switches_3_OBUF_I,
      O => switches(3)
    );
  switches_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD178"
    )
    port map (
      I => NlwBufferSignal_switches_4_OBUF_I,
      O => switches(4)
    );
  switches_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD179"
    )
    port map (
      I => NlwBufferSignal_switches_5_OBUF_I,
      O => switches(5)
    );
  switches_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD180"
    )
    port map (
      I => NlwBufferSignal_switches_6_OBUF_I,
      O => switches(6)
    );
  switches_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD184"
    )
    port map (
      I => NlwBufferSignal_switches_7_OBUF_I,
      O => switches(7)
    );
  Clk_BUFGP_BUFG : X_CKBUF
    generic map(
      LOC => "BUFGMUX_X3Y13",
      PATHPULSE => 202 ps
    )
    port map (
      I => NlwBufferSignal_Clk_BUFGP_BUFG_IN,
      O => Clk_BUFGP
    );
  miram_contents_ram_13_2 : X_FF
    generic map(
      LOC => "SLICE_X2Y12",
      INIT => '0'
    )
    port map (
      CE => miram_n0878_inv,
      CLK => NlwBufferSignal_miram_contents_ram_13_2_CLK,
      I => NlwBufferSignal_miram_contents_ram_13_2_IN,
      O => miram_contents_ram_13(2),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_13_0 : X_FF
    generic map(
      LOC => "SLICE_X2Y15",
      INIT => '0'
    )
    port map (
      CE => miram_n0878_inv,
      CLK => NlwBufferSignal_miram_contents_ram_13_0_CLK,
      I => NlwBufferSignal_miram_contents_ram_13_0_IN,
      O => miram_contents_ram_13(0),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_13_3 : X_FF
    generic map(
      LOC => "SLICE_X2Y16",
      INIT => '0'
    )
    port map (
      CE => miram_n0878_inv,
      CLK => NlwBufferSignal_miram_contents_ram_13_3_CLK,
      I => NlwBufferSignal_miram_contents_ram_13_3_IN,
      O => miram_contents_ram_13(3),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_13_1 : X_FF
    generic map(
      LOC => "SLICE_X2Y16",
      INIT => '0'
    )
    port map (
      CE => miram_n0878_inv,
      CLK => NlwBufferSignal_miram_contents_ram_13_1_CLK,
      I => NlwBufferSignal_miram_contents_ram_13_1_IN,
      O => miram_contents_ram_13(1),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_12_2 : X_FF
    generic map(
      LOC => "SLICE_X3Y12",
      INIT => '0'
    )
    port map (
      CE => miram_n0884_inv,
      CLK => NlwBufferSignal_miram_contents_ram_12_2_CLK,
      I => NlwBufferSignal_miram_contents_ram_12_2_IN,
      O => miram_contents_ram_12(2),
      RST => GND,
      SET => GND
    );
  miram_n0692_inv21 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y14",
      INIT => X"0000000020000000"
    )
    port map (
      ADR0 => Reset_IBUF_0,
      ADR4 => address(3),
      ADR1 => address(0),
      ADR3 => miram_write_en_temp2,
      ADR5 => miram_GND_71_o_address_7_LessThan_1_o1_6975,
      ADR2 => miram_address_temp2_1_Q,
      O => N27
    );
  miram_n0896_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y14",
      INIT => X"FFFF0000FF010000"
    )
    port map (
      ADR0 => address(4),
      ADR1 => address(5),
      ADR3 => address(6),
      ADR5 => address(7),
      ADR2 => address(2),
      ADR4 => N27,
      O => miram_n0896_inv
    );
  miram_contents_ram_39_3 : X_FF
    generic map(
      LOC => "SLICE_X3Y15",
      INIT => '0'
    )
    port map (
      CE => miram_n0598_inv,
      CLK => NlwBufferSignal_miram_contents_ram_39_3_CLK,
      I => NlwBufferSignal_miram_contents_ram_39_3_IN,
      O => miram_contents_ram_39(3),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_39_2 : X_FF
    generic map(
      LOC => "SLICE_X3Y15",
      INIT => '0'
    )
    port map (
      CE => miram_n0598_inv,
      CLK => NlwBufferSignal_miram_contents_ram_39_2_CLK,
      I => NlwBufferSignal_miram_contents_ram_39_2_IN,
      O => miram_contents_ram_39(2),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_39_1 : X_FF
    generic map(
      LOC => "SLICE_X3Y15",
      INIT => '0'
    )
    port map (
      CE => miram_n0598_inv,
      CLK => NlwBufferSignal_miram_contents_ram_39_1_CLK,
      I => NlwBufferSignal_miram_contents_ram_39_1_IN,
      O => miram_contents_ram_39(1),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_39_0 : X_FF
    generic map(
      LOC => "SLICE_X3Y15",
      INIT => '0'
    )
    port map (
      CE => miram_n0598_inv,
      CLK => NlwBufferSignal_miram_contents_ram_39_0_CLK,
      I => NlwBufferSignal_miram_contents_ram_39_0_IN,
      O => miram_contents_ram_39(0),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_12_3 : X_FF
    generic map(
      LOC => "SLICE_X3Y16",
      INIT => '0'
    )
    port map (
      CE => miram_n0884_inv,
      CLK => NlwBufferSignal_miram_contents_ram_12_3_CLK,
      I => NlwBufferSignal_miram_contents_ram_12_3_IN,
      O => miram_contents_ram_12(3),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_12_1 : X_FF
    generic map(
      LOC => "SLICE_X3Y16",
      INIT => '0'
    )
    port map (
      CE => miram_n0884_inv,
      CLK => NlwBufferSignal_miram_contents_ram_12_1_CLK,
      I => NlwBufferSignal_miram_contents_ram_12_1_IN,
      O => miram_contents_ram_12(1),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_12_0 : X_FF
    generic map(
      LOC => "SLICE_X3Y16",
      INIT => '0'
    )
    port map (
      CE => miram_n0884_inv,
      CLK => NlwBufferSignal_miram_contents_ram_12_0_CLK,
      I => NlwBufferSignal_miram_contents_ram_12_0_IN,
      O => miram_contents_ram_12(0),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_14_2 : X_FF
    generic map(
      LOC => "SLICE_X4Y12",
      INIT => '0'
    )
    port map (
      CE => miram_n0872_inv,
      CLK => NlwBufferSignal_miram_contents_ram_14_2_CLK,
      I => NlwBufferSignal_miram_contents_ram_14_2_IN,
      O => miram_contents_ram_14(2),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_9_0 : X_FF
    generic map(
      LOC => "SLICE_X4Y14",
      INIT => '0'
    )
    port map (
      CE => miram_n0902_inv,
      CLK => NlwBufferSignal_miram_contents_ram_9_0_CLK,
      I => NlwBufferSignal_miram_contents_ram_9_0_IN,
      O => miram_contents_ram_9(0),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_14_3 : X_FF
    generic map(
      LOC => "SLICE_X4Y15",
      INIT => '0'
    )
    port map (
      CE => miram_n0872_inv,
      CLK => NlwBufferSignal_miram_contents_ram_14_3_CLK,
      I => NlwBufferSignal_miram_contents_ram_14_3_IN,
      O => miram_contents_ram_14(3),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_14_1 : X_FF
    generic map(
      LOC => "SLICE_X4Y15",
      INIT => '0'
    )
    port map (
      CE => miram_n0872_inv,
      CLK => NlwBufferSignal_miram_contents_ram_14_1_CLK,
      I => NlwBufferSignal_miram_contents_ram_14_1_IN,
      O => miram_contents_ram_14(1),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_14_0 : X_FF
    generic map(
      LOC => "SLICE_X4Y15",
      INIT => '0'
    )
    port map (
      CE => miram_n0872_inv,
      CLK => NlwBufferSignal_miram_contents_ram_14_0_CLK,
      I => NlwBufferSignal_miram_contents_ram_14_0_IN,
      O => miram_contents_ram_14(0),
      RST => GND,
      SET => GND
    );
  miram_n0920_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y15",
      INIT => X"0000000020000000"
    )
    port map (
      ADR1 => miram_address_temp2_5_Q,
      ADR5 => miram_address_temp2_4_Q,
      ADR0 => Reset_IBUF_0,
      ADR2 => miram_address_temp2_1_Q,
      ADR3 => miram_address_temp2_2_Q,
      ADR4 => N16,
      O => miram_n0920_inv
    );
  miram_contents_ram_7_3 : X_FF
    generic map(
      LOC => "SLICE_X4Y16",
      INIT => '0'
    )
    port map (
      CE => miram_n0914_inv,
      CLK => NlwBufferSignal_miram_contents_ram_7_3_CLK,
      I => NlwBufferSignal_miram_contents_ram_7_3_IN,
      O => miram_contents_ram_7(3),
      RST => GND,
      SET => GND
    );
  miram_n0878_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y16",
      INIT => X"0000000400000000"
    )
    port map (
      ADR5 => address(2),
      ADR2 => address(6),
      ADR3 => address(7),
      ADR4 => address(5),
      ADR0 => address(4),
      ADR1 => N26,
      O => miram_n0878_inv
    );
  miram_contents_ram_7_2 : X_FF
    generic map(
      LOC => "SLICE_X4Y16",
      INIT => '0'
    )
    port map (
      CE => miram_n0914_inv,
      CLK => NlwBufferSignal_miram_contents_ram_7_2_CLK,
      I => NlwBufferSignal_miram_contents_ram_7_2_IN,
      O => miram_contents_ram_7(2),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_7_1 : X_FF
    generic map(
      LOC => "SLICE_X4Y16",
      INIT => '0'
    )
    port map (
      CE => miram_n0914_inv,
      CLK => NlwBufferSignal_miram_contents_ram_7_1_CLK,
      I => NlwBufferSignal_miram_contents_ram_7_1_IN,
      O => miram_contents_ram_7(1),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_7_0 : X_FF
    generic map(
      LOC => "SLICE_X4Y16",
      INIT => '0'
    )
    port map (
      CE => miram_n0914_inv,
      CLK => NlwBufferSignal_miram_contents_ram_7_0_CLK,
      I => NlwBufferSignal_miram_contents_ram_7_0_IN,
      O => miram_contents_ram_7(0),
      RST => GND,
      SET => GND
    );
  miram_mux1_12 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y16",
      INIT => X"FF00F0F0AAAACCCC"
    )
    port map (
      ADR1 => miram_contents_ram_12(1),
      ADR2 => miram_contents_ram_13(1),
      ADR3 => miram_contents_ram_15(1),
      ADR0 => miram_contents_ram_14(1),
      ADR4 => address_1_LogicTrst1,
      ADR5 => address_0_LogicTrst1,
      O => miram_mux1_12_7487
    );
  miram_contents_ram_2_0 : X_FF
    generic map(
      LOC => "SLICE_X4Y17",
      INIT => '0'
    )
    port map (
      CE => miram_n0674_inv,
      CLK => NlwBufferSignal_miram_contents_ram_2_0_CLK,
      I => NlwBufferSignal_miram_contents_ram_2_0_IN,
      O => miram_contents_ram_2(0),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_n0872_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y18",
      INIT => X"0000000000020000"
    )
    port map (
      ADR4 => address(2),
      ADR2 => address(6),
      ADR3 => address(7),
      ADR5 => address(5),
      ADR1 => address(4),
      ADR0 => N27,
      O => miram_n0872_inv
    );
  miram_contents_ram_53_2 : X_FF
    generic map(
      LOC => "SLICE_X5Y11",
      INIT => '0'
    )
    port map (
      CE => miram_n0746_inv,
      CLK => NlwBufferSignal_miram_contents_ram_53_2_CLK,
      I => NlwBufferSignal_miram_contents_ram_53_2_IN,
      O => miram_contents_ram_53(2),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_53_3 : X_FF
    generic map(
      LOC => "SLICE_X5Y12",
      INIT => '0'
    )
    port map (
      CE => miram_n0746_inv,
      CLK => NlwBufferSignal_miram_contents_ram_53_3_CLK,
      I => NlwBufferSignal_miram_contents_ram_53_3_IN,
      O => miram_contents_ram_53(3),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_53_1 : X_FF
    generic map(
      LOC => "SLICE_X5Y12",
      INIT => '0'
    )
    port map (
      CE => miram_n0746_inv,
      CLK => NlwBufferSignal_miram_contents_ram_53_1_CLK,
      I => NlwBufferSignal_miram_contents_ram_53_1_IN,
      O => miram_contents_ram_53(1),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_53_0 : X_FF
    generic map(
      LOC => "SLICE_X5Y13",
      INIT => '0'
    )
    port map (
      CE => miram_n0746_inv,
      CLK => NlwBufferSignal_miram_contents_ram_53_0_CLK,
      I => NlwBufferSignal_miram_contents_ram_53_0_IN,
      O => miram_contents_ram_53(0),
      RST => GND,
      SET => GND
    );
  miram_Mmux_address_temp231 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y13",
      INIT => X"0055000000550000"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => address(2),
      ADR0 => address(7),
      ADR3 => address(6),
      O => miram_address_temp2_2_Q
    );
  miram_contents_ram_1_3 : X_FF
    generic map(
      LOC => "SLICE_X5Y14",
      INIT => '0'
    )
    port map (
      CE => miram_n0678_inv,
      CLK => NlwBufferSignal_miram_contents_ram_1_3_CLK,
      I => NlwBufferSignal_miram_contents_ram_1_3_IN,
      O => miram_contents_ram_1(3),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_1_2 : X_FF
    generic map(
      LOC => "SLICE_X5Y14",
      INIT => '0'
    )
    port map (
      CE => miram_n0678_inv,
      CLK => NlwBufferSignal_miram_contents_ram_1_2_CLK,
      I => NlwBufferSignal_miram_contents_ram_1_2_IN,
      O => miram_contents_ram_1(2),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_1_1 : X_FF
    generic map(
      LOC => "SLICE_X5Y14",
      INIT => '0'
    )
    port map (
      CE => miram_n0678_inv,
      CLK => NlwBufferSignal_miram_contents_ram_1_1_CLK,
      I => NlwBufferSignal_miram_contents_ram_1_1_IN,
      O => miram_contents_ram_1(1),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_mux_111 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y14",
      INIT => X"EE22FCFCEE223030"
    )
    port map (
      ADR2 => miram_contents_ram_8(0),
      ADR5 => miram_contents_ram_9(0),
      ADR3 => miram_contents_ram_11(0),
      ADR0 => miram_contents_ram_10(0),
      ADR1 => address_0_LogicTrst_7035,
      ADR4 => address_1_LogicTrst_7055,
      O => miram_mux_111_7619
    );
  miram_contents_ram_1_0 : X_FF
    generic map(
      LOC => "SLICE_X5Y14",
      INIT => '0'
    )
    port map (
      CE => miram_n0678_inv,
      CLK => NlwBufferSignal_miram_contents_ram_1_0_CLK,
      I => NlwBufferSignal_miram_contents_ram_1_0_IN,
      O => miram_contents_ram_1(0),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_n0722_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y14",
      INIT => X"0010000000000000"
    )
    port map (
      ADR0 => address(6),
      ADR3 => address(7),
      ADR1 => address(2),
      ADR2 => address(4),
      ADR4 => address(5),
      ADR5 => N26,
      O => miram_n0722_inv
    );
  miram_contents_ram_10_3 : X_FF
    generic map(
      LOC => "SLICE_X5Y15",
      INIT => '0'
    )
    port map (
      CE => miram_n0896_inv,
      CLK => NlwBufferSignal_miram_contents_ram_10_3_CLK,
      I => NlwBufferSignal_miram_contents_ram_10_3_IN,
      O => miram_contents_ram_10(3),
      RST => GND,
      SET => GND
    );
  miram_mux_12 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y15",
      INIT => X"FCFCAFA00C0CAFA0"
    )
    port map (
      ADR3 => miram_contents_ram_12(0),
      ADR0 => miram_contents_ram_13(0),
      ADR5 => miram_contents_ram_15(0),
      ADR1 => miram_contents_ram_14(0),
      ADR2 => address_0_LogicTrst_7035,
      ADR4 => address_1_LogicTrst_7055,
      O => miram_mux_12_7691
    );
  miram_contents_ram_10_2 : X_FF
    generic map(
      LOC => "SLICE_X5Y15",
      INIT => '0'
    )
    port map (
      CE => miram_n0896_inv,
      CLK => NlwBufferSignal_miram_contents_ram_10_2_CLK,
      I => NlwBufferSignal_miram_contents_ram_10_2_IN,
      O => miram_contents_ram_10(2),
      RST => GND,
      SET => GND
    );
  miram_n0678_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y15",
      INIT => X"1100000011010000"
    )
    port map (
      ADR2 => address(4),
      ADR5 => address(5),
      ADR1 => miram_address_temp2_2_Q,
      ADR3 => miram_GND_71_o_address_7_LessThan_1_o,
      ADR0 => miram_address_temp2_1_Q,
      ADR4 => N15,
      O => miram_n0678_inv
    );
  miram_contents_ram_10_1 : X_FF
    generic map(
      LOC => "SLICE_X5Y15",
      INIT => '0'
    )
    port map (
      CE => miram_n0896_inv,
      CLK => NlwBufferSignal_miram_contents_ram_10_1_CLK,
      I => NlwBufferSignal_miram_contents_ram_10_1_IN,
      O => miram_contents_ram_10(1),
      RST => GND,
      SET => GND
    );
  miram_mux_10 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y15",
      INIT => X"BB88BB88F3F3C0C0"
    )
    port map (
      ADR4 => miram_contents_ram_0(0),
      ADR2 => miram_contents_ram_1(0),
      ADR0 => miram_contents_ram_3(0),
      ADR3 => miram_contents_ram_2(0),
      ADR5 => address(1),
      ADR1 => address(0),
      O => miram_mux_10_7692
    );
  miram_contents_ram_10_0 : X_FF
    generic map(
      LOC => "SLICE_X5Y15",
      INIT => '0'
    )
    port map (
      CE => miram_n0896_inv,
      CLK => NlwBufferSignal_miram_contents_ram_10_0_CLK,
      I => NlwBufferSignal_miram_contents_ram_10_0_IN,
      O => miram_contents_ram_10(0),
      RST => GND,
      SET => GND
    );
  miram_mux_6 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y15",
      INIT => X"FB3BCB0BF838C808"
    )
    port map (
      ADR2 => address(3),
      ADR1 => address_2_LogicTrst_6933,
      ADR4 => miram_mux_111_7619,
      ADR3 => miram_mux_12_7691,
      ADR0 => miram_mux_11_7489,
      ADR5 => miram_mux_10_7692,
      O => miram_mux_6_7673
    );
  miram_contents_ram_0_3 : X_FF
    generic map(
      LOC => "SLICE_X5Y16",
      INIT => '0'
    )
    port map (
      CE => miram_n0682_inv,
      CLK => NlwBufferSignal_miram_contents_ram_0_3_CLK,
      I => NlwBufferSignal_miram_contents_ram_0_3_IN,
      O => miram_contents_ram_0(3),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_0_2 : X_FF
    generic map(
      LOC => "SLICE_X5Y16",
      INIT => '0'
    )
    port map (
      CE => miram_n0682_inv,
      CLK => NlwBufferSignal_miram_contents_ram_0_2_CLK,
      I => NlwBufferSignal_miram_contents_ram_0_2_IN,
      O => miram_contents_ram_0(2),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_mux3_12 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y16",
      INIT => X"F3BBF388C0BBC088"
    )
    port map (
      ADR4 => miram_contents_ram_12(3),
      ADR0 => miram_contents_ram_13(3),
      ADR2 => miram_contents_ram_15(3),
      ADR5 => miram_contents_ram_14(3),
      ADR1 => address_0_LogicTrst_7035,
      ADR3 => address_1_LogicTrst_7055,
      O => miram_mux3_12_7511
    );
  miram_contents_ram_0_1 : X_FF
    generic map(
      LOC => "SLICE_X5Y16",
      INIT => '0'
    )
    port map (
      CE => miram_n0682_inv,
      CLK => NlwBufferSignal_miram_contents_ram_0_1_CLK,
      I => NlwBufferSignal_miram_contents_ram_0_1_IN,
      O => miram_contents_ram_0(1),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_0_0 : X_FF
    generic map(
      LOC => "SLICE_X5Y16",
      INIT => '0'
    )
    port map (
      CE => miram_n0682_inv,
      CLK => NlwBufferSignal_miram_contents_ram_0_0_CLK,
      I => NlwBufferSignal_miram_contents_ram_0_0_IN,
      O => miram_contents_ram_0(0),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_15_3 : X_FF
    generic map(
      LOC => "SLICE_X5Y17",
      INIT => '0'
    )
    port map (
      CE => miram_n0866_inv,
      CLK => NlwBufferSignal_miram_contents_ram_15_3_CLK,
      I => NlwBufferSignal_miram_contents_ram_15_3_IN,
      O => miram_contents_ram_15(3),
      RST => GND,
      SET => GND
    );
  miram_n0682_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y17",
      INIT => X"0000300000003100"
    )
    port map (
      ADR5 => address(5),
      ADR0 => address(2),
      ADR1 => miram_address_temp2_4_Q,
      ADR2 => miram_GND_71_o_address_7_LessThan_1_o,
      ADR4 => miram_address_temp2_1_Q,
      ADR3 => N16,
      O => miram_n0682_inv
    );
  miram_contents_ram_15_1 : X_FF
    generic map(
      LOC => "SLICE_X5Y17",
      INIT => '0'
    )
    port map (
      CE => miram_n0866_inv,
      CLK => NlwBufferSignal_miram_contents_ram_15_1_CLK,
      I => NlwBufferSignal_miram_contents_ram_15_1_IN,
      O => miram_contents_ram_15(1),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_15_0 : X_FF
    generic map(
      LOC => "SLICE_X5Y17",
      INIT => '0'
    )
    port map (
      CE => miram_n0866_inv,
      CLK => NlwBufferSignal_miram_contents_ram_15_0_CLK,
      I => NlwBufferSignal_miram_contents_ram_15_0_IN,
      O => miram_contents_ram_15(0),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_30_2 : X_FF
    generic map(
      LOC => "SLICE_X6Y10",
      INIT => '0'
    )
    port map (
      CE => miram_n0824_inv,
      CLK => NlwBufferSignal_miram_contents_ram_30_2_CLK,
      I => NlwBufferSignal_miram_contents_ram_30_2_IN,
      O => miram_contents_ram_30(2),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_30_0 : X_FF
    generic map(
      LOC => "SLICE_X6Y10",
      INIT => '0'
    )
    port map (
      CE => miram_n0824_inv,
      CLK => NlwBufferSignal_miram_contents_ram_30_0_CLK,
      I => NlwBufferSignal_miram_contents_ram_30_0_IN,
      O => miram_contents_ram_30(0),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_30_3 : X_FF
    generic map(
      LOC => "SLICE_X6Y11",
      INIT => '0'
    )
    port map (
      CE => miram_n0824_inv,
      CLK => NlwBufferSignal_miram_contents_ram_30_3_CLK,
      I => NlwBufferSignal_miram_contents_ram_30_3_IN,
      O => miram_contents_ram_30(3),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_30_1 : X_FF
    generic map(
      LOC => "SLICE_X6Y12",
      INIT => '0'
    )
    port map (
      CE => miram_n0824_inv,
      CLK => NlwBufferSignal_miram_contents_ram_30_1_CLK,
      I => NlwBufferSignal_miram_contents_ram_30_1_IN,
      O => miram_contents_ram_30(1),
      RST => GND,
      SET => GND
    );
  miram_mux2_12 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y12",
      INIT => X"FFF00F00ACACACAC"
    )
    port map (
      ADR1 => miram_contents_ram_12(2),
      ADR3 => miram_contents_ram_13(2),
      ADR4 => miram_contents_ram_15(2),
      ADR0 => miram_contents_ram_14(2),
      ADR2 => address_1_LogicTrst1,
      ADR5 => address_0_LogicTrst1,
      O => miram_mux2_12_7498
    );
  miram_contents_ram_26_3 : X_FF
    generic map(
      LOC => "SLICE_X6Y13",
      INIT => '0'
    )
    port map (
      CE => miram_n0848_inv,
      CLK => NlwBufferSignal_miram_contents_ram_26_3_CLK,
      I => NlwBufferSignal_miram_contents_ram_26_3_IN,
      O => miram_contents_ram_26(3),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_26_2 : X_FF
    generic map(
      LOC => "SLICE_X6Y13",
      INIT => '0'
    )
    port map (
      CE => miram_n0848_inv,
      CLK => NlwBufferSignal_miram_contents_ram_26_2_CLK,
      I => NlwBufferSignal_miram_contents_ram_26_2_IN,
      O => miram_contents_ram_26(2),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_26_1 : X_FF
    generic map(
      LOC => "SLICE_X6Y13",
      INIT => '0'
    )
    port map (
      CE => miram_n0848_inv,
      CLK => NlwBufferSignal_miram_contents_ram_26_1_CLK,
      I => NlwBufferSignal_miram_contents_ram_26_1_IN,
      O => miram_contents_ram_26(1),
      RST => GND,
      SET => GND
    );
  miram_n0860_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y13",
      INIT => X"0000000400000000"
    )
    port map (
      ADR5 => address(4),
      ADR4 => address(6),
      ADR2 => address(7),
      ADR3 => address(2),
      ADR0 => address(5),
      ADR1 => N28,
      O => miram_n0860_inv
    );
  miram_contents_ram_26_0 : X_FF
    generic map(
      LOC => "SLICE_X6Y13",
      INIT => '0'
    )
    port map (
      CE => miram_n0848_inv,
      CLK => NlwBufferSignal_miram_contents_ram_26_0_CLK,
      I => NlwBufferSignal_miram_contents_ram_26_0_IN,
      O => miram_contents_ram_26(0),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_32_3 : X_FF
    generic map(
      LOC => "SLICE_X6Y14",
      INIT => '0'
    )
    port map (
      CE => miram_n0626_inv,
      CLK => NlwBufferSignal_miram_contents_ram_32_3_CLK,
      I => NlwBufferSignal_miram_contents_ram_32_3_IN,
      O => miram_contents_ram_32(3),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_32_2 : X_FF
    generic map(
      LOC => "SLICE_X6Y14",
      INIT => '0'
    )
    port map (
      CE => miram_n0626_inv,
      CLK => NlwBufferSignal_miram_contents_ram_32_2_CLK,
      I => NlwBufferSignal_miram_contents_ram_32_2_IN,
      O => miram_contents_ram_32(2),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_mux1_111 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y14",
      INIT => X"CCCCAAAAFF00F0F0"
    )
    port map (
      ADR2 => miram_contents_ram_8(1),
      ADR3 => miram_contents_ram_9(1),
      ADR1 => miram_contents_ram_11(1),
      ADR0 => miram_contents_ram_10(1),
      ADR5 => address_1_LogicTrst1,
      ADR4 => address_0_LogicTrst1,
      O => miram_mux1_111_7013
    );
  miram_contents_ram_32_1 : X_FF
    generic map(
      LOC => "SLICE_X6Y14",
      INIT => '0'
    )
    port map (
      CE => miram_n0626_inv,
      CLK => NlwBufferSignal_miram_contents_ram_32_1_CLK,
      I => NlwBufferSignal_miram_contents_ram_32_1_IN,
      O => miram_contents_ram_32(1),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_n0848_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y14",
      INIT => X"0000000000040000"
    )
    port map (
      ADR4 => address(4),
      ADR5 => address(6),
      ADR3 => address(7),
      ADR0 => address(2),
      ADR2 => address(5),
      ADR1 => N27,
      O => miram_n0848_inv
    );
  miram_contents_ram_32_0 : X_FF
    generic map(
      LOC => "SLICE_X6Y14",
      INIT => '0'
    )
    port map (
      CE => miram_n0626_inv,
      CLK => NlwBufferSignal_miram_contents_ram_32_0_CLK,
      I => NlwBufferSignal_miram_contents_ram_32_0_IN,
      O => miram_contents_ram_32(0),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_n0646_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y14",
      INIT => X"0000000000000800"
    )
    port map (
      ADR4 => miram_GND_71_o_address_7_LessThan_1_o,
      ADR2 => address(2),
      ADR5 => miram_address_temp2_5_Q,
      ADR1 => address(4),
      ADR0 => miram_address_temp2_1_Q,
      ADR3 => N15,
      O => miram_n0646_inv
    );
  miram_contents_ram_37_3 : X_FF
    generic map(
      LOC => "SLICE_X6Y15",
      INIT => '0'
    )
    port map (
      CE => miram_n0606_inv,
      CLK => NlwBufferSignal_miram_contents_ram_37_3_CLK,
      I => NlwBufferSignal_miram_contents_ram_37_3_IN,
      O => miram_contents_ram_37(3),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_37_2 : X_FF
    generic map(
      LOC => "SLICE_X6Y15",
      INIT => '0'
    )
    port map (
      CE => miram_n0606_inv,
      CLK => NlwBufferSignal_miram_contents_ram_37_2_CLK,
      I => NlwBufferSignal_miram_contents_ram_37_2_IN,
      O => miram_contents_ram_37(2),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_n0824_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y15",
      INIT => X"0000000000000800"
    )
    port map (
      ADR5 => address(6),
      ADR4 => address(7),
      ADR2 => address(5),
      ADR0 => address(2),
      ADR1 => address(4),
      ADR3 => N27,
      O => miram_n0824_inv
    );
  miram_contents_ram_37_1 : X_FF
    generic map(
      LOC => "SLICE_X6Y15",
      INIT => '0'
    )
    port map (
      CE => miram_n0606_inv,
      CLK => NlwBufferSignal_miram_contents_ram_37_1_CLK,
      I => NlwBufferSignal_miram_contents_ram_37_1_IN,
      O => miram_contents_ram_37(1),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_mux_123 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y15",
      INIT => X"AAAACCCCF0F0FF00"
    )
    port map (
      ADR3 => miram_contents_ram_36(0),
      ADR1 => miram_contents_ram_37(0),
      ADR0 => miram_contents_ram_39(0),
      ADR2 => miram_contents_ram_38(0),
      ADR5 => address_0_LogicTrst_7035,
      ADR4 => address_1_LogicTrst_7055,
      O => miram_mux_123_7629
    );
  miram_contents_ram_37_0 : X_FF
    generic map(
      LOC => "SLICE_X6Y15",
      INIT => '0'
    )
    port map (
      CE => miram_n0606_inv,
      CLK => NlwBufferSignal_miram_contents_ram_37_0_CLK,
      I => NlwBufferSignal_miram_contents_ram_37_0_IN,
      O => miram_contents_ram_37(0),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_mux2_123 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y15",
      INIT => X"CFC0FAFACFC00A0A"
    )
    port map (
      ADR0 => miram_contents_ram_36(2),
      ADR5 => miram_contents_ram_37(2),
      ADR1 => miram_contents_ram_39(2),
      ADR3 => miram_contents_ram_38(2),
      ADR4 => address_1_LogicTrst1,
      ADR2 => address_0_LogicTrst1,
      O => miram_mux2_123_7086
    );
  miram_contents_ram_3_3 : X_FF
    generic map(
      LOC => "SLICE_X6Y16",
      INIT => '0'
    )
    port map (
      CE => miram_n0670_inv,
      CLK => NlwBufferSignal_miram_contents_ram_3_3_CLK,
      I => NlwBufferSignal_miram_contents_ram_3_3_IN,
      O => miram_contents_ram_3(3),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_mux3_11 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y16",
      INIT => X"AACCFFF0AACC00F0"
    )
    port map (
      ADR2 => miram_contents_ram_4(3),
      ADR1 => miram_contents_ram_5(3),
      ADR0 => miram_contents_ram_7(3),
      ADR5 => miram_contents_ram_6(3),
      ADR4 => address_0_LogicTrst_7035,
      ADR3 => address(1),
      O => miram_mux3_11_7695
    );
  miram_contents_ram_3_2 : X_FF
    generic map(
      LOC => "SLICE_X6Y16",
      INIT => '0'
    )
    port map (
      CE => miram_n0670_inv,
      CLK => NlwBufferSignal_miram_contents_ram_3_2_CLK,
      I => NlwBufferSignal_miram_contents_ram_3_2_IN,
      O => miram_contents_ram_3(2),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_3_1 : X_FF
    generic map(
      LOC => "SLICE_X6Y16",
      INIT => '0'
    )
    port map (
      CE => miram_n0670_inv,
      CLK => NlwBufferSignal_miram_contents_ram_3_1_CLK,
      I => NlwBufferSignal_miram_contents_ram_3_1_IN,
      O => miram_contents_ram_3(1),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_mux3_10 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y16",
      INIT => X"FA0AFCFCFA0A0C0C"
    )
    port map (
      ADR1 => miram_contents_ram_0(3),
      ADR5 => miram_contents_ram_1(3),
      ADR3 => miram_contents_ram_3(3),
      ADR0 => miram_contents_ram_2(3),
      ADR4 => address(1),
      ADR2 => address(0),
      O => miram_mux3_10_7696
    );
  miram_contents_ram_3_0 : X_FF
    generic map(
      LOC => "SLICE_X6Y16",
      INIT => '0'
    )
    port map (
      CE => miram_n0670_inv,
      CLK => NlwBufferSignal_miram_contents_ram_3_0_CLK,
      I => NlwBufferSignal_miram_contents_ram_3_0_IN,
      O => miram_contents_ram_3(0),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_mux3_6 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y16",
      INIT => X"F0FFF000AACCAACC"
    )
    port map (
      ADR3 => address(3),
      ADR5 => address_2_LogicTrst_6933,
      ADR0 => miram_mux3_111_7111,
      ADR2 => miram_mux3_12_7511,
      ADR4 => miram_mux3_11_7695,
      ADR1 => miram_mux3_10_7696,
      O => miram_mux3_6_6948
    );
  miram_contents_ram_15_2 : X_FF
    generic map(
      LOC => "SLICE_X6Y17",
      INIT => '0'
    )
    port map (
      CE => miram_n0866_inv,
      CLK => NlwBufferSignal_miram_contents_ram_15_2_CLK,
      I => NlwBufferSignal_miram_contents_ram_15_2_IN,
      O => miram_contents_ram_15(2),
      RST => GND,
      SET => GND
    );
  miram_n0606_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y17",
      INIT => X"0000040000000000"
    )
    port map (
      ADR2 => address(4),
      ADR1 => address(2),
      ADR3 => miram_address_temp2_5_Q,
      ADR0 => miram_GND_71_o_address_7_LessThan_1_o,
      ADR4 => miram_address_temp2_1_Q,
      ADR5 => N15,
      O => miram_n0606_inv
    );
  miram_n0662_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y17",
      INIT => X"0000001000000000"
    )
    port map (
      ADR2 => address(2),
      ADR1 => miram_address_temp2_1_Q,
      ADR3 => address(4),
      ADR0 => miram_GND_71_o_address_7_LessThan_1_o,
      ADR4 => miram_address_temp2_5_Q,
      ADR5 => N15,
      O => miram_n0662_inv
    );
  miram_contents_ram_27_7 : X_FF
    generic map(
      LOC => "SLICE_X7Y12",
      INIT => '0'
    )
    port map (
      CE => miram_n0842_inv,
      CLK => NlwBufferSignal_miram_contents_ram_27_7_CLK,
      I => NlwBufferSignal_miram_contents_ram_27_7_IN,
      O => miram_contents_ram_27(7),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_27_6 : X_FF
    generic map(
      LOC => "SLICE_X7Y12",
      INIT => '0'
    )
    port map (
      CE => miram_n0842_inv,
      CLK => NlwBufferSignal_miram_contents_ram_27_6_CLK,
      I => NlwBufferSignal_miram_contents_ram_27_6_IN,
      O => miram_contents_ram_27(6),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_27_5 : X_FF
    generic map(
      LOC => "SLICE_X7Y12",
      INIT => '0'
    )
    port map (
      CE => miram_n0842_inv,
      CLK => NlwBufferSignal_miram_contents_ram_27_5_CLK,
      I => NlwBufferSignal_miram_contents_ram_27_5_IN,
      O => miram_contents_ram_27(5),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_27_4 : X_FF
    generic map(
      LOC => "SLICE_X7Y12",
      INIT => '0'
    )
    port map (
      CE => miram_n0842_inv,
      CLK => NlwBufferSignal_miram_contents_ram_27_4_CLK,
      I => NlwBufferSignal_miram_contents_ram_27_4_IN,
      O => miram_contents_ram_27(4),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_24_3 : X_FF
    generic map(
      LOC => "SLICE_X7Y13",
      INIT => '0'
    )
    port map (
      CE => miram_n0860_inv,
      CLK => NlwBufferSignal_miram_contents_ram_24_3_CLK,
      I => NlwBufferSignal_miram_contents_ram_24_3_IN,
      O => miram_contents_ram_24(3),
      RST => GND,
      SET => GND
    );
  miram_n0836_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y13",
      INIT => X"0000000000002000"
    )
    port map (
      ADR1 => address(6),
      ADR4 => address(7),
      ADR5 => address(5),
      ADR3 => address(2),
      ADR2 => address(4),
      ADR0 => N28,
      O => miram_n0836_inv
    );
  miram_contents_ram_24_2 : X_FF
    generic map(
      LOC => "SLICE_X7Y13",
      INIT => '0'
    )
    port map (
      CE => miram_n0860_inv,
      CLK => NlwBufferSignal_miram_contents_ram_24_2_CLK,
      I => NlwBufferSignal_miram_contents_ram_24_2_IN,
      O => miram_contents_ram_24(2),
      RST => GND,
      SET => GND
    );
  miram_Mmux_address_temp261 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y13",
      INIT => X"0000000000AA00AA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => address(5),
      ADR3 => address(6),
      ADR5 => address(7),
      O => miram_address_temp2_5_Q
    );
  miram_contents_ram_24_1 : X_FF
    generic map(
      LOC => "SLICE_X7Y13",
      INIT => '0'
    )
    port map (
      CE => miram_n0860_inv,
      CLK => NlwBufferSignal_miram_contents_ram_24_1_CLK,
      I => NlwBufferSignal_miram_contents_ram_24_1_IN,
      O => miram_contents_ram_24(1),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_24_0 : X_FF
    generic map(
      LOC => "SLICE_X7Y13",
      INIT => '0'
    )
    port map (
      CE => miram_n0860_inv,
      CLK => NlwBufferSignal_miram_contents_ram_24_0_CLK,
      I => NlwBufferSignal_miram_contents_ram_24_0_IN,
      O => miram_contents_ram_24(0),
      RST => GND,
      SET => GND
    );
  miram_Mmux_address_temp251 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y13",
      INIT => X"00000F0F00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR5 => address(4),
      ADR4 => address(6),
      ADR2 => address(7),
      O => miram_address_temp2_4_Q
    );
  miram_contents_ram_9_3 : X_FF
    generic map(
      LOC => "SLICE_X7Y14",
      INIT => '0'
    )
    port map (
      CE => miram_n0902_inv,
      CLK => NlwBufferSignal_miram_contents_ram_9_3_CLK,
      I => NlwBufferSignal_miram_contents_ram_9_3_IN,
      O => miram_contents_ram_9(3),
      RST => GND,
      SET => GND
    );
  miram_n0884_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y14",
      INIT => X"0000000200000000"
    )
    port map (
      ADR5 => address(2),
      ADR3 => address(6),
      ADR2 => address(7),
      ADR4 => address(5),
      ADR1 => address(4),
      ADR0 => N28,
      O => miram_n0884_inv
    );
  miram_contents_ram_9_2 : X_FF
    generic map(
      LOC => "SLICE_X7Y14",
      INIT => '0'
    )
    port map (
      CE => miram_n0902_inv,
      CLK => NlwBufferSignal_miram_contents_ram_9_2_CLK,
      I => NlwBufferSignal_miram_contents_ram_9_2_IN,
      O => miram_contents_ram_9(2),
      RST => GND,
      SET => GND
    );
  miram_mux3_111 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y14",
      INIT => X"EE44EE44F5F5A0A0"
    )
    port map (
      ADR4 => miram_contents_ram_8(3),
      ADR2 => miram_contents_ram_9(3),
      ADR3 => miram_contents_ram_11(3),
      ADR1 => miram_contents_ram_10(3),
      ADR0 => address_0_LogicTrst_7035,
      ADR5 => address_1_LogicTrst_7055,
      O => miram_mux3_111_7111
    );
  miram_contents_ram_9_1 : X_FF
    generic map(
      LOC => "SLICE_X7Y14",
      INIT => '0'
    )
    port map (
      CE => miram_n0902_inv,
      CLK => NlwBufferSignal_miram_contents_ram_9_1_CLK,
      I => NlwBufferSignal_miram_contents_ram_9_1_IN,
      O => miram_contents_ram_9(1),
      RST => GND,
      SET => GND
    );
  miram_Mmux_write_en_temp211 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y14",
      INIT => X"0000545000005511"
    )
    port map (
      ADR2 => midma_write_en_6921,
      ADR5 => midma_GND_15_o_clk_DFF_35_6584,
      ADR3 => micpu_INS_reg(5),
      ADR1 => micpu_current_state_2_PWR_78_o_Mux_170_o,
      ADR4 => address(7),
      ADR0 => address(6),
      O => miram_write_en_temp2
    );
  miram_n0764_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y14",
      INIT => X"0000800000000000"
    )
    port map (
      ADR3 => Reset_IBUF_0,
      ADR1 => miram_address_temp2_5_Q,
      ADR5 => miram_address_temp2_4_Q,
      ADR4 => miram_address_temp2_2_Q,
      ADR0 => miram_address_temp2_1_Q,
      ADR2 => N16,
      O => miram_n0764_inv
    );
  miram_mux2_11 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y15",
      INIT => X"FCAFFCA00CAF0CA0"
    )
    port map (
      ADR4 => miram_contents_ram_4(2),
      ADR0 => miram_contents_ram_5(2),
      ADR5 => miram_contents_ram_7(2),
      ADR1 => miram_contents_ram_6(2),
      ADR2 => address_0_LogicTrst_7035,
      ADR3 => address_1_LogicTrst_7055,
      O => miram_mux2_11_7499
    );
  address_1_LogicTrst_1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y15",
      INIT => X"FFEAEAEACFCFCFCF"
    )
    port map (
      ADR1 => midma_address(1),
      ADR2 => midma_GND_15_o_clk_DFF_35_6584,
      ADR4 => micpu_TMP_reg_7_Index_Reg_7_add_24_OUT_1_0,
      ADR3 => N11,
      ADR0 => N79,
      ADR5 => micpu_current_state_2_PWR_78_o_Mux_170_o,
      O => address_1_LogicTrst_7055
    );
  micpu_TMP_reg_5 : X_FF
    generic map(
      LOC => "SLICE_X7Y15",
      INIT => '0'
    )
    port map (
      CE => micpu_n0566_inv,
      CLK => NlwBufferSignal_micpu_TMP_reg_5_CLK,
      I => NlwBufferSignal_micpu_TMP_reg_5_IN,
      O => micpu_TMP_reg(5),
      RST => GND,
      SET => GND
    );
  address_5_LogicTrst_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y15",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => micpu_TMP_reg(5),
      ADR3 => '1',
      ADR4 => N2,
      O => N103
    );
  miram_contents_ram_5_3 : X_FF
    generic map(
      LOC => "SLICE_X7Y16",
      INIT => '0'
    )
    port map (
      CE => miram_n0662_inv,
      CLK => NlwBufferSignal_miram_contents_ram_5_3_CLK,
      I => NlwBufferSignal_miram_contents_ram_5_3_IN,
      O => miram_contents_ram_5(3),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_5_2 : X_FF
    generic map(
      LOC => "SLICE_X7Y16",
      INIT => '0'
    )
    port map (
      CE => miram_n0662_inv,
      CLK => NlwBufferSignal_miram_contents_ram_5_2_CLK,
      I => NlwBufferSignal_miram_contents_ram_5_2_IN,
      O => miram_contents_ram_5(2),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_n0794_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y16",
      INIT => X"0000000800000000"
    )
    port map (
      ADR3 => address(4),
      ADR5 => address(5),
      ADR4 => address(7),
      ADR2 => address(6),
      ADR1 => address(2),
      ADR0 => N28,
      O => miram_n0794_inv
    );
  miram_contents_ram_5_1 : X_FF
    generic map(
      LOC => "SLICE_X7Y16",
      INIT => '0'
    )
    port map (
      CE => miram_n0662_inv,
      CLK => NlwBufferSignal_miram_contents_ram_5_1_CLK,
      I => NlwBufferSignal_miram_contents_ram_5_1_IN,
      O => miram_contents_ram_5(1),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_5_0 : X_FF
    generic map(
      LOC => "SLICE_X7Y16",
      INIT => '0'
    )
    port map (
      CE => miram_n0662_inv,
      CLK => NlwBufferSignal_miram_contents_ram_5_0_CLK,
      I => NlwBufferSignal_miram_contents_ram_5_0_IN,
      O => miram_contents_ram_5(0),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_2_3 : X_FF
    generic map(
      LOC => "SLICE_X7Y17",
      INIT => '0'
    )
    port map (
      CE => miram_n0674_inv,
      CLK => NlwBufferSignal_miram_contents_ram_2_3_CLK,
      I => NlwBufferSignal_miram_contents_ram_2_3_IN,
      O => miram_contents_ram_2(3),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_2_2 : X_FF
    generic map(
      LOC => "SLICE_X7Y17",
      INIT => '0'
    )
    port map (
      CE => miram_n0674_inv,
      CLK => NlwBufferSignal_miram_contents_ram_2_2_CLK,
      I => NlwBufferSignal_miram_contents_ram_2_2_IN,
      O => miram_contents_ram_2(2),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_2_1 : X_FF
    generic map(
      LOC => "SLICE_X7Y17",
      INIT => '0'
    )
    port map (
      CE => miram_n0674_inv,
      CLK => NlwBufferSignal_miram_contents_ram_2_1_CLK,
      I => NlwBufferSignal_miram_contents_ram_2_1_IN,
      O => miram_contents_ram_2(1),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_GND_71_o_address_7_LessThan_1_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y17",
      INIT => X"FFFFFFFFF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => address(6),
      ADR5 => address(7),
      O => miram_GND_71_o_address_7_LessThan_1_o
    );
  miram_n0626_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y17",
      INIT => X"0000000000000020"
    )
    port map (
      ADR0 => address(5),
      ADR3 => miram_GND_71_o_address_7_LessThan_1_o,
      ADR1 => address(2),
      ADR4 => miram_address_temp2_1_Q,
      ADR5 => miram_address_temp2_4_Q,
      ADR2 => N16,
      O => miram_n0626_inv
    );
  miram_n0674_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y18",
      INIT => X"4400000045000000"
    )
    port map (
      ADR2 => address(5),
      ADR5 => address(2),
      ADR0 => miram_address_temp2_4_Q,
      ADR1 => miram_GND_71_o_address_7_LessThan_1_o,
      ADR4 => miram_address_temp2_1_Q,
      ADR3 => N16,
      O => miram_n0674_inv
    );
  miram_n0670_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y19",
      INIT => X"5500010000000000"
    )
    port map (
      ADR2 => address(5),
      ADR1 => address(2),
      ADR0 => miram_address_temp2_4_Q,
      ADR4 => miram_GND_71_o_address_7_LessThan_1_o,
      ADR5 => miram_address_temp2_1_Q,
      ADR3 => N15,
      O => miram_n0670_inv
    );
  miram_contents_ram_13_4 : X_FF
    generic map(
      LOC => "SLICE_X7Y19",
      INIT => '0'
    )
    port map (
      CE => miram_n0878_inv,
      CLK => NlwBufferSignal_miram_contents_ram_13_4_CLK,
      I => NlwBufferSignal_miram_contents_ram_13_4_IN,
      O => miram_contents_ram_13(4),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_13_7 : X_FF
    generic map(
      LOC => "SLICE_X7Y20",
      INIT => '0'
    )
    port map (
      CE => miram_n0878_inv,
      CLK => NlwBufferSignal_miram_contents_ram_13_7_CLK,
      I => NlwBufferSignal_miram_contents_ram_13_7_IN,
      O => miram_contents_ram_13(7),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_13_6 : X_FF
    generic map(
      LOC => "SLICE_X7Y20",
      INIT => '0'
    )
    port map (
      CE => miram_n0878_inv,
      CLK => NlwBufferSignal_miram_contents_ram_13_6_CLK,
      I => NlwBufferSignal_miram_contents_ram_13_6_IN,
      O => miram_contents_ram_13(6),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_13_5 : X_FF
    generic map(
      LOC => "SLICE_X7Y20",
      INIT => '0'
    )
    port map (
      CE => miram_n0878_inv,
      CLK => NlwBufferSignal_miram_contents_ram_13_5_CLK,
      I => NlwBufferSignal_miram_contents_ram_13_5_IN,
      O => miram_contents_ram_13(5),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_16_2 : X_FF
    generic map(
      LOC => "SLICE_X8Y9",
      INIT => '0'
    )
    port map (
      CE => miram_n0658_inv,
      CLK => NlwBufferSignal_miram_contents_ram_16_2_CLK,
      I => NlwBufferSignal_miram_contents_ram_16_2_IN,
      O => miram_contents_ram_16(2),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_n0830_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y9",
      INIT => X"0000000002000000"
    )
    port map (
      ADR5 => address(6),
      ADR1 => address(7),
      ADR2 => address(5),
      ADR4 => address(2),
      ADR3 => address(4),
      ADR0 => N26,
      O => miram_n0830_inv
    );
  miram_contents_ram_18_3 : X_FF
    generic map(
      LOC => "SLICE_X8Y10",
      INIT => '0'
    )
    port map (
      CE => miram_n0650_inv,
      CLK => NlwBufferSignal_miram_contents_ram_18_3_CLK,
      I => NlwBufferSignal_miram_contents_ram_18_3_IN,
      O => miram_contents_ram_18(3),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_18_2 : X_FF
    generic map(
      LOC => "SLICE_X8Y10",
      INIT => '0'
    )
    port map (
      CE => miram_n0650_inv,
      CLK => NlwBufferSignal_miram_contents_ram_18_2_CLK,
      I => NlwBufferSignal_miram_contents_ram_18_2_IN,
      O => miram_contents_ram_18(2),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_18_1 : X_FF
    generic map(
      LOC => "SLICE_X8Y10",
      INIT => '0'
    )
    port map (
      CE => miram_n0650_inv,
      CLK => NlwBufferSignal_miram_contents_ram_18_1_CLK,
      I => NlwBufferSignal_miram_contents_ram_18_1_IN,
      O => miram_contents_ram_18(1),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_18_0 : X_FF
    generic map(
      LOC => "SLICE_X8Y10",
      INIT => '0'
    )
    port map (
      CE => miram_n0650_inv,
      CLK => NlwBufferSignal_miram_contents_ram_18_0_CLK,
      I => NlwBufferSignal_miram_contents_ram_18_0_IN,
      O => miram_contents_ram_18(0),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_mux2_13 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y10",
      INIT => X"F0F0CCCCFF00AAAA"
    )
    port map (
      ADR0 => miram_contents_ram_28(2),
      ADR1 => miram_contents_ram_29(2),
      ADR2 => miram_contents_ram_31(2),
      ADR3 => miram_contents_ram_30(2),
      ADR4 => address_1_LogicTrst4,
      ADR5 => address_0_LogicTrst4,
      O => miram_mux2_13_7077
    );
  miram_contents_ram_31_3 : X_FF
    generic map(
      LOC => "SLICE_X8Y11",
      INIT => '0'
    )
    port map (
      CE => miram_n0818_inv,
      CLK => NlwBufferSignal_miram_contents_ram_31_3_CLK,
      I => NlwBufferSignal_miram_contents_ram_31_3_IN,
      O => miram_contents_ram_31(3),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_31_2 : X_FF
    generic map(
      LOC => "SLICE_X8Y11",
      INIT => '0'
    )
    port map (
      CE => miram_n0818_inv,
      CLK => NlwBufferSignal_miram_contents_ram_31_2_CLK,
      I => NlwBufferSignal_miram_contents_ram_31_2_IN,
      O => miram_contents_ram_31(2),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_31_1 : X_FF
    generic map(
      LOC => "SLICE_X8Y11",
      INIT => '0'
    )
    port map (
      CE => miram_n0818_inv,
      CLK => NlwBufferSignal_miram_contents_ram_31_1_CLK,
      I => NlwBufferSignal_miram_contents_ram_31_1_IN,
      O => miram_contents_ram_31(1),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_31_0 : X_FF
    generic map(
      LOC => "SLICE_X8Y11",
      INIT => '0'
    )
    port map (
      CE => miram_n0818_inv,
      CLK => NlwBufferSignal_miram_contents_ram_31_0_CLK,
      I => NlwBufferSignal_miram_contents_ram_31_0_IN,
      O => miram_contents_ram_31(0),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_27_3 : X_FF
    generic map(
      LOC => "SLICE_X8Y12",
      INIT => '0'
    )
    port map (
      CE => miram_n0842_inv,
      CLK => NlwBufferSignal_miram_contents_ram_27_3_CLK,
      I => NlwBufferSignal_miram_contents_ram_27_3_IN,
      O => miram_contents_ram_27(3),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_27_2 : X_FF
    generic map(
      LOC => "SLICE_X8Y12",
      INIT => '0'
    )
    port map (
      CE => miram_n0842_inv,
      CLK => NlwBufferSignal_miram_contents_ram_27_2_CLK,
      I => NlwBufferSignal_miram_contents_ram_27_2_IN,
      O => miram_contents_ram_27(2),
      RST => GND,
      SET => GND
    );
  miram_n0842_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y12",
      INIT => X"0000000000020000"
    )
    port map (
      ADR0 => address(4),
      ADR1 => address(6),
      ADR3 => address(7),
      ADR2 => address(2),
      ADR5 => address(5),
      ADR4 => N25,
      O => miram_n0842_inv
    );
  miram_contents_ram_27_1 : X_FF
    generic map(
      LOC => "SLICE_X8Y12",
      INIT => '0'
    )
    port map (
      CE => miram_n0842_inv,
      CLK => NlwBufferSignal_miram_contents_ram_27_1_CLK,
      I => NlwBufferSignal_miram_contents_ram_27_1_IN,
      O => miram_contents_ram_27(1),
      RST => GND,
      SET => GND
    );
  miram_mux2_10 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y12",
      INIT => X"FF33CC00E2E2E2E2"
    )
    port map (
      ADR0 => miram_contents_ram_0(2),
      ADR2 => miram_contents_ram_1(2),
      ADR3 => miram_contents_ram_3(2),
      ADR4 => miram_contents_ram_2(2),
      ADR5 => address(1),
      ADR1 => address(0),
      O => miram_mux2_10_7699
    );
  miram_contents_ram_27_0 : X_FF
    generic map(
      LOC => "SLICE_X8Y12",
      INIT => '0'
    )
    port map (
      CE => miram_n0842_inv,
      CLK => NlwBufferSignal_miram_contents_ram_27_0_CLK,
      I => NlwBufferSignal_miram_contents_ram_27_0_IN,
      O => miram_contents_ram_27(0),
      RST => GND,
      SET => GND
    );
  miram_mux2_6 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y12",
      INIT => X"EEFCEE3022FC2230"
    )
    port map (
      ADR1 => address(3),
      ADR3 => address_2_LogicTrst_6933,
      ADR4 => miram_mux2_111_7470,
      ADR5 => miram_mux2_12_7498,
      ADR0 => miram_mux2_11_7499,
      ADR2 => miram_mux2_10_7699,
      O => miram_mux2_6_7497
    );
  miram_contents_ram_57_3 : X_FF
    generic map(
      LOC => "SLICE_X8Y13",
      INIT => '0'
    )
    port map (
      CE => miram_n0722_inv,
      CLK => NlwBufferSignal_miram_contents_ram_57_3_CLK,
      I => NlwBufferSignal_miram_contents_ram_57_3_IN,
      O => miram_contents_ram_57(3),
      RST => GND,
      SET => GND
    );
  miram_mux4_122 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y13",
      INIT => X"CAFFCA0FCAF0CA00"
    )
    port map (
      ADR5 => miram_contents_ram_24(4),
      ADR0 => miram_contents_ram_25(4),
      ADR1 => miram_contents_ram_27(4),
      ADR4 => miram_contents_ram_26(4),
      ADR2 => address_1_LogicTrst4,
      ADR3 => address_0_LogicTrst4,
      O => miram_mux4_122_7165
    );
  miram_contents_ram_57_2 : X_FF
    generic map(
      LOC => "SLICE_X8Y13",
      INIT => '0'
    )
    port map (
      CE => miram_n0722_inv,
      CLK => NlwBufferSignal_miram_contents_ram_57_2_CLK,
      I => NlwBufferSignal_miram_contents_ram_57_2_IN,
      O => miram_contents_ram_57(2),
      RST => GND,
      SET => GND
    );
  miram_mux2_133 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y13",
      INIT => X"F5A0F5A0DDDD8888"
    )
    port map (
      ADR4 => miram_contents_ram_56(2),
      ADR2 => miram_contents_ram_59(2),
      ADR1 => miram_contents_ram_58(2),
      ADR3 => miram_contents_ram_57(2),
      ADR0 => address_1_LogicTrst4,
      ADR5 => address_0_LogicTrst4,
      O => miram_mux2_133_7102
    );
  miram_contents_ram_57_1 : X_FF
    generic map(
      LOC => "SLICE_X8Y13",
      INIT => '0'
    )
    port map (
      CE => miram_n0722_inv,
      CLK => NlwBufferSignal_miram_contents_ram_57_1_CLK,
      I => NlwBufferSignal_miram_contents_ram_57_1_IN,
      O => miram_contents_ram_57(1),
      RST => GND,
      SET => GND
    );
  miram_mux1_122 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y13",
      INIT => X"CFC0CFC0AFAFA0A0"
    )
    port map (
      ADR4 => miram_contents_ram_24(1),
      ADR0 => miram_contents_ram_25(1),
      ADR1 => miram_contents_ram_27(1),
      ADR3 => miram_contents_ram_26(1),
      ADR5 => address_1_LogicTrst4,
      ADR2 => address_0_LogicTrst4,
      O => miram_mux1_122_7021
    );
  miram_contents_ram_57_0 : X_FF
    generic map(
      LOC => "SLICE_X8Y13",
      INIT => '0'
    )
    port map (
      CE => miram_n0722_inv,
      CLK => NlwBufferSignal_miram_contents_ram_57_0_CLK,
      I => NlwBufferSignal_miram_contents_ram_57_0_IN,
      O => miram_contents_ram_57(0),
      RST => GND,
      SET => GND
    );
  address_1_LogicTrst_5 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y13",
      INIT => X"FEAAEEAAFCFFCCFF"
    )
    port map (
      ADR0 => midma_address(1),
      ADR5 => midma_GND_15_o_clk_DFF_35_6584,
      ADR2 => micpu_TMP_reg_7_Index_Reg_7_add_24_OUT_1_0,
      ADR4 => N11,
      ADR3 => micpu_Mmux_current_state_2_PWR_78_o_Mux_170_o1_6936,
      ADR1 => N79,
      O => address_1_LogicTrst4
    );
  miram_contents_ram_8_3 : X_FF
    generic map(
      LOC => "SLICE_X8Y14",
      INIT => '0'
    )
    port map (
      CE => miram_n0908_inv,
      CLK => NlwBufferSignal_miram_contents_ram_8_3_CLK,
      I => NlwBufferSignal_miram_contents_ram_8_3_IN,
      O => miram_contents_ram_8(3),
      RST => GND,
      SET => GND
    );
  address_1_LogicTrst_2 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y14",
      INIT => X"FFAAEAAAFFFFC0FF"
    )
    port map (
      ADR0 => midma_address(1),
      ADR5 => midma_GND_15_o_clk_DFF_35_6584,
      ADR2 => micpu_TMP_reg_7_Index_Reg_7_add_24_OUT_1_0,
      ADR1 => N11,
      ADR3 => micpu_Mmux_current_state_2_PWR_78_o_Mux_170_o1_6936,
      ADR4 => N79,
      O => address_1_LogicTrst1
    );
  miram_contents_ram_8_2 : X_FF
    generic map(
      LOC => "SLICE_X8Y14",
      INIT => '0'
    )
    port map (
      CE => miram_n0908_inv,
      CLK => NlwBufferSignal_miram_contents_ram_8_2_CLK,
      I => NlwBufferSignal_miram_contents_ram_8_2_IN,
      O => miram_contents_ram_8(2),
      RST => GND,
      SET => GND
    );
  miram_n0594_inv : X_LUT6
    generic map(
      LOC => "SLICE_X8Y14",
      INIT => X"0000000000000400"
    )
    port map (
      ADR3 => miram_write_en_temp2,
      ADR0 => N281_0,
      ADR1 => miram_address_temp2_5_Q,
      ADR5 => miram_address_temp2_4_Q,
      ADR2 => miram_address_temp2_2_Q,
      ADR4 => miram_address_temp2_1_Q,
      O => miram_n0594_inv_7667
    );
  miram_contents_ram_8_1 : X_FF
    generic map(
      LOC => "SLICE_X8Y14",
      INIT => '0'
    )
    port map (
      CE => miram_n0908_inv,
      CLK => NlwBufferSignal_miram_contents_ram_8_1_CLK,
      I => NlwBufferSignal_miram_contents_ram_8_1_IN,
      O => miram_contents_ram_8(1),
      RST => GND,
      SET => GND
    );
  miram_n0704_inv11 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y14",
      INIT => X"0000000010000000"
    )
    port map (
      ADR3 => Reset_IBUF_0,
      ADR2 => address(3),
      ADR0 => address(0),
      ADR4 => miram_write_en_temp2,
      ADR1 => miram_GND_71_o_address_7_LessThan_1_o1_6975,
      ADR5 => miram_address_temp2_1_Q,
      O => N28
    );
  miram_contents_ram_8_0 : X_FF
    generic map(
      LOC => "SLICE_X8Y14",
      INIT => '0'
    )
    port map (
      CE => miram_n0908_inv,
      CLK => NlwBufferSignal_miram_contents_ram_8_0_CLK,
      I => NlwBufferSignal_miram_contents_ram_8_0_IN,
      O => miram_contents_ram_8(0),
      RST => GND,
      SET => GND
    );
  miram_n0908_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y14",
      INIT => X"FFFF0000AAAB0000"
    )
    port map (
      ADR2 => address(4),
      ADR3 => address(5),
      ADR5 => address(6),
      ADR0 => address(7),
      ADR1 => address(2),
      ADR4 => N28,
      O => miram_n0908_inv
    );
  miram_contents_ram_36_3 : X_FF
    generic map(
      LOC => "SLICE_X8Y15",
      INIT => '0'
    )
    port map (
      CE => miram_n0610_inv,
      CLK => NlwBufferSignal_miram_contents_ram_36_3_CLK,
      I => NlwBufferSignal_miram_contents_ram_36_3_IN,
      O => miram_contents_ram_36(3),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_mux1_123 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y15",
      INIT => X"F5F5DD88A0A0DD88"
    )
    port map (
      ADR3 => miram_contents_ram_36(1),
      ADR5 => miram_contents_ram_37(1),
      ADR2 => miram_contents_ram_39(1),
      ADR1 => miram_contents_ram_38(1),
      ADR4 => address_0_LogicTrst_7035,
      ADR0 => address_1_LogicTrst_7055,
      O => miram_mux1_123_7701
    );
  miram_contents_ram_36_2 : X_FF
    generic map(
      LOC => "SLICE_X8Y15",
      INIT => '0'
    )
    port map (
      CE => miram_n0610_inv,
      CLK => NlwBufferSignal_miram_contents_ram_36_2_CLK,
      I => NlwBufferSignal_miram_contents_ram_36_2_IN,
      O => miram_contents_ram_36(2),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  address_0_LogicTrst_1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y15",
      INIT => X"FFFFF3F3EFCFA303"
    )
    port map (
      ADR4 => midma_address(0),
      ADR1 => midma_GND_15_o_clk_DFF_35_6584,
      ADR3 => micpu_TMP_reg_7_Index_Reg_7_add_24_OUT_0_0,
      ADR0 => N11,
      ADR5 => N81,
      ADR2 => micpu_current_state_2_PWR_78_o_Mux_170_o,
      O => address_0_LogicTrst_7035
    );
  miram_contents_ram_36_1 : X_FF
    generic map(
      LOC => "SLICE_X8Y15",
      INIT => '0'
    )
    port map (
      CE => miram_n0610_inv,
      CLK => NlwBufferSignal_miram_contents_ram_36_1_CLK,
      I => NlwBufferSignal_miram_contents_ram_36_1_IN,
      O => miram_contents_ram_36(1),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_mux1_113 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y15",
      INIT => X"D8FFD855D8AAD800"
    )
    port map (
      ADR5 => miram_contents_ram_32(1),
      ADR2 => miram_contents_ram_33(1),
      ADR1 => miram_contents_ram_35(1),
      ADR4 => miram_contents_ram_34(1),
      ADR3 => address_0_LogicTrst_7035,
      ADR0 => address(1),
      O => miram_mux1_113_7702
    );
  miram_contents_ram_36_0 : X_FF
    generic map(
      LOC => "SLICE_X8Y15",
      INIT => '0'
    )
    port map (
      CE => miram_n0610_inv,
      CLK => NlwBufferSignal_miram_contents_ram_36_0_CLK,
      I => NlwBufferSignal_miram_contents_ram_36_0_IN,
      O => miram_contents_ram_36(0),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_mux1_71 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y15",
      INIT => X"FBD9EAC873516240"
    )
    port map (
      ADR0 => address(3),
      ADR1 => address_2_LogicTrst_6933,
      ADR3 => miram_mux1_124_7029,
      ADR5 => miram_mux1_131_7030,
      ADR2 => miram_mux1_123_7701,
      ADR4 => miram_mux1_113_7702,
      O => miram_mux1_71_7028
    );
  miram_contents_ram_25_3 : X_FF
    generic map(
      LOC => "SLICE_X8Y16",
      INIT => '0'
    )
    port map (
      CE => miram_n0854_inv,
      CLK => NlwBufferSignal_miram_contents_ram_25_3_CLK,
      I => NlwBufferSignal_miram_contents_ram_25_3_IN,
      O => miram_contents_ram_25(3),
      RST => GND,
      SET => GND
    );
  miram_n0854_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y16",
      INIT => X"0000001000000000"
    )
    port map (
      ADR5 => address(4),
      ADR1 => address(6),
      ADR0 => address(7),
      ADR3 => address(2),
      ADR4 => address(5),
      ADR2 => N26,
      O => miram_n0854_inv
    );
  miram_contents_ram_25_2 : X_FF
    generic map(
      LOC => "SLICE_X8Y16",
      INIT => '0'
    )
    port map (
      CE => miram_n0854_inv,
      CLK => NlwBufferSignal_miram_contents_ram_25_2_CLK,
      I => NlwBufferSignal_miram_contents_ram_25_2_IN,
      O => miram_contents_ram_25(2),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_25_1 : X_FF
    generic map(
      LOC => "SLICE_X8Y16",
      INIT => '0'
    )
    port map (
      CE => miram_n0854_inv,
      CLK => NlwBufferSignal_miram_contents_ram_25_1_CLK,
      I => NlwBufferSignal_miram_contents_ram_25_1_IN,
      O => miram_contents_ram_25(1),
      RST => GND,
      SET => GND
    );
  miram_mux1_10 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y16",
      INIT => X"F5A0F5A0DDDD8888"
    )
    port map (
      ADR4 => miram_contents_ram_0(1),
      ADR1 => miram_contents_ram_1(1),
      ADR2 => miram_contents_ram_3(1),
      ADR3 => miram_contents_ram_2(1),
      ADR5 => address(1),
      ADR0 => address(0),
      O => miram_mux1_10_7704
    );
  miram_contents_ram_25_0 : X_FF
    generic map(
      LOC => "SLICE_X8Y16",
      INIT => '0'
    )
    port map (
      CE => miram_n0854_inv,
      CLK => NlwBufferSignal_miram_contents_ram_25_0_CLK,
      I => NlwBufferSignal_miram_contents_ram_25_0_IN,
      O => miram_contents_ram_25(0),
      RST => GND,
      SET => GND
    );
  miram_mux1_6 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y16",
      INIT => X"EEFC22FCEE302230"
    )
    port map (
      ADR3 => address(3),
      ADR1 => address_2_LogicTrst_6933,
      ADR0 => miram_mux1_111_7013,
      ADR4 => miram_mux1_12_7487,
      ADR5 => miram_mux1_11_7488,
      ADR2 => miram_mux1_10_7704,
      O => miram_mux1_6_7486
    );
  miram_n0622_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y17",
      INIT => X"0000001000000000"
    )
    port map (
      ADR2 => address(5),
      ADR3 => miram_GND_71_o_address_7_LessThan_1_o,
      ADR4 => address(4),
      ADR1 => miram_address_temp2_1_Q,
      ADR0 => miram_address_temp2_2_Q,
      ADR5 => N15,
      O => miram_n0622_inv
    );
  miram_Mmux_write_en_temp11 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y17",
      INIT => X"FFA0AFAFCC808C8C"
    )
    port map (
      ADR5 => address(6),
      ADR4 => micpu_current_state_2_PWR_78_o_Mux_170_o,
      ADR3 => micpu_INS_reg(5),
      ADR2 => midma_GND_15_o_clk_DFF_35_6584,
      ADR0 => midma_write_en_6921,
      ADR1 => address(7),
      O => miram_write_en_temp
    );
  midma_write_en : X_FF
    generic map(
      LOC => "SLICE_X8Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_midma_write_en_CLK,
      I => midma_write_en_write_en_MUX_446_o,
      O => midma_write_en_6921,
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  midma_Mmux_write_en_write_en_MUX_446_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y17",
      INIT => X"55514501FFFBEFAB"
    )
    port map (
      ADR0 => midma_GND_15_o_PWR_13_o_OR_100_o,
      ADR2 => midma_GND_15_o_clk_DFF_35_6584,
      ADR1 => micpu_current_state_2_PWR_78_o_Mux_170_o,
      ADR4 => midma_write_en_6921,
      ADR3 => micpu_INS_reg(5),
      ADR5 => midma_current_state_FSM_FFd1_6577,
      O => midma_write_en_write_en_MUX_446_o
    );
  miram_contents_ram_5_7 : X_FF
    generic map(
      LOC => "SLICE_X8Y18",
      INIT => '0'
    )
    port map (
      CE => miram_n0662_inv,
      CLK => NlwBufferSignal_miram_contents_ram_5_7_CLK,
      I => NlwBufferSignal_miram_contents_ram_5_7_IN,
      O => miram_contents_ram_5(7),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_n0866_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y18",
      INIT => X"0000000200000000"
    )
    port map (
      ADR5 => address(2),
      ADR2 => address(6),
      ADR1 => address(7),
      ADR4 => address(5),
      ADR3 => address(4),
      ADR0 => N25,
      O => miram_n0866_inv
    );
  miram_contents_ram_5_6 : X_FF
    generic map(
      LOC => "SLICE_X8Y18",
      INIT => '0'
    )
    port map (
      CE => miram_n0662_inv,
      CLK => NlwBufferSignal_miram_contents_ram_5_6_CLK,
      I => NlwBufferSignal_miram_contents_ram_5_6_IN,
      O => miram_contents_ram_5(6),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_5_5 : X_FF
    generic map(
      LOC => "SLICE_X8Y18",
      INIT => '0'
    )
    port map (
      CE => miram_n0662_inv,
      CLK => NlwBufferSignal_miram_contents_ram_5_5_CLK,
      I => NlwBufferSignal_miram_contents_ram_5_5_IN,
      O => miram_contents_ram_5(5),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_mux6_11 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y18",
      INIT => X"BB88BB88F3F3C0C0"
    )
    port map (
      ADR4 => miram_contents_ram_4(6),
      ADR2 => miram_contents_ram_5(6),
      ADR0 => miram_contents_ram_7(6),
      ADR3 => miram_contents_ram_6(6),
      ADR1 => address_0_LogicTrst_7035,
      ADR5 => address_1_LogicTrst_7055,
      O => miram_mux6_11_7561
    );
  miram_contents_ram_5_4 : X_FF
    generic map(
      LOC => "SLICE_X8Y18",
      INIT => '0'
    )
    port map (
      CE => miram_n0662_inv,
      CLK => NlwBufferSignal_miram_contents_ram_5_4_CLK,
      I => NlwBufferSignal_miram_contents_ram_5_4_IN,
      O => miram_contents_ram_5(4),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_7_7 : X_FF
    generic map(
      LOC => "SLICE_X8Y19",
      INIT => '0'
    )
    port map (
      CE => miram_n0914_inv,
      CLK => NlwBufferSignal_miram_contents_ram_7_7_CLK,
      I => NlwBufferSignal_miram_contents_ram_7_7_IN,
      O => miram_contents_ram_7(7),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_7_6 : X_FF
    generic map(
      LOC => "SLICE_X8Y19",
      INIT => '0'
    )
    port map (
      CE => miram_n0914_inv,
      CLK => NlwBufferSignal_miram_contents_ram_7_6_CLK,
      I => NlwBufferSignal_miram_contents_ram_7_6_IN,
      O => miram_contents_ram_7(6),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_7_5 : X_FF
    generic map(
      LOC => "SLICE_X8Y19",
      INIT => '0'
    )
    port map (
      CE => miram_n0914_inv,
      CLK => NlwBufferSignal_miram_contents_ram_7_5_CLK,
      I => NlwBufferSignal_miram_contents_ram_7_5_IN,
      O => miram_contents_ram_7(5),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_7_4 : X_FF
    generic map(
      LOC => "SLICE_X8Y19",
      INIT => '0'
    )
    port map (
      CE => miram_n0914_inv,
      CLK => NlwBufferSignal_miram_contents_ram_7_4_CLK,
      I => NlwBufferSignal_miram_contents_ram_7_4_IN,
      O => miram_contents_ram_7(4),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_0_7 : X_FF
    generic map(
      LOC => "SLICE_X8Y20",
      INIT => '0'
    )
    port map (
      CE => miram_n0682_inv,
      CLK => NlwBufferSignal_miram_contents_ram_0_7_CLK,
      I => NlwBufferSignal_miram_contents_ram_0_7_IN,
      O => miram_contents_ram_0(7),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_0_6 : X_FF
    generic map(
      LOC => "SLICE_X8Y20",
      INIT => '0'
    )
    port map (
      CE => miram_n0682_inv,
      CLK => NlwBufferSignal_miram_contents_ram_0_6_CLK,
      I => NlwBufferSignal_miram_contents_ram_0_6_IN,
      O => miram_contents_ram_0(6),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_0_5 : X_FF
    generic map(
      LOC => "SLICE_X8Y20",
      INIT => '0'
    )
    port map (
      CE => miram_n0682_inv,
      CLK => NlwBufferSignal_miram_contents_ram_0_5_CLK,
      I => NlwBufferSignal_miram_contents_ram_0_5_IN,
      O => miram_contents_ram_0(5),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_0_4 : X_FF
    generic map(
      LOC => "SLICE_X8Y20",
      INIT => '0'
    )
    port map (
      CE => miram_n0682_inv,
      CLK => NlwBufferSignal_miram_contents_ram_0_4_CLK,
      I => NlwBufferSignal_miram_contents_ram_0_4_IN,
      O => miram_contents_ram_0(4),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_29_3 : X_FF
    generic map(
      LOC => "SLICE_X9Y9",
      INIT => '0'
    )
    port map (
      CE => miram_n0830_inv,
      CLK => NlwBufferSignal_miram_contents_ram_29_3_CLK,
      I => NlwBufferSignal_miram_contents_ram_29_3_IN,
      O => miram_contents_ram_29(3),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_29_2 : X_FF
    generic map(
      LOC => "SLICE_X9Y9",
      INIT => '0'
    )
    port map (
      CE => miram_n0830_inv,
      CLK => NlwBufferSignal_miram_contents_ram_29_2_CLK,
      I => NlwBufferSignal_miram_contents_ram_29_2_IN,
      O => miram_contents_ram_29(2),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_28_3 : X_FF
    generic map(
      LOC => "SLICE_X9Y10",
      INIT => '0'
    )
    port map (
      CE => miram_n0836_inv,
      CLK => NlwBufferSignal_miram_contents_ram_28_3_CLK,
      I => NlwBufferSignal_miram_contents_ram_28_3_IN,
      O => miram_contents_ram_28(3),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_28_2 : X_FF
    generic map(
      LOC => "SLICE_X9Y10",
      INIT => '0'
    )
    port map (
      CE => miram_n0836_inv,
      CLK => NlwBufferSignal_miram_contents_ram_28_2_CLK,
      I => NlwBufferSignal_miram_contents_ram_28_2_IN,
      O => miram_contents_ram_28(2),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_28_1 : X_FF
    generic map(
      LOC => "SLICE_X9Y10",
      INIT => '0'
    )
    port map (
      CE => miram_n0836_inv,
      CLK => NlwBufferSignal_miram_contents_ram_28_1_CLK,
      I => NlwBufferSignal_miram_contents_ram_28_1_IN,
      O => miram_contents_ram_28(1),
      RST => GND,
      SET => GND
    );
  miram_mux2_112 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y10",
      INIT => X"AFAFA0A0CFC0CFC0"
    )
    port map (
      ADR3 => miram_contents_ram_16(2),
      ADR1 => miram_contents_ram_17(2),
      ADR0 => miram_contents_ram_19(2),
      ADR4 => miram_contents_ram_18(2),
      ADR5 => address_1_LogicTrst2,
      ADR2 => address_0_LogicTrst2,
      O => miram_mux2_112_7706
    );
  miram_contents_ram_28_0 : X_FF
    generic map(
      LOC => "SLICE_X9Y10",
      INIT => '0'
    )
    port map (
      CE => miram_n0836_inv,
      CLK => NlwBufferSignal_miram_contents_ram_28_0_CLK,
      I => NlwBufferSignal_miram_contents_ram_28_0_IN,
      O => miram_contents_ram_28(0),
      RST => GND,
      SET => GND
    );
  miram_mux2_7 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y10",
      INIT => X"FAFCFA0C0AFC0A0C"
    )
    port map (
      ADR2 => address(3),
      ADR3 => address_2_LogicTrst_6933,
      ADR4 => miram_mux2_122_7076,
      ADR5 => miram_mux2_13_7077,
      ADR0 => miram_mux2_121_7078,
      ADR1 => miram_mux2_112_7706,
      O => miram_mux2_7_7075
    );
  miram_contents_ram_23_3 : X_FF
    generic map(
      LOC => "SLICE_X9Y11",
      INIT => '0'
    )
    port map (
      CE => miram_n0630_inv,
      CLK => NlwBufferSignal_miram_contents_ram_23_3_CLK,
      I => NlwBufferSignal_miram_contents_ram_23_3_IN,
      O => miram_contents_ram_23(3),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_23_2 : X_FF
    generic map(
      LOC => "SLICE_X9Y11",
      INIT => '0'
    )
    port map (
      CE => miram_n0630_inv,
      CLK => NlwBufferSignal_miram_contents_ram_23_2_CLK,
      I => NlwBufferSignal_miram_contents_ram_23_2_IN,
      O => miram_contents_ram_23(2),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_mux3_13 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y11",
      INIT => X"FF00AAAACCCCF0F0"
    )
    port map (
      ADR2 => miram_contents_ram_28(3),
      ADR1 => miram_contents_ram_29(3),
      ADR3 => miram_contents_ram_31(3),
      ADR0 => miram_contents_ram_30(3),
      ADR4 => address_0_LogicTrst3,
      ADR5 => address_1_LogicTrst3,
      O => miram_mux3_13_7116
    );
  miram_contents_ram_23_1 : X_FF
    generic map(
      LOC => "SLICE_X9Y11",
      INIT => '0'
    )
    port map (
      CE => miram_n0630_inv,
      CLK => NlwBufferSignal_miram_contents_ram_23_1_CLK,
      I => NlwBufferSignal_miram_contents_ram_23_1_IN,
      O => miram_contents_ram_23(1),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_23_0 : X_FF
    generic map(
      LOC => "SLICE_X9Y11",
      INIT => '0'
    )
    port map (
      CE => miram_n0630_inv,
      CLK => NlwBufferSignal_miram_contents_ram_23_0_CLK,
      I => NlwBufferSignal_miram_contents_ram_23_0_IN,
      O => miram_contents_ram_23(0),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_mux_121 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y11",
      INIT => X"FFF0AACC00F0AACC"
    )
    port map (
      ADR1 => miram_contents_ram_20(0),
      ADR0 => miram_contents_ram_21(0),
      ADR2 => miram_contents_ram_22(0),
      ADR5 => miram_contents_ram_23(0),
      ADR4 => address_1_LogicTrst1,
      ADR3 => address_0_LogicTrst1,
      O => miram_mux_121_7626
    );
  miram_contents_ram_41_3 : X_FF
    generic map(
      LOC => "SLICE_X9Y12",
      INIT => '0'
    )
    port map (
      CE => miram_n0812_inv,
      CLK => NlwBufferSignal_miram_contents_ram_41_3_CLK,
      I => NlwBufferSignal_miram_contents_ram_41_3_IN,
      O => miram_contents_ram_41(3),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_41_2 : X_FF
    generic map(
      LOC => "SLICE_X9Y12",
      INIT => '0'
    )
    port map (
      CE => miram_n0812_inv,
      CLK => NlwBufferSignal_miram_contents_ram_41_2_CLK,
      I => NlwBufferSignal_miram_contents_ram_41_2_IN,
      O => miram_contents_ram_41(2),
      RST => GND,
      SET => GND
    );
  miram_mux_122 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y12",
      INIT => X"DD88FAFADD885050"
    )
    port map (
      ADR2 => miram_contents_ram_24(0),
      ADR5 => miram_contents_ram_25(0),
      ADR1 => miram_contents_ram_27(0),
      ADR3 => miram_contents_ram_26(0),
      ADR0 => address_0_LogicTrst_4_7135,
      ADR4 => address_1_LogicTrst3,
      O => miram_mux_122_7624
    );
  miram_contents_ram_41_1 : X_FF
    generic map(
      LOC => "SLICE_X9Y12",
      INIT => '0'
    )
    port map (
      CE => miram_n0812_inv,
      CLK => NlwBufferSignal_miram_contents_ram_41_1_CLK,
      I => NlwBufferSignal_miram_contents_ram_41_1_IN,
      O => miram_contents_ram_41(1),
      RST => GND,
      SET => GND
    );
  miram_mux1_132 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y12",
      INIT => X"FF0FF000CACACACA"
    )
    port map (
      ADR0 => miram_contents_ram_52(1),
      ADR1 => miram_contents_ram_53(1),
      ADR3 => miram_contents_ram_55(1),
      ADR4 => miram_contents_ram_54(1),
      ADR5 => address_1_LogicTrst2,
      ADR2 => address_0_LogicTrst2,
      O => miram_mux1_132_7056
    );
  miram_contents_ram_41_0 : X_FF
    generic map(
      LOC => "SLICE_X9Y12",
      INIT => '0'
    )
    port map (
      CE => miram_n0812_inv,
      CLK => NlwBufferSignal_miram_contents_ram_41_0_CLK,
      I => NlwBufferSignal_miram_contents_ram_41_0_IN,
      O => miram_contents_ram_41(0),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_43_3 : X_FF
    generic map(
      LOC => "SLICE_X9Y13",
      INIT => '0'
    )
    port map (
      CE => miram_n0800_inv,
      CLK => NlwBufferSignal_miram_contents_ram_43_3_CLK,
      I => NlwBufferSignal_miram_contents_ram_43_3_IN,
      O => miram_contents_ram_43(3),
      RST => GND,
      SET => GND
    );
  miram_mux_133 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y13",
      INIT => X"FD75EC64B931A820"
    )
    port map (
      ADR4 => miram_contents_ram_56(0),
      ADR2 => miram_contents_ram_57(0),
      ADR3 => miram_contents_ram_59(0),
      ADR5 => miram_contents_ram_58(0),
      ADR0 => address_0_LogicTrst3,
      ADR1 => address_1_LogicTrst3,
      O => miram_mux_133_7653
    );
  miram_contents_ram_43_2 : X_FF
    generic map(
      LOC => "SLICE_X9Y13",
      INIT => '0'
    )
    port map (
      CE => miram_n0800_inv,
      CLK => NlwBufferSignal_miram_contents_ram_43_2_CLK,
      I => NlwBufferSignal_miram_contents_ram_43_2_IN,
      O => miram_contents_ram_43(2),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_43_1 : X_FF
    generic map(
      LOC => "SLICE_X9Y13",
      INIT => '0'
    )
    port map (
      CE => miram_n0800_inv,
      CLK => NlwBufferSignal_miram_contents_ram_43_1_CLK,
      I => NlwBufferSignal_miram_contents_ram_43_1_IN,
      O => miram_contents_ram_43(1),
      RST => GND,
      SET => GND
    );
  miram_mux2_111 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y13",
      INIT => X"DDDD8888F5A0F5A0"
    )
    port map (
      ADR3 => miram_contents_ram_8(2),
      ADR4 => miram_contents_ram_9(2),
      ADR1 => miram_contents_ram_11(2),
      ADR2 => miram_contents_ram_10(2),
      ADR0 => address_1_LogicTrst1,
      ADR5 => address_0_LogicTrst1,
      O => miram_mux2_111_7470
    );
  miram_contents_ram_43_0 : X_FF
    generic map(
      LOC => "SLICE_X9Y13",
      INIT => '0'
    )
    port map (
      CE => miram_n0800_inv,
      CLK => NlwBufferSignal_miram_contents_ram_43_0_CLK,
      I => NlwBufferSignal_miram_contents_ram_43_0_IN,
      O => miram_contents_ram_43(0),
      RST => GND,
      SET => GND
    );
  address_0_LogicTrst_2 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y13",
      INIT => X"FFFFEAC0CFCFCFCF"
    )
    port map (
      ADR1 => midma_address(0),
      ADR2 => midma_GND_15_o_clk_DFF_35_6584,
      ADR0 => micpu_TMP_reg_7_Index_Reg_7_add_24_OUT_0_0,
      ADR3 => N11,
      ADR4 => N81,
      ADR5 => micpu_current_state_2_PWR_78_o_Mux_170_o,
      O => address_0_LogicTrst1
    );
  miram_contents_ram_34_3 : X_FF
    generic map(
      LOC => "SLICE_X9Y14",
      INIT => '0'
    )
    port map (
      CE => miram_n0618_inv,
      CLK => NlwBufferSignal_miram_contents_ram_34_3_CLK,
      I => NlwBufferSignal_miram_contents_ram_34_3_IN,
      O => miram_contents_ram_34(3),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_mux1_124 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y14",
      INIT => X"CFC0FAFACFC00A0A"
    )
    port map (
      ADR0 => miram_contents_ram_40(1),
      ADR3 => miram_contents_ram_41(1),
      ADR1 => miram_contents_ram_43(1),
      ADR5 => miram_contents_ram_42(1),
      ADR2 => address_1_LogicTrst2,
      ADR4 => address_0_LogicTrst2,
      O => miram_mux1_124_7029
    );
  miram_contents_ram_34_2 : X_FF
    generic map(
      LOC => "SLICE_X9Y14",
      INIT => '0'
    )
    port map (
      CE => miram_n0618_inv,
      CLK => NlwBufferSignal_miram_contents_ram_34_2_CLK,
      I => NlwBufferSignal_miram_contents_ram_34_2_IN,
      O => miram_contents_ram_34(2),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_mux_124 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y14",
      INIT => X"DDDD8888FA50FA50"
    )
    port map (
      ADR2 => miram_contents_ram_40(0),
      ADR4 => miram_contents_ram_41(0),
      ADR1 => miram_contents_ram_43(0),
      ADR3 => miram_contents_ram_42(0),
      ADR0 => address_1_LogicTrst1,
      ADR5 => address_0_LogicTrst1,
      O => miram_mux_124_7707
    );
  miram_contents_ram_34_1 : X_FF
    generic map(
      LOC => "SLICE_X9Y14",
      INIT => '0'
    )
    port map (
      CE => miram_n0618_inv,
      CLK => NlwBufferSignal_miram_contents_ram_34_1_CLK,
      I => NlwBufferSignal_miram_contents_ram_34_1_IN,
      O => miram_contents_ram_34(1),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_mux_113 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y14",
      INIT => X"FFAA00AAF0CCF0CC"
    )
    port map (
      ADR1 => miram_contents_ram_32(0),
      ADR2 => miram_contents_ram_33(0),
      ADR4 => miram_contents_ram_35(0),
      ADR0 => miram_contents_ram_34(0),
      ADR5 => address(1),
      ADR3 => address(0),
      O => miram_mux_113_7708
    );
  miram_contents_ram_34_0 : X_FF
    generic map(
      LOC => "SLICE_X9Y14",
      INIT => '0'
    )
    port map (
      CE => miram_n0618_inv,
      CLK => NlwBufferSignal_miram_contents_ram_34_0_CLK,
      I => NlwBufferSignal_miram_contents_ram_34_0_IN,
      O => miram_contents_ram_34(0),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_mux_71 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y14",
      INIT => X"EF4FEA4AE545E040"
    )
    port map (
      ADR2 => address(3),
      ADR0 => address_2_LogicTrst_6933,
      ADR1 => miram_mux_124_7707,
      ADR3 => miram_mux_131_7628,
      ADR5 => miram_mux_123_7629,
      ADR4 => miram_mux_113_7708,
      O => miram_mux_71_7627
    );
  miram_contents_ram_6_3 : X_FF
    generic map(
      LOC => "SLICE_X9Y15",
      INIT => '0'
    )
    port map (
      CE => miram_n0920_inv,
      CLK => NlwBufferSignal_miram_contents_ram_6_3_CLK,
      I => NlwBufferSignal_miram_contents_ram_6_3_IN,
      O => miram_contents_ram_6(3),
      RST => GND,
      SET => GND
    );
  miram_mux3_123 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y15",
      INIT => X"F5EEA0EEF544A044"
    )
    port map (
      ADR1 => miram_contents_ram_36(3),
      ADR5 => miram_contents_ram_37(3),
      ADR2 => miram_contents_ram_39(3),
      ADR4 => miram_contents_ram_38(3),
      ADR0 => address_0_LogicTrst_7035,
      ADR3 => address_1_LogicTrst_7055,
      O => miram_mux3_123_7122
    );
  miram_contents_ram_6_2 : X_FF
    generic map(
      LOC => "SLICE_X9Y15",
      INIT => '0'
    )
    port map (
      CE => miram_n0920_inv,
      CLK => NlwBufferSignal_miram_contents_ram_6_2_CLK,
      I => NlwBufferSignal_miram_contents_ram_6_2_IN,
      O => miram_contents_ram_6(2),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_6_1 : X_FF
    generic map(
      LOC => "SLICE_X9Y15",
      INIT => '0'
    )
    port map (
      CE => miram_n0920_inv,
      CLK => NlwBufferSignal_miram_contents_ram_6_1_CLK,
      I => NlwBufferSignal_miram_contents_ram_6_1_IN,
      O => miram_contents_ram_6(1),
      RST => GND,
      SET => GND
    );
  miram_n0752_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y15",
      INIT => X"0800000000000000"
    )
    port map (
      ADR1 => Reset_IBUF_0,
      ADR3 => miram_address_temp2_5_Q,
      ADR4 => miram_address_temp2_4_Q,
      ADR0 => miram_address_temp2_2_Q,
      ADR2 => miram_address_temp2_1_Q,
      ADR5 => N16,
      O => miram_n0752_inv
    );
  miram_contents_ram_6_0 : X_FF
    generic map(
      LOC => "SLICE_X9Y15",
      INIT => '0'
    )
    port map (
      CE => miram_n0920_inv,
      CLK => NlwBufferSignal_miram_contents_ram_6_0_CLK,
      I => databus(0),
      O => miram_contents_ram_6(0),
      RST => GND,
      SET => GND
    );
  databus_0_LogicTrst4 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y15",
      INIT => X"BBBBBBBAAAAAABAA"
    )
    port map (
      ADR5 => miram_rami_n0016_0_0,
      ADR1 => oe,
      ADR2 => address(7),
      ADR4 => address(6),
      ADR0 => databus_0_LogicTrst1_7361,
      ADR3 => databus_0_LogicTrst2_6881,
      O => databus(0)
    );
  miram_contents_ram_26_7 : X_FF
    generic map(
      LOC => "SLICE_X9Y16",
      INIT => '0'
    )
    port map (
      CE => miram_n0848_inv,
      CLK => NlwBufferSignal_miram_contents_ram_26_7_CLK,
      I => NlwBufferSignal_miram_contents_ram_26_7_IN,
      O => miram_contents_ram_26(7),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_26_6 : X_FF
    generic map(
      LOC => "SLICE_X9Y16",
      INIT => '0'
    )
    port map (
      CE => miram_n0848_inv,
      CLK => NlwBufferSignal_miram_contents_ram_26_6_CLK,
      I => NlwBufferSignal_miram_contents_ram_26_6_IN,
      O => miram_contents_ram_26(6),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_26_5 : X_FF
    generic map(
      LOC => "SLICE_X9Y16",
      INIT => '0'
    )
    port map (
      CE => miram_n0848_inv,
      CLK => NlwBufferSignal_miram_contents_ram_26_5_CLK,
      I => NlwBufferSignal_miram_contents_ram_26_5_IN,
      O => miram_contents_ram_26(5),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_26_4 : X_FF
    generic map(
      LOC => "SLICE_X9Y16",
      INIT => '0'
    )
    port map (
      CE => miram_n0848_inv,
      CLK => NlwBufferSignal_miram_contents_ram_26_4_CLK,
      I => NlwBufferSignal_miram_contents_ram_26_4_IN,
      O => miram_contents_ram_26(4),
      RST => GND,
      SET => GND
    );
  miram_mux5_122 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y16",
      INIT => X"CCCCAAAAF0F0FF00"
    )
    port map (
      ADR3 => miram_contents_ram_24(5),
      ADR2 => miram_contents_ram_25(5),
      ADR1 => miram_contents_ram_27(5),
      ADR0 => miram_contents_ram_26(5),
      ADR5 => address_1_LogicTrst_5_7068,
      ADR4 => address_0_LogicTrst4,
      O => miram_mux5_122_7217
    );
  miram_contents_ram_25_7 : X_FF
    generic map(
      LOC => "SLICE_X9Y17",
      INIT => '0'
    )
    port map (
      CE => miram_n0854_inv,
      CLK => NlwBufferSignal_miram_contents_ram_25_7_CLK,
      I => NlwBufferSignal_miram_contents_ram_25_7_IN,
      O => miram_contents_ram_25(7),
      RST => GND,
      SET => GND
    );
  miram_n0704_inv2 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y17",
      INIT => X"0200000000000000"
    )
    port map (
      ADR2 => address(6),
      ADR1 => address(7),
      ADR3 => address(5),
      ADR4 => address(4),
      ADR5 => address(2),
      ADR0 => N28,
      O => miram_n0704_inv
    );
  miram_contents_ram_25_6 : X_FF
    generic map(
      LOC => "SLICE_X9Y17",
      INIT => '0'
    )
    port map (
      CE => miram_n0854_inv,
      CLK => NlwBufferSignal_miram_contents_ram_25_6_CLK,
      I => NlwBufferSignal_miram_contents_ram_25_6_IN,
      O => miram_contents_ram_25(6),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_25_5 : X_FF
    generic map(
      LOC => "SLICE_X9Y17",
      INIT => '0'
    )
    port map (
      CE => miram_n0854_inv,
      CLK => NlwBufferSignal_miram_contents_ram_25_5_CLK,
      I => NlwBufferSignal_miram_contents_ram_25_5_IN,
      O => miram_contents_ram_25(5),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_25_4 : X_FF
    generic map(
      LOC => "SLICE_X9Y17",
      INIT => '0'
    )
    port map (
      CE => miram_n0854_inv,
      CLK => NlwBufferSignal_miram_contents_ram_25_4_CLK,
      I => NlwBufferSignal_miram_contents_ram_25_4_IN,
      O => miram_contents_ram_25(4),
      RST => GND,
      SET => GND
    );
  miram_n0666_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y17",
      INIT => X"0000010000000000"
    )
    port map (
      ADR5 => address(2),
      ADR0 => miram_GND_71_o_address_7_LessThan_1_o,
      ADR4 => address(5),
      ADR2 => miram_address_temp2_1_Q,
      ADR1 => miram_address_temp2_4_Q,
      ADR3 => N16,
      O => miram_n0666_inv
    );
  miram_contents_ram_29_7 : X_FF
    generic map(
      LOC => "SLICE_X9Y18",
      INIT => '0'
    )
    port map (
      CE => miram_n0830_inv,
      CLK => NlwBufferSignal_miram_contents_ram_29_7_CLK,
      I => NlwBufferSignal_miram_contents_ram_29_7_IN,
      O => miram_contents_ram_29(7),
      RST => GND,
      SET => GND
    );
  miram_n0728_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y18",
      INIT => X"0000000000200000"
    )
    port map (
      ADR5 => address(6),
      ADR3 => address(7),
      ADR1 => address(2),
      ADR2 => address(4),
      ADR4 => address(5),
      ADR0 => N28,
      O => miram_n0728_inv
    );
  miram_contents_ram_29_6 : X_FF
    generic map(
      LOC => "SLICE_X9Y18",
      INIT => '0'
    )
    port map (
      CE => miram_n0830_inv,
      CLK => NlwBufferSignal_miram_contents_ram_29_6_CLK,
      I => NlwBufferSignal_miram_contents_ram_29_6_IN,
      O => miram_contents_ram_29(6),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_29_5 : X_FF
    generic map(
      LOC => "SLICE_X9Y18",
      INIT => '0'
    )
    port map (
      CE => miram_n0830_inv,
      CLK => NlwBufferSignal_miram_contents_ram_29_5_CLK,
      I => NlwBufferSignal_miram_contents_ram_29_5_IN,
      O => miram_contents_ram_29(5),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_29_4 : X_FF
    generic map(
      LOC => "SLICE_X9Y18",
      INIT => '0'
    )
    port map (
      CE => miram_n0830_inv,
      CLK => NlwBufferSignal_miram_contents_ram_29_4_CLK,
      I => NlwBufferSignal_miram_contents_ram_29_4_IN,
      O => miram_contents_ram_29(4),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_53_7 : X_FF
    generic map(
      LOC => "SLICE_X9Y19",
      INIT => '0'
    )
    port map (
      CE => miram_n0746_inv,
      CLK => NlwBufferSignal_miram_contents_ram_53_7_CLK,
      I => NlwBufferSignal_miram_contents_ram_53_7_IN,
      O => miram_contents_ram_53(7),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_53_6 : X_FF
    generic map(
      LOC => "SLICE_X9Y19",
      INIT => '0'
    )
    port map (
      CE => miram_n0746_inv,
      CLK => NlwBufferSignal_miram_contents_ram_53_6_CLK,
      I => NlwBufferSignal_miram_contents_ram_53_6_IN,
      O => miram_contents_ram_53(6),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_53_5 : X_FF
    generic map(
      LOC => "SLICE_X9Y19",
      INIT => '0'
    )
    port map (
      CE => miram_n0746_inv,
      CLK => NlwBufferSignal_miram_contents_ram_53_5_CLK,
      I => NlwBufferSignal_miram_contents_ram_53_5_IN,
      O => miram_contents_ram_53(5),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_53_4 : X_FF
    generic map(
      LOC => "SLICE_X9Y19",
      INIT => '0'
    )
    port map (
      CE => miram_n0746_inv,
      CLK => NlwBufferSignal_miram_contents_ram_53_4_CLK,
      I => NlwBufferSignal_miram_contents_ram_53_4_IN,
      O => miram_contents_ram_53(4),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_12_7 : X_FF
    generic map(
      LOC => "SLICE_X9Y20",
      INIT => '0'
    )
    port map (
      CE => miram_n0884_inv,
      CLK => NlwBufferSignal_miram_contents_ram_12_7_CLK,
      I => NlwBufferSignal_miram_contents_ram_12_7_IN,
      O => miram_contents_ram_12(7),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_12_6 : X_FF
    generic map(
      LOC => "SLICE_X9Y20",
      INIT => '0'
    )
    port map (
      CE => miram_n0884_inv,
      CLK => NlwBufferSignal_miram_contents_ram_12_6_CLK,
      I => NlwBufferSignal_miram_contents_ram_12_6_IN,
      O => miram_contents_ram_12(6),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_12_5 : X_FF
    generic map(
      LOC => "SLICE_X9Y20",
      INIT => '0'
    )
    port map (
      CE => miram_n0884_inv,
      CLK => NlwBufferSignal_miram_contents_ram_12_5_CLK,
      I => NlwBufferSignal_miram_contents_ram_12_5_IN,
      O => miram_contents_ram_12(5),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_12_4 : X_FF
    generic map(
      LOC => "SLICE_X9Y20",
      INIT => '0'
    )
    port map (
      CE => miram_n0884_inv,
      CLK => NlwBufferSignal_miram_contents_ram_12_4_CLK,
      I => NlwBufferSignal_miram_contents_ram_12_4_IN,
      O => miram_contents_ram_12(4),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_16_3 : X_FF
    generic map(
      LOC => "SLICE_X10Y9",
      INIT => '0'
    )
    port map (
      CE => miram_n0658_inv,
      CLK => NlwBufferSignal_miram_contents_ram_16_3_CLK,
      I => NlwBufferSignal_miram_contents_ram_16_3_IN,
      O => miram_contents_ram_16(3),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_16_1 : X_FF
    generic map(
      LOC => "SLICE_X10Y9",
      INIT => '0'
    )
    port map (
      CE => miram_n0658_inv,
      CLK => NlwBufferSignal_miram_contents_ram_16_1_CLK,
      I => NlwBufferSignal_miram_contents_ram_16_1_IN,
      O => miram_contents_ram_16(1),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_16_0 : X_FF
    generic map(
      LOC => "SLICE_X10Y9",
      INIT => '0'
    )
    port map (
      CE => miram_n0658_inv,
      CLK => NlwBufferSignal_miram_contents_ram_16_0_CLK,
      I => NlwBufferSignal_miram_contents_ram_16_0_IN,
      O => miram_contents_ram_16(0),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  micpu_INS_reg_5_micpu_INS_reg_5_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ROM_Data_5_pack_20,
      O => ROM_Data(5)
    );
  mirom_Mram_n068010_f8 : X_MUX2
    generic map(
      LOC => "SLICE_X10Y10"
    )
    port map (
      IA => mirom_Mram_n068010_f71,
      IB => mirom_Mram_n068010_f7_1563,
      O => ROM_Data_5_pack_20,
      SEL => micpu_PC_reg(7)
    );
  mirom_Mram_n068010_f7_0 : X_MUX2
    generic map(
      LOC => "SLICE_X10Y10"
    )
    port map (
      IA => mirom_Mram_n0680103_1566,
      IB => mirom_Mram_n0680102_1576,
      O => mirom_Mram_n068010_f71,
      SEL => micpu_PC_reg(6)
    );
  mirom_Mram_n068010_f7 : X_MUX2
    generic map(
      LOC => "SLICE_X10Y10"
    )
    port map (
      IA => mirom_Mram_n0680101_1584,
      IB => mirom_Mram_n068010_1592,
      O => mirom_Mram_n068010_f7_1563,
      SEL => micpu_PC_reg(6)
    );
  micpu_INS_reg_5 : X_FF
    generic map(
      LOC => "SLICE_X10Y10",
      INIT => '0'
    )
    port map (
      CE => micpu_n0554_inv_0,
      CLK => NlwBufferSignal_micpu_INS_reg_5_CLK,
      I => NlwBufferSignal_micpu_INS_reg_5_IN,
      O => micpu_INS_reg(5),
      RST => GND,
      SET => GND
    );
  mirom_Mram_n0680103 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y10",
      INIT => X"00001000012C0002"
    )
    port map (
      ADR1 => micpu_PC_reg(3),
      ADR5 => micpu_PC_reg(4),
      ADR4 => micpu_PC_reg(0),
      ADR3 => micpu_PC_reg(1),
      ADR2 => micpu_PC_reg(2),
      ADR0 => micpu_PC_reg(5),
      O => mirom_Mram_n0680103_1566
    );
  mirom_Mram_n0680102 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y10",
      INIT => X"4A0D100808000014"
    )
    port map (
      ADR0 => micpu_PC_reg(1),
      ADR2 => micpu_PC_reg(2),
      ADR1 => micpu_PC_reg(0),
      ADR4 => micpu_PC_reg(4),
      ADR5 => micpu_PC_reg(3),
      ADR3 => micpu_PC_reg(5),
      O => mirom_Mram_n0680102_1576
    );
  mirom_Mram_n0680101 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y10",
      INIT => X"0801080806000820"
    )
    port map (
      ADR2 => micpu_PC_reg(0),
      ADR1 => micpu_PC_reg(2),
      ADR0 => micpu_PC_reg(3),
      ADR5 => micpu_PC_reg(1),
      ADR3 => micpu_PC_reg(4),
      ADR4 => micpu_PC_reg(5),
      O => mirom_Mram_n0680101_1584
    );
  mirom_Mram_n068010 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y10",
      INIT => X"0000100001401011"
    )
    port map (
      ADR0 => micpu_PC_reg(5),
      ADR1 => micpu_PC_reg(1),
      ADR4 => micpu_PC_reg(0),
      ADR3 => micpu_PC_reg(4),
      ADR2 => micpu_PC_reg(3),
      ADR5 => micpu_PC_reg(2),
      O => mirom_Mram_n068010_1592
    );
  miram_contents_ram_21_3 : X_FF
    generic map(
      LOC => "SLICE_X10Y11",
      INIT => '0'
    )
    port map (
      CE => miram_n0638_inv,
      CLK => NlwBufferSignal_miram_contents_ram_21_3_CLK,
      I => NlwBufferSignal_miram_contents_ram_21_3_IN,
      O => miram_contents_ram_21(3),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_21_2 : X_FF
    generic map(
      LOC => "SLICE_X10Y11",
      INIT => '0'
    )
    port map (
      CE => miram_n0638_inv,
      CLK => NlwBufferSignal_miram_contents_ram_21_2_CLK,
      I => NlwBufferSignal_miram_contents_ram_21_2_IN,
      O => miram_contents_ram_21(2),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_21_1 : X_FF
    generic map(
      LOC => "SLICE_X10Y11",
      INIT => '0'
    )
    port map (
      CE => miram_n0638_inv,
      CLK => NlwBufferSignal_miram_contents_ram_21_1_CLK,
      I => NlwBufferSignal_miram_contents_ram_21_1_IN,
      O => miram_contents_ram_21(1),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_21_0 : X_FF
    generic map(
      LOC => "SLICE_X10Y11",
      INIT => '0'
    )
    port map (
      CE => miram_n0638_inv,
      CLK => NlwBufferSignal_miram_contents_ram_21_0_CLK,
      I => NlwBufferSignal_miram_contents_ram_21_0_IN,
      O => miram_contents_ram_21(0),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_50_3 : X_FF
    generic map(
      LOC => "SLICE_X10Y12",
      INIT => '0'
    )
    port map (
      CE => miram_n0764_inv,
      CLK => NlwBufferSignal_miram_contents_ram_50_3_CLK,
      I => NlwBufferSignal_miram_contents_ram_50_3_IN,
      O => miram_contents_ram_50(3),
      RST => GND,
      SET => GND
    );
  miram_mux1_112 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y12",
      INIT => X"BBFC88FCBB308830"
    )
    port map (
      ADR2 => miram_contents_ram_16(1),
      ADR5 => miram_contents_ram_17(1),
      ADR0 => miram_contents_ram_19(1),
      ADR4 => miram_contents_ram_18(1),
      ADR3 => address_1_LogicTrst1,
      ADR1 => address_0_LogicTrst1,
      O => miram_mux1_112_7711
    );
  miram_contents_ram_50_2 : X_FF
    generic map(
      LOC => "SLICE_X10Y12",
      INIT => '0'
    )
    port map (
      CE => miram_n0764_inv,
      CLK => NlwBufferSignal_miram_contents_ram_50_2_CLK,
      I => NlwBufferSignal_miram_contents_ram_50_2_IN,
      O => miram_contents_ram_50(2),
      RST => GND,
      SET => GND
    );
  miram_mux1_7 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y12",
      INIT => X"B8B8FF33B8B8CC00"
    )
    port map (
      ADR1 => address(3),
      ADR4 => address_2_LogicTrst_6933,
      ADR3 => miram_mux1_122_7021,
      ADR0 => miram_mux1_13_7022,
      ADR2 => miram_mux1_121_7023,
      ADR5 => miram_mux1_112_7711,
      O => miram_mux1_7_7020
    );
  miram_contents_ram_50_1 : X_FF
    generic map(
      LOC => "SLICE_X10Y12",
      INIT => '0'
    )
    port map (
      CE => miram_n0764_inv,
      CLK => NlwBufferSignal_miram_contents_ram_50_1_CLK,
      I => NlwBufferSignal_miram_contents_ram_50_1_IN,
      O => miram_contents_ram_50(1),
      RST => GND,
      SET => GND
    );
  miram_mux2_131 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y12",
      INIT => X"B8B8B8B8FFCC3300"
    )
    port map (
      ADR3 => miram_contents_ram_44(2),
      ADR2 => miram_contents_ram_45(2),
      ADR0 => miram_contents_ram_47(2),
      ADR4 => miram_contents_ram_46(2),
      ADR1 => address_1_LogicTrst_4_7180,
      ADR5 => address_0_LogicTrst2,
      O => miram_mux2_131_7085
    );
  miram_contents_ram_50_0 : X_FF
    generic map(
      LOC => "SLICE_X10Y12",
      INIT => '0'
    )
    port map (
      CE => miram_n0764_inv,
      CLK => NlwBufferSignal_miram_contents_ram_50_0_CLK,
      I => NlwBufferSignal_miram_contents_ram_50_0_IN,
      O => miram_contents_ram_50(0),
      RST => GND,
      SET => GND
    );
  address_0_LogicTrst_3 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y12",
      INIT => X"FEFCFAF0FF55FF55"
    )
    port map (
      ADR3 => midma_address(0),
      ADR0 => midma_GND_15_o_clk_DFF_35_6584,
      ADR4 => micpu_TMP_reg_7_Index_Reg_7_add_24_OUT_0_0,
      ADR1 => N11,
      ADR2 => N81,
      ADR5 => micpu_current_state_2_PWR_78_o_Mux_170_o,
      O => address_0_LogicTrst2
    );
  miram_contents_ram_11_3 : X_FF
    generic map(
      LOC => "SLICE_X10Y13",
      INIT => '0'
    )
    port map (
      CE => miram_n0890_inv,
      CLK => NlwBufferSignal_miram_contents_ram_11_3_CLK,
      I => NlwBufferSignal_miram_contents_ram_11_3_IN,
      O => miram_contents_ram_11(3),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_11_2 : X_FF
    generic map(
      LOC => "SLICE_X10Y13",
      INIT => '0'
    )
    port map (
      CE => miram_n0890_inv,
      CLK => NlwBufferSignal_miram_contents_ram_11_2_CLK,
      I => NlwBufferSignal_miram_contents_ram_11_2_IN,
      O => miram_contents_ram_11(2),
      RST => GND,
      SET => GND
    );
  miram_mux3_122 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y13",
      INIT => X"DDF5DDA088F588A0"
    )
    port map (
      ADR4 => miram_contents_ram_24(3),
      ADR5 => miram_contents_ram_25(3),
      ADR1 => miram_contents_ram_27(3),
      ADR2 => miram_contents_ram_26(3),
      ADR3 => address_0_LogicTrst_4_7135,
      ADR0 => address_1_LogicTrst3,
      O => miram_mux3_122_7115
    );
  miram_contents_ram_11_1 : X_FF
    generic map(
      LOC => "SLICE_X10Y13",
      INIT => '0'
    )
    port map (
      CE => miram_n0890_inv,
      CLK => NlwBufferSignal_miram_contents_ram_11_1_CLK,
      I => NlwBufferSignal_miram_contents_ram_11_1_IN,
      O => miram_contents_ram_11(1),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_11_0 : X_FF
    generic map(
      LOC => "SLICE_X10Y13",
      INIT => '0'
    )
    port map (
      CE => miram_n0890_inv,
      CLK => NlwBufferSignal_miram_contents_ram_11_0_CLK,
      I => NlwBufferSignal_miram_contents_ram_11_0_IN,
      O => miram_contents_ram_11(0),
      RST => GND,
      SET => GND
    );
  miram_n0812_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y13",
      INIT => X"0000010000000000"
    )
    port map (
      ADR3 => address(5),
      ADR2 => address(6),
      ADR0 => address(7),
      ADR4 => address(4),
      ADR1 => address(2),
      ADR5 => N26,
      O => miram_n0812_inv
    );
  miram_contents_ram_56_3 : X_FF
    generic map(
      LOC => "SLICE_X10Y14",
      INIT => '0'
    )
    port map (
      CE => miram_n0728_inv,
      CLK => NlwBufferSignal_miram_contents_ram_56_3_CLK,
      I => NlwBufferSignal_miram_contents_ram_56_3_IN,
      O => miram_contents_ram_56(3),
      RST => GND,
      SET => GND
    );
  address_1_LogicTrst_6 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y14",
      INIT => X"FAEAFFCFFAAAFF0F"
    )
    port map (
      ADR0 => midma_address(1),
      ADR4 => midma_GND_15_o_clk_DFF_35_6584,
      ADR1 => micpu_TMP_reg_7_Index_Reg_7_add_24_OUT_1_0,
      ADR5 => N11,
      ADR2 => micpu_Mmux_current_state_2_PWR_78_o_Mux_170_o1_6936,
      ADR3 => N79,
      O => address_1_LogicTrst_5_7068
    );
  miram_contents_ram_56_2 : X_FF
    generic map(
      LOC => "SLICE_X10Y14",
      INIT => '0'
    )
    port map (
      CE => miram_n0728_inv,
      CLK => NlwBufferSignal_miram_contents_ram_56_2_CLK,
      I => NlwBufferSignal_miram_contents_ram_56_2_IN,
      O => miram_contents_ram_56(2),
      RST => GND,
      SET => GND
    );
  miram_mux1_133 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y14",
      INIT => X"F3F3C0C0EE22EE22"
    )
    port map (
      ADR0 => miram_contents_ram_56(1),
      ADR3 => miram_contents_ram_57(1),
      ADR2 => miram_contents_ram_59(1),
      ADR4 => miram_contents_ram_58(1),
      ADR5 => address_1_LogicTrst_5_7068,
      ADR1 => address_0_LogicTrst3,
      O => miram_mux1_133_7712
    );
  miram_contents_ram_56_1 : X_FF
    generic map(
      LOC => "SLICE_X10Y14",
      INIT => '0'
    )
    port map (
      CE => miram_n0728_inv,
      CLK => NlwBufferSignal_miram_contents_ram_56_1_CLK,
      I => NlwBufferSignal_miram_contents_ram_56_1_IN,
      O => miram_contents_ram_56(1),
      RST => GND,
      SET => GND
    );
  miram_mux1_125 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y14",
      INIT => X"EE22EE22FCFC3030"
    )
    port map (
      ADR2 => miram_contents_ram_48(1),
      ADR3 => miram_contents_ram_51(1),
      ADR4 => miram_contents_ram_50(1),
      ADR0 => miram_contents_ram_49(1),
      ADR1 => address_1_LogicTrst1,
      ADR5 => address_0_LogicTrst1,
      O => miram_mux1_125_7713
    );
  miram_contents_ram_56_0 : X_FF
    generic map(
      LOC => "SLICE_X10Y14",
      INIT => '0'
    )
    port map (
      CE => miram_n0728_inv,
      CLK => NlwBufferSignal_miram_contents_ram_56_0_CLK,
      I => NlwBufferSignal_miram_contents_ram_56_0_IN,
      O => miram_contents_ram_56(0),
      RST => GND,
      SET => GND
    );
  miram_mux1_8 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y14",
      INIT => X"FFCC00CCAAF0AAF0"
    )
    port map (
      ADR3 => address(3),
      ADR5 => address_2_LogicTrst_6933,
      ADR0 => miram_mux1_133_7712,
      ADR4 => miram_mux1_14_7071,
      ADR1 => miram_mux1_132_7056,
      ADR2 => miram_mux1_125_7713,
      O => miram_mux1_8_7070
    );
  miram_contents_ram_35_3 : X_FF
    generic map(
      LOC => "SLICE_X10Y15",
      INIT => '0'
    )
    port map (
      CE => miram_n0614_inv,
      CLK => NlwBufferSignal_miram_contents_ram_35_3_CLK,
      I => NlwBufferSignal_miram_contents_ram_35_3_IN,
      O => miram_contents_ram_35(3),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  databus_1_LogicTrst3 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y15",
      INIT => X"AAFFCCF0AA00CCF0"
    )
    port map (
      ADR3 => address(4),
      ADR4 => address(5),
      ADR1 => miram_mux1_7_7020,
      ADR0 => miram_mux1_8_7070,
      ADR5 => miram_mux1_71_7028,
      ADR2 => miram_mux1_6_7486,
      O => databus_1_LogicTrst2_6996
    );
  miram_contents_ram_35_2 : X_FF
    generic map(
      LOC => "SLICE_X10Y15",
      INIT => '0'
    )
    port map (
      CE => miram_n0614_inv,
      CLK => NlwBufferSignal_miram_contents_ram_35_2_CLK,
      I => NlwBufferSignal_miram_contents_ram_35_2_IN,
      O => miram_contents_ram_35(2),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A44 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y15",
      INIT => X"CFCEC0C4CFDFC080"
    )
    port map (
      ADR2 => miram_rami_n0016_1_0,
      ADR3 => address(6),
      ADR0 => address(7),
      ADR1 => N70,
      ADR4 => N69,
      ADR5 => databus_1_LogicTrst2_6996,
      O => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_A_1_Q
    );
  miram_contents_ram_35_1 : X_FF
    generic map(
      LOC => "SLICE_X10Y15",
      INIT => '0'
    )
    port map (
      CE => miram_n0614_inv,
      CLK => NlwBufferSignal_miram_contents_ram_35_1_CLK,
      I => NlwBufferSignal_miram_contents_ram_35_1_IN,
      O => miram_contents_ram_35(1),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_mux2_113 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y15",
      INIT => X"FAFAFC0C0A0AFC0C"
    )
    port map (
      ADR1 => miram_contents_ram_32(2),
      ADR3 => miram_contents_ram_33(2),
      ADR5 => miram_contents_ram_35(2),
      ADR0 => miram_contents_ram_34(2),
      ADR2 => address_0_LogicTrst_7035,
      ADR4 => address_1_LogicTrst_7055,
      O => miram_mux2_113_7715
    );
  miram_contents_ram_35_0 : X_FF
    generic map(
      LOC => "SLICE_X10Y15",
      INIT => '0'
    )
    port map (
      CE => miram_n0614_inv,
      CLK => NlwBufferSignal_miram_contents_ram_35_0_CLK,
      I => NlwBufferSignal_miram_contents_ram_35_0_IN,
      O => miram_contents_ram_35(0),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_mux2_71 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y15",
      INIT => X"EEFA44FAEE504450"
    )
    port map (
      ADR3 => address(3),
      ADR0 => address_2_LogicTrst_6933,
      ADR1 => miram_mux2_124_7084,
      ADR4 => miram_mux2_131_7085,
      ADR5 => miram_mux2_123_7086,
      ADR2 => miram_mux2_113_7715,
      O => miram_mux2_71_7083
    );
  INV_miram_rami_Mram_contents_ram4_DWE2 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(7),
      O => miram_rami_n0016_3_INV_miram_rami_Mram_contents_ram4_DWE2
    );
  INV_miram_rami_Mram_contents_ram4_DWE1 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(6),
      O => miram_rami_n0016_3_INV_miram_rami_Mram_contents_ram4_DWE1
    );
  INV_miram_rami_Mram_contents_ram4_CWE2 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(7),
      O => miram_rami_n0016_3_INV_miram_rami_Mram_contents_ram4_CWE2
    );
  INV_miram_rami_Mram_contents_ram4_BWE1 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(6),
      O => miram_rami_n0016_3_INV_miram_rami_Mram_contents_ram4_BWE1
    );
  miram_rami_n0016_3_miram_rami_n0016_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_rami_n0016(3),
      O => miram_rami_n0016_3_0
    );
  miram_rami_Mram_contents_ram4_F8 : X_MUX2
    generic map(
      LOC => "SLICE_X10Y16"
    )
    port map (
      IA => miram_rami_Mram_contents_ram4_F7_B_1770,
      IB => miram_rami_Mram_contents_ram4_F7_A_1769,
      O => miram_rami_n0016(3),
      SEL => miram_address_temp(7)
    );
  miram_rami_Mram_contents_ram4_F7_B : X_MUX2
    generic map(
      LOC => "SLICE_X10Y16"
    )
    port map (
      IA => miram_rami_Mram_contents_ram4_D_1772,
      IB => miram_rami_Mram_contents_ram4_C_1764,
      O => miram_rami_Mram_contents_ram4_F7_B_1770,
      SEL => miram_address_temp(6)
    );
  miram_rami_Mram_contents_ram4_F7_A : X_MUX2
    generic map(
      LOC => "SLICE_X10Y16"
    )
    port map (
      IA => miram_rami_Mram_contents_ram4_B_1753,
      IB => miram_rami_Mram_contents_ram4_A_1780,
      O => miram_rami_Mram_contents_ram4_F7_A_1769,
      SEL => miram_address_temp(6)
    );
  miram_rami_Mram_contents_ram4_D : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X10Y16",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_miram_rami_Mram_contents_ram4_D_RADR0,
      RADR1 => NlwBufferSignal_miram_rami_Mram_contents_ram4_D_RADR1,
      RADR2 => NlwBufferSignal_miram_rami_Mram_contents_ram4_D_RADR2,
      RADR3 => NlwBufferSignal_miram_rami_Mram_contents_ram4_D_RADR3,
      RADR4 => NlwBufferSignal_miram_rami_Mram_contents_ram4_D_RADR4,
      RADR5 => NlwBufferSignal_miram_rami_Mram_contents_ram4_D_RADR5,
      CLK => NlwBufferSignal_miram_rami_Mram_contents_ram4_D_CLK,
      I => NlwBufferSignal_miram_rami_Mram_contents_ram4_D_IN,
      O => miram_rami_Mram_contents_ram4_D_1772,
      WADR0 => NlwBufferSignal_miram_rami_Mram_contents_ram4_D_WADR0,
      WADR1 => NlwBufferSignal_miram_rami_Mram_contents_ram4_D_WADR1,
      WADR2 => NlwBufferSignal_miram_rami_Mram_contents_ram4_D_WADR2,
      WADR3 => NlwBufferSignal_miram_rami_Mram_contents_ram4_D_WADR3,
      WADR4 => NlwBufferSignal_miram_rami_Mram_contents_ram4_D_WADR4,
      WADR5 => NlwBufferSignal_miram_rami_Mram_contents_ram4_D_WADR5,
      WE1 => miram_rami_n0016_3_INV_miram_rami_Mram_contents_ram4_DWE1,
      WE2 => miram_rami_n0016_3_INV_miram_rami_Mram_contents_ram4_DWE2,
      WE => NlwBufferSignal_miram_rami_Mram_contents_ram4_D_WE
    );
  miram_rami_Mram_contents_ram4_C : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X10Y16",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_miram_rami_Mram_contents_ram4_C_RADR0,
      RADR1 => NlwBufferSignal_miram_rami_Mram_contents_ram4_C_RADR1,
      RADR2 => NlwBufferSignal_miram_rami_Mram_contents_ram4_C_RADR2,
      RADR3 => NlwBufferSignal_miram_rami_Mram_contents_ram4_C_RADR3,
      RADR4 => NlwBufferSignal_miram_rami_Mram_contents_ram4_C_RADR4,
      RADR5 => NlwBufferSignal_miram_rami_Mram_contents_ram4_C_RADR5,
      CLK => NlwBufferSignal_miram_rami_Mram_contents_ram4_C_CLK,
      I => NlwBufferSignal_miram_rami_Mram_contents_ram4_C_IN,
      O => miram_rami_Mram_contents_ram4_C_1764,
      WADR0 => NlwBufferSignal_miram_rami_Mram_contents_ram4_C_WADR0,
      WADR1 => NlwBufferSignal_miram_rami_Mram_contents_ram4_C_WADR1,
      WADR2 => NlwBufferSignal_miram_rami_Mram_contents_ram4_C_WADR2,
      WADR3 => NlwBufferSignal_miram_rami_Mram_contents_ram4_C_WADR3,
      WADR4 => NlwBufferSignal_miram_rami_Mram_contents_ram4_C_WADR4,
      WADR5 => NlwBufferSignal_miram_rami_Mram_contents_ram4_C_WADR5,
      WE1 => miram_address_temp(6),
      WE2 => miram_rami_n0016_3_INV_miram_rami_Mram_contents_ram4_CWE2,
      WE => NlwBufferSignal_miram_rami_Mram_contents_ram4_C_WE
    );
  miram_rami_Mram_contents_ram4_B : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X10Y16",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_miram_rami_Mram_contents_ram4_B_RADR0,
      RADR1 => NlwBufferSignal_miram_rami_Mram_contents_ram4_B_RADR1,
      RADR2 => NlwBufferSignal_miram_rami_Mram_contents_ram4_B_RADR2,
      RADR3 => NlwBufferSignal_miram_rami_Mram_contents_ram4_B_RADR3,
      RADR4 => NlwBufferSignal_miram_rami_Mram_contents_ram4_B_RADR4,
      RADR5 => NlwBufferSignal_miram_rami_Mram_contents_ram4_B_RADR5,
      CLK => NlwBufferSignal_miram_rami_Mram_contents_ram4_B_CLK,
      I => NlwBufferSignal_miram_rami_Mram_contents_ram4_B_IN,
      O => miram_rami_Mram_contents_ram4_B_1753,
      WADR0 => NlwBufferSignal_miram_rami_Mram_contents_ram4_B_WADR0,
      WADR1 => NlwBufferSignal_miram_rami_Mram_contents_ram4_B_WADR1,
      WADR2 => NlwBufferSignal_miram_rami_Mram_contents_ram4_B_WADR2,
      WADR3 => NlwBufferSignal_miram_rami_Mram_contents_ram4_B_WADR3,
      WADR4 => NlwBufferSignal_miram_rami_Mram_contents_ram4_B_WADR4,
      WADR5 => NlwBufferSignal_miram_rami_Mram_contents_ram4_B_WADR5,
      WE1 => miram_rami_n0016_3_INV_miram_rami_Mram_contents_ram4_BWE1,
      WE2 => miram_address_temp(7),
      WE => NlwBufferSignal_miram_rami_Mram_contents_ram4_B_WE
    );
  miram_rami_Mram_contents_ram4_A : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X10Y16",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_miram_rami_Mram_contents_ram4_A_RADR0,
      RADR1 => NlwBufferSignal_miram_rami_Mram_contents_ram4_A_RADR1,
      RADR2 => NlwBufferSignal_miram_rami_Mram_contents_ram4_A_RADR2,
      RADR3 => NlwBufferSignal_miram_rami_Mram_contents_ram4_A_RADR3,
      RADR4 => NlwBufferSignal_miram_rami_Mram_contents_ram4_A_RADR4,
      RADR5 => NlwBufferSignal_miram_rami_Mram_contents_ram4_A_RADR5,
      CLK => NlwBufferSignal_miram_rami_Mram_contents_ram4_A_CLK,
      I => NlwBufferSignal_miram_rami_Mram_contents_ram4_A_IN,
      O => miram_rami_Mram_contents_ram4_A_1780,
      WADR0 => NlwBufferSignal_miram_rami_Mram_contents_ram4_A_WADR0,
      WADR1 => NlwBufferSignal_miram_rami_Mram_contents_ram4_A_WADR1,
      WADR2 => NlwBufferSignal_miram_rami_Mram_contents_ram4_A_WADR2,
      WADR3 => NlwBufferSignal_miram_rami_Mram_contents_ram4_A_WADR3,
      WADR4 => NlwBufferSignal_miram_rami_Mram_contents_ram4_A_WADR4,
      WADR5 => NlwBufferSignal_miram_rami_Mram_contents_ram4_A_WADR5,
      WE1 => miram_address_temp(6),
      WE2 => miram_address_temp(7),
      WE => NlwBufferSignal_miram_rami_Mram_contents_ram4_A_WE
    );
  micpu_INS_reg_2_micpu_INS_reg_2_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ROM_Data_2_pack_20,
      O => ROM_Data(2)
    );
  mirom_Mram_n06804_f8 : X_MUX2
    generic map(
      LOC => "SLICE_X10Y17"
    )
    port map (
      IA => mirom_Mram_n06804_f71,
      IB => mirom_Mram_n06804_f7_1788,
      O => ROM_Data_2_pack_20,
      SEL => micpu_PC_reg(7)
    );
  mirom_Mram_n06804_f7_0 : X_MUX2
    generic map(
      LOC => "SLICE_X10Y17"
    )
    port map (
      IA => mirom_Mram_n068043_1791,
      IB => mirom_Mram_n068042_1801,
      O => mirom_Mram_n06804_f71,
      SEL => micpu_PC_reg(6)
    );
  mirom_Mram_n06804_f7 : X_MUX2
    generic map(
      LOC => "SLICE_X10Y17"
    )
    port map (
      IA => mirom_Mram_n068041_1809,
      IB => mirom_Mram_n06804_1817,
      O => mirom_Mram_n06804_f7_1788,
      SEL => micpu_PC_reg(6)
    );
  micpu_INS_reg_2 : X_FF
    generic map(
      LOC => "SLICE_X10Y17",
      INIT => '0'
    )
    port map (
      CE => micpu_n0554_inv_0,
      CLK => NlwBufferSignal_micpu_INS_reg_2_CLK,
      I => NlwBufferSignal_micpu_INS_reg_2_IN,
      O => micpu_INS_reg(2),
      RST => GND,
      SET => GND
    );
  mirom_Mram_n068044 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y17",
      INIT => X"0163841210825D88"
    )
    port map (
      ADR3 => micpu_PC_reg(5),
      ADR0 => micpu_PC_reg(4),
      ADR1 => micpu_PC_reg(2),
      ADR4 => micpu_PC_reg(3),
      ADR5 => micpu_PC_reg(0),
      ADR2 => micpu_PC_reg(1),
      O => mirom_Mram_n068043_1791
    );
  mirom_Mram_n068043 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y17",
      INIT => X"10002041224E8401"
    )
    port map (
      ADR4 => micpu_PC_reg(2),
      ADR2 => micpu_PC_reg(1),
      ADR1 => micpu_PC_reg(3),
      ADR0 => micpu_PC_reg(5),
      ADR5 => micpu_PC_reg(0),
      ADR3 => micpu_PC_reg(4),
      O => mirom_Mram_n068042_1801
    );
  mirom_Mram_n068042 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y17",
      INIT => X"00032CC4D6211204"
    )
    port map (
      ADR3 => micpu_PC_reg(3),
      ADR5 => micpu_PC_reg(5),
      ADR2 => micpu_PC_reg(2),
      ADR1 => micpu_PC_reg(4),
      ADR4 => micpu_PC_reg(1),
      ADR0 => micpu_PC_reg(0),
      O => mirom_Mram_n068041_1809
    );
  mirom_Mram_n068041 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y17",
      INIT => X"000000004204A8FA"
    )
    port map (
      ADR5 => micpu_PC_reg(5),
      ADR4 => micpu_PC_reg(1),
      ADR0 => micpu_PC_reg(3),
      ADR2 => micpu_PC_reg(0),
      ADR1 => micpu_PC_reg(4),
      ADR3 => micpu_PC_reg(2),
      O => mirom_Mram_n06804_1817
    );
  miram_contents_ram_4_7 : X_FF
    generic map(
      LOC => "SLICE_X10Y18",
      INIT => '0'
    )
    port map (
      CE => miram_n0666_inv,
      CLK => NlwBufferSignal_miram_contents_ram_4_7_CLK,
      I => NlwBufferSignal_miram_contents_ram_4_7_IN,
      O => miram_contents_ram_4(7),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_4_6 : X_FF
    generic map(
      LOC => "SLICE_X10Y18",
      INIT => '0'
    )
    port map (
      CE => miram_n0666_inv,
      CLK => NlwBufferSignal_miram_contents_ram_4_6_CLK,
      I => NlwBufferSignal_miram_contents_ram_4_6_IN,
      O => miram_contents_ram_4(6),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_4_5 : X_FF
    generic map(
      LOC => "SLICE_X10Y18",
      INIT => '0'
    )
    port map (
      CE => miram_n0666_inv,
      CLK => NlwBufferSignal_miram_contents_ram_4_5_CLK,
      I => NlwBufferSignal_miram_contents_ram_4_5_IN,
      O => miram_contents_ram_4(5),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_4_4 : X_FF
    generic map(
      LOC => "SLICE_X10Y18",
      INIT => '0'
    )
    port map (
      CE => miram_n0666_inv,
      CLK => NlwBufferSignal_miram_contents_ram_4_4_CLK,
      I => NlwBufferSignal_miram_contents_ram_4_4_IN,
      O => miram_contents_ram_4(4),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_8_7 : X_FF
    generic map(
      LOC => "SLICE_X10Y19",
      INIT => '0'
    )
    port map (
      CE => miram_n0908_inv,
      CLK => NlwBufferSignal_miram_contents_ram_8_7_CLK,
      I => NlwBufferSignal_miram_contents_ram_8_7_IN,
      O => miram_contents_ram_8(7),
      RST => GND,
      SET => GND
    );
  miram_mux4_12 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y19",
      INIT => X"F0F0AAAAFF00CCCC"
    )
    port map (
      ADR1 => miram_contents_ram_12(4),
      ADR3 => miram_contents_ram_13(4),
      ADR2 => miram_contents_ram_15(4),
      ADR0 => miram_contents_ram_14(4),
      ADR5 => address_1_LogicTrst1,
      ADR4 => address_0_LogicTrst1,
      O => miram_mux4_12_7718
    );
  miram_contents_ram_8_6 : X_FF
    generic map(
      LOC => "SLICE_X10Y19",
      INIT => '0'
    )
    port map (
      CE => miram_n0908_inv,
      CLK => NlwBufferSignal_miram_contents_ram_8_6_CLK,
      I => NlwBufferSignal_miram_contents_ram_8_6_IN,
      O => miram_contents_ram_8(6),
      RST => GND,
      SET => GND
    );
  miram_mux4_111 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y19",
      INIT => X"BBBB8888FC30FC30"
    )
    port map (
      ADR2 => miram_contents_ram_8(4),
      ADR4 => miram_contents_ram_9(4),
      ADR0 => miram_contents_ram_11(4),
      ADR3 => miram_contents_ram_10(4),
      ADR1 => address_1_LogicTrst1,
      ADR5 => address_0_LogicTrst1,
      O => miram_mux4_111_7717
    );
  miram_contents_ram_8_5 : X_FF
    generic map(
      LOC => "SLICE_X10Y19",
      INIT => '0'
    )
    port map (
      CE => miram_n0908_inv,
      CLK => NlwBufferSignal_miram_contents_ram_8_5_CLK,
      I => NlwBufferSignal_miram_contents_ram_8_5_IN,
      O => miram_contents_ram_8(5),
      RST => GND,
      SET => GND
    );
  miram_mux4_10 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y19",
      INIT => X"F0CCF0CCFFAA00AA"
    )
    port map (
      ADR0 => miram_contents_ram_0(4),
      ADR4 => miram_contents_ram_1(4),
      ADR2 => miram_contents_ram_3(4),
      ADR1 => miram_contents_ram_2(4),
      ADR5 => address(1),
      ADR3 => address(0),
      O => miram_mux4_10_7719
    );
  miram_contents_ram_8_4 : X_FF
    generic map(
      LOC => "SLICE_X10Y19",
      INIT => '0'
    )
    port map (
      CE => miram_n0908_inv,
      CLK => NlwBufferSignal_miram_contents_ram_8_4_CLK,
      I => NlwBufferSignal_miram_contents_ram_8_4_IN,
      O => miram_contents_ram_8(4),
      RST => GND,
      SET => GND
    );
  miram_mux4_6 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y19",
      INIT => X"E2FFE2CCE233E200"
    )
    port map (
      ADR3 => address(3),
      ADR1 => address_2_LogicTrst_6933,
      ADR0 => miram_mux4_111_7717,
      ADR2 => miram_mux4_12_7718,
      ADR5 => miram_mux4_11_7523,
      ADR4 => miram_mux4_10_7719,
      O => miram_mux4_6_6960
    );
  miram_contents_ram_10_7 : X_FF
    generic map(
      LOC => "SLICE_X10Y20",
      INIT => '0'
    )
    port map (
      CE => miram_n0896_inv,
      CLK => NlwBufferSignal_miram_contents_ram_10_7_CLK,
      I => NlwBufferSignal_miram_contents_ram_10_7_IN,
      O => miram_contents_ram_10(7),
      RST => GND,
      SET => GND
    );
  miram_mux5_11 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y20",
      INIT => X"FAFACFC00A0ACFC0"
    )
    port map (
      ADR3 => miram_contents_ram_4(5),
      ADR1 => miram_contents_ram_5(5),
      ADR5 => miram_contents_ram_7(5),
      ADR0 => miram_contents_ram_6(5),
      ADR4 => address_1_LogicTrst1,
      ADR2 => address_0_LogicTrst1,
      O => miram_mux5_11_7548
    );
  miram_contents_ram_10_6 : X_FF
    generic map(
      LOC => "SLICE_X10Y20",
      INIT => '0'
    )
    port map (
      CE => miram_n0896_inv,
      CLK => NlwBufferSignal_miram_contents_ram_10_6_CLK,
      I => NlwBufferSignal_miram_contents_ram_10_6_IN,
      O => miram_contents_ram_10(6),
      RST => GND,
      SET => GND
    );
  miram_mux7_111 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y20",
      INIT => X"FFF0CACA0F00CACA"
    )
    port map (
      ADR0 => miram_contents_ram_8(7),
      ADR3 => miram_contents_ram_9(7),
      ADR5 => miram_contents_ram_11(7),
      ADR1 => miram_contents_ram_10(7),
      ADR2 => address(1),
      ADR4 => address(0),
      O => miram_mux7_111_7721
    );
  miram_contents_ram_10_5 : X_FF
    generic map(
      LOC => "SLICE_X10Y20",
      INIT => '0'
    )
    port map (
      CE => miram_n0896_inv,
      CLK => NlwBufferSignal_miram_contents_ram_10_5_CLK,
      I => NlwBufferSignal_miram_contents_ram_10_5_IN,
      O => miram_contents_ram_10(5),
      RST => GND,
      SET => GND
    );
  miram_mux7_10 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y20",
      INIT => X"AAFFAA00F0CCF0CC"
    )
    port map (
      ADR1 => miram_contents_ram_0(7),
      ADR2 => miram_contents_ram_1(7),
      ADR0 => miram_contents_ram_3(7),
      ADR4 => miram_contents_ram_2(7),
      ADR5 => address(1),
      ADR3 => address(0),
      O => miram_mux7_10_7722
    );
  miram_contents_ram_10_4 : X_FF
    generic map(
      LOC => "SLICE_X10Y20",
      INIT => '0'
    )
    port map (
      CE => miram_n0896_inv,
      CLK => NlwBufferSignal_miram_contents_ram_10_4_CLK,
      I => NlwBufferSignal_miram_contents_ram_10_4_IN,
      O => miram_contents_ram_10(4),
      RST => GND,
      SET => GND
    );
  miram_mux7_6 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y20",
      INIT => X"FC30FC30BBBB8888"
    )
    port map (
      ADR1 => address(3),
      ADR5 => address(2),
      ADR0 => miram_mux7_111_7721,
      ADR3 => miram_mux7_12_7575,
      ADR2 => miram_mux7_11_7576,
      ADR4 => miram_mux7_10_7722,
      O => miram_mux7_6_7008
    );
  miram_contents_ram_3_7 : X_FF
    generic map(
      LOC => "SLICE_X10Y21",
      INIT => '0'
    )
    port map (
      CE => miram_n0670_inv,
      CLK => NlwBufferSignal_miram_contents_ram_3_7_CLK,
      I => NlwBufferSignal_miram_contents_ram_3_7_IN,
      O => miram_contents_ram_3(7),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_3_6 : X_FF
    generic map(
      LOC => "SLICE_X10Y21",
      INIT => '0'
    )
    port map (
      CE => miram_n0670_inv,
      CLK => NlwBufferSignal_miram_contents_ram_3_6_CLK,
      I => NlwBufferSignal_miram_contents_ram_3_6_IN,
      O => miram_contents_ram_3(6),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_3_5 : X_FF
    generic map(
      LOC => "SLICE_X10Y21",
      INIT => '0'
    )
    port map (
      CE => miram_n0670_inv,
      CLK => NlwBufferSignal_miram_contents_ram_3_5_CLK,
      I => NlwBufferSignal_miram_contents_ram_3_5_IN,
      O => miram_contents_ram_3(5),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_3_4 : X_FF
    generic map(
      LOC => "SLICE_X10Y21",
      INIT => '0'
    )
    port map (
      CE => miram_n0670_inv,
      CLK => NlwBufferSignal_miram_contents_ram_3_4_CLK,
      I => NlwBufferSignal_miram_contents_ram_3_4_IN,
      O => miram_contents_ram_3(4),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_29_1 : X_FF
    generic map(
      LOC => "SLICE_X11Y9",
      INIT => '0'
    )
    port map (
      CE => miram_n0830_inv,
      CLK => NlwBufferSignal_miram_contents_ram_29_1_CLK,
      I => NlwBufferSignal_miram_contents_ram_29_1_IN,
      O => miram_contents_ram_29(1),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_29_0 : X_FF
    generic map(
      LOC => "SLICE_X11Y9",
      INIT => '0'
    )
    port map (
      CE => miram_n0830_inv,
      CLK => NlwBufferSignal_miram_contents_ram_29_0_CLK,
      I => NlwBufferSignal_miram_contents_ram_29_0_IN,
      O => miram_contents_ram_29(0),
      RST => GND,
      SET => GND
    );
  miram_mux_13 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y10",
      INIT => X"D8D8FF55D8D8AA00"
    )
    port map (
      ADR5 => miram_contents_ram_28(0),
      ADR2 => miram_contents_ram_29(0),
      ADR1 => miram_contents_ram_31(0),
      ADR3 => miram_contents_ram_30(0),
      ADR4 => address_0_LogicTrst3,
      ADR0 => address_1_LogicTrst3,
      O => miram_mux_13_7625
    );
  midma_Data_count_1 : X_FF
    generic map(
      LOC => "SLICE_X11Y10",
      INIT => '0'
    )
    port map (
      CE => midma_n0424,
      CLK => NlwBufferSignal_midma_Data_count_1_CLK,
      I => midma_Mcount_Data_count1,
      O => midma_Data_count(1),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  midma_Mcount_Data_count_xor_1_11 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y10",
      INIT => X"5A5A5A5A5A5A5A1A"
    )
    port map (
      ADR0 => midma_Data_count(0),
      ADR1 => midma_current_state_FSM_FFd2_6580,
      ADR5 => midma_current_state_FSM_FFd1_6577,
      ADR2 => midma_Data_count(1),
      ADR3 => midma_current_state_FSM_FFd4_6578,
      ADR4 => midma_current_state_FSM_FFd3_6579,
      O => midma_Mcount_Data_count1
    );
  midma_Data_count_0 : X_FF
    generic map(
      LOC => "SLICE_X11Y10",
      INIT => '0'
    )
    port map (
      CE => midma_n0424,
      CLK => NlwBufferSignal_midma_Data_count_0_CLK,
      I => midma_Mcount_Data_count,
      O => midma_Data_count(0),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  midma_Mcount_Data_count_xor_0_11 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y10",
      INIT => X"00000000FFFFFFBF"
    )
    port map (
      ADR0 => midma_current_state_FSM_FFd3_6579,
      ADR4 => midma_current_state_FSM_FFd1_6577,
      ADR3 => midma_current_state_FSM_FFd4_6578,
      ADR5 => midma_Data_count(0),
      ADR2 => midma_current_state_FSM_FFd2_6580,
      ADR1 => midma_Data_count(1),
      O => midma_Mcount_Data_count
    );
  address_3_LogicTrst : X_LUT6
    generic map(
      LOC => "SLICE_X11Y11",
      INIT => X"FEAAFCFFFAAAF0FF"
    )
    port map (
      ADR0 => midma_address(3),
      ADR4 => midma_GND_15_o_clk_DFF_35_6584,
      ADR1 => micpu_TMP_reg_7_Index_Reg_7_add_24_OUT_3_0,
      ADR5 => N11,
      ADR2 => N75,
      ADR3 => micpu_current_state_2_PWR_78_o_Mux_170_o,
      O => address(3)
    );
  midma_address_3 : X_FF
    generic map(
      LOC => "SLICE_X11Y11",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_midma_address_3_CLK,
      I => midma_n0277(3),
      O => midma_address(3),
      RST => GND,
      SET => GND
    );
  midma_Mmux_n027741 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y11",
      INIT => X"0000030000000000"
    )
    port map (
      ADR0 => '1',
      ADR3 => midma_current_state_FSM_FFd3_6579,
      ADR2 => midma_current_state_FSM_FFd1_6577,
      ADR1 => midma_current_state_FSM_FFd4_6578,
      ADR4 => midma_current_state_FSM_FFd2_6580,
      ADR5 => address(3),
      O => midma_n0277(3)
    );
  midma_address_1 : X_FF
    generic map(
      LOC => "SLICE_X11Y11",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_midma_address_1_CLK,
      I => midma_n0277(1),
      O => midma_address(1),
      RST => GND,
      SET => GND
    );
  midma_Mmux_n027721 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y11",
      INIT => X"CDCC4544CDCC4044"
    )
    port map (
      ADR0 => midma_current_state_FSM_FFd1_6577,
      ADR1 => midma_Data_count(1),
      ADR2 => midma_current_state_FSM_FFd4_6578,
      ADR3 => midma_current_state_FSM_FFd3_6579,
      ADR5 => address(1),
      ADR4 => midma_current_state_FSM_FFd2_6580,
      O => midma_n0277(1)
    );
  midma_address_0 : X_FF
    generic map(
      LOC => "SLICE_X11Y11",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_midma_address_0_CLK,
      I => midma_n0277(0),
      O => midma_address(0),
      RST => GND,
      SET => GND
    );
  midma_Mmux_n027711 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y11",
      INIT => X"D8D8D8D8CCCCFCAC"
    )
    port map (
      ADR5 => midma_current_state_FSM_FFd1_6577,
      ADR1 => midma_Data_count(0),
      ADR4 => midma_current_state_FSM_FFd4_6578,
      ADR2 => midma_current_state_FSM_FFd3_6579,
      ADR3 => address(0),
      ADR0 => midma_current_state_FSM_FFd2_6580,
      O => midma_n0277(0)
    );
  miram_contents_ram_55_3 : X_FF
    generic map(
      LOC => "SLICE_X11Y12",
      INIT => '0'
    )
    port map (
      CE => miram_n0734_inv,
      CLK => NlwBufferSignal_miram_contents_ram_55_3_CLK,
      I => NlwBufferSignal_miram_contents_ram_55_3_IN,
      O => miram_contents_ram_55(3),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_55_2 : X_FF
    generic map(
      LOC => "SLICE_X11Y12",
      INIT => '0'
    )
    port map (
      CE => miram_n0734_inv,
      CLK => NlwBufferSignal_miram_contents_ram_55_2_CLK,
      I => NlwBufferSignal_miram_contents_ram_55_2_IN,
      O => miram_contents_ram_55(2),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_55_1 : X_FF
    generic map(
      LOC => "SLICE_X11Y12",
      INIT => '0'
    )
    port map (
      CE => miram_n0734_inv,
      CLK => NlwBufferSignal_miram_contents_ram_55_1_CLK,
      I => NlwBufferSignal_miram_contents_ram_55_1_IN,
      O => miram_contents_ram_55(1),
      RST => GND,
      SET => GND
    );
  miram_mux_112 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y12",
      INIT => X"FEAEF4A45E0E5404"
    )
    port map (
      ADR1 => miram_contents_ram_16(0),
      ADR4 => miram_contents_ram_17(0),
      ADR5 => miram_contents_ram_19(0),
      ADR3 => miram_contents_ram_18(0),
      ADR0 => address_0_LogicTrst_7035,
      ADR2 => address_1_LogicTrst_7055,
      O => miram_mux_112_7725
    );
  miram_contents_ram_55_0 : X_FF
    generic map(
      LOC => "SLICE_X11Y12",
      INIT => '0'
    )
    port map (
      CE => miram_n0734_inv,
      CLK => NlwBufferSignal_miram_contents_ram_55_0_CLK,
      I => NlwBufferSignal_miram_contents_ram_55_0_IN,
      O => miram_contents_ram_55(0),
      RST => GND,
      SET => GND
    );
  miram_mux_7 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y12",
      INIT => X"EF2FEC2CE323E020"
    )
    port map (
      ADR2 => address(3),
      ADR1 => address_2_LogicTrst_6933,
      ADR0 => miram_mux_122_7624,
      ADR3 => miram_mux_13_7625,
      ADR5 => miram_mux_121_7626,
      ADR4 => miram_mux_112_7725,
      O => miram_mux_7_7623
    );
  miram_contents_ram_56_7 : X_FF
    generic map(
      LOC => "SLICE_X11Y13",
      INIT => '0'
    )
    port map (
      CE => miram_n0728_inv,
      CLK => NlwBufferSignal_miram_contents_ram_56_7_CLK,
      I => NlwBufferSignal_miram_contents_ram_56_7_IN,
      O => miram_contents_ram_56(7),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_56_6 : X_FF
    generic map(
      LOC => "SLICE_X11Y13",
      INIT => '0'
    )
    port map (
      CE => miram_n0728_inv,
      CLK => NlwBufferSignal_miram_contents_ram_56_6_CLK,
      I => NlwBufferSignal_miram_contents_ram_56_6_IN,
      O => miram_contents_ram_56(6),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_56_5 : X_FF
    generic map(
      LOC => "SLICE_X11Y13",
      INIT => '0'
    )
    port map (
      CE => miram_n0728_inv,
      CLK => NlwBufferSignal_miram_contents_ram_56_5_CLK,
      I => NlwBufferSignal_miram_contents_ram_56_5_IN,
      O => miram_contents_ram_56(5),
      RST => GND,
      SET => GND
    );
  miram_mux2_122 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y13",
      INIT => X"FFAA5500D8D8D8D8"
    )
    port map (
      ADR2 => miram_contents_ram_24(2),
      ADR3 => miram_contents_ram_25(2),
      ADR4 => miram_contents_ram_27(2),
      ADR1 => miram_contents_ram_26(2),
      ADR0 => address_1_LogicTrst4,
      ADR5 => address_0_LogicTrst4,
      O => miram_mux2_122_7076
    );
  miram_contents_ram_56_4 : X_FF
    generic map(
      LOC => "SLICE_X11Y13",
      INIT => '0'
    )
    port map (
      CE => miram_n0728_inv,
      CLK => NlwBufferSignal_miram_contents_ram_56_4_CLK,
      I => NlwBufferSignal_miram_contents_ram_56_4_IN,
      O => miram_contents_ram_56(4),
      RST => GND,
      SET => GND
    );
  address_0_LogicTrst_5 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y13",
      INIT => X"FFFBFBFBDDD1D1D1"
    )
    port map (
      ADR5 => midma_address(0),
      ADR0 => midma_GND_15_o_clk_DFF_35_6584,
      ADR3 => micpu_TMP_reg_7_Index_Reg_7_add_24_OUT_0_0,
      ADR4 => N11,
      ADR1 => micpu_Mmux_current_state_2_PWR_78_o_Mux_170_o1_6936,
      ADR2 => N81,
      O => address_0_LogicTrst4
    );
  miram_contents_ram_38_3 : X_FF
    generic map(
      LOC => "SLICE_X11Y14",
      INIT => '0'
    )
    port map (
      CE => miram_n0602_inv,
      CLK => NlwBufferSignal_miram_contents_ram_38_3_CLK,
      I => NlwBufferSignal_miram_contents_ram_38_3_IN,
      O => miram_contents_ram_38(3),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_mux_11 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y14",
      INIT => X"F0FFAACCF000AACC"
    )
    port map (
      ADR1 => miram_contents_ram_4(0),
      ADR5 => miram_contents_ram_5(0),
      ADR2 => miram_contents_ram_7(0),
      ADR0 => miram_contents_ram_6(0),
      ADR3 => address(1),
      ADR4 => address(0),
      O => miram_mux_11_7489
    );
  miram_contents_ram_38_2 : X_FF
    generic map(
      LOC => "SLICE_X11Y14",
      INIT => '0'
    )
    port map (
      CE => miram_n0602_inv,
      CLK => NlwBufferSignal_miram_contents_ram_38_2_CLK,
      I => NlwBufferSignal_miram_contents_ram_38_2_IN,
      O => miram_contents_ram_38(2),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  address_0_LogicTrst : X_LUT6
    generic map(
      LOC => "SLICE_X11Y14",
      INIT => X"FFF3EAF3EAF3EAF3"
    )
    port map (
      ADR2 => midma_address(0),
      ADR1 => midma_GND_15_o_clk_DFF_35_6584,
      ADR4 => micpu_TMP_reg_7_Index_Reg_7_add_24_OUT_0_0,
      ADR5 => N11,
      ADR0 => N81,
      ADR3 => micpu_current_state_2_PWR_78_o_Mux_170_o,
      O => address(0)
    );
  miram_contents_ram_38_1 : X_FF
    generic map(
      LOC => "SLICE_X11Y14",
      INIT => '0'
    )
    port map (
      CE => miram_n0602_inv,
      CLK => NlwBufferSignal_miram_contents_ram_38_1_CLK,
      I => NlwBufferSignal_miram_contents_ram_38_1_IN,
      O => miram_contents_ram_38(1),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  address_0_LogicTrst_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y14",
      INIT => X"F0F00000F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => micpu_TMP_reg(0),
      ADR4 => N2,
      O => N81
    );
  miram_contents_ram_38_0 : X_FF
    generic map(
      LOC => "SLICE_X11Y14",
      INIT => '0'
    )
    port map (
      CE => miram_n0602_inv,
      CLK => NlwBufferSignal_miram_contents_ram_38_0_CLK,
      I => NlwBufferSignal_miram_contents_ram_38_0_IN,
      O => miram_contents_ram_38(0),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  address_0_LogicTrst_6 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y14",
      INIT => X"FFFFEAC0F3F3F3F3"
    )
    port map (
      ADR2 => midma_address(0),
      ADR1 => midma_GND_15_o_clk_DFF_35_6584,
      ADR0 => micpu_TMP_reg_7_Index_Reg_7_add_24_OUT_0_0,
      ADR3 => N11,
      ADR5 => micpu_Mmux_current_state_2_PWR_78_o_Mux_170_o1_6936,
      ADR4 => N81,
      O => address_0_LogicTrst_4_7135
    );
  N11_N11_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => midma_GND_15_o_clk_DFF_35_pack_3,
      O => midma_GND_15_o_clk_DFF_35_6584
    );
  micpu_Mmux_GND_110_o_INS_reg_4_MUX_634_o191 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y15",
      INIT => X"0000404002004040"
    )
    port map (
      ADR5 => micpu_INS_reg(1),
      ADR3 => micpu_INS_reg(0),
      ADR0 => micpu_INS_reg(2),
      ADR1 => micpu_INS_reg(4),
      ADR2 => micpu_INS_reg(3),
      ADR4 => micpu_INS_reg(5),
      O => N11
    );
  midma_n04241 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y15",
      INIT => X"0005000000050000"
    )
    port map (
      ADR1 => '1',
      ADR4 => midma_current_state_FSM_FFd2_6580,
      ADR2 => midma_current_state_FSM_FFd1_6577,
      ADR0 => midma_current_state_FSM_FFd4_6578,
      ADR3 => midma_current_state_FSM_FFd3_6579,
      ADR5 => '1',
      O => midma_n0424
    );
  midma_GND_15_o_clk_DFF_35_rstpot : X_LUT5
    generic map(
      LOC => "SLICE_X11Y15",
      INIT => X"5505F4F0"
    )
    port map (
      ADR1 => midma_GND_15_o_clk_DFF_35_6584,
      ADR4 => midma_current_state_FSM_FFd2_6580,
      ADR2 => midma_current_state_FSM_FFd1_6577,
      ADR0 => midma_current_state_FSM_FFd4_6578,
      ADR3 => midma_current_state_FSM_FFd3_6579,
      O => midma_GND_15_o_clk_DFF_35_rstpot_2078
    );
  midma_GND_15_o_clk_DFF_35 : X_FF
    generic map(
      LOC => "SLICE_X11Y15",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_midma_GND_15_o_clk_DFF_35_CLK,
      I => midma_GND_15_o_clk_DFF_35_rstpot_2078,
      O => midma_GND_15_o_clk_DFF_35_pack_3,
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_mux1_11 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y15",
      INIT => X"FA0AFA0AFCFC0C0C"
    )
    port map (
      ADR1 => miram_contents_ram_4(1),
      ADR4 => miram_contents_ram_5(1),
      ADR3 => miram_contents_ram_7(1),
      ADR0 => miram_contents_ram_6(1),
      ADR2 => address_0_LogicTrst_7035,
      ADR5 => address(1),
      O => miram_mux1_11_7488
    );
  address_1_LogicTrst : X_LUT6
    generic map(
      LOC => "SLICE_X11Y15",
      INIT => X"FFF5FFF5EFC5AF05"
    )
    port map (
      ADR3 => midma_address(1),
      ADR0 => midma_GND_15_o_clk_DFF_35_6584,
      ADR1 => micpu_TMP_reg_7_Index_Reg_7_add_24_OUT_1_0,
      ADR4 => N11,
      ADR5 => N79,
      ADR2 => micpu_current_state_2_PWR_78_o_Mux_170_o,
      O => address(1)
    );
  miram_contents_ram_24_7 : X_FF
    generic map(
      LOC => "SLICE_X11Y16",
      INIT => '0'
    )
    port map (
      CE => miram_n0860_inv,
      CLK => NlwBufferSignal_miram_contents_ram_24_7_CLK,
      I => NlwBufferSignal_miram_contents_ram_24_7_IN,
      O => miram_contents_ram_24(7),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_24_6 : X_FF
    generic map(
      LOC => "SLICE_X11Y16",
      INIT => '0'
    )
    port map (
      CE => miram_n0860_inv,
      CLK => NlwBufferSignal_miram_contents_ram_24_6_CLK,
      I => NlwBufferSignal_miram_contents_ram_24_6_IN,
      O => miram_contents_ram_24(6),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_24_5 : X_FF
    generic map(
      LOC => "SLICE_X11Y16",
      INIT => '0'
    )
    port map (
      CE => miram_n0860_inv,
      CLK => NlwBufferSignal_miram_contents_ram_24_5_CLK,
      I => NlwBufferSignal_miram_contents_ram_24_5_IN,
      O => miram_contents_ram_24(5),
      RST => GND,
      SET => GND
    );
  miram_mux4_133 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y16",
      INIT => X"FF55AA00E4E4E4E4"
    )
    port map (
      ADR1 => miram_contents_ram_56(4),
      ADR4 => miram_contents_ram_57(4),
      ADR3 => miram_contents_ram_59(4),
      ADR2 => miram_contents_ram_58(4),
      ADR0 => address_1_LogicTrst4,
      ADR5 => address_0_LogicTrst4,
      O => miram_mux4_133_7199
    );
  miram_contents_ram_24_4 : X_FF
    generic map(
      LOC => "SLICE_X11Y16",
      INIT => '0'
    )
    port map (
      CE => miram_n0860_inv,
      CLK => NlwBufferSignal_miram_contents_ram_24_4_CLK,
      I => NlwBufferSignal_miram_contents_ram_24_4_IN,
      O => miram_contents_ram_24(4),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_6_7 : X_FF
    generic map(
      LOC => "SLICE_X11Y17",
      INIT => '0'
    )
    port map (
      CE => miram_n0920_inv,
      CLK => NlwBufferSignal_miram_contents_ram_6_7_CLK,
      I => NlwBufferSignal_miram_contents_ram_6_7_IN,
      O => miram_contents_ram_6(7),
      RST => GND,
      SET => GND
    );
  miram_mux6_133 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y17",
      INIT => X"FC0CFC0CAFAFA0A0"
    )
    port map (
      ADR4 => miram_contents_ram_56(6),
      ADR0 => miram_contents_ram_57(6),
      ADR3 => miram_contents_ram_59(6),
      ADR1 => miram_contents_ram_58(6),
      ADR5 => address_1_LogicTrst_5_7068,
      ADR2 => address_0_LogicTrst4,
      O => miram_mux6_133_7726
    );
  miram_contents_ram_6_6 : X_FF
    generic map(
      LOC => "SLICE_X11Y17",
      INIT => '0'
    )
    port map (
      CE => miram_n0920_inv,
      CLK => NlwBufferSignal_miram_contents_ram_6_6_CLK,
      I => NlwBufferSignal_miram_contents_ram_6_6_IN,
      O => miram_contents_ram_6(6),
      RST => GND,
      SET => GND
    );
  miram_mux6_122 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y17",
      INIT => X"FF0FF000ACACACAC"
    )
    port map (
      ADR1 => miram_contents_ram_24(6),
      ADR0 => miram_contents_ram_25(6),
      ADR3 => miram_contents_ram_27(6),
      ADR4 => miram_contents_ram_26(6),
      ADR5 => address_1_LogicTrst_5_7068,
      ADR2 => address_0_LogicTrst4,
      O => miram_mux6_122_7265
    );
  miram_contents_ram_6_5 : X_FF
    generic map(
      LOC => "SLICE_X11Y17",
      INIT => '0'
    )
    port map (
      CE => miram_n0920_inv,
      CLK => NlwBufferSignal_miram_contents_ram_6_5_CLK,
      I => NlwBufferSignal_miram_contents_ram_6_5_IN,
      O => miram_contents_ram_6(5),
      RST => GND,
      SET => GND
    );
  miram_mux6_125 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y17",
      INIT => X"DDF5DDA088F588A0"
    )
    port map (
      ADR4 => miram_contents_ram_48(6),
      ADR1 => miram_contents_ram_51(6),
      ADR2 => miram_contents_ram_50(6),
      ADR5 => miram_contents_ram_49(6),
      ADR0 => address_1_LogicTrst2,
      ADR3 => address_0_LogicTrst2,
      O => miram_mux6_125_7727
    );
  miram_contents_ram_6_4 : X_FF
    generic map(
      LOC => "SLICE_X11Y17",
      INIT => '0'
    )
    port map (
      CE => miram_n0920_inv,
      CLK => NlwBufferSignal_miram_contents_ram_6_4_CLK,
      I => NlwBufferSignal_miram_contents_ram_6_4_IN,
      O => miram_contents_ram_6(4),
      RST => GND,
      SET => GND
    );
  miram_mux6_8 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y17",
      INIT => X"F7D5E6C4B391A280"
    )
    port map (
      ADR0 => address(3),
      ADR1 => address_2_LogicTrst_6933,
      ADR3 => miram_mux6_133_7726,
      ADR2 => miram_mux6_14_7304,
      ADR5 => miram_mux6_132_7292,
      ADR4 => miram_mux6_125_7727,
      O => miram_mux6_8_6988
    );
  miram_mux6_14 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y18",
      INIT => X"FAEE50EEFA445044"
    )
    port map (
      ADR1 => miram_contents_ram_60(6),
      ADR2 => miram_contents_ram_61(6),
      ADR4 => miram_contents_ram_63(6),
      ADR5 => miram_contents_ram_62(6),
      ADR0 => address_1_LogicTrst4,
      ADR3 => address_0_LogicTrst4,
      O => miram_mux6_14_7304
    );
  micpu_INS_reg_6 : X_FF
    generic map(
      LOC => "SLICE_X11Y18",
      INIT => '0'
    )
    port map (
      CE => micpu_n0554_inv_0,
      CLK => NlwBufferSignal_micpu_INS_reg_6_CLK,
      I => NlwBufferSignal_micpu_INS_reg_6_IN,
      O => micpu_INS_reg(6),
      RST => GND,
      SET => GND
    );
  miram_mux7_11 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y18",
      INIT => X"F0AAF0AACCFFCC00"
    )
    port map (
      ADR4 => miram_contents_ram_4(7),
      ADR1 => miram_contents_ram_5(7),
      ADR2 => miram_contents_ram_7(7),
      ADR0 => miram_contents_ram_6(7),
      ADR5 => address(1),
      ADR3 => address(0),
      O => miram_mux7_11_7576
    );
  miram_contents_ram_30_7 : X_FF
    generic map(
      LOC => "SLICE_X11Y19",
      INIT => '0'
    )
    port map (
      CE => miram_n0824_inv,
      CLK => NlwBufferSignal_miram_contents_ram_30_7_CLK,
      I => NlwBufferSignal_miram_contents_ram_30_7_IN,
      O => miram_contents_ram_30(7),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_30_6 : X_FF
    generic map(
      LOC => "SLICE_X11Y19",
      INIT => '0'
    )
    port map (
      CE => miram_n0824_inv,
      CLK => NlwBufferSignal_miram_contents_ram_30_6_CLK,
      I => NlwBufferSignal_miram_contents_ram_30_6_IN,
      O => miram_contents_ram_30(6),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_30_5 : X_FF
    generic map(
      LOC => "SLICE_X11Y19",
      INIT => '0'
    )
    port map (
      CE => miram_n0824_inv,
      CLK => NlwBufferSignal_miram_contents_ram_30_5_CLK,
      I => NlwBufferSignal_miram_contents_ram_30_5_IN,
      O => miram_contents_ram_30(5),
      RST => GND,
      SET => GND
    );
  miram_n0598_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y19",
      INIT => X"0000000020000000"
    )
    port map (
      ADR1 => miram_GND_71_o_address_7_LessThan_1_o,
      ADR5 => address(4),
      ADR2 => miram_address_temp2_5_Q,
      ADR4 => miram_address_temp2_1_Q,
      ADR0 => address(2),
      ADR3 => N15,
      O => miram_n0598_inv
    );
  miram_contents_ram_30_4 : X_FF
    generic map(
      LOC => "SLICE_X11Y19",
      INIT => '0'
    )
    port map (
      CE => miram_n0824_inv,
      CLK => NlwBufferSignal_miram_contents_ram_30_4_CLK,
      I => NlwBufferSignal_miram_contents_ram_30_4_IN,
      O => miram_contents_ram_30(4),
      RST => GND,
      SET => GND
    );
  miram_mux4_11 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y19",
      INIT => X"F5A0F5A0EEEE4444"
    )
    port map (
      ADR1 => miram_contents_ram_4(4),
      ADR4 => miram_contents_ram_5(4),
      ADR2 => miram_contents_ram_7(4),
      ADR3 => miram_contents_ram_6(4),
      ADR0 => address_0_LogicTrst_7035,
      ADR5 => address_1_LogicTrst_7055,
      O => miram_mux4_11_7523
    );
  miram_contents_ram_11_7 : X_FF
    generic map(
      LOC => "SLICE_X11Y20",
      INIT => '0'
    )
    port map (
      CE => miram_n0890_inv,
      CLK => NlwBufferSignal_miram_contents_ram_11_7_CLK,
      I => NlwBufferSignal_miram_contents_ram_11_7_IN,
      O => miram_contents_ram_11(7),
      RST => GND,
      SET => GND
    );
  miram_mux6_12 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y20",
      INIT => X"FB3BCB0BF838C808"
    )
    port map (
      ADR5 => miram_contents_ram_12(6),
      ADR4 => miram_contents_ram_13(6),
      ADR3 => miram_contents_ram_15(6),
      ADR0 => miram_contents_ram_14(6),
      ADR1 => address_1_LogicTrst2,
      ADR2 => address_0_LogicTrst2,
      O => miram_mux6_12_7729
    );
  miram_contents_ram_11_6 : X_FF
    generic map(
      LOC => "SLICE_X11Y20",
      INIT => '0'
    )
    port map (
      CE => miram_n0890_inv,
      CLK => NlwBufferSignal_miram_contents_ram_11_6_CLK,
      I => NlwBufferSignal_miram_contents_ram_11_6_IN,
      O => miram_contents_ram_11(6),
      RST => GND,
      SET => GND
    );
  miram_mux6_111 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y20",
      INIT => X"FDAD5D0DF8A85808"
    )
    port map (
      ADR5 => miram_contents_ram_8(6),
      ADR3 => miram_contents_ram_9(6),
      ADR1 => miram_contents_ram_10(6),
      ADR4 => miram_contents_ram_11(6),
      ADR0 => address_1_LogicTrst2,
      ADR2 => address_0_LogicTrst2,
      O => miram_mux6_111_7728
    );
  miram_contents_ram_11_5 : X_FF
    generic map(
      LOC => "SLICE_X11Y20",
      INIT => '0'
    )
    port map (
      CE => miram_n0890_inv,
      CLK => NlwBufferSignal_miram_contents_ram_11_5_CLK,
      I => NlwBufferSignal_miram_contents_ram_11_5_IN,
      O => miram_contents_ram_11(5),
      RST => GND,
      SET => GND
    );
  miram_mux6_10 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y20",
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      ADR0 => miram_contents_ram_0(6),
      ADR1 => miram_contents_ram_1(6),
      ADR2 => miram_contents_ram_3(6),
      ADR3 => miram_contents_ram_2(6),
      ADR4 => address_0_LogicTrst_7035,
      ADR5 => address_1_LogicTrst_7055,
      O => miram_mux6_10_7730
    );
  miram_contents_ram_11_4 : X_FF
    generic map(
      LOC => "SLICE_X11Y20",
      INIT => '0'
    )
    port map (
      CE => miram_n0890_inv,
      CLK => NlwBufferSignal_miram_contents_ram_11_4_CLK,
      I => NlwBufferSignal_miram_contents_ram_11_4_IN,
      O => miram_contents_ram_11(4),
      RST => GND,
      SET => GND
    );
  miram_mux6_6 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y20",
      INIT => X"F0AAF0AACCFFCC00"
    )
    port map (
      ADR3 => address(3),
      ADR5 => address_2_LogicTrst_6933,
      ADR1 => miram_mux6_111_7728,
      ADR2 => miram_mux6_12_7729,
      ADR0 => miram_mux6_11_7561,
      ADR4 => miram_mux6_10_7730,
      O => miram_mux6_6_6990
    );
  miram_contents_ram_2_7 : X_FF
    generic map(
      LOC => "SLICE_X11Y21",
      INIT => '0'
    )
    port map (
      CE => miram_n0674_inv,
      CLK => NlwBufferSignal_miram_contents_ram_2_7_CLK,
      I => NlwBufferSignal_miram_contents_ram_2_7_IN,
      O => miram_contents_ram_2(7),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_2_6 : X_FF
    generic map(
      LOC => "SLICE_X11Y21",
      INIT => '0'
    )
    port map (
      CE => miram_n0674_inv,
      CLK => NlwBufferSignal_miram_contents_ram_2_6_CLK,
      I => NlwBufferSignal_miram_contents_ram_2_6_IN,
      O => miram_contents_ram_2(6),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_2_5 : X_FF
    generic map(
      LOC => "SLICE_X11Y21",
      INIT => '0'
    )
    port map (
      CE => miram_n0674_inv,
      CLK => NlwBufferSignal_miram_contents_ram_2_5_CLK,
      I => NlwBufferSignal_miram_contents_ram_2_5_IN,
      O => miram_contents_ram_2(5),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_2_4 : X_FF
    generic map(
      LOC => "SLICE_X11Y21",
      INIT => '0'
    )
    port map (
      CE => miram_n0674_inv,
      CLK => NlwBufferSignal_miram_contents_ram_2_4_CLK,
      I => NlwBufferSignal_miram_contents_ram_2_4_IN,
      O => miram_contents_ram_2(4),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X12Y0",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_CLK,
      I => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_IN,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_6993,
      RST => GND,
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X12Y0",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_CLK,
      I => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_IN,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_6607,
      RST => GND,
      SET => GND
    );
  mialu_reset_inv1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y0",
      INIT => X"3333333333333333"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR1 => Reset_IBUF_0,
      O => RS232_PHY_Receiver_reset_inv
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X12Y2",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_CLK,
      I => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_IN,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_7652,
      RST => GND,
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X12Y2",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_CLK,
      I => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_IN,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_6610,
      RST => GND,
      SET => GND
    );
  midma_address_7_midma_address_7_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => midma_current_state_FSM_FFd4_In22_f7_2258,
      O => midma_current_state_FSM_FFd4_In22_f7_0
    );
  midma_current_state_FSM_FFd4_In22_f7 : X_MUX2
    generic map(
      LOC => "SLICE_X12Y9"
    )
    port map (
      IA => midma_current_state_FSM_FFd4_In221_2259,
      IB => midma_current_state_FSM_FFd4_In22,
      O => midma_current_state_FSM_FFd4_In22_f7_2258,
      SEL => midma_current_state_FSM_FFd4_6578
    );
  midma_current_state_FSM_FFd4_In222 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y9",
      INIT => X"CCCCCCCC00220000"
    )
    port map (
      ADR2 => '1',
      ADR5 => midma_current_state_FSM_FFd3_6579,
      ADR1 => midma_current_state_FSM_FFd2_6580,
      ADR4 => micpu_current_state_FSM_FFd1_6615,
      ADR0 => micpu_current_state_FSM_FFd2_6617,
      ADR3 => midma_current_state_FSM_FFd1_6577,
      O => midma_current_state_FSM_FFd4_In221_2259
    );
  midma_current_state_FSM_FFd4_In221 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y9",
      INIT => X"5000500000000000"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR3 => micpu_current_state_FSM_FFd3_6616,
      ADR2 => micpu_current_state_FSM_FFd1_6615,
      ADR0 => midma_current_state_FSM_FFd3_6579,
      ADR5 => midma_current_state_FSM_FFd2_6580,
      O => midma_current_state_FSM_FFd4_In22
    );
  midma_address_7 : X_FF
    generic map(
      LOC => "SLICE_X12Y9",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_midma_address_7_CLK,
      I => midma_n0277(7),
      O => midma_address(7),
      RST => GND,
      SET => GND
    );
  midma_Mmux_n027781 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y9",
      INIT => X"0000005000000000"
    )
    port map (
      ADR1 => '1',
      ADR5 => midma_current_state_FSM_FFd3_6579,
      ADR4 => midma_current_state_FSM_FFd1_6577,
      ADR3 => midma_current_state_FSM_FFd4_6578,
      ADR0 => midma_current_state_FSM_FFd2_6580,
      ADR2 => address(7),
      O => midma_n0277(7)
    );
  midma_address_6 : X_FF
    generic map(
      LOC => "SLICE_X12Y9",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_midma_address_6_CLK,
      I => midma_n0277(6),
      O => midma_address(6),
      RST => GND,
      SET => GND
    );
  midma_Mmux_n027771 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y9",
      INIT => X"0004000400000000"
    )
    port map (
      ADR4 => '1',
      ADR1 => midma_current_state_FSM_FFd3_6579,
      ADR2 => midma_current_state_FSM_FFd1_6577,
      ADR0 => midma_current_state_FSM_FFd4_6578,
      ADR3 => midma_current_state_FSM_FFd2_6580,
      ADR5 => address(6),
      O => midma_n0277(6)
    );
  micpu_TMP_reg_6_micpu_TMP_reg_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ROM_Data_6_pack_20,
      O => ROM_Data(6)
    );
  mirom_Mram_n068012_f8 : X_MUX2
    generic map(
      LOC => "SLICE_X12Y10"
    )
    port map (
      IA => mirom_Mram_n068012_f71,
      IB => mirom_Mram_n068012_f7_2291,
      O => ROM_Data_6_pack_20,
      SEL => micpu_PC_reg(7)
    );
  mirom_Mram_n068012_f7_0 : X_MUX2
    generic map(
      LOC => "SLICE_X12Y10"
    )
    port map (
      IA => mirom_Mram_n0680123_2288,
      IB => mirom_Mram_n0680122_2298,
      O => mirom_Mram_n068012_f71,
      SEL => micpu_PC_reg(6)
    );
  mirom_Mram_n068012_f7 : X_MUX2
    generic map(
      LOC => "SLICE_X12Y10"
    )
    port map (
      IA => mirom_Mram_n0680121_2314,
      IB => mirom_Mram_n068012_2319,
      O => mirom_Mram_n068012_f7_2291,
      SEL => micpu_PC_reg(6)
    );
  micpu_TMP_reg_6 : X_FF
    generic map(
      LOC => "SLICE_X12Y10",
      INIT => '0'
    )
    port map (
      CE => micpu_n0566_inv,
      CLK => NlwBufferSignal_micpu_TMP_reg_6_CLK,
      I => NlwBufferSignal_micpu_TMP_reg_6_IN,
      O => micpu_TMP_reg(6),
      RST => GND,
      SET => GND
    );
  mirom_Mram_n0680123 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y10",
      INIT => X"98090133C5608E44"
    )
    port map (
      ADR5 => micpu_PC_reg(5),
      ADR1 => micpu_PC_reg(4),
      ADR0 => micpu_PC_reg(2),
      ADR2 => micpu_PC_reg(3),
      ADR3 => micpu_PC_reg(0),
      ADR4 => micpu_PC_reg(1),
      O => mirom_Mram_n0680123_2288
    );
  mirom_Mram_n0680122 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y10",
      INIT => X"144A460010843881"
    )
    port map (
      ADR2 => micpu_PC_reg(0),
      ADR3 => micpu_PC_reg(1),
      ADR5 => micpu_PC_reg(4),
      ADR1 => micpu_PC_reg(2),
      ADR0 => micpu_PC_reg(3),
      ADR4 => micpu_PC_reg(5),
      O => mirom_Mram_n0680122_2298
    );
  mirom_Mram_n0680121 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y10",
      INIT => X"44A6040981045066"
    )
    port map (
      ADR0 => micpu_PC_reg(4),
      ADR1 => micpu_PC_reg(0),
      ADR5 => micpu_PC_reg(3),
      ADR4 => micpu_PC_reg(1),
      ADR2 => micpu_PC_reg(5),
      ADR3 => micpu_PC_reg(2),
      O => mirom_Mram_n0680121_2314
    );
  mirom_Mram_n068012 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y10",
      INIT => X"00A8009800000001"
    )
    port map (
      ADR3 => micpu_PC_reg(5),
      ADR5 => micpu_PC_reg(4),
      ADR0 => micpu_PC_reg(1),
      ADR1 => micpu_PC_reg(0),
      ADR2 => micpu_PC_reg(2),
      ADR4 => micpu_PC_reg(3),
      O => mirom_Mram_n068012_2319
    );
  miram_contents_ram_54_3 : X_FF
    generic map(
      LOC => "SLICE_X12Y11",
      INIT => '0'
    )
    port map (
      CE => miram_n0740_inv,
      CLK => NlwBufferSignal_miram_contents_ram_54_3_CLK,
      I => NlwBufferSignal_miram_contents_ram_54_3_IN,
      O => miram_contents_ram_54(3),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_54_2 : X_FF
    generic map(
      LOC => "SLICE_X12Y11",
      INIT => '0'
    )
    port map (
      CE => miram_n0740_inv,
      CLK => NlwBufferSignal_miram_contents_ram_54_2_CLK,
      I => NlwBufferSignal_miram_contents_ram_54_2_IN,
      O => miram_contents_ram_54(2),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_54_1 : X_FF
    generic map(
      LOC => "SLICE_X12Y11",
      INIT => '0'
    )
    port map (
      CE => miram_n0740_inv,
      CLK => NlwBufferSignal_miram_contents_ram_54_1_CLK,
      I => NlwBufferSignal_miram_contents_ram_54_1_IN,
      O => miram_contents_ram_54(1),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_54_0 : X_FF
    generic map(
      LOC => "SLICE_X12Y11",
      INIT => '0'
    )
    port map (
      CE => miram_n0740_inv,
      CLK => NlwBufferSignal_miram_contents_ram_54_0_CLK,
      I => NlwBufferSignal_miram_contents_ram_54_0_IN,
      O => miram_contents_ram_54(0),
      RST => GND,
      SET => GND
    );
  miram_mux2_132 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y11",
      INIT => X"F3C0F3C0EEEE2222"
    )
    port map (
      ADR0 => miram_contents_ram_52(2),
      ADR4 => miram_contents_ram_53(2),
      ADR2 => miram_contents_ram_55(2),
      ADR3 => miram_contents_ram_54(2),
      ADR1 => address_0_LogicTrst3,
      ADR5 => address_1_LogicTrst3,
      O => miram_mux2_132_7093
    );
  miram_contents_ram_19_3 : X_FF
    generic map(
      LOC => "SLICE_X12Y12",
      INIT => '0'
    )
    port map (
      CE => miram_n0646_inv,
      CLK => NlwBufferSignal_miram_contents_ram_19_3_CLK,
      I => NlwBufferSignal_miram_contents_ram_19_3_IN,
      O => miram_contents_ram_19(3),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_mux2_124 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y12",
      INIT => X"CCF0FFAACCF000AA"
    )
    port map (
      ADR0 => miram_contents_ram_40(2),
      ADR2 => miram_contents_ram_41(2),
      ADR1 => miram_contents_ram_43(2),
      ADR5 => miram_contents_ram_42(2),
      ADR4 => address_0_LogicTrst3,
      ADR3 => address_1_LogicTrst3,
      O => miram_mux2_124_7084
    );
  miram_contents_ram_19_2 : X_FF
    generic map(
      LOC => "SLICE_X12Y12",
      INIT => '0'
    )
    port map (
      CE => miram_n0646_inv,
      CLK => NlwBufferSignal_miram_contents_ram_19_2_CLK,
      I => NlwBufferSignal_miram_contents_ram_19_2_IN,
      O => miram_contents_ram_19(2),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_mux1_121 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y12",
      INIT => X"FF0FF000ACACACAC"
    )
    port map (
      ADR1 => miram_contents_ram_20(1),
      ADR4 => miram_contents_ram_21(1),
      ADR3 => miram_contents_ram_23(1),
      ADR0 => miram_contents_ram_22(1),
      ADR2 => address_1_LogicTrst2,
      ADR5 => address_0_LogicTrst2,
      O => miram_mux1_121_7023
    );
  miram_contents_ram_19_1 : X_FF
    generic map(
      LOC => "SLICE_X12Y12",
      INIT => '0'
    )
    port map (
      CE => miram_n0646_inv,
      CLK => NlwBufferSignal_miram_contents_ram_19_1_CLK,
      I => NlwBufferSignal_miram_contents_ram_19_1_IN,
      O => miram_contents_ram_19(1),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_mux1_13 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y12",
      INIT => X"FF33CC00E2E2E2E2"
    )
    port map (
      ADR0 => miram_contents_ram_28(1),
      ADR4 => miram_contents_ram_29(1),
      ADR3 => miram_contents_ram_31(1),
      ADR2 => miram_contents_ram_30(1),
      ADR1 => address_1_LogicTrst_5_7068,
      ADR5 => address_0_LogicTrst3,
      O => miram_mux1_13_7022
    );
  miram_contents_ram_19_0 : X_FF
    generic map(
      LOC => "SLICE_X12Y12",
      INIT => '0'
    )
    port map (
      CE => miram_n0646_inv,
      CLK => NlwBufferSignal_miram_contents_ram_19_0_CLK,
      I => NlwBufferSignal_miram_contents_ram_19_0_IN,
      O => miram_contents_ram_19(0),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  address_0_LogicTrst_4 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y12",
      INIT => X"FFEFF3A3EFEFA3A3"
    )
    port map (
      ADR4 => midma_address(0),
      ADR1 => midma_GND_15_o_clk_DFF_35_6584,
      ADR3 => micpu_TMP_reg_7_Index_Reg_7_add_24_OUT_0_0,
      ADR5 => N11,
      ADR2 => micpu_Mmux_current_state_2_PWR_78_o_Mux_170_o1_6936,
      ADR0 => N81,
      O => address_0_LogicTrst3
    );
  miram_contents_ram_61_2_miram_contents_ram_61_2_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => N281,
      O => N281_0
    );
  address_6_LogicTrst_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y13",
      INIT => X"AAAA0000AAAA0000"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => micpu_TMP_reg(6),
      ADR4 => N2,
      O => N94
    );
  miram_contents_ram_61_2 : X_FF
    generic map(
      LOC => "SLICE_X12Y13",
      INIT => '0'
    )
    port map (
      CE => miram_n0698_inv,
      CLK => NlwBufferSignal_miram_contents_ram_61_2_CLK,
      I => NlwBufferSignal_miram_contents_ram_61_2_IN,
      O => miram_contents_ram_61(2),
      RST => GND,
      SET => GND
    );
  miram_Mmux_address_temp11 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y13",
      INIT => X"EEEE0000EEEE0000"
    )
    port map (
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => address(0),
      ADR0 => address(6),
      ADR1 => address(7),
      ADR5 => '1',
      O => miram_address_temp(0)
    );
  miram_n0594_inv_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y13",
      INIT => X"FFFFEEFF"
    )
    port map (
      ADR2 => '1',
      ADR3 => address(3),
      ADR4 => address(0),
      ADR0 => address(6),
      ADR1 => address(7),
      O => N281
    );
  miram_contents_ram_61_1 : X_FF
    generic map(
      LOC => "SLICE_X12Y13",
      INIT => '0'
    )
    port map (
      CE => miram_n0698_inv,
      CLK => NlwBufferSignal_miram_contents_ram_61_1_CLK,
      I => NlwBufferSignal_miram_contents_ram_61_1_IN,
      O => miram_contents_ram_61(1),
      RST => GND,
      SET => GND
    );
  miram_Mmux_address_temp221 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y13",
      INIT => X"000000000F0F0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => address(1),
      ADR2 => address(7),
      ADR5 => address(6),
      O => miram_address_temp2_1_Q
    );
  miram_contents_ram_61_0 : X_FF
    generic map(
      LOC => "SLICE_X12Y13",
      INIT => '0'
    )
    port map (
      CE => miram_n0698_inv,
      CLK => NlwBufferSignal_miram_contents_ram_61_0_CLK,
      I => NlwBufferSignal_miram_contents_ram_61_0_IN,
      O => miram_contents_ram_61(0),
      RST => GND,
      SET => GND
    );
  address_6_LogicTrst : X_LUT6
    generic map(
      LOC => "SLICE_X12Y13",
      INIT => X"FFFFF888DDDDDDDD"
    )
    port map (
      ADR1 => midma_address(6),
      ADR0 => midma_GND_15_o_clk_DFF_35_6584,
      ADR2 => micpu_TMP_reg_7_Index_Reg_7_add_24_OUT_6_0,
      ADR3 => N11,
      ADR4 => N94,
      ADR5 => micpu_current_state_2_PWR_78_o_Mux_170_o,
      O => address(6)
    );
  miram_contents_ram_58_7_miram_contents_ram_58_7_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => micpu_TMP_reg_7_Index_Reg_7_add_24_OUT_3_Q,
      O => micpu_TMP_reg_7_Index_Reg_7_add_24_OUT_3_0
    );
  miram_contents_ram_58_7_miram_contents_ram_58_7_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => micpu_TMP_reg_7_Index_Reg_7_add_24_OUT_2_Q,
      O => micpu_TMP_reg_7_Index_Reg_7_add_24_OUT_2_0
    );
  miram_contents_ram_58_7_miram_contents_ram_58_7_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => micpu_TMP_reg_7_Index_Reg_7_add_24_OUT_1_Q,
      O => micpu_TMP_reg_7_Index_Reg_7_add_24_OUT_1_0
    );
  miram_contents_ram_58_7_miram_contents_ram_58_7_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => micpu_TMP_reg_7_Index_Reg_7_add_24_OUT_0_Q,
      O => micpu_TMP_reg_7_Index_Reg_7_add_24_OUT_0_0
    );
  miram_contents_ram_58_7 : X_FF
    generic map(
      LOC => "SLICE_X12Y14",
      INIT => '0'
    )
    port map (
      CE => miram_n0716_inv,
      CLK => NlwBufferSignal_miram_contents_ram_58_7_CLK,
      I => databus_7_rt_2435,
      O => miram_contents_ram_58(7),
      RST => GND,
      SET => GND
    );
  micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y14",
      INIT => X"55AA55AA55AA55AA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mialu_index(3),
      ADR0 => micpu_TMP_reg(3),
      ADR5 => '1',
      O => micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_lut_3_Q_2430
    );
  databus_7_rt : X_LUT5
    generic map(
      LOC => "SLICE_X12Y14",
      INIT => X"F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => databus(7),
      ADR3 => '1',
      ADR4 => '1',
      O => databus_7_rt_2435
    );
  ProtoComp283_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X12Y14"
    )
    port map (
      O => ProtoComp283_CYINITGND_0
    );
  miram_contents_ram_58_6 : X_FF
    generic map(
      LOC => "SLICE_X12Y14",
      INIT => '0'
    )
    port map (
      CE => miram_n0716_inv,
      CLK => NlwBufferSignal_miram_contents_ram_58_6_CLK,
      I => databus_6_rt_2418,
      O => miram_contents_ram_58(6),
      RST => GND,
      SET => GND
    );
  micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y14"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp283_CYINITGND_0,
      CO(3) => micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_cy_3_Q_6769,
      CO(2) => NLW_micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_cy_3_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_cy_3_DI_3_Q,
      DI(2) => NlwBufferSignal_micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_cy_3_DI_2_Q,
      DI(1) => NlwBufferSignal_micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_cy_3_DI_1_Q,
      DI(0) => NlwBufferSignal_micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_cy_3_DI_0_Q,
      O(3) => micpu_TMP_reg_7_Index_Reg_7_add_24_OUT_3_Q,
      O(2) => micpu_TMP_reg_7_Index_Reg_7_add_24_OUT_2_Q,
      O(1) => micpu_TMP_reg_7_Index_Reg_7_add_24_OUT_1_Q,
      O(0) => micpu_TMP_reg_7_Index_Reg_7_add_24_OUT_0_Q,
      S(3) => micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_lut_3_Q_2430,
      S(2) => micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_lut_2_Q_2413,
      S(1) => micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_lut_1_Q_2437,
      S(0) => micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_lut_0_Q_2420
    );
  micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y14",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mialu_index(2),
      ADR1 => micpu_TMP_reg(2),
      ADR5 => '1',
      O => micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_lut_2_Q_2413
    );
  databus_6_rt : X_LUT5
    generic map(
      LOC => "SLICE_X12Y14",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => databus(6),
      ADR3 => '1',
      ADR2 => '1',
      O => databus_6_rt_2418
    );
  miram_contents_ram_58_5 : X_FF
    generic map(
      LOC => "SLICE_X12Y14",
      INIT => '0'
    )
    port map (
      CE => miram_n0716_inv,
      CLK => NlwBufferSignal_miram_contents_ram_58_5_CLK,
      I => databus_5_rt_2440,
      O => miram_contents_ram_58(5),
      RST => GND,
      SET => GND
    );
  micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y14",
      INIT => X"6666666666666666"
    )
    port map (
      ADR3 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR0 => mialu_index(1),
      ADR1 => micpu_TMP_reg(1),
      ADR5 => '1',
      O => micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_lut_1_Q_2437
    );
  databus_5_rt : X_LUT5
    generic map(
      LOC => "SLICE_X12Y14",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => databus(5),
      ADR3 => '1',
      ADR2 => '1',
      O => databus_5_rt_2440
    );
  miram_contents_ram_58_4 : X_FF
    generic map(
      LOC => "SLICE_X12Y14",
      INIT => '0'
    )
    port map (
      CE => miram_n0716_inv,
      CLK => NlwBufferSignal_miram_contents_ram_58_4_CLK,
      I => databus_4_rt_2419,
      O => miram_contents_ram_58(4),
      RST => GND,
      SET => GND
    );
  micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y14",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => mialu_index(0),
      ADR4 => micpu_TMP_reg(0),
      ADR5 => '1',
      O => micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_lut_0_Q_2420
    );
  databus_4_rt : X_LUT5
    generic map(
      LOC => "SLICE_X12Y14",
      INIT => X"AAAAAAAA"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => databus(4),
      ADR3 => '1',
      ADR4 => '1',
      O => databus_4_rt_2419
    );
  miram_contents_ram_55_7_miram_contents_ram_55_7_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => micpu_TMP_reg_7_Index_Reg_7_add_24_OUT_7_Q,
      O => micpu_TMP_reg_7_Index_Reg_7_add_24_OUT_7_0
    );
  miram_contents_ram_55_7_miram_contents_ram_55_7_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => micpu_TMP_reg_7_Index_Reg_7_add_24_OUT_6_Q,
      O => micpu_TMP_reg_7_Index_Reg_7_add_24_OUT_6_0
    );
  miram_contents_ram_55_7_miram_contents_ram_55_7_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => micpu_TMP_reg_7_Index_Reg_7_add_24_OUT_5_Q,
      O => micpu_TMP_reg_7_Index_Reg_7_add_24_OUT_5_0
    );
  miram_contents_ram_55_7_miram_contents_ram_55_7_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => micpu_TMP_reg_7_Index_Reg_7_add_24_OUT_4_Q,
      O => micpu_TMP_reg_7_Index_Reg_7_add_24_OUT_4_0
    );
  miram_contents_ram_55_7 : X_FF
    generic map(
      LOC => "SLICE_X12Y15",
      INIT => '0'
    )
    port map (
      CE => miram_n0734_inv,
      CLK => NlwBufferSignal_miram_contents_ram_55_7_CLK,
      I => NlwBufferSignal_miram_contents_ram_55_7_IN,
      O => miram_contents_ram_55(7),
      RST => GND,
      SET => GND
    );
  micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y15",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mialu_index(7),
      ADR5 => micpu_TMP_reg(7),
      O => micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_lut_7_Q_2456
    );
  miram_contents_ram_55_6 : X_FF
    generic map(
      LOC => "SLICE_X12Y15",
      INIT => '0'
    )
    port map (
      CE => miram_n0734_inv,
      CLK => NlwBufferSignal_miram_contents_ram_55_6_CLK,
      I => miram_contents_ram_55_7_databus_6_rt_2469,
      O => miram_contents_ram_55(6),
      RST => GND,
      SET => GND
    );
  micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_xor_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y15"
    )
    port map (
      CI => micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_cy_3_Q_6769,
      CYINIT => '0',
      CO(3) => NLW_micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_xor_7_CO_3_UNCONNECTED,
      CO(2) => NLW_micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_xor_7_CO_2_UNCONNECTED,
      CO(1) => NLW_micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_xor_7_CO_1_UNCONNECTED,
      CO(0) => NLW_micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_xor_7_CO_0_UNCONNECTED,
      DI(3) => NLW_micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_xor_7_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_xor_7_DI_2_Q,
      DI(1) => NlwBufferSignal_micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_xor_7_DI_1_Q,
      DI(0) => NlwBufferSignal_micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_xor_7_DI_0_Q,
      O(3) => micpu_TMP_reg_7_Index_Reg_7_add_24_OUT_7_Q,
      O(2) => micpu_TMP_reg_7_Index_Reg_7_add_24_OUT_6_Q,
      O(1) => micpu_TMP_reg_7_Index_Reg_7_add_24_OUT_5_Q,
      O(0) => micpu_TMP_reg_7_Index_Reg_7_add_24_OUT_4_Q,
      S(3) => micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_lut_7_Q_2456,
      S(2) => micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_lut_6_Q_2464,
      S(1) => micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_lut_5_Q_2471,
      S(0) => micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_lut_4_Q_2476
    );
  micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y15",
      INIT => X"55AA55AA55AA55AA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mialu_index(6),
      ADR0 => micpu_TMP_reg(6),
      ADR5 => '1',
      O => micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_lut_6_Q_2464
    );
  miram_contents_ram_55_7_databus_6_rt : X_LUT5
    generic map(
      LOC => "SLICE_X12Y15",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => databus(6),
      ADR3 => '1',
      ADR2 => '1',
      O => miram_contents_ram_55_7_databus_6_rt_2469
    );
  miram_contents_ram_55_5 : X_FF
    generic map(
      LOC => "SLICE_X12Y15",
      INIT => '0'
    )
    port map (
      CE => miram_n0734_inv,
      CLK => NlwBufferSignal_miram_contents_ram_55_5_CLK,
      I => miram_contents_ram_55_7_databus_5_rt_2470,
      O => miram_contents_ram_55(5),
      RST => GND,
      SET => GND
    );
  micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y15",
      INIT => X"33CC33CC33CC33CC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => mialu_index(5),
      ADR3 => micpu_TMP_reg(5),
      ADR5 => '1',
      O => micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_lut_5_Q_2471
    );
  miram_contents_ram_55_7_databus_5_rt : X_LUT5
    generic map(
      LOC => "SLICE_X12Y15",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => databus(5),
      ADR3 => '1',
      ADR2 => '1',
      O => miram_contents_ram_55_7_databus_5_rt_2470
    );
  miram_contents_ram_55_4 : X_FF
    generic map(
      LOC => "SLICE_X12Y15",
      INIT => '0'
    )
    port map (
      CE => miram_n0734_inv,
      CLK => NlwBufferSignal_miram_contents_ram_55_4_CLK,
      I => miram_contents_ram_55_7_databus_4_rt_2451,
      O => miram_contents_ram_55(4),
      RST => GND,
      SET => GND
    );
  micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y15",
      INIT => X"00FFFF0000FFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => mialu_index(4),
      ADR3 => micpu_TMP_reg(4),
      ADR5 => '1',
      O => micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_lut_4_Q_2476
    );
  miram_contents_ram_55_7_databus_4_rt : X_LUT5
    generic map(
      LOC => "SLICE_X12Y15",
      INIT => X"CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => databus(4),
      ADR3 => '1',
      ADR4 => '1',
      O => miram_contents_ram_55_7_databus_4_rt_2451
    );
  micpu_INS_reg_1_micpu_INS_reg_1_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ROM_Data_1_pack_20,
      O => ROM_Data(1)
    );
  mirom_Mram_n06802_f8 : X_MUX2
    generic map(
      LOC => "SLICE_X12Y16"
    )
    port map (
      IA => mirom_Mram_n06802_f71,
      IB => mirom_Mram_n06802_f7_2495,
      O => ROM_Data_1_pack_20,
      SEL => micpu_PC_reg(7)
    );
  mirom_Mram_n06802_f7_0 : X_MUX2
    generic map(
      LOC => "SLICE_X12Y16"
    )
    port map (
      IA => mirom_Mram_n068024_2497,
      IB => mirom_Mram_n068023_2491,
      O => mirom_Mram_n06802_f71,
      SEL => micpu_PC_reg(6)
    );
  mirom_Mram_n06802_f7 : X_MUX2
    generic map(
      LOC => "SLICE_X12Y16"
    )
    port map (
      IA => mirom_Mram_n068022_2511,
      IB => mirom_Mram_n068021_2517,
      O => mirom_Mram_n06802_f7_2495,
      SEL => micpu_PC_reg(6)
    );
  micpu_INS_reg_1 : X_FF
    generic map(
      LOC => "SLICE_X12Y16",
      INIT => '0'
    )
    port map (
      CE => micpu_n0554_inv_0,
      CLK => NlwBufferSignal_micpu_INS_reg_1_CLK,
      I => NlwBufferSignal_micpu_INS_reg_1_IN,
      O => micpu_INS_reg(1),
      RST => GND,
      SET => GND
    );
  mirom_Mram_n068024 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y16",
      INIT => X"354F404229E2171A"
    )
    port map (
      ADR4 => micpu_PC_reg(4),
      ADR3 => micpu_PC_reg(1),
      ADR1 => micpu_PC_reg(3),
      ADR0 => micpu_PC_reg(5),
      ADR5 => micpu_PC_reg(2),
      ADR2 => micpu_PC_reg(0),
      O => mirom_Mram_n068024_2497
    );
  mirom_Mram_n068023 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y16",
      INIT => X"6391282D23DDB1C9"
    )
    port map (
      ADR3 => micpu_PC_reg(4),
      ADR1 => micpu_PC_reg(3),
      ADR0 => micpu_PC_reg(1),
      ADR4 => micpu_PC_reg(5),
      ADR2 => micpu_PC_reg(0),
      ADR5 => micpu_PC_reg(2),
      O => mirom_Mram_n068023_2491
    );
  mirom_Mram_n068022 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y16",
      INIT => X"8C4001F017198969"
    )
    port map (
      ADR0 => micpu_PC_reg(2),
      ADR5 => micpu_PC_reg(5),
      ADR4 => micpu_PC_reg(1),
      ADR3 => micpu_PC_reg(4),
      ADR2 => micpu_PC_reg(3),
      ADR1 => micpu_PC_reg(0),
      O => mirom_Mram_n068022_2511
    );
  mirom_Mram_n068021 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y16",
      INIT => X"0000158400001106"
    )
    port map (
      ADR4 => micpu_PC_reg(5),
      ADR3 => micpu_PC_reg(2),
      ADR0 => micpu_PC_reg(4),
      ADR5 => micpu_PC_reg(0),
      ADR2 => micpu_PC_reg(3),
      ADR1 => micpu_PC_reg(1),
      O => mirom_Mram_n068021_2517
    );
  mialu_index_6 : X_FF
    generic map(
      LOC => "SLICE_X12Y17",
      INIT => '0'
    )
    port map (
      CE => mialu_n0195_inv,
      CLK => NlwBufferSignal_mialu_index_6_CLK,
      I => mialu_n0180(1),
      O => mialu_index(6),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  mialu_Mmux_n018021 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y17",
      INIT => X"CCCCFFFFCCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => mialu_acc(6),
      ADR4 => Alu_op(0),
      ADR5 => databus(6),
      O => mialu_n0180(1)
    );
  mialu_index_5 : X_FF
    generic map(
      LOC => "SLICE_X12Y17",
      INIT => '0'
    )
    port map (
      CE => mialu_n0195_inv,
      CLK => NlwBufferSignal_mialu_index_5_CLK,
      I => mialu_n0180(2),
      O => mialu_index(5),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  mialu_Mmux_n018031 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y17",
      INIT => X"BB88BB88BB88BB88"
    )
    port map (
      ADR4 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR0 => mialu_acc(5),
      ADR1 => Alu_op(0),
      ADR3 => databus(5),
      O => mialu_n0180(2)
    );
  mialu_index_4 : X_FF
    generic map(
      LOC => "SLICE_X12Y17",
      INIT => '0'
    )
    port map (
      CE => mialu_n0195_inv,
      CLK => NlwBufferSignal_mialu_index_4_CLK,
      I => mialu_n0180(3),
      O => mialu_index(4),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  mialu_Mmux_n018041 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y17",
      INIT => X"F0FFF0FFF000F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR2 => mialu_acc(4),
      ADR3 => Alu_op(0),
      ADR5 => databus(4),
      O => mialu_n0180(3)
    );
  mialu_index_3 : X_FF
    generic map(
      LOC => "SLICE_X12Y17",
      INIT => '0'
    )
    port map (
      CE => mialu_n0195_inv,
      CLK => NlwBufferSignal_mialu_index_3_CLK,
      I => mialu_n0180(4),
      O => mialu_index(3),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  mialu_Mmux_n018051 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y17",
      INIT => X"CCCCFFFFCCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => mialu_acc(3),
      ADR4 => Alu_op(0),
      ADR5 => databus(3),
      O => mialu_n0180(4)
    );
  miram_contents_ram_15_7 : X_FF
    generic map(
      LOC => "SLICE_X12Y18",
      INIT => '0'
    )
    port map (
      CE => miram_n0866_inv,
      CLK => NlwBufferSignal_miram_contents_ram_15_7_CLK,
      I => NlwBufferSignal_miram_contents_ram_15_7_IN,
      O => miram_contents_ram_15(7),
      RST => GND,
      SET => GND
    );
  miram_mux6_13 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y18",
      INIT => X"CFC0CFC0FAFA0A0A"
    )
    port map (
      ADR0 => miram_contents_ram_28(6),
      ADR4 => miram_contents_ram_29(6),
      ADR1 => miram_contents_ram_31(6),
      ADR3 => miram_contents_ram_30(6),
      ADR5 => address_1_LogicTrst_5_7068,
      ADR2 => address_0_LogicTrst4,
      O => miram_mux6_13_7734
    );
  miram_contents_ram_15_6 : X_FF
    generic map(
      LOC => "SLICE_X12Y18",
      INIT => '0'
    )
    port map (
      CE => miram_n0866_inv,
      CLK => NlwBufferSignal_miram_contents_ram_15_6_CLK,
      I => NlwBufferSignal_miram_contents_ram_15_6_IN,
      O => miram_contents_ram_15(6),
      RST => GND,
      SET => GND
    );
  miram_mux6_132 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y18",
      INIT => X"EF4FE545EA4AE040"
    )
    port map (
      ADR5 => miram_contents_ram_52(6),
      ADR1 => miram_contents_ram_53(6),
      ADR3 => miram_contents_ram_55(6),
      ADR4 => miram_contents_ram_54(6),
      ADR2 => address_0_LogicTrst_4_7135,
      ADR0 => address_1_LogicTrst3,
      O => miram_mux6_132_7292
    );
  miram_contents_ram_15_5 : X_FF
    generic map(
      LOC => "SLICE_X12Y18",
      INIT => '0'
    )
    port map (
      CE => miram_n0866_inv,
      CLK => NlwBufferSignal_miram_contents_ram_15_5_CLK,
      I => NlwBufferSignal_miram_contents_ram_15_5_IN,
      O => miram_contents_ram_15(5),
      RST => GND,
      SET => GND
    );
  miram_mux6_112 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y18",
      INIT => X"FF0FF000ACACACAC"
    )
    port map (
      ADR1 => miram_contents_ram_16(6),
      ADR0 => miram_contents_ram_17(6),
      ADR3 => miram_contents_ram_19(6),
      ADR4 => miram_contents_ram_18(6),
      ADR5 => address_1_LogicTrst2,
      ADR2 => address_0_LogicTrst2,
      O => miram_mux6_112_7735
    );
  miram_contents_ram_15_4 : X_FF
    generic map(
      LOC => "SLICE_X12Y18",
      INIT => '0'
    )
    port map (
      CE => miram_n0866_inv,
      CLK => NlwBufferSignal_miram_contents_ram_15_4_CLK,
      I => NlwBufferSignal_miram_contents_ram_15_4_IN,
      O => miram_contents_ram_15(4),
      RST => GND,
      SET => GND
    );
  miram_mux6_7 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y18",
      INIT => X"F0CCF0CCAAFFAA00"
    )
    port map (
      ADR3 => address(3),
      ADR5 => address_2_LogicTrst_6933,
      ADR0 => miram_mux6_122_7265,
      ADR2 => miram_mux6_13_7734,
      ADR1 => miram_mux6_121_7266,
      ADR4 => miram_mux6_112_7735,
      O => miram_mux6_7_6987
    );
  miram_contents_ram_14_7 : X_FF
    generic map(
      LOC => "SLICE_X12Y19",
      INIT => '0'
    )
    port map (
      CE => miram_n0872_inv,
      CLK => NlwBufferSignal_miram_contents_ram_14_7_CLK,
      I => NlwBufferSignal_miram_contents_ram_14_7_IN,
      O => miram_contents_ram_14(7),
      RST => GND,
      SET => GND
    );
  miram_mux7_133 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y19",
      INIT => X"CACAFFF0CACA0F00"
    )
    port map (
      ADR3 => miram_contents_ram_56(7),
      ADR0 => miram_contents_ram_57(7),
      ADR1 => miram_contents_ram_59(7),
      ADR5 => miram_contents_ram_58(7),
      ADR2 => address_1_LogicTrst2,
      ADR4 => address(0),
      O => miram_mux7_133_7346
    );
  miram_contents_ram_14_6 : X_FF
    generic map(
      LOC => "SLICE_X12Y19",
      INIT => '0'
    )
    port map (
      CE => miram_n0872_inv,
      CLK => NlwBufferSignal_miram_contents_ram_14_6_CLK,
      I => NlwBufferSignal_miram_contents_ram_14_6_IN,
      O => miram_contents_ram_14(6),
      RST => GND,
      SET => GND
    );
  miram_mux7_132 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y19",
      INIT => X"F0CCAAFFF0CCAA00"
    )
    port map (
      ADR5 => miram_contents_ram_52(7),
      ADR1 => miram_contents_ram_53(7),
      ADR2 => miram_contents_ram_55(7),
      ADR0 => miram_contents_ram_54(7),
      ADR3 => address_1_LogicTrst_7055,
      ADR4 => address(0),
      O => miram_mux7_132_7337
    );
  miram_contents_ram_14_5 : X_FF
    generic map(
      LOC => "SLICE_X12Y19",
      INIT => '0'
    )
    port map (
      CE => miram_n0872_inv,
      CLK => NlwBufferSignal_miram_contents_ram_14_5_CLK,
      I => NlwBufferSignal_miram_contents_ram_14_5_IN,
      O => miram_contents_ram_14(5),
      RST => GND,
      SET => GND
    );
  miram_mux4_112 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y19",
      INIT => X"F0FFF000CCAACCAA"
    )
    port map (
      ADR0 => miram_contents_ram_16(4),
      ADR4 => miram_contents_ram_17(4),
      ADR2 => miram_contents_ram_19(4),
      ADR1 => miram_contents_ram_18(4),
      ADR3 => address_1_LogicTrst1,
      ADR5 => address_0_LogicTrst1,
      O => miram_mux4_112_7736
    );
  miram_contents_ram_14_4 : X_FF
    generic map(
      LOC => "SLICE_X12Y19",
      INIT => '0'
    )
    port map (
      CE => miram_n0872_inv,
      CLK => NlwBufferSignal_miram_contents_ram_14_4_CLK,
      I => NlwBufferSignal_miram_contents_ram_14_4_IN,
      O => miram_contents_ram_14(4),
      RST => GND,
      SET => GND
    );
  miram_mux4_7 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y19",
      INIT => X"BB88BB88F3F3C0C0"
    )
    port map (
      ADR1 => address(3),
      ADR5 => address_2_LogicTrst_6933,
      ADR2 => miram_mux4_122_7165,
      ADR0 => miram_mux4_13_7166,
      ADR3 => miram_mux4_121_7167,
      ADR4 => miram_mux4_112_7736,
      O => miram_mux4_7_6957
    );
  miram_contents_ram_33_7 : X_FF
    generic map(
      LOC => "SLICE_X12Y20",
      INIT => '0'
    )
    port map (
      CE => miram_n0622_inv,
      CLK => NlwBufferSignal_miram_contents_ram_33_7_CLK,
      I => NlwBufferSignal_miram_contents_ram_33_7_IN,
      O => miram_contents_ram_33(7),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_mux7_12 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y20",
      INIT => X"CFC0AFAFCFC0A0A0"
    )
    port map (
      ADR5 => miram_contents_ram_12(7),
      ADR3 => miram_contents_ram_13(7),
      ADR1 => miram_contents_ram_15(7),
      ADR0 => miram_contents_ram_14(7),
      ADR2 => address(1),
      ADR4 => address(0),
      O => miram_mux7_12_7575
    );
  miram_contents_ram_33_6 : X_FF
    generic map(
      LOC => "SLICE_X12Y20",
      INIT => '0'
    )
    port map (
      CE => miram_n0622_inv,
      CLK => NlwBufferSignal_miram_contents_ram_33_6_CLK,
      I => NlwBufferSignal_miram_contents_ram_33_6_IN,
      O => miram_contents_ram_33(6),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_mux5_12 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y20",
      INIT => X"FEF4AEA45E540E04"
    )
    port map (
      ADR1 => miram_contents_ram_12(5),
      ADR3 => miram_contents_ram_13(5),
      ADR5 => miram_contents_ram_15(5),
      ADR4 => miram_contents_ram_14(5),
      ADR2 => address_1_LogicTrst2,
      ADR0 => address_0_LogicTrst2,
      O => miram_mux5_12_7737
    );
  miram_contents_ram_33_5 : X_FF
    generic map(
      LOC => "SLICE_X12Y20",
      INIT => '0'
    )
    port map (
      CE => miram_n0622_inv,
      CLK => NlwBufferSignal_miram_contents_ram_33_5_CLK,
      I => NlwBufferSignal_miram_contents_ram_33_5_IN,
      O => miram_contents_ram_33(5),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_mux5_10 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y20",
      INIT => X"FFCC00CCAAF0AAF0"
    )
    port map (
      ADR2 => miram_contents_ram_0(5),
      ADR0 => miram_contents_ram_1(5),
      ADR4 => miram_contents_ram_3(5),
      ADR1 => miram_contents_ram_2(5),
      ADR3 => address_0_LogicTrst_7035,
      ADR5 => address_1_LogicTrst_7055,
      O => miram_mux5_10_7738
    );
  miram_contents_ram_33_4 : X_FF
    generic map(
      LOC => "SLICE_X12Y20",
      INIT => '0'
    )
    port map (
      CE => miram_n0622_inv,
      CLK => NlwBufferSignal_miram_contents_ram_33_4_CLK,
      I => NlwBufferSignal_miram_contents_ram_33_4_IN,
      O => miram_contents_ram_33(4),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_mux5_6 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y20",
      INIT => X"AFCFAFC0A0CFA0C0"
    )
    port map (
      ADR3 => address(3),
      ADR2 => address_2_LogicTrst_6933,
      ADR5 => miram_mux5_111_7210,
      ADR0 => miram_mux5_12_7737,
      ADR1 => miram_mux5_11_7548,
      ADR4 => miram_mux5_10_7738,
      O => miram_mux5_6_6980
    );
  miram_contents_ram_38_7 : X_FF
    generic map(
      LOC => "SLICE_X12Y21",
      INIT => '0'
    )
    port map (
      CE => miram_n0602_inv,
      CLK => NlwBufferSignal_miram_contents_ram_38_7_CLK,
      I => NlwBufferSignal_miram_contents_ram_38_7_IN,
      O => miram_contents_ram_38(7),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_38_6 : X_FF
    generic map(
      LOC => "SLICE_X12Y21",
      INIT => '0'
    )
    port map (
      CE => miram_n0602_inv,
      CLK => NlwBufferSignal_miram_contents_ram_38_6_CLK,
      I => NlwBufferSignal_miram_contents_ram_38_6_IN,
      O => miram_contents_ram_38(6),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_38_5 : X_FF
    generic map(
      LOC => "SLICE_X12Y21",
      INIT => '0'
    )
    port map (
      CE => miram_n0602_inv,
      CLK => NlwBufferSignal_miram_contents_ram_38_5_CLK,
      I => NlwBufferSignal_miram_contents_ram_38_5_IN,
      O => miram_contents_ram_38(5),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_38_4 : X_FF
    generic map(
      LOC => "SLICE_X12Y21",
      INIT => '0'
    )
    port map (
      CE => miram_n0602_inv,
      CLK => NlwBufferSignal_miram_contents_ram_38_4_CLK,
      I => NlwBufferSignal_miram_contents_ram_38_4_IN,
      O => miram_contents_ram_38(4),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_DMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_pack_2,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_6608
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X13Y0",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_CLK,
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_rstpot_2672,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_6609,
      SET => RS232_PHY_Receiver_reset_inv,
      RST => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X13Y0",
      INIT => X"0F0F00000F0F0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_6609,
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_6610,
      ADR5 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_rstpot_2672
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_rstpot : X_LUT5
    generic map(
      LOC => "SLICE_X13Y0",
      INIT => X"00CC00CC"
    )
    port map (
      ADR0 => '1',
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_6607,
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_6608,
      ADR2 => '1',
      ADR4 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_rstpot_2677
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X13Y0",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_CLK,
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_rstpot_2677,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_pack_2,
      SET => RS232_PHY_Receiver_reset_inv,
      RST => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_comb1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y0",
      INIT => X"0000FF000000FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_6993,
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_6608,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_comb
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_PWR_36_o_MUX_10_o13 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y2",
      INIT => X"00AA00AA00AA00AA"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_RST_FULL_GEN_0,
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_ram_full_fb_i_6918,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_PWR_36_o_MUX_10_o12_7739
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_ram_full_fb_i : X_FF
    generic map(
      LOC => "SLICE_X13Y2",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_ram_full_fb_i_CLK,
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_ram_full_comb_PWR_36_o_MUX_10_o,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_ram_full_fb_i_6918,
      SET => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d2_6919,
      RST => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_PWR_36_o_MUX_10_o17 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y2",
      INIT => X"FFFEAAAAFFFC0000"
    )
    port map (
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_PWR_36_o_MUX_10_o12_7739,
      ADR5 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_PWR_36_o_MUX_10_o11_6913,
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_PWR_36_o_MUX_10_o1,
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_PWR_36_o_MUX_10_o15,
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_32_o_MUX_8_o1,
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_32_o_MUX_8_o13_6917,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_ram_full_comb_PWR_36_o_MUX_10_o
    );
  miram_contents_ram_17_2 : X_FF
    generic map(
      LOC => "SLICE_X13Y9",
      INIT => '0'
    )
    port map (
      CE => miram_n0654_inv,
      CLK => NlwBufferSignal_miram_contents_ram_17_2_CLK,
      I => NlwBufferSignal_miram_contents_ram_17_2_IN,
      O => miram_contents_ram_17(2),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_17_0 : X_FF
    generic map(
      LOC => "SLICE_X13Y9",
      INIT => '0'
    )
    port map (
      CE => miram_n0654_inv,
      CLK => NlwBufferSignal_miram_contents_ram_17_0_CLK,
      I => NlwBufferSignal_miram_contents_ram_17_0_IN,
      O => miram_contents_ram_17(0),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_58_3 : X_FF
    generic map(
      LOC => "SLICE_X13Y10",
      INIT => '0'
    )
    port map (
      CE => miram_n0716_inv,
      CLK => NlwBufferSignal_miram_contents_ram_58_3_CLK,
      I => NlwBufferSignal_miram_contents_ram_58_3_IN,
      O => miram_contents_ram_58(3),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_58_2 : X_FF
    generic map(
      LOC => "SLICE_X13Y10",
      INIT => '0'
    )
    port map (
      CE => miram_n0716_inv,
      CLK => NlwBufferSignal_miram_contents_ram_58_2_CLK,
      I => NlwBufferSignal_miram_contents_ram_58_2_IN,
      O => miram_contents_ram_58(2),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_58_1 : X_FF
    generic map(
      LOC => "SLICE_X13Y10",
      INIT => '0'
    )
    port map (
      CE => miram_n0716_inv,
      CLK => NlwBufferSignal_miram_contents_ram_58_1_CLK,
      I => NlwBufferSignal_miram_contents_ram_58_1_IN,
      O => miram_contents_ram_58(1),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_58_0 : X_FF
    generic map(
      LOC => "SLICE_X13Y10",
      INIT => '0'
    )
    port map (
      CE => miram_n0716_inv,
      CLK => NlwBufferSignal_miram_contents_ram_58_0_CLK,
      I => NlwBufferSignal_miram_contents_ram_58_0_IN,
      O => miram_contents_ram_58(0),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_46_3 : X_FF
    generic map(
      LOC => "SLICE_X13Y11",
      INIT => '0'
    )
    port map (
      CE => miram_n0782_inv,
      CLK => NlwBufferSignal_miram_contents_ram_46_3_CLK,
      I => NlwBufferSignal_miram_contents_ram_46_3_IN,
      O => miram_contents_ram_46(3),
      RST => GND,
      SET => GND
    );
  miram_mux3_121 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y11",
      INIT => X"EEEEF3C02222F3C0"
    )
    port map (
      ADR3 => miram_contents_ram_20(3),
      ADR0 => miram_contents_ram_21(3),
      ADR5 => miram_contents_ram_23(3),
      ADR2 => miram_contents_ram_22(3),
      ADR1 => address_1_LogicTrst2,
      ADR4 => address_0_LogicTrst2,
      O => miram_mux3_121_7740
    );
  miram_contents_ram_46_2 : X_FF
    generic map(
      LOC => "SLICE_X13Y11",
      INIT => '0'
    )
    port map (
      CE => miram_n0782_inv,
      CLK => NlwBufferSignal_miram_contents_ram_46_2_CLK,
      I => NlwBufferSignal_miram_contents_ram_46_2_IN,
      O => miram_contents_ram_46(2),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_46_1 : X_FF
    generic map(
      LOC => "SLICE_X13Y11",
      INIT => '0'
    )
    port map (
      CE => miram_n0782_inv,
      CLK => NlwBufferSignal_miram_contents_ram_46_1_CLK,
      I => NlwBufferSignal_miram_contents_ram_46_1_IN,
      O => miram_contents_ram_46(1),
      RST => GND,
      SET => GND
    );
  miram_mux3_112 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y11",
      INIT => X"F0AACCFFF0AACC00"
    )
    port map (
      ADR5 => miram_contents_ram_16(3),
      ADR1 => miram_contents_ram_17(3),
      ADR2 => miram_contents_ram_19(3),
      ADR0 => miram_contents_ram_18(3),
      ADR3 => address_0_LogicTrst_7035,
      ADR4 => address_1_LogicTrst_7055,
      O => miram_mux3_112_7741
    );
  miram_contents_ram_46_0 : X_FF
    generic map(
      LOC => "SLICE_X13Y11",
      INIT => '0'
    )
    port map (
      CE => miram_n0782_inv,
      CLK => NlwBufferSignal_miram_contents_ram_46_0_CLK,
      I => NlwBufferSignal_miram_contents_ram_46_0_IN,
      O => miram_contents_ram_46(0),
      RST => GND,
      SET => GND
    );
  miram_mux3_7 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y11",
      INIT => X"D8D8D8D8FF55AA00"
    )
    port map (
      ADR5 => address(3),
      ADR0 => address_2_LogicTrst_6933,
      ADR2 => miram_mux3_122_7115,
      ADR1 => miram_mux3_13_7116,
      ADR3 => miram_mux3_121_7740,
      ADR4 => miram_mux3_112_7741,
      O => miram_mux3_7_6945
    );
  miram_mux3_133 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y12",
      INIT => X"BBFCBB3088FC8830"
    )
    port map (
      ADR2 => miram_contents_ram_56(3),
      ADR5 => miram_contents_ram_57(3),
      ADR0 => miram_contents_ram_59(3),
      ADR4 => miram_contents_ram_58(3),
      ADR3 => address_0_LogicTrst_4_7135,
      ADR1 => address_1_LogicTrst3,
      O => miram_mux3_133_7153
    );
  miram_mux3_132 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y12",
      INIT => X"AAAAFF00CCCCF0F0"
    )
    port map (
      ADR2 => miram_contents_ram_52(3),
      ADR1 => miram_contents_ram_53(3),
      ADR0 => miram_contents_ram_55(3),
      ADR3 => miram_contents_ram_54(3),
      ADR5 => address_1_LogicTrst1,
      ADR4 => address_0_LogicTrst1,
      O => miram_mux3_132_7144
    );
  miram_contents_ram_17_3 : X_FF
    generic map(
      LOC => "SLICE_X13Y12",
      INIT => '0'
    )
    port map (
      CE => miram_n0654_inv,
      CLK => NlwBufferSignal_miram_contents_ram_17_3_CLK,
      I => NlwBufferSignal_miram_contents_ram_17_3_IN,
      O => miram_contents_ram_17(3),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_mux2_121 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y12",
      INIT => X"F5F5A0A0EE44EE44"
    )
    port map (
      ADR1 => miram_contents_ram_20(2),
      ADR3 => miram_contents_ram_21(2),
      ADR2 => miram_contents_ram_23(2),
      ADR4 => miram_contents_ram_22(2),
      ADR0 => address_0_LogicTrst3,
      ADR5 => address_1_LogicTrst3,
      O => miram_mux2_121_7078
    );
  miram_contents_ram_17_1 : X_FF
    generic map(
      LOC => "SLICE_X13Y12",
      INIT => '0'
    )
    port map (
      CE => miram_n0654_inv,
      CLK => NlwBufferSignal_miram_contents_ram_17_1_CLK,
      I => NlwBufferSignal_miram_contents_ram_17_1_IN,
      O => miram_contents_ram_17(1),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  address_1_LogicTrst_4 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y12",
      INIT => X"FAEAFFCFFAAAFF0F"
    )
    port map (
      ADR0 => midma_address(1),
      ADR4 => midma_GND_15_o_clk_DFF_35_6584,
      ADR1 => micpu_TMP_reg_7_Index_Reg_7_add_24_OUT_1_0,
      ADR5 => N11,
      ADR2 => micpu_Mmux_current_state_2_PWR_78_o_Mux_170_o1_6936,
      ADR3 => N79,
      O => address_1_LogicTrst3
    );
  miram_contents_ram_51_3_miram_contents_ram_51_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => micpu_n0554_inv,
      O => micpu_n0554_inv_0
    );
  miram_contents_ram_51_3 : X_FF
    generic map(
      LOC => "SLICE_X13Y13",
      INIT => '0'
    )
    port map (
      CE => miram_n0758_inv,
      CLK => NlwBufferSignal_miram_contents_ram_51_3_CLK,
      I => NlwBufferSignal_miram_contents_ram_51_3_IN,
      O => miram_contents_ram_51(3),
      RST => GND,
      SET => GND
    );
  micpu_n0566_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y13",
      INIT => X"0040004000400040"
    )
    port map (
      ADR4 => '1',
      ADR1 => Reset_IBUF_0,
      ADR0 => micpu_current_state_FSM_FFd1_6615,
      ADR2 => micpu_current_state_FSM_FFd2_6617,
      ADR3 => micpu_current_state_FSM_FFd3_6616,
      ADR5 => '1',
      O => micpu_n0566_inv
    );
  micpu_n0554_inv1 : X_LUT5
    generic map(
      LOC => "SLICE_X13Y13",
      INIT => X"04000400"
    )
    port map (
      ADR4 => '1',
      ADR1 => Reset_IBUF_0,
      ADR0 => micpu_current_state_FSM_FFd1_6615,
      ADR2 => micpu_current_state_FSM_FFd2_6617,
      ADR3 => micpu_current_state_FSM_FFd3_6616,
      O => micpu_n0554_inv
    );
  miram_contents_ram_51_2 : X_FF
    generic map(
      LOC => "SLICE_X13Y13",
      INIT => '0'
    )
    port map (
      CE => miram_n0758_inv,
      CLK => NlwBufferSignal_miram_contents_ram_51_2_CLK,
      I => NlwBufferSignal_miram_contents_ram_51_2_IN,
      O => miram_contents_ram_51(2),
      RST => GND,
      SET => GND
    );
  miram_mux_132 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y13",
      INIT => X"AFCFAFC0A0CFA0C0"
    )
    port map (
      ADR4 => miram_contents_ram_52(0),
      ADR1 => miram_contents_ram_53(0),
      ADR0 => miram_contents_ram_55(0),
      ADR5 => miram_contents_ram_54(0),
      ADR3 => address_1_LogicTrst1,
      ADR2 => address_0_LogicTrst1,
      O => miram_mux_132_7742
    );
  miram_contents_ram_51_1 : X_FF
    generic map(
      LOC => "SLICE_X13Y13",
      INIT => '0'
    )
    port map (
      CE => miram_n0758_inv,
      CLK => NlwBufferSignal_miram_contents_ram_51_1_CLK,
      I => NlwBufferSignal_miram_contents_ram_51_1_IN,
      O => miram_contents_ram_51(1),
      RST => GND,
      SET => GND
    );
  miram_mux_125 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y13",
      INIT => X"AAF0CCFFAAF0CC00"
    )
    port map (
      ADR5 => miram_contents_ram_48(0),
      ADR0 => miram_contents_ram_51(0),
      ADR2 => miram_contents_ram_50(0),
      ADR1 => miram_contents_ram_49(0),
      ADR3 => address_0_LogicTrst_7035,
      ADR4 => address_1_LogicTrst_7055,
      O => miram_mux_125_7743
    );
  miram_contents_ram_51_0 : X_FF
    generic map(
      LOC => "SLICE_X13Y13",
      INIT => '0'
    )
    port map (
      CE => miram_n0758_inv,
      CLK => NlwBufferSignal_miram_contents_ram_51_0_CLK,
      I => NlwBufferSignal_miram_contents_ram_51_0_IN,
      O => miram_contents_ram_51(0),
      RST => GND,
      SET => GND
    );
  miram_mux_8 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y13",
      INIT => X"FADDFA8850DD5088"
    )
    port map (
      ADR3 => address(3),
      ADR0 => address_2_LogicTrst_6933,
      ADR2 => miram_mux_133_7653,
      ADR5 => miram_mux_14_7532,
      ADR1 => miram_mux_132_7742,
      ADR4 => miram_mux_125_7743,
      O => miram_mux_8_7658
    );
  miram_contents_ram_42_3 : X_FF
    generic map(
      LOC => "SLICE_X13Y14",
      INIT => '0'
    )
    port map (
      CE => miram_n0806_inv,
      CLK => NlwBufferSignal_miram_contents_ram_42_3_CLK,
      I => NlwBufferSignal_miram_contents_ram_42_3_IN,
      O => miram_contents_ram_42(3),
      RST => GND,
      SET => GND
    );
  miram_n0734_inv2 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y14",
      INIT => X"8000000000000000"
    )
    port map (
      ADR0 => Reset_IBUF_0,
      ADR5 => miram_address_temp2_5_Q,
      ADR3 => miram_address_temp2_4_Q,
      ADR2 => miram_address_temp2_2_Q,
      ADR1 => miram_address_temp2_1_Q,
      ADR4 => N15,
      O => miram_n0734_inv
    );
  miram_contents_ram_42_2 : X_FF
    generic map(
      LOC => "SLICE_X13Y14",
      INIT => '0'
    )
    port map (
      CE => miram_n0806_inv,
      CLK => NlwBufferSignal_miram_contents_ram_42_2_CLK,
      I => NlwBufferSignal_miram_contents_ram_42_2_IN,
      O => miram_contents_ram_42(2),
      RST => GND,
      SET => GND
    );
  miram_n0734_inv11 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y14",
      INIT => X"0000000000000A00"
    )
    port map (
      ADR1 => '1',
      ADR5 => address(3),
      ADR4 => address(7),
      ADR2 => address(6),
      ADR0 => address(0),
      ADR3 => miram_write_en_temp2,
      O => N15
    );
  miram_contents_ram_42_1 : X_FF
    generic map(
      LOC => "SLICE_X13Y14",
      INIT => '0'
    )
    port map (
      CE => miram_n0806_inv,
      CLK => NlwBufferSignal_miram_contents_ram_42_1_CLK,
      I => NlwBufferSignal_miram_contents_ram_42_1_IN,
      O => miram_contents_ram_42(1),
      RST => GND,
      SET => GND
    );
  databus_0_LogicTrst3 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y14",
      INIT => X"CFC0FAFACFC00A0A"
    )
    port map (
      ADR4 => address(4),
      ADR2 => address(5),
      ADR3 => miram_mux_7_7623,
      ADR1 => miram_mux_8_7658,
      ADR5 => miram_mux_71_7627,
      ADR0 => miram_mux_6_7673,
      O => databus_0_LogicTrst2_6881
    );
  miram_contents_ram_42_0 : X_FF
    generic map(
      LOC => "SLICE_X13Y14",
      INIT => '0'
    )
    port map (
      CE => miram_n0806_inv,
      CLK => NlwBufferSignal_miram_contents_ram_42_0_CLK,
      I => NlwBufferSignal_miram_contents_ram_42_0_IN,
      O => miram_contents_ram_42(0),
      RST => GND,
      SET => GND
    );
  mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A24 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y14",
      INIT => X"FC0CFC0CFD08EC4C"
    )
    port map (
      ADR2 => miram_rami_n0016_0_0,
      ADR5 => address(6),
      ADR0 => address(7),
      ADR3 => N64,
      ADR1 => N63,
      ADR4 => databus_0_LogicTrst2_6881,
      O => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_A_0_Q
    );
  miram_contents_ram_45_7 : X_FF
    generic map(
      LOC => "SLICE_X13Y15",
      INIT => '0'
    )
    port map (
      CE => miram_n0788_inv,
      CLK => NlwBufferSignal_miram_contents_ram_45_7_CLK,
      I => NlwBufferSignal_miram_contents_ram_45_7_IN,
      O => miram_contents_ram_45(7),
      RST => GND,
      SET => GND
    );
  miram_n0698_inv11 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y15",
      INIT => X"0000000020000000"
    )
    port map (
      ADR2 => Reset_IBUF_0,
      ADR0 => address(3),
      ADR4 => address(0),
      ADR3 => miram_write_en_temp2,
      ADR5 => miram_GND_71_o_address_7_LessThan_1_o1_6975,
      ADR1 => miram_address_temp2_1_Q,
      O => N26
    );
  miram_contents_ram_45_6 : X_FF
    generic map(
      LOC => "SLICE_X13Y15",
      INIT => '0'
    )
    port map (
      CE => miram_n0788_inv,
      CLK => NlwBufferSignal_miram_contents_ram_45_6_CLK,
      I => NlwBufferSignal_miram_contents_ram_45_6_IN,
      O => miram_contents_ram_45(6),
      RST => GND,
      SET => GND
    );
  miram_n0902_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y15",
      INIT => X"FFCCFFCD00000000"
    )
    port map (
      ADR4 => address(4),
      ADR2 => address(5),
      ADR1 => address(6),
      ADR3 => address(7),
      ADR0 => address(2),
      ADR5 => N26,
      O => miram_n0902_inv
    );
  miram_contents_ram_45_5 : X_FF
    generic map(
      LOC => "SLICE_X13Y15",
      INIT => '0'
    )
    port map (
      CE => miram_n0788_inv,
      CLK => NlwBufferSignal_miram_contents_ram_45_5_CLK,
      I => NlwBufferSignal_miram_contents_ram_45_5_IN,
      O => miram_contents_ram_45(5),
      RST => GND,
      SET => GND
    );
  micpu_Mmux_current_state_2_PWR_78_o_Mux_170_o1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y15",
      INIT => X"FFFFFCFFFF00FFFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => micpu_INS_reg(1),
      ADR5 => micpu_INS_reg(2),
      ADR1 => micpu_INS_reg(3),
      ADR4 => micpu_INS_reg(4),
      ADR3 => micpu_INS_reg(5),
      O => N241
    );
  miram_contents_ram_45_4 : X_FF
    generic map(
      LOC => "SLICE_X13Y15",
      INIT => '0'
    )
    port map (
      CE => miram_n0788_inv,
      CLK => NlwBufferSignal_miram_contents_ram_45_4_CLK,
      I => NlwBufferSignal_miram_contents_ram_45_4_IN,
      O => miram_contents_ram_45(4),
      RST => GND,
      SET => GND
    );
  micpu_Mmux_current_state_2_PWR_78_o_Mux_170_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y15",
      INIT => X"A000A000A000A400"
    )
    port map (
      ADR3 => micpu_current_state_FSM_FFd1_1_7373,
      ADR0 => micpu_current_state_FSM_FFd3_6616,
      ADR2 => micpu_current_state_FSM_FFd2_6617,
      ADR1 => micpu_INS_reg(7),
      ADR5 => micpu_INS_reg(6),
      ADR4 => N241,
      O => micpu_current_state_2_PWR_78_o_Mux_170_o
    );
  micpu_TMP_reg_7_micpu_TMP_reg_7_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(1),
      O => miram_address_temp_1_0
    );
  miram_Mmux_address_temp81 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y16",
      INIT => X"C0C0C0C0C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => address(6),
      ADR1 => address(7),
      ADR5 => '1',
      O => miram_address_temp(7)
    );
  miram_Mmux_address_temp271 : X_LUT5
    generic map(
      LOC => "SLICE_X13Y16",
      INIT => X"FC00FC00"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => address(1),
      ADR2 => address(6),
      ADR1 => address(7),
      O => miram_address_temp(1)
    );
  miram_mux7_122 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y16",
      INIT => X"FD5DF858AD0DA808"
    )
    port map (
      ADR4 => miram_contents_ram_24(7),
      ADR1 => miram_contents_ram_25(7),
      ADR3 => miram_contents_ram_27(7),
      ADR5 => miram_contents_ram_26(7),
      ADR2 => address_1_LogicTrst2,
      ADR0 => address(0),
      O => miram_mux7_122_7311
    );
  address_7_LogicTrst : X_LUT6
    generic map(
      LOC => "SLICE_X13Y16",
      INIT => X"FEFFEEFFFC55CC55"
    )
    port map (
      ADR5 => midma_address(7),
      ADR0 => midma_GND_15_o_clk_DFF_35_6584,
      ADR4 => micpu_TMP_reg_7_Index_Reg_7_add_24_OUT_7_0,
      ADR2 => N11,
      ADR1 => N92,
      ADR3 => micpu_current_state_2_PWR_78_o_Mux_170_o,
      O => address(7)
    );
  micpu_TMP_reg_7 : X_FF
    generic map(
      LOC => "SLICE_X13Y16",
      INIT => '0'
    )
    port map (
      CE => micpu_n0566_inv,
      CLK => NlwBufferSignal_micpu_TMP_reg_7_CLK,
      I => NlwBufferSignal_micpu_TMP_reg_7_IN,
      O => micpu_TMP_reg(7),
      RST => GND,
      SET => GND
    );
  miram_GND_71_o_address_7_LessThan_1_o1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y16",
      INIT => X"FFFFFFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => address(6),
      ADR4 => address(7),
      O => miram_GND_71_o_address_7_LessThan_1_o1_6975
    );
  miram_contents_ram_59_7 : X_FF
    generic map(
      LOC => "SLICE_X13Y17",
      INIT => '0'
    )
    port map (
      CE => miram_n0710_inv,
      CLK => NlwBufferSignal_miram_contents_ram_59_7_CLK,
      I => NlwBufferSignal_miram_contents_ram_59_7_IN,
      O => miram_contents_ram_59(7),
      RST => GND,
      SET => GND
    );
  miram_mux5_133 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y17",
      INIT => X"FF00CCCCAAAAF0F0"
    )
    port map (
      ADR2 => miram_contents_ram_56(5),
      ADR1 => miram_contents_ram_57(5),
      ADR3 => miram_contents_ram_59(5),
      ADR0 => miram_contents_ram_58(5),
      ADR4 => address_1_LogicTrst_5_7068,
      ADR5 => address_0_LogicTrst4,
      O => miram_mux5_133_7254
    );
  miram_contents_ram_59_6 : X_FF
    generic map(
      LOC => "SLICE_X13Y17",
      INIT => '0'
    )
    port map (
      CE => miram_n0710_inv,
      CLK => NlwBufferSignal_miram_contents_ram_59_6_CLK,
      I => NlwBufferSignal_miram_contents_ram_59_6_IN,
      O => miram_contents_ram_59(6),
      RST => GND,
      SET => GND
    );
  miram_mux5_132 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y17",
      INIT => X"CACACACAFF0FF000"
    )
    port map (
      ADR4 => miram_contents_ram_52(5),
      ADR3 => miram_contents_ram_53(5),
      ADR1 => miram_contents_ram_55(5),
      ADR0 => miram_contents_ram_54(5),
      ADR2 => address_0_LogicTrst_4_7135,
      ADR5 => address_1_LogicTrst_4_7180,
      O => miram_mux5_132_7245
    );
  miram_contents_ram_59_5 : X_FF
    generic map(
      LOC => "SLICE_X13Y17",
      INIT => '0'
    )
    port map (
      CE => miram_n0710_inv,
      CLK => NlwBufferSignal_miram_contents_ram_59_5_CLK,
      I => NlwBufferSignal_miram_contents_ram_59_5_IN,
      O => miram_contents_ram_59(5),
      RST => GND,
      SET => GND
    );
  miram_n0710_inv11 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y17",
      INIT => X"0080000000000000"
    )
    port map (
      ADR1 => Reset_IBUF_0,
      ADR4 => address(3),
      ADR2 => address(0),
      ADR0 => miram_write_en_temp2,
      ADR3 => miram_GND_71_o_address_7_LessThan_1_o1_6975,
      ADR5 => miram_address_temp2_1_Q,
      O => N25
    );
  miram_contents_ram_59_4 : X_FF
    generic map(
      LOC => "SLICE_X13Y17",
      INIT => '0'
    )
    port map (
      CE => miram_n0710_inv,
      CLK => NlwBufferSignal_miram_contents_ram_59_4_CLK,
      I => NlwBufferSignal_miram_contents_ram_59_4_IN,
      O => miram_contents_ram_59(4),
      RST => GND,
      SET => GND
    );
  miram_n0890_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y17",
      INIT => X"F0F0A0A0F0F0A0B0"
    )
    port map (
      ADR1 => address(4),
      ADR5 => address(5),
      ADR0 => address(6),
      ADR4 => address(7),
      ADR3 => address(2),
      ADR2 => N25,
      O => miram_n0890_inv
    );
  miram_contents_ram_19_7 : X_FF
    generic map(
      LOC => "SLICE_X13Y18",
      INIT => '0'
    )
    port map (
      CE => miram_n0646_inv,
      CLK => NlwBufferSignal_miram_contents_ram_19_7_CLK,
      I => NlwBufferSignal_miram_contents_ram_19_7_IN,
      O => miram_contents_ram_19(7),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_19_6 : X_FF
    generic map(
      LOC => "SLICE_X13Y18",
      INIT => '0'
    )
    port map (
      CE => miram_n0646_inv,
      CLK => NlwBufferSignal_miram_contents_ram_19_6_CLK,
      I => NlwBufferSignal_miram_contents_ram_19_6_IN,
      O => miram_contents_ram_19(6),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_19_5 : X_FF
    generic map(
      LOC => "SLICE_X13Y18",
      INIT => '0'
    )
    port map (
      CE => miram_n0646_inv,
      CLK => NlwBufferSignal_miram_contents_ram_19_5_CLK,
      I => NlwBufferSignal_miram_contents_ram_19_5_IN,
      O => miram_contents_ram_19(5),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_mux5_13 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y18",
      INIT => X"FE5EAE0EF454A404"
    )
    port map (
      ADR1 => miram_contents_ram_28(5),
      ADR5 => miram_contents_ram_29(5),
      ADR3 => miram_contents_ram_31(5),
      ADR4 => miram_contents_ram_30(5),
      ADR2 => address_1_LogicTrst_5_7068,
      ADR0 => address_0_LogicTrst4,
      O => miram_mux5_13_7218
    );
  miram_contents_ram_19_4 : X_FF
    generic map(
      LOC => "SLICE_X13Y18",
      INIT => '0'
    )
    port map (
      CE => miram_n0646_inv,
      CLK => NlwBufferSignal_miram_contents_ram_19_4_CLK,
      I => NlwBufferSignal_miram_contents_ram_19_4_IN,
      O => miram_contents_ram_19(4),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_n0746_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y18",
      INIT => X"0000800000000000"
    )
    port map (
      ADR0 => Reset_IBUF_0,
      ADR1 => miram_address_temp2_5_Q,
      ADR2 => miram_address_temp2_4_Q,
      ADR5 => miram_address_temp2_2_Q,
      ADR4 => miram_address_temp2_1_Q,
      ADR3 => N15,
      O => miram_n0746_inv
    );
  miram_contents_ram_57_7 : X_FF
    generic map(
      LOC => "SLICE_X13Y19",
      INIT => '0'
    )
    port map (
      CE => miram_n0722_inv,
      CLK => NlwBufferSignal_miram_contents_ram_57_7_CLK,
      I => NlwBufferSignal_miram_contents_ram_57_7_IN,
      O => miram_contents_ram_57(7),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_57_6 : X_FF
    generic map(
      LOC => "SLICE_X13Y19",
      INIT => '0'
    )
    port map (
      CE => miram_n0722_inv,
      CLK => NlwBufferSignal_miram_contents_ram_57_6_CLK,
      I => NlwBufferSignal_miram_contents_ram_57_6_IN,
      O => miram_contents_ram_57(6),
      RST => GND,
      SET => GND
    );
  miram_mux5_111 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y19",
      INIT => X"AFCFA0CFAFC0A0C0"
    )
    port map (
      ADR5 => miram_contents_ram_8(5),
      ADR1 => miram_contents_ram_9(5),
      ADR0 => miram_contents_ram_11(5),
      ADR4 => miram_contents_ram_10(5),
      ADR3 => address_1_LogicTrst_4_7180,
      ADR2 => address_0_LogicTrst2,
      O => miram_mux5_111_7210
    );
  miram_contents_ram_57_5 : X_FF
    generic map(
      LOC => "SLICE_X13Y19",
      INIT => '0'
    )
    port map (
      CE => miram_n0722_inv,
      CLK => NlwBufferSignal_miram_contents_ram_57_5_CLK,
      I => NlwBufferSignal_miram_contents_ram_57_5_IN,
      O => miram_contents_ram_57(5),
      RST => GND,
      SET => GND
    );
  miram_mux5_112 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y19",
      INIT => X"E4E4E4E4FF55AA00"
    )
    port map (
      ADR4 => miram_contents_ram_16(5),
      ADR3 => miram_contents_ram_17(5),
      ADR2 => miram_contents_ram_19(5),
      ADR1 => miram_contents_ram_18(5),
      ADR5 => address_1_LogicTrst_4_7180,
      ADR0 => address_0_LogicTrst2,
      O => miram_mux5_112_7746
    );
  miram_contents_ram_57_4 : X_FF
    generic map(
      LOC => "SLICE_X13Y19",
      INIT => '0'
    )
    port map (
      CE => miram_n0722_inv,
      CLK => NlwBufferSignal_miram_contents_ram_57_4_CLK,
      I => NlwBufferSignal_miram_contents_ram_57_4_IN,
      O => miram_contents_ram_57(4),
      RST => GND,
      SET => GND
    );
  miram_mux5_7 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y19",
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      ADR3 => address(3),
      ADR2 => address_2_LogicTrst_6933,
      ADR5 => miram_mux5_122_7217,
      ADR1 => miram_mux5_13_7218,
      ADR0 => miram_mux5_121_7219,
      ADR4 => miram_mux5_112_7746,
      O => miram_mux5_7_6978
    );
  miram_contents_ram_18_7 : X_FF
    generic map(
      LOC => "SLICE_X13Y20",
      INIT => '0'
    )
    port map (
      CE => miram_n0650_inv,
      CLK => NlwBufferSignal_miram_contents_ram_18_7_CLK,
      I => NlwBufferSignal_miram_contents_ram_18_7_IN,
      O => miram_contents_ram_18(7),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_18_6 : X_FF
    generic map(
      LOC => "SLICE_X13Y20",
      INIT => '0'
    )
    port map (
      CE => miram_n0650_inv,
      CLK => NlwBufferSignal_miram_contents_ram_18_6_CLK,
      I => NlwBufferSignal_miram_contents_ram_18_6_IN,
      O => miram_contents_ram_18(6),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_18_5 : X_FF
    generic map(
      LOC => "SLICE_X13Y20",
      INIT => '0'
    )
    port map (
      CE => miram_n0650_inv,
      CLK => NlwBufferSignal_miram_contents_ram_18_5_CLK,
      I => NlwBufferSignal_miram_contents_ram_18_5_IN,
      O => miram_contents_ram_18(5),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_18_4 : X_FF
    generic map(
      LOC => "SLICE_X13Y20",
      INIT => '0'
    )
    port map (
      CE => miram_n0650_inv,
      CLK => NlwBufferSignal_miram_contents_ram_18_4_CLK,
      I => NlwBufferSignal_miram_contents_ram_18_4_IN,
      O => miram_contents_ram_18(4),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_n0602_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y20",
      INIT => X"0000000000800000"
    )
    port map (
      ADR3 => miram_GND_71_o_address_7_LessThan_1_o,
      ADR5 => address(4),
      ADR2 => miram_address_temp2_5_Q,
      ADR4 => miram_address_temp2_1_Q,
      ADR0 => address(2),
      ADR1 => N16,
      O => miram_n0602_inv
    );
  miram_contents_ram_41_7 : X_FF
    generic map(
      LOC => "SLICE_X13Y21",
      INIT => '0'
    )
    port map (
      CE => miram_n0812_inv,
      CLK => NlwBufferSignal_miram_contents_ram_41_7_CLK,
      I => NlwBufferSignal_miram_contents_ram_41_7_IN,
      O => miram_contents_ram_41(7),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_41_6 : X_FF
    generic map(
      LOC => "SLICE_X13Y21",
      INIT => '0'
    )
    port map (
      CE => miram_n0812_inv,
      CLK => NlwBufferSignal_miram_contents_ram_41_6_CLK,
      I => NlwBufferSignal_miram_contents_ram_41_6_IN,
      O => miram_contents_ram_41(6),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_41_5 : X_FF
    generic map(
      LOC => "SLICE_X13Y21",
      INIT => '0'
    )
    port map (
      CE => miram_n0812_inv,
      CLK => NlwBufferSignal_miram_contents_ram_41_5_CLK,
      I => NlwBufferSignal_miram_contents_ram_41_5_IN,
      O => miram_contents_ram_41(5),
      RST => GND,
      SET => GND
    );
  miram_n0806_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y21",
      INIT => X"0000000200000000"
    )
    port map (
      ADR0 => address(5),
      ADR1 => address(6),
      ADR4 => address(7),
      ADR3 => address(4),
      ADR2 => address(2),
      ADR5 => N27,
      O => miram_n0806_inv
    );
  miram_contents_ram_41_4 : X_FF
    generic map(
      LOC => "SLICE_X13Y21",
      INIT => '0'
    )
    port map (
      CE => miram_n0812_inv,
      CLK => NlwBufferSignal_miram_contents_ram_41_4_CLK,
      I => NlwBufferSignal_miram_contents_ram_41_4_IN,
      O => miram_contents_ram_41(4),
      RST => GND,
      SET => GND
    );
  miram_n0610_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y21",
      INIT => X"0000040000000000"
    )
    port map (
      ADR0 => miram_GND_71_o_address_7_LessThan_1_o,
      ADR4 => miram_address_temp2_1_Q,
      ADR2 => address(4),
      ADR5 => address(2),
      ADR1 => miram_address_temp2_5_Q,
      ADR3 => N16,
      O => miram_n0610_inv
    );
  miram_contents_ram_17_6 : X_FF
    generic map(
      LOC => "SLICE_X13Y22",
      INIT => '0'
    )
    port map (
      CE => miram_n0654_inv,
      CLK => NlwBufferSignal_miram_contents_ram_17_6_CLK,
      I => NlwBufferSignal_miram_contents_ram_17_6_IN,
      O => miram_contents_ram_17(6),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_17_5 : X_FF
    generic map(
      LOC => "SLICE_X13Y22",
      INIT => '0'
    )
    port map (
      CE => miram_n0654_inv,
      CLK => NlwBufferSignal_miram_contents_ram_17_5_CLK,
      I => NlwBufferSignal_miram_contents_ram_17_5_IN,
      O => miram_contents_ram_17(5),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_17_4 : X_FF
    generic map(
      LOC => "SLICE_X13Y22",
      INIT => '0'
    )
    port map (
      CE => miram_n0654_inv,
      CLK => NlwBufferSignal_miram_contents_ram_17_4_CLK,
      I => NlwBufferSignal_miram_contents_ram_17_4_IN,
      O => miram_contents_ram_17(4),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_comb1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y2",
      INIT => X"00000000FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR5 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_7652,
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_6609,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_comb
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_1 : X_FF
    generic map(
      LOC => "SLICE_X14Y2",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_1_CLK,
      I => '0',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_comb,
      RST => GND
    );
  midma_current_state_FSM_FFd2_In3 : X_MUX2
    generic map(
      LOC => "SLICE_X14Y9"
    )
    port map (
      IA => N125,
      IB => N126,
      O => midma_current_state_FSM_FFd2_In,
      SEL => midma_current_state_FSM_FFd1_6577
    );
  midma_current_state_FSM_FFd2_In3_F : X_LUT6
    generic map(
      LOC => "SLICE_X14Y9",
      INIT => X"BBAAAAAABBEAAAEA"
    )
    port map (
      ADR2 => midma_Data_count(1),
      ADR1 => midma_current_state_FSM_FFd2_6580,
      ADR5 => midma_Data_count(0),
      ADR3 => midma_current_state_FSM_FFd4_6578,
      ADR4 => midma_current_state_FSM_FFd3_6579,
      ADR0 => midma_current_state_FSM_FFd4_In22_f7_0,
      O => N125
    );
  midma_current_state_FSM_FFd2 : X_FF
    generic map(
      LOC => "SLICE_X14Y9",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_midma_current_state_FSM_FFd2_CLK,
      I => midma_current_state_FSM_FFd2_In,
      O => midma_current_state_FSM_FFd2_6580,
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  midma_current_state_FSM_FFd2_In3_G : X_LUT6
    generic map(
      LOC => "SLICE_X14Y9",
      INIT => X"AFAFAAAAAFEFAAEE"
    )
    port map (
      ADR1 => midma_current_state_FSM_FFd3_6579,
      ADR5 => RS232_PHY_Ack_in_6865,
      ADR3 => midma_current_state_FSM_FFd4_6578,
      ADR4 => midma_current_state_FSM_FFd2_6580,
      ADR2 => RS232_PHY_Transmitter_EOT_6628,
      ADR0 => midma_current_state_FSM_FFd4_In22_f7_0,
      O => N126
    );
  midma_current_state_FSM_FFd4_In1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y9",
      INIT => X"4555444405550000"
    )
    port map (
      ADR0 => midma_current_state_FSM_FFd3_6579,
      ADR4 => midma_current_state_FSM_FFd4_6578,
      ADR2 => micpu_current_state_FSM_FFd1_6615,
      ADR3 => micpu_current_state_FSM_FFd3_6616,
      ADR5 => RS232_PHY_Transmitter_EOT_6628,
      ADR1 => midma_current_state_FSM_FFd1_6577,
      O => midma_current_state_FSM_FFd4_In1_6639
    );
  midma_current_state_FSM_FFd1 : X_FF
    generic map(
      LOC => "SLICE_X14Y9",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_midma_current_state_FSM_FFd1_CLK,
      I => midma_current_state_FSM_FFd1_In,
      O => midma_current_state_FSM_FFd1_6577,
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  midma_current_state_FSM_FFd1_In1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y9",
      INIT => X"FBFFFBFFA000A000"
    )
    port map (
      ADR4 => '1',
      ADR0 => midma_current_state_FSM_FFd3_6579,
      ADR2 => midma_current_state_FSM_FFd4_6578,
      ADR5 => midma_current_state_FSM_FFd1_6577,
      ADR3 => midma_current_state_FSM_FFd2_6580,
      ADR1 => RS232_PHY_Transmitter_EOT_6628,
      O => midma_current_state_FSM_FFd1_In
    );
  INV_miram_rami_Mram_contents_ram3_DWE2 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(7),
      O => miram_rami_n0016_2_INV_miram_rami_Mram_contents_ram3_DWE2
    );
  INV_miram_rami_Mram_contents_ram3_DWE1 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(6),
      O => miram_rami_n0016_2_INV_miram_rami_Mram_contents_ram3_DWE1
    );
  INV_miram_rami_Mram_contents_ram3_CWE2 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(7),
      O => miram_rami_n0016_2_INV_miram_rami_Mram_contents_ram3_CWE2
    );
  INV_miram_rami_Mram_contents_ram3_BWE1 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(6),
      O => miram_rami_n0016_2_INV_miram_rami_Mram_contents_ram3_BWE1
    );
  miram_rami_n0016_2_miram_rami_n0016_2_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_rami_n0016(2),
      O => miram_rami_n0016_2_0
    );
  miram_rami_Mram_contents_ram3_F8 : X_MUX2
    generic map(
      LOC => "SLICE_X14Y10"
    )
    port map (
      IA => miram_rami_Mram_contents_ram3_F7_B_3127,
      IB => miram_rami_Mram_contents_ram3_F7_A_3126,
      O => miram_rami_n0016(2),
      SEL => miram_address_temp(7)
    );
  miram_rami_Mram_contents_ram3_F7_B : X_MUX2
    generic map(
      LOC => "SLICE_X14Y10"
    )
    port map (
      IA => miram_rami_Mram_contents_ram3_D_3129,
      IB => miram_rami_Mram_contents_ram3_C_3121,
      O => miram_rami_Mram_contents_ram3_F7_B_3127,
      SEL => miram_address_temp(6)
    );
  miram_rami_Mram_contents_ram3_F7_A : X_MUX2
    generic map(
      LOC => "SLICE_X14Y10"
    )
    port map (
      IA => miram_rami_Mram_contents_ram3_B_3110,
      IB => miram_rami_Mram_contents_ram3_A_3137,
      O => miram_rami_Mram_contents_ram3_F7_A_3126,
      SEL => miram_address_temp(6)
    );
  miram_rami_Mram_contents_ram3_D : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X14Y10",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_miram_rami_Mram_contents_ram3_D_RADR0,
      RADR1 => NlwBufferSignal_miram_rami_Mram_contents_ram3_D_RADR1,
      RADR2 => NlwBufferSignal_miram_rami_Mram_contents_ram3_D_RADR2,
      RADR3 => NlwBufferSignal_miram_rami_Mram_contents_ram3_D_RADR3,
      RADR4 => NlwBufferSignal_miram_rami_Mram_contents_ram3_D_RADR4,
      RADR5 => NlwBufferSignal_miram_rami_Mram_contents_ram3_D_RADR5,
      CLK => NlwBufferSignal_miram_rami_Mram_contents_ram3_D_CLK,
      I => NlwBufferSignal_miram_rami_Mram_contents_ram3_D_IN,
      O => miram_rami_Mram_contents_ram3_D_3129,
      WADR0 => NlwBufferSignal_miram_rami_Mram_contents_ram3_D_WADR0,
      WADR1 => NlwBufferSignal_miram_rami_Mram_contents_ram3_D_WADR1,
      WADR2 => NlwBufferSignal_miram_rami_Mram_contents_ram3_D_WADR2,
      WADR3 => NlwBufferSignal_miram_rami_Mram_contents_ram3_D_WADR3,
      WADR4 => NlwBufferSignal_miram_rami_Mram_contents_ram3_D_WADR4,
      WADR5 => NlwBufferSignal_miram_rami_Mram_contents_ram3_D_WADR5,
      WE1 => miram_rami_n0016_2_INV_miram_rami_Mram_contents_ram3_DWE1,
      WE2 => miram_rami_n0016_2_INV_miram_rami_Mram_contents_ram3_DWE2,
      WE => NlwBufferSignal_miram_rami_Mram_contents_ram3_D_WE
    );
  miram_rami_Mram_contents_ram3_C : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X14Y10",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_miram_rami_Mram_contents_ram3_C_RADR0,
      RADR1 => NlwBufferSignal_miram_rami_Mram_contents_ram3_C_RADR1,
      RADR2 => NlwBufferSignal_miram_rami_Mram_contents_ram3_C_RADR2,
      RADR3 => NlwBufferSignal_miram_rami_Mram_contents_ram3_C_RADR3,
      RADR4 => NlwBufferSignal_miram_rami_Mram_contents_ram3_C_RADR4,
      RADR5 => NlwBufferSignal_miram_rami_Mram_contents_ram3_C_RADR5,
      CLK => NlwBufferSignal_miram_rami_Mram_contents_ram3_C_CLK,
      I => NlwBufferSignal_miram_rami_Mram_contents_ram3_C_IN,
      O => miram_rami_Mram_contents_ram3_C_3121,
      WADR0 => NlwBufferSignal_miram_rami_Mram_contents_ram3_C_WADR0,
      WADR1 => NlwBufferSignal_miram_rami_Mram_contents_ram3_C_WADR1,
      WADR2 => NlwBufferSignal_miram_rami_Mram_contents_ram3_C_WADR2,
      WADR3 => NlwBufferSignal_miram_rami_Mram_contents_ram3_C_WADR3,
      WADR4 => NlwBufferSignal_miram_rami_Mram_contents_ram3_C_WADR4,
      WADR5 => NlwBufferSignal_miram_rami_Mram_contents_ram3_C_WADR5,
      WE1 => miram_address_temp(6),
      WE2 => miram_rami_n0016_2_INV_miram_rami_Mram_contents_ram3_CWE2,
      WE => NlwBufferSignal_miram_rami_Mram_contents_ram3_C_WE
    );
  miram_rami_Mram_contents_ram3_B : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X14Y10",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_miram_rami_Mram_contents_ram3_B_RADR0,
      RADR1 => NlwBufferSignal_miram_rami_Mram_contents_ram3_B_RADR1,
      RADR2 => NlwBufferSignal_miram_rami_Mram_contents_ram3_B_RADR2,
      RADR3 => NlwBufferSignal_miram_rami_Mram_contents_ram3_B_RADR3,
      RADR4 => NlwBufferSignal_miram_rami_Mram_contents_ram3_B_RADR4,
      RADR5 => NlwBufferSignal_miram_rami_Mram_contents_ram3_B_RADR5,
      CLK => NlwBufferSignal_miram_rami_Mram_contents_ram3_B_CLK,
      I => NlwBufferSignal_miram_rami_Mram_contents_ram3_B_IN,
      O => miram_rami_Mram_contents_ram3_B_3110,
      WADR0 => NlwBufferSignal_miram_rami_Mram_contents_ram3_B_WADR0,
      WADR1 => NlwBufferSignal_miram_rami_Mram_contents_ram3_B_WADR1,
      WADR2 => NlwBufferSignal_miram_rami_Mram_contents_ram3_B_WADR2,
      WADR3 => NlwBufferSignal_miram_rami_Mram_contents_ram3_B_WADR3,
      WADR4 => NlwBufferSignal_miram_rami_Mram_contents_ram3_B_WADR4,
      WADR5 => NlwBufferSignal_miram_rami_Mram_contents_ram3_B_WADR5,
      WE1 => miram_rami_n0016_2_INV_miram_rami_Mram_contents_ram3_BWE1,
      WE2 => miram_address_temp(7),
      WE => NlwBufferSignal_miram_rami_Mram_contents_ram3_B_WE
    );
  miram_rami_Mram_contents_ram3_A : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X14Y10",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_miram_rami_Mram_contents_ram3_A_RADR0,
      RADR1 => NlwBufferSignal_miram_rami_Mram_contents_ram3_A_RADR1,
      RADR2 => NlwBufferSignal_miram_rami_Mram_contents_ram3_A_RADR2,
      RADR3 => NlwBufferSignal_miram_rami_Mram_contents_ram3_A_RADR3,
      RADR4 => NlwBufferSignal_miram_rami_Mram_contents_ram3_A_RADR4,
      RADR5 => NlwBufferSignal_miram_rami_Mram_contents_ram3_A_RADR5,
      CLK => NlwBufferSignal_miram_rami_Mram_contents_ram3_A_CLK,
      I => NlwBufferSignal_miram_rami_Mram_contents_ram3_A_IN,
      O => miram_rami_Mram_contents_ram3_A_3137,
      WADR0 => NlwBufferSignal_miram_rami_Mram_contents_ram3_A_WADR0,
      WADR1 => NlwBufferSignal_miram_rami_Mram_contents_ram3_A_WADR1,
      WADR2 => NlwBufferSignal_miram_rami_Mram_contents_ram3_A_WADR2,
      WADR3 => NlwBufferSignal_miram_rami_Mram_contents_ram3_A_WADR3,
      WADR4 => NlwBufferSignal_miram_rami_Mram_contents_ram3_A_WADR4,
      WADR5 => NlwBufferSignal_miram_rami_Mram_contents_ram3_A_WADR5,
      WE1 => miram_address_temp(6),
      WE2 => miram_address_temp(7),
      WE => NlwBufferSignal_miram_rami_Mram_contents_ram3_A_WE
    );
  INV_miram_rami_Mram_contents_ram7_DWE2 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(7),
      O => miram_rami_n0016_6_INV_miram_rami_Mram_contents_ram7_DWE2
    );
  INV_miram_rami_Mram_contents_ram7_DWE1 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(6),
      O => miram_rami_n0016_6_INV_miram_rami_Mram_contents_ram7_DWE1
    );
  INV_miram_rami_Mram_contents_ram7_CWE2 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(7),
      O => miram_rami_n0016_6_INV_miram_rami_Mram_contents_ram7_CWE2
    );
  INV_miram_rami_Mram_contents_ram7_BWE1 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(6),
      O => miram_rami_n0016_6_INV_miram_rami_Mram_contents_ram7_BWE1
    );
  miram_rami_n0016_6_miram_rami_n0016_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_rami_n0016(6),
      O => miram_rami_n0016_6_0
    );
  miram_rami_Mram_contents_ram7_F8 : X_MUX2
    generic map(
      LOC => "SLICE_X14Y11"
    )
    port map (
      IA => miram_rami_Mram_contents_ram7_F7_B_3164,
      IB => miram_rami_Mram_contents_ram7_F7_A_3163,
      O => miram_rami_n0016(6),
      SEL => miram_address_temp(7)
    );
  miram_rami_Mram_contents_ram7_F7_B : X_MUX2
    generic map(
      LOC => "SLICE_X14Y11"
    )
    port map (
      IA => miram_rami_Mram_contents_ram7_D_3166,
      IB => miram_rami_Mram_contents_ram7_C_3158,
      O => miram_rami_Mram_contents_ram7_F7_B_3164,
      SEL => miram_address_temp(6)
    );
  miram_rami_Mram_contents_ram7_F7_A : X_MUX2
    generic map(
      LOC => "SLICE_X14Y11"
    )
    port map (
      IA => miram_rami_Mram_contents_ram7_B_3147,
      IB => miram_rami_Mram_contents_ram7_A_3174,
      O => miram_rami_Mram_contents_ram7_F7_A_3163,
      SEL => miram_address_temp(6)
    );
  miram_rami_Mram_contents_ram7_D : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X14Y11",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_miram_rami_Mram_contents_ram7_D_RADR0,
      RADR1 => NlwBufferSignal_miram_rami_Mram_contents_ram7_D_RADR1,
      RADR2 => NlwBufferSignal_miram_rami_Mram_contents_ram7_D_RADR2,
      RADR3 => NlwBufferSignal_miram_rami_Mram_contents_ram7_D_RADR3,
      RADR4 => NlwBufferSignal_miram_rami_Mram_contents_ram7_D_RADR4,
      RADR5 => NlwBufferSignal_miram_rami_Mram_contents_ram7_D_RADR5,
      CLK => NlwBufferSignal_miram_rami_Mram_contents_ram7_D_CLK,
      I => NlwBufferSignal_miram_rami_Mram_contents_ram7_D_IN,
      O => miram_rami_Mram_contents_ram7_D_3166,
      WADR0 => NlwBufferSignal_miram_rami_Mram_contents_ram7_D_WADR0,
      WADR1 => NlwBufferSignal_miram_rami_Mram_contents_ram7_D_WADR1,
      WADR2 => NlwBufferSignal_miram_rami_Mram_contents_ram7_D_WADR2,
      WADR3 => NlwBufferSignal_miram_rami_Mram_contents_ram7_D_WADR3,
      WADR4 => NlwBufferSignal_miram_rami_Mram_contents_ram7_D_WADR4,
      WADR5 => NlwBufferSignal_miram_rami_Mram_contents_ram7_D_WADR5,
      WE1 => miram_rami_n0016_6_INV_miram_rami_Mram_contents_ram7_DWE1,
      WE2 => miram_rami_n0016_6_INV_miram_rami_Mram_contents_ram7_DWE2,
      WE => NlwBufferSignal_miram_rami_Mram_contents_ram7_D_WE
    );
  miram_rami_Mram_contents_ram7_C : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X14Y11",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_miram_rami_Mram_contents_ram7_C_RADR0,
      RADR1 => NlwBufferSignal_miram_rami_Mram_contents_ram7_C_RADR1,
      RADR2 => NlwBufferSignal_miram_rami_Mram_contents_ram7_C_RADR2,
      RADR3 => NlwBufferSignal_miram_rami_Mram_contents_ram7_C_RADR3,
      RADR4 => NlwBufferSignal_miram_rami_Mram_contents_ram7_C_RADR4,
      RADR5 => NlwBufferSignal_miram_rami_Mram_contents_ram7_C_RADR5,
      CLK => NlwBufferSignal_miram_rami_Mram_contents_ram7_C_CLK,
      I => NlwBufferSignal_miram_rami_Mram_contents_ram7_C_IN,
      O => miram_rami_Mram_contents_ram7_C_3158,
      WADR0 => NlwBufferSignal_miram_rami_Mram_contents_ram7_C_WADR0,
      WADR1 => NlwBufferSignal_miram_rami_Mram_contents_ram7_C_WADR1,
      WADR2 => NlwBufferSignal_miram_rami_Mram_contents_ram7_C_WADR2,
      WADR3 => NlwBufferSignal_miram_rami_Mram_contents_ram7_C_WADR3,
      WADR4 => NlwBufferSignal_miram_rami_Mram_contents_ram7_C_WADR4,
      WADR5 => NlwBufferSignal_miram_rami_Mram_contents_ram7_C_WADR5,
      WE1 => miram_address_temp(6),
      WE2 => miram_rami_n0016_6_INV_miram_rami_Mram_contents_ram7_CWE2,
      WE => NlwBufferSignal_miram_rami_Mram_contents_ram7_C_WE
    );
  miram_rami_Mram_contents_ram7_B : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X14Y11",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_miram_rami_Mram_contents_ram7_B_RADR0,
      RADR1 => NlwBufferSignal_miram_rami_Mram_contents_ram7_B_RADR1,
      RADR2 => NlwBufferSignal_miram_rami_Mram_contents_ram7_B_RADR2,
      RADR3 => NlwBufferSignal_miram_rami_Mram_contents_ram7_B_RADR3,
      RADR4 => NlwBufferSignal_miram_rami_Mram_contents_ram7_B_RADR4,
      RADR5 => NlwBufferSignal_miram_rami_Mram_contents_ram7_B_RADR5,
      CLK => NlwBufferSignal_miram_rami_Mram_contents_ram7_B_CLK,
      I => NlwBufferSignal_miram_rami_Mram_contents_ram7_B_IN,
      O => miram_rami_Mram_contents_ram7_B_3147,
      WADR0 => NlwBufferSignal_miram_rami_Mram_contents_ram7_B_WADR0,
      WADR1 => NlwBufferSignal_miram_rami_Mram_contents_ram7_B_WADR1,
      WADR2 => NlwBufferSignal_miram_rami_Mram_contents_ram7_B_WADR2,
      WADR3 => NlwBufferSignal_miram_rami_Mram_contents_ram7_B_WADR3,
      WADR4 => NlwBufferSignal_miram_rami_Mram_contents_ram7_B_WADR4,
      WADR5 => NlwBufferSignal_miram_rami_Mram_contents_ram7_B_WADR5,
      WE1 => miram_rami_n0016_6_INV_miram_rami_Mram_contents_ram7_BWE1,
      WE2 => miram_address_temp(7),
      WE => NlwBufferSignal_miram_rami_Mram_contents_ram7_B_WE
    );
  miram_rami_Mram_contents_ram7_A : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X14Y11",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_miram_rami_Mram_contents_ram7_A_RADR0,
      RADR1 => NlwBufferSignal_miram_rami_Mram_contents_ram7_A_RADR1,
      RADR2 => NlwBufferSignal_miram_rami_Mram_contents_ram7_A_RADR2,
      RADR3 => NlwBufferSignal_miram_rami_Mram_contents_ram7_A_RADR3,
      RADR4 => NlwBufferSignal_miram_rami_Mram_contents_ram7_A_RADR4,
      RADR5 => NlwBufferSignal_miram_rami_Mram_contents_ram7_A_RADR5,
      CLK => NlwBufferSignal_miram_rami_Mram_contents_ram7_A_CLK,
      I => NlwBufferSignal_miram_rami_Mram_contents_ram7_A_IN,
      O => miram_rami_Mram_contents_ram7_A_3174,
      WADR0 => NlwBufferSignal_miram_rami_Mram_contents_ram7_A_WADR0,
      WADR1 => NlwBufferSignal_miram_rami_Mram_contents_ram7_A_WADR1,
      WADR2 => NlwBufferSignal_miram_rami_Mram_contents_ram7_A_WADR2,
      WADR3 => NlwBufferSignal_miram_rami_Mram_contents_ram7_A_WADR3,
      WADR4 => NlwBufferSignal_miram_rami_Mram_contents_ram7_A_WADR4,
      WADR5 => NlwBufferSignal_miram_rami_Mram_contents_ram7_A_WADR5,
      WE1 => miram_address_temp(6),
      WE2 => miram_address_temp(7),
      WE => NlwBufferSignal_miram_rami_Mram_contents_ram7_A_WE
    );
  INV_miram_rami_Mram_contents_ram5_DWE2 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(7),
      O => miram_rami_n0016_4_INV_miram_rami_Mram_contents_ram5_DWE2
    );
  INV_miram_rami_Mram_contents_ram5_DWE1 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(6),
      O => miram_rami_n0016_4_INV_miram_rami_Mram_contents_ram5_DWE1
    );
  INV_miram_rami_Mram_contents_ram5_CWE2 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(7),
      O => miram_rami_n0016_4_INV_miram_rami_Mram_contents_ram5_CWE2
    );
  INV_miram_rami_Mram_contents_ram5_BWE1 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(6),
      O => miram_rami_n0016_4_INV_miram_rami_Mram_contents_ram5_BWE1
    );
  miram_rami_n0016_4_miram_rami_n0016_4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_rami_n0016(4),
      O => miram_rami_n0016_4_0
    );
  miram_rami_Mram_contents_ram5_F8 : X_MUX2
    generic map(
      LOC => "SLICE_X14Y12"
    )
    port map (
      IA => miram_rami_Mram_contents_ram5_F7_B_3201,
      IB => miram_rami_Mram_contents_ram5_F7_A_3200,
      O => miram_rami_n0016(4),
      SEL => miram_address_temp(7)
    );
  miram_rami_Mram_contents_ram5_F7_B : X_MUX2
    generic map(
      LOC => "SLICE_X14Y12"
    )
    port map (
      IA => miram_rami_Mram_contents_ram5_D_3203,
      IB => miram_rami_Mram_contents_ram5_C_3195,
      O => miram_rami_Mram_contents_ram5_F7_B_3201,
      SEL => miram_address_temp(6)
    );
  miram_rami_Mram_contents_ram5_F7_A : X_MUX2
    generic map(
      LOC => "SLICE_X14Y12"
    )
    port map (
      IA => miram_rami_Mram_contents_ram5_B_3184,
      IB => miram_rami_Mram_contents_ram5_A_3211,
      O => miram_rami_Mram_contents_ram5_F7_A_3200,
      SEL => miram_address_temp(6)
    );
  miram_rami_Mram_contents_ram5_D : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X14Y12",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_miram_rami_Mram_contents_ram5_D_RADR0,
      RADR1 => NlwBufferSignal_miram_rami_Mram_contents_ram5_D_RADR1,
      RADR2 => NlwBufferSignal_miram_rami_Mram_contents_ram5_D_RADR2,
      RADR3 => NlwBufferSignal_miram_rami_Mram_contents_ram5_D_RADR3,
      RADR4 => NlwBufferSignal_miram_rami_Mram_contents_ram5_D_RADR4,
      RADR5 => NlwBufferSignal_miram_rami_Mram_contents_ram5_D_RADR5,
      CLK => NlwBufferSignal_miram_rami_Mram_contents_ram5_D_CLK,
      I => NlwBufferSignal_miram_rami_Mram_contents_ram5_D_IN,
      O => miram_rami_Mram_contents_ram5_D_3203,
      WADR0 => NlwBufferSignal_miram_rami_Mram_contents_ram5_D_WADR0,
      WADR1 => NlwBufferSignal_miram_rami_Mram_contents_ram5_D_WADR1,
      WADR2 => NlwBufferSignal_miram_rami_Mram_contents_ram5_D_WADR2,
      WADR3 => NlwBufferSignal_miram_rami_Mram_contents_ram5_D_WADR3,
      WADR4 => NlwBufferSignal_miram_rami_Mram_contents_ram5_D_WADR4,
      WADR5 => NlwBufferSignal_miram_rami_Mram_contents_ram5_D_WADR5,
      WE1 => miram_rami_n0016_4_INV_miram_rami_Mram_contents_ram5_DWE1,
      WE2 => miram_rami_n0016_4_INV_miram_rami_Mram_contents_ram5_DWE2,
      WE => NlwBufferSignal_miram_rami_Mram_contents_ram5_D_WE
    );
  miram_rami_Mram_contents_ram5_C : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X14Y12",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_miram_rami_Mram_contents_ram5_C_RADR0,
      RADR1 => NlwBufferSignal_miram_rami_Mram_contents_ram5_C_RADR1,
      RADR2 => NlwBufferSignal_miram_rami_Mram_contents_ram5_C_RADR2,
      RADR3 => NlwBufferSignal_miram_rami_Mram_contents_ram5_C_RADR3,
      RADR4 => NlwBufferSignal_miram_rami_Mram_contents_ram5_C_RADR4,
      RADR5 => NlwBufferSignal_miram_rami_Mram_contents_ram5_C_RADR5,
      CLK => NlwBufferSignal_miram_rami_Mram_contents_ram5_C_CLK,
      I => NlwBufferSignal_miram_rami_Mram_contents_ram5_C_IN,
      O => miram_rami_Mram_contents_ram5_C_3195,
      WADR0 => NlwBufferSignal_miram_rami_Mram_contents_ram5_C_WADR0,
      WADR1 => NlwBufferSignal_miram_rami_Mram_contents_ram5_C_WADR1,
      WADR2 => NlwBufferSignal_miram_rami_Mram_contents_ram5_C_WADR2,
      WADR3 => NlwBufferSignal_miram_rami_Mram_contents_ram5_C_WADR3,
      WADR4 => NlwBufferSignal_miram_rami_Mram_contents_ram5_C_WADR4,
      WADR5 => NlwBufferSignal_miram_rami_Mram_contents_ram5_C_WADR5,
      WE1 => miram_address_temp(6),
      WE2 => miram_rami_n0016_4_INV_miram_rami_Mram_contents_ram5_CWE2,
      WE => NlwBufferSignal_miram_rami_Mram_contents_ram5_C_WE
    );
  miram_rami_Mram_contents_ram5_B : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X14Y12",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_miram_rami_Mram_contents_ram5_B_RADR0,
      RADR1 => NlwBufferSignal_miram_rami_Mram_contents_ram5_B_RADR1,
      RADR2 => NlwBufferSignal_miram_rami_Mram_contents_ram5_B_RADR2,
      RADR3 => NlwBufferSignal_miram_rami_Mram_contents_ram5_B_RADR3,
      RADR4 => NlwBufferSignal_miram_rami_Mram_contents_ram5_B_RADR4,
      RADR5 => NlwBufferSignal_miram_rami_Mram_contents_ram5_B_RADR5,
      CLK => NlwBufferSignal_miram_rami_Mram_contents_ram5_B_CLK,
      I => NlwBufferSignal_miram_rami_Mram_contents_ram5_B_IN,
      O => miram_rami_Mram_contents_ram5_B_3184,
      WADR0 => NlwBufferSignal_miram_rami_Mram_contents_ram5_B_WADR0,
      WADR1 => NlwBufferSignal_miram_rami_Mram_contents_ram5_B_WADR1,
      WADR2 => NlwBufferSignal_miram_rami_Mram_contents_ram5_B_WADR2,
      WADR3 => NlwBufferSignal_miram_rami_Mram_contents_ram5_B_WADR3,
      WADR4 => NlwBufferSignal_miram_rami_Mram_contents_ram5_B_WADR4,
      WADR5 => NlwBufferSignal_miram_rami_Mram_contents_ram5_B_WADR5,
      WE1 => miram_rami_n0016_4_INV_miram_rami_Mram_contents_ram5_BWE1,
      WE2 => miram_address_temp(7),
      WE => NlwBufferSignal_miram_rami_Mram_contents_ram5_B_WE
    );
  miram_rami_Mram_contents_ram5_A : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X14Y12",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_miram_rami_Mram_contents_ram5_A_RADR0,
      RADR1 => NlwBufferSignal_miram_rami_Mram_contents_ram5_A_RADR1,
      RADR2 => NlwBufferSignal_miram_rami_Mram_contents_ram5_A_RADR2,
      RADR3 => NlwBufferSignal_miram_rami_Mram_contents_ram5_A_RADR3,
      RADR4 => NlwBufferSignal_miram_rami_Mram_contents_ram5_A_RADR4,
      RADR5 => NlwBufferSignal_miram_rami_Mram_contents_ram5_A_RADR5,
      CLK => NlwBufferSignal_miram_rami_Mram_contents_ram5_A_CLK,
      I => NlwBufferSignal_miram_rami_Mram_contents_ram5_A_IN,
      O => miram_rami_Mram_contents_ram5_A_3211,
      WADR0 => NlwBufferSignal_miram_rami_Mram_contents_ram5_A_WADR0,
      WADR1 => NlwBufferSignal_miram_rami_Mram_contents_ram5_A_WADR1,
      WADR2 => NlwBufferSignal_miram_rami_Mram_contents_ram5_A_WADR2,
      WADR3 => NlwBufferSignal_miram_rami_Mram_contents_ram5_A_WADR3,
      WADR4 => NlwBufferSignal_miram_rami_Mram_contents_ram5_A_WADR4,
      WADR5 => NlwBufferSignal_miram_rami_Mram_contents_ram5_A_WADR5,
      WE1 => miram_address_temp(6),
      WE2 => miram_address_temp(7),
      WE => NlwBufferSignal_miram_rami_Mram_contents_ram5_A_WE
    );
  miram_n0788_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y13",
      INIT => X"0000000000000080"
    )
    port map (
      ADR4 => address(4),
      ADR1 => address(5),
      ADR3 => address(7),
      ADR5 => address(6),
      ADR2 => address(2),
      ADR0 => N26,
      O => miram_n0788_inv
    );
  miram_n0716_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y13",
      INIT => X"0000000004000000"
    )
    port map (
      ADR0 => address(6),
      ADR2 => address(7),
      ADR5 => address(2),
      ADR4 => address(4),
      ADR1 => address(5),
      ADR3 => N27,
      O => miram_n0716_inv
    );
  micpu_INS_reg_0 : X_FF
    generic map(
      LOC => "SLICE_X14Y13",
      INIT => '0'
    )
    port map (
      CE => micpu_n0554_inv_0,
      CLK => NlwBufferSignal_micpu_INS_reg_0_CLK,
      I => NlwBufferSignal_micpu_INS_reg_0_IN,
      O => micpu_INS_reg(0),
      RST => GND,
      SET => GND
    );
  miram_n0638_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y13",
      INIT => X"0000100000000000"
    )
    port map (
      ADR4 => miram_GND_71_o_address_7_LessThan_1_o,
      ADR1 => miram_address_temp2_1_Q,
      ADR0 => address(5),
      ADR5 => address(2),
      ADR2 => miram_address_temp2_4_Q,
      ADR3 => N15,
      O => miram_n0638_inv
    );
  miram_contents_ram_33_3 : X_FF
    generic map(
      LOC => "SLICE_X14Y14",
      INIT => '0'
    )
    port map (
      CE => miram_n0622_inv,
      CLK => NlwBufferSignal_miram_contents_ram_33_3_CLK,
      I => NlwBufferSignal_miram_contents_ram_33_3_IN,
      O => miram_contents_ram_33(3),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_33_2 : X_FF
    generic map(
      LOC => "SLICE_X14Y14",
      INIT => '0'
    )
    port map (
      CE => miram_n0622_inv,
      CLK => NlwBufferSignal_miram_contents_ram_33_2_CLK,
      I => NlwBufferSignal_miram_contents_ram_33_2_IN,
      O => miram_contents_ram_33(2),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  address_4_LogicTrst_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y14",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => micpu_TMP_reg(4),
      ADR3 => N2,
      O => N105
    );
  miram_contents_ram_33_1 : X_FF
    generic map(
      LOC => "SLICE_X14Y14",
      INIT => '0'
    )
    port map (
      CE => miram_n0622_inv,
      CLK => NlwBufferSignal_miram_contents_ram_33_1_CLK,
      I => NlwBufferSignal_miram_contents_ram_33_1_IN,
      O => miram_contents_ram_33(1),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  micpu_Mmux_GND_110_o_INS_reg_4_MUX_634_o181 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y14",
      INIT => X"0000000000100A0A"
    )
    port map (
      ADR3 => micpu_INS_reg(1),
      ADR1 => micpu_INS_reg(0),
      ADR2 => micpu_INS_reg(2),
      ADR0 => micpu_INS_reg(4),
      ADR5 => micpu_INS_reg(3),
      ADR4 => micpu_INS_reg(5),
      O => N2
    );
  miram_contents_ram_33_0 : X_FF
    generic map(
      LOC => "SLICE_X14Y14",
      INIT => '0'
    )
    port map (
      CE => miram_n0622_inv,
      CLK => NlwBufferSignal_miram_contents_ram_33_0_CLK,
      I => NlwBufferSignal_miram_contents_ram_33_0_IN,
      O => miram_contents_ram_33(0),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  address_1_LogicTrst_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y14",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR3 => micpu_TMP_reg(1),
      ADR4 => N2,
      O => N79
    );
  address_5_LogicTrst : X_LUT6
    generic map(
      LOC => "SLICE_X14Y15",
      INIT => X"EFEFEFEFEFC5C5C5"
    )
    port map (
      ADR1 => midma_address(5),
      ADR2 => midma_GND_15_o_clk_DFF_35_6584,
      ADR3 => micpu_TMP_reg_7_Index_Reg_7_add_24_OUT_5_0,
      ADR4 => N11,
      ADR5 => N103,
      ADR0 => micpu_current_state_2_PWR_78_o_Mux_170_o,
      O => address(5)
    );
  midma_address_5 : X_FF
    generic map(
      LOC => "SLICE_X14Y15",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_midma_address_5_CLK,
      I => midma_n0277(5),
      O => midma_address(5),
      RST => GND,
      SET => GND
    );
  midma_Mmux_n027761 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y15",
      INIT => X"0011000000000000"
    )
    port map (
      ADR2 => '1',
      ADR4 => midma_current_state_FSM_FFd3_6579,
      ADR0 => midma_current_state_FSM_FFd1_6577,
      ADR1 => midma_current_state_FSM_FFd4_6578,
      ADR3 => midma_current_state_FSM_FFd2_6580,
      ADR5 => address(5),
      O => midma_n0277(5)
    );
  address_4_LogicTrst : X_LUT6
    generic map(
      LOC => "SLICE_X14Y15",
      INIT => X"FFFFCFCFEAC0CFCF"
    )
    port map (
      ADR1 => midma_address(4),
      ADR2 => midma_GND_15_o_clk_DFF_35_6584,
      ADR0 => micpu_TMP_reg_7_Index_Reg_7_add_24_OUT_4_0,
      ADR3 => N11,
      ADR5 => N105,
      ADR4 => micpu_current_state_2_PWR_78_o_Mux_170_o,
      O => address(4)
    );
  midma_address_4 : X_FF
    generic map(
      LOC => "SLICE_X14Y15",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_midma_address_4_CLK,
      I => midma_n0277(4),
      O => midma_address(4),
      RST => GND,
      SET => GND
    );
  midma_Mmux_n027751 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y15",
      INIT => X"0010000000100000"
    )
    port map (
      ADR5 => '1',
      ADR4 => midma_current_state_FSM_FFd3_6579,
      ADR1 => midma_current_state_FSM_FFd1_6577,
      ADR3 => midma_current_state_FSM_FFd4_6578,
      ADR0 => midma_current_state_FSM_FFd2_6580,
      ADR2 => address(4),
      O => midma_n0277(4)
    );
  INV_miram_rami_Mram_contents_ram2_DWE2 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(7),
      O => miram_rami_n0016_1_INV_miram_rami_Mram_contents_ram2_DWE2
    );
  INV_miram_rami_Mram_contents_ram2_DWE1 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(6),
      O => miram_rami_n0016_1_INV_miram_rami_Mram_contents_ram2_DWE1
    );
  INV_miram_rami_Mram_contents_ram2_CWE2 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(7),
      O => miram_rami_n0016_1_INV_miram_rami_Mram_contents_ram2_CWE2
    );
  INV_miram_rami_Mram_contents_ram2_BWE1 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(6),
      O => miram_rami_n0016_1_INV_miram_rami_Mram_contents_ram2_BWE1
    );
  miram_rami_n0016_1_miram_rami_n0016_1_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_rami_n0016(1),
      O => miram_rami_n0016_1_0
    );
  miram_rami_Mram_contents_ram2_F8 : X_MUX2
    generic map(
      LOC => "SLICE_X14Y16"
    )
    port map (
      IA => miram_rami_Mram_contents_ram2_F7_B_3316,
      IB => miram_rami_Mram_contents_ram2_F7_A_3315,
      O => miram_rami_n0016(1),
      SEL => miram_address_temp(7)
    );
  miram_rami_Mram_contents_ram2_F7_B : X_MUX2
    generic map(
      LOC => "SLICE_X14Y16"
    )
    port map (
      IA => miram_rami_Mram_contents_ram2_D_3318,
      IB => miram_rami_Mram_contents_ram2_C_3310,
      O => miram_rami_Mram_contents_ram2_F7_B_3316,
      SEL => miram_address_temp(6)
    );
  miram_rami_Mram_contents_ram2_F7_A : X_MUX2
    generic map(
      LOC => "SLICE_X14Y16"
    )
    port map (
      IA => miram_rami_Mram_contents_ram2_B_3299,
      IB => miram_rami_Mram_contents_ram2_A_3326,
      O => miram_rami_Mram_contents_ram2_F7_A_3315,
      SEL => miram_address_temp(6)
    );
  miram_rami_Mram_contents_ram2_D : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X14Y16",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_miram_rami_Mram_contents_ram2_D_RADR0,
      RADR1 => NlwBufferSignal_miram_rami_Mram_contents_ram2_D_RADR1,
      RADR2 => NlwBufferSignal_miram_rami_Mram_contents_ram2_D_RADR2,
      RADR3 => NlwBufferSignal_miram_rami_Mram_contents_ram2_D_RADR3,
      RADR4 => NlwBufferSignal_miram_rami_Mram_contents_ram2_D_RADR4,
      RADR5 => NlwBufferSignal_miram_rami_Mram_contents_ram2_D_RADR5,
      CLK => NlwBufferSignal_miram_rami_Mram_contents_ram2_D_CLK,
      I => NlwBufferSignal_miram_rami_Mram_contents_ram2_D_IN,
      O => miram_rami_Mram_contents_ram2_D_3318,
      WADR0 => NlwBufferSignal_miram_rami_Mram_contents_ram2_D_WADR0,
      WADR1 => NlwBufferSignal_miram_rami_Mram_contents_ram2_D_WADR1,
      WADR2 => NlwBufferSignal_miram_rami_Mram_contents_ram2_D_WADR2,
      WADR3 => NlwBufferSignal_miram_rami_Mram_contents_ram2_D_WADR3,
      WADR4 => NlwBufferSignal_miram_rami_Mram_contents_ram2_D_WADR4,
      WADR5 => NlwBufferSignal_miram_rami_Mram_contents_ram2_D_WADR5,
      WE1 => miram_rami_n0016_1_INV_miram_rami_Mram_contents_ram2_DWE1,
      WE2 => miram_rami_n0016_1_INV_miram_rami_Mram_contents_ram2_DWE2,
      WE => NlwBufferSignal_miram_rami_Mram_contents_ram2_D_WE
    );
  miram_rami_Mram_contents_ram2_C : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X14Y16",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_miram_rami_Mram_contents_ram2_C_RADR0,
      RADR1 => NlwBufferSignal_miram_rami_Mram_contents_ram2_C_RADR1,
      RADR2 => NlwBufferSignal_miram_rami_Mram_contents_ram2_C_RADR2,
      RADR3 => NlwBufferSignal_miram_rami_Mram_contents_ram2_C_RADR3,
      RADR4 => NlwBufferSignal_miram_rami_Mram_contents_ram2_C_RADR4,
      RADR5 => NlwBufferSignal_miram_rami_Mram_contents_ram2_C_RADR5,
      CLK => NlwBufferSignal_miram_rami_Mram_contents_ram2_C_CLK,
      I => NlwBufferSignal_miram_rami_Mram_contents_ram2_C_IN,
      O => miram_rami_Mram_contents_ram2_C_3310,
      WADR0 => NlwBufferSignal_miram_rami_Mram_contents_ram2_C_WADR0,
      WADR1 => NlwBufferSignal_miram_rami_Mram_contents_ram2_C_WADR1,
      WADR2 => NlwBufferSignal_miram_rami_Mram_contents_ram2_C_WADR2,
      WADR3 => NlwBufferSignal_miram_rami_Mram_contents_ram2_C_WADR3,
      WADR4 => NlwBufferSignal_miram_rami_Mram_contents_ram2_C_WADR4,
      WADR5 => NlwBufferSignal_miram_rami_Mram_contents_ram2_C_WADR5,
      WE1 => miram_address_temp(6),
      WE2 => miram_rami_n0016_1_INV_miram_rami_Mram_contents_ram2_CWE2,
      WE => NlwBufferSignal_miram_rami_Mram_contents_ram2_C_WE
    );
  miram_rami_Mram_contents_ram2_B : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X14Y16",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_miram_rami_Mram_contents_ram2_B_RADR0,
      RADR1 => NlwBufferSignal_miram_rami_Mram_contents_ram2_B_RADR1,
      RADR2 => NlwBufferSignal_miram_rami_Mram_contents_ram2_B_RADR2,
      RADR3 => NlwBufferSignal_miram_rami_Mram_contents_ram2_B_RADR3,
      RADR4 => NlwBufferSignal_miram_rami_Mram_contents_ram2_B_RADR4,
      RADR5 => NlwBufferSignal_miram_rami_Mram_contents_ram2_B_RADR5,
      CLK => NlwBufferSignal_miram_rami_Mram_contents_ram2_B_CLK,
      I => NlwBufferSignal_miram_rami_Mram_contents_ram2_B_IN,
      O => miram_rami_Mram_contents_ram2_B_3299,
      WADR0 => NlwBufferSignal_miram_rami_Mram_contents_ram2_B_WADR0,
      WADR1 => NlwBufferSignal_miram_rami_Mram_contents_ram2_B_WADR1,
      WADR2 => NlwBufferSignal_miram_rami_Mram_contents_ram2_B_WADR2,
      WADR3 => NlwBufferSignal_miram_rami_Mram_contents_ram2_B_WADR3,
      WADR4 => NlwBufferSignal_miram_rami_Mram_contents_ram2_B_WADR4,
      WADR5 => NlwBufferSignal_miram_rami_Mram_contents_ram2_B_WADR5,
      WE1 => miram_rami_n0016_1_INV_miram_rami_Mram_contents_ram2_BWE1,
      WE2 => miram_address_temp(7),
      WE => NlwBufferSignal_miram_rami_Mram_contents_ram2_B_WE
    );
  miram_rami_Mram_contents_ram2_A : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X14Y16",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_miram_rami_Mram_contents_ram2_A_RADR0,
      RADR1 => NlwBufferSignal_miram_rami_Mram_contents_ram2_A_RADR1,
      RADR2 => NlwBufferSignal_miram_rami_Mram_contents_ram2_A_RADR2,
      RADR3 => NlwBufferSignal_miram_rami_Mram_contents_ram2_A_RADR3,
      RADR4 => NlwBufferSignal_miram_rami_Mram_contents_ram2_A_RADR4,
      RADR5 => NlwBufferSignal_miram_rami_Mram_contents_ram2_A_RADR5,
      CLK => NlwBufferSignal_miram_rami_Mram_contents_ram2_A_CLK,
      I => NlwBufferSignal_miram_rami_Mram_contents_ram2_A_IN,
      O => miram_rami_Mram_contents_ram2_A_3326,
      WADR0 => NlwBufferSignal_miram_rami_Mram_contents_ram2_A_WADR0,
      WADR1 => NlwBufferSignal_miram_rami_Mram_contents_ram2_A_WADR1,
      WADR2 => NlwBufferSignal_miram_rami_Mram_contents_ram2_A_WADR2,
      WADR3 => NlwBufferSignal_miram_rami_Mram_contents_ram2_A_WADR3,
      WADR4 => NlwBufferSignal_miram_rami_Mram_contents_ram2_A_WADR4,
      WADR5 => NlwBufferSignal_miram_rami_Mram_contents_ram2_A_WADR5,
      WE1 => miram_address_temp(6),
      WE2 => miram_address_temp(7),
      WE => NlwBufferSignal_miram_rami_Mram_contents_ram2_A_WE
    );
  INV_miram_rami_Mram_contents_ram6_DWE2 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(7),
      O => miram_rami_n0016_5_INV_miram_rami_Mram_contents_ram6_DWE2
    );
  INV_miram_rami_Mram_contents_ram6_DWE1 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(6),
      O => miram_rami_n0016_5_INV_miram_rami_Mram_contents_ram6_DWE1
    );
  INV_miram_rami_Mram_contents_ram6_CWE2 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(7),
      O => miram_rami_n0016_5_INV_miram_rami_Mram_contents_ram6_CWE2
    );
  INV_miram_rami_Mram_contents_ram6_BWE1 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(6),
      O => miram_rami_n0016_5_INV_miram_rami_Mram_contents_ram6_BWE1
    );
  miram_rami_n0016_5_miram_rami_n0016_5_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_rami_n0016(5),
      O => miram_rami_n0016_5_0
    );
  miram_rami_Mram_contents_ram6_F8 : X_MUX2
    generic map(
      LOC => "SLICE_X14Y17"
    )
    port map (
      IA => miram_rami_Mram_contents_ram6_F7_B_3353,
      IB => miram_rami_Mram_contents_ram6_F7_A_3352,
      O => miram_rami_n0016(5),
      SEL => miram_address_temp(7)
    );
  miram_rami_Mram_contents_ram6_F7_B : X_MUX2
    generic map(
      LOC => "SLICE_X14Y17"
    )
    port map (
      IA => miram_rami_Mram_contents_ram6_D_3355,
      IB => miram_rami_Mram_contents_ram6_C_3347,
      O => miram_rami_Mram_contents_ram6_F7_B_3353,
      SEL => miram_address_temp(6)
    );
  miram_rami_Mram_contents_ram6_F7_A : X_MUX2
    generic map(
      LOC => "SLICE_X14Y17"
    )
    port map (
      IA => miram_rami_Mram_contents_ram6_B_3336,
      IB => miram_rami_Mram_contents_ram6_A_3363,
      O => miram_rami_Mram_contents_ram6_F7_A_3352,
      SEL => miram_address_temp(6)
    );
  miram_rami_Mram_contents_ram6_D : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X14Y17",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_miram_rami_Mram_contents_ram6_D_RADR0,
      RADR1 => NlwBufferSignal_miram_rami_Mram_contents_ram6_D_RADR1,
      RADR2 => NlwBufferSignal_miram_rami_Mram_contents_ram6_D_RADR2,
      RADR3 => NlwBufferSignal_miram_rami_Mram_contents_ram6_D_RADR3,
      RADR4 => NlwBufferSignal_miram_rami_Mram_contents_ram6_D_RADR4,
      RADR5 => NlwBufferSignal_miram_rami_Mram_contents_ram6_D_RADR5,
      CLK => NlwBufferSignal_miram_rami_Mram_contents_ram6_D_CLK,
      I => NlwBufferSignal_miram_rami_Mram_contents_ram6_D_IN,
      O => miram_rami_Mram_contents_ram6_D_3355,
      WADR0 => NlwBufferSignal_miram_rami_Mram_contents_ram6_D_WADR0,
      WADR1 => NlwBufferSignal_miram_rami_Mram_contents_ram6_D_WADR1,
      WADR2 => NlwBufferSignal_miram_rami_Mram_contents_ram6_D_WADR2,
      WADR3 => NlwBufferSignal_miram_rami_Mram_contents_ram6_D_WADR3,
      WADR4 => NlwBufferSignal_miram_rami_Mram_contents_ram6_D_WADR4,
      WADR5 => NlwBufferSignal_miram_rami_Mram_contents_ram6_D_WADR5,
      WE1 => miram_rami_n0016_5_INV_miram_rami_Mram_contents_ram6_DWE1,
      WE2 => miram_rami_n0016_5_INV_miram_rami_Mram_contents_ram6_DWE2,
      WE => NlwBufferSignal_miram_rami_Mram_contents_ram6_D_WE
    );
  miram_rami_Mram_contents_ram6_C : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X14Y17",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_miram_rami_Mram_contents_ram6_C_RADR0,
      RADR1 => NlwBufferSignal_miram_rami_Mram_contents_ram6_C_RADR1,
      RADR2 => NlwBufferSignal_miram_rami_Mram_contents_ram6_C_RADR2,
      RADR3 => NlwBufferSignal_miram_rami_Mram_contents_ram6_C_RADR3,
      RADR4 => NlwBufferSignal_miram_rami_Mram_contents_ram6_C_RADR4,
      RADR5 => NlwBufferSignal_miram_rami_Mram_contents_ram6_C_RADR5,
      CLK => NlwBufferSignal_miram_rami_Mram_contents_ram6_C_CLK,
      I => NlwBufferSignal_miram_rami_Mram_contents_ram6_C_IN,
      O => miram_rami_Mram_contents_ram6_C_3347,
      WADR0 => NlwBufferSignal_miram_rami_Mram_contents_ram6_C_WADR0,
      WADR1 => NlwBufferSignal_miram_rami_Mram_contents_ram6_C_WADR1,
      WADR2 => NlwBufferSignal_miram_rami_Mram_contents_ram6_C_WADR2,
      WADR3 => NlwBufferSignal_miram_rami_Mram_contents_ram6_C_WADR3,
      WADR4 => NlwBufferSignal_miram_rami_Mram_contents_ram6_C_WADR4,
      WADR5 => NlwBufferSignal_miram_rami_Mram_contents_ram6_C_WADR5,
      WE1 => miram_address_temp(6),
      WE2 => miram_rami_n0016_5_INV_miram_rami_Mram_contents_ram6_CWE2,
      WE => NlwBufferSignal_miram_rami_Mram_contents_ram6_C_WE
    );
  miram_rami_Mram_contents_ram6_B : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X14Y17",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_miram_rami_Mram_contents_ram6_B_RADR0,
      RADR1 => NlwBufferSignal_miram_rami_Mram_contents_ram6_B_RADR1,
      RADR2 => NlwBufferSignal_miram_rami_Mram_contents_ram6_B_RADR2,
      RADR3 => NlwBufferSignal_miram_rami_Mram_contents_ram6_B_RADR3,
      RADR4 => NlwBufferSignal_miram_rami_Mram_contents_ram6_B_RADR4,
      RADR5 => NlwBufferSignal_miram_rami_Mram_contents_ram6_B_RADR5,
      CLK => NlwBufferSignal_miram_rami_Mram_contents_ram6_B_CLK,
      I => NlwBufferSignal_miram_rami_Mram_contents_ram6_B_IN,
      O => miram_rami_Mram_contents_ram6_B_3336,
      WADR0 => NlwBufferSignal_miram_rami_Mram_contents_ram6_B_WADR0,
      WADR1 => NlwBufferSignal_miram_rami_Mram_contents_ram6_B_WADR1,
      WADR2 => NlwBufferSignal_miram_rami_Mram_contents_ram6_B_WADR2,
      WADR3 => NlwBufferSignal_miram_rami_Mram_contents_ram6_B_WADR3,
      WADR4 => NlwBufferSignal_miram_rami_Mram_contents_ram6_B_WADR4,
      WADR5 => NlwBufferSignal_miram_rami_Mram_contents_ram6_B_WADR5,
      WE1 => miram_rami_n0016_5_INV_miram_rami_Mram_contents_ram6_BWE1,
      WE2 => miram_address_temp(7),
      WE => NlwBufferSignal_miram_rami_Mram_contents_ram6_B_WE
    );
  miram_rami_Mram_contents_ram6_A : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X14Y17",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_miram_rami_Mram_contents_ram6_A_RADR0,
      RADR1 => NlwBufferSignal_miram_rami_Mram_contents_ram6_A_RADR1,
      RADR2 => NlwBufferSignal_miram_rami_Mram_contents_ram6_A_RADR2,
      RADR3 => NlwBufferSignal_miram_rami_Mram_contents_ram6_A_RADR3,
      RADR4 => NlwBufferSignal_miram_rami_Mram_contents_ram6_A_RADR4,
      RADR5 => NlwBufferSignal_miram_rami_Mram_contents_ram6_A_RADR5,
      CLK => NlwBufferSignal_miram_rami_Mram_contents_ram6_A_CLK,
      I => NlwBufferSignal_miram_rami_Mram_contents_ram6_A_IN,
      O => miram_rami_Mram_contents_ram6_A_3363,
      WADR0 => NlwBufferSignal_miram_rami_Mram_contents_ram6_A_WADR0,
      WADR1 => NlwBufferSignal_miram_rami_Mram_contents_ram6_A_WADR1,
      WADR2 => NlwBufferSignal_miram_rami_Mram_contents_ram6_A_WADR2,
      WADR3 => NlwBufferSignal_miram_rami_Mram_contents_ram6_A_WADR3,
      WADR4 => NlwBufferSignal_miram_rami_Mram_contents_ram6_A_WADR4,
      WADR5 => NlwBufferSignal_miram_rami_Mram_contents_ram6_A_WADR5,
      WE1 => miram_address_temp(6),
      WE2 => miram_address_temp(7),
      WE => NlwBufferSignal_miram_rami_Mram_contents_ram6_A_WE
    );
  miram_contents_ram_52_7 : X_FF
    generic map(
      LOC => "SLICE_X14Y18",
      INIT => '0'
    )
    port map (
      CE => miram_n0752_inv,
      CLK => NlwBufferSignal_miram_contents_ram_52_7_CLK,
      I => NlwBufferSignal_miram_contents_ram_52_7_IN,
      O => miram_contents_ram_52(7),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_52_6 : X_FF
    generic map(
      LOC => "SLICE_X14Y18",
      INIT => '0'
    )
    port map (
      CE => miram_n0752_inv,
      CLK => NlwBufferSignal_miram_contents_ram_52_6_CLK,
      I => NlwBufferSignal_miram_contents_ram_52_6_IN,
      O => miram_contents_ram_52(6),
      RST => GND,
      SET => GND
    );
  miram_mux4_132 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y18",
      INIT => X"BB88BB88FCFC3030"
    )
    port map (
      ADR2 => miram_contents_ram_52(4),
      ADR3 => miram_contents_ram_53(4),
      ADR0 => miram_contents_ram_55(4),
      ADR4 => miram_contents_ram_54(4),
      ADR1 => address_1_LogicTrst2,
      ADR5 => address_0_LogicTrst2,
      O => miram_mux4_132_7192
    );
  miram_contents_ram_52_5 : X_FF
    generic map(
      LOC => "SLICE_X14Y18",
      INIT => '0'
    )
    port map (
      CE => miram_n0752_inv,
      CLK => NlwBufferSignal_miram_contents_ram_52_5_CLK,
      I => NlwBufferSignal_miram_contents_ram_52_5_IN,
      O => miram_contents_ram_52(5),
      RST => GND,
      SET => GND
    );
  miram_mux7_13 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y18",
      INIT => X"F0F0CCCCFF00AAAA"
    )
    port map (
      ADR0 => miram_contents_ram_28(7),
      ADR3 => miram_contents_ram_29(7),
      ADR2 => miram_contents_ram_31(7),
      ADR1 => miram_contents_ram_30(7),
      ADR5 => address_1_LogicTrst2,
      ADR4 => address(0),
      O => miram_mux7_13_7312
    );
  miram_contents_ram_52_4 : X_FF
    generic map(
      LOC => "SLICE_X14Y18",
      INIT => '0'
    )
    port map (
      CE => miram_n0752_inv,
      CLK => NlwBufferSignal_miram_contents_ram_52_4_CLK,
      I => NlwBufferSignal_miram_contents_ram_52_4_IN,
      O => miram_contents_ram_52(4),
      RST => GND,
      SET => GND
    );
  miram_mux4_13 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y18",
      INIT => X"CCFFCC00F0AAF0AA"
    )
    port map (
      ADR0 => miram_contents_ram_28(4),
      ADR2 => miram_contents_ram_29(4),
      ADR1 => miram_contents_ram_31(4),
      ADR4 => miram_contents_ram_30(4),
      ADR5 => address_1_LogicTrst4,
      ADR3 => address_0_LogicTrst4,
      O => miram_mux4_13_7166
    );
  miram_contents_ram_23_7 : X_FF
    generic map(
      LOC => "SLICE_X14Y19",
      INIT => '0'
    )
    port map (
      CE => miram_n0630_inv,
      CLK => NlwBufferSignal_miram_contents_ram_23_7_CLK,
      I => NlwBufferSignal_miram_contents_ram_23_7_IN,
      O => miram_contents_ram_23(7),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_mux4_121 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y19",
      INIT => X"CACAFFF0CACA0F00"
    )
    port map (
      ADR3 => miram_contents_ram_20(4),
      ADR0 => miram_contents_ram_21(4),
      ADR1 => miram_contents_ram_23(4),
      ADR5 => miram_contents_ram_22(4),
      ADR2 => address_1_LogicTrst_4_7180,
      ADR4 => address_0_LogicTrst2,
      O => miram_mux4_121_7167
    );
  miram_contents_ram_23_6 : X_FF
    generic map(
      LOC => "SLICE_X14Y19",
      INIT => '0'
    )
    port map (
      CE => miram_n0630_inv,
      CLK => NlwBufferSignal_miram_contents_ram_23_6_CLK,
      I => NlwBufferSignal_miram_contents_ram_23_6_IN,
      O => miram_contents_ram_23(6),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_mux7_121 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y19",
      INIT => X"CCF0AAFFCCF0AA00"
    )
    port map (
      ADR5 => miram_contents_ram_20(7),
      ADR2 => miram_contents_ram_21(7),
      ADR1 => miram_contents_ram_23(7),
      ADR0 => miram_contents_ram_22(7),
      ADR3 => address_1_LogicTrst_7055,
      ADR4 => address(0),
      O => miram_mux7_121_7313
    );
  miram_contents_ram_23_5 : X_FF
    generic map(
      LOC => "SLICE_X14Y19",
      INIT => '0'
    )
    port map (
      CE => miram_n0630_inv,
      CLK => NlwBufferSignal_miram_contents_ram_23_5_CLK,
      I => NlwBufferSignal_miram_contents_ram_23_5_IN,
      O => miram_contents_ram_23(5),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_mux7_125 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y19",
      INIT => X"BBFC88FCBB308830"
    )
    port map (
      ADR2 => miram_contents_ram_48(7),
      ADR0 => miram_contents_ram_51(7),
      ADR5 => miram_contents_ram_50(7),
      ADR4 => miram_contents_ram_49(7),
      ADR1 => address(1),
      ADR3 => address(0),
      O => miram_mux7_125_7750
    );
  miram_contents_ram_23_4 : X_FF
    generic map(
      LOC => "SLICE_X14Y19",
      INIT => '0'
    )
    port map (
      CE => miram_n0630_inv,
      CLK => NlwBufferSignal_miram_contents_ram_23_4_CLK,
      I => NlwBufferSignal_miram_contents_ram_23_4_IN,
      O => miram_contents_ram_23(4),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_mux7_8 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y19",
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      ADR2 => address(3),
      ADR0 => address(2),
      ADR1 => miram_mux7_133_7346,
      ADR5 => miram_mux7_14_7351,
      ADR3 => miram_mux7_132_7337,
      ADR4 => miram_mux7_125_7750,
      O => miram_mux7_8_7006
    );
  miram_contents_ram_21_7 : X_FF
    generic map(
      LOC => "SLICE_X14Y20",
      INIT => '0'
    )
    port map (
      CE => miram_n0638_inv,
      CLK => NlwBufferSignal_miram_contents_ram_21_7_CLK,
      I => NlwBufferSignal_miram_contents_ram_21_7_IN,
      O => miram_contents_ram_21(7),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_21_6 : X_FF
    generic map(
      LOC => "SLICE_X14Y20",
      INIT => '0'
    )
    port map (
      CE => miram_n0638_inv,
      CLK => NlwBufferSignal_miram_contents_ram_21_6_CLK,
      I => NlwBufferSignal_miram_contents_ram_21_6_IN,
      O => miram_contents_ram_21(6),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_21_5 : X_FF
    generic map(
      LOC => "SLICE_X14Y20",
      INIT => '0'
    )
    port map (
      CE => miram_n0638_inv,
      CLK => NlwBufferSignal_miram_contents_ram_21_5_CLK,
      I => NlwBufferSignal_miram_contents_ram_21_5_IN,
      O => miram_contents_ram_21(5),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_21_4 : X_FF
    generic map(
      LOC => "SLICE_X14Y20",
      INIT => '0'
    )
    port map (
      CE => miram_n0638_inv,
      CLK => NlwBufferSignal_miram_contents_ram_21_4_CLK,
      I => NlwBufferSignal_miram_contents_ram_21_4_IN,
      O => miram_contents_ram_21(4),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_36_7 : X_FF
    generic map(
      LOC => "SLICE_X14Y21",
      INIT => '0'
    )
    port map (
      CE => miram_n0610_inv,
      CLK => NlwBufferSignal_miram_contents_ram_36_7_CLK,
      I => NlwBufferSignal_miram_contents_ram_36_7_IN,
      O => miram_contents_ram_36(7),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_36_6 : X_FF
    generic map(
      LOC => "SLICE_X14Y21",
      INIT => '0'
    )
    port map (
      CE => miram_n0610_inv,
      CLK => NlwBufferSignal_miram_contents_ram_36_6_CLK,
      I => NlwBufferSignal_miram_contents_ram_36_6_IN,
      O => miram_contents_ram_36(6),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_mux7_123 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y21",
      INIT => X"FFAC0FACF0AC00AC"
    )
    port map (
      ADR1 => miram_contents_ram_36(7),
      ADR5 => miram_contents_ram_37(7),
      ADR4 => miram_contents_ram_39(7),
      ADR0 => miram_contents_ram_38(7),
      ADR2 => address(1),
      ADR3 => address(0),
      O => miram_mux7_123_7318
    );
  miram_contents_ram_36_5 : X_FF
    generic map(
      LOC => "SLICE_X14Y21",
      INIT => '0'
    )
    port map (
      CE => miram_n0610_inv,
      CLK => NlwBufferSignal_miram_contents_ram_36_5_CLK,
      I => NlwBufferSignal_miram_contents_ram_36_5_IN,
      O => miram_contents_ram_36(5),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_mux6_123 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y21",
      INIT => X"FAFA0A0AFC0CFC0C"
    )
    port map (
      ADR1 => miram_contents_ram_36(6),
      ADR3 => miram_contents_ram_37(6),
      ADR4 => miram_contents_ram_39(6),
      ADR0 => miram_contents_ram_38(6),
      ADR5 => address_1_LogicTrst2,
      ADR2 => address_0_LogicTrst2,
      O => miram_mux6_123_7272
    );
  miram_contents_ram_36_4 : X_FF
    generic map(
      LOC => "SLICE_X14Y21",
      INIT => '0'
    )
    port map (
      CE => miram_n0610_inv,
      CLK => NlwBufferSignal_miram_contents_ram_36_4_CLK,
      I => NlwBufferSignal_miram_contents_ram_36_4_IN,
      O => miram_contents_ram_36(4),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_mux4_123 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y21",
      INIT => X"CACACACAFFF00F00"
    )
    port map (
      ADR0 => miram_contents_ram_37(4),
      ADR1 => miram_contents_ram_39(4),
      ADR4 => miram_contents_ram_38(4),
      ADR3 => miram_contents_ram_36(4),
      ADR2 => address_1_LogicTrst1,
      ADR5 => address_0_LogicTrst1,
      O => miram_mux4_123_7172
    );
  miram_contents_ram_17_7 : X_FF
    generic map(
      LOC => "SLICE_X14Y22",
      INIT => '0'
    )
    port map (
      CE => miram_n0654_inv,
      CLK => NlwBufferSignal_miram_contents_ram_17_7_CLK,
      I => NlwBufferSignal_miram_contents_ram_17_7_IN,
      O => miram_contents_ram_17(7),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_3_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_3_CMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_2_pack_7,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(2)
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_PWR_36_o_MUX_10_o12 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y2",
      INIT => X"0000000080A0080A"
    )
    port map (
      ADR3 => midma_data_read_6895,
      ADR0 => RS232_PHY_Receiver_Store_out_6672,
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(2),
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(2),
      ADR5 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_ram_full_fb_i_6918,
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_6924,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_PWR_36_o_MUX_10_o11_6913
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_3 : X_FF
    generic map(
      LOC => "SLICE_X15Y2",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_3_CLK,
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_3_GND_52_o_mux_2_OUT_3_Q,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(3),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_Mmux_gcc0_gc0_count_3_GND_52_o_mux_2_OUT41 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y2",
      INIT => X"7F7F80807F7F8080"
    )
    port map (
      ADR3 => '1',
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(0),
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(1),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(3),
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(2),
      ADR5 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_3_GND_52_o_mux_2_OUT_3_Q
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_Mmux_gcc0_gc0_count_3_GND_52_o_mux_2_OUT31 : X_LUT5
    generic map(
      LOC => "SLICE_X15Y2",
      INIT => X"6C6C6C6C"
    )
    port map (
      ADR4 => '1',
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(0),
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(1),
      ADR3 => '1',
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(2),
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_3_GND_52_o_mux_2_OUT_2_Q
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_2 : X_FF
    generic map(
      LOC => "SLICE_X15Y2",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_2_CLK,
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_3_GND_52_o_mux_2_OUT_2_Q,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_2_pack_7,
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_1 : X_FF
    generic map(
      LOC => "SLICE_X15Y2",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_1_CLK,
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_3_GND_52_o_mux_2_OUT_1_Q,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(1),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_Mmux_gcc0_gc0_count_3_GND_52_o_mux_2_OUT21 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y2",
      INIT => X"5555AAAA5555AAAA"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(1),
      ADR3 => '1',
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(0),
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_3_GND_52_o_mux_2_OUT_1_Q
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_0 : X_FF
    generic map(
      LOC => "SLICE_X15Y2",
      INIT => '1'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_0_CLK,
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_3_GND_52_o_mux_2_OUT_0_Q,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(0),
      SET => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      RST => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_Mmux_gcc0_gc0_count_3_GND_52_o_mux_2_OUT11_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y2",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(0),
      ADR4 => '1',
      ADR3 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_3_GND_52_o_mux_2_OUT_0_Q
    );
  RS232_PHY_Receiver_Store_out_RS232_PHY_Receiver_Store_out_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Receiver_Code_out_3528,
      O => RS232_PHY_Receiver_Code_out_0
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_ram_wr_en_i1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y3",
      INIT => X"00000000F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => RS232_PHY_Receiver_Store_out_6672,
      ADR5 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_ram_full_fb_i_6918,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_wr_en
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_32_o_MUX_8_o15 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y3",
      INIT => X"DDFDDDFDFFFFDDFD"
    )
    port map (
      ADR0 => RS232_PHY_Receiver_Store_out_6672,
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_ram_full_fb_i_6918,
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(1),
      ADR5 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(1),
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(0),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(0),
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_32_o_MUX_8_o14_7011
    );
  RS232_PHY_Receiver_Store_out : X_FF
    generic map(
      LOC => "SLICE_X15Y3",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Receiver_Store_out_CLK,
      I => RS232_PHY_Receiver_store_tmp,
      O => RS232_PHY_Receiver_Store_out_6672,
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  RS232_PHY_Receiver_Mmux_store_tmp11 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y3",
      INIT => X"0000A0A00000A0A0"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR0 => RS232_PHY_Receiver_N4,
      ADR2 => RS232_PHY_LineRD_in_6669,
      ADR4 => RS232_PHY_Receiver_current_state_FSM_FFd2_6670,
      ADR5 => '1',
      O => RS232_PHY_Receiver_store_tmp
    );
  RS232_PHY_Receiver_Mmux_code_tmp11 : X_LUT5
    generic map(
      LOC => "SLICE_X15Y3",
      INIT => X"A0A00000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR0 => RS232_PHY_Receiver_N4,
      ADR2 => RS232_PHY_LineRD_in_6669,
      ADR4 => RS232_PHY_Receiver_current_state_FSM_FFd2_6670,
      O => RS232_PHY_Receiver_code_tmp
    );
  RS232_PHY_Receiver_Code_out : X_FF
    generic map(
      LOC => "SLICE_X15Y3",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Receiver_Code_out_CLK,
      I => RS232_PHY_Receiver_code_tmp,
      O => RS232_PHY_Receiver_Code_out_3528,
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_20_3 : X_FF
    generic map(
      LOC => "SLICE_X15Y10",
      INIT => '0'
    )
    port map (
      CE => miram_n0642_inv,
      CLK => NlwBufferSignal_miram_contents_ram_20_3_CLK,
      I => NlwBufferSignal_miram_contents_ram_20_3_IN,
      O => miram_contents_ram_20(3),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_20_0 : X_FF
    generic map(
      LOC => "SLICE_X15Y10",
      INIT => '0'
    )
    port map (
      CE => miram_n0642_inv,
      CLK => NlwBufferSignal_miram_contents_ram_20_0_CLK,
      I => NlwBufferSignal_miram_contents_ram_20_0_IN,
      O => miram_contents_ram_20(0),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_22_3 : X_FF
    generic map(
      LOC => "SLICE_X15Y11",
      INIT => '0'
    )
    port map (
      CE => miram_n0634_inv,
      CLK => NlwBufferSignal_miram_contents_ram_22_3_CLK,
      I => NlwBufferSignal_miram_contents_ram_22_3_IN,
      O => miram_contents_ram_22(3),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_22_2 : X_FF
    generic map(
      LOC => "SLICE_X15Y11",
      INIT => '0'
    )
    port map (
      CE => miram_n0634_inv,
      CLK => NlwBufferSignal_miram_contents_ram_22_2_CLK,
      I => NlwBufferSignal_miram_contents_ram_22_2_IN,
      O => miram_contents_ram_22(2),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_22_1 : X_FF
    generic map(
      LOC => "SLICE_X15Y11",
      INIT => '0'
    )
    port map (
      CE => miram_n0634_inv,
      CLK => NlwBufferSignal_miram_contents_ram_22_1_CLK,
      I => NlwBufferSignal_miram_contents_ram_22_1_IN,
      O => miram_contents_ram_22(1),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_22_0 : X_FF
    generic map(
      LOC => "SLICE_X15Y11",
      INIT => '0'
    )
    port map (
      CE => miram_n0634_inv,
      CLK => NlwBufferSignal_miram_contents_ram_22_0_CLK,
      I => NlwBufferSignal_miram_contents_ram_22_0_IN,
      O => miram_contents_ram_22(0),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_mux3_131 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y12",
      INIT => X"CFCFAFA0C0C0AFA0"
    )
    port map (
      ADR3 => miram_contents_ram_44(3),
      ADR0 => miram_contents_ram_45(3),
      ADR1 => miram_contents_ram_47(3),
      ADR5 => miram_contents_ram_46(3),
      ADR4 => address_1_LogicTrst1,
      ADR2 => address_0_LogicTrst1,
      O => miram_mux3_131_7121
    );
  miram_n0658_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y12",
      INIT => X"0001000000000000"
    )
    port map (
      ADR5 => address(4),
      ADR1 => miram_GND_71_o_address_7_LessThan_1_o,
      ADR3 => miram_address_temp2_1_Q,
      ADR0 => address(2),
      ADR2 => miram_address_temp2_5_Q,
      ADR4 => N16,
      O => miram_n0658_inv
    );
  miram_contents_ram_20_2 : X_FF
    generic map(
      LOC => "SLICE_X15Y12",
      INIT => '0'
    )
    port map (
      CE => miram_n0642_inv,
      CLK => NlwBufferSignal_miram_contents_ram_20_2_CLK,
      I => NlwBufferSignal_miram_contents_ram_20_2_IN,
      O => miram_contents_ram_20(2),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_20_1 : X_FF
    generic map(
      LOC => "SLICE_X15Y12",
      INIT => '0'
    )
    port map (
      CE => miram_n0642_inv,
      CLK => NlwBufferSignal_miram_contents_ram_20_1_CLK,
      I => NlwBufferSignal_miram_contents_ram_20_1_IN,
      O => miram_contents_ram_20(1),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_n0634_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y12",
      INIT => X"0000000020000000"
    )
    port map (
      ADR1 => miram_GND_71_o_address_7_LessThan_1_o,
      ADR5 => address(5),
      ADR4 => miram_address_temp2_1_Q,
      ADR0 => miram_address_temp2_4_Q,
      ADR2 => address(2),
      ADR3 => N16,
      O => miram_n0634_inv
    );
  miram_mux_131 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y13",
      INIT => X"F0FFF000CCAACCAA"
    )
    port map (
      ADR0 => miram_contents_ram_44(0),
      ADR1 => miram_contents_ram_45(0),
      ADR2 => miram_contents_ram_47(0),
      ADR4 => miram_contents_ram_46(0),
      ADR5 => address_1_LogicTrst1,
      ADR3 => address_0_LogicTrst1,
      O => miram_mux_131_7628
    );
  micpu_TMP_reg_3 : X_FF
    generic map(
      LOC => "SLICE_X15Y13",
      INIT => '0'
    )
    port map (
      CE => micpu_n0566_inv,
      CLK => NlwBufferSignal_micpu_TMP_reg_3_CLK,
      I => NlwBufferSignal_micpu_TMP_reg_3_IN,
      O => micpu_TMP_reg(3),
      RST => GND,
      SET => GND
    );
  address_3_LogicTrst_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y13",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => micpu_TMP_reg(3),
      ADR3 => '1',
      ADR5 => N2,
      O => N75
    );
  micpu_TMP_reg_2 : X_FF
    generic map(
      LOC => "SLICE_X15Y13",
      INIT => '0'
    )
    port map (
      CE => micpu_n0566_inv,
      CLK => NlwBufferSignal_micpu_TMP_reg_2_CLK,
      I => NlwBufferSignal_micpu_TMP_reg_2_IN,
      O => micpu_TMP_reg(2),
      RST => GND,
      SET => GND
    );
  address_2_LogicTrst_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y13",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => micpu_TMP_reg(2),
      ADR5 => '1',
      ADR3 => N2,
      O => N77
    );
  micpu_TMP_reg_1 : X_FF
    generic map(
      LOC => "SLICE_X15Y13",
      INIT => '0'
    )
    port map (
      CE => micpu_n0566_inv,
      CLK => NlwBufferSignal_micpu_TMP_reg_1_CLK,
      I => NlwBufferSignal_micpu_TMP_reg_1_IN,
      O => micpu_TMP_reg(1),
      RST => GND,
      SET => GND
    );
  address_2_LogicTrst_1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y13",
      INIT => X"FDFDFD8DFDFD8D8D"
    )
    port map (
      ADR1 => midma_address(2),
      ADR0 => midma_GND_15_o_clk_DFF_35_6584,
      ADR5 => micpu_TMP_reg_7_Index_Reg_7_add_24_OUT_2_0,
      ADR3 => N11,
      ADR2 => micpu_Mmux_current_state_2_PWR_78_o_Mux_170_o1_6936,
      ADR4 => N77,
      O => address_2_LogicTrst_6933
    );
  miram_contents_ram_44_3_miram_contents_ram_44_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(5),
      O => miram_address_temp_5_0
    );
  miram_contents_ram_44_3 : X_FF
    generic map(
      LOC => "SLICE_X15Y14",
      INIT => '0'
    )
    port map (
      CE => miram_n0794_inv,
      CLK => NlwBufferSignal_miram_contents_ram_44_3_CLK,
      I => NlwBufferSignal_miram_contents_ram_44_3_IN,
      O => miram_contents_ram_44(3),
      RST => GND,
      SET => GND
    );
  miram_mux3_113 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y14",
      INIT => X"CFC0AFAFCFC0A0A0"
    )
    port map (
      ADR5 => miram_contents_ram_32(3),
      ADR3 => miram_contents_ram_33(3),
      ADR1 => miram_contents_ram_35(3),
      ADR0 => miram_contents_ram_34(3),
      ADR4 => address_0_LogicTrst_7035,
      ADR2 => address(1),
      O => miram_mux3_113_7757
    );
  miram_contents_ram_44_2 : X_FF
    generic map(
      LOC => "SLICE_X15Y14",
      INIT => '0'
    )
    port map (
      CE => miram_n0794_inv,
      CLK => NlwBufferSignal_miram_contents_ram_44_2_CLK,
      I => NlwBufferSignal_miram_contents_ram_44_2_IN,
      O => miram_contents_ram_44(2),
      RST => GND,
      SET => GND
    );
  miram_mux3_71 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y14",
      INIT => X"DD88F5F5DD88A0A0"
    )
    port map (
      ADR4 => address(3),
      ADR0 => address_2_LogicTrst_6933,
      ADR3 => miram_mux3_124_7756,
      ADR1 => miram_mux3_131_7121,
      ADR2 => miram_mux3_123_7122,
      ADR5 => miram_mux3_113_7757,
      O => miram_mux3_71_6947
    );
  miram_contents_ram_44_1 : X_FF
    generic map(
      LOC => "SLICE_X15Y14",
      INIT => '0'
    )
    port map (
      CE => miram_n0794_inv,
      CLK => NlwBufferSignal_miram_contents_ram_44_1_CLK,
      I => NlwBufferSignal_miram_contents_ram_44_1_IN,
      O => miram_contents_ram_44(1),
      RST => GND,
      SET => GND
    );
  miram_mux3_124 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y14",
      INIT => X"FEDC7654BA983210"
    )
    port map (
      ADR2 => miram_contents_ram_40(3),
      ADR3 => miram_contents_ram_41(3),
      ADR4 => miram_contents_ram_43(3),
      ADR5 => miram_contents_ram_42(3),
      ADR1 => address_1_LogicTrst2,
      ADR0 => address_0_LogicTrst2,
      O => miram_mux3_124_7756
    );
  miram_contents_ram_44_0 : X_FF
    generic map(
      LOC => "SLICE_X15Y14",
      INIT => '0'
    )
    port map (
      CE => miram_n0794_inv,
      CLK => NlwBufferSignal_miram_contents_ram_44_0_CLK,
      I => NlwBufferSignal_miram_contents_ram_44_0_IN,
      O => miram_contents_ram_44(0),
      RST => GND,
      SET => GND
    );
  miram_Mmux_address_temp51 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y14",
      INIT => X"F0C0F0C0F0C0F0C0"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => address(4),
      ADR3 => address(6),
      ADR1 => address(7),
      ADR5 => '1',
      O => miram_address_temp(4)
    );
  miram_Mmux_address_temp61 : X_LUT5
    generic map(
      LOC => "SLICE_X15Y14",
      INIT => X"FFCC0000"
    )
    port map (
      ADR0 => '1',
      ADR4 => address(5),
      ADR2 => '1',
      ADR3 => address(6),
      ADR1 => address(7),
      O => miram_address_temp(5)
    );
  miram_contents_ram_59_3 : X_FF
    generic map(
      LOC => "SLICE_X15Y15",
      INIT => '0'
    )
    port map (
      CE => miram_n0710_inv,
      CLK => NlwBufferSignal_miram_contents_ram_59_3_CLK,
      I => NlwBufferSignal_miram_contents_ram_59_3_IN,
      O => miram_contents_ram_59(3),
      RST => GND,
      SET => GND
    );
  mialu_n0090_2_1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y15",
      INIT => X"AFAFA0A0AFAFA0A0"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR0 => mialu_acc(2),
      ADR2 => Alu_op(2),
      ADR4 => databus(2),
      O => mialu_n0090(2)
    );
  miram_contents_ram_59_2 : X_FF
    generic map(
      LOC => "SLICE_X15Y15",
      INIT => '0'
    )
    port map (
      CE => miram_n0710_inv,
      CLK => NlwBufferSignal_miram_contents_ram_59_2_CLK,
      I => databus(2),
      O => miram_contents_ram_59(2),
      RST => GND,
      SET => GND
    );
  databus_2_LogicTrst4 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y15",
      INIT => X"CCCCEEEECCCCEFEC"
    )
    port map (
      ADR0 => miram_rami_n0016_2_0,
      ADR4 => oe,
      ADR5 => address(7),
      ADR2 => address(6),
      ADR1 => databus_2_LogicTrst1_6922,
      ADR3 => databus_2_LogicTrst2_7758,
      O => databus(2)
    );
  miram_contents_ram_59_1 : X_FF
    generic map(
      LOC => "SLICE_X15Y15",
      INIT => '0'
    )
    port map (
      CE => miram_n0710_inv,
      CLK => NlwBufferSignal_miram_contents_ram_59_1_CLK,
      I => NlwBufferSignal_miram_contents_ram_59_1_IN,
      O => miram_contents_ram_59(1),
      RST => GND,
      SET => GND
    );
  databus_2_LogicTrst3 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y15",
      INIT => X"FAFAFC0C0A0AFC0C"
    )
    port map (
      ADR4 => address(4),
      ADR2 => address(5),
      ADR0 => miram_mux2_7_7075,
      ADR5 => miram_mux2_8_7106,
      ADR3 => miram_mux2_71_7083,
      ADR1 => miram_mux2_6_7497,
      O => databus_2_LogicTrst2_7758
    );
  miram_contents_ram_59_0 : X_FF
    generic map(
      LOC => "SLICE_X15Y15",
      INIT => '0'
    )
    port map (
      CE => miram_n0710_inv,
      CLK => NlwBufferSignal_miram_contents_ram_59_0_CLK,
      I => NlwBufferSignal_miram_contents_ram_59_0_IN,
      O => miram_contents_ram_59(0),
      RST => GND,
      SET => GND
    );
  mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A64 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y15",
      INIT => X"FAFEFBFF50104000"
    )
    port map (
      ADR3 => miram_rami_n0016_2_0,
      ADR0 => oe,
      ADR1 => miram_GND_71_o_address_7_LessThan_1_o1_6975,
      ADR2 => N50,
      ADR5 => N49,
      ADR4 => databus_2_LogicTrst2_7758,
      O => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_A_2_Q
    );
  miram_contents_ram_4_3 : X_FF
    generic map(
      LOC => "SLICE_X15Y16",
      INIT => '0'
    )
    port map (
      CE => miram_n0666_inv,
      CLK => NlwBufferSignal_miram_contents_ram_4_3_CLK,
      I => NlwBufferSignal_miram_contents_ram_4_3_IN,
      O => miram_contents_ram_4(3),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_n0800_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y16",
      INIT => X"0000000000000040"
    )
    port map (
      ADR2 => address(5),
      ADR4 => address(6),
      ADR3 => address(7),
      ADR5 => address(4),
      ADR0 => address(2),
      ADR1 => N25,
      O => miram_n0800_inv
    );
  miram_contents_ram_4_2 : X_FF
    generic map(
      LOC => "SLICE_X15Y16",
      INIT => '0'
    )
    port map (
      CE => miram_n0666_inv,
      CLK => NlwBufferSignal_miram_contents_ram_4_2_CLK,
      I => NlwBufferSignal_miram_contents_ram_4_2_IN,
      O => miram_contents_ram_4(2),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  address_7_LogicTrst_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y16",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => micpu_TMP_reg(7),
      ADR3 => N2,
      O => N92
    );
  miram_contents_ram_4_1 : X_FF
    generic map(
      LOC => "SLICE_X15Y16",
      INIT => '0'
    )
    port map (
      CE => miram_n0666_inv,
      CLK => NlwBufferSignal_miram_contents_ram_4_1_CLK,
      I => NlwBufferSignal_miram_contents_ram_4_1_IN,
      O => miram_contents_ram_4(1),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_mux1_14 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y16",
      INIT => X"FC30FC30EEEE2222"
    )
    port map (
      ADR0 => miram_contents_ram_60(1),
      ADR2 => miram_contents_ram_61(1),
      ADR3 => miram_contents_ram_63(1),
      ADR4 => miram_contents_ram_62(1),
      ADR5 => address_0_LogicTrst_4_7135,
      ADR1 => address_1_LogicTrst_4_7180,
      O => miram_mux1_14_7071
    );
  miram_contents_ram_4_0 : X_FF
    generic map(
      LOC => "SLICE_X15Y16",
      INIT => '0'
    )
    port map (
      CE => miram_n0666_inv,
      CLK => NlwBufferSignal_miram_contents_ram_4_0_CLK,
      I => NlwBufferSignal_miram_contents_ram_4_0_IN,
      O => miram_contents_ram_4(0),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  address_1_LogicTrst_7 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y16",
      INIT => X"FFFFFF55EAFFC055"
    )
    port map (
      ADR4 => midma_address(1),
      ADR0 => midma_GND_15_o_clk_DFF_35_6584,
      ADR2 => micpu_TMP_reg_7_Index_Reg_7_add_24_OUT_1_0,
      ADR1 => N11,
      ADR3 => micpu_Mmux_current_state_2_PWR_78_o_Mux_170_o1_6936,
      ADR5 => N79,
      O => address_1_LogicTrst_4_7180
    );
  miram_contents_ram_9_7 : X_FF
    generic map(
      LOC => "SLICE_X15Y17",
      INIT => '0'
    )
    port map (
      CE => miram_n0902_inv,
      CLK => NlwBufferSignal_miram_contents_ram_9_7_CLK,
      I => NlwBufferSignal_miram_contents_ram_9_7_IN,
      O => miram_contents_ram_9(7),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_9_6 : X_FF
    generic map(
      LOC => "SLICE_X15Y17",
      INIT => '0'
    )
    port map (
      CE => miram_n0902_inv,
      CLK => NlwBufferSignal_miram_contents_ram_9_6_CLK,
      I => NlwBufferSignal_miram_contents_ram_9_6_IN,
      O => miram_contents_ram_9(6),
      RST => GND,
      SET => GND
    );
  miram_n0710_inv2 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y17",
      INIT => X"0000100000000000"
    )
    port map (
      ADR4 => address(6),
      ADR0 => address(7),
      ADR1 => address(2),
      ADR3 => address(4),
      ADR5 => address(5),
      ADR2 => N25,
      O => miram_n0710_inv
    );
  miram_contents_ram_9_5 : X_FF
    generic map(
      LOC => "SLICE_X15Y17",
      INIT => '0'
    )
    port map (
      CE => miram_n0902_inv,
      CLK => NlwBufferSignal_miram_contents_ram_9_5_CLK,
      I => NlwBufferSignal_miram_contents_ram_9_5_IN,
      O => miram_contents_ram_9(5),
      RST => GND,
      SET => GND
    );
  miram_mux7_112 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y17",
      INIT => X"E4E4FFAAE4E45500"
    )
    port map (
      ADR3 => miram_contents_ram_16(7),
      ADR1 => miram_contents_ram_17(7),
      ADR2 => miram_contents_ram_19(7),
      ADR5 => miram_contents_ram_18(7),
      ADR0 => address(1),
      ADR4 => address(0),
      O => miram_mux7_112_7759
    );
  miram_contents_ram_9_4 : X_FF
    generic map(
      LOC => "SLICE_X15Y17",
      INIT => '0'
    )
    port map (
      CE => miram_n0902_inv,
      CLK => NlwBufferSignal_miram_contents_ram_9_4_CLK,
      I => NlwBufferSignal_miram_contents_ram_9_4_IN,
      O => miram_contents_ram_9(4),
      RST => GND,
      SET => GND
    );
  miram_mux7_7 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y17",
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      ADR2 => address(3),
      ADR4 => address(2),
      ADR1 => miram_mux7_122_7311,
      ADR0 => miram_mux7_13_7312,
      ADR3 => miram_mux7_121_7313,
      ADR5 => miram_mux7_112_7759,
      O => miram_mux7_7_7005
    );
  miram_contents_ram_28_7 : X_FF
    generic map(
      LOC => "SLICE_X15Y18",
      INIT => '0'
    )
    port map (
      CE => miram_n0836_inv,
      CLK => NlwBufferSignal_miram_contents_ram_28_7_CLK,
      I => NlwBufferSignal_miram_contents_ram_28_7_IN,
      O => miram_contents_ram_28(7),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_28_6 : X_FF
    generic map(
      LOC => "SLICE_X15Y18",
      INIT => '0'
    )
    port map (
      CE => miram_n0836_inv,
      CLK => NlwBufferSignal_miram_contents_ram_28_6_CLK,
      I => NlwBufferSignal_miram_contents_ram_28_6_IN,
      O => miram_contents_ram_28(6),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_28_5 : X_FF
    generic map(
      LOC => "SLICE_X15Y18",
      INIT => '0'
    )
    port map (
      CE => miram_n0836_inv,
      CLK => NlwBufferSignal_miram_contents_ram_28_5_CLK,
      I => NlwBufferSignal_miram_contents_ram_28_5_IN,
      O => miram_contents_ram_28(5),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_28_4 : X_FF
    generic map(
      LOC => "SLICE_X15Y18",
      INIT => '0'
    )
    port map (
      CE => miram_n0836_inv,
      CLK => NlwBufferSignal_miram_contents_ram_28_4_CLK,
      I => NlwBufferSignal_miram_contents_ram_28_4_IN,
      O => miram_contents_ram_28(4),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_32_7 : X_FF
    generic map(
      LOC => "SLICE_X15Y19",
      INIT => '0'
    )
    port map (
      CE => miram_n0626_inv,
      CLK => NlwBufferSignal_miram_contents_ram_32_7_CLK,
      I => NlwBufferSignal_miram_contents_ram_32_7_IN,
      O => miram_contents_ram_32(7),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  databus_5_LogicTrst3 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y19",
      INIT => X"F3F3C0C0EE22EE22"
    )
    port map (
      ADR1 => address(4),
      ADR5 => address(5),
      ADR3 => miram_mux5_7_6978,
      ADR2 => miram_mux5_8_7760,
      ADR4 => miram_mux5_71_6979,
      ADR0 => miram_mux5_6_6980,
      O => databus_5_LogicTrst2_6977
    );
  miram_contents_ram_32_6 : X_FF
    generic map(
      LOC => "SLICE_X15Y19",
      INIT => '0'
    )
    port map (
      CE => miram_n0626_inv,
      CLK => NlwBufferSignal_miram_contents_ram_32_6_CLK,
      I => NlwBufferSignal_miram_contents_ram_32_6_IN,
      O => miram_contents_ram_32(6),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A124 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y19",
      INIT => X"F5F4A0B0F1F0E0F0"
    )
    port map (
      ADR5 => miram_rami_n0016_5_0,
      ADR0 => oe,
      ADR1 => miram_GND_71_o_address_7_LessThan_1_o1_6975,
      ADR4 => N61,
      ADR2 => N60,
      ADR3 => databus_5_LogicTrst2_6977,
      O => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_A_5_Q
    );
  miram_contents_ram_32_5 : X_FF
    generic map(
      LOC => "SLICE_X15Y19",
      INIT => '0'
    )
    port map (
      CE => miram_n0626_inv,
      CLK => NlwBufferSignal_miram_contents_ram_32_5_CLK,
      I => NlwBufferSignal_miram_contents_ram_32_5_IN,
      O => miram_contents_ram_32(5),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_mux5_125 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y19",
      INIT => X"FCFA0CFAFC0A0C0A"
    )
    port map (
      ADR0 => miram_contents_ram_48(5),
      ADR4 => miram_contents_ram_51(5),
      ADR5 => miram_contents_ram_50(5),
      ADR1 => miram_contents_ram_49(5),
      ADR2 => address_1_LogicTrst2,
      ADR3 => address_0_LogicTrst2,
      O => miram_mux5_125_7761
    );
  miram_contents_ram_32_4 : X_FF
    generic map(
      LOC => "SLICE_X15Y19",
      INIT => '0'
    )
    port map (
      CE => miram_n0626_inv,
      CLK => NlwBufferSignal_miram_contents_ram_32_4_CLK,
      I => NlwBufferSignal_miram_contents_ram_32_4_IN,
      O => miram_contents_ram_32(4),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_mux5_8 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y19",
      INIT => X"FBCBF8C83B0B3808"
    )
    port map (
      ADR2 => address(3),
      ADR1 => address_2_LogicTrst_6933,
      ADR3 => miram_mux5_133_7254,
      ADR5 => miram_mux5_14_7258,
      ADR0 => miram_mux5_132_7245,
      ADR4 => miram_mux5_125_7761,
      O => miram_mux5_8_7760
    );
  miram_contents_ram_39_7 : X_FF
    generic map(
      LOC => "SLICE_X15Y20",
      INIT => '0'
    )
    port map (
      CE => miram_n0598_inv,
      CLK => NlwBufferSignal_miram_contents_ram_39_7_CLK,
      I => NlwBufferSignal_miram_contents_ram_39_7_IN,
      O => miram_contents_ram_39(7),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_39_6 : X_FF
    generic map(
      LOC => "SLICE_X15Y20",
      INIT => '0'
    )
    port map (
      CE => miram_n0598_inv,
      CLK => NlwBufferSignal_miram_contents_ram_39_6_CLK,
      I => NlwBufferSignal_miram_contents_ram_39_6_IN,
      O => miram_contents_ram_39(6),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_mux5_131 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y20",
      INIT => X"FAFA0A0ACFC0CFC0"
    )
    port map (
      ADR3 => miram_contents_ram_44(5),
      ADR1 => miram_contents_ram_45(5),
      ADR4 => miram_contents_ram_47(5),
      ADR0 => miram_contents_ram_46(5),
      ADR2 => address_0_LogicTrst_4_7135,
      ADR5 => address_1_LogicTrst_4_7180,
      O => miram_mux5_131_7224
    );
  miram_contents_ram_39_5 : X_FF
    generic map(
      LOC => "SLICE_X15Y20",
      INIT => '0'
    )
    port map (
      CE => miram_n0598_inv,
      CLK => NlwBufferSignal_miram_contents_ram_39_5_CLK,
      I => NlwBufferSignal_miram_contents_ram_39_5_IN,
      O => miram_contents_ram_39(5),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_mux5_121 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y20",
      INIT => X"AACCAACCF0FFF000"
    )
    port map (
      ADR4 => miram_contents_ram_20(5),
      ADR2 => miram_contents_ram_21(5),
      ADR0 => miram_contents_ram_23(5),
      ADR1 => miram_contents_ram_22(5),
      ADR5 => address_1_LogicTrst4,
      ADR3 => address_0_LogicTrst3,
      O => miram_mux5_121_7219
    );
  miram_contents_ram_39_4 : X_FF
    generic map(
      LOC => "SLICE_X15Y20",
      INIT => '0'
    )
    port map (
      CE => miram_n0598_inv,
      CLK => NlwBufferSignal_miram_contents_ram_39_4_CLK,
      I => NlwBufferSignal_miram_contents_ram_39_4_IN,
      O => miram_contents_ram_39(4),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_mux6_121 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y20",
      INIT => X"FCFC0C0CFA0AFA0A"
    )
    port map (
      ADR0 => miram_contents_ram_20(6),
      ADR1 => miram_contents_ram_21(6),
      ADR4 => miram_contents_ram_23(6),
      ADR3 => miram_contents_ram_22(6),
      ADR5 => address_0_LogicTrst_4_7135,
      ADR2 => address_1_LogicTrst_4_7180,
      O => miram_mux6_121_7266
    );
  miram_contents_ram_37_7 : X_FF
    generic map(
      LOC => "SLICE_X15Y21",
      INIT => '0'
    )
    port map (
      CE => miram_n0606_inv,
      CLK => NlwBufferSignal_miram_contents_ram_37_7_CLK,
      I => NlwBufferSignal_miram_contents_ram_37_7_IN,
      O => miram_contents_ram_37(7),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_mux5_123 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y21",
      INIT => X"FFF000F0AACCAACC"
    )
    port map (
      ADR1 => miram_contents_ram_36(5),
      ADR2 => miram_contents_ram_37(5),
      ADR4 => miram_contents_ram_39(5),
      ADR0 => miram_contents_ram_38(5),
      ADR3 => address_1_LogicTrst2,
      ADR5 => address_0_LogicTrst2,
      O => miram_mux5_123_7763
    );
  miram_contents_ram_37_6 : X_FF
    generic map(
      LOC => "SLICE_X15Y21",
      INIT => '0'
    )
    port map (
      CE => miram_n0606_inv,
      CLK => NlwBufferSignal_miram_contents_ram_37_6_CLK,
      I => NlwBufferSignal_miram_contents_ram_37_6_IN,
      O => miram_contents_ram_37(6),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_mux5_124 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y21",
      INIT => X"CACACACAFF0FF000"
    )
    port map (
      ADR4 => miram_contents_ram_40_5_0,
      ADR3 => miram_contents_ram_41(5),
      ADR1 => miram_contents_ram_43(5),
      ADR0 => miram_contents_ram_42(5),
      ADR5 => address_1_LogicTrst_5_7068,
      ADR2 => address_0_LogicTrst3,
      O => miram_mux5_124_7762
    );
  miram_contents_ram_37_5 : X_FF
    generic map(
      LOC => "SLICE_X15Y21",
      INIT => '0'
    )
    port map (
      CE => miram_n0606_inv,
      CLK => NlwBufferSignal_miram_contents_ram_37_5_CLK,
      I => NlwBufferSignal_miram_contents_ram_37_5_IN,
      O => miram_contents_ram_37(5),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_mux5_113 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y21",
      INIT => X"FD75B931EC64A820"
    )
    port map (
      ADR5 => miram_contents_ram_32(5),
      ADR2 => miram_contents_ram_33(5),
      ADR3 => miram_contents_ram_35(5),
      ADR4 => miram_contents_ram_34(5),
      ADR1 => address_1_LogicTrst1,
      ADR0 => address_0_LogicTrst1,
      O => miram_mux5_113_7764
    );
  miram_contents_ram_37_4 : X_FF
    generic map(
      LOC => "SLICE_X15Y21",
      INIT => '0'
    )
    port map (
      CE => miram_n0606_inv,
      CLK => NlwBufferSignal_miram_contents_ram_37_4_CLK,
      I => NlwBufferSignal_miram_contents_ram_37_4_IN,
      O => miram_contents_ram_37(4),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_mux5_71 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y21",
      INIT => X"AFA0AFA0CFCFC0C0"
    )
    port map (
      ADR2 => address(3),
      ADR5 => address_2_LogicTrst_6933,
      ADR1 => miram_mux5_124_7762,
      ADR0 => miram_mux5_131_7224,
      ADR3 => miram_mux5_123_7763,
      ADR4 => miram_mux5_113_7764,
      O => miram_mux5_71_6979
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_32_o_MUX_8_o14 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y2",
      INIT => X"75FF757530FF3030"
    )
    port map (
      ADR5 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(3),
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(3),
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(0),
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(0),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(2),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(2),
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_32_o_MUX_8_o13_6917
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i : X_FF
    generic map(
      LOC => "SLICE_X16Y2",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_CLK,
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_going_empty_PWR_32_o_MUX_8_o,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_6924,
      SET => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      RST => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_32_o_MUX_8_o16 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y2",
      INIT => X"FFFF8888FFF88888"
    )
    port map (
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_32_o_MUX_8_o12_7010,
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_32_o_MUX_8_o11_7009,
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_32_o_MUX_8_o14_7011,
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_6924,
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_32_o_MUX_8_o1,
      ADR5 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_32_o_MUX_8_o13_6917,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_going_empty_PWR_32_o_MUX_8_o
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_PWR_36_o_MUX_10_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y2",
      INIT => X"8400210000840021"
    )
    port map (
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(3),
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(3),
      ADR5 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(0),
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(1),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(1),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(0),
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_PWR_36_o_MUX_10_o1
    );
  miram_Mram_Temp_L21 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y2",
      INIT => X"FFFFFFBBFFFFFFBB"
    )
    port map (
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => miram_contents_ram_49(3),
      ADR4 => miram_contents_ram_49(2),
      ADR1 => miram_contents_ram_49(1),
      ADR0 => miram_contents_ram_49(0),
      O => Temp_L_2_OBUF_6801
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_3 : X_FF
    generic map(
      LOC => "SLICE_X16Y3",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_3_CLK,
      I => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_3_IN,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(3),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_2 : X_FF
    generic map(
      LOC => "SLICE_X16Y3",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_2_CLK,
      I => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_2_IN,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(2),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_1 : X_FF
    generic map(
      LOC => "SLICE_X16Y3",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_1_CLK,
      I => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_1_IN,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(1),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_0 : X_FF
    generic map(
      LOC => "SLICE_X16Y3",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_0_CLK,
      I => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_0_IN,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(0),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_ram_rd_en_i1 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y3",
      INIT => X"2222222222222222"
    )
    port map (
      ADR4 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => midma_data_read_6895,
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_6924,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_rd_en
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_ram_empty_i : X_FF
    generic map(
      LOC => "SLICE_X16Y4",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_ram_empty_i_CLK,
      I => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_ram_empty_i_IN,
      O => RX_Empty,
      SET => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      RST => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_tmp_ram_rd_en1 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y6",
      INIT => X"FFFFFFFF0000CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => midma_data_read_6895,
      ADR5 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_6924,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_tmp_ram_rd_en
    );
  miram_contents_ram_49_3 : X_FF
    generic map(
      LOC => "SLICE_X16Y7",
      INIT => '0'
    )
    port map (
      CE => miram_n0686_inv,
      CLK => NlwBufferSignal_miram_contents_ram_49_3_CLK,
      I => NlwBufferSignal_miram_contents_ram_49_3_IN,
      O => miram_contents_ram_49(3),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_49_2 : X_FF
    generic map(
      LOC => "SLICE_X16Y7",
      INIT => '1'
    )
    port map (
      CE => miram_n0686_inv,
      CLK => NlwBufferSignal_miram_contents_ram_49_2_CLK,
      I => NlwBufferSignal_miram_contents_ram_49_2_IN,
      O => miram_contents_ram_49(2),
      SET => RS232_PHY_Receiver_reset_inv,
      RST => GND
    );
  miram_contents_ram_49_1 : X_FF
    generic map(
      LOC => "SLICE_X16Y7",
      INIT => '1'
    )
    port map (
      CE => miram_n0686_inv,
      CLK => NlwBufferSignal_miram_contents_ram_49_1_CLK,
      I => NlwBufferSignal_miram_contents_ram_49_1_IN,
      O => miram_contents_ram_49(1),
      SET => RS232_PHY_Receiver_reset_inv,
      RST => GND
    );
  miram_contents_ram_49_0 : X_FF
    generic map(
      LOC => "SLICE_X16Y7",
      INIT => '0'
    )
    port map (
      CE => miram_n0686_inv,
      CLK => NlwBufferSignal_miram_contents_ram_49_0_CLK,
      I => NlwBufferSignal_miram_contents_ram_49_0_IN,
      O => miram_contents_ram_49(0),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  midma_data_read : X_FF
    generic map(
      LOC => "SLICE_X16Y8",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_midma_data_read_CLK,
      I => midma_data_read_tmp,
      O => midma_data_read_6895,
      RST => GND,
      SET => GND
    );
  midma_Mmux_data_read_tmp11 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y8",
      INIT => X"0000010000000100"
    )
    port map (
      ADR5 => '1',
      ADR4 => RX_Empty,
      ADR2 => midma_current_state_FSM_FFd1_6577,
      ADR3 => midma_current_state_FSM_FFd3_6579,
      ADR1 => midma_current_state_FSM_FFd2_6580,
      ADR0 => midma_current_state_FSM_FFd4_6578,
      O => midma_data_read_tmp
    );
  midma_current_state_FSM_FFd3_midma_current_state_FSM_FFd3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => midma_current_state_FSM_FFd4_In2_pack_13,
      O => midma_current_state_FSM_FFd4_In2
    );
  midma_current_state_FSM_FFd3_In2_f7 : X_MUX2
    generic map(
      LOC => "SLICE_X16Y9"
    )
    port map (
      IA => midma_current_state_FSM_FFd3_In21_3967,
      IB => midma_current_state_FSM_FFd3_In2,
      O => midma_current_state_FSM_FFd3_In,
      SEL => midma_current_state_FSM_FFd4_6578
    );
  midma_current_state_FSM_FFd3_In22 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y9",
      INIT => X"C0C0C0C033EE33CC"
    )
    port map (
      ADR5 => midma_current_state_FSM_FFd1_6577,
      ADR1 => midma_current_state_FSM_FFd3_6579,
      ADR3 => midma_current_state_FSM_FFd2_6580,
      ADR0 => micpu_current_state_FSM_FFd1_6615,
      ADR4 => micpu_current_state_FSM_FFd2_6617,
      ADR2 => RS232_PHY_Ack_in_6865,
      O => midma_current_state_FSM_FFd3_In21_3967
    );
  midma_current_state_FSM_FFd3 : X_FF
    generic map(
      LOC => "SLICE_X16Y9",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_midma_current_state_FSM_FFd3_CLK,
      I => midma_current_state_FSM_FFd3_In,
      O => midma_current_state_FSM_FFd3_6579,
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  midma_current_state_FSM_FFd3_In21 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y9",
      INIT => X"CCCC4474CCCC4444"
    )
    port map (
      ADR1 => midma_current_state_FSM_FFd1_6577,
      ADR0 => RS232_PHY_Ack_in_6865,
      ADR2 => micpu_current_state_FSM_FFd1_6615,
      ADR4 => midma_current_state_FSM_FFd3_6579,
      ADR5 => micpu_current_state_FSM_FFd3_6616,
      ADR3 => midma_current_state_FSM_FFd2_6580,
      O => midma_current_state_FSM_FFd3_In2
    );
  midma_n0367_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y9",
      INIT => X"0000F0F00000F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => midma_current_state_FSM_FFd1_6577,
      ADR4 => midma_current_state_FSM_FFd2_6580,
      ADR5 => '1',
      O => midma_n0367_inv
    );
  midma_current_state_FSM_FFd4_In3 : X_LUT5
    generic map(
      LOC => "SLICE_X16Y9",
      INIT => X"0000AAAB"
    )
    port map (
      ADR3 => RX_Empty,
      ADR1 => midma_current_state_FSM_FFd4_6578,
      ADR0 => midma_current_state_FSM_FFd4_In1_6639,
      ADR2 => midma_current_state_FSM_FFd1_6577,
      ADR4 => midma_current_state_FSM_FFd2_6580,
      O => midma_current_state_FSM_FFd4_In2_pack_13
    );
  midma_current_state_FSM_FFd4 : X_FF
    generic map(
      LOC => "SLICE_X16Y9",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_midma_current_state_FSM_FFd4_CLK,
      I => midma_current_state_FSM_FFd4_In,
      O => midma_current_state_FSM_FFd4_6578,
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  midma_current_state_FSM_FFd4_In4 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y9",
      INIT => X"FDFFFCFCFCFCFCFC"
    )
    port map (
      ADR4 => midma_current_state_FSM_FFd1_6577,
      ADR3 => midma_current_state_FSM_FFd3_6579,
      ADR0 => RS232_PHY_Transmitter_EOT_6628,
      ADR5 => midma_current_state_FSM_FFd4_6578,
      ADR1 => midma_current_state_FSM_FFd4_In22_f7_0,
      ADR2 => midma_current_state_FSM_FFd4_In2,
      O => midma_current_state_FSM_FFd4_In
    );
  miram_contents_ram_40_2 : X_FF
    generic map(
      LOC => "SLICE_X16Y11",
      INIT => '0'
    )
    port map (
      CE => miram_n0594_inv_7667,
      CLK => NlwBufferSignal_miram_contents_ram_40_2_CLK,
      I => NlwBufferSignal_miram_contents_ram_40_2_IN,
      O => miram_contents_ram_40(2),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_n0686_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y11",
      INIT => X"0000000000000800"
    )
    port map (
      ADR5 => miram_GND_71_o_address_7_LessThan_1_o,
      ADR2 => miram_address_temp2_1_Q,
      ADR4 => address(2),
      ADR1 => address(4),
      ADR3 => miram_address_temp2_5_Q,
      ADR0 => N15,
      O => miram_n0686_inv
    );
  miram_contents_ram_60_3 : X_FF
    generic map(
      LOC => "SLICE_X16Y12",
      INIT => '0'
    )
    port map (
      CE => miram_n0704_inv,
      CLK => NlwBufferSignal_miram_contents_ram_60_3_CLK,
      I => NlwBufferSignal_miram_contents_ram_60_3_IN,
      O => miram_contents_ram_60(3),
      RST => GND,
      SET => GND
    );
  miram_mux1_131 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y12",
      INIT => X"CACAFF0FCACAF000"
    )
    port map (
      ADR5 => miram_contents_ram_44(1),
      ADR0 => miram_contents_ram_45(1),
      ADR1 => miram_contents_ram_47(1),
      ADR3 => miram_contents_ram_46(1),
      ADR2 => address_1_LogicTrst2,
      ADR4 => address_0_LogicTrst2,
      O => miram_mux1_131_7030
    );
  miram_contents_ram_60_2 : X_FF
    generic map(
      LOC => "SLICE_X16Y12",
      INIT => '0'
    )
    port map (
      CE => miram_n0704_inv,
      CLK => NlwBufferSignal_miram_contents_ram_60_2_CLK,
      I => NlwBufferSignal_miram_contents_ram_60_2_IN,
      O => miram_contents_ram_60(2),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_60_1 : X_FF
    generic map(
      LOC => "SLICE_X16Y12",
      INIT => '0'
    )
    port map (
      CE => miram_n0704_inv,
      CLK => NlwBufferSignal_miram_contents_ram_60_1_CLK,
      I => NlwBufferSignal_miram_contents_ram_60_1_IN,
      O => miram_contents_ram_60(1),
      RST => GND,
      SET => GND
    );
  miram_mux_14 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y12",
      INIT => X"F0FFF000AACCAACC"
    )
    port map (
      ADR1 => miram_contents_ram_60(0),
      ADR4 => miram_contents_ram_61(0),
      ADR2 => miram_contents_ram_63(0),
      ADR0 => miram_contents_ram_62(0),
      ADR5 => address_0_LogicTrst3,
      ADR3 => address_1_LogicTrst2,
      O => miram_mux_14_7532
    );
  miram_contents_ram_60_0 : X_FF
    generic map(
      LOC => "SLICE_X16Y12",
      INIT => '0'
    )
    port map (
      CE => miram_n0704_inv,
      CLK => NlwBufferSignal_miram_contents_ram_60_0_CLK,
      I => NlwBufferSignal_miram_contents_ram_60_0_IN,
      O => miram_contents_ram_60(0),
      RST => GND,
      SET => GND
    );
  address_1_LogicTrst_3 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y12",
      INIT => X"FFEFF3A3FFCFF303"
    )
    port map (
      ADR4 => midma_address(1),
      ADR1 => midma_GND_15_o_clk_DFF_35_6584,
      ADR5 => micpu_TMP_reg_7_Index_Reg_7_add_24_OUT_1_0,
      ADR0 => N11,
      ADR2 => micpu_Mmux_current_state_2_PWR_78_o_Mux_170_o1_6936,
      ADR3 => N79,
      O => address_1_LogicTrst2
    );
  micpu_TMP_reg_0_micpu_TMP_reg_0_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ROM_Data_0_pack_20,
      O => ROM_Data(0)
    );
  mirom_Mram_n0680_f8 : X_MUX2
    generic map(
      LOC => "SLICE_X16Y13"
    )
    port map (
      IA => mirom_Mram_n0680_f71,
      IB => mirom_Mram_n0680_f7_4016,
      O => ROM_Data_0_pack_20,
      SEL => micpu_PC_reg(7)
    );
  mirom_Mram_n0680_f7_0 : X_MUX2
    generic map(
      LOC => "SLICE_X16Y13"
    )
    port map (
      IA => mirom_Mram_n06803_4019,
      IB => mirom_Mram_n06802_4029,
      O => mirom_Mram_n0680_f71,
      SEL => micpu_PC_reg(6)
    );
  mirom_Mram_n0680_f7 : X_MUX2
    generic map(
      LOC => "SLICE_X16Y13"
    )
    port map (
      IA => mirom_Mram_n06801_4037,
      IB => mirom_Mram_n0680,
      O => mirom_Mram_n0680_f7_4016,
      SEL => micpu_PC_reg(6)
    );
  micpu_TMP_reg_0 : X_FF
    generic map(
      LOC => "SLICE_X16Y13",
      INIT => '0'
    )
    port map (
      CE => micpu_n0566_inv,
      CLK => NlwBufferSignal_micpu_TMP_reg_0_CLK,
      I => NlwBufferSignal_micpu_TMP_reg_0_IN,
      O => micpu_TMP_reg(0),
      RST => GND,
      SET => GND
    );
  mirom_Mram_n06804 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y13",
      INIT => X"F9C4770A055D88F5"
    )
    port map (
      ADR5 => micpu_PC_reg(3),
      ADR3 => micpu_PC_reg(1),
      ADR1 => micpu_PC_reg(4),
      ADR0 => micpu_PC_reg(5),
      ADR2 => micpu_PC_reg(2),
      ADR4 => micpu_PC_reg(0),
      O => mirom_Mram_n06803_4019
    );
  mirom_Mram_n06803 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y13",
      INIT => X"D8FB4E11A45540F8"
    )
    port map (
      ADR4 => micpu_PC_reg(3),
      ADR0 => micpu_PC_reg(1),
      ADR5 => micpu_PC_reg(0),
      ADR3 => micpu_PC_reg(5),
      ADR2 => micpu_PC_reg(2),
      ADR1 => micpu_PC_reg(4),
      O => mirom_Mram_n06802_4029
    );
  mirom_Mram_n06802 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y13",
      INIT => X"6AA8A7BD0CA2A32E"
    )
    port map (
      ADR5 => micpu_PC_reg(2),
      ADR2 => micpu_PC_reg(4),
      ADR1 => micpu_PC_reg(1),
      ADR3 => micpu_PC_reg(3),
      ADR4 => micpu_PC_reg(5),
      ADR0 => micpu_PC_reg(0),
      O => mirom_Mram_n06801_4037
    );
  mirom_Mram_n06801 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y13",
      INIT => X"000020E4000085EE"
    )
    port map (
      ADR4 => micpu_PC_reg(5),
      ADR0 => micpu_PC_reg(2),
      ADR2 => micpu_PC_reg(0),
      ADR3 => micpu_PC_reg(4),
      ADR5 => micpu_PC_reg(3),
      ADR1 => micpu_PC_reg(1),
      O => mirom_Mram_n0680
    );
  micpu_Mmux_current_state_2_PWR_78_o_Mux_170_o1_micpu_Mmux_current_state_2_PWR_78_o_Mux_170_o1_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(3),
      O => miram_address_temp_3_0
    );
  micpu_Mmux_current_state_2_PWR_78_o_Mux_170_o1_micpu_Mmux_current_state_2_PWR_78_o_Mux_170_o1_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => midma_address_2_pack_3,
      O => midma_address(2)
    );
  micpu_Mmux_current_state_2_PWR_78_o_Mux_170_o1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y14",
      INIT => X"8800880088008820"
    )
    port map (
      ADR0 => micpu_current_state_FSM_FFd1_1_7373,
      ADR1 => micpu_current_state_FSM_FFd3_6616,
      ADR3 => micpu_current_state_FSM_FFd2_6617,
      ADR2 => micpu_INS_reg(7),
      ADR4 => micpu_INS_reg(6),
      ADR5 => N241,
      O => micpu_Mmux_current_state_2_PWR_78_o_Mux_170_o1_6936
    );
  miram_Mmux_address_temp31 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y14",
      INIT => X"AA88AA88AA88AA88"
    )
    port map (
      ADR2 => '1',
      ADR4 => '1',
      ADR0 => address(2),
      ADR1 => address(6),
      ADR3 => address(7),
      ADR5 => '1',
      O => miram_address_temp(2)
    );
  miram_Mmux_address_temp41 : X_LUT5
    generic map(
      LOC => "SLICE_X16Y14",
      INIT => X"FFCC0000"
    )
    port map (
      ADR0 => '1',
      ADR4 => address(3),
      ADR2 => '1',
      ADR1 => address(6),
      ADR3 => address(7),
      O => miram_address_temp(3)
    );
  midma_n03211 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y14",
      INIT => X"0A0A00000A0A0000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => midma_current_state_FSM_FFd2_6580,
      ADR0 => midma_current_state_FSM_FFd3_6579,
      ADR2 => midma_current_state_FSM_FFd4_6578,
      ADR5 => '1',
      O => midma_n0321
    );
  midma_Mmux_n027731 : X_LUT5
    generic map(
      LOC => "SLICE_X16Y14",
      INIT => X"0000CECC"
    )
    port map (
      ADR3 => address(2),
      ADR1 => midma_current_state_FSM_FFd1_6577,
      ADR4 => midma_current_state_FSM_FFd2_6580,
      ADR0 => midma_current_state_FSM_FFd3_6579,
      ADR2 => midma_current_state_FSM_FFd4_6578,
      O => midma_n0277(2)
    );
  midma_address_2 : X_FF
    generic map(
      LOC => "SLICE_X16Y14",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_midma_address_2_CLK,
      I => midma_n0277(2),
      O => midma_address_2_pack_3,
      RST => GND,
      SET => GND
    );
  address_2_LogicTrst : X_LUT6
    generic map(
      LOC => "SLICE_X16Y14",
      INIT => X"FFEFF3A3FFCFF303"
    )
    port map (
      ADR4 => midma_address(2),
      ADR1 => midma_GND_15_o_clk_DFF_35_6584,
      ADR5 => micpu_TMP_reg_7_Index_Reg_7_add_24_OUT_2_0,
      ADR0 => N11,
      ADR2 => micpu_Mmux_current_state_2_PWR_78_o_Mux_170_o1_6936,
      ADR3 => N77,
      O => address(2)
    );
  miram_contents_ram_40_3 : X_FF
    generic map(
      LOC => "SLICE_X16Y15",
      INIT => '0'
    )
    port map (
      CE => miram_n0594_inv_7667,
      CLK => NlwBufferSignal_miram_contents_ram_40_3_CLK,
      I => NlwBufferSignal_miram_contents_ram_40_3_IN,
      O => miram_contents_ram_40(3),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_40_1 : X_FF
    generic map(
      LOC => "SLICE_X16Y15",
      INIT => '0'
    )
    port map (
      CE => miram_n0594_inv_7667,
      CLK => NlwBufferSignal_miram_contents_ram_40_1_CLK,
      I => NlwBufferSignal_miram_contents_ram_40_1_IN,
      O => miram_contents_ram_40(1),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_mux2_125 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y15",
      INIT => X"F0F0CCCCFF00AAAA"
    )
    port map (
      ADR0 => miram_contents_ram_48(2),
      ADR2 => miram_contents_ram_51(2),
      ADR3 => miram_contents_ram_50(2),
      ADR1 => miram_contents_ram_49(2),
      ADR4 => address_1_LogicTrst1,
      ADR5 => address_0_LogicTrst1,
      O => miram_mux2_125_7768
    );
  miram_contents_ram_40_0 : X_FF
    generic map(
      LOC => "SLICE_X16Y15",
      INIT => '0'
    )
    port map (
      CE => miram_n0594_inv_7667,
      CLK => NlwBufferSignal_miram_contents_ram_40_0_CLK,
      I => NlwBufferSignal_miram_contents_ram_40_0_IN,
      O => miram_contents_ram_40(0),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_mux2_8 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y15",
      INIT => X"FFCC3300B8B8B8B8"
    )
    port map (
      ADR5 => address(3),
      ADR1 => address_2_LogicTrst_6933,
      ADR3 => miram_mux2_133_7102,
      ADR4 => miram_mux2_14_7107,
      ADR0 => miram_mux2_132_7093,
      ADR2 => miram_mux2_125_7768,
      O => miram_mux2_8_7106
    );
  miram_n0914_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y16",
      INIT => X"0000000000800000"
    )
    port map (
      ADR3 => miram_address_temp2_5_Q,
      ADR5 => miram_address_temp2_4_Q,
      ADR1 => Reset_IBUF_0,
      ADR2 => miram_address_temp2_1_Q,
      ADR0 => miram_address_temp2_2_Q,
      ADR4 => N15,
      O => miram_n0914_inv
    );
  micpu_INS_reg_4 : X_FF
    generic map(
      LOC => "SLICE_X16Y16",
      INIT => '0'
    )
    port map (
      CE => micpu_n0554_inv_0,
      CLK => NlwBufferSignal_micpu_INS_reg_4_CLK,
      I => NlwBufferSignal_micpu_INS_reg_4_IN,
      O => micpu_INS_reg(4),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_60_7 : X_FF
    generic map(
      LOC => "SLICE_X16Y17",
      INIT => '0'
    )
    port map (
      CE => miram_n0704_inv,
      CLK => NlwBufferSignal_miram_contents_ram_60_7_CLK,
      I => NlwBufferSignal_miram_contents_ram_60_7_IN,
      O => miram_contents_ram_60(7),
      RST => GND,
      SET => GND
    );
  mialu_n0179_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y17",
      INIT => X"0F002EAA0F000C00"
    )
    port map (
      ADR3 => Alu_op(1),
      ADR2 => Alu_op(2),
      ADR1 => Alu_op(0),
      ADR4 => Alu_op(4),
      ADR5 => micpu_INS_reg_5_GND_110_o_wide_mux_8_OUT_3_Q,
      ADR0 => N21,
      O => mialu_n0179_inv
    );
  miram_contents_ram_60_6 : X_FF
    generic map(
      LOC => "SLICE_X16Y17",
      INIT => '0'
    )
    port map (
      CE => miram_n0704_inv,
      CLK => NlwBufferSignal_miram_contents_ram_60_6_CLK,
      I => NlwBufferSignal_miram_contents_ram_60_6_IN,
      O => miram_contents_ram_60(6),
      RST => GND,
      SET => GND
    );
  micpu_Mram_INS_reg_5_GND_110_o_wide_mux_8_OUT41 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y17",
      INIT => X"0000000005050000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => micpu_INS_reg(3),
      ADR2 => micpu_INS_reg(2),
      ADR0 => micpu_INS_reg(4),
      ADR5 => micpu_INS_reg(5),
      O => micpu_INS_reg_5_GND_110_o_wide_mux_8_OUT_4_Q
    );
  miram_contents_ram_60_5 : X_FF
    generic map(
      LOC => "SLICE_X16Y17",
      INIT => '0'
    )
    port map (
      CE => miram_n0704_inv,
      CLK => NlwBufferSignal_miram_contents_ram_60_5_CLK,
      I => NlwBufferSignal_miram_contents_ram_60_5_IN,
      O => miram_contents_ram_60(5),
      RST => GND,
      SET => GND
    );
  micpu_Mmux_Alu_op311 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y17",
      INIT => X"0000000000000044"
    )
    port map (
      ADR2 => '1',
      ADR1 => micpu_current_state_FSM_FFd1_2_7357,
      ADR0 => micpu_INS_reg(7),
      ADR5 => micpu_INS_reg(6),
      ADR3 => micpu_current_state_FSM_FFd2_6617,
      ADR4 => micpu_current_state_FSM_FFd3_6616,
      O => N21
    );
  miram_contents_ram_60_4 : X_FF
    generic map(
      LOC => "SLICE_X16Y17",
      INIT => '0'
    )
    port map (
      CE => miram_n0704_inv,
      CLK => NlwBufferSignal_miram_contents_ram_60_4_CLK,
      I => NlwBufferSignal_miram_contents_ram_60_4_IN,
      O => miram_contents_ram_60(4),
      RST => GND,
      SET => GND
    );
  micpu_Mmux_Alu_op51 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y17",
      INIT => X"ECA0A0A0ECA0A0A0"
    )
    port map (
      ADR5 => '1',
      ADR3 => micpu_INS_reg(5),
      ADR1 => micpu_current_state_FSM_FFd1_6615,
      ADR0 => micpu_INS_reg_5_GND_110_o_wide_mux_8_OUT_4_Q,
      ADR4 => N304,
      ADR2 => N21,
      O => Alu_op(4)
    );
  miram_contents_ram_48_7 : X_FF
    generic map(
      LOC => "SLICE_X16Y18",
      INIT => '0'
    )
    port map (
      CE => miram_n0770_inv,
      CLK => NlwBufferSignal_miram_contents_ram_48_7_CLK,
      I => NlwBufferSignal_miram_contents_ram_48_7_IN,
      O => miram_contents_ram_48(7),
      RST => GND,
      SET => GND
    );
  miram_mux4_14 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y18",
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      ADR5 => miram_contents_ram_60(4),
      ADR1 => miram_contents_ram_61(4),
      ADR0 => miram_contents_ram_63(4),
      ADR3 => miram_contents_ram_62(4),
      ADR4 => address_1_LogicTrst4,
      ADR2 => address_0_LogicTrst4,
      O => miram_mux4_14_7770
    );
  miram_contents_ram_48_6 : X_FF
    generic map(
      LOC => "SLICE_X16Y18",
      INIT => '0'
    )
    port map (
      CE => miram_n0770_inv,
      CLK => NlwBufferSignal_miram_contents_ram_48_6_CLK,
      I => NlwBufferSignal_miram_contents_ram_48_6_IN,
      O => miram_contents_ram_48(6),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_48_5 : X_FF
    generic map(
      LOC => "SLICE_X16Y18",
      INIT => '0'
    )
    port map (
      CE => miram_n0770_inv,
      CLK => NlwBufferSignal_miram_contents_ram_48_5_CLK,
      I => NlwBufferSignal_miram_contents_ram_48_5_IN,
      O => miram_contents_ram_48(5),
      RST => GND,
      SET => GND
    );
  miram_mux4_125 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y18",
      INIT => X"FEAEF4A45E0E5404"
    )
    port map (
      ADR1 => miram_contents_ram_48(4),
      ADR5 => miram_contents_ram_51(4),
      ADR3 => miram_contents_ram_50(4),
      ADR4 => miram_contents_ram_49(4),
      ADR2 => address_1_LogicTrst1,
      ADR0 => address_0_LogicTrst1,
      O => miram_mux4_125_7771
    );
  miram_contents_ram_48_4 : X_FF
    generic map(
      LOC => "SLICE_X16Y18",
      INIT => '0'
    )
    port map (
      CE => miram_n0770_inv,
      CLK => NlwBufferSignal_miram_contents_ram_48_4_CLK,
      I => NlwBufferSignal_miram_contents_ram_48_4_IN,
      O => miram_contents_ram_48(4),
      RST => GND,
      SET => GND
    );
  miram_mux4_8 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y18",
      INIT => X"F3C0F3C0BBBB8888"
    )
    port map (
      ADR1 => address(3),
      ADR5 => address_2_LogicTrst_6933,
      ADR0 => miram_mux4_133_7199,
      ADR2 => miram_mux4_14_7770,
      ADR3 => miram_mux4_132_7192,
      ADR4 => miram_mux4_125_7771,
      O => miram_mux4_8_6958
    );
  miram_contents_ram_46_7 : X_FF
    generic map(
      LOC => "SLICE_X16Y19",
      INIT => '0'
    )
    port map (
      CE => miram_n0782_inv,
      CLK => NlwBufferSignal_miram_contents_ram_46_7_CLK,
      I => NlwBufferSignal_miram_contents_ram_46_7_IN,
      O => miram_contents_ram_46(7),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_46_6 : X_FF
    generic map(
      LOC => "SLICE_X16Y19",
      INIT => '0'
    )
    port map (
      CE => miram_n0782_inv,
      CLK => NlwBufferSignal_miram_contents_ram_46_6_CLK,
      I => NlwBufferSignal_miram_contents_ram_46_6_IN,
      O => miram_contents_ram_46(6),
      RST => GND,
      SET => GND
    );
  miram_n0650_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y19",
      INIT => X"0000000010000000"
    )
    port map (
      ADR1 => miram_GND_71_o_address_7_LessThan_1_o,
      ADR0 => address(2),
      ADR5 => miram_address_temp2_5_Q,
      ADR4 => address(4),
      ADR3 => miram_address_temp2_1_Q,
      ADR2 => N16,
      O => miram_n0650_inv
    );
  miram_contents_ram_46_5 : X_FF
    generic map(
      LOC => "SLICE_X16Y19",
      INIT => '0'
    )
    port map (
      CE => miram_n0782_inv,
      CLK => NlwBufferSignal_miram_contents_ram_46_5_CLK,
      I => NlwBufferSignal_miram_contents_ram_46_5_IN,
      O => miram_contents_ram_46(5),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_46_4 : X_FF
    generic map(
      LOC => "SLICE_X16Y19",
      INIT => '0'
    )
    port map (
      CE => miram_n0782_inv,
      CLK => NlwBufferSignal_miram_contents_ram_46_4_CLK,
      I => NlwBufferSignal_miram_contents_ram_46_4_IN,
      O => miram_contents_ram_46(4),
      RST => GND,
      SET => GND
    );
  miram_n0654_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y19",
      INIT => X"0000000000000200"
    )
    port map (
      ADR3 => address(4),
      ADR4 => miram_GND_71_o_address_7_LessThan_1_o,
      ADR2 => address(5),
      ADR1 => miram_address_temp2_1_Q,
      ADR5 => miram_address_temp2_2_Q,
      ADR0 => N15,
      O => miram_n0654_inv
    );
  miram_contents_ram_51_7 : X_FF
    generic map(
      LOC => "SLICE_X16Y20",
      INIT => '0'
    )
    port map (
      CE => miram_n0758_inv,
      CLK => NlwBufferSignal_miram_contents_ram_51_7_CLK,
      I => NlwBufferSignal_miram_contents_ram_51_7_IN,
      O => miram_contents_ram_51(7),
      RST => GND,
      SET => GND
    );
  miram_mux7_131 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y20",
      INIT => X"FE5EF454AE0EA404"
    )
    port map (
      ADR1 => miram_contents_ram_44(7),
      ADR5 => miram_contents_ram_45(7),
      ADR3 => miram_contents_ram_47(7),
      ADR4 => miram_contents_ram_46(7),
      ADR0 => address_1_LogicTrst_7055,
      ADR2 => address(0),
      O => miram_mux7_131_7774
    );
  miram_contents_ram_51_6 : X_FF
    generic map(
      LOC => "SLICE_X16Y20",
      INIT => '0'
    )
    port map (
      CE => miram_n0758_inv,
      CLK => NlwBufferSignal_miram_contents_ram_51_6_CLK,
      I => NlwBufferSignal_miram_contents_ram_51_6_IN,
      O => miram_contents_ram_51(6),
      RST => GND,
      SET => GND
    );
  miram_mux7_124 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y20",
      INIT => X"F0AACCFFF0AACC00"
    )
    port map (
      ADR5 => miram_contents_ram_40_7_0,
      ADR0 => miram_contents_ram_41(7),
      ADR2 => miram_contents_ram_43(7),
      ADR1 => miram_contents_ram_42(7),
      ADR3 => address_1_LogicTrst_7055,
      ADR4 => address(0),
      O => miram_mux7_124_7773
    );
  miram_contents_ram_51_5 : X_FF
    generic map(
      LOC => "SLICE_X16Y20",
      INIT => '0'
    )
    port map (
      CE => miram_n0758_inv,
      CLK => NlwBufferSignal_miram_contents_ram_51_5_CLK,
      I => NlwBufferSignal_miram_contents_ram_51_5_IN,
      O => miram_contents_ram_51(5),
      RST => GND,
      SET => GND
    );
  miram_mux7_113 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y20",
      INIT => X"AACCAACCFFF000F0"
    )
    port map (
      ADR2 => miram_contents_ram_32(7),
      ADR4 => miram_contents_ram_33(7),
      ADR0 => miram_contents_ram_35(7),
      ADR1 => miram_contents_ram_34(7),
      ADR5 => address(1),
      ADR3 => address(0),
      O => miram_mux7_113_7775
    );
  miram_contents_ram_51_4 : X_FF
    generic map(
      LOC => "SLICE_X16Y20",
      INIT => '0'
    )
    port map (
      CE => miram_n0758_inv,
      CLK => NlwBufferSignal_miram_contents_ram_51_4_CLK,
      I => NlwBufferSignal_miram_contents_ram_51_4_IN,
      O => miram_contents_ram_51(4),
      RST => GND,
      SET => GND
    );
  miram_mux7_71 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y20",
      INIT => X"E2FFE2CCE233E200"
    )
    port map (
      ADR3 => address(3),
      ADR1 => address(2),
      ADR0 => miram_mux7_124_7773,
      ADR2 => miram_mux7_131_7774,
      ADR5 => miram_mux7_123_7318,
      ADR4 => miram_mux7_113_7775,
      O => miram_mux7_71_7007
    );
  miram_contents_ram_43_7 : X_FF
    generic map(
      LOC => "SLICE_X16Y21",
      INIT => '0'
    )
    port map (
      CE => miram_n0800_inv,
      CLK => NlwBufferSignal_miram_contents_ram_43_7_CLK,
      I => NlwBufferSignal_miram_contents_ram_43_7_IN,
      O => miram_contents_ram_43(7),
      RST => GND,
      SET => GND
    );
  miram_mux4_131 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y21",
      INIT => X"FAFC0AFCFA0C0A0C"
    )
    port map (
      ADR1 => miram_contents_ram_44(4),
      ADR0 => miram_contents_ram_45(4),
      ADR4 => miram_contents_ram_47(4),
      ADR5 => miram_contents_ram_46(4),
      ADR2 => address_1_LogicTrst2,
      ADR3 => address_0_LogicTrst2,
      O => miram_mux4_131_7777
    );
  miram_contents_ram_43_6 : X_FF
    generic map(
      LOC => "SLICE_X16Y21",
      INIT => '0'
    )
    port map (
      CE => miram_n0800_inv,
      CLK => NlwBufferSignal_miram_contents_ram_43_6_CLK,
      I => NlwBufferSignal_miram_contents_ram_43_6_IN,
      O => miram_contents_ram_43(6),
      RST => GND,
      SET => GND
    );
  miram_mux4_124 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y21",
      INIT => X"DFD5DAD08F858A80"
    )
    port map (
      ADR4 => miram_contents_ram_40(4),
      ADR5 => miram_contents_ram_41(4),
      ADR1 => miram_contents_ram_43(4),
      ADR3 => miram_contents_ram_42(4),
      ADR0 => address_1_LogicTrst_4_7180,
      ADR2 => address_0_LogicTrst2,
      O => miram_mux4_124_7776
    );
  miram_contents_ram_43_5 : X_FF
    generic map(
      LOC => "SLICE_X16Y21",
      INIT => '0'
    )
    port map (
      CE => miram_n0800_inv,
      CLK => NlwBufferSignal_miram_contents_ram_43_5_CLK,
      I => NlwBufferSignal_miram_contents_ram_43_5_IN,
      O => miram_contents_ram_43(5),
      RST => GND,
      SET => GND
    );
  miram_mux4_113 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y21",
      INIT => X"CCF0FFAACCF000AA"
    )
    port map (
      ADR0 => miram_contents_ram_32(4),
      ADR5 => miram_contents_ram_33(4),
      ADR1 => miram_contents_ram_35(4),
      ADR2 => miram_contents_ram_34(4),
      ADR3 => address_0_LogicTrst_7035,
      ADR4 => address_1_LogicTrst_7055,
      O => miram_mux4_113_7778
    );
  miram_contents_ram_43_4 : X_FF
    generic map(
      LOC => "SLICE_X16Y21",
      INIT => '0'
    )
    port map (
      CE => miram_n0800_inv,
      CLK => NlwBufferSignal_miram_contents_ram_43_4_CLK,
      I => NlwBufferSignal_miram_contents_ram_43_4_IN,
      O => miram_contents_ram_43(4),
      RST => GND,
      SET => GND
    );
  miram_mux4_71 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y21",
      INIT => X"FF00AAAACCCCF0F0"
    )
    port map (
      ADR4 => address(3),
      ADR5 => address_2_LogicTrst_6933,
      ADR1 => miram_mux4_124_7776,
      ADR3 => miram_mux4_131_7777,
      ADR0 => miram_mux4_123_7172,
      ADR2 => miram_mux4_113_7778,
      O => miram_mux4_71_6959
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_3 : X_FF
    generic map(
      LOC => "SLICE_X17Y2",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_3_CLK,
      I => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_3_IN,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(3),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_2 : X_FF
    generic map(
      LOC => "SLICE_X17Y2",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_2_CLK,
      I => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_2_IN,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(2),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_PWR_36_o_MUX_10_o16 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y2",
      INIT => X"FFFFFFFF5D0CFFFF"
    )
    port map (
      ADR4 => midma_data_read_6895,
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(0),
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(0),
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(1),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(1),
      ADR5 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_6924,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_PWR_36_o_MUX_10_o15
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_1 : X_FF
    generic map(
      LOC => "SLICE_X17Y2",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_1_CLK,
      I => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_1_IN,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(1),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_32_o_MUX_8_o12 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y2",
      INIT => X"8008200240041001"
    )
    port map (
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(3),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(3),
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(0),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(1),
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(1),
      ADR5 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(0),
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_32_o_MUX_8_o11_7009
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_0 : X_FF
    generic map(
      LOC => "SLICE_X17Y2",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_0_CLK,
      I => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_0_IN,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(0),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_32_o_MUX_8_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y2",
      INIT => X"0CFFAEFF0C0CAEAE"
    )
    port map (
      ADR5 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(2),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(2),
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(3),
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(3),
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(1),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(1),
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_32_o_MUX_8_o1
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_3_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_3_CMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_2_pack_7,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(2)
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_32_o_MUX_8_o13 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y3",
      INIT => X"2020002002020002"
    )
    port map (
      ADR3 => RS232_PHY_Receiver_Store_out_6672,
      ADR0 => midma_data_read_6895,
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(2),
      ADR5 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(2),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_ram_full_fb_i_6918,
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_6924,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_32_o_MUX_8_o12_7010
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_3 : X_FF
    generic map(
      LOC => "SLICE_X17Y3",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_3_CLK,
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_3_GND_46_o_mux_2_OUT_3_Q,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(3),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_3_GND_46_o_mux_2_OUT41 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y3",
      INIT => X"7F7F80807F7F8080"
    )
    port map (
      ADR3 => '1',
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(0),
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(1),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(3),
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(2),
      ADR5 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_3_GND_46_o_mux_2_OUT_3_Q
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_3_GND_46_o_mux_2_OUT31 : X_LUT5
    generic map(
      LOC => "SLICE_X17Y3",
      INIT => X"6C6C6C6C"
    )
    port map (
      ADR4 => '1',
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(0),
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(1),
      ADR3 => '1',
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(2),
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_3_GND_46_o_mux_2_OUT_2_Q
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_2 : X_FF
    generic map(
      LOC => "SLICE_X17Y3",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_2_CLK,
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_3_GND_46_o_mux_2_OUT_2_Q,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_2_pack_7,
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_1 : X_FF
    generic map(
      LOC => "SLICE_X17Y3",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_1_CLK,
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_3_GND_46_o_mux_2_OUT_1_Q,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(1),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_3_GND_46_o_mux_2_OUT21 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y3",
      INIT => X"5555AAAA5555AAAA"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(1),
      ADR3 => '1',
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(0),
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_3_GND_46_o_mux_2_OUT_1_Q
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_0 : X_FF
    generic map(
      LOC => "SLICE_X17Y3",
      INIT => '1'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_0_CLK,
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_3_GND_46_o_mux_2_OUT_0_Q,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(0),
      SET => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      RST => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_3_GND_46_o_mux_2_OUT11_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y3",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(0),
      ADR4 => '1',
      ADR3 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_3_GND_46_o_mux_2_OUT_0_Q
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2 : X_FF
    generic map(
      LOC => "SLICE_X17Y4",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_CLK,
      I => '0',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_comb,
      RST => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0 : X_FF
    generic map(
      LOC => "SLICE_X17Y4",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_CLK,
      I => '0',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      SET => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_comb,
      RST => GND
    );
  RS232_PHY_Receiver_Valid_out : X_FF
    generic map(
      LOC => "SLICE_X17Y5",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Receiver_Valid_out_CLK,
      I => RS232_PHY_Receiver_valid_tmp,
      O => RS232_PHY_Receiver_Valid_out_6876,
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  RS232_PHY_Receiver_Mmux_valid_tmp11 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y5",
      INIT => X"F0F0F0F000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => RS232_PHY_Receiver_current_state_FSM_FFd2_6670,
      ADR5 => RS232_PHY_Receiver_N4,
      O => RS232_PHY_Receiver_valid_tmp
    );
  RS232_PHY_Shift_content_3 : X_FF
    generic map(
      LOC => "SLICE_X17Y6",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Receiver_Valid_out_6876,
      CLK => NlwBufferSignal_RS232_PHY_Shift_content_3_CLK,
      I => NlwBufferSignal_RS232_PHY_Shift_content_3_IN,
      O => RS232_PHY_Shift_content(3),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  RS232_PHY_Shift_content_2 : X_FF
    generic map(
      LOC => "SLICE_X17Y6",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Receiver_Valid_out_6876,
      CLK => NlwBufferSignal_RS232_PHY_Shift_content_2_CLK,
      I => NlwBufferSignal_RS232_PHY_Shift_content_2_IN,
      O => RS232_PHY_Shift_content(2),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  RS232_PHY_Shift_content_1 : X_FF
    generic map(
      LOC => "SLICE_X17Y6",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Receiver_Valid_out_6876,
      CLK => NlwBufferSignal_RS232_PHY_Shift_content_1_CLK,
      I => NlwBufferSignal_RS232_PHY_Shift_content_1_IN,
      O => RS232_PHY_Shift_content(1),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  RS232_PHY_Shift_content_0 : X_FF
    generic map(
      LOC => "SLICE_X17Y6",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Receiver_Valid_out_6876,
      CLK => NlwBufferSignal_RS232_PHY_Shift_content_0_CLK,
      I => NlwBufferSignal_RS232_PHY_Shift_content_0_IN,
      O => RS232_PHY_Shift_content(0),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  RS232_PHY_Shift_content_7 : X_FF
    generic map(
      LOC => "SLICE_X17Y7",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Receiver_Valid_out_6876,
      CLK => NlwBufferSignal_RS232_PHY_Shift_content_7_CLK,
      I => NlwBufferSignal_RS232_PHY_Shift_content_7_IN,
      O => RS232_PHY_Shift_content(7),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  RS232_PHY_Shift_content_6 : X_FF
    generic map(
      LOC => "SLICE_X17Y7",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Receiver_Valid_out_6876,
      CLK => NlwBufferSignal_RS232_PHY_Shift_content_6_CLK,
      I => NlwBufferSignal_RS232_PHY_Shift_content_6_IN,
      O => RS232_PHY_Shift_content(6),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  RS232_PHY_Shift_content_5 : X_FF
    generic map(
      LOC => "SLICE_X17Y7",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Receiver_Valid_out_6876,
      CLK => NlwBufferSignal_RS232_PHY_Shift_content_5_CLK,
      I => NlwBufferSignal_RS232_PHY_Shift_content_5_IN,
      O => RS232_PHY_Shift_content(5),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  RS232_PHY_Shift_content_4 : X_FF
    generic map(
      LOC => "SLICE_X17Y7",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Receiver_Valid_out_6876,
      CLK => NlwBufferSignal_RS232_PHY_Shift_content_4_CLK,
      I => NlwBufferSignal_RS232_PHY_Shift_content_4_IN,
      O => RS232_PHY_Shift_content(4),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_52_3 : X_FF
    generic map(
      LOC => "SLICE_X17Y11",
      INIT => '0'
    )
    port map (
      CE => miram_n0752_inv,
      CLK => NlwBufferSignal_miram_contents_ram_52_3_CLK,
      I => NlwBufferSignal_miram_contents_ram_52_3_IN,
      O => miram_contents_ram_52(3),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_52_2 : X_FF
    generic map(
      LOC => "SLICE_X17Y11",
      INIT => '0'
    )
    port map (
      CE => miram_n0752_inv,
      CLK => NlwBufferSignal_miram_contents_ram_52_2_CLK,
      I => NlwBufferSignal_miram_contents_ram_52_2_IN,
      O => miram_contents_ram_52(2),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_52_1 : X_FF
    generic map(
      LOC => "SLICE_X17Y11",
      INIT => '0'
    )
    port map (
      CE => miram_n0752_inv,
      CLK => NlwBufferSignal_miram_contents_ram_52_1_CLK,
      I => NlwBufferSignal_miram_contents_ram_52_1_IN,
      O => miram_contents_ram_52(1),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_48_3 : X_FF
    generic map(
      LOC => "SLICE_X17Y12",
      INIT => '0'
    )
    port map (
      CE => miram_n0770_inv,
      CLK => NlwBufferSignal_miram_contents_ram_48_3_CLK,
      I => NlwBufferSignal_miram_contents_ram_48_3_IN,
      O => miram_contents_ram_48(3),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_48_2 : X_FF
    generic map(
      LOC => "SLICE_X17Y12",
      INIT => '0'
    )
    port map (
      CE => miram_n0770_inv,
      CLK => NlwBufferSignal_miram_contents_ram_48_2_CLK,
      I => NlwBufferSignal_miram_contents_ram_48_2_IN,
      O => miram_contents_ram_48(2),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_48_1 : X_FF
    generic map(
      LOC => "SLICE_X17Y12",
      INIT => '0'
    )
    port map (
      CE => miram_n0770_inv,
      CLK => NlwBufferSignal_miram_contents_ram_48_1_CLK,
      I => NlwBufferSignal_miram_contents_ram_48_1_IN,
      O => miram_contents_ram_48(1),
      RST => GND,
      SET => GND
    );
  miram_mux3_125 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y12",
      INIT => X"AAFFCCF0AA00CCF0"
    )
    port map (
      ADR2 => miram_contents_ram_48(3),
      ADR0 => miram_contents_ram_51(3),
      ADR5 => miram_contents_ram_50(3),
      ADR1 => miram_contents_ram_49(3),
      ADR3 => address_0_LogicTrst_7035,
      ADR4 => address_1_LogicTrst_7055,
      O => miram_mux3_125_7780
    );
  miram_contents_ram_48_0 : X_FF
    generic map(
      LOC => "SLICE_X17Y12",
      INIT => '0'
    )
    port map (
      CE => miram_n0770_inv,
      CLK => NlwBufferSignal_miram_contents_ram_48_0_CLK,
      I => NlwBufferSignal_miram_contents_ram_48_0_IN,
      O => miram_contents_ram_48(0),
      RST => GND,
      SET => GND
    );
  miram_mux3_8 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y12",
      INIT => X"BB88BB88F3F3C0C0"
    )
    port map (
      ADR1 => address(3),
      ADR5 => address_2_LogicTrst_6933,
      ADR2 => miram_mux3_133_7153,
      ADR0 => miram_mux3_14_7158,
      ADR3 => miram_mux3_132_7144,
      ADR4 => miram_mux3_125_7780,
      O => miram_mux3_8_6946
    );
  miram_contents_ram_63_3 : X_FF
    generic map(
      LOC => "SLICE_X17Y13",
      INIT => '0'
    )
    port map (
      CE => miram_n0926_inv,
      CLK => NlwBufferSignal_miram_contents_ram_63_3_CLK,
      I => NlwBufferSignal_miram_contents_ram_63_3_IN,
      O => miram_contents_ram_63(3),
      RST => GND,
      SET => GND
    );
  miram_mux3_14 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y13",
      INIT => X"FF0FF000CACACACA"
    )
    port map (
      ADR0 => miram_contents_ram_60(3),
      ADR1 => miram_contents_ram_61(3),
      ADR4 => miram_contents_ram_62(3),
      ADR3 => miram_contents_ram_63(3),
      ADR2 => address_0_LogicTrst3,
      ADR5 => address_1_LogicTrst3,
      O => miram_mux3_14_7158
    );
  miram_contents_ram_63_2 : X_FF
    generic map(
      LOC => "SLICE_X17Y13",
      INIT => '0'
    )
    port map (
      CE => miram_n0926_inv,
      CLK => NlwBufferSignal_miram_contents_ram_63_2_CLK,
      I => NlwBufferSignal_miram_contents_ram_63_2_IN,
      O => miram_contents_ram_63(2),
      RST => GND,
      SET => GND
    );
  miram_mux2_14 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y13",
      INIT => X"F3F3BB88C0C0BB88"
    )
    port map (
      ADR3 => miram_contents_ram_60(2),
      ADR5 => miram_contents_ram_61(2),
      ADR0 => miram_contents_ram_62(2),
      ADR2 => miram_contents_ram_63(2),
      ADR1 => address_1_LogicTrst4,
      ADR4 => address_0_LogicTrst4,
      O => miram_mux2_14_7107
    );
  miram_contents_ram_63_1 : X_FF
    generic map(
      LOC => "SLICE_X17Y13",
      INIT => '0'
    )
    port map (
      CE => miram_n0926_inv,
      CLK => NlwBufferSignal_miram_contents_ram_63_1_CLK,
      I => NlwBufferSignal_miram_contents_ram_63_1_IN,
      O => miram_contents_ram_63(1),
      RST => GND,
      SET => GND
    );
  miram_n0782_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y13",
      INIT => X"0004000000000000"
    )
    port map (
      ADR0 => address(4),
      ADR5 => address(5),
      ADR3 => address(7),
      ADR2 => address(6),
      ADR1 => address(2),
      ADR4 => N27,
      O => miram_n0782_inv
    );
  miram_contents_ram_63_0 : X_FF
    generic map(
      LOC => "SLICE_X17Y13",
      INIT => '0'
    )
    port map (
      CE => miram_n0926_inv,
      CLK => NlwBufferSignal_miram_contents_ram_63_0_CLK,
      I => NlwBufferSignal_miram_contents_ram_63_0_IN,
      O => miram_contents_ram_63(0),
      RST => GND,
      SET => GND
    );
  miram_n0698_inv2 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y13",
      INIT => X"0000200000000000"
    )
    port map (
      ADR1 => address(6),
      ADR4 => address(7),
      ADR5 => address(5),
      ADR0 => address(4),
      ADR3 => address(2),
      ADR2 => N26,
      O => miram_n0698_inv
    );
  miram_n0770_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y14",
      INIT => X"0200000000000000"
    )
    port map (
      ADR3 => Reset_IBUF_0,
      ADR0 => miram_address_temp2_5_Q,
      ADR5 => miram_address_temp2_4_Q,
      ADR1 => miram_address_temp2_2_Q,
      ADR2 => miram_address_temp2_1_Q,
      ADR4 => N16,
      O => miram_n0770_inv
    );
  miram_n0740_inv11 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y14",
      INIT => X"EE00EE00EE00FF00"
    )
    port map (
      ADR2 => '1',
      ADR5 => address(3),
      ADR0 => address(7),
      ADR1 => address(6),
      ADR4 => address(0),
      ADR3 => miram_write_en_temp2,
      O => N16
    );
  miram_contents_ram_52_0 : X_FF
    generic map(
      LOC => "SLICE_X17Y14",
      INIT => '0'
    )
    port map (
      CE => miram_n0752_inv,
      CLK => NlwBufferSignal_miram_contents_ram_52_0_CLK,
      I => NlwBufferSignal_miram_contents_ram_52_0_IN,
      O => miram_contents_ram_52(0),
      RST => GND,
      SET => GND
    );
  mialu_index_2 : X_FF
    generic map(
      LOC => "SLICE_X17Y15",
      INIT => '0'
    )
    port map (
      CE => mialu_n0195_inv,
      CLK => NlwBufferSignal_mialu_index_2_CLK,
      I => mialu_n0180(5),
      O => mialu_index(2),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  mialu_Mmux_n018061 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y15",
      INIT => X"FF33FF33CC00CC00"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => mialu_acc(2),
      ADR1 => Alu_op(0),
      ADR5 => databus(2),
      O => mialu_n0180(5)
    );
  mialu_index_1 : X_FF
    generic map(
      LOC => "SLICE_X17Y15",
      INIT => '0'
    )
    port map (
      CE => mialu_n0195_inv,
      CLK => NlwBufferSignal_mialu_index_1_CLK,
      I => mialu_n0180(6),
      O => mialu_index(1),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  mialu_Mmux_n018071 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y15",
      INIT => X"F0F0FF00F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR2 => mialu_acc(1),
      ADR4 => Alu_op(0),
      ADR3 => databus(1),
      O => mialu_n0180(6)
    );
  databus_1_LogicTrst4 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y15",
      INIT => X"BABABABABABBBAAA"
    )
    port map (
      ADR2 => miram_rami_n0016_1_0,
      ADR1 => oe,
      ADR3 => address(7),
      ADR5 => address(6),
      ADR0 => databus_1_LogicTrst1_7380,
      ADR4 => databus_1_LogicTrst2_6996,
      O => databus(1)
    );
  mialu_index_0 : X_FF
    generic map(
      LOC => "SLICE_X17Y15",
      INIT => '0'
    )
    port map (
      CE => mialu_n0195_inv,
      CLK => NlwBufferSignal_mialu_index_0_CLK,
      I => mialu_n0180(7),
      O => mialu_index(0),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  mialu_Mmux_n018081 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y15",
      INIT => X"FF55AA00FF55AA00"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mialu_acc(0),
      ADR0 => Alu_op(0),
      ADR4 => databus_0_LogicTrst4_6896,
      O => mialu_n0180(7)
    );
  miram_contents_ram_61_6 : X_FF
    generic map(
      LOC => "SLICE_X17Y16",
      INIT => '0'
    )
    port map (
      CE => miram_n0698_inv,
      CLK => NlwBufferSignal_miram_contents_ram_61_6_CLK,
      I => NlwBufferSignal_miram_contents_ram_61_6_IN,
      O => miram_contents_ram_61(6),
      RST => GND,
      SET => GND
    );
  databus_3_LogicTrst3 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y16",
      INIT => X"CCAACCAAFFF000F0"
    )
    port map (
      ADR3 => address(4),
      ADR5 => address(5),
      ADR4 => miram_mux3_7_6945,
      ADR1 => miram_mux3_8_6946,
      ADR0 => miram_mux3_71_6947,
      ADR2 => miram_mux3_6_6948,
      O => databus_3_LogicTrst2_7784
    );
  miram_contents_ram_61_5 : X_FF
    generic map(
      LOC => "SLICE_X17Y16",
      INIT => '0'
    )
    port map (
      CE => miram_n0698_inv,
      CLK => NlwBufferSignal_miram_contents_ram_61_5_CLK,
      I => NlwBufferSignal_miram_contents_ram_61_5_IN,
      O => miram_contents_ram_61(5),
      RST => GND,
      SET => GND
    );
  mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A84 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y16",
      INIT => X"F0FEF010F1FFE000"
    )
    port map (
      ADR3 => miram_rami_n0016_3_0,
      ADR0 => address(6),
      ADR1 => address(7),
      ADR2 => N87_0,
      ADR4 => N86,
      ADR5 => databus_3_LogicTrst2_7784,
      O => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_A_3_Q
    );
  miram_contents_ram_61_4 : X_FF
    generic map(
      LOC => "SLICE_X17Y16",
      INIT => '0'
    )
    port map (
      CE => miram_n0698_inv,
      CLK => NlwBufferSignal_miram_contents_ram_61_4_CLK,
      I => NlwBufferSignal_miram_contents_ram_61_4_IN,
      O => miram_contents_ram_61(4),
      RST => GND,
      SET => GND
    );
  mialu_n0090_3_1 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y16",
      INIT => X"F3F3F3F3C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mialu_acc(3),
      ADR1 => Alu_op(2),
      ADR5 => databus(3),
      O => mialu_n0090(3)
    );
  miram_contents_ram_61_3 : X_FF
    generic map(
      LOC => "SLICE_X17Y16",
      INIT => '0'
    )
    port map (
      CE => miram_n0698_inv,
      CLK => NlwBufferSignal_miram_contents_ram_61_3_CLK,
      I => databus(3),
      O => miram_contents_ram_61(3),
      RST => GND,
      SET => GND
    );
  databus_3_LogicTrst4 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y16",
      INIT => X"DDDDDDDCCCCCCCDC"
    )
    port map (
      ADR5 => miram_rami_n0016_3_0,
      ADR0 => oe,
      ADR4 => address(7),
      ADR3 => address(6),
      ADR1 => databus_3_LogicTrst1_6864,
      ADR2 => databus_3_LogicTrst2_7784,
      O => databus(3)
    );
  miram_contents_ram_22_7 : X_FF
    generic map(
      LOC => "SLICE_X17Y17",
      INIT => '0'
    )
    port map (
      CE => miram_n0634_inv,
      CLK => NlwBufferSignal_miram_contents_ram_22_7_CLK,
      I => NlwBufferSignal_miram_contents_ram_22_7_IN,
      O => miram_contents_ram_22(7),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  databus_4_LogicTrst3 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y17",
      INIT => X"BBBBF3C08888F3C0"
    )
    port map (
      ADR1 => address(4),
      ADR4 => address(5),
      ADR2 => miram_mux4_7_6957,
      ADR0 => miram_mux4_8_6958,
      ADR5 => miram_mux4_71_6959,
      ADR3 => miram_mux4_6_6960,
      O => databus_4_LogicTrst2_7785
    );
  miram_contents_ram_22_6 : X_FF
    generic map(
      LOC => "SLICE_X17Y17",
      INIT => '0'
    )
    port map (
      CE => miram_n0634_inv,
      CLK => NlwBufferSignal_miram_contents_ram_22_6_CLK,
      I => NlwBufferSignal_miram_contents_ram_22_6_IN,
      O => miram_contents_ram_22(6),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A104 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y17",
      INIT => X"CFCEC0C4CFDFC080"
    )
    port map (
      ADR2 => miram_rami_n0016_4_0,
      ADR0 => address(6),
      ADR3 => address(7),
      ADR1 => N84_0,
      ADR4 => N83,
      ADR5 => databus_4_LogicTrst2_7785,
      O => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_A_4_Q
    );
  miram_contents_ram_22_5 : X_FF
    generic map(
      LOC => "SLICE_X17Y17",
      INIT => '0'
    )
    port map (
      CE => miram_n0634_inv,
      CLK => NlwBufferSignal_miram_contents_ram_22_5_CLK,
      I => NlwBufferSignal_miram_contents_ram_22_5_IN,
      O => miram_contents_ram_22(5),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  mialu_n0090_4_1 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y17",
      INIT => X"FFFF5555AAAA0000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => mialu_acc(4),
      ADR0 => Alu_op(2),
      ADR5 => databus(4),
      O => mialu_n0090(4)
    );
  miram_contents_ram_22_4 : X_FF
    generic map(
      LOC => "SLICE_X17Y17",
      INIT => '0'
    )
    port map (
      CE => miram_n0634_inv,
      CLK => NlwBufferSignal_miram_contents_ram_22_4_CLK,
      I => databus(4),
      O => miram_contents_ram_22(4),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  databus_4_LogicTrst4 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y17",
      INIT => X"FF33FF32FF00FF10"
    )
    port map (
      ADR5 => miram_rami_n0016_4_0,
      ADR1 => oe,
      ADR4 => address(7),
      ADR0 => address(6),
      ADR3 => databus_4_LogicTrst1_6844,
      ADR2 => databus_4_LogicTrst2_7785,
      O => databus(4)
    );
  miram_contents_ram_16_7 : X_FF
    generic map(
      LOC => "SLICE_X17Y18",
      INIT => '0'
    )
    port map (
      CE => miram_n0658_inv,
      CLK => NlwBufferSignal_miram_contents_ram_16_7_CLK,
      I => NlwBufferSignal_miram_contents_ram_16_7_IN,
      O => miram_contents_ram_16(7),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  mialu_n0090_6_1 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y18",
      INIT => X"AAFFAA00AAFFAA00"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => mialu_acc(6),
      ADR3 => Alu_op(2),
      ADR4 => databus(6),
      O => mialu_n0090(6)
    );
  miram_contents_ram_16_6 : X_FF
    generic map(
      LOC => "SLICE_X17Y18",
      INIT => '0'
    )
    port map (
      CE => miram_n0658_inv,
      CLK => NlwBufferSignal_miram_contents_ram_16_6_CLK,
      I => databus(6),
      O => miram_contents_ram_16(6),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  databus_6_LogicTrst4 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y18",
      INIT => X"AAAAFFFEAAAAABAA"
    )
    port map (
      ADR5 => miram_rami_n0016_6_0,
      ADR4 => oe,
      ADR1 => address(7),
      ADR2 => address(6),
      ADR0 => databus_6_LogicTrst1_6983,
      ADR3 => databus_6_LogicTrst2_6986,
      O => databus(6)
    );
  miram_contents_ram_16_5 : X_FF
    generic map(
      LOC => "SLICE_X17Y18",
      INIT => '0'
    )
    port map (
      CE => miram_n0658_inv,
      CLK => NlwBufferSignal_miram_contents_ram_16_5_CLK,
      I => NlwBufferSignal_miram_contents_ram_16_5_IN,
      O => miram_contents_ram_16(5),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_mux7_14 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y18",
      INIT => X"FAFA5050EE44EE44"
    )
    port map (
      ADR1 => miram_contents_ram_60(7),
      ADR2 => miram_contents_ram_61(7),
      ADR4 => miram_contents_ram_63(7),
      ADR3 => miram_contents_ram_62(7),
      ADR0 => address_1_LogicTrst2,
      ADR5 => address(0),
      O => miram_mux7_14_7351
    );
  miram_contents_ram_16_4 : X_FF
    generic map(
      LOC => "SLICE_X17Y18",
      INIT => '0'
    )
    port map (
      CE => miram_n0658_inv,
      CLK => NlwBufferSignal_miram_contents_ram_16_4_CLK,
      I => NlwBufferSignal_miram_contents_ram_16_4_IN,
      O => miram_contents_ram_16(4),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_mux5_14 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y18",
      INIT => X"FFCC00CCF0AAF0AA"
    )
    port map (
      ADR0 => miram_contents_ram_60(5),
      ADR1 => miram_contents_ram_61(5),
      ADR4 => miram_contents_ram_63(5),
      ADR2 => miram_contents_ram_62(5),
      ADR3 => address_1_LogicTrst_5_7068,
      ADR5 => address_0_LogicTrst4,
      O => miram_mux5_14_7258
    );
  miram_contents_ram_50_7 : X_FF
    generic map(
      LOC => "SLICE_X17Y19",
      INIT => '0'
    )
    port map (
      CE => miram_n0764_inv,
      CLK => NlwBufferSignal_miram_contents_ram_50_7_CLK,
      I => NlwBufferSignal_miram_contents_ram_50_7_IN,
      O => miram_contents_ram_50(7),
      RST => GND,
      SET => GND
    );
  mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_xor_7_11_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y19",
      INIT => X"0B2A0BAA0FAA2FAA"
    )
    port map (
      ADR3 => Alu_op(4),
      ADR0 => Alu_op(0),
      ADR2 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_A_6_Q,
      ADR5 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_A_5_Q,
      ADR1 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_A_4_Q,
      ADR4 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_A_3_Q,
      O => N90
    );
  miram_contents_ram_50_6 : X_FF
    generic map(
      LOC => "SLICE_X17Y19",
      INIT => '0'
    )
    port map (
      CE => miram_n0764_inv,
      CLK => NlwBufferSignal_miram_contents_ram_50_6_CLK,
      I => NlwBufferSignal_miram_contents_ram_50_6_IN,
      O => miram_contents_ram_50(6),
      RST => GND,
      SET => GND
    );
  mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_xor_7_11_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y19",
      INIT => X"31733373F0F0F0F1"
    )
    port map (
      ADR5 => Alu_op(4),
      ADR2 => Alu_op(0),
      ADR1 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_A_6_Q,
      ADR0 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_A_5_Q,
      ADR3 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_A_4_Q,
      ADR4 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_A_3_Q,
      O => N89
    );
  miram_contents_ram_50_5 : X_FF
    generic map(
      LOC => "SLICE_X17Y19",
      INIT => '0'
    )
    port map (
      CE => miram_n0764_inv,
      CLK => NlwBufferSignal_miram_contents_ram_50_5_CLK,
      I => NlwBufferSignal_miram_contents_ram_50_5_IN,
      O => miram_contents_ram_50(5),
      RST => GND,
      SET => GND
    );
  databus_6_LogicTrst3 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y19",
      INIT => X"E2E2FF33E2E2CC00"
    )
    port map (
      ADR1 => address(4),
      ADR4 => address(5),
      ADR3 => miram_mux6_7_6987,
      ADR2 => miram_mux6_8_6988,
      ADR0 => miram_mux6_71_6989,
      ADR5 => miram_mux6_6_6990,
      O => databus_6_LogicTrst2_6986
    );
  miram_contents_ram_50_4 : X_FF
    generic map(
      LOC => "SLICE_X17Y19",
      INIT => '0'
    )
    port map (
      CE => miram_n0764_inv,
      CLK => NlwBufferSignal_miram_contents_ram_50_4_CLK,
      I => NlwBufferSignal_miram_contents_ram_50_4_IN,
      O => miram_contents_ram_50(4),
      RST => GND,
      SET => GND
    );
  mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A144 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y19",
      INIT => X"FFCEFFDF00C40080"
    )
    port map (
      ADR2 => miram_rami_n0016_6_0,
      ADR3 => oe,
      ADR0 => miram_GND_71_o_address_7_LessThan_1_o1_6975,
      ADR1 => N58,
      ADR5 => N57,
      ADR4 => databus_6_LogicTrst2_6986,
      O => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_A_6_Q
    );
  miram_contents_ram_20_7 : X_FF
    generic map(
      LOC => "SLICE_X17Y20",
      INIT => '0'
    )
    port map (
      CE => miram_n0642_inv,
      CLK => NlwBufferSignal_miram_contents_ram_20_7_CLK,
      I => NlwBufferSignal_miram_contents_ram_20_7_IN,
      O => miram_contents_ram_20(7),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_mux6_131 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y20",
      INIT => X"FA0AFA0ACFCFC0C0"
    )
    port map (
      ADR4 => miram_contents_ram_44(6),
      ADR0 => miram_contents_ram_45(6),
      ADR3 => miram_contents_ram_47(6),
      ADR1 => miram_contents_ram_46(6),
      ADR5 => address_0_LogicTrst_4_7135,
      ADR2 => address_1_LogicTrst3,
      O => miram_mux6_131_7786
    );
  miram_contents_ram_20_6 : X_FF
    generic map(
      LOC => "SLICE_X17Y20",
      INIT => '0'
    )
    port map (
      CE => miram_n0642_inv,
      CLK => NlwBufferSignal_miram_contents_ram_20_6_CLK,
      I => NlwBufferSignal_miram_contents_ram_20_6_IN,
      O => miram_contents_ram_20(6),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_20_5 : X_FF
    generic map(
      LOC => "SLICE_X17Y20",
      INIT => '0'
    )
    port map (
      CE => miram_n0642_inv,
      CLK => NlwBufferSignal_miram_contents_ram_20_5_CLK,
      I => NlwBufferSignal_miram_contents_ram_20_5_IN,
      O => miram_contents_ram_20(5),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_mux6_113 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y20",
      INIT => X"FB3BF838CB0BC808"
    )
    port map (
      ADR4 => miram_contents_ram_32(6),
      ADR5 => miram_contents_ram_33(6),
      ADR3 => miram_contents_ram_35(6),
      ADR0 => miram_contents_ram_34(6),
      ADR1 => address_1_LogicTrst1,
      ADR2 => address_0_LogicTrst1,
      O => miram_mux6_113_7787
    );
  miram_contents_ram_20_4 : X_FF
    generic map(
      LOC => "SLICE_X17Y20",
      INIT => '0'
    )
    port map (
      CE => miram_n0642_inv,
      CLK => NlwBufferSignal_miram_contents_ram_20_4_CLK,
      I => NlwBufferSignal_miram_contents_ram_20_4_IN,
      O => miram_contents_ram_20(4),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_mux6_71 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y20",
      INIT => X"FA0AFA0ACFCFC0C0"
    )
    port map (
      ADR2 => address(3),
      ADR5 => address_2_LogicTrst_6933,
      ADR1 => miram_mux6_124_7271,
      ADR3 => miram_mux6_131_7786,
      ADR0 => miram_mux6_123_7272,
      ADR4 => miram_mux6_113_7787,
      O => miram_mux6_71_6989
    );
  miram_contents_ram_42_7 : X_FF
    generic map(
      LOC => "SLICE_X17Y21",
      INIT => '0'
    )
    port map (
      CE => miram_n0806_inv,
      CLK => NlwBufferSignal_miram_contents_ram_42_7_CLK,
      I => NlwBufferSignal_miram_contents_ram_42_7_IN,
      O => miram_contents_ram_42(7),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_42_6 : X_FF
    generic map(
      LOC => "SLICE_X17Y21",
      INIT => '0'
    )
    port map (
      CE => miram_n0806_inv,
      CLK => NlwBufferSignal_miram_contents_ram_42_6_CLK,
      I => NlwBufferSignal_miram_contents_ram_42_6_IN,
      O => miram_contents_ram_42(6),
      RST => GND,
      SET => GND
    );
  miram_mux6_124 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y21",
      INIT => X"DF8FD585DA8AD080"
    )
    port map (
      ADR5 => miram_contents_ram_40(6),
      ADR3 => miram_contents_ram_41(6),
      ADR1 => miram_contents_ram_43(6),
      ADR4 => miram_contents_ram_42(6),
      ADR2 => address_0_LogicTrst_4_7135,
      ADR0 => address_1_LogicTrst_4_7180,
      O => miram_mux6_124_7271
    );
  miram_contents_ram_42_5 : X_FF
    generic map(
      LOC => "SLICE_X17Y21",
      INIT => '0'
    )
    port map (
      CE => miram_n0806_inv,
      CLK => NlwBufferSignal_miram_contents_ram_42_5_CLK,
      I => NlwBufferSignal_miram_contents_ram_42_5_IN,
      O => miram_contents_ram_42(5),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_42_4 : X_FF
    generic map(
      LOC => "SLICE_X17Y21",
      INIT => '0'
    )
    port map (
      CE => miram_n0806_inv,
      CLK => NlwBufferSignal_miram_contents_ram_42_4_CLK,
      I => NlwBufferSignal_miram_contents_ram_42_4_IN,
      O => miram_contents_ram_42(4),
      RST => GND,
      SET => GND
    );
  Temp_L_6_OBUF_Temp_L_6_OBUF_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Temp_L_4_OBUF_4678,
      O => Temp_L_4_OBUF_0
    );
  miram_Mram_Temp_L61 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y2",
      INIT => X"033C333C033C333C"
    )
    port map (
      ADR0 => '1',
      ADR1 => miram_contents_ram_49(3),
      ADR3 => miram_contents_ram_49(1),
      ADR2 => miram_contents_ram_49(2),
      ADR4 => miram_contents_ram_49(0),
      ADR5 => '1',
      O => Temp_L_6_OBUF_6595
    );
  miram_Mram_Temp_L41 : X_LUT5
    generic map(
      LOC => "SLICE_X18Y2",
      INIT => X"CCC0FFCF"
    )
    port map (
      ADR0 => '1',
      ADR1 => miram_contents_ram_49(3),
      ADR3 => miram_contents_ram_49(1),
      ADR2 => miram_contents_ram_49(2),
      ADR4 => miram_contents_ram_49(0),
      O => Temp_L_4_OBUF_4678
    );
  RS232_PHY_Receiver_current_state_FSM_FFd2_In_f7 : X_MUX2
    generic map(
      LOC => "SLICE_X18Y5"
    )
    port map (
      IA => RS232_PHY_Receiver_current_state_FSM_FFd2_In2_4688,
      IB => RS232_PHY_Receiver_current_state_FSM_FFd2_In1_4694,
      O => RS232_PHY_Receiver_current_state_FSM_FFd2_In,
      SEL => RS232_PHY_Receiver_current_state_FSM_FFd2_6670
    );
  RS232_PHY_Receiver_current_state_FSM_FFd2_In2 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y5",
      INIT => X"0000000000FF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR5 => RS232_PHY_Receiver_current_state_FSM_FFd1_6623,
      ADR3 => RS232_PHY_LineRD_in_6669,
      O => RS232_PHY_Receiver_current_state_FSM_FFd2_In2_4688
    );
  RS232_PHY_Receiver_current_state_FSM_FFd2 : X_FF
    generic map(
      LOC => "SLICE_X18Y5",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Receiver_current_state_FSM_FFd2_CLK,
      I => RS232_PHY_Receiver_current_state_FSM_FFd2_In,
      O => RS232_PHY_Receiver_current_state_FSM_FFd2_6670,
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  RS232_PHY_Receiver_current_state_FSM_FFd2_In1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y5",
      INIT => X"FFFFFFFFFFBFFFFF"
    )
    port map (
      ADR1 => RS232_PHY_Receiver_DataCount(3),
      ADR3 => RS232_PHY_Receiver_DataCount(0),
      ADR4 => RS232_PHY_Receiver_current_state_FSM_FFd1_6623,
      ADR2 => RS232_PHY_Receiver_GND_11_o_GND_11_o_equal_4_o,
      ADR0 => RS232_PHY_Receiver_DataCount(1),
      ADR5 => RS232_PHY_Receiver_DataCount(2),
      O => RS232_PHY_Receiver_current_state_FSM_FFd2_In1_4694
    );
  RS232_PHY_Receiver_DataCount_3_RS232_PHY_Receiver_DataCount_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Receiver_DataCount_0_pack_14,
      O => RS232_PHY_Receiver_DataCount(0)
    );
  RS232_PHY_Receiver_DataCount_3 : X_FF
    generic map(
      LOC => "SLICE_X18Y6",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Receiver_n0098_inv,
      CLK => NlwBufferSignal_RS232_PHY_Receiver_DataCount_3_CLK,
      I => RS232_PHY_Receiver_DataCount_3_DataCount_3_mux_27_OUT_3_Q,
      O => RS232_PHY_Receiver_DataCount(3),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  RS232_PHY_Receiver_Mmux_DataCount_3_DataCount_3_mux_27_OUT41 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y6",
      INIT => X"28AA000080000000"
    )
    port map (
      ADR4 => RS232_PHY_Receiver_current_state_FSM_FFd2_6670,
      ADR0 => RS232_PHY_Receiver_N4,
      ADR3 => RS232_PHY_Receiver_DataCount(0),
      ADR5 => RS232_PHY_Receiver_DataCount(3),
      ADR1 => RS232_PHY_Receiver_DataCount(1),
      ADR2 => RS232_PHY_Receiver_DataCount(2),
      O => RS232_PHY_Receiver_DataCount_3_DataCount_3_mux_27_OUT_3_Q
    );
  RS232_PHY_Receiver_DataCount_2 : X_FF
    generic map(
      LOC => "SLICE_X18Y6",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Receiver_n0098_inv,
      CLK => NlwBufferSignal_RS232_PHY_Receiver_DataCount_2_CLK,
      I => RS232_PHY_Receiver_DataCount_3_DataCount_3_mux_27_OUT_2_Q,
      O => RS232_PHY_Receiver_DataCount(2),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  RS232_PHY_Receiver_Mmux_DataCount_3_DataCount_3_mux_27_OUT31 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y6",
      INIT => X"4C0080004C008000"
    )
    port map (
      ADR1 => RS232_PHY_Receiver_current_state_FSM_FFd2_6670,
      ADR3 => RS232_PHY_Receiver_N4,
      ADR0 => RS232_PHY_Receiver_DataCount(0),
      ADR4 => RS232_PHY_Receiver_DataCount(2),
      ADR2 => RS232_PHY_Receiver_DataCount(1),
      ADR5 => '1',
      O => RS232_PHY_Receiver_DataCount_3_DataCount_3_mux_27_OUT_2_Q
    );
  RS232_PHY_Receiver_Mmux_DataCount_3_DataCount_3_mux_27_OUT11 : X_LUT5
    generic map(
      LOC => "SLICE_X18Y6",
      INIT => X"44004400"
    )
    port map (
      ADR1 => RS232_PHY_Receiver_current_state_FSM_FFd2_6670,
      ADR3 => RS232_PHY_Receiver_N4,
      ADR0 => RS232_PHY_Receiver_DataCount(0),
      ADR2 => '1',
      ADR4 => '1',
      O => RS232_PHY_Receiver_DataCount_3_DataCount_3_mux_27_OUT_0_Q
    );
  RS232_PHY_Receiver_DataCount_0 : X_FF
    generic map(
      LOC => "SLICE_X18Y6",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Receiver_n0098_inv,
      CLK => NlwBufferSignal_RS232_PHY_Receiver_DataCount_0_CLK,
      I => RS232_PHY_Receiver_DataCount_3_DataCount_3_mux_27_OUT_0_Q,
      O => RS232_PHY_Receiver_DataCount_0_pack_14,
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  RS232_PHY_Receiver_n0098_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y6",
      INIT => X"0000000000000100"
    )
    port map (
      ADR3 => RS232_PHY_Receiver_HalfBitCounter(2),
      ADR1 => RS232_PHY_Receiver_HalfBitCounter(5),
      ADR2 => RS232_PHY_Receiver_HalfBitCounter(3),
      ADR5 => RS232_PHY_Receiver_HalfBitCounter(7),
      ADR4 => RS232_PHY_Receiver_HalfBitCounter(0),
      ADR0 => N36,
      O => RS232_PHY_Receiver_N4
    );
  RS232_PHY_Receiver_DataCount_1 : X_FF
    generic map(
      LOC => "SLICE_X18Y6",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Receiver_n0098_inv,
      CLK => NlwBufferSignal_RS232_PHY_Receiver_DataCount_1_CLK,
      I => RS232_PHY_Receiver_DataCount_3_DataCount_3_mux_27_OUT_1_Q,
      O => RS232_PHY_Receiver_DataCount(1),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  RS232_PHY_Receiver_Mmux_DataCount_3_DataCount_3_mux_27_OUT21 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y6",
      INIT => X"3030C04000000000"
    )
    port map (
      ADR5 => RS232_PHY_Receiver_current_state_FSM_FFd2_6670,
      ADR2 => RS232_PHY_Receiver_N4,
      ADR1 => RS232_PHY_Receiver_DataCount(0),
      ADR4 => RS232_PHY_Receiver_DataCount(1),
      ADR3 => RS232_PHY_Receiver_DataCount(2),
      ADR0 => RS232_PHY_Receiver_DataCount(3),
      O => RS232_PHY_Receiver_DataCount_3_DataCount_3_mux_27_OUT_1_Q
    );
  midma_tx_data_3 : X_FF
    generic map(
      LOC => "SLICE_X18Y7",
      INIT => '0'
    )
    port map (
      CE => midma_n0367_inv,
      CLK => NlwBufferSignal_midma_tx_data_3_CLK,
      I => NlwBufferSignal_midma_tx_data_3_IN,
      O => midma_tx_data(3),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  midma_tx_data_2 : X_FF
    generic map(
      LOC => "SLICE_X18Y7",
      INIT => '0'
    )
    port map (
      CE => midma_n0367_inv,
      CLK => NlwBufferSignal_midma_tx_data_2_CLK,
      I => NlwBufferSignal_midma_tx_data_2_IN,
      O => midma_tx_data(2),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  midma_tx_data_1 : X_FF
    generic map(
      LOC => "SLICE_X18Y7",
      INIT => '0'
    )
    port map (
      CE => midma_n0367_inv,
      CLK => NlwBufferSignal_midma_tx_data_1_CLK,
      I => NlwBufferSignal_midma_tx_data_1_IN,
      O => midma_tx_data(1),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  midma_tx_data_0 : X_FF
    generic map(
      LOC => "SLICE_X18Y7",
      INIT => '0'
    )
    port map (
      CE => midma_n0367_inv,
      CLK => NlwBufferSignal_midma_tx_data_0_CLK,
      I => NlwBufferSignal_midma_tx_data_0_IN,
      O => midma_tx_data(0),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  RS232_PHY_Ack_in : X_FF
    generic map(
      LOC => "SLICE_X18Y8",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Ack_in_CLK,
      I => NlwBufferSignal_RS232_PHY_Ack_in_IN,
      O => RS232_PHY_Ack_in_6865,
      SET => RS232_PHY_Receiver_reset_inv,
      RST => GND
    );
  midma_tx_data_5_midma_tx_data_5_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => midma_tx_data(4),
      O => midma_tx_data_4_0
    );
  midma_tx_data_5_midma_tx_data_5_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => midma_tx_data(6),
      O => midma_tx_data_6_0
    );
  midma_tx_data_5 : X_FF
    generic map(
      LOC => "SLICE_X18Y9",
      INIT => '0'
    )
    port map (
      CE => midma_n0367_inv,
      CLK => NlwBufferSignal_midma_tx_data_5_CLK,
      I => NlwBufferSignal_midma_tx_data_5_IN,
      O => midma_tx_data(5),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  midma_tx_data_5_databus_4_rt : X_LUT5
    generic map(
      LOC => "SLICE_X18Y9",
      INIT => X"FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => databus(4),
      O => midma_tx_data_5_databus_4_rt_4756
    );
  midma_tx_data_4 : X_FF
    generic map(
      LOC => "SLICE_X18Y9",
      INIT => '0'
    )
    port map (
      CE => midma_n0367_inv,
      CLK => NlwBufferSignal_midma_tx_data_4_CLK,
      I => midma_tx_data_5_databus_4_rt_4756,
      O => midma_tx_data(4),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  midma_tx_data_7 : X_FF
    generic map(
      LOC => "SLICE_X18Y9",
      INIT => '0'
    )
    port map (
      CE => midma_n0367_inv,
      CLK => NlwBufferSignal_midma_tx_data_7_CLK,
      I => NlwBufferSignal_midma_tx_data_7_IN,
      O => midma_tx_data(7),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  midma_tx_data_5_databus_6_rt : X_LUT5
    generic map(
      LOC => "SLICE_X18Y9",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => databus(6),
      O => midma_tx_data_5_databus_6_rt_4761
    );
  midma_tx_data_6 : X_FF
    generic map(
      LOC => "SLICE_X18Y9",
      INIT => '0'
    )
    port map (
      CE => midma_n0367_inv,
      CLK => NlwBufferSignal_midma_tx_data_6_CLK,
      I => midma_tx_data_5_databus_6_rt_4761,
      O => midma_tx_data(6),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_47_3 : X_FF
    generic map(
      LOC => "SLICE_X18Y12",
      INIT => '0'
    )
    port map (
      CE => miram_n0776_inv,
      CLK => NlwBufferSignal_miram_contents_ram_47_3_CLK,
      I => NlwBufferSignal_miram_contents_ram_47_3_IN,
      O => miram_contents_ram_47(3),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_47_2 : X_FF
    generic map(
      LOC => "SLICE_X18Y12",
      INIT => '0'
    )
    port map (
      CE => miram_n0776_inv,
      CLK => NlwBufferSignal_miram_contents_ram_47_2_CLK,
      I => NlwBufferSignal_miram_contents_ram_47_2_IN,
      O => miram_contents_ram_47(2),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_47_1 : X_FF
    generic map(
      LOC => "SLICE_X18Y12",
      INIT => '0'
    )
    port map (
      CE => miram_n0776_inv,
      CLK => NlwBufferSignal_miram_contents_ram_47_1_CLK,
      I => NlwBufferSignal_miram_contents_ram_47_1_IN,
      O => miram_contents_ram_47(1),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_47_0 : X_FF
    generic map(
      LOC => "SLICE_X18Y12",
      INIT => '0'
    )
    port map (
      CE => miram_n0776_inv,
      CLK => NlwBufferSignal_miram_contents_ram_47_0_CLK,
      I => NlwBufferSignal_miram_contents_ram_47_0_IN,
      O => miram_contents_ram_47(0),
      RST => GND,
      SET => GND
    );
  miram_Mmux_address_temp71 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y12",
      INIT => X"00FF000000FF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => address(7),
      ADR3 => address(6),
      O => miram_address_temp(6)
    );
  miram_contents_ram_49_7 : X_FF
    generic map(
      LOC => "SLICE_X18Y13",
      INIT => '0'
    )
    port map (
      CE => miram_n0686_inv,
      CLK => NlwBufferSignal_miram_contents_ram_49_7_CLK,
      I => NlwBufferSignal_miram_contents_ram_49_7_IN,
      O => miram_contents_ram_49(7),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_49_6 : X_FF
    generic map(
      LOC => "SLICE_X18Y13",
      INIT => '0'
    )
    port map (
      CE => miram_n0686_inv,
      CLK => NlwBufferSignal_miram_contents_ram_49_6_CLK,
      I => NlwBufferSignal_miram_contents_ram_49_6_IN,
      O => miram_contents_ram_49(6),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_49_5 : X_FF
    generic map(
      LOC => "SLICE_X18Y13",
      INIT => '0'
    )
    port map (
      CE => miram_n0686_inv,
      CLK => NlwBufferSignal_miram_contents_ram_49_5_CLK,
      I => NlwBufferSignal_miram_contents_ram_49_5_IN,
      O => miram_contents_ram_49(5),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_49_4 : X_FF
    generic map(
      LOC => "SLICE_X18Y13",
      INIT => '1'
    )
    port map (
      CE => miram_n0686_inv,
      CLK => NlwBufferSignal_miram_contents_ram_49_4_CLK,
      I => NlwBufferSignal_miram_contents_ram_49_4_IN,
      O => miram_contents_ram_49(4),
      SET => RS232_PHY_Receiver_reset_inv,
      RST => GND
    );
  INV_miram_rami_Mram_contents_ram1_DWE2 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(7),
      O => miram_rami_n0016_0_INV_miram_rami_Mram_contents_ram1_DWE2
    );
  INV_miram_rami_Mram_contents_ram1_DWE1 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(6),
      O => miram_rami_n0016_0_INV_miram_rami_Mram_contents_ram1_DWE1
    );
  INV_miram_rami_Mram_contents_ram1_CWE2 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(7),
      O => miram_rami_n0016_0_INV_miram_rami_Mram_contents_ram1_CWE2
    );
  INV_miram_rami_Mram_contents_ram1_BWE1 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(6),
      O => miram_rami_n0016_0_INV_miram_rami_Mram_contents_ram1_BWE1
    );
  miram_rami_n0016_0_miram_rami_n0016_0_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_rami_n0016(0),
      O => miram_rami_n0016_0_0
    );
  miram_rami_Mram_contents_ram1_F8 : X_MUX2
    generic map(
      LOC => "SLICE_X18Y14"
    )
    port map (
      IA => miram_rami_Mram_contents_ram1_F7_B_4808,
      IB => miram_rami_Mram_contents_ram1_F7_A_4807,
      O => miram_rami_n0016(0),
      SEL => miram_address_temp(7)
    );
  miram_rami_Mram_contents_ram1_F7_B : X_MUX2
    generic map(
      LOC => "SLICE_X18Y14"
    )
    port map (
      IA => miram_rami_Mram_contents_ram1_D_4810,
      IB => miram_rami_Mram_contents_ram1_C_4802,
      O => miram_rami_Mram_contents_ram1_F7_B_4808,
      SEL => miram_address_temp(6)
    );
  miram_rami_Mram_contents_ram1_F7_A : X_MUX2
    generic map(
      LOC => "SLICE_X18Y14"
    )
    port map (
      IA => miram_rami_Mram_contents_ram1_B_4791,
      IB => miram_rami_Mram_contents_ram1_A_4818,
      O => miram_rami_Mram_contents_ram1_F7_A_4807,
      SEL => miram_address_temp(6)
    );
  miram_rami_Mram_contents_ram1_D : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X18Y14",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_miram_rami_Mram_contents_ram1_D_RADR0,
      RADR1 => NlwBufferSignal_miram_rami_Mram_contents_ram1_D_RADR1,
      RADR2 => NlwBufferSignal_miram_rami_Mram_contents_ram1_D_RADR2,
      RADR3 => NlwBufferSignal_miram_rami_Mram_contents_ram1_D_RADR3,
      RADR4 => NlwBufferSignal_miram_rami_Mram_contents_ram1_D_RADR4,
      RADR5 => NlwBufferSignal_miram_rami_Mram_contents_ram1_D_RADR5,
      CLK => NlwBufferSignal_miram_rami_Mram_contents_ram1_D_CLK,
      I => NlwBufferSignal_miram_rami_Mram_contents_ram1_D_IN,
      O => miram_rami_Mram_contents_ram1_D_4810,
      WADR0 => NlwBufferSignal_miram_rami_Mram_contents_ram1_D_WADR0,
      WADR1 => NlwBufferSignal_miram_rami_Mram_contents_ram1_D_WADR1,
      WADR2 => NlwBufferSignal_miram_rami_Mram_contents_ram1_D_WADR2,
      WADR3 => NlwBufferSignal_miram_rami_Mram_contents_ram1_D_WADR3,
      WADR4 => NlwBufferSignal_miram_rami_Mram_contents_ram1_D_WADR4,
      WADR5 => NlwBufferSignal_miram_rami_Mram_contents_ram1_D_WADR5,
      WE1 => miram_rami_n0016_0_INV_miram_rami_Mram_contents_ram1_DWE1,
      WE2 => miram_rami_n0016_0_INV_miram_rami_Mram_contents_ram1_DWE2,
      WE => NlwBufferSignal_miram_rami_Mram_contents_ram1_D_WE
    );
  miram_rami_Mram_contents_ram1_C : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X18Y14",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_miram_rami_Mram_contents_ram1_C_RADR0,
      RADR1 => NlwBufferSignal_miram_rami_Mram_contents_ram1_C_RADR1,
      RADR2 => NlwBufferSignal_miram_rami_Mram_contents_ram1_C_RADR2,
      RADR3 => NlwBufferSignal_miram_rami_Mram_contents_ram1_C_RADR3,
      RADR4 => NlwBufferSignal_miram_rami_Mram_contents_ram1_C_RADR4,
      RADR5 => NlwBufferSignal_miram_rami_Mram_contents_ram1_C_RADR5,
      CLK => NlwBufferSignal_miram_rami_Mram_contents_ram1_C_CLK,
      I => NlwBufferSignal_miram_rami_Mram_contents_ram1_C_IN,
      O => miram_rami_Mram_contents_ram1_C_4802,
      WADR0 => NlwBufferSignal_miram_rami_Mram_contents_ram1_C_WADR0,
      WADR1 => NlwBufferSignal_miram_rami_Mram_contents_ram1_C_WADR1,
      WADR2 => NlwBufferSignal_miram_rami_Mram_contents_ram1_C_WADR2,
      WADR3 => NlwBufferSignal_miram_rami_Mram_contents_ram1_C_WADR3,
      WADR4 => NlwBufferSignal_miram_rami_Mram_contents_ram1_C_WADR4,
      WADR5 => NlwBufferSignal_miram_rami_Mram_contents_ram1_C_WADR5,
      WE1 => miram_address_temp(6),
      WE2 => miram_rami_n0016_0_INV_miram_rami_Mram_contents_ram1_CWE2,
      WE => NlwBufferSignal_miram_rami_Mram_contents_ram1_C_WE
    );
  miram_rami_Mram_contents_ram1_B : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X18Y14",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_miram_rami_Mram_contents_ram1_B_RADR0,
      RADR1 => NlwBufferSignal_miram_rami_Mram_contents_ram1_B_RADR1,
      RADR2 => NlwBufferSignal_miram_rami_Mram_contents_ram1_B_RADR2,
      RADR3 => NlwBufferSignal_miram_rami_Mram_contents_ram1_B_RADR3,
      RADR4 => NlwBufferSignal_miram_rami_Mram_contents_ram1_B_RADR4,
      RADR5 => NlwBufferSignal_miram_rami_Mram_contents_ram1_B_RADR5,
      CLK => NlwBufferSignal_miram_rami_Mram_contents_ram1_B_CLK,
      I => NlwBufferSignal_miram_rami_Mram_contents_ram1_B_IN,
      O => miram_rami_Mram_contents_ram1_B_4791,
      WADR0 => NlwBufferSignal_miram_rami_Mram_contents_ram1_B_WADR0,
      WADR1 => NlwBufferSignal_miram_rami_Mram_contents_ram1_B_WADR1,
      WADR2 => NlwBufferSignal_miram_rami_Mram_contents_ram1_B_WADR2,
      WADR3 => NlwBufferSignal_miram_rami_Mram_contents_ram1_B_WADR3,
      WADR4 => NlwBufferSignal_miram_rami_Mram_contents_ram1_B_WADR4,
      WADR5 => NlwBufferSignal_miram_rami_Mram_contents_ram1_B_WADR5,
      WE1 => miram_rami_n0016_0_INV_miram_rami_Mram_contents_ram1_BWE1,
      WE2 => miram_address_temp(7),
      WE => NlwBufferSignal_miram_rami_Mram_contents_ram1_B_WE
    );
  miram_rami_Mram_contents_ram1_A : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X18Y14",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_miram_rami_Mram_contents_ram1_A_RADR0,
      RADR1 => NlwBufferSignal_miram_rami_Mram_contents_ram1_A_RADR1,
      RADR2 => NlwBufferSignal_miram_rami_Mram_contents_ram1_A_RADR2,
      RADR3 => NlwBufferSignal_miram_rami_Mram_contents_ram1_A_RADR3,
      RADR4 => NlwBufferSignal_miram_rami_Mram_contents_ram1_A_RADR4,
      RADR5 => NlwBufferSignal_miram_rami_Mram_contents_ram1_A_RADR5,
      CLK => NlwBufferSignal_miram_rami_Mram_contents_ram1_A_CLK,
      I => NlwBufferSignal_miram_rami_Mram_contents_ram1_A_IN,
      O => miram_rami_Mram_contents_ram1_A_4818,
      WADR0 => NlwBufferSignal_miram_rami_Mram_contents_ram1_A_WADR0,
      WADR1 => NlwBufferSignal_miram_rami_Mram_contents_ram1_A_WADR1,
      WADR2 => NlwBufferSignal_miram_rami_Mram_contents_ram1_A_WADR2,
      WADR3 => NlwBufferSignal_miram_rami_Mram_contents_ram1_A_WADR3,
      WADR4 => NlwBufferSignal_miram_rami_Mram_contents_ram1_A_WADR4,
      WADR5 => NlwBufferSignal_miram_rami_Mram_contents_ram1_A_WADR5,
      WE1 => miram_address_temp(6),
      WE2 => miram_address_temp(7),
      WE => NlwBufferSignal_miram_rami_Mram_contents_ram1_A_WE
    );
  mialu_n0195_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y15",
      INIT => X"0000000003000F00"
    )
    port map (
      ADR0 => '1',
      ADR3 => Alu_op(2),
      ADR5 => Alu_op(4),
      ADR2 => Alu_op(1),
      ADR4 => N21,
      ADR1 => micpu_INS_reg_5_GND_110_o_wide_mux_8_OUT_3_Q,
      O => mialu_n0195_inv
    );
  mialu_index_7 : X_FF
    generic map(
      LOC => "SLICE_X18Y15",
      INIT => '0'
    )
    port map (
      CE => mialu_n0195_inv,
      CLK => NlwBufferSignal_mialu_index_7_CLK,
      I => mialu_n0180(0),
      O => mialu_index(7),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  mialu_Mmux_n018011 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y15",
      INIT => X"FFFFF0F00000F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR5 => mialu_acc(7),
      ADR4 => Alu_op(0),
      ADR2 => databus_7_LogicTrst4_6905,
      O => mialu_n0180(0)
    );
  miram_contents_ram_62_3_miram_contents_ram_62_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ROM_Data(7),
      O => ROM_Data_7_0
    );
  mirom_Mram_n068014_f8 : X_MUX2
    generic map(
      LOC => "SLICE_X18Y16"
    )
    port map (
      IA => mirom_Mram_n068014_f71,
      IB => mirom_Mram_n068014_f7_4845,
      O => ROM_Data(7),
      SEL => micpu_PC_reg(7)
    );
  mirom_Mram_n068014_f7_0 : X_MUX2
    generic map(
      LOC => "SLICE_X18Y16"
    )
    port map (
      IA => mirom_Mram_n0680143_4840,
      IB => mirom_Mram_n0680142_4875,
      O => mirom_Mram_n068014_f71,
      SEL => micpu_PC_reg(6)
    );
  mirom_Mram_n068014_f7 : X_MUX2
    generic map(
      LOC => "SLICE_X18Y16"
    )
    port map (
      IA => mirom_Mram_n0680141_4850,
      IB => mirom_Mram_n068014_4856,
      O => mirom_Mram_n068014_f7_4845,
      SEL => micpu_PC_reg(6)
    );
  miram_contents_ram_62_3 : X_FF
    generic map(
      LOC => "SLICE_X18Y16",
      INIT => '0'
    )
    port map (
      CE => miram_n0692_inv,
      CLK => NlwBufferSignal_miram_contents_ram_62_3_CLK,
      I => NlwBufferSignal_miram_contents_ram_62_3_IN,
      O => miram_contents_ram_62(3),
      RST => GND,
      SET => GND
    );
  mirom_Mram_n0680143 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y16",
      INIT => X"021CB038F020BF81"
    )
    port map (
      ADR2 => micpu_PC_reg(0),
      ADR4 => micpu_PC_reg(2),
      ADR0 => micpu_PC_reg(5),
      ADR3 => micpu_PC_reg(1),
      ADR5 => micpu_PC_reg(3),
      ADR1 => micpu_PC_reg(4),
      O => mirom_Mram_n0680143_4840
    );
  mirom_Mram_n0680142 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y16",
      INIT => X"7072A4344701C2CF"
    )
    port map (
      ADR5 => micpu_PC_reg(4),
      ADR2 => micpu_PC_reg(1),
      ADR0 => micpu_PC_reg(0),
      ADR1 => micpu_PC_reg(3),
      ADR3 => micpu_PC_reg(2),
      ADR4 => micpu_PC_reg(5),
      O => mirom_Mram_n0680142_4875
    );
  mirom_Mram_n0680141 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y16",
      INIT => X"8671932B32B00F4B"
    )
    port map (
      ADR3 => micpu_PC_reg(2),
      ADR2 => micpu_PC_reg(3),
      ADR4 => micpu_PC_reg(1),
      ADR5 => micpu_PC_reg(5),
      ADR0 => micpu_PC_reg(4),
      ADR1 => micpu_PC_reg(0),
      O => mirom_Mram_n0680141_4850
    );
  mirom_Mram_n068014 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y16",
      INIT => X"0000396200003341"
    )
    port map (
      ADR4 => micpu_PC_reg(5),
      ADR1 => micpu_PC_reg(0),
      ADR3 => micpu_PC_reg(3),
      ADR0 => micpu_PC_reg(2),
      ADR5 => micpu_PC_reg(1),
      ADR2 => micpu_PC_reg(4),
      O => mirom_Mram_n068014_4856
    );
  INV_miram_rami_Mram_contents_ram8_DWE2 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(7),
      O => miram_rami_n0016_7_INV_miram_rami_Mram_contents_ram8_DWE2
    );
  INV_miram_rami_Mram_contents_ram8_DWE1 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(6),
      O => miram_rami_n0016_7_INV_miram_rami_Mram_contents_ram8_DWE1
    );
  INV_miram_rami_Mram_contents_ram8_CWE2 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(7),
      O => miram_rami_n0016_7_INV_miram_rami_Mram_contents_ram8_CWE2
    );
  INV_miram_rami_Mram_contents_ram8_BWE1 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(6),
      O => miram_rami_n0016_7_INV_miram_rami_Mram_contents_ram8_BWE1
    );
  miram_rami_n0016_7_miram_rami_n0016_7_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_rami_n0016(7),
      O => miram_rami_n0016_7_0
    );
  miram_rami_Mram_contents_ram8_F8 : X_MUX2
    generic map(
      LOC => "SLICE_X18Y17"
    )
    port map (
      IA => miram_rami_Mram_contents_ram8_F7_B_4897,
      IB => miram_rami_Mram_contents_ram8_F7_A_4896,
      O => miram_rami_n0016(7),
      SEL => miram_address_temp(7)
    );
  miram_rami_Mram_contents_ram8_F7_B : X_MUX2
    generic map(
      LOC => "SLICE_X18Y17"
    )
    port map (
      IA => miram_rami_Mram_contents_ram8_D_4899,
      IB => miram_rami_Mram_contents_ram8_C_4891,
      O => miram_rami_Mram_contents_ram8_F7_B_4897,
      SEL => miram_address_temp(6)
    );
  miram_rami_Mram_contents_ram8_F7_A : X_MUX2
    generic map(
      LOC => "SLICE_X18Y17"
    )
    port map (
      IA => miram_rami_Mram_contents_ram8_B_4880,
      IB => miram_rami_Mram_contents_ram8_A_4907,
      O => miram_rami_Mram_contents_ram8_F7_A_4896,
      SEL => miram_address_temp(6)
    );
  miram_rami_Mram_contents_ram8_D : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X18Y17",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_miram_rami_Mram_contents_ram8_D_RADR0,
      RADR1 => NlwBufferSignal_miram_rami_Mram_contents_ram8_D_RADR1,
      RADR2 => NlwBufferSignal_miram_rami_Mram_contents_ram8_D_RADR2,
      RADR3 => NlwBufferSignal_miram_rami_Mram_contents_ram8_D_RADR3,
      RADR4 => NlwBufferSignal_miram_rami_Mram_contents_ram8_D_RADR4,
      RADR5 => NlwBufferSignal_miram_rami_Mram_contents_ram8_D_RADR5,
      CLK => NlwBufferSignal_miram_rami_Mram_contents_ram8_D_CLK,
      I => NlwBufferSignal_miram_rami_Mram_contents_ram8_D_IN,
      O => miram_rami_Mram_contents_ram8_D_4899,
      WADR0 => NlwBufferSignal_miram_rami_Mram_contents_ram8_D_WADR0,
      WADR1 => NlwBufferSignal_miram_rami_Mram_contents_ram8_D_WADR1,
      WADR2 => NlwBufferSignal_miram_rami_Mram_contents_ram8_D_WADR2,
      WADR3 => NlwBufferSignal_miram_rami_Mram_contents_ram8_D_WADR3,
      WADR4 => NlwBufferSignal_miram_rami_Mram_contents_ram8_D_WADR4,
      WADR5 => NlwBufferSignal_miram_rami_Mram_contents_ram8_D_WADR5,
      WE1 => miram_rami_n0016_7_INV_miram_rami_Mram_contents_ram8_DWE1,
      WE2 => miram_rami_n0016_7_INV_miram_rami_Mram_contents_ram8_DWE2,
      WE => NlwBufferSignal_miram_rami_Mram_contents_ram8_D_WE
    );
  miram_rami_Mram_contents_ram8_C : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X18Y17",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_miram_rami_Mram_contents_ram8_C_RADR0,
      RADR1 => NlwBufferSignal_miram_rami_Mram_contents_ram8_C_RADR1,
      RADR2 => NlwBufferSignal_miram_rami_Mram_contents_ram8_C_RADR2,
      RADR3 => NlwBufferSignal_miram_rami_Mram_contents_ram8_C_RADR3,
      RADR4 => NlwBufferSignal_miram_rami_Mram_contents_ram8_C_RADR4,
      RADR5 => NlwBufferSignal_miram_rami_Mram_contents_ram8_C_RADR5,
      CLK => NlwBufferSignal_miram_rami_Mram_contents_ram8_C_CLK,
      I => NlwBufferSignal_miram_rami_Mram_contents_ram8_C_IN,
      O => miram_rami_Mram_contents_ram8_C_4891,
      WADR0 => NlwBufferSignal_miram_rami_Mram_contents_ram8_C_WADR0,
      WADR1 => NlwBufferSignal_miram_rami_Mram_contents_ram8_C_WADR1,
      WADR2 => NlwBufferSignal_miram_rami_Mram_contents_ram8_C_WADR2,
      WADR3 => NlwBufferSignal_miram_rami_Mram_contents_ram8_C_WADR3,
      WADR4 => NlwBufferSignal_miram_rami_Mram_contents_ram8_C_WADR4,
      WADR5 => NlwBufferSignal_miram_rami_Mram_contents_ram8_C_WADR5,
      WE1 => miram_address_temp(6),
      WE2 => miram_rami_n0016_7_INV_miram_rami_Mram_contents_ram8_CWE2,
      WE => NlwBufferSignal_miram_rami_Mram_contents_ram8_C_WE
    );
  miram_rami_Mram_contents_ram8_B : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X18Y17",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_miram_rami_Mram_contents_ram8_B_RADR0,
      RADR1 => NlwBufferSignal_miram_rami_Mram_contents_ram8_B_RADR1,
      RADR2 => NlwBufferSignal_miram_rami_Mram_contents_ram8_B_RADR2,
      RADR3 => NlwBufferSignal_miram_rami_Mram_contents_ram8_B_RADR3,
      RADR4 => NlwBufferSignal_miram_rami_Mram_contents_ram8_B_RADR4,
      RADR5 => NlwBufferSignal_miram_rami_Mram_contents_ram8_B_RADR5,
      CLK => NlwBufferSignal_miram_rami_Mram_contents_ram8_B_CLK,
      I => NlwBufferSignal_miram_rami_Mram_contents_ram8_B_IN,
      O => miram_rami_Mram_contents_ram8_B_4880,
      WADR0 => NlwBufferSignal_miram_rami_Mram_contents_ram8_B_WADR0,
      WADR1 => NlwBufferSignal_miram_rami_Mram_contents_ram8_B_WADR1,
      WADR2 => NlwBufferSignal_miram_rami_Mram_contents_ram8_B_WADR2,
      WADR3 => NlwBufferSignal_miram_rami_Mram_contents_ram8_B_WADR3,
      WADR4 => NlwBufferSignal_miram_rami_Mram_contents_ram8_B_WADR4,
      WADR5 => NlwBufferSignal_miram_rami_Mram_contents_ram8_B_WADR5,
      WE1 => miram_rami_n0016_7_INV_miram_rami_Mram_contents_ram8_BWE1,
      WE2 => miram_address_temp(7),
      WE => NlwBufferSignal_miram_rami_Mram_contents_ram8_B_WE
    );
  miram_rami_Mram_contents_ram8_A : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X18Y17",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_miram_rami_Mram_contents_ram8_A_RADR0,
      RADR1 => NlwBufferSignal_miram_rami_Mram_contents_ram8_A_RADR1,
      RADR2 => NlwBufferSignal_miram_rami_Mram_contents_ram8_A_RADR2,
      RADR3 => NlwBufferSignal_miram_rami_Mram_contents_ram8_A_RADR3,
      RADR4 => NlwBufferSignal_miram_rami_Mram_contents_ram8_A_RADR4,
      RADR5 => NlwBufferSignal_miram_rami_Mram_contents_ram8_A_RADR5,
      CLK => NlwBufferSignal_miram_rami_Mram_contents_ram8_A_CLK,
      I => NlwBufferSignal_miram_rami_Mram_contents_ram8_A_IN,
      O => miram_rami_Mram_contents_ram8_A_4907,
      WADR0 => NlwBufferSignal_miram_rami_Mram_contents_ram8_A_WADR0,
      WADR1 => NlwBufferSignal_miram_rami_Mram_contents_ram8_A_WADR1,
      WADR2 => NlwBufferSignal_miram_rami_Mram_contents_ram8_A_WADR2,
      WADR3 => NlwBufferSignal_miram_rami_Mram_contents_ram8_A_WADR3,
      WADR4 => NlwBufferSignal_miram_rami_Mram_contents_ram8_A_WADR4,
      WADR5 => NlwBufferSignal_miram_rami_Mram_contents_ram8_A_WADR5,
      WE1 => miram_address_temp(6),
      WE2 => miram_address_temp(7),
      WE => NlwBufferSignal_miram_rami_Mram_contents_ram8_A_WE
    );
  midma_oe_midma_oe_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => N97,
      O => N97_0
    );
  databus_7_LogicTrst4_SW1 : X_MUX2
    generic map(
      LOC => "SLICE_X18Y18"
    )
    port map (
      IA => N111,
      IB => N112,
      O => N97,
      SEL => databus_7_LogicTrst1_6860
    );
  databus_7_LogicTrst4_SW1_F : X_LUT6
    generic map(
      LOC => "SLICE_X18Y18",
      INIT => X"FFCD00323301CCFE"
    )
    port map (
      ADR5 => mialu_a(7),
      ADR2 => Alu_op(3),
      ADR1 => Alu_op(4),
      ADR4 => Alu_op(0),
      ADR0 => oe,
      ADR3 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_lut_7_3_0,
      O => N111
    );
  databus_7_LogicTrst4_SW1_G : X_LUT6
    generic map(
      LOC => "SLICE_X18Y18",
      INIT => X"CC33F50ACC33FF00"
    )
    port map (
      ADR1 => mialu_a(7),
      ADR5 => micpu_INS_reg_5_GND_110_o_wide_mux_8_OUT_3_Q,
      ADR0 => N21,
      ADR4 => Alu_op(4),
      ADR3 => Alu_op(0),
      ADR2 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_lut_7_3_0,
      O => N112
    );
  oeLogicTrst1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y18",
      INIT => X"FD8DFD8DFD8DFD8D"
    )
    port map (
      ADR5 => '1',
      ADR4 => '1',
      ADR1 => midma_oe_7789,
      ADR0 => midma_GND_15_o_clk_DFF_35_6584,
      ADR3 => micpu_INS_reg(5),
      ADR2 => micpu_current_state_2_PWR_78_o_Mux_170_o,
      O => oe
    );
  midma_oe : X_FF
    generic map(
      LOC => "SLICE_X18Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_midma_oe_CLK,
      I => midma_oe_oe_MUX_471_o,
      O => midma_oe_7789,
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  midma_Mmux_oe_oe_MUX_471_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y18",
      INIT => X"7777747777474447"
    )
    port map (
      ADR1 => midma_GND_15_o_PWR_13_o_OR_100_o,
      ADR3 => micpu_current_state_2_PWR_78_o_Mux_170_o,
      ADR4 => micpu_INS_reg(5),
      ADR5 => midma_oe_7789,
      ADR2 => midma_GND_15_o_clk_DFF_35_6584,
      ADR0 => midma_current_state_FSM_FFd1_6577,
      O => midma_oe_oe_MUX_471_o
    );
  miram_contents_ram_31_7 : X_FF
    generic map(
      LOC => "SLICE_X18Y19",
      INIT => '0'
    )
    port map (
      CE => miram_n0818_inv,
      CLK => NlwBufferSignal_miram_contents_ram_31_7_CLK,
      I => NlwBufferSignal_miram_contents_ram_31_7_IN,
      O => miram_contents_ram_31(7),
      RST => GND,
      SET => GND
    );
  miram_n0776_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y19",
      INIT => X"0002000000000000"
    )
    port map (
      ADR2 => address(4),
      ADR4 => address(5),
      ADR3 => address(7),
      ADR1 => address(6),
      ADR5 => address(2),
      ADR0 => N25,
      O => miram_n0776_inv
    );
  miram_contents_ram_31_6 : X_FF
    generic map(
      LOC => "SLICE_X18Y19",
      INIT => '0'
    )
    port map (
      CE => miram_n0818_inv,
      CLK => NlwBufferSignal_miram_contents_ram_31_6_CLK,
      I => NlwBufferSignal_miram_contents_ram_31_6_IN,
      O => miram_contents_ram_31(6),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_31_5 : X_FF
    generic map(
      LOC => "SLICE_X18Y19",
      INIT => '0'
    )
    port map (
      CE => miram_n0818_inv,
      CLK => NlwBufferSignal_miram_contents_ram_31_5_CLK,
      I => NlwBufferSignal_miram_contents_ram_31_5_IN,
      O => miram_contents_ram_31(5),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_31_4 : X_FF
    generic map(
      LOC => "SLICE_X18Y19",
      INIT => '0'
    )
    port map (
      CE => miram_n0818_inv,
      CLK => NlwBufferSignal_miram_contents_ram_31_4_CLK,
      I => NlwBufferSignal_miram_contents_ram_31_4_IN,
      O => miram_contents_ram_31(4),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_44_7 : X_FF
    generic map(
      LOC => "SLICE_X18Y20",
      INIT => '0'
    )
    port map (
      CE => miram_n0794_inv,
      CLK => NlwBufferSignal_miram_contents_ram_44_7_CLK,
      I => NlwBufferSignal_miram_contents_ram_44_7_IN,
      O => miram_contents_ram_44(7),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_44_6 : X_FF
    generic map(
      LOC => "SLICE_X18Y20",
      INIT => '0'
    )
    port map (
      CE => miram_n0794_inv,
      CLK => NlwBufferSignal_miram_contents_ram_44_6_CLK,
      I => NlwBufferSignal_miram_contents_ram_44_6_IN,
      O => miram_contents_ram_44(6),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_44_5 : X_FF
    generic map(
      LOC => "SLICE_X18Y20",
      INIT => '0'
    )
    port map (
      CE => miram_n0794_inv,
      CLK => NlwBufferSignal_miram_contents_ram_44_5_CLK,
      I => NlwBufferSignal_miram_contents_ram_44_5_IN,
      O => miram_contents_ram_44(5),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_44_4 : X_FF
    generic map(
      LOC => "SLICE_X18Y20",
      INIT => '0'
    )
    port map (
      CE => miram_n0794_inv,
      CLK => NlwBufferSignal_miram_contents_ram_44_4_CLK,
      I => NlwBufferSignal_miram_contents_ram_44_4_IN,
      O => miram_contents_ram_44(4),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_47_7 : X_FF
    generic map(
      LOC => "SLICE_X18Y21",
      INIT => '0'
    )
    port map (
      CE => miram_n0776_inv,
      CLK => NlwBufferSignal_miram_contents_ram_47_7_CLK,
      I => NlwBufferSignal_miram_contents_ram_47_7_IN,
      O => miram_contents_ram_47(7),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_47_6 : X_FF
    generic map(
      LOC => "SLICE_X18Y21",
      INIT => '0'
    )
    port map (
      CE => miram_n0776_inv,
      CLK => NlwBufferSignal_miram_contents_ram_47_6_CLK,
      I => NlwBufferSignal_miram_contents_ram_47_6_IN,
      O => miram_contents_ram_47(6),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_47_5 : X_FF
    generic map(
      LOC => "SLICE_X18Y21",
      INIT => '0'
    )
    port map (
      CE => miram_n0776_inv,
      CLK => NlwBufferSignal_miram_contents_ram_47_5_CLK,
      I => NlwBufferSignal_miram_contents_ram_47_5_IN,
      O => miram_contents_ram_47(5),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_47_4 : X_FF
    generic map(
      LOC => "SLICE_X18Y21",
      INIT => '0'
    )
    port map (
      CE => miram_n0776_inv,
      CLK => NlwBufferSignal_miram_contents_ram_47_4_CLK,
      I => NlwBufferSignal_miram_contents_ram_47_4_IN,
      O => miram_contents_ram_47(4),
      RST => GND,
      SET => GND
    );
  Temp_L_5_OBUF_Temp_L_5_OBUF_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Temp_L_3_OBUF_4981,
      O => Temp_L_3_OBUF_0
    );
  Temp_L_5_OBUF_Temp_L_5_OBUF_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Temp_L_0_OBUF_4992,
      O => Temp_L_0_OBUF_0
    );
  miram_Mram_Temp_L51 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y2",
      INIT => X"AAFAFAFFAAFAFAFF"
    )
    port map (
      ADR1 => '1',
      ADR4 => miram_contents_ram_49(0),
      ADR3 => miram_contents_ram_49(1),
      ADR2 => miram_contents_ram_49(2),
      ADR0 => miram_contents_ram_49(3),
      ADR5 => '1',
      O => Temp_L_5_OBUF_6682
    );
  miram_Mram_Temp_L31 : X_LUT5
    generic map(
      LOC => "SLICE_X19Y2",
      INIT => X"AFFAFFAF"
    )
    port map (
      ADR1 => '1',
      ADR4 => miram_contents_ram_49(0),
      ADR3 => miram_contents_ram_49(1),
      ADR2 => miram_contents_ram_49(2),
      ADR0 => miram_contents_ram_49(3),
      O => Temp_L_3_OBUF_4981
    );
  miram_Mram_Temp_L111 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y2",
      INIT => X"FFCFCFFFFFCFCFFF"
    )
    port map (
      ADR0 => '1',
      ADR4 => miram_contents_ram_49(0),
      ADR3 => miram_contents_ram_49(1),
      ADR1 => miram_contents_ram_49(3),
      ADR2 => miram_contents_ram_49(2),
      ADR5 => '1',
      O => Temp_L_1_OBUF_6663
    );
  miram_Mram_Temp_L11 : X_LUT5
    generic map(
      LOC => "SLICE_X19Y2",
      INIT => X"FFFCFFCF"
    )
    port map (
      ADR0 => '1',
      ADR4 => miram_contents_ram_49(0),
      ADR3 => miram_contents_ram_49(1),
      ADR1 => miram_contents_ram_49(3),
      ADR2 => miram_contents_ram_49(2),
      O => Temp_L_0_OBUF_4992
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d3_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d3_AMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_RST_FULL_GEN_5004,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_RST_FULL_GEN_0
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d3 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X19Y3",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d3_CLK,
      I => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d3_IN,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d3_7790,
      SET => RS232_PHY_Receiver_reset_inv,
      RST => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d2 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X19Y3",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d2_CLK,
      I => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d2_IN,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d2_6919,
      SET => RS232_PHY_Receiver_reset_inv,
      RST => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d1 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X19Y3",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d1_CLK,
      I => '0',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d1_7791,
      SET => RS232_PHY_Receiver_reset_inv,
      RST => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d3_rt : X_LUT5
    generic map(
      LOC => "SLICE_X19Y3",
      INIT => X"FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d3_7790,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d3_rt_4999
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_RST_FULL_GEN : X_FF
    generic map(
      LOC => "SLICE_X19Y3",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_RST_FULL_GEN_CLK,
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d3_rt_4999,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_RST_FULL_GEN_5004,
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  RS232_PHY_Data_FF_3 : X_FF
    generic map(
      LOC => "SLICE_X19Y7",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Valid_D_TX_RDY_i_AND_3_o,
      CLK => NlwBufferSignal_RS232_PHY_Data_FF_3_CLK,
      I => NlwBufferSignal_RS232_PHY_Data_FF_3_IN,
      O => RS232_PHY_Data_FF(3),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  RS232_PHY_Data_FF_2 : X_FF
    generic map(
      LOC => "SLICE_X19Y7",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Valid_D_TX_RDY_i_AND_3_o,
      CLK => NlwBufferSignal_RS232_PHY_Data_FF_2_CLK,
      I => NlwBufferSignal_RS232_PHY_Data_FF_2_IN,
      O => RS232_PHY_Data_FF(2),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  RS232_PHY_Data_FF_1 : X_FF
    generic map(
      LOC => "SLICE_X19Y7",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Valid_D_TX_RDY_i_AND_3_o,
      CLK => NlwBufferSignal_RS232_PHY_Data_FF_1_CLK,
      I => NlwBufferSignal_RS232_PHY_Data_FF_1_IN,
      O => RS232_PHY_Data_FF(1),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  RS232_PHY_Data_FF_0 : X_FF
    generic map(
      LOC => "SLICE_X19Y7",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Valid_D_TX_RDY_i_AND_3_o,
      CLK => NlwBufferSignal_RS232_PHY_Data_FF_0_CLK,
      I => NlwBufferSignal_RS232_PHY_Data_FF_0_IN,
      O => RS232_PHY_Data_FF(0),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  RS232_PHY_Data_FF_7 : X_FF
    generic map(
      LOC => "SLICE_X19Y8",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Valid_D_TX_RDY_i_AND_3_o,
      CLK => NlwBufferSignal_RS232_PHY_Data_FF_7_CLK,
      I => NlwBufferSignal_RS232_PHY_Data_FF_7_IN,
      O => RS232_PHY_Data_FF(7),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  RS232_PHY_Data_FF_6 : X_FF
    generic map(
      LOC => "SLICE_X19Y8",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Valid_D_TX_RDY_i_AND_3_o,
      CLK => NlwBufferSignal_RS232_PHY_Data_FF_6_CLK,
      I => NlwBufferSignal_RS232_PHY_Data_FF_6_IN,
      O => RS232_PHY_Data_FF(6),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  RS232_PHY_Data_FF_5 : X_FF
    generic map(
      LOC => "SLICE_X19Y8",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Valid_D_TX_RDY_i_AND_3_o,
      CLK => NlwBufferSignal_RS232_PHY_Data_FF_5_CLK,
      I => NlwBufferSignal_RS232_PHY_Data_FF_5_IN,
      O => RS232_PHY_Data_FF(5),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  RS232_PHY_Data_FF_4 : X_FF
    generic map(
      LOC => "SLICE_X19Y8",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Valid_D_TX_RDY_i_AND_3_o,
      CLK => NlwBufferSignal_RS232_PHY_Data_FF_4_CLK,
      I => NlwBufferSignal_RS232_PHY_Data_FF_4_IN,
      O => RS232_PHY_Data_FF(4),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_45_3 : X_FF
    generic map(
      LOC => "SLICE_X19Y12",
      INIT => '0'
    )
    port map (
      CE => miram_n0788_inv,
      CLK => NlwBufferSignal_miram_contents_ram_45_3_CLK,
      I => NlwBufferSignal_miram_contents_ram_45_3_IN,
      O => miram_contents_ram_45(3),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_45_2 : X_FF
    generic map(
      LOC => "SLICE_X19Y12",
      INIT => '0'
    )
    port map (
      CE => miram_n0788_inv,
      CLK => NlwBufferSignal_miram_contents_ram_45_2_CLK,
      I => NlwBufferSignal_miram_contents_ram_45_2_IN,
      O => miram_contents_ram_45(2),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_45_1 : X_FF
    generic map(
      LOC => "SLICE_X19Y12",
      INIT => '0'
    )
    port map (
      CE => miram_n0788_inv,
      CLK => NlwBufferSignal_miram_contents_ram_45_1_CLK,
      I => NlwBufferSignal_miram_contents_ram_45_1_IN,
      O => miram_contents_ram_45(1),
      RST => GND,
      SET => GND
    );
  miram_n0740_inv2 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y12",
      INIT => X"8000000000000000"
    )
    port map (
      ADR4 => Reset_IBUF_0,
      ADR0 => miram_address_temp2_5_Q,
      ADR2 => miram_address_temp2_4_Q,
      ADR5 => miram_address_temp2_2_Q,
      ADR1 => miram_address_temp2_1_Q,
      ADR3 => N16,
      O => miram_n0740_inv
    );
  miram_n0642_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y12",
      INIT => X"0000000800000000"
    )
    port map (
      ADR4 => miram_GND_71_o_address_7_LessThan_1_o,
      ADR3 => miram_address_temp2_1_Q,
      ADR2 => address(5),
      ADR0 => address(4),
      ADR5 => miram_address_temp2_2_Q,
      ADR1 => N16,
      O => miram_n0642_inv
    );
  miram_contents_ram_45_0 : X_FF
    generic map(
      LOC => "SLICE_X19Y13",
      INIT => '0'
    )
    port map (
      CE => miram_n0788_inv,
      CLK => NlwBufferSignal_miram_contents_ram_45_0_CLK,
      I => NlwBufferSignal_miram_contents_ram_45_0_IN,
      O => miram_contents_ram_45(0),
      RST => GND,
      SET => GND
    );
  miram_n0758_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y13",
      INIT => X"4000000000000000"
    )
    port map (
      ADR1 => Reset_IBUF_0,
      ADR3 => miram_address_temp2_5_Q,
      ADR5 => miram_address_temp2_4_Q,
      ADR0 => miram_address_temp2_2_Q,
      ADR4 => miram_address_temp2_1_Q,
      ADR2 => N15,
      O => miram_n0758_inv
    );
  micpu_current_state_FSM_FFd3_micpu_current_state_FSM_FFd3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => micpu_n0542_inv,
      O => micpu_n0542_inv_0
    );
  mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A44_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y14",
      INIT => X"0050535050505050"
    )
    port map (
      ADR2 => Alu_op(4),
      ADR0 => mialu_a(1),
      ADR5 => micpu_INS_reg_5_GND_110_o_wide_mux_8_OUT_3_Q,
      ADR3 => N21,
      ADR4 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A4,
      ADR1 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A42_6930,
      O => N47
    );
  micpu_current_state_FSM_FFd3 : X_FF
    generic map(
      LOC => "SLICE_X19Y14",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_micpu_current_state_FSM_FFd3_CLK,
      I => micpu_current_state_FSM_FFd3_In,
      O => micpu_current_state_FSM_FFd3_6616,
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  micpu_current_state_FSM_FFd3_In1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y14",
      INIT => X"FF0F000FFF0F000F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => micpu_current_state_FSM_FFd1_6615,
      ADR4 => micpu_current_state_FSM_FFd3_6616,
      ADR2 => micpu_current_state_FSM_FFd2_6617,
      ADR5 => '1',
      O => micpu_current_state_FSM_FFd3_In
    );
  micpu_n0542_inv1 : X_LUT5
    generic map(
      LOC => "SLICE_X19Y14",
      INIT => X"000F02F0"
    )
    port map (
      ADR0 => micpu_INS_reg(6),
      ADR1 => micpu_INS_reg(7),
      ADR3 => micpu_current_state_FSM_FFd1_6615,
      ADR4 => micpu_current_state_FSM_FFd3_6616,
      ADR2 => micpu_current_state_FSM_FFd2_6617,
      O => micpu_n0542_inv
    );
  micpu_current_state_FSM_FFd2_In1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y14",
      INIT => X"CCC0CCC0CCC0C8C0"
    )
    port map (
      ADR1 => micpu_current_state_FSM_FFd3_6616,
      ADR3 => micpu_INS_reg(7),
      ADR0 => micpu_INS_reg(3),
      ADR5 => micpu_INS_reg(4),
      ADR4 => micpu_INS_reg(5),
      ADR2 => micpu_INS_reg(6),
      O => micpu_current_state_FSM_FFd2_In1_7792
    );
  micpu_current_state_FSM_FFd2 : X_FF
    generic map(
      LOC => "SLICE_X19Y14",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_micpu_current_state_FSM_FFd2_CLK,
      I => micpu_current_state_FSM_FFd2_In,
      O => micpu_current_state_FSM_FFd2_6617,
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  micpu_current_state_FSM_FFd2_In2 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y14",
      INIT => X"FFFF2A2A55005500"
    )
    port map (
      ADR0 => micpu_current_state_FSM_FFd1_6615,
      ADR1 => midma_current_state_FSM_FFd2_6580,
      ADR2 => midma_current_state_FSM_FFd1_6577,
      ADR5 => micpu_current_state_FSM_FFd2_6617,
      ADR4 => micpu_current_state_FSM_FFd2_In1_7792,
      ADR3 => micpu_current_state_FSM_FFd3_6616,
      O => micpu_current_state_FSM_FFd2_In
    );
  mialu_acc_5 : X_FF
    generic map(
      LOC => "SLICE_X19Y15",
      INIT => '0'
    )
    port map (
      CE => mialu_n0179_inv,
      CLK => NlwBufferSignal_mialu_acc_5_CLK,
      I => mialu_u_instruction_4_X_86_o_wide_mux_23_OUT_5_Q,
      O => mialu_acc(5),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_xor_5_11 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y15",
      INIT => X"A65A9AAAAA6A5AA9"
    )
    port map (
      ADR4 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_A_4_Q,
      ADR2 => Alu_op(4),
      ADR3 => Alu_op(0),
      ADR0 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_A_5_Q,
      ADR5 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_A_3_Q,
      ADR1 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_cy_2_Q,
      O => mialu_u_instruction_4_X_86_o_wide_mux_23_OUT_5_Q
    );
  mialu_acc_4 : X_FF
    generic map(
      LOC => "SLICE_X19Y15",
      INIT => '0'
    )
    port map (
      CE => mialu_n0179_inv,
      CLK => NlwBufferSignal_mialu_acc_4_CLK,
      I => mialu_u_instruction_4_X_86_o_wide_mux_23_OUT_4_Q,
      O => mialu_acc(4),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_xor_4_11 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y15",
      INIT => X"A50F5AF00F5AF0A5"
    )
    port map (
      ADR1 => '1',
      ADR4 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_A_4_Q,
      ADR2 => Alu_op(4),
      ADR5 => Alu_op(0),
      ADR0 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_A_3_Q,
      ADR3 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_cy_2_Q,
      O => mialu_u_instruction_4_X_86_o_wide_mux_23_OUT_4_Q
    );
  mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_cy_2_12 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y15",
      INIT => X"2F0EEF0E2F0E2F02"
    )
    port map (
      ADR2 => Alu_op(0),
      ADR3 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_A_2_Q,
      ADR0 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_A_1_Q,
      ADR1 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_lut_1_Q,
      ADR4 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_lut_0_Q,
      ADR5 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_A_0_Q,
      O => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_cy_2_Q
    );
  mialu_acc_3 : X_FF
    generic map(
      LOC => "SLICE_X19Y15",
      INIT => '0'
    )
    port map (
      CE => mialu_n0179_inv,
      CLK => NlwBufferSignal_mialu_acc_3_CLK,
      I => mialu_u_instruction_4_X_86_o_wide_mux_23_OUT_3_Q,
      O => mialu_acc(3),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_xor_3_11 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y15",
      INIT => X"5A5AA5A55A5AA5A5"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_A_3_Q,
      ADR0 => Alu_op(0),
      ADR4 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_cy_2_Q,
      O => mialu_u_instruction_4_X_86_o_wide_mux_23_OUT_3_Q
    );
  miram_n0926_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y16",
      INIT => X"0040000000000000"
    )
    port map (
      ADR0 => address(6),
      ADR3 => address(7),
      ADR5 => address(5),
      ADR1 => address(4),
      ADR2 => address(2),
      ADR4 => N25,
      O => miram_n0926_inv
    );
  databus_1_LogicTrst4_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y16",
      INIT => X"00000000AAAAFFFA"
    )
    port map (
      ADR1 => '1',
      ADR4 => miram_rami_n0016_1_0,
      ADR0 => oe,
      ADR2 => address(6),
      ADR3 => address(7),
      ADR5 => databus_1_LogicTrst1_7380,
      O => N73
    );
  miram_contents_ram_62_1 : X_FF
    generic map(
      LOC => "SLICE_X19Y16",
      INIT => '0'
    )
    port map (
      CE => miram_n0692_inv,
      CLK => NlwBufferSignal_miram_contents_ram_62_1_CLK,
      I => NlwBufferSignal_miram_contents_ram_62_1_IN,
      O => miram_contents_ram_62(1),
      RST => GND,
      SET => GND
    );
  mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_lut_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y16",
      INIT => X"0F47F0B81D55E2AA"
    )
    port map (
      ADR4 => Alu_op(0),
      ADR0 => N47,
      ADR2 => N461,
      ADR5 => N72,
      ADR3 => N73,
      ADR1 => databus_1_LogicTrst2_6996,
      O => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_lut_1_Q
    );
  databus_1_LogicTrst4_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y16",
      INIT => X"0A0F0A0F0A0F0F0F"
    )
    port map (
      ADR1 => '1',
      ADR3 => miram_rami_n0016_1_0,
      ADR0 => oe,
      ADR4 => address(7),
      ADR5 => address(6),
      ADR2 => databus_1_LogicTrst1_7380,
      O => N72
    );
  miram_contents_ram_63_7 : X_FF
    generic map(
      LOC => "SLICE_X19Y17",
      INIT => '0'
    )
    port map (
      CE => miram_n0926_inv,
      CLK => NlwBufferSignal_miram_contents_ram_63_7_CLK,
      I => NlwBufferSignal_miram_contents_ram_63_7_IN,
      O => miram_contents_ram_63(7),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_63_6 : X_FF
    generic map(
      LOC => "SLICE_X19Y17",
      INIT => '0'
    )
    port map (
      CE => miram_n0926_inv,
      CLK => NlwBufferSignal_miram_contents_ram_63_6_CLK,
      I => NlwBufferSignal_miram_contents_ram_63_6_IN,
      O => miram_contents_ram_63(6),
      RST => GND,
      SET => GND
    );
  mialu_n0090_5_1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y17",
      INIT => X"FFFFFF000000FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => mialu_acc(5),
      ADR4 => Alu_op(2),
      ADR3 => databus(5),
      O => mialu_n0090(5)
    );
  miram_contents_ram_63_5 : X_FF
    generic map(
      LOC => "SLICE_X19Y17",
      INIT => '0'
    )
    port map (
      CE => miram_n0926_inv,
      CLK => NlwBufferSignal_miram_contents_ram_63_5_CLK,
      I => databus(5),
      O => miram_contents_ram_63(5),
      RST => GND,
      SET => GND
    );
  databus_5_LogicTrst4 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y17",
      INIT => X"FF44FF44FF44FF50"
    )
    port map (
      ADR1 => miram_rami_n0016_5_0,
      ADR0 => oe,
      ADR4 => address(7),
      ADR5 => address(6),
      ADR3 => databus_5_LogicTrst1_6973,
      ADR2 => databus_5_LogicTrst2_6977,
      O => databus(5)
    );
  miram_contents_ram_63_4 : X_FF
    generic map(
      LOC => "SLICE_X19Y17",
      INIT => '0'
    )
    port map (
      CE => miram_n0926_inv,
      CLK => NlwBufferSignal_miram_contents_ram_63_4_CLK,
      I => NlwBufferSignal_miram_contents_ram_63_4_IN,
      O => miram_contents_ram_63(4),
      RST => GND,
      SET => GND
    );
  databus_7_LogicTrst4 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y18",
      INIT => X"AAFFAAFEAAAAAAAE"
    )
    port map (
      ADR5 => miram_rami_n0016_7_0,
      ADR3 => oe,
      ADR4 => address(7),
      ADR2 => address(6),
      ADR0 => databus_7_LogicTrst1_6860,
      ADR1 => databus_7_LogicTrst2_7004,
      O => databus(7)
    );
  miram_n0614_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y18",
      INIT => X"0100000000000000"
    )
    port map (
      ADR0 => miram_GND_71_o_address_7_LessThan_1_o,
      ADR2 => address(2),
      ADR1 => miram_address_temp2_4_Q,
      ADR5 => address(5),
      ADR3 => miram_address_temp2_1_Q,
      ADR4 => N15,
      O => miram_n0614_inv
    );
  databus_7_LogicTrst3 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y18",
      INIT => X"FCAFFCA00CAF0CA0"
    )
    port map (
      ADR2 => address(4),
      ADR3 => address(5),
      ADR0 => miram_mux7_7_7005,
      ADR5 => miram_mux7_8_7006,
      ADR1 => miram_mux7_71_7007,
      ADR4 => miram_mux7_6_7008,
      O => databus_7_LogicTrst2_7004
    );
  mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_lut_7_4 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y18",
      INIT => X"EE44EE44EF40EC4C"
    )
    port map (
      ADR0 => miram_rami_n0016_7_0,
      ADR5 => address(6),
      ADR2 => address(7),
      ADR3 => N97_0,
      ADR1 => N96,
      ADR4 => databus_7_LogicTrst2_7004,
      O => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_lut_7_Q
    );
  miram_contents_ram_1_7 : X_FF
    generic map(
      LOC => "SLICE_X19Y19",
      INIT => '0'
    )
    port map (
      CE => miram_n0678_inv,
      CLK => NlwBufferSignal_miram_contents_ram_1_7_CLK,
      I => NlwBufferSignal_miram_contents_ram_1_7_IN,
      O => miram_contents_ram_1(7),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_1_6 : X_FF
    generic map(
      LOC => "SLICE_X19Y19",
      INIT => '0'
    )
    port map (
      CE => miram_n0678_inv,
      CLK => NlwBufferSignal_miram_contents_ram_1_6_CLK,
      I => NlwBufferSignal_miram_contents_ram_1_6_IN,
      O => miram_contents_ram_1(6),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_1_5 : X_FF
    generic map(
      LOC => "SLICE_X19Y19",
      INIT => '0'
    )
    port map (
      CE => miram_n0678_inv,
      CLK => NlwBufferSignal_miram_contents_ram_1_5_CLK,
      I => NlwBufferSignal_miram_contents_ram_1_5_IN,
      O => miram_contents_ram_1(5),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_n0818_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y19",
      INIT => X"0000000000002000"
    )
    port map (
      ADR1 => address(6),
      ADR4 => address(7),
      ADR5 => address(5),
      ADR3 => address(2),
      ADR0 => address(4),
      ADR2 => N25,
      O => miram_n0818_inv
    );
  miram_contents_ram_1_4 : X_FF
    generic map(
      LOC => "SLICE_X19Y19",
      INIT => '0'
    )
    port map (
      CE => miram_n0678_inv,
      CLK => NlwBufferSignal_miram_contents_ram_1_4_CLK,
      I => NlwBufferSignal_miram_contents_ram_1_4_IN,
      O => miram_contents_ram_1(4),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_n0630_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y19",
      INIT => X"1000000000000000"
    )
    port map (
      ADR1 => address(5),
      ADR2 => address(2),
      ADR5 => miram_address_temp2_4_Q,
      ADR0 => miram_GND_71_o_address_7_LessThan_1_o,
      ADR4 => miram_address_temp2_1_Q,
      ADR3 => N15,
      O => miram_n0630_inv
    );
  miram_contents_ram_35_7 : X_FF
    generic map(
      LOC => "SLICE_X19Y20",
      INIT => '0'
    )
    port map (
      CE => miram_n0614_inv,
      CLK => NlwBufferSignal_miram_contents_ram_35_7_CLK,
      I => NlwBufferSignal_miram_contents_ram_35_7_IN,
      O => miram_contents_ram_35(7),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_35_6 : X_FF
    generic map(
      LOC => "SLICE_X19Y20",
      INIT => '0'
    )
    port map (
      CE => miram_n0614_inv,
      CLK => NlwBufferSignal_miram_contents_ram_35_6_CLK,
      I => NlwBufferSignal_miram_contents_ram_35_6_IN,
      O => miram_contents_ram_35(6),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_35_5 : X_FF
    generic map(
      LOC => "SLICE_X19Y20",
      INIT => '0'
    )
    port map (
      CE => miram_n0614_inv,
      CLK => NlwBufferSignal_miram_contents_ram_35_5_CLK,
      I => NlwBufferSignal_miram_contents_ram_35_5_IN,
      O => miram_contents_ram_35(5),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_35_4 : X_FF
    generic map(
      LOC => "SLICE_X19Y20",
      INIT => '0'
    )
    port map (
      CE => miram_n0614_inv,
      CLK => NlwBufferSignal_miram_contents_ram_35_4_CLK,
      I => NlwBufferSignal_miram_contents_ram_35_4_IN,
      O => miram_contents_ram_35(4),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_40_6_miram_contents_ram_40_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_contents_ram_40(7),
      O => miram_contents_ram_40_7_0
    );
  miram_contents_ram_40_6_miram_contents_ram_40_6_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_contents_ram_40(5),
      O => miram_contents_ram_40_5_0
    );
  miram_contents_ram_40_6 : X_FF
    generic map(
      LOC => "SLICE_X19Y21",
      INIT => '0'
    )
    port map (
      CE => miram_n0594_inv_7667,
      CLK => NlwBufferSignal_miram_contents_ram_40_6_CLK,
      I => NlwBufferSignal_miram_contents_ram_40_6_IN,
      O => miram_contents_ram_40(6),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_40_6_databus_7_rt : X_LUT5
    generic map(
      LOC => "SLICE_X19Y21",
      INIT => X"FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => databus(7),
      O => miram_contents_ram_40_6_databus_7_rt_5248
    );
  miram_contents_ram_40_7 : X_FF
    generic map(
      LOC => "SLICE_X19Y21",
      INIT => '0'
    )
    port map (
      CE => miram_n0594_inv_7667,
      CLK => NlwBufferSignal_miram_contents_ram_40_7_CLK,
      I => miram_contents_ram_40_6_databus_7_rt_5248,
      O => miram_contents_ram_40(7),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_40_4 : X_FF
    generic map(
      LOC => "SLICE_X19Y21",
      INIT => '0'
    )
    port map (
      CE => miram_n0594_inv_7667,
      CLK => NlwBufferSignal_miram_contents_ram_40_4_CLK,
      I => NlwBufferSignal_miram_contents_ram_40_4_IN,
      O => miram_contents_ram_40(4),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_40_6_databus_5_rt : X_LUT5
    generic map(
      LOC => "SLICE_X19Y21",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => databus(5),
      O => miram_contents_ram_40_6_databus_5_rt_5238
    );
  miram_contents_ram_40_5 : X_FF
    generic map(
      LOC => "SLICE_X19Y21",
      INIT => '0'
    )
    port map (
      CE => miram_n0594_inv_7667,
      CLK => NlwBufferSignal_miram_contents_ram_40_5_CLK,
      I => miram_contents_ram_40_6_databus_5_rt_5238,
      O => miram_contents_ram_40(5),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  mialu_a_3 : X_FF
    generic map(
      LOC => "SLICE_X20Y12",
      INIT => '0'
    )
    port map (
      CE => mialu_n0110_inv,
      CLK => NlwBufferSignal_mialu_a_3_CLK,
      I => NlwBufferSignal_mialu_a_3_IN,
      O => mialu_a(3),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  mialu_a_2 : X_FF
    generic map(
      LOC => "SLICE_X20Y12",
      INIT => '0'
    )
    port map (
      CE => mialu_n0110_inv,
      CLK => NlwBufferSignal_mialu_a_2_CLK,
      I => NlwBufferSignal_mialu_a_2_IN,
      O => mialu_a(2),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  micpu_current_state_2_inv1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y12",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR4 => micpu_current_state_FSM_FFd1_6615,
      O => micpu_current_state_2_inv
    );
  mialu_a_1 : X_FF
    generic map(
      LOC => "SLICE_X20Y12",
      INIT => '0'
    )
    port map (
      CE => mialu_n0110_inv,
      CLK => NlwBufferSignal_mialu_a_1_CLK,
      I => NlwBufferSignal_mialu_a_1_IN,
      O => mialu_a(1),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  mialu_a_0 : X_FF
    generic map(
      LOC => "SLICE_X20Y12",
      INIT => '0'
    )
    port map (
      CE => mialu_n0110_inv,
      CLK => NlwBufferSignal_mialu_a_0_CLK,
      I => NlwBufferSignal_mialu_a_0_IN,
      O => mialu_a(0),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_xor_6_11 : X_MUX2
    generic map(
      LOC => "SLICE_X20Y15"
    )
    port map (
      IA => N129,
      IB => N130,
      O => mialu_u_instruction_4_X_86_o_wide_mux_23_OUT_6_Q,
      SEL => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_cy_2_Q
    );
  mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_xor_6_11_F : X_LUT6
    generic map(
      LOC => "SLICE_X20Y15",
      INIT => X"400ABFF5FFFE0001"
    )
    port map (
      ADR4 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_A_6_Q,
      ADR5 => Alu_op(4),
      ADR3 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_A_4_Q,
      ADR1 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_A_3_Q,
      ADR2 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_A_5_Q,
      ADR0 => Alu_op(0),
      O => N129
    );
  mialu_acc_6 : X_FF
    generic map(
      LOC => "SLICE_X20Y15",
      INIT => '0'
    )
    port map (
      CE => mialu_n0179_inv,
      CLK => NlwBufferSignal_mialu_acc_6_CLK,
      I => mialu_u_instruction_4_X_86_o_wide_mux_23_OUT_6_Q,
      O => mialu_acc(6),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_xor_6_11_G : X_LUT6
    generic map(
      LOC => "SLICE_X20Y15",
      INIT => X"5A666A66666666A6"
    )
    port map (
      ADR0 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_A_6_Q,
      ADR1 => Alu_op(4),
      ADR4 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_A_3_Q,
      ADR5 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_A_5_Q,
      ADR3 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_A_4_Q,
      ADR2 => Alu_op(0),
      O => N130
    );
  mialu_n0090_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y15",
      INIT => X"F0F0FFFFF0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => mialu_acc(1),
      ADR4 => Alu_op(2),
      ADR5 => databus(1),
      O => mialu_n0090(1)
    );
  mialu_acc_7 : X_FF
    generic map(
      LOC => "SLICE_X20Y15",
      INIT => '0'
    )
    port map (
      CE => mialu_n0179_inv,
      CLK => NlwBufferSignal_mialu_acc_7_CLK,
      I => mialu_u_instruction_4_X_86_o_wide_mux_23_OUT_7_Q,
      O => mialu_acc(7),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_xor_7_11 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y15",
      INIT => X"CCC3CCC333C333C3"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR1 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_lut_7_Q,
      ADR5 => N90,
      ADR2 => N89,
      ADR3 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_cy_2_Q,
      O => mialu_u_instruction_4_X_86_o_wide_mux_23_OUT_7_Q
    );
  databus_7_LogicTrst1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y16",
      INIT => X"FFF0FF00F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => micpu_current_state_2_PWR_22_o_Mux_58_o,
      ADR5 => micpu_TMP_reg(7),
      ADR4 => midma_databus(7),
      ADR2 => midma_GND_15_o_clk_DFF_27_6576,
      O => databus_7_LogicTrst
    );
  micpu_current_state_FSM_FFd1_2 : X_FF
    generic map(
      LOC => "SLICE_X20Y16",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_micpu_current_state_FSM_FFd1_2_CLK,
      I => NlwBufferSignal_micpu_current_state_FSM_FFd1_2_IN,
      O => micpu_current_state_FSM_FFd1_2_7357,
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  databus_7_LogicTrst4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y16",
      INIT => X"A5A5A5A5C3C3F0C3"
    )
    port map (
      ADR0 => mialu_a(7),
      ADR4 => Alu_op(3),
      ADR5 => Alu_op(4),
      ADR2 => Alu_op(0),
      ADR1 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_lut_7_3_0,
      ADR3 => databus_7_LogicTrst1_6860,
      O => N96
    );
  micpu_current_state_FSM_FFd1_1 : X_FF
    generic map(
      LOC => "SLICE_X20Y16",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_micpu_current_state_FSM_FFd1_1_CLK,
      I => NlwBufferSignal_micpu_current_state_FSM_FFd1_1_IN,
      O => micpu_current_state_FSM_FFd1_1_7373,
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  databus_7_LogicTrst2 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y16",
      INIT => X"AAAABBAAFAFAFAFA"
    )
    port map (
      ADR2 => mialu_acc(7),
      ADR1 => midma_GND_15_o_clk_DFF_27_6576,
      ADR4 => micpu_current_state_2_PWR_22_o_Mux_58_o,
      ADR0 => databus_7_LogicTrst,
      ADR3 => oe,
      ADR5 => mialu_PWR_18_o_u_instruction_4_equal_32_o_inv,
      O => databus_7_LogicTrst1_6860
    );
  mialu_b_7 : X_FF
    generic map(
      LOC => "SLICE_X20Y17",
      INIT => '0'
    )
    port map (
      CE => mialu_n0135_inv,
      CLK => NlwBufferSignal_mialu_b_7_CLK,
      I => mialu_n0090(7),
      O => mialu_b(7),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  mialu_n0090_7_1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y17",
      INIT => X"F0FFF000F0FFF000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR2 => mialu_acc(7),
      ADR3 => Alu_op(2),
      ADR4 => databus_7_LogicTrst4_6905,
      O => mialu_n0090(7)
    );
  mialu_b_6 : X_FF
    generic map(
      LOC => "SLICE_X20Y17",
      INIT => '0'
    )
    port map (
      CE => mialu_n0135_inv,
      CLK => NlwBufferSignal_mialu_b_6_CLK,
      I => NlwBufferSignal_mialu_b_6_IN,
      O => mialu_b(6),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  databus_7_LogicTrst4_1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y17",
      INIT => X"FFFF0A0AFFFF0B08"
    )
    port map (
      ADR0 => miram_rami_n0016_7_0,
      ADR2 => oe,
      ADR5 => address(7),
      ADR1 => address(6),
      ADR4 => databus_7_LogicTrst1_6860,
      ADR3 => databus_7_LogicTrst2_7004,
      O => databus_7_LogicTrst4_6905
    );
  mialu_b_5 : X_FF
    generic map(
      LOC => "SLICE_X20Y17",
      INIT => '0'
    )
    port map (
      CE => mialu_n0135_inv,
      CLK => NlwBufferSignal_mialu_b_5_CLK,
      I => NlwBufferSignal_mialu_b_5_IN,
      O => mialu_b(5),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o211 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y17",
      INIT => X"00131313005F5F5F"
    )
    port map (
      ADR3 => mialu_a(5),
      ADR5 => mialu_a(4),
      ADR1 => mialu_b(4),
      ADR4 => mialu_b(5),
      ADR0 => mialu_a(7),
      ADR2 => mialu_b(7),
      O => mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o210_6654
    );
  mialu_b_4 : X_FF
    generic map(
      LOC => "SLICE_X20Y17",
      INIT => '0'
    )
    port map (
      CE => mialu_n0135_inv,
      CLK => NlwBufferSignal_mialu_b_4_CLK,
      I => NlwBufferSignal_mialu_b_4_IN,
      O => mialu_b(4),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A101 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y17",
      INIT => X"4C4C484800000000"
    )
    port map (
      ADR3 => '1',
      ADR1 => mialu_a(4),
      ADR0 => Alu_op(1),
      ADR2 => mialu_b(4),
      ADR5 => Alu_op(2),
      ADR4 => Alu_op(0),
      O => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A10
    );
  miram_contents_ram_54_6 : X_FF
    generic map(
      LOC => "SLICE_X20Y18",
      INIT => '0'
    )
    port map (
      CE => miram_n0740_inv,
      CLK => NlwBufferSignal_miram_contents_ram_54_6_CLK,
      I => NlwBufferSignal_miram_contents_ram_54_6_IN,
      O => miram_contents_ram_54(6),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_54_5 : X_FF
    generic map(
      LOC => "SLICE_X20Y18",
      INIT => '0'
    )
    port map (
      CE => miram_n0740_inv,
      CLK => NlwBufferSignal_miram_contents_ram_54_5_CLK,
      I => NlwBufferSignal_miram_contents_ram_54_5_IN,
      O => miram_contents_ram_54(5),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_54_4 : X_FF
    generic map(
      LOC => "SLICE_X20Y18",
      INIT => '0'
    )
    port map (
      CE => miram_n0740_inv,
      CLK => NlwBufferSignal_miram_contents_ram_54_4_CLK,
      I => NlwBufferSignal_miram_contents_ram_54_4_IN,
      O => miram_contents_ram_54(4),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_54_7 : X_FF
    generic map(
      LOC => "SLICE_X20Y19",
      INIT => '0'
    )
    port map (
      CE => miram_n0740_inv,
      CLK => NlwBufferSignal_miram_contents_ram_54_7_CLK,
      I => NlwBufferSignal_miram_contents_ram_54_7_IN,
      O => miram_contents_ram_54(7),
      RST => GND,
      SET => GND
    );
  RS232_PHY_LineRD_in_RS232_PHY_LineRD_in_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => N38_pack_8,
      O => N38
    );
  RS232_PHY_LineRD_in_RS232_PHY_LineRD_in_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Receiver_current_state_FSM_FFd1_pack_7,
      O => RS232_PHY_Receiver_current_state_FSM_FFd1_6623
    );
  RS232_PHY_Receiver_reset_BitCounter_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y6",
      INIT => X"0F3F0F3F0F0C0F0C"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => RS232_PHY_Receiver_GND_11_o_GND_11_o_equal_4_o,
      ADR1 => RS232_PHY_Receiver_current_state_FSM_FFd1_6623,
      ADR3 => RS232_PHY_Receiver_current_state_FSM_FFd2_6670,
      ADR5 => RS232_PHY_LineRD_in_6669,
      O => RS232_PHY_Receiver_reset_BitCounter_inv
    );
  RS232_PHY_Receiver_n0098_inv1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y6",
      INIT => X"3FFFFFFF3FFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => RS232_PHY_Receiver_HalfBitCounter(6),
      ADR1 => RS232_PHY_Receiver_HalfBitCounter(4),
      ADR3 => RS232_PHY_Receiver_HalfBitCounter(1),
      ADR4 => RS232_PHY_Receiver_current_state_FSM_FFd1_6623,
      ADR5 => '1',
      O => N36
    );
  RS232_PHY_Receiver_GND_11_o_GND_11_o_equal_4_o_7_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X21Y6",
      INIT => X"FFFCFFFC"
    )
    port map (
      ADR0 => '1',
      ADR2 => RS232_PHY_Receiver_HalfBitCounter(6),
      ADR1 => RS232_PHY_Receiver_HalfBitCounter(4),
      ADR3 => RS232_PHY_Receiver_HalfBitCounter(1),
      ADR4 => '1',
      O => N38_pack_8
    );
  RS232_PHY_Receiver_n0098_inv2 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y6",
      INIT => X"AAAACC00AAAACC00"
    )
    port map (
      ADR2 => '1',
      ADR4 => RS232_PHY_Receiver_current_state_FSM_FFd2_6670,
      ADR0 => RS232_PHY_Receiver_N4,
      ADR1 => RS232_PHY_Receiver_current_state_FSM_FFd1_6623,
      ADR3 => RS232_PHY_Receiver_GND_11_o_GND_11_o_equal_4_o,
      ADR5 => '1',
      O => RS232_PHY_Receiver_n0098_inv
    );
  RS232_PHY_Receiver_current_state_FSM_FFd1_In1 : X_LUT5
    generic map(
      LOC => "SLICE_X21Y6",
      INIT => X"FFCC00CC"
    )
    port map (
      ADR0 => '1',
      ADR4 => RS232_PHY_Receiver_current_state_FSM_FFd2_6670,
      ADR2 => '1',
      ADR1 => RS232_PHY_Receiver_current_state_FSM_FFd1_6623,
      ADR3 => RS232_PHY_Receiver_GND_11_o_GND_11_o_equal_4_o,
      O => RS232_PHY_Receiver_current_state_FSM_FFd1_In
    );
  RS232_PHY_Receiver_current_state_FSM_FFd1 : X_FF
    generic map(
      LOC => "SLICE_X21Y6",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Receiver_current_state_FSM_FFd1_CLK,
      I => RS232_PHY_Receiver_current_state_FSM_FFd1_In,
      O => RS232_PHY_Receiver_current_state_FSM_FFd1_pack_7,
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  RS232_PHY_LineRD_in : X_FF
    generic map(
      LOC => "SLICE_X21Y6",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_LineRD_in_CLK,
      I => NlwBufferSignal_RS232_PHY_LineRD_in_IN,
      O => RS232_PHY_LineRD_in_6669,
      SET => RS232_PHY_Receiver_reset_inv,
      RST => GND
    );
  RS232_PHY_Receiver_GND_11_o_GND_11_o_equal_4_o_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X21Y6",
      INIT => X"2000000000000000"
    )
    port map (
      ADR2 => RS232_PHY_Receiver_HalfBitCounter(7),
      ADR0 => RS232_PHY_Receiver_HalfBitCounter(3),
      ADR1 => N38,
      ADR3 => RS232_PHY_Receiver_HalfBitCounter(2),
      ADR5 => RS232_PHY_Receiver_HalfBitCounter(0),
      ADR4 => RS232_PHY_Receiver_HalfBitCounter(5),
      O => RS232_PHY_Receiver_GND_11_o_GND_11_o_equal_4_o
    );
  RS232_PHY_Transmitter_reset_Pulse_width_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y7",
      INIT => X"0E0E1F1F0E0E1F1F"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => RS232_PHY_Transmitter_GND_9_o_GND_9_o_equal_8_o,
      ADR1 => RS232_PHY_Transmitter_current_state_FSM_FFd1_6680,
      ADR0 => RS232_PHY_Transmitter_current_state_FSM_FFd2_6681,
      ADR4 => RS232_PHY_StartTX_6625,
      O => RS232_PHY_Transmitter_reset_Pulse_width_inv
    );
  RS232_PHY_Transmitter_EOT : X_FF
    generic map(
      LOC => "SLICE_X21Y7",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Transmitter_EOT_CLK,
      I => RS232_PHY_Transmitter_EOT_tmp,
      O => RS232_PHY_Transmitter_EOT_6628,
      SET => RS232_PHY_Receiver_reset_inv,
      RST => GND
    );
  RS232_PHY_Transmitter_Mmux_EOT_tmp11 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y7",
      INIT => X"0000CC0F0000CC0F"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR4 => RS232_PHY_Transmitter_current_state_FSM_FFd2_6681,
      ADR3 => RS232_PHY_Transmitter_current_state_FSM_FFd1_6680,
      ADR2 => RS232_PHY_StartTX_6625,
      ADR1 => RS232_PHY_Transmitter_GND_9_o_GND_9_o_equal_8_o,
      O => RS232_PHY_Transmitter_EOT_tmp
    );
  RS232_PHY_Transmitter_GND_9_o_GND_9_o_equal_8_o_7_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y7",
      INIT => X"FFFFFCFCFFFFFCFC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => RS232_PHY_Transmitter_Pulse_width(6),
      ADR4 => RS232_PHY_Transmitter_Pulse_width(4),
      ADR1 => RS232_PHY_Transmitter_Pulse_width(1),
      O => N32
    );
  RS232_PHY_Transmitter_GND_9_o_GND_9_o_equal_8_o_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X21Y7",
      INIT => X"0000800000000000"
    )
    port map (
      ADR5 => RS232_PHY_Transmitter_Pulse_width(7),
      ADR3 => RS232_PHY_Transmitter_Pulse_width(3),
      ADR4 => N32,
      ADR1 => RS232_PHY_Transmitter_Pulse_width(2),
      ADR0 => RS232_PHY_Transmitter_Pulse_width(0),
      ADR2 => RS232_PHY_Transmitter_Pulse_width(5),
      O => RS232_PHY_Transmitter_GND_9_o_GND_9_o_equal_8_o
    );
  RS232_PHY_StartTX_RS232_PHY_StartTX_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Valid_D_TX_RDY_i_AND_3_o_pack_1,
      O => RS232_PHY_Valid_D_TX_RDY_i_AND_3_o
    );
  RS232_PHY_Valid_D_INV_13_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y8",
      INIT => X"F0FFF0FFF0FFF0FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => RS232_PHY_Transmitter_EOT_6628,
      ADR2 => midma_valid_d_6629,
      ADR5 => '1',
      O => RS232_PHY_Valid_D_INV_13_o
    );
  RS232_PHY_Valid_D_TX_RDY_i_AND_3_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X21Y8",
      INIT => X"0F000F00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => RS232_PHY_Transmitter_EOT_6628,
      ADR2 => midma_valid_d_6629,
      O => RS232_PHY_Valid_D_TX_RDY_i_AND_3_o_pack_1
    );
  RS232_PHY_StartTX : X_FF
    generic map(
      LOC => "SLICE_X21Y8",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_RS232_PHY_StartTX_CLK,
      I => NlwBufferSignal_RS232_PHY_StartTX_IN,
      O => RS232_PHY_StartTX_6625,
      RST => GND,
      SET => GND
    );
  midma_databus_3 : X_SFF
    generic map(
      LOC => "SLICE_X21Y12",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_midma_databus_3_CLK,
      I => midma_n0280(3),
      O => midma_databus(3),
      SSET => midma_n0321,
      SET => GND,
      RST => GND,
      SRST => GND
    );
  midma_Mmux_n028041 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y12",
      INIT => X"FFF200D0FFF300C0"
    )
    port map (
      ADR4 => RCVD_Data(3),
      ADR1 => midma_current_state_FSM_FFd1_6577,
      ADR0 => midma_current_state_FSM_FFd4_6578,
      ADR5 => midma_current_state_FSM_FFd3_6579,
      ADR3 => midma_current_state_FSM_FFd2_6580,
      ADR2 => databus(3),
      O => midma_n0280(3)
    );
  midma_databus_2 : X_SFF
    generic map(
      LOC => "SLICE_X21Y12",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_midma_databus_2_CLK,
      I => midma_n0280(2),
      O => midma_databus(2),
      SSET => midma_n0321,
      SET => GND,
      RST => GND,
      SRST => GND
    );
  midma_Mmux_n028031 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y12",
      INIT => X"EFEE2022EFEF2020"
    )
    port map (
      ADR4 => RCVD_Data(2),
      ADR2 => midma_current_state_FSM_FFd1_6577,
      ADR3 => midma_current_state_FSM_FFd4_6578,
      ADR5 => midma_current_state_FSM_FFd3_6579,
      ADR1 => midma_current_state_FSM_FFd2_6580,
      ADR0 => databus(2),
      O => midma_n0280(2)
    );
  midma_databus_1 : X_SFF
    generic map(
      LOC => "SLICE_X21Y12",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_midma_databus_1_CLK,
      I => midma_n0280(1),
      O => midma_databus(1),
      SSET => midma_n0321,
      SET => GND,
      RST => GND,
      SRST => GND
    );
  midma_Mmux_n028021 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y12",
      INIT => X"FFFF0000F4F5B0A0"
    )
    port map (
      ADR4 => RCVD_Data(1),
      ADR0 => midma_current_state_FSM_FFd1_6577,
      ADR1 => midma_current_state_FSM_FFd4_6578,
      ADR3 => midma_current_state_FSM_FFd3_6579,
      ADR5 => midma_current_state_FSM_FFd2_6580,
      ADR2 => databus(1),
      O => midma_n0280(1)
    );
  midma_databus_0 : X_SFF
    generic map(
      LOC => "SLICE_X21Y12",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_midma_databus_0_CLK,
      I => midma_n0280(0),
      O => midma_databus(0),
      SSET => midma_n0321,
      SET => GND,
      RST => GND,
      SRST => GND
    );
  midma_Mmux_n028011 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y12",
      INIT => X"FF55FF10AA00EF00"
    )
    port map (
      ADR3 => RCVD_Data(0),
      ADR4 => midma_current_state_FSM_FFd1_6577,
      ADR1 => midma_current_state_FSM_FFd4_6578,
      ADR2 => midma_current_state_FSM_FFd3_6579,
      ADR0 => midma_current_state_FSM_FFd2_6580,
      ADR5 => databus_0_LogicTrst4_6896,
      O => midma_n0280(0)
    );
  micpu_GND_110_o_INS_reg_5_equal_11_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y13",
      INIT => X"0000000000000101"
    )
    port map (
      ADR3 => '1',
      ADR4 => micpu_INS_reg(5),
      ADR2 => micpu_INS_reg(2),
      ADR0 => micpu_INS_reg(3),
      ADR5 => micpu_INS_reg(4),
      ADR1 => micpu_INS_reg(1),
      O => N149
    );
  micpu_Mcount_PC_reg_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X21Y13",
      INIT => X"F870F0F0FA50F0F0"
    )
    port map (
      ADR2 => micpu_PC_reg(0),
      ADR0 => micpu_current_state_FSM_FFd1_6615,
      ADR5 => micpu_INS_reg(0),
      ADR1 => mialu_FlagZ_6736,
      ADR4 => N149,
      ADR3 => micpu_TMP_reg(0),
      O => micpu_Mcount_PC_reg_lut(0)
    );
  mialu_b_3 : X_FF
    generic map(
      LOC => "SLICE_X21Y14",
      INIT => '0'
    )
    port map (
      CE => mialu_n0135_inv,
      CLK => NlwBufferSignal_mialu_b_3_CLK,
      I => NlwBufferSignal_mialu_b_3_IN,
      O => mialu_b(3),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  databus_1_LogicTrst4_SW1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y14",
      INIT => X"0A080A0800000A0A"
    )
    port map (
      ADR4 => mialu_acc(1),
      ADR3 => midma_GND_15_o_clk_DFF_27_6576,
      ADR1 => micpu_current_state_2_PWR_22_o_Mux_58_o,
      ADR2 => databus_1_LogicTrst,
      ADR0 => oe,
      ADR5 => mialu_PWR_18_o_u_instruction_4_equal_32_o_inv,
      O => N101
    );
  mialu_b_2 : X_FF
    generic map(
      LOC => "SLICE_X21Y14",
      INIT => '0'
    )
    port map (
      CE => mialu_n0135_inv,
      CLK => NlwBufferSignal_mialu_b_2_CLK,
      I => NlwBufferSignal_mialu_b_2_IN,
      O => mialu_b(2),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  databus_1_LogicTrst4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y14",
      INIT => X"EFA0ECA0EFAFECAF"
    )
    port map (
      ADR0 => mialu_a(1),
      ADR3 => Alu_op(3),
      ADR2 => Alu_op(4),
      ADR1 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A4,
      ADR4 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A42_6930,
      ADR5 => N101,
      O => N70
    );
  mialu_b_0 : X_FF
    generic map(
      LOC => "SLICE_X21Y14",
      INIT => '0'
    )
    port map (
      CE => mialu_n0135_inv,
      CLK => NlwBufferSignal_mialu_b_0_CLK,
      I => mialu_n0090(0),
      O => mialu_b(0),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  mialu_n0090_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y14",
      INIT => X"AAAAFFFFAAAA0000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => mialu_acc(0),
      ADR4 => Alu_op(2),
      ADR5 => databus_0_LogicTrst4_6896,
      O => mialu_n0090(0)
    );
  mialu_b_1 : X_FF
    generic map(
      LOC => "SLICE_X21Y14",
      INIT => '0'
    )
    port map (
      CE => mialu_n0135_inv,
      CLK => NlwBufferSignal_mialu_b_1_CLK,
      I => NlwBufferSignal_mialu_b_1_IN,
      O => mialu_b(1),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  databus_0_LogicTrst4_1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y14",
      INIT => X"FFFF00FEFFFF0002"
    )
    port map (
      ADR5 => miram_rami_n0016_0_0,
      ADR3 => oe,
      ADR1 => address(7),
      ADR2 => address(6),
      ADR4 => databus_0_LogicTrst1_7361,
      ADR0 => databus_0_LogicTrst2_6881,
      O => databus_0_LogicTrst4_6896
    );
  N292_N292_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => N117,
      O => N117_0
    );
  mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o2421 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y15",
      INIT => X"0F0F00000F0F0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => mialu_a(4),
      ADR2 => mialu_b(4),
      ADR5 => '1',
      O => N292
    );
  mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o25_SW0_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X21Y15",
      INIT => X"DD440D04"
    )
    port map (
      ADR1 => mialu_a(3),
      ADR0 => mialu_b(3),
      ADR3 => mialu_b_7_a_7_LessThan_19_o1_7800,
      ADR4 => mialu_a(4),
      ADR2 => mialu_b(4),
      O => N117
    );
  mialu_b_7_a_7_LessThan_19_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y15",
      INIT => X"40FF0040F4FF00F4"
    )
    port map (
      ADR3 => mialu_b(2),
      ADR4 => mialu_a(2),
      ADR5 => mialu_b(1),
      ADR2 => mialu_a(1),
      ADR0 => mialu_b(0),
      ADR1 => mialu_a(0),
      O => mialu_b_7_a_7_LessThan_19_o1_7800
    );
  mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A42 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y15",
      INIT => X"B8B8FFCCB8B83300"
    )
    port map (
      ADR5 => mialu_acc(0),
      ADR0 => mialu_acc(2),
      ADR3 => mialu_a_7_b_7_add_2_OUT_1_0,
      ADR2 => mialu_GND_90_o_GND_90_o_sub_6_OUT_1_0,
      ADR1 => Alu_op(1),
      ADR4 => Alu_op(0),
      O => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A41_7799
    );
  mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A43 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y15",
      INIT => X"33B30080F3B3C080"
    )
    port map (
      ADR1 => Alu_op(2),
      ADR2 => mialu_b(1),
      ADR0 => Alu_op(0),
      ADR3 => Alu_op(1),
      ADR5 => mialu_a(1),
      ADR4 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A41_7799,
      O => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A42_6930
    );
  micpu_INS_reg_7 : X_FF
    generic map(
      LOC => "SLICE_X21Y16",
      INIT => '0'
    )
    port map (
      CE => micpu_n0554_inv_0,
      CLK => NlwBufferSignal_micpu_INS_reg_7_CLK,
      I => NlwBufferSignal_micpu_INS_reg_7_IN,
      O => micpu_INS_reg(7),
      RST => GND,
      SET => GND
    );
  miram_n0692_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y16",
      INIT => X"0400000000000000"
    )
    port map (
      ADR2 => address(6),
      ADR0 => address(7),
      ADR5 => address(5),
      ADR4 => address(4),
      ADR3 => address(2),
      ADR1 => N27,
      O => miram_n0692_inv
    );
  databus_2_LogicTrst1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y16",
      INIT => X"FFFFCC00CC00CC00"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR4 => midma_databus(2),
      ADR3 => micpu_TMP_reg(2),
      ADR5 => midma_GND_15_o_clk_DFF_27_6576,
      ADR1 => micpu_current_state_2_PWR_22_o_Mux_58_o,
      O => databus_2_LogicTrst
    );
  databus_2_LogicTrst2 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y16",
      INIT => X"ABAAABAAFFFFAAAA"
    )
    port map (
      ADR4 => mialu_acc(2),
      ADR1 => midma_GND_15_o_clk_DFF_27_6576,
      ADR2 => micpu_current_state_2_PWR_22_o_Mux_58_o,
      ADR0 => databus_2_LogicTrst,
      ADR3 => oe,
      ADR5 => mialu_PWR_18_o_u_instruction_4_equal_32_o_inv,
      O => databus_2_LogicTrst1_6922
    );
  databus_2_LogicTrst4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y16",
      INIT => X"EECCEECCFFF5AAA0"
    )
    port map (
      ADR1 => mialu_a(2),
      ADR0 => Alu_op(3),
      ADR5 => Alu_op(4),
      ADR3 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A6,
      ADR2 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A62_6932,
      ADR4 => databus_2_LogicTrst1_6922,
      O => N49
    );
  mialu_a_7_mialu_a_7_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o220,
      O => mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o220_0
    );
  mialu_a_7 : X_FF
    generic map(
      LOC => "SLICE_X21Y17",
      INIT => '0'
    )
    port map (
      CE => mialu_n0110_inv,
      CLK => NlwBufferSignal_mialu_a_7_CLK,
      I => NlwBufferSignal_mialu_a_7_IN,
      O => mialu_a(7),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o217 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y17",
      INIT => X"A200510000A20051"
    )
    port map (
      ADR2 => mialu_a(2),
      ADR1 => mialu_b(2),
      ADR5 => mialu_a(3),
      ADR3 => mialu_b(3),
      ADR4 => mialu_b(6),
      ADR0 => mialu_a(6),
      O => mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o216_7803
    );
  mialu_a_6 : X_FF
    generic map(
      LOC => "SLICE_X21Y17",
      INIT => '0'
    )
    port map (
      CE => mialu_n0110_inv,
      CLK => NlwBufferSignal_mialu_a_6_CLK,
      I => NlwBufferSignal_mialu_a_6_IN,
      O => mialu_a(6),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o219_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y17",
      INIT => X"8200828241004141"
    )
    port map (
      ADR3 => mialu_b(2),
      ADR4 => mialu_a(2),
      ADR2 => mialu_a(4),
      ADR1 => mialu_b(4),
      ADR0 => mialu_a(7),
      ADR5 => mialu_b(7),
      O => N121
    );
  mialu_a_5 : X_FF
    generic map(
      LOC => "SLICE_X21Y17",
      INIT => '0'
    )
    port map (
      CE => mialu_n0110_inv,
      CLK => NlwBufferSignal_mialu_a_5_CLK,
      I => NlwBufferSignal_mialu_a_5_IN,
      O => mialu_a(5),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  mialu_a_7_b_7_LessThan_18_o121 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y17",
      INIT => X"F0FFF0FFF0FFF0FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => mialu_a(5),
      ADR2 => mialu_b(5),
      ADR5 => '1',
      O => N13
    );
  mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o221 : X_LUT5
    generic map(
      LOC => "SLICE_X21Y17",
      INIT => X"C00C0000"
    )
    port map (
      ADR0 => '1',
      ADR4 => Alu_op(1),
      ADR1 => mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o218,
      ADR3 => mialu_a(5),
      ADR2 => mialu_b(5),
      O => mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o220
    );
  mialu_a_4 : X_FF
    generic map(
      LOC => "SLICE_X21Y17",
      INIT => '0'
    )
    port map (
      CE => mialu_n0110_inv,
      CLK => NlwBufferSignal_mialu_a_4_CLK,
      I => NlwBufferSignal_mialu_a_4_IN,
      O => mialu_a(4),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o219 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y17",
      INIT => X"8000000040000000"
    )
    port map (
      ADR0 => mialu_a(1),
      ADR5 => mialu_b(1),
      ADR4 => Alu_op(2),
      ADR2 => mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o216_7803,
      ADR3 => mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_lut_0_Q_6655,
      ADR1 => N121,
      O => mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o218
    );
  miram_contents_ram_61_7 : X_FF
    generic map(
      LOC => "SLICE_X21Y18",
      INIT => '0'
    )
    port map (
      CE => miram_n0698_inv,
      CLK => NlwBufferSignal_miram_contents_ram_61_7_CLK,
      I => NlwBufferSignal_miram_contents_ram_61_7_IN,
      O => miram_contents_ram_61(7),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_34_7 : X_FF
    generic map(
      LOC => "SLICE_X21Y20",
      INIT => '0'
    )
    port map (
      CE => miram_n0618_inv,
      CLK => NlwBufferSignal_miram_contents_ram_34_7_CLK,
      I => NlwBufferSignal_miram_contents_ram_34_7_IN,
      O => miram_contents_ram_34(7),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_34_6 : X_FF
    generic map(
      LOC => "SLICE_X21Y20",
      INIT => '0'
    )
    port map (
      CE => miram_n0618_inv,
      CLK => NlwBufferSignal_miram_contents_ram_34_6_CLK,
      I => NlwBufferSignal_miram_contents_ram_34_6_IN,
      O => miram_contents_ram_34(6),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_34_5 : X_FF
    generic map(
      LOC => "SLICE_X21Y21",
      INIT => '0'
    )
    port map (
      CE => miram_n0618_inv,
      CLK => NlwBufferSignal_miram_contents_ram_34_5_CLK,
      I => NlwBufferSignal_miram_contents_ram_34_5_IN,
      O => miram_contents_ram_34(5),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  miram_contents_ram_34_4 : X_FF
    generic map(
      LOC => "SLICE_X21Y21",
      INIT => '0'
    )
    port map (
      CE => miram_n0618_inv,
      CLK => NlwBufferSignal_miram_contents_ram_34_4_CLK,
      I => NlwBufferSignal_miram_contents_ram_34_4_IN,
      O => miram_contents_ram_34(4),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  RS232_PHY_Transmitter_current_state_FSM_FFd2_In_f7 : X_MUX2
    generic map(
      LOC => "SLICE_X22Y6"
    )
    port map (
      IA => RS232_PHY_Transmitter_current_state_FSM_FFd2_In2_5635,
      IB => RS232_PHY_Transmitter_current_state_FSM_FFd2_In1_5639,
      O => RS232_PHY_Transmitter_current_state_FSM_FFd2_In,
      SEL => RS232_PHY_Transmitter_current_state_FSM_FFd2_6681
    );
  RS232_PHY_Transmitter_current_state_FSM_FFd2_In2 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y6",
      INIT => X"3030303030303030"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => RS232_PHY_StartTX_6625,
      ADR1 => RS232_PHY_Transmitter_current_state_FSM_FFd1_6680,
      O => RS232_PHY_Transmitter_current_state_FSM_FFd2_In2_5635
    );
  RS232_PHY_Transmitter_current_state_FSM_FFd2 : X_FF
    generic map(
      LOC => "SLICE_X22Y6",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Transmitter_current_state_FSM_FFd2_CLK,
      I => RS232_PHY_Transmitter_current_state_FSM_FFd2_In,
      O => RS232_PHY_Transmitter_current_state_FSM_FFd2_6681,
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  RS232_PHY_Transmitter_current_state_FSM_FFd2_In1 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y6",
      INIT => X"FFBFFFFFFFFFFFFF"
    )
    port map (
      ADR4 => RS232_PHY_Transmitter_current_state_FSM_FFd1_6680,
      ADR2 => RS232_PHY_Transmitter_GND_9_o_GND_9_o_equal_8_o,
      ADR5 => RS232_PHY_Transmitter_Data_count(3),
      ADR1 => RS232_PHY_Transmitter_Data_count(0),
      ADR3 => RS232_PHY_Transmitter_Data_count(2),
      ADR0 => RS232_PHY_Transmitter_Data_count(1),
      O => RS232_PHY_Transmitter_current_state_FSM_FFd2_In1_5639
    );
  RS232_PHY_Transmitter_current_state_FSM_FFd1 : X_FF
    generic map(
      LOC => "SLICE_X22Y6",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Transmitter_current_state_FSM_FFd1_CLK,
      I => RS232_PHY_Transmitter_current_state_FSM_FFd1_In,
      O => RS232_PHY_Transmitter_current_state_FSM_FFd1_6680,
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  RS232_PHY_Transmitter_current_state_FSM_FFd1_In1 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y6",
      INIT => X"FF00FF00FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_PHY_Transmitter_current_state_FSM_FFd1_6680,
      ADR5 => RS232_PHY_Transmitter_GND_9_o_GND_9_o_equal_8_o,
      ADR3 => RS232_PHY_Transmitter_current_state_FSM_FFd2_6681,
      O => RS232_PHY_Transmitter_current_state_FSM_FFd1_In
    );
  RS232_PHY_Transmitter_q_vec_3 : X_FF
    generic map(
      LOC => "SLICE_X22Y7",
      INIT => '1'
    )
    port map (
      CE => RS232_PHY_Transmitter_bit_trans,
      CLK => NlwBufferSignal_RS232_PHY_Transmitter_q_vec_3_CLK,
      I => NlwBufferSignal_RS232_PHY_Transmitter_q_vec_3_IN,
      O => RS232_PHY_Transmitter_q_vec(3),
      SET => RS232_PHY_Receiver_reset_inv,
      RST => GND
    );
  RS232_PHY_Transmitter_q_vec_2 : X_FF
    generic map(
      LOC => "SLICE_X22Y7",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Transmitter_bit_trans,
      CLK => NlwBufferSignal_RS232_PHY_Transmitter_q_vec_2_CLK,
      I => NlwBufferSignal_RS232_PHY_Transmitter_q_vec_2_IN,
      O => RS232_PHY_Transmitter_q_vec(2),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  RS232_PHY_Transmitter_q_vec_1 : X_FF
    generic map(
      LOC => "SLICE_X22Y7",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Transmitter_bit_trans,
      CLK => NlwBufferSignal_RS232_PHY_Transmitter_q_vec_1_CLK,
      I => NlwBufferSignal_RS232_PHY_Transmitter_q_vec_1_IN,
      O => RS232_PHY_Transmitter_q_vec(1),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  RS232_PHY_Transmitter_Mmux_TX22 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y7",
      INIT => X"F7B3E6A2D591C480"
    )
    port map (
      ADR1 => RS232_PHY_Transmitter_q_vec(0),
      ADR0 => RS232_PHY_Transmitter_q_vec(2),
      ADR3 => RS232_PHY_Data_FF(2),
      ADR2 => RS232_PHY_Data_FF(6),
      ADR5 => RS232_PHY_Data_FF(5),
      ADR4 => RS232_PHY_Data_FF(1),
      O => RS232_PHY_Transmitter_Mmux_TX21_7806
    );
  RS232_PHY_Transmitter_q_vec_0 : X_FF
    generic map(
      LOC => "SLICE_X22Y7",
      INIT => '1'
    )
    port map (
      CE => RS232_PHY_Transmitter_bit_trans,
      CLK => NlwBufferSignal_RS232_PHY_Transmitter_q_vec_0_CLK,
      I => NlwBufferSignal_RS232_PHY_Transmitter_q_vec_0_IN,
      O => RS232_PHY_Transmitter_q_vec(0),
      SET => RS232_PHY_Receiver_reset_inv,
      RST => GND
    );
  RS232_PHY_Transmitter_Mmux_TX23 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y7",
      INIT => X"7373737340624040"
    )
    port map (
      ADR1 => RS232_PHY_Transmitter_q_vec(1),
      ADR4 => RS232_PHY_Data_FF(7),
      ADR0 => RS232_PHY_Transmitter_q_vec(3),
      ADR3 => RS232_PHY_Transmitter_q_vec(2),
      ADR5 => RS232_PHY_Transmitter_Mmux_TX2,
      ADR2 => RS232_PHY_Transmitter_Mmux_TX21_7806,
      O => RS232_TX_OBUF_6800
    );
  midma_valid_d : X_FF
    generic map(
      LOC => "SLICE_X22Y8",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_midma_valid_d_CLK,
      I => midma_valid_d_rstpot_5677,
      O => midma_valid_d_6629,
      SET => RS232_PHY_Receiver_reset_inv,
      RST => GND
    );
  midma_valid_d_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X22Y8",
      INIT => X"FFDD7755DDFF00FF"
    )
    port map (
      ADR2 => '1',
      ADR5 => midma_current_state_FSM_FFd4_6578,
      ADR3 => midma_current_state_FSM_FFd3_6579,
      ADR4 => midma_valid_d_6629,
      ADR1 => midma_current_state_FSM_FFd2_6580,
      ADR0 => midma_current_state_FSM_FFd1_6577,
      O => midma_valid_d_rstpot_5677
    );
  ROM_Data_3_ROM_Data_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ROM_Data(3),
      O => ROM_Data_3_0
    );
  mirom_Mram_n06806_f8 : X_MUX2
    generic map(
      LOC => "SLICE_X22Y11"
    )
    port map (
      IA => mirom_Mram_n06806_f71,
      IB => mirom_Mram_n06806_f7_5683,
      O => ROM_Data(3),
      SEL => micpu_PC_reg(7)
    );
  mirom_Mram_n06806_f7_0 : X_MUX2
    generic map(
      LOC => "SLICE_X22Y11"
    )
    port map (
      IA => mirom_Mram_n068063_5684,
      IB => mirom_Mram_n068062_5692,
      O => mirom_Mram_n06806_f71,
      SEL => micpu_PC_reg(6)
    );
  mirom_Mram_n06806_f7 : X_MUX2
    generic map(
      LOC => "SLICE_X22Y11"
    )
    port map (
      IA => mirom_Mram_n068061_5700,
      IB => mirom_Mram_n06806_5708,
      O => mirom_Mram_n06806_f7_5683,
      SEL => micpu_PC_reg(6)
    );
  mirom_Mram_n068063 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y11",
      INIT => X"420E4A8F49611500"
    )
    port map (
      ADR2 => micpu_PC_reg(3),
      ADR5 => micpu_PC_reg(1),
      ADR3 => micpu_PC_reg(5),
      ADR4 => micpu_PC_reg(2),
      ADR1 => micpu_PC_reg(4),
      ADR0 => micpu_PC_reg(0),
      O => mirom_Mram_n068063_5684
    );
  mirom_Mram_n068062 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y11",
      INIT => X"1118031206142010"
    )
    port map (
      ADR1 => micpu_PC_reg(3),
      ADR0 => micpu_PC_reg(2),
      ADR4 => micpu_PC_reg(1),
      ADR5 => micpu_PC_reg(4),
      ADR2 => micpu_PC_reg(5),
      ADR3 => micpu_PC_reg(0),
      O => mirom_Mram_n068062_5692
    );
  mirom_Mram_n068061 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y11",
      INIT => X"90215B0870480225"
    )
    port map (
      ADR2 => micpu_PC_reg(4),
      ADR4 => micpu_PC_reg(0),
      ADR3 => micpu_PC_reg(1),
      ADR1 => micpu_PC_reg(5),
      ADR0 => micpu_PC_reg(3),
      ADR5 => micpu_PC_reg(2),
      O => mirom_Mram_n068061_5700
    );
  mirom_Mram_n06806 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y11",
      INIT => X"0000000002086018"
    )
    port map (
      ADR5 => micpu_PC_reg(5),
      ADR3 => micpu_PC_reg(1),
      ADR0 => micpu_PC_reg(2),
      ADR1 => micpu_PC_reg(3),
      ADR2 => micpu_PC_reg(4),
      ADR4 => micpu_PC_reg(0),
      O => mirom_Mram_n06806_5708
    );
  miram_contents_ram_62_0 : X_FF
    generic map(
      LOC => "SLICE_X22Y12",
      INIT => '0'
    )
    port map (
      CE => miram_n0692_inv,
      CLK => NlwBufferSignal_miram_contents_ram_62_0_CLK,
      I => NlwBufferSignal_miram_contents_ram_62_0_IN,
      O => miram_contents_ram_62(0),
      RST => GND,
      SET => GND
    );
  mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A21 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y12",
      INIT => X"00000000CC880000"
    )
    port map (
      ADR2 => '1',
      ADR3 => mialu_b(0),
      ADR4 => mialu_a(0),
      ADR5 => Alu_op(1),
      ADR1 => Alu_op(2),
      ADR0 => Alu_op(0),
      O => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A2
    );
  databus_0_LogicTrst1 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y12",
      INIT => X"FAFAF0F0AAAA0000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR0 => midma_databus(0),
      ADR5 => micpu_TMP_reg(0),
      ADR4 => midma_GND_15_o_clk_DFF_27_6576,
      ADR2 => micpu_current_state_2_PWR_22_o_Mux_58_o,
      O => databus_0_LogicTrst
    );
  databus_0_LogicTrst4_SW1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y12",
      INIT => X"00000000FC550000"
    )
    port map (
      ADR0 => mialu_acc(0),
      ADR2 => midma_GND_15_o_clk_DFF_27_6576,
      ADR1 => micpu_current_state_2_PWR_22_o_Mux_58_o,
      ADR5 => databus_0_LogicTrst,
      ADR4 => oe,
      ADR3 => mialu_PWR_18_o_u_instruction_4_equal_32_o_inv,
      O => N99
    );
  databus_0_LogicTrst4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y12",
      INIT => X"FAAAFAAAFC00FCFF"
    )
    port map (
      ADR0 => mialu_a(0),
      ADR3 => Alu_op(3),
      ADR5 => Alu_op(4),
      ADR2 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A2,
      ADR1 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A22_6927,
      ADR4 => N99,
      O => N64
    );
  micpu_INS_reg_3_micpu_INS_reg_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_lut_7_3_5763,
      O => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_lut_7_3_0
    );
  mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_lut_7_3 : X_MUX2
    generic map(
      LOC => "SLICE_X22Y13"
    )
    port map (
      IA => N127,
      IB => N128,
      O => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_lut_7_3_5763,
      SEL => Alu_op(2)
    );
  micpu_INS_reg_3 : X_FF
    generic map(
      LOC => "SLICE_X22Y13",
      INIT => '0'
    )
    port map (
      CE => micpu_n0554_inv_0,
      CLK => NlwBufferSignal_micpu_INS_reg_3_CLK,
      I => NlwBufferSignal_micpu_INS_reg_3_IN,
      O => micpu_INS_reg(3),
      RST => GND,
      SET => GND
    );
  mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_lut_7_3_F : X_LUT6
    generic map(
      LOC => "SLICE_X22Y13",
      INIT => X"2200A2A222008080"
    )
    port map (
      ADR0 => Alu_op(3),
      ADR4 => Alu_op(1),
      ADR5 => mialu_a_7_b_7_add_2_OUT_7_0,
      ADR1 => Alu_op(0),
      ADR2 => mialu_GND_90_o_GND_90_o_sub_6_OUT_7_0,
      ADR3 => mialu_acc(6),
      O => N127
    );
  mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_lut_7_3_G : X_LUT6
    generic map(
      LOC => "SLICE_X22Y13",
      INIT => X"66EE668800000000"
    )
    port map (
      ADR2 => '1',
      ADR5 => Alu_op(3),
      ADR3 => Alu_op(1),
      ADR4 => Alu_op(0),
      ADR0 => mialu_a(7),
      ADR1 => mialu_b(7),
      O => N128
    );
  micpu_Mmux_Alu_op41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y13",
      INIT => X"0000000001000000"
    )
    port map (
      ADR0 => micpu_INS_reg(7),
      ADR5 => micpu_INS_reg(6),
      ADR1 => micpu_current_state_FSM_FFd2_6617,
      ADR2 => micpu_current_state_FSM_FFd3_6616,
      ADR3 => micpu_current_state_FSM_FFd1_6615,
      ADR4 => micpu_INS_reg_5_GND_110_o_wide_mux_8_OUT_3_Q,
      O => Alu_op(3)
    );
  micpu_Mram_INS_reg_5_GND_110_o_wide_mux_8_OUT31 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y13",
      INIT => X"0000030300000303"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR1 => micpu_INS_reg(3),
      ADR4 => micpu_INS_reg(4),
      ADR2 => micpu_INS_reg(5),
      O => micpu_INS_reg_5_GND_110_o_wide_mux_8_OUT_3_Q
    );
  miram_contents_ram_62_2 : X_FF
    generic map(
      LOC => "SLICE_X22Y14",
      INIT => '0'
    )
    port map (
      CE => miram_n0692_inv,
      CLK => NlwBufferSignal_miram_contents_ram_62_2_CLK,
      I => NlwBufferSignal_miram_contents_ram_62_2_IN,
      O => miram_contents_ram_62(2),
      RST => GND,
      SET => GND
    );
  databus_1_LogicTrst2 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y14",
      INIT => X"AFAFAAAABFAFBAAA"
    )
    port map (
      ADR4 => mialu_acc(1),
      ADR1 => midma_GND_15_o_clk_DFF_27_6576,
      ADR5 => micpu_current_state_2_PWR_22_o_Mux_58_o,
      ADR0 => databus_1_LogicTrst,
      ADR3 => oe,
      ADR2 => mialu_PWR_18_o_u_instruction_4_equal_32_o_inv,
      O => databus_1_LogicTrst1_7380
    );
  mialu_PWR_18_o_u_instruction_4_equal_32_o_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y14",
      INIT => X"FFFFFFD5FFFFFFFF"
    )
    port map (
      ADR1 => micpu_INS_reg_5_GND_110_o_wide_mux_8_OUT_3_Q,
      ADR2 => N21,
      ADR4 => Alu_op(1),
      ADR5 => Alu_op(2),
      ADR0 => Alu_op(4),
      ADR3 => Alu_op(0),
      O => mialu_PWR_18_o_u_instruction_4_equal_32_o_inv
    );
  micpu_Mmux_Alu_op3 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y14",
      INIT => X"EAEEAAAAC0CC0000"
    )
    port map (
      ADR2 => micpu_INS_reg(5),
      ADR1 => micpu_current_state_FSM_FFd1_6615,
      ADR0 => micpu_Mmux_Alu_op311_7356,
      ADR3 => N20,
      ADR4 => N304,
      ADR5 => micpu_INS_reg_5_GND_110_o_wide_mux_8_OUT_2_Q,
      O => Alu_op(2)
    );
  micpu_Mram_INS_reg_5_GND_110_o_wide_mux_8_OUT21 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y14",
      INIT => X"0000000000000F00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => micpu_INS_reg(2),
      ADR4 => micpu_INS_reg(3),
      ADR5 => micpu_INS_reg(4),
      ADR2 => micpu_INS_reg(5),
      O => micpu_INS_reg_5_GND_110_o_wide_mux_8_OUT_2_Q
    );
  mialu_acc_2 : X_FF
    generic map(
      LOC => "SLICE_X22Y15",
      INIT => '0'
    )
    port map (
      CE => mialu_n0179_inv,
      CLK => NlwBufferSignal_mialu_acc_2_CLK,
      I => mialu_u_instruction_4_X_86_o_wide_mux_23_OUT_2_Q,
      O => mialu_acc(2),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_xor_2_11 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y15",
      INIT => X"BEBE41410FF0F00F"
    )
    port map (
      ADR2 => Alu_op(0),
      ADR4 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_A_2_Q,
      ADR3 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_A_1_Q,
      ADR5 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_lut_1_Q,
      ADR1 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_A_0_Q,
      ADR0 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_lut_0_Q,
      O => mialu_u_instruction_4_X_86_o_wide_mux_23_OUT_2_Q
    );
  mialu_acc_1 : X_FF
    generic map(
      LOC => "SLICE_X22Y15",
      INIT => '0'
    )
    port map (
      CE => mialu_n0179_inv,
      CLK => NlwBufferSignal_mialu_acc_1_CLK,
      I => mialu_u_instruction_4_X_86_o_wide_mux_23_OUT_1_Q,
      O => mialu_acc(1),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_xor_1_11 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y15",
      INIT => X"F0000FFFF0FF0F00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Alu_op(0),
      ADR4 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_lut_1_Q,
      ADR5 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_A_0_Q,
      ADR3 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_lut_0_Q,
      O => mialu_u_instruction_4_X_86_o_wide_mux_23_OUT_1_Q
    );
  mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_lut_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y15",
      INIT => X"50AF44BB5FA07788"
    )
    port map (
      ADR3 => Alu_op(0),
      ADR5 => N44,
      ADR0 => N43,
      ADR1 => N66,
      ADR2 => N67,
      ADR4 => databus_0_LogicTrst2_6881,
      O => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_lut_0_Q
    );
  mialu_acc_0 : X_FF
    generic map(
      LOC => "SLICE_X22Y15",
      INIT => '0'
    )
    port map (
      CE => mialu_n0179_inv,
      CLK => NlwBufferSignal_mialu_acc_0_CLK,
      I => mialu_u_instruction_4_X_86_o_wide_mux_23_OUT_0_Q,
      O => mialu_acc(0),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_rs_xor_0_11 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y15",
      INIT => X"551155DD440077FF"
    )
    port map (
      ADR2 => '1',
      ADR4 => N44,
      ADR0 => N43,
      ADR5 => N66,
      ADR3 => N67,
      ADR1 => databus_0_LogicTrst2_6881,
      O => mialu_u_instruction_4_X_86_o_wide_mux_23_OUT_0_Q
    );
  micpu_TMP_reg_4 : X_FF
    generic map(
      LOC => "SLICE_X22Y16",
      INIT => '0'
    )
    port map (
      CE => micpu_n0566_inv,
      CLK => NlwBufferSignal_micpu_TMP_reg_4_CLK,
      I => NlwBufferSignal_micpu_TMP_reg_4_IN,
      O => micpu_TMP_reg(4),
      RST => GND,
      SET => GND
    );
  databus_4_LogicTrst1 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y16",
      INIT => X"FCF0FCF0CC00CC00"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR1 => midma_databus(4),
      ADR5 => micpu_TMP_reg(4),
      ADR3 => midma_GND_15_o_clk_DFF_27_6576,
      ADR2 => micpu_current_state_2_PWR_22_o_Mux_58_o,
      O => databus_4_LogicTrst
    );
  databus_3_LogicTrst1 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y16",
      INIT => X"FAF0AA00FAF0AA00"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR4 => midma_databus(3),
      ADR3 => micpu_TMP_reg(3),
      ADR2 => midma_GND_15_o_clk_DFF_27_6576,
      ADR0 => micpu_current_state_2_PWR_22_o_Mux_58_o,
      O => databus_3_LogicTrst
    );
  micpu_Mmux_current_state_2_PWR_22_o_Mux_58_o1111 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y16",
      INIT => X"0000110000001100"
    )
    port map (
      ADR2 => '1',
      ADR5 => '1',
      ADR0 => micpu_INS_reg(6),
      ADR3 => micpu_INS_reg(7),
      ADR4 => micpu_current_state_FSM_FFd2_6617,
      ADR1 => micpu_current_state_FSM_FFd3_6616,
      O => N304
    );
  micpu_Mmux_current_state_2_PWR_22_o_Mux_58_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y16",
      INIT => X"C000C000D050C000"
    )
    port map (
      ADR1 => micpu_current_state_FSM_FFd2_6617,
      ADR3 => micpu_current_state_FSM_FFd3_6616,
      ADR0 => micpu_INS_reg(5),
      ADR2 => micpu_current_state_FSM_FFd1_6615,
      ADR5 => N161,
      ADR4 => N304,
      O => micpu_current_state_2_PWR_22_o_Mux_58_o
    );
  databus_4_LogicTrst1_databus_4_LogicTrst1_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => N84,
      O => N84_0
    );
  databus_4_LogicTrst4_SW1 : X_MUX2
    generic map(
      LOC => "SLICE_X22Y17"
    )
    port map (
      IA => N107,
      IB => N108,
      O => N84,
      SEL => databus_4_LogicTrst1_6844
    );
  databus_4_LogicTrst4_SW1_F : X_LUT6
    generic map(
      LOC => "SLICE_X22Y17",
      INIT => X"EEAFCCAFEEAFCC05"
    )
    port map (
      ADR1 => mialu_a(4),
      ADR0 => Alu_op(3),
      ADR3 => Alu_op(4),
      ADR2 => oe,
      ADR4 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A10,
      ADR5 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A102_6842,
      O => N107
    );
  databus_4_LogicTrst4_SW1_G : X_LUT6
    generic map(
      LOC => "SLICE_X22Y17",
      INIT => X"FFFDAF0DFFFF0F0F"
    )
    port map (
      ADR4 => mialu_a(4),
      ADR0 => micpu_INS_reg_5_GND_110_o_wide_mux_8_OUT_3_Q,
      ADR5 => N21,
      ADR2 => Alu_op(4),
      ADR3 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A10,
      ADR1 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A102_6842,
      O => N108
    );
  databus_4_LogicTrst2 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y17",
      INIT => X"CCEECFEECCEECCEE"
    )
    port map (
      ADR0 => mialu_acc(4),
      ADR4 => midma_GND_15_o_clk_DFF_27_6576,
      ADR2 => micpu_current_state_2_PWR_22_o_Mux_58_o,
      ADR1 => databus_4_LogicTrst,
      ADR5 => oe,
      ADR3 => mialu_PWR_18_o_u_instruction_4_equal_32_o_inv,
      O => databus_4_LogicTrst1_6844
    );
  databus_4_LogicTrst4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y17",
      INIT => X"F8F8F8F8FFBBCC88"
    )
    port map (
      ADR2 => mialu_a(4),
      ADR1 => Alu_op(3),
      ADR5 => Alu_op(4),
      ADR0 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A10,
      ADR3 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A102_6842,
      ADR4 => databus_4_LogicTrst1_6844,
      O => N83
    );
  micpu_Mmux_Alu_op1 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y18",
      INIT => X"AAABAAAA00030000"
    )
    port map (
      ADR2 => micpu_INS_reg(2),
      ADR3 => micpu_INS_reg(5),
      ADR1 => N221,
      ADR0 => micpu_Mmux_Alu_op311_7356,
      ADR4 => N304,
      ADR5 => micpu_INS_reg_5_GND_110_o_wide_mux_8_OUT_0_Q,
      O => Alu_op(0)
    );
  micpu_Mram_INS_reg_5_GND_110_o_wide_mux_8_OUT12 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y18",
      INIT => X"0013000300000010"
    )
    port map (
      ADR4 => micpu_INS_reg(1),
      ADR0 => micpu_INS_reg(2),
      ADR5 => micpu_INS_reg(0),
      ADR2 => micpu_INS_reg(3),
      ADR3 => micpu_INS_reg(4),
      ADR1 => micpu_INS_reg(5),
      O => micpu_INS_reg_5_GND_110_o_wide_mux_8_OUT_0_Q
    );
  databus_5_LogicTrst4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y19",
      INIT => X"FEAEFEAEFF0FF000"
    )
    port map (
      ADR3 => mialu_a(5),
      ADR5 => Alu_op(3),
      ADR2 => Alu_op(4),
      ADR0 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A12,
      ADR1 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A122_6956,
      ADR4 => databus_5_LogicTrst1_6973,
      O => N60
    );
  databus_5_LogicTrst2 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y19",
      INIT => X"FFFFFFFF0050CCCC"
    )
    port map (
      ADR1 => mialu_acc(5),
      ADR3 => midma_GND_15_o_clk_DFF_27_6576,
      ADR0 => micpu_current_state_2_PWR_22_o_Mux_58_o,
      ADR5 => databus_5_LogicTrst,
      ADR2 => oe,
      ADR4 => mialu_PWR_18_o_u_instruction_4_equal_32_o_inv,
      O => databus_5_LogicTrst1_6973
    );
  mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A122 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y19",
      INIT => X"D8D8FF55D8D8AA00"
    )
    port map (
      ADR3 => mialu_acc(4),
      ADR1 => mialu_acc(6),
      ADR5 => mialu_a_7_b_7_add_2_OUT_5_0,
      ADR2 => mialu_GND_90_o_GND_90_o_sub_6_OUT_5_0,
      ADR0 => Alu_op(1),
      ADR4 => Alu_op(0),
      O => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A121_7810
    );
  mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A123 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y19",
      INIT => X"5F0F5000CF0FC000"
    )
    port map (
      ADR2 => Alu_op(2),
      ADR3 => mialu_b(5),
      ADR1 => Alu_op(0),
      ADR5 => Alu_op(1),
      ADR0 => mialu_a(5),
      ADR4 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A121_7810,
      O => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A122_6956
    );
  databus_5_LogicTrst4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y20",
      INIT => X"EEAAAAAAFFF3FFFF"
    )
    port map (
      ADR0 => mialu_a(5),
      ADR4 => micpu_INS_reg_5_GND_110_o_wide_mux_8_OUT_3_Q,
      ADR1 => N21,
      ADR5 => Alu_op(4),
      ADR3 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A12,
      ADR2 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A122_6956,
      O => N61
    );
  mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A121 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y20",
      INIT => X"0C00CC000C00C000"
    )
    port map (
      ADR0 => '1',
      ADR2 => mialu_b(5),
      ADR1 => mialu_a(5),
      ADR4 => Alu_op(1),
      ADR3 => Alu_op(2),
      ADR5 => Alu_op(0),
      O => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A12
    );
  RS232_PHY_Transmitter_Data_count_1_RS232_PHY_Transmitter_Data_count_1_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Transmitter_Data_count_2_pack_10,
      O => RS232_PHY_Transmitter_Data_count(2)
    );
  RS232_PHY_Transmitter_Data_count_1_RS232_PHY_Transmitter_Data_count_1_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Transmitter_bit_trans_pack_8,
      O => RS232_PHY_Transmitter_bit_trans
    );
  RS232_PHY_Transmitter_Data_count_1_RS232_PHY_Transmitter_Data_count_1_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Transmitter_Data_count_3_pack_6,
      O => RS232_PHY_Transmitter_Data_count(3)
    );
  RS232_PHY_Transmitter_Data_count_1 : X_FF
    generic map(
      LOC => "SLICE_X23Y6",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Transmitter_reset_Pulse_width,
      CLK => NlwBufferSignal_RS232_PHY_Transmitter_Data_count_1_CLK,
      I => RS232_PHY_Transmitter_Data_count_3_Data_count_3_mux_21_OUT_1_Q,
      O => RS232_PHY_Transmitter_Data_count(1),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  RS232_PHY_Transmitter_Mmux_Data_count_3_Data_count_3_mux_21_OUT21 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y6",
      INIT => X"0FD000000FD00000"
    )
    port map (
      ADR4 => RS232_PHY_Transmitter_bit_trans,
      ADR3 => RS232_PHY_Transmitter_Data_count(0),
      ADR1 => RS232_PHY_Transmitter_Data_count(2),
      ADR2 => RS232_PHY_Transmitter_Data_count(1),
      ADR0 => RS232_PHY_Transmitter_Data_count(3),
      ADR5 => '1',
      O => RS232_PHY_Transmitter_Data_count_3_Data_count_3_mux_21_OUT_1_Q
    );
  RS232_PHY_Transmitter_Mmux_Data_count_3_Data_count_3_mux_21_OUT31 : X_LUT5
    generic map(
      LOC => "SLICE_X23Y6",
      INIT => X"3CCC0000"
    )
    port map (
      ADR4 => RS232_PHY_Transmitter_bit_trans,
      ADR3 => RS232_PHY_Transmitter_Data_count(0),
      ADR1 => RS232_PHY_Transmitter_Data_count(2),
      ADR2 => RS232_PHY_Transmitter_Data_count(1),
      ADR0 => '1',
      O => RS232_PHY_Transmitter_Data_count_3_Data_count_3_mux_21_OUT_2_Q
    );
  RS232_PHY_Transmitter_Data_count_2 : X_FF
    generic map(
      LOC => "SLICE_X23Y6",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Transmitter_reset_Pulse_width,
      CLK => NlwBufferSignal_RS232_PHY_Transmitter_Data_count_2_CLK,
      I => RS232_PHY_Transmitter_Data_count_3_Data_count_3_mux_21_OUT_2_Q,
      O => RS232_PHY_Transmitter_Data_count_2_pack_10,
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  RS232_PHY_Transmitter_Mmux_reset_Pulse_width11 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y6",
      INIT => X"AAAAAAF0AAAAAAF0"
    )
    port map (
      ADR1 => '1',
      ADR0 => RS232_PHY_Transmitter_GND_9_o_GND_9_o_equal_8_o,
      ADR4 => RS232_PHY_Transmitter_current_state_FSM_FFd1_6680,
      ADR3 => RS232_PHY_Transmitter_current_state_FSM_FFd2_6681,
      ADR2 => RS232_PHY_StartTX_6625,
      ADR5 => '1',
      O => RS232_PHY_Transmitter_reset_Pulse_width
    );
  RS232_PHY_Transmitter_Mmux_bit_trans11 : X_LUT5
    generic map(
      LOC => "SLICE_X23Y6",
      INIT => X"AA00AAF0"
    )
    port map (
      ADR1 => '1',
      ADR0 => RS232_PHY_Transmitter_GND_9_o_GND_9_o_equal_8_o,
      ADR4 => RS232_PHY_Transmitter_current_state_FSM_FFd1_6680,
      ADR3 => RS232_PHY_Transmitter_current_state_FSM_FFd2_6681,
      ADR2 => RS232_PHY_StartTX_6625,
      O => RS232_PHY_Transmitter_bit_trans_pack_8
    );
  RS232_PHY_Transmitter_Data_count_0 : X_FF
    generic map(
      LOC => "SLICE_X23Y6",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Transmitter_reset_Pulse_width,
      CLK => NlwBufferSignal_RS232_PHY_Transmitter_Data_count_0_CLK,
      I => RS232_PHY_Transmitter_Data_count_3_Data_count_3_mux_21_OUT_0_Q,
      O => RS232_PHY_Transmitter_Data_count(0),
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  RS232_PHY_Transmitter_Mmux_Data_count_3_Data_count_3_mux_21_OUT11 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y6",
      INIT => X"0000B0F00000B0F0"
    )
    port map (
      ADR2 => RS232_PHY_Transmitter_bit_trans,
      ADR3 => RS232_PHY_Transmitter_Data_count(1),
      ADR1 => RS232_PHY_Transmitter_Data_count(3),
      ADR4 => RS232_PHY_Transmitter_Data_count(0),
      ADR0 => RS232_PHY_Transmitter_Data_count(2),
      ADR5 => '1',
      O => RS232_PHY_Transmitter_Data_count_3_Data_count_3_mux_21_OUT_0_Q
    );
  RS232_PHY_Transmitter_Mmux_Data_count_3_Data_count_3_mux_21_OUT41 : X_LUT5
    generic map(
      LOC => "SLICE_X23Y6",
      INIT => X"60C080C0"
    )
    port map (
      ADR2 => RS232_PHY_Transmitter_bit_trans,
      ADR3 => RS232_PHY_Transmitter_Data_count(1),
      ADR1 => RS232_PHY_Transmitter_Data_count(3),
      ADR4 => RS232_PHY_Transmitter_Data_count(0),
      ADR0 => RS232_PHY_Transmitter_Data_count(2),
      O => RS232_PHY_Transmitter_Data_count_3_Data_count_3_mux_21_OUT_3_Q
    );
  RS232_PHY_Transmitter_Data_count_3 : X_FF
    generic map(
      LOC => "SLICE_X23Y6",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Transmitter_reset_Pulse_width,
      CLK => NlwBufferSignal_RS232_PHY_Transmitter_Data_count_3_CLK,
      I => RS232_PHY_Transmitter_Data_count_3_Data_count_3_mux_21_OUT_3_Q,
      O => RS232_PHY_Transmitter_Data_count_3_pack_6,
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  RS232_PHY_Transmitter_Mmux_TX21 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y7",
      INIT => X"33BB00C0338800C0"
    )
    port map (
      ADR4 => RS232_PHY_Transmitter_q_vec(0),
      ADR1 => RS232_PHY_Transmitter_q_vec(2),
      ADR3 => RS232_PHY_Transmitter_q_vec(3),
      ADR5 => RS232_PHY_Data_FF(0),
      ADR0 => RS232_PHY_Data_FF(4),
      ADR2 => RS232_PHY_Data_FF(3),
      O => RS232_PHY_Transmitter_Mmux_TX2
    );
  databus_0_LogicTrst4_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y13",
      INIT => X"3333000033333330"
    )
    port map (
      ADR0 => '1',
      ADR5 => miram_rami_n0016_0_0,
      ADR4 => oe,
      ADR2 => address(6),
      ADR3 => address(7),
      ADR1 => databus_0_LogicTrst1_7361,
      O => N67
    );
  databus_0_LogicTrst2 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y13",
      INIT => X"CECECECECECEFECE"
    )
    port map (
      ADR0 => mialu_acc(0),
      ADR4 => midma_GND_15_o_clk_DFF_27_6576,
      ADR5 => micpu_current_state_2_PWR_22_o_Mux_58_o,
      ADR1 => databus_0_LogicTrst,
      ADR3 => oe,
      ADR2 => mialu_PWR_18_o_u_instruction_4_equal_32_o_inv,
      O => databus_0_LogicTrst1_7361
    );
  databus_0_LogicTrst4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y13",
      INIT => X"ECECECECFFF5AAA0"
    )
    port map (
      ADR1 => mialu_a(0),
      ADR0 => Alu_op(3),
      ADR5 => Alu_op(4),
      ADR2 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A2,
      ADR3 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A22_6927,
      ADR4 => databus_0_LogicTrst1_7361,
      O => N63
    );
  midma_databus_7 : X_SFF
    generic map(
      LOC => "SLICE_X23Y14",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_midma_databus_7_CLK,
      I => midma_n0280(7),
      O => midma_databus(7),
      SSET => midma_n0321,
      SET => GND,
      RST => GND,
      SRST => GND
    );
  midma_Mmux_n028081 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y14",
      INIT => X"CCEFCC40CCEECC44"
    )
    port map (
      ADR1 => RCVD_Data(7),
      ADR0 => midma_current_state_FSM_FFd1_6577,
      ADR2 => midma_current_state_FSM_FFd4_6578,
      ADR5 => midma_current_state_FSM_FFd3_6579,
      ADR3 => midma_current_state_FSM_FFd2_6580,
      ADR4 => databus_7_LogicTrst4_6905,
      O => midma_n0280(7)
    );
  databus_0_LogicTrst4_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y14",
      INIT => X"4445444555555555"
    )
    port map (
      ADR4 => '1',
      ADR5 => miram_rami_n0016_0_0,
      ADR1 => oe,
      ADR3 => address(7),
      ADR2 => address(6),
      ADR0 => databus_0_LogicTrst1_7361,
      O => N66
    );
  miram_n0618_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y14",
      INIT => X"0000000000400000"
    )
    port map (
      ADR0 => miram_GND_71_o_address_7_LessThan_1_o,
      ADR3 => address(2),
      ADR5 => miram_address_temp2_4_Q,
      ADR2 => address(5),
      ADR1 => miram_address_temp2_1_Q,
      ADR4 => N16,
      O => miram_n0618_inv
    );
  mialu_n0135_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y14",
      INIT => X"0008000408080404"
    )
    port map (
      ADR1 => Alu_op(1),
      ADR3 => micpu_INS_reg_5_GND_110_o_wide_mux_8_OUT_3_Q,
      ADR5 => N21,
      ADR2 => Alu_op(4),
      ADR4 => Alu_op(0),
      ADR0 => Alu_op(2),
      O => mialu_n0135_inv
    );
  mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A82 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y15",
      INIT => X"BF8FBC8CB383B080"
    )
    port map (
      ADR5 => mialu_acc(2),
      ADR0 => mialu_acc(4),
      ADR4 => mialu_a_7_b_7_add_2_OUT_3_0,
      ADR3 => mialu_GND_90_o_GND_90_o_sub_6_OUT_3_0,
      ADR1 => Alu_op(1),
      ADR2 => Alu_op(0),
      O => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A81_7813
    );
  mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A83 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y15",
      INIT => X"4F0FCF8F4000C080"
    )
    port map (
      ADR2 => Alu_op(2),
      ADR1 => mialu_b(3),
      ADR3 => Alu_op(0),
      ADR0 => Alu_op(1),
      ADR4 => mialu_a(3),
      ADR5 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A81_7813,
      O => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A82_6862
    );
  micpu_Mmux_Alu_op2 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y15",
      INIT => X"AAAAAAAE0000000C"
    )
    port map (
      ADR2 => micpu_INS_reg(2),
      ADR3 => micpu_INS_reg(5),
      ADR0 => micpu_Mmux_Alu_op311_7356,
      ADR4 => N261,
      ADR1 => N304,
      ADR5 => micpu_INS_reg_5_GND_110_o_wide_mux_8_OUT_1_Q,
      O => Alu_op(1)
    );
  micpu_Mram_INS_reg_5_GND_110_o_wide_mux_8_OUT111 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y15",
      INIT => X"0015001500000000"
    )
    port map (
      ADR4 => '1',
      ADR5 => micpu_INS_reg(1),
      ADR2 => micpu_INS_reg(2),
      ADR1 => micpu_INS_reg(3),
      ADR0 => micpu_INS_reg(4),
      ADR3 => micpu_INS_reg(5),
      O => micpu_INS_reg_5_GND_110_o_wide_mux_8_OUT_1_Q
    );
  micpu_Mmux_Alu_op311_1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y16",
      INIT => X"0000001000000010"
    )
    port map (
      ADR5 => '1',
      ADR2 => micpu_current_state_FSM_FFd1_2_7357,
      ADR0 => micpu_INS_reg(7),
      ADR3 => micpu_INS_reg(6),
      ADR1 => micpu_current_state_FSM_FFd2_6617,
      ADR4 => micpu_current_state_FSM_FFd3_6616,
      O => micpu_Mmux_Alu_op311_7356
    );
  micpu_Mmux_Alu_op2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y16",
      INIT => X"BBBBBBBBBBB7BBB7"
    )
    port map (
      ADR4 => '1',
      ADR1 => micpu_current_state_FSM_FFd1_2_7357,
      ADR2 => micpu_INS_reg(1),
      ADR0 => micpu_INS_reg(0),
      ADR3 => micpu_INS_reg(3),
      ADR5 => micpu_INS_reg(4),
      O => N261
    );
  micpu_Mmux_current_state_2_PWR_22_o_Mux_58_o1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y16",
      INIT => X"FFFFFFFFF0FFF0FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR2 => micpu_INS_reg(2),
      ADR3 => micpu_INS_reg(3),
      ADR5 => micpu_INS_reg(4),
      O => N161
    );
  mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o25 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y17",
      INIT => X"71F50A8E50718EAF"
    )
    port map (
      ADR3 => N115,
      ADR5 => mialu_a(6),
      ADR1 => mialu_b(6),
      ADR2 => mialu_a(7),
      ADR0 => mialu_b(7),
      ADR4 => Alu_op(0),
      O => mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o24
    );
  mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o25_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y17",
      INIT => X"502350235023F523"
    )
    port map (
      ADR3 => Alu_op(0),
      ADR0 => mialu_a(5),
      ADR2 => mialu_b(5),
      ADR5 => N292,
      ADR4 => N117_0,
      ADR1 => mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o22,
      O => N115
    );
  mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o2211 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y17",
      INIT => X"DDDDDDDDDDDDDDDD"
    )
    port map (
      ADR4 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => mialu_b(4),
      ADR1 => mialu_a(4),
      O => N253
    );
  mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o23 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y17",
      INIT => X"008CCCCC0008CCCC"
    )
    port map (
      ADR1 => N13,
      ADR3 => N292,
      ADR5 => mialu_a_7_b_7_LessThan_18_o1_6998,
      ADR2 => mialu_a(3),
      ADR0 => mialu_b(3),
      ADR4 => N253,
      O => mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o22
    );
  miram_contents_ram_62_7 : X_FF
    generic map(
      LOC => "SLICE_X23Y18",
      INIT => '0'
    )
    port map (
      CE => miram_n0692_inv,
      CLK => NlwBufferSignal_miram_contents_ram_62_7_CLK,
      I => NlwBufferSignal_miram_contents_ram_62_7_IN,
      O => miram_contents_ram_62(7),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_62_6 : X_FF
    generic map(
      LOC => "SLICE_X23Y18",
      INIT => '0'
    )
    port map (
      CE => miram_n0692_inv,
      CLK => NlwBufferSignal_miram_contents_ram_62_6_CLK,
      I => NlwBufferSignal_miram_contents_ram_62_6_IN,
      O => miram_contents_ram_62(6),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_62_5 : X_FF
    generic map(
      LOC => "SLICE_X23Y18",
      INIT => '0'
    )
    port map (
      CE => miram_n0692_inv,
      CLK => NlwBufferSignal_miram_contents_ram_62_5_CLK,
      I => NlwBufferSignal_miram_contents_ram_62_5_IN,
      O => miram_contents_ram_62(5),
      RST => GND,
      SET => GND
    );
  miram_contents_ram_62_4 : X_FF
    generic map(
      LOC => "SLICE_X23Y18",
      INIT => '0'
    )
    port map (
      CE => miram_n0692_inv,
      CLK => NlwBufferSignal_miram_contents_ram_62_4_CLK,
      I => NlwBufferSignal_miram_contents_ram_62_4_IN,
      O => miram_contents_ram_62(4),
      RST => GND,
      SET => GND
    );
  micpu_Mmux_Alu_op1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y18",
      INIT => X"FF00FFFFF00FFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => micpu_current_state_FSM_FFd1_2_7357,
      ADR3 => micpu_INS_reg(1),
      ADR5 => micpu_INS_reg(4),
      ADR2 => micpu_INS_reg(3),
      O => N221
    );
  Temp_H_2_OBUF_Temp_H_2_OBUF_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Temp_H_3_OBUF_6119,
      O => Temp_H_3_OBUF_0
    );
  Temp_H_2_OBUF_Temp_H_2_OBUF_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Temp_H_0_OBUF_6128,
      O => Temp_H_0_OBUF_0
    );
  miram_Mram_Temp_H21 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y6",
      INIT => X"FFFFFFFFFFFFAAFF"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR5 => miram_contents_ram_49(7),
      ADR4 => miram_contents_ram_49(6),
      ADR3 => miram_contents_ram_49(5),
      ADR0 => miram_contents_ram_49(4),
      O => Temp_H_2_OBUF_6798
    );
  miram_Mram_Temp_H51 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y6",
      INIT => X"F5F0FFF5F5F0FFF5"
    )
    port map (
      ADR1 => '1',
      ADR0 => miram_contents_ram_49(4),
      ADR4 => miram_contents_ram_49(5),
      ADR3 => miram_contents_ram_49(6),
      ADR2 => miram_contents_ram_49(7),
      ADR5 => '1',
      O => Temp_H_5_OBUF_6640
    );
  miram_Mram_Temp_H31 : X_LUT5
    generic map(
      LOC => "SLICE_X24Y6",
      INIT => X"F5FFFAF5"
    )
    port map (
      ADR1 => '1',
      ADR0 => miram_contents_ram_49(4),
      ADR4 => miram_contents_ram_49(5),
      ADR3 => miram_contents_ram_49(6),
      ADR2 => miram_contents_ram_49(7),
      O => Temp_H_3_OBUF_6119
    );
  miram_Mram_Temp_H111 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y6",
      INIT => X"F9FFF9FFF9FFF9FF"
    )
    port map (
      ADR4 => '1',
      ADR0 => miram_contents_ram_49(4),
      ADR1 => miram_contents_ram_49(5),
      ADR2 => miram_contents_ram_49(7),
      ADR3 => miram_contents_ram_49(6),
      ADR5 => '1',
      O => Temp_H_1_OBUF_6611
    );
  miram_Mram_Temp_H11 : X_LUT5
    generic map(
      LOC => "SLICE_X24Y6",
      INIT => X"FEFDFEFD"
    )
    port map (
      ADR4 => '1',
      ADR0 => miram_contents_ram_49(4),
      ADR1 => miram_contents_ram_49(5),
      ADR2 => miram_contents_ram_49(7),
      ADR3 => miram_contents_ram_49(6),
      O => Temp_H_0_OBUF_6128
    );
  mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_lut_0_mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_lut_0_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => N113_pack_2,
      O => N113
    );
  mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X24Y12",
      INIT => X"C3C3C3C3C3C3C3C3"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mialu_a(0),
      ADR1 => mialu_b(0),
      ADR5 => '1',
      O => mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_lut_0_Q_6655
    );
  mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o216_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X24Y12",
      INIT => X"EAC0FFFF"
    )
    port map (
      ADR3 => mialu_a(1),
      ADR0 => mialu_b(1),
      ADR4 => mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o29_7817,
      ADR2 => mialu_a(0),
      ADR1 => mialu_b(0),
      O => N113_pack_2
    );
  mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o216 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y12",
      INIT => X"00A0000000A000C0"
    )
    port map (
      ADR3 => Alu_op(1),
      ADR2 => Alu_op(2),
      ADR4 => Alu_op(0),
      ADR0 => mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o214_6653,
      ADR1 => mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o210_6654,
      ADR5 => N113,
      O => mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o215_6649
    );
  mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o210 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y12",
      INIT => X"0000153F153F153F"
    )
    port map (
      ADR4 => mialu_a(6),
      ADR5 => mialu_b(6),
      ADR1 => mialu_a(3),
      ADR2 => mialu_b(3),
      ADR0 => mialu_a(2),
      ADR3 => mialu_b(2),
      O => mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o29_7817
    );
  micpu_current_state_FSM_FFd1_micpu_current_state_FSM_FFd1_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => micpu_current_state_FSM_FFd1_In_pack_13,
      O => micpu_current_state_FSM_FFd1_In
    );
  micpu_current_state_FSM_FFd1_In6 : X_MUX2
    generic map(
      LOC => "SLICE_X24Y13"
    )
    port map (
      IA => N123,
      IB => N124,
      O => micpu_current_state_FSM_FFd1_In_pack_13,
      SEL => micpu_current_state_FSM_FFd2_6617
    );
  micpu_current_state_FSM_FFd1 : X_FF
    generic map(
      LOC => "SLICE_X24Y13",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_micpu_current_state_FSM_FFd1_CLK,
      I => NlwBufferSignal_micpu_current_state_FSM_FFd1_IN,
      O => micpu_current_state_FSM_FFd1_6615,
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  micpu_current_state_FSM_FFd1_In6_F : X_LUT6
    generic map(
      LOC => "SLICE_X24Y13",
      INIT => X"F330E230C030C030"
    )
    port map (
      ADR1 => micpu_current_state_FSM_FFd3_6616,
      ADR5 => micpu_INS_reg(7),
      ADR0 => micpu_current_state_FSM_FFd1_In4_6853,
      ADR3 => micpu_current_state_FSM_FFd1_6615,
      ADR4 => micpu_current_state_FSM_FFd1_In3_7819,
      ADR2 => midma_dma_rq_6851,
      O => N123
    );
  micpu_current_state_FSM_FFd1_In6_G : X_LUT6
    generic map(
      LOC => "SLICE_X24Y13",
      INIT => X"FFFFFFFF8CCC3FFF"
    )
    port map (
      ADR1 => micpu_current_state_FSM_FFd1_6615,
      ADR2 => midma_current_state_FSM_FFd1_6577,
      ADR3 => midma_current_state_FSM_FFd2_6580,
      ADR0 => midma_dma_rq_6851,
      ADR4 => micpu_current_state_FSM_FFd3_6616,
      ADR5 => micpu_current_state_FSM_FFd1_In1_7820,
      O => N124
    );
  micpu_current_state_FSM_FFd1_In1 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y13",
      INIT => X"F0000F00F0001F00"
    )
    port map (
      ADR3 => micpu_current_state_FSM_FFd3_6616,
      ADR4 => micpu_INS_reg(6),
      ADR1 => micpu_INS_reg(4),
      ADR5 => micpu_INS_reg(5),
      ADR0 => micpu_INS_reg(3),
      ADR2 => micpu_INS_reg(7),
      O => micpu_current_state_FSM_FFd1_In1_7820
    );
  micpu_current_state_FSM_FFd1_In3 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y13",
      INIT => X"EEEEEEEEEEEEEAEE"
    )
    port map (
      ADR1 => micpu_INS_reg(5),
      ADR2 => micpu_INS_reg(1),
      ADR4 => micpu_INS_reg(3),
      ADR5 => micpu_INS_reg(4),
      ADR3 => micpu_INS_reg(2),
      ADR0 => micpu_INS_reg(6),
      O => micpu_current_state_FSM_FFd1_In3_7819
    );
  midma_databus_6 : X_SFF
    generic map(
      LOC => "SLICE_X24Y14",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_midma_databus_6_CLK,
      I => midma_n0280(6),
      O => midma_databus(6),
      SSET => midma_n0321,
      SET => GND,
      RST => GND,
      SRST => GND
    );
  midma_Mmux_n028071 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y14",
      INIT => X"DCDC8C8CDDDC888C"
    )
    port map (
      ADR1 => RCVD_Data(6),
      ADR2 => midma_current_state_FSM_FFd1_6577,
      ADR5 => midma_current_state_FSM_FFd4_6578,
      ADR3 => midma_current_state_FSM_FFd3_6579,
      ADR0 => midma_current_state_FSM_FFd2_6580,
      ADR4 => databus(6),
      O => midma_n0280(6)
    );
  midma_databus_5 : X_SFF
    generic map(
      LOC => "SLICE_X24Y14",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_midma_databus_5_CLK,
      I => midma_n0280(5),
      O => midma_databus(5),
      SSET => midma_n0321,
      SET => GND,
      RST => GND,
      SRST => GND
    );
  midma_Mmux_n028061 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y14",
      INIT => X"BBBB8888ABAAA8AA"
    )
    port map (
      ADR0 => RCVD_Data(5),
      ADR5 => midma_current_state_FSM_FFd1_6577,
      ADR2 => midma_current_state_FSM_FFd4_6578,
      ADR3 => midma_current_state_FSM_FFd3_6579,
      ADR1 => midma_current_state_FSM_FFd2_6580,
      ADR4 => databus(5),
      O => midma_n0280(5)
    );
  midma_databus_4 : X_SFF
    generic map(
      LOC => "SLICE_X24Y14",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_midma_databus_4_CLK,
      I => midma_n0280(4),
      O => midma_databus(4),
      SSET => midma_n0321,
      SET => GND,
      RST => GND,
      SRST => GND
    );
  midma_Mmux_n028051 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y14",
      INIT => X"FFFF3032CFCD0000"
    )
    port map (
      ADR4 => RCVD_Data(4),
      ADR2 => midma_current_state_FSM_FFd1_6577,
      ADR3 => midma_current_state_FSM_FFd4_6578,
      ADR0 => midma_current_state_FSM_FFd3_6579,
      ADR1 => midma_current_state_FSM_FFd2_6580,
      ADR5 => databus(4),
      O => midma_n0280(4)
    );
  databus_3_LogicTrst1_databus_3_LogicTrst1_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => N87,
      O => N87_0
    );
  databus_3_LogicTrst4_SW1 : X_MUX2
    generic map(
      LOC => "SLICE_X24Y15"
    )
    port map (
      IA => N109,
      IB => N110,
      O => N87,
      SEL => databus_3_LogicTrst1_6864
    );
  databus_3_LogicTrst4_SW1_F : X_LUT6
    generic map(
      LOC => "SLICE_X24Y15",
      INIT => X"FFFFC0C0F5C5F5C5"
    )
    port map (
      ADR4 => mialu_a(3),
      ADR2 => Alu_op(3),
      ADR5 => Alu_op(4),
      ADR0 => oe,
      ADR1 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A8,
      ADR3 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A82_6862,
      O => N109
    );
  databus_3_LogicTrst4_SW1_G : X_LUT6
    generic map(
      LOC => "SLICE_X24Y15",
      INIT => X"FFFF8F0FFFF78F07"
    )
    port map (
      ADR4 => mialu_a(3),
      ADR0 => micpu_INS_reg_5_GND_110_o_wide_mux_8_OUT_3_Q,
      ADR1 => N21,
      ADR2 => Alu_op(4),
      ADR3 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A8,
      ADR5 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A82_6862,
      O => N110
    );
  databus_3_LogicTrst2 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y15",
      INIT => X"AAFAAAFABBFAAAFA"
    )
    port map (
      ADR2 => mialu_acc(3),
      ADR1 => midma_GND_15_o_clk_DFF_27_6576,
      ADR5 => micpu_current_state_2_PWR_22_o_Mux_58_o,
      ADR0 => databus_3_LogicTrst,
      ADR4 => oe,
      ADR3 => mialu_PWR_18_o_u_instruction_4_equal_32_o_inv,
      O => databus_3_LogicTrst1_6864
    );
  databus_3_LogicTrst4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y15",
      INIT => X"EEAAEEAAFFF3CCC0"
    )
    port map (
      ADR0 => mialu_a(3),
      ADR1 => Alu_op(3),
      ADR5 => Alu_op(4),
      ADR3 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A8,
      ADR2 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A82_6862,
      ADR4 => databus_3_LogicTrst1_6864,
      O => N86
    );
  mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A61 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y16",
      INIT => X"2A2800002A280000"
    )
    port map (
      ADR5 => '1',
      ADR2 => mialu_b(2),
      ADR4 => mialu_a(2),
      ADR1 => Alu_op(1),
      ADR0 => Alu_op(2),
      ADR3 => Alu_op(0),
      O => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A6
    );
  databus_2_LogicTrst4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y16",
      INIT => X"FFFBCF0BFFFF0F0F"
    )
    port map (
      ADR4 => mialu_a(2),
      ADR1 => micpu_INS_reg_5_GND_110_o_wide_mux_8_OUT_3_Q,
      ADR5 => N21,
      ADR2 => Alu_op(4),
      ADR3 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A6,
      ADR0 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A62_6932,
      O => N50
    );
  mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A62 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y16",
      INIT => X"AAF0FFCCAAF000CC"
    )
    port map (
      ADR0 => mialu_acc(3),
      ADR5 => mialu_acc(1),
      ADR1 => mialu_a_7_b_7_add_2_OUT_2_0,
      ADR2 => mialu_GND_90_o_GND_90_o_sub_6_OUT_2_0,
      ADR3 => Alu_op(1),
      ADR4 => Alu_op(0),
      O => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A61_7821
    );
  mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A63 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y16",
      INIT => X"73734040F333C000"
    )
    port map (
      ADR1 => Alu_op(2),
      ADR2 => mialu_b(2),
      ADR3 => Alu_op(0),
      ADR5 => Alu_op(1),
      ADR0 => mialu_a(2),
      ADR4 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A61_7821,
      O => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A62_6932
    );
  databus_6_LogicTrst4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y19",
      INIT => X"FEFFFEAADC55DC00"
    )
    port map (
      ADR5 => mialu_a(6),
      ADR3 => Alu_op(3),
      ADR0 => Alu_op(4),
      ADR1 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A14,
      ADR2 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A142_6963,
      ADR4 => databus_6_LogicTrst1_6983,
      O => N57
    );
  databus_6_LogicTrst2 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y19",
      INIT => X"CDCCFFFFCDCCCCCC"
    )
    port map (
      ADR5 => mialu_acc(6),
      ADR0 => midma_GND_15_o_clk_DFF_27_6576,
      ADR2 => micpu_current_state_2_PWR_22_o_Mux_58_o,
      ADR1 => databus_6_LogicTrst,
      ADR3 => oe,
      ADR4 => mialu_PWR_18_o_u_instruction_4_equal_32_o_inv,
      O => databus_6_LogicTrst1_6983
    );
  mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A142 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y19",
      INIT => X"FFAAE4E45500E4E4"
    )
    port map (
      ADR5 => mialu_acc(7),
      ADR3 => mialu_acc(5),
      ADR1 => mialu_a_7_b_7_add_2_OUT_6_0,
      ADR2 => mialu_GND_90_o_GND_90_o_sub_6_OUT_6_0,
      ADR4 => Alu_op(1),
      ADR0 => Alu_op(0),
      O => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A141_7822
    );
  mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A143 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y19",
      INIT => X"2AFF2A0008FF0800"
    )
    port map (
      ADR3 => Alu_op(2),
      ADR0 => mialu_b(6),
      ADR5 => Alu_op(0),
      ADR1 => Alu_op(1),
      ADR2 => mialu_a(6),
      ADR4 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A141_7822,
      O => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A142_6963
    );
  Temp_H_6_OBUF_Temp_H_6_OBUF_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Temp_H_4_OBUF_6302,
      O => Temp_H_4_OBUF_0
    );
  miram_Mram_Temp_H61 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y6",
      INIT => X"030F0FF0030F0FF0"
    )
    port map (
      ADR0 => '1',
      ADR2 => miram_contents_ram_49(7),
      ADR4 => miram_contents_ram_49(5),
      ADR3 => miram_contents_ram_49(6),
      ADR1 => miram_contents_ram_49(4),
      ADR5 => '1',
      O => Temp_H_6_OBUF_6601
    );
  miram_Mram_Temp_H41 : X_LUT5
    generic map(
      LOC => "SLICE_X25Y6",
      INIT => X"F3F3F033"
    )
    port map (
      ADR0 => '1',
      ADR2 => miram_contents_ram_49(7),
      ADR4 => miram_contents_ram_49(5),
      ADR3 => miram_contents_ram_49(6),
      ADR1 => miram_contents_ram_49(4),
      O => Temp_H_4_OBUF_6302
    );
  midma_dma_rq : X_FF
    generic map(
      LOC => "SLICE_X25Y13",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_midma_dma_rq_CLK,
      I => midma_dma_rq_rstpot_6310,
      O => midma_dma_rq_6851,
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  midma_dma_rq_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X25Y13",
      INIT => X"CFC3333003033030"
    )
    port map (
      ADR0 => '1',
      ADR4 => midma_current_state_FSM_FFd2_6580,
      ADR2 => midma_current_state_FSM_FFd4_6578,
      ADR5 => midma_dma_rq_6851,
      ADR1 => midma_current_state_FSM_FFd1_6577,
      ADR3 => midma_current_state_FSM_FFd3_6579,
      O => midma_dma_rq_rstpot_6310
    );
  databus_1_LogicTrst4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y14",
      INIT => X"FFFAFDF88F8A8D88"
    )
    port map (
      ADR5 => mialu_a(1),
      ADR0 => Alu_op(3),
      ADR2 => Alu_op(4),
      ADR1 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A4,
      ADR4 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A42_6930,
      ADR3 => databus_1_LogicTrst1_7380,
      O => N69
    );
  mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y14",
      INIT => X"050F0F0F5577FFFF"
    )
    port map (
      ADR2 => mialu_a(1),
      ADR0 => micpu_INS_reg_5_GND_110_o_wide_mux_8_OUT_3_Q,
      ADR4 => N21,
      ADR5 => Alu_op(4),
      ADR3 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A4,
      ADR1 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A42_6930,
      O => N461
    );
  mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A41 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y14",
      INIT => X"3E3E000000000000"
    )
    port map (
      ADR3 => '1',
      ADR1 => mialu_b(1),
      ADR4 => mialu_a(1),
      ADR2 => Alu_op(1),
      ADR5 => Alu_op(2),
      ADR0 => Alu_op(0),
      O => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A4
    );
  mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A24_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y15",
      INIT => X"010023AA0000AAAA"
    )
    port map (
      ADR0 => Alu_op(4),
      ADR4 => mialu_a(0),
      ADR3 => micpu_INS_reg_5_GND_110_o_wide_mux_8_OUT_3_Q,
      ADR5 => N21,
      ADR1 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A2,
      ADR2 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A22_6927,
      O => N44
    );
  mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A24_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y15",
      INIT => X"050755F70F0FFFFF"
    )
    port map (
      ADR4 => mialu_a(0),
      ADR0 => micpu_INS_reg_5_GND_110_o_wide_mux_8_OUT_3_Q,
      ADR5 => N21,
      ADR2 => Alu_op(4),
      ADR3 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A2,
      ADR1 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A22_6927,
      O => N43
    );
  mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A22 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y15",
      INIT => X"00AA0000F0CC0000"
    )
    port map (
      ADR2 => mialu_acc(1),
      ADR0 => mialu_b(0),
      ADR1 => mialu_GND_90_o_GND_90_o_sub_6_OUT_0_0,
      ADR5 => Alu_op(2),
      ADR3 => Alu_op(1),
      ADR4 => Alu_op(0),
      O => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A21_7823
    );
  mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A23 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y15",
      INIT => X"F0F0F1F0F8F8F9F8"
    )
    port map (
      ADR5 => mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_lut_0_Q_6655,
      ADR3 => mialu_a_7_b_7_add_2_OUT_0_0,
      ADR0 => Alu_op(2),
      ADR1 => Alu_op(1),
      ADR4 => Alu_op(0),
      ADR2 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A21_7823,
      O => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A22_6927
    );
  mialu_n0110_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y16",
      INIT => X"00000000010520A0"
    )
    port map (
      ADR3 => micpu_INS_reg_5_GND_110_o_wide_mux_8_OUT_3_Q,
      ADR1 => N21,
      ADR5 => Alu_op(4),
      ADR2 => Alu_op(1),
      ADR0 => Alu_op(2),
      ADR4 => Alu_op(0),
      O => mialu_n0110_inv
    );
  mialu_a_7_b_7_LessThan_18_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y16",
      INIT => X"7F37130177331100"
    )
    port map (
      ADR1 => mialu_a(2),
      ADR4 => mialu_b(2),
      ADR0 => mialu_a(1),
      ADR3 => mialu_b(1),
      ADR2 => mialu_a(0),
      ADR5 => mialu_b(0),
      O => mialu_a_7_b_7_LessThan_18_o1_6998
    );
  mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A102 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y17",
      INIT => X"AFCFAFC0A0CFA0C0"
    )
    port map (
      ADR1 => mialu_acc(3),
      ADR0 => mialu_acc(5),
      ADR4 => mialu_a_7_b_7_add_2_OUT_4_0,
      ADR5 => mialu_GND_90_o_GND_90_o_sub_6_OUT_4_0,
      ADR2 => Alu_op(1),
      ADR3 => Alu_op(0),
      O => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A101_7825
    );
  mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A103 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y17",
      INIT => X"08FFC8FF0800C800"
    )
    port map (
      ADR3 => Alu_op(2),
      ADR1 => mialu_b(4),
      ADR0 => Alu_op(0),
      ADR2 => Alu_op(1),
      ADR4 => mialu_a(4),
      ADR5 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A101_7825,
      O => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A102_6842
    );
  mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o27 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y17",
      INIT => X"0101010101010101"
    )
    port map (
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mialu_a_7_b_7_add_2_OUT_1_0,
      ADR1 => mialu_a_7_b_7_add_2_OUT_0_0,
      ADR0 => mialu_a_7_b_7_add_2_OUT_2_0,
      O => mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o26_7824
    );
  mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o28 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y17",
      INIT => X"0000000000010000"
    )
    port map (
      ADR4 => mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o26_7824,
      ADR0 => mialu_a_7_b_7_add_2_OUT_3_0,
      ADR3 => mialu_a_7_b_7_add_2_OUT_4_0,
      ADR2 => mialu_a_7_b_7_add_2_OUT_5_0,
      ADR1 => mialu_a_7_b_7_add_2_OUT_7_0,
      ADR5 => mialu_a_7_b_7_add_2_OUT_6_0,
      O => mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o27_7012
    );
  databus_6_LogicTrst4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y19",
      INIT => X"FFF3E2F3F3F3F3F3"
    )
    port map (
      ADR2 => mialu_a(6),
      ADR3 => micpu_INS_reg_5_GND_110_o_wide_mux_8_OUT_3_Q,
      ADR5 => N21,
      ADR1 => Alu_op(4),
      ADR4 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A14,
      ADR0 => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A142_6963,
      O => N58
    );
  mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A141 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y19",
      INIT => X"7000600070006000"
    )
    port map (
      ADR5 => '1',
      ADR1 => mialu_b(6),
      ADR3 => mialu_a(6),
      ADR0 => Alu_op(1),
      ADR2 => Alu_op(2),
      ADR4 => Alu_op(0),
      O => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A14
    );
  databus_6_LogicTrst_databus_6_LogicTrst_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => midma_GND_15_o_clk_DFF_27_pack_6,
      O => midma_GND_15_o_clk_DFF_27_6576
    );
  databus_6_LogicTrst1 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y14",
      INIT => X"FFA0A0A0FFA0A0A0"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => midma_databus(6),
      ADR0 => micpu_TMP_reg(6),
      ADR4 => midma_GND_15_o_clk_DFF_27_6576,
      ADR2 => micpu_current_state_2_PWR_22_o_Mux_58_o,
      O => databus_6_LogicTrst
    );
  databus_5_LogicTrst1 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y14",
      INIT => X"ECECA0A0ECECA0A0"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => midma_databus(5),
      ADR2 => micpu_TMP_reg(5),
      ADR1 => midma_GND_15_o_clk_DFF_27_6576,
      ADR0 => micpu_current_state_2_PWR_22_o_Mux_58_o,
      O => databus_5_LogicTrst
    );
  databus_1_LogicTrst1 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y14",
      INIT => X"FF888888FF888888"
    )
    port map (
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => midma_databus(1),
      ADR0 => micpu_TMP_reg(1),
      ADR3 => midma_GND_15_o_clk_DFF_27_6576,
      ADR1 => micpu_current_state_2_PWR_22_o_Mux_58_o,
      O => databus_1_LogicTrst
    );
  midma_GND_15_o_PWR_13_o_OR_100_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y14",
      INIT => X"FFFCFFFFFFFCFFFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => midma_current_state_FSM_FFd1_6577,
      ADR2 => midma_current_state_FSM_FFd4_6578,
      ADR4 => midma_current_state_FSM_FFd3_6579,
      ADR1 => midma_current_state_FSM_FFd2_6580,
      ADR5 => '1',
      O => midma_GND_15_o_PWR_13_o_OR_100_o
    );
  midma_GND_15_o_clk_DFF_27_rstpot : X_LUT5
    generic map(
      LOC => "SLICE_X26Y14",
      INIT => X"2E0E220C"
    )
    port map (
      ADR0 => midma_GND_15_o_clk_DFF_27_6576,
      ADR3 => midma_current_state_FSM_FFd1_6577,
      ADR2 => midma_current_state_FSM_FFd4_6578,
      ADR4 => midma_current_state_FSM_FFd3_6579,
      ADR1 => midma_current_state_FSM_FFd2_6580,
      O => midma_GND_15_o_clk_DFF_27_rstpot_6434
    );
  midma_GND_15_o_clk_DFF_27 : X_FF
    generic map(
      LOC => "SLICE_X26Y14",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_midma_GND_15_o_clk_DFF_27_CLK,
      I => midma_GND_15_o_clk_DFF_27_rstpot_6434,
      O => midma_GND_15_o_clk_DFF_27_pack_6,
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o214 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y15",
      INIT => X"0000000000000001"
    )
    port map (
      ADR3 => mialu_b(0),
      ADR5 => mialu_b(1),
      ADR1 => mialu_a(7),
      ADR4 => mialu_a(6),
      ADR2 => mialu_a(5),
      ADR0 => mialu_a(4),
      O => mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o213_7826
    );
  mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o213 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y15",
      INIT => X"0000000000000001"
    )
    port map (
      ADR4 => mialu_b(6),
      ADR1 => mialu_b(7),
      ADR5 => mialu_b(5),
      ADR0 => mialu_b(4),
      ADR2 => mialu_b(3),
      ADR3 => mialu_b(2),
      O => mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o212
    );
  mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o215 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y15",
      INIT => X"0000000000020000"
    )
    port map (
      ADR0 => mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o213_7826,
      ADR3 => mialu_a(2),
      ADR2 => mialu_a(3),
      ADR5 => mialu_a(1),
      ADR1 => mialu_a(0),
      ADR4 => mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o212,
      O => mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o214_6653
    );
  micpu_current_state_FSM_FFd1_In4 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y13",
      INIT => X"0C0C0C0C0C0C0C0D"
    )
    port map (
      ADR2 => micpu_INS_reg(5),
      ADR5 => micpu_INS_reg(4),
      ADR3 => micpu_INS_reg(1),
      ADR4 => micpu_INS_reg(0),
      ADR0 => micpu_INS_reg(3),
      ADR1 => micpu_INS_reg(2),
      O => micpu_current_state_FSM_FFd1_In4_6853
    );
  micpu_Mmux_Alu_op3_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y14",
      INIT => X"F5FFF5FFF5FFF0F5"
    )
    port map (
      ADR1 => '1',
      ADR3 => micpu_INS_reg(1),
      ADR2 => micpu_INS_reg(2),
      ADR0 => micpu_INS_reg(0),
      ADR4 => micpu_INS_reg(3),
      ADR5 => micpu_INS_reg(4),
      O => N20
    );
  mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A81 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y15",
      INIT => X"3030F0C000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mialu_b(3),
      ADR2 => mialu_a(3),
      ADR4 => Alu_op(1),
      ADR5 => Alu_op(2),
      ADR3 => Alu_op(0),
      O => mialu_Mmux_u_instruction_4_X_86_o_wide_mux_23_OUT_A8
    );
  mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o26 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y17",
      INIT => X"0000000000000001"
    )
    port map (
      ADR3 => mialu_GND_90_o_GND_90_o_sub_6_OUT_1_0,
      ADR4 => mialu_GND_90_o_GND_90_o_sub_6_OUT_0_0,
      ADR2 => mialu_GND_90_o_GND_90_o_sub_6_OUT_2_0,
      ADR1 => mialu_GND_90_o_GND_90_o_sub_6_OUT_3_0,
      ADR0 => mialu_GND_90_o_GND_90_o_sub_6_OUT_4_0,
      ADR5 => mialu_GND_90_o_GND_90_o_sub_6_OUT_5_0,
      O => mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o25_7830
    );
  mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o29 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y17",
      INIT => X"000300AA000000AA"
    )
    port map (
      ADR3 => Alu_op(2),
      ADR4 => Alu_op(0),
      ADR0 => mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o27_7012,
      ADR2 => mialu_GND_90_o_GND_90_o_sub_6_OUT_6_0,
      ADR1 => mialu_GND_90_o_GND_90_o_sub_6_OUT_7_0,
      ADR5 => mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o25_7830,
      O => mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o28_7829
    );
  mialu_FlagZ_rstpot_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y17",
      INIT => X"EEEEEEE2AAAAAAAA"
    )
    port map (
      ADR5 => micpu_INS_reg_5_GND_110_o_wide_mux_8_OUT_3_Q,
      ADR1 => N21,
      ADR4 => mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o215_6649,
      ADR2 => mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o220_0,
      ADR3 => mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o28_7829,
      ADR0 => mialu_FlagZ_6736,
      O => N119
    );
  mialu_FlagZ : X_FF
    generic map(
      LOC => "SLICE_X27Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_mialu_FlagZ_CLK,
      I => mialu_FlagZ_rstpot_6502,
      O => mialu_FlagZ_6736,
      RST => RS232_PHY_Receiver_reset_inv,
      SET => GND
    );
  mialu_FlagZ_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X27Y17",
      INIT => X"FF33CC00FB51EA40"
    )
    port map (
      ADR1 => Alu_op(4),
      ADR5 => Alu_op(2),
      ADR0 => Alu_op(1),
      ADR3 => mialu_FlagZ_6736,
      ADR2 => mialu_Mmux_u_instruction_4_X_86_o_Mux_25_o24,
      ADR4 => N119,
      O => mialu_FlagZ_rstpot_6502
    );
  ROM_Data_4_ROM_Data_4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ROM_Data(4),
      O => ROM_Data_4_0
    );
  mirom_Mram_n06808_f8 : X_MUX2
    generic map(
      LOC => "SLICE_X28Y15"
    )
    port map (
      IA => mirom_Mram_n06808_f71,
      IB => mirom_Mram_n06808_f7_6516,
      O => ROM_Data(4),
      SEL => micpu_PC_reg(7)
    );
  mirom_Mram_n06808_f7_0 : X_MUX2
    generic map(
      LOC => "SLICE_X28Y15"
    )
    port map (
      IA => mirom_Mram_n068083_6517,
      IB => mirom_Mram_n068082_6525,
      O => mirom_Mram_n06808_f71,
      SEL => micpu_PC_reg(6)
    );
  mirom_Mram_n06808_f7 : X_MUX2
    generic map(
      LOC => "SLICE_X28Y15"
    )
    port map (
      IA => mirom_Mram_n068081_6533,
      IB => mirom_Mram_n06808_6541,
      O => mirom_Mram_n06808_f7_6516,
      SEL => micpu_PC_reg(6)
    );
  mirom_Mram_n068083 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y15",
      INIT => X"024004A480000321"
    )
    port map (
      ADR4 => micpu_PC_reg(2),
      ADR1 => micpu_PC_reg(4),
      ADR5 => micpu_PC_reg(3),
      ADR2 => micpu_PC_reg(0),
      ADR3 => micpu_PC_reg(5),
      ADR0 => micpu_PC_reg(1),
      O => mirom_Mram_n068083_6517
    );
  mirom_Mram_n068082 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y15",
      INIT => X"742CA00901420001"
    )
    port map (
      ADR4 => micpu_PC_reg(2),
      ADR5 => micpu_PC_reg(1),
      ADR1 => micpu_PC_reg(3),
      ADR3 => micpu_PC_reg(5),
      ADR0 => micpu_PC_reg(0),
      ADR2 => micpu_PC_reg(4),
      O => mirom_Mram_n068082_6525
    );
  mirom_Mram_n068081 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y15",
      INIT => X"680700A508002180"
    )
    port map (
      ADR0 => micpu_PC_reg(1),
      ADR2 => micpu_PC_reg(3),
      ADR4 => micpu_PC_reg(5),
      ADR3 => micpu_PC_reg(2),
      ADR5 => micpu_PC_reg(4),
      ADR1 => micpu_PC_reg(0),
      O => mirom_Mram_n068081_6533
    );
  mirom_Mram_n06808 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y15",
      INIT => X"1010000000100001"
    )
    port map (
      ADR0 => micpu_PC_reg(2),
      ADR1 => micpu_PC_reg(5),
      ADR2 => micpu_PC_reg(3),
      ADR4 => micpu_PC_reg(1),
      ADR3 => micpu_PC_reg(4),
      ADR5 => micpu_PC_reg(0),
      O => mirom_Mram_n06808_6541
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(3),
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_8_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(2),
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_7_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(1),
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_6_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(0),
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_5_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Shift_content(7),
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_9_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Shift_content(6),
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_8_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Shift_content(5),
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_1_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Shift_content(4),
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_0_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Shift_content(3),
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_9_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Shift_content(2),
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_8_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Shift_content(1),
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_1_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Shift_content(0),
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_0_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(3),
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_8_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(2),
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_7_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(1),
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_6_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(0),
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_5_Q

    );
  NlwBufferBlock_mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_cy_3_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => mialu_a(0),
      O => NlwBufferSignal_mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_cy_3_DI_0_Q
    );
  NlwBufferBlock_mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_cy_3_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => mialu_a(1),
      O => NlwBufferSignal_mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_cy_3_DI_1_Q
    );
  NlwBufferBlock_mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_cy_3_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => mialu_a(2),
      O => NlwBufferSignal_mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_cy_3_DI_2_Q
    );
  NlwBufferBlock_mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_cy_3_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => mialu_a(3),
      O => NlwBufferSignal_mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_cy_3_DI_3_Q
    );
  NlwBufferBlock_mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_xor_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => mialu_a(4),
      O => NlwBufferSignal_mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_xor_7_DI_0_Q
    );
  NlwBufferBlock_mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_xor_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => mialu_a(5),
      O => NlwBufferSignal_mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_xor_7_DI_1_Q
    );
  NlwBufferBlock_mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_xor_7_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => mialu_a(6),
      O => NlwBufferSignal_mialu_Msub_GND_90_o_GND_90_o_sub_6_OUT_7_0_xor_7_DI_2_Q
    );
  NlwBufferBlock_micpu_PC_reg_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_micpu_PC_reg_3_CLK
    );
  NlwBufferBlock_micpu_PC_reg_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_micpu_PC_reg_2_CLK
    );
  NlwBufferBlock_micpu_PC_reg_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_micpu_PC_reg_1_CLK
    );
  NlwBufferBlock_micpu_PC_reg_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_micpu_PC_reg_0_CLK
    );
  NlwBufferBlock_micpu_PC_reg_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_micpu_PC_reg_7_CLK
    );
  NlwBufferBlock_micpu_PC_reg_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_micpu_PC_reg_6_CLK
    );
  NlwBufferBlock_micpu_PC_reg_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_micpu_PC_reg_5_CLK
    );
  NlwBufferBlock_micpu_PC_reg_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_micpu_PC_reg_4_CLK
    );
  NlwBufferBlock_mialu_Madd_a_7_b_7_add_2_OUT_cy_3_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => mialu_a(0),
      O => NlwBufferSignal_mialu_Madd_a_7_b_7_add_2_OUT_cy_3_DI_0_Q
    );
  NlwBufferBlock_mialu_Madd_a_7_b_7_add_2_OUT_cy_3_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => mialu_a(1),
      O => NlwBufferSignal_mialu_Madd_a_7_b_7_add_2_OUT_cy_3_DI_1_Q
    );
  NlwBufferBlock_mialu_Madd_a_7_b_7_add_2_OUT_cy_3_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => mialu_a(2),
      O => NlwBufferSignal_mialu_Madd_a_7_b_7_add_2_OUT_cy_3_DI_2_Q
    );
  NlwBufferBlock_mialu_Madd_a_7_b_7_add_2_OUT_cy_3_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => mialu_a(3),
      O => NlwBufferSignal_mialu_Madd_a_7_b_7_add_2_OUT_cy_3_DI_3_Q
    );
  NlwBufferBlock_mialu_Madd_a_7_b_7_add_2_OUT_xor_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => mialu_a(4),
      O => NlwBufferSignal_mialu_Madd_a_7_b_7_add_2_OUT_xor_7_DI_0_Q
    );
  NlwBufferBlock_mialu_Madd_a_7_b_7_add_2_OUT_xor_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => mialu_a(5),
      O => NlwBufferSignal_mialu_Madd_a_7_b_7_add_2_OUT_xor_7_DI_1_Q
    );
  NlwBufferBlock_mialu_Madd_a_7_b_7_add_2_OUT_xor_7_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => mialu_a(6),
      O => NlwBufferSignal_mialu_Madd_a_7_b_7_add_2_OUT_xor_7_DI_2_Q
    );
  NlwBufferBlock_RS232_PHY_Transmitter_Pulse_width_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Transmitter_Pulse_width_3_CLK
    );
  NlwBufferBlock_RS232_PHY_Transmitter_Pulse_width_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Transmitter_Pulse_width_2_CLK
    );
  NlwBufferBlock_RS232_PHY_Transmitter_Pulse_width_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Transmitter_Pulse_width_1_CLK
    );
  NlwBufferBlock_RS232_PHY_Transmitter_Pulse_width_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Transmitter_Pulse_width_0_CLK
    );
  NlwBufferBlock_RS232_PHY_Transmitter_Pulse_width_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Transmitter_Pulse_width_7_CLK
    );
  NlwBufferBlock_RS232_PHY_Transmitter_Pulse_width_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Transmitter_Pulse_width_6_CLK
    );
  NlwBufferBlock_RS232_PHY_Transmitter_Pulse_width_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Transmitter_Pulse_width_5_CLK
    );
  NlwBufferBlock_RS232_PHY_Transmitter_Pulse_width_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Transmitter_Pulse_width_4_CLK
    );
  NlwBufferBlock_RS232_PHY_Receiver_HalfBitCounter_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Receiver_HalfBitCounter_3_CLK
    );
  NlwBufferBlock_RS232_PHY_Receiver_HalfBitCounter_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Receiver_HalfBitCounter_2_CLK
    );
  NlwBufferBlock_RS232_PHY_Receiver_HalfBitCounter_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Receiver_HalfBitCounter_1_CLK
    );
  NlwBufferBlock_RS232_PHY_Receiver_HalfBitCounter_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Receiver_HalfBitCounter_0_CLK
    );
  NlwBufferBlock_RS232_PHY_Receiver_HalfBitCounter_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Receiver_HalfBitCounter_7_CLK
    );
  NlwBufferBlock_RS232_PHY_Receiver_HalfBitCounter_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Receiver_HalfBitCounter_6_CLK
    );
  NlwBufferBlock_RS232_PHY_Receiver_HalfBitCounter_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Receiver_HalfBitCounter_5_CLK
    );
  NlwBufferBlock_RS232_PHY_Receiver_HalfBitCounter_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Receiver_HalfBitCounter_4_CLK
    );
  NlwBufferBlock_Temp_H_0_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Temp_H_0_OBUF_0,
      O => NlwBufferSignal_Temp_H_0_OBUF_I
    );
  NlwBufferBlock_Temp_H_1_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Temp_H_1_OBUF_6611,
      O => NlwBufferSignal_Temp_H_1_OBUF_I
    );
  NlwBufferBlock_Temp_H_2_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Temp_H_2_OBUF_6798,
      O => NlwBufferSignal_Temp_H_2_OBUF_I
    );
  NlwBufferBlock_Temp_H_3_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Temp_H_3_OBUF_0,
      O => NlwBufferSignal_Temp_H_3_OBUF_I
    );
  NlwBufferBlock_Temp_H_4_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Temp_H_4_OBUF_0,
      O => NlwBufferSignal_Temp_H_4_OBUF_I
    );
  NlwBufferBlock_Temp_H_5_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Temp_H_5_OBUF_6640,
      O => NlwBufferSignal_Temp_H_5_OBUF_I
    );
  NlwBufferBlock_Temp_H_6_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Temp_H_6_OBUF_6601,
      O => NlwBufferSignal_Temp_H_6_OBUF_I
    );
  NlwBufferBlock_RS232_TX_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_TX_OBUF_6800,
      O => NlwBufferSignal_RS232_TX_OBUF_I
    );
  NlwBufferBlock_Temp_L_0_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Temp_L_0_OBUF_0,
      O => NlwBufferSignal_Temp_L_0_OBUF_I
    );
  NlwBufferBlock_Temp_L_1_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Temp_L_1_OBUF_6663,
      O => NlwBufferSignal_Temp_L_1_OBUF_I
    );
  NlwBufferBlock_Temp_L_2_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Temp_L_2_OBUF_6801,
      O => NlwBufferSignal_Temp_L_2_OBUF_I
    );
  NlwBufferBlock_Temp_L_3_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Temp_L_3_OBUF_0,
      O => NlwBufferSignal_Temp_L_3_OBUF_I
    );
  NlwBufferBlock_Temp_L_4_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Temp_L_4_OBUF_0,
      O => NlwBufferSignal_Temp_L_4_OBUF_I
    );
  NlwBufferBlock_Temp_L_5_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Temp_L_5_OBUF_6682,
      O => NlwBufferSignal_Temp_L_5_OBUF_I
    );
  NlwBufferBlock_Temp_L_6_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Temp_L_6_OBUF_6595,
      O => NlwBufferSignal_Temp_L_6_OBUF_I
    );
  NlwBufferBlock_switches_0_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_contents_ram_23(0),
      O => NlwBufferSignal_switches_0_OBUF_I
    );
  NlwBufferBlock_switches_1_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_contents_ram_22(0),
      O => NlwBufferSignal_switches_1_OBUF_I
    );
  NlwBufferBlock_switches_2_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_contents_ram_21(0),
      O => NlwBufferSignal_switches_2_OBUF_I
    );
  NlwBufferBlock_switches_3_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_contents_ram_20(0),
      O => NlwBufferSignal_switches_3_OBUF_I
    );
  NlwBufferBlock_switches_4_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_contents_ram_19(0),
      O => NlwBufferSignal_switches_4_OBUF_I
    );
  NlwBufferBlock_switches_5_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_contents_ram_18(0),
      O => NlwBufferSignal_switches_5_OBUF_I
    );
  NlwBufferBlock_switches_6_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_contents_ram_17(0),
      O => NlwBufferSignal_switches_6_OBUF_I
    );
  NlwBufferBlock_switches_7_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_contents_ram_16(0),
      O => NlwBufferSignal_switches_7_OBUF_I
    );
  NlwBufferBlock_Clk_BUFGP_BUFG_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP_IBUFG_0,
      O => NlwBufferSignal_Clk_BUFGP_BUFG_IN
    );
  NlwBufferBlock_miram_contents_ram_13_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_13_2_CLK
    );
  NlwBufferBlock_miram_contents_ram_13_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_contents_ram_13_2_IN
    );
  NlwBufferBlock_miram_contents_ram_13_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_13_0_CLK
    );
  NlwBufferBlock_miram_contents_ram_13_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_contents_ram_13_0_IN
    );
  NlwBufferBlock_miram_contents_ram_13_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_13_3_CLK
    );
  NlwBufferBlock_miram_contents_ram_13_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_contents_ram_13_3_IN
    );
  NlwBufferBlock_miram_contents_ram_13_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_13_1_CLK
    );
  NlwBufferBlock_miram_contents_ram_13_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_contents_ram_13_1_IN
    );
  NlwBufferBlock_miram_contents_ram_12_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_12_2_CLK
    );
  NlwBufferBlock_miram_contents_ram_12_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_contents_ram_12_2_IN
    );
  NlwBufferBlock_miram_contents_ram_39_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_39_3_CLK
    );
  NlwBufferBlock_miram_contents_ram_39_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_contents_ram_39_3_IN
    );
  NlwBufferBlock_miram_contents_ram_39_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_39_2_CLK
    );
  NlwBufferBlock_miram_contents_ram_39_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_contents_ram_39_2_IN
    );
  NlwBufferBlock_miram_contents_ram_39_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_39_1_CLK
    );
  NlwBufferBlock_miram_contents_ram_39_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_contents_ram_39_1_IN
    );
  NlwBufferBlock_miram_contents_ram_39_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_39_0_CLK
    );
  NlwBufferBlock_miram_contents_ram_39_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_contents_ram_39_0_IN
    );
  NlwBufferBlock_miram_contents_ram_12_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_12_3_CLK
    );
  NlwBufferBlock_miram_contents_ram_12_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_contents_ram_12_3_IN
    );
  NlwBufferBlock_miram_contents_ram_12_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_12_1_CLK
    );
  NlwBufferBlock_miram_contents_ram_12_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_contents_ram_12_1_IN
    );
  NlwBufferBlock_miram_contents_ram_12_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_12_0_CLK
    );
  NlwBufferBlock_miram_contents_ram_12_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_contents_ram_12_0_IN
    );
  NlwBufferBlock_miram_contents_ram_14_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_14_2_CLK
    );
  NlwBufferBlock_miram_contents_ram_14_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_contents_ram_14_2_IN
    );
  NlwBufferBlock_miram_contents_ram_9_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_9_0_CLK
    );
  NlwBufferBlock_miram_contents_ram_9_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_contents_ram_9_0_IN
    );
  NlwBufferBlock_miram_contents_ram_14_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_14_3_CLK
    );
  NlwBufferBlock_miram_contents_ram_14_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_contents_ram_14_3_IN
    );
  NlwBufferBlock_miram_contents_ram_14_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_14_1_CLK
    );
  NlwBufferBlock_miram_contents_ram_14_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_contents_ram_14_1_IN
    );
  NlwBufferBlock_miram_contents_ram_14_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_14_0_CLK
    );
  NlwBufferBlock_miram_contents_ram_14_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_contents_ram_14_0_IN
    );
  NlwBufferBlock_miram_contents_ram_7_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_7_3_CLK
    );
  NlwBufferBlock_miram_contents_ram_7_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_contents_ram_7_3_IN
    );
  NlwBufferBlock_miram_contents_ram_7_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_7_2_CLK
    );
  NlwBufferBlock_miram_contents_ram_7_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_contents_ram_7_2_IN
    );
  NlwBufferBlock_miram_contents_ram_7_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_7_1_CLK
    );
  NlwBufferBlock_miram_contents_ram_7_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_contents_ram_7_1_IN
    );
  NlwBufferBlock_miram_contents_ram_7_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_7_0_CLK
    );
  NlwBufferBlock_miram_contents_ram_7_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_contents_ram_7_0_IN
    );
  NlwBufferBlock_miram_contents_ram_2_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_2_0_CLK
    );
  NlwBufferBlock_miram_contents_ram_2_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_contents_ram_2_0_IN
    );
  NlwBufferBlock_miram_contents_ram_53_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_53_2_CLK
    );
  NlwBufferBlock_miram_contents_ram_53_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_contents_ram_53_2_IN
    );
  NlwBufferBlock_miram_contents_ram_53_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_53_3_CLK
    );
  NlwBufferBlock_miram_contents_ram_53_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_contents_ram_53_3_IN
    );
  NlwBufferBlock_miram_contents_ram_53_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_53_1_CLK
    );
  NlwBufferBlock_miram_contents_ram_53_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_contents_ram_53_1_IN
    );
  NlwBufferBlock_miram_contents_ram_53_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_53_0_CLK
    );
  NlwBufferBlock_miram_contents_ram_53_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_contents_ram_53_0_IN
    );
  NlwBufferBlock_miram_contents_ram_1_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_1_3_CLK
    );
  NlwBufferBlock_miram_contents_ram_1_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_contents_ram_1_3_IN
    );
  NlwBufferBlock_miram_contents_ram_1_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_1_2_CLK
    );
  NlwBufferBlock_miram_contents_ram_1_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_contents_ram_1_2_IN
    );
  NlwBufferBlock_miram_contents_ram_1_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_1_1_CLK
    );
  NlwBufferBlock_miram_contents_ram_1_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_contents_ram_1_1_IN
    );
  NlwBufferBlock_miram_contents_ram_1_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_1_0_CLK
    );
  NlwBufferBlock_miram_contents_ram_1_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_contents_ram_1_0_IN
    );
  NlwBufferBlock_miram_contents_ram_10_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_10_3_CLK
    );
  NlwBufferBlock_miram_contents_ram_10_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_contents_ram_10_3_IN
    );
  NlwBufferBlock_miram_contents_ram_10_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_10_2_CLK
    );
  NlwBufferBlock_miram_contents_ram_10_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_contents_ram_10_2_IN
    );
  NlwBufferBlock_miram_contents_ram_10_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_10_1_CLK
    );
  NlwBufferBlock_miram_contents_ram_10_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_contents_ram_10_1_IN
    );
  NlwBufferBlock_miram_contents_ram_10_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_10_0_CLK
    );
  NlwBufferBlock_miram_contents_ram_10_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_contents_ram_10_0_IN
    );
  NlwBufferBlock_miram_contents_ram_0_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_0_3_CLK
    );
  NlwBufferBlock_miram_contents_ram_0_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_contents_ram_0_3_IN
    );
  NlwBufferBlock_miram_contents_ram_0_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_0_2_CLK
    );
  NlwBufferBlock_miram_contents_ram_0_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_contents_ram_0_2_IN
    );
  NlwBufferBlock_miram_contents_ram_0_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_0_1_CLK
    );
  NlwBufferBlock_miram_contents_ram_0_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_contents_ram_0_1_IN
    );
  NlwBufferBlock_miram_contents_ram_0_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_0_0_CLK
    );
  NlwBufferBlock_miram_contents_ram_0_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_contents_ram_0_0_IN
    );
  NlwBufferBlock_miram_contents_ram_15_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_15_3_CLK
    );
  NlwBufferBlock_miram_contents_ram_15_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_contents_ram_15_3_IN
    );
  NlwBufferBlock_miram_contents_ram_15_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_15_1_CLK
    );
  NlwBufferBlock_miram_contents_ram_15_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_contents_ram_15_1_IN
    );
  NlwBufferBlock_miram_contents_ram_15_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_15_0_CLK
    );
  NlwBufferBlock_miram_contents_ram_15_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_contents_ram_15_0_IN
    );
  NlwBufferBlock_miram_contents_ram_30_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_30_2_CLK
    );
  NlwBufferBlock_miram_contents_ram_30_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_contents_ram_30_2_IN
    );
  NlwBufferBlock_miram_contents_ram_30_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_30_0_CLK
    );
  NlwBufferBlock_miram_contents_ram_30_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_contents_ram_30_0_IN
    );
  NlwBufferBlock_miram_contents_ram_30_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_30_3_CLK
    );
  NlwBufferBlock_miram_contents_ram_30_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_contents_ram_30_3_IN
    );
  NlwBufferBlock_miram_contents_ram_30_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_30_1_CLK
    );
  NlwBufferBlock_miram_contents_ram_30_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_contents_ram_30_1_IN
    );
  NlwBufferBlock_miram_contents_ram_26_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_26_3_CLK
    );
  NlwBufferBlock_miram_contents_ram_26_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_contents_ram_26_3_IN
    );
  NlwBufferBlock_miram_contents_ram_26_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_26_2_CLK
    );
  NlwBufferBlock_miram_contents_ram_26_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_contents_ram_26_2_IN
    );
  NlwBufferBlock_miram_contents_ram_26_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_26_1_CLK
    );
  NlwBufferBlock_miram_contents_ram_26_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_contents_ram_26_1_IN
    );
  NlwBufferBlock_miram_contents_ram_26_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_26_0_CLK
    );
  NlwBufferBlock_miram_contents_ram_26_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_contents_ram_26_0_IN
    );
  NlwBufferBlock_miram_contents_ram_32_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_32_3_CLK
    );
  NlwBufferBlock_miram_contents_ram_32_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_contents_ram_32_3_IN
    );
  NlwBufferBlock_miram_contents_ram_32_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_32_2_CLK
    );
  NlwBufferBlock_miram_contents_ram_32_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_contents_ram_32_2_IN
    );
  NlwBufferBlock_miram_contents_ram_32_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_32_1_CLK
    );
  NlwBufferBlock_miram_contents_ram_32_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_contents_ram_32_1_IN
    );
  NlwBufferBlock_miram_contents_ram_32_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_32_0_CLK
    );
  NlwBufferBlock_miram_contents_ram_32_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_contents_ram_32_0_IN
    );
  NlwBufferBlock_miram_contents_ram_37_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_37_3_CLK
    );
  NlwBufferBlock_miram_contents_ram_37_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_contents_ram_37_3_IN
    );
  NlwBufferBlock_miram_contents_ram_37_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_37_2_CLK
    );
  NlwBufferBlock_miram_contents_ram_37_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_contents_ram_37_2_IN
    );
  NlwBufferBlock_miram_contents_ram_37_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_37_1_CLK
    );
  NlwBufferBlock_miram_contents_ram_37_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_contents_ram_37_1_IN
    );
  NlwBufferBlock_miram_contents_ram_37_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_37_0_CLK
    );
  NlwBufferBlock_miram_contents_ram_37_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_contents_ram_37_0_IN
    );
  NlwBufferBlock_miram_contents_ram_3_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_3_3_CLK
    );
  NlwBufferBlock_miram_contents_ram_3_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_contents_ram_3_3_IN
    );
  NlwBufferBlock_miram_contents_ram_3_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_3_2_CLK
    );
  NlwBufferBlock_miram_contents_ram_3_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_contents_ram_3_2_IN
    );
  NlwBufferBlock_miram_contents_ram_3_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_3_1_CLK
    );
  NlwBufferBlock_miram_contents_ram_3_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_contents_ram_3_1_IN
    );
  NlwBufferBlock_miram_contents_ram_3_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_3_0_CLK
    );
  NlwBufferBlock_miram_contents_ram_3_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_contents_ram_3_0_IN
    );
  NlwBufferBlock_miram_contents_ram_15_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_15_2_CLK
    );
  NlwBufferBlock_miram_contents_ram_15_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_contents_ram_15_2_IN
    );
  NlwBufferBlock_miram_contents_ram_27_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_27_7_CLK
    );
  NlwBufferBlock_miram_contents_ram_27_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_miram_contents_ram_27_7_IN
    );
  NlwBufferBlock_miram_contents_ram_27_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_27_6_CLK
    );
  NlwBufferBlock_miram_contents_ram_27_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(6),
      O => NlwBufferSignal_miram_contents_ram_27_6_IN
    );
  NlwBufferBlock_miram_contents_ram_27_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_27_5_CLK
    );
  NlwBufferBlock_miram_contents_ram_27_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(5),
      O => NlwBufferSignal_miram_contents_ram_27_5_IN
    );
  NlwBufferBlock_miram_contents_ram_27_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_27_4_CLK
    );
  NlwBufferBlock_miram_contents_ram_27_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(4),
      O => NlwBufferSignal_miram_contents_ram_27_4_IN
    );
  NlwBufferBlock_miram_contents_ram_24_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_24_3_CLK
    );
  NlwBufferBlock_miram_contents_ram_24_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_contents_ram_24_3_IN
    );
  NlwBufferBlock_miram_contents_ram_24_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_24_2_CLK
    );
  NlwBufferBlock_miram_contents_ram_24_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_contents_ram_24_2_IN
    );
  NlwBufferBlock_miram_contents_ram_24_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_24_1_CLK
    );
  NlwBufferBlock_miram_contents_ram_24_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_contents_ram_24_1_IN
    );
  NlwBufferBlock_miram_contents_ram_24_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_24_0_CLK
    );
  NlwBufferBlock_miram_contents_ram_24_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_contents_ram_24_0_IN
    );
  NlwBufferBlock_miram_contents_ram_9_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_9_3_CLK
    );
  NlwBufferBlock_miram_contents_ram_9_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_contents_ram_9_3_IN
    );
  NlwBufferBlock_miram_contents_ram_9_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_9_2_CLK
    );
  NlwBufferBlock_miram_contents_ram_9_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_contents_ram_9_2_IN
    );
  NlwBufferBlock_miram_contents_ram_9_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_9_1_CLK
    );
  NlwBufferBlock_miram_contents_ram_9_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_contents_ram_9_1_IN
    );
  NlwBufferBlock_micpu_TMP_reg_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_micpu_TMP_reg_5_CLK
    );
  NlwBufferBlock_micpu_TMP_reg_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ROM_Data(5),
      O => NlwBufferSignal_micpu_TMP_reg_5_IN
    );
  NlwBufferBlock_miram_contents_ram_5_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_5_3_CLK
    );
  NlwBufferBlock_miram_contents_ram_5_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_contents_ram_5_3_IN
    );
  NlwBufferBlock_miram_contents_ram_5_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_5_2_CLK
    );
  NlwBufferBlock_miram_contents_ram_5_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_contents_ram_5_2_IN
    );
  NlwBufferBlock_miram_contents_ram_5_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_5_1_CLK
    );
  NlwBufferBlock_miram_contents_ram_5_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_contents_ram_5_1_IN
    );
  NlwBufferBlock_miram_contents_ram_5_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_5_0_CLK
    );
  NlwBufferBlock_miram_contents_ram_5_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_contents_ram_5_0_IN
    );
  NlwBufferBlock_miram_contents_ram_2_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_2_3_CLK
    );
  NlwBufferBlock_miram_contents_ram_2_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_contents_ram_2_3_IN
    );
  NlwBufferBlock_miram_contents_ram_2_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_2_2_CLK
    );
  NlwBufferBlock_miram_contents_ram_2_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_contents_ram_2_2_IN
    );
  NlwBufferBlock_miram_contents_ram_2_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_2_1_CLK
    );
  NlwBufferBlock_miram_contents_ram_2_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_contents_ram_2_1_IN
    );
  NlwBufferBlock_miram_contents_ram_13_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_13_4_CLK
    );
  NlwBufferBlock_miram_contents_ram_13_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(4),
      O => NlwBufferSignal_miram_contents_ram_13_4_IN
    );
  NlwBufferBlock_miram_contents_ram_13_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_13_7_CLK
    );
  NlwBufferBlock_miram_contents_ram_13_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_miram_contents_ram_13_7_IN
    );
  NlwBufferBlock_miram_contents_ram_13_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_13_6_CLK
    );
  NlwBufferBlock_miram_contents_ram_13_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(6),
      O => NlwBufferSignal_miram_contents_ram_13_6_IN
    );
  NlwBufferBlock_miram_contents_ram_13_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_13_5_CLK
    );
  NlwBufferBlock_miram_contents_ram_13_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(5),
      O => NlwBufferSignal_miram_contents_ram_13_5_IN
    );
  NlwBufferBlock_miram_contents_ram_16_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_16_2_CLK
    );
  NlwBufferBlock_miram_contents_ram_16_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_contents_ram_16_2_IN
    );
  NlwBufferBlock_miram_contents_ram_18_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_18_3_CLK
    );
  NlwBufferBlock_miram_contents_ram_18_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_contents_ram_18_3_IN
    );
  NlwBufferBlock_miram_contents_ram_18_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_18_2_CLK
    );
  NlwBufferBlock_miram_contents_ram_18_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_contents_ram_18_2_IN
    );
  NlwBufferBlock_miram_contents_ram_18_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_18_1_CLK
    );
  NlwBufferBlock_miram_contents_ram_18_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_contents_ram_18_1_IN
    );
  NlwBufferBlock_miram_contents_ram_18_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_18_0_CLK
    );
  NlwBufferBlock_miram_contents_ram_18_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_contents_ram_18_0_IN
    );
  NlwBufferBlock_miram_contents_ram_31_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_31_3_CLK
    );
  NlwBufferBlock_miram_contents_ram_31_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_contents_ram_31_3_IN
    );
  NlwBufferBlock_miram_contents_ram_31_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_31_2_CLK
    );
  NlwBufferBlock_miram_contents_ram_31_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_contents_ram_31_2_IN
    );
  NlwBufferBlock_miram_contents_ram_31_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_31_1_CLK
    );
  NlwBufferBlock_miram_contents_ram_31_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_contents_ram_31_1_IN
    );
  NlwBufferBlock_miram_contents_ram_31_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_31_0_CLK
    );
  NlwBufferBlock_miram_contents_ram_31_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_contents_ram_31_0_IN
    );
  NlwBufferBlock_miram_contents_ram_27_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_27_3_CLK
    );
  NlwBufferBlock_miram_contents_ram_27_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_contents_ram_27_3_IN
    );
  NlwBufferBlock_miram_contents_ram_27_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_27_2_CLK
    );
  NlwBufferBlock_miram_contents_ram_27_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_contents_ram_27_2_IN
    );
  NlwBufferBlock_miram_contents_ram_27_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_27_1_CLK
    );
  NlwBufferBlock_miram_contents_ram_27_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_contents_ram_27_1_IN
    );
  NlwBufferBlock_miram_contents_ram_27_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_27_0_CLK
    );
  NlwBufferBlock_miram_contents_ram_27_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_contents_ram_27_0_IN
    );
  NlwBufferBlock_miram_contents_ram_57_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_57_3_CLK
    );
  NlwBufferBlock_miram_contents_ram_57_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_contents_ram_57_3_IN
    );
  NlwBufferBlock_miram_contents_ram_57_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_57_2_CLK
    );
  NlwBufferBlock_miram_contents_ram_57_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_contents_ram_57_2_IN
    );
  NlwBufferBlock_miram_contents_ram_57_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_57_1_CLK
    );
  NlwBufferBlock_miram_contents_ram_57_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_contents_ram_57_1_IN
    );
  NlwBufferBlock_miram_contents_ram_57_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_57_0_CLK
    );
  NlwBufferBlock_miram_contents_ram_57_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_contents_ram_57_0_IN
    );
  NlwBufferBlock_miram_contents_ram_8_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_8_3_CLK
    );
  NlwBufferBlock_miram_contents_ram_8_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_contents_ram_8_3_IN
    );
  NlwBufferBlock_miram_contents_ram_8_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_8_2_CLK
    );
  NlwBufferBlock_miram_contents_ram_8_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_contents_ram_8_2_IN
    );
  NlwBufferBlock_miram_contents_ram_8_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_8_1_CLK
    );
  NlwBufferBlock_miram_contents_ram_8_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_contents_ram_8_1_IN
    );
  NlwBufferBlock_miram_contents_ram_8_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_8_0_CLK
    );
  NlwBufferBlock_miram_contents_ram_8_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_contents_ram_8_0_IN
    );
  NlwBufferBlock_miram_contents_ram_36_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_36_3_CLK
    );
  NlwBufferBlock_miram_contents_ram_36_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_contents_ram_36_3_IN
    );
  NlwBufferBlock_miram_contents_ram_36_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_36_2_CLK
    );
  NlwBufferBlock_miram_contents_ram_36_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_contents_ram_36_2_IN
    );
  NlwBufferBlock_miram_contents_ram_36_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_36_1_CLK
    );
  NlwBufferBlock_miram_contents_ram_36_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_contents_ram_36_1_IN
    );
  NlwBufferBlock_miram_contents_ram_36_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_36_0_CLK
    );
  NlwBufferBlock_miram_contents_ram_36_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_contents_ram_36_0_IN
    );
  NlwBufferBlock_miram_contents_ram_25_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_25_3_CLK
    );
  NlwBufferBlock_miram_contents_ram_25_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_contents_ram_25_3_IN
    );
  NlwBufferBlock_miram_contents_ram_25_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_25_2_CLK
    );
  NlwBufferBlock_miram_contents_ram_25_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_contents_ram_25_2_IN
    );
  NlwBufferBlock_miram_contents_ram_25_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_25_1_CLK
    );
  NlwBufferBlock_miram_contents_ram_25_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_contents_ram_25_1_IN
    );
  NlwBufferBlock_miram_contents_ram_25_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_25_0_CLK
    );
  NlwBufferBlock_miram_contents_ram_25_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_contents_ram_25_0_IN
    );
  NlwBufferBlock_midma_write_en_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_midma_write_en_CLK
    );
  NlwBufferBlock_miram_contents_ram_5_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_5_7_CLK
    );
  NlwBufferBlock_miram_contents_ram_5_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_miram_contents_ram_5_7_IN
    );
  NlwBufferBlock_miram_contents_ram_5_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_5_6_CLK
    );
  NlwBufferBlock_miram_contents_ram_5_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(6),
      O => NlwBufferSignal_miram_contents_ram_5_6_IN
    );
  NlwBufferBlock_miram_contents_ram_5_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_5_5_CLK
    );
  NlwBufferBlock_miram_contents_ram_5_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(5),
      O => NlwBufferSignal_miram_contents_ram_5_5_IN
    );
  NlwBufferBlock_miram_contents_ram_5_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_5_4_CLK
    );
  NlwBufferBlock_miram_contents_ram_5_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(4),
      O => NlwBufferSignal_miram_contents_ram_5_4_IN
    );
  NlwBufferBlock_miram_contents_ram_7_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_7_7_CLK
    );
  NlwBufferBlock_miram_contents_ram_7_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_miram_contents_ram_7_7_IN
    );
  NlwBufferBlock_miram_contents_ram_7_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_7_6_CLK
    );
  NlwBufferBlock_miram_contents_ram_7_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(6),
      O => NlwBufferSignal_miram_contents_ram_7_6_IN
    );
  NlwBufferBlock_miram_contents_ram_7_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_7_5_CLK
    );
  NlwBufferBlock_miram_contents_ram_7_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(5),
      O => NlwBufferSignal_miram_contents_ram_7_5_IN
    );
  NlwBufferBlock_miram_contents_ram_7_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_7_4_CLK
    );
  NlwBufferBlock_miram_contents_ram_7_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(4),
      O => NlwBufferSignal_miram_contents_ram_7_4_IN
    );
  NlwBufferBlock_miram_contents_ram_0_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_0_7_CLK
    );
  NlwBufferBlock_miram_contents_ram_0_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_miram_contents_ram_0_7_IN
    );
  NlwBufferBlock_miram_contents_ram_0_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_0_6_CLK
    );
  NlwBufferBlock_miram_contents_ram_0_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(6),
      O => NlwBufferSignal_miram_contents_ram_0_6_IN
    );
  NlwBufferBlock_miram_contents_ram_0_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_0_5_CLK
    );
  NlwBufferBlock_miram_contents_ram_0_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(5),
      O => NlwBufferSignal_miram_contents_ram_0_5_IN
    );
  NlwBufferBlock_miram_contents_ram_0_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_0_4_CLK
    );
  NlwBufferBlock_miram_contents_ram_0_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(4),
      O => NlwBufferSignal_miram_contents_ram_0_4_IN
    );
  NlwBufferBlock_miram_contents_ram_29_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_29_3_CLK
    );
  NlwBufferBlock_miram_contents_ram_29_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_contents_ram_29_3_IN
    );
  NlwBufferBlock_miram_contents_ram_29_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_29_2_CLK
    );
  NlwBufferBlock_miram_contents_ram_29_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_contents_ram_29_2_IN
    );
  NlwBufferBlock_miram_contents_ram_28_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_28_3_CLK
    );
  NlwBufferBlock_miram_contents_ram_28_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_contents_ram_28_3_IN
    );
  NlwBufferBlock_miram_contents_ram_28_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_28_2_CLK
    );
  NlwBufferBlock_miram_contents_ram_28_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_contents_ram_28_2_IN
    );
  NlwBufferBlock_miram_contents_ram_28_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_28_1_CLK
    );
  NlwBufferBlock_miram_contents_ram_28_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_contents_ram_28_1_IN
    );
  NlwBufferBlock_miram_contents_ram_28_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_28_0_CLK
    );
  NlwBufferBlock_miram_contents_ram_28_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_contents_ram_28_0_IN
    );
  NlwBufferBlock_miram_contents_ram_23_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_23_3_CLK
    );
  NlwBufferBlock_miram_contents_ram_23_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_contents_ram_23_3_IN
    );
  NlwBufferBlock_miram_contents_ram_23_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_23_2_CLK
    );
  NlwBufferBlock_miram_contents_ram_23_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_contents_ram_23_2_IN
    );
  NlwBufferBlock_miram_contents_ram_23_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_23_1_CLK
    );
  NlwBufferBlock_miram_contents_ram_23_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_contents_ram_23_1_IN
    );
  NlwBufferBlock_miram_contents_ram_23_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_23_0_CLK
    );
  NlwBufferBlock_miram_contents_ram_23_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_contents_ram_23_0_IN
    );
  NlwBufferBlock_miram_contents_ram_41_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_41_3_CLK
    );
  NlwBufferBlock_miram_contents_ram_41_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_contents_ram_41_3_IN
    );
  NlwBufferBlock_miram_contents_ram_41_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_41_2_CLK
    );
  NlwBufferBlock_miram_contents_ram_41_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_contents_ram_41_2_IN
    );
  NlwBufferBlock_miram_contents_ram_41_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_41_1_CLK
    );
  NlwBufferBlock_miram_contents_ram_41_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_contents_ram_41_1_IN
    );
  NlwBufferBlock_miram_contents_ram_41_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_41_0_CLK
    );
  NlwBufferBlock_miram_contents_ram_41_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_contents_ram_41_0_IN
    );
  NlwBufferBlock_miram_contents_ram_43_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_43_3_CLK
    );
  NlwBufferBlock_miram_contents_ram_43_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_contents_ram_43_3_IN
    );
  NlwBufferBlock_miram_contents_ram_43_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_43_2_CLK
    );
  NlwBufferBlock_miram_contents_ram_43_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_contents_ram_43_2_IN
    );
  NlwBufferBlock_miram_contents_ram_43_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_43_1_CLK
    );
  NlwBufferBlock_miram_contents_ram_43_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_contents_ram_43_1_IN
    );
  NlwBufferBlock_miram_contents_ram_43_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_43_0_CLK
    );
  NlwBufferBlock_miram_contents_ram_43_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_contents_ram_43_0_IN
    );
  NlwBufferBlock_miram_contents_ram_34_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_34_3_CLK
    );
  NlwBufferBlock_miram_contents_ram_34_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_contents_ram_34_3_IN
    );
  NlwBufferBlock_miram_contents_ram_34_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_34_2_CLK
    );
  NlwBufferBlock_miram_contents_ram_34_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_contents_ram_34_2_IN
    );
  NlwBufferBlock_miram_contents_ram_34_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_34_1_CLK
    );
  NlwBufferBlock_miram_contents_ram_34_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_contents_ram_34_1_IN
    );
  NlwBufferBlock_miram_contents_ram_34_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_34_0_CLK
    );
  NlwBufferBlock_miram_contents_ram_34_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_contents_ram_34_0_IN
    );
  NlwBufferBlock_miram_contents_ram_6_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_6_3_CLK
    );
  NlwBufferBlock_miram_contents_ram_6_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_contents_ram_6_3_IN
    );
  NlwBufferBlock_miram_contents_ram_6_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_6_2_CLK
    );
  NlwBufferBlock_miram_contents_ram_6_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_contents_ram_6_2_IN
    );
  NlwBufferBlock_miram_contents_ram_6_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_6_1_CLK
    );
  NlwBufferBlock_miram_contents_ram_6_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_contents_ram_6_1_IN
    );
  NlwBufferBlock_miram_contents_ram_6_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_6_0_CLK
    );
  NlwBufferBlock_miram_contents_ram_26_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_26_7_CLK
    );
  NlwBufferBlock_miram_contents_ram_26_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_miram_contents_ram_26_7_IN
    );
  NlwBufferBlock_miram_contents_ram_26_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_26_6_CLK
    );
  NlwBufferBlock_miram_contents_ram_26_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(6),
      O => NlwBufferSignal_miram_contents_ram_26_6_IN
    );
  NlwBufferBlock_miram_contents_ram_26_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_26_5_CLK
    );
  NlwBufferBlock_miram_contents_ram_26_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(5),
      O => NlwBufferSignal_miram_contents_ram_26_5_IN
    );
  NlwBufferBlock_miram_contents_ram_26_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_26_4_CLK
    );
  NlwBufferBlock_miram_contents_ram_26_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(4),
      O => NlwBufferSignal_miram_contents_ram_26_4_IN
    );
  NlwBufferBlock_miram_contents_ram_25_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_25_7_CLK
    );
  NlwBufferBlock_miram_contents_ram_25_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_miram_contents_ram_25_7_IN
    );
  NlwBufferBlock_miram_contents_ram_25_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_25_6_CLK
    );
  NlwBufferBlock_miram_contents_ram_25_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(6),
      O => NlwBufferSignal_miram_contents_ram_25_6_IN
    );
  NlwBufferBlock_miram_contents_ram_25_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_25_5_CLK
    );
  NlwBufferBlock_miram_contents_ram_25_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(5),
      O => NlwBufferSignal_miram_contents_ram_25_5_IN
    );
  NlwBufferBlock_miram_contents_ram_25_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_25_4_CLK
    );
  NlwBufferBlock_miram_contents_ram_25_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(4),
      O => NlwBufferSignal_miram_contents_ram_25_4_IN
    );
  NlwBufferBlock_miram_contents_ram_29_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_29_7_CLK
    );
  NlwBufferBlock_miram_contents_ram_29_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_miram_contents_ram_29_7_IN
    );
  NlwBufferBlock_miram_contents_ram_29_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_29_6_CLK
    );
  NlwBufferBlock_miram_contents_ram_29_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(6),
      O => NlwBufferSignal_miram_contents_ram_29_6_IN
    );
  NlwBufferBlock_miram_contents_ram_29_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_29_5_CLK
    );
  NlwBufferBlock_miram_contents_ram_29_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(5),
      O => NlwBufferSignal_miram_contents_ram_29_5_IN
    );
  NlwBufferBlock_miram_contents_ram_29_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_29_4_CLK
    );
  NlwBufferBlock_miram_contents_ram_29_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(4),
      O => NlwBufferSignal_miram_contents_ram_29_4_IN
    );
  NlwBufferBlock_miram_contents_ram_53_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_53_7_CLK
    );
  NlwBufferBlock_miram_contents_ram_53_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_miram_contents_ram_53_7_IN
    );
  NlwBufferBlock_miram_contents_ram_53_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_53_6_CLK
    );
  NlwBufferBlock_miram_contents_ram_53_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(6),
      O => NlwBufferSignal_miram_contents_ram_53_6_IN
    );
  NlwBufferBlock_miram_contents_ram_53_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_53_5_CLK
    );
  NlwBufferBlock_miram_contents_ram_53_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(5),
      O => NlwBufferSignal_miram_contents_ram_53_5_IN
    );
  NlwBufferBlock_miram_contents_ram_53_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_53_4_CLK
    );
  NlwBufferBlock_miram_contents_ram_53_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(4),
      O => NlwBufferSignal_miram_contents_ram_53_4_IN
    );
  NlwBufferBlock_miram_contents_ram_12_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_12_7_CLK
    );
  NlwBufferBlock_miram_contents_ram_12_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_miram_contents_ram_12_7_IN
    );
  NlwBufferBlock_miram_contents_ram_12_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_12_6_CLK
    );
  NlwBufferBlock_miram_contents_ram_12_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(6),
      O => NlwBufferSignal_miram_contents_ram_12_6_IN
    );
  NlwBufferBlock_miram_contents_ram_12_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_12_5_CLK
    );
  NlwBufferBlock_miram_contents_ram_12_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(5),
      O => NlwBufferSignal_miram_contents_ram_12_5_IN
    );
  NlwBufferBlock_miram_contents_ram_12_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_12_4_CLK
    );
  NlwBufferBlock_miram_contents_ram_12_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(4),
      O => NlwBufferSignal_miram_contents_ram_12_4_IN
    );
  NlwBufferBlock_miram_contents_ram_16_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_16_3_CLK
    );
  NlwBufferBlock_miram_contents_ram_16_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_contents_ram_16_3_IN
    );
  NlwBufferBlock_miram_contents_ram_16_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_16_1_CLK
    );
  NlwBufferBlock_miram_contents_ram_16_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_contents_ram_16_1_IN
    );
  NlwBufferBlock_miram_contents_ram_16_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_16_0_CLK
    );
  NlwBufferBlock_miram_contents_ram_16_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_contents_ram_16_0_IN
    );
  NlwBufferBlock_micpu_INS_reg_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_micpu_INS_reg_5_CLK
    );
  NlwBufferBlock_micpu_INS_reg_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ROM_Data(5),
      O => NlwBufferSignal_micpu_INS_reg_5_IN
    );
  NlwBufferBlock_miram_contents_ram_21_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_21_3_CLK
    );
  NlwBufferBlock_miram_contents_ram_21_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_contents_ram_21_3_IN
    );
  NlwBufferBlock_miram_contents_ram_21_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_21_2_CLK
    );
  NlwBufferBlock_miram_contents_ram_21_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_contents_ram_21_2_IN
    );
  NlwBufferBlock_miram_contents_ram_21_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_21_1_CLK
    );
  NlwBufferBlock_miram_contents_ram_21_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_contents_ram_21_1_IN
    );
  NlwBufferBlock_miram_contents_ram_21_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_21_0_CLK
    );
  NlwBufferBlock_miram_contents_ram_21_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_contents_ram_21_0_IN
    );
  NlwBufferBlock_miram_contents_ram_50_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_50_3_CLK
    );
  NlwBufferBlock_miram_contents_ram_50_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_contents_ram_50_3_IN
    );
  NlwBufferBlock_miram_contents_ram_50_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_50_2_CLK
    );
  NlwBufferBlock_miram_contents_ram_50_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_contents_ram_50_2_IN
    );
  NlwBufferBlock_miram_contents_ram_50_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_50_1_CLK
    );
  NlwBufferBlock_miram_contents_ram_50_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_contents_ram_50_1_IN
    );
  NlwBufferBlock_miram_contents_ram_50_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_50_0_CLK
    );
  NlwBufferBlock_miram_contents_ram_50_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_contents_ram_50_0_IN
    );
  NlwBufferBlock_miram_contents_ram_11_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_11_3_CLK
    );
  NlwBufferBlock_miram_contents_ram_11_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_contents_ram_11_3_IN
    );
  NlwBufferBlock_miram_contents_ram_11_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_11_2_CLK
    );
  NlwBufferBlock_miram_contents_ram_11_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_contents_ram_11_2_IN
    );
  NlwBufferBlock_miram_contents_ram_11_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_11_1_CLK
    );
  NlwBufferBlock_miram_contents_ram_11_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_contents_ram_11_1_IN
    );
  NlwBufferBlock_miram_contents_ram_11_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_11_0_CLK
    );
  NlwBufferBlock_miram_contents_ram_11_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_contents_ram_11_0_IN
    );
  NlwBufferBlock_miram_contents_ram_56_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_56_3_CLK
    );
  NlwBufferBlock_miram_contents_ram_56_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_contents_ram_56_3_IN
    );
  NlwBufferBlock_miram_contents_ram_56_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_56_2_CLK
    );
  NlwBufferBlock_miram_contents_ram_56_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_contents_ram_56_2_IN
    );
  NlwBufferBlock_miram_contents_ram_56_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_56_1_CLK
    );
  NlwBufferBlock_miram_contents_ram_56_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_contents_ram_56_1_IN
    );
  NlwBufferBlock_miram_contents_ram_56_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_56_0_CLK
    );
  NlwBufferBlock_miram_contents_ram_56_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_contents_ram_56_0_IN
    );
  NlwBufferBlock_miram_contents_ram_35_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_35_3_CLK
    );
  NlwBufferBlock_miram_contents_ram_35_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_contents_ram_35_3_IN
    );
  NlwBufferBlock_miram_contents_ram_35_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_35_2_CLK
    );
  NlwBufferBlock_miram_contents_ram_35_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_contents_ram_35_2_IN
    );
  NlwBufferBlock_miram_contents_ram_35_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_35_1_CLK
    );
  NlwBufferBlock_miram_contents_ram_35_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_contents_ram_35_1_IN
    );
  NlwBufferBlock_miram_contents_ram_35_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_35_0_CLK
    );
  NlwBufferBlock_miram_contents_ram_35_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_contents_ram_35_0_IN
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram4_D_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram4_D_RADR0
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram4_D_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_1_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram4_D_RADR1
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram4_D_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram4_D_RADR2
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram4_D_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_3_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram4_D_RADR3
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram4_D_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram4_D_RADR4
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram4_D_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_5_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram4_D_RADR5
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram4_D_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram4_D_CLK
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram4_D_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram4_D_IN
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram4_D_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram4_D_WADR0
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram4_D_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_1_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram4_D_WADR1
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram4_D_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram4_D_WADR2
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram4_D_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_3_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram4_D_WADR3
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram4_D_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram4_D_WADR4
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram4_D_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_5_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram4_D_WADR5
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram4_D_WE : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_write_en_temp,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram4_D_WE
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram4_C_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram4_C_RADR0
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram4_C_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_1_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram4_C_RADR1
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram4_C_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram4_C_RADR2
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram4_C_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_3_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram4_C_RADR3
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram4_C_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram4_C_RADR4
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram4_C_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_5_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram4_C_RADR5
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram4_C_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram4_C_CLK
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram4_C_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram4_C_IN
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram4_C_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram4_C_WADR0
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram4_C_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_1_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram4_C_WADR1
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram4_C_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram4_C_WADR2
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram4_C_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_3_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram4_C_WADR3
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram4_C_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram4_C_WADR4
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram4_C_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_5_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram4_C_WADR5
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram4_C_WE : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_write_en_temp,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram4_C_WE
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram4_B_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram4_B_RADR0
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram4_B_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_1_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram4_B_RADR1
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram4_B_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram4_B_RADR2
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram4_B_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_3_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram4_B_RADR3
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram4_B_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram4_B_RADR4
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram4_B_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_5_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram4_B_RADR5
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram4_B_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram4_B_CLK
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram4_B_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram4_B_IN
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram4_B_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram4_B_WADR0
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram4_B_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_1_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram4_B_WADR1
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram4_B_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram4_B_WADR2
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram4_B_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_3_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram4_B_WADR3
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram4_B_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram4_B_WADR4
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram4_B_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_5_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram4_B_WADR5
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram4_B_WE : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_write_en_temp,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram4_B_WE
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram4_A_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram4_A_RADR0
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram4_A_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_1_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram4_A_RADR1
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram4_A_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram4_A_RADR2
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram4_A_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_3_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram4_A_RADR3
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram4_A_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram4_A_RADR4
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram4_A_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_5_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram4_A_RADR5
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram4_A_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram4_A_CLK
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram4_A_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram4_A_IN
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram4_A_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram4_A_WADR0
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram4_A_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_1_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram4_A_WADR1
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram4_A_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram4_A_WADR2
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram4_A_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_3_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram4_A_WADR3
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram4_A_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram4_A_WADR4
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram4_A_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_5_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram4_A_WADR5
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram4_A_WE : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_write_en_temp,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram4_A_WE
    );
  NlwBufferBlock_micpu_INS_reg_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_micpu_INS_reg_2_CLK
    );
  NlwBufferBlock_micpu_INS_reg_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ROM_Data(2),
      O => NlwBufferSignal_micpu_INS_reg_2_IN
    );
  NlwBufferBlock_miram_contents_ram_4_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_4_7_CLK
    );
  NlwBufferBlock_miram_contents_ram_4_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_miram_contents_ram_4_7_IN
    );
  NlwBufferBlock_miram_contents_ram_4_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_4_6_CLK
    );
  NlwBufferBlock_miram_contents_ram_4_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(6),
      O => NlwBufferSignal_miram_contents_ram_4_6_IN
    );
  NlwBufferBlock_miram_contents_ram_4_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_4_5_CLK
    );
  NlwBufferBlock_miram_contents_ram_4_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(5),
      O => NlwBufferSignal_miram_contents_ram_4_5_IN
    );
  NlwBufferBlock_miram_contents_ram_4_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_4_4_CLK
    );
  NlwBufferBlock_miram_contents_ram_4_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(4),
      O => NlwBufferSignal_miram_contents_ram_4_4_IN
    );
  NlwBufferBlock_miram_contents_ram_8_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_8_7_CLK
    );
  NlwBufferBlock_miram_contents_ram_8_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_miram_contents_ram_8_7_IN
    );
  NlwBufferBlock_miram_contents_ram_8_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_8_6_CLK
    );
  NlwBufferBlock_miram_contents_ram_8_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(6),
      O => NlwBufferSignal_miram_contents_ram_8_6_IN
    );
  NlwBufferBlock_miram_contents_ram_8_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_8_5_CLK
    );
  NlwBufferBlock_miram_contents_ram_8_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(5),
      O => NlwBufferSignal_miram_contents_ram_8_5_IN
    );
  NlwBufferBlock_miram_contents_ram_8_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_8_4_CLK
    );
  NlwBufferBlock_miram_contents_ram_8_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(4),
      O => NlwBufferSignal_miram_contents_ram_8_4_IN
    );
  NlwBufferBlock_miram_contents_ram_10_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_10_7_CLK
    );
  NlwBufferBlock_miram_contents_ram_10_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_miram_contents_ram_10_7_IN
    );
  NlwBufferBlock_miram_contents_ram_10_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_10_6_CLK
    );
  NlwBufferBlock_miram_contents_ram_10_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(6),
      O => NlwBufferSignal_miram_contents_ram_10_6_IN
    );
  NlwBufferBlock_miram_contents_ram_10_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_10_5_CLK
    );
  NlwBufferBlock_miram_contents_ram_10_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(5),
      O => NlwBufferSignal_miram_contents_ram_10_5_IN
    );
  NlwBufferBlock_miram_contents_ram_10_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_10_4_CLK
    );
  NlwBufferBlock_miram_contents_ram_10_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(4),
      O => NlwBufferSignal_miram_contents_ram_10_4_IN
    );
  NlwBufferBlock_miram_contents_ram_3_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_3_7_CLK
    );
  NlwBufferBlock_miram_contents_ram_3_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_miram_contents_ram_3_7_IN
    );
  NlwBufferBlock_miram_contents_ram_3_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_3_6_CLK
    );
  NlwBufferBlock_miram_contents_ram_3_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(6),
      O => NlwBufferSignal_miram_contents_ram_3_6_IN
    );
  NlwBufferBlock_miram_contents_ram_3_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_3_5_CLK
    );
  NlwBufferBlock_miram_contents_ram_3_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(5),
      O => NlwBufferSignal_miram_contents_ram_3_5_IN
    );
  NlwBufferBlock_miram_contents_ram_3_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_3_4_CLK
    );
  NlwBufferBlock_miram_contents_ram_3_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(4),
      O => NlwBufferSignal_miram_contents_ram_3_4_IN
    );
  NlwBufferBlock_miram_contents_ram_29_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_29_1_CLK
    );
  NlwBufferBlock_miram_contents_ram_29_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_contents_ram_29_1_IN
    );
  NlwBufferBlock_miram_contents_ram_29_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_29_0_CLK
    );
  NlwBufferBlock_miram_contents_ram_29_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_contents_ram_29_0_IN
    );
  NlwBufferBlock_midma_Data_count_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_midma_Data_count_1_CLK
    );
  NlwBufferBlock_midma_Data_count_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_midma_Data_count_0_CLK
    );
  NlwBufferBlock_midma_address_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_midma_address_3_CLK
    );
  NlwBufferBlock_midma_address_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_midma_address_1_CLK
    );
  NlwBufferBlock_midma_address_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_midma_address_0_CLK
    );
  NlwBufferBlock_miram_contents_ram_55_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_55_3_CLK
    );
  NlwBufferBlock_miram_contents_ram_55_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_contents_ram_55_3_IN
    );
  NlwBufferBlock_miram_contents_ram_55_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_55_2_CLK
    );
  NlwBufferBlock_miram_contents_ram_55_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_contents_ram_55_2_IN
    );
  NlwBufferBlock_miram_contents_ram_55_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_55_1_CLK
    );
  NlwBufferBlock_miram_contents_ram_55_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_contents_ram_55_1_IN
    );
  NlwBufferBlock_miram_contents_ram_55_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_55_0_CLK
    );
  NlwBufferBlock_miram_contents_ram_55_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_contents_ram_55_0_IN
    );
  NlwBufferBlock_miram_contents_ram_56_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_56_7_CLK
    );
  NlwBufferBlock_miram_contents_ram_56_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_miram_contents_ram_56_7_IN
    );
  NlwBufferBlock_miram_contents_ram_56_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_56_6_CLK
    );
  NlwBufferBlock_miram_contents_ram_56_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(6),
      O => NlwBufferSignal_miram_contents_ram_56_6_IN
    );
  NlwBufferBlock_miram_contents_ram_56_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_56_5_CLK
    );
  NlwBufferBlock_miram_contents_ram_56_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(5),
      O => NlwBufferSignal_miram_contents_ram_56_5_IN
    );
  NlwBufferBlock_miram_contents_ram_56_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_56_4_CLK
    );
  NlwBufferBlock_miram_contents_ram_56_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(4),
      O => NlwBufferSignal_miram_contents_ram_56_4_IN
    );
  NlwBufferBlock_miram_contents_ram_38_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_38_3_CLK
    );
  NlwBufferBlock_miram_contents_ram_38_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_contents_ram_38_3_IN
    );
  NlwBufferBlock_miram_contents_ram_38_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_38_2_CLK
    );
  NlwBufferBlock_miram_contents_ram_38_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_contents_ram_38_2_IN
    );
  NlwBufferBlock_miram_contents_ram_38_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_38_1_CLK
    );
  NlwBufferBlock_miram_contents_ram_38_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_contents_ram_38_1_IN
    );
  NlwBufferBlock_miram_contents_ram_38_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_38_0_CLK
    );
  NlwBufferBlock_miram_contents_ram_38_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_contents_ram_38_0_IN
    );
  NlwBufferBlock_midma_GND_15_o_clk_DFF_35_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_midma_GND_15_o_clk_DFF_35_CLK
    );
  NlwBufferBlock_miram_contents_ram_24_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_24_7_CLK
    );
  NlwBufferBlock_miram_contents_ram_24_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_miram_contents_ram_24_7_IN
    );
  NlwBufferBlock_miram_contents_ram_24_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_24_6_CLK
    );
  NlwBufferBlock_miram_contents_ram_24_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(6),
      O => NlwBufferSignal_miram_contents_ram_24_6_IN
    );
  NlwBufferBlock_miram_contents_ram_24_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_24_5_CLK
    );
  NlwBufferBlock_miram_contents_ram_24_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(5),
      O => NlwBufferSignal_miram_contents_ram_24_5_IN
    );
  NlwBufferBlock_miram_contents_ram_24_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_24_4_CLK
    );
  NlwBufferBlock_miram_contents_ram_24_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(4),
      O => NlwBufferSignal_miram_contents_ram_24_4_IN
    );
  NlwBufferBlock_miram_contents_ram_6_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_6_7_CLK
    );
  NlwBufferBlock_miram_contents_ram_6_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_miram_contents_ram_6_7_IN
    );
  NlwBufferBlock_miram_contents_ram_6_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_6_6_CLK
    );
  NlwBufferBlock_miram_contents_ram_6_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(6),
      O => NlwBufferSignal_miram_contents_ram_6_6_IN
    );
  NlwBufferBlock_miram_contents_ram_6_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_6_5_CLK
    );
  NlwBufferBlock_miram_contents_ram_6_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(5),
      O => NlwBufferSignal_miram_contents_ram_6_5_IN
    );
  NlwBufferBlock_miram_contents_ram_6_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_6_4_CLK
    );
  NlwBufferBlock_miram_contents_ram_6_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(4),
      O => NlwBufferSignal_miram_contents_ram_6_4_IN
    );
  NlwBufferBlock_micpu_INS_reg_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_micpu_INS_reg_6_CLK
    );
  NlwBufferBlock_micpu_INS_reg_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ROM_Data(6),
      O => NlwBufferSignal_micpu_INS_reg_6_IN
    );
  NlwBufferBlock_miram_contents_ram_30_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_30_7_CLK
    );
  NlwBufferBlock_miram_contents_ram_30_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_miram_contents_ram_30_7_IN
    );
  NlwBufferBlock_miram_contents_ram_30_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_30_6_CLK
    );
  NlwBufferBlock_miram_contents_ram_30_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(6),
      O => NlwBufferSignal_miram_contents_ram_30_6_IN
    );
  NlwBufferBlock_miram_contents_ram_30_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_30_5_CLK
    );
  NlwBufferBlock_miram_contents_ram_30_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(5),
      O => NlwBufferSignal_miram_contents_ram_30_5_IN
    );
  NlwBufferBlock_miram_contents_ram_30_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_30_4_CLK
    );
  NlwBufferBlock_miram_contents_ram_30_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(4),
      O => NlwBufferSignal_miram_contents_ram_30_4_IN
    );
  NlwBufferBlock_miram_contents_ram_11_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_11_7_CLK
    );
  NlwBufferBlock_miram_contents_ram_11_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_miram_contents_ram_11_7_IN
    );
  NlwBufferBlock_miram_contents_ram_11_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_11_6_CLK
    );
  NlwBufferBlock_miram_contents_ram_11_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(6),
      O => NlwBufferSignal_miram_contents_ram_11_6_IN
    );
  NlwBufferBlock_miram_contents_ram_11_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_11_5_CLK
    );
  NlwBufferBlock_miram_contents_ram_11_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(5),
      O => NlwBufferSignal_miram_contents_ram_11_5_IN
    );
  NlwBufferBlock_miram_contents_ram_11_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_11_4_CLK
    );
  NlwBufferBlock_miram_contents_ram_11_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(4),
      O => NlwBufferSignal_miram_contents_ram_11_4_IN
    );
  NlwBufferBlock_miram_contents_ram_2_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_2_7_CLK
    );
  NlwBufferBlock_miram_contents_ram_2_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_miram_contents_ram_2_7_IN
    );
  NlwBufferBlock_miram_contents_ram_2_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_2_6_CLK
    );
  NlwBufferBlock_miram_contents_ram_2_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(6),
      O => NlwBufferSignal_miram_contents_ram_2_6_IN
    );
  NlwBufferBlock_miram_contents_ram_2_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_2_5_CLK
    );
  NlwBufferBlock_miram_contents_ram_2_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(5),
      O => NlwBufferSignal_miram_contents_ram_2_5_IN
    );
  NlwBufferBlock_miram_contents_ram_2_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_2_4_CLK
    );
  NlwBufferBlock_miram_contents_ram_2_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(4),
      O => NlwBufferSignal_miram_contents_ram_2_4_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_6607,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_6608,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_6610,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_6609,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_IN
    );
  NlwBufferBlock_midma_address_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_midma_address_7_CLK
    );
  NlwBufferBlock_midma_address_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_midma_address_6_CLK
    );
  NlwBufferBlock_micpu_TMP_reg_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_micpu_TMP_reg_6_CLK
    );
  NlwBufferBlock_micpu_TMP_reg_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ROM_Data(6),
      O => NlwBufferSignal_micpu_TMP_reg_6_IN
    );
  NlwBufferBlock_miram_contents_ram_54_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_54_3_CLK
    );
  NlwBufferBlock_miram_contents_ram_54_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_contents_ram_54_3_IN
    );
  NlwBufferBlock_miram_contents_ram_54_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_54_2_CLK
    );
  NlwBufferBlock_miram_contents_ram_54_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_contents_ram_54_2_IN
    );
  NlwBufferBlock_miram_contents_ram_54_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_54_1_CLK
    );
  NlwBufferBlock_miram_contents_ram_54_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_contents_ram_54_1_IN
    );
  NlwBufferBlock_miram_contents_ram_54_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_54_0_CLK
    );
  NlwBufferBlock_miram_contents_ram_54_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_contents_ram_54_0_IN
    );
  NlwBufferBlock_miram_contents_ram_19_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_19_3_CLK
    );
  NlwBufferBlock_miram_contents_ram_19_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_contents_ram_19_3_IN
    );
  NlwBufferBlock_miram_contents_ram_19_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_19_2_CLK
    );
  NlwBufferBlock_miram_contents_ram_19_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_contents_ram_19_2_IN
    );
  NlwBufferBlock_miram_contents_ram_19_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_19_1_CLK
    );
  NlwBufferBlock_miram_contents_ram_19_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_contents_ram_19_1_IN
    );
  NlwBufferBlock_miram_contents_ram_19_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_19_0_CLK
    );
  NlwBufferBlock_miram_contents_ram_19_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_contents_ram_19_0_IN
    );
  NlwBufferBlock_miram_contents_ram_61_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_61_2_CLK
    );
  NlwBufferBlock_miram_contents_ram_61_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_contents_ram_61_2_IN
    );
  NlwBufferBlock_miram_contents_ram_61_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_61_1_CLK
    );
  NlwBufferBlock_miram_contents_ram_61_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_contents_ram_61_1_IN
    );
  NlwBufferBlock_miram_contents_ram_61_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_61_0_CLK
    );
  NlwBufferBlock_miram_contents_ram_61_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_contents_ram_61_0_IN
    );
  NlwBufferBlock_miram_contents_ram_58_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_58_7_CLK
    );
  NlwBufferBlock_miram_contents_ram_58_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_58_6_CLK
    );
  NlwBufferBlock_micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_cy_3_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => micpu_TMP_reg(0),
      O => NlwBufferSignal_micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_cy_3_DI_0_Q
    );
  NlwBufferBlock_micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_cy_3_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => micpu_TMP_reg(1),
      O => NlwBufferSignal_micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_cy_3_DI_1_Q
    );
  NlwBufferBlock_micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_cy_3_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => micpu_TMP_reg(2),
      O => NlwBufferSignal_micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_cy_3_DI_2_Q
    );
  NlwBufferBlock_micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_cy_3_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => micpu_TMP_reg(3),
      O => NlwBufferSignal_micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_cy_3_DI_3_Q
    );
  NlwBufferBlock_miram_contents_ram_58_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_58_5_CLK
    );
  NlwBufferBlock_miram_contents_ram_58_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_58_4_CLK
    );
  NlwBufferBlock_miram_contents_ram_55_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_55_7_CLK
    );
  NlwBufferBlock_miram_contents_ram_55_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_miram_contents_ram_55_7_IN
    );
  NlwBufferBlock_miram_contents_ram_55_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_55_6_CLK
    );
  NlwBufferBlock_micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_xor_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => micpu_TMP_reg(4),
      O => NlwBufferSignal_micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_xor_7_DI_0_Q
    );
  NlwBufferBlock_micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_xor_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => micpu_TMP_reg(5),
      O => NlwBufferSignal_micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_xor_7_DI_1_Q
    );
  NlwBufferBlock_micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_xor_7_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => micpu_TMP_reg(6),
      O => NlwBufferSignal_micpu_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_xor_7_DI_2_Q
    );
  NlwBufferBlock_miram_contents_ram_55_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_55_5_CLK
    );
  NlwBufferBlock_miram_contents_ram_55_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_55_4_CLK
    );
  NlwBufferBlock_micpu_INS_reg_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_micpu_INS_reg_1_CLK
    );
  NlwBufferBlock_micpu_INS_reg_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ROM_Data(1),
      O => NlwBufferSignal_micpu_INS_reg_1_IN
    );
  NlwBufferBlock_mialu_index_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_mialu_index_6_CLK
    );
  NlwBufferBlock_mialu_index_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_mialu_index_5_CLK
    );
  NlwBufferBlock_mialu_index_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_mialu_index_4_CLK
    );
  NlwBufferBlock_mialu_index_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_mialu_index_3_CLK
    );
  NlwBufferBlock_miram_contents_ram_15_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_15_7_CLK
    );
  NlwBufferBlock_miram_contents_ram_15_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_miram_contents_ram_15_7_IN
    );
  NlwBufferBlock_miram_contents_ram_15_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_15_6_CLK
    );
  NlwBufferBlock_miram_contents_ram_15_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(6),
      O => NlwBufferSignal_miram_contents_ram_15_6_IN
    );
  NlwBufferBlock_miram_contents_ram_15_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_15_5_CLK
    );
  NlwBufferBlock_miram_contents_ram_15_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(5),
      O => NlwBufferSignal_miram_contents_ram_15_5_IN
    );
  NlwBufferBlock_miram_contents_ram_15_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_15_4_CLK
    );
  NlwBufferBlock_miram_contents_ram_15_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(4),
      O => NlwBufferSignal_miram_contents_ram_15_4_IN
    );
  NlwBufferBlock_miram_contents_ram_14_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_14_7_CLK
    );
  NlwBufferBlock_miram_contents_ram_14_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_miram_contents_ram_14_7_IN
    );
  NlwBufferBlock_miram_contents_ram_14_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_14_6_CLK
    );
  NlwBufferBlock_miram_contents_ram_14_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(6),
      O => NlwBufferSignal_miram_contents_ram_14_6_IN
    );
  NlwBufferBlock_miram_contents_ram_14_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_14_5_CLK
    );
  NlwBufferBlock_miram_contents_ram_14_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(5),
      O => NlwBufferSignal_miram_contents_ram_14_5_IN
    );
  NlwBufferBlock_miram_contents_ram_14_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_14_4_CLK
    );
  NlwBufferBlock_miram_contents_ram_14_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(4),
      O => NlwBufferSignal_miram_contents_ram_14_4_IN
    );
  NlwBufferBlock_miram_contents_ram_33_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_33_7_CLK
    );
  NlwBufferBlock_miram_contents_ram_33_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_miram_contents_ram_33_7_IN
    );
  NlwBufferBlock_miram_contents_ram_33_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_33_6_CLK
    );
  NlwBufferBlock_miram_contents_ram_33_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(6),
      O => NlwBufferSignal_miram_contents_ram_33_6_IN
    );
  NlwBufferBlock_miram_contents_ram_33_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_33_5_CLK
    );
  NlwBufferBlock_miram_contents_ram_33_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(5),
      O => NlwBufferSignal_miram_contents_ram_33_5_IN
    );
  NlwBufferBlock_miram_contents_ram_33_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_33_4_CLK
    );
  NlwBufferBlock_miram_contents_ram_33_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(4),
      O => NlwBufferSignal_miram_contents_ram_33_4_IN
    );
  NlwBufferBlock_miram_contents_ram_38_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_38_7_CLK
    );
  NlwBufferBlock_miram_contents_ram_38_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_miram_contents_ram_38_7_IN
    );
  NlwBufferBlock_miram_contents_ram_38_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_38_6_CLK
    );
  NlwBufferBlock_miram_contents_ram_38_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(6),
      O => NlwBufferSignal_miram_contents_ram_38_6_IN
    );
  NlwBufferBlock_miram_contents_ram_38_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_38_5_CLK
    );
  NlwBufferBlock_miram_contents_ram_38_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(5),
      O => NlwBufferSignal_miram_contents_ram_38_5_IN
    );
  NlwBufferBlock_miram_contents_ram_38_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_38_4_CLK
    );
  NlwBufferBlock_miram_contents_ram_38_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(4),
      O => NlwBufferSignal_miram_contents_ram_38_4_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_ram_full_fb_i_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_ram_full_fb_i_CLK
    );
  NlwBufferBlock_miram_contents_ram_17_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_17_2_CLK
    );
  NlwBufferBlock_miram_contents_ram_17_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_contents_ram_17_2_IN
    );
  NlwBufferBlock_miram_contents_ram_17_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_17_0_CLK
    );
  NlwBufferBlock_miram_contents_ram_17_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_contents_ram_17_0_IN
    );
  NlwBufferBlock_miram_contents_ram_58_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_58_3_CLK
    );
  NlwBufferBlock_miram_contents_ram_58_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_contents_ram_58_3_IN
    );
  NlwBufferBlock_miram_contents_ram_58_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_58_2_CLK
    );
  NlwBufferBlock_miram_contents_ram_58_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_contents_ram_58_2_IN
    );
  NlwBufferBlock_miram_contents_ram_58_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_58_1_CLK
    );
  NlwBufferBlock_miram_contents_ram_58_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_contents_ram_58_1_IN
    );
  NlwBufferBlock_miram_contents_ram_58_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_58_0_CLK
    );
  NlwBufferBlock_miram_contents_ram_58_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_contents_ram_58_0_IN
    );
  NlwBufferBlock_miram_contents_ram_46_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_46_3_CLK
    );
  NlwBufferBlock_miram_contents_ram_46_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_contents_ram_46_3_IN
    );
  NlwBufferBlock_miram_contents_ram_46_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_46_2_CLK
    );
  NlwBufferBlock_miram_contents_ram_46_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_contents_ram_46_2_IN
    );
  NlwBufferBlock_miram_contents_ram_46_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_46_1_CLK
    );
  NlwBufferBlock_miram_contents_ram_46_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_contents_ram_46_1_IN
    );
  NlwBufferBlock_miram_contents_ram_46_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_46_0_CLK
    );
  NlwBufferBlock_miram_contents_ram_46_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_contents_ram_46_0_IN
    );
  NlwBufferBlock_miram_contents_ram_17_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_17_3_CLK
    );
  NlwBufferBlock_miram_contents_ram_17_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_contents_ram_17_3_IN
    );
  NlwBufferBlock_miram_contents_ram_17_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_17_1_CLK
    );
  NlwBufferBlock_miram_contents_ram_17_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_contents_ram_17_1_IN
    );
  NlwBufferBlock_miram_contents_ram_51_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_51_3_CLK
    );
  NlwBufferBlock_miram_contents_ram_51_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_contents_ram_51_3_IN
    );
  NlwBufferBlock_miram_contents_ram_51_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_51_2_CLK
    );
  NlwBufferBlock_miram_contents_ram_51_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_contents_ram_51_2_IN
    );
  NlwBufferBlock_miram_contents_ram_51_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_51_1_CLK
    );
  NlwBufferBlock_miram_contents_ram_51_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_contents_ram_51_1_IN
    );
  NlwBufferBlock_miram_contents_ram_51_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_51_0_CLK
    );
  NlwBufferBlock_miram_contents_ram_51_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_contents_ram_51_0_IN
    );
  NlwBufferBlock_miram_contents_ram_42_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_42_3_CLK
    );
  NlwBufferBlock_miram_contents_ram_42_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_contents_ram_42_3_IN
    );
  NlwBufferBlock_miram_contents_ram_42_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_42_2_CLK
    );
  NlwBufferBlock_miram_contents_ram_42_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_contents_ram_42_2_IN
    );
  NlwBufferBlock_miram_contents_ram_42_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_42_1_CLK
    );
  NlwBufferBlock_miram_contents_ram_42_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_contents_ram_42_1_IN
    );
  NlwBufferBlock_miram_contents_ram_42_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_42_0_CLK
    );
  NlwBufferBlock_miram_contents_ram_42_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_contents_ram_42_0_IN
    );
  NlwBufferBlock_miram_contents_ram_45_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_45_7_CLK
    );
  NlwBufferBlock_miram_contents_ram_45_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_miram_contents_ram_45_7_IN
    );
  NlwBufferBlock_miram_contents_ram_45_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_45_6_CLK
    );
  NlwBufferBlock_miram_contents_ram_45_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(6),
      O => NlwBufferSignal_miram_contents_ram_45_6_IN
    );
  NlwBufferBlock_miram_contents_ram_45_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_45_5_CLK
    );
  NlwBufferBlock_miram_contents_ram_45_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(5),
      O => NlwBufferSignal_miram_contents_ram_45_5_IN
    );
  NlwBufferBlock_miram_contents_ram_45_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_45_4_CLK
    );
  NlwBufferBlock_miram_contents_ram_45_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(4),
      O => NlwBufferSignal_miram_contents_ram_45_4_IN
    );
  NlwBufferBlock_micpu_TMP_reg_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_micpu_TMP_reg_7_CLK
    );
  NlwBufferBlock_micpu_TMP_reg_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ROM_Data_7_0,
      O => NlwBufferSignal_micpu_TMP_reg_7_IN
    );
  NlwBufferBlock_miram_contents_ram_59_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_59_7_CLK
    );
  NlwBufferBlock_miram_contents_ram_59_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_miram_contents_ram_59_7_IN
    );
  NlwBufferBlock_miram_contents_ram_59_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_59_6_CLK
    );
  NlwBufferBlock_miram_contents_ram_59_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(6),
      O => NlwBufferSignal_miram_contents_ram_59_6_IN
    );
  NlwBufferBlock_miram_contents_ram_59_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_59_5_CLK
    );
  NlwBufferBlock_miram_contents_ram_59_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(5),
      O => NlwBufferSignal_miram_contents_ram_59_5_IN
    );
  NlwBufferBlock_miram_contents_ram_59_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_59_4_CLK
    );
  NlwBufferBlock_miram_contents_ram_59_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(4),
      O => NlwBufferSignal_miram_contents_ram_59_4_IN
    );
  NlwBufferBlock_miram_contents_ram_19_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_19_7_CLK
    );
  NlwBufferBlock_miram_contents_ram_19_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_miram_contents_ram_19_7_IN
    );
  NlwBufferBlock_miram_contents_ram_19_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_19_6_CLK
    );
  NlwBufferBlock_miram_contents_ram_19_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(6),
      O => NlwBufferSignal_miram_contents_ram_19_6_IN
    );
  NlwBufferBlock_miram_contents_ram_19_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_19_5_CLK
    );
  NlwBufferBlock_miram_contents_ram_19_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(5),
      O => NlwBufferSignal_miram_contents_ram_19_5_IN
    );
  NlwBufferBlock_miram_contents_ram_19_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_19_4_CLK
    );
  NlwBufferBlock_miram_contents_ram_19_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(4),
      O => NlwBufferSignal_miram_contents_ram_19_4_IN
    );
  NlwBufferBlock_miram_contents_ram_57_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_57_7_CLK
    );
  NlwBufferBlock_miram_contents_ram_57_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_miram_contents_ram_57_7_IN
    );
  NlwBufferBlock_miram_contents_ram_57_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_57_6_CLK
    );
  NlwBufferBlock_miram_contents_ram_57_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(6),
      O => NlwBufferSignal_miram_contents_ram_57_6_IN
    );
  NlwBufferBlock_miram_contents_ram_57_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_57_5_CLK
    );
  NlwBufferBlock_miram_contents_ram_57_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(5),
      O => NlwBufferSignal_miram_contents_ram_57_5_IN
    );
  NlwBufferBlock_miram_contents_ram_57_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_57_4_CLK
    );
  NlwBufferBlock_miram_contents_ram_57_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(4),
      O => NlwBufferSignal_miram_contents_ram_57_4_IN
    );
  NlwBufferBlock_miram_contents_ram_18_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_18_7_CLK
    );
  NlwBufferBlock_miram_contents_ram_18_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_miram_contents_ram_18_7_IN
    );
  NlwBufferBlock_miram_contents_ram_18_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_18_6_CLK
    );
  NlwBufferBlock_miram_contents_ram_18_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(6),
      O => NlwBufferSignal_miram_contents_ram_18_6_IN
    );
  NlwBufferBlock_miram_contents_ram_18_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_18_5_CLK
    );
  NlwBufferBlock_miram_contents_ram_18_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(5),
      O => NlwBufferSignal_miram_contents_ram_18_5_IN
    );
  NlwBufferBlock_miram_contents_ram_18_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_18_4_CLK
    );
  NlwBufferBlock_miram_contents_ram_18_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(4),
      O => NlwBufferSignal_miram_contents_ram_18_4_IN
    );
  NlwBufferBlock_miram_contents_ram_41_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_41_7_CLK
    );
  NlwBufferBlock_miram_contents_ram_41_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_miram_contents_ram_41_7_IN
    );
  NlwBufferBlock_miram_contents_ram_41_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_41_6_CLK
    );
  NlwBufferBlock_miram_contents_ram_41_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(6),
      O => NlwBufferSignal_miram_contents_ram_41_6_IN
    );
  NlwBufferBlock_miram_contents_ram_41_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_41_5_CLK
    );
  NlwBufferBlock_miram_contents_ram_41_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(5),
      O => NlwBufferSignal_miram_contents_ram_41_5_IN
    );
  NlwBufferBlock_miram_contents_ram_41_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_41_4_CLK
    );
  NlwBufferBlock_miram_contents_ram_41_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(4),
      O => NlwBufferSignal_miram_contents_ram_41_4_IN
    );
  NlwBufferBlock_miram_contents_ram_17_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_17_6_CLK
    );
  NlwBufferBlock_miram_contents_ram_17_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(6),
      O => NlwBufferSignal_miram_contents_ram_17_6_IN
    );
  NlwBufferBlock_miram_contents_ram_17_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_17_5_CLK
    );
  NlwBufferBlock_miram_contents_ram_17_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(5),
      O => NlwBufferSignal_miram_contents_ram_17_5_IN
    );
  NlwBufferBlock_miram_contents_ram_17_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_17_4_CLK
    );
  NlwBufferBlock_miram_contents_ram_17_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(4),
      O => NlwBufferSignal_miram_contents_ram_17_4_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_1_CLK
    );
  NlwBufferBlock_midma_current_state_FSM_FFd2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_midma_current_state_FSM_FFd2_CLK
    );
  NlwBufferBlock_midma_current_state_FSM_FFd1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_midma_current_state_FSM_FFd1_CLK
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram3_D_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram3_D_RADR0
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram3_D_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_1_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram3_D_RADR1
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram3_D_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram3_D_RADR2
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram3_D_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_3_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram3_D_RADR3
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram3_D_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram3_D_RADR4
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram3_D_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_5_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram3_D_RADR5
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram3_D_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram3_D_CLK
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram3_D_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram3_D_IN
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram3_D_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram3_D_WADR0
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram3_D_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_1_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram3_D_WADR1
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram3_D_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram3_D_WADR2
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram3_D_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_3_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram3_D_WADR3
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram3_D_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram3_D_WADR4
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram3_D_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_5_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram3_D_WADR5
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram3_D_WE : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_write_en_temp,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram3_D_WE
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram3_C_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram3_C_RADR0
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram3_C_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_1_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram3_C_RADR1
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram3_C_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram3_C_RADR2
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram3_C_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_3_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram3_C_RADR3
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram3_C_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram3_C_RADR4
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram3_C_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_5_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram3_C_RADR5
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram3_C_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram3_C_CLK
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram3_C_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram3_C_IN
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram3_C_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram3_C_WADR0
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram3_C_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_1_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram3_C_WADR1
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram3_C_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram3_C_WADR2
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram3_C_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_3_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram3_C_WADR3
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram3_C_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram3_C_WADR4
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram3_C_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_5_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram3_C_WADR5
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram3_C_WE : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_write_en_temp,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram3_C_WE
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram3_B_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram3_B_RADR0
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram3_B_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_1_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram3_B_RADR1
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram3_B_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram3_B_RADR2
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram3_B_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_3_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram3_B_RADR3
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram3_B_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram3_B_RADR4
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram3_B_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_5_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram3_B_RADR5
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram3_B_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram3_B_CLK
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram3_B_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram3_B_IN
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram3_B_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram3_B_WADR0
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram3_B_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_1_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram3_B_WADR1
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram3_B_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram3_B_WADR2
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram3_B_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_3_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram3_B_WADR3
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram3_B_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram3_B_WADR4
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram3_B_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_5_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram3_B_WADR5
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram3_B_WE : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_write_en_temp,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram3_B_WE
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram3_A_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram3_A_RADR0
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram3_A_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_1_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram3_A_RADR1
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram3_A_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram3_A_RADR2
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram3_A_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_3_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram3_A_RADR3
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram3_A_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram3_A_RADR4
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram3_A_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_5_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram3_A_RADR5
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram3_A_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram3_A_CLK
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram3_A_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram3_A_IN
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram3_A_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram3_A_WADR0
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram3_A_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_1_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram3_A_WADR1
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram3_A_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram3_A_WADR2
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram3_A_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_3_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram3_A_WADR3
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram3_A_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram3_A_WADR4
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram3_A_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_5_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram3_A_WADR5
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram3_A_WE : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_write_en_temp,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram3_A_WE
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram7_D_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram7_D_RADR0
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram7_D_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_1_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram7_D_RADR1
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram7_D_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram7_D_RADR2
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram7_D_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_3_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram7_D_RADR3
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram7_D_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram7_D_RADR4
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram7_D_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_5_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram7_D_RADR5
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram7_D_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram7_D_CLK
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram7_D_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(6),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram7_D_IN
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram7_D_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram7_D_WADR0
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram7_D_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_1_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram7_D_WADR1
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram7_D_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram7_D_WADR2
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram7_D_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_3_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram7_D_WADR3
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram7_D_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram7_D_WADR4
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram7_D_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_5_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram7_D_WADR5
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram7_D_WE : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_write_en_temp,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram7_D_WE
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram7_C_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram7_C_RADR0
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram7_C_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_1_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram7_C_RADR1
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram7_C_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram7_C_RADR2
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram7_C_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_3_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram7_C_RADR3
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram7_C_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram7_C_RADR4
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram7_C_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_5_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram7_C_RADR5
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram7_C_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram7_C_CLK
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram7_C_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(6),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram7_C_IN
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram7_C_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram7_C_WADR0
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram7_C_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_1_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram7_C_WADR1
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram7_C_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram7_C_WADR2
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram7_C_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_3_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram7_C_WADR3
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram7_C_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram7_C_WADR4
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram7_C_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_5_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram7_C_WADR5
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram7_C_WE : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_write_en_temp,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram7_C_WE
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram7_B_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram7_B_RADR0
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram7_B_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_1_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram7_B_RADR1
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram7_B_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram7_B_RADR2
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram7_B_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_3_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram7_B_RADR3
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram7_B_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram7_B_RADR4
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram7_B_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_5_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram7_B_RADR5
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram7_B_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram7_B_CLK
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram7_B_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(6),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram7_B_IN
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram7_B_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram7_B_WADR0
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram7_B_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_1_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram7_B_WADR1
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram7_B_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram7_B_WADR2
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram7_B_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_3_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram7_B_WADR3
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram7_B_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram7_B_WADR4
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram7_B_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_5_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram7_B_WADR5
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram7_B_WE : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_write_en_temp,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram7_B_WE
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram7_A_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram7_A_RADR0
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram7_A_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_1_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram7_A_RADR1
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram7_A_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram7_A_RADR2
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram7_A_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_3_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram7_A_RADR3
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram7_A_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram7_A_RADR4
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram7_A_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_5_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram7_A_RADR5
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram7_A_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram7_A_CLK
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram7_A_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(6),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram7_A_IN
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram7_A_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram7_A_WADR0
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram7_A_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_1_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram7_A_WADR1
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram7_A_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram7_A_WADR2
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram7_A_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_3_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram7_A_WADR3
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram7_A_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram7_A_WADR4
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram7_A_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_5_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram7_A_WADR5
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram7_A_WE : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_write_en_temp,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram7_A_WE
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram5_D_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram5_D_RADR0
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram5_D_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_1_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram5_D_RADR1
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram5_D_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram5_D_RADR2
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram5_D_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_3_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram5_D_RADR3
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram5_D_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram5_D_RADR4
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram5_D_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_5_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram5_D_RADR5
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram5_D_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram5_D_CLK
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram5_D_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram5_D_IN
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram5_D_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram5_D_WADR0
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram5_D_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_1_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram5_D_WADR1
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram5_D_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram5_D_WADR2
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram5_D_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_3_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram5_D_WADR3
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram5_D_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram5_D_WADR4
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram5_D_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_5_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram5_D_WADR5
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram5_D_WE : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_write_en_temp,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram5_D_WE
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram5_C_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram5_C_RADR0
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram5_C_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_1_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram5_C_RADR1
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram5_C_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram5_C_RADR2
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram5_C_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_3_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram5_C_RADR3
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram5_C_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram5_C_RADR4
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram5_C_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_5_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram5_C_RADR5
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram5_C_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram5_C_CLK
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram5_C_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram5_C_IN
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram5_C_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram5_C_WADR0
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram5_C_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_1_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram5_C_WADR1
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram5_C_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram5_C_WADR2
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram5_C_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_3_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram5_C_WADR3
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram5_C_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram5_C_WADR4
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram5_C_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_5_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram5_C_WADR5
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram5_C_WE : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_write_en_temp,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram5_C_WE
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram5_B_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram5_B_RADR0
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram5_B_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_1_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram5_B_RADR1
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram5_B_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram5_B_RADR2
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram5_B_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_3_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram5_B_RADR3
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram5_B_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram5_B_RADR4
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram5_B_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_5_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram5_B_RADR5
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram5_B_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram5_B_CLK
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram5_B_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram5_B_IN
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram5_B_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram5_B_WADR0
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram5_B_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_1_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram5_B_WADR1
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram5_B_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram5_B_WADR2
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram5_B_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_3_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram5_B_WADR3
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram5_B_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram5_B_WADR4
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram5_B_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_5_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram5_B_WADR5
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram5_B_WE : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_write_en_temp,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram5_B_WE
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram5_A_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram5_A_RADR0
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram5_A_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_1_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram5_A_RADR1
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram5_A_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram5_A_RADR2
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram5_A_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_3_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram5_A_RADR3
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram5_A_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram5_A_RADR4
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram5_A_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_5_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram5_A_RADR5
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram5_A_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram5_A_CLK
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram5_A_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram5_A_IN
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram5_A_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram5_A_WADR0
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram5_A_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_1_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram5_A_WADR1
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram5_A_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram5_A_WADR2
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram5_A_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_3_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram5_A_WADR3
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram5_A_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram5_A_WADR4
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram5_A_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_5_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram5_A_WADR5
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram5_A_WE : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_write_en_temp,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram5_A_WE
    );
  NlwBufferBlock_micpu_INS_reg_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_micpu_INS_reg_0_CLK
    );
  NlwBufferBlock_micpu_INS_reg_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ROM_Data(0),
      O => NlwBufferSignal_micpu_INS_reg_0_IN
    );
  NlwBufferBlock_miram_contents_ram_33_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_33_3_CLK
    );
  NlwBufferBlock_miram_contents_ram_33_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_contents_ram_33_3_IN
    );
  NlwBufferBlock_miram_contents_ram_33_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_33_2_CLK
    );
  NlwBufferBlock_miram_contents_ram_33_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_contents_ram_33_2_IN
    );
  NlwBufferBlock_miram_contents_ram_33_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_33_1_CLK
    );
  NlwBufferBlock_miram_contents_ram_33_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_contents_ram_33_1_IN
    );
  NlwBufferBlock_miram_contents_ram_33_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_33_0_CLK
    );
  NlwBufferBlock_miram_contents_ram_33_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_contents_ram_33_0_IN
    );
  NlwBufferBlock_midma_address_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_midma_address_5_CLK
    );
  NlwBufferBlock_midma_address_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_midma_address_4_CLK
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram2_D_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram2_D_RADR0
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram2_D_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_1_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram2_D_RADR1
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram2_D_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram2_D_RADR2
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram2_D_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_3_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram2_D_RADR3
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram2_D_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram2_D_RADR4
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram2_D_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_5_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram2_D_RADR5
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram2_D_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram2_D_CLK
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram2_D_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram2_D_IN
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram2_D_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram2_D_WADR0
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram2_D_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_1_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram2_D_WADR1
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram2_D_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram2_D_WADR2
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram2_D_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_3_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram2_D_WADR3
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram2_D_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram2_D_WADR4
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram2_D_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_5_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram2_D_WADR5
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram2_D_WE : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_write_en_temp,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram2_D_WE
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram2_C_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram2_C_RADR0
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram2_C_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_1_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram2_C_RADR1
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram2_C_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram2_C_RADR2
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram2_C_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_3_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram2_C_RADR3
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram2_C_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram2_C_RADR4
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram2_C_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_5_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram2_C_RADR5
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram2_C_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram2_C_CLK
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram2_C_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram2_C_IN
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram2_C_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram2_C_WADR0
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram2_C_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_1_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram2_C_WADR1
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram2_C_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram2_C_WADR2
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram2_C_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_3_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram2_C_WADR3
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram2_C_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram2_C_WADR4
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram2_C_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_5_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram2_C_WADR5
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram2_C_WE : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_write_en_temp,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram2_C_WE
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram2_B_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram2_B_RADR0
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram2_B_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_1_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram2_B_RADR1
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram2_B_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram2_B_RADR2
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram2_B_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_3_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram2_B_RADR3
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram2_B_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram2_B_RADR4
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram2_B_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_5_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram2_B_RADR5
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram2_B_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram2_B_CLK
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram2_B_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram2_B_IN
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram2_B_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram2_B_WADR0
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram2_B_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_1_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram2_B_WADR1
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram2_B_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram2_B_WADR2
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram2_B_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_3_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram2_B_WADR3
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram2_B_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram2_B_WADR4
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram2_B_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_5_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram2_B_WADR5
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram2_B_WE : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_write_en_temp,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram2_B_WE
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram2_A_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram2_A_RADR0
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram2_A_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_1_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram2_A_RADR1
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram2_A_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram2_A_RADR2
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram2_A_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_3_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram2_A_RADR3
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram2_A_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram2_A_RADR4
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram2_A_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_5_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram2_A_RADR5
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram2_A_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram2_A_CLK
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram2_A_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram2_A_IN
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram2_A_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram2_A_WADR0
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram2_A_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_1_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram2_A_WADR1
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram2_A_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram2_A_WADR2
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram2_A_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_3_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram2_A_WADR3
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram2_A_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram2_A_WADR4
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram2_A_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_5_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram2_A_WADR5
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram2_A_WE : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_write_en_temp,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram2_A_WE
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram6_D_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram6_D_RADR0
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram6_D_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_1_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram6_D_RADR1
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram6_D_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram6_D_RADR2
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram6_D_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_3_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram6_D_RADR3
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram6_D_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram6_D_RADR4
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram6_D_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_5_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram6_D_RADR5
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram6_D_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram6_D_CLK
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram6_D_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(5),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram6_D_IN
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram6_D_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram6_D_WADR0
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram6_D_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_1_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram6_D_WADR1
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram6_D_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram6_D_WADR2
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram6_D_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_3_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram6_D_WADR3
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram6_D_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram6_D_WADR4
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram6_D_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_5_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram6_D_WADR5
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram6_D_WE : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_write_en_temp,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram6_D_WE
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram6_C_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram6_C_RADR0
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram6_C_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_1_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram6_C_RADR1
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram6_C_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram6_C_RADR2
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram6_C_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_3_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram6_C_RADR3
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram6_C_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram6_C_RADR4
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram6_C_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_5_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram6_C_RADR5
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram6_C_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram6_C_CLK
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram6_C_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(5),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram6_C_IN
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram6_C_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram6_C_WADR0
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram6_C_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_1_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram6_C_WADR1
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram6_C_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram6_C_WADR2
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram6_C_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_3_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram6_C_WADR3
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram6_C_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram6_C_WADR4
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram6_C_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_5_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram6_C_WADR5
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram6_C_WE : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_write_en_temp,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram6_C_WE
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram6_B_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram6_B_RADR0
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram6_B_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_1_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram6_B_RADR1
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram6_B_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram6_B_RADR2
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram6_B_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_3_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram6_B_RADR3
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram6_B_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram6_B_RADR4
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram6_B_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_5_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram6_B_RADR5
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram6_B_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram6_B_CLK
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram6_B_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(5),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram6_B_IN
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram6_B_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram6_B_WADR0
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram6_B_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_1_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram6_B_WADR1
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram6_B_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram6_B_WADR2
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram6_B_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_3_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram6_B_WADR3
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram6_B_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram6_B_WADR4
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram6_B_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_5_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram6_B_WADR5
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram6_B_WE : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_write_en_temp,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram6_B_WE
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram6_A_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram6_A_RADR0
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram6_A_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_1_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram6_A_RADR1
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram6_A_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram6_A_RADR2
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram6_A_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_3_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram6_A_RADR3
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram6_A_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram6_A_RADR4
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram6_A_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_5_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram6_A_RADR5
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram6_A_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram6_A_CLK
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram6_A_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(5),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram6_A_IN
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram6_A_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram6_A_WADR0
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram6_A_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_1_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram6_A_WADR1
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram6_A_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram6_A_WADR2
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram6_A_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_3_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram6_A_WADR3
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram6_A_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram6_A_WADR4
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram6_A_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_5_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram6_A_WADR5
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram6_A_WE : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_write_en_temp,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram6_A_WE
    );
  NlwBufferBlock_miram_contents_ram_52_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_52_7_CLK
    );
  NlwBufferBlock_miram_contents_ram_52_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_miram_contents_ram_52_7_IN
    );
  NlwBufferBlock_miram_contents_ram_52_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_52_6_CLK
    );
  NlwBufferBlock_miram_contents_ram_52_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(6),
      O => NlwBufferSignal_miram_contents_ram_52_6_IN
    );
  NlwBufferBlock_miram_contents_ram_52_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_52_5_CLK
    );
  NlwBufferBlock_miram_contents_ram_52_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(5),
      O => NlwBufferSignal_miram_contents_ram_52_5_IN
    );
  NlwBufferBlock_miram_contents_ram_52_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_52_4_CLK
    );
  NlwBufferBlock_miram_contents_ram_52_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(4),
      O => NlwBufferSignal_miram_contents_ram_52_4_IN
    );
  NlwBufferBlock_miram_contents_ram_23_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_23_7_CLK
    );
  NlwBufferBlock_miram_contents_ram_23_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_miram_contents_ram_23_7_IN
    );
  NlwBufferBlock_miram_contents_ram_23_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_23_6_CLK
    );
  NlwBufferBlock_miram_contents_ram_23_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(6),
      O => NlwBufferSignal_miram_contents_ram_23_6_IN
    );
  NlwBufferBlock_miram_contents_ram_23_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_23_5_CLK
    );
  NlwBufferBlock_miram_contents_ram_23_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(5),
      O => NlwBufferSignal_miram_contents_ram_23_5_IN
    );
  NlwBufferBlock_miram_contents_ram_23_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_23_4_CLK
    );
  NlwBufferBlock_miram_contents_ram_23_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(4),
      O => NlwBufferSignal_miram_contents_ram_23_4_IN
    );
  NlwBufferBlock_miram_contents_ram_21_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_21_7_CLK
    );
  NlwBufferBlock_miram_contents_ram_21_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_miram_contents_ram_21_7_IN
    );
  NlwBufferBlock_miram_contents_ram_21_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_21_6_CLK
    );
  NlwBufferBlock_miram_contents_ram_21_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(6),
      O => NlwBufferSignal_miram_contents_ram_21_6_IN
    );
  NlwBufferBlock_miram_contents_ram_21_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_21_5_CLK
    );
  NlwBufferBlock_miram_contents_ram_21_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(5),
      O => NlwBufferSignal_miram_contents_ram_21_5_IN
    );
  NlwBufferBlock_miram_contents_ram_21_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_21_4_CLK
    );
  NlwBufferBlock_miram_contents_ram_21_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(4),
      O => NlwBufferSignal_miram_contents_ram_21_4_IN
    );
  NlwBufferBlock_miram_contents_ram_36_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_36_7_CLK
    );
  NlwBufferBlock_miram_contents_ram_36_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_miram_contents_ram_36_7_IN
    );
  NlwBufferBlock_miram_contents_ram_36_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_36_6_CLK
    );
  NlwBufferBlock_miram_contents_ram_36_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(6),
      O => NlwBufferSignal_miram_contents_ram_36_6_IN
    );
  NlwBufferBlock_miram_contents_ram_36_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_36_5_CLK
    );
  NlwBufferBlock_miram_contents_ram_36_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(5),
      O => NlwBufferSignal_miram_contents_ram_36_5_IN
    );
  NlwBufferBlock_miram_contents_ram_36_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_36_4_CLK
    );
  NlwBufferBlock_miram_contents_ram_36_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(4),
      O => NlwBufferSignal_miram_contents_ram_36_4_IN
    );
  NlwBufferBlock_miram_contents_ram_17_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_17_7_CLK
    );
  NlwBufferBlock_miram_contents_ram_17_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_miram_contents_ram_17_7_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_3_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_2_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_1_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_0_CLK
    );
  NlwBufferBlock_RS232_PHY_Receiver_Store_out_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Receiver_Store_out_CLK
    );
  NlwBufferBlock_RS232_PHY_Receiver_Code_out_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Receiver_Code_out_CLK
    );
  NlwBufferBlock_miram_contents_ram_20_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_20_3_CLK
    );
  NlwBufferBlock_miram_contents_ram_20_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_contents_ram_20_3_IN
    );
  NlwBufferBlock_miram_contents_ram_20_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_20_0_CLK
    );
  NlwBufferBlock_miram_contents_ram_20_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_contents_ram_20_0_IN
    );
  NlwBufferBlock_miram_contents_ram_22_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_22_3_CLK
    );
  NlwBufferBlock_miram_contents_ram_22_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_contents_ram_22_3_IN
    );
  NlwBufferBlock_miram_contents_ram_22_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_22_2_CLK
    );
  NlwBufferBlock_miram_contents_ram_22_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_contents_ram_22_2_IN
    );
  NlwBufferBlock_miram_contents_ram_22_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_22_1_CLK
    );
  NlwBufferBlock_miram_contents_ram_22_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_contents_ram_22_1_IN
    );
  NlwBufferBlock_miram_contents_ram_22_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_22_0_CLK
    );
  NlwBufferBlock_miram_contents_ram_22_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_contents_ram_22_0_IN
    );
  NlwBufferBlock_miram_contents_ram_20_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_20_2_CLK
    );
  NlwBufferBlock_miram_contents_ram_20_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_contents_ram_20_2_IN
    );
  NlwBufferBlock_miram_contents_ram_20_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_20_1_CLK
    );
  NlwBufferBlock_miram_contents_ram_20_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_contents_ram_20_1_IN
    );
  NlwBufferBlock_micpu_TMP_reg_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_micpu_TMP_reg_3_CLK
    );
  NlwBufferBlock_micpu_TMP_reg_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ROM_Data_3_0,
      O => NlwBufferSignal_micpu_TMP_reg_3_IN
    );
  NlwBufferBlock_micpu_TMP_reg_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_micpu_TMP_reg_2_CLK
    );
  NlwBufferBlock_micpu_TMP_reg_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ROM_Data(2),
      O => NlwBufferSignal_micpu_TMP_reg_2_IN
    );
  NlwBufferBlock_micpu_TMP_reg_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_micpu_TMP_reg_1_CLK
    );
  NlwBufferBlock_micpu_TMP_reg_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ROM_Data(1),
      O => NlwBufferSignal_micpu_TMP_reg_1_IN
    );
  NlwBufferBlock_miram_contents_ram_44_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_44_3_CLK
    );
  NlwBufferBlock_miram_contents_ram_44_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_contents_ram_44_3_IN
    );
  NlwBufferBlock_miram_contents_ram_44_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_44_2_CLK
    );
  NlwBufferBlock_miram_contents_ram_44_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_contents_ram_44_2_IN
    );
  NlwBufferBlock_miram_contents_ram_44_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_44_1_CLK
    );
  NlwBufferBlock_miram_contents_ram_44_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_contents_ram_44_1_IN
    );
  NlwBufferBlock_miram_contents_ram_44_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_44_0_CLK
    );
  NlwBufferBlock_miram_contents_ram_44_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_contents_ram_44_0_IN
    );
  NlwBufferBlock_miram_contents_ram_59_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_59_3_CLK
    );
  NlwBufferBlock_miram_contents_ram_59_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_contents_ram_59_3_IN
    );
  NlwBufferBlock_miram_contents_ram_59_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_59_2_CLK
    );
  NlwBufferBlock_miram_contents_ram_59_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_59_1_CLK
    );
  NlwBufferBlock_miram_contents_ram_59_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_contents_ram_59_1_IN
    );
  NlwBufferBlock_miram_contents_ram_59_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_59_0_CLK
    );
  NlwBufferBlock_miram_contents_ram_59_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_contents_ram_59_0_IN
    );
  NlwBufferBlock_miram_contents_ram_4_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_4_3_CLK
    );
  NlwBufferBlock_miram_contents_ram_4_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_contents_ram_4_3_IN
    );
  NlwBufferBlock_miram_contents_ram_4_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_4_2_CLK
    );
  NlwBufferBlock_miram_contents_ram_4_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_contents_ram_4_2_IN
    );
  NlwBufferBlock_miram_contents_ram_4_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_4_1_CLK
    );
  NlwBufferBlock_miram_contents_ram_4_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_contents_ram_4_1_IN
    );
  NlwBufferBlock_miram_contents_ram_4_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_4_0_CLK
    );
  NlwBufferBlock_miram_contents_ram_4_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_contents_ram_4_0_IN
    );
  NlwBufferBlock_miram_contents_ram_9_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_9_7_CLK
    );
  NlwBufferBlock_miram_contents_ram_9_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_miram_contents_ram_9_7_IN
    );
  NlwBufferBlock_miram_contents_ram_9_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_9_6_CLK
    );
  NlwBufferBlock_miram_contents_ram_9_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(6),
      O => NlwBufferSignal_miram_contents_ram_9_6_IN
    );
  NlwBufferBlock_miram_contents_ram_9_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_9_5_CLK
    );
  NlwBufferBlock_miram_contents_ram_9_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(5),
      O => NlwBufferSignal_miram_contents_ram_9_5_IN
    );
  NlwBufferBlock_miram_contents_ram_9_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_9_4_CLK
    );
  NlwBufferBlock_miram_contents_ram_9_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(4),
      O => NlwBufferSignal_miram_contents_ram_9_4_IN
    );
  NlwBufferBlock_miram_contents_ram_28_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_28_7_CLK
    );
  NlwBufferBlock_miram_contents_ram_28_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_miram_contents_ram_28_7_IN
    );
  NlwBufferBlock_miram_contents_ram_28_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_28_6_CLK
    );
  NlwBufferBlock_miram_contents_ram_28_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(6),
      O => NlwBufferSignal_miram_contents_ram_28_6_IN
    );
  NlwBufferBlock_miram_contents_ram_28_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_28_5_CLK
    );
  NlwBufferBlock_miram_contents_ram_28_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(5),
      O => NlwBufferSignal_miram_contents_ram_28_5_IN
    );
  NlwBufferBlock_miram_contents_ram_28_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_28_4_CLK
    );
  NlwBufferBlock_miram_contents_ram_28_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(4),
      O => NlwBufferSignal_miram_contents_ram_28_4_IN
    );
  NlwBufferBlock_miram_contents_ram_32_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_32_7_CLK
    );
  NlwBufferBlock_miram_contents_ram_32_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_miram_contents_ram_32_7_IN
    );
  NlwBufferBlock_miram_contents_ram_32_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_32_6_CLK
    );
  NlwBufferBlock_miram_contents_ram_32_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(6),
      O => NlwBufferSignal_miram_contents_ram_32_6_IN
    );
  NlwBufferBlock_miram_contents_ram_32_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_32_5_CLK
    );
  NlwBufferBlock_miram_contents_ram_32_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(5),
      O => NlwBufferSignal_miram_contents_ram_32_5_IN
    );
  NlwBufferBlock_miram_contents_ram_32_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_32_4_CLK
    );
  NlwBufferBlock_miram_contents_ram_32_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(4),
      O => NlwBufferSignal_miram_contents_ram_32_4_IN
    );
  NlwBufferBlock_miram_contents_ram_39_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_39_7_CLK
    );
  NlwBufferBlock_miram_contents_ram_39_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_miram_contents_ram_39_7_IN
    );
  NlwBufferBlock_miram_contents_ram_39_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_39_6_CLK
    );
  NlwBufferBlock_miram_contents_ram_39_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(6),
      O => NlwBufferSignal_miram_contents_ram_39_6_IN
    );
  NlwBufferBlock_miram_contents_ram_39_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_39_5_CLK
    );
  NlwBufferBlock_miram_contents_ram_39_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(5),
      O => NlwBufferSignal_miram_contents_ram_39_5_IN
    );
  NlwBufferBlock_miram_contents_ram_39_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_39_4_CLK
    );
  NlwBufferBlock_miram_contents_ram_39_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(4),
      O => NlwBufferSignal_miram_contents_ram_39_4_IN
    );
  NlwBufferBlock_miram_contents_ram_37_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_37_7_CLK
    );
  NlwBufferBlock_miram_contents_ram_37_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_miram_contents_ram_37_7_IN
    );
  NlwBufferBlock_miram_contents_ram_37_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_37_6_CLK
    );
  NlwBufferBlock_miram_contents_ram_37_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(6),
      O => NlwBufferSignal_miram_contents_ram_37_6_IN
    );
  NlwBufferBlock_miram_contents_ram_37_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_37_5_CLK
    );
  NlwBufferBlock_miram_contents_ram_37_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(5),
      O => NlwBufferSignal_miram_contents_ram_37_5_IN
    );
  NlwBufferBlock_miram_contents_ram_37_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_37_4_CLK
    );
  NlwBufferBlock_miram_contents_ram_37_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(4),
      O => NlwBufferSignal_miram_contents_ram_37_4_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_3_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(3),
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_3_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_2_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(2),
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_2_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_1_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(1),
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_1_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_0_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(0),
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_0_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_ram_empty_i_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_ram_empty_i_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_ram_empty_i_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_going_empty_PWR_32_o_MUX_8_o,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_ram_empty_i_IN
    );
  NlwBufferBlock_miram_contents_ram_49_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_49_3_CLK
    );
  NlwBufferBlock_miram_contents_ram_49_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_contents_ram_49_3_IN
    );
  NlwBufferBlock_miram_contents_ram_49_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_49_2_CLK
    );
  NlwBufferBlock_miram_contents_ram_49_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_contents_ram_49_2_IN
    );
  NlwBufferBlock_miram_contents_ram_49_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_49_1_CLK
    );
  NlwBufferBlock_miram_contents_ram_49_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_contents_ram_49_1_IN
    );
  NlwBufferBlock_miram_contents_ram_49_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_49_0_CLK
    );
  NlwBufferBlock_miram_contents_ram_49_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_contents_ram_49_0_IN
    );
  NlwBufferBlock_midma_data_read_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_midma_data_read_CLK
    );
  NlwBufferBlock_midma_current_state_FSM_FFd3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_midma_current_state_FSM_FFd3_CLK
    );
  NlwBufferBlock_midma_current_state_FSM_FFd4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_midma_current_state_FSM_FFd4_CLK
    );
  NlwBufferBlock_miram_contents_ram_40_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_40_2_CLK
    );
  NlwBufferBlock_miram_contents_ram_40_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_contents_ram_40_2_IN
    );
  NlwBufferBlock_miram_contents_ram_60_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_60_3_CLK
    );
  NlwBufferBlock_miram_contents_ram_60_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_contents_ram_60_3_IN
    );
  NlwBufferBlock_miram_contents_ram_60_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_60_2_CLK
    );
  NlwBufferBlock_miram_contents_ram_60_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_contents_ram_60_2_IN
    );
  NlwBufferBlock_miram_contents_ram_60_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_60_1_CLK
    );
  NlwBufferBlock_miram_contents_ram_60_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_contents_ram_60_1_IN
    );
  NlwBufferBlock_miram_contents_ram_60_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_60_0_CLK
    );
  NlwBufferBlock_miram_contents_ram_60_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_contents_ram_60_0_IN
    );
  NlwBufferBlock_micpu_TMP_reg_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_micpu_TMP_reg_0_CLK
    );
  NlwBufferBlock_micpu_TMP_reg_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ROM_Data(0),
      O => NlwBufferSignal_micpu_TMP_reg_0_IN
    );
  NlwBufferBlock_midma_address_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_midma_address_2_CLK
    );
  NlwBufferBlock_miram_contents_ram_40_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_40_3_CLK
    );
  NlwBufferBlock_miram_contents_ram_40_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_contents_ram_40_3_IN
    );
  NlwBufferBlock_miram_contents_ram_40_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_40_1_CLK
    );
  NlwBufferBlock_miram_contents_ram_40_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_contents_ram_40_1_IN
    );
  NlwBufferBlock_miram_contents_ram_40_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_40_0_CLK
    );
  NlwBufferBlock_miram_contents_ram_40_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_contents_ram_40_0_IN
    );
  NlwBufferBlock_micpu_INS_reg_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_micpu_INS_reg_4_CLK
    );
  NlwBufferBlock_micpu_INS_reg_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ROM_Data_4_0,
      O => NlwBufferSignal_micpu_INS_reg_4_IN
    );
  NlwBufferBlock_miram_contents_ram_60_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_60_7_CLK
    );
  NlwBufferBlock_miram_contents_ram_60_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_miram_contents_ram_60_7_IN
    );
  NlwBufferBlock_miram_contents_ram_60_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_60_6_CLK
    );
  NlwBufferBlock_miram_contents_ram_60_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(6),
      O => NlwBufferSignal_miram_contents_ram_60_6_IN
    );
  NlwBufferBlock_miram_contents_ram_60_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_60_5_CLK
    );
  NlwBufferBlock_miram_contents_ram_60_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(5),
      O => NlwBufferSignal_miram_contents_ram_60_5_IN
    );
  NlwBufferBlock_miram_contents_ram_60_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_60_4_CLK
    );
  NlwBufferBlock_miram_contents_ram_60_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(4),
      O => NlwBufferSignal_miram_contents_ram_60_4_IN
    );
  NlwBufferBlock_miram_contents_ram_48_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_48_7_CLK
    );
  NlwBufferBlock_miram_contents_ram_48_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_miram_contents_ram_48_7_IN
    );
  NlwBufferBlock_miram_contents_ram_48_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_48_6_CLK
    );
  NlwBufferBlock_miram_contents_ram_48_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(6),
      O => NlwBufferSignal_miram_contents_ram_48_6_IN
    );
  NlwBufferBlock_miram_contents_ram_48_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_48_5_CLK
    );
  NlwBufferBlock_miram_contents_ram_48_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(5),
      O => NlwBufferSignal_miram_contents_ram_48_5_IN
    );
  NlwBufferBlock_miram_contents_ram_48_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_48_4_CLK
    );
  NlwBufferBlock_miram_contents_ram_48_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(4),
      O => NlwBufferSignal_miram_contents_ram_48_4_IN
    );
  NlwBufferBlock_miram_contents_ram_46_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_46_7_CLK
    );
  NlwBufferBlock_miram_contents_ram_46_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_miram_contents_ram_46_7_IN
    );
  NlwBufferBlock_miram_contents_ram_46_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_46_6_CLK
    );
  NlwBufferBlock_miram_contents_ram_46_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(6),
      O => NlwBufferSignal_miram_contents_ram_46_6_IN
    );
  NlwBufferBlock_miram_contents_ram_46_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_46_5_CLK
    );
  NlwBufferBlock_miram_contents_ram_46_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(5),
      O => NlwBufferSignal_miram_contents_ram_46_5_IN
    );
  NlwBufferBlock_miram_contents_ram_46_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_46_4_CLK
    );
  NlwBufferBlock_miram_contents_ram_46_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(4),
      O => NlwBufferSignal_miram_contents_ram_46_4_IN
    );
  NlwBufferBlock_miram_contents_ram_51_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_51_7_CLK
    );
  NlwBufferBlock_miram_contents_ram_51_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_miram_contents_ram_51_7_IN
    );
  NlwBufferBlock_miram_contents_ram_51_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_51_6_CLK
    );
  NlwBufferBlock_miram_contents_ram_51_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(6),
      O => NlwBufferSignal_miram_contents_ram_51_6_IN
    );
  NlwBufferBlock_miram_contents_ram_51_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_51_5_CLK
    );
  NlwBufferBlock_miram_contents_ram_51_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(5),
      O => NlwBufferSignal_miram_contents_ram_51_5_IN
    );
  NlwBufferBlock_miram_contents_ram_51_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_51_4_CLK
    );
  NlwBufferBlock_miram_contents_ram_51_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(4),
      O => NlwBufferSignal_miram_contents_ram_51_4_IN
    );
  NlwBufferBlock_miram_contents_ram_43_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_43_7_CLK
    );
  NlwBufferBlock_miram_contents_ram_43_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_miram_contents_ram_43_7_IN
    );
  NlwBufferBlock_miram_contents_ram_43_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_43_6_CLK
    );
  NlwBufferBlock_miram_contents_ram_43_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(6),
      O => NlwBufferSignal_miram_contents_ram_43_6_IN
    );
  NlwBufferBlock_miram_contents_ram_43_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_43_5_CLK
    );
  NlwBufferBlock_miram_contents_ram_43_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(5),
      O => NlwBufferSignal_miram_contents_ram_43_5_IN
    );
  NlwBufferBlock_miram_contents_ram_43_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_43_4_CLK
    );
  NlwBufferBlock_miram_contents_ram_43_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(4),
      O => NlwBufferSignal_miram_contents_ram_43_4_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_3_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(3),
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_3_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_2_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(2),
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_2_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_1_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(1),
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_1_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_0_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(0),
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_0_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_3_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_2_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_1_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_0_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_CLK
    );
  NlwBufferBlock_RS232_PHY_Receiver_Valid_out_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Receiver_Valid_out_CLK
    );
  NlwBufferBlock_RS232_PHY_Shift_content_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Shift_content_3_CLK
    );
  NlwBufferBlock_RS232_PHY_Shift_content_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Shift_content(4),
      O => NlwBufferSignal_RS232_PHY_Shift_content_3_IN
    );
  NlwBufferBlock_RS232_PHY_Shift_content_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Shift_content_2_CLK
    );
  NlwBufferBlock_RS232_PHY_Shift_content_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Shift_content(3),
      O => NlwBufferSignal_RS232_PHY_Shift_content_2_IN
    );
  NlwBufferBlock_RS232_PHY_Shift_content_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Shift_content_1_CLK
    );
  NlwBufferBlock_RS232_PHY_Shift_content_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Shift_content(2),
      O => NlwBufferSignal_RS232_PHY_Shift_content_1_IN
    );
  NlwBufferBlock_RS232_PHY_Shift_content_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Shift_content_0_CLK
    );
  NlwBufferBlock_RS232_PHY_Shift_content_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Shift_content(1),
      O => NlwBufferSignal_RS232_PHY_Shift_content_0_IN
    );
  NlwBufferBlock_RS232_PHY_Shift_content_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Shift_content_7_CLK
    );
  NlwBufferBlock_RS232_PHY_Shift_content_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Receiver_Code_out_0,
      O => NlwBufferSignal_RS232_PHY_Shift_content_7_IN
    );
  NlwBufferBlock_RS232_PHY_Shift_content_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Shift_content_6_CLK
    );
  NlwBufferBlock_RS232_PHY_Shift_content_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Shift_content(7),
      O => NlwBufferSignal_RS232_PHY_Shift_content_6_IN
    );
  NlwBufferBlock_RS232_PHY_Shift_content_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Shift_content_5_CLK
    );
  NlwBufferBlock_RS232_PHY_Shift_content_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Shift_content(6),
      O => NlwBufferSignal_RS232_PHY_Shift_content_5_IN
    );
  NlwBufferBlock_RS232_PHY_Shift_content_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Shift_content_4_CLK
    );
  NlwBufferBlock_RS232_PHY_Shift_content_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Shift_content(5),
      O => NlwBufferSignal_RS232_PHY_Shift_content_4_IN
    );
  NlwBufferBlock_miram_contents_ram_52_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_52_3_CLK
    );
  NlwBufferBlock_miram_contents_ram_52_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_contents_ram_52_3_IN
    );
  NlwBufferBlock_miram_contents_ram_52_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_52_2_CLK
    );
  NlwBufferBlock_miram_contents_ram_52_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_contents_ram_52_2_IN
    );
  NlwBufferBlock_miram_contents_ram_52_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_52_1_CLK
    );
  NlwBufferBlock_miram_contents_ram_52_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_contents_ram_52_1_IN
    );
  NlwBufferBlock_miram_contents_ram_48_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_48_3_CLK
    );
  NlwBufferBlock_miram_contents_ram_48_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_contents_ram_48_3_IN
    );
  NlwBufferBlock_miram_contents_ram_48_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_48_2_CLK
    );
  NlwBufferBlock_miram_contents_ram_48_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_contents_ram_48_2_IN
    );
  NlwBufferBlock_miram_contents_ram_48_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_48_1_CLK
    );
  NlwBufferBlock_miram_contents_ram_48_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_contents_ram_48_1_IN
    );
  NlwBufferBlock_miram_contents_ram_48_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_48_0_CLK
    );
  NlwBufferBlock_miram_contents_ram_48_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_contents_ram_48_0_IN
    );
  NlwBufferBlock_miram_contents_ram_63_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_63_3_CLK
    );
  NlwBufferBlock_miram_contents_ram_63_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_contents_ram_63_3_IN
    );
  NlwBufferBlock_miram_contents_ram_63_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_63_2_CLK
    );
  NlwBufferBlock_miram_contents_ram_63_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_contents_ram_63_2_IN
    );
  NlwBufferBlock_miram_contents_ram_63_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_63_1_CLK
    );
  NlwBufferBlock_miram_contents_ram_63_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_contents_ram_63_1_IN
    );
  NlwBufferBlock_miram_contents_ram_63_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_63_0_CLK
    );
  NlwBufferBlock_miram_contents_ram_63_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_contents_ram_63_0_IN
    );
  NlwBufferBlock_miram_contents_ram_52_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_52_0_CLK
    );
  NlwBufferBlock_miram_contents_ram_52_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_contents_ram_52_0_IN
    );
  NlwBufferBlock_mialu_index_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_mialu_index_2_CLK
    );
  NlwBufferBlock_mialu_index_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_mialu_index_1_CLK
    );
  NlwBufferBlock_mialu_index_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_mialu_index_0_CLK
    );
  NlwBufferBlock_miram_contents_ram_61_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_61_6_CLK
    );
  NlwBufferBlock_miram_contents_ram_61_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(6),
      O => NlwBufferSignal_miram_contents_ram_61_6_IN
    );
  NlwBufferBlock_miram_contents_ram_61_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_61_5_CLK
    );
  NlwBufferBlock_miram_contents_ram_61_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(5),
      O => NlwBufferSignal_miram_contents_ram_61_5_IN
    );
  NlwBufferBlock_miram_contents_ram_61_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_61_4_CLK
    );
  NlwBufferBlock_miram_contents_ram_61_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(4),
      O => NlwBufferSignal_miram_contents_ram_61_4_IN
    );
  NlwBufferBlock_miram_contents_ram_61_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_61_3_CLK
    );
  NlwBufferBlock_miram_contents_ram_22_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_22_7_CLK
    );
  NlwBufferBlock_miram_contents_ram_22_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_miram_contents_ram_22_7_IN
    );
  NlwBufferBlock_miram_contents_ram_22_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_22_6_CLK
    );
  NlwBufferBlock_miram_contents_ram_22_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(6),
      O => NlwBufferSignal_miram_contents_ram_22_6_IN
    );
  NlwBufferBlock_miram_contents_ram_22_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_22_5_CLK
    );
  NlwBufferBlock_miram_contents_ram_22_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(5),
      O => NlwBufferSignal_miram_contents_ram_22_5_IN
    );
  NlwBufferBlock_miram_contents_ram_22_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_22_4_CLK
    );
  NlwBufferBlock_miram_contents_ram_16_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_16_7_CLK
    );
  NlwBufferBlock_miram_contents_ram_16_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_miram_contents_ram_16_7_IN
    );
  NlwBufferBlock_miram_contents_ram_16_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_16_6_CLK
    );
  NlwBufferBlock_miram_contents_ram_16_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_16_5_CLK
    );
  NlwBufferBlock_miram_contents_ram_16_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(5),
      O => NlwBufferSignal_miram_contents_ram_16_5_IN
    );
  NlwBufferBlock_miram_contents_ram_16_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_16_4_CLK
    );
  NlwBufferBlock_miram_contents_ram_16_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(4),
      O => NlwBufferSignal_miram_contents_ram_16_4_IN
    );
  NlwBufferBlock_miram_contents_ram_50_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_50_7_CLK
    );
  NlwBufferBlock_miram_contents_ram_50_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_miram_contents_ram_50_7_IN
    );
  NlwBufferBlock_miram_contents_ram_50_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_50_6_CLK
    );
  NlwBufferBlock_miram_contents_ram_50_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(6),
      O => NlwBufferSignal_miram_contents_ram_50_6_IN
    );
  NlwBufferBlock_miram_contents_ram_50_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_50_5_CLK
    );
  NlwBufferBlock_miram_contents_ram_50_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(5),
      O => NlwBufferSignal_miram_contents_ram_50_5_IN
    );
  NlwBufferBlock_miram_contents_ram_50_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_50_4_CLK
    );
  NlwBufferBlock_miram_contents_ram_50_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(4),
      O => NlwBufferSignal_miram_contents_ram_50_4_IN
    );
  NlwBufferBlock_miram_contents_ram_20_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_20_7_CLK
    );
  NlwBufferBlock_miram_contents_ram_20_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_miram_contents_ram_20_7_IN
    );
  NlwBufferBlock_miram_contents_ram_20_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_20_6_CLK
    );
  NlwBufferBlock_miram_contents_ram_20_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(6),
      O => NlwBufferSignal_miram_contents_ram_20_6_IN
    );
  NlwBufferBlock_miram_contents_ram_20_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_20_5_CLK
    );
  NlwBufferBlock_miram_contents_ram_20_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(5),
      O => NlwBufferSignal_miram_contents_ram_20_5_IN
    );
  NlwBufferBlock_miram_contents_ram_20_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_20_4_CLK
    );
  NlwBufferBlock_miram_contents_ram_20_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(4),
      O => NlwBufferSignal_miram_contents_ram_20_4_IN
    );
  NlwBufferBlock_miram_contents_ram_42_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_42_7_CLK
    );
  NlwBufferBlock_miram_contents_ram_42_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_miram_contents_ram_42_7_IN
    );
  NlwBufferBlock_miram_contents_ram_42_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_42_6_CLK
    );
  NlwBufferBlock_miram_contents_ram_42_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(6),
      O => NlwBufferSignal_miram_contents_ram_42_6_IN
    );
  NlwBufferBlock_miram_contents_ram_42_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_42_5_CLK
    );
  NlwBufferBlock_miram_contents_ram_42_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(5),
      O => NlwBufferSignal_miram_contents_ram_42_5_IN
    );
  NlwBufferBlock_miram_contents_ram_42_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_42_4_CLK
    );
  NlwBufferBlock_miram_contents_ram_42_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(4),
      O => NlwBufferSignal_miram_contents_ram_42_4_IN
    );
  NlwBufferBlock_RS232_PHY_Receiver_current_state_FSM_FFd2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Receiver_current_state_FSM_FFd2_CLK
    );
  NlwBufferBlock_RS232_PHY_Receiver_DataCount_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Receiver_DataCount_3_CLK
    );
  NlwBufferBlock_RS232_PHY_Receiver_DataCount_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Receiver_DataCount_2_CLK
    );
  NlwBufferBlock_RS232_PHY_Receiver_DataCount_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Receiver_DataCount_0_CLK
    );
  NlwBufferBlock_RS232_PHY_Receiver_DataCount_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Receiver_DataCount_1_CLK
    );
  NlwBufferBlock_midma_tx_data_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_midma_tx_data_3_CLK
    );
  NlwBufferBlock_midma_tx_data_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_midma_tx_data_3_IN
    );
  NlwBufferBlock_midma_tx_data_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_midma_tx_data_2_CLK
    );
  NlwBufferBlock_midma_tx_data_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_midma_tx_data_2_IN
    );
  NlwBufferBlock_midma_tx_data_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_midma_tx_data_1_CLK
    );
  NlwBufferBlock_midma_tx_data_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_midma_tx_data_1_IN
    );
  NlwBufferBlock_midma_tx_data_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_midma_tx_data_0_CLK
    );
  NlwBufferBlock_midma_tx_data_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_midma_tx_data_0_IN
    );
  NlwBufferBlock_RS232_PHY_Ack_in_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Ack_in_CLK
    );
  NlwBufferBlock_RS232_PHY_Ack_in_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Valid_D_INV_13_o,
      O => NlwBufferSignal_RS232_PHY_Ack_in_IN
    );
  NlwBufferBlock_midma_tx_data_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_midma_tx_data_5_CLK
    );
  NlwBufferBlock_midma_tx_data_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(5),
      O => NlwBufferSignal_midma_tx_data_5_IN
    );
  NlwBufferBlock_midma_tx_data_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_midma_tx_data_4_CLK
    );
  NlwBufferBlock_midma_tx_data_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_midma_tx_data_7_CLK
    );
  NlwBufferBlock_midma_tx_data_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_midma_tx_data_7_IN
    );
  NlwBufferBlock_midma_tx_data_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_midma_tx_data_6_CLK
    );
  NlwBufferBlock_miram_contents_ram_47_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_47_3_CLK
    );
  NlwBufferBlock_miram_contents_ram_47_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_contents_ram_47_3_IN
    );
  NlwBufferBlock_miram_contents_ram_47_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_47_2_CLK
    );
  NlwBufferBlock_miram_contents_ram_47_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_contents_ram_47_2_IN
    );
  NlwBufferBlock_miram_contents_ram_47_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_47_1_CLK
    );
  NlwBufferBlock_miram_contents_ram_47_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_contents_ram_47_1_IN
    );
  NlwBufferBlock_miram_contents_ram_47_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_47_0_CLK
    );
  NlwBufferBlock_miram_contents_ram_47_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_contents_ram_47_0_IN
    );
  NlwBufferBlock_miram_contents_ram_49_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_49_7_CLK
    );
  NlwBufferBlock_miram_contents_ram_49_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_miram_contents_ram_49_7_IN
    );
  NlwBufferBlock_miram_contents_ram_49_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_49_6_CLK
    );
  NlwBufferBlock_miram_contents_ram_49_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(6),
      O => NlwBufferSignal_miram_contents_ram_49_6_IN
    );
  NlwBufferBlock_miram_contents_ram_49_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_49_5_CLK
    );
  NlwBufferBlock_miram_contents_ram_49_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(5),
      O => NlwBufferSignal_miram_contents_ram_49_5_IN
    );
  NlwBufferBlock_miram_contents_ram_49_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_49_4_CLK
    );
  NlwBufferBlock_miram_contents_ram_49_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(4),
      O => NlwBufferSignal_miram_contents_ram_49_4_IN
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram1_D_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram1_D_RADR0
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram1_D_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_1_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram1_D_RADR1
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram1_D_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram1_D_RADR2
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram1_D_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_3_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram1_D_RADR3
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram1_D_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram1_D_RADR4
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram1_D_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_5_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram1_D_RADR5
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram1_D_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram1_D_CLK
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram1_D_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram1_D_IN
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram1_D_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram1_D_WADR0
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram1_D_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_1_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram1_D_WADR1
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram1_D_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram1_D_WADR2
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram1_D_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_3_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram1_D_WADR3
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram1_D_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram1_D_WADR4
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram1_D_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_5_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram1_D_WADR5
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram1_D_WE : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_write_en_temp,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram1_D_WE
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram1_C_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram1_C_RADR0
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram1_C_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_1_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram1_C_RADR1
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram1_C_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram1_C_RADR2
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram1_C_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_3_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram1_C_RADR3
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram1_C_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram1_C_RADR4
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram1_C_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_5_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram1_C_RADR5
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram1_C_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram1_C_CLK
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram1_C_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram1_C_IN
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram1_C_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram1_C_WADR0
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram1_C_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_1_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram1_C_WADR1
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram1_C_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram1_C_WADR2
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram1_C_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_3_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram1_C_WADR3
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram1_C_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram1_C_WADR4
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram1_C_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_5_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram1_C_WADR5
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram1_C_WE : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_write_en_temp,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram1_C_WE
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram1_B_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram1_B_RADR0
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram1_B_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_1_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram1_B_RADR1
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram1_B_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram1_B_RADR2
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram1_B_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_3_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram1_B_RADR3
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram1_B_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram1_B_RADR4
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram1_B_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_5_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram1_B_RADR5
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram1_B_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram1_B_CLK
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram1_B_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram1_B_IN
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram1_B_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram1_B_WADR0
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram1_B_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_1_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram1_B_WADR1
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram1_B_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram1_B_WADR2
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram1_B_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_3_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram1_B_WADR3
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram1_B_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram1_B_WADR4
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram1_B_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_5_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram1_B_WADR5
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram1_B_WE : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_write_en_temp,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram1_B_WE
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram1_A_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram1_A_RADR0
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram1_A_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_1_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram1_A_RADR1
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram1_A_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram1_A_RADR2
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram1_A_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_3_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram1_A_RADR3
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram1_A_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram1_A_RADR4
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram1_A_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_5_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram1_A_RADR5
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram1_A_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram1_A_CLK
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram1_A_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram1_A_IN
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram1_A_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram1_A_WADR0
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram1_A_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_1_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram1_A_WADR1
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram1_A_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram1_A_WADR2
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram1_A_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_3_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram1_A_WADR3
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram1_A_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram1_A_WADR4
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram1_A_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_5_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram1_A_WADR5
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram1_A_WE : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_write_en_temp,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram1_A_WE
    );
  NlwBufferBlock_mialu_index_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_mialu_index_7_CLK
    );
  NlwBufferBlock_miram_contents_ram_62_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_62_3_CLK
    );
  NlwBufferBlock_miram_contents_ram_62_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_contents_ram_62_3_IN
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram8_D_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram8_D_RADR0
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram8_D_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_1_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram8_D_RADR1
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram8_D_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram8_D_RADR2
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram8_D_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_3_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram8_D_RADR3
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram8_D_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram8_D_RADR4
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram8_D_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_5_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram8_D_RADR5
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram8_D_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram8_D_CLK
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram8_D_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram8_D_IN
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram8_D_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram8_D_WADR0
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram8_D_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_1_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram8_D_WADR1
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram8_D_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram8_D_WADR2
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram8_D_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_3_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram8_D_WADR3
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram8_D_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram8_D_WADR4
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram8_D_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_5_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram8_D_WADR5
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram8_D_WE : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_write_en_temp,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram8_D_WE
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram8_C_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram8_C_RADR0
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram8_C_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_1_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram8_C_RADR1
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram8_C_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram8_C_RADR2
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram8_C_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_3_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram8_C_RADR3
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram8_C_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram8_C_RADR4
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram8_C_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_5_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram8_C_RADR5
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram8_C_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram8_C_CLK
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram8_C_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram8_C_IN
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram8_C_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram8_C_WADR0
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram8_C_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_1_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram8_C_WADR1
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram8_C_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram8_C_WADR2
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram8_C_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_3_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram8_C_WADR3
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram8_C_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram8_C_WADR4
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram8_C_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_5_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram8_C_WADR5
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram8_C_WE : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_write_en_temp,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram8_C_WE
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram8_B_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram8_B_RADR0
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram8_B_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_1_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram8_B_RADR1
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram8_B_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram8_B_RADR2
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram8_B_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_3_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram8_B_RADR3
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram8_B_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram8_B_RADR4
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram8_B_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_5_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram8_B_RADR5
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram8_B_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram8_B_CLK
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram8_B_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram8_B_IN
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram8_B_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram8_B_WADR0
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram8_B_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_1_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram8_B_WADR1
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram8_B_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram8_B_WADR2
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram8_B_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_3_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram8_B_WADR3
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram8_B_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram8_B_WADR4
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram8_B_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_5_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram8_B_WADR5
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram8_B_WE : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_write_en_temp,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram8_B_WE
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram8_A_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram8_A_RADR0
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram8_A_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_1_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram8_A_RADR1
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram8_A_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram8_A_RADR2
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram8_A_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_3_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram8_A_RADR3
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram8_A_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram8_A_RADR4
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram8_A_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_5_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram8_A_RADR5
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram8_A_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram8_A_CLK
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram8_A_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram8_A_IN
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram8_A_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(0),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram8_A_WADR0
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram8_A_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_1_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram8_A_WADR1
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram8_A_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(2),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram8_A_WADR2
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram8_A_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_3_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram8_A_WADR3
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram8_A_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp(4),
      O => NlwBufferSignal_miram_rami_Mram_contents_ram8_A_WADR4
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram8_A_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_address_temp_5_0,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram8_A_WADR5
    );
  NlwBufferBlock_miram_rami_Mram_contents_ram8_A_WE : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => miram_write_en_temp,
      O => NlwBufferSignal_miram_rami_Mram_contents_ram8_A_WE
    );
  NlwBufferBlock_midma_oe_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_midma_oe_CLK
    );
  NlwBufferBlock_miram_contents_ram_31_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_31_7_CLK
    );
  NlwBufferBlock_miram_contents_ram_31_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_miram_contents_ram_31_7_IN
    );
  NlwBufferBlock_miram_contents_ram_31_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_31_6_CLK
    );
  NlwBufferBlock_miram_contents_ram_31_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(6),
      O => NlwBufferSignal_miram_contents_ram_31_6_IN
    );
  NlwBufferBlock_miram_contents_ram_31_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_31_5_CLK
    );
  NlwBufferBlock_miram_contents_ram_31_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(5),
      O => NlwBufferSignal_miram_contents_ram_31_5_IN
    );
  NlwBufferBlock_miram_contents_ram_31_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_31_4_CLK
    );
  NlwBufferBlock_miram_contents_ram_31_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(4),
      O => NlwBufferSignal_miram_contents_ram_31_4_IN
    );
  NlwBufferBlock_miram_contents_ram_44_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_44_7_CLK
    );
  NlwBufferBlock_miram_contents_ram_44_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_miram_contents_ram_44_7_IN
    );
  NlwBufferBlock_miram_contents_ram_44_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_44_6_CLK
    );
  NlwBufferBlock_miram_contents_ram_44_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(6),
      O => NlwBufferSignal_miram_contents_ram_44_6_IN
    );
  NlwBufferBlock_miram_contents_ram_44_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_44_5_CLK
    );
  NlwBufferBlock_miram_contents_ram_44_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(5),
      O => NlwBufferSignal_miram_contents_ram_44_5_IN
    );
  NlwBufferBlock_miram_contents_ram_44_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_44_4_CLK
    );
  NlwBufferBlock_miram_contents_ram_44_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(4),
      O => NlwBufferSignal_miram_contents_ram_44_4_IN
    );
  NlwBufferBlock_miram_contents_ram_47_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_47_7_CLK
    );
  NlwBufferBlock_miram_contents_ram_47_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_miram_contents_ram_47_7_IN
    );
  NlwBufferBlock_miram_contents_ram_47_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_47_6_CLK
    );
  NlwBufferBlock_miram_contents_ram_47_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(6),
      O => NlwBufferSignal_miram_contents_ram_47_6_IN
    );
  NlwBufferBlock_miram_contents_ram_47_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_47_5_CLK
    );
  NlwBufferBlock_miram_contents_ram_47_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(5),
      O => NlwBufferSignal_miram_contents_ram_47_5_IN
    );
  NlwBufferBlock_miram_contents_ram_47_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_47_4_CLK
    );
  NlwBufferBlock_miram_contents_ram_47_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(4),
      O => NlwBufferSignal_miram_contents_ram_47_4_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d3_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d2_6919,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d3_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d2_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d1_7791,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d2_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d1_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_RST_FULL_GEN_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_RST_FULL_GEN_CLK
    );
  NlwBufferBlock_RS232_PHY_Data_FF_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Data_FF_3_CLK
    );
  NlwBufferBlock_RS232_PHY_Data_FF_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => midma_tx_data(3),
      O => NlwBufferSignal_RS232_PHY_Data_FF_3_IN
    );
  NlwBufferBlock_RS232_PHY_Data_FF_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Data_FF_2_CLK
    );
  NlwBufferBlock_RS232_PHY_Data_FF_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => midma_tx_data(2),
      O => NlwBufferSignal_RS232_PHY_Data_FF_2_IN
    );
  NlwBufferBlock_RS232_PHY_Data_FF_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Data_FF_1_CLK
    );
  NlwBufferBlock_RS232_PHY_Data_FF_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => midma_tx_data(1),
      O => NlwBufferSignal_RS232_PHY_Data_FF_1_IN
    );
  NlwBufferBlock_RS232_PHY_Data_FF_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Data_FF_0_CLK
    );
  NlwBufferBlock_RS232_PHY_Data_FF_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => midma_tx_data(0),
      O => NlwBufferSignal_RS232_PHY_Data_FF_0_IN
    );
  NlwBufferBlock_RS232_PHY_Data_FF_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Data_FF_7_CLK
    );
  NlwBufferBlock_RS232_PHY_Data_FF_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => midma_tx_data(7),
      O => NlwBufferSignal_RS232_PHY_Data_FF_7_IN
    );
  NlwBufferBlock_RS232_PHY_Data_FF_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Data_FF_6_CLK
    );
  NlwBufferBlock_RS232_PHY_Data_FF_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => midma_tx_data_6_0,
      O => NlwBufferSignal_RS232_PHY_Data_FF_6_IN
    );
  NlwBufferBlock_RS232_PHY_Data_FF_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Data_FF_5_CLK
    );
  NlwBufferBlock_RS232_PHY_Data_FF_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => midma_tx_data(5),
      O => NlwBufferSignal_RS232_PHY_Data_FF_5_IN
    );
  NlwBufferBlock_RS232_PHY_Data_FF_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Data_FF_4_CLK
    );
  NlwBufferBlock_RS232_PHY_Data_FF_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => midma_tx_data_4_0,
      O => NlwBufferSignal_RS232_PHY_Data_FF_4_IN
    );
  NlwBufferBlock_miram_contents_ram_45_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_45_3_CLK
    );
  NlwBufferBlock_miram_contents_ram_45_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(3),
      O => NlwBufferSignal_miram_contents_ram_45_3_IN
    );
  NlwBufferBlock_miram_contents_ram_45_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_45_2_CLK
    );
  NlwBufferBlock_miram_contents_ram_45_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_contents_ram_45_2_IN
    );
  NlwBufferBlock_miram_contents_ram_45_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_45_1_CLK
    );
  NlwBufferBlock_miram_contents_ram_45_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_contents_ram_45_1_IN
    );
  NlwBufferBlock_miram_contents_ram_45_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_45_0_CLK
    );
  NlwBufferBlock_miram_contents_ram_45_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_contents_ram_45_0_IN
    );
  NlwBufferBlock_micpu_current_state_FSM_FFd3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_micpu_current_state_FSM_FFd3_CLK
    );
  NlwBufferBlock_micpu_current_state_FSM_FFd2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_micpu_current_state_FSM_FFd2_CLK
    );
  NlwBufferBlock_mialu_acc_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_mialu_acc_5_CLK
    );
  NlwBufferBlock_mialu_acc_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_mialu_acc_4_CLK
    );
  NlwBufferBlock_mialu_acc_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_mialu_acc_3_CLK
    );
  NlwBufferBlock_miram_contents_ram_62_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_62_1_CLK
    );
  NlwBufferBlock_miram_contents_ram_62_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(1),
      O => NlwBufferSignal_miram_contents_ram_62_1_IN
    );
  NlwBufferBlock_miram_contents_ram_63_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_63_7_CLK
    );
  NlwBufferBlock_miram_contents_ram_63_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_miram_contents_ram_63_7_IN
    );
  NlwBufferBlock_miram_contents_ram_63_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_63_6_CLK
    );
  NlwBufferBlock_miram_contents_ram_63_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(6),
      O => NlwBufferSignal_miram_contents_ram_63_6_IN
    );
  NlwBufferBlock_miram_contents_ram_63_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_63_5_CLK
    );
  NlwBufferBlock_miram_contents_ram_63_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_63_4_CLK
    );
  NlwBufferBlock_miram_contents_ram_63_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(4),
      O => NlwBufferSignal_miram_contents_ram_63_4_IN
    );
  NlwBufferBlock_miram_contents_ram_1_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_1_7_CLK
    );
  NlwBufferBlock_miram_contents_ram_1_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_miram_contents_ram_1_7_IN
    );
  NlwBufferBlock_miram_contents_ram_1_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_1_6_CLK
    );
  NlwBufferBlock_miram_contents_ram_1_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(6),
      O => NlwBufferSignal_miram_contents_ram_1_6_IN
    );
  NlwBufferBlock_miram_contents_ram_1_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_1_5_CLK
    );
  NlwBufferBlock_miram_contents_ram_1_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(5),
      O => NlwBufferSignal_miram_contents_ram_1_5_IN
    );
  NlwBufferBlock_miram_contents_ram_1_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_1_4_CLK
    );
  NlwBufferBlock_miram_contents_ram_1_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(4),
      O => NlwBufferSignal_miram_contents_ram_1_4_IN
    );
  NlwBufferBlock_miram_contents_ram_35_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_35_7_CLK
    );
  NlwBufferBlock_miram_contents_ram_35_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_miram_contents_ram_35_7_IN
    );
  NlwBufferBlock_miram_contents_ram_35_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_35_6_CLK
    );
  NlwBufferBlock_miram_contents_ram_35_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(6),
      O => NlwBufferSignal_miram_contents_ram_35_6_IN
    );
  NlwBufferBlock_miram_contents_ram_35_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_35_5_CLK
    );
  NlwBufferBlock_miram_contents_ram_35_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(5),
      O => NlwBufferSignal_miram_contents_ram_35_5_IN
    );
  NlwBufferBlock_miram_contents_ram_35_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_35_4_CLK
    );
  NlwBufferBlock_miram_contents_ram_35_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(4),
      O => NlwBufferSignal_miram_contents_ram_35_4_IN
    );
  NlwBufferBlock_miram_contents_ram_40_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_40_6_CLK
    );
  NlwBufferBlock_miram_contents_ram_40_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(6),
      O => NlwBufferSignal_miram_contents_ram_40_6_IN
    );
  NlwBufferBlock_miram_contents_ram_40_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_40_7_CLK
    );
  NlwBufferBlock_miram_contents_ram_40_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_40_4_CLK
    );
  NlwBufferBlock_miram_contents_ram_40_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(4),
      O => NlwBufferSignal_miram_contents_ram_40_4_IN
    );
  NlwBufferBlock_miram_contents_ram_40_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_40_5_CLK
    );
  NlwBufferBlock_mialu_a_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_mialu_a_3_CLK
    );
  NlwBufferBlock_mialu_a_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => mialu_n0090(3),
      O => NlwBufferSignal_mialu_a_3_IN
    );
  NlwBufferBlock_mialu_a_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_mialu_a_2_CLK
    );
  NlwBufferBlock_mialu_a_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => mialu_n0090(2),
      O => NlwBufferSignal_mialu_a_2_IN
    );
  NlwBufferBlock_mialu_a_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_mialu_a_1_CLK
    );
  NlwBufferBlock_mialu_a_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => mialu_n0090(1),
      O => NlwBufferSignal_mialu_a_1_IN
    );
  NlwBufferBlock_mialu_a_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_mialu_a_0_CLK
    );
  NlwBufferBlock_mialu_a_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => mialu_n0090(0),
      O => NlwBufferSignal_mialu_a_0_IN
    );
  NlwBufferBlock_mialu_acc_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_mialu_acc_6_CLK
    );
  NlwBufferBlock_mialu_acc_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_mialu_acc_7_CLK
    );
  NlwBufferBlock_micpu_current_state_FSM_FFd1_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_micpu_current_state_FSM_FFd1_2_CLK
    );
  NlwBufferBlock_micpu_current_state_FSM_FFd1_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => micpu_current_state_FSM_FFd1_In,
      O => NlwBufferSignal_micpu_current_state_FSM_FFd1_2_IN
    );
  NlwBufferBlock_micpu_current_state_FSM_FFd1_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_micpu_current_state_FSM_FFd1_1_CLK
    );
  NlwBufferBlock_micpu_current_state_FSM_FFd1_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => micpu_current_state_FSM_FFd1_In,
      O => NlwBufferSignal_micpu_current_state_FSM_FFd1_1_IN
    );
  NlwBufferBlock_mialu_b_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_mialu_b_7_CLK
    );
  NlwBufferBlock_mialu_b_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_mialu_b_6_CLK
    );
  NlwBufferBlock_mialu_b_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => mialu_n0090(6),
      O => NlwBufferSignal_mialu_b_6_IN
    );
  NlwBufferBlock_mialu_b_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_mialu_b_5_CLK
    );
  NlwBufferBlock_mialu_b_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => mialu_n0090(5),
      O => NlwBufferSignal_mialu_b_5_IN
    );
  NlwBufferBlock_mialu_b_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_mialu_b_4_CLK
    );
  NlwBufferBlock_mialu_b_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => mialu_n0090(4),
      O => NlwBufferSignal_mialu_b_4_IN
    );
  NlwBufferBlock_miram_contents_ram_54_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_54_6_CLK
    );
  NlwBufferBlock_miram_contents_ram_54_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(6),
      O => NlwBufferSignal_miram_contents_ram_54_6_IN
    );
  NlwBufferBlock_miram_contents_ram_54_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_54_5_CLK
    );
  NlwBufferBlock_miram_contents_ram_54_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(5),
      O => NlwBufferSignal_miram_contents_ram_54_5_IN
    );
  NlwBufferBlock_miram_contents_ram_54_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_54_4_CLK
    );
  NlwBufferBlock_miram_contents_ram_54_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(4),
      O => NlwBufferSignal_miram_contents_ram_54_4_IN
    );
  NlwBufferBlock_miram_contents_ram_54_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_54_7_CLK
    );
  NlwBufferBlock_miram_contents_ram_54_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_miram_contents_ram_54_7_IN
    );
  NlwBufferBlock_RS232_PHY_Receiver_current_state_FSM_FFd1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Receiver_current_state_FSM_FFd1_CLK
    );
  NlwBufferBlock_RS232_PHY_LineRD_in_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_LineRD_in_CLK
    );
  NlwBufferBlock_RS232_PHY_LineRD_in_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_RX_IBUF_0,
      O => NlwBufferSignal_RS232_PHY_LineRD_in_IN
    );
  NlwBufferBlock_RS232_PHY_Transmitter_EOT_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Transmitter_EOT_CLK
    );
  NlwBufferBlock_RS232_PHY_StartTX_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_StartTX_CLK
    );
  NlwBufferBlock_RS232_PHY_StartTX_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Valid_D_TX_RDY_i_AND_3_o,
      O => NlwBufferSignal_RS232_PHY_StartTX_IN
    );
  NlwBufferBlock_midma_databus_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_midma_databus_3_CLK
    );
  NlwBufferBlock_midma_databus_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_midma_databus_2_CLK
    );
  NlwBufferBlock_midma_databus_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_midma_databus_1_CLK
    );
  NlwBufferBlock_midma_databus_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_midma_databus_0_CLK
    );
  NlwBufferBlock_mialu_b_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_mialu_b_3_CLK
    );
  NlwBufferBlock_mialu_b_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => mialu_n0090(3),
      O => NlwBufferSignal_mialu_b_3_IN
    );
  NlwBufferBlock_mialu_b_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_mialu_b_2_CLK
    );
  NlwBufferBlock_mialu_b_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => mialu_n0090(2),
      O => NlwBufferSignal_mialu_b_2_IN
    );
  NlwBufferBlock_mialu_b_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_mialu_b_0_CLK
    );
  NlwBufferBlock_mialu_b_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_mialu_b_1_CLK
    );
  NlwBufferBlock_mialu_b_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => mialu_n0090(1),
      O => NlwBufferSignal_mialu_b_1_IN
    );
  NlwBufferBlock_micpu_INS_reg_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_micpu_INS_reg_7_CLK
    );
  NlwBufferBlock_micpu_INS_reg_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ROM_Data_7_0,
      O => NlwBufferSignal_micpu_INS_reg_7_IN
    );
  NlwBufferBlock_mialu_a_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_mialu_a_7_CLK
    );
  NlwBufferBlock_mialu_a_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => mialu_n0090(7),
      O => NlwBufferSignal_mialu_a_7_IN
    );
  NlwBufferBlock_mialu_a_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_mialu_a_6_CLK
    );
  NlwBufferBlock_mialu_a_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => mialu_n0090(6),
      O => NlwBufferSignal_mialu_a_6_IN
    );
  NlwBufferBlock_mialu_a_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_mialu_a_5_CLK
    );
  NlwBufferBlock_mialu_a_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => mialu_n0090(5),
      O => NlwBufferSignal_mialu_a_5_IN
    );
  NlwBufferBlock_mialu_a_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_mialu_a_4_CLK
    );
  NlwBufferBlock_mialu_a_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => mialu_n0090(4),
      O => NlwBufferSignal_mialu_a_4_IN
    );
  NlwBufferBlock_miram_contents_ram_61_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_61_7_CLK
    );
  NlwBufferBlock_miram_contents_ram_61_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_miram_contents_ram_61_7_IN
    );
  NlwBufferBlock_miram_contents_ram_34_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_34_7_CLK
    );
  NlwBufferBlock_miram_contents_ram_34_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_miram_contents_ram_34_7_IN
    );
  NlwBufferBlock_miram_contents_ram_34_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_34_6_CLK
    );
  NlwBufferBlock_miram_contents_ram_34_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(6),
      O => NlwBufferSignal_miram_contents_ram_34_6_IN
    );
  NlwBufferBlock_miram_contents_ram_34_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_34_5_CLK
    );
  NlwBufferBlock_miram_contents_ram_34_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(5),
      O => NlwBufferSignal_miram_contents_ram_34_5_IN
    );
  NlwBufferBlock_miram_contents_ram_34_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_34_4_CLK
    );
  NlwBufferBlock_miram_contents_ram_34_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(4),
      O => NlwBufferSignal_miram_contents_ram_34_4_IN
    );
  NlwBufferBlock_RS232_PHY_Transmitter_current_state_FSM_FFd2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Transmitter_current_state_FSM_FFd2_CLK
    );
  NlwBufferBlock_RS232_PHY_Transmitter_current_state_FSM_FFd1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Transmitter_current_state_FSM_FFd1_CLK
    );
  NlwBufferBlock_RS232_PHY_Transmitter_q_vec_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Transmitter_q_vec_3_CLK
    );
  NlwBufferBlock_RS232_PHY_Transmitter_q_vec_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Transmitter_Data_count(3),
      O => NlwBufferSignal_RS232_PHY_Transmitter_q_vec_3_IN
    );
  NlwBufferBlock_RS232_PHY_Transmitter_q_vec_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Transmitter_q_vec_2_CLK
    );
  NlwBufferBlock_RS232_PHY_Transmitter_q_vec_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Transmitter_Data_count(2),
      O => NlwBufferSignal_RS232_PHY_Transmitter_q_vec_2_IN
    );
  NlwBufferBlock_RS232_PHY_Transmitter_q_vec_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Transmitter_q_vec_1_CLK
    );
  NlwBufferBlock_RS232_PHY_Transmitter_q_vec_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Transmitter_Data_count(1),
      O => NlwBufferSignal_RS232_PHY_Transmitter_q_vec_1_IN
    );
  NlwBufferBlock_RS232_PHY_Transmitter_q_vec_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Transmitter_q_vec_0_CLK
    );
  NlwBufferBlock_RS232_PHY_Transmitter_q_vec_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Transmitter_Data_count(0),
      O => NlwBufferSignal_RS232_PHY_Transmitter_q_vec_0_IN
    );
  NlwBufferBlock_midma_valid_d_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_midma_valid_d_CLK
    );
  NlwBufferBlock_miram_contents_ram_62_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_62_0_CLK
    );
  NlwBufferBlock_miram_contents_ram_62_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(0),
      O => NlwBufferSignal_miram_contents_ram_62_0_IN
    );
  NlwBufferBlock_micpu_INS_reg_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_micpu_INS_reg_3_CLK
    );
  NlwBufferBlock_micpu_INS_reg_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ROM_Data_3_0,
      O => NlwBufferSignal_micpu_INS_reg_3_IN
    );
  NlwBufferBlock_miram_contents_ram_62_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_62_2_CLK
    );
  NlwBufferBlock_miram_contents_ram_62_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(2),
      O => NlwBufferSignal_miram_contents_ram_62_2_IN
    );
  NlwBufferBlock_mialu_acc_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_mialu_acc_2_CLK
    );
  NlwBufferBlock_mialu_acc_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_mialu_acc_1_CLK
    );
  NlwBufferBlock_mialu_acc_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_mialu_acc_0_CLK
    );
  NlwBufferBlock_micpu_TMP_reg_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_micpu_TMP_reg_4_CLK
    );
  NlwBufferBlock_micpu_TMP_reg_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ROM_Data_4_0,
      O => NlwBufferSignal_micpu_TMP_reg_4_IN
    );
  NlwBufferBlock_RS232_PHY_Transmitter_Data_count_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Transmitter_Data_count_1_CLK
    );
  NlwBufferBlock_RS232_PHY_Transmitter_Data_count_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Transmitter_Data_count_2_CLK
    );
  NlwBufferBlock_RS232_PHY_Transmitter_Data_count_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Transmitter_Data_count_0_CLK
    );
  NlwBufferBlock_RS232_PHY_Transmitter_Data_count_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Transmitter_Data_count_3_CLK
    );
  NlwBufferBlock_midma_databus_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_midma_databus_7_CLK
    );
  NlwBufferBlock_miram_contents_ram_62_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_62_7_CLK
    );
  NlwBufferBlock_miram_contents_ram_62_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(7),
      O => NlwBufferSignal_miram_contents_ram_62_7_IN
    );
  NlwBufferBlock_miram_contents_ram_62_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_62_6_CLK
    );
  NlwBufferBlock_miram_contents_ram_62_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(6),
      O => NlwBufferSignal_miram_contents_ram_62_6_IN
    );
  NlwBufferBlock_miram_contents_ram_62_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_62_5_CLK
    );
  NlwBufferBlock_miram_contents_ram_62_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(5),
      O => NlwBufferSignal_miram_contents_ram_62_5_IN
    );
  NlwBufferBlock_miram_contents_ram_62_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_miram_contents_ram_62_4_CLK
    );
  NlwBufferBlock_miram_contents_ram_62_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => databus(4),
      O => NlwBufferSignal_miram_contents_ram_62_4_IN
    );
  NlwBufferBlock_micpu_current_state_FSM_FFd1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_micpu_current_state_FSM_FFd1_CLK
    );
  NlwBufferBlock_micpu_current_state_FSM_FFd1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => micpu_current_state_FSM_FFd1_In,
      O => NlwBufferSignal_micpu_current_state_FSM_FFd1_IN
    );
  NlwBufferBlock_midma_databus_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_midma_databus_6_CLK
    );
  NlwBufferBlock_midma_databus_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_midma_databus_5_CLK
    );
  NlwBufferBlock_midma_databus_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_midma_databus_4_CLK
    );
  NlwBufferBlock_midma_dma_rq_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_midma_dma_rq_CLK
    );
  NlwBufferBlock_midma_GND_15_o_clk_DFF_27_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_midma_GND_15_o_clk_DFF_27_CLK
    );
  NlwBufferBlock_mialu_FlagZ_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_mialu_FlagZ_CLK
    );
  NlwBlock_PICtop_GND : X_ZERO
    port map (
      O => GND
    );
  NlwBlock_PICtop_VCC : X_ONE
    port map (
      O => VCC
    );
  NlwBlockROC : X_ROC
    generic map (ROC_WIDTH => 100 ns)
    port map (O => GSR);
  NlwBlockTOC : X_TOC
    port map (O => GTS);

end Structure;

