{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.648507",
   "Default View_TopLeft":"-202,-23",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 6 -x 1980 -y 60 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 6 -x 1980 -y 90 -defaultsOSRD
preplace inst input_blk_mem -pg 1 -lvl 5 -x 1830 -y 710 -defaultsOSRD
preplace inst input_bram_ctrl -pg 1 -lvl 4 -x 1420 -y 710 -defaultsOSRD
preplace inst inter_cont -pg 1 -lvl 4 -x 1420 -y 560 -defaultsOSRD
preplace inst mlp_conv_0 -pg 1 -lvl 2 -x 590 -y 1150 -defaultsOSRD
preplace inst output_blk_mem -pg 1 -lvl 5 -x 1830 -y 410 -defaultsOSRD
preplace inst output_bram_ctrl -pg 1 -lvl 4 -x 1420 -y 410 -defaultsOSRD
preplace inst periph_intercon -pg 1 -lvl 3 -x 940 -y 590 -defaultsOSRD
preplace inst processing_system -pg 1 -lvl 4 -x 1420 -y 160 -defaultsOSRD
preplace inst rst_ps_100M -pg 1 -lvl 1 -x 200 -y 330 -defaultsOSRD
preplace inst system_dma -pg 1 -lvl 2 -x 590 -y 320 -defaultsOSRD
preplace inst weight_blk_mem -pg 1 -lvl 5 -x 1830 -y 850 -defaultsOSRD
preplace inst weight_bram_ctrl -pg 1 -lvl 4 -x 1420 -y 850 -defaultsOSRD
preplace netloc axi_intc_0_irq 1 3 2 1170 310 1670
preplace netloc mlp_conv_0_irq 1 2 2 760 240 1160J
preplace netloc processing_system7_0_FCLK_CLK0 1 0 5 20 230 380 200 780 200 1150 0 1680
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 5 10 -10 NJ -10 NJ -10 NJ -10 1690
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 1 3 390 410 770 250 1130
preplace netloc periph_intercon_M08_AXI 1 1 3 420 930 NJ 930 1090
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 4 1 N 400
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 4 1 N 420
preplace netloc axi_bram_ctrl_1_BRAM_PORTA 1 4 1 N 700
preplace netloc axi_bram_ctrl_1_BRAM_PORTB 1 4 1 N 720
preplace netloc axi_bram_ctrl_2_BRAM_PORTA 1 4 1 N 840
preplace netloc periph_intercon_M06_AXI 1 1 3 400 220 NJ 220 1100
preplace netloc periph_intercon_M05_AXI 1 3 1 1120 610n
preplace netloc periph_intercon_M04_AXI 1 3 1 1140 590n
preplace netloc periph_intercon_M03_AXI 1 3 1 1110 390n
preplace netloc periph_intercon_M02_AXI 1 3 1 1140 130n
preplace netloc periph_intercon_M01_AXI 1 3 1 N 530
preplace netloc mlp_conv_0_M00_AXI 1 2 1 790 350n
preplace netloc axi_interconnect_0_M00_AXI 1 1 3 390 210 NJ 210 1120
preplace netloc axi_cdma_0_M_AXI 1 2 1 N 310
preplace netloc axi_bram_ctrl_2_BRAM_PORTB 1 4 1 N 860
preplace netloc periph_intercon_M07_AXI 1 1 3 410 230 NJ 230 1090
preplace netloc processing_system7_0_DDR 1 4 2 1700J 60 NJ
preplace netloc processing_system7_0_FIXED_IO 1 4 2 NJ 90 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 2 3 790 10 NJ 10 1670
levelinfo -pg 1 -10 200 590 940 1420 1830 1980
pagesize -pg 1 -db -bbox -sgen -10 -30 2100 1340
"
}
0
