$date
	Wed Jan 08 16:24:51 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module xor_gate_tb $end
$var wire 1 ! c $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! c $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1#
0"
1!
$end
#5
0!
0#
#10
1#
1"
#15
1!
0#
#20
