Library {
  Name			  "avionics_lib"
  Version		  7.2
  MdlSubVersion		  0
  SavedCharacterEncoding  "windows-1252"
  LibraryType		  "BlockLibrary"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  Created		  "Thu Jul 24 14:08:34 2008"
  Creator		  "amurch"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "la1032aw"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Fri Oct 30 17:29:56 2009"
  RTWModifiedTimeStamp	  0
  ModelVersionFormat	  "$LastChangedRevision: 2137 $"
  ConfigurationManager	  "None"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "user"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.5.1"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.5.1"
	  StartTime		  "0.0"
	  StopTime		  "10.0"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "SingleTasking"
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	  SignalSizeVariationType "Allow only fixed size"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.5.1"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Version		  "1.5.1"
	  Array {
	    Type		    "Cell"
	    Dimension		    4
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  off
	  BooleanDataType	  off
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.5.1"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"none"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "TryResolveAllWithWarning"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  SolverPrmCheckMsg	  "none"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  StrictBusMsg		  "Warning"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.5.1"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  on
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.5.1"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  ModelReferenceNumInstancesAllowed "Multi"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	}
	Simulink.SFSimCC {
	  $ObjectID		  8
	  Version		  "1.5.1"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimUseLocalCustomCode	  off
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  9
	  Version		  "1.5.1"
	  Array {
	    Type		    "Cell"
	    Dimension		    6
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    Cell		    "GenerateTraceReport"
	    Cell		    "GenerateTraceReportSl"
	    Cell		    "GenerateTraceReportSf"
	    Cell		    "GenerateTraceReportEml"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  RTWCompilerOptimization "Off"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      10
	      Version		      "1.5.1"
	      Array {
		Type			"Cell"
		Dimension		17
		Cell			"IgnoreCustomStorageClasses"
		Cell			"IgnoreTestpoints"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      11
	      Version		      "1.5.1"
	      Array {
		Type			"Cell"
		Dimension		16
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"CPPClassGenCompliant"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonFinite"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		Cell			"PortableWordSizes"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      TargetFunctionLibrary   "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      CompOptLevelCompliant   on
	      IncludeMdlTerminateFcn  on
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition    " [ 840, 197, 1720, 827 ] "
    }
    PropName		    "ConfigurationSets"
  }
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Arial"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Arial"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Arial"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      BusAssignment
      AssignedSignals	      "signal1"
    }
    Block {
      BlockType		      BusCreator
      Inputs		      "4"
      DisplayOption	      "none"
      UseBusObject	      off
      BusObject		      "BusObject"
      NonVirtualBus	      off
    }
    Block {
      BlockType		      BusSelector
      OutputAsBus	      off
    }
    Block {
      BlockType		      BusToVector
    }
    Block {
      BlockType		      Demux
      Outputs		      "4"
      DisplayOption	      "none"
      BusSelectionMode	      off
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchByCopyingInsideSignal off
      Interpolate	      on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      TransportDelay
      DelayTime		      "1"
      InitialOutput	      "0"
      BufferSize	      "1024"
      FixedBuffer	      off
      TransDelayFeedthrough   off
      PadeOrder		      "0"
    }
  }
  System {
    Name		    "avionics_lib"
    Location		    [301, 604, 1252, 1059]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      SubSystem
      Name		      "Avionics"
      Ports		      [2, 2]
      Position		      [60, 184, 160, 226]
      BackgroundColor	      "cyan"
      BlockChoice	      "Blank"
      TemplateBlock	      "self"
      MemberBlocks	      "Blank,GTM_T2,TransportDelay"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Avionics"
	Location		[148, 182, 646, 482]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "Sensors"
	  Position		  [20, 40, 40, 60]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "UL"
	  Position		  [20, 80, 40, 100]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Blank"
	  Ports			  [2, 2]
	  Position		  [100, 40, 140, 80]
	  BackgroundColor	  "cyan"
	  FontSize		  12
	  FontWeight		  "bold"
	  SourceBlock		  "avionics_lib/Blank"
	  SourceType		  "SubSystem"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cmds"
	  Position		  [200, 40, 220, 60]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DL"
	  Position		  [200, 80, 220, 100]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "Sensors"
	  SrcPort		  1
	  DstBlock		  "Blank"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "UL"
	  SrcPort		  1
	  DstBlock		  "Blank"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Blank"
	  SrcPort		  1
	  DstBlock		  "cmds"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Blank"
	  SrcPort		  2
	  DstBlock		  "DL"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Blank"
      Ports		      [2, 2]
      Position		      [365, 186, 465, 224]
      BackgroundColor	      "cyan"
      FontSize		      12
      FontWeight	      "bold"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Blank"
	Location		[147, 452, 673, 834]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "Sensors"
	  Position		  [70, 104, 95, 116]
	  BackgroundColor	  "lightBlue"
	  FontSize		  12
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "UL"
	  Position		  [55, 274, 80, 286]
	  BackgroundColor	  "lightBlue"
	  FontSize		  12
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cmds"
	  Position		  [405, 273, 435, 287]
	  BackgroundColor	  "lightBlue"
	  FontSize		  12
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DL"
	  Position		  [395, 103, 425, 117]
	  BackgroundColor	  "lightBlue"
	  FontSize		  12
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "Sensors"
	  SrcPort		  1
	  DstBlock		  "DL"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "UL"
	  SrcPort		  1
	  DstBlock		  "cmds"
	  DstPort		  1
	}
	Annotation {
	  Name			  "Uplink Path"
	  Position		  [283, 213]
	  FontSize		  16
	  FontWeight		  "bold"
	  FontAngle		  "italic"
	}
	Annotation {
	  Name			  "Downlink Path"
	  Position		  [293, 28]
	  FontSize		  16
	  FontWeight		  "bold"
	  FontAngle		  "italic"
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "GTM_T2"
      Ports		      [2, 2]
      Position		      [225, 186, 325, 224]
      BackgroundColor	      "cyan"
      FontSize		      12
      FontWeight	      "bold"
      SourceBlock	      "avionics_T2_lib/GTM_T2"
      SourceType	      "SubSystem"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
    }
    Block {
      BlockType		      Reference
      Name		      "Model Info"
      Ports		      []
      Position		      [105, 19, 383, 109]
      ShowName		      off
      SourceBlock	      "simulink/Model-Wide\nUtilities/Model Info"
      SourceType	      "CMBlock"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      InitialBlockCM	      "None"
      BlockCM		      "None"
      Frame		      "on"
      DisplayStringWithTags   "Avionics Library\n%<ModelVersion>\nLas modified by %<LastModifiedBy> on %<LastModificat"
      "ionDate>"
      MaskDisplayString	      "Avionics Library\\n$LastChangedRevision: 2137 $\\nLas modified by la1032aw on 30-Oct-20"
      "09 17:25:03"
      HorizontalTextAlignment "Center"
      LeftAlignmentValue      "0.5"
      SourceBlockDiagram      "avionics_lib"
      TagMaxNumber	      "20"
    }
    Block {
      BlockType		      SubSystem
      Name		      "TransportDelay"
      Ports		      [2, 2]
      Position		      [520, 186, 620, 224]
      BackgroundColor	      "cyan"
      FontSize		      12
      FontWeight	      "bold"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"TransportDelay"
	Location		[272, 382, 1088, 758]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "Sensors"
	  Position		  [70, 104, 95, 116]
	  BackgroundColor	  "lightBlue"
	  FontSize		  12
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "UL"
	  Position		  [55, 274, 80, 286]
	  BackgroundColor	  "lightBlue"
	  FontSize		  12
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "AntiAliasing"
	  Ports			  [1, 1]
	  Position		  [125, 96, 200, 124]
	  BackgroundColor	  "cyan"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "AntiAliasing"
	    Location		    [118, 94, 977, 720]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "I"
	      Position		      [45, 279, 70, 291]
	      BackgroundColor	      "lightBlue"
	      FontSize		      12
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      BusAssignment
	      Name		      "Bus\nAssignment"
	      Ports		      [25, 1]
	      Position		      [405, 15, 525, 535]
	      BackgroundColor	      "cyan"
	      AssignedSignals	      "AirData.alpha_deg,AirData.beta_deg,AirData.qbar_psf,AirData.KTAS,AirData.TEMPAMB_degF,Ai"
	      "rData.altitude_ft,MAG3.p_deg,MAG3.q_deg,MAG3.r_deg,MAG3.Ax_g,MAG3.Ay_g,MAG3.Az_g,SurfacePos.ELLOB,SurfacePos.EL"
	      "LIB,SurfacePos.ELROB,SurfacePos.ELRIB,SurfacePos.AILL,SurfacePos.AILR,SurfacePos.RUDU,SurfacePos.RUDL,SurfacePo"
	      "s.FLAPLIB,SurfacePos.FLAPLOB,SurfacePos.FLAPRIB,SurfacePos.FLAPROB"
	    }
	    Block {
	      BlockType		      BusSelector
	      Name		      "Bus\nSelector"
	      Ports		      [1, 1]
	      Position		      [115, 266, 120, 304]
	      ShowName		      off
	      OutputSignals	      "AirData.alpha_deg,AirData.beta_deg,AirData.qbar_psf,AirData.KTAS,AirData.TEMPAMB_degF,AirD"
	      "ata.altitude_ft,MAG3.p_deg,MAG3.q_deg,MAG3.r_deg,MAG3.Ax_g,MAG3.Ay_g,MAG3.Az_g,SurfacePos.ELLOB,SurfacePos.ELLI"
	      "B,SurfacePos.ELROB,SurfacePos.ELRIB,SurfacePos.AILL,SurfacePos.AILR,SurfacePos.RUDU,SurfacePos.RUDL,SurfacePos."
	      "FLAPLIB,SurfacePos.FLAPLOB,SurfacePos.FLAPRIB,SurfacePos.FLAPROB"
	      OutputAsBus	      on
	    }
	    Block {
	      BlockType		      BusToVector
	      Name		      "Bus to Vector"
	      Position		      [140, 263, 170, 307]
	    }
	    Block {
	      BlockType		      Demux
	      Name		      "Demux"
	      Ports		      [1, 24]
	      Position		      [310, 54, 315, 516]
	      BackgroundColor	      "black"
	      ShowName		      off
	      Outputs		      "24"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "First Order Filter\nContinuous"
	      Ports		      [1, 1]
	      Position		      [195, 261, 280, 309]
	      BackgroundColor	      "cyan"
	      SourceBlock	      "First_Order_Filter_lib/First Order Filter\nContinuous"
	      SourceType	      "first order filter"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData "off"
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      tau		      "1/2/pi/16"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "O"
	      Position		      [600, 273, 630, 287]
	      BackgroundColor	      "lightBlue"
	      FontSize		      12
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      24
	      DstBlock		      "Bus\nAssignment"
	      DstPort		      25
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      23
	      DstBlock		      "Bus\nAssignment"
	      DstPort		      24
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      22
	      DstBlock		      "Bus\nAssignment"
	      DstPort		      23
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      21
	      DstBlock		      "Bus\nAssignment"
	      DstPort		      22
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      20
	      DstBlock		      "Bus\nAssignment"
	      DstPort		      21
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      19
	      DstBlock		      "Bus\nAssignment"
	      DstPort		      20
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      18
	      DstBlock		      "Bus\nAssignment"
	      DstPort		      19
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      17
	      DstBlock		      "Bus\nAssignment"
	      DstPort		      18
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      16
	      DstBlock		      "Bus\nAssignment"
	      DstPort		      17
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      15
	      DstBlock		      "Bus\nAssignment"
	      DstPort		      16
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      14
	      DstBlock		      "Bus\nAssignment"
	      DstPort		      15
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      13
	      DstBlock		      "Bus\nAssignment"
	      DstPort		      14
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      12
	      DstBlock		      "Bus\nAssignment"
	      DstPort		      13
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      11
	      DstBlock		      "Bus\nAssignment"
	      DstPort		      12
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      10
	      DstBlock		      "Bus\nAssignment"
	      DstPort		      11
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      9
	      DstBlock		      "Bus\nAssignment"
	      DstPort		      10
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      8
	      DstBlock		      "Bus\nAssignment"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      7
	      DstBlock		      "Bus\nAssignment"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      6
	      DstBlock		      "Bus\nAssignment"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      5
	      DstBlock		      "Bus\nAssignment"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      4
	      DstBlock		      "Bus\nAssignment"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      3
	      DstBlock		      "Bus\nAssignment"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      2
	      DstBlock		      "Bus\nAssignment"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      1
	      DstBlock		      "Bus\nAssignment"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Bus\nAssignment"
	      SrcPort		      1
	      Points		      [0, 5]
	      DstBlock		      "O"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "First Order Filter\nContinuous"
	      SrcPort		      1
	      DstBlock		      "Demux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Bus\nSelector"
	      SrcPort		      1
	      DstBlock		      "Bus to Vector"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "I"
	      SrcPort		      1
	      Points		      [25, 0]
	      Branch {
		Points			[0, -250]
		DstBlock		"Bus\nAssignment"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Bus\nSelector"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Bus to Vector"
	      SrcPort		      1
	      DstBlock		      "First Order Filter\nContinuous"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Transport Delay on Bus"
	  Ports			  [1, 1]
	  Position		  [235, 92, 395, 128]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Transport Delay on Bus"
	    Location		    [313, 179, 1139, 907]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In"
	      Position		      [45, 413, 75, 427]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      BusCreator
	      Name		      "Bus\nCreator"
	      Ports		      [5, 1]
	      Position		      [505, 242, 515, 598]
	      ShowName		      off
	      Inputs		      "5"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      BusSelector
	      Name		      "Bus\nSelector"
	      Ports		      [1, 5]
	      Position		      [185, 241, 195, 599]
	      ShowName		      off
	      OutputSignals	      "AirData,MIDG,MAG3,SurfacePos,Engines"
	      Port {
		PortNumber		1
		Name			"<AirData>"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		2
		Name			"<MIDG>"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		3
		Name			"<MAG3>"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		4
		Name			"<SurfacePos>"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		5
		Name			"<Engines>"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "BusDelay"
	      Ports		      [1, 1]
	      Position		      [320, 267, 405, 293]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Port {
		PortNumber		1
		Name			"AirData"
		PropagatedSignals	"alpha_deg, beta_deg, qbar_psf, KTAS, TEMPAMB_degF, altitude_ft"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      System {
		Name			"BusDelay"
		Location		[363, 197, 1073, 666]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [25, 138, 55, 152]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  BusAssignment
		  Name			  "Bus\nAssignment"
		  Ports			  [7, 1]
		  Position		  [425, 27, 520, 233]
		  AssignedSignals	  "alpha_deg,beta_deg,qbar_psf,KTAS,TEMPAMB_degF,altitude_ft"
		}
		Block {
		  BlockType		  BusSelector
		  Name			  "Bus\nSelector1"
		  Ports			  [1, 1]
		  Position		  [100, 122, 110, 168]
		  ShowName		  off
		  OutputSignals		  "alpha_deg,beta_deg,qbar_psf,KTAS,TEMPAMB_degF,altitude_ft"
		  OutputAsBus		  on
		}
		Block {
		  BlockType		  BusToVector
		  Name			  "Bus to Vector"
		  Position		  [140, 123, 180, 167]
		}
		Block {
		  BlockType		  Demux
		  Name			  "Demux"
		  Ports			  [1, 6]
		  Position		  [325, 60, 335, 230]
		  ShowName		  off
		  Outputs		  "6"
		  DisplayOption		  "bar"
		}
		Block {
		  BlockType		  Reference
		  Name			  "TimeDelay with\n IC feedthrough"
		  Ports			  [1, 1]
		  Position		  [210, 136, 275, 154]
		  SourceBlock		  "TransportDelay_lib/TimeDelay with\n IC feedthrough"
		  SourceType		  "Unknown"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  TimeDelay		  "15e-3"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [545, 123, 575, 137]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Bus\nAssignment"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  6
		  DstBlock		  "Bus\nAssignment"
		  DstPort		  7
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  5
		  DstBlock		  "Bus\nAssignment"
		  DstPort		  6
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  4
		  DstBlock		  "Bus\nAssignment"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  3
		  DstBlock		  "Bus\nAssignment"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  2
		  DstBlock		  "Bus\nAssignment"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  1
		  DstBlock		  "Bus\nAssignment"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "TimeDelay with\n IC feedthrough"
		  SrcPort		  1
		  DstBlock		  "Demux"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Bus to Vector"
		  SrcPort		  1
		  DstBlock		  "TimeDelay with\n IC feedthrough"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Bus\nSelector1"
		  SrcPort		  1
		  DstBlock		  "Bus to Vector"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    DstBlock		    "Bus\nSelector1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -105]
		    DstBlock		    "Bus\nAssignment"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "BusDelay1"
	      Ports		      [1, 1]
	      Position		      [320, 337, 405, 363]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Port {
		PortNumber		1
		Name			"MIDG"
		PropagatedSignals	"phi_deg, theta_deg, psi_deg, NAV_latitude_deg, NAV_longitude_deg, NAV_altitude_m, NAV_Vn_mps, NAV"
		"_Ve_mps, NAV_Vu_mps"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      System {
		Name			"BusDelay1"
		Location		[317, 136, 1211, 648]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [25, 138, 55, 152]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  BusAssignment
		  Name			  "Bus\nAssignment"
		  Ports			  [10, 1]
		  Position		  [425, 32, 620, 238]
		  AssignedSignals	  "phi_deg,theta_deg,psi_deg,NAV_latitude_deg,NAV_longitude_deg,NAV_altitude_m,NAV_Vn_mps,NAV_Ve_m"
		  "ps,NAV_Vu_mps"
		}
		Block {
		  BlockType		  BusSelector
		  Name			  "Bus\nSelector1"
		  Ports			  [1, 1]
		  Position		  [100, 122, 110, 168]
		  ShowName		  off
		  OutputSignals		  "phi_deg,theta_deg,psi_deg,NAV_latitude_deg,NAV_longitude_deg,NAV_altitude_m,NAV_Vn_mps,NAV_Ve_mp"
		  "s,NAV_Vu_mps"
		  OutputAsBus		  on
		}
		Block {
		  BlockType		  BusToVector
		  Name			  "Bus to Vector"
		  Position		  [140, 123, 180, 167]
		}
		Block {
		  BlockType		  Demux
		  Name			  "Demux"
		  Ports			  [1, 9]
		  Position		  [325, 60, 335, 230]
		  ShowName		  off
		  Outputs		  "9"
		  DisplayOption		  "bar"
		}
		Block {
		  BlockType		  Reference
		  Name			  "TimeDelay with\n IC feedthrough"
		  Ports			  [1, 1]
		  Position		  [210, 136, 275, 154]
		  SourceBlock		  "TransportDelay_lib/TimeDelay with\n IC feedthrough"
		  SourceType		  "Unknown"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  TimeDelay		  "15e-3"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [665, 128, 695, 142]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  9
		  DstBlock		  "Bus\nAssignment"
		  DstPort		  10
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  8
		  DstBlock		  "Bus\nAssignment"
		  DstPort		  9
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  7
		  DstBlock		  "Bus\nAssignment"
		  DstPort		  8
		}
		Line {
		  SrcBlock		  "Bus\nAssignment"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  6
		  DstBlock		  "Bus\nAssignment"
		  DstPort		  7
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  5
		  DstBlock		  "Bus\nAssignment"
		  DstPort		  6
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  4
		  DstBlock		  "Bus\nAssignment"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  3
		  DstBlock		  "Bus\nAssignment"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  2
		  DstBlock		  "Bus\nAssignment"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  1
		  DstBlock		  "Bus\nAssignment"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "TimeDelay with\n IC feedthrough"
		  SrcPort		  1
		  DstBlock		  "Demux"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Bus to Vector"
		  SrcPort		  1
		  DstBlock		  "TimeDelay with\n IC feedthrough"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Bus\nSelector1"
		  SrcPort		  1
		  DstBlock		  "Bus to Vector"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    DstBlock		    "Bus\nSelector1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -100]
		    DstBlock		    "Bus\nAssignment"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "BusDelay2"
	      Ports		      [1, 1]
	      Position		      [320, 407, 405, 433]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Port {
		PortNumber		1
		Name			"MAG3"
		PropagatedSignals	"p_deg, q_deg, r_deg, Ax_g, Ay_g, Az_g"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      System {
		Name			"BusDelay2"
		Location		[116, 133, 1034, 589]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [25, 138, 55, 152]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  BusAssignment
		  Name			  "Bus\nAssignment"
		  Ports			  [7, 1]
		  Position		  [425, 27, 520, 233]
		  AssignedSignals	  "p_deg,q_deg,r_deg,Ax_g,Ay_g,Az_g"
		}
		Block {
		  BlockType		  BusSelector
		  Name			  "Bus\nSelector1"
		  Ports			  [1, 1]
		  Position		  [100, 122, 110, 168]
		  ShowName		  off
		  OutputSignals		  "p_deg,q_deg,r_deg,Ax_g,Ay_g,Az_g"
		  OutputAsBus		  on
		}
		Block {
		  BlockType		  BusToVector
		  Name			  "Bus to Vector"
		  Position		  [140, 123, 180, 167]
		}
		Block {
		  BlockType		  Demux
		  Name			  "Demux"
		  Ports			  [1, 6]
		  Position		  [325, 60, 335, 230]
		  ShowName		  off
		  Outputs		  "6"
		  DisplayOption		  "bar"
		}
		Block {
		  BlockType		  Reference
		  Name			  "TimeDelay with\n IC feedthrough"
		  Ports			  [1, 1]
		  Position		  [210, 136, 275, 154]
		  SourceBlock		  "TransportDelay_lib/TimeDelay with\n IC feedthrough"
		  SourceType		  "Unknown"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  TimeDelay		  "15e-3"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [545, 123, 575, 137]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Bus\nAssignment"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  6
		  DstBlock		  "Bus\nAssignment"
		  DstPort		  7
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  5
		  DstBlock		  "Bus\nAssignment"
		  DstPort		  6
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  4
		  DstBlock		  "Bus\nAssignment"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  3
		  DstBlock		  "Bus\nAssignment"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  2
		  DstBlock		  "Bus\nAssignment"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  1
		  DstBlock		  "Bus\nAssignment"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "TimeDelay with\n IC feedthrough"
		  SrcPort		  1
		  DstBlock		  "Demux"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Bus to Vector"
		  SrcPort		  1
		  DstBlock		  "TimeDelay with\n IC feedthrough"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Bus\nSelector1"
		  SrcPort		  1
		  DstBlock		  "Bus to Vector"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    DstBlock		    "Bus\nSelector1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -105]
		    DstBlock		    "Bus\nAssignment"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "BusDelay3"
	      Ports		      [1, 1]
	      Position		      [320, 477, 405, 503]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Port {
		PortNumber		1
		Name			"SurfacePos"
		PropagatedSignals	"ELLOB, ELLIB, ELROB, ELRIB, AILL, AILR, RUDU, RUDL, FLAPLIB, FLAPLOB, FLAPRIB, FLAPROB"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      System {
		Name			"BusDelay3"
		Location		[65, 108, 1058, 715]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [25, 138, 55, 152]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  BusAssignment
		  Name			  "Bus\nAssignment"
		  Ports			  [13, 1]
		  Position		  [425, 32, 520, 238]
		  AssignedSignals	  "ELLOB,ELLIB,ELROB,ELRIB,AILL,AILR,RUDU,RUDL,FLAPLIB,FLAPLOB,FLAPRIB,FLAPROB"
		}
		Block {
		  BlockType		  BusSelector
		  Name			  "Bus\nSelector1"
		  Ports			  [1, 1]
		  Position		  [100, 122, 110, 168]
		  ShowName		  off
		  OutputSignals		  "ELLOB,ELLIB,ELROB,ELRIB,AILL,AILR,RUDU,RUDL,FLAPLIB,FLAPLOB,FLAPRIB,FLAPROB"
		  OutputAsBus		  on
		}
		Block {
		  BlockType		  BusToVector
		  Name			  "Bus to Vector"
		  Position		  [140, 123, 180, 167]
		}
		Block {
		  BlockType		  Demux
		  Name			  "Demux"
		  Ports			  [1, 12]
		  Position		  [325, 57, 335, 228]
		  ShowName		  off
		  Outputs		  "12"
		  DisplayOption		  "bar"
		}
		Block {
		  BlockType		  Reference
		  Name			  "TimeDelay with\n IC feedthrough"
		  Ports			  [1, 1]
		  Position		  [210, 136, 275, 154]
		  SourceBlock		  "TransportDelay_lib/TimeDelay with\n IC feedthrough"
		  SourceType		  "Unknown"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  TimeDelay		  "15e-3"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [545, 128, 575, 142]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  12
		  DstBlock		  "Bus\nAssignment"
		  DstPort		  13
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  11
		  DstBlock		  "Bus\nAssignment"
		  DstPort		  12
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  10
		  DstBlock		  "Bus\nAssignment"
		  DstPort		  11
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  9
		  DstBlock		  "Bus\nAssignment"
		  DstPort		  10
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  8
		  DstBlock		  "Bus\nAssignment"
		  DstPort		  9
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  7
		  DstBlock		  "Bus\nAssignment"
		  DstPort		  8
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  6
		  DstBlock		  "Bus\nAssignment"
		  DstPort		  7
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  5
		  DstBlock		  "Bus\nAssignment"
		  DstPort		  6
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  4
		  DstBlock		  "Bus\nAssignment"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  3
		  DstBlock		  "Bus\nAssignment"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  2
		  DstBlock		  "Bus\nAssignment"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  1
		  DstBlock		  "Bus\nAssignment"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Bus\nAssignment"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "TimeDelay with\n IC feedthrough"
		  SrcPort		  1
		  DstBlock		  "Demux"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Bus to Vector"
		  SrcPort		  1
		  DstBlock		  "TimeDelay with\n IC feedthrough"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Bus\nSelector1"
		  SrcPort		  1
		  DstBlock		  "Bus to Vector"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    DstBlock		    "Bus\nSelector1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -100]
		    DstBlock		    "Bus\nAssignment"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "BusDelay4"
	      Ports		      [1, 1]
	      Position		      [320, 547, 405, 573]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Port {
		PortNumber		1
		Name			"Engines"
		PropagatedSignals	"RPML, EGTL, RPMR, EGTR"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      System {
		Name			"BusDelay4"
		Location		[139, 111, 1088, 655]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [25, 138, 55, 152]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  BusAssignment
		  Name			  "Bus\nAssignment"
		  Ports			  [5, 1]
		  Position		  [425, 22, 520, 228]
		  AssignedSignals	  "RPML,EGTL,RPMR,EGTR"
		}
		Block {
		  BlockType		  BusSelector
		  Name			  "Bus\nSelector1"
		  Ports			  [1, 1]
		  Position		  [100, 122, 110, 168]
		  ShowName		  off
		  OutputSignals		  "RPML,EGTL,RPMR,EGTR"
		  OutputAsBus		  on
		}
		Block {
		  BlockType		  BusToVector
		  Name			  "Bus to Vector"
		  Position		  [140, 123, 180, 167]
		}
		Block {
		  BlockType		  Demux
		  Name			  "Demux"
		  Ports			  [1, 4]
		  Position		  [325, 60, 335, 230]
		  ShowName		  off
		  DisplayOption		  "bar"
		}
		Block {
		  BlockType		  Reference
		  Name			  "TimeDelay with\n IC feedthrough"
		  Ports			  [1, 1]
		  Position		  [210, 136, 275, 154]
		  SourceBlock		  "TransportDelay_lib/TimeDelay with\n IC feedthrough"
		  SourceType		  "Unknown"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  TimeDelay		  "15e-3"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [545, 118, 575, 132]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Bus\nAssignment"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  4
		  DstBlock		  "Bus\nAssignment"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  3
		  DstBlock		  "Bus\nAssignment"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  2
		  DstBlock		  "Bus\nAssignment"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  1
		  DstBlock		  "Bus\nAssignment"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "TimeDelay with\n IC feedthrough"
		  SrcPort		  1
		  DstBlock		  "Demux"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Bus to Vector"
		  SrcPort		  1
		  DstBlock		  "TimeDelay with\n IC feedthrough"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Bus\nSelector1"
		  SrcPort		  1
		  DstBlock		  "Bus to Vector"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    DstBlock		    "Bus\nSelector1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -100]
		    DstBlock		    "Bus\nAssignment"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out"
	      Position		      [590, 413, 620, 427]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Bus\nCreator"
	      SrcPort		      1
	      DstBlock		      "Out"
	      DstPort		      1
	    }
	    Line {
	      Name		      "Engines"
	      Labels		      [0, 0; 0, 0; 0, 0]
	      SrcBlock		      "BusDelay4"
	      SrcPort		      1
	      DstBlock		      "Bus\nCreator"
	      DstPort		      5
	    }
	    Line {
	      Name		      "SurfacePos"
	      Labels		      [0, 0; 0, 0; 0, 0]
	      SrcBlock		      "BusDelay3"
	      SrcPort		      1
	      DstBlock		      "Bus\nCreator"
	      DstPort		      4
	    }
	    Line {
	      Name		      "MAG3"
	      Labels		      [0, 0; 0, 0; 0, 0]
	      SrcBlock		      "BusDelay2"
	      SrcPort		      1
	      DstBlock		      "Bus\nCreator"
	      DstPort		      3
	    }
	    Line {
	      Name		      "MIDG"
	      Labels		      [0, 0; 0, 0; 0, 0]
	      SrcBlock		      "BusDelay1"
	      SrcPort		      1
	      DstBlock		      "Bus\nCreator"
	      DstPort		      2
	    }
	    Line {
	      Name		      "AirData"
	      Labels		      [0, 0; 0, 0; 0, 0]
	      SrcBlock		      "BusDelay"
	      SrcPort		      1
	      DstBlock		      "Bus\nCreator"
	      DstPort		      1
	    }
	    Line {
	      Name		      "<Engines>"
	      Labels		      [0, 0; 0, 0; 0, 0]
	      SrcBlock		      "Bus\nSelector"
	      SrcPort		      5
	      DstBlock		      "BusDelay4"
	      DstPort		      1
	    }
	    Line {
	      Name		      "<SurfacePos>"
	      Labels		      [0, 0; 0, 0; 0, 0]
	      SrcBlock		      "Bus\nSelector"
	      SrcPort		      4
	      DstBlock		      "BusDelay3"
	      DstPort		      1
	    }
	    Line {
	      Name		      "<MAG3>"
	      Labels		      [0, 0; 0, 0; 0, 0]
	      SrcBlock		      "Bus\nSelector"
	      SrcPort		      3
	      DstBlock		      "BusDelay2"
	      DstPort		      1
	    }
	    Line {
	      Name		      "<MIDG>"
	      Labels		      [0, 0; 0, 0; 0, 0; 0, 0]
	      SrcBlock		      "Bus\nSelector"
	      SrcPort		      2
	      DstBlock		      "BusDelay1"
	      DstPort		      1
	    }
	    Line {
	      Name		      "<AirData>"
	      Labels		      [0, 0; 0, 0; 0, 0; 0, 0]
	      SrcBlock		      "Bus\nSelector"
	      SrcPort		      1
	      DstBlock		      "BusDelay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In"
	      SrcPort		      1
	      DstBlock		      "Bus\nSelector"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Transport Delay on Bus1"
	  Ports			  [1, 1]
	  Position		  [235, 262, 395, 298]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Transport Delay on Bus1"
	    Location		    [313, 179, 1053, 490]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In"
	      Position		      [90, 118, 120, 132]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "BusDelay"
	      Ports		      [1, 1]
	      Position		      [270, 112, 355, 138]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"BusDelay"
		Location		[341, 129, 1195, 786]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [25, 258, 55, 272]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  BusAssignment
		  Name			  "Bus\nAssignment"
		  Ports			  [22, 1]
		  Position		  [465, 30, 605, 480]
		  AssignedSignals	  "THROTLC,THROTRC,ELLOBC,ELLIBC,ELROBC,ELRIBC,AILLC,AILRC,RUDUPC,RUDLOC,SPLLIBC,SPLLOBC,SPLRIBC,S"
		  "PLROBC,FLAPLIC,FLAPLOC,FLAPRIC,FLAPROC,GEARC,BRAKEC,STEERC"
		}
		Block {
		  BlockType		  BusSelector
		  Name			  "Bus\nSelector1"
		  Ports			  [1, 1]
		  Position		  [100, 242, 110, 288]
		  ShowName		  off
		  OutputSignals		  "THROTLC,THROTRC,ELLOBC,ELLIBC,ELROBC,ELRIBC,AILLC,AILRC,RUDUPC,RUDLOC,SPLLIBC,SPLLOBC,SPLRIBC,SP"
		  "LROBC,FLAPLIC,FLAPLOC,FLAPRIC,FLAPROC,GEARC,BRAKEC,STEERC"
		  OutputAsBus		  on
		}
		Block {
		  BlockType		  BusToVector
		  Name			  "Bus to \nVector"
		  Position		  [140, 244, 170, 286]
		}
		Block {
		  BlockType		  Demux
		  Name			  "Demux"
		  Ports			  [1, 21]
		  Position		  [325, 40, 330, 490]
		  ShowName		  off
		  Outputs		  "21"
		  DisplayOption		  "bar"
		}
		Block {
		  BlockType		  TransportDelay
		  Name			  "Transport\nDelay"
		  Position		  [205, 247, 275, 283]
		  AttributesFormatString  "%<DelayTime>"
		  DelayTime		  "5e-3"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [640, 248, 670, 262]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  21
		  DstBlock		  "Bus\nAssignment"
		  DstPort		  22
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  20
		  DstBlock		  "Bus\nAssignment"
		  DstPort		  21
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  19
		  DstBlock		  "Bus\nAssignment"
		  DstPort		  20
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  18
		  DstBlock		  "Bus\nAssignment"
		  DstPort		  19
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  17
		  DstBlock		  "Bus\nAssignment"
		  DstPort		  18
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  16
		  DstBlock		  "Bus\nAssignment"
		  DstPort		  17
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  15
		  DstBlock		  "Bus\nAssignment"
		  DstPort		  16
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  14
		  DstBlock		  "Bus\nAssignment"
		  DstPort		  15
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  13
		  DstBlock		  "Bus\nAssignment"
		  DstPort		  14
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  12
		  DstBlock		  "Bus\nAssignment"
		  DstPort		  13
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  11
		  DstBlock		  "Bus\nAssignment"
		  DstPort		  12
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  10
		  DstBlock		  "Bus\nAssignment"
		  DstPort		  11
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  9
		  DstBlock		  "Bus\nAssignment"
		  DstPort		  10
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  8
		  DstBlock		  "Bus\nAssignment"
		  DstPort		  9
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  7
		  DstBlock		  "Bus\nAssignment"
		  DstPort		  8
		}
		Line {
		  SrcBlock		  "Bus\nAssignment"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  6
		  DstBlock		  "Bus\nAssignment"
		  DstPort		  7
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  5
		  DstBlock		  "Bus\nAssignment"
		  DstPort		  6
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  4
		  DstBlock		  "Bus\nAssignment"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  3
		  DstBlock		  "Bus\nAssignment"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  2
		  DstBlock		  "Bus\nAssignment"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  1
		  DstBlock		  "Bus\nAssignment"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Transport\nDelay"
		  SrcPort		  1
		  DstBlock		  "Demux"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Bus to \nVector"
		  SrcPort		  1
		  DstBlock		  "Transport\nDelay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Bus\nSelector1"
		  SrcPort		  1
		  DstBlock		  "Bus to \nVector"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    Points		    [5, 0]
		    DstBlock		    "Bus\nSelector1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -220]
		    DstBlock		    "Bus\nAssignment"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out"
	      Position		      [520, 118, 550, 132]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "BusDelay"
	      SrcPort		      1
	      DstBlock		      "Out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In"
	      SrcPort		      1
	      DstBlock		      "BusDelay"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "cmds"
	  Position		  [560, 273, 590, 287]
	  BackgroundColor	  "lightBlue"
	  FontSize		  12
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DL"
	  Position		  [560, 103, 590, 117]
	  BackgroundColor	  "lightBlue"
	  FontSize		  12
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "Transport Delay on Bus1"
	  SrcPort		  1
	  DstBlock		  "cmds"
	  DstPort		  1
	}
	Line {
	  Labels		  [0, 0]
	  SrcBlock		  "Sensors"
	  SrcPort		  1
	  DstBlock		  "AntiAliasing"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "UL"
	  SrcPort		  1
	  DstBlock		  "Transport Delay on Bus1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Transport Delay on Bus"
	  SrcPort		  1
	  DstBlock		  "DL"
	  DstPort		  1
	}
	Line {
	  Labels		  [0, 0]
	  SrcBlock		  "AntiAliasing"
	  SrcPort		  1
	  DstBlock		  "Transport Delay on Bus"
	  DstPort		  1
	}
	Annotation {
	  Name			  "Downlink Path"
	  Position		  [318, 163]
	  FontSize		  16
	  FontWeight		  "bold"
	  FontAngle		  "italic"
	}
	Annotation {
	  Name			  "Uplink Path"
	  Position		  [318, 338]
	  FontSize		  16
	  FontWeight		  "bold"
	  FontAngle		  "italic"
	}
      }
    }
  }
}
# Finite State Machines
#
#    Stateflow Version 7.1 (R2008a) dated Sep  2 2008, 22:14:27
#
#


Stateflow {
  machine {
    id			    1
    name		    "avionics_lib"
    created		    "24-Jul-2008 14:08:50"
    isLibrary		    1
    firstTarget		    2
    sfVersion		    71014000.000007
  }
  target {
    id			    2
    name		    "sfun"
    machine		    1
    linkNode		    [1 0 0]
  }
}
