
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.078033                       # Number of seconds simulated
sim_ticks                                1078032933500                       # Number of ticks simulated
final_tick                               1078032933500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  34933                       # Simulator instruction rate (inst/s)
host_op_rate                                    51034                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               75318468                       # Simulator tick rate (ticks/s)
host_mem_usage                                 828420                       # Number of bytes of host memory used
host_seconds                                 14313.00                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     730450481                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           64000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        48499840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           48563840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        64000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         64000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     25827264                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        25827264                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1000                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           757810                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              758810                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        403551                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             403551                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              59367                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           44989201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              45048568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         59367                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            59367                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        23957769                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             23957769                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        23957769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             59367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          44989201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             69006337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      758810                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     403551                       # Number of write requests accepted
system.mem_ctrls.readBursts                    758810                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   403551                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               48327296                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  236544                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25795264                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                48563840                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             25827264                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   3696                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   480                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs       337960                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             49180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             47613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             48174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             45205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             45098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             44256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             46357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             45541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             43223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             43480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            47197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            47657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            49613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            49516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            50117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            52887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             26126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             25552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             26846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             23264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             24820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             24679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             23602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            25404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            26346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            28526                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1078000339500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                758810                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               403551                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  746440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8082                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  15660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  16517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  23206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  23186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  23175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  23175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  23174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  23174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  23171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  23173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  23175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  23184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  23196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  23175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  23171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  23171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  23171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       588864                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    125.873818                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    92.276003                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   155.587252                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       407315     69.17%     69.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       118525     20.13%     89.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        26341      4.47%     93.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9903      1.68%     95.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        12954      2.20%     97.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2353      0.40%     98.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1716      0.29%     98.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1414      0.24%     98.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8343      1.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       588864                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        23171                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.576108                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.767488                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    137.258740                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         23133     99.84%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           29      0.13%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         23171                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        23171                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.394631                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.370202                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.908348                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6653     28.71%     28.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              859      3.71%     32.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            15521     66.98%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              138      0.60%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         23171                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  11112307000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             25270694500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 3775570000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14716.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33466.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        44.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        23.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     45.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     23.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.54                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.79                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   354263                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  215038                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 46.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.35                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     927423.01                       # Average gap between requests
system.mem_ctrls.pageHitRate                    49.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               2189935440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1194905250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              2897107200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1295514000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          70411657680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         230910166350                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         444265173000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           753164458920                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            698.648940                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 737677457750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   35997780000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  304354693500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               2261876400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1234158750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              2992782000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1316256480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          70411657680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         236179085895                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         439643313750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           754039130955                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            699.460301                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 729945203750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   35997780000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  312086947500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   86                       # Number of system calls
system.cpu.numCycles                       2156065867                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     730450481                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             729688887                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                    761                       # Number of float alu accesses
system.cpu.num_func_calls                     1453959                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     31770494                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    729688887                       # number of integer instructions
system.cpu.num_fp_insts                           761                       # number of float instructions
system.cpu.num_int_register_reads          1698743312                       # number of times the integer registers were read
system.cpu.num_int_register_writes          621892930                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 1183                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 497                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            180840590                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           276245123                       # number of times the CC registers were written
system.cpu.num_mem_refs                     295985437                       # number of memory refs
system.cpu.num_load_insts                   225946734                       # Number of load instructions
system.cpu.num_store_insts                   70038703                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2156065867                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          37843290                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 94739      0.01%      0.01% # Class of executed instruction
system.cpu.op_class::IntAlu                 434349056     59.46%     59.48% # Class of executed instruction
system.cpu.op_class::IntMult                    20662      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::IntDiv                       119      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatAdd                     468      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::MemRead                225946734     30.93%     90.41% # Class of executed instruction
system.cpu.op_class::MemWrite                70038703      9.59%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  730450481                       # Class of executed instruction
system.cpu.dcache.tags.replacements           3388005                       # number of replacements
system.cpu.dcache.tags.tagsinuse           255.706850                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           292597184                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3388261                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             86.356153                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        3455037500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   255.706850                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998855                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998855                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          186                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         595359151                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        595359151                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    223363442                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       223363442                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     69233742                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       69233742                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     292597184                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        292597184                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    292597184                       # number of overall hits
system.cpu.dcache.overall_hits::total       292597184                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      2566916                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2566916                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       804961                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       804961                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data        16384                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        16384                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data      3371877                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3371877                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      3388261                       # number of overall misses
system.cpu.dcache.overall_misses::total       3388261                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  63723044000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  63723044000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  34113585500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  34113585500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  97836629500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  97836629500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  97836629500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  97836629500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    225930358                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    225930358                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     70038703                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     70038703                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    295969061                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    295969061                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    295985445                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    295985445                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.011362                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011362                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.011493                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011493                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.011393                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011393                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.011447                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011447                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 24824.748453                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24824.748453                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 42379.177997                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42379.177997                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 29015.479954                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29015.479954                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 28875.175053                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28875.175053                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       229946                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              5493                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    41.861642                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1601092                       # number of writebacks
system.cpu.dcache.writebacks::total           1601092                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2566916                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2566916                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       804961                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       804961                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      3371877                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3371877                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      3388261                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3388261                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  61156128000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  61156128000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  33308624500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  33308624500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data   1279268986                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   1279268986                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  94464752500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  94464752500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  95744021486                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  95744021486                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.011362                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011362                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.011493                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011493                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.011393                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011393                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.011447                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011447                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 23824.748453                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23824.748453                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 41379.177997                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41379.177997                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 78080.382446                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 78080.382446                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 28015.479954                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28015.479954                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 28257.569734                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 28257.569734                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                45                       # number of replacements
system.cpu.icache.tags.tagsinuse           669.665073                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           687396859                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1001                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          686710.148851                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   669.665073                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.326985                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.326985                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          956                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          924                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.466797                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1374796721                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1374796721                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    687396859                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       687396859                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     687396859                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        687396859                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    687396859                       # number of overall hits
system.cpu.icache.overall_hits::total       687396859                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1001                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1001                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1001                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1001                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1001                       # number of overall misses
system.cpu.icache.overall_misses::total          1001                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     78882500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     78882500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     78882500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     78882500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     78882500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     78882500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    687397860                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    687397860                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    687397860                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    687397860                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    687397860                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    687397860                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 78803.696304                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78803.696304                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 78803.696304                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78803.696304                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 78803.696304                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78803.696304                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks           45                       # number of writebacks
system.cpu.icache.writebacks::total                45                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1001                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1001                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1001                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1001                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1001                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1001                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     77881500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     77881500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     77881500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     77881500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     77881500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     77881500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 77803.696304                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77803.696304                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 77803.696304                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77803.696304                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 77803.696304                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77803.696304                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    747166                       # number of replacements
system.l2.tags.tagsinuse                 16280.371947                       # Cycle average of tags in use
system.l2.tags.total_refs                     5201106                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    763416                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.812938                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               10044181500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     7963.162898                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          4.021752                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       8313.187298                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.486033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000245                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.507397                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.993675                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16250                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          221                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        16008                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.991821                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   8345688                       # Number of tag accesses
system.l2.tags.data_accesses                  8345688                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      1601092                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1601092                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           45                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               45                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             487685                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                487685                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        2142766                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2142766                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               2630451                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2630452                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data              2630451                       # number of overall hits
system.l2.overall_hits::total                 2630452                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           317276                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              317276                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1000                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1000                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       440534                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          440534                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1000                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              757810                       # number of demand (read+write) misses
system.l2.demand_misses::total                 758810                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1000                       # number of overall misses
system.l2.overall_misses::cpu.data             757810                       # number of overall misses
system.l2.overall_misses::total                758810                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  26980381500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   26980381500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     76367500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     76367500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  36061216000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  36061216000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      76367500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   63041597500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      63117965000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     76367500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  63041597500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     63117965000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1601092                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1601092                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           45                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           45                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         804961                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            804961                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1001                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1001                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      2583300                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2583300                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1001                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           3388261                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3389262                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1001                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          3388261                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3389262                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.394151                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.394151                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.999001                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.999001                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.170531                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.170531                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.999001                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.223658                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.223886                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.999001                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.223658                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.223886                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 85037.574541                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85037.574541                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 76367.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76367.500000                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 81857.963290                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81857.963290                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 76367.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 83189.186604                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83180.196624                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 76367.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 83189.186604                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83180.196624                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               403551                       # number of writebacks
system.l2.writebacks::total                    403551                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         7252                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          7252                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       317276                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         317276                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1000                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1000                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       440534                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       440534                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1000                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         757810                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            758810                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1000                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        757810                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           758810                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  23807621500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  23807621500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     66367500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     66367500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  31655876000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  31655876000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     66367500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  55463497500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  55529865000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     66367500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  55463497500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  55529865000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.394151                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.394151                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.999001                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.999001                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.170531                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.170531                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.999001                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.223658                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.223886                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.999001                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.223658                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.223886                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 75037.574541                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75037.574541                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 66367.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66367.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 71857.963290                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71857.963290                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 66367.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 73189.186604                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73180.196624                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 66367.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 73189.186604                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73180.196624                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp             441534                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       403551                       # Transaction distribution
system.membus.trans_dist::CleanEvict           337960                       # Transaction distribution
system.membus.trans_dist::ReadExReq            317276                       # Transaction distribution
system.membus.trans_dist::ReadExResp           317276                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        441534                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2259131                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2259131                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2259131                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     74391104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     74391104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                74391104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           1500321                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1500321    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1500321                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3122764000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4105764750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      6777312                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      3388050                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          12907                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        12907                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           2584301                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2004643                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           45                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2130527                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           804961                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          804961                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1001                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2583300                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2047                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     10164526                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              10166573                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        66944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    319318592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              319385536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          747166                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          4136428                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003121                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.055775                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4123520     99.69%     99.69% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  12908      0.31%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4136428                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4989793000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1501500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5082391500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
