// modules include tests for some of the more unused/adavanced functionality of ode that utilise knoweldge of its functional core

// Nested blocks - only allowed on the RHS of a val expression
/*
// nested blocks - OK, generates nested lets
module Adv1a {
  val a = { val b = 0
            return b
          }
}
*/

/*
// passing and returning nested blocks - FAIL
module Adv1b {
  component comp1(x) {
    return ({ val y = x
              return y})
  }

  val a = comp1({ val b = 0
                  return b })
}
*/

/*
// nested block inside a piecewise - FAIL
module Adv1c {
  component comp1(x) { return(x+1) }

  val a = piecewise { time < 5 : 3                    // OK
                    , time > 5 : sin(2) + comp1(1)    // OK
                    , default : { val b = 0           // Parser Fail
                                  return b}
                    }
}
*/

/*
// Adv2 - Stateful (sub-)components - inits from non-inits
// call init from piecewise non-init
// OK
module Adv2a {
  component comp1(x) {
    init y = 1 // +x // Validator picks up invalid model when using x here, is this wrong?
    return x
  }

  val a = piecewise { time < 5 : 3          // OK
                    , default : comp1(1)    // OK
                    }
}
*/

/*
// call init and ode from piecewise non-init
module Adv2b {
  component comp1(x) {
    init y = 1
    ode { init : y, delta : dy } = x
    return x
  }

  val a = piecewise { time < 5 : 3          // OK
                    , default : comp1(1)    // OK
                    }
}
*/

/*
// Adv3 - inits from inits
// OK - no prob
module Adv3a {
  init y = 1
  ode { init : y, delta : dy } = 2
  init a = y
}
*/

/*
// init from non-init
// OK - validator picks up invalid model
module Adv3b {
  val y = 1
  init a = y
}
*/

/*
// indirect init from init
// FAIL? - if y is either init or val, model compiles - as during component inlining the vals are promoted as necessary
module Adv3c {
  component comp1(x) {
    val y = 1
    return y
  }

  init a = comp1(1)
  val b = comp1(1)
}
*/

// Adv4 - auto val copy-promotion within inits

/*
// FAIL - y should be duplicated and promoted as necessary
module Adv3d {
  val y = 1
  init a = y
  val b = y
}
*/

// TODO,
// stateful sub-components from init
// differing sub-comopnents
// HOFs

// top init
module Adv4a {
  init a = 1
  // OK - multiple inits not allowed
  // init b,c = (1,2)
  
  // OK - don't allow tuples for inits, inits must be a single float w/ optional unit
  //init b = (1,2)
  //val b = a
}

// combinations of inits and vals
module Adv4b {
  init a = 1
  val b = 2
}

module Adv4c {
  init a = 1
  val b = 2 + a
}

module Adv4d {
  val c = 2
  init a = 1 + c
}

module Adv4e {
  val c = 2
  init a = 1 + c
  val b = c + 3
}

module Adv4f {
  val c = 2
  init a = 1 + c
  val b = c + a
}

// nested inits
module Adv5a {
  val a = { init b = 1
            return b }
  val b = a
}

module Adv5b {
  component compA(_) {
    init b = 1
    return b  
  } 

  component compB(_) {
    init b = 2
    return b  
  } 

  init a = piecewise { time < 5 : compA(None)
                     , default : compB(None)
                     }
}


// nested piecewises/ifs
module Adv6a {
  val a = piecewise { time < 3 : 1
                    , time < 5 : 2
                    , default : 3
                    }
}

module Adv6b {
  component compA(_) {
    val b = piecewise { time > 3 : 2
              , default : 1
              }
    return b
  } 

  val a = piecewise { time < 5 : compA(None)
                    , default : 3
                    }
}

// mixing simop types
// non init val type - OK - SM03
module Adv7a { 
  val x = 0.0
  ode { init : x, delta : dx } = 5
}

// mixed ode/ode ode/sde - OK - SM01
module Adv7b { 
  init x = 0.0
  ode { init : x, delta : dx } = 5
  //sde { init : x, delta : dy, weiner : 0.1 } = 10
}

// same delta name - OK - picked up by VL04
module Adv7c { 
  init x = 0.0
  ode { init : x, delta : dx } = 5
  //ode { init : x, delta : dx } = 10
}

// multiple rres
module Adv7d { 
  init x = 1000
  init z = 0
  rre { rate: 0.5 } = x -> z
  rre { rate: 0.5 } = z -> x
}

// multiple rres & ode, conflicting inits - OK - SMO1/SM02
module Adv7e { 
  init x = 1000
  init z = 0
  ode { init : z, delta : dx } = 5
  rre { rate: 0.5 } = x -> z
}

// multiple rres & ode, non-conflicting inits - OK - SMO4
module Adv7f { 
  init x = 1000
  init z = 0
  init y = 0
  ode { init : y, delta : dy } = 5
  rre { rate: 0.5 } = x -> z
}

