# Reading D:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do nn_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Dropbox/csce614/nn {D:/Dropbox/csce614/nn/test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:11 on Apr 27,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Dropbox/csce614/nn" D:/Dropbox/csce614/nn/test.v 
# -- Compiling module test
# 
# Top level modules:
# 	test
# End time: 16:53:11 on Apr 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Dropbox/csce614/nn {D:/Dropbox/csce614/nn/Neuron.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:11 on Apr 27,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Dropbox/csce614/nn" D:/Dropbox/csce614/nn/Neuron.v 
# -- Compiling module neuron
# -- Compiling module neuron32
# 
# Top level modules:
# 	neuron
# 	neuron32
# End time: 16:53:11 on Apr 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Dropbox/csce614/nn {D:/Dropbox/csce614/nn/database.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:11 on Apr 27,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Dropbox/csce614/nn" D:/Dropbox/csce614/nn/database.v 
# -- Compiling module database
# 
# Top level modules:
# 	database
# End time: 16:53:11 on Apr 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Dropbox/csce614/nn {D:/Dropbox/csce614/nn/cont.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:11 on Apr 27,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Dropbox/csce614/nn" D:/Dropbox/csce614/nn/cont.v 
# -- Compiling module connect
# 
# Top level modules:
# 	connect
# End time: 16:53:11 on Apr 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Dropbox/csce614/nn {D:/Dropbox/csce614/nn/test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:11 on Apr 27,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Dropbox/csce614/nn" D:/Dropbox/csce614/nn/test.v 
# -- Compiling module test
# 
# Top level modules:
# 	test
# End time: 16:53:11 on Apr 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  test
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" test 
# Start time: 16:53:11 on Apr 27,2019
# Loading work.test
# Loading work.database
# Loading work.connect
# Loading work.neuron32
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 2 ms
# End time: 16:54:33 on Apr 27,2019, Elapsed time: 0:01:22
# Errors: 0, Warnings: 0
