// Seed: 1371211643
module module_0 (
    input wire id_0,
    output tri0 id_1,
    input tri1 id_2,
    input tri1 id_3,
    output wand id_4,
    input supply0 id_5,
    output supply1 id_6,
    input tri1 id_7,
    output tri0 id_8,
    input wor id_9,
    input supply0 id_10,
    output wire id_11,
    output wor id_12
);
  wire #(1) id_14, id_15;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    output wire id_2,
    output uwire id_3,
    output tri id_4,
    input tri0 id_5,
    input tri id_6,
    input wire id_7,
    input tri1 id_8,
    input wand id_9,
    input tri0 id_10,
    output wand id_11,
    input tri0 id_12,
    output uwire id_13,
    input tri id_14,
    output wor id_15,
    output supply1 id_16,
    input tri id_17,
    input supply1 id_18,
    output tri0 id_19,
    input tri1 id_20
);
  wire id_22;
  module_0(
      id_9, id_16, id_1, id_8, id_11, id_20, id_4, id_12, id_19, id_10, id_9, id_15, id_2
  );
endmodule
