# header information:
HtestLogique2|8.05

# Views:
Vicon|ic
Vnetlist.als|net.als
Vschematic|sch
VVHDL|vhdl

# Technologies:
Tmocmos|CapacitanceParasiticForMetal-1INmocmos()D0.158|CapacitanceParasiticForN-ActiveINmocmos()D0.953|CapacitanceParasiticForP-ActiveINmocmos()D1.162|CapacitanceParasiticForPolysilicon-1INmocmos()D0.106|EdgeCapacitanceParasiticForMetal-1INmocmos()D0.0|EdgeCapacitanceParasiticForPolysilicon-1INmocmos()D0.061|MininumCapacitanceINmocmos()D0.01|MoCMOSRuleSet()I2|ResistanceParasiticForPolysilicon-1INmocmos()D7.9|ScaleFORmocmos()D90.0

# Cell ALU;1{ic}
CALU;1{ic}||artwork|1189887883171|1189889638921|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NOpened-Thicker-Polygon|art@1||0|0|4|6|||SCHEM_function(D5G2;)SALU|trace()V[-2/-3,-2/3,2/3,2/-3,-2/-3]
Nschematic:Bus_Pin|pin@0||-3|2||||
Ngeneric:Invisible-Pin|pin@1||-2|2|1|1||
Nschematic:Bus_Pin|pin@2||-3|0||||
Ngeneric:Invisible-Pin|pin@3||-2|0|1|1||
Nschematic:Bus_Pin|pin@4||3|0||||
Ngeneric:Invisible-Pin|pin@5||2|0|1|1||
Nschematic:Bus_Pin|pin@6||-3|-2||||
Ngeneric:Invisible-Pin|pin@7||-2|-2|1|1||
Aschematic:bus|net@0|||IJ0|pin@1||-2|2|pin@0||-3|2
Aschematic:bus|net@1|||IJ0|pin@3||-2|0|pin@2||-3|0
Aschematic:bus|net@2|||IJ1800|pin@5||2|0|pin@4||3|0
Aschematic:bus|net@3|||IJ0|pin@7||-2|-2|pin@6||-3|-2
Ea[31:0]||D5G2;|pin@0||I
Eb[31:0]||D5G2;|pin@2||I
Eo[31:0]||D5G2;|pin@4||O
Eop[5:0]|op[6:0]|D5G2;|pin@6||I
X

# Cell ALU;1{net.als}
CALU;1{net.als}||artwork|1189885726250|1191478528125||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Thu Oct 04, 2007 02:15:28",#-------------------------------------------------,"","model ALU(a[31], a[30], a[29], a[28], a[27], a[26], a[25], a[24], a[23], a[22], a[21], a[20], a[19], a[18], a[17], a[16], a[15], a[14], a[13], a[12], a[11], a[10], a[9], a[8], a[7], a[6], a[5], a[4], a[3], a[2], a[1], a[0], b[31], b[30], b[29], b[28], b[27], b[26], b[25], b[24], b[23], b[22], b[21], b[20], b[19], b[18], b[17], b[16], b[15], b[14], b[13], b[12], b[11], b[10], b[9], b[8], b[7], b[6], b[5], b[4], b[3], b[2], b[1], b[0], op[6], op[5], op[4], op[3], op[2], op[1], op[0], o[31], o[30], o[29], o[28], o[27], o[26], o[25], o[24], o[23], o[22], o[21], o[20], o[19], o[18], o[17], o[16], o[15], o[14], o[13], o[12], o[11], o[10], o[9], o[8], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0])","buf_0: buffer(op[6], net_55[0])","add32_0: add32(net_54[0], net_54[1], net_54[2], net_54[3], net_54[4], net_54[5], net_54[6], net_54[7], net_54[8], net_54[9], net_54[10], net_54[11], net_54[12], net_54[13], net_54[14], net_54[15], net_54[16], net_54[17], net_54[18], net_54[19], net_54[20], net_54[21], net_54[22], net_54[23], net_54[24], net_54[25], net_54[26], net_54[27], net_54[28], net_54[29], net_54[30], net_54[31], logique[31], logique[30], logique[29], logique[28], logique[27], logique[26], logique[25], logique[24], logique[23], logique[22], logique[21], logique[20], logique[19], logique[18], logique[17], logique[16], logique[15], logique[14], logique[13], logique[12], logique[11], logique[10], logique[9], logique[8], logique[7], logique[6], logique[5], logique[4], logique[3], logique[2], logique[1], logique[0], op[5], c_out, add[31], add[30], add[29], add[28], add[27], add[26], add[25], add[24], add[23], add[22], add[21], add[20], add[19], add[18], add[17], add[16], add[15], add[14], add[13], add[12], add[11], add[10], add[9], add[8], add[7], add[6], add[5], add[4], add[3], add[2], add[1], add[0])","and32_0: and32(net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], a[31], a[30], a[29], a[28], a[27], a[26], a[25], a[24], a[23], a[22], a[21], a[20], a[19], a[18], a[17], a[16], a[15], a[14], a[13], a[12], a[11], a[10], a[9], a[8], a[7], a[6], a[5], a[4], a[3], a[2], a[1], a[0], net_54[0], net_54[1], net_54[2], net_54[3], net_54[4], net_54[5], net_54[6], net_54[7], net_54[8], net_54[9], net_54[10], net_54[11], net_54[12], net_54[13], net_54[14], net_54[15], net_54[16], net_54[17], net_54[18], net_54[19], net_54[20], net_54[21], net_54[22], net_54[23], net_54[24], net_54[25], net_54[26], net_54[27], net_54[28], net_54[29], net_54[30], net_54[31])","mux32bit_0: mux32bit(add[31], add[30], add[29], add[28], add[27], add[26], add[25], add[24], add[23], add[22], add[21], add[20], add[19], add[18], add[17], add[16], add[15], add[14], add[13], add[12], add[11], add[10], add[9], add[8], add[7], add[6], add[5], add[4], add[3], add[2], add[1], add[0], shift[31], shift[30], shift[29], shift[28], shift[27], shift[26], shift[25], shift[24], shift[23], shift[22], shift[21], shift[20], shift[19], shift[18], shift[17], shift[16], shift[15], shift[14], shift[13], shift[12], shift[11], shift[10], shift[9], shift[8], shift[7], shift[6], shift[5], shift[4], shift[3], shift[2], shift[1], shift[0], op[4], o[31], o[30], o[29], o[28], o[27], o[26], o[25], o[24], o[23], o[22], o[21], o[20], o[19], o[18], o[17], o[16], o[15], o[14], o[13], o[12], o[11], o[10], o[9], o[8], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0])","op_logiq_0: op_logique32(a[31], a[30], a[29], a[28], a[27], a[26], a[25], a[24], a[23], a[22], a[21], a[20], a[19], a[18], a[17], a[16], a[15], a[14], a[13], a[12], a[11], a[10], a[9], a[8], a[7], a[6], a[5], a[4], a[3], a[2], a[1], a[0], b[31], b[30], b[29], b[28], b[27], b[26], b[25], b[24], b[23], b[22], b[21], b[20], b[19], b[18], b[17], b[16], b[15], b[14], b[13], b[12], b[11], b[10], b[9], b[8], b[7], b[6], b[5], b[4], b[3], b[2], b[1], b[0], op[3], op[2], op[1], op[0], logique[31], logique[30], logique[29], logique[28], logique[27], logique[26], logique[25], logique[24], logique[23], logique[22], logique[21], logique[20], logique[19], logique[18], logique[17], logique[16], logique[15], logique[14], logique[13], logique[12], logique[11], logique[10], logique[9], logique[8], logique[7], logique[6], logique[5], logique[4], logique[3], logique[2], logique[1], logique[0])","shift32_0: shift32(op[0], a[31], a[30], a[29], a[28], a[27], a[26], a[25], a[24], a[23], a[22], a[21], a[20], a[19], a[18], a[17], a[16], a[15], a[14], a[13], a[12], a[11], a[10], a[9], a[8], a[7], a[6], a[5], a[4], a[3], a[2], a[1], a[0], b[4], b[3], b[2], b[1], b[0], shift[31], shift[30], shift[29], shift[28], shift[27], shift[26], shift[25], shift[24], shift[23], shift[22], shift[21], shift[20], shift[19], shift[18], shift[17], shift[16], shift[15], shift[14], shift[13], shift[12], shift[11], shift[10], shift[9], shift[8], shift[7], shift[6], shift[5], shift[4], shift[3], shift[2], shift[1], shift[0])","",#********* End of netlist *******************,#< buffer,#< add32,#< and32,#< mux32bit,#< op_logique32,#< shift32]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell ALU;1{sch}
CALU;1{sch}||schematic|1189880134250|1190219098548|
IALU;1{ic}|ALU@0||19|17|||D5G4;
Iadd32;1{ic}|add32@0||8|7|||D5G4;
Iand32;1{ic}|and32@0||-8|13|||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
NBuffer|buf@0||-17|14|-2.5|-2.75||
NWire_Con|conn@0||-14|14||||
Imux32bit;1{ic}|mux32bit@0||21|3|||D5G4;
Iop_logique32;1{ic}|op_logiq@0||-10|7|||D5G4;
NBus_Pin|pin@4||28|3||||
NBus_Pin|pin@7||-21|7||||
NBus_Pin|pin@8||-21|5||||
NBus_Pin|pin@11||-11|-3||||
NBus_Pin|pin@12||-11|-5||||
NBus_Pin|pin@13||-27|9||||
NBus_Pin|pin@14||-27|7||||
NWire_Pin|pin@15||-3|5||||
NWire_Pin|pin@16||18|9||||
NWire_Pin|pin@17||-11|-1||||
NBus_Pin|pin@20||16|-3||||
NWire_Pin|pin@24||21|-5||||
NBus_Pin|pin@29||16|1||||
NBus_Pin|pin@30||-17|11||||
NBus_Pin|pin@32||-23|-3||||
NBus_Pin|pin@33||-23|9||||
NBus_Pin|pin@35||-25|7||||
NBus_Pin|pin@36||-25|-5||||
NBus_Pin|pin@39||-12|-5||||
NBus_Pin|pin@40||-27|-7||||
NBus_Pin|pin@41||-23|-7||||
Ngeneric:Invisible-Pin|pin@42||-4|19|||||ART_message(D5G2;)S[Unité arithmétique et logique,"(acétates 24, 26, 27)"]
NBus_Pin|pin@43||-17|12||||
NBus_Pin|pin@44||-2|13||||
NBus_Pin|pin@45||-2|9||||
NWire_Pin|pin@46||-22|14||||
Ishift32;1{ic}|shift32@0||0|-3|||D5G4;
Abus|a[31:0]|D5G1;||IJ0|shift32@0|i[31:0]|-5|-3|pin@11||-11|-3
Abus|a[31:0]|D5G1;||IJ0|op_logiq@0|a[31:0]|-17|9|pin@33||-23|9
Abus|add[31:0]|D5G1;||IJ1800|add32@0|sum[31:0]|13|5|mux32bit@0|i0[2:0]|17|5
Abus|b[4:0]|D5G1;||IJ0|shift32@0|shift[4:0]|-5|-5|pin@12||-11|-5
Abus|b[31:0]|D5G1;||IJ0|op_logiq@0|b[31:0]|-17|7|pin@7||-21|7
Awire|c_out|D5G1;||1800|add32@0|c_out|13|9|pin@16||18|9
Abus|logique[31:0]|D5G1;||IJ1800|op_logiq@0|o[31:0]|-3|7|add32@0|b[31:0]|3|7
Abus|net@7|||IJ1800|mux32bit@0|o[2:0]|25|3|pin@4||28|3
Abus|net@29|||IJ2700|pin@20||16|-3|pin@29||16|1
Abus|net@30|||IJ1800|pin@29||16|1|mux32bit@0|i1[2:0]|17|1
Abus|net@31|||IJ2700|op_logiq@0|a[31:0]|-17|9|pin@30||-17|11
Abus|net@34|||IJ0|pin@11||-11|-3|pin@32||-23|-3
Abus|net@35|||IJ2700|pin@32||-23|-3|pin@33||-23|9
Abus|net@39|||IJ1800|pin@13||-27|9|pin@33||-23|9
Abus|net@40|||IJ1800|pin@35||-25|7|pin@7||-21|7
Abus|net@41|||IJ1800|pin@14||-27|7|pin@35||-25|7
Abus|net@42|||IJ900|pin@35||-25|7|pin@36||-25|-5
Abus|net@47|||IJ0|pin@33||-23|9|pin@33||-23|9
Abus|net@48|||IJ1800|pin@36||-25|-5|pin@39||-12|-5
Abus|net@49|||IJ1800|pin@40||-27|-7|pin@41||-23|-7
Abus|net@50|||IJ2700|pin@30||-17|11|pin@43||-17|12
Abus|net@51|||IJ1800|pin@43||-17|12|and32@0|b[31:0]|-13|12
Abus|net@52|||IJ1800|and32@0|o[31:0]|-3|13|pin@44||-2|13
Abus|net@53|||IJ900|pin@44||-2|13|pin@45||-2|9
Abus|net@54|||IJ1800|pin@45||-2|9|add32@0|a[31:0]|3|9
Abus|net@55|||IJ1800|conn@0||-14|14|and32@0|a[31:0]|-13|14
Awire|net@56|||1800|buf@0|y|-16.25|14|conn@0||-14|14
Awire|op[0]|D5G1;||0|shift32@0|droite|-5|-1|pin@17||-11|-1
Abus|op[3:0]|D5G1;||IJ0|op_logiq@0|table_verite[3:0]|-17|5|pin@8||-21|5
Awire|op[4]|D5G1;||900|mux32bit@0|s|21|-2|pin@24||21|-5
Awire|op[5]|D5G1;||0|add32@0|c_in|3|5|pin@15||-3|5
Awire|op[6]|D5G1;||0|buf@0|a|-18.75|14|pin@46||-22|14
Abus|shift[31:0]|D5G1;||IJ0|pin@20||16|-3|shift32@0|o[31:0]|5|-3
Ea[31:0]||D5G2;|pin@13||I
Eb[31:0]||D5G2;|pin@14||I
Eo[31:0]||D5G2;|pin@4||O
Eop[5:0]|op[6:0]|D5G2;|pin@40||I
X

# Cell ALU;1{vhdl}
CALU;1{vhdl}||artwork|1189885726234|1191478528125||FACET_message()S[-- VHDL automatically generated by Electric 8.05 for cell 'ALU{sch}',"entity ALU is port(a[31], a[30], a[29], a[28], a[27], a[26], a[25], a[24], a[23], a[22], a[21], a[20], a[19], a[18], a[17], a[16], a[15], a[14], a[13], a[12], a[11], a[10], a[9], a[8], a[7], a[6], a[5], a[4], a[3], a[2], a[1], a[0], b[31], b[30], b[29], b[28], b[27], b[26], b[25], b[24], b[23], b[22], b[21], b[20], b[19], b[18], b[17], b[16], b[15], b[14], b[13], b[12], b[11], b[10], b[9], b[8], b[7], b[6], b[5], b[4], b[3], b[2], b[1], b[0], op[6], op[5], op[4], op[3], op[2], op[1], op[0]: in BIT; o[31], o[30], o[29], o[28], o[27], o[26], o[25], o[24], o[23], o[22], o[21], o[20], o[19], o[18], o[17], o[16], o[15], o[14], o[13], o[12], o[11], o[10], o[9], o[8], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0]: out BIT);",  end ALU;,"",architecture ALU_BODY of ALU is,"  component add32 port(a[31], a[30], a[29], a[28], a[27], a[26], a[25], a[24], a[23], a[22], a[21], a[20], a[19], a[18], a[17], a[16], a[15], a[14], a[13], a[12], a[11], a[10], a[9], a[8], a[7], a[6], a[5], a[4], a[3], a[2], a[1], a[0], b[31], b[30], b[29], b[28], b[27], b[26], b[25], b[24], b[23], b[22], b[21], b[20], b[19], b[18], b[17], b[16], b[15], b[14], b[13], b[12], b[11], b[10], b[9], b[8], b[7], b[6], b[5], b[4], b[3], b[2], b[1], b[0], c_in: in BIT; c_out, sum[31], sum[30], sum[29], sum[28], sum[27], sum[26], sum[25], sum[24], sum[23], sum[22], sum[21], sum[20], sum[19], sum[18], sum[17], sum[16], sum[15], sum[14], sum[13], sum[12], sum[11], sum[10], sum[9], sum[8], sum[7], sum[6], sum[5], sum[4], sum[3], sum[2], sum[1], sum[0]: out BIT);",    end component;,"  component and32 port(a[31], a[30], a[29], a[28], a[27], a[26], a[25], a[24], a[23], a[22], a[21], a[20], a[19], a[18], a[17], a[16], a[15], a[14], a[13], a[12], a[11], a[10], a[9], a[8], a[7], a[6], a[5], a[4], a[3], a[2], a[1], a[0], b[31], b[30], b[29], b[28], b[27], b[26], b[25], b[24], b[23], b[22], b[21], b[20], b[19], b[18], b[17], b[16], b[15], b[14], b[13], b[12], b[11], b[10], b[9], b[8], b[7], b[6], b[5], b[4], b[3], b[2], b[1], b[0]: in BIT; o[31], o[30], o[29], o[28], o[27], o[26], o[25], o[24], o[23], o[22], o[21], o[20], o[19], o[18], o[17], o[16], o[15], o[14], o[13], o[12], o[11], o[10], o[9], o[8], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0]: out BIT);",    end component;,  component buffer port(a: in BIT; y: out BIT);,    end component;,"  component mux32bit port(i0[31], i0[30], i0[29], i0[28], i0[27], i0[26], i0[25], i0[24], i0[23], i0[22], i0[21], i0[20], i0[19], i0[18], i0[17], i0[16], i0[15], i0[14], i0[13], i0[12], i0[11], i0[10], i0[9], i0[8], i0[7], i0[6], i0[5], i0[4], i0[3], i0[2], i0[1], i0[0], i1[31], i1[30], i1[29], i1[28], i1[27], i1[26], i1[25], i1[24], i1[23], i1[22], i1[21], i1[20], i1[19], i1[18], i1[17], i1[16], i1[15], i1[14], i1[13], i1[12], i1[11], i1[10], i1[9], i1[8], i1[7], i1[6], i1[5], i1[4], i1[3], i1[2], i1[1], i1[0], s: in BIT; o[31], o[30], o[29], o[28], o[27], o[26], o[25], o[24], o[23], o[22], o[21], o[20], o[19], o[18], o[17], o[16], o[15], o[14], o[13], o[12], o[11], o[10], o[9], o[8], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0]: out BIT);",    end component;,"  component op_logique32 port(a[31], a[30], a[29], a[28], a[27], a[26], a[25], a[24], a[23], a[22], a[21], a[20], a[19], a[18], a[17], a[16], a[15], a[14], a[13], a[12], a[11], a[10], a[9], a[8], a[7], a[6], a[5], a[4], a[3], a[2], a[1], a[0], b[31], b[30], b[29], b[28], b[27], b[26], b[25], b[24], b[23], b[22], b[21], b[20], b[19], b[18], b[17], b[16], b[15], b[14], b[13], b[12], b[11], b[10], b[9], b[8], b[7], b[6], b[5], b[4], b[3], b[2], b[1], b[0], table_verite[3], table_verite[2], table_verite[1], table_verite[0]: in BIT; o[31], o[30], o[29], o[28], o[27], o[26], o[25], o[24], o[23], o[22], o[21], o[20], o[19], o[18], o[17], o[16], o[15], o[14], o[13], o[12], o[11], o[10], o[9], o[8], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0]: out BIT);",    end component;,"  component shift32 port(droite, i[31], i[30], i[29], i[28], i[27], i[26], i[25], i[24], i[23], i[22], i[21], i[20], i[19], i[18], i[17], i[16], i[15], i[14], i[13], i[12], i[11], i[10], i[9], i[8], i[7], i[6], i[5], i[4], i[3], i[2], i[1], i[0], shift[4], shift[3], shift[2], shift[1], shift[0]: in BIT; o[31], o[30], o[29], o[28], o[27], o[26], o[25], o[24], o[23], o[22], o[21], o[20], o[19], o[18], o[17], o[16], o[15], o[14], o[13], o[12], o[11], o[10], o[9], o[8], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0]: out BIT);",    end component;,"","  signal logique[31], add[6], add[12], shift[25], net_54[1], shift[9], add[8], ","    shift[27], shift[26], add[7], add[13], net_54[2], add[10], shift[23], ","    add[30], add[4], net_54[31], shift[10], add[5], add[11], shift[24], add[31], ","    net_55[0], net_54[0], add[17], logique[22], shift[11], shift[31], logique[6], ","    shift[21], logique[23], add[18], net_54[20], net_54[10], shift[12], ","    net_54[30], logique[7], shift[22], net_54[21], add[9], add[15], shift[13], ","    logique[10], logique[8], add[14], add[16], logique[21], net_54[22], ","    logique[30], shift[14], logique[11], logique[9], shift[20], logique[20], ","    shift[1], logique[12], logique[1], logique[26], net_54[12], shift[0], ","    logique[0], logique[13], logique[27], net_54[11], add[29], c_out, shift[3], ","    net_54[8], net_54[15], net_54[29], logique[14], add[28], net_54[14], ","    logique[24], net_54[7], add[19], shift[2], net_54[9], shift[30], logique[15], ","    net_54[28], add[27], net_54[13], logique[25], add[1], add[21], add[25], ","    net_54[17], shift[5], logique[5], shift[19], net_54[5], add[26], logique[16], ","    net_54[27], shift[29], net_54[25], add[0], net_54[16], add[20], add[24], ","    shift[4], shift[18], net_54[6], net_54[26], shift[28], logique[4], ","    logique[17], add[3], net_54[24], net_54[19], add[23], shift[17], shift[8], ","    logique[28], logique[18], net_54[3], logique[3], add[2], net_54[23], ","    shift[15], shift[6], add[22], net_54[18], net_54[4], logique[19], shift[16], ","    shift[7], logique[29], logique[2]: BIT;","",begin,"  buf_0: buffer port map(op[6], net_55[0]);","  add32_0: add32 port map(net_54[0], net_54[1], net_54[2], net_54[3], net_54[4], net_54[5], net_54[6], net_54[7], net_54[8], net_54[9], net_54[10], net_54[11], net_54[12], net_54[13], net_54[14], net_54[15], net_54[16], net_54[17], net_54[18], net_54[19], net_54[20], net_54[21], net_54[22], net_54[23], net_54[24], net_54[25], net_54[26], net_54[27], net_54[28], net_54[29], net_54[30], net_54[31], logique[31], logique[30], logique[29], logique[28], logique[27], logique[26], logique[25], logique[24], logique[23], logique[22], logique[21], logique[20], logique[19], logique[18], logique[17], logique[16], logique[15], logique[14], logique[13], logique[12], logique[11], logique[10], logique[9], logique[8], logique[7], logique[6], logique[5], logique[4], logique[3], logique[2], logique[1], logique[0], op[5], c_out, add[31], add[30], add[29], add[28], add[27], add[26], add[25], add[24], add[23], add[22], add[21], add[20], add[19], add[18], add[17], add[16], add[15], add[14], add[13], add[12], add[11], add[10], add[9], add[8], add[7], add[6], add[5], add[4], add[3], add[2], add[1], add[0]);","  and32_0: and32 port map(net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], a[31], a[30], a[29], a[28], a[27], a[26], a[25], a[24], a[23], a[22], a[21], a[20], a[19], a[18], a[17], a[16], a[15], a[14], a[13], a[12], a[11], a[10], a[9], a[8], a[7], a[6], a[5], a[4], a[3], a[2], a[1], a[0], net_54[0], net_54[1], net_54[2], net_54[3], net_54[4], net_54[5], net_54[6], net_54[7], net_54[8], net_54[9], net_54[10], net_54[11], net_54[12], net_54[13], net_54[14], net_54[15], net_54[16], net_54[17], net_54[18], net_54[19], net_54[20], net_54[21], net_54[22], net_54[23], net_54[24], net_54[25], net_54[26], net_54[27], net_54[28], net_54[29], net_54[30], net_54[31]);","  mux32bit_0: mux32bit port map(add[31], add[30], add[29], add[28], add[27], add[26], add[25], add[24], add[23], add[22], add[21], add[20], add[19], add[18], add[17], add[16], add[15], add[14], add[13], add[12], add[11], add[10], add[9], add[8], add[7], add[6], add[5], add[4], add[3], add[2], add[1], add[0], shift[31], shift[30], shift[29], shift[28], shift[27], shift[26], shift[25], shift[24], shift[23], shift[22], shift[21], shift[20], shift[19], shift[18], shift[17], shift[16], shift[15], shift[14], shift[13], shift[12], shift[11], shift[10], shift[9], shift[8], shift[7], shift[6], shift[5], shift[4], shift[3], shift[2], shift[1], shift[0], op[4], o[31], o[30], o[29], o[28], o[27], o[26], o[25], o[24], o[23], o[22], o[21], o[20], o[19], o[18], o[17], o[16], o[15], o[14], o[13], o[12], o[11], o[10], o[9], o[8], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0]);","  op_logiq_0: op_logique32 port map(a[31], a[30], a[29], a[28], a[27], a[26], a[25], a[24], a[23], a[22], a[21], a[20], a[19], a[18], a[17], a[16], a[15], a[14], a[13], a[12], a[11], a[10], a[9], a[8], a[7], a[6], a[5], a[4], a[3], a[2], a[1], a[0], b[31], b[30], b[29], b[28], b[27], b[26], b[25], b[24], b[23], b[22], b[21], b[20], b[19], b[18], b[17], b[16], b[15], b[14], b[13], b[12], b[11], b[10], b[9], b[8], b[7], b[6], b[5], b[4], b[3], b[2], b[1], b[0], op[3], op[2], op[1], op[0], logique[31], logique[30], logique[29], logique[28], logique[27], logique[26], logique[25], logique[24], logique[23], logique[22], logique[21], logique[20], logique[19], logique[18], logique[17], logique[16], logique[15], logique[14], logique[13], logique[12], logique[11], logique[10], logique[9], logique[8], logique[7], logique[6], logique[5], logique[4], logique[3], logique[2], logique[1], logique[0]);","  shift32_0: shift32 port map(op[0], a[31], a[30], a[29], a[28], a[27], a[26], a[25], a[24], a[23], a[22], a[21], a[20], a[19], a[18], a[17], a[16], a[15], a[14], a[13], a[12], a[11], a[10], a[9], a[8], a[7], a[6], a[5], a[4], a[3], a[2], a[1], a[0], b[4], b[3], b[2], b[1], b[0], shift[31], shift[30], shift[29], shift[28], shift[27], shift[26], shift[25], shift[24], shift[23], shift[22], shift[21], shift[20], shift[19], shift[18], shift[17], shift[16], shift[15], shift[14], shift[13], shift[12], shift[11], shift[10], shift[9], shift[8], shift[7], shift[6], shift[5], shift[4], shift[3], shift[2], shift[1], shift[0]);",end ALU_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'add32{sch}',"entity add32 is port(a[31], a[30], a[29], a[28], a[27], a[26], a[25], a[24], a[23], a[22], a[21], a[20], a[19], a[18], a[17], a[16], a[15], a[14], a[13], a[12], a[11], a[10], a[9], a[8], a[7], a[6], a[5], a[4], a[3], a[2], a[1], a[0], b[31], b[30], b[29], b[28], b[27], b[26], b[25], b[24], b[23], b[22], b[21], b[20], b[19], b[18], b[17], b[16], b[15], b[14], b[13], b[12], b[11], b[10], b[9], b[8], b[7], b[6], b[5], b[4], b[3], b[2], b[1], b[0], c_in: in BIT; c_out, sum[31], sum[30], sum[29], sum[28], sum[27], sum[26], sum[25], sum[24], sum[23], sum[22], sum[21], sum[20], sum[19], sum[18], sum[17], sum[16], sum[15], sum[14], sum[13], sum[12], sum[11], sum[10], sum[9], sum[8], sum[7], sum[6], sum[5], sum[4], sum[3], sum[2], sum[1], sum[0]: out BIT);",  end add32;,"",architecture add32_BODY of add32 is,"  component add4 port(a[3], a[2], a[1], a[0], b[3], b[2], b[1], b[0], c_in: in BIT; c_out, p, sum[3], sum[2], sum[1], sum[0]: out BIT);",    end component;,"  component and3 port(a1, a2, a3: in BIT; y: out BIT);",    end component;,"  component lookahead_2_4 port(c0, g1, g3, p0, p1, p2, p3: in BIT; c2, c4, pg: out BIT);",    end component;,"  component or2 port(a1, a2: in BIT; y: out BIT);",    end component;,"","  signal net_120, net_123, net_134, net_135, net_144, net_142, net_44, net_41, ","    c28, net_64, c20, c24, net_61, c16, net_55, c12, net_58, net_109, net_106, ","    c4, c8, net_117, net_114: BIT;","",begin,"  and_0: and3 port map(net_135, net_134, c_in, net_142);","  or_0: or2 port map(net_142, net_144, c_out);","  add4_0: add4 port map(a[3], a[2], a[1], a[0], b[3], b[2], b[1], b[0], c_in, c4, net_41, sum[3], sum[2], sum[1], sum[0]);","  add4_1: add4 port map(a[7], a[6], a[5], a[4], b[7], b[6], b[5], b[4], c4, net_55, net_44, sum[7], sum[6], sum[5], sum[4]);","  add4_3: add4 port map(a[11], a[10], a[9], a[8], b[11], b[10], b[9], b[8], c8, c12, net_58, sum[11], sum[10], sum[9], sum[8]);","  add4_4: add4 port map(a[15], a[14], a[13], a[12], b[15], b[14], b[13], b[12], c12, net_64, net_61, sum[15], sum[14], sum[13], sum[12]);","  add4_5: add4 port map(a[19], a[18], a[17], a[16], b[19], b[18], b[17], b[16], c16, c20, net_106, sum[19], sum[18], sum[17], sum[16]);","  add4_6: add4 port map(a[23], a[22], a[21], a[20], b[23], b[22], b[21], b[20], c20, net_114, net_109, sum[23], sum[22], sum[21], sum[20]);","  add4_7: add4 port map(a[27], a[26], a[25], a[24], b[27], b[26], b[25], b[24], c24, c28, net_117, sum[27], sum[26], sum[25], sum[24]);","  add4_8: add4 port map(a[31], a[30], a[29], a[28], b[31], b[30], b[29], b[28], c28, net_123, net_120, sum[31], sum[30], sum[29], sum[28]);","  lookahea_0: lookahead_2_4 port map(c_in, net_55, net_64, net_41, net_44, net_58, net_61, c8, c16, net_134);","  lookahea_1: lookahead_2_4 port map(c16, net_114, net_123, net_106, net_109, net_117, net_120, c24, net_144, net_135);",end add32_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'add4{sch}',"entity add4 is port(a[3], a[2], a[1], a[0], b[3], b[2], b[1], b[0], c_in: in BIT; c_out, p, sum[3], sum[2], sum[1], sum[0]: out BIT);",  end add4;,"",architecture add4_BODY of add4 is,"  component fulladd port(a, b, c_in: in BIT; c_out, p, sum: out BIT);",    end component;,"  component lookahead_2_4 port(c0, g1, g3, p0, p1, p2, p3: in BIT; c2, c4, pg: out BIT);",    end component;,"","  signal net_100, net_250, p3, p2, p1, c3, c1, c2, net_255: BIT;","",begin,"  fulladd_0: fulladd port map(a[0], b[0], c_in, c1, p1, sum[0]);","  fulladd_1: fulladd port map(a[1], b[1], c1, net_250, net_100, sum[1]);","  fulladd_2: fulladd port map(a[2], b[2], c2, c3, p2, sum[2]);","  fulladd_3: fulladd port map(a[3], b[3], c3, net_255, p3, sum[3]);","  lookahea_1: lookahead_2_4 port map(c_in, net_250, net_255, p1, net_100, p2, p3, c2, c_out, p);",end add4_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'fulladd{sch}',"entity fulladd is port(a, b, c_in: in BIT; c_out, p, sum: out BIT);",  end fulladd;,"",architecture fulladd_BODY of fulladd is,"  component xor2 port(a1, a2: in BIT; y: out BIT);",    end component;,"  component nand2 port(a1, a2: in BIT; y: out BIT);",    end component;,"  component nand3 port(a1, a2, a3: in BIT; y: out BIT);",    end component;,"","  signal net_20, net_23, net_24: BIT;","",begin,"  and_0: nand2 port map(a, b, net_20);","  and_1: nand2 port map(a, c_in, net_23);","  and_2: nand2 port map(b, c_in, net_24);","  and_3: nand3 port map(net_20, net_23, net_24, c_out);","  xor_0: xor2 port map(a, b, p);","  xor_1: xor2 port map(c_in, p, sum);",end fulladd_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'lookahead_2_4{sch}',"entity lookahead_2_4 is port(c0, g1, g3, p0, p1, p2, p3: in BIT; c2, c4, pg: out BIT);",  end lookahead_2_4;,"",architecture lookahead_2_4_BODY of lookahead_2_4 is,"  component and5 port(a1, a2, a3, a4, a5: in BIT; y: out BIT);",    end component;,"  component and3 port(a1, a2, a3: in BIT; y: out BIT);",    end component;,"  component and4 port(a1, a2, a3, a4: in BIT; y: out BIT);",    end component;,"  component or3 port(a1, a2, a3: in BIT; y: out BIT);",    end component;,"  component or2 port(a1, a2: in BIT; y: out BIT);",    end component;,"","  signal net_52, net_6, net_13: BIT;","",begin,"  and_0: and5 port map(p1, p0, p3, p2, c0, net_6);","  and_1: and3 port map(g1, p3, p2, net_13);","  and_2: and4 port map(p2, p1, p3, p0, pg);","  and_3: and3 port map(p1, p0, c0, net_52);","  or_0: or3 port map(net_6, net_13, g3, c4);","  or_1: or2 port map(net_52, g1, c2);",end lookahead_2_4_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'and32{sch}',"entity and32 is port(a[31], a[30], a[29], a[28], a[27], a[26], a[25], a[24], a[23], a[22], a[21], a[20], a[19], a[18], a[17], a[16], a[15], a[14], a[13], a[12], a[11], a[10], a[9], a[8], a[7], a[6], a[5], a[4], a[3], a[2], a[1], a[0], b[31], b[30], b[29], b[28], b[27], b[26], b[25], b[24], b[23], b[22], b[21], b[20], b[19], b[18], b[17], b[16], b[15], b[14], b[13], b[12], b[11], b[10], b[9], b[8], b[7], b[6], b[5], b[4], b[3], b[2], b[1], b[0]: in BIT; o[31], o[30], o[29], o[28], o[27], o[26], o[25], o[24], o[23], o[22], o[21], o[20], o[19], o[18], o[17], o[16], o[15], o[14], o[13], o[12], o[11], o[10], o[9], o[8], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0]: out BIT);",  end and32;,"",architecture and32_BODY of and32 is,"  component and2 port(a1, a2: in BIT; y: out BIT);",    end component;,"","",begin,"  and_0: and2 port map(a[0], b[0], o[0]);","  and_1: and2 port map(a[1], b[1], o[1]);","  and_2: and2 port map(a[2], b[2], o[2]);","  and_3: and2 port map(a[3], b[3], o[3]);","  and_4: and2 port map(a[4], b[4], o[4]);","  and_5: and2 port map(a[5], b[5], o[5]);","  and_6: and2 port map(a[6], b[6], o[6]);","  and_7: and2 port map(a[7], b[7], o[7]);","  and_8: and2 port map(a[8], b[8], o[8]);","  and_9: and2 port map(a[9], b[9], o[9]);","  and_10: and2 port map(a[10], b[10], o[10]);","  and_11: and2 port map(a[11], b[11], o[11]);","  and_12: and2 port map(a[12], b[12], o[12]);","  and_13: and2 port map(a[13], b[13], o[13]);","  and_14: and2 port map(a[14], b[14], o[14]);","  and_15: and2 port map(a[15], b[15], o[15]);","  and_16: and2 port map(a[16], b[16], o[16]);","  and_17: and2 port map(a[17], b[17], o[17]);","  and_18: and2 port map(a[18], b[18], o[18]);","  and_19: and2 port map(a[19], b[19], o[19]);","  and_20: and2 port map(a[20], b[20], o[20]);","  and_21: and2 port map(a[21], b[21], o[21]);","  and_22: and2 port map(a[22], b[22], o[22]);","  and_23: and2 port map(a[23], b[23], o[23]);","  and_24: and2 port map(a[24], b[24], o[24]);","  and_25: and2 port map(a[25], b[25], o[25]);","  and_26: and2 port map(a[26], b[26], o[26]);","  and_27: and2 port map(a[27], b[27], o[27]);","  and_28: and2 port map(a[28], b[28], o[28]);","  and_29: and2 port map(a[29], b[29], o[29]);","  and_30: and2 port map(a[30], b[30], o[30]);","  and_31: and2 port map(a[31], b[31], o[31]);",end and32_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'mux32bit{sch}',"entity mux32bit is port(i0[31], i0[30], i0[29], i0[28], i0[27], i0[26], i0[25], i0[24], i0[23], i0[22], i0[21], i0[20], i0[19], i0[18], i0[17], i0[16], i0[15], i0[14], i0[13], i0[12], i0[11], i0[10], i0[9], i0[8], i0[7], i0[6], i0[5], i0[4], i0[3], i0[2], i0[1], i0[0], i1[31], i1[30], i1[29], i1[28], i1[27], i1[26], i1[25], i1[24], i1[23], i1[22], i1[21], i1[20], i1[19], i1[18], i1[17], i1[16], i1[15], i1[14], i1[13], i1[12], i1[11], i1[10], i1[9], i1[8], i1[7], i1[6], i1[5], i1[4], i1[3], i1[2], i1[1], i1[0], s: in BIT; o[31], o[30], o[29], o[28], o[27], o[26], o[25], o[24], o[23], o[22], o[21], o[20], o[19], o[18], o[17], o[16], o[15], o[14], o[13], o[12], o[11], o[10], o[9], o[8], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0]: out BIT);",  end mux32bit;,"",architecture mux32bit_BODY of mux32bit is,  component buffer port(a: in BIT; y: out BIT);,    end component;,"  component mux2_1 port(i0, i1, s: in BIT; o: out BIT);",    end component;,"",  signal net_22: BIT;,"",begin,"  buf_0: buffer port map(s, net_22);","  mux2_1_0: mux2_1 port map(i0[0], i1[0], net_22, o[0]);","  mux2_1_1: mux2_1 port map(i0[1], i1[1], net_22, o[1]);","  mux2_1_2: mux2_1 port map(i0[2], i1[2], net_22, o[2]);","  mux2_1_3: mux2_1 port map(i0[3], i1[3], net_22, o[3]);","  mux2_1_4: mux2_1 port map(i0[4], i1[4], net_22, o[4]);","  mux2_1_5: mux2_1 port map(i0[5], i1[5], net_22, o[5]);","  mux2_1_6: mux2_1 port map(i0[6], i1[6], net_22, o[6]);","  mux2_1_7: mux2_1 port map(i0[7], i1[7], net_22, o[7]);","  mux2_1_8: mux2_1 port map(i0[8], i1[8], net_22, o[8]);","  mux2_1_9: mux2_1 port map(i0[9], i1[9], net_22, o[9]);","  mux2_1_10: mux2_1 port map(i0[10], i1[10], net_22, o[10]);","  mux2_1_11: mux2_1 port map(i0[11], i1[11], net_22, o[11]);","  mux2_1_12: mux2_1 port map(i0[12], i1[12], net_22, o[12]);","  mux2_1_13: mux2_1 port map(i0[13], i1[13], net_22, o[13]);","  mux2_1_14: mux2_1 port map(i0[14], i1[14], net_22, o[14]);","  mux2_1_15: mux2_1 port map(i0[15], i1[15], net_22, o[15]);","  mux2_1_16: mux2_1 port map(i0[16], i1[16], net_22, o[16]);","  mux2_1_17: mux2_1 port map(i0[17], i1[17], net_22, o[17]);","  mux2_1_18: mux2_1 port map(i0[18], i1[18], net_22, o[18]);","  mux2_1_19: mux2_1 port map(i0[19], i1[19], net_22, o[19]);","  mux2_1_20: mux2_1 port map(i0[20], i1[20], net_22, o[20]);","  mux2_1_21: mux2_1 port map(i0[21], i1[21], net_22, o[21]);","  mux2_1_22: mux2_1 port map(i0[22], i1[22], net_22, o[22]);","  mux2_1_23: mux2_1 port map(i0[23], i1[23], net_22, o[23]);","  mux2_1_24: mux2_1 port map(i0[24], i1[24], net_22, o[24]);","  mux2_1_25: mux2_1 port map(i0[25], i1[25], net_22, o[25]);","  mux2_1_26: mux2_1 port map(i0[26], i1[26], net_22, o[26]);","  mux2_1_27: mux2_1 port map(i0[27], i1[27], net_22, o[27]);","  mux2_1_28: mux2_1 port map(i0[28], i1[28], net_22, o[28]);","  mux2_1_29: mux2_1 port map(i0[29], i1[29], net_22, o[29]);","  mux2_1_30: mux2_1 port map(i0[30], i1[30], net_22, o[30]);","  mux2_1_31: mux2_1 port map(i0[31], i1[31], net_22, o[31]);",end mux32bit_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'mux2_1{sch}',"entity mux2_1 is port(i0, i1, s: in BIT; o: out BIT);",  end mux2_1;,"",architecture mux2_1_BODY of mux2_1 is,  component inverter port(a: in BIT; y: out BIT);,    end component;,"  component nand2 port(a1, a2: in BIT; y: out BIT);",    end component;,"","  signal net_21, net_24, PINV4: BIT;","",begin,"  and_0: nand2 port map(i0, PINV4, net_21);","  and_1: nand2 port map(i1, s, net_24);","  and_2: nand2 port map(net_21, net_24, o);","  PSEUDO_INVERT4: inverter port map(s, PINV4);",end mux2_1_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'op_logique32{sch}',"entity op_logique32 is port(a[31], a[30], a[29], a[28], a[27], a[26], a[25], a[24], a[23], a[22], a[21], a[20], a[19], a[18], a[17], a[16], a[15], a[14], a[13], a[12], a[11], a[10], a[9], a[8], a[7], a[6], a[5], a[4], a[3], a[2], a[1], a[0], b[31], b[30], b[29], b[28], b[27], b[26], b[25], b[24], b[23], b[22], b[21], b[20], b[19], b[18], b[17], b[16], b[15], b[14], b[13], b[12], b[11], b[10], b[9], b[8], b[7], b[6], b[5], b[4], b[3], b[2], b[1], b[0], table_verite[3], table_verite[2], table_verite[1], table_verite[0]: in BIT; o[31], o[30], o[29], o[28], o[27], o[26], o[25], o[24], o[23], o[22], o[21], o[20], o[19], o[18], o[17], o[16], o[15], o[14], o[13], o[12], o[11], o[10], o[9], o[8], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0]: out BIT);",  end op_logique32;,"",architecture op_logique32_BODY of op_logique32 is,  component buffer port(a: in BIT; y: out BIT);,    end component;,"  component mux4_1 port(i0, i1, i2, i3, s[1], s[0]: in BIT; o: out BIT);",    end component;,"","  signal net_20, net_23, net_14, net_17: BIT;","",begin,"  buf_0: buffer port map(table_verite[3], net_23);","  buf_1: buffer port map(table_verite[2], net_20);","  buf_2: buffer port map(table_verite[1], net_17);","  buf_3: buffer port map(table_verite[0], net_14);","  mux4_1_0: mux4_1 port map(net_14, net_17, net_20, net_23, a[0], b[0], o[0]);","  mux4_1_1: mux4_1 port map(net_14, net_17, net_20, net_23, a[1], b[1], o[1]);","  mux4_1_2: mux4_1 port map(net_14, net_17, net_20, net_23, a[2], b[2], o[2]);","  mux4_1_3: mux4_1 port map(net_14, net_17, net_20, net_23, a[3], b[3], o[3]);","  mux4_1_4: mux4_1 port map(net_14, net_17, net_20, net_23, a[4], b[4], o[4]);","  mux4_1_5: mux4_1 port map(net_14, net_17, net_20, net_23, a[5], b[5], o[5]);","  mux4_1_6: mux4_1 port map(net_14, net_17, net_20, net_23, a[6], b[6], o[6]);","  mux4_1_7: mux4_1 port map(net_14, net_17, net_20, net_23, a[7], b[7], o[7]);","  mux4_1_8: mux4_1 port map(net_14, net_17, net_20, net_23, a[8], b[8], o[8]);","  mux4_1_9: mux4_1 port map(net_14, net_17, net_20, net_23, a[9], b[9], o[9]);","  mux4_1_10: mux4_1 port map(net_14, net_17, net_20, net_23, a[10], b[10], o[10]);","  mux4_1_11: mux4_1 port map(net_14, net_17, net_20, net_23, a[11], b[11], o[11]);","  mux4_1_12: mux4_1 port map(net_14, net_17, net_20, net_23, a[12], b[12], o[12]);","  mux4_1_13: mux4_1 port map(net_14, net_17, net_20, net_23, a[13], b[13], o[13]);","  mux4_1_14: mux4_1 port map(net_14, net_17, net_20, net_23, a[14], b[14], o[14]);","  mux4_1_15: mux4_1 port map(net_14, net_17, net_20, net_23, a[15], b[15], o[15]);","  mux4_1_16: mux4_1 port map(net_14, net_17, net_20, net_23, a[16], b[16], o[16]);","  mux4_1_17: mux4_1 port map(net_14, net_17, net_20, net_23, a[17], b[17], o[17]);","  mux4_1_18: mux4_1 port map(net_14, net_17, net_20, net_23, a[18], b[18], o[18]);","  mux4_1_19: mux4_1 port map(net_14, net_17, net_20, net_23, a[19], b[19], o[19]);","  mux4_1_20: mux4_1 port map(net_14, net_17, net_20, net_23, a[20], b[20], o[20]);","  mux4_1_21: mux4_1 port map(net_14, net_17, net_20, net_23, a[21], b[21], o[21]);","  mux4_1_22: mux4_1 port map(net_14, net_17, net_20, net_23, a[22], b[22], o[22]);","  mux4_1_23: mux4_1 port map(net_14, net_17, net_20, net_23, a[23], b[23], o[23]);","  mux4_1_24: mux4_1 port map(net_14, net_17, net_20, net_23, a[24], b[24], o[24]);","  mux4_1_25: mux4_1 port map(net_14, net_17, net_20, net_23, a[25], b[25], o[25]);","  mux4_1_26: mux4_1 port map(net_14, net_17, net_20, net_23, a[26], b[26], o[26]);","  mux4_1_27: mux4_1 port map(net_14, net_17, net_20, net_23, a[27], b[27], o[27]);","  mux4_1_28: mux4_1 port map(net_14, net_17, net_20, net_23, a[28], b[28], o[28]);","  mux4_1_29: mux4_1 port map(net_14, net_17, net_20, net_23, a[29], b[29], o[29]);","  mux4_1_30: mux4_1 port map(net_14, net_17, net_20, net_23, a[30], b[30], o[30]);","  mux4_1_31: mux4_1 port map(net_14, net_17, net_20, net_23, a[31], b[31], o[31]);",end op_logique32_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'mux4_1{sch}',"entity mux4_1 is port(i0, i1, i2, i3, s[1], s[0]: in BIT; o: out BIT);",  end mux4_1;,"",architecture mux4_1_BODY of mux4_1 is,  component inverter port(a: in BIT; y: out BIT);,    end component;,"  component nand3 port(a1, a2, a3: in BIT; y: out BIT);",    end component;,"  component nand4 port(a1, a2, a3, a4: in BIT; y: out BIT);",    end component;,"","  signal net_21, net_46, net_24, PINV8, PINV7, net_56, PINV5, PINV4: BIT;","",begin,"  and_0: nand3 port map(i1, PINV4, s[0], net_21);","  and_1: nand3 port map(i2, s[1], PINV5, net_24);","  and_2: nand4 port map(net_21, net_24, net_46, net_56, o);","  and_3: nand3 port map(s[1], s[0], i3, net_46);","  and_4: nand3 port map(i0, PINV7, PINV8, net_56);","  PSEUDO_INVERT5: inverter port map(s[0], PINV5);","  PSEUDO_INVERT4: inverter port map(s[1], PINV4);","  PSEUDO_INVERT8: inverter port map(s[0], PINV8);","  PSEUDO_INVERT7: inverter port map(s[1], PINV7);",end mux4_1_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'shift32{sch}',"entity shift32 is port(droite, i[31], i[30], i[29], i[28], i[27], i[26], i[25], i[24], i[23], i[22], i[21], i[20], i[19], i[18], i[17], i[16], i[15], i[14], i[13], i[12], i[11], i[10], i[9], i[8], i[7], i[6], i[5], i[4], i[3], i[2], i[1], i[0], shift[4], shift[3], shift[2], shift[1], shift[0]: in BIT; o[31], o[30], o[29], o[28], o[27], o[26], o[25], o[24], o[23], o[22], o[21], o[20], o[19], o[18], o[17], o[16], o[15], o[14], o[13], o[12], o[11], o[10], o[9], o[8], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0]: out BIT);",  end shift32;,"",architecture shift32_BODY of shift32 is,  component ground port(gnd: out BIT);,    end component;,"  component mux3_32bit port(i0_1[31], i0_1[30], i0_1[29], i0_1[28], i0_1[27], i0_1[26], i0_1[25], i0_1[24], i0_1[23], i0_1[22], i0_1[21], i0_1[20], i0_1[19], i0_1[18], i0_1[17], i0_1[16], i0_1[15], i0_1[14], i0_1[13], i0_1[12], i0_1[11], i0_1[10], i0_1[9], i0_1[8], i0_1[7], i0_1[6], i0_1[5], i0_1[4], i0_1[3], i0_1[2], i0_1[1], i0_1[0], i2[31], i2[30], i2[29], i2[28], i2[27], i2[26], i2[25], i2[24], i2[23], i2[22], i2[21], i2[20], i2[19], i2[18], i2[17], i2[16], i2[15], i2[14], i2[13], i2[12], i2[11], i2[10], i2[9], i2[8], i2[7], i2[6], i2[5], i2[4], i2[3], i2[2], i2[1], i2[0], i3[31], i3[30], i3[29], i3[28], i3[27], i3[26], i3[25], i3[24], i3[23], i3[22], i3[21], i3[20], i3[19], i3[18], i3[17], i3[16], i3[15], i3[14], i3[13], i3[12], i3[11], i3[10], i3[9], i3[8], i3[7], i3[6], i3[5], i3[4], i3[3], i3[2], i3[1], i3[0], s[1], s[0]: in BIT; o[31], o[30], o[29], o[28], o[27], o[26], o[25], o[24], o[23], o[22], o[21], o[20], o[19], o[18], o[17], o[16], o[15], o[14], o[13], o[12], o[11], o[10], o[9], o[8], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0]: out BIT);",    end component;,"","  signal shift1[5], shift2[30], shift2[10], shift1[27], shift2[1], shift4[3], ","    shift1[13], shift1[12], shift1[6], shift2[31], shift1[26], shift2[11], ","    shift2[0], shift4[2], shift4[10], shift8[30], shift1[7], shift4[30], ","    shift1[25], shift8[8], shift8[10], shift4[1], shift1[15], gnd, shift4[11], ","    shift1[8], shift8[31], shift4[31], shift8[11], shift1[24], shift8[9], ","    shift4[0], shift1[14], shift1[9], shift1[23], shift2[20], shift8[22], ","    shift4[22], shift8[23], shift1[22], shift2[21], shift4[23], shift1[21], ","    shift2[22], shift8[20], shift1[11], shift4[20], shift1[20], shift2[23], ","    shift8[21], shift1[10], shift4[21], shift2[27], shift2[8], shift4[16], ","    shift8[16], shift4[26], shift2[13], shift8[26], shift8[2], shift1[30], ","    shift2[26], shift4[17], shift8[3], shift8[17], shift2[12], shift4[27], ","    shift2[9], shift1[31], shift8[27], shift2[6], shift4[18], shift2[25], ","    shift2[15], shift4[24], shift8[18], shift1[0], shift4[9], shift8[0], ","    shift8[24], shift4[19], shift2[7], shift4[25], shift2[14], shift8[19], ","    shift4[8], shift2[24], shift8[1], shift8[25], shift1[17], shift8[12], ","    shift2[17], shift2[4], shift8[6], shift4[12], shift1[2], shift4[7], ","    shift4[6], shift2[16], shift8[13], shift1[16], shift8[7], shift2[5], ","    shift4[13], shift1[1], shift8[14], shift2[19], shift1[19], shift4[5], ","    shift2[29], shift8[4], shift1[29], shift2[2], shift8[28], shift1[4], ","    shift4[14], shift4[28], shift8[15], shift1[18], shift2[18], shift4[4], ","    shift8[5], shift1[28], shift2[28], shift2[3], shift8[29], shift4[15], ","    shift1[3], shift4[29]: BIT;","",begin,  gnd_0: ground port map(gnd);,"  mux3_32b_0: mux3_32bit port map(i[31], i[30], i[29], i[28], i[27], i[26], i[25], i[24], i[23], i[22], i[21], i[20], i[19], i[18], i[17], i[16], i[15], i[14], i[13], i[12], i[11], i[10], i[9], i[8], i[7], i[6], i[5], i[4], i[3], i[2], i[1], i[0], i[30], i[29], i[28], i[27], i[26], i[25], i[24], i[23], i[22], i[21], i[20], i[19], i[18], i[17], i[16], i[15], i[14], i[13], i[12], i[11], i[10], i[9], i[8], i[7], i[6], i[5], i[4], i[3], i[2], i[1], i[0], gnd, gnd, i[31], i[30], i[29], i[28], i[27], i[26], i[25], i[24], i[23], i[22], i[21], i[20], i[19], i[18], i[17], i[16], i[15], i[14], i[13], i[12], i[11], i[10], i[9], i[8], i[7], i[6], i[5], i[4], i[3], i[2], i[1], shift[0], droite, shift1[31], shift1[30], shift1[29], shift1[28], shift1[27], shift1[26], shift1[25], shift1[24], shift1[23], shift1[22], shift1[21], shift1[20], shift1[19], shift1[18], shift1[17], shift1[16], shift1[15], shift1[14], shift1[13], shift1[12], shift1[11], shift1[10], shift1[9], shift1[8], shift1[7], shift1[6], shift1[5], shift1[4], shift1[3], shift1[2], shift1[1], shift1[0]);","  mux3_32b_1: mux3_32bit port map(shift1[31], shift1[30], shift1[29], shift1[28], shift1[27], shift1[26], shift1[25], shift1[24], shift1[23], shift1[22], shift1[21], shift1[20], shift1[19], shift1[18], shift1[17], shift1[16], shift1[15], shift1[14], shift1[13], shift1[12], shift1[11], shift1[10], shift1[9], shift1[8], shift1[7], shift1[6], shift1[5], shift1[4], shift1[3], shift1[2], shift1[1], shift1[0], shift1[29], shift1[28], shift1[27], shift1[26], shift1[25], shift1[24], shift1[23], shift1[22], shift1[21], shift1[20], shift1[19], shift1[18], shift1[17], shift1[16], shift1[15], shift1[14], shift1[13], shift1[12], shift1[11], shift1[10], shift1[9], shift1[8], shift1[7], shift1[6], shift1[5], shift1[4], shift1[3], shift1[2], shift1[1], shift1[0], gnd, gnd, gnd, gnd, shift1[31], shift1[30], shift1[29], shift1[28], shift1[27], shift1[26], shift1[25], shift1[24], shift1[23], shift1[22], shift1[21], shift1[20], shift1[19], shift1[18], shift1[17], shift1[16], shift1[15], shift1[14], shift1[13], shift1[12], shift1[11], shift1[10], shift1[9], shift1[8], shift1[7], shift1[6], shift1[5], shift1[4], shift1[3], shift1[2], shift[1], droite, shift2[31], shift2[30], shift2[29], shift2[28], shift2[27], shift2[26], shift2[25], shift2[24], shift2[23], shift2[22], shift2[21], shift2[20], shift2[19], shift2[18], shift2[17], shift2[16], shift2[15], shift2[14], shift2[13], shift2[12], shift2[11], shift2[10], shift2[9], shift2[8], shift2[7], shift2[6], shift2[5], shift2[4], shift2[3], shift2[2], shift2[1], shift2[0]);","  mux3_32b_2: mux3_32bit port map(shift2[31], shift2[30], shift2[29], shift2[28], shift2[27], shift2[26], shift2[25], shift2[24], shift2[23], shift2[22], shift2[21], shift2[20], shift2[19], shift2[18], shift2[17], shift2[16], shift2[15], shift2[14], shift2[13], shift2[12], shift2[11], shift2[10], shift2[9], shift2[8], shift2[7], shift2[6], shift2[5], shift2[4], shift2[3], shift2[2], shift2[1], shift2[0], shift2[27], shift2[26], shift2[25], shift2[24], shift2[23], shift2[22], shift2[21], shift2[20], shift2[19], shift2[18], shift2[17], shift2[16], shift2[15], shift2[14], shift2[13], shift2[12], shift2[11], shift2[10], shift2[9], shift2[8], shift2[7], shift2[6], shift2[5], shift2[4], shift2[3], shift2[2], shift2[1], shift2[0], gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, shift2[31], shift2[30], shift2[29], shift2[28], shift2[27], shift2[26], shift2[25], shift2[24], shift2[23], shift2[22], shift2[21], shift2[20], shift2[19], shift2[18], shift2[17], shift2[16], shift2[15], shift2[14], shift2[13], shift2[12], shift2[11], shift2[10], shift2[9], shift2[8], shift2[7], shift2[6], shift2[5], shift2[4], shift[2], droite, shift4[31], shift4[30], shift4[29], shift4[28], shift4[27], shift4[26], shift4[25], shift4[24], shift4[23], shift4[22], shift4[21], shift4[20], shift4[19], shift4[18], shift4[17], shift4[16], shift4[15], shift4[14], shift4[13], shift4[12], shift4[11], shift4[10], shift4[9], shift4[8], shift4[7], shift4[6], shift4[5], shift4[4], shift4[3], shift4[2], shift4[1], shift4[0]);","  mux3_32b_3: mux3_32bit port map(shift4[31], shift4[30], shift4[29], shift4[28], shift4[27], shift4[26], shift4[25], shift4[24], shift4[23], shift4[22], shift4[21], shift4[20], shift4[19], shift4[18], shift4[17], shift4[16], shift4[15], shift4[14], shift4[13], shift4[12], shift4[11], shift4[10], shift4[9], shift4[8], shift4[7], shift4[6], shift4[5], shift4[4], shift4[3], shift4[2], shift4[1], shift4[0], shift4[23], shift4[22], shift4[21], shift4[20], shift4[19], shift4[18], shift4[17], shift4[16], shift4[15], shift4[14], shift4[13], shift4[12], shift4[11], shift4[10], shift4[9], shift4[8], shift4[7], shift4[6], shift4[5], shift4[4], shift4[3], shift4[2], shift4[1], shift4[0], gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, shift4[31], shift4[30], shift4[29], shift4[28], shift4[27], shift4[26], shift4[25], shift4[24], shift4[23], shift4[22], shift4[21], shift4[20], shift4[19], shift4[18], shift4[17], shift4[16], shift4[15], shift4[14], shift4[13], shift4[12], shift4[11], shift4[10], shift4[9], shift4[8], shift[3], droite, shift8[31], shift8[30], shift8[29], shift8[28], shift8[27], shift8[26], shift8[25], shift8[24], shift8[23], shift8[22], shift8[21], shift8[20], shift8[19], shift8[18], shift8[17], shift8[16], shift8[15], shift8[14], shift8[13], shift8[12], shift8[11], shift8[10], shift8[9], shift8[8], shift8[7], shift8[6], shift8[5], shift8[4], shift8[3], shift8[2], shift8[1], shift8[0]);","  mux3_32b_4: mux3_32bit port map(shift8[31], shift8[30], shift8[29], shift8[28], shift8[27], shift8[26], shift8[25], shift8[24], shift8[23], shift8[22], shift8[21], shift8[20], shift8[19], shift8[18], shift8[17], shift8[16], shift8[15], shift8[14], shift8[13], shift8[12], shift8[11], shift8[10], shift8[9], shift8[8], shift8[7], shift8[6], shift8[5], shift8[4], shift8[3], shift8[2], shift8[1], shift8[0], shift8[15], shift8[14], shift8[13], shift8[12], shift8[11], shift8[10], shift8[9], shift8[8], shift8[7], shift8[6], shift8[5], shift8[4], shift8[3], shift8[2], shift8[1], shift8[0], gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, shift8[31], shift8[30], shift8[29], shift8[28], shift8[27], shift8[26], shift8[25], shift8[24], shift8[23], shift8[22], shift8[21], shift8[20], shift8[19], shift8[18], shift8[17], shift8[16], shift[4], droite, o[31], o[30], o[29], o[28], o[27], o[26], o[25], o[24], o[23], o[22], o[21], o[20], o[19], o[18], o[17], o[16], o[15], o[14], o[13], o[12], o[11], o[10], o[9], o[8], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0]);",end shift32_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'mux3_32bit{sch}',"entity mux3_32bit is port(i0_1[31], i0_1[30], i0_1[29], i0_1[28], i0_1[27], i0_1[26], i0_1[25], i0_1[24], i0_1[23], i0_1[22], i0_1[21], i0_1[20], i0_1[19], i0_1[18], i0_1[17], i0_1[16], i0_1[15], i0_1[14], i0_1[13], i0_1[12], i0_1[11], i0_1[10], i0_1[9], i0_1[8], i0_1[7], i0_1[6], i0_1[5], i0_1[4], i0_1[3], i0_1[2], i0_1[1], i0_1[0], i2[31], i2[30], i2[29], i2[28], i2[27], i2[26], i2[25], i2[24], i2[23], i2[22], i2[21], i2[20], i2[19], i2[18], i2[17], i2[16], i2[15], i2[14], i2[13], i2[12], i2[11], i2[10], i2[9], i2[8], i2[7], i2[6], i2[5], i2[4], i2[3], i2[2], i2[1], i2[0], i3[31], i3[30], i3[29], i3[28], i3[27], i3[26], i3[25], i3[24], i3[23], i3[22], i3[21], i3[20], i3[19], i3[18], i3[17], i3[16], i3[15], i3[14], i3[13], i3[12], i3[11], i3[10], i3[9], i3[8], i3[7], i3[6], i3[5], i3[4], i3[3], i3[2], i3[1], i3[0], s[1], s[0]: in BIT; o[31], o[30], o[29], o[28], o[27], o[26], o[25], o[24], o[23], o[22], o[21], o[20], o[19], o[18], o[17], o[16], o[15], o[14], o[13], o[12], o[11], o[10], o[9], o[8], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0]: out BIT);",  end mux3_32bit;,"",architecture mux3_32bit_BODY of mux3_32bit is,  component buffer port(a: in BIT; y: out BIT);,    end component;,"  component mux3_1 port(i0_1, i2, i3, s[1], s[0]: in BIT; o: out BIT);",    end component;,"","  signal s_[0], s_[1]: BIT;","",begin,"  buf_0: buffer port map(s[1], s_[1]);","  buf_1: buffer port map(s[0], s_[0]);","  mux3_1_0: mux3_1 port map(i0_1[0], i2[0], i3[0], s_[1], s_[0], o[0]);","  mux3_1_1: mux3_1 port map(i0_1[1], i2[1], i3[1], s_[1], s_[0], o[1]);","  mux3_1_2: mux3_1 port map(i0_1[2], i2[2], i3[2], s_[1], s_[0], o[2]);","  mux3_1_3: mux3_1 port map(i0_1[3], i2[3], i3[3], s_[1], s_[0], o[3]);","  mux3_1_4: mux3_1 port map(i0_1[4], i2[4], i3[4], s_[1], s_[0], o[4]);","  mux3_1_5: mux3_1 port map(i0_1[5], i2[5], i3[5], s_[1], s_[0], o[5]);","  mux3_1_6: mux3_1 port map(i0_1[6], i2[6], i3[6], s_[1], s_[0], o[6]);","  mux3_1_7: mux3_1 port map(i0_1[7], i2[7], i3[7], s_[1], s_[0], o[7]);","  mux3_1_8: mux3_1 port map(i0_1[8], i2[8], i3[8], s_[1], s_[0], o[8]);","  mux3_1_9: mux3_1 port map(i0_1[9], i2[9], i3[9], s_[1], s_[0], o[9]);","  mux3_1_10: mux3_1 port map(i0_1[10], i2[10], i3[10], s_[1], s_[0], o[10]);","  mux3_1_11: mux3_1 port map(i0_1[11], i2[11], i3[11], s_[1], s_[0], o[11]);","  mux3_1_12: mux3_1 port map(i0_1[12], i2[12], i3[12], s_[1], s_[0], o[12]);","  mux3_1_13: mux3_1 port map(i0_1[13], i2[13], i3[13], s_[1], s_[0], o[13]);","  mux3_1_14: mux3_1 port map(i0_1[14], i2[14], i3[14], s_[1], s_[0], o[14]);","  mux3_1_15: mux3_1 port map(i0_1[15], i2[15], i3[15], s_[1], s_[0], o[15]);","  mux3_1_16: mux3_1 port map(i0_1[16], i2[16], i3[16], s_[1], s_[0], o[16]);","  mux3_1_17: mux3_1 port map(i0_1[17], i2[17], i3[17], s_[1], s_[0], o[17]);","  mux3_1_18: mux3_1 port map(i0_1[18], i2[18], i3[18], s_[1], s_[0], o[18]);","  mux3_1_19: mux3_1 port map(i0_1[19], i2[19], i3[19], s_[1], s_[0], o[19]);","  mux3_1_20: mux3_1 port map(i0_1[20], i2[20], i3[20], s_[1], s_[0], o[20]);","  mux3_1_21: mux3_1 port map(i0_1[21], i2[21], i3[21], s_[1], s_[0], o[21]);","  mux3_1_22: mux3_1 port map(i0_1[22], i2[22], i3[22], s_[1], s_[0], o[22]);","  mux3_1_23: mux3_1 port map(i0_1[23], i2[23], i3[23], s_[1], s_[0], o[23]);","  mux3_1_24: mux3_1 port map(i0_1[24], i2[24], i3[24], s_[1], s_[0], o[24]);","  mux3_1_25: mux3_1 port map(i0_1[25], i2[25], i3[25], s_[1], s_[0], o[25]);","  mux3_1_26: mux3_1 port map(i0_1[26], i2[26], i3[26], s_[1], s_[0], o[26]);","  mux3_1_27: mux3_1 port map(i0_1[27], i2[27], i3[27], s_[1], s_[0], o[27]);","  mux3_1_28: mux3_1 port map(i0_1[28], i2[28], i3[28], s_[1], s_[0], o[28]);","  mux3_1_29: mux3_1 port map(i0_1[29], i2[29], i3[29], s_[1], s_[0], o[29]);","  mux3_1_30: mux3_1 port map(i0_1[30], i2[30], i3[30], s_[1], s_[0], o[30]);","  mux3_1_31: mux3_1 port map(i0_1[31], i2[31], i3[31], s_[1], s_[0], o[31]);",end mux3_32bit_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'mux3_1{sch}',"entity mux3_1 is port(i0_1, i2, i3, s[1], s[0]: in BIT; o: out BIT);",  end mux3_1;,"",architecture mux3_1_BODY of mux3_1 is,  component inverter port(a: in BIT; y: out BIT);,    end component;,"  component nand2 port(a1, a2: in BIT; y: out BIT);",    end component;,"  component nand3 port(a1, a2, a3: in BIT; y: out BIT);",    end component;,"","  signal net_21, net_46, net_24, PINV5, PINV4: BIT;","",begin,"  and_0: nand2 port map(i0_1, PINV4, net_21);","  and_1: nand3 port map(i2, s[1], PINV5, net_24);","  and_2: nand3 port map(net_21, net_24, net_46, o);","  and_3: nand3 port map(s[1], s[0], i3, net_46);","  PSEUDO_INVERT5: inverter port map(s[0], PINV5);","  PSEUDO_INVERT4: inverter port map(s[1], PINV4);",end mux3_1_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell Memoire2;1{sch}
CMemoire2;1{sch}||schematic|1189998963953|1189999139125|
IRAM2;1{ic}|RAM2@0||-2|0|||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
NBuffer|buf@0||-20|0||||
NBuffer|buf@1||-14|0||||
NWire_Pin|pin@1||-9|-2||||
NWire_Pin|pin@2||-9|-4||||
NWire_Pin|pin@3||-26|-4||||
NWire_Pin|pin@4||-26|0||||
Awire|net@0|||1800|buf@0|y|-18|0|buf@1|a|-17|0
Awire|net@1|||1800|buf@1|y|-12|0|RAM2@0|cs|-7|0
Awire|net@3|||0|RAM2@0|rw|-7|-2|pin@1||-9|-2
Awire|net@4|||900|pin@1||-9|-2|pin@2||-9|-4
Awire|net@5|||0|pin@2||-9|-4|pin@3||-26|-4
Awire|net@6|||0|buf@0|a|-23|0|pin@4||-26|0
Ecs||D5G2;|pin@4||I
Erw||D5G2;|pin@3||I
X

# Cell PMOStran;1{net.als}
CPMOStran;1{net.als}||artwork|1189616652103|1189616699303||FACET_message()S["function PMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=39e-12,""]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell RAM1;1{ic}
CRAM1;1{ic}||artwork|1189750704515|1191469828656|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NOpened-Thicker-Polygon|art@1||0|0|6|10|||SCHEM_function(D5G1.5;)SRAM1|trace()V[-3/-5,-3/5,3/5,3/-5,-3/-5]
Nschematic:Bus_Pin|pin@0||-5|2||||
Ngeneric:Invisible-Pin|pin@1||-3|2|1|1||
Nschematic:Bus_Pin|pin@2||-5|0||||
Nschematic:Wire_Pin|pin@3||-3|0||||
Nschematic:Bus_Pin|pin@4||0|7||||
Ngeneric:Invisible-Pin|pin@5||0|5|1|1||
Nschematic:Bus_Pin|pin@6||-5|-2||||
Nschematic:Wire_Pin|pin@7||-3|-2||||
Nschematic:Bus_Pin|pin@8||-2|-7||||
Nschematic:Wire_Pin|pin@9||-2|-5||||
Nschematic:Bus_Pin|pin@10||2|-7||||
Nschematic:Wire_Pin|pin@11||2|-5||||
Aschematic:bus|net@0|||IJ0|pin@1||-3|2|pin@0||-5|2
Aschematic:wire|net@1|||0|pin@3||-3|0|pin@2||-5|0
Aschematic:bus|net@2|||IJ2700|pin@5||0|5|pin@4||0|7
Aschematic:wire|net@3|||0|pin@7||-3|-2|pin@6||-5|-2
Aschematic:wire|net@4|||900|pin@9||-2|-5|pin@8||-2|-7
Aschematic:wire|net@5|||F900|pin@11||2|-5|pin@10||2|-7
Eaddr[31:0]||D5G2;|pin@0||I
Ecs||D5G2;|pin@2||I
Edata[31:0]||D5G2;|pin@4||B
Edebug_dump||D5G2;|pin@8||U
Ereset||D5G2;|pin@10||U
Erw||D5G2;|pin@6||I
X

# Cell RAM1;1{net.als}
CRAM1;1{net.als}||artwork|1189750723890|1202775660839||FACET_message()S["function RAM1(addr[31], addr[30], addr[29], addr[28], addr[27], addr[26], addr[25], addr[24], addr[23], addr[22], addr[21], addr[20], addr[19], addr[18], addr[17], addr[16], addr[15], addr[14], addr[13], addr[12], addr[11], addr[10], addr[9], addr[8], addr[7], addr[6], addr[5], addr[4], addr[3], addr[2], addr[1], addr[0], cs, rw, data[31], data[30], data[29], data[28], data[27], data[26], data[25], data[24], data[23], data[22], data[21], data[20], data[19], data[18], data[17], data[16], data[15], data[14], data[13], data[12], data[11], data[10], data[9], data[8], data[7], data[6], data[5], data[4], data[3], data[2], data[1], data[0], debug_dump, reset)","# le 'param' dit quelles fichiers utiliser; avant le \"\\n\" est le fichier à charger dans la RAM lors d'un 'reset', et après le \"\\n\" est le nom du fichier à écrire lors d'un 'debug_dump'","param \"tp2opalu.txt\"",t: delta=2e-9,"i: cs, rw, debug_dump, reset, data[31], data[30], data[29], data[28], data[27], data[26], data[25], data[24], data[23], data[22], data[21], data[20], data[19], data[18], data[17], data[16], data[15], data[14], data[13], data[12], data[11], data[10], data[9], data[8], data[7], data[6], data[5], data[4], data[3], data[2], data[1], data[0], addr[31], addr[30], addr[29], addr[28], addr[27], addr[26], addr[25], addr[24], addr[23], addr[22], addr[21], addr[20], addr[19], addr[18], addr[17], addr[16], addr[15], addr[14], addr[13], addr[12], addr[11], addr[10], addr[9], addr[8], addr[7], addr[6], addr[5], addr[4], addr[3], addr[2], addr[1], addr[0]","o: data[31], data[30], data[29], data[28], data[27], data[26], data[25], data[24], data[23], data[22], data[21], data[20], data[19], data[18], data[17], data[16], data[15], data[14], data[13], data[12], data[11], data[10], data[9], data[8], data[7], data[6], data[5], data[4], data[3], data[2], data[1], data[0]","","","",""]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell RAM1;1{sch}
CRAM1;1{sch}||schematic|1189750590625|1189998599890|
IRAM1;1{ic}|RAM@0||8|4|||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
NWire_Pin|pin@0||-10|7||||
NWire_Pin|pin@1||-5|7||||
NWire_Pin|pin@2||-10|5||||
NWire_Pin|pin@3||-5|5||||
NBus_Pin|pin@4||-10|3||||
NBus_Pin|pin@5||-5|3||||
NBus_Pin|pin@6||-10|1||||
NBus_Pin|pin@7||-5|1||||
NWire_Pin|pin@8||-10|-1||||
NWire_Pin|pin@9||-5|-1||||
NWire_Pin|pin@10||-10|-3||||
NWire_Pin|pin@11||-5|-3||||
Ngeneric:Invisible-Pin|pin@12||-6|10|||||ART_message(D5G1;)S["Ne pas recompiler ce sch,",le net.als fait l'appel à la bonne fonction]
Awire|net@0|||1800|pin@0||-10|7|pin@1||-5|7
Awire|net@1|||1800|pin@2||-10|5|pin@3||-5|5
Abus|net@2|||IJ1800|pin@4||-10|3|pin@5||-5|3
Abus|net@3|||IJ1800|pin@6||-10|1|pin@7||-5|1
Awire|net@4|||1800|pin@8||-10|-1|pin@9||-5|-1
Awire|net@5|||1800|pin@10||-10|-3|pin@11||-5|-3
Eaddr[31:0]||D5G2;|pin@4||I
Ecs||D5G2;|pin@0||I
Edata[31:0]||D5G2;|pin@6||B
Edebug_dump||D5G2;|pin@8||U
Ereset||D5G2;|pin@10||U
Erw||D5G2;|pin@2||I
X

# Cell RAM2;1{ic}
CRAM2;1{ic}||artwork|1189750704515|1191469734500|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NOpened-Thicker-Polygon|art@1||0|0|6|10|||SCHEM_function(D5G1.5;)SRAM2|trace()V[-3/-5,-3/5,3/5,3/-5,-3/-5]
Nschematic:Bus_Pin|pin@0||-5|2||||
Ngeneric:Invisible-Pin|pin@1||-3|2|1|1||
Nschematic:Bus_Pin|pin@2||-5|0||||
Nschematic:Wire_Pin|pin@3||-3|0||||
Nschematic:Bus_Pin|pin@4||0|7||||
Ngeneric:Invisible-Pin|pin@5||0|5|1|1||
Nschematic:Bus_Pin|pin@6||-5|-2||||
Nschematic:Wire_Pin|pin@7||-3|-2||||
Nschematic:Bus_Pin|pin@8||-2|-7||||
Nschematic:Wire_Pin|pin@9||-2|-5||||
Nschematic:Bus_Pin|pin@10||2|-7||||
Nschematic:Wire_Pin|pin@11||2|-5||||
Aschematic:bus|net@0|||IJ0|pin@1||-3|2|pin@0||-5|2
Aschematic:wire|net@1|||0|pin@3||-3|0|pin@2||-5|0
Aschematic:bus|net@2|||IJ2700|pin@5||0|5|pin@4||0|7
Aschematic:wire|net@3|||0|pin@7||-3|-2|pin@6||-5|-2
Aschematic:wire|net@4|||900|pin@9||-2|-5|pin@8||-2|-7
Aschematic:wire|net@5|||F900|pin@11||2|-5|pin@10||2|-7
Eaddr[31:0]||D5G2;|pin@0||I
Ecs||D5G2;|pin@2||I
Edata[31:0]||D5G2;|pin@4||B
Edebug_dump||D5G2;|pin@8||U
Ereset||D5G2;|pin@10||U
Erw||D5G2;|pin@6||I
X

# Cell RAM2;1{net.als}
CRAM2;1{net.als}||artwork|1189750723890|1202775678327||FACET_message()S["function RAM2(addr[31], addr[30], addr[29], addr[28], addr[27], addr[26], addr[25], addr[24], addr[23], addr[22], addr[21], addr[20], addr[19], addr[18], addr[17], addr[16], addr[15], addr[14], addr[13], addr[12], addr[11], addr[10], addr[9], addr[8], addr[7], addr[6], addr[5], addr[4], addr[3], addr[2], addr[1], addr[0], cs, rw, data[31], data[30], data[29], data[28], data[27], data[26], data[25], data[24], data[23], data[22], data[21], data[20], data[19], data[18], data[17], data[16], data[15], data[14], data[13], data[12], data[11], data[10], data[9], data[8], data[7], data[6], data[5], data[4], data[3], data[2], data[1], data[0], debug_dump, reset)","# le 'param' dit quelles fichiers utiliser; avant le \"\\n\" est le fichier à charger dans la RAM lors d'un 'reset', et après le \"\\n\" est le nom du fichier à écrire lors d'un 'debug_dump'","param \"tp2mem.txt\\ntp2mem_dump.txt\"",t: delta=2e-9,"i: cs, rw, debug_dump, reset, data[31], data[30], data[29], data[28], data[27], data[26], data[25], data[24], data[23], data[22], data[21], data[20], data[19], data[18], data[17], data[16], data[15], data[14], data[13], data[12], data[11], data[10], data[9], data[8], data[7], data[6], data[5], data[4], data[3], data[2], data[1], data[0], addr[31], addr[30], addr[29], addr[28], addr[27], addr[26], addr[25], addr[24], addr[23], addr[22], addr[21], addr[20], addr[19], addr[18], addr[17], addr[16], addr[15], addr[14], addr[13], addr[12], addr[11], addr[10], addr[9], addr[8], addr[7], addr[6], addr[5], addr[4], addr[3], addr[2], addr[1], addr[0]","o: data[31], data[30], data[29], data[28], data[27], data[26], data[25], data[24], data[23], data[22], data[21], data[20], data[19], data[18], data[17], data[16], data[15], data[14], data[13], data[12], data[11], data[10], data[9], data[8], data[7], data[6], data[5], data[4], data[3], data[2], data[1], data[0]","","","",""]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell RAM2;1{sch}
CRAM2;1{sch}||schematic|1189750590625|1189998869046|
IRAM2;1{ic}|RAM@0||8|4|||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
NWire_Pin|pin@0||-10|7||||
NWire_Pin|pin@1||-5|7||||
NWire_Pin|pin@2||-10|5||||
NWire_Pin|pin@3||-5|5||||
NBus_Pin|pin@4||-10|3||||
NBus_Pin|pin@5||-5|3||||
NBus_Pin|pin@6||-10|1||||
NBus_Pin|pin@7||-5|1||||
NWire_Pin|pin@8||-10|-1||||
NWire_Pin|pin@9||-5|-1||||
NWire_Pin|pin@10||-10|-3||||
NWire_Pin|pin@11||-5|-3||||
Ngeneric:Invisible-Pin|pin@12||-6|10|||||ART_message(D5G1;)S["Ne pas recompiler ce sch,",le net.als fait l'appel à la bonne fonction]
Awire|net@0|||1800|pin@0||-10|7|pin@1||-5|7
Awire|net@1|||1800|pin@2||-10|5|pin@3||-5|5
Abus|net@2|||IJ1800|pin@4||-10|3|pin@5||-5|3
Abus|net@3|||IJ1800|pin@6||-10|1|pin@7||-5|1
Awire|net@4|||1800|pin@8||-10|-1|pin@9||-5|-1
Awire|net@5|||1800|pin@10||-10|-3|pin@11||-5|-3
Eaddr[31:0]||D5G2;|pin@4||I
Ecs||D5G2;|pin@0||I
Edata[31:0]||D5G2;|pin@6||B
Edebug_dump||D5G2;|pin@8||U
Ereset||D5G2;|pin@10||U
Erw||D5G2;|pin@2||I
X

# Cell RAM3;1{ic}
CRAM3;1{ic}||artwork|1189750704515|1191472429546|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NOpened-Thicker-Polygon|art@1||0|0|6|10|||SCHEM_function(D5G1.5;)SRAM3|trace()V[-3/-5,-3/5,3/5,3/-5,-3/-5]
Nschematic:Bus_Pin|pin@0||-5|2||||
Ngeneric:Invisible-Pin|pin@1||-3|2|1|1||
Nschematic:Bus_Pin|pin@2||-5|0||||
Nschematic:Wire_Pin|pin@3||-3|0||||
Nschematic:Bus_Pin|pin@4||0|7||||
Ngeneric:Invisible-Pin|pin@5||0|5|1|1||
Nschematic:Bus_Pin|pin@6||-5|-2||||
Nschematic:Wire_Pin|pin@7||-3|-2||||
Nschematic:Bus_Pin|pin@8||-2|-7||||
Nschematic:Wire_Pin|pin@9||-2|-5||||
Nschematic:Bus_Pin|pin@10||2|-7||||
Nschematic:Wire_Pin|pin@11||2|-5||||
Aschematic:bus|net@0|||IJ0|pin@1||-3|2|pin@0||-5|2
Aschematic:wire|net@1|||0|pin@3||-3|0|pin@2||-5|0
Aschematic:bus|net@2|||IJ2700|pin@5||0|5|pin@4||0|7
Aschematic:wire|net@3|||0|pin@7||-3|-2|pin@6||-5|-2
Aschematic:wire|net@4|||900|pin@9||-2|-5|pin@8||-2|-7
Aschematic:wire|net@5|||F900|pin@11||2|-5|pin@10||2|-7
Eaddr[31:0]||D5G2;|pin@0||I
Ecs||D5G2;|pin@2||I
Edata[31:0]||D5G2;|pin@4||B
Edebug_dump||D5G2;|pin@8||U
Ereset||D5G2;|pin@10||U
Erw||D5G2;|pin@6||I
X

# Cell RAM3;1{net.als}
CRAM3;1{net.als}||artwork|1189750723890|1202775688438||FACET_message()S["function RAM3(addr[31], addr[30], addr[29], addr[28], addr[27], addr[26], addr[25], addr[24], addr[23], addr[22], addr[21], addr[20], addr[19], addr[18], addr[17], addr[16], addr[15], addr[14], addr[13], addr[12], addr[11], addr[10], addr[9], addr[8], addr[7], addr[6], addr[5], addr[4], addr[3], addr[2], addr[1], addr[0], cs, rw, data[31], data[30], data[29], data[28], data[27], data[26], data[25], data[24], data[23], data[22], data[21], data[20], data[19], data[18], data[17], data[16], data[15], data[14], data[13], data[12], data[11], data[10], data[9], data[8], data[7], data[6], data[5], data[4], data[3], data[2], data[1], data[0], debug_dump, reset)","# le 'param' dit quelles fichiers utiliser; avant le \"\\n\" est le fichier à charger dans la RAM lors d'un 'reset', et après le \"\\n\" est le nom du fichier à écrire lors d'un 'debug_dump'","param \"tp2ucode_adr.txt\"",t: delta=2e-9,"i: cs, rw, debug_dump, reset, data[31], data[30], data[29], data[28], data[27], data[26], data[25], data[24], data[23], data[22], data[21], data[20], data[19], data[18], data[17], data[16], data[15], data[14], data[13], data[12], data[11], data[10], data[9], data[8], data[7], data[6], data[5], data[4], data[3], data[2], data[1], data[0], addr[31], addr[30], addr[29], addr[28], addr[27], addr[26], addr[25], addr[24], addr[23], addr[22], addr[21], addr[20], addr[19], addr[18], addr[17], addr[16], addr[15], addr[14], addr[13], addr[12], addr[11], addr[10], addr[9], addr[8], addr[7], addr[6], addr[5], addr[4], addr[3], addr[2], addr[1], addr[0]","o: data[31], data[30], data[29], data[28], data[27], data[26], data[25], data[24], data[23], data[22], data[21], data[20], data[19], data[18], data[17], data[16], data[15], data[14], data[13], data[12], data[11], data[10], data[9], data[8], data[7], data[6], data[5], data[4], data[3], data[2], data[1], data[0]","","","","",""]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell RAM3;1{sch}
CRAM3;1{sch}||schematic|1189750590625|1191472429546|
IRAM3;1{ic}|RAM@0||8|4|||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
NWire_Pin|pin@0||-10|7||||
NWire_Pin|pin@1||-5|7||||
NWire_Pin|pin@2||-10|5||||
NWire_Pin|pin@3||-5|5||||
NBus_Pin|pin@4||-10|3||||
NBus_Pin|pin@5||-5|3||||
NBus_Pin|pin@6||-10|1||||
NBus_Pin|pin@7||-5|1||||
NWire_Pin|pin@8||-10|-1||||
NWire_Pin|pin@9||-5|-1||||
NWire_Pin|pin@10||-10|-3||||
NWire_Pin|pin@11||-5|-3||||
Ngeneric:Invisible-Pin|pin@12||-6|10|||||ART_message(D5G1;)S["Ne pas recompiler ce sch,",le net.als fait l'appel à la bonne fonction]
Awire|net@0|||1800|pin@0||-10|7|pin@1||-5|7
Awire|net@1|||1800|pin@2||-10|5|pin@3||-5|5
Abus|net@2|||IJ1800|pin@4||-10|3|pin@5||-5|3
Abus|net@3|||IJ1800|pin@6||-10|1|pin@7||-5|1
Awire|net@4|||1800|pin@8||-10|-1|pin@9||-5|-1
Awire|net@5|||1800|pin@10||-10|-3|pin@11||-5|-3
Eaddr[31:0]||D5G2;|pin@4||I
Ecs||D5G2;|pin@0||I
Edata[31:0]||D5G2;|pin@6||B
Edebug_dump||D5G2;|pin@8||U
Ereset||D5G2;|pin@10||U
Erw||D5G2;|pin@2||I
X

# Cell RAM4;1{ic}
CRAM4;1{ic}||artwork|1189750704515|1191472713687|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NOpened-Thicker-Polygon|art@1||0|0|6|10|||SCHEM_function(D5G1.5;)SRAM4|trace()V[-3/-5,-3/5,3/5,3/-5,-3/-5]
Nschematic:Bus_Pin|pin@0||-5|2||||
Ngeneric:Invisible-Pin|pin@1||-3|2|1|1||
Nschematic:Bus_Pin|pin@2||-5|0||||
Nschematic:Wire_Pin|pin@3||-3|0||||
Nschematic:Bus_Pin|pin@4||0|7||||
Ngeneric:Invisible-Pin|pin@5||0|5|1|1||
Nschematic:Bus_Pin|pin@6||-5|-2||||
Nschematic:Wire_Pin|pin@7||-3|-2||||
Nschematic:Bus_Pin|pin@8||-2|-7||||
Nschematic:Wire_Pin|pin@9||-2|-5||||
Nschematic:Bus_Pin|pin@10||2|-7||||
Nschematic:Wire_Pin|pin@11||2|-5||||
Aschematic:bus|net@0|||IJ0|pin@1||-3|2|pin@0||-5|2
Aschematic:wire|net@1|||0|pin@3||-3|0|pin@2||-5|0
Aschematic:bus|net@2|||IJ2700|pin@5||0|5|pin@4||0|7
Aschematic:wire|net@3|||0|pin@7||-3|-2|pin@6||-5|-2
Aschematic:wire|net@4|||900|pin@9||-2|-5|pin@8||-2|-7
Aschematic:wire|net@5|||F900|pin@11||2|-5|pin@10||2|-7
Eaddr[31:0]||D5G2;|pin@0||I
Ecs||D5G2;|pin@2||I
Edata[31:0]||D5G2;|pin@4||B
Edebug_dump||D5G2;|pin@8||U
Ereset||D5G2;|pin@10||U
Erw||D5G2;|pin@6||I
X

# Cell RAM4;1{net.als}
CRAM4;1{net.als}||artwork|1189750723890|1202775696518||FACET_message()S["function RAM4(addr[31], addr[30], addr[29], addr[28], addr[27], addr[26], addr[25], addr[24], addr[23], addr[22], addr[21], addr[20], addr[19], addr[18], addr[17], addr[16], addr[15], addr[14], addr[13], addr[12], addr[11], addr[10], addr[9], addr[8], addr[7], addr[6], addr[5], addr[4], addr[3], addr[2], addr[1], addr[0], cs, rw, data[31], data[30], data[29], data[28], data[27], data[26], data[25], data[24], data[23], data[22], data[21], data[20], data[19], data[18], data[17], data[16], data[15], data[14], data[13], data[12], data[11], data[10], data[9], data[8], data[7], data[6], data[5], data[4], data[3], data[2], data[1], data[0], debug_dump, reset)","# le 'param' dit quelles fichiers utiliser; avant le \"\\n\" est le fichier à charger dans la RAM lors d'un 'reset', et après le \"\\n\" est le nom du fichier à écrire lors d'un 'debug_dump'","param \"tp2ucode.txt\"",t: delta=2e-9,"i: cs, rw, debug_dump, reset, data[31], data[30], data[29], data[28], data[27], data[26], data[25], data[24], data[23], data[22], data[21], data[20], data[19], data[18], data[17], data[16], data[15], data[14], data[13], data[12], data[11], data[10], data[9], data[8], data[7], data[6], data[5], data[4], data[3], data[2], data[1], data[0], addr[31], addr[30], addr[29], addr[28], addr[27], addr[26], addr[25], addr[24], addr[23], addr[22], addr[21], addr[20], addr[19], addr[18], addr[17], addr[16], addr[15], addr[14], addr[13], addr[12], addr[11], addr[10], addr[9], addr[8], addr[7], addr[6], addr[5], addr[4], addr[3], addr[2], addr[1], addr[0]","o: data[31], data[30], data[29], data[28], data[27], data[26], data[25], data[24], data[23], data[22], data[21], data[20], data[19], data[18], data[17], data[16], data[15], data[14], data[13], data[12], data[11], data[10], data[9], data[8], data[7], data[6], data[5], data[4], data[3], data[2], data[1], data[0]","","","","","",""]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell RAM4;1{sch}
CRAM4;1{sch}||schematic|1189750590625|1191472713687|
IRAM4;1{ic}|RAM@0||8|4|||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
NWire_Pin|pin@0||-10|7||||
NWire_Pin|pin@1||-5|7||||
NWire_Pin|pin@2||-10|5||||
NWire_Pin|pin@3||-5|5||||
NBus_Pin|pin@4||-10|3||||
NBus_Pin|pin@5||-5|3||||
NBus_Pin|pin@6||-10|1||||
NBus_Pin|pin@7||-5|1||||
NWire_Pin|pin@8||-10|-1||||
NWire_Pin|pin@9||-5|-1||||
NWire_Pin|pin@10||-10|-3||||
NWire_Pin|pin@11||-5|-3||||
Ngeneric:Invisible-Pin|pin@12||-6|10|||||ART_message(D5G1;)S["Ne pas recompiler ce sch,",le net.als fait l'appel à la bonne fonction]
Awire|net@0|||1800|pin@0||-10|7|pin@1||-5|7
Awire|net@1|||1800|pin@2||-10|5|pin@3||-5|5
Abus|net@2|||IJ1800|pin@4||-10|3|pin@5||-5|3
Abus|net@3|||IJ1800|pin@6||-10|1|pin@7||-5|1
Awire|net@4|||1800|pin@8||-10|-1|pin@9||-5|-1
Awire|net@5|||1800|pin@10||-10|-3|pin@11||-5|-3
Eaddr[31:0]||D5G2;|pin@4||I
Ecs||D5G2;|pin@0||I
Edata[31:0]||D5G2;|pin@6||B
Edebug_dump||D5G2;|pin@8||U
Ereset||D5G2;|pin@10||U
Erw||D5G2;|pin@2||I
X

# Cell add4;1{ic}
Cadd4;1{ic}||artwork|1189536366375|1189536516296|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NOpened-Thicker-Polygon|art@1||0|0|6|6|||SCHEM_function(D5G2;)Sadd4|trace()V[-3/-3,-3/3,3/3,3/-3,-3/-3]
Nschematic:Bus_Pin|pin@0||-5|2||||
Ngeneric:Invisible-Pin|pin@1||-3|2|1|1||
Nschematic:Bus_Pin|pin@2||-5|0||||
Ngeneric:Invisible-Pin|pin@3||-3|0|1|1||
Nschematic:Bus_Pin|pin@4||-5|-2||||
Nschematic:Wire_Pin|pin@5||-3|-2||||
Nschematic:Bus_Pin|pin@6||5|2||||
Nschematic:Wire_Pin|pin@7||3|2||||
Nschematic:Bus_Pin|pin@8||5|0||||
Nschematic:Wire_Pin|pin@9||3|0||||
Nschematic:Bus_Pin|pin@10||5|-2||||
Ngeneric:Invisible-Pin|pin@11||3|-2|1|1||
Aschematic:bus|net@0|||IJ0|pin@1||-3|2|pin@0||-5|2
Aschematic:bus|net@1|||IJ0|pin@3||-3|0|pin@2||-5|0
Aschematic:wire|net@2|||0|pin@5||-3|-2|pin@4||-5|-2
Aschematic:wire|net@3|||1800|pin@7||3|2|pin@6||5|2
Aschematic:wire|net@4|||1800|pin@9||3|0|pin@8||5|0
Aschematic:bus|net@5|||IJ1800|pin@11||3|-2|pin@10||5|-2
Ea[3:0]||D5G2;|pin@0||I
Eb[3:0]||D5G2;|pin@2||I
Ec_in||D5G2;|pin@4||I
Ec_out||D5G2;|pin@6||O
Ep||D5G2;|pin@8||O
Esum[3:0]||D5G2;|pin@10||O
X

# Cell add4;1{net.als}
Cadd4;1{net.als}||artwork|1189560051250|1189575759437||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    mer. sept. 12, 2007 01:42:39",#-------------------------------------------------,"","model add4(a[3], a[2], a[1], a[0], b[3], b[2], b[1], b[0], c_in, c_out, p, sum[3], sum[2], sum[1], sum[0])","fulladd_0: fulladd(a[0], b[0], c_in, c1, p1, sum[0])","fulladd_1: fulladd(a[1], b[1], c1, net_250, net_100, sum[1])","fulladd_2: fulladd(a[2], b[2], c2, c3, p2, sum[2])","fulladd_3: fulladd(a[3], b[3], c3, net_255, p3, sum[3])","lookahea_1: lookahead_2_4(c_in, net_250, net_255, p1, net_100, p2, p3, c2, c_out, p)","",#********* End of netlist *******************,"model fulladd(a, b, c_in, c_out, p, sum)","and_0: nand2(a, b, net_20)","and_1: nand2(a, c_in, net_23)","and_2: nand2(b, c_in, net_24)","and_3: nand3(net_20, net_23, net_24, c_out)","xor_0: xor2(a, b, p)","xor_1: xor2(c_in, p, sum)","",#< lookahead_2_4,#< nand2,#< nand3,#< xor2]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell add4;1{sch}
Cadd4;1{sch}||schematic|1189530404890|1190218276845|
Iadd4;1{ic}|add4@0||-29|36|||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
Ifulladd;1{ic}|fulladd@0||-17|2|||D5G4;
Ifulladd;1{ic}|fulladd@1||-17|9|||D5G4;
Ifulladd;1{ic}|fulladd@2||-17|16|||D5G4;
Ifulladd;1{ic}|fulladd@3||-17|23|||D5G4;
Ilookahead_2_4;1{ic}|lookahea@1||1|29|||D5G4;
NWire_Pin|pin@37||-9|16||||
NWire_Pin|pin@39||-35|-2||||
NWire_Pin|pin@42||-23|2||||
NWire_Pin|pin@47||-5|-2||||
NWire_Pin|pin@48||-11|5.5||||
NWire_Pin|pin@49||-23|5.5||||
NWire_Pin|pin@51||-23|12.5||||
NWire_Pin|pin@52||-11|19.5||||
NWire_Pin|pin@53||-23|19.5||||
NWire_Pin|pin@54||-7|9||||
NWire_Pin|pin@55||-6|2||||
NWire_Pin|pin@56||-10|23||||
NWire_Pin|pin@80||-23|-2||||
NBus_Pin|pin@81||10|0||||
NBus_Pin|pin@82||10|21||||
NBus_Pin|pin@83||10|7||||
NBus_Pin|pin@84||10|14||||
NBus_Pin|pin@85||10|10.5||||
NBus_Pin|pin@86||16|10.5||||
NBus_Pin|pin@87||-30|4||||
NBus_Pin|pin@88||-30|25||||
NBus_Pin|pin@89||-28|2||||
NBus_Pin|pin@90||-28|23||||
NBus_Pin|pin@91||-30|18||||
NBus_Pin|pin@92||-30|11||||
NBus_Pin|pin@93||-28|16||||
NBus_Pin|pin@94||-28|9||||
NBus_Pin|pin@95||-30|16||||
NBus_Pin|pin@96||-35|16||||
NBus_Pin|pin@97||-28|13||||
NBus_Pin|pin@98||-35|13||||
Ngeneric:Invisible-Pin|pin@99||-37.5|43|||||ART_message(D6G1.25;)S[Additionneur 4bit,avec propagation rapide de retenue,"(voir \"carry look-ahead adder\" sur Wikipedia, ou la section 6.2.1 du livre Heuring&Jordan)"]
NWire_Pin|pin@107||-5|23||||
NWire_Pin|pin@108||-6|25||||
NWire_Pin|pin@109||-7|27||||
NWire_Pin|pin@111||-8|29||||
NWire_Pin|pin@112||-9|31||||
NWire_Pin|pin@113||-10|33||||
NWire_Pin|pin@114||-11|35||||
NWire_Pin|pin@115||-8|11||||
NWire_Pin|pin@116||6|12.5||||
NWire_Pin|pin@117||-23|12.5||||
NWire_Pin|pin@118||16|33||||
NWire_Pin|pin@119||16|29||||
Awire|a[0]|D5G1;||1800|pin@87||-30|4|fulladd@0|a|-23|4
Awire|a[1]|D5G1;||0|fulladd@1|a|-23|11|pin@92||-30|11
Awire|a[2]|D5G1;||0|fulladd@2|a|-23|18|pin@91||-30|18
Awire|a[3]|D5G1;||0|fulladd@3|a|-23|25|pin@88||-30|25
Awire|b[0]|D5G1;||1800|pin@89||-28|2|pin@42||-23|2
Awire|b[0]|D5G1;||1800|pin@89||-28|2|fulladd@0|b|-23|2
Awire|b[1]|D5G1;||0|fulladd@1|b|-23|9|pin@94||-28|9
Awire|b[2]|D5G1;||0|fulladd@2|b|-23|16|pin@93||-28|16
Awire|b[3]|D5G1;||0|fulladd@3|b|-23|23|pin@90||-28|23
Awire|c1|D5G1;||0|pin@48||-11|5.5|pin@49||-23|5.5
Awire|c2|D5G1;||0|pin@116||6|12.5|pin@117||-23|12.5
Awire|c3|D5G1;||0|pin@52||-11|19.5|pin@53||-23|19.5
Awire|net@72|||900|pin@108||-6|25|pin@55||-6|2
Awire|net@84|||2700|fulladd@0|c_out|-11|4|pin@48||-11|5.5
Awire|net@86|||2700|pin@49||-23|5.5|fulladd@1|c_in|-23|7
Awire|net@88|||2700|pin@51||-23|12.5|fulladd@2|c_in|-23|14
Awire|net@90|||2700|pin@53||-23|19.5|fulladd@3|c_in|-23|21
Awire|net@97|||2700|fulladd@2|c_out|-11|18|pin@52||-11|19.5
Awire|net@100|||1800|fulladd@1|a_xor_b|-11|9|pin@54||-7|9
Awire|net@113|||2700|pin@47||-5|-2|pin@107||-5|23
Awire|net@163|||1800|pin@39||-35|-2|pin@80||-23|-2
Awire|net@164|||900|fulladd@0|c_in|-23|0|pin@80||-23|-2
Abus|net@166|||IJ2700|pin@84||10|14|pin@82||10|21
Abus|net@168|||IJ2700|pin@81||10|0|pin@83||10|7
Abus|net@170|||IJ2700|pin@85||10|10.5|pin@84||10|14
Abus|net@177|||IJ2700|pin@83||10|7|pin@85||10|10.5
Abus|net@178|||IJ1800|pin@85||10|10.5|pin@86||16|10.5
Abus|net@186|||IJ2700|pin@92||-30|11|pin@95||-30|16
Abus|net@187|||IJ2700|pin@97||-28|13|pin@93||-28|16
Abus|net@190|||IJ2700|pin@91||-30|18|pin@88||-30|25
Abus|net@192|||IJ2700|pin@87||-30|4|pin@92||-30|11
Abus|net@200|||IJ2700|pin@93||-28|16|pin@90||-28|23
Abus|net@202|||IJ2700|pin@89||-28|2|pin@94||-28|9
Abus|net@209|||IJ2700|pin@95||-30|16|pin@91||-30|18
Abus|net@210|||IJ0|pin@95||-30|16|pin@96||-35|16
Abus|net@211|||IJ2700|pin@94||-28|9|pin@97||-28|13
Abus|net@212|||IJ0|pin@97||-28|13|pin@98||-35|13
Awire|net@213|||1800|pin@80||-23|-2|pin@47||-5|-2
Awire|net@231|||2700|pin@54||-7|9|pin@109||-7|27
Awire|net@240|||900|pin@113||-10|33|pin@56||-10|23
Awire|net@241|||2700|pin@37||-9|16|pin@112||-9|31
Awire|net@243|||1800|pin@107||-5|23|lookahea@1|c0|-4|23
Awire|net@245|||1800|pin@108||-6|25|lookahea@1|p0|-4|25
Awire|net@247|||1800|pin@109||-7|27|lookahea@1|p1|-4|27
Awire|net@250|||1800|pin@111||-8|29|lookahea@1|g1|-4|29
Awire|net@252|||1800|pin@112||-9|31|lookahea@1|p2|-4|31
Awire|net@254|||1800|pin@113||-10|33|lookahea@1|p3|-4|33
Awire|net@255|||2700|fulladd@3|c_out|-11|25|pin@114||-11|35
Awire|net@256|||1800|pin@114||-11|35|lookahea@1|g3|-4|35
Awire|net@257|||1800|fulladd@1|c_out|-11|11|pin@115||-8|11
Awire|net@259|||900|pin@111||-8|29|pin@115||-8|11
Awire|net@260|||900|lookahea@1|c2|6|25|pin@116||6|12.5
Awire|net@262|||2700|pin@117||-23|12.5|fulladd@2|c_in|-23|14
Awire|net@263|||1800|lookahea@1|c4|6|33|pin@118||16|33
Awire|net@264|||1800|lookahea@1|pg|6|29|pin@119||16|29
Awire|p1|D5G1;||1800|fulladd@0|a_xor_b|-11|2|pin@55||-6|2
Awire|p2|D5G1;||0|pin@37||-9|16|fulladd@2|a_xor_b|-11|16
Awire|p3|D5G1;||1800|fulladd@3|a_xor_b|-11|23|pin@56||-10|23
Awire|sum[0]|D5G1;||0|pin@81||10|0|fulladd@0|sum|-11|0
Awire|sum[1]|D5G1;||0|pin@83||10|7|fulladd@1|sum|-11|7
Awire|sum[2]|D5G1;||0|pin@84||10|14|fulladd@2|sum|-11|14
Awire|sum[3]|D5G1;||0|pin@82||10|21|fulladd@3|sum|-11|21
Ea[3:0]||D5G2;|pin@96||I
Eb[3:0]||D5G2;|pin@98||I
Ec_in||D5G2;|pin@39||I
Ec_out||D5G2;|pin@118||O
Ep||D5G2;|pin@119||O
Esum[3:0]||D5G2;|pin@86||O
X

# Cell add4;1{vhdl}
Cadd4;1{vhdl}||artwork|1189560051250|1189560980671||FACET_message()S[-- VHDL automatically generated by Electric 8.05 for cell 'add4{sch}',"entity add4 is port(a[3], a[2], a[1], a[0], b[3], b[2], b[1], b[0], c_in: in BIT; c_out, p, sum[3], sum[2], sum[1], sum[0]: out BIT);",  end add4;,"",architecture add4_BODY of add4 is,"  component fulladd port(a, b, c_in: in BIT; c_out, p, sum: out BIT);",    end component;,"  component lookahead_2_4 port(c0, g1, g3, p0, p1, p2, p3: in BIT; c2, c4, pg: out BIT);",    end component;,"","  signal net_100, net_250, p3, p2, p1, c3, c1, c2, net_255: BIT;","",begin,"  fulladd_0: fulladd port map(a[0], b[0], c_in, c1, p1, sum[0]);","  fulladd_1: fulladd port map(a[1], b[1], c1, net_250, net_100, sum[1]);","  fulladd_2: fulladd port map(a[2], b[2], c2, c3, p2, sum[2]);","  fulladd_3: fulladd port map(a[3], b[3], c3, net_255, p3, sum[3]);","  lookahea_1: lookahead_2_4 port map(c_in, net_250, net_255, p1, net_100, p2, p3, c2, c_out, p);",end add4_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'fulladd{sch}',"entity fulladd is port(a, b, c_in: in BIT; c_out, p, sum: out BIT);",  end fulladd;,"",architecture fulladd_BODY of fulladd is,"  component xor2 port(a1, a2: in BIT; y: out BIT);",    end component;,"  component nand2 port(a1, a2: in BIT; y: out BIT);",    end component;,"  component nand3 port(a1, a2, a3: in BIT; y: out BIT);",    end component;,"","  signal net_20, net_23, net_24: BIT;","",begin,"  and_0: nand2 port map(a, b, net_20);","  and_1: nand2 port map(a, c_in, net_23);","  and_2: nand2 port map(b, c_in, net_24);","  and_3: nand3 port map(net_20, net_23, net_24, c_out);","  xor_0: xor2 port map(a, b, p);","  xor_1: xor2 port map(c_in, p, sum);",end fulladd_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'lookahead_2_4{sch}',"entity lookahead_2_4 is port(c0, g1, g3, p0, p1, p2, p3: in BIT; c2, c4, pg: out BIT);",  end lookahead_2_4;,"",architecture lookahead_2_4_BODY of lookahead_2_4 is,"  component and5 port(a1, a2, a3, a4, a5: in BIT; y: out BIT);",    end component;,"  component and3 port(a1, a2, a3: in BIT; y: out BIT);",    end component;,"  component and4 port(a1, a2, a3, a4: in BIT; y: out BIT);",    end component;,"  component or3 port(a1, a2, a3: in BIT; y: out BIT);",    end component;,"  component or2 port(a1, a2: in BIT; y: out BIT);",    end component;,"","  signal net_52, net_6, net_13: BIT;","",begin,"  and_0: and5 port map(p1, p0, p3, p2, c0, net_6);","  and_1: and3 port map(g1, p3, p2, net_13);","  and_2: and4 port map(p2, p1, p3, p0, pg);","  and_3: and3 port map(p1, p0, c0, net_52);","  or_0: or3 port map(net_6, net_13, g3, c4);","  or_1: or2 port map(net_52, g1, c2);",end lookahead_2_4_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell add32;1{ic}
Cadd32;1{ic}||artwork|1189541171203|1189541246500|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NOpened-Thicker-Polygon|art@1||0|0|6|6|||SCHEM_function(D5G2;)Sadd32|trace()V[-3/-3,-3/3,3/3,3/-3,-3/-3]
Nschematic:Bus_Pin|pin@0||-5|2||||
Ngeneric:Invisible-Pin|pin@1||-3|2|1|1||
Nschematic:Bus_Pin|pin@2||-5|0||||
Ngeneric:Invisible-Pin|pin@3||-3|0|1|1||
Nschematic:Bus_Pin|pin@4||-5|-2||||
Nschematic:Wire_Pin|pin@5||-3|-2||||
Nschematic:Bus_Pin|pin@6||5|2||||
Nschematic:Wire_Pin|pin@7||3|2||||
Nschematic:Bus_Pin|pin@8||5|-2||||
Ngeneric:Invisible-Pin|pin@9||3|-2|1|1||
Aschematic:bus|net@0|||IJ0|pin@1||-3|2|pin@0||-5|2
Aschematic:bus|net@1|||IJ0|pin@3||-3|0|pin@2||-5|0
Aschematic:wire|net@2|||0|pin@5||-3|-2|pin@4||-5|-2
Aschematic:wire|net@3|||1800|pin@7||3|2|pin@6||5|2
Aschematic:bus|net@4|||IJ1800|pin@9||3|-2|pin@8||5|-2
Ea[31:0]||D5G2;|pin@0||I
Eb[31:0]||D5G2;|pin@2||I
Ec_in||D5G2;|pin@4||I
Ec_out||D5G2;|pin@6||O
Esum[31:0]||D5G2;|pin@8||O
X

# Cell add32;1{net.als}
Cadd32;1{net.als}||artwork|1189541273218|1189561727640||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    mar. sept. 11, 2007 21:48:47",#-------------------------------------------------,"","model add32(a[31], a[30], a[29], a[28], a[27], a[26], a[25], a[24], a[23], a[22], a[21], a[20], a[19], a[18], a[17], a[16], a[15], a[14], a[13], a[12], a[11], a[10], a[9], a[8], a[7], a[6], a[5], a[4], a[3], a[2], a[1], a[0], b[31], b[30], b[29], b[28], b[27], b[26], b[25], b[24], b[23], b[22], b[21], b[20], b[19], b[18], b[17], b[16], b[15], b[14], b[13], b[12], b[11], b[10], b[9], b[8], b[7], b[6], b[5], b[4], b[3], b[2], b[1], b[0], c_in, c_out, sum[31], sum[30], sum[29], sum[28], sum[27], sum[26], sum[25], sum[24], sum[23], sum[22], sum[21], sum[20], sum[19], sum[18], sum[17], sum[16], sum[15], sum[14], sum[13], sum[12], sum[11], sum[10], sum[9], sum[8], sum[7], sum[6], sum[5], sum[4], sum[3], sum[2], sum[1], sum[0])","and_0: and3(net_135, net_134, c_in, net_142)","or_0: or2(net_142, net_144, c_out)","add4_0: add4(a[3], a[2], a[1], a[0], b[3], b[2], b[1], b[0], c_in, c4, net_41, sum[3], sum[2], sum[1], sum[0])","add4_1: add4(a[7], a[6], a[5], a[4], b[7], b[6], b[5], b[4], c4, net_55, net_44, sum[7], sum[6], sum[5], sum[4])","add4_3: add4(a[11], a[10], a[9], a[8], b[11], b[10], b[9], b[8], c8, c12, net_58, sum[11], sum[10], sum[9], sum[8])","add4_4: add4(a[15], a[14], a[13], a[12], b[15], b[14], b[13], b[12], c12, net_64, net_61, sum[15], sum[14], sum[13], sum[12])","add4_5: add4(a[19], a[18], a[17], a[16], b[19], b[18], b[17], b[16], c16, c20, net_106, sum[19], sum[18], sum[17], sum[16])","add4_6: add4(a[23], a[22], a[21], a[20], b[23], b[22], b[21], b[20], c20, net_114, net_109, sum[23], sum[22], sum[21], sum[20])","add4_7: add4(a[27], a[26], a[25], a[24], b[27], b[26], b[25], b[24], c24, c28, net_117, sum[27], sum[26], sum[25], sum[24])","add4_8: add4(a[31], a[30], a[29], a[28], b[31], b[30], b[29], b[28], c28, net_123, net_120, sum[31], sum[30], sum[29], sum[28])","lookahea_0: lookahead_2_4(c_in, net_55, net_64, net_41, net_44, net_58, net_61, c8, c16, net_134)","lookahea_1: lookahead_2_4(c16, net_114, net_123, net_106, net_109, net_117, net_120, c24, net_144, net_135)","",#********* End of netlist *******************,#< and3,#< or2,#< add4,#< lookahead_2_4]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell add32;1{sch}
Cadd32;1{sch}||schematic|1189536484375|1190215511796|
Iadd4;1{ic}|add4@0||0|-2|||D5G4;
Iadd4;1{ic}|add4@1||0|6|||D5G4;
Iadd4;1{ic}|add4@3||0|14|||D5G4;
Iadd4;1{ic}|add4@4||0|22|||D5G4;
Iadd4;1{ic}|add4@5||0|41|||D5G4;
Iadd4;1{ic}|add4@6||0|49|||D5G4;
Iadd4;1{ic}|add4@7||0|57|||D5G4;
Iadd4;1{ic}|add4@8||0|65|||D5G4;
Iadd32;1{ic}|add32@0||-17|75|||D5G4;
NAnd|and@0||35|70||||
Ngeneric:Facet-Center|art@0||0|0||||AV
Ilookahead_2_4;1{ic}|lookahea@0||21|29|||D5G4;
Ilookahead_2_4;1{ic}|lookahea@1||21|72|||D5G4;
NOr|or@0||43|74||||
NWire_Pin|pin@0||5|2||||
NWire_Pin|pin@1||-5|2||||
NWire_Pin|pin@4||5|18||||
NWire_Pin|pin@5||-5|18||||
NWire_Pin|pin@14||-17|-4||||
NWire_Pin|pin@19||-6|-6||||
NWire_Pin|pin@20||-6|-4||||
NWire_Pin|pin@22||-5|10||||
NWire_Pin|pin@24||15|-6||||
NWire_Pin|pin@25||15|23||||
NWire_Pin|pin@26||14|-2||||
NWire_Pin|pin@27||14|25||||
NWire_Pin|pin@28||13|6||||
NWire_Pin|pin@29||13|27||||
NWire_Pin|pin@30||26|10||||
NWire_Pin|pin@35||12|8||||
NWire_Pin|pin@36||12|29||||
NWire_Pin|pin@37||11|14||||
NWire_Pin|pin@38||11|31||||
NWire_Pin|pin@39||10|22||||
NWire_Pin|pin@40||10|33||||
NWire_Pin|pin@41||9|24||||
NWire_Pin|pin@42||9|35||||
NBus_Pin|pin@48||31|-4||||
NBus_Pin|pin@49||39|-4||||
NBus_Pin|pin@50||31|12||||
NBus_Pin|pin@51||39|12||||
NBus_Pin|pin@52||31|20||||
NBus_Pin|pin@53||39|20||||
NBus_Pin|pin@54||31|4||||
NBus_Pin|pin@55||39|4||||
NBus_Pin|pin@56||-13|-2||||
NBus_Pin|pin@57||-15|0||||
NBus_Pin|pin@58||-13|6||||
NBus_Pin|pin@59||-15|8||||
NBus_Pin|pin@60||-13|14||||
NBus_Pin|pin@61||-15|16||||
NBus_Pin|pin@62||-13|22||||
NBus_Pin|pin@63||-15|24||||
NWire_Pin|pin@64||5|45||||
NWire_Pin|pin@65||-5|45||||
NWire_Pin|pin@66||5|61||||
NWire_Pin|pin@67||-5|61||||
NWire_Pin|pin@69||-6|37||||
NWire_Pin|pin@70||-6|39||||
NWire_Pin|pin@71||-5|53||||
NWire_Pin|pin@72||15|37||||
NWire_Pin|pin@73||15|66||||
NWire_Pin|pin@74||14|41||||
NWire_Pin|pin@75||14|68||||
NWire_Pin|pin@76||13|49||||
NWire_Pin|pin@77||13|70||||
NWire_Pin|pin@78||26|53||||
NWire_Pin|pin@79||12|51||||
NWire_Pin|pin@80||12|72||||
NWire_Pin|pin@81||11|57||||
NWire_Pin|pin@82||11|74||||
NWire_Pin|pin@83||10|65||||
NWire_Pin|pin@84||10|76||||
NWire_Pin|pin@85||9|67||||
NWire_Pin|pin@86||9|78||||
NBus_Pin|pin@88||31|39||||
NBus_Pin|pin@89||39|39||||
NBus_Pin|pin@90||31|55||||
NBus_Pin|pin@91||39|55||||
NBus_Pin|pin@92||31|63||||
NBus_Pin|pin@93||39|63||||
NBus_Pin|pin@94||31|47||||
NBus_Pin|pin@95||39|47||||
NBus_Pin|pin@96||-13|41||||
NBus_Pin|pin@97||-15|43||||
NBus_Pin|pin@98||-13|49||||
NBus_Pin|pin@99||-15|51||||
NBus_Pin|pin@100||-13|57||||
NBus_Pin|pin@101||-15|59||||
NBus_Pin|pin@102||-13|65||||
NBus_Pin|pin@103||-15|67||||
NWire_Pin|pin@104||26|37||||
NWire_Pin|pin@105||28|29||||
NWire_Pin|pin@106||28|70||||
NWire_Pin|pin@107||29|-6||||
NWire_Pin|pin@108||29|68||||
NWire_Pin|pin@109||38.5|72||||
NWire_Pin|pin@110||53|74||||
NBus_Pin|pin@113||-16|67||||
NBus_Pin|pin@114||-16|0||||
NBus_Pin|pin@115||-14|65||||
NBus_Pin|pin@116||-14|-2||||
NBus_Pin|pin@117||-16|35||||
NBus_Pin|pin@118||-22|35||||
NBus_Pin|pin@119||-14|31||||
NBus_Pin|pin@120||-22|31||||
NBus_Pin|pin@121||40|63||||
NBus_Pin|pin@122||40|-4||||
NBus_Pin|pin@123||40|33||||
NBus_Pin|pin@124||47|33||||
Ngeneric:Invisible-Pin|pin@125||-24.5|84|||||ART_message(D6G1.75;)S[Additionneur 32bit,"avec deux niveaux de \"carry look-ahead\" pour la propagation rapide de retenue","(voir \"carry look-ahead adder\" sur Wikipedia,","ou la section 6.2.1 du livre Heuring&Jordan, fig 6.4 pour un exemple à 3 niveaux)"]
Abus|a[3:0]|D5G1;||IJ0|add4@0|a[3:0]|-5|0|pin@57||-15|0
Abus|a[7:4]|D5G1;||IJ0|add4@1|a[3:0]|-5|8|pin@59||-15|8
Abus|a[11:8]|D5G1;||IJ0|add4@3|a[3:0]|-5|16|pin@61||-15|16
Abus|a[15:12]|D5G1;||IJ0|add4@4|a[3:0]|-5|24|pin@63||-15|24
Abus|a[19:16]|D5G1;||IJ0|add4@5|a[3:0]|-5|43|pin@97||-15|43
Abus|a[23:20]|D5G1;||IJ0|add4@6|a[3:0]|-5|51|pin@99||-15|51
Abus|a[27:24]|D5G1;||IJ0|add4@7|a[3:0]|-5|59|pin@101||-15|59
Abus|a[31:28]|D5G1;||IJ0|add4@8|a[3:0]|-5|67|pin@103||-15|67
Abus|b[3:0]|D5G1;||IJ0|add4@0|b[3:0]|-5|-2|pin@56||-13|-2
Abus|b[7:4]|D5G1;||IJ0|add4@1|b[3:0]|-5|6|pin@58||-13|6
Abus|b[11:8]|D5G1;||IJ0|add4@3|b[3:0]|-5|14|pin@60||-13|14
Abus|b[15:12]|D5G1;||IJ0|add4@4|b[3:0]|-5|22|pin@62||-13|22
Abus|b[19:16]|D5G1;||IJ0|add4@5|b[3:0]|-5|41|pin@96||-13|41
Abus|b[23:20]|D5G1;||IJ0|add4@6|b[3:0]|-5|49|pin@98||-13|49
Abus|b[27:24]|D5G1;||IJ0|add4@7|b[3:0]|-5|57|pin@100||-13|57
Abus|b[31:28]|D5G1;||IJ0|add4@8|b[3:0]|-5|65|pin@102||-13|65
Awire|c4|D5G1;||0|pin@0||5|2|pin@1||-5|2
Awire|c8|D5G1;||0|pin@30||26|10|pin@22||-5|10
Awire|c12|D5G1;||0|pin@4||5|18|pin@5||-5|18
Awire|c16|D5G1;||1800|pin@69||-6|37|pin@72||15|37
Awire|c20|D5G1;||0|pin@64||5|45|pin@65||-5|45
Awire|c24|D5G1;||0|pin@78||26|53|pin@71||-5|53
Awire|c28|D5G1;||0|pin@66||5|61|pin@67||-5|61
Awire|net@0|||2700|add4@0|c_out|5|0|pin@0||5|2
Awire|net@2|||2700|pin@1||-5|2|add4@1|c_in|-5|4
Awire|net@6|||2700|add4@3|c_out|5|16|pin@4||5|18
Awire|net@8|||2700|pin@5||-5|18|add4@4|c_in|-5|20
Awire|net@21|||0|pin@20||-6|-4|pin@14||-17|-4
Awire|net@29|||0|add4@0|c_in|-5|-4|pin@20||-6|-4
Awire|net@30|||2700|pin@19||-6|-6|pin@20||-6|-4
Awire|net@35|||2700|pin@22||-5|10|add4@3|c_in|-5|12
Awire|net@38|||1800|pin@19||-6|-6|pin@24||15|-6
Awire|net@39|||2700|pin@24||15|-6|pin@25||15|23
Awire|net@40|||1800|pin@25||15|23|lookahea@0|c0|16|23
Awire|net@41|||1800|add4@0|p|5|-2|pin@26||14|-2
Awire|net@42|||2700|pin@26||14|-2|pin@27||14|25
Awire|net@43|||1800|pin@27||14|25|lookahea@0|p0|16|25
Awire|net@44|||1800|add4@1|p|5|6|pin@28||13|6
Awire|net@45|||2700|pin@28||13|6|pin@29||13|27
Awire|net@46|||1800|pin@29||13|27|lookahea@0|p1|16|27
Awire|net@47|||900|lookahea@0|c2|26|25|pin@30||26|10
Awire|net@55|||1800|add4@1|c_out|5|8|pin@35||12|8
Awire|net@56|||2700|pin@35||12|8|pin@36||12|29
Awire|net@57|||1800|pin@36||12|29|lookahea@0|g1|16|29
Awire|net@58|||1800|add4@3|p|5|14|pin@37||11|14
Awire|net@59|||2700|pin@37||11|14|pin@38||11|31
Awire|net@60|||1800|pin@38||11|31|lookahea@0|p2|16|31
Awire|net@61|||1800|add4@4|p|5|22|pin@39||10|22
Awire|net@62|||2700|pin@39||10|22|pin@40||10|33
Awire|net@63|||1800|pin@40||10|33|lookahea@0|p3|16|33
Awire|net@64|||1800|add4@4|c_out|5|24|pin@41||9|24
Awire|net@65|||2700|pin@41||9|24|pin@42||9|35
Awire|net@66|||1800|pin@42||9|35|lookahea@0|g3|16|35
Abus|net@77|||IJ1800|add4@0|sum[3:0]|5|-4|pin@48||31|-4
Abus|net@79|||IJ1800|add4@3|sum[3:0]|5|12|pin@50||31|12
Abus|net@81|||IJ1800|add4@4|sum[3:0]|5|20|pin@52||31|20
Abus|net@83|||IJ1800|add4@1|sum[3:0]|5|4|pin@54||31|4
Awire|net@93|||2700|add4@5|c_out|5|43|pin@64||5|45
Awire|net@95|||2700|pin@65||-5|45|add4@6|c_in|-5|47
Awire|net@96|||2700|add4@7|c_out|5|59|pin@66||5|61
Awire|net@98|||2700|pin@67||-5|61|add4@8|c_in|-5|63
Awire|net@100|||0|add4@5|c_in|-5|39|pin@70||-6|39
Awire|net@101|||2700|pin@69||-6|37|pin@70||-6|39
Awire|net@102|||2700|pin@71||-5|53|add4@7|c_in|-5|55
Awire|net@104|||2700|pin@72||15|37|pin@73||15|66
Awire|net@105|||1800|pin@73||15|66|lookahea@1|c0|16|66
Awire|net@106|||1800|add4@5|p|5|41|pin@74||14|41
Awire|net@107|||2700|pin@74||14|41|pin@75||14|68
Awire|net@108|||1800|pin@75||14|68|lookahea@1|p0|16|68
Awire|net@109|||1800|add4@6|p|5|49|pin@76||13|49
Awire|net@110|||2700|pin@76||13|49|pin@77||13|70
Awire|net@111|||1800|pin@77||13|70|lookahea@1|p1|16|70
Awire|net@112|||900|lookahea@1|c2|26|68|pin@78||26|53
Awire|net@114|||1800|add4@6|c_out|5|51|pin@79||12|51
Awire|net@115|||2700|pin@79||12|51|pin@80||12|72
Awire|net@116|||1800|pin@80||12|72|lookahea@1|g1|16|72
Awire|net@117|||1800|add4@7|p|5|57|pin@81||11|57
Awire|net@118|||2700|pin@81||11|57|pin@82||11|74
Awire|net@119|||1800|pin@82||11|74|lookahea@1|p2|16|74
Awire|net@120|||1800|add4@8|p|5|65|pin@83||10|65
Awire|net@121|||2700|pin@83||10|65|pin@84||10|76
Awire|net@122|||1800|pin@84||10|76|lookahea@1|p3|16|76
Awire|net@123|||1800|add4@8|c_out|5|67|pin@85||9|67
Awire|net@124|||2700|pin@85||9|67|pin@86||9|78
Awire|net@125|||1800|pin@86||9|78|lookahea@1|g3|16|78
Awire|net@126|||1800|pin@72||15|37|pin@104||26|37
Abus|net@127|||IJ1800|add4@5|sum[3:0]|5|39|pin@88||31|39
Abus|net@128|||IJ1800|add4@7|sum[3:0]|5|55|pin@90||31|55
Abus|net@129|||IJ1800|add4@8|sum[3:0]|5|63|pin@92||31|63
Abus|net@130|||IJ1800|add4@6|sum[3:0]|5|47|pin@94||31|47
Awire|net@132|||2700|lookahea@0|c4|26|33|pin@104||26|37
Awire|net@134|||1800|lookahea@0|pg|26|29|pin@105||28|29
Awire|net@135|||1800|lookahea@1|pg|26|72|and@0|a|31|72
Awire|net@136|||2700|pin@105||28|29|pin@106||28|70
Awire|net@137|||1800|pin@106||28|70|and@0|a|31|70
Awire|net@139|||2700|pin@107||29|-6|pin@108||29|68
Awire|net@140|||1800|pin@108||29|68|and@0|a|31|68
Awire|net@141|||1800|pin@24||15|-6|pin@107||29|-6
Awire|net@142|||2700|and@0|y|38.5|70|pin@109||38.5|72
Awire|net@143|||1800|pin@109||38.5|72|or@0|a|39.5|72
Awire|net@144|||1800|lookahea@1|c4|26|76|or@0|a|39.5|76
Awire|net@145|||1800|or@0|y|47.5|74|pin@110||53|74
Abus|net@147|||IJ900|pin@117||-16|35|pin@114||-16|0
Abus|net@148|||IJ900|pin@115||-14|65|pin@119||-14|31
Abus|net@149|||IJ900|pin@113||-16|67|pin@117||-16|35
Abus|net@150|||IJ0|pin@117||-16|35|pin@118||-22|35
Abus|net@151|||IJ900|pin@119||-14|31|pin@116||-14|-2
Abus|net@152|||IJ0|pin@119||-14|31|pin@120||-22|31
Abus|net@153|||IJ900|pin@123||40|33|pin@122||40|-4
Abus|net@154|||IJ900|pin@121||40|63|pin@123||40|33
Abus|net@155|||IJ1800|pin@123||40|33|pin@124||47|33
Abus|sum[3:0]|D5G1;||IJ1800|pin@48||31|-4|pin@49||39|-4
Abus|sum[7:4]|D5G1;||IJ1800|pin@54||31|4|pin@55||39|4
Abus|sum[11:8]|D5G1;||IJ1800|pin@50||31|12|pin@51||39|12
Abus|sum[15:12]|D5G1;||IJ1800|pin@52||31|20|pin@53||39|20
Abus|sum[19:16]|D5G1;||IJ1800|pin@88||31|39|pin@89||39|39
Abus|sum[23:20]|D5G1;||IJ1800|pin@94||31|47|pin@95||39|47
Abus|sum[27:24]|D5G1;||IJ1800|pin@90||31|55|pin@91||39|55
Abus|sum[31:28]|D5G1;||IJ1800|pin@92||31|63|pin@93||39|63
Ea[31:0]||D5G2;|pin@118||I
Eb[31:0]||D5G2;|pin@120||I
Ec_in||D5G2;|pin@14||I
Ec_out||D5G2;|pin@110||O
Esum[31:0]||D5G2;|pin@124||O
X

# Cell add32;1{vhdl}
Cadd32;1{vhdl}||artwork|1189541273187|1189541705359||FACET_message()S[-- VHDL automatically generated by Electric 8.05 for cell 'add32{sch}',"entity add32 is port(a[31], a[30], a[29], a[28], a[27], a[26], a[25], a[24], a[23], a[22], a[21], a[20], a[19], a[18], a[17], a[16], a[15], a[14], a[13], a[12], a[11], a[10], a[9], a[8], a[7], a[6], a[5], a[4], a[3], a[2], a[1], a[0], b[31], b[30], b[29], b[28], b[27], b[26], b[25], b[24], b[23], b[22], b[21], b[20], b[19], b[18], b[17], b[16], b[15], b[14], b[13], b[12], b[11], b[10], b[9], b[8], b[7], b[6], b[5], b[4], b[3], b[2], b[1], b[0], c_in: in BIT; c_out, sum[31], sum[30], sum[29], sum[28], sum[27], sum[26], sum[25], sum[24], sum[23], sum[22], sum[21], sum[20], sum[19], sum[18], sum[17], sum[16], sum[15], sum[14], sum[13], sum[12], sum[11], sum[10], sum[9], sum[8], sum[7], sum[6], sum[5], sum[4], sum[3], sum[2], sum[1], sum[0]: out BIT);",  end add32;,"",architecture add32_BODY of add32 is,"  component add4 port(a[3], a[2], a[1], a[0], b[3], b[2], b[1], b[0], c_in: in BIT; c_out, p, sum[3], sum[2], sum[1], sum[0]: out BIT);",    end component;,"  component and3 port(a1, a2, a3: in BIT; y: out BIT);",    end component;,"  component lookahead_2_4 port(c0, g1, g3, p0, p1, p2, p3: in BIT; c2, c4, pg: out BIT);",    end component;,"  component or2 port(a1, a2: in BIT; y: out BIT);",    end component;,"","  signal net_120, net_123, net_134, net_135, net_144, net_142, net_44, net_41, ","    c28, net_64, c20, c24, net_61, c16, net_55, c12, net_58, net_109, net_106, ","    c4, c8, net_117, net_114: BIT;","",begin,"  and_0: and3 port map(net_135, net_134, c_in, net_142);","  or_0: or2 port map(net_142, net_144, c_out);","  add4_0: add4 port map(a[3], a[2], a[1], a[0], b[3], b[2], b[1], b[0], c_in, c4, net_41, sum[3], sum[2], sum[1], sum[0]);","  add4_1: add4 port map(a[7], a[6], a[5], a[4], b[7], b[6], b[5], b[4], c4, net_55, net_44, sum[7], sum[6], sum[5], sum[4]);","  add4_3: add4 port map(a[11], a[10], a[9], a[8], b[11], b[10], b[9], b[8], c8, c12, net_58, sum[11], sum[10], sum[9], sum[8]);","  add4_4: add4 port map(a[15], a[14], a[13], a[12], b[15], b[14], b[13], b[12], c12, net_64, net_61, sum[15], sum[14], sum[13], sum[12]);","  add4_5: add4 port map(a[19], a[18], a[17], a[16], b[19], b[18], b[17], b[16], c16, c20, net_106, sum[19], sum[18], sum[17], sum[16]);","  add4_6: add4 port map(a[23], a[22], a[21], a[20], b[23], b[22], b[21], b[20], c20, net_114, net_109, sum[23], sum[22], sum[21], sum[20]);","  add4_7: add4 port map(a[27], a[26], a[25], a[24], b[27], b[26], b[25], b[24], c24, c28, net_117, sum[27], sum[26], sum[25], sum[24]);","  add4_8: add4 port map(a[31], a[30], a[29], a[28], b[31], b[30], b[29], b[28], c28, net_123, net_120, sum[31], sum[30], sum[29], sum[28]);","  lookahea_0: lookahead_2_4 port map(c_in, net_55, net_64, net_41, net_44, net_58, net_61, c8, c16, net_134);","  lookahea_1: lookahead_2_4 port map(c16, net_114, net_123, net_106, net_109, net_117, net_120, c24, net_144, net_135);",end add32_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'add4{sch}',"entity add4 is port(a[3], a[2], a[1], a[0], b[3], b[2], b[1], b[0], c_in: in BIT; c_out, p, sum[3], sum[2], sum[1], sum[0]: out BIT);",  end add4;,"",architecture add4_BODY of add4 is,"  component fulladd port(a, b, c_in: in BIT; c_out, p, sum: out BIT);",    end component;,"  component lookahead_2_4 port(c0, g1, g3, p0, p1, p2, p3: in BIT; c2, c4, pg: out BIT);",    end component;,"","  signal net_84, net_100, net_250, net_72, net_120, net_255, net_106, net_88, ",    net_89: BIT;,"",begin,"  fulladd_0: fulladd port map(a[0], b[0], c_in, net_84, net_72, sum[0]);","  fulladd_1: fulladd port map(a[1], b[1], net_84, net_250, net_100, sum[1]);","  fulladd_2: fulladd port map(a[2], b[2], net_88, net_89, net_120, sum[2]);","  fulladd_3: fulladd port map(a[3], b[3], net_89, net_255, net_106, sum[3]);","  lookahea_1: lookahead_2_4 port map(c_in, net_250, net_255, net_72, net_100, net_120, net_106, net_88, c_out, p);",end add4_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'fulladd{sch}',"entity fulladd is port(a, b, c_in: in BIT; c_out, p, sum: out BIT);",  end fulladd;,"",architecture fulladd_BODY of fulladd is,"  component xor2 port(a1, a2: in BIT; y: out BIT);",    end component;,"  component nand2 port(a1, a2: in BIT; y: out BIT);",    end component;,"  component nand3 port(a1, a2, a3: in BIT; y: out BIT);",    end component;,"","  signal net_20, net_23, net_24: BIT;","",begin,"  and_0: nand2 port map(a, b, net_20);","  and_1: nand2 port map(a, c_in, net_23);","  and_2: nand2 port map(b, c_in, net_24);","  and_3: nand3 port map(net_20, net_23, net_24, c_out);","  xor_0: xor2 port map(a, b, p);","  xor_1: xor2 port map(c_in, p, sum);",end fulladd_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'lookahead_2_4{sch}',"entity lookahead_2_4 is port(c0, g1, g3, p0, p1, p2, p3: in BIT; c2, c4, pg: out BIT);",  end lookahead_2_4;,"",architecture lookahead_2_4_BODY of lookahead_2_4 is,"  component and5 port(a1, a2, a3, a4, a5: in BIT; y: out BIT);",    end component;,"  component and3 port(a1, a2, a3: in BIT; y: out BIT);",    end component;,"  component and4 port(a1, a2, a3, a4: in BIT; y: out BIT);",    end component;,"  component or3 port(a1, a2, a3: in BIT; y: out BIT);",    end component;,"  component or2 port(a1, a2: in BIT; y: out BIT);",    end component;,"","  signal net_52, net_6, net_13: BIT;","",begin,"  and_0: and5 port map(p1, p0, p3, p2, c0, net_6);","  and_1: and3 port map(g1, p3, p2, net_13);","  and_2: and4 port map(p2, p1, p3, p0, pg);","  and_3: and3 port map(p1, p0, c0, net_52);","  or_0: or3 port map(net_6, net_13, g3, c4);","  or_1: or2 port map(net_52, g1, c2);",end lookahead_2_4_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell add32ripple;1{net.als}
Cadd32ripple;1{net.als}||artwork|1189542513578|1189542513578||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    mar. sept. 11, 2007 16:28:33",#-------------------------------------------------,"","model add32ripple(a[31], a[30], a[29], a[28], a[27], a[26], a[25], a[24], a[23], a[22], a[21], a[20], a[19], a[18], a[17], a[16], a[15], a[14], a[13], a[12], a[11], a[10], a[9], a[8], a[7], a[6], a[5], a[4], a[3], a[2], a[1], a[0], b[31], b[30], b[29], b[28], b[27], b[26], b[25], b[24], b[23], b[22], b[21], b[20], b[19], b[18], b[17], b[16], b[15], b[14], b[13], b[12], b[11], b[10], b[9], b[8], b[7], b[6], b[5], b[4], b[3], b[2], b[1], b[0], c_in, c_out, sum[31], sum[30], sum[29], sum[28], sum[27], sum[26], sum[25], sum[24], sum[23], sum[22], sum[21], sum[20], sum[19], sum[18], sum[17], sum[16], sum[15], sum[14], sum[13], sum[12], sum[11], sum[10], sum[9], sum[8], sum[7], sum[6], sum[5], sum[4], sum[3], sum[2], sum[1], sum[0])","fulladd_0: fulladd(a[0], b[0], c_in, net_5, p[0], sum[0])","fulladd_1: fulladd(a[1], b[1], net_5, net_11, p[1], sum[1])","fulladd_2: fulladd(a[2], b[2], net_11, net_8, p[2], sum[2])","fulladd_3: fulladd(a[3], b[3], net_8, net_23, p[3], sum[3])","fulladd_4: fulladd(a[4], b[4], net_23, net_14, p[4], sum[4])","fulladd_5: fulladd(a[5], b[5], net_14, net_20, p[5], sum[5])","fulladd_6: fulladd(a[6], b[6], net_20, net_17, p[6], sum[6])","fulladd_7: fulladd(a[7], b[7], net_17, net_47, p[7], sum[7])","fulladd_8: fulladd(a[8], b[8], net_47, net_26, p[8], sum[8])","fulladd_9: fulladd(a[9], b[9], net_26, net_32, p[9], sum[9])","fulladd_10: fulladd(a[10], b[10], net_32, net_29, p[10], sum[10])","fulladd_11: fulladd(a[11], b[11], net_29, net_44, p[11], sum[11])","fulladd_12: fulladd(a[12], b[12], net_44, net_35, p[12], sum[12])","fulladd_13: fulladd(a[13], b[13], net_35, net_41, p[13], sum[13])","fulladd_14: fulladd(a[14], b[14], net_41, net_38, p[14], sum[14])","fulladd_15: fulladd(a[15], b[15], net_38, net_95, p[15], sum[15])","fulladd_16: fulladd(a[16], b[16], net_95, net_50, p[16], sum[16])","fulladd_17: fulladd(a[17], b[17], net_50, net_56, p[17], sum[17])","fulladd_18: fulladd(a[18], b[18], net_56, net_53, p[18], sum[18])","fulladd_19: fulladd(a[19], b[19], net_53, net_68, p[19], sum[19])","fulladd_20: fulladd(a[20], b[20], net_68, net_59, p[20], sum[20])","fulladd_21: fulladd(a[21], b[21], net_59, net_65, p[21], sum[21])","fulladd_22: fulladd(a[22], b[22], net_65, net_62, p[22], sum[22])","fulladd_23: fulladd(a[23], b[23], net_62, net_92, p[23], sum[23])","fulladd_24: fulladd(a[24], b[24], net_92, net_71, p[24], sum[24])","fulladd_25: fulladd(a[25], b[25], net_71, net_77, p[25], sum[25])","fulladd_26: fulladd(a[26], b[26], net_77, net_74, p[26], sum[26])","fulladd_27: fulladd(a[27], b[27], net_74, net_89, p[27], sum[27])","fulladd_28: fulladd(a[28], b[28], net_89, net_80, p[28], sum[28])","fulladd_29: fulladd(a[29], b[29], net_80, net_86, p[29], sum[29])","fulladd_30: fulladd(a[30], b[30], net_86, net_83, p[30], sum[30])","fulladd_31: fulladd(a[31], b[31], net_83, c_out, p[31], sum[31])","",#********* End of netlist *******************,"model fulladd(a, b, c_in, c_out, p, sum)","and_0: nand2(a, b, net_20)","and_1: nand2(a, c_in, net_23)","and_2: nand2(b, c_in, net_24)","and_3: nand3(net_20, net_23, net_24, c_out)","xor_0: xor2(a, b, p)","xor_1: xor2(c_in, p, sum)","","",# Built-in model for nand2,"model nand2(a1,a2,z)","g1: nand2fun(a1,a2,z)","gate nand2fun(a1,a2,z)",t: delta=1.33e-9,i: a1=L o: z=H,i: a2=L o: z=H,t: delta=1.07e-9,i: a1=H a2=H o: z=L,t: delta=0,i: o: z=X,load: a1=1.0 a2=1.0,"",# Built-in model for nand3,"model nand3(a1,a2,a3,z)","g1: nand3fun(a1,a2,a3,z)","gate nand3fun(a1,a2,a3,z)",t: delta=1.33e-9,i: a1=L o: z=H,i: a2=L o: z=H,i: a3=L o: z=H,t: delta=1.07e-9,i: a1=H a2=H a3=H o: z=L,t: delta=0,i: o: z=X,load: a1=1.0 a2=1.0 a3=1.0,"",# Built-in model for xor2,"model xor2(a,b,z)","g1: xor2fun(a,b,out)","g2: xor2buf(out,z)","gate xor2fun(a,b,out)",t: delta=1.33e-9,i: a=L b=H o: out=H,i: a=H b=L o: out=H,t: delta=1.07e-9,i: a=L b=L o: out=L,i: a=H b=H o: out=L,t: delta=0,i:         o: out=X,load: a=1.0 b=1.0,"gate xor2buf(in,out)",t: delta=0.56e-9,i: in=H    o: out=H,t: delta=0.41e-9,i: in=L    o: out=L,t: delta=0,i: in=X    o: out=X]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell add32ripple;1{sch}
Cadd32ripple;1{sch}||schematic|1189542210921|1189543449734|
Ngeneric:Facet-Center|art@0||0|0||||AV
Ifulladd;1{ic}|fulladd@0||0|3|||D5G4;
Ifulladd;1{ic}|fulladd@1||0|11|||D5G4;
Ifulladd;1{ic}|fulladd@2||0|19|||D5G4;
Ifulladd;1{ic}|fulladd@3||0|27|||D5G4;
Ifulladd;1{ic}|fulladd@4||0|35|||D5G4;
Ifulladd;1{ic}|fulladd@5||0|43|||D5G4;
Ifulladd;1{ic}|fulladd@6||0|51|||D5G4;
Ifulladd;1{ic}|fulladd@7||0|59|||D5G4;
Ifulladd;1{ic}|fulladd@8||0|67|||D5G4;
Ifulladd;1{ic}|fulladd@9||0|75|||D5G4;
Ifulladd;1{ic}|fulladd@10||0|83|||D5G4;
Ifulladd;1{ic}|fulladd@11||0|91|||D5G4;
Ifulladd;1{ic}|fulladd@12||0|99|||D5G4;
Ifulladd;1{ic}|fulladd@13||0|107|||D5G4;
Ifulladd;1{ic}|fulladd@14||0|115|||D5G4;
Ifulladd;1{ic}|fulladd@15||0|123|||D5G4;
Ifulladd;1{ic}|fulladd@16||0|131|||D5G4;
Ifulladd;1{ic}|fulladd@17||0|139|||D5G4;
Ifulladd;1{ic}|fulladd@18||0|147|||D5G4;
Ifulladd;1{ic}|fulladd@19||0|155|||D5G4;
Ifulladd;1{ic}|fulladd@20||0|163|||D5G4;
Ifulladd;1{ic}|fulladd@21||0|171|||D5G4;
Ifulladd;1{ic}|fulladd@22||0|179|||D5G4;
Ifulladd;1{ic}|fulladd@23||0|187|||D5G4;
Ifulladd;1{ic}|fulladd@24||0|195|||D5G4;
Ifulladd;1{ic}|fulladd@25||0|203|||D5G4;
Ifulladd;1{ic}|fulladd@26||0|211|||D5G4;
Ifulladd;1{ic}|fulladd@27||0|219|||D5G4;
Ifulladd;1{ic}|fulladd@28||0|227|||D5G4;
Ifulladd;1{ic}|fulladd@29||0|235|||D5G4;
Ifulladd;1{ic}|fulladd@30||0|243|||D5G4;
Ifulladd;1{ic}|fulladd@31||0|251|||D5G4;
NWire_Pin|pin@1||-12|5||||
NWire_Pin|pin@2||-12|3||||
NWire_Pin|pin@3||12|1||||
NWire_Pin|pin@4||9|3||||
NWire_Pin|pin@5||-12|13||||
NWire_Pin|pin@6||-12|11||||
NWire_Pin|pin@7||12|9||||
NWire_Pin|pin@8||9|11||||
NWire_Pin|pin@9||6|7||||
NWire_Pin|pin@10||-6|7||||
NWire_Pin|pin@11||-12|21||||
NWire_Pin|pin@12||-12|19||||
NWire_Pin|pin@13||12|17||||
NWire_Pin|pin@14||9|19||||
NWire_Pin|pin@15||-12|29||||
NWire_Pin|pin@16||-12|27||||
NWire_Pin|pin@17||12|25||||
NWire_Pin|pin@18||9|27||||
NWire_Pin|pin@19||6|23||||
NWire_Pin|pin@20||-6|23||||
NWire_Pin|pin@21||6|15||||
NWire_Pin|pin@22||-6|15||||
NWire_Pin|pin@23||-12|37||||
NWire_Pin|pin@24||-12|35||||
NWire_Pin|pin@25||12|33||||
NWire_Pin|pin@26||9|35||||
NWire_Pin|pin@27||-12|45||||
NWire_Pin|pin@28||-12|43||||
NWire_Pin|pin@29||12|41||||
NWire_Pin|pin@30||9|43||||
NWire_Pin|pin@31||6|39||||
NWire_Pin|pin@32||-6|39||||
NWire_Pin|pin@33||-12|53||||
NWire_Pin|pin@34||-12|51||||
NWire_Pin|pin@35||12|49||||
NWire_Pin|pin@36||9|51||||
NWire_Pin|pin@37||-12|61||||
NWire_Pin|pin@38||-12|59||||
NWire_Pin|pin@39||12|57||||
NWire_Pin|pin@40||9|59||||
NWire_Pin|pin@41||6|55||||
NWire_Pin|pin@42||-6|55||||
NWire_Pin|pin@43||6|47||||
NWire_Pin|pin@44||-6|47||||
NWire_Pin|pin@45||6|31||||
NWire_Pin|pin@46||-6|31||||
NWire_Pin|pin@47||-12|69||||
NWire_Pin|pin@48||-12|67||||
NWire_Pin|pin@49||12|65||||
NWire_Pin|pin@50||9|67||||
NWire_Pin|pin@51||-12|77||||
NWire_Pin|pin@52||-12|75||||
NWire_Pin|pin@53||12|73||||
NWire_Pin|pin@54||9|75||||
NWire_Pin|pin@55||6|71||||
NWire_Pin|pin@56||-6|71||||
NWire_Pin|pin@57||-12|85||||
NWire_Pin|pin@58||-12|83||||
NWire_Pin|pin@59||12|81||||
NWire_Pin|pin@60||9|83||||
NWire_Pin|pin@61||-12|93||||
NWire_Pin|pin@62||-12|91||||
NWire_Pin|pin@63||12|89||||
NWire_Pin|pin@64||9|91||||
NWire_Pin|pin@65||6|87||||
NWire_Pin|pin@66||-6|87||||
NWire_Pin|pin@67||6|79||||
NWire_Pin|pin@68||-6|79||||
NWire_Pin|pin@69||-12|101||||
NWire_Pin|pin@70||-12|99||||
NWire_Pin|pin@71||12|97||||
NWire_Pin|pin@72||9|99||||
NWire_Pin|pin@73||-12|109||||
NWire_Pin|pin@74||-12|107||||
NWire_Pin|pin@75||12|105||||
NWire_Pin|pin@76||9|107||||
NWire_Pin|pin@77||6|103||||
NWire_Pin|pin@78||-6|103||||
NWire_Pin|pin@79||-12|117||||
NWire_Pin|pin@80||-12|115||||
NWire_Pin|pin@81||12|113||||
NWire_Pin|pin@82||9|115||||
NWire_Pin|pin@83||-12|125||||
NWire_Pin|pin@84||-12|123||||
NWire_Pin|pin@85||12|121||||
NWire_Pin|pin@86||9|123||||
NWire_Pin|pin@87||6|119||||
NWire_Pin|pin@88||-6|119||||
NWire_Pin|pin@89||6|111||||
NWire_Pin|pin@90||-6|111||||
NWire_Pin|pin@91||6|95||||
NWire_Pin|pin@92||-6|95||||
NWire_Pin|pin@93||6|63||||
NWire_Pin|pin@94||-6|63||||
NWire_Pin|pin@95||-12|133||||
NWire_Pin|pin@96||-12|131||||
NWire_Pin|pin@97||12|129||||
NWire_Pin|pin@98||9|131||||
NWire_Pin|pin@99||-12|141||||
NWire_Pin|pin@100||-12|139||||
NWire_Pin|pin@101||12|137||||
NWire_Pin|pin@102||9|139||||
NWire_Pin|pin@103||6|135||||
NWire_Pin|pin@104||-6|135||||
NWire_Pin|pin@105||-12|149||||
NWire_Pin|pin@106||-12|147||||
NWire_Pin|pin@107||12|145||||
NWire_Pin|pin@108||9|147||||
NWire_Pin|pin@109||-12|157||||
NWire_Pin|pin@110||-12|155||||
NWire_Pin|pin@111||12|153||||
NWire_Pin|pin@112||9|155||||
NWire_Pin|pin@113||6|151||||
NWire_Pin|pin@114||-6|151||||
NWire_Pin|pin@115||6|143||||
NWire_Pin|pin@116||-6|143||||
NWire_Pin|pin@117||-12|165||||
NWire_Pin|pin@118||-12|163||||
NWire_Pin|pin@119||12|161||||
NWire_Pin|pin@120||9|163||||
NWire_Pin|pin@121||-12|173||||
NWire_Pin|pin@122||-12|171||||
NWire_Pin|pin@123||12|169||||
NWire_Pin|pin@124||9|171||||
NWire_Pin|pin@125||6|167||||
NWire_Pin|pin@126||-6|167||||
NWire_Pin|pin@127||-12|181||||
NWire_Pin|pin@128||-12|179||||
NWire_Pin|pin@129||12|177||||
NWire_Pin|pin@130||9|179||||
NWire_Pin|pin@131||-12|189||||
NWire_Pin|pin@132||-12|187||||
NWire_Pin|pin@133||12|185||||
NWire_Pin|pin@134||9|187||||
NWire_Pin|pin@135||6|183||||
NWire_Pin|pin@136||-6|183||||
NWire_Pin|pin@137||6|175||||
NWire_Pin|pin@138||-6|175||||
NWire_Pin|pin@139||6|159||||
NWire_Pin|pin@140||-6|159||||
NWire_Pin|pin@141||-12|197||||
NWire_Pin|pin@142||-12|195||||
NWire_Pin|pin@143||12|193||||
NWire_Pin|pin@144||9|195||||
NWire_Pin|pin@145||-12|205||||
NWire_Pin|pin@146||-12|203||||
NWire_Pin|pin@147||12|201||||
NWire_Pin|pin@148||9|203||||
NWire_Pin|pin@149||6|199||||
NWire_Pin|pin@150||-6|199||||
NWire_Pin|pin@151||-12|213||||
NWire_Pin|pin@152||-12|211||||
NWire_Pin|pin@153||12|209||||
NWire_Pin|pin@154||9|211||||
NWire_Pin|pin@155||-12|221||||
NWire_Pin|pin@156||-12|219||||
NWire_Pin|pin@157||12|217||||
NWire_Pin|pin@158||9|219||||
NWire_Pin|pin@159||6|215||||
NWire_Pin|pin@160||-6|215||||
NWire_Pin|pin@161||6|207||||
NWire_Pin|pin@162||-6|207||||
NWire_Pin|pin@163||-12|229||||
NWire_Pin|pin@164||-12|227||||
NWire_Pin|pin@165||12|225||||
NWire_Pin|pin@166||9|227||||
NWire_Pin|pin@167||-12|237||||
NWire_Pin|pin@168||-12|235||||
NWire_Pin|pin@169||12|233||||
NWire_Pin|pin@170||9|235||||
NWire_Pin|pin@171||6|231||||
NWire_Pin|pin@172||-6|231||||
NWire_Pin|pin@173||-12|245||||
NWire_Pin|pin@174||-12|243||||
NWire_Pin|pin@175||12|241||||
NWire_Pin|pin@176||9|243||||
NWire_Pin|pin@177||-12|253||||
NWire_Pin|pin@178||-12|251||||
NWire_Pin|pin@179||12|249||||
NWire_Pin|pin@180||9|251||||
NWire_Pin|pin@181||6|247||||
NWire_Pin|pin@182||-6|247||||
NWire_Pin|pin@183||6|239||||
NWire_Pin|pin@184||-6|239||||
NWire_Pin|pin@185||6|223||||
NWire_Pin|pin@186||-6|223||||
NWire_Pin|pin@187||6|191||||
NWire_Pin|pin@188||-6|191||||
NWire_Pin|pin@189||6|127||||
NWire_Pin|pin@190||-6|127||||
NWire_Pin|pin@191||-20|1||||
NWire_Pin|pin@192||14|253||||
NBus_Pin|pin@193||-20|5||||
NBus_Pin|pin@194||-20|3||||
NBus_Pin|pin@195||18|1||||
Ngeneric:Invisible-Pin|pin@196||-138|134|||||ART_message(D5G5;)S["Pour comparaison entre l'additionneur \"ripple carry\" et celui implanté avec deux niveaux de \"carry look-ahead\".","Le \"ripple carry\" (celui-ci) est environs 5 fois plus lent."]
Awire|a[0]|D5G1;||0|fulladd@0|a|-6|5|pin@1||-12|5
Awire|a[1]|D5G1;||0|fulladd@1|a|-6|13|pin@5||-12|13
Awire|a[2]|D5G1;||0|fulladd@2|a|-6|21|pin@11||-12|21
Awire|a[3]|D5G1;||0|fulladd@3|a|-6|29|pin@15||-12|29
Awire|a[4]|D5G1;||0|fulladd@4|a|-6|37|pin@23||-12|37
Awire|a[5]|D5G1;||0|fulladd@5|a|-6|45|pin@27||-12|45
Awire|a[6]|D5G1;||0|fulladd@6|a|-6|53|pin@33||-12|53
Awire|a[7]|D5G1;||0|fulladd@7|a|-6|61|pin@37||-12|61
Awire|a[8]|D5G1;||0|fulladd@8|a|-6|69|pin@47||-12|69
Awire|a[9]|D5G1;||0|fulladd@9|a|-6|77|pin@51||-12|77
Awire|a[10]|D5G1;||0|fulladd@10|a|-6|85|pin@57||-12|85
Awire|a[11]|D5G1;||0|fulladd@11|a|-6|93|pin@61||-12|93
Awire|a[12]|D5G1;||0|fulladd@12|a|-6|101|pin@69||-12|101
Awire|a[13]|D5G1;||0|fulladd@13|a|-6|109|pin@73||-12|109
Awire|a[14]|D5G1;||0|fulladd@14|a|-6|117|pin@79||-12|117
Awire|a[15]|D5G1;||0|fulladd@15|a|-6|125|pin@83||-12|125
Awire|a[16]|D5G1;||0|fulladd@16|a|-6|133|pin@95||-12|133
Awire|a[17]|D5G1;||0|fulladd@17|a|-6|141|pin@99||-12|141
Awire|a[18]|D5G1;||0|fulladd@18|a|-6|149|pin@105||-12|149
Awire|a[19]|D5G1;||0|fulladd@19|a|-6|157|pin@109||-12|157
Awire|a[20]|D5G1;||0|fulladd@20|a|-6|165|pin@117||-12|165
Awire|a[21]|D5G1;||0|fulladd@21|a|-6|173|pin@121||-12|173
Awire|a[22]|D5G1;||0|fulladd@22|a|-6|181|pin@127||-12|181
Awire|a[23]|D5G1;||0|fulladd@23|a|-6|189|pin@131||-12|189
Awire|a[24]|D5G1;||0|fulladd@24|a|-6|197|pin@141||-12|197
Awire|a[25]|D5G1;||0|fulladd@25|a|-6|205|pin@145||-12|205
Awire|a[26]|D5G1;||0|fulladd@26|a|-6|213|pin@151||-12|213
Awire|a[27]|D5G1;||0|fulladd@27|a|-6|221|pin@155||-12|221
Awire|a[28]|D5G1;||0|fulladd@28|a|-6|229|pin@163||-12|229
Awire|a[29]|D5G1;||0|fulladd@29|a|-6|237|pin@167||-12|237
Awire|a[30]|D5G1;||0|fulladd@30|a|-6|245|pin@173||-12|245
Awire|a[31]|D5G1;||0|fulladd@31|a|-6|253|pin@177||-12|253
Awire|b[0]|D5G1;||0|fulladd@0|b|-6|3|pin@2||-12|3
Awire|b[1]|D5G1;||0|fulladd@1|b|-6|11|pin@6||-12|11
Awire|b[2]|D5G1;||0|fulladd@2|b|-6|19|pin@12||-12|19
Awire|b[3]|D5G1;||0|fulladd@3|b|-6|27|pin@16||-12|27
Awire|b[4]|D5G1;||0|fulladd@4|b|-6|35|pin@24||-12|35
Awire|b[5]|D5G1;||0|fulladd@5|b|-6|43|pin@28||-12|43
Awire|b[6]|D5G1;||0|fulladd@6|b|-6|51|pin@34||-12|51
Awire|b[7]|D5G1;||0|fulladd@7|b|-6|59|pin@38||-12|59
Awire|b[8]|D5G1;||0|fulladd@8|b|-6|67|pin@48||-12|67
Awire|b[9]|D5G1;||0|fulladd@9|b|-6|75|pin@52||-12|75
Awire|b[10]|D5G1;||0|fulladd@10|b|-6|83|pin@58||-12|83
Awire|b[11]|D5G1;||0|fulladd@11|b|-6|91|pin@62||-12|91
Awire|b[12]|D5G1;||0|fulladd@12|b|-6|99|pin@70||-12|99
Awire|b[13]|D5G1;||0|fulladd@13|b|-6|107|pin@74||-12|107
Awire|b[14]|D5G1;||0|fulladd@14|b|-6|115|pin@80||-12|115
Awire|b[15]|D5G1;||0|fulladd@15|b|-6|123|pin@84||-12|123
Awire|b[16]|D5G1;||0|fulladd@16|b|-6|131|pin@96||-12|131
Awire|b[17]|D5G1;||0|fulladd@17|b|-6|139|pin@100||-12|139
Awire|b[18]|D5G1;||0|fulladd@18|b|-6|147|pin@106||-12|147
Awire|b[19]|D5G1;||0|fulladd@19|b|-6|155|pin@110||-12|155
Awire|b[20]|D5G1;||0|fulladd@20|b|-6|163|pin@118||-12|163
Awire|b[21]|D5G1;||0|fulladd@21|b|-6|171|pin@122||-12|171
Awire|b[22]|D5G1;||0|fulladd@22|b|-6|179|pin@128||-12|179
Awire|b[23]|D5G1;||0|fulladd@23|b|-6|187|pin@132||-12|187
Awire|b[24]|D5G1;||0|fulladd@24|b|-6|195|pin@142||-12|195
Awire|b[25]|D5G1;||0|fulladd@25|b|-6|203|pin@146||-12|203
Awire|b[26]|D5G1;||0|fulladd@26|b|-6|211|pin@152||-12|211
Awire|b[27]|D5G1;||0|fulladd@27|b|-6|219|pin@156||-12|219
Awire|b[28]|D5G1;||0|fulladd@28|b|-6|227|pin@164||-12|227
Awire|b[29]|D5G1;||0|fulladd@29|b|-6|235|pin@168||-12|235
Awire|b[30]|D5G1;||0|fulladd@30|b|-6|243|pin@174||-12|243
Awire|b[31]|D5G1;||0|fulladd@31|b|-6|251|pin@178||-12|251
Awire|net@5|||2700|fulladd@0|c_out|6|5|pin@9||6|7
Awire|net@6|||0|pin@9||6|7|pin@10||-6|7
Awire|net@7|||2700|pin@10||-6|7|fulladd@1|c_in|-6|9
Awire|net@8|||2700|fulladd@2|c_out|6|21|pin@19||6|23
Awire|net@9|||0|pin@19||6|23|pin@20||-6|23
Awire|net@10|||2700|pin@20||-6|23|fulladd@3|c_in|-6|25
Awire|net@11|||2700|fulladd@1|c_out|6|13|pin@21||6|15
Awire|net@12|||0|pin@21||6|15|pin@22||-6|15
Awire|net@13|||2700|pin@22||-6|15|fulladd@2|c_in|-6|17
Awire|net@14|||2700|fulladd@4|c_out|6|37|pin@31||6|39
Awire|net@15|||0|pin@31||6|39|pin@32||-6|39
Awire|net@16|||2700|pin@32||-6|39|fulladd@5|c_in|-6|41
Awire|net@17|||2700|fulladd@6|c_out|6|53|pin@41||6|55
Awire|net@18|||0|pin@41||6|55|pin@42||-6|55
Awire|net@19|||2700|pin@42||-6|55|fulladd@7|c_in|-6|57
Awire|net@20|||2700|fulladd@5|c_out|6|45|pin@43||6|47
Awire|net@21|||0|pin@43||6|47|pin@44||-6|47
Awire|net@22|||2700|pin@44||-6|47|fulladd@6|c_in|-6|49
Awire|net@23|||2700|fulladd@3|c_out|6|29|pin@45||6|31
Awire|net@24|||0|pin@45||6|31|pin@46||-6|31
Awire|net@25|||2700|pin@46||-6|31|fulladd@4|c_in|-6|33
Awire|net@26|||2700|fulladd@8|c_out|6|69|pin@55||6|71
Awire|net@27|||0|pin@55||6|71|pin@56||-6|71
Awire|net@28|||2700|pin@56||-6|71|fulladd@9|c_in|-6|73
Awire|net@29|||2700|fulladd@10|c_out|6|85|pin@65||6|87
Awire|net@30|||0|pin@65||6|87|pin@66||-6|87
Awire|net@31|||2700|pin@66||-6|87|fulladd@11|c_in|-6|89
Awire|net@32|||2700|fulladd@9|c_out|6|77|pin@67||6|79
Awire|net@33|||0|pin@67||6|79|pin@68||-6|79
Awire|net@34|||2700|pin@68||-6|79|fulladd@10|c_in|-6|81
Awire|net@35|||2700|fulladd@12|c_out|6|101|pin@77||6|103
Awire|net@36|||0|pin@77||6|103|pin@78||-6|103
Awire|net@37|||2700|pin@78||-6|103|fulladd@13|c_in|-6|105
Awire|net@38|||2700|fulladd@14|c_out|6|117|pin@87||6|119
Awire|net@39|||0|pin@87||6|119|pin@88||-6|119
Awire|net@40|||2700|pin@88||-6|119|fulladd@15|c_in|-6|121
Awire|net@41|||2700|fulladd@13|c_out|6|109|pin@89||6|111
Awire|net@42|||0|pin@89||6|111|pin@90||-6|111
Awire|net@43|||2700|pin@90||-6|111|fulladd@14|c_in|-6|113
Awire|net@44|||2700|fulladd@11|c_out|6|93|pin@91||6|95
Awire|net@45|||0|pin@91||6|95|pin@92||-6|95
Awire|net@46|||2700|pin@92||-6|95|fulladd@12|c_in|-6|97
Awire|net@47|||2700|fulladd@7|c_out|6|61|pin@93||6|63
Awire|net@48|||0|pin@93||6|63|pin@94||-6|63
Awire|net@49|||2700|pin@94||-6|63|fulladd@8|c_in|-6|65
Awire|net@50|||2700|fulladd@16|c_out|6|133|pin@103||6|135
Awire|net@51|||0|pin@103||6|135|pin@104||-6|135
Awire|net@52|||2700|pin@104||-6|135|fulladd@17|c_in|-6|137
Awire|net@53|||2700|fulladd@18|c_out|6|149|pin@113||6|151
Awire|net@54|||0|pin@113||6|151|pin@114||-6|151
Awire|net@55|||2700|pin@114||-6|151|fulladd@19|c_in|-6|153
Awire|net@56|||2700|fulladd@17|c_out|6|141|pin@115||6|143
Awire|net@57|||0|pin@115||6|143|pin@116||-6|143
Awire|net@58|||2700|pin@116||-6|143|fulladd@18|c_in|-6|145
Awire|net@59|||2700|fulladd@20|c_out|6|165|pin@125||6|167
Awire|net@60|||0|pin@125||6|167|pin@126||-6|167
Awire|net@61|||2700|pin@126||-6|167|fulladd@21|c_in|-6|169
Awire|net@62|||2700|fulladd@22|c_out|6|181|pin@135||6|183
Awire|net@63|||0|pin@135||6|183|pin@136||-6|183
Awire|net@64|||2700|pin@136||-6|183|fulladd@23|c_in|-6|185
Awire|net@65|||2700|fulladd@21|c_out|6|173|pin@137||6|175
Awire|net@66|||0|pin@137||6|175|pin@138||-6|175
Awire|net@67|||2700|pin@138||-6|175|fulladd@22|c_in|-6|177
Awire|net@68|||2700|fulladd@19|c_out|6|157|pin@139||6|159
Awire|net@69|||0|pin@139||6|159|pin@140||-6|159
Awire|net@70|||2700|pin@140||-6|159|fulladd@20|c_in|-6|161
Awire|net@71|||2700|fulladd@24|c_out|6|197|pin@149||6|199
Awire|net@72|||0|pin@149||6|199|pin@150||-6|199
Awire|net@73|||2700|pin@150||-6|199|fulladd@25|c_in|-6|201
Awire|net@74|||2700|fulladd@26|c_out|6|213|pin@159||6|215
Awire|net@75|||0|pin@159||6|215|pin@160||-6|215
Awire|net@76|||2700|pin@160||-6|215|fulladd@27|c_in|-6|217
Awire|net@77|||2700|fulladd@25|c_out|6|205|pin@161||6|207
Awire|net@78|||0|pin@161||6|207|pin@162||-6|207
Awire|net@79|||2700|pin@162||-6|207|fulladd@26|c_in|-6|209
Awire|net@80|||2700|fulladd@28|c_out|6|229|pin@171||6|231
Awire|net@81|||0|pin@171||6|231|pin@172||-6|231
Awire|net@82|||2700|pin@172||-6|231|fulladd@29|c_in|-6|233
Awire|net@83|||2700|fulladd@30|c_out|6|245|pin@181||6|247
Awire|net@84|||0|pin@181||6|247|pin@182||-6|247
Awire|net@85|||2700|pin@182||-6|247|fulladd@31|c_in|-6|249
Awire|net@86|||2700|fulladd@29|c_out|6|237|pin@183||6|239
Awire|net@87|||0|pin@183||6|239|pin@184||-6|239
Awire|net@88|||2700|pin@184||-6|239|fulladd@30|c_in|-6|241
Awire|net@89|||2700|fulladd@27|c_out|6|221|pin@185||6|223
Awire|net@90|||0|pin@185||6|223|pin@186||-6|223
Awire|net@91|||2700|pin@186||-6|223|fulladd@28|c_in|-6|225
Awire|net@92|||2700|fulladd@23|c_out|6|189|pin@187||6|191
Awire|net@93|||0|pin@187||6|191|pin@188||-6|191
Awire|net@94|||2700|pin@188||-6|191|fulladd@24|c_in|-6|193
Awire|net@95|||2700|fulladd@15|c_out|6|125|pin@189||6|127
Awire|net@96|||0|pin@189||6|127|pin@190||-6|127
Awire|net@97|||2700|pin@190||-6|127|fulladd@16|c_in|-6|129
Awire|net@98|||0|fulladd@0|c_in|-6|1|pin@191||-20|1
Awire|net@99|||1800|fulladd@31|c_out|6|253|pin@192||14|253
Awire|p[0]|D5G1;||1800|fulladd@0|a_xor_b|6|3|pin@4||9|3
Awire|p[1]|D5G1;||1800|fulladd@1|a_xor_b|6|11|pin@8||9|11
Awire|p[2]|D5G1;||1800|fulladd@2|a_xor_b|6|19|pin@14||9|19
Awire|p[3]|D5G1;||1800|fulladd@3|a_xor_b|6|27|pin@18||9|27
Awire|p[4]|D5G1;||1800|fulladd@4|a_xor_b|6|35|pin@26||9|35
Awire|p[5]|D5G1;||1800|fulladd@5|a_xor_b|6|43|pin@30||9|43
Awire|p[6]|D5G1;||1800|fulladd@6|a_xor_b|6|51|pin@36||9|51
Awire|p[7]|D5G1;||1800|fulladd@7|a_xor_b|6|59|pin@40||9|59
Awire|p[8]|D5G1;||1800|fulladd@8|a_xor_b|6|67|pin@50||9|67
Awire|p[9]|D5G1;||1800|fulladd@9|a_xor_b|6|75|pin@54||9|75
Awire|p[10]|D5G1;||1800|fulladd@10|a_xor_b|6|83|pin@60||9|83
Awire|p[11]|D5G1;||1800|fulladd@11|a_xor_b|6|91|pin@64||9|91
Awire|p[12]|D5G1;||1800|fulladd@12|a_xor_b|6|99|pin@72||9|99
Awire|p[13]|D5G1;||1800|fulladd@13|a_xor_b|6|107|pin@76||9|107
Awire|p[14]|D5G1;||1800|fulladd@14|a_xor_b|6|115|pin@82||9|115
Awire|p[15]|D5G1;||1800|fulladd@15|a_xor_b|6|123|pin@86||9|123
Awire|p[16]|D5G1;||1800|fulladd@16|a_xor_b|6|131|pin@98||9|131
Awire|p[17]|D5G1;||1800|fulladd@17|a_xor_b|6|139|pin@102||9|139
Awire|p[18]|D5G1;||1800|fulladd@18|a_xor_b|6|147|pin@108||9|147
Awire|p[19]|D5G1;||1800|fulladd@19|a_xor_b|6|155|pin@112||9|155
Awire|p[20]|D5G1;||1800|fulladd@20|a_xor_b|6|163|pin@120||9|163
Awire|p[21]|D5G1;||1800|fulladd@21|a_xor_b|6|171|pin@124||9|171
Awire|p[22]|D5G1;||1800|fulladd@22|a_xor_b|6|179|pin@130||9|179
Awire|p[23]|D5G1;||1800|fulladd@23|a_xor_b|6|187|pin@134||9|187
Awire|p[24]|D5G1;||1800|fulladd@24|a_xor_b|6|195|pin@144||9|195
Awire|p[25]|D5G1;||1800|fulladd@25|a_xor_b|6|203|pin@148||9|203
Awire|p[26]|D5G1;||1800|fulladd@26|a_xor_b|6|211|pin@154||9|211
Awire|p[27]|D5G1;||1800|fulladd@27|a_xor_b|6|219|pin@158||9|219
Awire|p[28]|D5G1;||1800|fulladd@28|a_xor_b|6|227|pin@166||9|227
Awire|p[29]|D5G1;||1800|fulladd@29|a_xor_b|6|235|pin@170||9|235
Awire|p[30]|D5G1;||1800|fulladd@30|a_xor_b|6|243|pin@176||9|243
Awire|p[31]|D5G1;||1800|fulladd@31|a_xor_b|6|251|pin@180||9|251
Awire|sum[0]|D5G1;||1800|fulladd@0|sum|6|1|pin@3||12|1
Awire|sum[1]|D5G1;||1800|fulladd@1|sum|6|9|pin@7||12|9
Awire|sum[2]|D5G1;||1800|fulladd@2|sum|6|17|pin@13||12|17
Awire|sum[3]|D5G1;||1800|fulladd@3|sum|6|25|pin@17||12|25
Awire|sum[4]|D5G1;||1800|fulladd@4|sum|6|33|pin@25||12|33
Awire|sum[5]|D5G1;||1800|fulladd@5|sum|6|41|pin@29||12|41
Awire|sum[6]|D5G1;||1800|fulladd@6|sum|6|49|pin@35||12|49
Awire|sum[7]|D5G1;||1800|fulladd@7|sum|6|57|pin@39||12|57
Awire|sum[8]|D5G1;||1800|fulladd@8|sum|6|65|pin@49||12|65
Awire|sum[9]|D5G1;||1800|fulladd@9|sum|6|73|pin@53||12|73
Awire|sum[10]|D5G1;||1800|fulladd@10|sum|6|81|pin@59||12|81
Awire|sum[11]|D5G1;||1800|fulladd@11|sum|6|89|pin@63||12|89
Awire|sum[12]|D5G1;||1800|fulladd@12|sum|6|97|pin@71||12|97
Awire|sum[13]|D5G1;||1800|fulladd@13|sum|6|105|pin@75||12|105
Awire|sum[14]|D5G1;||1800|fulladd@14|sum|6|113|pin@81||12|113
Awire|sum[15]|D5G1;||1800|fulladd@15|sum|6|121|pin@85||12|121
Awire|sum[16]|D5G1;||1800|fulladd@16|sum|6|129|pin@97||12|129
Awire|sum[17]|D5G1;||1800|fulladd@17|sum|6|137|pin@101||12|137
Awire|sum[18]|D5G1;||1800|fulladd@18|sum|6|145|pin@107||12|145
Awire|sum[19]|D5G1;||1800|fulladd@19|sum|6|153|pin@111||12|153
Awire|sum[20]|D5G1;||1800|fulladd@20|sum|6|161|pin@119||12|161
Awire|sum[21]|D5G1;||1800|fulladd@21|sum|6|169|pin@123||12|169
Awire|sum[22]|D5G1;||1800|fulladd@22|sum|6|177|pin@129||12|177
Awire|sum[23]|D5G1;||1800|fulladd@23|sum|6|185|pin@133||12|185
Awire|sum[24]|D5G1;||1800|fulladd@24|sum|6|193|pin@143||12|193
Awire|sum[25]|D5G1;||1800|fulladd@25|sum|6|201|pin@147||12|201
Awire|sum[26]|D5G1;||1800|fulladd@26|sum|6|209|pin@153||12|209
Awire|sum[27]|D5G1;||1800|fulladd@27|sum|6|217|pin@157||12|217
Awire|sum[28]|D5G1;||1800|fulladd@28|sum|6|225|pin@165||12|225
Awire|sum[29]|D5G1;||1800|fulladd@29|sum|6|233|pin@169||12|233
Awire|sum[30]|D5G1;||1800|fulladd@30|sum|6|241|pin@175||12|241
Awire|sum[31]|D5G1;||1800|fulladd@31|sum|6|249|pin@179||12|249
Ea[31:0]||D5G2;|pin@193||I
Eb[31:0]||D5G2;|pin@194||I
Ec_in||D5G2;|pin@191||I
Ec_out||D5G2;|pin@192||O
Esum[31:0]||D5G2;|pin@195||O
X

# Cell add32ripple;1{vhdl}
Cadd32ripple;1{vhdl}||artwork|1189542513578|1189542513578||FACET_message()S[-- VHDL automatically generated by Electric 8.05 for cell 'add32ripple{sch}',"entity add32ripple is port(a[31], a[30], a[29], a[28], a[27], a[26], a[25], a[24], a[23], a[22], a[21], a[20], a[19], a[18], a[17], a[16], a[15], a[14], a[13], a[12], a[11], a[10], a[9], a[8], a[7], a[6], a[5], a[4], a[3], a[2], a[1], a[0], b[31], b[30], b[29], b[28], b[27], b[26], b[25], b[24], b[23], b[22], b[21], b[20], b[19], b[18], b[17], b[16], b[15], b[14], b[13], b[12], b[11], b[10], b[9], b[8], b[7], b[6], b[5], b[4], b[3], b[2], b[1], b[0], c_in: in BIT; c_out, sum[31], sum[30], sum[29], sum[28], sum[27], sum[26], sum[25], sum[24], sum[23], sum[22], sum[21], sum[20], sum[19], sum[18], sum[17], sum[16], sum[15], sum[14], sum[13], sum[12], sum[11], sum[10], sum[9], sum[8], sum[7], sum[6], sum[5], sum[4], sum[3], sum[2], sum[1], sum[0]: out BIT);",  end add32ripple;,"",architecture add32ripple_BODY of add32ripple is,"  component fulladd port(a, b, c_in: in BIT; c_out, p, sum: out BIT);",    end component;,"","  signal p[30], p[27], p[17], p[3], net_20, net_23, net_26, net_29, p[31], p[26], ","    p[16], net_11, p[2], net_14, net_17, p[11], net_50, p[19], p[25], net_47, ","    p[5], net_44, p[10], net_41, p[18], net_38, p[24], net_35, net_32, p[4], ","    net_71, net_74, p[13], p[6], net_65, net_68, p[23], net_62, p[12], p[7], ","    net_56, net_53, p[22], net_59, net_95, net_92, p[8], p[29], p[15], p[21], ","    net_86, net_89, p[1], net_83, net_80, net_8, p[9], p[14], p[0], p[28], net_5, ","    net_77, p[20]: BIT;","",begin,"  fulladd_0: fulladd port map(a[0], b[0], c_in, net_5, p[0], sum[0]);","  fulladd_1: fulladd port map(a[1], b[1], net_5, net_11, p[1], sum[1]);","  fulladd_2: fulladd port map(a[2], b[2], net_11, net_8, p[2], sum[2]);","  fulladd_3: fulladd port map(a[3], b[3], net_8, net_23, p[3], sum[3]);","  fulladd_4: fulladd port map(a[4], b[4], net_23, net_14, p[4], sum[4]);","  fulladd_5: fulladd port map(a[5], b[5], net_14, net_20, p[5], sum[5]);","  fulladd_6: fulladd port map(a[6], b[6], net_20, net_17, p[6], sum[6]);","  fulladd_7: fulladd port map(a[7], b[7], net_17, net_47, p[7], sum[7]);","  fulladd_8: fulladd port map(a[8], b[8], net_47, net_26, p[8], sum[8]);","  fulladd_9: fulladd port map(a[9], b[9], net_26, net_32, p[9], sum[9]);","  fulladd_10: fulladd port map(a[10], b[10], net_32, net_29, p[10], sum[10]);","  fulladd_11: fulladd port map(a[11], b[11], net_29, net_44, p[11], sum[11]);","  fulladd_12: fulladd port map(a[12], b[12], net_44, net_35, p[12], sum[12]);","  fulladd_13: fulladd port map(a[13], b[13], net_35, net_41, p[13], sum[13]);","  fulladd_14: fulladd port map(a[14], b[14], net_41, net_38, p[14], sum[14]);","  fulladd_15: fulladd port map(a[15], b[15], net_38, net_95, p[15], sum[15]);","  fulladd_16: fulladd port map(a[16], b[16], net_95, net_50, p[16], sum[16]);","  fulladd_17: fulladd port map(a[17], b[17], net_50, net_56, p[17], sum[17]);","  fulladd_18: fulladd port map(a[18], b[18], net_56, net_53, p[18], sum[18]);","  fulladd_19: fulladd port map(a[19], b[19], net_53, net_68, p[19], sum[19]);","  fulladd_20: fulladd port map(a[20], b[20], net_68, net_59, p[20], sum[20]);","  fulladd_21: fulladd port map(a[21], b[21], net_59, net_65, p[21], sum[21]);","  fulladd_22: fulladd port map(a[22], b[22], net_65, net_62, p[22], sum[22]);","  fulladd_23: fulladd port map(a[23], b[23], net_62, net_92, p[23], sum[23]);","  fulladd_24: fulladd port map(a[24], b[24], net_92, net_71, p[24], sum[24]);","  fulladd_25: fulladd port map(a[25], b[25], net_71, net_77, p[25], sum[25]);","  fulladd_26: fulladd port map(a[26], b[26], net_77, net_74, p[26], sum[26]);","  fulladd_27: fulladd port map(a[27], b[27], net_74, net_89, p[27], sum[27]);","  fulladd_28: fulladd port map(a[28], b[28], net_89, net_80, p[28], sum[28]);","  fulladd_29: fulladd port map(a[29], b[29], net_80, net_86, p[29], sum[29]);","  fulladd_30: fulladd port map(a[30], b[30], net_86, net_83, p[30], sum[30]);","  fulladd_31: fulladd port map(a[31], b[31], net_83, c_out, p[31], sum[31]);",end add32ripple_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'fulladd{sch}',"entity fulladd is port(a, b, c_in: in BIT; c_out, p, sum: out BIT);",  end fulladd;,"",architecture fulladd_BODY of fulladd is,"  component xor2 port(a1, a2: in BIT; y: out BIT);",    end component;,"  component nand2 port(a1, a2: in BIT; y: out BIT);",    end component;,"  component nand3 port(a1, a2, a3: in BIT; y: out BIT);",    end component;,"","  signal net_20, net_23, net_24: BIT;","",begin,"  and_0: nand2 port map(a, b, net_20);","  and_1: nand2 port map(a, c_in, net_23);","  and_2: nand2 port map(b, c_in, net_24);","  and_3: nand3 port map(net_20, net_23, net_24, c_out);","  xor_0: xor2 port map(a, b, p);","  xor_1: xor2 port map(c_in, p, sum);",end fulladd_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell and2;1{net.als}
Cand2;1{net.als}||artwork|1189560911484|1189570960765||FACET_message()S[# Built-in model for and2,"model and2(a1,a2,z)","g1: nand2(a1,a2,z_)","g2: inverter(z_,z)",#< nand2,#< inverter,""]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell and3;1{net.als}
Cand3;1{net.als}||artwork|1189560696234|1189571001593||FACET_message()S[# Built-in model for and3,"model and3(a1,a2,a3,z)","g1: nand3(a1,a2,a3,z_)","g2: inverter(z_,z)",#< nand3,#< inverter,"",""]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell and4;1{net.als}
Cand4;1{net.als}||artwork|1189560720687|1189570998609||FACET_message()S[# Built-in model for and4,"model and4(a1,a2,a3,a4,z)","g1: nand4(a1,a2,a3,a4,z_)","g2: inverter(z_,z)",#< nand4,#< inverter,""]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell and5;1{net.als}
Cand5;1{net.als}||artwork|1189560484718|1189571032281||FACET_message()S[# Built-in model for and5,"model and5(a1,a2,a3,a4,a5,z)","g1: nand5(a1,a2,a3,a4,a5,z_)","g2: inverter(z_,z)",#< nand5,#< inverter,"",""]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell and32;1{ic}
Cand32;1{ic}||artwork|1189889076843|1189889101609|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NOpened-Thicker-Polygon|art@1||0|0|6|4|||SCHEM_function(D5G2;)Sand32|trace()V[-3/-2,-3/2,3/2,3/-2,-3/-2]
Nschematic:Bus_Pin|pin@0||-5|1||||
Ngeneric:Invisible-Pin|pin@1||-3|1|1|1||
Nschematic:Bus_Pin|pin@2||-5|-1||||
Ngeneric:Invisible-Pin|pin@3||-3|-1|1|1||
Nschematic:Bus_Pin|pin@4||5|0||||
Ngeneric:Invisible-Pin|pin@5||3|0|1|1||
Aschematic:bus|net@0|||IJ0|pin@1||-3|1|pin@0||-5|1
Aschematic:bus|net@1|||IJ0|pin@3||-3|-1|pin@2||-5|-1
Aschematic:bus|net@2|||IJ1800|pin@5||3|0|pin@4||5|0
Ea[31:0]||D5G2;|pin@0||I
Eb[31:0]||D5G2;|pin@2||I
Eo[31:0]||D5G2;|pin@4||O
X

# Cell and32;1{net.als}
Cand32;1{net.als}||artwork|1191478512125|1191478512125||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Thu Oct 04, 2007 02:15:12",#-------------------------------------------------,"","model and32(a[31], a[30], a[29], a[28], a[27], a[26], a[25], a[24], a[23], a[22], a[21], a[20], a[19], a[18], a[17], a[16], a[15], a[14], a[13], a[12], a[11], a[10], a[9], a[8], a[7], a[6], a[5], a[4], a[3], a[2], a[1], a[0], b[31], b[30], b[29], b[28], b[27], b[26], b[25], b[24], b[23], b[22], b[21], b[20], b[19], b[18], b[17], b[16], b[15], b[14], b[13], b[12], b[11], b[10], b[9], b[8], b[7], b[6], b[5], b[4], b[3], b[2], b[1], b[0], o[31], o[30], o[29], o[28], o[27], o[26], o[25], o[24], o[23], o[22], o[21], o[20], o[19], o[18], o[17], o[16], o[15], o[14], o[13], o[12], o[11], o[10], o[9], o[8], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0])","and_0: and2(a[0], b[0], o[0])","and_1: and2(a[1], b[1], o[1])","and_2: and2(a[2], b[2], o[2])","and_3: and2(a[3], b[3], o[3])","and_4: and2(a[4], b[4], o[4])","and_5: and2(a[5], b[5], o[5])","and_6: and2(a[6], b[6], o[6])","and_7: and2(a[7], b[7], o[7])","and_8: and2(a[8], b[8], o[8])","and_9: and2(a[9], b[9], o[9])","and_10: and2(a[10], b[10], o[10])","and_11: and2(a[11], b[11], o[11])","and_12: and2(a[12], b[12], o[12])","and_13: and2(a[13], b[13], o[13])","and_14: and2(a[14], b[14], o[14])","and_15: and2(a[15], b[15], o[15])","and_16: and2(a[16], b[16], o[16])","and_17: and2(a[17], b[17], o[17])","and_18: and2(a[18], b[18], o[18])","and_19: and2(a[19], b[19], o[19])","and_20: and2(a[20], b[20], o[20])","and_21: and2(a[21], b[21], o[21])","and_22: and2(a[22], b[22], o[22])","and_23: and2(a[23], b[23], o[23])","and_24: and2(a[24], b[24], o[24])","and_25: and2(a[25], b[25], o[25])","and_26: and2(a[26], b[26], o[26])","and_27: and2(a[27], b[27], o[27])","and_28: and2(a[28], b[28], o[28])","and_29: and2(a[29], b[29], o[29])","and_30: and2(a[30], b[30], o[30])","and_31: and2(a[31], b[31], o[31])","",#********* End of netlist *******************,#< and2]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell and32;1{sch}
Cand32;1{sch}||schematic|1189888419062|1189889082281|
Iand32;1{ic}|and32@0||-56|98|||D5G4;
NAnd|and@0||0|3||||
NAnd|and@1||0|10||||
NAnd|and@2||0|17||||
NAnd|and@3||0|24||||
NAnd|and@4||0|31||||
NAnd|and@5||0|38||||
NAnd|and@6||0|45||||
NAnd|and@7||0|52||||
NAnd|and@8||0|59||||
NAnd|and@9||0|66||||
NAnd|and@10||0|73||||
NAnd|and@11||0|80||||
NAnd|and@12||0|87||||
NAnd|and@13||0|94||||
NAnd|and@14||0|101||||
NAnd|and@15||0|108||||
NAnd|and@16||0|115||||
NAnd|and@17||0|122||||
NAnd|and@18||0|129||||
NAnd|and@19||0|136||||
NAnd|and@20||0|143||||
NAnd|and@21||0|150||||
NAnd|and@22||0|157||||
NAnd|and@23||0|164||||
NAnd|and@24||0|171||||
NAnd|and@25||0|178||||
NAnd|and@26||0|185||||
NAnd|and@27||0|192||||
NAnd|and@28||0|199||||
NAnd|and@29||0|206||||
NAnd|and@30||0|213||||
NAnd|and@31||0|220||||
Ngeneric:Facet-Center|art@0||0|0||||AV
NWire_Pin|pin@0||-9|1||||
NWire_Pin|pin@1||-9|5||||
NWire_Pin|pin@2||8|3||||
NWire_Pin|pin@3||-9|8||||
NWire_Pin|pin@4||-9|12||||
NWire_Pin|pin@5||8|10||||
NWire_Pin|pin@6||-9|15||||
NWire_Pin|pin@7||-9|19||||
NWire_Pin|pin@8||8|17||||
NWire_Pin|pin@9||-9|22||||
NWire_Pin|pin@10||-9|26||||
NWire_Pin|pin@11||8|24||||
NWire_Pin|pin@12||-9|29||||
NWire_Pin|pin@13||-9|33||||
NWire_Pin|pin@14||8|31||||
NWire_Pin|pin@15||-9|36||||
NWire_Pin|pin@16||-9|40||||
NWire_Pin|pin@17||8|38||||
NWire_Pin|pin@18||-9|43||||
NWire_Pin|pin@19||-9|47||||
NWire_Pin|pin@20||8|45||||
NWire_Pin|pin@21||-9|50||||
NWire_Pin|pin@22||-9|54||||
NWire_Pin|pin@23||8|52||||
NWire_Pin|pin@24||-9|57||||
NWire_Pin|pin@25||-9|61||||
NWire_Pin|pin@26||8|59||||
NWire_Pin|pin@27||-9|64||||
NWire_Pin|pin@28||-9|68||||
NWire_Pin|pin@29||8|66||||
NWire_Pin|pin@30||-9|71||||
NWire_Pin|pin@31||-9|75||||
NWire_Pin|pin@32||8|73||||
NWire_Pin|pin@33||-9|78||||
NWire_Pin|pin@34||-9|82||||
NWire_Pin|pin@35||8|80||||
NWire_Pin|pin@36||-9|85||||
NWire_Pin|pin@37||-9|89||||
NWire_Pin|pin@38||8|87||||
NWire_Pin|pin@39||-9|92||||
NWire_Pin|pin@40||-9|96||||
NWire_Pin|pin@41||8|94||||
NWire_Pin|pin@42||-9|99||||
NWire_Pin|pin@43||-9|103||||
NWire_Pin|pin@44||8|101||||
NWire_Pin|pin@45||-9|106||||
NWire_Pin|pin@46||-9|110||||
NWire_Pin|pin@47||8|108||||
NWire_Pin|pin@48||-9|113||||
NWire_Pin|pin@49||-9|117||||
NWire_Pin|pin@50||8|115||||
NWire_Pin|pin@51||-9|120||||
NWire_Pin|pin@52||-9|124||||
NWire_Pin|pin@53||8|122||||
NWire_Pin|pin@54||-9|127||||
NWire_Pin|pin@55||-9|131||||
NWire_Pin|pin@56||8|129||||
NWire_Pin|pin@57||-9|134||||
NWire_Pin|pin@58||-9|138||||
NWire_Pin|pin@59||8|136||||
NWire_Pin|pin@60||-9|141||||
NWire_Pin|pin@61||-9|145||||
NWire_Pin|pin@62||8|143||||
NWire_Pin|pin@63||-9|148||||
NWire_Pin|pin@64||-9|152||||
NWire_Pin|pin@65||8|150||||
NWire_Pin|pin@66||-9|155||||
NWire_Pin|pin@67||-9|159||||
NWire_Pin|pin@68||8|157||||
NWire_Pin|pin@69||-9|162||||
NWire_Pin|pin@70||-9|166||||
NWire_Pin|pin@71||8|164||||
NWire_Pin|pin@72||-9|169||||
NWire_Pin|pin@73||-9|173||||
NWire_Pin|pin@74||8|171||||
NWire_Pin|pin@75||-9|176||||
NWire_Pin|pin@76||-9|180||||
NWire_Pin|pin@77||8|178||||
NWire_Pin|pin@78||-9|183||||
NWire_Pin|pin@79||-9|187||||
NWire_Pin|pin@80||8|185||||
NWire_Pin|pin@81||-9|190||||
NWire_Pin|pin@82||-9|194||||
NWire_Pin|pin@83||8|192||||
NWire_Pin|pin@84||-9|197||||
NWire_Pin|pin@85||-9|201||||
NWire_Pin|pin@86||8|199||||
NWire_Pin|pin@87||-9|204||||
NWire_Pin|pin@88||-9|208||||
NWire_Pin|pin@89||8|206||||
NWire_Pin|pin@90||-9|211||||
NWire_Pin|pin@91||-9|215||||
NWire_Pin|pin@92||8|213||||
NWire_Pin|pin@93||-9|218||||
NWire_Pin|pin@94||-9|222||||
NWire_Pin|pin@95||8|220||||
NBus_Pin|pin@96||-19|5||||
NBus_Pin|pin@97||-13|5||||
NBus_Pin|pin@98||-19|1||||
NBus_Pin|pin@99||-13|1||||
NBus_Pin|pin@100||18|3||||
NBus_Pin|pin@101||12|3||||
Ngeneric:Invisible-Pin|pin@102||-55|111|||||ART_message(D5G6;)S[o<31..0> ? a<31..0> & b<31..0>,"(a et b, bit à bit, sur 32 bits)"]
Awire|a[0]|D5G1;||0|and@0|a|-4|5|pin@1||-9|5
Awire|a[1]|D5G1;||0|and@1|a|-4|12|pin@4||-9|12
Awire|a[2]|D5G1;||0|and@2|a|-4|19|pin@7||-9|19
Awire|a[3]|D5G1;||0|and@3|a|-4|26|pin@10||-9|26
Awire|a[4]|D5G1;||0|and@4|a|-4|33|pin@13||-9|33
Awire|a[5]|D5G1;||0|and@5|a|-4|40|pin@16||-9|40
Awire|a[6]|D5G1;||0|and@6|a|-4|47|pin@19||-9|47
Awire|a[7]|D5G1;||0|and@7|a|-4|54|pin@22||-9|54
Awire|a[8]|D5G1;||0|and@8|a|-4|61|pin@25||-9|61
Awire|a[9]|D5G1;||0|and@9|a|-4|68|pin@28||-9|68
Awire|a[10]|D5G1;||0|and@10|a|-4|75|pin@31||-9|75
Awire|a[11]|D5G1;||0|and@11|a|-4|82|pin@34||-9|82
Awire|a[12]|D5G1;||0|and@12|a|-4|89|pin@37||-9|89
Awire|a[13]|D5G1;||0|and@13|a|-4|96|pin@40||-9|96
Awire|a[14]|D5G1;||0|and@14|a|-4|103|pin@43||-9|103
Awire|a[15]|D5G1;||0|and@15|a|-4|110|pin@46||-9|110
Awire|a[16]|D5G1;||0|and@16|a|-4|117|pin@49||-9|117
Awire|a[17]|D5G1;||0|and@17|a|-4|124|pin@52||-9|124
Awire|a[18]|D5G1;||0|and@18|a|-4|131|pin@55||-9|131
Awire|a[19]|D5G1;||0|and@19|a|-4|138|pin@58||-9|138
Awire|a[20]|D5G1;||0|and@20|a|-4|145|pin@61||-9|145
Awire|a[21]|D5G1;||0|and@21|a|-4|152|pin@64||-9|152
Awire|a[22]|D5G1;||0|and@22|a|-4|159|pin@67||-9|159
Awire|a[23]|D5G1;||0|and@23|a|-4|166|pin@70||-9|166
Awire|a[24]|D5G1;||0|and@24|a|-4|173|pin@73||-9|173
Awire|a[25]|D5G1;||0|and@25|a|-4|180|pin@76||-9|180
Awire|a[26]|D5G1;||0|and@26|a|-4|187|pin@79||-9|187
Awire|a[27]|D5G1;||0|and@27|a|-4|194|pin@82||-9|194
Awire|a[28]|D5G1;||0|and@28|a|-4|201|pin@85||-9|201
Awire|a[29]|D5G1;||0|and@29|a|-4|208|pin@88||-9|208
Awire|a[30]|D5G1;||0|and@30|a|-4|215|pin@91||-9|215
Awire|a[31]|D5G1;||0|and@31|a|-4|222|pin@94||-9|222
Awire|b[0]|D5G1;||0|and@0|a|-4|1|pin@0||-9|1
Awire|b[1]|D5G1;||0|and@1|a|-4|8|pin@3||-9|8
Awire|b[2]|D5G1;||0|and@2|a|-4|15|pin@6||-9|15
Awire|b[3]|D5G1;||0|and@3|a|-4|22|pin@9||-9|22
Awire|b[4]|D5G1;||0|and@4|a|-4|29|pin@12||-9|29
Awire|b[5]|D5G1;||0|and@5|a|-4|36|pin@15||-9|36
Awire|b[6]|D5G1;||0|and@6|a|-4|43|pin@18||-9|43
Awire|b[7]|D5G1;||0|and@7|a|-4|50|pin@21||-9|50
Awire|b[8]|D5G1;||0|and@8|a|-4|57|pin@24||-9|57
Awire|b[9]|D5G1;||0|and@9|a|-4|64|pin@27||-9|64
Awire|b[10]|D5G1;||0|and@10|a|-4|71|pin@30||-9|71
Awire|b[11]|D5G1;||0|and@11|a|-4|78|pin@33||-9|78
Awire|b[12]|D5G1;||0|and@12|a|-4|85|pin@36||-9|85
Awire|b[13]|D5G1;||0|and@13|a|-4|92|pin@39||-9|92
Awire|b[14]|D5G1;||0|and@14|a|-4|99|pin@42||-9|99
Awire|b[15]|D5G1;||0|and@15|a|-4|106|pin@45||-9|106
Awire|b[16]|D5G1;||0|and@16|a|-4|113|pin@48||-9|113
Awire|b[17]|D5G1;||0|and@17|a|-4|120|pin@51||-9|120
Awire|b[18]|D5G1;||0|and@18|a|-4|127|pin@54||-9|127
Awire|b[19]|D5G1;||0|and@19|a|-4|134|pin@57||-9|134
Awire|b[20]|D5G1;||0|and@20|a|-4|141|pin@60||-9|141
Awire|b[21]|D5G1;||0|and@21|a|-4|148|pin@63||-9|148
Awire|b[22]|D5G1;||0|and@22|a|-4|155|pin@66||-9|155
Awire|b[23]|D5G1;||0|and@23|a|-4|162|pin@69||-9|162
Awire|b[24]|D5G1;||0|and@24|a|-4|169|pin@72||-9|169
Awire|b[25]|D5G1;||0|and@25|a|-4|176|pin@75||-9|176
Awire|b[26]|D5G1;||0|and@26|a|-4|183|pin@78||-9|183
Awire|b[27]|D5G1;||0|and@27|a|-4|190|pin@81||-9|190
Awire|b[28]|D5G1;||0|and@28|a|-4|197|pin@84||-9|197
Awire|b[29]|D5G1;||0|and@29|a|-4|204|pin@87||-9|204
Awire|b[30]|D5G1;||0|and@30|a|-4|211|pin@90||-9|211
Awire|b[31]|D5G1;||0|and@31|a|-4|218|pin@93||-9|218
Abus|net@3|||IJ1800|pin@96||-19|5|pin@97||-13|5
Abus|net@4|||IJ1800|pin@98||-19|1|pin@99||-13|1
Abus|net@5|||IJ0|pin@100||18|3|pin@101||12|3
Awire|o[0]|D5G1;||1800|and@0|y|3.5|3|pin@2||8|3
Awire|o[1]|D5G1;||1800|and@1|y|3.5|10|pin@5||8|10
Awire|o[2]|D5G1;||1800|and@2|y|3.5|17|pin@8||8|17
Awire|o[3]|D5G1;||1800|and@3|y|3.5|24|pin@11||8|24
Awire|o[4]|D5G1;||1800|and@4|y|3.5|31|pin@14||8|31
Awire|o[5]|D5G1;||1800|and@5|y|3.5|38|pin@17||8|38
Awire|o[6]|D5G1;||1800|and@6|y|3.5|45|pin@20||8|45
Awire|o[7]|D5G1;||1800|and@7|y|3.5|52|pin@23||8|52
Awire|o[8]|D5G1;||1800|and@8|y|3.5|59|pin@26||8|59
Awire|o[9]|D5G1;||1800|and@9|y|3.5|66|pin@29||8|66
Awire|o[10]|D5G1;||1800|and@10|y|3.5|73|pin@32||8|73
Awire|o[11]|D5G1;||1800|and@11|y|3.5|80|pin@35||8|80
Awire|o[12]|D5G1;||1800|and@12|y|3.5|87|pin@38||8|87
Awire|o[13]|D5G1;||1800|and@13|y|3.5|94|pin@41||8|94
Awire|o[14]|D5G1;||1800|and@14|y|3.5|101|pin@44||8|101
Awire|o[15]|D5G1;||1800|and@15|y|3.5|108|pin@47||8|108
Awire|o[16]|D5G1;||1800|and@16|y|3.5|115|pin@50||8|115
Awire|o[17]|D5G1;||1800|and@17|y|3.5|122|pin@53||8|122
Awire|o[18]|D5G1;||1800|and@18|y|3.5|129|pin@56||8|129
Awire|o[19]|D5G1;||1800|and@19|y|3.5|136|pin@59||8|136
Awire|o[20]|D5G1;||1800|and@20|y|3.5|143|pin@62||8|143
Awire|o[21]|D5G1;||1800|and@21|y|3.5|150|pin@65||8|150
Awire|o[22]|D5G1;||1800|and@22|y|3.5|157|pin@68||8|157
Awire|o[23]|D5G1;||1800|and@23|y|3.5|164|pin@71||8|164
Awire|o[24]|D5G1;||1800|and@24|y|3.5|171|pin@74||8|171
Awire|o[25]|D5G1;||1800|and@25|y|3.5|178|pin@77||8|178
Awire|o[26]|D5G1;||1800|and@26|y|3.5|185|pin@80||8|185
Awire|o[27]|D5G1;||1800|and@27|y|3.5|192|pin@83||8|192
Awire|o[28]|D5G1;||1800|and@28|y|3.5|199|pin@86||8|199
Awire|o[29]|D5G1;||1800|and@29|y|3.5|206|pin@89||8|206
Awire|o[30]|D5G1;||1800|and@30|y|3.5|213|pin@92||8|213
Awire|o[31]|D5G1;||1800|and@31|y|3.5|220|pin@95||8|220
Ea[31:0]||D5G2;|pin@96||I
Eb[31:0]||D5G2;|pin@98||I
Eo[31:0]||D5G2;|pin@100||O
X

# Cell and32;1{vhdl}
Cand32;1{vhdl}||artwork|1191478512109|1191478512125||FACET_message()S[-- VHDL automatically generated by Electric 8.05 for cell 'and32{sch}',"entity and32 is port(a[31], a[30], a[29], a[28], a[27], a[26], a[25], a[24], a[23], a[22], a[21], a[20], a[19], a[18], a[17], a[16], a[15], a[14], a[13], a[12], a[11], a[10], a[9], a[8], a[7], a[6], a[5], a[4], a[3], a[2], a[1], a[0], b[31], b[30], b[29], b[28], b[27], b[26], b[25], b[24], b[23], b[22], b[21], b[20], b[19], b[18], b[17], b[16], b[15], b[14], b[13], b[12], b[11], b[10], b[9], b[8], b[7], b[6], b[5], b[4], b[3], b[2], b[1], b[0]: in BIT; o[31], o[30], o[29], o[28], o[27], o[26], o[25], o[24], o[23], o[22], o[21], o[20], o[19], o[18], o[17], o[16], o[15], o[14], o[13], o[12], o[11], o[10], o[9], o[8], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0]: out BIT);",  end and32;,"",architecture and32_BODY of and32 is,"  component and2 port(a1, a2: in BIT; y: out BIT);",    end component;,"","",begin,"  and_0: and2 port map(a[0], b[0], o[0]);","  and_1: and2 port map(a[1], b[1], o[1]);","  and_2: and2 port map(a[2], b[2], o[2]);","  and_3: and2 port map(a[3], b[3], o[3]);","  and_4: and2 port map(a[4], b[4], o[4]);","  and_5: and2 port map(a[5], b[5], o[5]);","  and_6: and2 port map(a[6], b[6], o[6]);","  and_7: and2 port map(a[7], b[7], o[7]);","  and_8: and2 port map(a[8], b[8], o[8]);","  and_9: and2 port map(a[9], b[9], o[9]);","  and_10: and2 port map(a[10], b[10], o[10]);","  and_11: and2 port map(a[11], b[11], o[11]);","  and_12: and2 port map(a[12], b[12], o[12]);","  and_13: and2 port map(a[13], b[13], o[13]);","  and_14: and2 port map(a[14], b[14], o[14]);","  and_15: and2 port map(a[15], b[15], o[15]);","  and_16: and2 port map(a[16], b[16], o[16]);","  and_17: and2 port map(a[17], b[17], o[17]);","  and_18: and2 port map(a[18], b[18], o[18]);","  and_19: and2 port map(a[19], b[19], o[19]);","  and_20: and2 port map(a[20], b[20], o[20]);","  and_21: and2 port map(a[21], b[21], o[21]);","  and_22: and2 port map(a[22], b[22], o[22]);","  and_23: and2 port map(a[23], b[23], o[23]);","  and_24: and2 port map(a[24], b[24], o[24]);","  and_25: and2 port map(a[25], b[25], o[25]);","  and_26: and2 port map(a[26], b[26], o[26]);","  and_27: and2 port map(a[27], b[27], o[27]);","  and_28: and2 port map(a[28], b[28], o[28]);","  and_29: and2 port map(a[29], b[29], o[29]);","  and_30: and2 port map(a[30], b[30], o[30]);","  and_31: and2 port map(a[31], b[31], o[31]);",end and32_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell arch;1{net.als}
Carch;1{net.als}||artwork|1189706114531|1190142300671||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    mar. sept. 18, 2007 15:05:00",#-------------------------------------------------,"",model arch(horloge),"and_0: and2(G, mem_write_strobe, net_132)",gnd_0: ground(gnd),"or_0: or2(F, G, net_93)",pwr_0: power(vdd),"ALU_0: ALU(T[31], T[30], T[29], T[28], T[27], T[26], T[25], T[24], T[23], T[22], T[21], T[20], T[19], T[18], T[17], T[16], T[15], T[14], T[13], T[12], T[11], T[10], T[9], T[8], T[7], T[6], T[5], T[4], T[3], T[2], T[1], T[0], Y[31], Y[30], Y[29], Y[28], Y[27], Y[26], Y[25], Y[24], Y[23], Y[22], Y[21], Y[20], Y[19], Y[18], Y[17], Y[16], Y[15], Y[14], Y[13], Y[12], Y[11], Y[10], Y[9], Y[8], Y[7], Y[6], Y[5], Y[4], Y[3], Y[2], Y[1], Y[0], alu_op[6], alu_op[5], alu_op[4], alu_op[3], alu_op[2], alu_op[1], alu_op[0], alu[31], alu[30], alu[29], alu[28], alu[27], alu[26], alu[25], alu[24], alu[23], alu[22], alu[21], alu[20], alu[19], alu[18], alu[17], alu[16], alu[15], alu[14], alu[13], alu[12], alu[11], alu[10], alu[9], alu[8], alu[7], alu[6], alu[5], alu[4], alu[3], alu[2], alu[1], alu[0])","RAM1_0: RAM1(eip[31], eip[30], eip[29], eip[28], eip[27], eip[26], eip[25], eip[24], eip[23], eip[22], eip[21], eip[20], eip[19], eip[18], eip[17], eip[16], eip[15], eip[14], eip[13], eip[12], eip[11], eip[10], eip[9], eip[8], eip[7], eip[6], eip[5], eip[4], eip[3], eip[2], eip[1], eip[0], vdd, gnd, mem_instruction[31], mem_instruction[30], mem_instruction[29], mem_instruction[28], mem_instruction[27], mem_instruction[26], mem_instruction[25], mem_instruction[24], mem_instruction[23], mem_instruction[22], mem_instruction[21], mem_instruction[20], mem_instruction[19], mem_instruction[18], mem_instruction[17], mem_instruction[16], mem_instruction[15], mem_instruction[14], mem_instruction[13], mem_instruction[12], mem_instruction[11], mem_instruction[10], mem_instruction[9], mem_instruction[8], mem_instruction[7], mem_instruction[6], mem_instruction[5], mem_instruction[4], mem_instruction[3], mem_instruction[2], mem_instruction[1], mem_instruction[0], gnd, effacer_tout)","RAM2_0: RAM2(T[31], T[30], T[29], T[28], T[27], T[26], T[25], T[24], T[23], T[22], T[21], T[20], T[19], T[18], T[17], T[16], T[15], T[14], T[13], T[12], T[11], T[10], T[9], T[8], T[7], T[6], T[5], T[4], T[3], T[2], T[1], T[0], net_93, net_132, bus_memoire[31], bus_memoire[30], bus_memoire[29], bus_memoire[28], bus_memoire[27], bus_memoire[26], bus_memoire[25], bus_memoire[24], bus_memoire[23], bus_memoire[22], bus_memoire[21], bus_memoire[20], bus_memoire[19], bus_memoire[18], bus_memoire[17], bus_memoire[16], bus_memoire[15], bus_memoire[14], bus_memoire[13], bus_memoire[12], bus_memoire[11], bus_memoire[10], bus_memoire[9], bus_memoire[8], bus_memoire[7], bus_memoire[6], bus_memoire[5], bus_memoire[4], bus_memoire[3], bus_memoire[2], bus_memoire[1], bus_memoire[0], dump_mem, effacer_tout)","add32_0: add32(eip[31], eip[30], eip[29], eip[28], eip[27], eip[26], eip[25], eip[24], eip[23], eip[22], eip[21], eip[20], eip[19], eip[18], eip[17], eip[16], eip[15], eip[14], eip[13], eip[12], eip[11], eip[10], eip[9], eip[8], eip[7], eip[6], eip[5], eip[4], eip[3], eip[2], eip[1], eip[0], net_114[0], net_114[1], net_114[2], net_114[3], net_114[4], net_114[5], net_114[6], net_114[7], net_114[8], net_114[9], net_114[10], net_114[11], net_114[12], net_114[13], net_114[14], net_114[15], net_114[16], net_114[17], net_114[18], net_114[19], net_114[20], net_114[21], net_114[22], net_114[23], net_114[24], net_114[25], net_114[26], net_114[27], net_114[28], net_114[29], net_114[30], net_114[31], gnd, net_113, prochain_eip[31], prochain_eip[30], prochain_eip[29], prochain_eip[28], prochain_eip[27], prochain_eip[26], prochain_eip[25], prochain_eip[24], prochain_eip[23], prochain_eip[22], prochain_eip[21], prochain_eip[20], prochain_eip[19], prochain_eip[18], prochain_eip[17], prochain_eip[16], prochain_eip[15], prochain_eip[14], prochain_eip[13], prochain_eip[12], prochain_eip[11], prochain_eip[10], prochain_eip[9], prochain_eip[8], prochain_eip[7], prochain_eip[6], prochain_eip[5], prochain_eip[4], prochain_eip[3], prochain_eip[2], prochain_eip[1], prochain_eip[0])","debug_ec_2: debug_ecrire(debug_ecrire_, ecrire_R, horloge, debug_reg[2], debug_reg[1], debug_reg[0], IR[23], IR[22], IR[21], debug_val[31], debug_val[30], debug_val[29], debug_val[28], debug_val[27], debug_val[26], debug_val[25], debug_val[24], debug_val[23], debug_val[22], debug_val[21], debug_val[20], debug_val[19], debug_val[18], debug_val[17], debug_val[16], debug_val[15], debug_val[14], debug_val[13], debug_val[12], debug_val[11], debug_val[10], debug_val[9], debug_val[8], debug_val[7], debug_val[6], debug_val[5], debug_val[4], debug_val[3], debug_val[2], debug_val[1], debug_val[0], alu[31], alu[30], alu[29], alu[28], alu[27], alu[26], alu[25], alu[24], alu[23], alu[22], alu[21], alu[20], alu[19], alu[18], alu[17], alu[16], alu[15], alu[14], alu[13], alu[12], alu[11], alu[10], alu[9], alu[8], alu[7], alu[6], alu[5], alu[4], alu[3], alu[2], alu[1], alu[0], d_ecrire_R, d_horloge, d_ecrire_dans[2], d_ecrire_dans[1], d_ecrire_dans[0], d_alu[31], d_alu[30], d_alu[29], d_alu[28], d_alu[27], d_alu[26], d_alu[25], d_alu[24], d_alu[23], d_alu[22], d_alu[21], d_alu[20], d_alu[19], d_alu[18], d_alu[17], d_alu[16], d_alu[15], d_alu[14], d_alu[13], d_alu[12], d_alu[11], d_alu[10], d_alu[9], d_alu[8], d_alu[7], d_alu[6], d_alu[5], d_alu[4], d_alu[3], d_alu[2], d_alu[1], d_alu[0])","mux3bit_0: mux3bit(net_2[0], net_2[1], net_2[2], IR[17], IR[16], IR[15], B[1], lire_de[2], lire_de[1], lire_de[0])","mux3bit_1: mux3bit(IR[23], IR[22], IR[21], IR[20], IR[19], IR[18], B[0], net_2[0], net_2[1], net_2[2])","mux32bit_0: mux32bit(IR[23], IR[23], IR[23], IR[23], IR[23], IR[23], IR[23], IR[22], IR[21], IR[20], IR[19], IR[18], IR[17], IR[16], IR[15], IR[14], IR[13], IR[12], IR[11], IR[10], IR[9], IR[8], IR[7], IR[6], IR[5], IR[4], IR[3], IR[2], IR[1], IR[0], gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, vdd, gnd, gnd, A, net_114[0], net_114[1], net_114[2], net_114[3], net_114[4], net_114[5], net_114[6], net_114[7], net_114[8], net_114[9], net_114[10], net_114[11], net_114[12], net_114[13], net_114[14], net_114[15], net_114[16], net_114[17], net_114[18], net_114[19], net_114[20], net_114[21], net_114[22], net_114[23], net_114[24], net_114[25], net_114[26], net_114[27], net_114[28], net_114[29], net_114[30], net_114[31])","reg32bit_0: reg32bit(effacer_tout, alu[31], alu[30], alu[29], alu[28], alu[27], alu[26], alu[25], alu[24], alu[23], alu[22], alu[21], alu[20], alu[19], alu[18], alu[17], alu[16], alu[15], alu[14], alu[13], alu[12], alu[11], alu[10], alu[9], alu[8], alu[7], alu[6], alu[5], alu[4], alu[3], alu[2], alu[1], alu[0], ecrire_T, horloge, T[31], T[30], T[29], T[28], T[27], T[26], T[25], T[24], T[23], T[22], T[21], T[20], T[19], T[18], T[17], T[16], T[15], T[14], T[13], T[12], T[11], T[10], T[9], T[8], T[7], T[6], T[5], T[4], T[3], T[2], T[1], T[0])","reg32bit_1: reg32bit(effacer_tout, mem_instruction[31], mem_instruction[30], mem_instruction[29], mem_instruction[28], mem_instruction[27], mem_instruction[26], mem_instruction[25], mem_instruction[24], mem_instruction[23], mem_instruction[22], mem_instruction[21], mem_instruction[20], mem_instruction[19], mem_instruction[18], mem_instruction[17], mem_instruction[16], mem_instruction[15], mem_instruction[14], mem_instruction[13], mem_instruction[12], mem_instruction[11], mem_instruction[10], mem_instruction[9], mem_instruction[8], mem_instruction[7], mem_instruction[6], mem_instruction[5], mem_instruction[4], mem_instruction[3], mem_instruction[2], mem_instruction[1], mem_instruction[0], ecrire_IR, horloge, IR[31], IR[30], IR[29], IR[28], IR[27], IR[26], IR[25], IR[24], IR[23], IR[22], IR[21], IR[20], IR[19], IR[18], IR[17], IR[16], IR[15], IR[14], IR[13], IR[12], IR[11], IR[10], IR[9], IR[8], IR[7], IR[6], IR[5], IR[4], IR[3], IR[2], IR[1], IR[0])","reg32bit_2: reg32bit(effacer_tout, prochain_eip[31], prochain_eip[30], prochain_eip[29], prochain_eip[28], prochain_eip[27], prochain_eip[26], prochain_eip[25], prochain_eip[24], prochain_eip[23], prochain_eip[22], prochain_eip[21], prochain_eip[20], prochain_eip[19], prochain_eip[18], prochain_eip[17], prochain_eip[16], prochain_eip[15], prochain_eip[14], prochain_eip[13], prochain_eip[12], prochain_eip[11], prochain_eip[10], prochain_eip[9], prochain_eip[8], prochain_eip[7], prochain_eip[6], prochain_eip[5], prochain_eip[4], prochain_eip[3], prochain_eip[2], prochain_eip[1], prochain_eip[0], ecrire_eip, horloge, eip[31], eip[30], eip[29], eip[28], eip[27], eip[26], eip[25], eip[24], eip[23], eip[22], eip[21], eip[20], eip[19], eip[18], eip[17], eip[16], eip[15], eip[14], eip[13], eip[12], eip[11], eip[10], eip[9], eip[8], eip[7], eip[6], eip[5], eip[4], eip[3], eip[2], eip[1], eip[0])","registre_0: registres(d_ecrire_R, E, d_ecrire_dans[2], d_ecrire_dans[1], d_ecrire_dans[0], effacer_tout, d_horloge, d_alu[31], d_alu[30], d_alu[29], d_alu[28], d_alu[27], d_alu[26], d_alu[25], d_alu[24], d_alu[23], d_alu[22], d_alu[21], d_alu[20], d_alu[19], d_alu[18], d_alu[17], d_alu[16], d_alu[15], d_alu[14], d_alu[13], d_alu[12], d_alu[11], d_alu[10], d_alu[9], d_alu[8], d_alu[7], d_alu[6], d_alu[5], d_alu[4], d_alu[3], d_alu[2], d_alu[1], d_alu[0], lire_de[2], lire_de[1], lire_de[0], Y[31], Y[30], Y[29], Y[28], Y[27], Y[26], Y[25], Y[24], Y[23], Y[22], Y[21], Y[20], Y[19], Y[18], Y[17], Y[16], Y[15], Y[14], Y[13], Y[12], Y[11], Y[10], Y[9], Y[8], Y[7], Y[6], Y[5], Y[4], Y[3], Y[2], Y[1], Y[0])","tri32bit_0: tri32bit(C, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, IR[14], IR[13], Y[31], Y[30], Y[29], Y[28], Y[27], Y[26], Y[25], Y[24], Y[23], Y[22], Y[21], Y[20], Y[19], Y[18], Y[17], Y[16], Y[15], Y[14], Y[13], Y[12], Y[11], Y[10], Y[9], Y[8], Y[7], Y[6], Y[5], Y[4], Y[3], Y[2], Y[1], Y[0])","tri32bit_1: tri32bit(D, IR[12], IR[12], IR[12], IR[12], IR[12], IR[12], IR[12], IR[12], IR[12], IR[12], IR[12], IR[12], IR[12], IR[12], IR[12], IR[12], IR[12], IR[12], IR[12], IR[12], IR[11], IR[10], IR[9], IR[8], IR[7], IR[6], IR[5], IR[4], IR[3], IR[2], IR[1], IR[0], Y[31], Y[30], Y[29], Y[28], Y[27], Y[26], Y[25], Y[24], Y[23], Y[22], Y[21], Y[20], Y[19], Y[18], Y[17], Y[16], Y[15], Y[14], Y[13], Y[12], Y[11], Y[10], Y[9], Y[8], Y[7], Y[6], Y[5], Y[4], Y[3], Y[2], Y[1], Y[0])","tri32bit_2: tri32bit(F, bus_memoire[31], bus_memoire[30], bus_memoire[29], bus_memoire[28], bus_memoire[27], bus_memoire[26], bus_memoire[25], bus_memoire[24], bus_memoire[23], bus_memoire[22], bus_memoire[21], bus_memoire[20], bus_memoire[19], bus_memoire[18], bus_memoire[17], bus_memoire[16], bus_memoire[15], bus_memoire[14], bus_memoire[13], bus_memoire[12], bus_memoire[11], bus_memoire[10], bus_memoire[9], bus_memoire[8], bus_memoire[7], bus_memoire[6], bus_memoire[5], bus_memoire[4], bus_memoire[3], bus_memoire[2], bus_memoire[1], bus_memoire[0], Y[31], Y[30], Y[29], Y[28], Y[27], Y[26], Y[25], Y[24], Y[23], Y[22], Y[21], Y[20], Y[19], Y[18], Y[17], Y[16], Y[15], Y[14], Y[13], Y[12], Y[11], Y[10], Y[9], Y[8], Y[7], Y[6], Y[5], Y[4], Y[3], Y[2], Y[1], Y[0])","tri32bit_3: tri32bit(G, alu[31], alu[30], alu[29], alu[28], alu[27], alu[26], alu[25], alu[24], alu[23], alu[22], alu[21], alu[20], alu[19], alu[18], alu[17], alu[16], alu[15], alu[14], alu[13], alu[12], alu[11], alu[10], alu[9], alu[8], alu[7], alu[6], alu[5], alu[4], alu[3], alu[2], alu[1], alu[0], bus_memoire[31], bus_memoire[30], bus_memoire[29], bus_memoire[28], bus_memoire[27], bus_memoire[26], bus_memoire[25], bus_memoire[24], bus_memoire[23], bus_memoire[22], bus_memoire[21], bus_memoire[20], bus_memoire[19], bus_memoire[18], bus_memoire[17], bus_memoire[16], bus_memoire[15], bus_memoire[14], bus_memoire[13], bus_memoire[12], bus_memoire[11], bus_memoire[10], bus_memoire[9], bus_memoire[8], bus_memoire[7], bus_memoire[6], bus_memoire[5], bus_memoire[4], bus_memoire[3], bus_memoire[2], bus_memoire[1], bus_memoire[0])","",#********* End of netlist *******************,#< and2,#< ground,#< or2,#< power,#< ALU,#< RAM1,#< RAM2,#< add32,#< debug_ecrire,#< mux3bit,#< mux32bit,#< reg32bit,#< registres,#< tri32bit]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell arch;1{sch}
Carch;1{sch}||schematic|1189181182109|1190124005203|
IALU;1{ic}|ALU@0||13|-21|XRRR||D5G4;
IRAM1;1{ic}|RAM1@0||-37|4|XR||D5G4;
IRAM2;1{ic}|RAM2@0||35|-33|R||D5G4;
Iadd32;1{ic}|add32@0||-27|-24|X||D5G4;
NAnd|and@0||41|-43|||X|
Ngeneric:Facet-Center|art@0||0|0||||AV
Nartwork:Box|art@1||15|22.5|16|15||
NWire_Con|conn@0||66|-12||||
NWire_Con|conn@1||-8|0||||
NWire_Con|conn@2||-10|-6||||
Idebug_ecrire;3{ic}|debug_ec@2||54|-1|||D5G4;
NGround|gnd@0||66|-15||||
Imux3bit;1{ic}|mux3bit@0||19|20|||D5G4;
Imux3bit;1{ic}|mux3bit@1||11|25|||D5G4;
Imux32bit;1{ic}|mux32bit@0||-15|-24|X||D5G4;
NOr|or@0||30|-43||||
NBus_Pin|pin@3||5|13||||
NBus_Pin|pin@4||19|13||||
NBus_Pin|pin@5||11|13||||
NBus_Pin|pin@6||7|18||||
NBus_Pin|pin@7||-10|23||||
NBus_Pin|pin@8||-10|27||||
NBus_Pin|pin@9||-10|18||||
Ngeneric:Invisible-Pin|pin@10||19|27|||||ART_message(D5G2;)S[mux,B]
NBus_Pin|pin@11||25|20||||
NBus_Pin|pin@12||5|27||||
NBus_Pin|pin@13||5|31||||
NBus_Pin|pin@14||31|31||||
NWire_Pin|pin@15||15|7||||
NWire_Pin|pin@16||3|11||||
NWire_Pin|pin@17||3|2||||
NBus_Pin|pin@18||13|6||||
NBus_Pin|pin@19||13|4||||
NBus_Pin|pin@20||13|-3||||
NBus_Pin|pin@21||13|-14||||
NWire_Pin|pin@22||22|-9||||
NWire_Pin|pin@23||22|-28||||
NBus_Pin|pin@24||66|-10||||
NBus_Pin|pin@25||-10|6||||
NBus_Pin|pin@27||-5|0||||
NBus_Pin|pin@28||-8|-3||||
NBus_Pin|pin@29||-7|-3||||
NBus_Pin|pin@30||-5|-2||||
NBus_Pin|pin@31||-11|4||||
NBus_Pin|pin@32||-11|27||||
NBus_Pin|pin@33||31|11||||
NBus_Pin|pin@34||31|12||||
NBus_Pin|pin@35||62|-2||||
NWire_Pin|pin@36||62|0||||
NWire_Pin|pin@37||18|-5||||
NWire_Pin|pin@38||18|-6.5||||
NWire_Pin|pin@39||45|3||||
NWire_Pin|pin@40||45|1||||
NBus_Pin|pin@41||46|-1||||
NWire_Pin|pin@42||45|5||||
NBus_Pin|pin@43||46|-3||||
NWire_Pin|pin@44||-26|33||||
NWire_Pin|pin@45||-20|33||||
NBus_Pin|pin@46||13|-33||||
NBus_Pin|pin@48||13|-27||||
NWire_Pin|pin@49||10|-29||||
NWire_Pin|pin@50||10|-31||||
NWire_Pin|pin@51||3|-36||||
NWire_Pin|pin@52||-20|-5||||
NBus_Pin|pin@53||-4|-27||||
NWire_Pin|pin@55||-28|2||||
NWire_Pin|pin@56||-28|0||||
NWire_Pin|pin@57||38|7||||
NBus_Pin|pin@58||13|-25||||
NBus_Pin|pin@60||37|-25||||
NWire_Pin|pin@61||49|5||||
NWire_Pin|pin@62||49|3||||
NWire_Pin|pin@63||49|1||||
NWire_Pin|pin@64||59|0||||
NBus_Pin|pin@65||49|-1||||
NBus_Pin|pin@66||49|-3||||
NBus_Pin|pin@67||59|-2||||
NBus_Pin|pin@68||46|-7||||
NBus_Pin|pin@69||37|4||||
NBus_Pin|pin@71||37|3||||
NBus_Pin|pin@72||46|-5||||
NBus_Pin|pin@73||62|-4||||
NWire_Pin|pin@74||62|2||||
NBus_Pin|pin@76||-4|-38||||
NBus_Pin|pin@77||11|-16||||
NBus_Pin|pin@78||-4|-16||||
NBus_Pin|pin@79||20|-18||||
NWire_Pin|pin@80||46|-31||||
NWire_Pin|pin@81||46|-35||||
NBus_Pin|pin@83||27|-33||||
NWire_Pin|pin@87||35|-43||||
NWire_Pin|pin@88||24|-41||||
NWire_Pin|pin@89||24|-45||||
NWire_Pin|pin@90||-48|6||||
NWire_Pin|pin@91||-48|2||||
NWire_Pin|pin@92||-39|-5||||
NBus_Pin|pin@93||-11|-3||||
NBus_Pin|pin@95||-20|-7||||
NBus_Pin|pin@96||-35|-7||||
NWire_Pin|pin@97||-26|-19||||
NWire_Pin|pin@98||-34|-12||||
NWire_Pin|pin@99||-34|-14||||
NBus_Pin|pin@100||-35|-26||||
NBus_Pin|pin@101||-35|-10||||
NBus_Pin|pin@102||-20|-22||||
NWire_Pin|pin@103||-33|-22||||
NWire_Pin|pin@104||-21|-26||||
NWire_Pin|pin@105||-15|-32||||
NBus_Pin|pin@106||-11|-4||||
NBus_Pin|pin@107||-10|-3||||
NBus_Pin|pin@108||-10|-9||||
NBus_Pin|pin@109||-8|-26||||
NBus_Pin|pin@110||-20|-10||||
NWire_Pin|pin@156||47|-45||||
NWire_Pin|pin@157||37|-43||||
NWire_Pin|pin@158||53|-41||||
NPower|pwr@0||-37|-7||||
Ireg32bit;1{ic}|reg32bit@0||3|-29|X||D5G4;
Ireg32bit;1{ic}|reg32bit@1||-20|2|||D5G4;
Ireg32bit;1{ic}|reg32bit@2||-26|-12|||D5G4;
Iregistres;1{ic}|registre@0||26|-1|||D5G4;
Itri32bit;1{ic}|tri32bit@0||3|6|||D5G4;
Itri32bit;1{ic}|tri32bit@1||3|-3|||D5G4;
Itri32bit;1{ic}|tri32bit@2||22|-14|X||D5G4;
Itri32bit;1{ic}|tri32bit@3||22|-33|||D5G4;
Awire|A|D5G2;||900|mux32bit@0|s|-15|-29|pin@105||-15|-32
Awire|B[0]|D5G1;Y-2;||900|mux3bit@1|s|11|20|pin@5||11|13
Abus|B[1:0]|D5G2;|-0.5|IJ1800|pin@3||5|13|pin@5||11|13
Awire|B[1]|D5G1;Y0.5;||900|mux3bit@0|s|19|15|pin@4||19|13
Awire|C|D5G2;||2700|tri32bit@0|en|3|9|pin@16||3|11
Awire|D|D5G2;||2700|tri32bit@1|en|3|0|pin@17||3|2
Awire|E|D5G2;||0|registre@0|activer_lecture|24|7|pin@15||15|7
Awire|F|D5G2;||2700|tri32bit@2|en|22|-11|pin@22||22|-9
Awire|F|D5G1;||0|or@0|a|26.5|-41|pin@88||24|-41
Awire|G|D5G2;||2700|tri32bit@3|en|22|-30|pin@23||22|-28
Awire|G|D5G1;||0|or@0|a|26.5|-45|pin@89||24|-45
Awire|G|D5G1;||1800|and@0|a|45|-45|pin@156||47|-45
Awire|IR[12]|D5G1;||900|conn@1||-8|0|pin@28||-8|-3
Abus|IR[17:15]|D5G1;||IJ0|pin@6||7|18|pin@9||-10|18
Abus|IR[20:18]|D5G1;||IJ0|mux3bit@1|b[3:0]|7|23|pin@7||-10|23
Abus|IR[23:21]|D5G1;||IJ0|pin@12||5|27|pin@8||-10|27
Awire|IR[23]|D5G1;||2700|conn@2||-10|-6|pin@107||-10|-3
Abus|IR[31:0]|D5G1;||IJ0|pin@31||-11|4|reg32bit@1|q[31:0]|-16|4
Abus|IR12[18:0]|D5G1;X2;||IJ1800|conn@1||-8|0|pin@27||-5|0
Abus|IR12[18:0],IR[12:0]|D5G1;||IJ0|tri32bit@1|in[31:0]|-2|-3|pin@29||-7|-3
Abus|IR23[5:0]|D5G1;||IJ900|conn@2||-10|-6|pin@108||-10|-9
Abus|IR23[5:0],IR[23:0],zero[1:0]|D5G1;||IJ2700|mux32bit@0|i0[2:0]|-11|-22|pin@106||-11|-4
Abus|T[31:0]|D5G1;||IJ0|reg32bit@0|q[31:0]|-1|-27|pin@53||-4|-27
Abus|Y[31:0]|D5G1.5;X2;||IJ2700|ALU@0|b[31:0]|13|-18|pin@21||13|-14
Abus|alu[31:0]|D5G1;||IJ0|debug_ec@2|val_normal[31:0]|49|-7|pin@68||46|-7
Abus|alu[31:0]|D5G1.5;||IJ2700|pin@58||13|-25|ALU@0|o[31:0]|13|-24
Abus|alu_op[6:0]|D5G1;||IJ1800|ALU@0|op[5:0]|15|-18|pin@79||20|-18
Abus|bus_memoire[31:0]|D5G1;Y-5;||IJ900|tri32bit@2|in[31:0]|27|-14|tri32bit@3|out[31:0]|27|-33
Abus|d_alu[31:0]|D5G1;||IJ1800|registre@0|in[31:0]|36|4|pin@69||37|4
Abus|d_alu[31:0]|D5G1;||IJ1800|debug_ec@2|val_out[31:0]|59|-4|pin@73||62|-4
Awire|d_ecrire_R|D5G1;||1800|registre@0|activer_ecriture|32|7|pin@57||38|7
Awire|d_ecrire_R|D5G1;||1800|debug_ec@2|ecrire_out|59|2|pin@74||62|2
Abus|d_ecrire_dans[2:0]|D5G1;||IJ2700|registre@0|ecrire_quel[2:0]|31|9|pin@33||31|11
Abus|d_ecrire_dans[2:0]|D5G1;||IJ0|pin@35||62|-2|pin@67||59|-2
Awire|d_horloge|D5G1;||0|registre@0|horloge|21|-5|pin@37||18|-5
Awire|d_horloge|D5G1;||0|pin@36||62|0|pin@64||59|0
Awire|debug_ecrire|D5G1;||1800|pin@42||45|5|pin@61||49|5
Abus|debug_reg[2:0]|D5G1;||IJ1800|pin@41||46|-1|pin@65||49|-1
Abus|debug_val[31:0]|D5G1;||IJ0|debug_ec@2|val_debug[31:0]|49|-5|pin@72||46|-5
Awire|dump_mem|D5G1;||0|pin@81||46|-35|RAM2@0|debug_dump|42|-35
Awire|ecrire_IR|D5G1;||0|reg32bit@1|ecrire|-24|0|pin@56||-28|0
Awire|ecrire_R|D5G1;||1800|pin@39||45|3|pin@62||49|3
Awire|ecrire_T|D5G1.5;||1800|reg32bit@0|ecrire|7|-31|pin@50||10|-31
Abus|ecrire_dans[2:0]|D5G1;||IJ900|pin@14||31|31|pin@34||31|12
Abus|ecrire_dans[2:0]|D5G1;||IJ1800|pin@43||46|-3|pin@66||49|-3
Awire|ecrire_eip|D5G1.5;||0|reg32bit@2|ecrire|-30|-14|pin@99||-34|-14
Awire|effacer_tout|D5G1;||0|registre@0|effacer_tout|21|-6.5|pin@38||18|-6.5
Awire|effacer_tout|D5G1;||900|reg32bit@0|clr|3|-34|pin@51||3|-36
Awire|effacer_tout|D5G1;||900|reg32bit@1|clr|-20|-3|pin@52||-20|-5
Awire|effacer_tout|D5G1;||0|pin@80||46|-31|RAM2@0|reset|42|-31
Awire|effacer_tout|D5G1;||0|RAM1@0|reset|-44|6|pin@90||-48|6
Awire|effacer_tout|D5G1;||900|reg32bit@2|clr|-26|-17|pin@97||-26|-19
Abus|eip[31:0]|D5G1;||IJ0|pin@95||-20|-7|pin@96||-35|-7
Awire|horloge|D5G1;||1800|reg32bit@0|horloge|7|-29|pin@49||10|-29
Awire|horloge|D5G1;||0|reg32bit@1|horloge|-24|2|pin@55||-28|2
Awire|horloge|D5G1;||1800|pin@40||45|1|pin@63||49|1
Awire|horloge|D5G1;||0|reg32bit@2|horloge|-30|-12|pin@98||-34|-12
Abus|lire_de[2:0]|D5G1;||IJ900|pin@11||25|20|registre@0|lire_quel[2:0]|25|9
Abus|mem_instruction[31:0]|D5G1;||IJ1800|RAM1@0|data[31:0]|-30|4|reg32bit@1|d[31:0]|-24|4
Awire|mem_write_strobe|D5G1;||1800|and@0|a|45|-41|pin@158||53|-41
Abus|net@2|||IJ900|mux3bit@1|c[3:0]|15|25|mux3bit@0|a[3:0]|15|22
Abus|net@3||-0.5|IJ1800|pin@5||11|13|pin@4||19|13
Abus|net@9|||IJ0|mux3bit@0|b[3:0]|15|18|pin@6||7|18
Abus|net@10|||IJ1800|mux3bit@0|c[3:0]|23|20|pin@11||25|20
Abus|net@12|||IJ0|mux3bit@1|a[3:0]|7|27|pin@12||5|27
Abus|net@13|||IJ2700|pin@12||5|27|pin@13||5|31
Abus|net@14|||IJ1800|pin@13||5|31|pin@14||31|31
Abus|net@16|||IJ1800|tri32bit@0|out[31:0]|8|6|pin@18||13|6
Abus|net@17|||IJ0|registre@0|out[31:0]|20|4|pin@19||13|4
Abus|net@18|||IJ900|pin@18||13|6|pin@19||13|4
Abus|net@19|||IJ900|pin@19||13|4|pin@20||13|-3
Abus|net@20|||IJ0|pin@20||13|-3|tri32bit@1|out[31:0]|8|-3
Abus|net@21|||IJ900|pin@20||13|-3|pin@21||13|-14
Abus|net@22|||IJ0|tri32bit@2|out[31:0]|17|-14|pin@21||13|-14
Awire|net@25|||2700|gnd@0||66|-13|conn@0||66|-12
Abus|net@30|||IJ900|pin@27||-5|0|pin@30||-5|-2
Abus|net@32|||IJ2700|pin@31||-11|4|pin@32||-11|27
Awire|net@44|||1800|pin@44||-26|33|pin@45||-20|33
Abus|net@46|||IJ0|tri32bit@3|in[31:0]|17|-33|pin@46||13|-33
Abus|net@48|||IJ0|pin@48||13|-27|reg32bit@0|d[31:0]|7|-27
Abus|net@49|||IJ2700|pin@46||13|-33|pin@48||13|-27
Abus|net@55|||IJ2700|pin@48||13|-27|pin@58||13|-25
Abus|net@59|||IJ1800|pin@58||13|-25|pin@60||37|-25
Awire|net@60|||900|pin@61||49|5|debug_ec@2|ecrire_debug|49|5
Awire|net@61|||0|pin@62||49|3|debug_ec@2|ecrire_normal|49|3
Awire|net@62|||0|pin@63||49|1|debug_ec@2|horloge|49|1
Abus|net@63|||IJ0|pin@65||49|-1|debug_ec@2|reg_debug[2:0]|49|-1
Abus|net@64|||IJ0|pin@66||49|-3|debug_ec@2|reg_normal[2:0]|49|-3
Awire|net@65|||0|pin@64||59|0|debug_ec@2|horloge_out|59|0
Abus|net@66|||IJ0|pin@67||59|-2|debug_ec@2|reg_out[2:0]|59|-2
Abus|net@70|||IJ2700|pin@60||37|-25|pin@71||37|3
Abus|net@74|||IJ900|pin@53||-4|-27|pin@76||-4|-38
Abus|net@81|||IJ0|pin@77||11|-16|pin@78||-4|-16
Abus|net@82|||IJ900|pin@78||-4|-16|pin@53||-4|-27
Abus|net@84|||IJ0|tri32bit@3|out[31:0]|27|-33|pin@83||27|-33
Abus|net@86|||IJ1800|pin@76||-4|-38|RAM2@0|addr[31:0]|33|-38
Abus|net@87|||IJ1800|pin@83||27|-33|RAM2@0|data[31:0]|28|-33
Awire|net@93|||1800|or@0|y|34.5|-43|pin@87||35|-43
Awire|net@94|||2700|pin@87||35|-43|RAM2@0|cs|35|-38
Awire|net@99|||900|RAM1@0|cs|-37|-1|pwr@0||-37|-7
Abus|net@100|||IJ900|pin@31||-11|4|pin@93||-11|-3
Abus|net@104|||IJ2700|pin@96||-35|-7|RAM1@0|addr[31:0]|-35|-1
Abus|net@108|||IJ0|add32@0|sum[31:0]|-32|-26|pin@100||-35|-26
Abus|net@112|||IJ0|pin@102||-20|-22|add32@0|a[31:0]|-22|-22
Awire|net@113|||0|add32@0|c_out|-32|-22|pin@103||-33|-22
Abus|net@114|||IJ0|mux32bit@0|o[2:0]|-19|-24|add32@0|b[31:0]|-22|-24
Abus|net@117|||IJ0|pin@28||-8|-3|pin@107||-10|-3
Abus|net@118|||IJ0|pin@107||-10|-3|pin@93||-11|-3
Abus|net@119|||IJ900|pin@110||-20|-10|pin@102||-20|-22
Abus|net@120|||IJ0|reg32bit@2|d[31:0]|-30|-10|pin@101||-35|-10
Abus|net@121|||IJ900|pin@95||-20|-7|pin@110||-20|-10
Abus|net@122|||IJ1800|reg32bit@2|q[31:0]|-22|-10|pin@110||-20|-10
Awire|net@132|||0|and@0|y|37.5|-43|pin@157||37|-43
Awire|net@134|||900|RAM2@0|rw|37|-38|pin@157||37|-43
Abus|prochain_eip[31:0]|D5G1;||IJ2700|pin@100||-35|-26|pin@101||-35|-10
Abus|x[31:0]|D5G1.5;X-2;||IJ900|pin@77||11|-16|ALU@0|a[31:0]|11|-18
Awire|zero[0]|D5G1;||0|RAM1@0|debug_dump|-44|2|pin@91||-48|2
Awire|zero[0]|D5G1;||900|RAM1@0|rw|-39|-1|pin@92||-39|-5
Awire|zero[0]|D5G1;||1800|add32@0|c_in|-22|-26|pin@104||-21|-26
Abus|zero[31:0]|D5G1;Y1;||FIJ2700|conn@0||66|-12|pin@24||66|-10
Abus|zero[31:2],IR[14:13]|D5G1;||IJ0|tri32bit@0|in[31:0]|-2|6|pin@25||-10|6
Abus|zero[31:3],vdd,zero[1:0]|D5G1;X1;||IJ1800|mux32bit@0|i1[2:0]|-11|-26|pin@109||-8|-26
Ehorloge||D5G2;|pin@44||C
X

# Cell arch;1{vhdl}
Carch;1{vhdl}||artwork|1190005891031|1190124018859||FACET_message()S[-- VHDL automatically generated by Electric 8.05 for cell 'arch{sch}',entity arch is port(horloge: inout BIT);,  end arch;,"",architecture arch_BODY of arch is,"  component ALU port(a[31], a[30], a[29], a[28], a[27], a[26], a[25], a[24], a[23], a[22], a[21], a[20], a[19], a[18], a[17], a[16], a[15], a[14], a[13], a[12], a[11], a[10], a[9], a[8], a[7], a[6], a[5], a[4], a[3], a[2], a[1], a[0], b[31], b[30], b[29], b[28], b[27], b[26], b[25], b[24], b[23], b[22], b[21], b[20], b[19], b[18], b[17], b[16], b[15], b[14], b[13], b[12], b[11], b[10], b[9], b[8], b[7], b[6], b[5], b[4], b[3], b[2], b[1], b[0], op[6], op[5], op[4], op[3], op[2], op[1], op[0]: in BIT; o[31], o[30], o[29], o[28], o[27], o[26], o[25], o[24], o[23], o[22], o[21], o[20], o[19], o[18], o[17], o[16], o[15], o[14], o[13], o[12], o[11], o[10], o[9], o[8], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0]: out BIT);",    end component;,"  component RAM1 port(addr[31], addr[30], addr[29], addr[28], addr[27], addr[26], addr[25], addr[24], addr[23], addr[22], addr[21], addr[20], addr[19], addr[18], addr[17], addr[16], addr[15], addr[14], addr[13], addr[12], addr[11], addr[10], addr[9], addr[8], addr[7], addr[6], addr[5], addr[4], addr[3], addr[2], addr[1], addr[0], cs, rw: in BIT; data[31], data[30], data[29], data[28], data[27], data[26], data[25], data[24], data[23], data[22], data[21], data[20], data[19], data[18], data[17], data[16], data[15], data[14], data[13], data[12], data[11], data[10], data[9], data[8], data[7], data[6], data[5], data[4], data[3], data[2], data[1], data[0], debug_dump, reset: inout BIT);",    end component;,"  component RAM2 port(addr[31], addr[30], addr[29], addr[28], addr[27], addr[26], addr[25], addr[24], addr[23], addr[22], addr[21], addr[20], addr[19], addr[18], addr[17], addr[16], addr[15], addr[14], addr[13], addr[12], addr[11], addr[10], addr[9], addr[8], addr[7], addr[6], addr[5], addr[4], addr[3], addr[2], addr[1], addr[0], cs, rw: in BIT; data[31], data[30], data[29], data[28], data[27], data[26], data[25], data[24], data[23], data[22], data[21], data[20], data[19], data[18], data[17], data[16], data[15], data[14], data[13], data[12], data[11], data[10], data[9], data[8], data[7], data[6], data[5], data[4], data[3], data[2], data[1], data[0], debug_dump, reset: inout BIT);",    end component;,"  component add32 port(a[31], a[30], a[29], a[28], a[27], a[26], a[25], a[24], a[23], a[22], a[21], a[20], a[19], a[18], a[17], a[16], a[15], a[14], a[13], a[12], a[11], a[10], a[9], a[8], a[7], a[6], a[5], a[4], a[3], a[2], a[1], a[0], b[31], b[30], b[29], b[28], b[27], b[26], b[25], b[24], b[23], b[22], b[21], b[20], b[19], b[18], b[17], b[16], b[15], b[14], b[13], b[12], b[11], b[10], b[9], b[8], b[7], b[6], b[5], b[4], b[3], b[2], b[1], b[0], c_in: in BIT; c_out, sum[31], sum[30], sum[29], sum[28], sum[27], sum[26], sum[25], sum[24], sum[23], sum[22], sum[21], sum[20], sum[19], sum[18], sum[17], sum[16], sum[15], sum[14], sum[13], sum[12], sum[11], sum[10], sum[9], sum[8], sum[7], sum[6], sum[5], sum[4], sum[3], sum[2], sum[1], sum[0]: out BIT);",    end component;,"  component and2 port(a1, a2: in BIT; y: out BIT);",    end component;,"  component debug_ecrire port(ecrire_debug, ecrire_normal, horloge, reg_debug[2], reg_debug[1], reg_debug[0], reg_normal[2], reg_normal[1], reg_normal[0], val_debug[31], val_debug[30], val_debug[29], val_debug[28], val_debug[27], val_debug[26], val_debug[25], val_debug[24], val_debug[23], val_debug[22], val_debug[21], val_debug[20], val_debug[19], val_debug[18], val_debug[17], val_debug[16], val_debug[15], val_debug[14], val_debug[13], val_debug[12], val_debug[11], val_debug[10], val_debug[9], val_debug[8], val_debug[7], val_debug[6], val_debug[5], val_debug[4], val_debug[3], val_debug[2], val_debug[1], val_debug[0], val_normal[31], val_normal[30], val_normal[29], val_normal[28], val_normal[27], val_normal[26], val_normal[25], val_normal[24], val_normal[23], val_normal[22], val_normal[21], val_normal[20], val_normal[19], val_normal[18], val_normal[17], val_normal[16], val_normal[15], val_normal[14], val_normal[13], val_normal[12], val_normal[11], val_normal[10], val_normal[9], val_normal[8], val_normal[7], val_normal[6], val_normal[5], val_normal[4], val_normal[3], val_normal[2], val_normal[1], val_normal[0]: in BIT; ecrire_out, horloge_out, reg_out[2], reg_out[1], reg_out[0], val_out[31], val_out[30], val_out[29], val_out[28], val_out[27], val_out[26], val_out[25], val_out[24], val_out[23], val_out[22], val_out[21], val_out[20], val_out[19], val_out[18], val_out[17], val_out[16], val_out[15], val_out[14], val_out[13], val_out[12], val_out[11], val_out[10], val_out[9], val_out[8], val_out[7], val_out[6], val_out[5], val_out[4], val_out[3], val_out[2], val_out[1], val_out[0]: out BIT);",    end component;,  component ground port(gnd: out BIT);,    end component;,"  component mux3bit port(i0[2], i0[1], i0[0], i1[2], i1[1], i1[0], s: in BIT; o[2], o[1], o[0]: out BIT);",    end component;,"  component mux32bit port(i0[31], i0[30], i0[29], i0[28], i0[27], i0[26], i0[25], i0[24], i0[23], i0[22], i0[21], i0[20], i0[19], i0[18], i0[17], i0[16], i0[15], i0[14], i0[13], i0[12], i0[11], i0[10], i0[9], i0[8], i0[7], i0[6], i0[5], i0[4], i0[3], i0[2], i0[1], i0[0], i1[31], i1[30], i1[29], i1[28], i1[27], i1[26], i1[25], i1[24], i1[23], i1[22], i1[21], i1[20], i1[19], i1[18], i1[17], i1[16], i1[15], i1[14], i1[13], i1[12], i1[11], i1[10], i1[9], i1[8], i1[7], i1[6], i1[5], i1[4], i1[3], i1[2], i1[1], i1[0], s: in BIT; o[31], o[30], o[29], o[28], o[27], o[26], o[25], o[24], o[23], o[22], o[21], o[20], o[19], o[18], o[17], o[16], o[15], o[14], o[13], o[12], o[11], o[10], o[9], o[8], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0]: out BIT);",    end component;,"  component or2 port(a1, a2: in BIT; y: out BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"  component reg32bit port(clr, d[31], d[30], d[29], d[28], d[27], d[26], d[25], d[24], d[23], d[22], d[21], d[20], d[19], d[18], d[17], d[16], d[15], d[14], d[13], d[12], d[11], d[10], d[9], d[8], d[7], d[6], d[5], d[4], d[3], d[2], d[1], d[0], ecrire, horloge: in BIT; q[31], q[30], q[29], q[28], q[27], q[26], q[25], q[24], q[23], q[22], q[21], q[20], q[19], q[18], q[17], q[16], q[15], q[14], q[13], q[12], q[11], q[10], q[9], q[8], q[7], q[6], q[5], q[4], q[3], q[2], q[1], q[0]: out BIT);",    end component;,"  component registres port(activer_ecriture, activer_lecture, ecrire_quel[2], ecrire_quel[1], ecrire_quel[0], effacer_tout, horloge, in[31], in[30], in[29], in[28], in[27], in[26], in[25], in[24], in[23], in[22], in[21], in[20], in[19], in[18], in[17], in[16], in[15], in[14], in[13], in[12], in[11], in[10], in[9], in[8], in[7], in[6], in[5], in[4], in[3], in[2], in[1], in[0], lire_quel[2], lire_quel[1], lire_quel[0]: in BIT; out[31], out[30], out[29], out[28], out[27], out[26], out[25], out[24], out[23], out[22], out[21], out[20], out[19], out[18], out[17], out[16], out[15], out[14], out[13], out[12], out[11], out[10], out[9], out[8], out[7], out[6], out[5], out[4], out[3], out[2], out[1], out[0]: out BIT);",    end component;,"  component tri32bit port(en, in[31], in[30], in[29], in[28], in[27], in[26], in[25], in[24], in[23], in[22], in[21], in[20], in[19], in[18], in[17], in[16], in[15], in[14], in[13], in[12], in[11], in[10], in[9], in[8], in[7], in[6], in[5], in[4], in[3], in[2], in[1], in[0]: in BIT; out[31], out[30], out[29], out[28], out[27], out[26], out[25], out[24], out[23], out[22], out[21], out[20], out[19], out[18], out[17], out[16], out[15], out[14], out[13], out[12], out[11], out[10], out[9], out[8], out[7], out[6], out[5], out[4], out[3], out[2], out[1], out[0]: out BIT);",    end component;,"","  signal d_alu[23], mem_instruction[1], prochain_eip[5], lire_de[2], alu_op[2], ","    d_alu[3], T[23], debug_val[9], prochain_eip[18], Y[29], effacer_tout, ","    d_alu[10], mem_instruction[2], Y[19], net_132, prochain_eip[6], alu_op[1], ","    d_alu[2], T[10], d_alu[30], T[24], d_alu[24], prochain_eip[19], D, d_alu[21], ","    E, F, G, A, C, mem_instruction[30], prochain_eip[8], Y[18], alu_op[4], ","    d_alu[11], T[11], bus_memoire[1], d_alu[31], prochain_eip[7], IR[0], ","    d_alu[1], T[21], lire_de[0], d_alu[22], prochain_eip[9], mem_instruction[0], ","    mem_instruction[31], d_alu[12], Y[17], alu_op[3], bus_memoire[0], lire_de[1], ","    T[12], T[22], d_alu[0], Y[16], Y[26], net_114[9], debug_val[5], vdd, T[27], ","    d_alu[7], mem_instruction[6], T[13], Y[15], Y[25], net_114[8], d_alu[20], ","    debug_val[6], d_ecrire_dans[2], eip[19], T[28], T[14], d_alu[6], ","    mem_instruction[7], ecrire_IR, mem_instruction[3], Y[28], Y[14], eip[18], ","    Y[0], T[25], dump_mem, debug_val[7], mem_instruction[20], alu_op[0], ","    d_alu[5], T[15], mem_instruction[4], Y[27], Y[13], T[26], Y[1], debug_val[8], ","    mem_instruction[5], mem_instruction[21], d_alu[4], net_113, eip[17], T[16], ","    eip[16], T[17], mem_instruction[22], mem_instruction[12], net_114[5], Y[2], ","    net_2[0], net_114[19], alu[6], debug_val[1], bus_memoire[30], bus_memoire[8], ","    prochain_eip[31], eip[15], mem_instruction[23], net_114[4], ","    mem_instruction[13], Y[3], net_114[18], mem_write_strobe, bus_memoire[31], ","    debug_val[2], bus_memoire[7], alu[7], T[18], mem_instruction[8], ","    mem_instruction[24], eip[14], d_alu[9], net_2[2], Y[4], mem_instruction[10], ","    debug_val[3], net_114[7], T[29], net_114[17], alu[8], T[19], eip[13], ","    prochain_eip[0], d_alu[8], net_2[1], mem_instruction[9], mem_instruction[25], ","    mem_instruction[11], debug_val[4], Y[5], net_114[6], net_114[16], alu[9], ","    prochain_eip[30], bus_memoire[9], Y[6], mem_instruction[16], net_114[1], ","    T[9], mem_instruction[26], bus_memoire[3], eip[12], net_114[29], ","    prochain_eip[1], eip[20], eip[30], alu[2], Y[7], net_114[0], ","    mem_instruction[17], bus_memoire[2], mem_instruction[27], eip[11], ","    net_114[28], prochain_eip[2], mem_instruction[18], alu[3], ","    mem_instruction[14], net_114[3], eip[10], prochain_eip[3], Y[8], ","    mem_instruction[28], bus_memoire[5], mem_instruction[29], bus_memoire[6], ","    alu[4], mem_instruction[15], net_114[2], Y[9], bus_memoire[4], ","    prochain_eip[4], debug_val[0], alu[5], eip[31], debug_val[16], alu[16], ","    alu[26], eip[1], eip[23], T[8], net_114[22], IR[21], debug_val[17], alu[27], ","    mem_instruction[19], alu[17], eip[2], eip[24], net_114[23], IR[20], T[7], ","    debug_val[14], alu[28], alu[1], alu[14], bus_memoire[21], eip[21], eip[3], ","    net_114[10], T[6], net_114[20], gnd, alu[15], alu[29], alu[0], debug_val[15], ","    bus_memoire[20], eip[22], net_114[11], eip[0], eip[4], T[5], net_114[21], ","    debug_reg[1], bus_memoire[23], prochain_eip[20], T[4], bus_memoire[13], ","    net_114[26], IR[25], IR[9], eip[5], eip[27], IR[11], debug_val[26], ","    net_114[12], debug_reg[0], bus_memoire[22], ecrire_T, T[3], bus_memoire[12], ","    net_114[27], ecrire_R, IR[24], ecrire_eip, eip[6], IR[10], eip[28], ","    net_114[13], debug_val[27], bus_memoire[25], alu[18], bus_memoire[11], T[2], ","    debug_val[18], eip[7], B[0], IR[23], net_114[24], net_114[14], IR[13], ","    debug_val[28], eip[25], alu[19], bus_memoire[24], debug_reg[2], ","    bus_memoire[10], T[1], eip[8], debug_val[19], B[1], net_114[25], IR[22], ","    debug_val[29], net_114[15], IR[12], eip[26], bus_memoire[28], debug_val[22], ","    IR[5], IR[29], eip[9], IR[15], bus_memoire[18], Y[23], prochain_eip[10], ","    T[30], T[0], prochain_eip[24], d_alu[26], bus_memoire[27], debug_val[23], ","    IR[6], IR[14], IR[28], d_alu[19], bus_memoire[17], bus_memoire[16], Y[24], ","    d_alu[25], prochain_eip[23], bus_memoire[26], IR[27], debug_val[24], IR[7], ","    eip[29], d_ecrire_dans[0], d_alu[18], IR[17], Y[21], prochain_eip[12], ","    bus_memoire[15], d_alu[28], net_114[30], prochain_eip[22], alu[20], IR[26], ","    bus_memoire[29], debug_val[25], IR[8], d_ecrire_dans[1], IR[16], d_alu[17], ","    prochain_eip[11], T[31], bus_memoire[14], Y[22], prochain_eip[21], d_alu[27], ","    alu[21], net_114[31], prochain_eip[15], IR[30], d_alu[16], IR[19], T[20], ","    debug_ecrire_, IR[1], prochain_eip[29], alu[22], alu[12], prochain_eip[14], ","    debug_val[12], IR[31], IR[18], d_alu[15], Y[10], prochain_eip[28], IR[2], ","    Y[30], alu[23], d_alu[29], alu[13], prochain_eip[13], Y[20], debug_val[13], ","    d_alu[14], net_93, debug_val[20], alu[30], prochain_eip[17], IR[3], ","    prochain_eip[27], Y[11], debug_val[30], alu[24], Y[31], debug_val[10], ","    alu[10], alu_op[5], alu[31], debug_val[21], bus_memoire[19], d_alu[13], ","    prochain_eip[16], Y[12], prochain_eip[26], IR[4], debug_val[31], d_horloge, ","    alu[25], d_ecrire_R, prochain_eip[25], debug_val[11], alu[11], alu_op[6]: BIT;","",begin,"  and_0: and2 port map(G, mem_write_strobe, net_132);",  gnd_0: ground port map(gnd);,"  or_0: or2 port map(F, G, net_93);",  pwr_0: power port map(vdd);,"  ALU_0: ALU port map(T[31], T[30], T[29], T[28], T[27], T[26], T[25], T[24], T[23], T[22], T[21], T[20], T[19], T[18], T[17], T[16], T[15], T[14], T[13], T[12], T[11], T[10], T[9], T[8], T[7], T[6], T[5], T[4], T[3], T[2], T[1], T[0], Y[31], Y[30], Y[29], Y[28], Y[27], Y[26], Y[25], Y[24], Y[23], Y[22], Y[21], Y[20], Y[19], Y[18], Y[17], Y[16], Y[15], Y[14], Y[13], Y[12], Y[11], Y[10], Y[9], Y[8], Y[7], Y[6], Y[5], Y[4], Y[3], Y[2], Y[1], Y[0], alu_op[6], alu_op[5], alu_op[4], alu_op[3], alu_op[2], alu_op[1], alu_op[0], alu[31], alu[30], alu[29], alu[28], alu[27], alu[26], alu[25], alu[24], alu[23], alu[22], alu[21], alu[20], alu[19], alu[18], alu[17], alu[16], alu[15], alu[14], alu[13], alu[12], alu[11], alu[10], alu[9], alu[8], alu[7], alu[6], alu[5], alu[4], alu[3], alu[2], alu[1], alu[0]);","  RAM1_0: RAM1 port map(eip[31], eip[30], eip[29], eip[28], eip[27], eip[26], eip[25], eip[24], eip[23], eip[22], eip[21], eip[20], eip[19], eip[18], eip[17], eip[16], eip[15], eip[14], eip[13], eip[12], eip[11], eip[10], eip[9], eip[8], eip[7], eip[6], eip[5], eip[4], eip[3], eip[2], eip[1], eip[0], vdd, gnd, mem_instruction[31], mem_instruction[30], mem_instruction[29], mem_instruction[28], mem_instruction[27], mem_instruction[26], mem_instruction[25], mem_instruction[24], mem_instruction[23], mem_instruction[22], mem_instruction[21], mem_instruction[20], mem_instruction[19], mem_instruction[18], mem_instruction[17], mem_instruction[16], mem_instruction[15], mem_instruction[14], mem_instruction[13], mem_instruction[12], mem_instruction[11], mem_instruction[10], mem_instruction[9], mem_instruction[8], mem_instruction[7], mem_instruction[6], mem_instruction[5], mem_instruction[4], mem_instruction[3], mem_instruction[2], mem_instruction[1], mem_instruction[0], gnd, effacer_tout);","  RAM2_0: RAM2 port map(T[31], T[30], T[29], T[28], T[27], T[26], T[25], T[24], T[23], T[22], T[21], T[20], T[19], T[18], T[17], T[16], T[15], T[14], T[13], T[12], T[11], T[10], T[9], T[8], T[7], T[6], T[5], T[4], T[3], T[2], T[1], T[0], net_93, net_132, bus_memoire[31], bus_memoire[30], bus_memoire[29], bus_memoire[28], bus_memoire[27], bus_memoire[26], bus_memoire[25], bus_memoire[24], bus_memoire[23], bus_memoire[22], bus_memoire[21], bus_memoire[20], bus_memoire[19], bus_memoire[18], bus_memoire[17], bus_memoire[16], bus_memoire[15], bus_memoire[14], bus_memoire[13], bus_memoire[12], bus_memoire[11], bus_memoire[10], bus_memoire[9], bus_memoire[8], bus_memoire[7], bus_memoire[6], bus_memoire[5], bus_memoire[4], bus_memoire[3], bus_memoire[2], bus_memoire[1], bus_memoire[0], dump_mem, effacer_tout);","  add32_0: add32 port map(eip[31], eip[30], eip[29], eip[28], eip[27], eip[26], eip[25], eip[24], eip[23], eip[22], eip[21], eip[20], eip[19], eip[18], eip[17], eip[16], eip[15], eip[14], eip[13], eip[12], eip[11], eip[10], eip[9], eip[8], eip[7], eip[6], eip[5], eip[4], eip[3], eip[2], eip[1], eip[0], net_114[0], net_114[1], net_114[2], net_114[3], net_114[4], net_114[5], net_114[6], net_114[7], net_114[8], net_114[9], net_114[10], net_114[11], net_114[12], net_114[13], net_114[14], net_114[15], net_114[16], net_114[17], net_114[18], net_114[19], net_114[20], net_114[21], net_114[22], net_114[23], net_114[24], net_114[25], net_114[26], net_114[27], net_114[28], net_114[29], net_114[30], net_114[31], gnd, net_113, prochain_eip[31], prochain_eip[30], prochain_eip[29], prochain_eip[28], prochain_eip[27], prochain_eip[26], prochain_eip[25], prochain_eip[24], prochain_eip[23], prochain_eip[22], prochain_eip[21], prochain_eip[20], prochain_eip[19], prochain_eip[18], prochain_eip[17], prochain_eip[16], prochain_eip[15], prochain_eip[14], prochain_eip[13], prochain_eip[12], prochain_eip[11], prochain_eip[10], prochain_eip[9], prochain_eip[8], prochain_eip[7], prochain_eip[6], prochain_eip[5], prochain_eip[4], prochain_eip[3], prochain_eip[2], prochain_eip[1], prochain_eip[0]);","  debug_ec_2: debug_ecrire port map(debug_ecrire_, ecrire_R, horloge, debug_reg[2], debug_reg[1], debug_reg[0], IR[23], IR[22], IR[21], debug_val[31], debug_val[30], debug_val[29], debug_val[28], debug_val[27], debug_val[26], debug_val[25], debug_val[24], debug_val[23], debug_val[22], debug_val[21], debug_val[20], debug_val[19], debug_val[18], debug_val[17], debug_val[16], debug_val[15], debug_val[14], debug_val[13], debug_val[12], debug_val[11], debug_val[10], debug_val[9], debug_val[8], debug_val[7], debug_val[6], debug_val[5], debug_val[4], debug_val[3], debug_val[2], debug_val[1], debug_val[0], alu[31], alu[30], alu[29], alu[28], alu[27], alu[26], alu[25], alu[24], alu[23], alu[22], alu[21], alu[20], alu[19], alu[18], alu[17], alu[16], alu[15], alu[14], alu[13], alu[12], alu[11], alu[10], alu[9], alu[8], alu[7], alu[6], alu[5], alu[4], alu[3], alu[2], alu[1], alu[0], d_ecrire_R, d_horloge, d_ecrire_dans[2], d_ecrire_dans[1], d_ecrire_dans[0], d_alu[31], d_alu[30], d_alu[29], d_alu[28], d_alu[27], d_alu[26], d_alu[25], d_alu[24], d_alu[23], d_alu[22], d_alu[21], d_alu[20], d_alu[19], d_alu[18], d_alu[17], d_alu[16], d_alu[15], d_alu[14], d_alu[13], d_alu[12], d_alu[11], d_alu[10], d_alu[9], d_alu[8], d_alu[7], d_alu[6], d_alu[5], d_alu[4], d_alu[3], d_alu[2], d_alu[1], d_alu[0]);","  mux3bit_0: mux3bit port map(net_2[0], net_2[1], net_2[2], IR[17], IR[16], IR[15], B[1], lire_de[2], lire_de[1], lire_de[0]);","  mux3bit_1: mux3bit port map(IR[23], IR[22], IR[21], IR[20], IR[19], IR[18], B[0], net_2[0], net_2[1], net_2[2]);","  mux32bit_0: mux32bit port map(IR[23], IR[23], IR[23], IR[23], IR[23], IR[23], IR[23], IR[22], IR[21], IR[20], IR[19], IR[18], IR[17], IR[16], IR[15], IR[14], IR[13], IR[12], IR[11], IR[10], IR[9], IR[8], IR[7], IR[6], IR[5], IR[4], IR[3], IR[2], IR[1], IR[0], gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, vdd, gnd, gnd, A, net_114[0], net_114[1], net_114[2], net_114[3], net_114[4], net_114[5], net_114[6], net_114[7], net_114[8], net_114[9], net_114[10], net_114[11], net_114[12], net_114[13], net_114[14], net_114[15], net_114[16], net_114[17], net_114[18], net_114[19], net_114[20], net_114[21], net_114[22], net_114[23], net_114[24], net_114[25], net_114[26], net_114[27], net_114[28], net_114[29], net_114[30], net_114[31]);","  reg32bit_0: reg32bit port map(effacer_tout, alu[31], alu[30], alu[29], alu[28], alu[27], alu[26], alu[25], alu[24], alu[23], alu[22], alu[21], alu[20], alu[19], alu[18], alu[17], alu[16], alu[15], alu[14], alu[13], alu[12], alu[11], alu[10], alu[9], alu[8], alu[7], alu[6], alu[5], alu[4], alu[3], alu[2], alu[1], alu[0], ecrire_T, horloge, T[31], T[30], T[29], T[28], T[27], T[26], T[25], T[24], T[23], T[22], T[21], T[20], T[19], T[18], T[17], T[16], T[15], T[14], T[13], T[12], T[11], T[10], T[9], T[8], T[7], T[6], T[5], T[4], T[3], T[2], T[1], T[0]);","  reg32bit_1: reg32bit port map(effacer_tout, mem_instruction[31], mem_instruction[30], mem_instruction[29], mem_instruction[28], mem_instruction[27], mem_instruction[26], mem_instruction[25], mem_instruction[24], mem_instruction[23], mem_instruction[22], mem_instruction[21], mem_instruction[20], mem_instruction[19], mem_instruction[18], mem_instruction[17], mem_instruction[16], mem_instruction[15], mem_instruction[14], mem_instruction[13], mem_instruction[12], mem_instruction[11], mem_instruction[10], mem_instruction[9], mem_instruction[8], mem_instruction[7], mem_instruction[6], mem_instruction[5], mem_instruction[4], mem_instruction[3], mem_instruction[2], mem_instruction[1], mem_instruction[0], ecrire_IR, horloge, IR[31], IR[30], IR[29], IR[28], IR[27], IR[26], IR[25], IR[24], IR[23], IR[22], IR[21], IR[20], IR[19], IR[18], IR[17], IR[16], IR[15], IR[14], IR[13], IR[12], IR[11], IR[10], IR[9], IR[8], IR[7], IR[6], IR[5], IR[4], IR[3], IR[2], IR[1], IR[0]);","  reg32bit_2: reg32bit port map(effacer_tout, prochain_eip[31], prochain_eip[30], prochain_eip[29], prochain_eip[28], prochain_eip[27], prochain_eip[26], prochain_eip[25], prochain_eip[24], prochain_eip[23], prochain_eip[22], prochain_eip[21], prochain_eip[20], prochain_eip[19], prochain_eip[18], prochain_eip[17], prochain_eip[16], prochain_eip[15], prochain_eip[14], prochain_eip[13], prochain_eip[12], prochain_eip[11], prochain_eip[10], prochain_eip[9], prochain_eip[8], prochain_eip[7], prochain_eip[6], prochain_eip[5], prochain_eip[4], prochain_eip[3], prochain_eip[2], prochain_eip[1], prochain_eip[0], ecrire_eip, horloge, eip[31], eip[30], eip[29], eip[28], eip[27], eip[26], eip[25], eip[24], eip[23], eip[22], eip[21], eip[20], eip[19], eip[18], eip[17], eip[16], eip[15], eip[14], eip[13], eip[12], eip[11], eip[10], eip[9], eip[8], eip[7], eip[6], eip[5], eip[4], eip[3], eip[2], eip[1], eip[0]);","  registre_0: registres port map(d_ecrire_R, E, d_ecrire_dans[2], d_ecrire_dans[1], d_ecrire_dans[0], effacer_tout, d_horloge, d_alu[31], d_alu[30], d_alu[29], d_alu[28], d_alu[27], d_alu[26], d_alu[25], d_alu[24], d_alu[23], d_alu[22], d_alu[21], d_alu[20], d_alu[19], d_alu[18], d_alu[17], d_alu[16], d_alu[15], d_alu[14], d_alu[13], d_alu[12], d_alu[11], d_alu[10], d_alu[9], d_alu[8], d_alu[7], d_alu[6], d_alu[5], d_alu[4], d_alu[3], d_alu[2], d_alu[1], d_alu[0], lire_de[2], lire_de[1], lire_de[0], Y[31], Y[30], Y[29], Y[28], Y[27], Y[26], Y[25], Y[24], Y[23], Y[22], Y[21], Y[20], Y[19], Y[18], Y[17], Y[16], Y[15], Y[14], Y[13], Y[12], Y[11], Y[10], Y[9], Y[8], Y[7], Y[6], Y[5], Y[4], Y[3], Y[2], Y[1], Y[0]);","  tri32bit_0: tri32bit port map(C, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, IR[14], IR[13], Y[31], Y[30], Y[29], Y[28], Y[27], Y[26], Y[25], Y[24], Y[23], Y[22], Y[21], Y[20], Y[19], Y[18], Y[17], Y[16], Y[15], Y[14], Y[13], Y[12], Y[11], Y[10], Y[9], Y[8], Y[7], Y[6], Y[5], Y[4], Y[3], Y[2], Y[1], Y[0]);","  tri32bit_1: tri32bit port map(D, IR[12], IR[12], IR[12], IR[12], IR[12], IR[12], IR[12], IR[12], IR[12], IR[12], IR[12], IR[12], IR[12], IR[12], IR[12], IR[12], IR[12], IR[12], IR[12], IR[12], IR[11], IR[10], IR[9], IR[8], IR[7], IR[6], IR[5], IR[4], IR[3], IR[2], IR[1], IR[0], Y[31], Y[30], Y[29], Y[28], Y[27], Y[26], Y[25], Y[24], Y[23], Y[22], Y[21], Y[20], Y[19], Y[18], Y[17], Y[16], Y[15], Y[14], Y[13], Y[12], Y[11], Y[10], Y[9], Y[8], Y[7], Y[6], Y[5], Y[4], Y[3], Y[2], Y[1], Y[0]);","  tri32bit_2: tri32bit port map(F, bus_memoire[31], bus_memoire[30], bus_memoire[29], bus_memoire[28], bus_memoire[27], bus_memoire[26], bus_memoire[25], bus_memoire[24], bus_memoire[23], bus_memoire[22], bus_memoire[21], bus_memoire[20], bus_memoire[19], bus_memoire[18], bus_memoire[17], bus_memoire[16], bus_memoire[15], bus_memoire[14], bus_memoire[13], bus_memoire[12], bus_memoire[11], bus_memoire[10], bus_memoire[9], bus_memoire[8], bus_memoire[7], bus_memoire[6], bus_memoire[5], bus_memoire[4], bus_memoire[3], bus_memoire[2], bus_memoire[1], bus_memoire[0], Y[31], Y[30], Y[29], Y[28], Y[27], Y[26], Y[25], Y[24], Y[23], Y[22], Y[21], Y[20], Y[19], Y[18], Y[17], Y[16], Y[15], Y[14], Y[13], Y[12], Y[11], Y[10], Y[9], Y[8], Y[7], Y[6], Y[5], Y[4], Y[3], Y[2], Y[1], Y[0]);","  tri32bit_3: tri32bit port map(G, alu[31], alu[30], alu[29], alu[28], alu[27], alu[26], alu[25], alu[24], alu[23], alu[22], alu[21], alu[20], alu[19], alu[18], alu[17], alu[16], alu[15], alu[14], alu[13], alu[12], alu[11], alu[10], alu[9], alu[8], alu[7], alu[6], alu[5], alu[4], alu[3], alu[2], alu[1], alu[0], bus_memoire[31], bus_memoire[30], bus_memoire[29], bus_memoire[28], bus_memoire[27], bus_memoire[26], bus_memoire[25], bus_memoire[24], bus_memoire[23], bus_memoire[22], bus_memoire[21], bus_memoire[20], bus_memoire[19], bus_memoire[18], bus_memoire[17], bus_memoire[16], bus_memoire[15], bus_memoire[14], bus_memoire[13], bus_memoire[12], bus_memoire[11], bus_memoire[10], bus_memoire[9], bus_memoire[8], bus_memoire[7], bus_memoire[6], bus_memoire[5], bus_memoire[4], bus_memoire[3], bus_memoire[2], bus_memoire[1], bus_memoire[0]);",end arch_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'ALU{sch}',"entity ALU is port(a[31], a[30], a[29], a[28], a[27], a[26], a[25], a[24], a[23], a[22], a[21], a[20], a[19], a[18], a[17], a[16], a[15], a[14], a[13], a[12], a[11], a[10], a[9], a[8], a[7], a[6], a[5], a[4], a[3], a[2], a[1], a[0], b[31], b[30], b[29], b[28], b[27], b[26], b[25], b[24], b[23], b[22], b[21], b[20], b[19], b[18], b[17], b[16], b[15], b[14], b[13], b[12], b[11], b[10], b[9], b[8], b[7], b[6], b[5], b[4], b[3], b[2], b[1], b[0], op[6], op[5], op[4], op[3], op[2], op[1], op[0]: in BIT; o[31], o[30], o[29], o[28], o[27], o[26], o[25], o[24], o[23], o[22], o[21], o[20], o[19], o[18], o[17], o[16], o[15], o[14], o[13], o[12], o[11], o[10], o[9], o[8], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0]: out BIT);",  end ALU;,"",architecture ALU_BODY of ALU is,"  component add32 port(a[31], a[30], a[29], a[28], a[27], a[26], a[25], a[24], a[23], a[22], a[21], a[20], a[19], a[18], a[17], a[16], a[15], a[14], a[13], a[12], a[11], a[10], a[9], a[8], a[7], a[6], a[5], a[4], a[3], a[2], a[1], a[0], b[31], b[30], b[29], b[28], b[27], b[26], b[25], b[24], b[23], b[22], b[21], b[20], b[19], b[18], b[17], b[16], b[15], b[14], b[13], b[12], b[11], b[10], b[9], b[8], b[7], b[6], b[5], b[4], b[3], b[2], b[1], b[0], c_in: in BIT; c_out, sum[31], sum[30], sum[29], sum[28], sum[27], sum[26], sum[25], sum[24], sum[23], sum[22], sum[21], sum[20], sum[19], sum[18], sum[17], sum[16], sum[15], sum[14], sum[13], sum[12], sum[11], sum[10], sum[9], sum[8], sum[7], sum[6], sum[5], sum[4], sum[3], sum[2], sum[1], sum[0]: out BIT);",    end component;,"  component and32 port(a[31], a[30], a[29], a[28], a[27], a[26], a[25], a[24], a[23], a[22], a[21], a[20], a[19], a[18], a[17], a[16], a[15], a[14], a[13], a[12], a[11], a[10], a[9], a[8], a[7], a[6], a[5], a[4], a[3], a[2], a[1], a[0], b[31], b[30], b[29], b[28], b[27], b[26], b[25], b[24], b[23], b[22], b[21], b[20], b[19], b[18], b[17], b[16], b[15], b[14], b[13], b[12], b[11], b[10], b[9], b[8], b[7], b[6], b[5], b[4], b[3], b[2], b[1], b[0]: in BIT; o[31], o[30], o[29], o[28], o[27], o[26], o[25], o[24], o[23], o[22], o[21], o[20], o[19], o[18], o[17], o[16], o[15], o[14], o[13], o[12], o[11], o[10], o[9], o[8], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0]: out BIT);",    end component;,  component buffer port(a: in BIT; y: out BIT);,    end component;,"  component mux32bit port(i0[31], i0[30], i0[29], i0[28], i0[27], i0[26], i0[25], i0[24], i0[23], i0[22], i0[21], i0[20], i0[19], i0[18], i0[17], i0[16], i0[15], i0[14], i0[13], i0[12], i0[11], i0[10], i0[9], i0[8], i0[7], i0[6], i0[5], i0[4], i0[3], i0[2], i0[1], i0[0], i1[31], i1[30], i1[29], i1[28], i1[27], i1[26], i1[25], i1[24], i1[23], i1[22], i1[21], i1[20], i1[19], i1[18], i1[17], i1[16], i1[15], i1[14], i1[13], i1[12], i1[11], i1[10], i1[9], i1[8], i1[7], i1[6], i1[5], i1[4], i1[3], i1[2], i1[1], i1[0], s: in BIT; o[31], o[30], o[29], o[28], o[27], o[26], o[25], o[24], o[23], o[22], o[21], o[20], o[19], o[18], o[17], o[16], o[15], o[14], o[13], o[12], o[11], o[10], o[9], o[8], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0]: out BIT);",    end component;,"  component op_logique32 port(a[31], a[30], a[29], a[28], a[27], a[26], a[25], a[24], a[23], a[22], a[21], a[20], a[19], a[18], a[17], a[16], a[15], a[14], a[13], a[12], a[11], a[10], a[9], a[8], a[7], a[6], a[5], a[4], a[3], a[2], a[1], a[0], b[31], b[30], b[29], b[28], b[27], b[26], b[25], b[24], b[23], b[22], b[21], b[20], b[19], b[18], b[17], b[16], b[15], b[14], b[13], b[12], b[11], b[10], b[9], b[8], b[7], b[6], b[5], b[4], b[3], b[2], b[1], b[0], table_verite[3], table_verite[2], table_verite[1], table_verite[0]: in BIT; o[31], o[30], o[29], o[28], o[27], o[26], o[25], o[24], o[23], o[22], o[21], o[20], o[19], o[18], o[17], o[16], o[15], o[14], o[13], o[12], o[11], o[10], o[9], o[8], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0]: out BIT);",    end component;,"  component shift32 port(droite, i[31], i[30], i[29], i[28], i[27], i[26], i[25], i[24], i[23], i[22], i[21], i[20], i[19], i[18], i[17], i[16], i[15], i[14], i[13], i[12], i[11], i[10], i[9], i[8], i[7], i[6], i[5], i[4], i[3], i[2], i[1], i[0], shift[4], shift[3], shift[2], shift[1], shift[0]: in BIT; o[31], o[30], o[29], o[28], o[27], o[26], o[25], o[24], o[23], o[22], o[21], o[20], o[19], o[18], o[17], o[16], o[15], o[14], o[13], o[12], o[11], o[10], o[9], o[8], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0]: out BIT);",    end component;,"","  signal logique[31], add[6], add[12], shift[25], net_54[1], shift[9], add[8], ","    shift[27], shift[26], add[7], add[13], net_54[2], add[10], shift[23], ","    add[30], add[4], net_54[31], shift[10], add[5], add[11], shift[24], add[31], ","    net_55[0], net_54[0], add[17], logique[22], shift[11], shift[31], logique[6], ","    shift[21], logique[23], add[18], net_54[20], net_54[10], shift[12], ","    net_54[30], logique[7], shift[22], net_54[21], add[9], add[15], shift[13], ","    logique[10], logique[8], add[14], add[16], logique[21], net_54[22], ","    logique[30], shift[14], logique[11], logique[9], shift[20], logique[20], ","    shift[1], logique[12], logique[1], logique[26], net_54[12], shift[0], ","    logique[0], logique[13], logique[27], net_54[11], add[29], c_out, shift[3], ","    net_54[8], net_54[15], net_54[29], logique[14], add[28], net_54[14], ","    logique[24], net_54[7], add[19], shift[2], net_54[9], shift[30], logique[15], ","    net_54[28], add[27], net_54[13], logique[25], add[1], add[21], add[25], ","    net_54[17], shift[5], logique[5], shift[19], net_54[5], add[26], logique[16], ","    net_54[27], shift[29], net_54[25], add[0], net_54[16], add[20], add[24], ","    shift[4], shift[18], net_54[6], net_54[26], shift[28], logique[4], ","    logique[17], add[3], net_54[24], net_54[19], add[23], shift[17], shift[8], ","    logique[28], logique[18], net_54[3], logique[3], add[2], net_54[23], ","    shift[15], shift[6], add[22], net_54[18], net_54[4], logique[19], shift[16], ","    shift[7], logique[29], logique[2]: BIT;","",begin,"  buf_0: buffer port map(op[6], net_55[0]);","  add32_0: add32 port map(net_54[0], net_54[1], net_54[2], net_54[3], net_54[4], net_54[5], net_54[6], net_54[7], net_54[8], net_54[9], net_54[10], net_54[11], net_54[12], net_54[13], net_54[14], net_54[15], net_54[16], net_54[17], net_54[18], net_54[19], net_54[20], net_54[21], net_54[22], net_54[23], net_54[24], net_54[25], net_54[26], net_54[27], net_54[28], net_54[29], net_54[30], net_54[31], logique[31], logique[30], logique[29], logique[28], logique[27], logique[26], logique[25], logique[24], logique[23], logique[22], logique[21], logique[20], logique[19], logique[18], logique[17], logique[16], logique[15], logique[14], logique[13], logique[12], logique[11], logique[10], logique[9], logique[8], logique[7], logique[6], logique[5], logique[4], logique[3], logique[2], logique[1], logique[0], op[5], c_out, add[31], add[30], add[29], add[28], add[27], add[26], add[25], add[24], add[23], add[22], add[21], add[20], add[19], add[18], add[17], add[16], add[15], add[14], add[13], add[12], add[11], add[10], add[9], add[8], add[7], add[6], add[5], add[4], add[3], add[2], add[1], add[0]);","  and32_0: and32 port map(net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], a[31], a[30], a[29], a[28], a[27], a[26], a[25], a[24], a[23], a[22], a[21], a[20], a[19], a[18], a[17], a[16], a[15], a[14], a[13], a[12], a[11], a[10], a[9], a[8], a[7], a[6], a[5], a[4], a[3], a[2], a[1], a[0], net_54[0], net_54[1], net_54[2], net_54[3], net_54[4], net_54[5], net_54[6], net_54[7], net_54[8], net_54[9], net_54[10], net_54[11], net_54[12], net_54[13], net_54[14], net_54[15], net_54[16], net_54[17], net_54[18], net_54[19], net_54[20], net_54[21], net_54[22], net_54[23], net_54[24], net_54[25], net_54[26], net_54[27], net_54[28], net_54[29], net_54[30], net_54[31]);","  mux32bit_0: mux32bit port map(add[31], add[30], add[29], add[28], add[27], add[26], add[25], add[24], add[23], add[22], add[21], add[20], add[19], add[18], add[17], add[16], add[15], add[14], add[13], add[12], add[11], add[10], add[9], add[8], add[7], add[6], add[5], add[4], add[3], add[2], add[1], add[0], shift[31], shift[30], shift[29], shift[28], shift[27], shift[26], shift[25], shift[24], shift[23], shift[22], shift[21], shift[20], shift[19], shift[18], shift[17], shift[16], shift[15], shift[14], shift[13], shift[12], shift[11], shift[10], shift[9], shift[8], shift[7], shift[6], shift[5], shift[4], shift[3], shift[2], shift[1], shift[0], op[4], o[31], o[30], o[29], o[28], o[27], o[26], o[25], o[24], o[23], o[22], o[21], o[20], o[19], o[18], o[17], o[16], o[15], o[14], o[13], o[12], o[11], o[10], o[9], o[8], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0]);","  op_logiq_0: op_logique32 port map(a[31], a[30], a[29], a[28], a[27], a[26], a[25], a[24], a[23], a[22], a[21], a[20], a[19], a[18], a[17], a[16], a[15], a[14], a[13], a[12], a[11], a[10], a[9], a[8], a[7], a[6], a[5], a[4], a[3], a[2], a[1], a[0], b[31], b[30], b[29], b[28], b[27], b[26], b[25], b[24], b[23], b[22], b[21], b[20], b[19], b[18], b[17], b[16], b[15], b[14], b[13], b[12], b[11], b[10], b[9], b[8], b[7], b[6], b[5], b[4], b[3], b[2], b[1], b[0], op[3], op[2], op[1], op[0], logique[31], logique[30], logique[29], logique[28], logique[27], logique[26], logique[25], logique[24], logique[23], logique[22], logique[21], logique[20], logique[19], logique[18], logique[17], logique[16], logique[15], logique[14], logique[13], logique[12], logique[11], logique[10], logique[9], logique[8], logique[7], logique[6], logique[5], logique[4], logique[3], logique[2], logique[1], logique[0]);","  shift32_0: shift32 port map(op[0], a[31], a[30], a[29], a[28], a[27], a[26], a[25], a[24], a[23], a[22], a[21], a[20], a[19], a[18], a[17], a[16], a[15], a[14], a[13], a[12], a[11], a[10], a[9], a[8], a[7], a[6], a[5], a[4], a[3], a[2], a[1], a[0], b[4], b[3], b[2], b[1], b[0], shift[31], shift[30], shift[29], shift[28], shift[27], shift[26], shift[25], shift[24], shift[23], shift[22], shift[21], shift[20], shift[19], shift[18], shift[17], shift[16], shift[15], shift[14], shift[13], shift[12], shift[11], shift[10], shift[9], shift[8], shift[7], shift[6], shift[5], shift[4], shift[3], shift[2], shift[1], shift[0]);",end ALU_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'add32{sch}',"entity add32 is port(a[31], a[30], a[29], a[28], a[27], a[26], a[25], a[24], a[23], a[22], a[21], a[20], a[19], a[18], a[17], a[16], a[15], a[14], a[13], a[12], a[11], a[10], a[9], a[8], a[7], a[6], a[5], a[4], a[3], a[2], a[1], a[0], b[31], b[30], b[29], b[28], b[27], b[26], b[25], b[24], b[23], b[22], b[21], b[20], b[19], b[18], b[17], b[16], b[15], b[14], b[13], b[12], b[11], b[10], b[9], b[8], b[7], b[6], b[5], b[4], b[3], b[2], b[1], b[0], c_in: in BIT; c_out, sum[31], sum[30], sum[29], sum[28], sum[27], sum[26], sum[25], sum[24], sum[23], sum[22], sum[21], sum[20], sum[19], sum[18], sum[17], sum[16], sum[15], sum[14], sum[13], sum[12], sum[11], sum[10], sum[9], sum[8], sum[7], sum[6], sum[5], sum[4], sum[3], sum[2], sum[1], sum[0]: out BIT);",  end add32;,"",architecture add32_BODY of add32 is,"  component add4 port(a[3], a[2], a[1], a[0], b[3], b[2], b[1], b[0], c_in: in BIT; c_out, p, sum[3], sum[2], sum[1], sum[0]: out BIT);",    end component;,"  component and3 port(a1, a2, a3: in BIT; y: out BIT);",    end component;,"  component lookahead_2_4 port(c0, g1, g3, p0, p1, p2, p3: in BIT; c2, c4, pg: out BIT);",    end component;,"  component or2 port(a1, a2: in BIT; y: out BIT);",    end component;,"","  signal net_120, net_123, net_134, net_135, net_144, net_142, net_44, net_41, ","    c28, net_64, c20, c24, net_61, c16, net_55, c12, net_58, net_109, net_106, ","    c4, c8, net_117, net_114: BIT;","",begin,"  and_0: and3 port map(net_135, net_134, c_in, net_142);","  or_0: or2 port map(net_142, net_144, c_out);","  add4_0: add4 port map(a[3], a[2], a[1], a[0], b[3], b[2], b[1], b[0], c_in, c4, net_41, sum[3], sum[2], sum[1], sum[0]);","  add4_1: add4 port map(a[7], a[6], a[5], a[4], b[7], b[6], b[5], b[4], c4, net_55, net_44, sum[7], sum[6], sum[5], sum[4]);","  add4_3: add4 port map(a[11], a[10], a[9], a[8], b[11], b[10], b[9], b[8], c8, c12, net_58, sum[11], sum[10], sum[9], sum[8]);","  add4_4: add4 port map(a[15], a[14], a[13], a[12], b[15], b[14], b[13], b[12], c12, net_64, net_61, sum[15], sum[14], sum[13], sum[12]);","  add4_5: add4 port map(a[19], a[18], a[17], a[16], b[19], b[18], b[17], b[16], c16, c20, net_106, sum[19], sum[18], sum[17], sum[16]);","  add4_6: add4 port map(a[23], a[22], a[21], a[20], b[23], b[22], b[21], b[20], c20, net_114, net_109, sum[23], sum[22], sum[21], sum[20]);","  add4_7: add4 port map(a[27], a[26], a[25], a[24], b[27], b[26], b[25], b[24], c24, c28, net_117, sum[27], sum[26], sum[25], sum[24]);","  add4_8: add4 port map(a[31], a[30], a[29], a[28], b[31], b[30], b[29], b[28], c28, net_123, net_120, sum[31], sum[30], sum[29], sum[28]);","  lookahea_0: lookahead_2_4 port map(c_in, net_55, net_64, net_41, net_44, net_58, net_61, c8, c16, net_134);","  lookahea_1: lookahead_2_4 port map(c16, net_114, net_123, net_106, net_109, net_117, net_120, c24, net_144, net_135);",end add32_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'add4{sch}',"entity add4 is port(a[3], a[2], a[1], a[0], b[3], b[2], b[1], b[0], c_in: in BIT; c_out, p, sum[3], sum[2], sum[1], sum[0]: out BIT);",  end add4;,"",architecture add4_BODY of add4 is,"  component fulladd port(a, b, c_in: in BIT; c_out, p, sum: out BIT);",    end component;,"  component lookahead_2_4 port(c0, g1, g3, p0, p1, p2, p3: in BIT; c2, c4, pg: out BIT);",    end component;,"","  signal net_100, net_250, p3, p2, p1, c3, c1, c2, net_255: BIT;","",begin,"  fulladd_0: fulladd port map(a[0], b[0], c_in, c1, p1, sum[0]);","  fulladd_1: fulladd port map(a[1], b[1], c1, net_250, net_100, sum[1]);","  fulladd_2: fulladd port map(a[2], b[2], c2, c3, p2, sum[2]);","  fulladd_3: fulladd port map(a[3], b[3], c3, net_255, p3, sum[3]);","  lookahea_1: lookahead_2_4 port map(c_in, net_250, net_255, p1, net_100, p2, p3, c2, c_out, p);",end add4_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'fulladd{sch}',"entity fulladd is port(a, b, c_in: in BIT; c_out, p, sum: out BIT);",  end fulladd;,"",architecture fulladd_BODY of fulladd is,"  component xor2 port(a1, a2: in BIT; y: out BIT);",    end component;,"  component nand2 port(a1, a2: in BIT; y: out BIT);",    end component;,"  component nand3 port(a1, a2, a3: in BIT; y: out BIT);",    end component;,"","  signal net_20, net_23, net_24: BIT;","",begin,"  and_0: nand2 port map(a, b, net_20);","  and_1: nand2 port map(a, c_in, net_23);","  and_2: nand2 port map(b, c_in, net_24);","  and_3: nand3 port map(net_20, net_23, net_24, c_out);","  xor_0: xor2 port map(a, b, p);","  xor_1: xor2 port map(c_in, p, sum);",end fulladd_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'lookahead_2_4{sch}',"entity lookahead_2_4 is port(c0, g1, g3, p0, p1, p2, p3: in BIT; c2, c4, pg: out BIT);",  end lookahead_2_4;,"",architecture lookahead_2_4_BODY of lookahead_2_4 is,"  component and5 port(a1, a2, a3, a4, a5: in BIT; y: out BIT);",    end component;,"  component and3 port(a1, a2, a3: in BIT; y: out BIT);",    end component;,"  component and4 port(a1, a2, a3, a4: in BIT; y: out BIT);",    end component;,"  component or3 port(a1, a2, a3: in BIT; y: out BIT);",    end component;,"  component or2 port(a1, a2: in BIT; y: out BIT);",    end component;,"","  signal net_52, net_6, net_13: BIT;","",begin,"  and_0: and5 port map(p1, p0, p3, p2, c0, net_6);","  and_1: and3 port map(g1, p3, p2, net_13);","  and_2: and4 port map(p2, p1, p3, p0, pg);","  and_3: and3 port map(p1, p0, c0, net_52);","  or_0: or3 port map(net_6, net_13, g3, c4);","  or_1: or2 port map(net_52, g1, c2);",end lookahead_2_4_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'and32{sch}',"entity and32 is port(a[31], a[30], a[29], a[28], a[27], a[26], a[25], a[24], a[23], a[22], a[21], a[20], a[19], a[18], a[17], a[16], a[15], a[14], a[13], a[12], a[11], a[10], a[9], a[8], a[7], a[6], a[5], a[4], a[3], a[2], a[1], a[0], b[31], b[30], b[29], b[28], b[27], b[26], b[25], b[24], b[23], b[22], b[21], b[20], b[19], b[18], b[17], b[16], b[15], b[14], b[13], b[12], b[11], b[10], b[9], b[8], b[7], b[6], b[5], b[4], b[3], b[2], b[1], b[0]: in BIT; o[31], o[30], o[29], o[28], o[27], o[26], o[25], o[24], o[23], o[22], o[21], o[20], o[19], o[18], o[17], o[16], o[15], o[14], o[13], o[12], o[11], o[10], o[9], o[8], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0]: out BIT);",  end and32;,"",architecture and32_BODY of and32 is,"  component and2 port(a1, a2: in BIT; y: out BIT);",    end component;,"","",begin,"  and_0: and2 port map(a[0], b[0], o[0]);","  and_1: and2 port map(a[1], b[1], o[1]);","  and_2: and2 port map(a[2], b[2], o[2]);","  and_3: and2 port map(a[3], b[3], o[3]);","  and_4: and2 port map(a[4], b[4], o[4]);","  and_5: and2 port map(a[5], b[5], o[5]);","  and_6: and2 port map(a[6], b[6], o[6]);","  and_7: and2 port map(a[7], b[7], o[7]);","  and_8: and2 port map(a[8], b[8], o[8]);","  and_9: and2 port map(a[9], b[9], o[9]);","  and_10: and2 port map(a[10], b[10], o[10]);","  and_11: and2 port map(a[11], b[11], o[11]);","  and_12: and2 port map(a[12], b[12], o[12]);","  and_13: and2 port map(a[13], b[13], o[13]);","  and_14: and2 port map(a[14], b[14], o[14]);","  and_15: and2 port map(a[15], b[15], o[15]);","  and_16: and2 port map(a[16], b[16], o[16]);","  and_17: and2 port map(a[17], b[17], o[17]);","  and_18: and2 port map(a[18], b[18], o[18]);","  and_19: and2 port map(a[19], b[19], o[19]);","  and_20: and2 port map(a[20], b[20], o[20]);","  and_21: and2 port map(a[21], b[21], o[21]);","  and_22: and2 port map(a[22], b[22], o[22]);","  and_23: and2 port map(a[23], b[23], o[23]);","  and_24: and2 port map(a[24], b[24], o[24]);","  and_25: and2 port map(a[25], b[25], o[25]);","  and_26: and2 port map(a[26], b[26], o[26]);","  and_27: and2 port map(a[27], b[27], o[27]);","  and_28: and2 port map(a[28], b[28], o[28]);","  and_29: and2 port map(a[29], b[29], o[29]);","  and_30: and2 port map(a[30], b[30], o[30]);","  and_31: and2 port map(a[31], b[31], o[31]);",end and32_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'mux32bit{sch}',"entity mux32bit is port(i0[31], i0[30], i0[29], i0[28], i0[27], i0[26], i0[25], i0[24], i0[23], i0[22], i0[21], i0[20], i0[19], i0[18], i0[17], i0[16], i0[15], i0[14], i0[13], i0[12], i0[11], i0[10], i0[9], i0[8], i0[7], i0[6], i0[5], i0[4], i0[3], i0[2], i0[1], i0[0], i1[31], i1[30], i1[29], i1[28], i1[27], i1[26], i1[25], i1[24], i1[23], i1[22], i1[21], i1[20], i1[19], i1[18], i1[17], i1[16], i1[15], i1[14], i1[13], i1[12], i1[11], i1[10], i1[9], i1[8], i1[7], i1[6], i1[5], i1[4], i1[3], i1[2], i1[1], i1[0], s: in BIT; o[31], o[30], o[29], o[28], o[27], o[26], o[25], o[24], o[23], o[22], o[21], o[20], o[19], o[18], o[17], o[16], o[15], o[14], o[13], o[12], o[11], o[10], o[9], o[8], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0]: out BIT);",  end mux32bit;,"",architecture mux32bit_BODY of mux32bit is,  component buffer port(a: in BIT; y: out BIT);,    end component;,"  component mux2_1 port(i0, i1, s: in BIT; o: out BIT);",    end component;,"",  signal net_22: BIT;,"",begin,"  buf_0: buffer port map(s, net_22);","  mux2_1_0: mux2_1 port map(i0[0], i1[0], net_22, o[0]);","  mux2_1_1: mux2_1 port map(i0[1], i1[1], net_22, o[1]);","  mux2_1_2: mux2_1 port map(i0[2], i1[2], net_22, o[2]);","  mux2_1_3: mux2_1 port map(i0[3], i1[3], net_22, o[3]);","  mux2_1_4: mux2_1 port map(i0[4], i1[4], net_22, o[4]);","  mux2_1_5: mux2_1 port map(i0[5], i1[5], net_22, o[5]);","  mux2_1_6: mux2_1 port map(i0[6], i1[6], net_22, o[6]);","  mux2_1_7: mux2_1 port map(i0[7], i1[7], net_22, o[7]);","  mux2_1_8: mux2_1 port map(i0[8], i1[8], net_22, o[8]);","  mux2_1_9: mux2_1 port map(i0[9], i1[9], net_22, o[9]);","  mux2_1_10: mux2_1 port map(i0[10], i1[10], net_22, o[10]);","  mux2_1_11: mux2_1 port map(i0[11], i1[11], net_22, o[11]);","  mux2_1_12: mux2_1 port map(i0[12], i1[12], net_22, o[12]);","  mux2_1_13: mux2_1 port map(i0[13], i1[13], net_22, o[13]);","  mux2_1_14: mux2_1 port map(i0[14], i1[14], net_22, o[14]);","  mux2_1_15: mux2_1 port map(i0[15], i1[15], net_22, o[15]);","  mux2_1_16: mux2_1 port map(i0[16], i1[16], net_22, o[16]);","  mux2_1_17: mux2_1 port map(i0[17], i1[17], net_22, o[17]);","  mux2_1_18: mux2_1 port map(i0[18], i1[18], net_22, o[18]);","  mux2_1_19: mux2_1 port map(i0[19], i1[19], net_22, o[19]);","  mux2_1_20: mux2_1 port map(i0[20], i1[20], net_22, o[20]);","  mux2_1_21: mux2_1 port map(i0[21], i1[21], net_22, o[21]);","  mux2_1_22: mux2_1 port map(i0[22], i1[22], net_22, o[22]);","  mux2_1_23: mux2_1 port map(i0[23], i1[23], net_22, o[23]);","  mux2_1_24: mux2_1 port map(i0[24], i1[24], net_22, o[24]);","  mux2_1_25: mux2_1 port map(i0[25], i1[25], net_22, o[25]);","  mux2_1_26: mux2_1 port map(i0[26], i1[26], net_22, o[26]);","  mux2_1_27: mux2_1 port map(i0[27], i1[27], net_22, o[27]);","  mux2_1_28: mux2_1 port map(i0[28], i1[28], net_22, o[28]);","  mux2_1_29: mux2_1 port map(i0[29], i1[29], net_22, o[29]);","  mux2_1_30: mux2_1 port map(i0[30], i1[30], net_22, o[30]);","  mux2_1_31: mux2_1 port map(i0[31], i1[31], net_22, o[31]);",end mux32bit_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'mux2_1{sch}',"entity mux2_1 is port(i0, i1, s: in BIT; o: out BIT);",  end mux2_1;,"",architecture mux2_1_BODY of mux2_1 is,  component inverter port(a: in BIT; y: out BIT);,    end component;,"  component nand2 port(a1, a2: in BIT; y: out BIT);",    end component;,"","  signal net_21, net_24, PINV4: BIT;","",begin,"  and_0: nand2 port map(i0, PINV4, net_21);","  and_1: nand2 port map(i1, s, net_24);","  and_2: nand2 port map(net_21, net_24, o);","  PSEUDO_INVERT4: inverter port map(s, PINV4);",end mux2_1_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'op_logique32{sch}',"entity op_logique32 is port(a[31], a[30], a[29], a[28], a[27], a[26], a[25], a[24], a[23], a[22], a[21], a[20], a[19], a[18], a[17], a[16], a[15], a[14], a[13], a[12], a[11], a[10], a[9], a[8], a[7], a[6], a[5], a[4], a[3], a[2], a[1], a[0], b[31], b[30], b[29], b[28], b[27], b[26], b[25], b[24], b[23], b[22], b[21], b[20], b[19], b[18], b[17], b[16], b[15], b[14], b[13], b[12], b[11], b[10], b[9], b[8], b[7], b[6], b[5], b[4], b[3], b[2], b[1], b[0], table_verite[3], table_verite[2], table_verite[1], table_verite[0]: in BIT; o[31], o[30], o[29], o[28], o[27], o[26], o[25], o[24], o[23], o[22], o[21], o[20], o[19], o[18], o[17], o[16], o[15], o[14], o[13], o[12], o[11], o[10], o[9], o[8], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0]: out BIT);",  end op_logique32;,"",architecture op_logique32_BODY of op_logique32 is,  component buffer port(a: in BIT; y: out BIT);,    end component;,"  component mux4_1 port(i0, i1, i2, i3, s[1], s[0]: in BIT; o: out BIT);",    end component;,"","  signal net_20, net_23, net_14, net_17: BIT;","",begin,"  buf_0: buffer port map(table_verite[3], net_23);","  buf_1: buffer port map(table_verite[2], net_20);","  buf_2: buffer port map(table_verite[1], net_17);","  buf_3: buffer port map(table_verite[0], net_14);","  mux4_1_0: mux4_1 port map(net_14, net_17, net_20, net_23, a[0], b[0], o[0]);","  mux4_1_1: mux4_1 port map(net_14, net_17, net_20, net_23, a[1], b[1], o[1]);","  mux4_1_2: mux4_1 port map(net_14, net_17, net_20, net_23, a[2], b[2], o[2]);","  mux4_1_3: mux4_1 port map(net_14, net_17, net_20, net_23, a[3], b[3], o[3]);","  mux4_1_4: mux4_1 port map(net_14, net_17, net_20, net_23, a[4], b[4], o[4]);","  mux4_1_5: mux4_1 port map(net_14, net_17, net_20, net_23, a[5], b[5], o[5]);","  mux4_1_6: mux4_1 port map(net_14, net_17, net_20, net_23, a[6], b[6], o[6]);","  mux4_1_7: mux4_1 port map(net_14, net_17, net_20, net_23, a[7], b[7], o[7]);","  mux4_1_8: mux4_1 port map(net_14, net_17, net_20, net_23, a[8], b[8], o[8]);","  mux4_1_9: mux4_1 port map(net_14, net_17, net_20, net_23, a[9], b[9], o[9]);","  mux4_1_10: mux4_1 port map(net_14, net_17, net_20, net_23, a[10], b[10], o[10]);","  mux4_1_11: mux4_1 port map(net_14, net_17, net_20, net_23, a[11], b[11], o[11]);","  mux4_1_12: mux4_1 port map(net_14, net_17, net_20, net_23, a[12], b[12], o[12]);","  mux4_1_13: mux4_1 port map(net_14, net_17, net_20, net_23, a[13], b[13], o[13]);","  mux4_1_14: mux4_1 port map(net_14, net_17, net_20, net_23, a[14], b[14], o[14]);","  mux4_1_15: mux4_1 port map(net_14, net_17, net_20, net_23, a[15], b[15], o[15]);","  mux4_1_16: mux4_1 port map(net_14, net_17, net_20, net_23, a[16], b[16], o[16]);","  mux4_1_17: mux4_1 port map(net_14, net_17, net_20, net_23, a[17], b[17], o[17]);","  mux4_1_18: mux4_1 port map(net_14, net_17, net_20, net_23, a[18], b[18], o[18]);","  mux4_1_19: mux4_1 port map(net_14, net_17, net_20, net_23, a[19], b[19], o[19]);","  mux4_1_20: mux4_1 port map(net_14, net_17, net_20, net_23, a[20], b[20], o[20]);","  mux4_1_21: mux4_1 port map(net_14, net_17, net_20, net_23, a[21], b[21], o[21]);","  mux4_1_22: mux4_1 port map(net_14, net_17, net_20, net_23, a[22], b[22], o[22]);","  mux4_1_23: mux4_1 port map(net_14, net_17, net_20, net_23, a[23], b[23], o[23]);","  mux4_1_24: mux4_1 port map(net_14, net_17, net_20, net_23, a[24], b[24], o[24]);","  mux4_1_25: mux4_1 port map(net_14, net_17, net_20, net_23, a[25], b[25], o[25]);","  mux4_1_26: mux4_1 port map(net_14, net_17, net_20, net_23, a[26], b[26], o[26]);","  mux4_1_27: mux4_1 port map(net_14, net_17, net_20, net_23, a[27], b[27], o[27]);","  mux4_1_28: mux4_1 port map(net_14, net_17, net_20, net_23, a[28], b[28], o[28]);","  mux4_1_29: mux4_1 port map(net_14, net_17, net_20, net_23, a[29], b[29], o[29]);","  mux4_1_30: mux4_1 port map(net_14, net_17, net_20, net_23, a[30], b[30], o[30]);","  mux4_1_31: mux4_1 port map(net_14, net_17, net_20, net_23, a[31], b[31], o[31]);",end op_logique32_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'mux4_1{sch}',"entity mux4_1 is port(i0, i1, i2, i3, s[1], s[0]: in BIT; o: out BIT);",  end mux4_1;,"",architecture mux4_1_BODY of mux4_1 is,  component inverter port(a: in BIT; y: out BIT);,    end component;,"  component nand3 port(a1, a2, a3: in BIT; y: out BIT);",    end component;,"  component nand4 port(a1, a2, a3, a4: in BIT; y: out BIT);",    end component;,"","  signal net_21, net_46, net_24, PINV8, PINV7, net_56, PINV5, PINV4: BIT;","",begin,"  and_0: nand3 port map(i1, PINV4, s[0], net_21);","  and_1: nand3 port map(i2, s[1], PINV5, net_24);","  and_2: nand4 port map(net_21, net_24, net_46, net_56, o);","  and_3: nand3 port map(s[1], s[0], i3, net_46);","  and_4: nand3 port map(i0, PINV7, PINV8, net_56);","  PSEUDO_INVERT5: inverter port map(s[0], PINV5);","  PSEUDO_INVERT8: inverter port map(s[0], PINV8);","  PSEUDO_INVERT4: inverter port map(s[1], PINV4);","  PSEUDO_INVERT7: inverter port map(s[1], PINV7);",end mux4_1_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'shift32{sch}',"entity shift32 is port(droite, i[31], i[30], i[29], i[28], i[27], i[26], i[25], i[24], i[23], i[22], i[21], i[20], i[19], i[18], i[17], i[16], i[15], i[14], i[13], i[12], i[11], i[10], i[9], i[8], i[7], i[6], i[5], i[4], i[3], i[2], i[1], i[0], shift[4], shift[3], shift[2], shift[1], shift[0]: in BIT; o[31], o[30], o[29], o[28], o[27], o[26], o[25], o[24], o[23], o[22], o[21], o[20], o[19], o[18], o[17], o[16], o[15], o[14], o[13], o[12], o[11], o[10], o[9], o[8], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0]: out BIT);",  end shift32;,"",architecture shift32_BODY of shift32 is,  component ground port(gnd: out BIT);,    end component;,"  component mux3_32bit port(i0_1[31], i0_1[30], i0_1[29], i0_1[28], i0_1[27], i0_1[26], i0_1[25], i0_1[24], i0_1[23], i0_1[22], i0_1[21], i0_1[20], i0_1[19], i0_1[18], i0_1[17], i0_1[16], i0_1[15], i0_1[14], i0_1[13], i0_1[12], i0_1[11], i0_1[10], i0_1[9], i0_1[8], i0_1[7], i0_1[6], i0_1[5], i0_1[4], i0_1[3], i0_1[2], i0_1[1], i0_1[0], i2[31], i2[30], i2[29], i2[28], i2[27], i2[26], i2[25], i2[24], i2[23], i2[22], i2[21], i2[20], i2[19], i2[18], i2[17], i2[16], i2[15], i2[14], i2[13], i2[12], i2[11], i2[10], i2[9], i2[8], i2[7], i2[6], i2[5], i2[4], i2[3], i2[2], i2[1], i2[0], i3[31], i3[30], i3[29], i3[28], i3[27], i3[26], i3[25], i3[24], i3[23], i3[22], i3[21], i3[20], i3[19], i3[18], i3[17], i3[16], i3[15], i3[14], i3[13], i3[12], i3[11], i3[10], i3[9], i3[8], i3[7], i3[6], i3[5], i3[4], i3[3], i3[2], i3[1], i3[0], s[1], s[0]: in BIT; o[31], o[30], o[29], o[28], o[27], o[26], o[25], o[24], o[23], o[22], o[21], o[20], o[19], o[18], o[17], o[16], o[15], o[14], o[13], o[12], o[11], o[10], o[9], o[8], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0]: out BIT);",    end component;,"","  signal shift1[5], shift2[30], shift2[10], shift1[27], shift2[1], shift4[3], ","    shift1[13], shift1[12], shift1[6], shift2[31], shift1[26], shift2[11], ","    shift2[0], shift4[2], shift4[10], shift8[30], shift1[7], shift4[30], ","    shift1[25], shift8[8], shift8[10], shift4[1], shift1[15], gnd, shift4[11], ","    shift1[8], shift8[31], shift4[31], shift8[11], shift1[24], shift8[9], ","    shift4[0], shift1[14], shift1[9], shift1[23], shift2[20], shift8[22], ","    shift4[22], shift8[23], shift1[22], shift2[21], shift4[23], shift1[21], ","    shift2[22], shift8[20], shift1[11], shift4[20], shift1[20], shift2[23], ","    shift8[21], shift1[10], shift4[21], shift2[27], shift2[8], shift4[16], ","    shift8[16], shift4[26], shift2[13], shift8[26], shift8[2], shift1[30], ","    shift2[26], shift4[17], shift8[3], shift8[17], shift2[12], shift4[27], ","    shift2[9], shift1[31], shift8[27], shift2[6], shift4[18], shift2[25], ","    shift2[15], shift4[24], shift8[18], shift1[0], shift4[9], shift8[0], ","    shift8[24], shift4[19], shift2[7], shift4[25], shift2[14], shift8[19], ","    shift4[8], shift2[24], shift8[1], shift8[25], shift1[17], shift8[12], ","    shift2[17], shift2[4], shift8[6], shift4[12], shift1[2], shift4[7], ","    shift4[6], shift2[16], shift8[13], shift1[16], shift8[7], shift2[5], ","    shift4[13], shift1[1], shift8[14], shift2[19], shift1[19], shift4[5], ","    shift2[29], shift8[4], shift1[29], shift2[2], shift8[28], shift1[4], ","    shift4[14], shift4[28], shift8[15], shift1[18], shift2[18], shift4[4], ","    shift8[5], shift1[28], shift2[28], shift2[3], shift8[29], shift4[15], ","    shift1[3], shift4[29]: BIT;","",begin,  gnd_0: ground port map(gnd);,"  mux3_32b_0: mux3_32bit port map(i[31], i[30], i[29], i[28], i[27], i[26], i[25], i[24], i[23], i[22], i[21], i[20], i[19], i[18], i[17], i[16], i[15], i[14], i[13], i[12], i[11], i[10], i[9], i[8], i[7], i[6], i[5], i[4], i[3], i[2], i[1], i[0], i[30], i[29], i[28], i[27], i[26], i[25], i[24], i[23], i[22], i[21], i[20], i[19], i[18], i[17], i[16], i[15], i[14], i[13], i[12], i[11], i[10], i[9], i[8], i[7], i[6], i[5], i[4], i[3], i[2], i[1], i[0], gnd, gnd, i[31], i[30], i[29], i[28], i[27], i[26], i[25], i[24], i[23], i[22], i[21], i[20], i[19], i[18], i[17], i[16], i[15], i[14], i[13], i[12], i[11], i[10], i[9], i[8], i[7], i[6], i[5], i[4], i[3], i[2], i[1], shift[0], droite, shift1[31], shift1[30], shift1[29], shift1[28], shift1[27], shift1[26], shift1[25], shift1[24], shift1[23], shift1[22], shift1[21], shift1[20], shift1[19], shift1[18], shift1[17], shift1[16], shift1[15], shift1[14], shift1[13], shift1[12], shift1[11], shift1[10], shift1[9], shift1[8], shift1[7], shift1[6], shift1[5], shift1[4], shift1[3], shift1[2], shift1[1], shift1[0]);","  mux3_32b_1: mux3_32bit port map(shift1[31], shift1[30], shift1[29], shift1[28], shift1[27], shift1[26], shift1[25], shift1[24], shift1[23], shift1[22], shift1[21], shift1[20], shift1[19], shift1[18], shift1[17], shift1[16], shift1[15], shift1[14], shift1[13], shift1[12], shift1[11], shift1[10], shift1[9], shift1[8], shift1[7], shift1[6], shift1[5], shift1[4], shift1[3], shift1[2], shift1[1], shift1[0], shift1[29], shift1[28], shift1[27], shift1[26], shift1[25], shift1[24], shift1[23], shift1[22], shift1[21], shift1[20], shift1[19], shift1[18], shift1[17], shift1[16], shift1[15], shift1[14], shift1[13], shift1[12], shift1[11], shift1[10], shift1[9], shift1[8], shift1[7], shift1[6], shift1[5], shift1[4], shift1[3], shift1[2], shift1[1], shift1[0], gnd, gnd, gnd, gnd, shift1[31], shift1[30], shift1[29], shift1[28], shift1[27], shift1[26], shift1[25], shift1[24], shift1[23], shift1[22], shift1[21], shift1[20], shift1[19], shift1[18], shift1[17], shift1[16], shift1[15], shift1[14], shift1[13], shift1[12], shift1[11], shift1[10], shift1[9], shift1[8], shift1[7], shift1[6], shift1[5], shift1[4], shift1[3], shift1[2], shift[1], droite, shift2[31], shift2[30], shift2[29], shift2[28], shift2[27], shift2[26], shift2[25], shift2[24], shift2[23], shift2[22], shift2[21], shift2[20], shift2[19], shift2[18], shift2[17], shift2[16], shift2[15], shift2[14], shift2[13], shift2[12], shift2[11], shift2[10], shift2[9], shift2[8], shift2[7], shift2[6], shift2[5], shift2[4], shift2[3], shift2[2], shift2[1], shift2[0]);","  mux3_32b_2: mux3_32bit port map(shift2[31], shift2[30], shift2[29], shift2[28], shift2[27], shift2[26], shift2[25], shift2[24], shift2[23], shift2[22], shift2[21], shift2[20], shift2[19], shift2[18], shift2[17], shift2[16], shift2[15], shift2[14], shift2[13], shift2[12], shift2[11], shift2[10], shift2[9], shift2[8], shift2[7], shift2[6], shift2[5], shift2[4], shift2[3], shift2[2], shift2[1], shift2[0], shift2[27], shift2[26], shift2[25], shift2[24], shift2[23], shift2[22], shift2[21], shift2[20], shift2[19], shift2[18], shift2[17], shift2[16], shift2[15], shift2[14], shift2[13], shift2[12], shift2[11], shift2[10], shift2[9], shift2[8], shift2[7], shift2[6], shift2[5], shift2[4], shift2[3], shift2[2], shift2[1], shift2[0], gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, shift2[31], shift2[30], shift2[29], shift2[28], shift2[27], shift2[26], shift2[25], shift2[24], shift2[23], shift2[22], shift2[21], shift2[20], shift2[19], shift2[18], shift2[17], shift2[16], shift2[15], shift2[14], shift2[13], shift2[12], shift2[11], shift2[10], shift2[9], shift2[8], shift2[7], shift2[6], shift2[5], shift2[4], shift[2], droite, shift4[31], shift4[30], shift4[29], shift4[28], shift4[27], shift4[26], shift4[25], shift4[24], shift4[23], shift4[22], shift4[21], shift4[20], shift4[19], shift4[18], shift4[17], shift4[16], shift4[15], shift4[14], shift4[13], shift4[12], shift4[11], shift4[10], shift4[9], shift4[8], shift4[7], shift4[6], shift4[5], shift4[4], shift4[3], shift4[2], shift4[1], shift4[0]);","  mux3_32b_3: mux3_32bit port map(shift4[31], shift4[30], shift4[29], shift4[28], shift4[27], shift4[26], shift4[25], shift4[24], shift4[23], shift4[22], shift4[21], shift4[20], shift4[19], shift4[18], shift4[17], shift4[16], shift4[15], shift4[14], shift4[13], shift4[12], shift4[11], shift4[10], shift4[9], shift4[8], shift4[7], shift4[6], shift4[5], shift4[4], shift4[3], shift4[2], shift4[1], shift4[0], shift4[23], shift4[22], shift4[21], shift4[20], shift4[19], shift4[18], shift4[17], shift4[16], shift4[15], shift4[14], shift4[13], shift4[12], shift4[11], shift4[10], shift4[9], shift4[8], shift4[7], shift4[6], shift4[5], shift4[4], shift4[3], shift4[2], shift4[1], shift4[0], gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, shift4[31], shift4[30], shift4[29], shift4[28], shift4[27], shift4[26], shift4[25], shift4[24], shift4[23], shift4[22], shift4[21], shift4[20], shift4[19], shift4[18], shift4[17], shift4[16], shift4[15], shift4[14], shift4[13], shift4[12], shift4[11], shift4[10], shift4[9], shift4[8], shift[3], droite, shift8[31], shift8[30], shift8[29], shift8[28], shift8[27], shift8[26], shift8[25], shift8[24], shift8[23], shift8[22], shift8[21], shift8[20], shift8[19], shift8[18], shift8[17], shift8[16], shift8[15], shift8[14], shift8[13], shift8[12], shift8[11], shift8[10], shift8[9], shift8[8], shift8[7], shift8[6], shift8[5], shift8[4], shift8[3], shift8[2], shift8[1], shift8[0]);","  mux3_32b_4: mux3_32bit port map(shift8[31], shift8[30], shift8[29], shift8[28], shift8[27], shift8[26], shift8[25], shift8[24], shift8[23], shift8[22], shift8[21], shift8[20], shift8[19], shift8[18], shift8[17], shift8[16], shift8[15], shift8[14], shift8[13], shift8[12], shift8[11], shift8[10], shift8[9], shift8[8], shift8[7], shift8[6], shift8[5], shift8[4], shift8[3], shift8[2], shift8[1], shift8[0], shift8[15], shift8[14], shift8[13], shift8[12], shift8[11], shift8[10], shift8[9], shift8[8], shift8[7], shift8[6], shift8[5], shift8[4], shift8[3], shift8[2], shift8[1], shift8[0], gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, shift8[31], shift8[30], shift8[29], shift8[28], shift8[27], shift8[26], shift8[25], shift8[24], shift8[23], shift8[22], shift8[21], shift8[20], shift8[19], shift8[18], shift8[17], shift8[16], shift[4], droite, o[31], o[30], o[29], o[28], o[27], o[26], o[25], o[24], o[23], o[22], o[21], o[20], o[19], o[18], o[17], o[16], o[15], o[14], o[13], o[12], o[11], o[10], o[9], o[8], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0]);",end shift32_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'mux3_32bit{sch}',"entity mux3_32bit is port(i0_1[31], i0_1[30], i0_1[29], i0_1[28], i0_1[27], i0_1[26], i0_1[25], i0_1[24], i0_1[23], i0_1[22], i0_1[21], i0_1[20], i0_1[19], i0_1[18], i0_1[17], i0_1[16], i0_1[15], i0_1[14], i0_1[13], i0_1[12], i0_1[11], i0_1[10], i0_1[9], i0_1[8], i0_1[7], i0_1[6], i0_1[5], i0_1[4], i0_1[3], i0_1[2], i0_1[1], i0_1[0], i2[31], i2[30], i2[29], i2[28], i2[27], i2[26], i2[25], i2[24], i2[23], i2[22], i2[21], i2[20], i2[19], i2[18], i2[17], i2[16], i2[15], i2[14], i2[13], i2[12], i2[11], i2[10], i2[9], i2[8], i2[7], i2[6], i2[5], i2[4], i2[3], i2[2], i2[1], i2[0], i3[31], i3[30], i3[29], i3[28], i3[27], i3[26], i3[25], i3[24], i3[23], i3[22], i3[21], i3[20], i3[19], i3[18], i3[17], i3[16], i3[15], i3[14], i3[13], i3[12], i3[11], i3[10], i3[9], i3[8], i3[7], i3[6], i3[5], i3[4], i3[3], i3[2], i3[1], i3[0], s[1], s[0]: in BIT; o[31], o[30], o[29], o[28], o[27], o[26], o[25], o[24], o[23], o[22], o[21], o[20], o[19], o[18], o[17], o[16], o[15], o[14], o[13], o[12], o[11], o[10], o[9], o[8], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0]: out BIT);",  end mux3_32bit;,"",architecture mux3_32bit_BODY of mux3_32bit is,  component buffer port(a: in BIT; y: out BIT);,    end component;,"  component mux3_1 port(i0_1, i2, i3, s[1], s[0]: in BIT; o: out BIT);",    end component;,"","  signal s_[0], s_[1]: BIT;","",begin,"  buf_0: buffer port map(s[1], s_[1]);","  buf_1: buffer port map(s[0], s_[0]);","  mux3_1_0: mux3_1 port map(i0_1[0], i2[0], i3[0], s_[1], s_[0], o[0]);","  mux3_1_1: mux3_1 port map(i0_1[1], i2[1], i3[1], s_[1], s_[0], o[1]);","  mux3_1_2: mux3_1 port map(i0_1[2], i2[2], i3[2], s_[1], s_[0], o[2]);","  mux3_1_3: mux3_1 port map(i0_1[3], i2[3], i3[3], s_[1], s_[0], o[3]);","  mux3_1_4: mux3_1 port map(i0_1[4], i2[4], i3[4], s_[1], s_[0], o[4]);","  mux3_1_5: mux3_1 port map(i0_1[5], i2[5], i3[5], s_[1], s_[0], o[5]);","  mux3_1_6: mux3_1 port map(i0_1[6], i2[6], i3[6], s_[1], s_[0], o[6]);","  mux3_1_7: mux3_1 port map(i0_1[7], i2[7], i3[7], s_[1], s_[0], o[7]);","  mux3_1_8: mux3_1 port map(i0_1[8], i2[8], i3[8], s_[1], s_[0], o[8]);","  mux3_1_9: mux3_1 port map(i0_1[9], i2[9], i3[9], s_[1], s_[0], o[9]);","  mux3_1_10: mux3_1 port map(i0_1[10], i2[10], i3[10], s_[1], s_[0], o[10]);","  mux3_1_11: mux3_1 port map(i0_1[11], i2[11], i3[11], s_[1], s_[0], o[11]);","  mux3_1_12: mux3_1 port map(i0_1[12], i2[12], i3[12], s_[1], s_[0], o[12]);","  mux3_1_13: mux3_1 port map(i0_1[13], i2[13], i3[13], s_[1], s_[0], o[13]);","  mux3_1_14: mux3_1 port map(i0_1[14], i2[14], i3[14], s_[1], s_[0], o[14]);","  mux3_1_15: mux3_1 port map(i0_1[15], i2[15], i3[15], s_[1], s_[0], o[15]);","  mux3_1_16: mux3_1 port map(i0_1[16], i2[16], i3[16], s_[1], s_[0], o[16]);","  mux3_1_17: mux3_1 port map(i0_1[17], i2[17], i3[17], s_[1], s_[0], o[17]);","  mux3_1_18: mux3_1 port map(i0_1[18], i2[18], i3[18], s_[1], s_[0], o[18]);","  mux3_1_19: mux3_1 port map(i0_1[19], i2[19], i3[19], s_[1], s_[0], o[19]);","  mux3_1_20: mux3_1 port map(i0_1[20], i2[20], i3[20], s_[1], s_[0], o[20]);","  mux3_1_21: mux3_1 port map(i0_1[21], i2[21], i3[21], s_[1], s_[0], o[21]);","  mux3_1_22: mux3_1 port map(i0_1[22], i2[22], i3[22], s_[1], s_[0], o[22]);","  mux3_1_23: mux3_1 port map(i0_1[23], i2[23], i3[23], s_[1], s_[0], o[23]);","  mux3_1_24: mux3_1 port map(i0_1[24], i2[24], i3[24], s_[1], s_[0], o[24]);","  mux3_1_25: mux3_1 port map(i0_1[25], i2[25], i3[25], s_[1], s_[0], o[25]);","  mux3_1_26: mux3_1 port map(i0_1[26], i2[26], i3[26], s_[1], s_[0], o[26]);","  mux3_1_27: mux3_1 port map(i0_1[27], i2[27], i3[27], s_[1], s_[0], o[27]);","  mux3_1_28: mux3_1 port map(i0_1[28], i2[28], i3[28], s_[1], s_[0], o[28]);","  mux3_1_29: mux3_1 port map(i0_1[29], i2[29], i3[29], s_[1], s_[0], o[29]);","  mux3_1_30: mux3_1 port map(i0_1[30], i2[30], i3[30], s_[1], s_[0], o[30]);","  mux3_1_31: mux3_1 port map(i0_1[31], i2[31], i3[31], s_[1], s_[0], o[31]);",end mux3_32bit_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'mux3_1{sch}',"entity mux3_1 is port(i0_1, i2, i3, s[1], s[0]: in BIT; o: out BIT);",  end mux3_1;,"",architecture mux3_1_BODY of mux3_1 is,  component inverter port(a: in BIT; y: out BIT);,    end component;,"  component nand2 port(a1, a2: in BIT; y: out BIT);",    end component;,"  component nand3 port(a1, a2, a3: in BIT; y: out BIT);",    end component;,"","  signal net_21, net_46, net_24, PINV5, PINV4: BIT;","",begin,"  and_0: nand2 port map(i0_1, PINV4, net_21);","  and_1: nand3 port map(i2, s[1], PINV5, net_24);","  and_2: nand3 port map(net_21, net_24, net_46, o);","  and_3: nand3 port map(s[1], s[0], i3, net_46);","  PSEUDO_INVERT5: inverter port map(s[0], PINV5);","  PSEUDO_INVERT4: inverter port map(s[1], PINV4);",end mux3_1_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'RAM1{sch}',"entity RAM1 is port(addr[31], addr[30], addr[29], addr[28], addr[27], addr[26], addr[25], addr[24], addr[23], addr[22], addr[21], addr[20], addr[19], addr[18], addr[17], addr[16], addr[15], addr[14], addr[13], addr[12], addr[11], addr[10], addr[9], addr[8], addr[7], addr[6], addr[5], addr[4], addr[3], addr[2], addr[1], addr[0], cs, rw: in BIT; data[31], data[30], data[29], data[28], data[27], data[26], data[25], data[24], data[23], data[22], data[21], data[20], data[19], data[18], data[17], data[16], data[15], data[14], data[13], data[12], data[11], data[10], data[9], data[8], data[7], data[6], data[5], data[4], data[3], data[2], data[1], data[0], debug_dump, reset: inout BIT);",  end RAM1;,"",architecture RAM1_BODY of RAM1 is,"","",begin,end RAM1_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'RAM2{sch}',"entity RAM2 is port(addr[31], addr[30], addr[29], addr[28], addr[27], addr[26], addr[25], addr[24], addr[23], addr[22], addr[21], addr[20], addr[19], addr[18], addr[17], addr[16], addr[15], addr[14], addr[13], addr[12], addr[11], addr[10], addr[9], addr[8], addr[7], addr[6], addr[5], addr[4], addr[3], addr[2], addr[1], addr[0], cs, rw: in BIT; data[31], data[30], data[29], data[28], data[27], data[26], data[25], data[24], data[23], data[22], data[21], data[20], data[19], data[18], data[17], data[16], data[15], data[14], data[13], data[12], data[11], data[10], data[9], data[8], data[7], data[6], data[5], data[4], data[3], data[2], data[1], data[0], debug_dump, reset: inout BIT);",  end RAM2;,"",architecture RAM2_BODY of RAM2 is,"","",begin,end RAM2_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'debug_ecrire{sch}',"entity debug_ecrire is port(ecrire_debug, ecrire_normal, horloge, reg_debug[2], reg_debug[1], reg_debug[0], reg_normal[2], reg_normal[1], reg_normal[0], val_debug[31], val_debug[30], val_debug[29], val_debug[28], val_debug[27], val_debug[26], val_debug[25], val_debug[24], val_debug[23], val_debug[22], val_debug[21], val_debug[20], val_debug[19], val_debug[18], val_debug[17], val_debug[16], val_debug[15], val_debug[14], val_debug[13], val_debug[12], val_debug[11], val_debug[10], val_debug[9], val_debug[8], val_debug[7], val_debug[6], val_debug[5], val_debug[4], val_debug[3], val_debug[2], val_debug[1], val_debug[0], val_normal[31], val_normal[30], val_normal[29], val_normal[28], val_normal[27], val_normal[26], val_normal[25], val_normal[24], val_normal[23], val_normal[22], val_normal[21], val_normal[20], val_normal[19], val_normal[18], val_normal[17], val_normal[16], val_normal[15], val_normal[14], val_normal[13], val_normal[12], val_normal[11], val_normal[10], val_normal[9], val_normal[8], val_normal[7], val_normal[6], val_normal[5], val_normal[4], val_normal[3], val_normal[2], val_normal[1], val_normal[0]: in BIT; ecrire_out, horloge_out, reg_out[2], reg_out[1], reg_out[0], val_out[31], val_out[30], val_out[29], val_out[28], val_out[27], val_out[26], val_out[25], val_out[24], val_out[23], val_out[22], val_out[21], val_out[20], val_out[19], val_out[18], val_out[17], val_out[16], val_out[15], val_out[14], val_out[13], val_out[12], val_out[11], val_out[10], val_out[9], val_out[8], val_out[7], val_out[6], val_out[5], val_out[4], val_out[3], val_out[2], val_out[1], val_out[0]: out BIT);",  end debug_ecrire;,"",architecture debug_ecrire_BODY of debug_ecrire is,  component buffer port(a: in BIT; y: out BIT);,    end component;,"  component drff port(i1, ck, clear: in BIT; q: out BIT);",    end component;,"  component mux3bit port(i0[2], i0[1], i0[0], i1[2], i1[1], i1[0], s: in BIT; o[2], o[1], o[0]: out BIT);",    end component;,"  component mux32bit port(i0[31], i0[30], i0[29], i0[28], i0[27], i0[26], i0[25], i0[24], i0[23], i0[22], i0[21], i0[20], i0[19], i0[18], i0[17], i0[16], i0[15], i0[14], i0[13], i0[12], i0[11], i0[10], i0[9], i0[8], i0[7], i0[6], i0[5], i0[4], i0[3], i0[2], i0[1], i0[0], i1[31], i1[30], i1[29], i1[28], i1[27], i1[26], i1[25], i1[24], i1[23], i1[22], i1[21], i1[20], i1[19], i1[18], i1[17], i1[16], i1[15], i1[14], i1[13], i1[12], i1[11], i1[10], i1[9], i1[8], i1[7], i1[6], i1[5], i1[4], i1[3], i1[2], i1[1], i1[0], s: in BIT; o[31], o[30], o[29], o[28], o[27], o[26], o[25], o[24], o[23], o[22], o[21], o[20], o[19], o[18], o[17], o[16], o[15], o[14], o[13], o[12], o[11], o[10], o[9], o[8], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0]: out BIT);",    end component;,"  component or2 port(a1, a2: in BIT; y: out BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,  component inverter port(a: in BIT; y: out BIT);,    end component;,"  component nor2 port(a1, a2: in BIT; y: out BIT);",    end component;,"","  signal net_25, net_24, net_28, PINV2, net_47, net_48, net_36, net_73, vdd, ",    net_57: BIT;,"",begin,"  buf_1: buffer port map(ecrire_debug, net_28);","  buf_2: buffer port map(net_28, net_57);","  buf_3: buffer port map(horloge, net_48);","  buf_4: buffer port map(net_57, net_73);","  buf_5: buffer port map(net_73, net_36);","  ffdp_0: drff port map(vdd, horloge, net_24, net_25);","  or_1: or2 port map(net_25, net_36, horloge_out);","  or_2: or2 port map(ecrire_debug, net_47, net_24);","  or_3: nor2 port map(PINV2, horloge, net_47);","  or_4: or2 port map(ecrire_debug, ecrire_normal, ecrire_out);",  pwr_0: power port map(vdd);,"  mux3bit_0: mux3bit port map(reg_normal[2], reg_normal[1], reg_normal[0], reg_debug[2], reg_debug[1], reg_debug[0], ecrire_debug, reg_out[2], reg_out[1], reg_out[0]);","  mux32bit_0: mux32bit port map(val_normal[31], val_normal[30], val_normal[29], val_normal[28], val_normal[27], val_normal[26], val_normal[25], val_normal[24], val_normal[23], val_normal[22], val_normal[21], val_normal[20], val_normal[19], val_normal[18], val_normal[17], val_normal[16], val_normal[15], val_normal[14], val_normal[13], val_normal[12], val_normal[11], val_normal[10], val_normal[9], val_normal[8], val_normal[7], val_normal[6], val_normal[5], val_normal[4], val_normal[3], val_normal[2], val_normal[1], val_normal[0], val_debug[31], val_debug[30], val_debug[29], val_debug[28], val_debug[27], val_debug[26], val_debug[25], val_debug[24], val_debug[23], val_debug[22], val_debug[21], val_debug[20], val_debug[19], val_debug[18], val_debug[17], val_debug[16], val_debug[15], val_debug[14], val_debug[13], val_debug[12], val_debug[11], val_debug[10], val_debug[9], val_debug[8], val_debug[7], val_debug[6], val_debug[5], val_debug[4], val_debug[3], val_debug[2], val_debug[1], val_debug[0], ecrire_debug, val_out[31], val_out[30], val_out[29], val_out[28], val_out[27], val_out[26], val_out[25], val_out[24], val_out[23], val_out[22], val_out[21], val_out[20], val_out[19], val_out[18], val_out[17], val_out[16], val_out[15], val_out[14], val_out[13], val_out[12], val_out[11], val_out[10], val_out[9], val_out[8], val_out[7], val_out[6], val_out[5], val_out[4], val_out[3], val_out[2], val_out[1], val_out[0]);","  PSEUDO_INVERT2: inverter port map(net_48, PINV2);",end debug_ecrire_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'mux3bit{sch}',"entity mux3bit is port(i0[2], i0[1], i0[0], i1[2], i1[1], i1[0], s: in BIT; o[2], o[1], o[0]: out BIT);",  end mux3bit;,"",architecture mux3bit_BODY of mux3bit is,"  component mux2_1 port(i0, i1, s: in BIT; o: out BIT);",    end component;,"","",begin,"  mux2_1_0: mux2_1 port map(i0[0], i1[0], s, o[0]);","  mux2_1_1: mux2_1 port map(i0[1], i1[1], s, o[1]);","  mux2_1_2: mux2_1 port map(i0[2], i1[2], s, o[2]);",end mux3bit_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'reg32bit{sch}',"entity reg32bit is port(clr, d[31], d[30], d[29], d[28], d[27], d[26], d[25], d[24], d[23], d[22], d[21], d[20], d[19], d[18], d[17], d[16], d[15], d[14], d[13], d[12], d[11], d[10], d[9], d[8], d[7], d[6], d[5], d[4], d[3], d[2], d[1], d[0], ecrire, horloge: in BIT; q[31], q[30], q[29], q[28], q[27], q[26], q[25], q[24], q[23], q[22], q[21], q[20], q[19], q[18], q[17], q[16], q[15], q[14], q[13], q[12], q[11], q[10], q[9], q[8], q[7], q[6], q[5], q[4], q[3], q[2], q[1], q[0]: out BIT);",  end reg32bit;,"",architecture reg32bit_BODY of reg32bit is,  component buffer port(a: in BIT; y: out BIT);,    end component;,"  component drff port(i1, ck, clear: in BIT; q: out BIT);",    end component;,"","  signal net_270, net_239, ecrire_interne: BIT;","",begin,"  buf_0: buffer port map(net_270, ecrire_interne);","  buf_1: buffer port map(clr, net_239);","  ffdp_0: drff port map(d[31], ecrire_interne, net_239, q[31]);","  ffdp_17: drff port map(d[30], ecrire_interne, net_239, q[30]);","  ffdp_18: drff port map(d[29], ecrire_interne, net_239, q[29]);","  ffdp_19: drff port map(d[28], ecrire_interne, net_239, q[28]);","  ffdp_20: drff port map(d[27], ecrire_interne, net_239, q[27]);","  ffdp_21: drff port map(d[26], ecrire_interne, net_239, q[26]);","  ffdp_22: drff port map(d[25], ecrire_interne, net_239, q[25]);","  ffdp_23: drff port map(d[24], ecrire_interne, net_239, q[24]);","  ffdp_24: drff port map(d[23], ecrire_interne, net_239, q[23]);","  ffdp_25: drff port map(d[22], ecrire_interne, net_239, q[22]);","  ffdp_26: drff port map(d[21], ecrire_interne, net_239, q[21]);","  ffdp_27: drff port map(d[20], ecrire_interne, net_239, q[20]);","  ffdp_28: drff port map(d[19], ecrire_interne, net_239, q[19]);","  ffdp_29: drff port map(d[18], ecrire_interne, net_239, q[18]);","  ffdp_30: drff port map(d[17], ecrire_interne, net_239, q[17]);","  ffdp_31: drff port map(d[16], ecrire_interne, net_239, q[16]);","  ffdp_32: drff port map(d[15], ecrire_interne, net_239, q[15]);","  ffdp_33: drff port map(d[14], ecrire_interne, net_239, q[14]);","  ffdp_34: drff port map(d[13], ecrire_interne, net_239, q[13]);","  ffdp_35: drff port map(d[12], ecrire_interne, net_239, q[12]);","  ffdp_36: drff port map(d[11], ecrire_interne, net_239, q[11]);","  ffdp_37: drff port map(d[10], ecrire_interne, net_239, q[10]);","  ffdp_38: drff port map(d[9], ecrire_interne, net_239, q[9]);","  ffdp_39: drff port map(d[8], ecrire_interne, net_239, q[8]);","  ffdp_40: drff port map(d[7], ecrire_interne, net_239, q[7]);","  ffdp_41: drff port map(d[6], ecrire_interne, net_239, q[6]);","  ffdp_42: drff port map(d[5], ecrire_interne, net_239, q[5]);","  ffdp_43: drff port map(d[4], ecrire_interne, net_239, q[4]);","  ffdp_44: drff port map(d[3], ecrire_interne, net_239, q[3]);","  ffdp_45: drff port map(d[2], ecrire_interne, net_239, q[2]);","  ffdp_46: drff port map(d[1], ecrire_interne, net_239, q[1]);","  ffdp_47: drff port map(d[0], ecrire_interne, net_239, q[0]);","  ffdp_48: drff port map(ecrire, horloge, ecrire_interne, net_270);",end reg32bit_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'registres{sch}',"entity registres is port(activer_ecriture, activer_lecture, ecrire_quel[2], ecrire_quel[1], ecrire_quel[0], effacer_tout, horloge, in[31], in[30], in[29], in[28], in[27], in[26], in[25], in[24], in[23], in[22], in[21], in[20], in[19], in[18], in[17], in[16], in[15], in[14], in[13], in[12], in[11], in[10], in[9], in[8], in[7], in[6], in[5], in[4], in[3], in[2], in[1], in[0], lire_quel[2], lire_quel[1], lire_quel[0]: in BIT; out[31], out[30], out[29], out[28], out[27], out[26], out[25], out[24], out[23], out[22], out[21], out[20], out[19], out[18], out[17], out[16], out[15], out[14], out[13], out[12], out[11], out[10], out[9], out[8], out[7], out[6], out[5], out[4], out[3], out[2], out[1], out[0]: out BIT);",  end registres;,"",architecture registres_BODY of registres is,"  component demux3_8 port(en, s[2], s[1], s[0]: in BIT; o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0]: out BIT);",    end component;,"  component reg32bit port(clr, d[31], d[30], d[29], d[28], d[27], d[26], d[25], d[24], d[23], d[22], d[21], d[20], d[19], d[18], d[17], d[16], d[15], d[14], d[13], d[12], d[11], d[10], d[9], d[8], d[7], d[6], d[5], d[4], d[3], d[2], d[1], d[0], ecrire, horloge: in BIT; q[31], q[30], q[29], q[28], q[27], q[26], q[25], q[24], q[23], q[22], q[21], q[20], q[19], q[18], q[17], q[16], q[15], q[14], q[13], q[12], q[11], q[10], q[9], q[8], q[7], q[6], q[5], q[4], q[3], q[2], q[1], q[0]: out BIT);",    end component;,"  component tri32bit port(en, in[31], in[30], in[29], in[28], in[27], in[26], in[25], in[24], in[23], in[22], in[21], in[20], in[19], in[18], in[17], in[16], in[15], in[14], in[13], in[12], in[11], in[10], in[9], in[8], in[7], in[6], in[5], in[4], in[3], in[2], in[1], in[0]: in BIT; out[31], out[30], out[29], out[28], out[27], out[26], out[25], out[24], out[23], out[22], out[21], out[20], out[19], out[18], out[17], out[16], out[15], out[14], out[13], out[12], out[11], out[10], out[9], out[8], out[7], out[6], out[5], out[4], out[3], out[2], out[1], out[0]: out BIT);",    end component;,"","  signal ecrire[0], ecx[18], ebp[1], ecx[1], ebx[15], ebx[21], esi[20], edi[12], ","    lire[1], esp[19], esp[1], edx[14], ebp[22], eax[18], edx[18], ecrire[1], ","    esi[5], ebp[2], ebx[0], lire[0], ecx[2], ecx[17], ebx[14], edi[13], ebx[20], ","    esi[21], eax[17], esp[0], esp[18], ecx[30], esi[6], ebp[23], edx[15], ","    edx[19], ecrire[2], edi[1], ecx[16], ecx[3], ebp[30], ebp[3], ebx[23], ","    esi[22], ebx[13], edi[10], ebp[10], eax[30], esp[3], esi[7], esp[17], ","    ecrire[3], edx[16], ebp[20], edx[0], edi[0], ebp[4], ecx[4], ebx[12], ","    ebp[31], esp[15], ebx[22], esi[23], edi[11], ecx[15], ebp[11], eax[31], ","    esp[16], esi[8], esp[2], eax[19], ecrire[4], edx[17], ebp[21], esp[30], ","    lire[5], edi[29], ebx[31], ecx[5], esp[29], ebx[3], ebx[19], edx[2], ebx[30], ","    ecx[28], edx[10], esi[9], esp[5], edi[28], lire[4], ecx[6], esi[31], esp[28], ","    ebx[4], ebx[18], edx[1], esi[30], ecx[27], esp[4], edx[11], lire[3], ecx[7], ","    edi[27], esp[8], ebx[17], ebx[1], edx[31], edx[4], edx[12], edx[21], lire[2], ","    ecx[8], ebx[16], esp[7], eax[0], eax[29], ebx[2], ecx[19], ebp[0], edi[26], ","    edx[30], edx[3], edx[13], eax[9], esp[6], ecx[29], edx[20], edx[23], esp[24], ","    edx[5], ecx[24], edi[25], eax[27], esi[17], ebx[28], edi[8], ebp[17], ebx[7], ","    esp[10], ecx[9], eax[1], ecx[10], eax[10], ebp[16], edx[22], edx[6], esp[23], ","    ecx[23], ebx[29], eax[28], edi[24], edi[9], ebx[8], eax[2], esi[16], edx[25], ","    eax[11], ecx[26], edx[7], esp[26], ebp[29], esp[27], ebx[5], eax[25], ","    esi[19], esp[9], edi[23], edi[18], lire[6], eax[3], esi[29], edi[6], ebp[19], ","    edx[8], edx[24], ebp[9], eax[12], ecx[25], esp[25], esi[0], edi[7], ebp[28], ","    edi[22], edi[19], esi[18], eax[26], eax[4], esi[28], lire[7], ebx[6], ","    ebp[18], ecx[20], edx[27], ecrire[5], esi[1], ebp[27], esp[20], eax[13], ","    ebp[13], ebp[8], edx[9], ebx[10], edi[4], edi[31], ecx[14], esi[11], ebx[24], ","    esp[14], esi[13], eax[5], esi[27], edi[16], edi[21], eax[23], ebp[26], ","    edx[26], ecrire[6], esi[2], ebp[12], ebp[7], eax[14], ebx[11], edi[30], ","    ecx[13], esi[12], esi[10], edi[5], ebx[25], esp[13], eax[6], esi[26], ","    edi[17], eax[24], edi[20], esp[22], esi[3], ebp[25], eax[20], ecx[22], ","    edx[29], ecrire[7], eax[15], ebp[15], ebp[6], edi[2], esp[12], ebx[26], ","    esi[15], edi[14], ecx[12], ebx[9], eax[21], ecx[0], eax[7], esi[25], esp[21], ","    esi[4], ecx[21], edx[28], ebp[24], eax[16], ecx[31], ebp[14], esp[31], ","    ecx[11], esi[14], edi[15], ebx[27], edi[3], esp[11], ebp[5], eax[22], eax[8], ","    esi[24]: BIT;","",begin,"  demux3_8_0: demux3_8 port map(activer_ecriture, ecrire_quel[2], ecrire_quel[1], ecrire_quel[0], ecrire[7], ecrire[6], ecrire[5], ecrire[4], ecrire[3], ecrire[2], ecrire[1], ecrire[0]);","  demux3_8_2: demux3_8 port map(activer_lecture, lire_quel[2], lire_quel[1], lire_quel[0], lire[7], lire[6], lire[5], lire[4], lire[3], lire[2], lire[1], lire[0]);","  reg32bit_0: reg32bit port map(effacer_tout, in[31], in[30], in[29], in[28], in[27], in[26], in[25], in[24], in[23], in[22], in[21], in[20], in[19], in[18], in[17], in[16], in[15], in[14], in[13], in[12], in[11], in[10], in[9], in[8], in[7], in[6], in[5], in[4], in[3], in[2], in[1], in[0], ecrire[7], horloge, edi[31], edi[30], edi[29], edi[28], edi[27], edi[26], edi[25], edi[24], edi[23], edi[22], edi[21], edi[20], edi[19], edi[18], edi[17], edi[16], edi[15], edi[14], edi[13], edi[12], edi[11], edi[10], edi[9], edi[8], edi[7], edi[6], edi[5], edi[4], edi[3], edi[2], edi[1], edi[0]);","  reg32bit_1: reg32bit port map(effacer_tout, in[31], in[30], in[29], in[28], in[27], in[26], in[25], in[24], in[23], in[22], in[21], in[20], in[19], in[18], in[17], in[16], in[15], in[14], in[13], in[12], in[11], in[10], in[9], in[8], in[7], in[6], in[5], in[4], in[3], in[2], in[1], in[0], ecrire[6], horloge, esi[31], esi[30], esi[29], esi[28], esi[27], esi[26], esi[25], esi[24], esi[23], esi[22], esi[21], esi[20], esi[19], esi[18], esi[17], esi[16], esi[15], esi[14], esi[13], esi[12], esi[11], esi[10], esi[9], esi[8], esi[7], esi[6], esi[5], esi[4], esi[3], esi[2], esi[1], esi[0]);","  reg32bit_2: reg32bit port map(effacer_tout, in[31], in[30], in[29], in[28], in[27], in[26], in[25], in[24], in[23], in[22], in[21], in[20], in[19], in[18], in[17], in[16], in[15], in[14], in[13], in[12], in[11], in[10], in[9], in[8], in[7], in[6], in[5], in[4], in[3], in[2], in[1], in[0], ecrire[5], horloge, ebp[31], ebp[30], ebp[29], ebp[28], ebp[27], ebp[26], ebp[25], ebp[24], ebp[23], ebp[22], ebp[21], ebp[20], ebp[19], ebp[18], ebp[17], ebp[16], ebp[15], ebp[14], ebp[13], ebp[12], ebp[11], ebp[10], ebp[9], ebp[8], ebp[7], ebp[6], ebp[5], ebp[4], ebp[3], ebp[2], ebp[1], ebp[0]);","  reg32bit_3: reg32bit port map(effacer_tout, in[31], in[30], in[29], in[28], in[27], in[26], in[25], in[24], in[23], in[22], in[21], in[20], in[19], in[18], in[17], in[16], in[15], in[14], in[13], in[12], in[11], in[10], in[9], in[8], in[7], in[6], in[5], in[4], in[3], in[2], in[1], in[0], ecrire[4], horloge, esp[31], esp[30], esp[29], esp[28], esp[27], esp[26], esp[25], esp[24], esp[23], esp[22], esp[21], esp[20], esp[19], esp[18], esp[17], esp[16], esp[15], esp[14], esp[13], esp[12], esp[11], esp[10], esp[9], esp[8], esp[7], esp[6], esp[5], esp[4], esp[3], esp[2], esp[1], esp[0]);","  reg32bit_4: reg32bit port map(effacer_tout, in[31], in[30], in[29], in[28], in[27], in[26], in[25], in[24], in[23], in[22], in[21], in[20], in[19], in[18], in[17], in[16], in[15], in[14], in[13], in[12], in[11], in[10], in[9], in[8], in[7], in[6], in[5], in[4], in[3], in[2], in[1], in[0], ecrire[3], horloge, ebx[31], ebx[30], ebx[29], ebx[28], ebx[27], ebx[26], ebx[25], ebx[24], ebx[23], ebx[22], ebx[21], ebx[20], ebx[19], ebx[18], ebx[17], ebx[16], ebx[15], ebx[14], ebx[13], ebx[12], ebx[11], ebx[10], ebx[9], ebx[8], ebx[7], ebx[6], ebx[5], ebx[4], ebx[3], ebx[2], ebx[1], ebx[0]);","  reg32bit_5: reg32bit port map(effacer_tout, in[31], in[30], in[29], in[28], in[27], in[26], in[25], in[24], in[23], in[22], in[21], in[20], in[19], in[18], in[17], in[16], in[15], in[14], in[13], in[12], in[11], in[10], in[9], in[8], in[7], in[6], in[5], in[4], in[3], in[2], in[1], in[0], ecrire[2], horloge, edx[31], edx[30], edx[29], edx[28], edx[27], edx[26], edx[25], edx[24], edx[23], edx[22], edx[21], edx[20], edx[19], edx[18], edx[17], edx[16], edx[15], edx[14], edx[13], edx[12], edx[11], edx[10], edx[9], edx[8], edx[7], edx[6], edx[5], edx[4], edx[3], edx[2], edx[1], edx[0]);","  reg32bit_6: reg32bit port map(effacer_tout, in[31], in[30], in[29], in[28], in[27], in[26], in[25], in[24], in[23], in[22], in[21], in[20], in[19], in[18], in[17], in[16], in[15], in[14], in[13], in[12], in[11], in[10], in[9], in[8], in[7], in[6], in[5], in[4], in[3], in[2], in[1], in[0], ecrire[1], horloge, ecx[31], ecx[30], ecx[29], ecx[28], ecx[27], ecx[26], ecx[25], ecx[24], ecx[23], ecx[22], ecx[21], ecx[20], ecx[19], ecx[18], ecx[17], ecx[16], ecx[15], ecx[14], ecx[13], ecx[12], ecx[11], ecx[10], ecx[9], ecx[8], ecx[7], ecx[6], ecx[5], ecx[4], ecx[3], ecx[2], ecx[1], ecx[0]);","  reg32bit_8: reg32bit port map(effacer_tout, in[31], in[30], in[29], in[28], in[27], in[26], in[25], in[24], in[23], in[22], in[21], in[20], in[19], in[18], in[17], in[16], in[15], in[14], in[13], in[12], in[11], in[10], in[9], in[8], in[7], in[6], in[5], in[4], in[3], in[2], in[1], in[0], ecrire[0], horloge, eax[31], eax[30], eax[29], eax[28], eax[27], eax[26], eax[25], eax[24], eax[23], eax[22], eax[21], eax[20], eax[19], eax[18], eax[17], eax[16], eax[15], eax[14], eax[13], eax[12], eax[11], eax[10], eax[9], eax[8], eax[7], eax[6], eax[5], eax[4], eax[3], eax[2], eax[1], eax[0]);","  tri32bit_0: tri32bit port map(lire[7], edi[31], edi[30], edi[29], edi[28], edi[27], edi[26], edi[25], edi[24], edi[23], edi[22], edi[21], edi[20], edi[19], edi[18], edi[17], edi[16], edi[15], edi[14], edi[13], edi[12], edi[11], edi[10], edi[9], edi[8], edi[7], edi[6], edi[5], edi[4], edi[3], edi[2], edi[1], edi[0], out[31], out[30], out[29], out[28], out[27], out[26], out[25], out[24], out[23], out[22], out[21], out[20], out[19], out[18], out[17], out[16], out[15], out[14], out[13], out[12], out[11], out[10], out[9], out[8], out[7], out[6], out[5], out[4], out[3], out[2], out[1], out[0]);","  tri32bit_1: tri32bit port map(lire[6], esi[31], esi[30], esi[29], esi[28], esi[27], esi[26], esi[25], esi[24], esi[23], esi[22], esi[21], esi[20], esi[19], esi[18], esi[17], esi[16], esi[15], esi[14], esi[13], esi[12], esi[11], esi[10], esi[9], esi[8], esi[7], esi[6], esi[5], esi[4], esi[3], esi[2], esi[1], esi[0], out[31], out[30], out[29], out[28], out[27], out[26], out[25], out[24], out[23], out[22], out[21], out[20], out[19], out[18], out[17], out[16], out[15], out[14], out[13], out[12], out[11], out[10], out[9], out[8], out[7], out[6], out[5], out[4], out[3], out[2], out[1], out[0]);","  tri32bit_2: tri32bit port map(lire[5], ebp[31], ebp[30], ebp[29], ebp[28], ebp[27], ebp[26], ebp[25], ebp[24], ebp[23], ebp[22], ebp[21], ebp[20], ebp[19], ebp[18], ebp[17], ebp[16], ebp[15], ebp[14], ebp[13], ebp[12], ebp[11], ebp[10], ebp[9], ebp[8], ebp[7], ebp[6], ebp[5], ebp[4], ebp[3], ebp[2], ebp[1], ebp[0], out[31], out[30], out[29], out[28], out[27], out[26], out[25], out[24], out[23], out[22], out[21], out[20], out[19], out[18], out[17], out[16], out[15], out[14], out[13], out[12], out[11], out[10], out[9], out[8], out[7], out[6], out[5], out[4], out[3], out[2], out[1], out[0]);","  tri32bit_3: tri32bit port map(lire[4], esp[31], esp[30], esp[29], esp[28], esp[27], esp[26], esp[25], esp[24], esp[23], esp[22], esp[21], esp[20], esp[19], esp[18], esp[17], esp[16], esp[15], esp[14], esp[13], esp[12], esp[11], esp[10], esp[9], esp[8], esp[7], esp[6], esp[5], esp[4], esp[3], esp[2], esp[1], esp[0], out[31], out[30], out[29], out[28], out[27], out[26], out[25], out[24], out[23], out[22], out[21], out[20], out[19], out[18], out[17], out[16], out[15], out[14], out[13], out[12], out[11], out[10], out[9], out[8], out[7], out[6], out[5], out[4], out[3], out[2], out[1], out[0]);","  tri32bit_4: tri32bit port map(lire[3], ebx[31], ebx[30], ebx[29], ebx[28], ebx[27], ebx[26], ebx[25], ebx[24], ebx[23], ebx[22], ebx[21], ebx[20], ebx[19], ebx[18], ebx[17], ebx[16], ebx[15], ebx[14], ebx[13], ebx[12], ebx[11], ebx[10], ebx[9], ebx[8], ebx[7], ebx[6], ebx[5], ebx[4], ebx[3], ebx[2], ebx[1], ebx[0], out[31], out[30], out[29], out[28], out[27], out[26], out[25], out[24], out[23], out[22], out[21], out[20], out[19], out[18], out[17], out[16], out[15], out[14], out[13], out[12], out[11], out[10], out[9], out[8], out[7], out[6], out[5], out[4], out[3], out[2], out[1], out[0]);","  tri32bit_5: tri32bit port map(lire[2], edx[31], edx[30], edx[29], edx[28], edx[27], edx[26], edx[25], edx[24], edx[23], edx[22], edx[21], edx[20], edx[19], edx[18], edx[17], edx[16], edx[15], edx[14], edx[13], edx[12], edx[11], edx[10], edx[9], edx[8], edx[7], edx[6], edx[5], edx[4], edx[3], edx[2], edx[1], edx[0], out[31], out[30], out[29], out[28], out[27], out[26], out[25], out[24], out[23], out[22], out[21], out[20], out[19], out[18], out[17], out[16], out[15], out[14], out[13], out[12], out[11], out[10], out[9], out[8], out[7], out[6], out[5], out[4], out[3], out[2], out[1], out[0]);","  tri32bit_6: tri32bit port map(lire[1], ecx[31], ecx[30], ecx[29], ecx[28], ecx[27], ecx[26], ecx[25], ecx[24], ecx[23], ecx[22], ecx[21], ecx[20], ecx[19], ecx[18], ecx[17], ecx[16], ecx[15], ecx[14], ecx[13], ecx[12], ecx[11], ecx[10], ecx[9], ecx[8], ecx[7], ecx[6], ecx[5], ecx[4], ecx[3], ecx[2], ecx[1], ecx[0], out[31], out[30], out[29], out[28], out[27], out[26], out[25], out[24], out[23], out[22], out[21], out[20], out[19], out[18], out[17], out[16], out[15], out[14], out[13], out[12], out[11], out[10], out[9], out[8], out[7], out[6], out[5], out[4], out[3], out[2], out[1], out[0]);","  tri32bit_7: tri32bit port map(lire[0], eax[31], eax[30], eax[29], eax[28], eax[27], eax[26], eax[25], eax[24], eax[23], eax[22], eax[21], eax[20], eax[19], eax[18], eax[17], eax[16], eax[15], eax[14], eax[13], eax[12], eax[11], eax[10], eax[9], eax[8], eax[7], eax[6], eax[5], eax[4], eax[3], eax[2], eax[1], eax[0], out[31], out[30], out[29], out[28], out[27], out[26], out[25], out[24], out[23], out[22], out[21], out[20], out[19], out[18], out[17], out[16], out[15], out[14], out[13], out[12], out[11], out[10], out[9], out[8], out[7], out[6], out[5], out[4], out[3], out[2], out[1], out[0]);",end registres_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'demux3_8{sch}',"entity demux3_8 is port(en, s[2], s[1], s[0]: in BIT; o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0]: out BIT);",  end demux3_8;,"",architecture demux3_8_BODY of demux3_8 is,"  component and4 port(a1, a2, a3, a4: in BIT; y: out BIT);",    end component;,  component inverter port(a: in BIT; y: out BIT);,    end component;,"","  signal PINV11, PINV10, PINV12, PINV9, PINV8, PINV7, PINV6, PINV5, PINV4, PINV3, ","    PINV2, PINV1: BIT;","",begin,"  and_8: and4 port map(en, PINV1, PINV5, PINV9, o[0]);","  and_9: and4 port map(en, s[0], PINV8, PINV11, o[1]);","  and_10: and4 port map(en, PINV3, s[1], PINV12, o[2]);","  and_11: and4 port map(en, s[0], s[1], PINV10, o[3]);","  and_12: and4 port map(en, PINV2, PINV6, s[2], o[4]);","  and_13: and4 port map(en, s[0], PINV7, s[2], o[5]);","  and_14: and4 port map(en, PINV4, s[1], s[2], o[6]);","  and_15: and4 port map(en, s[0], s[1], s[2], o[7]);","  PSEUDO_INVERT11: inverter port map(s[2], PINV11);","  PSEUDO_INVERT7: inverter port map(s[1], PINV7);","  PSEUDO_INVERT6: inverter port map(s[1], PINV6);","  PSEUDO_INVERT5: inverter port map(s[1], PINV5);","  PSEUDO_INVERT3: inverter port map(s[0], PINV3);","  PSEUDO_INVERT2: inverter port map(s[0], PINV2);","  PSEUDO_INVERT10: inverter port map(s[2], PINV10);","  PSEUDO_INVERT12: inverter port map(s[2], PINV12);","  PSEUDO_INVERT8: inverter port map(s[1], PINV8);","  PSEUDO_INVERT9: inverter port map(s[2], PINV9);","  PSEUDO_INVERT4: inverter port map(s[0], PINV4);","  PSEUDO_INVERT1: inverter port map(s[0], PINV1);",end demux3_8_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'tri32bit{sch}',"entity tri32bit is port(en, in[31], in[30], in[29], in[28], in[27], in[26], in[25], in[24], in[23], in[22], in[21], in[20], in[19], in[18], in[17], in[16], in[15], in[14], in[13], in[12], in[11], in[10], in[9], in[8], in[7], in[6], in[5], in[4], in[3], in[2], in[1], in[0]: in BIT; out[31], out[30], out[29], out[28], out[27], out[26], out[25], out[24], out[23], out[22], out[21], out[20], out[19], out[18], out[17], out[16], out[15], out[14], out[13], out[12], out[11], out[10], out[9], out[8], out[7], out[6], out[5], out[4], out[3], out[2], out[1], out[0]: out BIT);",  end tri32bit;,"",architecture tri32bit_BODY of tri32bit is,"  component tri port(en, in_: in BIT; out_: out BIT);",    end component;,"","",begin,"  tri_0: tri port map(en, in[0], out[0]);","  tri_1: tri port map(en, in[1], out[1]);","  tri_2: tri port map(en, in[2], out[2]);","  tri_3: tri port map(en, in[3], out[3]);","  tri_4: tri port map(en, in[4], out[4]);","  tri_5: tri port map(en, in[5], out[5]);","  tri_6: tri port map(en, in[6], out[6]);","  tri_7: tri port map(en, in[7], out[7]);","  tri_8: tri port map(en, in[8], out[8]);","  tri_9: tri port map(en, in[9], out[9]);","  tri_10: tri port map(en, in[10], out[10]);","  tri_11: tri port map(en, in[11], out[11]);","  tri_12: tri port map(en, in[12], out[12]);","  tri_13: tri port map(en, in[13], out[13]);","  tri_14: tri port map(en, in[14], out[14]);","  tri_15: tri port map(en, in[15], out[15]);","  tri_16: tri port map(en, in[16], out[16]);","  tri_17: tri port map(en, in[17], out[17]);","  tri_18: tri port map(en, in[18], out[18]);","  tri_19: tri port map(en, in[19], out[19]);","  tri_20: tri port map(en, in[20], out[20]);","  tri_21: tri port map(en, in[21], out[21]);","  tri_22: tri port map(en, in[22], out[22]);","  tri_23: tri port map(en, in[23], out[23]);","  tri_24: tri port map(en, in[24], out[24]);","  tri_25: tri port map(en, in[25], out[25]);","  tri_26: tri port map(en, in[26], out[26]);","  tri_27: tri port map(en, in[27], out[27]);","  tri_28: tri port map(en, in[28], out[28]);","  tri_29: tri port map(en, in[29], out[29]);","  tri_30: tri port map(en, in[30], out[30]);","  tri_31: tri port map(en, in[31], out[31]);",end tri32bit_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'tri{sch}',"entity tri is port(en, in_: in BIT; out_: out BIT);",  end tri;,"",architecture tri_BODY of tri is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,  component inverter port(a: in BIT; y: out BIT);,    end component;,"","  signal gnd, vdd, net_22, net_25, net_1, net_19: BIT;","",begin,"  buf_0: inverter port map(in_, net_1);","  buf_1: inverter port map(en, net_25);",  gnd_0: ground port map(gnd);,"  nmos_1: nMOStran port map(net_1, net_22, out_);","  nmos_2: nMOStran port map(en, gnd, net_22);","  pmos_1: PMOStran port map(net_1, out_, net_19);","  pmos_2: PMOStran port map(net_25, net_19, vdd);",  pwr_0: power port map(vdd);,end tri_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell arch_2bus;1{net.als}
Carch_2bus;1{net.als}||artwork|1191476233937|1202775711082||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Mon Feb 11, 2008 19:21:51",#-------------------------------------------------,"",model arch_2bus(horloge),"and_0: and2(lire_ecrire_mem, mem_write_strobe, net_132)","buf_0: inverter(net_295, net_285[0])","buf_1: buffer(uIR[1], ecrire_A)","buf_2: buffer(uIR[2], select_b_c)","buf_3: buffer(uIR[3], lire_R)","buf_4: buffer(uIR[4], ecrire_R)","buf_5: buffer(uIR[5], controle_UAL[0])","buf_6: buffer(uIR[6], controle_UAL[1])","buf_7: buffer(uIR[7], acces_memoire)","buf_8: buffer(uIR[8], lire_ecrire_mem)","buf_9: buffer(uIR[9], lire_MD)","buf_10: buffer(uIR[10], ecrire_MD)","buf_11: buffer(uIR[11], source_de_MD)","buf_12: buffer(uIR[12], ecrire_MA)","buf_13: buffer(uIR[13], lire_PC)","buf_14: buffer(uIR[14], ecrire_PC)","buf_15: buffer(uIR[15], ecrire_IR)","buf_16: buffer(uIR[0], ecrire_const)","ffdp_0: drff(net_300, horloge, effacer_tout, net_295)",gnd_0: ground(gnd),pwr_3: power(vdd),"xor_1: xor2(net_295, uIR[15], net_300)","ALU_0: ALU(net_219[0], net_219[1], net_219[2], net_219[3], net_219[4], net_219[5], net_219[6], net_219[7], net_219[8], net_219[9], net_219[10], net_219[11], net_219[12], net_219[13], net_219[14], net_219[15], net_219[16], net_219[17], net_219[18], net_219[19], net_219[20], net_219[21], net_219[22], net_219[23], net_219[24], net_219[25], net_219[26], net_219[27], net_219[28], net_219[29], net_219[30], net_219[31], bus_B[31], bus_B[30], bus_B[29], bus_B[28], bus_B[27], bus_B[26], bus_B[25], bus_B[24], bus_B[23], bus_B[22], bus_B[21], bus_B[20], bus_B[19], bus_B[18], bus_B[17], bus_B[16], bus_B[15], bus_B[14], bus_B[13], bus_B[12], bus_B[11], bus_B[10], bus_B[9], bus_B[8], bus_B[7], bus_B[6], bus_B[5], bus_B[4], bus_B[3], bus_B[2], bus_B[1], bus_B[0], alu_op[6], alu_op[5], alu_op[4], alu_op[3], alu_op[2], alu_op[1], alu_op[0], bus_A[31], bus_A[30], bus_A[29], bus_A[28], bus_A[27], bus_A[26], bus_A[25], bus_A[24], bus_A[23], bus_A[22], bus_A[21], bus_A[20], bus_A[19], bus_A[18], bus_A[17], bus_A[16], bus_A[15], bus_A[14], bus_A[13], bus_A[12], bus_A[11], bus_A[10], bus_A[9], bus_A[8], bus_A[7], bus_A[6], bus_A[5], bus_A[4], bus_A[3], bus_A[2], bus_A[1], bus_A[0])","RAM1_0: RAM1(gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, controle_UAL[1], controle_UAL[0], IR[31], IR[30], IR[29], IR[28], IR[27], vdd, gnd, alu_op[31], alu_op[30], alu_op[29], alu_op[28], alu_op[27], alu_op[26], alu_op[25], alu_op[24], alu_op[23], alu_op[22], alu_op[21], alu_op[20], alu_op[19], alu_op[18], alu_op[17], alu_op[16], alu_op[15], alu_op[14], alu_op[13], alu_op[12], alu_op[11], alu_op[10], alu_op[9], alu_op[8], alu_op[7], alu_op[6], alu_op[5], alu_op[4], alu_op[3], alu_op[2], alu_op[1], alu_op[0], gnd, effacer_tout)","RAM2_0: RAM2(MA[31], MA[30], MA[29], MA[28], MA[27], MA[26], MA[25], MA[24], MA[23], MA[22], MA[21], MA[20], MA[19], MA[18], MA[17], MA[16], MA[15], MA[14], MA[13], MA[12], MA[11], MA[10], MA[9], MA[8], MA[7], MA[6], MA[5], MA[4], MA[3], MA[2], MA[1], MA[0], acces_memoire, net_132, mem_data[31], mem_data[30], mem_data[29], mem_data[28], mem_data[27], mem_data[26], mem_data[25], mem_data[24], mem_data[23], mem_data[22], mem_data[21], mem_data[20], mem_data[19], mem_data[18], mem_data[17], mem_data[16], mem_data[15], mem_data[14], mem_data[13], mem_data[12], mem_data[11], mem_data[10], mem_data[9], mem_data[8], mem_data[7], mem_data[6], mem_data[5], mem_data[4], mem_data[3], mem_data[2], mem_data[1], mem_data[0], dump_mem, effacer_tout)","RAM3_0: RAM3(gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, bus_A[31], bus_A[30], bus_A[29], bus_A[28], bus_A[27], gnd, gnd, vdd, gnd, net_293[0], net_293[1], net_293[2], net_293[3], net_293[4], net_293[5], net_293[6], net_293[7], net_293[8], net_293[9], net_293[10], net_293[11], net_293[12], net_293[13], net_293[14], net_293[15], net_293[16], net_293[17], net_293[18], net_293[19], net_293[20], net_293[21], net_293[22], net_293[23], net_293[24], net_293[25], net_293[26], net_293[27], net_293[28], net_293[29], net_293[30], net_293[31], gnd, effacer_tout)","RAM4_0: RAM4(uPC[31], uPC[30], uPC[29], uPC[28], uPC[27], uPC[26], uPC[25], uPC[24], uPC[23], uPC[22], uPC[21], uPC[20], uPC[19], uPC[18], uPC[17], uPC[16], uPC[15], uPC[14], uPC[13], uPC[12], uPC[11], uPC[10], uPC[9], uPC[8], uPC[7], uPC[6], uPC[5], uPC[4], uPC[3], uPC[2], uPC[1], uPC[0], vdd, gnd, uIR[31], uIR[30], uIR[29], uIR[28], uIR[27], uIR[26], uIR[25], uIR[24], uIR[23], uIR[22], uIR[21], uIR[20], uIR[19], uIR[18], uIR[17], uIR[16], uIR[15], uIR[14], uIR[13], uIR[12], uIR[11], uIR[10], uIR[9], uIR[8], uIR[7], uIR[6], uIR[5], uIR[4], uIR[3], uIR[2], uIR[1], uIR[0], gnd, effacer_tout)","add32_0: add32(uPC[31], uPC[30], uPC[29], uPC[28], uPC[27], uPC[26], uPC[25], uPC[24], uPC[23], uPC[22], uPC[21], uPC[20], uPC[19], uPC[18], uPC[17], uPC[16], uPC[15], uPC[14], uPC[13], uPC[12], uPC[11], uPC[10], uPC[9], uPC[8], uPC[7], uPC[6], uPC[5], uPC[4], uPC[3], uPC[2], uPC[1], uPC[0], gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, vdd, gnd, gnd, net_263, net_270[0], net_270[1], net_270[2], net_270[3], net_270[4], net_270[5], net_270[6], net_270[7], net_270[8], net_270[9], net_270[10], net_270[11], net_270[12], net_270[13], net_270[14], net_270[15], net_270[16], net_270[17], net_270[18], net_270[19], net_270[20], net_270[21], net_270[22], net_270[23], net_270[24], net_270[25], net_270[26], net_270[27], net_270[28], net_270[29], net_270[30], net_270[31])","and32_0: and32(net_285[0], net_285[0], net_285[0], net_285[0], net_285[0], net_285[0], net_285[0], net_285[0], net_285[0], net_285[0], net_285[0], net_285[0], net_285[0], net_285[0], net_285[0], net_285[0], net_285[0], net_285[0], net_285[0], net_285[0], net_285[0], net_285[0], net_285[0], net_285[0], net_285[0], net_285[0], net_285[0], net_285[0], net_285[0], net_285[0], net_285[0], net_285[0], net_293[0], net_293[1], net_293[2], net_293[3], net_293[4], net_293[5], net_293[6], net_293[7], net_293[8], net_293[9], net_293[10], net_293[11], net_293[12], net_293[13], net_293[14], net_293[15], net_293[16], net_293[17], net_293[18], net_293[19], net_293[20], net_293[21], net_293[22], net_293[23], net_293[24], net_293[25], net_293[26], net_293[27], net_293[28], net_293[29], net_293[30], net_293[31], net_291[0], net_291[1], net_291[2], net_291[3], net_291[4], net_291[5], net_291[6], net_291[7], net_291[8], net_291[9], net_291[10], net_291[11], net_291[12], net_291[13], net_291[14], net_291[15], net_291[16], net_291[17], net_291[18], net_291[19], net_291[20], net_291[21], net_291[22], net_291[23], net_291[24], net_291[25], net_291[26], net_291[27], net_291[28], net_291[29], net_291[30], net_291[31])","debug_ec_2: debug_ecrire(debug_ecrire_, ecrire_R, horloge, debug_reg[2], debug_reg[1], debug_reg[0], IR[24], IR[23], IR[22], debug_val[31], debug_val[30], debug_val[29], debug_val[28], debug_val[27], debug_val[26], debug_val[25], debug_val[24], debug_val[23], debug_val[22], debug_val[21], debug_val[20], debug_val[19], debug_val[18], debug_val[17], debug_val[16], debug_val[15], debug_val[14], debug_val[13], debug_val[12], debug_val[11], debug_val[10], debug_val[9], debug_val[8], debug_val[7], debug_val[6], debug_val[5], debug_val[4], debug_val[3], debug_val[2], debug_val[1], debug_val[0], bus_A[31], bus_A[30], bus_A[29], bus_A[28], bus_A[27], bus_A[26], bus_A[25], bus_A[24], bus_A[23], bus_A[22], bus_A[21], bus_A[20], bus_A[19], bus_A[18], bus_A[17], bus_A[16], bus_A[15], bus_A[14], bus_A[13], bus_A[12], bus_A[11], bus_A[10], bus_A[9], bus_A[8], bus_A[7], bus_A[6], bus_A[5], bus_A[4], bus_A[3], bus_A[2], bus_A[1], bus_A[0], d_ecrire_R, d_horloge, d_ecrire_dans[2], d_ecrire_dans[1], d_ecrire_dans[0], d_R_val[31], d_R_val[30], d_R_val[29], d_R_val[28], d_R_val[27], d_R_val[26], d_R_val[25], d_R_val[24], d_R_val[23], d_R_val[22], d_R_val[21], d_R_val[20], d_R_val[19], d_R_val[18], d_R_val[17], d_R_val[16], d_R_val[15], d_R_val[14], d_R_val[13], d_R_val[12], d_R_val[11], d_R_val[10], d_R_val[9], d_R_val[8], d_R_val[7], d_R_val[6], d_R_val[5], d_R_val[4], d_R_val[3], d_R_val[2], d_R_val[1], d_R_val[0])","mux3bit_0: mux3bit(IR[19], IR[18], IR[17], IR[14], IR[13], IR[12], select_b_c, lire_de[2], lire_de[1], lire_de[0])","mux32bit_0: mux32bit(A[31], A[30], A[29], A[28], A[27], A[26], A[25], A[24], A[23], A[22], A[21], A[20], A[19], A[18], A[17], A[16], A[15], A[14], A[13], A[12], A[11], A[10], A[9], A[8], A[7], A[6], A[5], A[4], A[3], A[2], A[1], A[0], gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, vdd, gnd, gnd, controle_UAL[1], net_219[0], net_219[1], net_219[2], net_219[3], net_219[4], net_219[5], net_219[6], net_219[7], net_219[8], net_219[9], net_219[10], net_219[11], net_219[12], net_219[13], net_219[14], net_219[15], net_219[16], net_219[17], net_219[18], net_219[19], net_219[20], net_219[21], net_219[22], net_219[23], net_219[24], net_219[25], net_219[26], net_219[27], net_219[28], net_219[29], net_219[30], net_219[31])","mux32bit_2: mux32bit(bus_A[31], bus_A[30], bus_A[29], bus_A[28], bus_A[27], bus_A[26], bus_A[25], bus_A[24], bus_A[23], bus_A[22], bus_A[21], bus_A[20], bus_A[19], bus_A[18], bus_A[17], bus_A[16], bus_A[15], bus_A[14], bus_A[13], bus_A[12], bus_A[11], bus_A[10], bus_A[9], bus_A[8], bus_A[7], bus_A[6], bus_A[5], bus_A[4], bus_A[3], bus_A[2], bus_A[1], bus_A[0], mem_data[31], mem_data[30], mem_data[29], mem_data[28], mem_data[27], mem_data[26], mem_data[25], mem_data[24], mem_data[23], mem_data[22], mem_data[21], mem_data[20], mem_data[19], mem_data[18], mem_data[17], mem_data[16], mem_data[15], mem_data[14], mem_data[13], mem_data[12], mem_data[11], mem_data[10], mem_data[9], mem_data[8], mem_data[7], mem_data[6], mem_data[5], mem_data[4], mem_data[3], mem_data[2], mem_data[1], mem_data[0], source_de_MD, net_162[0], net_162[1], net_162[2], net_162[3], net_162[4], net_162[5], net_162[6], net_162[7], net_162[8], net_162[9], net_162[10], net_162[11], net_162[12], net_162[13], net_162[14], net_162[15], net_162[16], net_162[17], net_162[18], net_162[19], net_162[20], net_162[21], net_162[22], net_162[23], net_162[24], net_162[25], net_162[26], net_162[27], net_162[28], net_162[29], net_162[30], net_162[31])","mux32bit_3: mux32bit(net_270[0], net_270[1], net_270[2], net_270[3], net_270[4], net_270[5], net_270[6], net_270[7], net_270[8], net_270[9], net_270[10], net_270[11], net_270[12], net_270[13], net_270[14], net_270[15], net_270[16], net_270[17], net_270[18], net_270[19], net_270[20], net_270[21], net_270[22], net_270[23], net_270[24], net_270[25], net_270[26], net_270[27], net_270[28], net_270[29], net_270[30], net_270[31], net_291[0], net_291[1], net_291[2], net_291[3], net_291[4], net_291[5], net_291[6], net_291[7], net_291[8], net_291[9], net_291[10], net_291[11], net_291[12], net_291[13], net_291[14], net_291[15], net_291[16], net_291[17], net_291[18], net_291[19], net_291[20], net_291[21], net_291[22], net_291[23], net_291[24], net_291[25], net_291[26], net_291[27], net_291[28], net_291[29], net_291[30], net_291[31], uIR[15], net_266[0], net_266[1], net_266[2], net_266[3], net_266[4], net_266[5], net_266[6], net_266[7], net_266[8], net_266[9], net_266[10], net_266[11], net_266[12], net_266[13], net_266[14], net_266[15], net_266[16], net_266[17], net_266[18], net_266[19], net_266[20], net_266[21], net_266[22], net_266[23], net_266[24], net_266[25], net_266[26], net_266[27], net_266[28], net_266[29], net_266[30], net_266[31])","reg32bit_0: reg32bit(effacer_tout, bus_A[31], bus_A[30], bus_A[29], bus_A[28], bus_A[27], bus_A[26], bus_A[25], bus_A[24], bus_A[23], bus_A[22], bus_A[21], bus_A[20], bus_A[19], bus_A[18], bus_A[17], bus_A[16], bus_A[15], bus_A[14], bus_A[13], bus_A[12], bus_A[11], bus_A[10], bus_A[9], bus_A[8], bus_A[7], bus_A[6], bus_A[5], bus_A[4], bus_A[3], bus_A[2], bus_A[1], bus_A[0], ecrire_A, horloge, A[31], A[30], A[29], A[28], A[27], A[26], A[25], A[24], A[23], A[22], A[21], A[20], A[19], A[18], A[17], A[16], A[15], A[14], A[13], A[12], A[11], A[10], A[9], A[8], A[7], A[6], A[5], A[4], A[3], A[2], A[1], A[0])","reg32bit_1: reg32bit(effacer_tout, bus_A[31], bus_A[30], bus_A[29], bus_A[28], bus_A[27], bus_A[26], bus_A[25], bus_A[24], bus_A[23], bus_A[22], bus_A[21], bus_A[20], bus_A[19], bus_A[18], bus_A[17], bus_A[16], bus_A[15], bus_A[14], bus_A[13], bus_A[12], bus_A[11], bus_A[10], bus_A[9], bus_A[8], bus_A[7], bus_A[6], bus_A[5], bus_A[4], bus_A[3], bus_A[2], bus_A[1], bus_A[0], ecrire_PC, horloge, PC[31], PC[30], PC[29], PC[28], PC[27], PC[26], PC[25], PC[24], PC[23], PC[22], PC[21], PC[20], PC[19], PC[18], PC[17], PC[16], PC[15], PC[14], PC[13], PC[12], PC[11], PC[10], PC[9], PC[8], PC[7], PC[6], PC[5], PC[4], PC[3], PC[2], PC[1], PC[0])","reg32bit_3: reg32bit(effacer_tout, net_162[0], net_162[1], net_162[2], net_162[3], net_162[4], net_162[5], net_162[6], net_162[7], net_162[8], net_162[9], net_162[10], net_162[11], net_162[12], net_162[13], net_162[14], net_162[15], net_162[16], net_162[17], net_162[18], net_162[19], net_162[20], net_162[21], net_162[22], net_162[23], net_162[24], net_162[25], net_162[26], net_162[27], net_162[28], net_162[29], net_162[30], net_162[31], ecrire_MD, horloge, MD[31], MD[30], MD[29], MD[28], MD[27], MD[26], MD[25], MD[24], MD[23], MD[22], MD[21], MD[20], MD[19], MD[18], MD[17], MD[16], MD[15], MD[14], MD[13], MD[12], MD[11], MD[10], MD[9], MD[8], MD[7], MD[6], MD[5], MD[4], MD[3], MD[2], MD[1], MD[0])","reg32bit_4: reg32bit(effacer_tout, bus_A[31], bus_A[30], bus_A[29], bus_A[28], bus_A[27], bus_A[26], bus_A[25], bus_A[24], bus_A[23], bus_A[22], bus_A[21], bus_A[20], bus_A[19], bus_A[18], bus_A[17], bus_A[16], bus_A[15], bus_A[14], bus_A[13], bus_A[12], bus_A[11], bus_A[10], bus_A[9], bus_A[8], bus_A[7], bus_A[6], bus_A[5], bus_A[4], bus_A[3], bus_A[2], bus_A[1], bus_A[0], ecrire_MA, horloge, MA[31], MA[30], MA[29], MA[28], MA[27], MA[26], MA[25], MA[24], MA[23], MA[22], MA[21], MA[20], MA[19], MA[18], MA[17], MA[16], MA[15], MA[14], MA[13], MA[12], MA[11], MA[10], MA[9], MA[8], MA[7], MA[6], MA[5], MA[4], MA[3], MA[2], MA[1], MA[0])","reg32bit_5: reg32bit(effacer_tout, bus_A[31], bus_A[30], bus_A[29], bus_A[28], bus_A[27], bus_A[26], bus_A[25], bus_A[24], bus_A[23], bus_A[22], bus_A[21], bus_A[20], bus_A[19], bus_A[18], bus_A[17], bus_A[16], bus_A[15], bus_A[14], bus_A[13], bus_A[12], bus_A[11], bus_A[10], bus_A[9], bus_A[8], bus_A[7], bus_A[6], bus_A[5], bus_A[4], bus_A[3], bus_A[2], bus_A[1], bus_A[0], ecrire_IR, horloge, IR[31], IR[30], IR[29], IR[28], IR[27], IR[26], IR[25], IR[24], IR[23], IR[22], IR[21], IR[20], IR[19], IR[18], IR[17], IR[16], IR[15], IR[14], IR[13], IR[12], IR[11], IR[10], IR[9], IR[8], IR[7], IR[6], IR[5], IR[4], IR[3], IR[2], IR[1], IR[0])","reg32bit_6: reg32bit(effacer_tout, net_266[0], net_266[1], net_266[2], net_266[3], net_266[4], net_266[5], net_266[6], net_266[7], net_266[8], net_266[9], net_266[10], net_266[11], net_266[12], net_266[13], net_266[14], net_266[15], net_266[16], net_266[17], net_266[18], net_266[19], net_266[20], net_266[21], net_266[22], net_266[23], net_266[24], net_266[25], net_266[26], net_266[27], net_266[28], net_266[29], net_266[30], net_266[31], vdd, horloge, uPC[31], uPC[30], uPC[29], uPC[28], uPC[27], uPC[26], uPC[25], uPC[24], uPC[23], uPC[22], uPC[21], uPC[20], uPC[19], uPC[18], uPC[17], uPC[16], uPC[15], uPC[14], uPC[13], uPC[12], uPC[11], uPC[10], uPC[9], uPC[8], uPC[7], uPC[6], uPC[5], uPC[4], uPC[3], uPC[2], uPC[1], uPC[0])","registre_0: registres(d_ecrire_R, lire_R, d_ecrire_dans[2], d_ecrire_dans[1], d_ecrire_dans[0], effacer_tout, d_horloge, d_R_val[31], d_R_val[30], d_R_val[29], d_R_val[28], d_R_val[27], d_R_val[26], d_R_val[25], d_R_val[24], d_R_val[23], d_R_val[22], d_R_val[21], d_R_val[20], d_R_val[19], d_R_val[18], d_R_val[17], d_R_val[16], d_R_val[15], d_R_val[14], d_R_val[13], d_R_val[12], d_R_val[11], d_R_val[10], d_R_val[9], d_R_val[8], d_R_val[7], d_R_val[6], d_R_val[5], d_R_val[4], d_R_val[3], d_R_val[2], d_R_val[1], d_R_val[0], lire_de[2], lire_de[1], lire_de[0], bus_B[31], bus_B[30], bus_B[29], bus_B[28], bus_B[27], bus_B[26], bus_B[25], bus_B[24], bus_B[23], bus_B[22], bus_B[21], bus_B[20], bus_B[19], bus_B[18], bus_B[17], bus_B[16], bus_B[15], bus_B[14], bus_B[13], bus_B[12], bus_B[11], bus_B[10], bus_B[9], bus_B[8], bus_B[7], bus_B[6], bus_B[5], bus_B[4], bus_B[3], bus_B[2], bus_B[1], bus_B[0])","tri32bit_3: tri32bit(lire_ecrire_mem, MD[31], MD[30], MD[29], MD[28], MD[27], MD[26], MD[25], MD[24], MD[23], MD[22], MD[21], MD[20], MD[19], MD[18], MD[17], MD[16], MD[15], MD[14], MD[13], MD[12], MD[11], MD[10], MD[9], MD[8], MD[7], MD[6], MD[5], MD[4], MD[3], MD[2], MD[1], MD[0], mem_data[31], mem_data[30], mem_data[29], mem_data[28], mem_data[27], mem_data[26], mem_data[25], mem_data[24], mem_data[23], mem_data[22], mem_data[21], mem_data[20], mem_data[19], mem_data[18], mem_data[17], mem_data[16], mem_data[15], mem_data[14], mem_data[13], mem_data[12], mem_data[11], mem_data[10], mem_data[9], mem_data[8], mem_data[7], mem_data[6], mem_data[5], mem_data[4], mem_data[3], mem_data[2], mem_data[1], mem_data[0])","tri32bit_4: tri32bit(lire_MD, MD[31], MD[30], MD[29], MD[28], MD[27], MD[26], MD[25], MD[24], MD[23], MD[22], MD[21], MD[20], MD[19], MD[18], MD[17], MD[16], MD[15], MD[14], MD[13], MD[12], MD[11], MD[10], MD[9], MD[8], MD[7], MD[6], MD[5], MD[4], MD[3], MD[2], MD[1], MD[0], bus_B[31], bus_B[30], bus_B[29], bus_B[28], bus_B[27], bus_B[26], bus_B[25], bus_B[24], bus_B[23], bus_B[22], bus_B[21], bus_B[20], bus_B[19], bus_B[18], bus_B[17], bus_B[16], bus_B[15], bus_B[14], bus_B[13], bus_B[12], bus_B[11], bus_B[10], bus_B[9], bus_B[8], bus_B[7], bus_B[6], bus_B[5], bus_B[4], bus_B[3], bus_B[2], bus_B[1], bus_B[0])","tri32bit_5: tri32bit(lire_MA, MA[31], MA[30], MA[29], MA[28], MA[27], MA[26], MA[25], MA[24], MA[23], MA[22], MA[21], MA[20], MA[19], MA[18], MA[17], MA[16], MA[15], MA[14], MA[13], MA[12], MA[11], MA[10], MA[9], MA[8], MA[7], MA[6], MA[5], MA[4], MA[3], MA[2], MA[1], MA[0], bus_B[31], bus_B[30], bus_B[29], bus_B[28], bus_B[27], bus_B[26], bus_B[25], bus_B[24], bus_B[23], bus_B[22], bus_B[21], bus_B[20], bus_B[19], bus_B[18], bus_B[17], bus_B[16], bus_B[15], bus_B[14], bus_B[13], bus_B[12], bus_B[11], bus_B[10], bus_B[9], bus_B[8], bus_B[7], bus_B[6], bus_B[5], bus_B[4], bus_B[3], bus_B[2], bus_B[1], bus_B[0])","tri32bit_6: tri32bit(lire_PC, PC[31], PC[30], PC[29], PC[28], PC[27], PC[26], PC[25], PC[24], PC[23], PC[22], PC[21], PC[20], PC[19], PC[18], PC[17], PC[16], PC[15], PC[14], PC[13], PC[12], PC[11], PC[10], PC[9], PC[8], PC[7], PC[6], PC[5], PC[4], PC[3], PC[2], PC[1], PC[0], bus_B[31], bus_B[30], bus_B[29], bus_B[28], bus_B[27], bus_B[26], bus_B[25], bus_B[24], bus_B[23], bus_B[22], bus_B[21], bus_B[20], bus_B[19], bus_B[18], bus_B[17], bus_B[16], bus_B[15], bus_B[14], bus_B[13], bus_B[12], bus_B[11], bus_B[10], bus_B[9], bus_B[8], bus_B[7], bus_B[6], bus_B[5], bus_B[4], bus_B[3], bus_B[2], bus_B[1], bus_B[0])","tri32bit_7: tri32bit(ecrire_const, IR[11], IR[11], IR[11], IR[11], IR[11], IR[11], IR[11], IR[11], IR[11], IR[11], IR[11], IR[11], IR[11], IR[11], IR[11], IR[11], IR[11], IR[11], IR[11], IR[11], IR[11], IR[10], IR[9], IR[8], IR[7], IR[6], IR[5], IR[4], IR[3], IR[2], IR[1], IR[0], bus_B[31], bus_B[30], bus_B[29], bus_B[28], bus_B[27], bus_B[26], bus_B[25], bus_B[24], bus_B[23], bus_B[22], bus_B[21], bus_B[20], bus_B[19], bus_B[18], bus_B[17], bus_B[16], bus_B[15], bus_B[14], bus_B[13], bus_B[12], bus_B[11], bus_B[10], bus_B[9], bus_B[8], bus_B[7], bus_B[6], bus_B[5], bus_B[4], bus_B[3], bus_B[2], bus_B[1], bus_B[0])","",#********* End of netlist *******************,#< and2,#< inverter,#< buffer,#< drff,#< ground,#< power,#< xor2,#< ALU,#< RAM1,#< RAM2,#< RAM3,#< RAM4,#< add32,#< and32,#< debug_ecrire,#< mux3bit,#< mux32bit,#< reg32bit,#< registres,#< tri32bit]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell arch_2bus;1{sch}
Carch_2bus;1{sch}||schematic|1189181182109|1202334497000|
IALU;1{ic}|ALU@0||13|-38|XRRR||D5G4;
IRAM1;1{ic}|RAM1@0||42.5|-39.5|XR||D5G4;
IRAM2;1{ic}|RAM2@0||54.5|-5|R||D5G4;
IRAM3;1{ic}|RAM3@0||48.5|74.5|XR||D5G4;
IRAM4;1{ic}|RAM4@0||63.5|31|XYR||D5G4;
Iadd32;1{ic}|add32@0||47|60|||D5G4;
Iand32;1{ic}|and32@0||59|69.5|RRR||D5G4;
NAnd|and@0||60|-14.5|||X|
Ngeneric:Facet-Center|art@0||0|0||||AV
Nartwork:Box|art@1||51|-40.5|42|16||
Nartwork:Box|art@2||70.5|55.75|81|63.5||
Nartwork:Box|art@3||1.75|9.5|51.5|131||
NBuffer|buf@0||64.5|74.5|-2.5|-2.75|X|
NBuffer|buf@1||83|28.5|-2.5|-2.75||
NBuffer|buf@2||83|31|-2.5|-2.75||
NBuffer|buf@3||83|33.5|-2.5|-2.75||
NBuffer|buf@4||83|36|-2.5|-2.75||
NBuffer|buf@5||83|38.5|-2.5|-2.75||
NBuffer|buf@6||83|41|-2.5|-2.75||
NBuffer|buf@7||83|43.5|-2.5|-2.75||
NBuffer|buf@8||83|46|-2.5|-2.75||
NBuffer|buf@9||83|48.5|-2.5|-2.75||
NBuffer|buf@10||83|51|-2.5|-2.75||
NBuffer|buf@11||83|53.5|-2.5|-2.75||
NBuffer|buf@12||83|56|-2.5|-2.75||
NBuffer|buf@13||83|58.5|-2.5|-2.75||
NBuffer|buf@14||83|61|-2.5|-2.75||
NBuffer|buf@15||83|63.5|-2.5|-2.75||
NBuffer|buf@16||83|26|-2.5|-2.75||
NWire_Con|conn@0||68.5|10.5||||
NWire_Con|conn@1||60.5|74.5||||
NWire_Con|conn@2||6|34.5||||
Idebug_ecrire;3{ic}|debug_ec@2||56.5|16|||D5G4;
NFlip-Flop|ffdp@0||71|71.5|||X|6
NGround|gnd@0||68.5|7.5||||
Imux3bit;1{ic}|mux3bit@0||-2.5|64.5|||D5G4;
Imux32bit;1{ic}|mux32bit@0||6|-35|||D5G4;
Imux32bit;1{ic}|mux32bit@2||-11.5|-14|||D5G4;
Imux32bit;1{ic}|mux32bit@3||60|58.5|||D5G4;
NBus_Pin|pin@7||-12|66.5||||
NBus_Pin|pin@8||-12|55.5||||
NBus_Pin|pin@9||-12|62.5||||
NBus_Pin|pin@11||5.5|64.5||||
NBus_Pin|pin@12||-5.5|55.5||||
NBus_Pin|pin@13||-5.5|55.5||||
NBus_Pin|pin@14||-1.5|55.5||||
NWire_Pin|pin@15||15.5|51.5||||
NBus_Pin|pin@18||23|5||||
NWire_Pin|pin@23||8.5|-7||||
NBus_Pin|pin@24||68.5|12.5||||
NBus_Pin|pin@33||-0.5|55.5||||
NBus_Pin|pin@34||-1.5|55.5||||
NBus_Pin|pin@35||64.5|15||||
NWire_Pin|pin@36||64.5|17||||
NWire_Pin|pin@37||14|39.5||||
NWire_Pin|pin@38||14|38||||
NWire_Pin|pin@39||47.5|20||||
NWire_Pin|pin@40||47.5|18||||
NBus_Pin|pin@41||48.5|16||||
NWire_Pin|pin@42||47.5|22||||
NBus_Pin|pin@43||48.5|14||||
NWire_Pin|pin@44||23|84.5||||
NWire_Pin|pin@45||29|84.5||||
NBus_Pin|pin@46||13|-45.5||||
NWire_Pin|pin@49||-15.5|-32||||
NWire_Pin|pin@50||-15.5|-34||||
NWire_Pin|pin@51||-6|-38.5||||
NWire_Pin|pin@52||2|9.5||||
NBus_Pin|pin@53||2|-30||||
NWire_Pin|pin@55||-7|16||||
NWire_Pin|pin@56||-7|14||||
NWire_Pin|pin@57||-6|51.5||||
NWire_Pin|pin@61||51.5|22||||
NWire_Pin|pin@62||51.5|20||||
NWire_Pin|pin@63||51.5|18||||
NWire_Pin|pin@64||61.5|17||||
NBus_Pin|pin@65||51.5|16||||
NBus_Pin|pin@66||51.5|14||||
NBus_Pin|pin@67||61.5|15||||
NBus_Pin|pin@68||48.5|10||||
NBus_Pin|pin@69||-6.5|48.5||||
NBus_Pin|pin@72||48.5|12||||
NBus_Pin|pin@73||64.5|13||||
NWire_Pin|pin@74||64.5|19||||
NBus_Pin|pin@79||20|-35||||
NWire_Pin|pin@80||65|-3||||
NWire_Pin|pin@81||65|-7||||
NWire_Pin|pin@87||54.5|-14.5||||
NWire_Pin|pin@90||33.5|-37.5||||
NWire_Pin|pin@91||34|-41.5||||
NWire_Pin|pin@92||40.5|-47||||
NWire_Pin|pin@105||6|-43||||
NBus_Pin|pin@109||-1|-37||||
NWire_Pin|pin@156||76|-16.5||||
NWire_Pin|pin@157||56.5|-14.5||||
NWire_Pin|pin@158||72|-12.5||||
NBus_Pin|pin@159||-19.5|-45.5||||
NBus_Pin|pin@160||-19.5|-30||||
NWire_Pin|pin@161||-7|-16||||
NWire_Pin|pin@162||-7|-18||||
NWire_Pin|pin@163||2|-22.5||||
NBus_Pin|pin@164||23|-14||||
NWire_Pin|pin@165||17|-8||||
NBus_Pin|pin@166||23|-29.5||||
NBus_Pin|pin@168||13|-29.5||||
NBus_Pin|pin@169||23|-45||||
NWire_Pin|pin@170||-7|3||||
NWire_Pin|pin@171||-7|1||||
NWire_Pin|pin@172||2|-3.5||||
NWire_Pin|pin@173||17|11||||
NBus_Pin|pin@174||12|-0.5||||
NBus_Pin|pin@175||52.5|-0.5||||
NBus_Pin|pin@178||-19.5|-12||||
NWire_Pin|pin@179||-11.5|-22.5||||
NBus_Pin|pin@181||21|-3.5||||
NBus_Pin|pin@182||25|-3.5||||
NBus_Pin|pin@183||25|-5||||
NBus_Pin|pin@185||21|-0.5||||
NBus_Pin|pin@186||21|1||||
NBus_Pin|pin@187||25|1||||
NBus_Pin|pin@188||25|-0.5||||
NBus_Pin|pin@189||21|-5||||
NBus_Pin|pin@190||11.5|-14||||
NBus_Pin|pin@191||-12.5|-5||||
NBus_Pin|pin@192||-12.5|-16||||
NWire_Pin|pin@194||43|-14.5||||
NWire_Pin|pin@195||17|24||||
NBus_Pin|pin@196||23|18||||
NWire_Pin|pin@199||2|22||||
NWire_Pin|pin@200||-7|27.5||||
NWire_Pin|pin@201||-7|25.5||||
NBus_Pin|pin@204||10.5|29.5||||
NWire_Pin|pin@205||-6.5|51.5||||
NWire_Pin|pin@206||-14|51.5||||
NBus_Pin|pin@207||23|48.5||||
NBus_Pin|pin@209||-8|48.5||||
NBus_Pin|pin@210||-19.5|5||||
NBus_Pin|pin@211||-19.5|18||||
NBus_Pin|pin@212||-19.5|29.5||||
NBus_Pin|pin@213||-19.5|48.5||||
NBus_Pin|pin@214||-19.5|53||||
NBus_Pin|pin@215||23|53||||
NBus_Pin|pin@216||-19.5|-51||||
NBus_Pin|pin@217||23|-51||||
NWire_Pin|pin@222||-2.5|57.5||||
Ngeneric:Invisible-Pin|pin@223||54.5|0.5|||||ART_message(D5G2;)S[Mémoire vive,"(64ko dans cet exemple, mais le max est 4Go)"]
NBus_Pin|pin@226||62|-44.5||||
NBus_Pin|pin@227||49.5|-35||||
NBus_Pin|pin@228||25|-35||||
NBus_Pin|pin@229||25|-33.5||||
NBus_Pin|pin@230||21|-33.5||||
NBus_Pin|pin@231||21|-35||||
Ngeneric:Invisible-Pin|pin@232||61|-37|||||ART_message(D5G2;)S[contrôle de l'ALU,"selon l'op (:= IR[31:27])"]
Ngeneric:Invisible-Pin|pin@233||42.5|-34.5|||||ART_message(D5G1.75;)S[Mémoire de décodage d'op,(96 octets)]
NWire_Pin|pin@236||39.5|76.5||||
NWire_Pin|pin@237||39.5|72.5||||
NWire_Pin|pin@238||46.5|67.5||||
Ngeneric:Invisible-Pin|pin@241||94|81|||||ART_message(D5G2;)S[Circuit de contrôle micro-programmé,"(version simplifié,","sans interruption,",ni branchements conditionnels;,acétate 23)]
NWire_Pin|pin@244||48.5|69.5||||
NWire_Pin|pin@246||41.5|72.5||||
NWire_Pin|pin@247||41.5|76.5||||
NWire_Pin|pin@248||46.5|69.5||||
NWire_Pin|pin@250||61.5|36.5||||
NWire_Pin|pin@251||53.5|33||||
NWire_Pin|pin@252||53|29||||
NWire_Pin|pin@253||48.5|67.5||||
NWire_Pin|pin@254||63.5|36.5||||
NWire_Pin|pin@255||73|6||||
NWire_Pin|pin@256||42.5|-47||||
NWire_Pin|pin@257||59.5|40.5||||
NWire_Pin|pin@258||53.5|46||||
NWire_Pin|pin@259||53.5|44||||
NBus_Pin|pin@260||65.5|48||||
NBus_Pin|pin@263||53.5|60.5||||
NBus_Pin|pin@266||41|60||||
NWire_Pin|pin@267||53|62||||
NWire_Pin|pin@268||41|58||||
NBus_Pin|pin@269||64|51||||
NBus_Pin|pin@270||55.5|51||||
NBus_Pin|pin@271||65.5|39||||
NBus_Pin|pin@272||38.5|39||||
NBus_Pin|pin@273||53.5|58||||
NBus_Pin|pin@274||38.5|62||||
NWire_Pin|pin@277||55|53.5||||
NBus_Pin|pin@285||59|56.5||||
NBus_Pin|pin@286||58|74.5||||
Ngeneric:Invisible-Pin|pin@287||48.5|79.5|||||ART_message(D5G1.5;)S[Mem qui donnel'adr. de la première micro-instruction,pour chaque instruction du processeur]
NWire_Pin|pin@288||71|64.5||||
NWire_Pin|pin@289||67.5|74.5||||
NWire_Pin|pin@290||67.5|78||||
NWire_Pin|pin@291||77.5|74.5||||
NWire_Pin|pin@292||78|71.5||||
NWire_Pin|pin@293||67.5|82||||
NWire_Pin|pin@294||67.5|85.5||||
NBus_Pin|pin@295||73|31||||
NWire_Pin|pin@296||78.5|28.5||||
NWire_Pin|pin@297||86|28.5||||
NWire_Pin|pin@298||78.5|31||||
NWire_Pin|pin@299||86|31||||
NWire_Pin|pin@300||78.5|33.5||||
NWire_Pin|pin@301||86|33.5||||
NWire_Pin|pin@302||78.5|36||||
NWire_Pin|pin@303||86|36||||
NWire_Pin|pin@304||78.5|38.5||||
NWire_Pin|pin@305||86|38.5||||
NWire_Pin|pin@306||78.5|41||||
NWire_Pin|pin@307||86|41||||
NWire_Pin|pin@308||78.5|43.5||||
NWire_Pin|pin@309||86|43.5||||
NWire_Pin|pin@310||78.5|46||||
NWire_Pin|pin@311||86|46||||
NWire_Pin|pin@312||78.5|48.5||||
NWire_Pin|pin@313||86|48.5||||
NWire_Pin|pin@314||78.5|51||||
NWire_Pin|pin@315||86|51||||
NWire_Pin|pin@316||78.5|53.5||||
NWire_Pin|pin@317||86|53.5||||
NWire_Pin|pin@318||78.5|56||||
NWire_Pin|pin@319||86|56||||
NWire_Pin|pin@320||78.5|58.5||||
NWire_Pin|pin@321||86|58.5||||
NWire_Pin|pin@322||78.5|61||||
NWire_Pin|pin@323||86|61||||
Ngeneric:Invisible-Pin|pin@324||44|31|||||ART_message(D5G1.5;)S[Mem de micro-programme,(contient les signaux de contrôle,pour chaque cycle)]
Ngeneric:Invisible-Pin|pin@325||-15|73|||||ART_message(D5G2;)S[Architecture 2 bus,(acétate 16)]
NWire_Pin|pin@326||78.5|63.5||||
NWire_Pin|pin@327||86|63.5||||
NBus_Pin|pin@328||50.5|65.5||||
NBus_Pin|pin@329||38.5|65.5||||
NBus_Pin|pin@330||9|34.5||||
NBus_Pin|pin@331||6|31.5||||
NBus_Pin|pin@332||7|31.5||||
NBus_Pin|pin@333||9|32.5||||
NBus_Pin|pin@334||23|31.5||||
NWire_Pin|pin@335||78.5|26||||
NWire_Pin|pin@336||86|26||||
NWire_Pin|pin@337||17|38.5||||
NPower|pwr@3||73|10.5||||
Ireg32bit;1{ic}|reg32bit@0||-6|-32|||D5G4;
Ireg32bit;1{ic}|reg32bit@1||2|16|||D5G4;
Ireg32bit;1{ic}|reg32bit@3||2|-16|||D5G4;
Ireg32bit;1{ic}|reg32bit@4||2|3|||D5G4;
Ireg32bit;1{ic}|reg32bit@5||2|27.5|||D5G4;
Ireg32bit;1{ic}|reg32bit@6||59.5|46|||D5G4;
Iregistres;1{ic}|registre@0||4.5|43.5|X||D5G4;
Itri32bit;1{ic}|tri32bit@3||11.5|-10|R||D5G4;
Itri32bit;1{ic}|tri32bit@4||17|-14|||D5G4;
Itri32bit;1{ic}|tri32bit@5||17|5|||D5G4;
Itri32bit;1{ic}|tri32bit@6||17|18|||D5G4;
Itri32bit;1{ic}|tri32bit@7||17|31.5|||D5G4;
NXor|xor@1||73|80||||
Abus|A[31:0]|D5G1.5;Y1;||IJ1800|reg32bit@0|q[31:0]|-2|-30|pin@53||2|-30
Awire|IR[11]|D5G1;||900|conn@2||6|34.5|pin@331||6|31.5
Abus|IR[14:12]|D5G1;||IJ1800|pin@9||-12|62.5|mux3bit@0|b[3:0]|-6.5|62.5
Abus|IR[19:17]|D5G1;||IJ1800|pin@7||-12|66.5|mux3bit@0|a[3:0]|-6.5|66.5
Abus|IR[24:22]|D5G1;||IJ0|pin@12||-5.5|55.5|pin@8||-12|55.5
Abus|IR[31:0]|D5G1.5;||IJ1800|reg32bit@5|q[31:0]|6|29.5|pin@204||10.5|29.5
Abus|IR11[19:0]|D5G1;X2;||IJ1800|conn@2||6|34.5|pin@330||9|34.5
Abus|IR11[19:0],IR[11:0]|D5G1;||IJ0|tri32bit@7|in[31:0]|12|31.5|pin@332||7|31.5
Abus|MA[31:0]|D5G1.5;||IJ0|tri32bit@5|in[31:0]|12|5|reg32bit@4|q[31:0]|6|5
Abus|MD[31:0]|D5G1.5;||IJ0|pin@190||11.5|-14|reg32bit@3|q[31:0]|6|-14
Abus|PC[31:0]|D5G1.5;||IJ1800|reg32bit@1|q[31:0]|6|18|tri32bit@6|in[31:0]|12|18
Awire|acces_memoire|D5G1.5;||0|pin@87||54.5|-14.5|pin@194||43|-14.5
Awire|acces_memoire|D6G1.5;X1.5;||1800|buf@7|y|83.75|43.5|pin@309||86|43.5
Abus|alu_op[6:0]|D5G1;||IJ1800|ALU@0|op[5:0]|15|-35|pin@79||20|-35
Abus|alu_op[31:0]|D5G1;X-4.5;||IJ0|pin@227||49.5|-35|pin@228||25|-35
Abus|bus_A[31:0]|D5G1;||IJ0|debug_ec@2|val_normal[31:0]|51.5|10|pin@68||48.5|10
Abus|bus_A[31:0]|D5G1.75;||IJ2700|pin@212||-19.5|29.5|pin@213||-19.5|48.5
Abus|bus_B[31:0]|D5G1.75;||IJ900|pin@207||23|48.5|pin@334||23|31.5
Awire|controle_UAL[0]|D6G1.5;X1.5;||1800|buf@5|y|83.75|38.5|pin@305||86|38.5
Awire|controle_UAL[1]|D5G1.5;||900|mux32bit@0|s|6|-40|pin@105||6|-43
Awire|controle_UAL[1]|D6G1.5;X1.5;||1800|buf@6|y|83.75|41|pin@307||86|41
Abus|d_R_val[31:0]|D5G1;||IJ0|registre@0|in[31:0]|-5.5|48.5|pin@69||-6.5|48.5
Abus|d_R_val[31:0]|D5G1;||IJ1800|debug_ec@2|val_out[31:0]|61.5|13|pin@73||64.5|13
Awire|d_ecrire_R|D5G1;||0|registre@0|activer_ecriture|-1.5|51.5|pin@57||-6|51.5
Awire|d_ecrire_R|D5G1;||1800|debug_ec@2|ecrire_out|61.5|19|pin@74||64.5|19
Abus|d_ecrire_dans[2:0]|D5G1;||IJ2700|registre@0|ecrire_quel[2:0]|-0.5|53.5|pin@33||-0.5|55.5
Abus|d_ecrire_dans[2:0]|D5G1;||IJ0|pin@35||64.5|15|pin@67||61.5|15
Awire|d_horloge|D5G1;||1800|registre@0|horloge|9.5|39.5|pin@37||14|39.5
Awire|d_horloge|D5G1;||0|pin@36||64.5|17|pin@64||61.5|17
Awire|debug_ecrire|D5G1;||1800|pin@42||47.5|22|pin@61||51.5|22
Abus|debug_reg[2:0]|D5G1;||IJ1800|pin@41||48.5|16|pin@65||51.5|16
Abus|debug_val[31:0]|D5G1;||IJ0|debug_ec@2|val_debug[31:0]|51.5|12|pin@72||48.5|12
Awire|dump_mem|D5G1;||0|pin@81||65|-7|RAM2@0|debug_dump|61.5|-7
Awire|ecrire_A|D5G1.5;||0|reg32bit@0|ecrire|-10|-34|pin@50||-15.5|-34
Awire|ecrire_A|D6G1.5;X1.5;||1800|buf@1|y|83.75|28.5|pin@297||86|28.5
Awire|ecrire_IR|D5G1;||0|reg32bit@5|ecrire|-2|25.5|pin@201||-7|25.5
Awire|ecrire_IR|D6G1.5;X1.5;||1800|buf@15|y|83.75|63.5|pin@327||86|63.5
Awire|ecrire_MA|D5G1.5;||0|reg32bit@4|ecrire|-2|1|pin@171||-7|1
Awire|ecrire_MA|D6G1.5;X1.5;||1800|buf@12|y|83.75|56|pin@319||86|56
Awire|ecrire_MD|D5G1.5;||0|reg32bit@3|ecrire|-2|-18|pin@162||-7|-18
Awire|ecrire_MD|D6G1.5;X1.5;||1800|buf@10|y|83.75|51|pin@315||86|51
Awire|ecrire_PC|D5G1.5;||0|reg32bit@1|ecrire|-2|14|pin@56||-7|14
Awire|ecrire_PC|D6G1.5;X1.5;||1800|buf@14|y|83.75|61|pin@323||86|61
Awire|ecrire_R|D5G1;||1800|pin@39||47.5|20|pin@62||51.5|20
Awire|ecrire_R|D5G1.5;||0|pin@205||-6.5|51.5|pin@206||-14|51.5
Awire|ecrire_R|D6G1.5;X1.5;||1800|buf@4|y|83.75|36|pin@303||86|36
Awire|ecrire_const|D6G1.5;X1.5;||1800|buf@16|y|83.75|26|pin@336||86|26
Awire|ecrire_const|D5G1.5;||2700|tri32bit@7|en|17|34.5|pin@337||17|38.5
Abus|ecrire_dans[2:0]|D5G1;||IJ900|pin@14||-1.5|55.5|pin@34||-1.5|55.5
Abus|ecrire_dans[2:0]|D5G1;||IJ1800|pin@43||48.5|14|pin@66||51.5|14
Awire|effacer_tout|D5G1;||1800|registre@0|effacer_tout|9.5|38|pin@38||14|38
Awire|effacer_tout|D5G1;||900|reg32bit@0|clr|-6|-37|pin@51||-6|-38.5
Awire|effacer_tout|D5G1;||900|reg32bit@1|clr|2|11|pin@52||2|9.5
Awire|effacer_tout|D5G1;||0|pin@80||65|-3|RAM2@0|reset|61.5|-3
Awire|effacer_tout|D5G1;||0|RAM1@0|reset|35.5|-37.5|pin@90||33.5|-37.5
Awire|effacer_tout|D5G1;||900|reg32bit@3|clr|2|-21|pin@163||2|-22.5
Awire|effacer_tout|D5G1;||900|reg32bit@4|clr|2|-2|pin@172||2|-3.5
Awire|effacer_tout|D5G1;||900|reg32bit@5|clr|2|22.5|pin@199||2|22
Awire|effacer_tout|D5G1;||1800|pin@236||39.5|76.5|pin@247||41.5|76.5
Awire|effacer_tout|D5G1;||0|RAM4@0|reset|56.5|29|pin@252||53|29
Awire|effacer_tout|D5G1;||900|reg32bit@6|clr|59.5|41|pin@257||59.5|40.5
Awire|effacer_tout|D5G1;||900|ffdp@0|clear|71|66.5|pin@288||71|64.5
Awire|horloge|D5G1;||0|reg32bit@0|horloge|-10|-32|pin@49||-15.5|-32
Awire|horloge|D5G1;||0|reg32bit@1|horloge|-2|16|pin@55||-7|16
Awire|horloge|D5G1;||1800|pin@40||47.5|18|pin@63||51.5|18
Awire|horloge|D5G1;||0|reg32bit@3|horloge|-2|-16|pin@161||-7|-16
Awire|horloge|D5G1;||0|reg32bit@4|horloge|-2|3|pin@170||-7|3
Awire|horloge|D5G1;||0|reg32bit@5|horloge|-2|27.5|pin@200||-7|27.5
Awire|horloge|D5G1;||0|reg32bit@6|horloge|55.5|46|pin@258||53.5|46
Awire|horloge|D5G1;||1800|ffdp@0|ck|74|71.5|pin@292||78|71.5
Awire|lire_MA|D5G1.5;||2700|tri32bit@5|en|17|8|pin@173||17|11
Awire|lire_MD|D5G1.5;||2700|tri32bit@4|en|17|-11|pin@165||17|-8
Awire|lire_MD|D6G1.5;X1.5;||1800|buf@9|y|83.75|48.5|pin@313||86|48.5
Awire|lire_PC|D5G1.5;||2700|tri32bit@6|en|17|21|pin@195||17|24
Awire|lire_PC|D6G1.5;X1.5;||1800|buf@13|y|83.75|58.5|pin@321||86|58.5
Awire|lire_R|D5G1.5;||1800|registre@0|activer_lecture|6.5|51.5|pin@15||15.5|51.5
Awire|lire_R|D6G1.5;X1.5;||1800|buf@3|y|83.75|33.5|pin@301||86|33.5
Abus|lire_de[2:0]|D5G1;||IJ900|pin@11||5.5|64.5|registre@0|lire_quel[2:0]|5.5|53.5
Awire|lire_ecrire_mem|D5G1.5;X-3.5;||2700|tri32bit@3|en|8.5|-10|pin@23||8.5|-7
Awire|lire_ecrire_mem|D5G1.5;||1800|and@0|a|64|-16.5|pin@156||76|-16.5
Awire|lire_ecrire_mem|D6G1.5;X1.5;||1800|buf@8|y|83.75|46|pin@311||86|46
Abus|mem_addr[31:0]|D5G1;X-10;||IJ1800|pin@188||25|-0.5|pin@175||52.5|-0.5
Abus|mem_data[31:0]|D5G1;X-7.5;||IJ1800|pin@183||25|-5|RAM2@0|data[31:0]|47.5|-5
Awire|mem_write_strobe|D5G1;||1800|and@0|a|64|-12.5|pin@158||72|-12.5
Abus|net@10|||IJ1800|mux3bit@0|c[3:0]|1.5|64.5|pin@11||5.5|64.5
Abus|net@13|||IJ900|pin@12||-5.5|55.5|pin@13||-5.5|55.5
Abus|net@14|||IJ1800|pin@13||-5.5|55.5|pin@14||-1.5|55.5
Awire|net@25|||2700|gnd@0||68.5|9.5|conn@0||68.5|10.5
Awire|net@44|||1800|pin@44||23|84.5|pin@45||29|84.5
Awire|net@60|||900|pin@61||51.5|22|debug_ec@2|ecrire_debug|51.5|22
Awire|net@61|||0|pin@62||51.5|20|debug_ec@2|ecrire_normal|51.5|20
Awire|net@62|||0|pin@63||51.5|18|debug_ec@2|horloge|51.5|18
Abus|net@63|||IJ0|pin@65||51.5|16|debug_ec@2|reg_debug[2:0]|51.5|16
Abus|net@64|||IJ0|pin@66||51.5|14|debug_ec@2|reg_normal[2:0]|51.5|14
Awire|net@65|||0|pin@64||61.5|17|debug_ec@2|horloge_out|61.5|17
Abus|net@66|||IJ0|pin@67||61.5|15|debug_ec@2|reg_out[2:0]|61.5|15
Awire|net@94|||2700|pin@87||54.5|-14.5|RAM2@0|cs|54.5|-10
Awire|net@132|||0|and@0|y|56.5|-14.5|pin@157||56.5|-14.5
Awire|net@134|||900|RAM2@0|rw|56.5|-10|pin@157||56.5|-14.5
Abus|net@142|||IJ900|ALU@0|o[31:0]|13|-41|pin@46||13|-45.5
Abus|net@143|||IJ0|pin@46||13|-45.5|pin@159||-19.5|-45.5
Abus|net@144|||IJ2700|pin@159||-19.5|-45.5|pin@160||-19.5|-30
Abus|net@145|||IJ1800|pin@160||-19.5|-30|reg32bit@0|d[31:0]|-10|-30
Abus|net@146|||IJ900|pin@18||23|5|pin@164||23|-14
Abus|net@147|||IJ1800|tri32bit@4|out[31:0]|22|-14|pin@164||23|-14
Abus|net@150|||IJ0|pin@166||23|-29.5|pin@168||13|-29.5
Abus|net@151|||IJ900|pin@168||13|-29.5|ALU@0|b[31:0]|13|-35
Abus|net@152|||IJ900|pin@166||23|-29.5|pin@169||23|-45
Abus|net@153|||IJ0|pin@18||23|5|tri32bit@5|out[31:0]|22|5
Abus|net@154|||IJ900|tri32bit@5|in[31:0]|12|5|pin@174||12|-0.5
Abus|net@162|||IJ1800|mux32bit@2|o[2:0]|-7.5|-14|reg32bit@3|d[31:0]|-2|-14
Abus|net@163|||IJ2700|pin@160||-19.5|-30|pin@178||-19.5|-12
Abus|net@164|||IJ1800|pin@178||-19.5|-12|mux32bit@2|i0[2:0]|-15.5|-12
Abus|net@167|||IJ1800|pin@181||21|-3.5|pin@182||25|-3.5
Abus|net@168|||IJ900|pin@182||25|-3.5|pin@183||25|-5
Abus|net@170|||IJ1800|pin@174||12|-0.5|pin@185||21|-0.5
Abus|net@171|||IJ2700|pin@185||21|-0.5|pin@186||21|1
Abus|net@172|||IJ1800|pin@186||21|1|pin@187||25|1
Abus|net@174|||IJ900|pin@187||25|1|pin@188||25|-0.5
Abus|net@175|||IJ900|pin@181||21|-3.5|pin@189||21|-5
Abus|net@176|||IJ0|pin@189||21|-5|tri32bit@3|out[31:0]|11.5|-5
Abus|net@177|||IJ0|tri32bit@4|in[31:0]|12|-14|pin@190||11.5|-14
Abus|net@178|||IJ2700|tri32bit@3|in[31:0]|11.5|-15|pin@190||11.5|-14
Abus|net@179|||IJ0|tri32bit@3|out[31:0]|11.5|-5|pin@191||-12.5|-5
Abus|net@180|||IJ900|pin@191||-12.5|-5|pin@192||-12.5|-16
Abus|net@181|||IJ0|pin@192||-12.5|-16|mux32bit@2|i1[2:0]|-15.5|-16
Abus|net@185|||IJ900|pin@175||52.5|-0.5|RAM2@0|addr[31:0]|52.5|-10
Abus|net@188|||IJ2700|pin@18||23|5|pin@196||23|18
Abus|net@189|||IJ0|pin@196||23|18|tri32bit@6|out[31:0]|22|18
Abus|net@197|||IJ1800|registre@0|out[31:0]|10.5|48.5|pin@207||23|48.5
Abus|net@199|||IJ900|pin@164||23|-14|pin@166||23|-29.5
Abus|net@203|||IJ2700|pin@178||-19.5|-12|pin@210||-19.5|5
Abus|net@205|||IJ2700|pin@210||-19.5|5|pin@211||-19.5|18
Abus|net@207|||IJ0|reg32bit@4|d[31:0]|-2|5|pin@210||-19.5|5
Abus|net@208|||IJ0|reg32bit@1|d[31:0]|-2|18|pin@211||-19.5|18
Abus|net@209|||IJ2700|pin@211||-19.5|18|pin@212||-19.5|29.5
Abus|net@211|||IJ0|reg32bit@5|d[31:0]|-2|29.5|pin@212||-19.5|29.5
Abus|net@214|||IJ0|pin@209||-8|48.5|pin@213||-19.5|48.5
Abus|net@215|||IJ2700|pin@213||-19.5|48.5|pin@214||-19.5|53
Abus|net@216|||IJ2700|pin@207||23|48.5|pin@215||23|53
Abus|net@217|||IJ900|pin@159||-19.5|-45.5|pin@216||-19.5|-51
Abus|net@218|||IJ900|pin@169||23|-45|pin@217||23|-51
Abus|net@219|||IJ1800|mux32bit@0|o[2:0]|10|-35|ALU@0|a[31:0]|11|-35
Abus|net@220|||IJ900|pin@53||2|-30|mux32bit@0|i0[2:0]|2|-33
Abus|net@226|||IJ2700|RAM1@0|data[31:0]|49.5|-39.5|pin@227||49.5|-35
Abus|net@228|||IJ2700|pin@228||25|-35|pin@229||25|-33.5
Abus|net@229|||IJ0|pin@229||25|-33.5|pin@230||21|-33.5
Abus|net@230|||IJ900|pin@230||21|-33.5|pin@231||21|-35
Awire|net@239|||0|pin@247||41.5|76.5|RAM3@0|reset|41.5|76.5
Awire|net@240|||0|pin@246||41.5|72.5|RAM3@0|debug_dump|41.5|72.5
Awire|net@241|||900|pin@248||46.5|69.5|RAM3@0|rw|46.5|69.5
Awire|net@242|||900|pin@244||48.5|69.5|RAM3@0|cs|48.5|69.5
Abus|net@253|||IJ900|pin@260||65.5|48|pin@271||65.5|39
Abus|net@258|||IJ1800|pin@263||53.5|60.5|mux32bit@3|i0[2:0]|56|60.5
Awire|net@263|||1800|add32@0|c_out|52|62|pin@267||53|62
Abus|net@264|||IJ900|mux32bit@3|o[2:0]|64|58.5|pin@269||64|51
Abus|net@265|||IJ0|pin@269||64|51|pin@270||55.5|51
Abus|net@266|||IJ900|pin@270||55.5|51|reg32bit@6|d[31:0]|55.5|48
Abus|net@267|||IJ900|pin@271||65.5|39|RAM4@0|addr[31:0]|65.5|36
Abus|net@268|||IJ0|pin@271||65.5|39|pin@272||38.5|39
Abus|net@269|||IJ1800|add32@0|sum[31:0]|52|58|pin@273||53.5|58
Abus|net@270|||IJ2700|pin@273||53.5|58|pin@263||53.5|60.5
Abus|net@271|||IJ2700|pin@272||38.5|39|pin@274||38.5|62
Abus|net@272|||IJ1800|pin@274||38.5|62|add32@0|a[31:0]|42|62
Abus|net@285|||IJ0|conn@1||60.5|74.5|and32@0|a[31:0]|60|74.5
Awire|net@286|||G0|buf@0|y|63.75|74.5|conn@1||60.5|74.5
Abus|net@290|||IJ1800|mux32bit@3|i1[2:0]|56|56.5|pin@285||59|56.5
Abus|net@291|||IJ2700|pin@285||59|56.5|and32@0|o[31:0]|59|64.5
Abus|net@292|||IJ1800|RAM3@0|data[31:0]|55.5|74.5|pin@286||58|74.5
Abus|net@293|||IJ900|pin@286||58|74.5|and32@0|b[31:0]|58|74.5
Awire|net@295|||1800|buf@0|a|66.25|74.5|pin@289||67.5|74.5
Awire|net@297|||1800|pin@289||67.5|74.5|ffdp@0|q|68|74.5
Awire|net@298|||2700|pin@289||67.5|74.5|pin@290||67.5|78
Awire|net@299|||1800|pin@290||67.5|78|xor@1|a|69.5|78
Awire|net@300|||900|xor@1|y|77.5|80|pin@291||77.5|74.5
Awire|net@301|||0|pin@291||77.5|74.5|ffdp@0|i1|74|74.5
Awire|net@303|||0|xor@1|a|69.5|82|pin@293||67.5|82
Abus|net@304|||IJ900|RAM3@0|addr[31:0]|50.5|69.5|pin@328||50.5|65.5
Abus|net@305|||IJ900|pin@330||9|34.5|pin@333||9|32.5
Abus|net@306|||IJ900|pin@334||23|31.5|pin@196||23|18
Abus|net@307|||IJ1800|tri32bit@7|out[31:0]|22|31.5|pin@334||23|31.5
Abus|net@308|||IJ900|pin@331||6|31.5|reg32bit@5|q[31:0]|6|29.5
Awire|select_b_c|D5G1.5;||900|mux3bit@0|s|-2.5|59.5|pin@222||-2.5|57.5
Awire|select_b_c|D6G1.5;X1.5;||1800|buf@2|y|83.75|31|pin@299||86|31
Awire|source_de_MD|D5G1.5;||900|mux32bit@2|s|-11.5|-19|pin@179||-11.5|-22.5
Awire|source_de_MD|D6G1.5;X1.5;||1800|buf@11|y|83.75|53.5|pin@317||86|53.5
Awire|uIR[0]|D4G1.5;X-1.5;||0|buf@16|a|81.25|26|pin@335||78.5|26
Awire|uIR[1]|D4G1.5;X-1.5;||0|buf@1|a|81.25|28.5|pin@296||78.5|28.5
Awire|uIR[2]|D4G1.5;X-1.5;||0|buf@2|a|81.25|31|pin@298||78.5|31
Awire|uIR[3]|D4G1.5;X-1.5;||0|buf@3|a|81.25|33.5|pin@300||78.5|33.5
Awire|uIR[4]|D4G1.5;X-1.5;||0|buf@4|a|81.25|36|pin@302||78.5|36
Awire|uIR[5]|D4G1.5;X-1.5;||0|buf@5|a|81.25|38.5|pin@304||78.5|38.5
Awire|uIR[6]|D4G1.5;X-1.5;||0|buf@6|a|81.25|41|pin@306||78.5|41
Awire|uIR[7]|D4G1.5;X-1.5;||0|buf@7|a|81.25|43.5|pin@308||78.5|43.5
Awire|uIR[8]|D4G1.5;X-1.5;||0|buf@8|a|81.25|46|pin@310||78.5|46
Awire|uIR[9]|D4G1.5;X-1.5;||0|buf@9|a|81.25|48.5|pin@312||78.5|48.5
Awire|uIR[10]|D4G1.5;X-1.5;||0|buf@10|a|81.25|51|pin@314||78.5|51
Awire|uIR[11]|D4G1.5;X-1.5;||0|buf@11|a|81.25|53.5|pin@316||78.5|53.5
Awire|uIR[12]|D4G1.5;X-1.5;||0|buf@12|a|81.25|56|pin@318||78.5|56
Awire|uIR[13]|D4G1.5;X-1.5;||0|buf@13|a|81.25|58.5|pin@320||78.5|58.5
Awire|uIR[14]|D4G1.5;X-1.5;||0|buf@14|a|81.25|61|pin@322||78.5|61
Awire|uIR[15]|D5G1;||0|mux32bit@3|s|60|53.5|pin@277||55|53.5
Awire|uIR[15]|D5G1;||2700|pin@293||67.5|82|pin@294||67.5|85.5
Awire|uIR[15]|D4G1.5;X-1.5;||0|buf@15|a|81.25|63.5|pin@326||78.5|63.5
Abus|uIR[31:0]|D5G1;||IJ1800|RAM4@0|data[31:0]|70.5|31|pin@295||73|31
Abus|uPC[31:0]|D5G1.5;X3;||IJ1800|reg32bit@6|q[31:0]|63.5|48|pin@260||65.5|48
Awire|vdd|D5G1;||900|pin@244||48.5|69.5|pin@253||48.5|67.5
Awire|vdd|D5G1;||2700|RAM4@0|cs|63.5|36|pin@254||63.5|36.5
Awire|vdd|D5G1;||900|pwr@3||73|10.5|pin@255||73|6
Awire|vdd|D5G1;||900|RAM1@0|cs|42.5|-44.5|pin@256||42.5|-47
Awire|vdd|D5G1;||0|reg32bit@6|ecrire|55.5|44|pin@259||53.5|44
Awire|zero[0]|D5G1;||0|RAM1@0|debug_dump|35.5|-41.5|pin@91||34|-41.5
Awire|zero[0]|D5G1;||900|RAM1@0|rw|40.5|-44.5|pin@92||40.5|-47
Awire|zero[0]|D5G1;||1800|pin@237||39.5|72.5|pin@246||41.5|72.5
Awire|zero[0]|D5G1;||2700|pin@238||46.5|67.5|pin@248||46.5|69.5
Awire|zero[0]|D5G1;||2700|RAM4@0|rw|61.5|36|pin@250||61.5|36.5
Awire|zero[0]|D5G1;||0|RAM4@0|debug_dump|56.5|33|pin@251||53.5|33
Awire|zero[0]|D5G1;||0|add32@0|c_in|42|58|pin@268||41|58
Abus|zero[31:0]|D5G1;Y1;||FIJ2700|conn@0||68.5|10.5|pin@24||68.5|12.5
Abus|zero[31:2],vdd,zero[0]|D5G1;X-2;||IJ0|add32@0|b[31:0]|42|60|pin@266||41|60
Abus|zero[31:3],vdd,zero[1:0]|D5G1;X1;||IJ0|mux32bit@0|i1[2:0]|2|-37|pin@109||-1|-37
Abus|zero[31:7],bus_A[31:27],zero[1:0]|D5G1;||IJ0|pin@328||50.5|65.5|pin@329||38.5|65.5
Abus|zero[31:7],controle_UAL[1:0],IR[31:27]|D5G1;||IJ1800|RAM1@0|addr[31:0]|44.5|-44.5|pin@226||62|-44.5
Ehorloge||D5G2;X-2.5;|pin@44||C
X

# Cell arch_2bus;1{vhdl}
Carch_2bus;1{vhdl}||artwork|1191476233859|1202334769312||FACET_message()S[-- VHDL automatically generated by Electric 8.05 for cell 'arch_2bus{sch}',entity arch_2bus is port(horloge: inout BIT);,  end arch_2bus;,"",architecture arch_2bus_BODY of arch_2bus is,"  component ALU port(a[31], a[30], a[29], a[28], a[27], a[26], a[25], a[24], a[23], a[22], a[21], a[20], a[19], a[18], a[17], a[16], a[15], a[14], a[13], a[12], a[11], a[10], a[9], a[8], a[7], a[6], a[5], a[4], a[3], a[2], a[1], a[0], b[31], b[30], b[29], b[28], b[27], b[26], b[25], b[24], b[23], b[22], b[21], b[20], b[19], b[18], b[17], b[16], b[15], b[14], b[13], b[12], b[11], b[10], b[9], b[8], b[7], b[6], b[5], b[4], b[3], b[2], b[1], b[0], op[6], op[5], op[4], op[3], op[2], op[1], op[0]: in BIT; o[31], o[30], o[29], o[28], o[27], o[26], o[25], o[24], o[23], o[22], o[21], o[20], o[19], o[18], o[17], o[16], o[15], o[14], o[13], o[12], o[11], o[10], o[9], o[8], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0]: out BIT);",    end component;,"  component RAM1 port(addr[31], addr[30], addr[29], addr[28], addr[27], addr[26], addr[25], addr[24], addr[23], addr[22], addr[21], addr[20], addr[19], addr[18], addr[17], addr[16], addr[15], addr[14], addr[13], addr[12], addr[11], addr[10], addr[9], addr[8], addr[7], addr[6], addr[5], addr[4], addr[3], addr[2], addr[1], addr[0], cs, rw: in BIT; data[31], data[30], data[29], data[28], data[27], data[26], data[25], data[24], data[23], data[22], data[21], data[20], data[19], data[18], data[17], data[16], data[15], data[14], data[13], data[12], data[11], data[10], data[9], data[8], data[7], data[6], data[5], data[4], data[3], data[2], data[1], data[0], debug_dump, reset: inout BIT);",    end component;,"  component RAM2 port(addr[31], addr[30], addr[29], addr[28], addr[27], addr[26], addr[25], addr[24], addr[23], addr[22], addr[21], addr[20], addr[19], addr[18], addr[17], addr[16], addr[15], addr[14], addr[13], addr[12], addr[11], addr[10], addr[9], addr[8], addr[7], addr[6], addr[5], addr[4], addr[3], addr[2], addr[1], addr[0], cs, rw: in BIT; data[31], data[30], data[29], data[28], data[27], data[26], data[25], data[24], data[23], data[22], data[21], data[20], data[19], data[18], data[17], data[16], data[15], data[14], data[13], data[12], data[11], data[10], data[9], data[8], data[7], data[6], data[5], data[4], data[3], data[2], data[1], data[0], debug_dump, reset: inout BIT);",    end component;,"  component RAM3 port(addr[31], addr[30], addr[29], addr[28], addr[27], addr[26], addr[25], addr[24], addr[23], addr[22], addr[21], addr[20], addr[19], addr[18], addr[17], addr[16], addr[15], addr[14], addr[13], addr[12], addr[11], addr[10], addr[9], addr[8], addr[7], addr[6], addr[5], addr[4], addr[3], addr[2], addr[1], addr[0], cs, rw: in BIT; data[31], data[30], data[29], data[28], data[27], data[26], data[25], data[24], data[23], data[22], data[21], data[20], data[19], data[18], data[17], data[16], data[15], data[14], data[13], data[12], data[11], data[10], data[9], data[8], data[7], data[6], data[5], data[4], data[3], data[2], data[1], data[0], debug_dump, reset: inout BIT);",    end component;,"  component RAM4 port(addr[31], addr[30], addr[29], addr[28], addr[27], addr[26], addr[25], addr[24], addr[23], addr[22], addr[21], addr[20], addr[19], addr[18], addr[17], addr[16], addr[15], addr[14], addr[13], addr[12], addr[11], addr[10], addr[9], addr[8], addr[7], addr[6], addr[5], addr[4], addr[3], addr[2], addr[1], addr[0], cs, rw: in BIT; data[31], data[30], data[29], data[28], data[27], data[26], data[25], data[24], data[23], data[22], data[21], data[20], data[19], data[18], data[17], data[16], data[15], data[14], data[13], data[12], data[11], data[10], data[9], data[8], data[7], data[6], data[5], data[4], data[3], data[2], data[1], data[0], debug_dump, reset: inout BIT);",    end component;,"  component add32 port(a[31], a[30], a[29], a[28], a[27], a[26], a[25], a[24], a[23], a[22], a[21], a[20], a[19], a[18], a[17], a[16], a[15], a[14], a[13], a[12], a[11], a[10], a[9], a[8], a[7], a[6], a[5], a[4], a[3], a[2], a[1], a[0], b[31], b[30], b[29], b[28], b[27], b[26], b[25], b[24], b[23], b[22], b[21], b[20], b[19], b[18], b[17], b[16], b[15], b[14], b[13], b[12], b[11], b[10], b[9], b[8], b[7], b[6], b[5], b[4], b[3], b[2], b[1], b[0], c_in: in BIT; c_out, sum[31], sum[30], sum[29], sum[28], sum[27], sum[26], sum[25], sum[24], sum[23], sum[22], sum[21], sum[20], sum[19], sum[18], sum[17], sum[16], sum[15], sum[14], sum[13], sum[12], sum[11], sum[10], sum[9], sum[8], sum[7], sum[6], sum[5], sum[4], sum[3], sum[2], sum[1], sum[0]: out BIT);",    end component;,"  component and32 port(a[31], a[30], a[29], a[28], a[27], a[26], a[25], a[24], a[23], a[22], a[21], a[20], a[19], a[18], a[17], a[16], a[15], a[14], a[13], a[12], a[11], a[10], a[9], a[8], a[7], a[6], a[5], a[4], a[3], a[2], a[1], a[0], b[31], b[30], b[29], b[28], b[27], b[26], b[25], b[24], b[23], b[22], b[21], b[20], b[19], b[18], b[17], b[16], b[15], b[14], b[13], b[12], b[11], b[10], b[9], b[8], b[7], b[6], b[5], b[4], b[3], b[2], b[1], b[0]: in BIT; o[31], o[30], o[29], o[28], o[27], o[26], o[25], o[24], o[23], o[22], o[21], o[20], o[19], o[18], o[17], o[16], o[15], o[14], o[13], o[12], o[11], o[10], o[9], o[8], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0]: out BIT);",    end component;,"  component and2 port(a1, a2: in BIT; y: out BIT);",    end component;,  component buffer port(a: in BIT; y: out BIT);,    end component;,"  component debug_ecrire port(ecrire_debug, ecrire_normal, horloge, reg_debug[2], reg_debug[1], reg_debug[0], reg_normal[2], reg_normal[1], reg_normal[0], val_debug[31], val_debug[30], val_debug[29], val_debug[28], val_debug[27], val_debug[26], val_debug[25], val_debug[24], val_debug[23], val_debug[22], val_debug[21], val_debug[20], val_debug[19], val_debug[18], val_debug[17], val_debug[16], val_debug[15], val_debug[14], val_debug[13], val_debug[12], val_debug[11], val_debug[10], val_debug[9], val_debug[8], val_debug[7], val_debug[6], val_debug[5], val_debug[4], val_debug[3], val_debug[2], val_debug[1], val_debug[0], val_normal[31], val_normal[30], val_normal[29], val_normal[28], val_normal[27], val_normal[26], val_normal[25], val_normal[24], val_normal[23], val_normal[22], val_normal[21], val_normal[20], val_normal[19], val_normal[18], val_normal[17], val_normal[16], val_normal[15], val_normal[14], val_normal[13], val_normal[12], val_normal[11], val_normal[10], val_normal[9], val_normal[8], val_normal[7], val_normal[6], val_normal[5], val_normal[4], val_normal[3], val_normal[2], val_normal[1], val_normal[0]: in BIT; ecrire_out, horloge_out, reg_out[2], reg_out[1], reg_out[0], val_out[31], val_out[30], val_out[29], val_out[28], val_out[27], val_out[26], val_out[25], val_out[24], val_out[23], val_out[22], val_out[21], val_out[20], val_out[19], val_out[18], val_out[17], val_out[16], val_out[15], val_out[14], val_out[13], val_out[12], val_out[11], val_out[10], val_out[9], val_out[8], val_out[7], val_out[6], val_out[5], val_out[4], val_out[3], val_out[2], val_out[1], val_out[0]: out BIT);",    end component;,"  component drff port(i1, ck, clear: in BIT; q: out BIT);",    end component;,  component ground port(gnd: out BIT);,    end component;,"  component mux3bit port(i0[2], i0[1], i0[0], i1[2], i1[1], i1[0], s: in BIT; o[2], o[1], o[0]: out BIT);",    end component;,"  component mux32bit port(i0[31], i0[30], i0[29], i0[28], i0[27], i0[26], i0[25], i0[24], i0[23], i0[22], i0[21], i0[20], i0[19], i0[18], i0[17], i0[16], i0[15], i0[14], i0[13], i0[12], i0[11], i0[10], i0[9], i0[8], i0[7], i0[6], i0[5], i0[4], i0[3], i0[2], i0[1], i0[0], i1[31], i1[30], i1[29], i1[28], i1[27], i1[26], i1[25], i1[24], i1[23], i1[22], i1[21], i1[20], i1[19], i1[18], i1[17], i1[16], i1[15], i1[14], i1[13], i1[12], i1[11], i1[10], i1[9], i1[8], i1[7], i1[6], i1[5], i1[4], i1[3], i1[2], i1[1], i1[0], s: in BIT; o[31], o[30], o[29], o[28], o[27], o[26], o[25], o[24], o[23], o[22], o[21], o[20], o[19], o[18], o[17], o[16], o[15], o[14], o[13], o[12], o[11], o[10], o[9], o[8], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0]: out BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"  component reg32bit port(clr, d[31], d[30], d[29], d[28], d[27], d[26], d[25], d[24], d[23], d[22], d[21], d[20], d[19], d[18], d[17], d[16], d[15], d[14], d[13], d[12], d[11], d[10], d[9], d[8], d[7], d[6], d[5], d[4], d[3], d[2], d[1], d[0], ecrire, horloge: in BIT; q[31], q[30], q[29], q[28], q[27], q[26], q[25], q[24], q[23], q[22], q[21], q[20], q[19], q[18], q[17], q[16], q[15], q[14], q[13], q[12], q[11], q[10], q[9], q[8], q[7], q[6], q[5], q[4], q[3], q[2], q[1], q[0]: out BIT);",    end component;,"  component registres port(activer_ecriture, activer_lecture, ecrire_quel[2], ecrire_quel[1], ecrire_quel[0], effacer_tout, horloge, in[31], in[30], in[29], in[28], in[27], in[26], in[25], in[24], in[23], in[22], in[21], in[20], in[19], in[18], in[17], in[16], in[15], in[14], in[13], in[12], in[11], in[10], in[9], in[8], in[7], in[6], in[5], in[4], in[3], in[2], in[1], in[0], lire_quel[2], lire_quel[1], lire_quel[0]: in BIT; out[31], out[30], out[29], out[28], out[27], out[26], out[25], out[24], out[23], out[22], out[21], out[20], out[19], out[18], out[17], out[16], out[15], out[14], out[13], out[12], out[11], out[10], out[9], out[8], out[7], out[6], out[5], out[4], out[3], out[2], out[1], out[0]: out BIT);",    end component;,"  component tri32bit port(en, in[31], in[30], in[29], in[28], in[27], in[26], in[25], in[24], in[23], in[22], in[21], in[20], in[19], in[18], in[17], in[16], in[15], in[14], in[13], in[12], in[11], in[10], in[9], in[8], in[7], in[6], in[5], in[4], in[3], in[2], in[1], in[0]: in BIT; out[31], out[30], out[29], out[28], out[27], out[26], out[25], out[24], out[23], out[22], out[21], out[20], out[19], out[18], out[17], out[16], out[15], out[14], out[13], out[12], out[11], out[10], out[9], out[8], out[7], out[6], out[5], out[4], out[3], out[2], out[1], out[0]: out BIT);",    end component;,"  component xor2 port(a1, a2: in BIT; y: out BIT);",    end component;,  component inverter port(a: in BIT; y: out BIT);,    end component;,"","  signal net_270[23], PC[0], bus_B[28], net_263, uIR[10], PC[15], net_162[25], ","    net_219[17], net_266[6], net_291[17], alu_op[18], net_219[23], PC[21], ","    lire_de[2], net_293[0], alu_op[2], net_270[13], bus_B[27], debug_val[9], ","    net_270[9], alu_op[28], bus_B[10], d_R_val[19], uIR[11], bus_B[29], ","    net_270[22], net_162[26], PC[14], effacer_tout, net_219[16], uPC[1], ","    net_266[5], MA[19], net_132, alu_op[17], net_266[29], net_219[22], ","    net_291[16], alu_op[1], net_270[12], PC[20], net_293[1], uPC[0], alu_op[27], ","    uIR[12], net_266[19], PC[13], net_270[21], net_162[23], net_266[8], ","    bus_A[18], bus_A[0], alu_op[4], net_162[1], net_219[15], uPC[2], PC[23], ","    MD[0], uPC[18], net_291[9], IR[0], net_291[15], alu_op[16], net_270[7], ","    net_266[18], net_219[9], bus_B[12], net_219[25], bus_B[25], net_270[15], ","    lire_de[0], net_162[24], net_270[20], PC[12], bus_A[19], net_266[7], ","    bus_A[1], net_162[0], net_219[14], alu_op[3], uPC[3], MD[1], net_270[14], ","    PC[22], lire_de[1], alu_op[15], net_219[24], net_219[8], net_291[14], ","    uPC[19], net_291[8], net_270[8], alu_op[29], bus_B[26], bus_B[11], ","    net_266[17], net_266[2], net_270[27], bus_A[2], bus_B[2], net_162[31], ","    net_162[21], PC[11], net_293[19], d_R_val[16], controle_UAL[0], net_219[13], ","    uIR[0], debug_val[5], vdd, net_266[16], MA[1], net_291[13], uIR[15], ","    net_219[27], net_291[7], PC[25], MA[16], net_219[7], net_293[4], net_266[26], ","    net_266[1], bus_A[3], bus_B[1], net_270[26], PC[10], net_162[22], ","    d_R_val[15], net_219[12], net_293[18], MA[2], debug_val[6], net_266[15], ","    d_ecrire_dans[2], uIR[16], net_291[12], net_219[26], net_291[6], MA[31], ","    PC[24], MA[15], net_219[6], net_293[5], ecrire_IR, net_266[25], MA[18], ","    net_266[4], bus_A[4], bus_B[0], d_R_val[18], net_219[11], uIR[2], lire_R, ","    net_270[25], uIR[13], net_291[5], net_291[20], ecrire_MA, dump_mem, ","    net_291[11], net_219[29], net_266[14], debug_val[7], ecrire_MD, alu_op[0], ","    net_270[11], net_293[2], net_266[28], net_291[30], net_219[5], PC[27], ","    net_266[3], bus_A[5], net_266[13], uIR[1], d_R_val[17], net_219[10], ","    net_162[20], net_270[24], net_291[10], uIR[14], net_219[28], MA[0], ","    debug_val[8], net_291[21], net_291[4], net_219[4], net_266[27], PC[26], ","    MA[17], net_293[3], net_270[10], alu_op[19], net_291[31], mem_data[29], ","    A[17], bus_B[7], source_de_MD, bus_A[7], net_219[3], net_270[1], net_291[22], ","    PC[8], mem_data[0], net_293[8], mem_data[19], net_162[7], MD[21], ","    d_R_val[29], net_266[12], debug_val[1], bus_B[19], uIR[4], net_266[22], ","    bus_A[6], net_293[15], d_R_val[9], MD[6], net_293[26], PC[29], bus_B[6], ","    A[16], net_219[2], net_270[2], bus_A[8], PC[7], bus_B[30], net_291[23], ","    bus_B[20], net_293[9], MD[22], net_162[6], net_293[27], net_266[11], ","    mem_write_strobe, debug_val[2], bus_B[18], net_266[21], net_293[14], uIR[3], ","    PC[28], MD[7], d_R_val[8], bus_B[5], bus_B[31], bus_A[9], net_219[1], A[15], ","    MA[30], net_293[6], net_291[24], PC[6], debug_val[3], net_293[17], ","    net_266[0], net_266[10], net_293[28], d_R_val[27], mem_data[17], net_162[9], ","    MD[8], bus_B[4], net_270[29], A[14], net_266[24], uIR[6], uIR[29], ","    net_270[0], net_291[25], net_162[30], MD[30], mem_data[18], ecrire_PC, ","    net_293[7], debug_val[4], PC[5], net_293[16], MD[20], net_162[8], ","    d_R_val[28], net_293[29], MD[10], A[13], bus_B[3], net_270[28], MD[9], ","    uIR[5], net_219[0], net_266[23], PC[19], net_270[17], bus_B[14], bus_B[23], ","    mem_data[4], net_270[5], net_291[26], MD[31], MD[2], net_293[22], net_162[3], ","    mem_data[25], uIR[8], net_293[11], mem_data[15], PC[4], A[27], A[25], PC[18], ","    net_270[16], bus_B[13], A[0], mem_data[3], bus_B[24], net_270[6], ","    net_291[27], MD[3], net_293[10], uIR[7], net_293[23], net_162[2], ","    mem_data[26], mem_data[16], PC[3], A[26], mem_data[2], net_270[19], ","    bus_B[21], PC[17], bus_B[16], net_270[3], A[19], net_291[28], bus_B[9], ","    net_266[20], net_293[24], net_162[5], net_219[19], mem_data[27], MD[4], ","    net_293[13], bus_B[17], PC[2], A[29], mem_data[13], mem_data[1], bus_B[22], ","    bus_B[15], net_270[18], A[18], net_270[4], bus_B[8], net_291[29], uIR[9], ","    net_293[25], net_162[4], net_219[18], mem_data[28], lire_MD, lire_MA, MD[5], ","    net_293[12], A[28], debug_val[0], PC[16], PC[1], net_295, mem_data[14], ","    debug_val[16], mem_data[12], MD[16], ecrire_const, A[6], d_R_val[22], ","    uIR[24], mem_data[5], mem_data[22], net_293[31], d_R_val[2], IR[21], ","    d_R_val[31], debug_val[17], mem_data[11], MD[15], alu_op[30], A[5], ","    bus_A[31], mem_data[6], uIR[23], MD[29], A[20], d_R_val[3], d_R_val[21], ","    mem_data[21], net_293[30], mem_data[31], uIR[22], IR[20], bus_A[20], ","    debug_val[14], mem_data[10], MD[18], d_R_val[0], MD[28], d_R_val[20], ","    mem_data[24], net_293[20], bus_A[30], mem_data[7], A[9], mem_data[30], ","    uIR[21], gnd, MD[17], debug_val[15], mem_data[23], d_R_val[1], mem_data[8], ","    net_293[21], MD[27], A[7], A[8], uIR[20], MD[12], MD[26], A[23], ","    debug_reg[1], d_R_val[6], mem_data[9], A[2], uIR[28], d_R_val[26], IR[25], ","    IR[9], select_b_c, IR[11], debug_val[26], debug_reg[0], MD[25], A[24], ","    d_R_val[7], d_R_val[25], MD[11], A[1], uIR[27], A[10], net_266[30], ecrire_R, ","    IR[24], A[30], lire_ecrire_mem, IR[10], debug_val[27], ecrire_A, A[21], ","    d_R_val[4], MD[24], A[4], d_R_val[24], uIR[26], A[11], MD[14], net_266[31], ","    debug_val[18], mem_data[20], PC[9], IR[23], A[31], IR[13], debug_val[28], ","    uPC[21], A[3], uIR[25], A[22], d_R_val[5], d_R_val[23], debug_reg[2], MD[13], ","    MD[23], A[12], debug_val[19], IR[22], lire_PC, debug_val[29], IR[12], ","    uPC[20], debug_val[22], MA[23], IR[5], uPC[23], IR[29], bus_A[12], IR[15], ","    net_291[2], bus_A[27], uPC[13], MA[13], bus_A[26], MA[6], net_162[10], ","    net_219[20], uPC[9], d_R_val[11], acces_memoire, alu_op[20], debug_val[23], ","    MA[24], IR[6], uPC[22], bus_A[11], IR[14], IR[28], net_300, MA[14], uPC[12], ","    uIR[19], net_291[3], alu_op[10], MA[5], net_219[21], bus_A[25], uPC[8], ","    d_R_val[12], MA[25], IR[27], debug_val[24], bus_A[10], IR[7], alu_op[21], ","    uPC[30], bus_A[29], uPC[11], net_285[0], MA[11], MA[4], uPC[25], ","    d_ecrire_dans[0], uIR[18], IR[17], alu_op[9], controle_UAL[1], d_R_val[13], ","    IR[26], MA[26], uPC[31], uPC[24], alu_op[22], debug_val[25], IR[8], MA[12], ","    bus_A[28], MA[3], d_ecrire_dans[1], uPC[10], uIR[17], net_291[1], IR[16], ","    net_291[0], net_162[19], d_R_val[14], IR[30], IR[19], MA[27], alu_op[23], ","    uPC[27], debug_ecrire_, net_219[30], alu_op[13], uPC[17], IR[1], net_266[9], ","    uPC[5], bus_A[17], net_162[18], net_270[30], net_162[28], alu_op[7], ","    bus_A[22], net_162[14], debug_val[12], IR[31], IR[18], MA[20], MA[28], ","    alu_op[24], MA[10], uPC[26], uPC[16], net_219[31], alu_op[14], bus_A[15], ","    IR[2], bus_A[16], net_162[17], net_162[27], uPC[4], MD[19], net_270[31], ","    MA[9], net_162[13], debug_val[13], bus_A[21], alu_op[8], alu_op[25], ","    debug_val[20], alu_op[11], PC[30], uPC[29], uIR[31], IR[3], bus_A[14], ","    MA[21], uPC[15], debug_val[30], net_291[18], uPC[7], debug_val[10], ","    alu_op[31], net_162[16], net_162[12], MA[29], MA[8], d_R_val[30], alu_op[5], ","    bus_A[24], uPC[28], debug_val[21], alu_op[26], uIR[30], bus_A[13], ","    alu_op[12], IR[4], net_291[19], PC[31], MA[22], uPC[14], debug_val[31], ","    d_horloge, d_ecrire_R, uPC[6], d_R_val[10], debug_val[11], net_162[29], ","    bus_A[23], alu_op[6], MA[7], net_162[15], net_162[11]: BIT;","",begin,"  and_0: and2 port map(lire_ecrire_mem, mem_write_strobe, net_132);","  buf_0: inverter port map(net_295, net_285[0]);","  buf_1: buffer port map(uIR[1], ecrire_A);","  buf_2: buffer port map(uIR[2], select_b_c);","  buf_3: buffer port map(uIR[3], lire_R);","  buf_4: buffer port map(uIR[4], ecrire_R);","  buf_5: buffer port map(uIR[5], controle_UAL[0]);","  buf_6: buffer port map(uIR[6], controle_UAL[1]);","  buf_7: buffer port map(uIR[7], acces_memoire);","  buf_8: buffer port map(uIR[8], lire_ecrire_mem);","  buf_9: buffer port map(uIR[9], lire_MD);","  buf_10: buffer port map(uIR[10], ecrire_MD);","  buf_11: buffer port map(uIR[11], source_de_MD);","  buf_12: buffer port map(uIR[12], ecrire_MA);","  buf_13: buffer port map(uIR[13], lire_PC);","  buf_14: buffer port map(uIR[14], ecrire_PC);","  buf_15: buffer port map(uIR[15], ecrire_IR);","  buf_16: buffer port map(uIR[0], ecrire_const);","  ffdp_0: drff port map(net_300, horloge, effacer_tout, net_295);",  gnd_0: ground port map(gnd);,  pwr_3: power port map(vdd);,"  xor_1: xor2 port map(net_295, uIR[15], net_300);","  ALU_0: ALU port map(net_219[0], net_219[1], net_219[2], net_219[3], net_219[4], net_219[5], net_219[6], net_219[7], net_219[8], net_219[9], net_219[10], net_219[11], net_219[12], net_219[13], net_219[14], net_219[15], net_219[16], net_219[17], net_219[18], net_219[19], net_219[20], net_219[21], net_219[22], net_219[23], net_219[24], net_219[25], net_219[26], net_219[27], net_219[28], net_219[29], net_219[30], net_219[31], bus_B[31], bus_B[30], bus_B[29], bus_B[28], bus_B[27], bus_B[26], bus_B[25], bus_B[24], bus_B[23], bus_B[22], bus_B[21], bus_B[20], bus_B[19], bus_B[18], bus_B[17], bus_B[16], bus_B[15], bus_B[14], bus_B[13], bus_B[12], bus_B[11], bus_B[10], bus_B[9], bus_B[8], bus_B[7], bus_B[6], bus_B[5], bus_B[4], bus_B[3], bus_B[2], bus_B[1], bus_B[0], alu_op[6], alu_op[5], alu_op[4], alu_op[3], alu_op[2], alu_op[1], alu_op[0], bus_A[31], bus_A[30], bus_A[29], bus_A[28], bus_A[27], bus_A[26], bus_A[25], bus_A[24], bus_A[23], bus_A[22], bus_A[21], bus_A[20], bus_A[19], bus_A[18], bus_A[17], bus_A[16], bus_A[15], bus_A[14], bus_A[13], bus_A[12], bus_A[11], bus_A[10], bus_A[9], bus_A[8], bus_A[7], bus_A[6], bus_A[5], bus_A[4], bus_A[3], bus_A[2], bus_A[1], bus_A[0]);","  RAM1_0: RAM1 port map(gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, controle_UAL[1], controle_UAL[0], IR[31], IR[30], IR[29], IR[28], IR[27], vdd, gnd, alu_op[31], alu_op[30], alu_op[29], alu_op[28], alu_op[27], alu_op[26], alu_op[25], alu_op[24], alu_op[23], alu_op[22], alu_op[21], alu_op[20], alu_op[19], alu_op[18], alu_op[17], alu_op[16], alu_op[15], alu_op[14], alu_op[13], alu_op[12], alu_op[11], alu_op[10], alu_op[9], alu_op[8], alu_op[7], alu_op[6], alu_op[5], alu_op[4], alu_op[3], alu_op[2], alu_op[1], alu_op[0], gnd, effacer_tout);","  RAM2_0: RAM2 port map(MA[31], MA[30], MA[29], MA[28], MA[27], MA[26], MA[25], MA[24], MA[23], MA[22], MA[21], MA[20], MA[19], MA[18], MA[17], MA[16], MA[15], MA[14], MA[13], MA[12], MA[11], MA[10], MA[9], MA[8], MA[7], MA[6], MA[5], MA[4], MA[3], MA[2], MA[1], MA[0], acces_memoire, net_132, mem_data[31], mem_data[30], mem_data[29], mem_data[28], mem_data[27], mem_data[26], mem_data[25], mem_data[24], mem_data[23], mem_data[22], mem_data[21], mem_data[20], mem_data[19], mem_data[18], mem_data[17], mem_data[16], mem_data[15], mem_data[14], mem_data[13], mem_data[12], mem_data[11], mem_data[10], mem_data[9], mem_data[8], mem_data[7], mem_data[6], mem_data[5], mem_data[4], mem_data[3], mem_data[2], mem_data[1], mem_data[0], dump_mem, effacer_tout);","  RAM3_0: RAM3 port map(gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, bus_A[31], bus_A[30], bus_A[29], bus_A[28], bus_A[27], gnd, gnd, vdd, gnd, net_293[0], net_293[1], net_293[2], net_293[3], net_293[4], net_293[5], net_293[6], net_293[7], net_293[8], net_293[9], net_293[10], net_293[11], net_293[12], net_293[13], net_293[14], net_293[15], net_293[16], net_293[17], net_293[18], net_293[19], net_293[20], net_293[21], net_293[22], net_293[23], net_293[24], net_293[25], net_293[26], net_293[27], net_293[28], net_293[29], net_293[30], net_293[31], gnd, effacer_tout);","  RAM4_0: RAM4 port map(uPC[31], uPC[30], uPC[29], uPC[28], uPC[27], uPC[26], uPC[25], uPC[24], uPC[23], uPC[22], uPC[21], uPC[20], uPC[19], uPC[18], uPC[17], uPC[16], uPC[15], uPC[14], uPC[13], uPC[12], uPC[11], uPC[10], uPC[9], uPC[8], uPC[7], uPC[6], uPC[5], uPC[4], uPC[3], uPC[2], uPC[1], uPC[0], vdd, gnd, uIR[31], uIR[30], uIR[29], uIR[28], uIR[27], uIR[26], uIR[25], uIR[24], uIR[23], uIR[22], uIR[21], uIR[20], uIR[19], uIR[18], uIR[17], uIR[16], uIR[15], uIR[14], uIR[13], uIR[12], uIR[11], uIR[10], uIR[9], uIR[8], uIR[7], uIR[6], uIR[5], uIR[4], uIR[3], uIR[2], uIR[1], uIR[0], gnd, effacer_tout);","  add32_0: add32 port map(uPC[31], uPC[30], uPC[29], uPC[28], uPC[27], uPC[26], uPC[25], uPC[24], uPC[23], uPC[22], uPC[21], uPC[20], uPC[19], uPC[18], uPC[17], uPC[16], uPC[15], uPC[14], uPC[13], uPC[12], uPC[11], uPC[10], uPC[9], uPC[8], uPC[7], uPC[6], uPC[5], uPC[4], uPC[3], uPC[2], uPC[1], uPC[0], gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, vdd, gnd, gnd, net_263, net_270[0], net_270[1], net_270[2], net_270[3], net_270[4], net_270[5], net_270[6], net_270[7], net_270[8], net_270[9], net_270[10], net_270[11], net_270[12], net_270[13], net_270[14], net_270[15], net_270[16], net_270[17], net_270[18], net_270[19], net_270[20], net_270[21], net_270[22], net_270[23], net_270[24], net_270[25], net_270[26], net_270[27], net_270[28], net_270[29], net_270[30], net_270[31]);","  and32_0: and32 port map(net_285[0], net_285[0], net_285[0], net_285[0], net_285[0], net_285[0], net_285[0], net_285[0], net_285[0], net_285[0], net_285[0], net_285[0], net_285[0], net_285[0], net_285[0], net_285[0], net_285[0], net_285[0], net_285[0], net_285[0], net_285[0], net_285[0], net_285[0], net_285[0], net_285[0], net_285[0], net_285[0], net_285[0], net_285[0], net_285[0], net_285[0], net_285[0], net_293[0], net_293[1], net_293[2], net_293[3], net_293[4], net_293[5], net_293[6], net_293[7], net_293[8], net_293[9], net_293[10], net_293[11], net_293[12], net_293[13], net_293[14], net_293[15], net_293[16], net_293[17], net_293[18], net_293[19], net_293[20], net_293[21], net_293[22], net_293[23], net_293[24], net_293[25], net_293[26], net_293[27], net_293[28], net_293[29], net_293[30], net_293[31], net_291[0], net_291[1], net_291[2], net_291[3], net_291[4], net_291[5], net_291[6], net_291[7], net_291[8], net_291[9], net_291[10], net_291[11], net_291[12], net_291[13], net_291[14], net_291[15], net_291[16], net_291[17], net_291[18], net_291[19], net_291[20], net_291[21], net_291[22], net_291[23], net_291[24], net_291[25], net_291[26], net_291[27], net_291[28], net_291[29], net_291[30], net_291[31]);","  debug_ec_2: debug_ecrire port map(debug_ecrire_, ecrire_R, horloge, debug_reg[2], debug_reg[1], debug_reg[0], IR[24], IR[23], IR[22], debug_val[31], debug_val[30], debug_val[29], debug_val[28], debug_val[27], debug_val[26], debug_val[25], debug_val[24], debug_val[23], debug_val[22], debug_val[21], debug_val[20], debug_val[19], debug_val[18], debug_val[17], debug_val[16], debug_val[15], debug_val[14], debug_val[13], debug_val[12], debug_val[11], debug_val[10], debug_val[9], debug_val[8], debug_val[7], debug_val[6], debug_val[5], debug_val[4], debug_val[3], debug_val[2], debug_val[1], debug_val[0], bus_A[31], bus_A[30], bus_A[29], bus_A[28], bus_A[27], bus_A[26], bus_A[25], bus_A[24], bus_A[23], bus_A[22], bus_A[21], bus_A[20], bus_A[19], bus_A[18], bus_A[17], bus_A[16], bus_A[15], bus_A[14], bus_A[13], bus_A[12], bus_A[11], bus_A[10], bus_A[9], bus_A[8], bus_A[7], bus_A[6], bus_A[5], bus_A[4], bus_A[3], bus_A[2], bus_A[1], bus_A[0], d_ecrire_R, d_horloge, d_ecrire_dans[2], d_ecrire_dans[1], d_ecrire_dans[0], d_R_val[31], d_R_val[30], d_R_val[29], d_R_val[28], d_R_val[27], d_R_val[26], d_R_val[25], d_R_val[24], d_R_val[23], d_R_val[22], d_R_val[21], d_R_val[20], d_R_val[19], d_R_val[18], d_R_val[17], d_R_val[16], d_R_val[15], d_R_val[14], d_R_val[13], d_R_val[12], d_R_val[11], d_R_val[10], d_R_val[9], d_R_val[8], d_R_val[7], d_R_val[6], d_R_val[5], d_R_val[4], d_R_val[3], d_R_val[2], d_R_val[1], d_R_val[0]);","  mux3bit_0: mux3bit port map(IR[19], IR[18], IR[17], IR[14], IR[13], IR[12], select_b_c, lire_de[2], lire_de[1], lire_de[0]);","  mux32bit_0: mux32bit port map(A[31], A[30], A[29], A[28], A[27], A[26], A[25], A[24], A[23], A[22], A[21], A[20], A[19], A[18], A[17], A[16], A[15], A[14], A[13], A[12], A[11], A[10], A[9], A[8], A[7], A[6], A[5], A[4], A[3], A[2], A[1], A[0], gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, vdd, gnd, gnd, controle_UAL[1], net_219[0], net_219[1], net_219[2], net_219[3], net_219[4], net_219[5], net_219[6], net_219[7], net_219[8], net_219[9], net_219[10], net_219[11], net_219[12], net_219[13], net_219[14], net_219[15], net_219[16], net_219[17], net_219[18], net_219[19], net_219[20], net_219[21], net_219[22], net_219[23], net_219[24], net_219[25], net_219[26], net_219[27], net_219[28], net_219[29], net_219[30], net_219[31]);","  mux32bit_2: mux32bit port map(bus_A[31], bus_A[30], bus_A[29], bus_A[28], bus_A[27], bus_A[26], bus_A[25], bus_A[24], bus_A[23], bus_A[22], bus_A[21], bus_A[20], bus_A[19], bus_A[18], bus_A[17], bus_A[16], bus_A[15], bus_A[14], bus_A[13], bus_A[12], bus_A[11], bus_A[10], bus_A[9], bus_A[8], bus_A[7], bus_A[6], bus_A[5], bus_A[4], bus_A[3], bus_A[2], bus_A[1], bus_A[0], mem_data[31], mem_data[30], mem_data[29], mem_data[28], mem_data[27], mem_data[26], mem_data[25], mem_data[24], mem_data[23], mem_data[22], mem_data[21], mem_data[20], mem_data[19], mem_data[18], mem_data[17], mem_data[16], mem_data[15], mem_data[14], mem_data[13], mem_data[12], mem_data[11], mem_data[10], mem_data[9], mem_data[8], mem_data[7], mem_data[6], mem_data[5], mem_data[4], mem_data[3], mem_data[2], mem_data[1], mem_data[0], source_de_MD, net_162[0], net_162[1], net_162[2], net_162[3], net_162[4], net_162[5], net_162[6], net_162[7], net_162[8], net_162[9], net_162[10], net_162[11], net_162[12], net_162[13], net_162[14], net_162[15], net_162[16], net_162[17], net_162[18], net_162[19], net_162[20], net_162[21], net_162[22], net_162[23], net_162[24], net_162[25], net_162[26], net_162[27], net_162[28], net_162[29], net_162[30], net_162[31]);","  mux32bit_3: mux32bit port map(net_270[0], net_270[1], net_270[2], net_270[3], net_270[4], net_270[5], net_270[6], net_270[7], net_270[8], net_270[9], net_270[10], net_270[11], net_270[12], net_270[13], net_270[14], net_270[15], net_270[16], net_270[17], net_270[18], net_270[19], net_270[20], net_270[21], net_270[22], net_270[23], net_270[24], net_270[25], net_270[26], net_270[27], net_270[28], net_270[29], net_270[30], net_270[31], net_291[0], net_291[1], net_291[2], net_291[3], net_291[4], net_291[5], net_291[6], net_291[7], net_291[8], net_291[9], net_291[10], net_291[11], net_291[12], net_291[13], net_291[14], net_291[15], net_291[16], net_291[17], net_291[18], net_291[19], net_291[20], net_291[21], net_291[22], net_291[23], net_291[24], net_291[25], net_291[26], net_291[27], net_291[28], net_291[29], net_291[30], net_291[31], uIR[15], net_266[0], net_266[1], net_266[2], net_266[3], net_266[4], net_266[5], net_266[6], net_266[7], net_266[8], net_266[9], net_266[10], net_266[11], net_266[12], net_266[13], net_266[14], net_266[15], net_266[16], net_266[17], net_266[18], net_266[19], net_266[20], net_266[21], net_266[22], net_266[23], net_266[24], net_266[25], net_266[26], net_266[27], net_266[28], net_266[29], net_266[30], net_266[31]);","  reg32bit_0: reg32bit port map(effacer_tout, bus_A[31], bus_A[30], bus_A[29], bus_A[28], bus_A[27], bus_A[26], bus_A[25], bus_A[24], bus_A[23], bus_A[22], bus_A[21], bus_A[20], bus_A[19], bus_A[18], bus_A[17], bus_A[16], bus_A[15], bus_A[14], bus_A[13], bus_A[12], bus_A[11], bus_A[10], bus_A[9], bus_A[8], bus_A[7], bus_A[6], bus_A[5], bus_A[4], bus_A[3], bus_A[2], bus_A[1], bus_A[0], ecrire_A, horloge, A[31], A[30], A[29], A[28], A[27], A[26], A[25], A[24], A[23], A[22], A[21], A[20], A[19], A[18], A[17], A[16], A[15], A[14], A[13], A[12], A[11], A[10], A[9], A[8], A[7], A[6], A[5], A[4], A[3], A[2], A[1], A[0]);","  reg32bit_1: reg32bit port map(effacer_tout, bus_A[31], bus_A[30], bus_A[29], bus_A[28], bus_A[27], bus_A[26], bus_A[25], bus_A[24], bus_A[23], bus_A[22], bus_A[21], bus_A[20], bus_A[19], bus_A[18], bus_A[17], bus_A[16], bus_A[15], bus_A[14], bus_A[13], bus_A[12], bus_A[11], bus_A[10], bus_A[9], bus_A[8], bus_A[7], bus_A[6], bus_A[5], bus_A[4], bus_A[3], bus_A[2], bus_A[1], bus_A[0], ecrire_PC, horloge, PC[31], PC[30], PC[29], PC[28], PC[27], PC[26], PC[25], PC[24], PC[23], PC[22], PC[21], PC[20], PC[19], PC[18], PC[17], PC[16], PC[15], PC[14], PC[13], PC[12], PC[11], PC[10], PC[9], PC[8], PC[7], PC[6], PC[5], PC[4], PC[3], PC[2], PC[1], PC[0]);","  reg32bit_3: reg32bit port map(effacer_tout, net_162[0], net_162[1], net_162[2], net_162[3], net_162[4], net_162[5], net_162[6], net_162[7], net_162[8], net_162[9], net_162[10], net_162[11], net_162[12], net_162[13], net_162[14], net_162[15], net_162[16], net_162[17], net_162[18], net_162[19], net_162[20], net_162[21], net_162[22], net_162[23], net_162[24], net_162[25], net_162[26], net_162[27], net_162[28], net_162[29], net_162[30], net_162[31], ecrire_MD, horloge, MD[31], MD[30], MD[29], MD[28], MD[27], MD[26], MD[25], MD[24], MD[23], MD[22], MD[21], MD[20], MD[19], MD[18], MD[17], MD[16], MD[15], MD[14], MD[13], MD[12], MD[11], MD[10], MD[9], MD[8], MD[7], MD[6], MD[5], MD[4], MD[3], MD[2], MD[1], MD[0]);","  reg32bit_4: reg32bit port map(effacer_tout, bus_A[31], bus_A[30], bus_A[29], bus_A[28], bus_A[27], bus_A[26], bus_A[25], bus_A[24], bus_A[23], bus_A[22], bus_A[21], bus_A[20], bus_A[19], bus_A[18], bus_A[17], bus_A[16], bus_A[15], bus_A[14], bus_A[13], bus_A[12], bus_A[11], bus_A[10], bus_A[9], bus_A[8], bus_A[7], bus_A[6], bus_A[5], bus_A[4], bus_A[3], bus_A[2], bus_A[1], bus_A[0], ecrire_MA, horloge, MA[31], MA[30], MA[29], MA[28], MA[27], MA[26], MA[25], MA[24], MA[23], MA[22], MA[21], MA[20], MA[19], MA[18], MA[17], MA[16], MA[15], MA[14], MA[13], MA[12], MA[11], MA[10], MA[9], MA[8], MA[7], MA[6], MA[5], MA[4], MA[3], MA[2], MA[1], MA[0]);","  reg32bit_5: reg32bit port map(effacer_tout, bus_A[31], bus_A[30], bus_A[29], bus_A[28], bus_A[27], bus_A[26], bus_A[25], bus_A[24], bus_A[23], bus_A[22], bus_A[21], bus_A[20], bus_A[19], bus_A[18], bus_A[17], bus_A[16], bus_A[15], bus_A[14], bus_A[13], bus_A[12], bus_A[11], bus_A[10], bus_A[9], bus_A[8], bus_A[7], bus_A[6], bus_A[5], bus_A[4], bus_A[3], bus_A[2], bus_A[1], bus_A[0], ecrire_IR, horloge, IR[31], IR[30], IR[29], IR[28], IR[27], IR[26], IR[25], IR[24], IR[23], IR[22], IR[21], IR[20], IR[19], IR[18], IR[17], IR[16], IR[15], IR[14], IR[13], IR[12], IR[11], IR[10], IR[9], IR[8], IR[7], IR[6], IR[5], IR[4], IR[3], IR[2], IR[1], IR[0]);","  reg32bit_6: reg32bit port map(effacer_tout, net_266[0], net_266[1], net_266[2], net_266[3], net_266[4], net_266[5], net_266[6], net_266[7], net_266[8], net_266[9], net_266[10], net_266[11], net_266[12], net_266[13], net_266[14], net_266[15], net_266[16], net_266[17], net_266[18], net_266[19], net_266[20], net_266[21], net_266[22], net_266[23], net_266[24], net_266[25], net_266[26], net_266[27], net_266[28], net_266[29], net_266[30], net_266[31], vdd, horloge, uPC[31], uPC[30], uPC[29], uPC[28], uPC[27], uPC[26], uPC[25], uPC[24], uPC[23], uPC[22], uPC[21], uPC[20], uPC[19], uPC[18], uPC[17], uPC[16], uPC[15], uPC[14], uPC[13], uPC[12], uPC[11], uPC[10], uPC[9], uPC[8], uPC[7], uPC[6], uPC[5], uPC[4], uPC[3], uPC[2], uPC[1], uPC[0]);","  registre_0: registres port map(d_ecrire_R, lire_R, d_ecrire_dans[2], d_ecrire_dans[1], d_ecrire_dans[0], effacer_tout, d_horloge, d_R_val[31], d_R_val[30], d_R_val[29], d_R_val[28], d_R_val[27], d_R_val[26], d_R_val[25], d_R_val[24], d_R_val[23], d_R_val[22], d_R_val[21], d_R_val[20], d_R_val[19], d_R_val[18], d_R_val[17], d_R_val[16], d_R_val[15], d_R_val[14], d_R_val[13], d_R_val[12], d_R_val[11], d_R_val[10], d_R_val[9], d_R_val[8], d_R_val[7], d_R_val[6], d_R_val[5], d_R_val[4], d_R_val[3], d_R_val[2], d_R_val[1], d_R_val[0], lire_de[2], lire_de[1], lire_de[0], bus_B[31], bus_B[30], bus_B[29], bus_B[28], bus_B[27], bus_B[26], bus_B[25], bus_B[24], bus_B[23], bus_B[22], bus_B[21], bus_B[20], bus_B[19], bus_B[18], bus_B[17], bus_B[16], bus_B[15], bus_B[14], bus_B[13], bus_B[12], bus_B[11], bus_B[10], bus_B[9], bus_B[8], bus_B[7], bus_B[6], bus_B[5], bus_B[4], bus_B[3], bus_B[2], bus_B[1], bus_B[0]);","  tri32bit_3: tri32bit port map(lire_ecrire_mem, MD[31], MD[30], MD[29], MD[28], MD[27], MD[26], MD[25], MD[24], MD[23], MD[22], MD[21], MD[20], MD[19], MD[18], MD[17], MD[16], MD[15], MD[14], MD[13], MD[12], MD[11], MD[10], MD[9], MD[8], MD[7], MD[6], MD[5], MD[4], MD[3], MD[2], MD[1], MD[0], mem_data[31], mem_data[30], mem_data[29], mem_data[28], mem_data[27], mem_data[26], mem_data[25], mem_data[24], mem_data[23], mem_data[22], mem_data[21], mem_data[20], mem_data[19], mem_data[18], mem_data[17], mem_data[16], mem_data[15], mem_data[14], mem_data[13], mem_data[12], mem_data[11], mem_data[10], mem_data[9], mem_data[8], mem_data[7], mem_data[6], mem_data[5], mem_data[4], mem_data[3], mem_data[2], mem_data[1], mem_data[0]);","  tri32bit_4: tri32bit port map(lire_MD, MD[31], MD[30], MD[29], MD[28], MD[27], MD[26], MD[25], MD[24], MD[23], MD[22], MD[21], MD[20], MD[19], MD[18], MD[17], MD[16], MD[15], MD[14], MD[13], MD[12], MD[11], MD[10], MD[9], MD[8], MD[7], MD[6], MD[5], MD[4], MD[3], MD[2], MD[1], MD[0], bus_B[31], bus_B[30], bus_B[29], bus_B[28], bus_B[27], bus_B[26], bus_B[25], bus_B[24], bus_B[23], bus_B[22], bus_B[21], bus_B[20], bus_B[19], bus_B[18], bus_B[17], bus_B[16], bus_B[15], bus_B[14], bus_B[13], bus_B[12], bus_B[11], bus_B[10], bus_B[9], bus_B[8], bus_B[7], bus_B[6], bus_B[5], bus_B[4], bus_B[3], bus_B[2], bus_B[1], bus_B[0]);","  tri32bit_5: tri32bit port map(lire_MA, MA[31], MA[30], MA[29], MA[28], MA[27], MA[26], MA[25], MA[24], MA[23], MA[22], MA[21], MA[20], MA[19], MA[18], MA[17], MA[16], MA[15], MA[14], MA[13], MA[12], MA[11], MA[10], MA[9], MA[8], MA[7], MA[6], MA[5], MA[4], MA[3], MA[2], MA[1], MA[0], bus_B[31], bus_B[30], bus_B[29], bus_B[28], bus_B[27], bus_B[26], bus_B[25], bus_B[24], bus_B[23], bus_B[22], bus_B[21], bus_B[20], bus_B[19], bus_B[18], bus_B[17], bus_B[16], bus_B[15], bus_B[14], bus_B[13], bus_B[12], bus_B[11], bus_B[10], bus_B[9], bus_B[8], bus_B[7], bus_B[6], bus_B[5], bus_B[4], bus_B[3], bus_B[2], bus_B[1], bus_B[0]);","  tri32bit_6: tri32bit port map(lire_PC, PC[31], PC[30], PC[29], PC[28], PC[27], PC[26], PC[25], PC[24], PC[23], PC[22], PC[21], PC[20], PC[19], PC[18], PC[17], PC[16], PC[15], PC[14], PC[13], PC[12], PC[11], PC[10], PC[9], PC[8], PC[7], PC[6], PC[5], PC[4], PC[3], PC[2], PC[1], PC[0], bus_B[31], bus_B[30], bus_B[29], bus_B[28], bus_B[27], bus_B[26], bus_B[25], bus_B[24], bus_B[23], bus_B[22], bus_B[21], bus_B[20], bus_B[19], bus_B[18], bus_B[17], bus_B[16], bus_B[15], bus_B[14], bus_B[13], bus_B[12], bus_B[11], bus_B[10], bus_B[9], bus_B[8], bus_B[7], bus_B[6], bus_B[5], bus_B[4], bus_B[3], bus_B[2], bus_B[1], bus_B[0]);","  tri32bit_7: tri32bit port map(ecrire_const, IR[11], IR[11], IR[11], IR[11], IR[11], IR[11], IR[11], IR[11], IR[11], IR[11], IR[11], IR[11], IR[11], IR[11], IR[11], IR[11], IR[11], IR[11], IR[11], IR[11], IR[11], IR[10], IR[9], IR[8], IR[7], IR[6], IR[5], IR[4], IR[3], IR[2], IR[1], IR[0], bus_B[31], bus_B[30], bus_B[29], bus_B[28], bus_B[27], bus_B[26], bus_B[25], bus_B[24], bus_B[23], bus_B[22], bus_B[21], bus_B[20], bus_B[19], bus_B[18], bus_B[17], bus_B[16], bus_B[15], bus_B[14], bus_B[13], bus_B[12], bus_B[11], bus_B[10], bus_B[9], bus_B[8], bus_B[7], bus_B[6], bus_B[5], bus_B[4], bus_B[3], bus_B[2], bus_B[1], bus_B[0]);",end arch_2bus_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'ALU{sch}',"entity ALU is port(a[31], a[30], a[29], a[28], a[27], a[26], a[25], a[24], a[23], a[22], a[21], a[20], a[19], a[18], a[17], a[16], a[15], a[14], a[13], a[12], a[11], a[10], a[9], a[8], a[7], a[6], a[5], a[4], a[3], a[2], a[1], a[0], b[31], b[30], b[29], b[28], b[27], b[26], b[25], b[24], b[23], b[22], b[21], b[20], b[19], b[18], b[17], b[16], b[15], b[14], b[13], b[12], b[11], b[10], b[9], b[8], b[7], b[6], b[5], b[4], b[3], b[2], b[1], b[0], op[6], op[5], op[4], op[3], op[2], op[1], op[0]: in BIT; o[31], o[30], o[29], o[28], o[27], o[26], o[25], o[24], o[23], o[22], o[21], o[20], o[19], o[18], o[17], o[16], o[15], o[14], o[13], o[12], o[11], o[10], o[9], o[8], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0]: out BIT);",  end ALU;,"",architecture ALU_BODY of ALU is,"  component add32 port(a[31], a[30], a[29], a[28], a[27], a[26], a[25], a[24], a[23], a[22], a[21], a[20], a[19], a[18], a[17], a[16], a[15], a[14], a[13], a[12], a[11], a[10], a[9], a[8], a[7], a[6], a[5], a[4], a[3], a[2], a[1], a[0], b[31], b[30], b[29], b[28], b[27], b[26], b[25], b[24], b[23], b[22], b[21], b[20], b[19], b[18], b[17], b[16], b[15], b[14], b[13], b[12], b[11], b[10], b[9], b[8], b[7], b[6], b[5], b[4], b[3], b[2], b[1], b[0], c_in: in BIT; c_out, sum[31], sum[30], sum[29], sum[28], sum[27], sum[26], sum[25], sum[24], sum[23], sum[22], sum[21], sum[20], sum[19], sum[18], sum[17], sum[16], sum[15], sum[14], sum[13], sum[12], sum[11], sum[10], sum[9], sum[8], sum[7], sum[6], sum[5], sum[4], sum[3], sum[2], sum[1], sum[0]: out BIT);",    end component;,"  component and32 port(a[31], a[30], a[29], a[28], a[27], a[26], a[25], a[24], a[23], a[22], a[21], a[20], a[19], a[18], a[17], a[16], a[15], a[14], a[13], a[12], a[11], a[10], a[9], a[8], a[7], a[6], a[5], a[4], a[3], a[2], a[1], a[0], b[31], b[30], b[29], b[28], b[27], b[26], b[25], b[24], b[23], b[22], b[21], b[20], b[19], b[18], b[17], b[16], b[15], b[14], b[13], b[12], b[11], b[10], b[9], b[8], b[7], b[6], b[5], b[4], b[3], b[2], b[1], b[0]: in BIT; o[31], o[30], o[29], o[28], o[27], o[26], o[25], o[24], o[23], o[22], o[21], o[20], o[19], o[18], o[17], o[16], o[15], o[14], o[13], o[12], o[11], o[10], o[9], o[8], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0]: out BIT);",    end component;,  component buffer port(a: in BIT; y: out BIT);,    end component;,"  component mux32bit port(i0[31], i0[30], i0[29], i0[28], i0[27], i0[26], i0[25], i0[24], i0[23], i0[22], i0[21], i0[20], i0[19], i0[18], i0[17], i0[16], i0[15], i0[14], i0[13], i0[12], i0[11], i0[10], i0[9], i0[8], i0[7], i0[6], i0[5], i0[4], i0[3], i0[2], i0[1], i0[0], i1[31], i1[30], i1[29], i1[28], i1[27], i1[26], i1[25], i1[24], i1[23], i1[22], i1[21], i1[20], i1[19], i1[18], i1[17], i1[16], i1[15], i1[14], i1[13], i1[12], i1[11], i1[10], i1[9], i1[8], i1[7], i1[6], i1[5], i1[4], i1[3], i1[2], i1[1], i1[0], s: in BIT; o[31], o[30], o[29], o[28], o[27], o[26], o[25], o[24], o[23], o[22], o[21], o[20], o[19], o[18], o[17], o[16], o[15], o[14], o[13], o[12], o[11], o[10], o[9], o[8], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0]: out BIT);",    end component;,"  component op_logique32 port(a[31], a[30], a[29], a[28], a[27], a[26], a[25], a[24], a[23], a[22], a[21], a[20], a[19], a[18], a[17], a[16], a[15], a[14], a[13], a[12], a[11], a[10], a[9], a[8], a[7], a[6], a[5], a[4], a[3], a[2], a[1], a[0], b[31], b[30], b[29], b[28], b[27], b[26], b[25], b[24], b[23], b[22], b[21], b[20], b[19], b[18], b[17], b[16], b[15], b[14], b[13], b[12], b[11], b[10], b[9], b[8], b[7], b[6], b[5], b[4], b[3], b[2], b[1], b[0], table_verite[3], table_verite[2], table_verite[1], table_verite[0]: in BIT; o[31], o[30], o[29], o[28], o[27], o[26], o[25], o[24], o[23], o[22], o[21], o[20], o[19], o[18], o[17], o[16], o[15], o[14], o[13], o[12], o[11], o[10], o[9], o[8], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0]: out BIT);",    end component;,"  component shift32 port(droite, i[31], i[30], i[29], i[28], i[27], i[26], i[25], i[24], i[23], i[22], i[21], i[20], i[19], i[18], i[17], i[16], i[15], i[14], i[13], i[12], i[11], i[10], i[9], i[8], i[7], i[6], i[5], i[4], i[3], i[2], i[1], i[0], shift[4], shift[3], shift[2], shift[1], shift[0]: in BIT; o[31], o[30], o[29], o[28], o[27], o[26], o[25], o[24], o[23], o[22], o[21], o[20], o[19], o[18], o[17], o[16], o[15], o[14], o[13], o[12], o[11], o[10], o[9], o[8], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0]: out BIT);",    end component;,"","  signal logique[31], add[6], add[12], shift[25], net_54[1], shift[9], add[8], ","    shift[27], shift[26], add[7], add[13], net_54[2], add[10], shift[23], ","    add[30], add[4], net_54[31], shift[10], add[5], add[11], shift[24], add[31], ","    net_55[0], net_54[0], add[17], logique[22], shift[11], shift[31], logique[6], ","    shift[21], logique[23], add[18], net_54[20], net_54[10], shift[12], ","    net_54[30], logique[7], shift[22], net_54[21], add[9], add[15], shift[13], ","    logique[10], logique[8], add[14], add[16], logique[21], net_54[22], ","    logique[30], shift[14], logique[11], logique[9], shift[20], logique[20], ","    shift[1], logique[12], logique[1], logique[26], net_54[12], shift[0], ","    logique[0], logique[13], logique[27], net_54[11], add[29], c_out, shift[3], ","    net_54[8], net_54[15], net_54[29], logique[14], add[28], net_54[14], ","    logique[24], net_54[7], add[19], shift[2], net_54[9], shift[30], logique[15], ","    net_54[28], add[27], net_54[13], logique[25], add[1], add[21], add[25], ","    net_54[17], shift[5], logique[5], shift[19], net_54[5], add[26], logique[16], ","    net_54[27], shift[29], net_54[25], add[0], net_54[16], add[20], add[24], ","    shift[4], shift[18], net_54[6], net_54[26], shift[28], logique[4], ","    logique[17], add[3], net_54[24], net_54[19], add[23], shift[17], shift[8], ","    logique[28], logique[18], net_54[3], logique[3], add[2], net_54[23], ","    shift[15], shift[6], add[22], net_54[18], net_54[4], logique[19], shift[16], ","    shift[7], logique[29], logique[2]: BIT;","",begin,"  buf_0: buffer port map(op[6], net_55[0]);","  add32_0: add32 port map(net_54[0], net_54[1], net_54[2], net_54[3], net_54[4], net_54[5], net_54[6], net_54[7], net_54[8], net_54[9], net_54[10], net_54[11], net_54[12], net_54[13], net_54[14], net_54[15], net_54[16], net_54[17], net_54[18], net_54[19], net_54[20], net_54[21], net_54[22], net_54[23], net_54[24], net_54[25], net_54[26], net_54[27], net_54[28], net_54[29], net_54[30], net_54[31], logique[31], logique[30], logique[29], logique[28], logique[27], logique[26], logique[25], logique[24], logique[23], logique[22], logique[21], logique[20], logique[19], logique[18], logique[17], logique[16], logique[15], logique[14], logique[13], logique[12], logique[11], logique[10], logique[9], logique[8], logique[7], logique[6], logique[5], logique[4], logique[3], logique[2], logique[1], logique[0], op[5], c_out, add[31], add[30], add[29], add[28], add[27], add[26], add[25], add[24], add[23], add[22], add[21], add[20], add[19], add[18], add[17], add[16], add[15], add[14], add[13], add[12], add[11], add[10], add[9], add[8], add[7], add[6], add[5], add[4], add[3], add[2], add[1], add[0]);","  and32_0: and32 port map(net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], net_55[0], a[31], a[30], a[29], a[28], a[27], a[26], a[25], a[24], a[23], a[22], a[21], a[20], a[19], a[18], a[17], a[16], a[15], a[14], a[13], a[12], a[11], a[10], a[9], a[8], a[7], a[6], a[5], a[4], a[3], a[2], a[1], a[0], net_54[0], net_54[1], net_54[2], net_54[3], net_54[4], net_54[5], net_54[6], net_54[7], net_54[8], net_54[9], net_54[10], net_54[11], net_54[12], net_54[13], net_54[14], net_54[15], net_54[16], net_54[17], net_54[18], net_54[19], net_54[20], net_54[21], net_54[22], net_54[23], net_54[24], net_54[25], net_54[26], net_54[27], net_54[28], net_54[29], net_54[30], net_54[31]);","  mux32bit_0: mux32bit port map(add[31], add[30], add[29], add[28], add[27], add[26], add[25], add[24], add[23], add[22], add[21], add[20], add[19], add[18], add[17], add[16], add[15], add[14], add[13], add[12], add[11], add[10], add[9], add[8], add[7], add[6], add[5], add[4], add[3], add[2], add[1], add[0], shift[31], shift[30], shift[29], shift[28], shift[27], shift[26], shift[25], shift[24], shift[23], shift[22], shift[21], shift[20], shift[19], shift[18], shift[17], shift[16], shift[15], shift[14], shift[13], shift[12], shift[11], shift[10], shift[9], shift[8], shift[7], shift[6], shift[5], shift[4], shift[3], shift[2], shift[1], shift[0], op[4], o[31], o[30], o[29], o[28], o[27], o[26], o[25], o[24], o[23], o[22], o[21], o[20], o[19], o[18], o[17], o[16], o[15], o[14], o[13], o[12], o[11], o[10], o[9], o[8], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0]);","  op_logiq_0: op_logique32 port map(a[31], a[30], a[29], a[28], a[27], a[26], a[25], a[24], a[23], a[22], a[21], a[20], a[19], a[18], a[17], a[16], a[15], a[14], a[13], a[12], a[11], a[10], a[9], a[8], a[7], a[6], a[5], a[4], a[3], a[2], a[1], a[0], b[31], b[30], b[29], b[28], b[27], b[26], b[25], b[24], b[23], b[22], b[21], b[20], b[19], b[18], b[17], b[16], b[15], b[14], b[13], b[12], b[11], b[10], b[9], b[8], b[7], b[6], b[5], b[4], b[3], b[2], b[1], b[0], op[3], op[2], op[1], op[0], logique[31], logique[30], logique[29], logique[28], logique[27], logique[26], logique[25], logique[24], logique[23], logique[22], logique[21], logique[20], logique[19], logique[18], logique[17], logique[16], logique[15], logique[14], logique[13], logique[12], logique[11], logique[10], logique[9], logique[8], logique[7], logique[6], logique[5], logique[4], logique[3], logique[2], logique[1], logique[0]);","  shift32_0: shift32 port map(op[0], a[31], a[30], a[29], a[28], a[27], a[26], a[25], a[24], a[23], a[22], a[21], a[20], a[19], a[18], a[17], a[16], a[15], a[14], a[13], a[12], a[11], a[10], a[9], a[8], a[7], a[6], a[5], a[4], a[3], a[2], a[1], a[0], b[4], b[3], b[2], b[1], b[0], shift[31], shift[30], shift[29], shift[28], shift[27], shift[26], shift[25], shift[24], shift[23], shift[22], shift[21], shift[20], shift[19], shift[18], shift[17], shift[16], shift[15], shift[14], shift[13], shift[12], shift[11], shift[10], shift[9], shift[8], shift[7], shift[6], shift[5], shift[4], shift[3], shift[2], shift[1], shift[0]);",end ALU_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'add32{sch}',"entity add32 is port(a[31], a[30], a[29], a[28], a[27], a[26], a[25], a[24], a[23], a[22], a[21], a[20], a[19], a[18], a[17], a[16], a[15], a[14], a[13], a[12], a[11], a[10], a[9], a[8], a[7], a[6], a[5], a[4], a[3], a[2], a[1], a[0], b[31], b[30], b[29], b[28], b[27], b[26], b[25], b[24], b[23], b[22], b[21], b[20], b[19], b[18], b[17], b[16], b[15], b[14], b[13], b[12], b[11], b[10], b[9], b[8], b[7], b[6], b[5], b[4], b[3], b[2], b[1], b[0], c_in: in BIT; c_out, sum[31], sum[30], sum[29], sum[28], sum[27], sum[26], sum[25], sum[24], sum[23], sum[22], sum[21], sum[20], sum[19], sum[18], sum[17], sum[16], sum[15], sum[14], sum[13], sum[12], sum[11], sum[10], sum[9], sum[8], sum[7], sum[6], sum[5], sum[4], sum[3], sum[2], sum[1], sum[0]: out BIT);",  end add32;,"",architecture add32_BODY of add32 is,"  component add4 port(a[3], a[2], a[1], a[0], b[3], b[2], b[1], b[0], c_in: in BIT; c_out, p, sum[3], sum[2], sum[1], sum[0]: out BIT);",    end component;,"  component and3 port(a1, a2, a3: in BIT; y: out BIT);",    end component;,"  component lookahead_2_4 port(c0, g1, g3, p0, p1, p2, p3: in BIT; c2, c4, pg: out BIT);",    end component;,"  component or2 port(a1, a2: in BIT; y: out BIT);",    end component;,"","  signal net_120, net_123, net_134, net_135, net_144, net_142, net_44, net_41, ","    c28, net_64, c20, c24, net_61, c16, net_55, c12, net_58, net_109, net_106, ","    c4, c8, net_117, net_114: BIT;","",begin,"  and_0: and3 port map(net_135, net_134, c_in, net_142);","  or_0: or2 port map(net_142, net_144, c_out);","  add4_0: add4 port map(a[3], a[2], a[1], a[0], b[3], b[2], b[1], b[0], c_in, c4, net_41, sum[3], sum[2], sum[1], sum[0]);","  add4_1: add4 port map(a[7], a[6], a[5], a[4], b[7], b[6], b[5], b[4], c4, net_55, net_44, sum[7], sum[6], sum[5], sum[4]);","  add4_3: add4 port map(a[11], a[10], a[9], a[8], b[11], b[10], b[9], b[8], c8, c12, net_58, sum[11], sum[10], sum[9], sum[8]);","  add4_4: add4 port map(a[15], a[14], a[13], a[12], b[15], b[14], b[13], b[12], c12, net_64, net_61, sum[15], sum[14], sum[13], sum[12]);","  add4_5: add4 port map(a[19], a[18], a[17], a[16], b[19], b[18], b[17], b[16], c16, c20, net_106, sum[19], sum[18], sum[17], sum[16]);","  add4_6: add4 port map(a[23], a[22], a[21], a[20], b[23], b[22], b[21], b[20], c20, net_114, net_109, sum[23], sum[22], sum[21], sum[20]);","  add4_7: add4 port map(a[27], a[26], a[25], a[24], b[27], b[26], b[25], b[24], c24, c28, net_117, sum[27], sum[26], sum[25], sum[24]);","  add4_8: add4 port map(a[31], a[30], a[29], a[28], b[31], b[30], b[29], b[28], c28, net_123, net_120, sum[31], sum[30], sum[29], sum[28]);","  lookahea_0: lookahead_2_4 port map(c_in, net_55, net_64, net_41, net_44, net_58, net_61, c8, c16, net_134);","  lookahea_1: lookahead_2_4 port map(c16, net_114, net_123, net_106, net_109, net_117, net_120, c24, net_144, net_135);",end add32_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'add4{sch}',"entity add4 is port(a[3], a[2], a[1], a[0], b[3], b[2], b[1], b[0], c_in: in BIT; c_out, p, sum[3], sum[2], sum[1], sum[0]: out BIT);",  end add4;,"",architecture add4_BODY of add4 is,"  component fulladd port(a, b, c_in: in BIT; c_out, p, sum: out BIT);",    end component;,"  component lookahead_2_4 port(c0, g1, g3, p0, p1, p2, p3: in BIT; c2, c4, pg: out BIT);",    end component;,"","  signal net_100, net_250, p3, p2, p1, c3, c1, c2, net_255: BIT;","",begin,"  fulladd_0: fulladd port map(a[0], b[0], c_in, c1, p1, sum[0]);","  fulladd_1: fulladd port map(a[1], b[1], c1, net_250, net_100, sum[1]);","  fulladd_2: fulladd port map(a[2], b[2], c2, c3, p2, sum[2]);","  fulladd_3: fulladd port map(a[3], b[3], c3, net_255, p3, sum[3]);","  lookahea_1: lookahead_2_4 port map(c_in, net_250, net_255, p1, net_100, p2, p3, c2, c_out, p);",end add4_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'fulladd{sch}',"entity fulladd is port(a, b, c_in: in BIT; c_out, p, sum: out BIT);",  end fulladd;,"",architecture fulladd_BODY of fulladd is,"  component xor2 port(a1, a2: in BIT; y: out BIT);",    end component;,"  component nand2 port(a1, a2: in BIT; y: out BIT);",    end component;,"  component nand3 port(a1, a2, a3: in BIT; y: out BIT);",    end component;,"","  signal net_20, net_23, net_24: BIT;","",begin,"  and_0: nand2 port map(a, b, net_20);","  and_1: nand2 port map(a, c_in, net_23);","  and_2: nand2 port map(b, c_in, net_24);","  and_3: nand3 port map(net_20, net_23, net_24, c_out);","  xor_0: xor2 port map(a, b, p);","  xor_1: xor2 port map(c_in, p, sum);",end fulladd_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'lookahead_2_4{sch}',"entity lookahead_2_4 is port(c0, g1, g3, p0, p1, p2, p3: in BIT; c2, c4, pg: out BIT);",  end lookahead_2_4;,"",architecture lookahead_2_4_BODY of lookahead_2_4 is,"  component and5 port(a1, a2, a3, a4, a5: in BIT; y: out BIT);",    end component;,"  component and3 port(a1, a2, a3: in BIT; y: out BIT);",    end component;,"  component and4 port(a1, a2, a3, a4: in BIT; y: out BIT);",    end component;,"  component or3 port(a1, a2, a3: in BIT; y: out BIT);",    end component;,"  component or2 port(a1, a2: in BIT; y: out BIT);",    end component;,"","  signal net_52, net_6, net_13: BIT;","",begin,"  and_0: and5 port map(p1, p0, p3, p2, c0, net_6);","  and_1: and3 port map(g1, p3, p2, net_13);","  and_2: and4 port map(p2, p1, p3, p0, pg);","  and_3: and3 port map(p1, p0, c0, net_52);","  or_0: or3 port map(net_6, net_13, g3, c4);","  or_1: or2 port map(net_52, g1, c2);",end lookahead_2_4_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'and32{sch}',"entity and32 is port(a[31], a[30], a[29], a[28], a[27], a[26], a[25], a[24], a[23], a[22], a[21], a[20], a[19], a[18], a[17], a[16], a[15], a[14], a[13], a[12], a[11], a[10], a[9], a[8], a[7], a[6], a[5], a[4], a[3], a[2], a[1], a[0], b[31], b[30], b[29], b[28], b[27], b[26], b[25], b[24], b[23], b[22], b[21], b[20], b[19], b[18], b[17], b[16], b[15], b[14], b[13], b[12], b[11], b[10], b[9], b[8], b[7], b[6], b[5], b[4], b[3], b[2], b[1], b[0]: in BIT; o[31], o[30], o[29], o[28], o[27], o[26], o[25], o[24], o[23], o[22], o[21], o[20], o[19], o[18], o[17], o[16], o[15], o[14], o[13], o[12], o[11], o[10], o[9], o[8], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0]: out BIT);",  end and32;,"",architecture and32_BODY of and32 is,"  component and2 port(a1, a2: in BIT; y: out BIT);",    end component;,"","",begin,"  and_0: and2 port map(a[0], b[0], o[0]);","  and_1: and2 port map(a[1], b[1], o[1]);","  and_2: and2 port map(a[2], b[2], o[2]);","  and_3: and2 port map(a[3], b[3], o[3]);","  and_4: and2 port map(a[4], b[4], o[4]);","  and_5: and2 port map(a[5], b[5], o[5]);","  and_6: and2 port map(a[6], b[6], o[6]);","  and_7: and2 port map(a[7], b[7], o[7]);","  and_8: and2 port map(a[8], b[8], o[8]);","  and_9: and2 port map(a[9], b[9], o[9]);","  and_10: and2 port map(a[10], b[10], o[10]);","  and_11: and2 port map(a[11], b[11], o[11]);","  and_12: and2 port map(a[12], b[12], o[12]);","  and_13: and2 port map(a[13], b[13], o[13]);","  and_14: and2 port map(a[14], b[14], o[14]);","  and_15: and2 port map(a[15], b[15], o[15]);","  and_16: and2 port map(a[16], b[16], o[16]);","  and_17: and2 port map(a[17], b[17], o[17]);","  and_18: and2 port map(a[18], b[18], o[18]);","  and_19: and2 port map(a[19], b[19], o[19]);","  and_20: and2 port map(a[20], b[20], o[20]);","  and_21: and2 port map(a[21], b[21], o[21]);","  and_22: and2 port map(a[22], b[22], o[22]);","  and_23: and2 port map(a[23], b[23], o[23]);","  and_24: and2 port map(a[24], b[24], o[24]);","  and_25: and2 port map(a[25], b[25], o[25]);","  and_26: and2 port map(a[26], b[26], o[26]);","  and_27: and2 port map(a[27], b[27], o[27]);","  and_28: and2 port map(a[28], b[28], o[28]);","  and_29: and2 port map(a[29], b[29], o[29]);","  and_30: and2 port map(a[30], b[30], o[30]);","  and_31: and2 port map(a[31], b[31], o[31]);",end and32_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'mux32bit{sch}',"entity mux32bit is port(i0[31], i0[30], i0[29], i0[28], i0[27], i0[26], i0[25], i0[24], i0[23], i0[22], i0[21], i0[20], i0[19], i0[18], i0[17], i0[16], i0[15], i0[14], i0[13], i0[12], i0[11], i0[10], i0[9], i0[8], i0[7], i0[6], i0[5], i0[4], i0[3], i0[2], i0[1], i0[0], i1[31], i1[30], i1[29], i1[28], i1[27], i1[26], i1[25], i1[24], i1[23], i1[22], i1[21], i1[20], i1[19], i1[18], i1[17], i1[16], i1[15], i1[14], i1[13], i1[12], i1[11], i1[10], i1[9], i1[8], i1[7], i1[6], i1[5], i1[4], i1[3], i1[2], i1[1], i1[0], s: in BIT; o[31], o[30], o[29], o[28], o[27], o[26], o[25], o[24], o[23], o[22], o[21], o[20], o[19], o[18], o[17], o[16], o[15], o[14], o[13], o[12], o[11], o[10], o[9], o[8], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0]: out BIT);",  end mux32bit;,"",architecture mux32bit_BODY of mux32bit is,  component buffer port(a: in BIT; y: out BIT);,    end component;,"  component mux2_1 port(i0, i1, s: in BIT; o: out BIT);",    end component;,"",  signal net_22: BIT;,"",begin,"  buf_0: buffer port map(s, net_22);","  mux2_1_0: mux2_1 port map(i0[0], i1[0], net_22, o[0]);","  mux2_1_1: mux2_1 port map(i0[1], i1[1], net_22, o[1]);","  mux2_1_2: mux2_1 port map(i0[2], i1[2], net_22, o[2]);","  mux2_1_3: mux2_1 port map(i0[3], i1[3], net_22, o[3]);","  mux2_1_4: mux2_1 port map(i0[4], i1[4], net_22, o[4]);","  mux2_1_5: mux2_1 port map(i0[5], i1[5], net_22, o[5]);","  mux2_1_6: mux2_1 port map(i0[6], i1[6], net_22, o[6]);","  mux2_1_7: mux2_1 port map(i0[7], i1[7], net_22, o[7]);","  mux2_1_8: mux2_1 port map(i0[8], i1[8], net_22, o[8]);","  mux2_1_9: mux2_1 port map(i0[9], i1[9], net_22, o[9]);","  mux2_1_10: mux2_1 port map(i0[10], i1[10], net_22, o[10]);","  mux2_1_11: mux2_1 port map(i0[11], i1[11], net_22, o[11]);","  mux2_1_12: mux2_1 port map(i0[12], i1[12], net_22, o[12]);","  mux2_1_13: mux2_1 port map(i0[13], i1[13], net_22, o[13]);","  mux2_1_14: mux2_1 port map(i0[14], i1[14], net_22, o[14]);","  mux2_1_15: mux2_1 port map(i0[15], i1[15], net_22, o[15]);","  mux2_1_16: mux2_1 port map(i0[16], i1[16], net_22, o[16]);","  mux2_1_17: mux2_1 port map(i0[17], i1[17], net_22, o[17]);","  mux2_1_18: mux2_1 port map(i0[18], i1[18], net_22, o[18]);","  mux2_1_19: mux2_1 port map(i0[19], i1[19], net_22, o[19]);","  mux2_1_20: mux2_1 port map(i0[20], i1[20], net_22, o[20]);","  mux2_1_21: mux2_1 port map(i0[21], i1[21], net_22, o[21]);","  mux2_1_22: mux2_1 port map(i0[22], i1[22], net_22, o[22]);","  mux2_1_23: mux2_1 port map(i0[23], i1[23], net_22, o[23]);","  mux2_1_24: mux2_1 port map(i0[24], i1[24], net_22, o[24]);","  mux2_1_25: mux2_1 port map(i0[25], i1[25], net_22, o[25]);","  mux2_1_26: mux2_1 port map(i0[26], i1[26], net_22, o[26]);","  mux2_1_27: mux2_1 port map(i0[27], i1[27], net_22, o[27]);","  mux2_1_28: mux2_1 port map(i0[28], i1[28], net_22, o[28]);","  mux2_1_29: mux2_1 port map(i0[29], i1[29], net_22, o[29]);","  mux2_1_30: mux2_1 port map(i0[30], i1[30], net_22, o[30]);","  mux2_1_31: mux2_1 port map(i0[31], i1[31], net_22, o[31]);",end mux32bit_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'mux2_1{sch}',"entity mux2_1 is port(i0, i1, s: in BIT; o: out BIT);",  end mux2_1;,"",architecture mux2_1_BODY of mux2_1 is,  component inverter port(a: in BIT; y: out BIT);,    end component;,"  component nand2 port(a1, a2: in BIT; y: out BIT);",    end component;,"","  signal net_21, net_24, PINV4: BIT;","",begin,"  and_0: nand2 port map(i0, PINV4, net_21);","  and_1: nand2 port map(i1, s, net_24);","  and_2: nand2 port map(net_21, net_24, o);","  PSEUDO_INVERT4: inverter port map(s, PINV4);",end mux2_1_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'op_logique32{sch}',"entity op_logique32 is port(a[31], a[30], a[29], a[28], a[27], a[26], a[25], a[24], a[23], a[22], a[21], a[20], a[19], a[18], a[17], a[16], a[15], a[14], a[13], a[12], a[11], a[10], a[9], a[8], a[7], a[6], a[5], a[4], a[3], a[2], a[1], a[0], b[31], b[30], b[29], b[28], b[27], b[26], b[25], b[24], b[23], b[22], b[21], b[20], b[19], b[18], b[17], b[16], b[15], b[14], b[13], b[12], b[11], b[10], b[9], b[8], b[7], b[6], b[5], b[4], b[3], b[2], b[1], b[0], table_verite[3], table_verite[2], table_verite[1], table_verite[0]: in BIT; o[31], o[30], o[29], o[28], o[27], o[26], o[25], o[24], o[23], o[22], o[21], o[20], o[19], o[18], o[17], o[16], o[15], o[14], o[13], o[12], o[11], o[10], o[9], o[8], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0]: out BIT);",  end op_logique32;,"",architecture op_logique32_BODY of op_logique32 is,  component buffer port(a: in BIT; y: out BIT);,    end component;,"  component mux4_1 port(i0, i1, i2, i3, s[1], s[0]: in BIT; o: out BIT);",    end component;,"","  signal net_20, net_23, net_14, net_17: BIT;","",begin,"  buf_0: buffer port map(table_verite[3], net_23);","  buf_1: buffer port map(table_verite[2], net_20);","  buf_2: buffer port map(table_verite[1], net_17);","  buf_3: buffer port map(table_verite[0], net_14);","  mux4_1_0: mux4_1 port map(net_14, net_17, net_20, net_23, a[0], b[0], o[0]);","  mux4_1_1: mux4_1 port map(net_14, net_17, net_20, net_23, a[1], b[1], o[1]);","  mux4_1_2: mux4_1 port map(net_14, net_17, net_20, net_23, a[2], b[2], o[2]);","  mux4_1_3: mux4_1 port map(net_14, net_17, net_20, net_23, a[3], b[3], o[3]);","  mux4_1_4: mux4_1 port map(net_14, net_17, net_20, net_23, a[4], b[4], o[4]);","  mux4_1_5: mux4_1 port map(net_14, net_17, net_20, net_23, a[5], b[5], o[5]);","  mux4_1_6: mux4_1 port map(net_14, net_17, net_20, net_23, a[6], b[6], o[6]);","  mux4_1_7: mux4_1 port map(net_14, net_17, net_20, net_23, a[7], b[7], o[7]);","  mux4_1_8: mux4_1 port map(net_14, net_17, net_20, net_23, a[8], b[8], o[8]);","  mux4_1_9: mux4_1 port map(net_14, net_17, net_20, net_23, a[9], b[9], o[9]);","  mux4_1_10: mux4_1 port map(net_14, net_17, net_20, net_23, a[10], b[10], o[10]);","  mux4_1_11: mux4_1 port map(net_14, net_17, net_20, net_23, a[11], b[11], o[11]);","  mux4_1_12: mux4_1 port map(net_14, net_17, net_20, net_23, a[12], b[12], o[12]);","  mux4_1_13: mux4_1 port map(net_14, net_17, net_20, net_23, a[13], b[13], o[13]);","  mux4_1_14: mux4_1 port map(net_14, net_17, net_20, net_23, a[14], b[14], o[14]);","  mux4_1_15: mux4_1 port map(net_14, net_17, net_20, net_23, a[15], b[15], o[15]);","  mux4_1_16: mux4_1 port map(net_14, net_17, net_20, net_23, a[16], b[16], o[16]);","  mux4_1_17: mux4_1 port map(net_14, net_17, net_20, net_23, a[17], b[17], o[17]);","  mux4_1_18: mux4_1 port map(net_14, net_17, net_20, net_23, a[18], b[18], o[18]);","  mux4_1_19: mux4_1 port map(net_14, net_17, net_20, net_23, a[19], b[19], o[19]);","  mux4_1_20: mux4_1 port map(net_14, net_17, net_20, net_23, a[20], b[20], o[20]);","  mux4_1_21: mux4_1 port map(net_14, net_17, net_20, net_23, a[21], b[21], o[21]);","  mux4_1_22: mux4_1 port map(net_14, net_17, net_20, net_23, a[22], b[22], o[22]);","  mux4_1_23: mux4_1 port map(net_14, net_17, net_20, net_23, a[23], b[23], o[23]);","  mux4_1_24: mux4_1 port map(net_14, net_17, net_20, net_23, a[24], b[24], o[24]);","  mux4_1_25: mux4_1 port map(net_14, net_17, net_20, net_23, a[25], b[25], o[25]);","  mux4_1_26: mux4_1 port map(net_14, net_17, net_20, net_23, a[26], b[26], o[26]);","  mux4_1_27: mux4_1 port map(net_14, net_17, net_20, net_23, a[27], b[27], o[27]);","  mux4_1_28: mux4_1 port map(net_14, net_17, net_20, net_23, a[28], b[28], o[28]);","  mux4_1_29: mux4_1 port map(net_14, net_17, net_20, net_23, a[29], b[29], o[29]);","  mux4_1_30: mux4_1 port map(net_14, net_17, net_20, net_23, a[30], b[30], o[30]);","  mux4_1_31: mux4_1 port map(net_14, net_17, net_20, net_23, a[31], b[31], o[31]);",end op_logique32_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'mux4_1{sch}',"entity mux4_1 is port(i0, i1, i2, i3, s[1], s[0]: in BIT; o: out BIT);",  end mux4_1;,"",architecture mux4_1_BODY of mux4_1 is,  component inverter port(a: in BIT; y: out BIT);,    end component;,"  component nand3 port(a1, a2, a3: in BIT; y: out BIT);",    end component;,"  component nand4 port(a1, a2, a3, a4: in BIT; y: out BIT);",    end component;,"","  signal net_21, net_46, net_24, PINV8, PINV7, net_56, PINV5, PINV4: BIT;","",begin,"  and_0: nand3 port map(i1, PINV4, s[0], net_21);","  and_1: nand3 port map(i2, s[1], PINV5, net_24);","  and_2: nand4 port map(net_21, net_24, net_46, net_56, o);","  and_3: nand3 port map(s[1], s[0], i3, net_46);","  and_4: nand3 port map(i0, PINV7, PINV8, net_56);","  PSEUDO_INVERT5: inverter port map(s[0], PINV5);","  PSEUDO_INVERT4: inverter port map(s[1], PINV4);","  PSEUDO_INVERT7: inverter port map(s[1], PINV7);","  PSEUDO_INVERT8: inverter port map(s[0], PINV8);",end mux4_1_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'shift32{sch}',"entity shift32 is port(droite, i[31], i[30], i[29], i[28], i[27], i[26], i[25], i[24], i[23], i[22], i[21], i[20], i[19], i[18], i[17], i[16], i[15], i[14], i[13], i[12], i[11], i[10], i[9], i[8], i[7], i[6], i[5], i[4], i[3], i[2], i[1], i[0], shift[4], shift[3], shift[2], shift[1], shift[0]: in BIT; o[31], o[30], o[29], o[28], o[27], o[26], o[25], o[24], o[23], o[22], o[21], o[20], o[19], o[18], o[17], o[16], o[15], o[14], o[13], o[12], o[11], o[10], o[9], o[8], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0]: out BIT);",  end shift32;,"",architecture shift32_BODY of shift32 is,  component ground port(gnd: out BIT);,    end component;,"  component mux3_32bit port(i0_1[31], i0_1[30], i0_1[29], i0_1[28], i0_1[27], i0_1[26], i0_1[25], i0_1[24], i0_1[23], i0_1[22], i0_1[21], i0_1[20], i0_1[19], i0_1[18], i0_1[17], i0_1[16], i0_1[15], i0_1[14], i0_1[13], i0_1[12], i0_1[11], i0_1[10], i0_1[9], i0_1[8], i0_1[7], i0_1[6], i0_1[5], i0_1[4], i0_1[3], i0_1[2], i0_1[1], i0_1[0], i2[31], i2[30], i2[29], i2[28], i2[27], i2[26], i2[25], i2[24], i2[23], i2[22], i2[21], i2[20], i2[19], i2[18], i2[17], i2[16], i2[15], i2[14], i2[13], i2[12], i2[11], i2[10], i2[9], i2[8], i2[7], i2[6], i2[5], i2[4], i2[3], i2[2], i2[1], i2[0], i3[31], i3[30], i3[29], i3[28], i3[27], i3[26], i3[25], i3[24], i3[23], i3[22], i3[21], i3[20], i3[19], i3[18], i3[17], i3[16], i3[15], i3[14], i3[13], i3[12], i3[11], i3[10], i3[9], i3[8], i3[7], i3[6], i3[5], i3[4], i3[3], i3[2], i3[1], i3[0], s[1], s[0]: in BIT; o[31], o[30], o[29], o[28], o[27], o[26], o[25], o[24], o[23], o[22], o[21], o[20], o[19], o[18], o[17], o[16], o[15], o[14], o[13], o[12], o[11], o[10], o[9], o[8], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0]: out BIT);",    end component;,"","  signal shift1[5], shift2[30], shift2[10], shift1[27], shift2[1], shift4[3], ","    shift1[13], shift1[12], shift1[6], shift2[31], shift1[26], shift2[11], ","    shift2[0], shift4[2], shift4[10], shift8[30], shift1[7], shift4[30], ","    shift1[25], shift8[8], shift8[10], shift4[1], shift1[15], gnd, shift4[11], ","    shift1[8], shift8[31], shift4[31], shift8[11], shift1[24], shift8[9], ","    shift4[0], shift1[14], shift1[9], shift1[23], shift2[20], shift8[22], ","    shift4[22], shift8[23], shift1[22], shift2[21], shift4[23], shift1[21], ","    shift2[22], shift8[20], shift1[11], shift4[20], shift1[20], shift2[23], ","    shift8[21], shift1[10], shift4[21], shift2[27], shift2[8], shift4[16], ","    shift8[16], shift4[26], shift2[13], shift8[26], shift8[2], shift1[30], ","    shift2[26], shift4[17], shift8[3], shift8[17], shift2[12], shift4[27], ","    shift2[9], shift1[31], shift8[27], shift2[6], shift4[18], shift2[25], ","    shift2[15], shift4[24], shift8[18], shift1[0], shift4[9], shift8[0], ","    shift8[24], shift4[19], shift2[7], shift4[25], shift2[14], shift8[19], ","    shift4[8], shift2[24], shift8[1], shift8[25], shift1[17], shift8[12], ","    shift2[17], shift2[4], shift8[6], shift4[12], shift1[2], shift4[7], ","    shift4[6], shift2[16], shift8[13], shift1[16], shift8[7], shift2[5], ","    shift4[13], shift1[1], shift8[14], shift2[19], shift1[19], shift4[5], ","    shift2[29], shift8[4], shift1[29], shift2[2], shift8[28], shift1[4], ","    shift4[14], shift4[28], shift8[15], shift1[18], shift2[18], shift4[4], ","    shift8[5], shift1[28], shift2[28], shift2[3], shift8[29], shift4[15], ","    shift1[3], shift4[29]: BIT;","",begin,  gnd_0: ground port map(gnd);,"  mux3_32b_0: mux3_32bit port map(i[31], i[30], i[29], i[28], i[27], i[26], i[25], i[24], i[23], i[22], i[21], i[20], i[19], i[18], i[17], i[16], i[15], i[14], i[13], i[12], i[11], i[10], i[9], i[8], i[7], i[6], i[5], i[4], i[3], i[2], i[1], i[0], i[30], i[29], i[28], i[27], i[26], i[25], i[24], i[23], i[22], i[21], i[20], i[19], i[18], i[17], i[16], i[15], i[14], i[13], i[12], i[11], i[10], i[9], i[8], i[7], i[6], i[5], i[4], i[3], i[2], i[1], i[0], gnd, gnd, i[31], i[30], i[29], i[28], i[27], i[26], i[25], i[24], i[23], i[22], i[21], i[20], i[19], i[18], i[17], i[16], i[15], i[14], i[13], i[12], i[11], i[10], i[9], i[8], i[7], i[6], i[5], i[4], i[3], i[2], i[1], shift[0], droite, shift1[31], shift1[30], shift1[29], shift1[28], shift1[27], shift1[26], shift1[25], shift1[24], shift1[23], shift1[22], shift1[21], shift1[20], shift1[19], shift1[18], shift1[17], shift1[16], shift1[15], shift1[14], shift1[13], shift1[12], shift1[11], shift1[10], shift1[9], shift1[8], shift1[7], shift1[6], shift1[5], shift1[4], shift1[3], shift1[2], shift1[1], shift1[0]);","  mux3_32b_1: mux3_32bit port map(shift1[31], shift1[30], shift1[29], shift1[28], shift1[27], shift1[26], shift1[25], shift1[24], shift1[23], shift1[22], shift1[21], shift1[20], shift1[19], shift1[18], shift1[17], shift1[16], shift1[15], shift1[14], shift1[13], shift1[12], shift1[11], shift1[10], shift1[9], shift1[8], shift1[7], shift1[6], shift1[5], shift1[4], shift1[3], shift1[2], shift1[1], shift1[0], shift1[29], shift1[28], shift1[27], shift1[26], shift1[25], shift1[24], shift1[23], shift1[22], shift1[21], shift1[20], shift1[19], shift1[18], shift1[17], shift1[16], shift1[15], shift1[14], shift1[13], shift1[12], shift1[11], shift1[10], shift1[9], shift1[8], shift1[7], shift1[6], shift1[5], shift1[4], shift1[3], shift1[2], shift1[1], shift1[0], gnd, gnd, gnd, gnd, shift1[31], shift1[30], shift1[29], shift1[28], shift1[27], shift1[26], shift1[25], shift1[24], shift1[23], shift1[22], shift1[21], shift1[20], shift1[19], shift1[18], shift1[17], shift1[16], shift1[15], shift1[14], shift1[13], shift1[12], shift1[11], shift1[10], shift1[9], shift1[8], shift1[7], shift1[6], shift1[5], shift1[4], shift1[3], shift1[2], shift[1], droite, shift2[31], shift2[30], shift2[29], shift2[28], shift2[27], shift2[26], shift2[25], shift2[24], shift2[23], shift2[22], shift2[21], shift2[20], shift2[19], shift2[18], shift2[17], shift2[16], shift2[15], shift2[14], shift2[13], shift2[12], shift2[11], shift2[10], shift2[9], shift2[8], shift2[7], shift2[6], shift2[5], shift2[4], shift2[3], shift2[2], shift2[1], shift2[0]);","  mux3_32b_2: mux3_32bit port map(shift2[31], shift2[30], shift2[29], shift2[28], shift2[27], shift2[26], shift2[25], shift2[24], shift2[23], shift2[22], shift2[21], shift2[20], shift2[19], shift2[18], shift2[17], shift2[16], shift2[15], shift2[14], shift2[13], shift2[12], shift2[11], shift2[10], shift2[9], shift2[8], shift2[7], shift2[6], shift2[5], shift2[4], shift2[3], shift2[2], shift2[1], shift2[0], shift2[27], shift2[26], shift2[25], shift2[24], shift2[23], shift2[22], shift2[21], shift2[20], shift2[19], shift2[18], shift2[17], shift2[16], shift2[15], shift2[14], shift2[13], shift2[12], shift2[11], shift2[10], shift2[9], shift2[8], shift2[7], shift2[6], shift2[5], shift2[4], shift2[3], shift2[2], shift2[1], shift2[0], gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, shift2[31], shift2[30], shift2[29], shift2[28], shift2[27], shift2[26], shift2[25], shift2[24], shift2[23], shift2[22], shift2[21], shift2[20], shift2[19], shift2[18], shift2[17], shift2[16], shift2[15], shift2[14], shift2[13], shift2[12], shift2[11], shift2[10], shift2[9], shift2[8], shift2[7], shift2[6], shift2[5], shift2[4], shift[2], droite, shift4[31], shift4[30], shift4[29], shift4[28], shift4[27], shift4[26], shift4[25], shift4[24], shift4[23], shift4[22], shift4[21], shift4[20], shift4[19], shift4[18], shift4[17], shift4[16], shift4[15], shift4[14], shift4[13], shift4[12], shift4[11], shift4[10], shift4[9], shift4[8], shift4[7], shift4[6], shift4[5], shift4[4], shift4[3], shift4[2], shift4[1], shift4[0]);","  mux3_32b_3: mux3_32bit port map(shift4[31], shift4[30], shift4[29], shift4[28], shift4[27], shift4[26], shift4[25], shift4[24], shift4[23], shift4[22], shift4[21], shift4[20], shift4[19], shift4[18], shift4[17], shift4[16], shift4[15], shift4[14], shift4[13], shift4[12], shift4[11], shift4[10], shift4[9], shift4[8], shift4[7], shift4[6], shift4[5], shift4[4], shift4[3], shift4[2], shift4[1], shift4[0], shift4[23], shift4[22], shift4[21], shift4[20], shift4[19], shift4[18], shift4[17], shift4[16], shift4[15], shift4[14], shift4[13], shift4[12], shift4[11], shift4[10], shift4[9], shift4[8], shift4[7], shift4[6], shift4[5], shift4[4], shift4[3], shift4[2], shift4[1], shift4[0], gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, shift4[31], shift4[30], shift4[29], shift4[28], shift4[27], shift4[26], shift4[25], shift4[24], shift4[23], shift4[22], shift4[21], shift4[20], shift4[19], shift4[18], shift4[17], shift4[16], shift4[15], shift4[14], shift4[13], shift4[12], shift4[11], shift4[10], shift4[9], shift4[8], shift[3], droite, shift8[31], shift8[30], shift8[29], shift8[28], shift8[27], shift8[26], shift8[25], shift8[24], shift8[23], shift8[22], shift8[21], shift8[20], shift8[19], shift8[18], shift8[17], shift8[16], shift8[15], shift8[14], shift8[13], shift8[12], shift8[11], shift8[10], shift8[9], shift8[8], shift8[7], shift8[6], shift8[5], shift8[4], shift8[3], shift8[2], shift8[1], shift8[0]);","  mux3_32b_4: mux3_32bit port map(shift8[31], shift8[30], shift8[29], shift8[28], shift8[27], shift8[26], shift8[25], shift8[24], shift8[23], shift8[22], shift8[21], shift8[20], shift8[19], shift8[18], shift8[17], shift8[16], shift8[15], shift8[14], shift8[13], shift8[12], shift8[11], shift8[10], shift8[9], shift8[8], shift8[7], shift8[6], shift8[5], shift8[4], shift8[3], shift8[2], shift8[1], shift8[0], shift8[15], shift8[14], shift8[13], shift8[12], shift8[11], shift8[10], shift8[9], shift8[8], shift8[7], shift8[6], shift8[5], shift8[4], shift8[3], shift8[2], shift8[1], shift8[0], gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, shift8[31], shift8[30], shift8[29], shift8[28], shift8[27], shift8[26], shift8[25], shift8[24], shift8[23], shift8[22], shift8[21], shift8[20], shift8[19], shift8[18], shift8[17], shift8[16], shift[4], droite, o[31], o[30], o[29], o[28], o[27], o[26], o[25], o[24], o[23], o[22], o[21], o[20], o[19], o[18], o[17], o[16], o[15], o[14], o[13], o[12], o[11], o[10], o[9], o[8], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0]);",end shift32_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'mux3_32bit{sch}',"entity mux3_32bit is port(i0_1[31], i0_1[30], i0_1[29], i0_1[28], i0_1[27], i0_1[26], i0_1[25], i0_1[24], i0_1[23], i0_1[22], i0_1[21], i0_1[20], i0_1[19], i0_1[18], i0_1[17], i0_1[16], i0_1[15], i0_1[14], i0_1[13], i0_1[12], i0_1[11], i0_1[10], i0_1[9], i0_1[8], i0_1[7], i0_1[6], i0_1[5], i0_1[4], i0_1[3], i0_1[2], i0_1[1], i0_1[0], i2[31], i2[30], i2[29], i2[28], i2[27], i2[26], i2[25], i2[24], i2[23], i2[22], i2[21], i2[20], i2[19], i2[18], i2[17], i2[16], i2[15], i2[14], i2[13], i2[12], i2[11], i2[10], i2[9], i2[8], i2[7], i2[6], i2[5], i2[4], i2[3], i2[2], i2[1], i2[0], i3[31], i3[30], i3[29], i3[28], i3[27], i3[26], i3[25], i3[24], i3[23], i3[22], i3[21], i3[20], i3[19], i3[18], i3[17], i3[16], i3[15], i3[14], i3[13], i3[12], i3[11], i3[10], i3[9], i3[8], i3[7], i3[6], i3[5], i3[4], i3[3], i3[2], i3[1], i3[0], s[1], s[0]: in BIT; o[31], o[30], o[29], o[28], o[27], o[26], o[25], o[24], o[23], o[22], o[21], o[20], o[19], o[18], o[17], o[16], o[15], o[14], o[13], o[12], o[11], o[10], o[9], o[8], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0]: out BIT);",  end mux3_32bit;,"",architecture mux3_32bit_BODY of mux3_32bit is,  component buffer port(a: in BIT; y: out BIT);,    end component;,"  component mux3_1 port(i0_1, i2, i3, s[1], s[0]: in BIT; o: out BIT);",    end component;,"","  signal s_[0], s_[1]: BIT;","",begin,"  buf_0: buffer port map(s[1], s_[1]);","  buf_1: buffer port map(s[0], s_[0]);","  mux3_1_0: mux3_1 port map(i0_1[0], i2[0], i3[0], s_[1], s_[0], o[0]);","  mux3_1_1: mux3_1 port map(i0_1[1], i2[1], i3[1], s_[1], s_[0], o[1]);","  mux3_1_2: mux3_1 port map(i0_1[2], i2[2], i3[2], s_[1], s_[0], o[2]);","  mux3_1_3: mux3_1 port map(i0_1[3], i2[3], i3[3], s_[1], s_[0], o[3]);","  mux3_1_4: mux3_1 port map(i0_1[4], i2[4], i3[4], s_[1], s_[0], o[4]);","  mux3_1_5: mux3_1 port map(i0_1[5], i2[5], i3[5], s_[1], s_[0], o[5]);","  mux3_1_6: mux3_1 port map(i0_1[6], i2[6], i3[6], s_[1], s_[0], o[6]);","  mux3_1_7: mux3_1 port map(i0_1[7], i2[7], i3[7], s_[1], s_[0], o[7]);","  mux3_1_8: mux3_1 port map(i0_1[8], i2[8], i3[8], s_[1], s_[0], o[8]);","  mux3_1_9: mux3_1 port map(i0_1[9], i2[9], i3[9], s_[1], s_[0], o[9]);","  mux3_1_10: mux3_1 port map(i0_1[10], i2[10], i3[10], s_[1], s_[0], o[10]);","  mux3_1_11: mux3_1 port map(i0_1[11], i2[11], i3[11], s_[1], s_[0], o[11]);","  mux3_1_12: mux3_1 port map(i0_1[12], i2[12], i3[12], s_[1], s_[0], o[12]);","  mux3_1_13: mux3_1 port map(i0_1[13], i2[13], i3[13], s_[1], s_[0], o[13]);","  mux3_1_14: mux3_1 port map(i0_1[14], i2[14], i3[14], s_[1], s_[0], o[14]);","  mux3_1_15: mux3_1 port map(i0_1[15], i2[15], i3[15], s_[1], s_[0], o[15]);","  mux3_1_16: mux3_1 port map(i0_1[16], i2[16], i3[16], s_[1], s_[0], o[16]);","  mux3_1_17: mux3_1 port map(i0_1[17], i2[17], i3[17], s_[1], s_[0], o[17]);","  mux3_1_18: mux3_1 port map(i0_1[18], i2[18], i3[18], s_[1], s_[0], o[18]);","  mux3_1_19: mux3_1 port map(i0_1[19], i2[19], i3[19], s_[1], s_[0], o[19]);","  mux3_1_20: mux3_1 port map(i0_1[20], i2[20], i3[20], s_[1], s_[0], o[20]);","  mux3_1_21: mux3_1 port map(i0_1[21], i2[21], i3[21], s_[1], s_[0], o[21]);","  mux3_1_22: mux3_1 port map(i0_1[22], i2[22], i3[22], s_[1], s_[0], o[22]);","  mux3_1_23: mux3_1 port map(i0_1[23], i2[23], i3[23], s_[1], s_[0], o[23]);","  mux3_1_24: mux3_1 port map(i0_1[24], i2[24], i3[24], s_[1], s_[0], o[24]);","  mux3_1_25: mux3_1 port map(i0_1[25], i2[25], i3[25], s_[1], s_[0], o[25]);","  mux3_1_26: mux3_1 port map(i0_1[26], i2[26], i3[26], s_[1], s_[0], o[26]);","  mux3_1_27: mux3_1 port map(i0_1[27], i2[27], i3[27], s_[1], s_[0], o[27]);","  mux3_1_28: mux3_1 port map(i0_1[28], i2[28], i3[28], s_[1], s_[0], o[28]);","  mux3_1_29: mux3_1 port map(i0_1[29], i2[29], i3[29], s_[1], s_[0], o[29]);","  mux3_1_30: mux3_1 port map(i0_1[30], i2[30], i3[30], s_[1], s_[0], o[30]);","  mux3_1_31: mux3_1 port map(i0_1[31], i2[31], i3[31], s_[1], s_[0], o[31]);",end mux3_32bit_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'mux3_1{sch}',"entity mux3_1 is port(i0_1, i2, i3, s[1], s[0]: in BIT; o: out BIT);",  end mux3_1;,"",architecture mux3_1_BODY of mux3_1 is,  component inverter port(a: in BIT; y: out BIT);,    end component;,"  component nand2 port(a1, a2: in BIT; y: out BIT);",    end component;,"  component nand3 port(a1, a2, a3: in BIT; y: out BIT);",    end component;,"","  signal net_21, net_46, net_24, PINV5, PINV4: BIT;","",begin,"  and_0: nand2 port map(i0_1, PINV4, net_21);","  and_1: nand3 port map(i2, s[1], PINV5, net_24);","  and_2: nand3 port map(net_21, net_24, net_46, o);","  and_3: nand3 port map(s[1], s[0], i3, net_46);","  PSEUDO_INVERT5: inverter port map(s[0], PINV5);","  PSEUDO_INVERT4: inverter port map(s[1], PINV4);",end mux3_1_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'RAM1{sch}',"entity RAM1 is port(addr[31], addr[30], addr[29], addr[28], addr[27], addr[26], addr[25], addr[24], addr[23], addr[22], addr[21], addr[20], addr[19], addr[18], addr[17], addr[16], addr[15], addr[14], addr[13], addr[12], addr[11], addr[10], addr[9], addr[8], addr[7], addr[6], addr[5], addr[4], addr[3], addr[2], addr[1], addr[0], cs, rw: in BIT; data[31], data[30], data[29], data[28], data[27], data[26], data[25], data[24], data[23], data[22], data[21], data[20], data[19], data[18], data[17], data[16], data[15], data[14], data[13], data[12], data[11], data[10], data[9], data[8], data[7], data[6], data[5], data[4], data[3], data[2], data[1], data[0], debug_dump, reset: inout BIT);",  end RAM1;,"",architecture RAM1_BODY of RAM1 is,"","",begin,end RAM1_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'RAM2{sch}',"entity RAM2 is port(addr[31], addr[30], addr[29], addr[28], addr[27], addr[26], addr[25], addr[24], addr[23], addr[22], addr[21], addr[20], addr[19], addr[18], addr[17], addr[16], addr[15], addr[14], addr[13], addr[12], addr[11], addr[10], addr[9], addr[8], addr[7], addr[6], addr[5], addr[4], addr[3], addr[2], addr[1], addr[0], cs, rw: in BIT; data[31], data[30], data[29], data[28], data[27], data[26], data[25], data[24], data[23], data[22], data[21], data[20], data[19], data[18], data[17], data[16], data[15], data[14], data[13], data[12], data[11], data[10], data[9], data[8], data[7], data[6], data[5], data[4], data[3], data[2], data[1], data[0], debug_dump, reset: inout BIT);",  end RAM2;,"",architecture RAM2_BODY of RAM2 is,"","",begin,end RAM2_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'RAM3{sch}',"entity RAM3 is port(addr[31], addr[30], addr[29], addr[28], addr[27], addr[26], addr[25], addr[24], addr[23], addr[22], addr[21], addr[20], addr[19], addr[18], addr[17], addr[16], addr[15], addr[14], addr[13], addr[12], addr[11], addr[10], addr[9], addr[8], addr[7], addr[6], addr[5], addr[4], addr[3], addr[2], addr[1], addr[0], cs, rw: in BIT; data[31], data[30], data[29], data[28], data[27], data[26], data[25], data[24], data[23], data[22], data[21], data[20], data[19], data[18], data[17], data[16], data[15], data[14], data[13], data[12], data[11], data[10], data[9], data[8], data[7], data[6], data[5], data[4], data[3], data[2], data[1], data[0], debug_dump, reset: inout BIT);",  end RAM3;,"",architecture RAM3_BODY of RAM3 is,"","",begin,end RAM3_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'RAM4{sch}',"entity RAM4 is port(addr[31], addr[30], addr[29], addr[28], addr[27], addr[26], addr[25], addr[24], addr[23], addr[22], addr[21], addr[20], addr[19], addr[18], addr[17], addr[16], addr[15], addr[14], addr[13], addr[12], addr[11], addr[10], addr[9], addr[8], addr[7], addr[6], addr[5], addr[4], addr[3], addr[2], addr[1], addr[0], cs, rw: in BIT; data[31], data[30], data[29], data[28], data[27], data[26], data[25], data[24], data[23], data[22], data[21], data[20], data[19], data[18], data[17], data[16], data[15], data[14], data[13], data[12], data[11], data[10], data[9], data[8], data[7], data[6], data[5], data[4], data[3], data[2], data[1], data[0], debug_dump, reset: inout BIT);",  end RAM4;,"",architecture RAM4_BODY of RAM4 is,"","",begin,end RAM4_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'debug_ecrire{sch}',"entity debug_ecrire is port(ecrire_debug, ecrire_normal, horloge, reg_debug[2], reg_debug[1], reg_debug[0], reg_normal[2], reg_normal[1], reg_normal[0], val_debug[31], val_debug[30], val_debug[29], val_debug[28], val_debug[27], val_debug[26], val_debug[25], val_debug[24], val_debug[23], val_debug[22], val_debug[21], val_debug[20], val_debug[19], val_debug[18], val_debug[17], val_debug[16], val_debug[15], val_debug[14], val_debug[13], val_debug[12], val_debug[11], val_debug[10], val_debug[9], val_debug[8], val_debug[7], val_debug[6], val_debug[5], val_debug[4], val_debug[3], val_debug[2], val_debug[1], val_debug[0], val_normal[31], val_normal[30], val_normal[29], val_normal[28], val_normal[27], val_normal[26], val_normal[25], val_normal[24], val_normal[23], val_normal[22], val_normal[21], val_normal[20], val_normal[19], val_normal[18], val_normal[17], val_normal[16], val_normal[15], val_normal[14], val_normal[13], val_normal[12], val_normal[11], val_normal[10], val_normal[9], val_normal[8], val_normal[7], val_normal[6], val_normal[5], val_normal[4], val_normal[3], val_normal[2], val_normal[1], val_normal[0]: in BIT; ecrire_out, horloge_out, reg_out[2], reg_out[1], reg_out[0], val_out[31], val_out[30], val_out[29], val_out[28], val_out[27], val_out[26], val_out[25], val_out[24], val_out[23], val_out[22], val_out[21], val_out[20], val_out[19], val_out[18], val_out[17], val_out[16], val_out[15], val_out[14], val_out[13], val_out[12], val_out[11], val_out[10], val_out[9], val_out[8], val_out[7], val_out[6], val_out[5], val_out[4], val_out[3], val_out[2], val_out[1], val_out[0]: out BIT);",  end debug_ecrire;,"",architecture debug_ecrire_BODY of debug_ecrire is,  component buffer port(a: in BIT; y: out BIT);,    end component;,"  component drff port(i1, ck, clear: in BIT; q: out BIT);",    end component;,"  component mux3bit port(i0[2], i0[1], i0[0], i1[2], i1[1], i1[0], s: in BIT; o[2], o[1], o[0]: out BIT);",    end component;,"  component mux32bit port(i0[31], i0[30], i0[29], i0[28], i0[27], i0[26], i0[25], i0[24], i0[23], i0[22], i0[21], i0[20], i0[19], i0[18], i0[17], i0[16], i0[15], i0[14], i0[13], i0[12], i0[11], i0[10], i0[9], i0[8], i0[7], i0[6], i0[5], i0[4], i0[3], i0[2], i0[1], i0[0], i1[31], i1[30], i1[29], i1[28], i1[27], i1[26], i1[25], i1[24], i1[23], i1[22], i1[21], i1[20], i1[19], i1[18], i1[17], i1[16], i1[15], i1[14], i1[13], i1[12], i1[11], i1[10], i1[9], i1[8], i1[7], i1[6], i1[5], i1[4], i1[3], i1[2], i1[1], i1[0], s: in BIT; o[31], o[30], o[29], o[28], o[27], o[26], o[25], o[24], o[23], o[22], o[21], o[20], o[19], o[18], o[17], o[16], o[15], o[14], o[13], o[12], o[11], o[10], o[9], o[8], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0]: out BIT);",    end component;,"  component or2 port(a1, a2: in BIT; y: out BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,  component inverter port(a: in BIT; y: out BIT);,    end component;,"  component nor2 port(a1, a2: in BIT; y: out BIT);",    end component;,"","  signal net_25, net_24, net_28, PINV2, net_47, net_48, net_36, net_73, vdd, ",    net_57: BIT;,"",begin,"  buf_1: buffer port map(ecrire_debug, net_28);","  buf_2: buffer port map(net_28, net_57);","  buf_3: buffer port map(horloge, net_48);","  buf_4: buffer port map(net_57, net_73);","  buf_5: buffer port map(net_73, net_36);","  ffdp_0: drff port map(vdd, horloge, net_24, net_25);","  or_1: or2 port map(net_25, net_36, horloge_out);","  or_2: or2 port map(ecrire_debug, net_47, net_24);","  or_3: nor2 port map(PINV2, horloge, net_47);","  or_4: or2 port map(ecrire_debug, ecrire_normal, ecrire_out);",  pwr_0: power port map(vdd);,"  mux3bit_0: mux3bit port map(reg_normal[2], reg_normal[1], reg_normal[0], reg_debug[2], reg_debug[1], reg_debug[0], ecrire_debug, reg_out[2], reg_out[1], reg_out[0]);","  mux32bit_0: mux32bit port map(val_normal[31], val_normal[30], val_normal[29], val_normal[28], val_normal[27], val_normal[26], val_normal[25], val_normal[24], val_normal[23], val_normal[22], val_normal[21], val_normal[20], val_normal[19], val_normal[18], val_normal[17], val_normal[16], val_normal[15], val_normal[14], val_normal[13], val_normal[12], val_normal[11], val_normal[10], val_normal[9], val_normal[8], val_normal[7], val_normal[6], val_normal[5], val_normal[4], val_normal[3], val_normal[2], val_normal[1], val_normal[0], val_debug[31], val_debug[30], val_debug[29], val_debug[28], val_debug[27], val_debug[26], val_debug[25], val_debug[24], val_debug[23], val_debug[22], val_debug[21], val_debug[20], val_debug[19], val_debug[18], val_debug[17], val_debug[16], val_debug[15], val_debug[14], val_debug[13], val_debug[12], val_debug[11], val_debug[10], val_debug[9], val_debug[8], val_debug[7], val_debug[6], val_debug[5], val_debug[4], val_debug[3], val_debug[2], val_debug[1], val_debug[0], ecrire_debug, val_out[31], val_out[30], val_out[29], val_out[28], val_out[27], val_out[26], val_out[25], val_out[24], val_out[23], val_out[22], val_out[21], val_out[20], val_out[19], val_out[18], val_out[17], val_out[16], val_out[15], val_out[14], val_out[13], val_out[12], val_out[11], val_out[10], val_out[9], val_out[8], val_out[7], val_out[6], val_out[5], val_out[4], val_out[3], val_out[2], val_out[1], val_out[0]);","  PSEUDO_INVERT2: inverter port map(net_48, PINV2);",end debug_ecrire_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'mux3bit{sch}',"entity mux3bit is port(i0[2], i0[1], i0[0], i1[2], i1[1], i1[0], s: in BIT; o[2], o[1], o[0]: out BIT);",  end mux3bit;,"",architecture mux3bit_BODY of mux3bit is,"  component mux2_1 port(i0, i1, s: in BIT; o: out BIT);",    end component;,"","",begin,"  mux2_1_0: mux2_1 port map(i0[0], i1[0], s, o[0]);","  mux2_1_1: mux2_1 port map(i0[1], i1[1], s, o[1]);","  mux2_1_2: mux2_1 port map(i0[2], i1[2], s, o[2]);",end mux3bit_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'reg32bit{sch}',"entity reg32bit is port(clr, d[31], d[30], d[29], d[28], d[27], d[26], d[25], d[24], d[23], d[22], d[21], d[20], d[19], d[18], d[17], d[16], d[15], d[14], d[13], d[12], d[11], d[10], d[9], d[8], d[7], d[6], d[5], d[4], d[3], d[2], d[1], d[0], ecrire, horloge: in BIT; q[31], q[30], q[29], q[28], q[27], q[26], q[25], q[24], q[23], q[22], q[21], q[20], q[19], q[18], q[17], q[16], q[15], q[14], q[13], q[12], q[11], q[10], q[9], q[8], q[7], q[6], q[5], q[4], q[3], q[2], q[1], q[0]: out BIT);",  end reg32bit;,"",architecture reg32bit_BODY of reg32bit is,  component buffer port(a: in BIT; y: out BIT);,    end component;,"  component drff port(i1, ck, clear: in BIT; q: out BIT);",    end component;,"","  signal net_270, net_239, ecrire_interne: BIT;","",begin,"  buf_0: buffer port map(net_270, ecrire_interne);","  buf_1: buffer port map(clr, net_239);","  ffdp_0: drff port map(d[31], ecrire_interne, net_239, q[31]);","  ffdp_17: drff port map(d[30], ecrire_interne, net_239, q[30]);","  ffdp_18: drff port map(d[29], ecrire_interne, net_239, q[29]);","  ffdp_19: drff port map(d[28], ecrire_interne, net_239, q[28]);","  ffdp_20: drff port map(d[27], ecrire_interne, net_239, q[27]);","  ffdp_21: drff port map(d[26], ecrire_interne, net_239, q[26]);","  ffdp_22: drff port map(d[25], ecrire_interne, net_239, q[25]);","  ffdp_23: drff port map(d[24], ecrire_interne, net_239, q[24]);","  ffdp_24: drff port map(d[23], ecrire_interne, net_239, q[23]);","  ffdp_25: drff port map(d[22], ecrire_interne, net_239, q[22]);","  ffdp_26: drff port map(d[21], ecrire_interne, net_239, q[21]);","  ffdp_27: drff port map(d[20], ecrire_interne, net_239, q[20]);","  ffdp_28: drff port map(d[19], ecrire_interne, net_239, q[19]);","  ffdp_29: drff port map(d[18], ecrire_interne, net_239, q[18]);","  ffdp_30: drff port map(d[17], ecrire_interne, net_239, q[17]);","  ffdp_31: drff port map(d[16], ecrire_interne, net_239, q[16]);","  ffdp_32: drff port map(d[15], ecrire_interne, net_239, q[15]);","  ffdp_33: drff port map(d[14], ecrire_interne, net_239, q[14]);","  ffdp_34: drff port map(d[13], ecrire_interne, net_239, q[13]);","  ffdp_35: drff port map(d[12], ecrire_interne, net_239, q[12]);","  ffdp_36: drff port map(d[11], ecrire_interne, net_239, q[11]);","  ffdp_37: drff port map(d[10], ecrire_interne, net_239, q[10]);","  ffdp_38: drff port map(d[9], ecrire_interne, net_239, q[9]);","  ffdp_39: drff port map(d[8], ecrire_interne, net_239, q[8]);","  ffdp_40: drff port map(d[7], ecrire_interne, net_239, q[7]);","  ffdp_41: drff port map(d[6], ecrire_interne, net_239, q[6]);","  ffdp_42: drff port map(d[5], ecrire_interne, net_239, q[5]);","  ffdp_43: drff port map(d[4], ecrire_interne, net_239, q[4]);","  ffdp_44: drff port map(d[3], ecrire_interne, net_239, q[3]);","  ffdp_45: drff port map(d[2], ecrire_interne, net_239, q[2]);","  ffdp_46: drff port map(d[1], ecrire_interne, net_239, q[1]);","  ffdp_47: drff port map(d[0], ecrire_interne, net_239, q[0]);","  ffdp_48: drff port map(ecrire, horloge, ecrire_interne, net_270);",end reg32bit_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'registres{sch}',"entity registres is port(activer_ecriture, activer_lecture, ecrire_quel[2], ecrire_quel[1], ecrire_quel[0], effacer_tout, horloge, in[31], in[30], in[29], in[28], in[27], in[26], in[25], in[24], in[23], in[22], in[21], in[20], in[19], in[18], in[17], in[16], in[15], in[14], in[13], in[12], in[11], in[10], in[9], in[8], in[7], in[6], in[5], in[4], in[3], in[2], in[1], in[0], lire_quel[2], lire_quel[1], lire_quel[0]: in BIT; out[31], out[30], out[29], out[28], out[27], out[26], out[25], out[24], out[23], out[22], out[21], out[20], out[19], out[18], out[17], out[16], out[15], out[14], out[13], out[12], out[11], out[10], out[9], out[8], out[7], out[6], out[5], out[4], out[3], out[2], out[1], out[0]: out BIT);",  end registres;,"",architecture registres_BODY of registres is,"  component demux3_8 port(en, s[2], s[1], s[0]: in BIT; o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0]: out BIT);",    end component;,"  component reg32bit port(clr, d[31], d[30], d[29], d[28], d[27], d[26], d[25], d[24], d[23], d[22], d[21], d[20], d[19], d[18], d[17], d[16], d[15], d[14], d[13], d[12], d[11], d[10], d[9], d[8], d[7], d[6], d[5], d[4], d[3], d[2], d[1], d[0], ecrire, horloge: in BIT; q[31], q[30], q[29], q[28], q[27], q[26], q[25], q[24], q[23], q[22], q[21], q[20], q[19], q[18], q[17], q[16], q[15], q[14], q[13], q[12], q[11], q[10], q[9], q[8], q[7], q[6], q[5], q[4], q[3], q[2], q[1], q[0]: out BIT);",    end component;,"  component tri32bit port(en, in[31], in[30], in[29], in[28], in[27], in[26], in[25], in[24], in[23], in[22], in[21], in[20], in[19], in[18], in[17], in[16], in[15], in[14], in[13], in[12], in[11], in[10], in[9], in[8], in[7], in[6], in[5], in[4], in[3], in[2], in[1], in[0]: in BIT; out[31], out[30], out[29], out[28], out[27], out[26], out[25], out[24], out[23], out[22], out[21], out[20], out[19], out[18], out[17], out[16], out[15], out[14], out[13], out[12], out[11], out[10], out[9], out[8], out[7], out[6], out[5], out[4], out[3], out[2], out[1], out[0]: out BIT);",    end component;,"","  signal ecrire[0], ecx[18], ebp[1], ecx[1], ebx[15], ebx[21], esi[20], edi[12], ","    lire[1], esp[19], esp[1], edx[14], ebp[22], eax[18], edx[18], ecrire[1], ","    esi[5], ebp[2], ebx[0], lire[0], ecx[2], ecx[17], ebx[14], edi[13], ebx[20], ","    esi[21], eax[17], esp[0], esp[18], ecx[30], esi[6], ebp[23], edx[15], ","    edx[19], ecrire[2], edi[1], ecx[16], ecx[3], ebp[30], ebp[3], ebx[23], ","    esi[22], ebx[13], edi[10], ebp[10], eax[30], esp[3], esi[7], esp[17], ","    ecrire[3], edx[16], ebp[20], edx[0], edi[0], ebp[4], ecx[4], ebx[12], ","    ebp[31], esp[15], ebx[22], esi[23], edi[11], ecx[15], ebp[11], eax[31], ","    esp[16], esi[8], esp[2], eax[19], ecrire[4], edx[17], ebp[21], esp[30], ","    lire[5], edi[29], ebx[31], ecx[5], esp[29], ebx[3], ebx[19], edx[2], ebx[30], ","    ecx[28], edx[10], esi[9], esp[5], edi[28], lire[4], ecx[6], esi[31], esp[28], ","    ebx[4], ebx[18], edx[1], esi[30], ecx[27], esp[4], edx[11], lire[3], ecx[7], ","    edi[27], esp[8], ebx[17], ebx[1], edx[31], edx[4], edx[12], edx[21], lire[2], ","    ecx[8], ebx[16], esp[7], eax[0], eax[29], ebx[2], ecx[19], ebp[0], edi[26], ","    edx[30], edx[3], edx[13], eax[9], esp[6], ecx[29], edx[20], edx[23], esp[24], ","    edx[5], ecx[24], edi[25], eax[27], esi[17], ebx[28], edi[8], ebp[17], ebx[7], ","    esp[10], ecx[9], eax[1], ecx[10], eax[10], ebp[16], edx[22], edx[6], esp[23], ","    ecx[23], ebx[29], eax[28], edi[24], edi[9], ebx[8], eax[2], esi[16], edx[25], ","    eax[11], ecx[26], edx[7], esp[26], ebp[29], esp[27], ebx[5], eax[25], ","    esi[19], esp[9], edi[23], edi[18], lire[6], eax[3], esi[29], edi[6], ebp[19], ","    edx[8], edx[24], ebp[9], eax[12], ecx[25], esp[25], esi[0], edi[7], ebp[28], ","    edi[22], edi[19], esi[18], eax[26], eax[4], esi[28], lire[7], ebx[6], ","    ebp[18], ecx[20], edx[27], ecrire[5], esi[1], ebp[27], esp[20], eax[13], ","    ebp[13], ebp[8], edx[9], ebx[10], edi[4], edi[31], ecx[14], esi[11], ebx[24], ","    esp[14], esi[13], eax[5], esi[27], edi[16], edi[21], eax[23], ebp[26], ","    edx[26], ecrire[6], esi[2], ebp[12], ebp[7], eax[14], ebx[11], edi[30], ","    ecx[13], esi[12], esi[10], edi[5], ebx[25], esp[13], eax[6], esi[26], ","    edi[17], eax[24], edi[20], esp[22], esi[3], ebp[25], eax[20], ecx[22], ","    edx[29], ecrire[7], eax[15], ebp[15], ebp[6], edi[2], esp[12], ebx[26], ","    esi[15], edi[14], ecx[12], ebx[9], eax[21], ecx[0], eax[7], esi[25], esp[21], ","    esi[4], ecx[21], edx[28], ebp[24], eax[16], ecx[31], ebp[14], esp[31], ","    ecx[11], esi[14], edi[15], ebx[27], edi[3], esp[11], ebp[5], eax[22], eax[8], ","    esi[24]: BIT;","",begin,"  demux3_8_0: demux3_8 port map(activer_ecriture, ecrire_quel[2], ecrire_quel[1], ecrire_quel[0], ecrire[7], ecrire[6], ecrire[5], ecrire[4], ecrire[3], ecrire[2], ecrire[1], ecrire[0]);","  demux3_8_2: demux3_8 port map(activer_lecture, lire_quel[2], lire_quel[1], lire_quel[0], lire[7], lire[6], lire[5], lire[4], lire[3], lire[2], lire[1], lire[0]);","  reg32bit_0: reg32bit port map(effacer_tout, in[31], in[30], in[29], in[28], in[27], in[26], in[25], in[24], in[23], in[22], in[21], in[20], in[19], in[18], in[17], in[16], in[15], in[14], in[13], in[12], in[11], in[10], in[9], in[8], in[7], in[6], in[5], in[4], in[3], in[2], in[1], in[0], ecrire[7], horloge, edi[31], edi[30], edi[29], edi[28], edi[27], edi[26], edi[25], edi[24], edi[23], edi[22], edi[21], edi[20], edi[19], edi[18], edi[17], edi[16], edi[15], edi[14], edi[13], edi[12], edi[11], edi[10], edi[9], edi[8], edi[7], edi[6], edi[5], edi[4], edi[3], edi[2], edi[1], edi[0]);","  reg32bit_1: reg32bit port map(effacer_tout, in[31], in[30], in[29], in[28], in[27], in[26], in[25], in[24], in[23], in[22], in[21], in[20], in[19], in[18], in[17], in[16], in[15], in[14], in[13], in[12], in[11], in[10], in[9], in[8], in[7], in[6], in[5], in[4], in[3], in[2], in[1], in[0], ecrire[6], horloge, esi[31], esi[30], esi[29], esi[28], esi[27], esi[26], esi[25], esi[24], esi[23], esi[22], esi[21], esi[20], esi[19], esi[18], esi[17], esi[16], esi[15], esi[14], esi[13], esi[12], esi[11], esi[10], esi[9], esi[8], esi[7], esi[6], esi[5], esi[4], esi[3], esi[2], esi[1], esi[0]);","  reg32bit_2: reg32bit port map(effacer_tout, in[31], in[30], in[29], in[28], in[27], in[26], in[25], in[24], in[23], in[22], in[21], in[20], in[19], in[18], in[17], in[16], in[15], in[14], in[13], in[12], in[11], in[10], in[9], in[8], in[7], in[6], in[5], in[4], in[3], in[2], in[1], in[0], ecrire[5], horloge, ebp[31], ebp[30], ebp[29], ebp[28], ebp[27], ebp[26], ebp[25], ebp[24], ebp[23], ebp[22], ebp[21], ebp[20], ebp[19], ebp[18], ebp[17], ebp[16], ebp[15], ebp[14], ebp[13], ebp[12], ebp[11], ebp[10], ebp[9], ebp[8], ebp[7], ebp[6], ebp[5], ebp[4], ebp[3], ebp[2], ebp[1], ebp[0]);","  reg32bit_3: reg32bit port map(effacer_tout, in[31], in[30], in[29], in[28], in[27], in[26], in[25], in[24], in[23], in[22], in[21], in[20], in[19], in[18], in[17], in[16], in[15], in[14], in[13], in[12], in[11], in[10], in[9], in[8], in[7], in[6], in[5], in[4], in[3], in[2], in[1], in[0], ecrire[4], horloge, esp[31], esp[30], esp[29], esp[28], esp[27], esp[26], esp[25], esp[24], esp[23], esp[22], esp[21], esp[20], esp[19], esp[18], esp[17], esp[16], esp[15], esp[14], esp[13], esp[12], esp[11], esp[10], esp[9], esp[8], esp[7], esp[6], esp[5], esp[4], esp[3], esp[2], esp[1], esp[0]);","  reg32bit_4: reg32bit port map(effacer_tout, in[31], in[30], in[29], in[28], in[27], in[26], in[25], in[24], in[23], in[22], in[21], in[20], in[19], in[18], in[17], in[16], in[15], in[14], in[13], in[12], in[11], in[10], in[9], in[8], in[7], in[6], in[5], in[4], in[3], in[2], in[1], in[0], ecrire[3], horloge, ebx[31], ebx[30], ebx[29], ebx[28], ebx[27], ebx[26], ebx[25], ebx[24], ebx[23], ebx[22], ebx[21], ebx[20], ebx[19], ebx[18], ebx[17], ebx[16], ebx[15], ebx[14], ebx[13], ebx[12], ebx[11], ebx[10], ebx[9], ebx[8], ebx[7], ebx[6], ebx[5], ebx[4], ebx[3], ebx[2], ebx[1], ebx[0]);","  reg32bit_5: reg32bit port map(effacer_tout, in[31], in[30], in[29], in[28], in[27], in[26], in[25], in[24], in[23], in[22], in[21], in[20], in[19], in[18], in[17], in[16], in[15], in[14], in[13], in[12], in[11], in[10], in[9], in[8], in[7], in[6], in[5], in[4], in[3], in[2], in[1], in[0], ecrire[2], horloge, edx[31], edx[30], edx[29], edx[28], edx[27], edx[26], edx[25], edx[24], edx[23], edx[22], edx[21], edx[20], edx[19], edx[18], edx[17], edx[16], edx[15], edx[14], edx[13], edx[12], edx[11], edx[10], edx[9], edx[8], edx[7], edx[6], edx[5], edx[4], edx[3], edx[2], edx[1], edx[0]);","  reg32bit_6: reg32bit port map(effacer_tout, in[31], in[30], in[29], in[28], in[27], in[26], in[25], in[24], in[23], in[22], in[21], in[20], in[19], in[18], in[17], in[16], in[15], in[14], in[13], in[12], in[11], in[10], in[9], in[8], in[7], in[6], in[5], in[4], in[3], in[2], in[1], in[0], ecrire[1], horloge, ecx[31], ecx[30], ecx[29], ecx[28], ecx[27], ecx[26], ecx[25], ecx[24], ecx[23], ecx[22], ecx[21], ecx[20], ecx[19], ecx[18], ecx[17], ecx[16], ecx[15], ecx[14], ecx[13], ecx[12], ecx[11], ecx[10], ecx[9], ecx[8], ecx[7], ecx[6], ecx[5], ecx[4], ecx[3], ecx[2], ecx[1], ecx[0]);","  reg32bit_8: reg32bit port map(effacer_tout, in[31], in[30], in[29], in[28], in[27], in[26], in[25], in[24], in[23], in[22], in[21], in[20], in[19], in[18], in[17], in[16], in[15], in[14], in[13], in[12], in[11], in[10], in[9], in[8], in[7], in[6], in[5], in[4], in[3], in[2], in[1], in[0], ecrire[0], horloge, eax[31], eax[30], eax[29], eax[28], eax[27], eax[26], eax[25], eax[24], eax[23], eax[22], eax[21], eax[20], eax[19], eax[18], eax[17], eax[16], eax[15], eax[14], eax[13], eax[12], eax[11], eax[10], eax[9], eax[8], eax[7], eax[6], eax[5], eax[4], eax[3], eax[2], eax[1], eax[0]);","  tri32bit_0: tri32bit port map(lire[7], edi[31], edi[30], edi[29], edi[28], edi[27], edi[26], edi[25], edi[24], edi[23], edi[22], edi[21], edi[20], edi[19], edi[18], edi[17], edi[16], edi[15], edi[14], edi[13], edi[12], edi[11], edi[10], edi[9], edi[8], edi[7], edi[6], edi[5], edi[4], edi[3], edi[2], edi[1], edi[0], out[31], out[30], out[29], out[28], out[27], out[26], out[25], out[24], out[23], out[22], out[21], out[20], out[19], out[18], out[17], out[16], out[15], out[14], out[13], out[12], out[11], out[10], out[9], out[8], out[7], out[6], out[5], out[4], out[3], out[2], out[1], out[0]);","  tri32bit_1: tri32bit port map(lire[6], esi[31], esi[30], esi[29], esi[28], esi[27], esi[26], esi[25], esi[24], esi[23], esi[22], esi[21], esi[20], esi[19], esi[18], esi[17], esi[16], esi[15], esi[14], esi[13], esi[12], esi[11], esi[10], esi[9], esi[8], esi[7], esi[6], esi[5], esi[4], esi[3], esi[2], esi[1], esi[0], out[31], out[30], out[29], out[28], out[27], out[26], out[25], out[24], out[23], out[22], out[21], out[20], out[19], out[18], out[17], out[16], out[15], out[14], out[13], out[12], out[11], out[10], out[9], out[8], out[7], out[6], out[5], out[4], out[3], out[2], out[1], out[0]);","  tri32bit_2: tri32bit port map(lire[5], ebp[31], ebp[30], ebp[29], ebp[28], ebp[27], ebp[26], ebp[25], ebp[24], ebp[23], ebp[22], ebp[21], ebp[20], ebp[19], ebp[18], ebp[17], ebp[16], ebp[15], ebp[14], ebp[13], ebp[12], ebp[11], ebp[10], ebp[9], ebp[8], ebp[7], ebp[6], ebp[5], ebp[4], ebp[3], ebp[2], ebp[1], ebp[0], out[31], out[30], out[29], out[28], out[27], out[26], out[25], out[24], out[23], out[22], out[21], out[20], out[19], out[18], out[17], out[16], out[15], out[14], out[13], out[12], out[11], out[10], out[9], out[8], out[7], out[6], out[5], out[4], out[3], out[2], out[1], out[0]);","  tri32bit_3: tri32bit port map(lire[4], esp[31], esp[30], esp[29], esp[28], esp[27], esp[26], esp[25], esp[24], esp[23], esp[22], esp[21], esp[20], esp[19], esp[18], esp[17], esp[16], esp[15], esp[14], esp[13], esp[12], esp[11], esp[10], esp[9], esp[8], esp[7], esp[6], esp[5], esp[4], esp[3], esp[2], esp[1], esp[0], out[31], out[30], out[29], out[28], out[27], out[26], out[25], out[24], out[23], out[22], out[21], out[20], out[19], out[18], out[17], out[16], out[15], out[14], out[13], out[12], out[11], out[10], out[9], out[8], out[7], out[6], out[5], out[4], out[3], out[2], out[1], out[0]);","  tri32bit_4: tri32bit port map(lire[3], ebx[31], ebx[30], ebx[29], ebx[28], ebx[27], ebx[26], ebx[25], ebx[24], ebx[23], ebx[22], ebx[21], ebx[20], ebx[19], ebx[18], ebx[17], ebx[16], ebx[15], ebx[14], ebx[13], ebx[12], ebx[11], ebx[10], ebx[9], ebx[8], ebx[7], ebx[6], ebx[5], ebx[4], ebx[3], ebx[2], ebx[1], ebx[0], out[31], out[30], out[29], out[28], out[27], out[26], out[25], out[24], out[23], out[22], out[21], out[20], out[19], out[18], out[17], out[16], out[15], out[14], out[13], out[12], out[11], out[10], out[9], out[8], out[7], out[6], out[5], out[4], out[3], out[2], out[1], out[0]);","  tri32bit_5: tri32bit port map(lire[2], edx[31], edx[30], edx[29], edx[28], edx[27], edx[26], edx[25], edx[24], edx[23], edx[22], edx[21], edx[20], edx[19], edx[18], edx[17], edx[16], edx[15], edx[14], edx[13], edx[12], edx[11], edx[10], edx[9], edx[8], edx[7], edx[6], edx[5], edx[4], edx[3], edx[2], edx[1], edx[0], out[31], out[30], out[29], out[28], out[27], out[26], out[25], out[24], out[23], out[22], out[21], out[20], out[19], out[18], out[17], out[16], out[15], out[14], out[13], out[12], out[11], out[10], out[9], out[8], out[7], out[6], out[5], out[4], out[3], out[2], out[1], out[0]);","  tri32bit_6: tri32bit port map(lire[1], ecx[31], ecx[30], ecx[29], ecx[28], ecx[27], ecx[26], ecx[25], ecx[24], ecx[23], ecx[22], ecx[21], ecx[20], ecx[19], ecx[18], ecx[17], ecx[16], ecx[15], ecx[14], ecx[13], ecx[12], ecx[11], ecx[10], ecx[9], ecx[8], ecx[7], ecx[6], ecx[5], ecx[4], ecx[3], ecx[2], ecx[1], ecx[0], out[31], out[30], out[29], out[28], out[27], out[26], out[25], out[24], out[23], out[22], out[21], out[20], out[19], out[18], out[17], out[16], out[15], out[14], out[13], out[12], out[11], out[10], out[9], out[8], out[7], out[6], out[5], out[4], out[3], out[2], out[1], out[0]);","  tri32bit_7: tri32bit port map(lire[0], eax[31], eax[30], eax[29], eax[28], eax[27], eax[26], eax[25], eax[24], eax[23], eax[22], eax[21], eax[20], eax[19], eax[18], eax[17], eax[16], eax[15], eax[14], eax[13], eax[12], eax[11], eax[10], eax[9], eax[8], eax[7], eax[6], eax[5], eax[4], eax[3], eax[2], eax[1], eax[0], out[31], out[30], out[29], out[28], out[27], out[26], out[25], out[24], out[23], out[22], out[21], out[20], out[19], out[18], out[17], out[16], out[15], out[14], out[13], out[12], out[11], out[10], out[9], out[8], out[7], out[6], out[5], out[4], out[3], out[2], out[1], out[0]);",end registres_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'demux3_8{sch}',"entity demux3_8 is port(en, s[2], s[1], s[0]: in BIT; o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0]: out BIT);",  end demux3_8;,"",architecture demux3_8_BODY of demux3_8 is,"  component and4 port(a1, a2, a3, a4: in BIT; y: out BIT);",    end component;,  component inverter port(a: in BIT; y: out BIT);,    end component;,"","  signal PINV11, PINV10, PINV12, PINV9, PINV8, PINV7, PINV6, PINV5, PINV4, PINV3, ","    PINV2, PINV1: BIT;","",begin,"  and_8: and4 port map(en, PINV1, PINV5, PINV9, o[0]);","  and_9: and4 port map(en, s[0], PINV8, PINV11, o[1]);","  and_10: and4 port map(en, PINV3, s[1], PINV12, o[2]);","  and_11: and4 port map(en, s[0], s[1], PINV10, o[3]);","  and_12: and4 port map(en, PINV2, PINV6, s[2], o[4]);","  and_13: and4 port map(en, s[0], PINV7, s[2], o[5]);","  and_14: and4 port map(en, PINV4, s[1], s[2], o[6]);","  and_15: and4 port map(en, s[0], s[1], s[2], o[7]);","  PSEUDO_INVERT10: inverter port map(s[2], PINV10);","  PSEUDO_INVERT6: inverter port map(s[1], PINV6);","  PSEUDO_INVERT5: inverter port map(s[1], PINV5);","  PSEUDO_INVERT2: inverter port map(s[0], PINV2);","  PSEUDO_INVERT11: inverter port map(s[2], PINV11);","  PSEUDO_INVERT4: inverter port map(s[0], PINV4);","  PSEUDO_INVERT8: inverter port map(s[1], PINV8);","  PSEUDO_INVERT9: inverter port map(s[2], PINV9);","  PSEUDO_INVERT12: inverter port map(s[2], PINV12);","  PSEUDO_INVERT1: inverter port map(s[0], PINV1);","  PSEUDO_INVERT3: inverter port map(s[0], PINV3);","  PSEUDO_INVERT7: inverter port map(s[1], PINV7);",end demux3_8_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'tri32bit{sch}',"entity tri32bit is port(en, in[31], in[30], in[29], in[28], in[27], in[26], in[25], in[24], in[23], in[22], in[21], in[20], in[19], in[18], in[17], in[16], in[15], in[14], in[13], in[12], in[11], in[10], in[9], in[8], in[7], in[6], in[5], in[4], in[3], in[2], in[1], in[0]: in BIT; out[31], out[30], out[29], out[28], out[27], out[26], out[25], out[24], out[23], out[22], out[21], out[20], out[19], out[18], out[17], out[16], out[15], out[14], out[13], out[12], out[11], out[10], out[9], out[8], out[7], out[6], out[5], out[4], out[3], out[2], out[1], out[0]: out BIT);",  end tri32bit;,"",architecture tri32bit_BODY of tri32bit is,"  component tri port(en, in_: in BIT; out_: out BIT);",    end component;,"","",begin,"  tri_0: tri port map(en, in[0], out[0]);","  tri_1: tri port map(en, in[1], out[1]);","  tri_2: tri port map(en, in[2], out[2]);","  tri_3: tri port map(en, in[3], out[3]);","  tri_4: tri port map(en, in[4], out[4]);","  tri_5: tri port map(en, in[5], out[5]);","  tri_6: tri port map(en, in[6], out[6]);","  tri_7: tri port map(en, in[7], out[7]);","  tri_8: tri port map(en, in[8], out[8]);","  tri_9: tri port map(en, in[9], out[9]);","  tri_10: tri port map(en, in[10], out[10]);","  tri_11: tri port map(en, in[11], out[11]);","  tri_12: tri port map(en, in[12], out[12]);","  tri_13: tri port map(en, in[13], out[13]);","  tri_14: tri port map(en, in[14], out[14]);","  tri_15: tri port map(en, in[15], out[15]);","  tri_16: tri port map(en, in[16], out[16]);","  tri_17: tri port map(en, in[17], out[17]);","  tri_18: tri port map(en, in[18], out[18]);","  tri_19: tri port map(en, in[19], out[19]);","  tri_20: tri port map(en, in[20], out[20]);","  tri_21: tri port map(en, in[21], out[21]);","  tri_22: tri port map(en, in[22], out[22]);","  tri_23: tri port map(en, in[23], out[23]);","  tri_24: tri port map(en, in[24], out[24]);","  tri_25: tri port map(en, in[25], out[25]);","  tri_26: tri port map(en, in[26], out[26]);","  tri_27: tri port map(en, in[27], out[27]);","  tri_28: tri port map(en, in[28], out[28]);","  tri_29: tri port map(en, in[29], out[29]);","  tri_30: tri port map(en, in[30], out[30]);","  tri_31: tri port map(en, in[31], out[31]);",end tri32bit_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'tri{sch}',"entity tri is port(en, in_: in BIT; out_: out BIT);",  end tri;,"",architecture tri_BODY of tri is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,  component inverter port(a: in BIT; y: out BIT);,    end component;,"","  signal gnd, vdd, net_22, net_25, net_1, net_19: BIT;","",begin,"  buf_0: inverter port map(in_, net_1);","  buf_1: inverter port map(en, net_25);",  gnd_0: ground port map(gnd);,"  nmos_1: nMOStran port map(net_1, net_22, out_);","  nmos_2: nMOStran port map(en, gnd, net_22);","  pmos_1: PMOStran port map(net_1, out_, net_19);","  pmos_2: PMOStran port map(net_25, net_19, vdd);",  pwr_0: power port map(vdd);,end tri_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell buffer;1{net.als}
Cbuffer;1{net.als}||artwork|1189324996710|1189642000453||FACET_message()S["# Un \"buffer\" plus fort pour envoyer un signal a beaucoup de portes","# Ce \"buffer\" est normalement être un arbre de \"buffer\" si c'est pour un très grand nombre de portes","# Comme le modèle de délais est seulement linéaire avec le fanout, j'ai fait une droite qui est à peu près correcte pour fanout de 9 et 36 (arbre à 2 étages d'inverseurs)","model buffer(a,z)","g1: buffer_(a,z_)","g2: buffer_2(z_,z)","gate buffer_(a,z)",fanout = off,t: delta=221e-12,i: a=L o: z=L,i: a=H o: z=H,t: delta=0,i: a=X o: z=X,load: a=1.0,"gate buffer_2(z_,z)",t: delta=3.9e-12,i: z_=L o: z=L,i: z_=H o: z=H,t: delta=0,i: o: z=X,""]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell debug_ecrire;3{ic}
Cdebug_ecrire;3{ic}||artwork|1189705254265|1189705325625|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NOpened-Thicker-Polygon|art@1||0|0|6|14|||SCHEM_function(D5G2;)S[debug,ecrire]|trace()V[-3/-7,-3/7,3/7,3/-7,-3/-7]
Nschematic:Bus_Pin|pin@0||-5|6||||
Nschematic:Wire_Pin|pin@1||-3|6||||
Nschematic:Bus_Pin|pin@2||-5|4||||
Nschematic:Wire_Pin|pin@3||-3|4||||
Nschematic:Bus_Pin|pin@4||5|3||||
Nschematic:Wire_Pin|pin@5||3|3||||
Nschematic:Bus_Pin|pin@6||-5|2||||
Nschematic:Wire_Pin|pin@7||-3|2||||
Nschematic:Bus_Pin|pin@8||5|1||||
Nschematic:Wire_Pin|pin@9||3|1||||
Nschematic:Bus_Pin|pin@10||-5|0||||
Ngeneric:Invisible-Pin|pin@11||-3|0|1|1||
Nschematic:Bus_Pin|pin@12||-5|-2||||
Ngeneric:Invisible-Pin|pin@13||-3|-2|1|1||
Nschematic:Bus_Pin|pin@14||5|-1||||
Ngeneric:Invisible-Pin|pin@15||3|-1|1|1||
Nschematic:Bus_Pin|pin@16||-5|-4||||
Ngeneric:Invisible-Pin|pin@17||-3|-4|1|1||
Nschematic:Bus_Pin|pin@18||-5|-6||||
Ngeneric:Invisible-Pin|pin@19||-3|-6|1|1||
Nschematic:Bus_Pin|pin@20||5|-3||||
Ngeneric:Invisible-Pin|pin@21||3|-3|1|1||
Aschematic:wire|net@0|||0|pin@1||-3|6|pin@0||-5|6
Aschematic:wire|net@1|||0|pin@3||-3|4|pin@2||-5|4
Aschematic:wire|net@2|||1800|pin@5||3|3|pin@4||5|3
Aschematic:wire|net@3|||0|pin@7||-3|2|pin@6||-5|2
Aschematic:wire|net@4|||1800|pin@9||3|1|pin@8||5|1
Aschematic:bus|net@5|||IJ0|pin@11||-3|0|pin@10||-5|0
Aschematic:bus|net@6|||IJ0|pin@13||-3|-2|pin@12||-5|-2
Aschematic:bus|net@7|||IJ1800|pin@15||3|-1|pin@14||5|-1
Aschematic:bus|net@8|||IJ0|pin@17||-3|-4|pin@16||-5|-4
Aschematic:bus|net@9|||IJ0|pin@19||-3|-6|pin@18||-5|-6
Aschematic:bus|net@10|||IJ1800|pin@21||3|-3|pin@20||5|-3
Eecrire_debug||D5G2;|pin@0||I
Eecrire_normal||D5G2;|pin@2||I
Eecrire_out||D5G2;|pin@4||O
Ehorloge||D5G2;|pin@6||I
Ehorloge_out||D5G2;|pin@8||O
Ereg_debug[2:0]||D5G2;|pin@10||I
Ereg_normal[2:0]||D5G2;|pin@12||I
Ereg_out[2:0]||D5G2;|pin@14||O
Eval_debug[31:0]||D5G2;|pin@16||I
Eval_normal[31:0]||D5G2;|pin@18||I
Eval_out[31:0]||D5G2;|pin@20||O
X

# Cell debug_ecrire;1{net.als}
Cdebug_ecrire;1{net.als}||artwork|1189701441078|1190127159031||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    mar. sept. 18, 2007 10:52:39",#-------------------------------------------------,"","model debug_ecrire(ecrire_debug, ecrire_normal, horloge, reg_debug[2], reg_debug[1], reg_debug[0], reg_normal[2], reg_normal[1], reg_normal[0], val_debug[31], val_debug[30], val_debug[29], val_debug[28], val_debug[27], val_debug[26], val_debug[25], val_debug[24], val_debug[23], val_debug[22], val_debug[21], val_debug[20], val_debug[19], val_debug[18], val_debug[17], val_debug[16], val_debug[15], val_debug[14], val_debug[13], val_debug[12], val_debug[11], val_debug[10], val_debug[9], val_debug[8], val_debug[7], val_debug[6], val_debug[5], val_debug[4], val_debug[3], val_debug[2], val_debug[1], val_debug[0], val_normal[31], val_normal[30], val_normal[29], val_normal[28], val_normal[27], val_normal[26], val_normal[25], val_normal[24], val_normal[23], val_normal[22], val_normal[21], val_normal[20], val_normal[19], val_normal[18], val_normal[17], val_normal[16], val_normal[15], val_normal[14], val_normal[13], val_normal[12], val_normal[11], val_normal[10], val_normal[9], val_normal[8], val_normal[7], val_normal[6], val_normal[5], val_normal[4], val_normal[3], val_normal[2], val_normal[1], val_normal[0], ecrire_out, horloge_out, reg_out[2], reg_out[1], reg_out[0], val_out[31], val_out[30], val_out[29], val_out[28], val_out[27], val_out[26], val_out[25], val_out[24], val_out[23], val_out[22], val_out[21], val_out[20], val_out[19], val_out[18], val_out[17], val_out[16], val_out[15], val_out[14], val_out[13], val_out[12], val_out[11], val_out[10], val_out[9], val_out[8], val_out[7], val_out[6], val_out[5], val_out[4], val_out[3], val_out[2], val_out[1], val_out[0])","buf_1: buffer(ecrire_debug, net_28)","buf_2: buffer(net_28, net_57)","buf_3: buffer(horloge, net_48)","buf_4: buffer(net_57, net_73)","buf_5: buffer(net_73, net_36)","ffdp_0: drff(vdd, horloge, net_24, net_25)","or_1: or2(net_25, net_36, horloge_out)","or_2: or2(ecrire_debug, net_47, net_24)","or_3: nor2(PINV2, horloge, net_47)","or_4: or2(ecrire_debug, ecrire_normal, ecrire_out)",pwr_0: power(vdd),"mux3bit_0: mux3bit(reg_normal[2], reg_normal[1], reg_normal[0], reg_debug[2], reg_debug[1], reg_debug[0], ecrire_debug, reg_out[2], reg_out[1], reg_out[0])","mux32bit_0: mux32bit(val_normal[31], val_normal[30], val_normal[29], val_normal[28], val_normal[27], val_normal[26], val_normal[25], val_normal[24], val_normal[23], val_normal[22], val_normal[21], val_normal[20], val_normal[19], val_normal[18], val_normal[17], val_normal[16], val_normal[15], val_normal[14], val_normal[13], val_normal[12], val_normal[11], val_normal[10], val_normal[9], val_normal[8], val_normal[7], val_normal[6], val_normal[5], val_normal[4], val_normal[3], val_normal[2], val_normal[1], val_normal[0], val_debug[31], val_debug[30], val_debug[29], val_debug[28], val_debug[27], val_debug[26], val_debug[25], val_debug[24], val_debug[23], val_debug[22], val_debug[21], val_debug[20], val_debug[19], val_debug[18], val_debug[17], val_debug[16], val_debug[15], val_debug[14], val_debug[13], val_debug[12], val_debug[11], val_debug[10], val_debug[9], val_debug[8], val_debug[7], val_debug[6], val_debug[5], val_debug[4], val_debug[3], val_debug[2], val_debug[1], val_debug[0], ecrire_debug, val_out[31], val_out[30], val_out[29], val_out[28], val_out[27], val_out[26], val_out[25], val_out[24], val_out[23], val_out[22], val_out[21], val_out[20], val_out[19], val_out[18], val_out[17], val_out[16], val_out[15], val_out[14], val_out[13], val_out[12], val_out[11], val_out[10], val_out[9], val_out[8], val_out[7], val_out[6], val_out[5], val_out[4], val_out[3], val_out[2], val_out[1], val_out[0])","PSEUDO_INVERT2: inverter(net_48, PINV2)","",#********* End of netlist *******************,#< buffer,#< drff,#< or2,#< nor2,#< power,#< mux3bit,#< mux32bit,#< inverter]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell debug_ecrire;1{sch}
Cdebug_ecrire;1{sch}||schematic|1189700509921|1190127141109|
Ngeneric:Facet-Center|art@0||0|0||||AV
NBuffer|buf@1||-11|11||||
NBuffer|buf@2||-5|11||||
NBuffer|buf@3||-32|-13||||
NBuffer|buf@4||1|11||||
NBuffer|buf@5||7|11||||
Idebug_ecrire;3{ic}|debug_ec@2||32|13|||D5G4;
NFlip-Flop|ffdp@0||-8|-2||||6
Imux3bit;1{ic}|mux3bit@0||8|22|||D5G4;
Imux32bit;1{ic}|mux32bit@0||8|36|||D5G4;
NOr|or@1||2|3||||
NOr|or@2||-14|-9||||
NOr|or@3||-24|-11||||
NOr|or@4||-21|28||||
NWire_Pin|pin@0||-36|-2||||
NWire_Pin|pin@7||22|3||||
NWire_Pin|pin@8||-35|11||||
NWire_Pin|pin@12||-8|-8||||
NWire_Pin|pin@13||-15|17||||
NWire_Pin|pin@14||-15|11||||
NBus_Pin|pin@15||-16|20||||
NBus_Pin|pin@16||-16|24||||
NBus_Pin|pin@17||19|22||||
NWire_Pin|pin@18||-3|5||||
NWire_Pin|pin@19||-8|-9||||
NWire_Pin|pin@20||-19|11||||
NWire_Pin|pin@21||-19|-7||||
NWire_Pin|pin@24||-29|-13||||
NWire_Pin|pin@25||-29|-2||||
NWire_Pin|pin@26||-29|-9||||
NWire_Pin|pin@27||-36|-9||||
NWire_Pin|pin@28||-36|-13||||
Ngeneric:Invisible-Pin|pin@29||-13|15|||||ART_message(D6G1;)S["délai asynchrone pour que \"horloge_out\" sorte après \"reg_out\" et \"val_out\"","et que la bascule \"clr\" à temps"]
Ngeneric:Invisible-Pin|pin@30||-29|-15|||||ART_message(D6G1;)S"impulsion sur \"clr\" lorsque \"horloge\" passe de 1 à 0"
Ngeneric:Invisible-Pin|pin@31||-10|-11|||||ART_message(D6G1;)S[on coupe l'horloge normale si on écrit,"(notéz que le délais asynchrone en haut doit être plus long que le délais du \"ou\" et de la bascule)"]
NWire_Pin|pin@34||-3|7||||
NWire_Pin|pin@36||-27|11||||
NWire_Pin|pin@37||-27|26||||
NWire_Pin|pin@38||-35|30||||
NWire_Pin|pin@39||19|28||||
NBus_Pin|pin@40||19|36||||
NBus_Pin|pin@41||-35|38||||
NBus_Pin|pin@42||-35|34||||
NWire_Pin|pin@43||10|11||||
NWire_Pin|pin@44||10|7||||
NPower|pwr@0||-15|1||||
Awire|net@19|||1800|pwr@0||-15|1|ffdp@0|i1|-11|1
Awire|net@24|||2700|pin@12||-8|-8|ffdp@0|clear|-8|-7
Awire|net@25|||1800|ffdp@0|q|-5|1|or@1|a|-1.5|1
Awire|net@27|||1800|pin@36||-27|11|pin@20||-19|11
Awire|net@28|||1800|buf@1|y|-9|11|buf@2|a|-8|11
Awire|net@29|||0|mux3bit@0|s|8|17|pin@13||-15|17
Awire|net@30|||1800|pin@14||-15|11|buf@1|a|-14|11
Awire|net@31|||900|pin@13||-15|17|pin@14||-15|11
Abus|net@32|||IJ0|mux3bit@0|b[3:0]|4|20|pin@15||-16|20
Abus|net@33|||IJ0|mux3bit@0|a[3:0]|4|24|pin@16||-16|24
Abus|net@34|||IJ1800|mux3bit@0|c[3:0]|12|22|pin@17||19|22
Awire|net@36|||1800|pin@18||-3|5|or@1|a|-1.5|5
Awire|net@37|||0|pin@7||22|3|or@1|y|6.5|3
Awire|net@38|||1800|or@2|y|-9.5|-9|pin@19||-8|-9
Awire|net@39|||2700|pin@19||-8|-9|pin@12||-8|-8
Awire|net@40|||1800|pin@20||-19|11|pin@14||-15|11
Awire|net@41|||900|pin@20||-19|11|pin@21||-19|-7
Awire|net@42|||1800|pin@21||-19|-7|or@2|a|-17.5|-7
Awire|net@46|||0|ffdp@0|ck|-11|-2|pin@25||-29|-2
Awire|net@47|||G1800|or@3|y|-19.5|-11|or@2|a|-17.5|-11
Awire|net@48|||G0|or@3|a|-27.5|-13|pin@24||-29|-13
Awire|net@49|||0|pin@25||-29|-2|pin@0||-36|-2
Awire|net@50|||2700|pin@26||-29|-9|pin@25||-29|-2
Awire|net@52|||0|or@3|a|-27.5|-9|pin@26||-29|-9
Awire|net@53|||1800|buf@3|y|-30|-13|pin@24||-29|-13
Awire|net@54|||0|pin@26||-29|-9|pin@27||-36|-9
Awire|net@55|||900|pin@27||-36|-9|pin@28||-36|-13
Awire|net@56|||1800|pin@28||-36|-13|buf@3|a|-35|-13
Awire|net@57|||1800|buf@2|y|-3|11|buf@4|a|-2|11
Awire|net@62|||900|pin@34||-3|7|pin@18||-3|5
Awire|net@63|||1800|pin@8||-35|11|pin@36||-27|11
Awire|net@64|||2700|pin@36||-27|11|pin@37||-27|26
Awire|net@65|||1800|pin@37||-27|26|or@4|a|-24.5|26
Awire|net@66|||0|or@4|a|-24.5|30|pin@38||-35|30
Awire|net@67|||1800|or@4|y|-16.5|28|pin@39||19|28
Awire|net@68|||2700|mux3bit@0|s|8|17|mux32bit@0|s|8|31
Abus|net@69|||IJ1800|mux32bit@0|o[2:0]|12|36|pin@40||19|36
Abus|net@70|||IJ0|mux32bit@0|i0[2:0]|4|38|pin@41||-35|38
Abus|net@71|||IJ0|mux32bit@0|i1[2:0]|4|34|pin@42||-35|34
Awire|net@73|||1800|buf@4|y|3|11|buf@5|a|4|11
Awire|net@74|||1800|buf@5|y|9|11|pin@43||10|11
Awire|net@75|||900|pin@43||10|11|pin@44||10|7
Awire|net@77|||1800|pin@34||-3|7|pin@44||10|7
Eecrire|ecrire_debug|D5G2;|pin@8||I
Eecrire_normal||D5G2;|pin@38||I
Eecrire_out||D5G2;|pin@39||O
Ehorloge||D5G2;|pin@0||I
Ehorloge_out||D5G2;|pin@7||O
Ereg_ecrire|reg_debug[2:0]|D5G2;|pin@15||I
Ereg_normal|reg_normal[2:0]|D5G2;|pin@16||I
Ereg|reg_out[2:0]|D5G2;|pin@17||O
Eval_debug[31:0]||D5G2;|pin@42||I
Eval_normal[31:0]||D5G2;|pin@41||I
Eval_out[31:0]||D5G2;|pin@40||O
X

# Cell debug_ecrire;1{vhdl}
Cdebug_ecrire;1{vhdl}||artwork|1189701441062|1190127159031||FACET_message()S[-- VHDL automatically generated by Electric 8.05 for cell 'debug_ecrire{sch}',"entity debug_ecrire is port(ecrire_debug, ecrire_normal, horloge, reg_debug[2], reg_debug[1], reg_debug[0], reg_normal[2], reg_normal[1], reg_normal[0], val_debug[31], val_debug[30], val_debug[29], val_debug[28], val_debug[27], val_debug[26], val_debug[25], val_debug[24], val_debug[23], val_debug[22], val_debug[21], val_debug[20], val_debug[19], val_debug[18], val_debug[17], val_debug[16], val_debug[15], val_debug[14], val_debug[13], val_debug[12], val_debug[11], val_debug[10], val_debug[9], val_debug[8], val_debug[7], val_debug[6], val_debug[5], val_debug[4], val_debug[3], val_debug[2], val_debug[1], val_debug[0], val_normal[31], val_normal[30], val_normal[29], val_normal[28], val_normal[27], val_normal[26], val_normal[25], val_normal[24], val_normal[23], val_normal[22], val_normal[21], val_normal[20], val_normal[19], val_normal[18], val_normal[17], val_normal[16], val_normal[15], val_normal[14], val_normal[13], val_normal[12], val_normal[11], val_normal[10], val_normal[9], val_normal[8], val_normal[7], val_normal[6], val_normal[5], val_normal[4], val_normal[3], val_normal[2], val_normal[1], val_normal[0]: in BIT; ecrire_out, horloge_out, reg_out[2], reg_out[1], reg_out[0], val_out[31], val_out[30], val_out[29], val_out[28], val_out[27], val_out[26], val_out[25], val_out[24], val_out[23], val_out[22], val_out[21], val_out[20], val_out[19], val_out[18], val_out[17], val_out[16], val_out[15], val_out[14], val_out[13], val_out[12], val_out[11], val_out[10], val_out[9], val_out[8], val_out[7], val_out[6], val_out[5], val_out[4], val_out[3], val_out[2], val_out[1], val_out[0]: out BIT);",  end debug_ecrire;,"",architecture debug_ecrire_BODY of debug_ecrire is,  component buffer port(a: in BIT; y: out BIT);,    end component;,"  component drff port(i1, ck, clear: in BIT; q: out BIT);",    end component;,"  component mux3bit port(i0[2], i0[1], i0[0], i1[2], i1[1], i1[0], s: in BIT; o[2], o[1], o[0]: out BIT);",    end component;,"  component mux32bit port(i0[31], i0[30], i0[29], i0[28], i0[27], i0[26], i0[25], i0[24], i0[23], i0[22], i0[21], i0[20], i0[19], i0[18], i0[17], i0[16], i0[15], i0[14], i0[13], i0[12], i0[11], i0[10], i0[9], i0[8], i0[7], i0[6], i0[5], i0[4], i0[3], i0[2], i0[1], i0[0], i1[31], i1[30], i1[29], i1[28], i1[27], i1[26], i1[25], i1[24], i1[23], i1[22], i1[21], i1[20], i1[19], i1[18], i1[17], i1[16], i1[15], i1[14], i1[13], i1[12], i1[11], i1[10], i1[9], i1[8], i1[7], i1[6], i1[5], i1[4], i1[3], i1[2], i1[1], i1[0], s: in BIT; o[31], o[30], o[29], o[28], o[27], o[26], o[25], o[24], o[23], o[22], o[21], o[20], o[19], o[18], o[17], o[16], o[15], o[14], o[13], o[12], o[11], o[10], o[9], o[8], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0]: out BIT);",    end component;,"  component or2 port(a1, a2: in BIT; y: out BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,  component inverter port(a: in BIT; y: out BIT);,    end component;,"  component nor2 port(a1, a2: in BIT; y: out BIT);",    end component;,"","  signal net_25, net_24, net_28, PINV2, net_47, net_48, net_36, net_73, vdd, ",    net_57: BIT;,"",begin,"  buf_1: buffer port map(ecrire_debug, net_28);","  buf_2: buffer port map(net_28, net_57);","  buf_3: buffer port map(horloge, net_48);","  buf_4: buffer port map(net_57, net_73);","  buf_5: buffer port map(net_73, net_36);","  ffdp_0: drff port map(vdd, horloge, net_24, net_25);","  or_1: or2 port map(net_25, net_36, horloge_out);","  or_2: or2 port map(ecrire_debug, net_47, net_24);","  or_3: nor2 port map(PINV2, horloge, net_47);","  or_4: or2 port map(ecrire_debug, ecrire_normal, ecrire_out);",  pwr_0: power port map(vdd);,"  mux3bit_0: mux3bit port map(reg_normal[2], reg_normal[1], reg_normal[0], reg_debug[2], reg_debug[1], reg_debug[0], ecrire_debug, reg_out[2], reg_out[1], reg_out[0]);","  mux32bit_0: mux32bit port map(val_normal[31], val_normal[30], val_normal[29], val_normal[28], val_normal[27], val_normal[26], val_normal[25], val_normal[24], val_normal[23], val_normal[22], val_normal[21], val_normal[20], val_normal[19], val_normal[18], val_normal[17], val_normal[16], val_normal[15], val_normal[14], val_normal[13], val_normal[12], val_normal[11], val_normal[10], val_normal[9], val_normal[8], val_normal[7], val_normal[6], val_normal[5], val_normal[4], val_normal[3], val_normal[2], val_normal[1], val_normal[0], val_debug[31], val_debug[30], val_debug[29], val_debug[28], val_debug[27], val_debug[26], val_debug[25], val_debug[24], val_debug[23], val_debug[22], val_debug[21], val_debug[20], val_debug[19], val_debug[18], val_debug[17], val_debug[16], val_debug[15], val_debug[14], val_debug[13], val_debug[12], val_debug[11], val_debug[10], val_debug[9], val_debug[8], val_debug[7], val_debug[6], val_debug[5], val_debug[4], val_debug[3], val_debug[2], val_debug[1], val_debug[0], ecrire_debug, val_out[31], val_out[30], val_out[29], val_out[28], val_out[27], val_out[26], val_out[25], val_out[24], val_out[23], val_out[22], val_out[21], val_out[20], val_out[19], val_out[18], val_out[17], val_out[16], val_out[15], val_out[14], val_out[13], val_out[12], val_out[11], val_out[10], val_out[9], val_out[8], val_out[7], val_out[6], val_out[5], val_out[4], val_out[3], val_out[2], val_out[1], val_out[0]);","  PSEUDO_INVERT2: inverter port map(net_48, PINV2);",end debug_ecrire_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'mux3bit{sch}',"entity mux3bit is port(i0[2], i0[1], i0[0], i1[2], i1[1], i1[0], s: in BIT; o[2], o[1], o[0]: out BIT);",  end mux3bit;,"",architecture mux3bit_BODY of mux3bit is,"  component mux2_1 port(i0, i1, s: in BIT; o: out BIT);",    end component;,"","",begin,"  mux2_1_0: mux2_1 port map(i0[0], i1[0], s, o[0]);","  mux2_1_1: mux2_1 port map(i0[1], i1[1], s, o[1]);","  mux2_1_2: mux2_1 port map(i0[2], i1[2], s, o[2]);",end mux3bit_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'mux2_1{sch}',"entity mux2_1 is port(i0, i1, s: in BIT; o: out BIT);",  end mux2_1;,"",architecture mux2_1_BODY of mux2_1 is,  component inverter port(a: in BIT; y: out BIT);,    end component;,"  component nand2 port(a1, a2: in BIT; y: out BIT);",    end component;,"","  signal net_21, net_24, PINV4: BIT;","",begin,"  and_0: nand2 port map(i0, PINV4, net_21);","  and_1: nand2 port map(i1, s, net_24);","  and_2: nand2 port map(net_21, net_24, o);","  PSEUDO_INVERT4: inverter port map(s, PINV4);",end mux2_1_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'mux32bit{sch}',"entity mux32bit is port(i0[31], i0[30], i0[29], i0[28], i0[27], i0[26], i0[25], i0[24], i0[23], i0[22], i0[21], i0[20], i0[19], i0[18], i0[17], i0[16], i0[15], i0[14], i0[13], i0[12], i0[11], i0[10], i0[9], i0[8], i0[7], i0[6], i0[5], i0[4], i0[3], i0[2], i0[1], i0[0], i1[31], i1[30], i1[29], i1[28], i1[27], i1[26], i1[25], i1[24], i1[23], i1[22], i1[21], i1[20], i1[19], i1[18], i1[17], i1[16], i1[15], i1[14], i1[13], i1[12], i1[11], i1[10], i1[9], i1[8], i1[7], i1[6], i1[5], i1[4], i1[3], i1[2], i1[1], i1[0], s: in BIT; o[31], o[30], o[29], o[28], o[27], o[26], o[25], o[24], o[23], o[22], o[21], o[20], o[19], o[18], o[17], o[16], o[15], o[14], o[13], o[12], o[11], o[10], o[9], o[8], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0]: out BIT);",  end mux32bit;,"",architecture mux32bit_BODY of mux32bit is,  component buffer port(a: in BIT; y: out BIT);,    end component;,"  component mux2_1 port(i0, i1, s: in BIT; o: out BIT);",    end component;,"",  signal net_22: BIT;,"",begin,"  buf_0: buffer port map(s, net_22);","  mux2_1_0: mux2_1 port map(i0[0], i1[0], net_22, o[0]);","  mux2_1_1: mux2_1 port map(i0[1], i1[1], net_22, o[1]);","  mux2_1_2: mux2_1 port map(i0[2], i1[2], net_22, o[2]);","  mux2_1_3: mux2_1 port map(i0[3], i1[3], net_22, o[3]);","  mux2_1_4: mux2_1 port map(i0[4], i1[4], net_22, o[4]);","  mux2_1_5: mux2_1 port map(i0[5], i1[5], net_22, o[5]);","  mux2_1_6: mux2_1 port map(i0[6], i1[6], net_22, o[6]);","  mux2_1_7: mux2_1 port map(i0[7], i1[7], net_22, o[7]);","  mux2_1_8: mux2_1 port map(i0[8], i1[8], net_22, o[8]);","  mux2_1_9: mux2_1 port map(i0[9], i1[9], net_22, o[9]);","  mux2_1_10: mux2_1 port map(i0[10], i1[10], net_22, o[10]);","  mux2_1_11: mux2_1 port map(i0[11], i1[11], net_22, o[11]);","  mux2_1_12: mux2_1 port map(i0[12], i1[12], net_22, o[12]);","  mux2_1_13: mux2_1 port map(i0[13], i1[13], net_22, o[13]);","  mux2_1_14: mux2_1 port map(i0[14], i1[14], net_22, o[14]);","  mux2_1_15: mux2_1 port map(i0[15], i1[15], net_22, o[15]);","  mux2_1_16: mux2_1 port map(i0[16], i1[16], net_22, o[16]);","  mux2_1_17: mux2_1 port map(i0[17], i1[17], net_22, o[17]);","  mux2_1_18: mux2_1 port map(i0[18], i1[18], net_22, o[18]);","  mux2_1_19: mux2_1 port map(i0[19], i1[19], net_22, o[19]);","  mux2_1_20: mux2_1 port map(i0[20], i1[20], net_22, o[20]);","  mux2_1_21: mux2_1 port map(i0[21], i1[21], net_22, o[21]);","  mux2_1_22: mux2_1 port map(i0[22], i1[22], net_22, o[22]);","  mux2_1_23: mux2_1 port map(i0[23], i1[23], net_22, o[23]);","  mux2_1_24: mux2_1 port map(i0[24], i1[24], net_22, o[24]);","  mux2_1_25: mux2_1 port map(i0[25], i1[25], net_22, o[25]);","  mux2_1_26: mux2_1 port map(i0[26], i1[26], net_22, o[26]);","  mux2_1_27: mux2_1 port map(i0[27], i1[27], net_22, o[27]);","  mux2_1_28: mux2_1 port map(i0[28], i1[28], net_22, o[28]);","  mux2_1_29: mux2_1 port map(i0[29], i1[29], net_22, o[29]);","  mux2_1_30: mux2_1 port map(i0[30], i1[30], net_22, o[30]);","  mux2_1_31: mux2_1 port map(i0[31], i1[31], net_22, o[31]);",end mux32bit_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell dec3_8;1{ic}
Cdec3_8;1{ic}||artwork|1189193751421|1189232723484|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NOpened-Thicker-Polygon|art@1||0|0|6|10|||SCHEM_function(D5G2;)S[dec,3->8]|trace()V[-3/-5,-3/5,3/5,3/-5,-3/-5]
Nschematic:Bus_Pin|pin@0||5|0||||
Ngeneric:Invisible-Pin|pin@1||3|0|1|1||
Nschematic:Bus_Pin|pin@2||-5|0||||
Ngeneric:Invisible-Pin|pin@3||-3|0|1|1||
Aschematic:bus|net@0|||IJ1800|pin@1||3|0|pin@0||5|0
Aschematic:bus|net@1|||IJ0|pin@3||-3|0|pin@2||-5|0
Eo[31:0]|o[7:0]|D5G2;|pin@0||O
Es[4:0]|s[2:0]|D5G2;|pin@2||I
X

# Cell dec3_8;1{net.als}
Cdec3_8;1{net.als}||artwork|1189194880078|1189232389953||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    sam. sept. 08, 2007 02:19:49",#-------------------------------------------------,"","model dec3_8(s[2], s[1], s[0], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0])","and_0: and3(PINV1, PINV5, PINV9, o[0])","and_1: and3(s[0], PINV8, PINV11, o[1])","and_2: and3(PINV3, s[1], PINV12, o[2])","and_3: and3(s[0], s[1], PINV10, o[3])","and_4: and3(PINV2, PINV6, s[2], o[4])","and_5: and3(s[0], PINV7, s[2], o[5])","and_6: and3(PINV4, s[1], s[2], o[6])","and_7: and3(s[0], s[1], s[2], o[7])","PSEUDO_INVERT1: inverter(s[0], PINV1)","PSEUDO_INVERT10: inverter(s[2], PINV10)","PSEUDO_INVERT5: inverter(s[1], PINV5)","PSEUDO_INVERT11: inverter(s[2], PINV11)","PSEUDO_INVERT6: inverter(s[1], PINV6)","PSEUDO_INVERT9: inverter(s[2], PINV9)","PSEUDO_INVERT2: inverter(s[0], PINV2)","PSEUDO_INVERT3: inverter(s[0], PINV3)","PSEUDO_INVERT12: inverter(s[2], PINV12)","PSEUDO_INVERT7: inverter(s[1], PINV7)","PSEUDO_INVERT8: inverter(s[1], PINV8)","PSEUDO_INVERT4: inverter(s[0], PINV4)","",#********* End of netlist *******************,"",# Built-in model for and3,"model and3(a1,a2,a3,z)","g1: and3fun(a1,a2,a3,out)","g2: and3buf(out,z)","gate and3fun(a1,a2,a3,z)",t: delta=1.33e-9,i: a1=L o: z=H,i: a2=L o: z=H,i: a3=L o: z=H,t: delta=1.07e-9,i: a1=H a2=H a3=H o: z=L,t: delta=0,i: o: z=X,load: a1=1.0 a2=1.0 a3=1.0,"gate and3buf(in,out)",t: delta=0.56e-9,i: in=H    o: out=L,t: delta=0.41e-9,i: in=L    o: out=H,t: delta=0,i: in=X    o: out=X,"",# Built-in model for inverter,"gate inverter(a,z)",t: delta=1.33e-9,i: a=L o: z=H,t: delta=1.07e-9,i: a=H o: z=L,t: delta=0,i: a=X o: z=X,load: a=1.0]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell dec3_8;1{sch}
Cdec3_8;1{sch}||schematic|1189190077796|1189329364413|
NAnd|and@0||-2|5||||
NAnd|and@1||-2|12||||
NAnd|and@2||-2|19||||
NAnd|and@3||-2|26||||
NAnd|and@4||-2|33||||
NAnd|and@5||-2|40||||
NAnd|and@6||-2|47||||
NAnd|and@7||-2|54||||
Ngeneric:Facet-Center|art@0||0|0||||AV
Idec3_8;1{ic}|dec5_32@0||30|6|||D5G4;
NBus_Pin|pin@171||8|2||||
NBus_Pin|pin@172||-16|2||||
NBus_Pin|pin@174||8|5||||
NBus_Pin|pin@175||8|12||||
NBus_Pin|pin@177||-16|3||||
NBus_Pin|pin@178||-16|5||||
NBus_Pin|pin@179||-16|7||||
NBus_Pin|pin@182||-16|10||||
NBus_Pin|pin@183||-16|12||||
NBus_Pin|pin@184||-16|14||||
NBus_Pin|pin@187||-16|17||||
NBus_Pin|pin@188||-16|19||||
NBus_Pin|pin@189||-16|21||||
NBus_Pin|pin@192||-16|24||||
NBus_Pin|pin@193||-16|26||||
NBus_Pin|pin@194||-16|28||||
NBus_Pin|pin@197||-16|31||||
NBus_Pin|pin@198||-16|33||||
NBus_Pin|pin@199||-16|35||||
NBus_Pin|pin@202||-16|38||||
NBus_Pin|pin@203||-16|40||||
NBus_Pin|pin@204||-16|42||||
NBus_Pin|pin@207||-16|45||||
NBus_Pin|pin@208||-16|47||||
NBus_Pin|pin@209||-16|49||||
NBus_Pin|pin@212||-16|52||||
NBus_Pin|pin@213||-16|54||||
NBus_Pin|pin@214||-16|56||||
NBus_Pin|pin@217||8|54||||
NBus_Pin|pin@218||8|47||||
NBus_Pin|pin@219||8|40||||
NBus_Pin|pin@220||8|33||||
NBus_Pin|pin@221||8|26||||
NBus_Pin|pin@222||8|19||||
NBus_Pin|pin@473||16|2||||
NBus_Pin|pin@474||-23|2||||
Abus|net@20|||IJ2700|pin@174||8|5|pin@175||8|12
Abus|net@21|||IJ2700|pin@171||8|2|pin@174||8|5
Abus|net@23|||IJ2700|pin@222||8|19|pin@221||8|26
Abus|net@28|||IJ2700|pin@172||-16|2|pin@177||-16|3
Abus|net@30|||IJ2700|pin@177||-16|3|pin@178||-16|5
Abus|net@32|||IJ2700|pin@178||-16|5|pin@179||-16|7
Abus|net@45|||IJ2700|pin@182||-16|10|pin@183||-16|12
Abus|net@47|||IJ2700|pin@183||-16|12|pin@184||-16|14
Abus|net@55|||IJ2700|pin@187||-16|17|pin@188||-16|19
Abus|net@57|||IJ2700|pin@188||-16|19|pin@189||-16|21
Abus|net@65|||IJ2700|pin@192||-16|24|pin@193||-16|26
Abus|net@67|||IJ2700|pin@193||-16|26|pin@194||-16|28
Abus|net@75|||IJ2700|pin@197||-16|31|pin@198||-16|33
Abus|net@77|||IJ2700|pin@198||-16|33|pin@199||-16|35
Abus|net@85|||IJ2700|pin@202||-16|38|pin@203||-16|40
Abus|net@87|||IJ2700|pin@203||-16|40|pin@204||-16|42
Abus|net@95|||IJ2700|pin@207||-16|45|pin@208||-16|47
Abus|net@97|||IJ2700|pin@208||-16|47|pin@209||-16|49
Abus|net@105|||IJ2700|pin@212||-16|52|pin@213||-16|54
Abus|net@107|||IJ2700|pin@213||-16|54|pin@214||-16|56
Abus|net@114|||IJ2700|pin@218||8|47|pin@217||8|54
Abus|net@116|||IJ2700|pin@219||8|40|pin@218||8|47
Abus|net@118|||IJ2700|pin@220||8|33|pin@219||8|40
Abus|net@120|||IJ2700|pin@221||8|26|pin@220||8|33
Abus|net@122|||IJ2700|pin@175||8|12|pin@222||8|19
Abus|net@373|||IJ1800|pin@171||8|2|pin@473||16|2
Abus|net@374|||IJ0|pin@172||-16|2|pin@474||-23|2
Abus|net@478|||IJ900|pin@182||-16|10|pin@179||-16|7
Abus|net@480|||IJ900|pin@187||-16|17|pin@184||-16|14
Abus|net@482|||IJ2700|pin@189||-16|21|pin@192||-16|24
Abus|net@484|||IJ900|pin@197||-16|31|pin@194||-16|28
Abus|net@486|||IJ2700|pin@204||-16|42|pin@207||-16|45
Abus|net@488|||IJ2700|pin@209||-16|49|pin@212||-16|52
Abus|net@491|||IJ900|pin@202||-16|38|pin@199||-16|35
Awire|o[0]|D5G1;||0|pin@174||8|5|and@0|y|1.5|5
Awire|o[1]|D5G1;||0|pin@175||8|12|and@1|y|1.5|12
Awire|o[2]|D5G1;||1800|and@2|y|1.5|19|pin@222||8|19
Awire|o[3]|D5G1;||1800|and@3|y|1.5|26|pin@221||8|26
Awire|o[4]|D5G1;||1800|and@4|y|1.5|33|pin@220||8|33
Awire|o[5]|D5G1;||1800|and@5|y|1.5|40|pin@219||8|40
Awire|o[6]|D5G1;||1800|and@6|y|1.5|47|pin@218||8|47
Awire|o[7]|D5G1;||1800|and@7|y|1.5|54|pin@217||8|54
Awire|s[0]|D5G1;||N1800|pin@177||-16|3|and@0|a|-6|3
Awire|s[0]|D5G1;||1800|pin@202||-16|38|and@5|a|-6|38
Awire|s[0]|D5G1;||1800|pin@192||-16|24|and@3|a|-6|24
Awire|s[0]|D5G1;||N1800|pin@197||-16|31|and@4|a|-6|31
Awire|s[0]|D5G1;||1800|pin@182||-16|10|and@1|a|-6|10
Awire|s[0]|D5G1;||N1800|pin@187||-16|17|and@2|a|-6|17
Awire|s[0]|D5G1;||N1800|pin@207||-16|45|and@6|a|-6|45
Awire|s[0]|D5G1;||1800|pin@212||-16|52|and@7|a|-6|52
Awire|s[1]|D5G1;||N1800|pin@178||-16|5|and@0|a|-6|5
Awire|s[1]|D5G1;||N1800|pin@198||-16|33|and@4|a|-6|33
Awire|s[1]|D5G1;||1800|pin@193||-16|26|and@3|a|-6|26
Awire|s[1]|D5G1;||N1800|pin@203||-16|40|and@5|a|-6|40
Awire|s[1]|D5G1;||N1800|pin@183||-16|12|and@1|a|-6|12
Awire|s[1]|D5G1;||1800|pin@188||-16|19|and@2|a|-6|19
Awire|s[1]|D5G1;||1800|pin@208||-16|47|and@6|a|-6|47
Awire|s[1]|D5G1;||1800|pin@213||-16|54|and@7|a|-6|54
Awire|s[2]|D5G1;||N1800|pin@179||-16|7|and@0|a|-6|7
Awire|s[2]|D5G1;||1800|pin@199||-16|35|and@4|a|-6|35
Awire|s[2]|D5G1;||N1800|pin@194||-16|28|and@3|a|-6|28
Awire|s[2]|D5G1;||1800|pin@204||-16|42|and@5|a|-6|42
Awire|s[2]|D5G1;||N1800|pin@184||-16|14|and@1|a|-6|14
Awire|s[2]|D5G1;||N1800|pin@189||-16|21|and@2|a|-6|21
Awire|s[2]|D5G1;||1800|pin@209||-16|49|and@6|a|-6|49
Awire|s[2]|D5G1;||1800|pin@214||-16|56|and@7|a|-6|56
Eo[31:0]|o[7:0]|D5G2;|pin@473||O
Es[4:0]|s[2:0]|D5G2;|pin@474||I
X

# Cell dec3_8;1{vhdl}
Cdec3_8;1{vhdl}||artwork|1189194880062|1189232389953||FACET_message()S[-- VHDL automatically generated by Electric 8.05 for cell 'dec3_8{sch}',"entity dec3_8 is port(s[2], s[1], s[0]: in BIT; o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0]: out BIT);",  end dec3_8;,"",architecture dec3_8_BODY of dec3_8 is,"  component and3 port(a1, a2, a3: in BIT; y: out BIT);",    end component;,  component inverter port(a: in BIT; y: out BIT);,    end component;,"","  signal PINV11, PINV10, PINV12, PINV9, PINV8, PINV7, PINV6, PINV5, PINV4, PINV3, ","    PINV2, PINV1: BIT;","",begin,"  and_0: and3 port map(PINV1, PINV5, PINV9, o[0]);","  and_1: and3 port map(s[0], PINV8, PINV11, o[1]);","  and_2: and3 port map(PINV3, s[1], PINV12, o[2]);","  and_3: and3 port map(s[0], s[1], PINV10, o[3]);","  and_4: and3 port map(PINV2, PINV6, s[2], o[4]);","  and_5: and3 port map(s[0], PINV7, s[2], o[5]);","  and_6: and3 port map(PINV4, s[1], s[2], o[6]);","  and_7: and3 port map(s[0], s[1], s[2], o[7]);","  PSEUDO_INVERT1: inverter port map(s[0], PINV1);","  PSEUDO_INVERT10: inverter port map(s[2], PINV10);","  PSEUDO_INVERT5: inverter port map(s[1], PINV5);","  PSEUDO_INVERT11: inverter port map(s[2], PINV11);","  PSEUDO_INVERT6: inverter port map(s[1], PINV6);","  PSEUDO_INVERT9: inverter port map(s[2], PINV9);","  PSEUDO_INVERT2: inverter port map(s[0], PINV2);","  PSEUDO_INVERT3: inverter port map(s[0], PINV3);","  PSEUDO_INVERT12: inverter port map(s[2], PINV12);","  PSEUDO_INVERT7: inverter port map(s[1], PINV7);","  PSEUDO_INVERT8: inverter port map(s[1], PINV8);","  PSEUDO_INVERT4: inverter port map(s[0], PINV4);",end dec3_8_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell dec5_32;1{ic}
Cdec5_32;1{ic}||artwork|1189193751421|1189193807437|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NOpened-Thicker-Polygon|art@1||0|0|6|10|||SCHEM_function(D5G2;)S[dec,5->32]|trace()V[-3/-5,-3/5,3/5,3/-5,-3/-5]
Nschematic:Bus_Pin|pin@0||5|0||||
Ngeneric:Invisible-Pin|pin@1||3|0|1|1||
Nschematic:Bus_Pin|pin@2||-5|0||||
Ngeneric:Invisible-Pin|pin@3||-3|0|1|1||
Aschematic:bus|net@0|||IJ1800|pin@1||3|0|pin@0||5|0
Aschematic:bus|net@1|||IJ0|pin@3||-3|0|pin@2||-5|0
Eo[31:0]||D5G2;|pin@0||O
Es[4:0]||D5G2;|pin@2||I
X

# Cell dec5_32;1{net.als}
Cdec5_32;1{net.als}||artwork|1189194880078|1189230480687||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    sam. sept. 08, 2007 01:48:00",#-------------------------------------------------,"","model dec5_32(s[4], s[3], s[2], s[1], s[0], o[31], o[30], o[29], o[28], o[27], o[26], o[25], o[24], o[23], o[22], o[21], o[20], o[19], o[18], o[17], o[16], o[15], o[14], o[13], o[12], o[11], o[10], o[9], o[8], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0])","and_0: and5(PINV1, PINV17, PINV33, PINV49, PINV65, o[0])","and_1: and5(s[0], PINV20, PINV35, PINV54, PINV70, o[1])","and_2: and5(PINV3, s[1], PINV36, PINV53, PINV69, o[2])","and_3: and5(s[0], s[1], PINV34, PINV52, PINV66, o[3])","and_4: and5(PINV2, PINV18, s[2], PINV50, PINV67, o[4])","and_5: and5(s[0], PINV19, s[2], PINV51, PINV68, o[5])","and_6: and5(PINV4, s[1], s[2], PINV55, PINV71, o[6])","and_7: and5(s[0], s[1], s[2], PINV56, PINV72, o[7])","and_8: and5(PINV5, PINV21, PINV39, s[3], PINV79, o[8])","and_9: and5(s[0], PINV24, PINV40, s[3], PINV80, o[9])","and_10: and5(PINV6, s[1], PINV37, s[3], PINV73, o[10])","and_11: and5(s[0], s[1], PINV38, s[3], PINV74, o[11])","and_12: and5(PINV7, PINV22, s[2], s[3], PINV77, o[12])","and_13: and5(s[0], PINV23, s[2], s[3], PINV78, o[13])","and_14: and5(PINV8, s[1], s[2], s[3], PINV75, o[14])","and_15: and5(s[0], s[1], s[2], s[3], PINV76, o[15])","and_16: and5(PINV9, PINV25, PINV41, PINV57, s[4], o[16])","and_17: and5(s[0], PINV28, PINV43, PINV62, s[4], o[17])","and_18: and5(PINV11, s[1], PINV44, PINV61, s[4], o[18])","and_19: and5(s[0], s[1], PINV42, PINV60, s[4], o[19])","and_20: and5(PINV10, PINV26, s[2], PINV58, s[4], o[20])","and_21: and5(s[0], PINV27, s[2], PINV59, s[4], o[21])","and_22: and5(PINV12, s[1], s[2], PINV63, s[4], o[22])","and_23: and5(s[0], s[1], s[2], PINV64, s[4], o[23])","and_24: and5(PINV13, PINV29, PINV47, s[3], s[4], o[24])","and_25: and5(s[0], PINV32, PINV48, s[3], s[4], o[25])","and_26: and5(PINV14, s[1], PINV45, s[3], s[4], o[26])","and_27: and5(s[0], s[1], PINV46, s[3], s[4], o[27])","and_28: and5(PINV15, PINV30, s[2], s[3], s[4], o[28])","and_29: and5(s[0], PINV31, s[2], s[3], s[4], o[29])","and_30: and5(PINV16, s[1], s[2], s[3], s[4], o[30])","and_31: and5(s[0], s[1], s[2], s[3], s[4], o[31])","PSEUDO_INVERT59: inverter(s[3], PINV59)","PSEUDO_INVERT24: inverter(s[1], PINV24)","PSEUDO_INVERT14: inverter(s[0], PINV14)","PSEUDO_INVERT38: inverter(s[2], PINV38)","PSEUDO_INVERT44: inverter(s[2], PINV44)","PSEUDO_INVERT53: inverter(s[3], PINV53)","PSEUDO_INVERT30: inverter(s[1], PINV30)","PSEUDO_INVERT20: inverter(s[1], PINV20)","PSEUDO_INVERT69: inverter(s[4], PINV69)","PSEUDO_INVERT80: inverter(s[4], PINV80)","PSEUDO_INVERT79: inverter(s[4], PINV79)","PSEUDO_INVERT17: inverter(s[1], PINV17)","PSEUDO_INVERT63: inverter(s[3], PINV63)","PSEUDO_INVERT55: inverter(s[3], PINV55)","PSEUDO_INVERT43: inverter(s[2], PINV43)","PSEUDO_INVERT76: inverter(s[4], PINV76)","PSEUDO_INVERT23: inverter(s[1], PINV23)","PSEUDO_INVERT77: inverter(s[4], PINV77)","PSEUDO_INVERT2: inverter(s[0], PINV2)","PSEUDO_INVERT62: inverter(s[3], PINV62)","PSEUDO_INVERT41: inverter(s[2], PINV41)","PSEUDO_INVERT50: inverter(s[3], PINV50)","PSEUDO_INVERT5: inverter(s[0], PINV5)","PSEUDO_INVERT28: inverter(s[1], PINV28)","PSEUDO_INVERT58: inverter(s[3], PINV58)","PSEUDO_INVERT27: inverter(s[1], PINV27)","PSEUDO_INVERT7: inverter(s[0], PINV7)","PSEUDO_INVERT42: inverter(s[2], PINV42)","PSEUDO_INVERT3: inverter(s[0], PINV3)","PSEUDO_INVERT73: inverter(s[4], PINV73)","PSEUDO_INVERT65: inverter(s[4], PINV65)","PSEUDO_INVERT57: inverter(s[3], PINV57)","PSEUDO_INVERT35: inverter(s[2], PINV35)","PSEUDO_INVERT47: inverter(s[2], PINV47)","PSEUDO_INVERT60: inverter(s[3], PINV60)","PSEUDO_INVERT45: inverter(s[2], PINV45)","PSEUDO_INVERT33: inverter(s[2], PINV33)","PSEUDO_INVERT70: inverter(s[4], PINV70)","PSEUDO_INVERT39: inverter(s[2], PINV39)","PSEUDO_INVERT6: inverter(s[0], PINV6)","PSEUDO_INVERT71: inverter(s[4], PINV71)","PSEUDO_INVERT25: inverter(s[1], PINV25)","PSEUDO_INVERT11: inverter(s[0], PINV11)","PSEUDO_INVERT51: inverter(s[3], PINV51)","PSEUDO_INVERT9: inverter(s[0], PINV9)","PSEUDO_INVERT1: inverter(s[0], PINV1)","PSEUDO_INVERT46: inverter(s[2], PINV46)","PSEUDO_INVERT66: inverter(s[4], PINV66)","PSEUDO_INVERT52: inverter(s[3], PINV52)","PSEUDO_INVERT75: inverter(s[4], PINV75)","PSEUDO_INVERT61: inverter(s[3], PINV61)","PSEUDO_INVERT18: inverter(s[1], PINV18)","PSEUDO_INVERT32: inverter(s[1], PINV32)","PSEUDO_INVERT56: inverter(s[3], PINV56)","PSEUDO_INVERT10: inverter(s[0], PINV10)","PSEUDO_INVERT37: inverter(s[2], PINV37)","PSEUDO_INVERT19: inverter(s[1], PINV19)","PSEUDO_INVERT8: inverter(s[0], PINV8)","PSEUDO_INVERT31: inverter(s[1], PINV31)","PSEUDO_INVERT21: inverter(s[1], PINV21)","PSEUDO_INVERT12: inverter(s[0], PINV12)","PSEUDO_INVERT48: inverter(s[2], PINV48)","PSEUDO_INVERT54: inverter(s[3], PINV54)","PSEUDO_INVERT22: inverter(s[1], PINV22)","PSEUDO_INVERT26: inverter(s[1], PINV26)","PSEUDO_INVERT64: inverter(s[3], PINV64)","PSEUDO_INVERT4: inverter(s[0], PINV4)","PSEUDO_INVERT34: inverter(s[2], PINV34)","PSEUDO_INVERT49: inverter(s[3], PINV49)","PSEUDO_INVERT74: inverter(s[4], PINV74)","PSEUDO_INVERT36: inverter(s[2], PINV36)","PSEUDO_INVERT16: inverter(s[0], PINV16)","PSEUDO_INVERT15: inverter(s[0], PINV15)","PSEUDO_INVERT67: inverter(s[4], PINV67)","PSEUDO_INVERT13: inverter(s[0], PINV13)","PSEUDO_INVERT68: inverter(s[4], PINV68)","PSEUDO_INVERT78: inverter(s[4], PINV78)","PSEUDO_INVERT29: inverter(s[1], PINV29)","PSEUDO_INVERT72: inverter(s[4], PINV72)","PSEUDO_INVERT40: inverter(s[2], PINV40)","",#********* End of netlist *******************,"",# Built-in model for and5,"model and5(a1,a2,a3,a4,a5,z)","g1: and5fun(a1,a2,a3,a4,a5,out)","g2: and5buf(out,z)","gate and5fun(a1,a2,a3,a4,a5,z)",t: delta=1.33e-9,i: a1=L o: z=H,i: a2=L o: z=H,i: a3=L o: z=H,i: a4=L o: z=H,i: a5=L o: z=H,t: delta=1.07e-9,i: a1=H a2=H a3=H a4=H a5=H o: z=L,t: delta=0,i: o: z=X,load: a1=1.0 a2=1.0 a3=1.0 a4=1.0 a5=1.0,"gate and5buf(in,out)",t: delta=0.56e-9,i: in=H    o: out=L,t: delta=0.41e-9,i: in=L    o: out=H,t: delta=0,i: in=X    o: out=X,"",# Built-in model for inverter,"gate inverter(a,z)",t: delta=1.33e-9,i: a=L o: z=H,t: delta=1.07e-9,i: a=H o: z=L,t: delta=0,i: a=X o: z=X,load: a=1.0]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell dec5_32;1{sch}
Cdec5_32;1{sch}||schematic|1189190077796|1189193759875|
NAnd|and@0||0.5|7.3325||4||
NAnd|and@1||0.5|18.3325||4||
NAnd|and@2||0.5|29.3325||4||
NAnd|and@3||0.5|40.3325||4||
NAnd|and@4||0.5|51.3325||4||
NAnd|and@5||0.5|62.3325||4||
NAnd|and@6||0.5|73.3325||4||
NAnd|and@7||0.5|84.3325||4||
NAnd|and@8||0.5|95.3325||4||
NAnd|and@9||0.5|106.3325||4||
NAnd|and@10||0.5|117.3325||4||
NAnd|and@11||0.5|128.3325||4||
NAnd|and@12||0.5|139.3325||4||
NAnd|and@13||0.5|150.3325||4||
NAnd|and@14||0.5|161.3325||4||
NAnd|and@15||0.5|172.3325||4||
NAnd|and@16||0.5|183.3325||4||
NAnd|and@17||0.5|194.3325||4||
NAnd|and@18||0.5|205.3325||4||
NAnd|and@19||0.5|216.3325||4||
NAnd|and@20||0.5|227.3325||4||
NAnd|and@21||0.5|238.3325||4||
NAnd|and@22||0.5|249.3325||4||
NAnd|and@23||0.5|260.3325||4||
NAnd|and@24||0.5|271.3325||4||
NAnd|and@25||0.5|282.3325||4||
NAnd|and@26||0.5|293.3325||4||
NAnd|and@27||0.5|304.3325||4||
NAnd|and@28||0.5|315.3325||4||
NAnd|and@29||0.5|326.3325||4||
NAnd|and@30||0.5|337.3325||4||
NAnd|and@31||0.5|348.3325||4||
Ngeneric:Facet-Center|art@0||0|0||||AV
Idec5_32;1{ic}|dec5_32@0||30|2|||D5G4;
NBus_Pin|pin@171||8|2||||
NBus_Pin|pin@172||-16|2||||
NBus_Pin|pin@174||8|7.3325||||
NBus_Pin|pin@175||8|18.3325||||
NBus_Pin|pin@177||-16|3.3325||||
NBus_Pin|pin@178||-16|5.3325||||
NBus_Pin|pin@179||-16|7.3325||||
NBus_Pin|pin@180||-16|9.3325||||
NBus_Pin|pin@181||-16|11.3325||||
NBus_Pin|pin@182||-16|14.3325||||
NBus_Pin|pin@183||-16|16.3325||||
NBus_Pin|pin@184||-16|18.3325||||
NBus_Pin|pin@185||-16|20.3325||||
NBus_Pin|pin@186||-16|22.3325||||
NBus_Pin|pin@187||-16|25.3325||||
NBus_Pin|pin@188||-16|27.3325||||
NBus_Pin|pin@189||-16|29.3325||||
NBus_Pin|pin@190||-16|31.3325||||
NBus_Pin|pin@191||-16|33.3325||||
NBus_Pin|pin@192||-16|36.3325||||
NBus_Pin|pin@193||-16|38.3325||||
NBus_Pin|pin@194||-16|40.3325||||
NBus_Pin|pin@195||-16|42.3325||||
NBus_Pin|pin@196||-16|44.3325||||
NBus_Pin|pin@197||-16|47.3325||||
NBus_Pin|pin@198||-16|49.3325||||
NBus_Pin|pin@199||-16|51.3325||||
NBus_Pin|pin@200||-16|53.3325||||
NBus_Pin|pin@201||-16|55.3325||||
NBus_Pin|pin@202||-16|58.3325||||
NBus_Pin|pin@203||-16|60.3325||||
NBus_Pin|pin@204||-16|62.3325||||
NBus_Pin|pin@205||-16|64.3325||||
NBus_Pin|pin@206||-16|66.3325||||
NBus_Pin|pin@207||-16|69.3325||||
NBus_Pin|pin@208||-16|71.3325||||
NBus_Pin|pin@209||-16|73.3325||||
NBus_Pin|pin@210||-16|75.3325||||
NBus_Pin|pin@211||-16|77.3325||||
NBus_Pin|pin@212||-16|80.3325||||
NBus_Pin|pin@213||-16|82.3325||||
NBus_Pin|pin@214||-16|84.3325||||
NBus_Pin|pin@215||-16|86.3325||||
NBus_Pin|pin@216||-16|88.3325||||
NBus_Pin|pin@217||8|84.3325||||
NBus_Pin|pin@218||8|73.3325||||
NBus_Pin|pin@219||8|62.3325||||
NBus_Pin|pin@220||8|51.3325||||
NBus_Pin|pin@221||8|40.3325||||
NBus_Pin|pin@222||8|29.3325||||
NBus_Pin|pin@226||8|95.3325||||
NBus_Pin|pin@227||8|106.3325||||
NBus_Pin|pin@229||-16|91.3325||||
NBus_Pin|pin@230||-16|93.3325||||
NBus_Pin|pin@231||-16|95.3325||||
NBus_Pin|pin@232||-16|97.3325||||
NBus_Pin|pin@233||-16|99.3325||||
NBus_Pin|pin@234||-16|102.3325||||
NBus_Pin|pin@235||-16|104.3325||||
NBus_Pin|pin@236||-16|106.3325||||
NBus_Pin|pin@237||-16|108.3325||||
NBus_Pin|pin@238||-16|110.3325||||
NBus_Pin|pin@239||-16|113.3325||||
NBus_Pin|pin@240||-16|115.3325||||
NBus_Pin|pin@241||-16|117.3325||||
NBus_Pin|pin@242||-16|119.3325||||
NBus_Pin|pin@243||-16|121.3325||||
NBus_Pin|pin@244||-16|124.3325||||
NBus_Pin|pin@245||-16|126.3325||||
NBus_Pin|pin@246||-16|128.3325||||
NBus_Pin|pin@247||-16|130.3325||||
NBus_Pin|pin@248||-16|132.3325||||
NBus_Pin|pin@249||-16|135.3325||||
NBus_Pin|pin@250||-16|137.3325||||
NBus_Pin|pin@251||-16|139.3325||||
NBus_Pin|pin@252||-16|141.3325||||
NBus_Pin|pin@253||-16|143.3325||||
NBus_Pin|pin@254||-16|146.3325||||
NBus_Pin|pin@255||-16|148.3325||||
NBus_Pin|pin@256||-16|150.3325||||
NBus_Pin|pin@257||-16|152.3325||||
NBus_Pin|pin@258||-16|154.3325||||
NBus_Pin|pin@259||-16|157.3325||||
NBus_Pin|pin@260||-16|159.3325||||
NBus_Pin|pin@261||-16|161.3325||||
NBus_Pin|pin@262||-16|163.3325||||
NBus_Pin|pin@263||-16|165.3325||||
NBus_Pin|pin@264||-16|168.3325||||
NBus_Pin|pin@265||-16|170.3325||||
NBus_Pin|pin@266||-16|172.3325||||
NBus_Pin|pin@267||-16|174.3325||||
NBus_Pin|pin@268||-16|176.3325||||
NBus_Pin|pin@269||8|172.3325||||
NBus_Pin|pin@270||8|161.3325||||
NBus_Pin|pin@271||8|150.3325||||
NBus_Pin|pin@272||8|139.3325||||
NBus_Pin|pin@273||8|128.3325||||
NBus_Pin|pin@274||8|117.3325||||
NBus_Pin|pin@473||16|2||||
NBus_Pin|pin@474||-23|2||||
NBus_Pin|pin@477||-16|192.3325||||
NBus_Pin|pin@478||-16|194.3325||||
NBus_Pin|pin@479||-16|196.3325||||
NBus_Pin|pin@480||-16|198.3325||||
NBus_Pin|pin@481||-16|201.3325||||
NBus_Pin|pin@482||-16|203.3325||||
NBus_Pin|pin@483||-16|205.3325||||
NBus_Pin|pin@484||-16|207.3325||||
NBus_Pin|pin@485||-16|209.3325||||
NBus_Pin|pin@486||-16|212.3325||||
NBus_Pin|pin@487||8|183.3325||||
NBus_Pin|pin@488||-16|214.3325||||
NBus_Pin|pin@489||-16|216.3325||||
NBus_Pin|pin@490||-16|218.3325||||
NBus_Pin|pin@491||-16|220.3325||||
NBus_Pin|pin@492||-16|223.3325||||
NBus_Pin|pin@493||-16|225.3325||||
NBus_Pin|pin@494||-16|227.3325||||
NBus_Pin|pin@495||-16|229.3325||||
NBus_Pin|pin@496||-16|231.3325||||
NBus_Pin|pin@497||-16|234.3325||||
NBus_Pin|pin@498||8|194.3325||||
NBus_Pin|pin@499||-16|236.3325||||
NBus_Pin|pin@500||-16|238.3325||||
NBus_Pin|pin@501||-16|240.3325||||
NBus_Pin|pin@502||-16|242.3325||||
NBus_Pin|pin@503||-16|245.3325||||
NBus_Pin|pin@504||-16|247.3325||||
NBus_Pin|pin@505||-16|249.3325||||
NBus_Pin|pin@506||-16|251.3325||||
NBus_Pin|pin@507||-16|253.3325||||
NBus_Pin|pin@508||-16|256.3325||||
NBus_Pin|pin@509||-16|179.3325||||
NBus_Pin|pin@510||-16|258.3325||||
NBus_Pin|pin@511||-16|260.3325||||
NBus_Pin|pin@512||-16|262.3325||||
NBus_Pin|pin@513||-16|264.3325||||
NBus_Pin|pin@514||8|260.3325||||
NBus_Pin|pin@515||8|249.3325||||
NBus_Pin|pin@516||8|238.3325||||
NBus_Pin|pin@517||8|227.3325||||
NBus_Pin|pin@518||8|216.3325||||
NBus_Pin|pin@519||8|205.3325||||
NBus_Pin|pin@520||-16|181.3325||||
NBus_Pin|pin@521||8|271.3325||||
NBus_Pin|pin@522||8|282.3325||||
NBus_Pin|pin@523||-16|267.3325||||
NBus_Pin|pin@524||-16|269.3325||||
NBus_Pin|pin@525||-16|271.3325||||
NBus_Pin|pin@526||-16|273.3325||||
NBus_Pin|pin@527||-16|275.3325||||
NBus_Pin|pin@528||-16|278.3325||||
NBus_Pin|pin@529||-16|280.3325||||
NBus_Pin|pin@530||-16|282.3325||||
NBus_Pin|pin@531||-16|183.3325||||
NBus_Pin|pin@532||-16|284.3325||||
NBus_Pin|pin@533||-16|286.3325||||
NBus_Pin|pin@534||-16|289.3325||||
NBus_Pin|pin@535||-16|291.3325||||
NBus_Pin|pin@536||-16|293.3325||||
NBus_Pin|pin@537||-16|295.3325||||
NBus_Pin|pin@538||-16|297.3325||||
NBus_Pin|pin@539||-16|300.3325||||
NBus_Pin|pin@540||-16|302.3325||||
NBus_Pin|pin@541||-16|304.3325||||
NBus_Pin|pin@542||-16|185.3325||||
NBus_Pin|pin@543||-16|306.3325||||
NBus_Pin|pin@544||-16|308.3325||||
NBus_Pin|pin@545||-16|311.3325||||
NBus_Pin|pin@546||-16|313.3325||||
NBus_Pin|pin@547||-16|315.3325||||
NBus_Pin|pin@548||-16|317.3325||||
NBus_Pin|pin@549||-16|319.3325||||
NBus_Pin|pin@550||-16|322.3325||||
NBus_Pin|pin@551||-16|324.3325||||
NBus_Pin|pin@552||-16|326.3325||||
NBus_Pin|pin@553||-16|187.3325||||
NBus_Pin|pin@554||-16|328.3325||||
NBus_Pin|pin@555||-16|330.3325||||
NBus_Pin|pin@556||-16|333.3325||||
NBus_Pin|pin@557||-16|335.3325||||
NBus_Pin|pin@558||-16|337.3325||||
NBus_Pin|pin@559||-16|339.3325||||
NBus_Pin|pin@560||-16|341.3325||||
NBus_Pin|pin@561||-16|344.3325||||
NBus_Pin|pin@562||-16|346.3325||||
NBus_Pin|pin@563||-16|348.3325||||
NBus_Pin|pin@564||-16|190.3325||||
NBus_Pin|pin@565||-16|350.3325||||
NBus_Pin|pin@566||-16|352.3325||||
NBus_Pin|pin@567||8|348.3325||||
NBus_Pin|pin@568||8|337.3325||||
NBus_Pin|pin@569||8|326.3325||||
NBus_Pin|pin@570||8|315.3325||||
NBus_Pin|pin@571||8|304.3325||||
NBus_Pin|pin@572||8|293.3325||||
Abus|net@20|||IJ2700|pin@174||8|7.3325|pin@175||8|18.3325
Abus|net@21|||IJ2700|pin@171||8|2|pin@174||8|7.3325
Abus|net@23|||IJ2700|pin@222||8|29.3325|pin@221||8|40.3325
Abus|net@28|||IJ2700|pin@172||-16|2|pin@177||-16|3.3325
Abus|net@30|||IJ2700|pin@177||-16|3.3325|pin@178||-16|5.3325
Abus|net@32|||IJ2700|pin@178||-16|5.3325|pin@179||-16|7.3325
Abus|net@34|||IJ2700|pin@179||-16|7.3325|pin@180||-16|9.3325
Abus|net@36|||IJ2700|pin@180||-16|9.3325|pin@181||-16|11.3325
Abus|net@43|||IJ2700|pin@181||-16|11.3325|pin@182||-16|14.3325
Abus|net@45|||IJ2700|pin@182||-16|14.3325|pin@183||-16|16.3325
Abus|net@47|||IJ2700|pin@183||-16|16.3325|pin@184||-16|18.3325
Abus|net@49|||IJ2700|pin@184||-16|18.3325|pin@185||-16|20.3325
Abus|net@51|||IJ2700|pin@185||-16|20.3325|pin@186||-16|22.3325
Abus|net@53|||IJ2700|pin@186||-16|22.3325|pin@187||-16|25.3325
Abus|net@55|||IJ2700|pin@187||-16|25.3325|pin@188||-16|27.3325
Abus|net@57|||IJ2700|pin@188||-16|27.3325|pin@189||-16|29.3325
Abus|net@59|||IJ2700|pin@189||-16|29.3325|pin@190||-16|31.3325
Abus|net@61|||IJ2700|pin@190||-16|31.3325|pin@191||-16|33.3325
Abus|net@63|||IJ2700|pin@191||-16|33.3325|pin@192||-16|36.3325
Abus|net@65|||IJ2700|pin@192||-16|36.3325|pin@193||-16|38.3325
Abus|net@67|||IJ2700|pin@193||-16|38.3325|pin@194||-16|40.3325
Abus|net@69|||IJ2700|pin@194||-16|40.3325|pin@195||-16|42.3325
Abus|net@71|||IJ2700|pin@195||-16|42.3325|pin@196||-16|44.3325
Abus|net@73|||IJ2700|pin@196||-16|44.3325|pin@197||-16|47.3325
Abus|net@75|||IJ2700|pin@197||-16|47.3325|pin@198||-16|49.3325
Abus|net@77|||IJ2700|pin@198||-16|49.3325|pin@199||-16|51.3325
Abus|net@79|||IJ2700|pin@199||-16|51.3325|pin@200||-16|53.3325
Abus|net@81|||IJ2700|pin@200||-16|53.3325|pin@201||-16|55.3325
Abus|net@83|||IJ2700|pin@201||-16|55.3325|pin@202||-16|58.3325
Abus|net@85|||IJ2700|pin@202||-16|58.3325|pin@203||-16|60.3325
Abus|net@87|||IJ2700|pin@203||-16|60.3325|pin@204||-16|62.3325
Abus|net@89|||IJ2700|pin@204||-16|62.3325|pin@205||-16|64.3325
Abus|net@91|||IJ2700|pin@205||-16|64.3325|pin@206||-16|66.3325
Abus|net@93|||IJ2700|pin@206||-16|66.3325|pin@207||-16|69.3325
Abus|net@95|||IJ2700|pin@207||-16|69.3325|pin@208||-16|71.3325
Abus|net@97|||IJ2700|pin@208||-16|71.3325|pin@209||-16|73.3325
Abus|net@99|||IJ2700|pin@209||-16|73.3325|pin@210||-16|75.3325
Abus|net@101|||IJ2700|pin@210||-16|75.3325|pin@211||-16|77.3325
Abus|net@103|||IJ2700|pin@211||-16|77.3325|pin@212||-16|80.3325
Abus|net@105|||IJ2700|pin@212||-16|80.3325|pin@213||-16|82.3325
Abus|net@107|||IJ2700|pin@213||-16|82.3325|pin@214||-16|84.3325
Abus|net@109|||IJ2700|pin@214||-16|84.3325|pin@215||-16|86.3325
Abus|net@111|||IJ2700|pin@215||-16|86.3325|pin@216||-16|88.3325
Abus|net@114|||IJ2700|pin@218||8|73.3325|pin@217||8|84.3325
Abus|net@116|||IJ2700|pin@219||8|62.3325|pin@218||8|73.3325
Abus|net@118|||IJ2700|pin@220||8|51.3325|pin@219||8|62.3325
Abus|net@120|||IJ2700|pin@221||8|40.3325|pin@220||8|51.3325
Abus|net@122|||IJ2700|pin@175||8|18.3325|pin@222||8|29.3325
Abus|net@124|||IJ2700|pin@262||-16|163.3325|pin@263||-16|165.3325
Abus|net@125|||IJ2700|pin@263||-16|165.3325|pin@264||-16|168.3325
Abus|net@126|||IJ2700|pin@273||8|128.3325|pin@272||8|139.3325
Abus|net@127|||IJ2700|pin@227||8|106.3325|pin@274||8|117.3325
Abus|net@128|||IJ2700|pin@226||8|95.3325|pin@227||8|106.3325
Abus|net@130|||IJ2700|pin@274||8|117.3325|pin@273||8|128.3325
Abus|net@133|||IJ2700|pin@229||-16|91.3325|pin@230||-16|93.3325
Abus|net@134|||IJ2700|pin@230||-16|93.3325|pin@231||-16|95.3325
Abus|net@135|||IJ2700|pin@231||-16|95.3325|pin@232||-16|97.3325
Abus|net@136|||IJ2700|pin@264||-16|168.3325|pin@265||-16|170.3325
Abus|net@137|||IJ2700|pin@232||-16|97.3325|pin@233||-16|99.3325
Abus|net@138|||IJ2700|pin@233||-16|99.3325|pin@234||-16|102.3325
Abus|net@139|||IJ2700|pin@234||-16|102.3325|pin@235||-16|104.3325
Abus|net@140|||IJ2700|pin@235||-16|104.3325|pin@236||-16|106.3325
Abus|net@141|||IJ2700|pin@236||-16|106.3325|pin@237||-16|108.3325
Abus|net@142|||IJ2700|pin@237||-16|108.3325|pin@238||-16|110.3325
Abus|net@143|||IJ2700|pin@238||-16|110.3325|pin@239||-16|113.3325
Abus|net@144|||IJ2700|pin@239||-16|113.3325|pin@240||-16|115.3325
Abus|net@145|||IJ2700|pin@240||-16|115.3325|pin@241||-16|117.3325
Abus|net@146|||IJ2700|pin@241||-16|117.3325|pin@242||-16|119.3325
Abus|net@147|||IJ2700|pin@265||-16|170.3325|pin@266||-16|172.3325
Abus|net@148|||IJ2700|pin@242||-16|119.3325|pin@243||-16|121.3325
Abus|net@149|||IJ2700|pin@243||-16|121.3325|pin@244||-16|124.3325
Abus|net@150|||IJ2700|pin@244||-16|124.3325|pin@245||-16|126.3325
Abus|net@151|||IJ2700|pin@245||-16|126.3325|pin@246||-16|128.3325
Abus|net@152|||IJ2700|pin@246||-16|128.3325|pin@247||-16|130.3325
Abus|net@153|||IJ2700|pin@247||-16|130.3325|pin@248||-16|132.3325
Abus|net@154|||IJ2700|pin@248||-16|132.3325|pin@249||-16|135.3325
Abus|net@155|||IJ2700|pin@249||-16|135.3325|pin@250||-16|137.3325
Abus|net@156|||IJ2700|pin@250||-16|137.3325|pin@251||-16|139.3325
Abus|net@157|||IJ2700|pin@251||-16|139.3325|pin@252||-16|141.3325
Abus|net@158|||IJ2700|pin@266||-16|172.3325|pin@267||-16|174.3325
Abus|net@159|||IJ2700|pin@252||-16|141.3325|pin@253||-16|143.3325
Abus|net@160|||IJ2700|pin@253||-16|143.3325|pin@254||-16|146.3325
Abus|net@161|||IJ2700|pin@254||-16|146.3325|pin@255||-16|148.3325
Abus|net@162|||IJ2700|pin@255||-16|148.3325|pin@256||-16|150.3325
Abus|net@163|||IJ2700|pin@256||-16|150.3325|pin@257||-16|152.3325
Abus|net@164|||IJ2700|pin@257||-16|152.3325|pin@258||-16|154.3325
Abus|net@165|||IJ2700|pin@258||-16|154.3325|pin@259||-16|157.3325
Abus|net@166|||IJ2700|pin@259||-16|157.3325|pin@260||-16|159.3325
Abus|net@167|||IJ2700|pin@260||-16|159.3325|pin@261||-16|161.3325
Abus|net@168|||IJ2700|pin@261||-16|161.3325|pin@262||-16|163.3325
Abus|net@169|||IJ2700|pin@267||-16|174.3325|pin@268||-16|176.3325
Abus|net@171|||IJ2700|pin@270||8|161.3325|pin@269||8|172.3325
Abus|net@172|||IJ2700|pin@271||8|150.3325|pin@270||8|161.3325
Abus|net@173|||IJ2700|pin@272||8|139.3325|pin@271||8|150.3325
Abus|net@174|||IJ2700|pin@216||-16|88.3325|pin@229||-16|91.3325
Abus|net@175|||IJ2700|pin@217||8|84.3325|pin@226||8|95.3325
Abus|net@373|||IJ1800|pin@171||8|2|pin@473||16|2
Abus|net@374|||IJ0|pin@172||-16|2|pin@474||-23|2
Abus|net@375|||IJ2700|pin@506||-16|251.3325|pin@507||-16|253.3325
Abus|net@376|||IJ2700|pin@507||-16|253.3325|pin@508||-16|256.3325
Abus|net@377|||IJ2700|pin@498||8|194.3325|pin@519||8|205.3325
Abus|net@378|||IJ2700|pin@559||-16|339.3325|pin@560||-16|341.3325
Abus|net@379|||IJ2700|pin@560||-16|341.3325|pin@561||-16|344.3325
Abus|net@380|||IJ2700|pin@571||8|304.3325|pin@570||8|315.3325
Abus|net@381|||IJ2700|pin@522||8|282.3325|pin@572||8|293.3325
Abus|net@382|||IJ2700|pin@521||8|271.3325|pin@522||8|282.3325
Abus|net@383|||IJ2700|pin@572||8|293.3325|pin@571||8|304.3325
Abus|net@384|||IJ2700|pin@523||-16|267.3325|pin@524||-16|269.3325
Abus|net@385|||IJ2700|pin@524||-16|269.3325|pin@525||-16|271.3325
Abus|net@386|||IJ2700|pin@525||-16|271.3325|pin@526||-16|273.3325
Abus|net@387|||IJ2700|pin@508||-16|256.3325|pin@510||-16|258.3325
Abus|net@388|||IJ2700|pin@561||-16|344.3325|pin@562||-16|346.3325
Abus|net@389|||IJ2700|pin@526||-16|273.3325|pin@527||-16|275.3325
Abus|net@390|||IJ2700|pin@527||-16|275.3325|pin@528||-16|278.3325
Abus|net@391|||IJ2700|pin@528||-16|278.3325|pin@529||-16|280.3325
Abus|net@392|||IJ2700|pin@529||-16|280.3325|pin@530||-16|282.3325
Abus|net@393|||IJ2700|pin@530||-16|282.3325|pin@532||-16|284.3325
Abus|net@394|||IJ2700|pin@532||-16|284.3325|pin@533||-16|286.3325
Abus|net@395|||IJ2700|pin@533||-16|286.3325|pin@534||-16|289.3325
Abus|net@396|||IJ2700|pin@534||-16|289.3325|pin@535||-16|291.3325
Abus|net@397|||IJ2700|pin@535||-16|291.3325|pin@536||-16|293.3325
Abus|net@398|||IJ2700|pin@510||-16|258.3325|pin@511||-16|260.3325
Abus|net@399|||IJ2700|pin@536||-16|293.3325|pin@537||-16|295.3325
Abus|net@400|||IJ2700|pin@562||-16|346.3325|pin@563||-16|348.3325
Abus|net@401|||IJ2700|pin@537||-16|295.3325|pin@538||-16|297.3325
Abus|net@402|||IJ2700|pin@538||-16|297.3325|pin@539||-16|300.3325
Abus|net@403|||IJ2700|pin@539||-16|300.3325|pin@540||-16|302.3325
Abus|net@404|||IJ2700|pin@540||-16|302.3325|pin@541||-16|304.3325
Abus|net@405|||IJ2700|pin@541||-16|304.3325|pin@543||-16|306.3325
Abus|net@406|||IJ2700|pin@543||-16|306.3325|pin@544||-16|308.3325
Abus|net@407|||IJ2700|pin@544||-16|308.3325|pin@545||-16|311.3325
Abus|net@408|||IJ2700|pin@545||-16|311.3325|pin@546||-16|313.3325
Abus|net@409|||IJ2700|pin@511||-16|260.3325|pin@512||-16|262.3325
Abus|net@410|||IJ2700|pin@546||-16|313.3325|pin@547||-16|315.3325
Abus|net@411|||IJ2700|pin@547||-16|315.3325|pin@548||-16|317.3325
Abus|net@412|||IJ2700|pin@563||-16|348.3325|pin@565||-16|350.3325
Abus|net@413|||IJ2700|pin@548||-16|317.3325|pin@549||-16|319.3325
Abus|net@414|||IJ2700|pin@549||-16|319.3325|pin@550||-16|322.3325
Abus|net@415|||IJ2700|pin@550||-16|322.3325|pin@551||-16|324.3325
Abus|net@416|||IJ2700|pin@551||-16|324.3325|pin@552||-16|326.3325
Abus|net@417|||IJ2700|pin@552||-16|326.3325|pin@554||-16|328.3325
Abus|net@418|||IJ2700|pin@554||-16|328.3325|pin@555||-16|330.3325
Abus|net@419|||IJ2700|pin@555||-16|330.3325|pin@556||-16|333.3325
Abus|net@420|||IJ2700|pin@512||-16|262.3325|pin@513||-16|264.3325
Abus|net@421|||IJ2700|pin@556||-16|333.3325|pin@557||-16|335.3325
Abus|net@422|||IJ2700|pin@557||-16|335.3325|pin@558||-16|337.3325
Abus|net@423|||IJ2700|pin@558||-16|337.3325|pin@559||-16|339.3325
Abus|net@424|||IJ2700|pin@565||-16|350.3325|pin@566||-16|352.3325
Abus|net@425|||IJ2700|pin@568||8|337.3325|pin@567||8|348.3325
Abus|net@426|||IJ2700|pin@569||8|326.3325|pin@568||8|337.3325
Abus|net@427|||IJ2700|pin@570||8|315.3325|pin@569||8|326.3325
Abus|net@428|||IJ2700|pin@513||-16|264.3325|pin@523||-16|267.3325
Abus|net@429|||IJ2700|pin@514||8|260.3325|pin@521||8|271.3325
Abus|net@430|||IJ2700|pin@487||8|183.3325|pin@498||8|194.3325
Abus|net@431|||IJ2700|pin@515||8|249.3325|pin@514||8|260.3325
Abus|net@433|||IJ2700|pin@519||8|205.3325|pin@518||8|216.3325
Abus|net@435|||IJ2700|pin@509||-16|179.3325|pin@520||-16|181.3325
Abus|net@436|||IJ2700|pin@520||-16|181.3325|pin@531||-16|183.3325
Abus|net@437|||IJ2700|pin@531||-16|183.3325|pin@542||-16|185.3325
Abus|net@438|||IJ2700|pin@542||-16|185.3325|pin@553||-16|187.3325
Abus|net@441|||IJ2700|pin@553||-16|187.3325|pin@564||-16|190.3325
Abus|net@442|||IJ2700|pin@516||8|238.3325|pin@515||8|249.3325
Abus|net@443|||IJ2700|pin@564||-16|190.3325|pin@477||-16|192.3325
Abus|net@444|||IJ2700|pin@477||-16|192.3325|pin@478||-16|194.3325
Abus|net@445|||IJ2700|pin@478||-16|194.3325|pin@479||-16|196.3325
Abus|net@446|||IJ2700|pin@479||-16|196.3325|pin@480||-16|198.3325
Abus|net@447|||IJ2700|pin@480||-16|198.3325|pin@481||-16|201.3325
Abus|net@448|||IJ2700|pin@481||-16|201.3325|pin@482||-16|203.3325
Abus|net@449|||IJ2700|pin@482||-16|203.3325|pin@483||-16|205.3325
Abus|net@450|||IJ2700|pin@483||-16|205.3325|pin@484||-16|207.3325
Abus|net@451|||IJ2700|pin@484||-16|207.3325|pin@485||-16|209.3325
Abus|net@452|||IJ2700|pin@485||-16|209.3325|pin@486||-16|212.3325
Abus|net@453|||IJ2700|pin@517||8|227.3325|pin@516||8|238.3325
Abus|net@454|||IJ2700|pin@486||-16|212.3325|pin@488||-16|214.3325
Abus|net@455|||IJ2700|pin@488||-16|214.3325|pin@489||-16|216.3325
Abus|net@456|||IJ2700|pin@489||-16|216.3325|pin@490||-16|218.3325
Abus|net@457|||IJ2700|pin@490||-16|218.3325|pin@491||-16|220.3325
Abus|net@458|||IJ2700|pin@491||-16|220.3325|pin@492||-16|223.3325
Abus|net@459|||IJ2700|pin@492||-16|223.3325|pin@493||-16|225.3325
Abus|net@460|||IJ2700|pin@493||-16|225.3325|pin@494||-16|227.3325
Abus|net@461|||IJ2700|pin@494||-16|227.3325|pin@495||-16|229.3325
Abus|net@462|||IJ2700|pin@495||-16|229.3325|pin@496||-16|231.3325
Abus|net@463|||IJ2700|pin@496||-16|231.3325|pin@497||-16|234.3325
Abus|net@464|||IJ2700|pin@518||8|216.3325|pin@517||8|227.3325
Abus|net@465|||IJ2700|pin@497||-16|234.3325|pin@499||-16|236.3325
Abus|net@466|||IJ2700|pin@499||-16|236.3325|pin@500||-16|238.3325
Abus|net@467|||IJ2700|pin@500||-16|238.3325|pin@501||-16|240.3325
Abus|net@468|||IJ2700|pin@501||-16|240.3325|pin@502||-16|242.3325
Abus|net@469|||IJ2700|pin@502||-16|242.3325|pin@503||-16|245.3325
Abus|net@470|||IJ2700|pin@503||-16|245.3325|pin@504||-16|247.3325
Abus|net@471|||IJ2700|pin@504||-16|247.3325|pin@505||-16|249.3325
Abus|net@472|||IJ2700|pin@505||-16|249.3325|pin@506||-16|251.3325
Abus|net@473|||IJ2700|pin@269||8|172.3325|pin@487||8|183.3325
Abus|net@474|||IJ2700|pin@268||-16|176.3325|pin@509||-16|179.3325
Awire|o[0]|D5G1;||0|pin@174||8|7.3325|and@0|y|4|7.3325
Awire|o[1]|D5G1;||0|pin@175||8|18.3325|and@1|y|4|18.3325
Awire|o[2]|D5G1;||1800|and@2|y|4|29.3325|pin@222||8|29.3325
Awire|o[3]|D5G1;||1800|and@3|y|4|40.3325|pin@221||8|40.3325
Awire|o[4]|D5G1;||1800|and@4|y|4|51.3325|pin@220||8|51.3325
Awire|o[5]|D5G1;||1800|and@5|y|4|62.3325|pin@219||8|62.3325
Awire|o[6]|D5G1;||1800|and@6|y|4|73.3325|pin@218||8|73.3325
Awire|o[7]|D5G1;||1800|and@7|y|4|84.3325|pin@217||8|84.3325
Awire|o[8]|D5G1;||0|pin@226||8|95.3325|and@8|y|4|95.3325
Awire|o[9]|D5G1;||0|pin@227||8|106.3325|and@9|y|4|106.3325
Awire|o[10]|D5G1;||1800|and@10|y|4|117.3325|pin@274||8|117.3325
Awire|o[11]|D5G1;||1800|and@11|y|4|128.3325|pin@273||8|128.3325
Awire|o[12]|D5G1;||1800|and@12|y|4|139.3325|pin@272||8|139.3325
Awire|o[13]|D5G1;||1800|and@13|y|4|150.3325|pin@271||8|150.3325
Awire|o[14]|D5G1;||1800|and@14|y|4|161.3325|pin@270||8|161.3325
Awire|o[15]|D5G1;||1800|and@15|y|4|172.3325|pin@269||8|172.3325
Awire|o[16]|D5G1;||0|pin@487||8|183.3325|and@16|y|4|183.3325
Awire|o[17]|D5G1;||0|pin@498||8|194.3325|and@17|y|4|194.3325
Awire|o[18]|D5G1;||1800|and@18|y|4|205.3325|pin@519||8|205.3325
Awire|o[19]|D5G1;||1800|and@19|y|4|216.3325|pin@518||8|216.3325
Awire|o[20]|D5G1;||1800|and@20|y|4|227.3325|pin@517||8|227.3325
Awire|o[21]|D5G1;||1800|and@21|y|4|238.3325|pin@516||8|238.3325
Awire|o[22]|D5G1;||1800|and@22|y|4|249.3325|pin@515||8|249.3325
Awire|o[23]|D5G1;||1800|and@23|y|4|260.3325|pin@514||8|260.3325
Awire|o[24]|D5G1;||0|pin@521||8|271.3325|and@24|y|4|271.3325
Awire|o[25]|D5G1;||0|pin@522||8|282.3325|and@25|y|4|282.3325
Awire|o[26]|D5G1;||1800|and@26|y|4|293.3325|pin@572||8|293.3325
Awire|o[27]|D5G1;||1800|and@27|y|4|304.3325|pin@571||8|304.3325
Awire|o[28]|D5G1;||1800|and@28|y|4|315.3325|pin@570||8|315.3325
Awire|o[29]|D5G1;||1800|and@29|y|4|326.3325|pin@569||8|326.3325
Awire|o[30]|D5G1;||1800|and@30|y|4|337.3325|pin@568||8|337.3325
Awire|o[31]|D5G1;||1800|and@31|y|4|348.3325|pin@567||8|348.3325
Awire|s[0]|D5G1;||N1800|pin@177||-16|3.3325|and@0|a|-3.5|3.3325
Awire|s[0]|D5G1;||1800|pin@202||-16|58.3325|and@5|a|-3.5|58.3325
Awire|s[0]|D5G1;||1800|pin@192||-16|36.3325|and@3|a|-3.5|36.3325
Awire|s[0]|D5G1;||N1800|pin@197||-16|47.3325|and@4|a|-3.5|47.3325
Awire|s[0]|D5G1;||1800|pin@182||-16|14.3325|and@1|a|-3.5|14.3325
Awire|s[0]|D5G1;||N1800|pin@187||-16|25.3325|and@2|a|-3.5|25.3325
Awire|s[0]|D5G1;||N1800|pin@207||-16|69.3325|and@6|a|-3.5|69.3325
Awire|s[0]|D5G1;||1800|pin@212||-16|80.3325|and@7|a|-3.5|80.3325
Awire|s[0]|D5G1;||N1800|pin@229||-16|91.3325|and@8|a|-3.5|91.3325
Awire|s[0]|D5G1;||N1800|pin@239||-16|113.3325|and@10|a|-3.5|113.3325
Awire|s[0]|D5G1;||1800|pin@244||-16|124.3325|and@11|a|-3.5|124.3325
Awire|s[0]|D5G1;||N1800|pin@249||-16|135.3325|and@12|a|-3.5|135.3325
Awire|s[0]|D5G1;||N1800|pin@259||-16|157.3325|and@14|a|-3.5|157.3325
Awire|s[0]|D5G1;||1800|pin@264||-16|168.3325|and@15|a|-3.5|168.3325
Awire|s[0]|D5G1;||1800|pin@254||-16|146.3325|and@13|a|-3.5|146.3325
Awire|s[0]|D5G1;||1800|pin@234||-16|102.3325|and@9|a|-3.5|102.3325
Awire|s[0]|D5G1;||N1800|pin@509||-16|179.3325|and@16|a|-3.5|179.3325
Awire|s[0]|D5G1;||1800|pin@497||-16|234.3325|and@21|a|-3.5|234.3325
Awire|s[0]|D5G1;||1800|pin@486||-16|212.3325|and@19|a|-3.5|212.3325
Awire|s[0]|D5G1;||N1800|pin@492||-16|223.3325|and@20|a|-3.5|223.3325
Awire|s[0]|D5G1;||1800|pin@564||-16|190.3325|and@17|a|-3.5|190.3325
Awire|s[0]|D5G1;||N1800|pin@481||-16|201.3325|and@18|a|-3.5|201.3325
Awire|s[0]|D5G1;||N1800|pin@503||-16|245.3325|and@22|a|-3.5|245.3325
Awire|s[0]|D5G1;||1800|pin@508||-16|256.3325|and@23|a|-3.5|256.3325
Awire|s[0]|D5G1;||N1800|pin@523||-16|267.3325|and@24|a|-3.5|267.3325
Awire|s[0]|D5G1;||N1800|pin@534||-16|289.3325|and@26|a|-3.5|289.3325
Awire|s[0]|D5G1;||1800|pin@539||-16|300.3325|and@27|a|-3.5|300.3325
Awire|s[0]|D5G1;||N1800|pin@545||-16|311.3325|and@28|a|-3.5|311.3325
Awire|s[0]|D5G1;||N1800|pin@556||-16|333.3325|and@30|a|-3.5|333.3325
Awire|s[0]|D5G1;||1800|pin@561||-16|344.3325|and@31|a|-3.5|344.3325
Awire|s[0]|D5G1;||1800|pin@550||-16|322.3325|and@29|a|-3.5|322.3325
Awire|s[0]|D5G1;||1800|pin@528||-16|278.3325|and@25|a|-3.5|278.3325
Awire|s[1]|D5G1;||N1800|pin@178||-16|5.3325|and@0|a|-3.5|5.3325
Awire|s[1]|D5G1;||N1800|pin@198||-16|49.3325|and@4|a|-3.5|49.3325
Awire|s[1]|D5G1;||1800|pin@193||-16|38.3325|and@3|a|-3.5|38.3325
Awire|s[1]|D5G1;||N1800|pin@203||-16|60.3325|and@5|a|-3.5|60.3325
Awire|s[1]|D5G1;||N1800|pin@183||-16|16.3325|and@1|a|-3.5|16.3325
Awire|s[1]|D5G1;||1800|pin@188||-16|27.3325|and@2|a|-3.5|27.3325
Awire|s[1]|D5G1;||1800|pin@208||-16|71.3325|and@6|a|-3.5|71.3325
Awire|s[1]|D5G1;||1800|pin@213||-16|82.3325|and@7|a|-3.5|82.3325
Awire|s[1]|D5G1;||1800|pin@240||-16|115.3325|and@10|a|-3.5|115.3325
Awire|s[1]|D5G1;||1800|pin@245||-16|126.3325|and@11|a|-3.5|126.3325
Awire|s[1]|D5G1;||N1800|pin@230||-16|93.3325|and@8|a|-3.5|93.3325
Awire|s[1]|D5G1;||1800|pin@260||-16|159.3325|and@14|a|-3.5|159.3325
Awire|s[1]|D5G1;||1800|pin@265||-16|170.3325|and@15|a|-3.5|170.3325
Awire|s[1]|D5G1;||N1800|pin@250||-16|137.3325|and@12|a|-3.5|137.3325
Awire|s[1]|D5G1;||N1800|pin@255||-16|148.3325|and@13|a|-3.5|148.3325
Awire|s[1]|D5G1;||N1800|pin@235||-16|104.3325|and@9|a|-3.5|104.3325
Awire|s[1]|D5G1;||N1800|pin@520||-16|181.3325|and@16|a|-3.5|181.3325
Awire|s[1]|D5G1;||N1800|pin@493||-16|225.3325|and@20|a|-3.5|225.3325
Awire|s[1]|D5G1;||1800|pin@488||-16|214.3325|and@19|a|-3.5|214.3325
Awire|s[1]|D5G1;||N1800|pin@499||-16|236.3325|and@21|a|-3.5|236.3325
Awire|s[1]|D5G1;||N1800|pin@477||-16|192.3325|and@17|a|-3.5|192.3325
Awire|s[1]|D5G1;||1800|pin@482||-16|203.3325|and@18|a|-3.5|203.3325
Awire|s[1]|D5G1;||1800|pin@504||-16|247.3325|and@22|a|-3.5|247.3325
Awire|s[1]|D5G1;||1800|pin@510||-16|258.3325|and@23|a|-3.5|258.3325
Awire|s[1]|D5G1;||1800|pin@535||-16|291.3325|and@26|a|-3.5|291.3325
Awire|s[1]|D5G1;||1800|pin@540||-16|302.3325|and@27|a|-3.5|302.3325
Awire|s[1]|D5G1;||N1800|pin@524||-16|269.3325|and@24|a|-3.5|269.3325
Awire|s[1]|D5G1;||1800|pin@557||-16|335.3325|and@30|a|-3.5|335.3325
Awire|s[1]|D5G1;||1800|pin@562||-16|346.3325|and@31|a|-3.5|346.3325
Awire|s[1]|D5G1;||N1800|pin@546||-16|313.3325|and@28|a|-3.5|313.3325
Awire|s[1]|D5G1;||N1800|pin@551||-16|324.3325|and@29|a|-3.5|324.3325
Awire|s[1]|D5G1;||N1800|pin@529||-16|280.3325|and@25|a|-3.5|280.3325
Awire|s[2]|D5G1;||N1800|pin@179||-16|7.3325|and@0|a|-3.5|7.3325
Awire|s[2]|D5G1;||1800|pin@199||-16|51.3325|and@4|a|-3.5|51.3325
Awire|s[2]|D5G1;||N1800|pin@194||-16|40.3325|and@3|a|-3.5|40.3325
Awire|s[2]|D5G1;||1800|pin@204||-16|62.3325|and@5|a|-3.5|62.3325
Awire|s[2]|D5G1;||N1800|pin@184||-16|18.3325|and@1|a|-3.5|18.3325
Awire|s[2]|D5G1;||N1800|pin@189||-16|29.3325|and@2|a|-3.5|29.3325
Awire|s[2]|D5G1;||1800|pin@209||-16|73.3325|and@6|a|-3.5|73.3325
Awire|s[2]|D5G1;||1800|pin@214||-16|84.3325|and@7|a|-3.5|84.3325
Awire|s[2]|D5G1;||N1800|pin@241||-16|117.3325|and@10|a|-3.5|117.3325
Awire|s[2]|D5G1;||N1800|pin@246||-16|128.3325|and@11|a|-3.5|128.3325
Awire|s[2]|D5G1;||1800|pin@261||-16|161.3325|and@14|a|-3.5|161.3325
Awire|s[2]|D5G1;||1800|pin@266||-16|172.3325|and@15|a|-3.5|172.3325
Awire|s[2]|D5G1;||N1800|pin@231||-16|95.3325|and@8|a|-3.5|95.3325
Awire|s[2]|D5G1;||1800|pin@251||-16|139.3325|and@12|a|-3.5|139.3325
Awire|s[2]|D5G1;||1800|pin@256||-16|150.3325|and@13|a|-3.5|150.3325
Awire|s[2]|D5G1;||N1800|pin@236||-16|106.3325|and@9|a|-3.5|106.3325
Awire|s[2]|D5G1;||N1800|pin@531||-16|183.3325|and@16|a|-3.5|183.3325
Awire|s[2]|D5G1;||1800|pin@494||-16|227.3325|and@20|a|-3.5|227.3325
Awire|s[2]|D5G1;||N1800|pin@489||-16|216.3325|and@19|a|-3.5|216.3325
Awire|s[2]|D5G1;||1800|pin@500||-16|238.3325|and@21|a|-3.5|238.3325
Awire|s[2]|D5G1;||N1800|pin@478||-16|194.3325|and@17|a|-3.5|194.3325
Awire|s[2]|D5G1;||N1800|pin@483||-16|205.3325|and@18|a|-3.5|205.3325
Awire|s[2]|D5G1;||1800|pin@505||-16|249.3325|and@22|a|-3.5|249.3325
Awire|s[2]|D5G1;||1800|pin@511||-16|260.3325|and@23|a|-3.5|260.3325
Awire|s[2]|D5G1;||N1800|pin@536||-16|293.3325|and@26|a|-3.5|293.3325
Awire|s[2]|D5G1;||N1800|pin@541||-16|304.3325|and@27|a|-3.5|304.3325
Awire|s[2]|D5G1;||1800|pin@558||-16|337.3325|and@30|a|-3.5|337.3325
Awire|s[2]|D5G1;||1800|pin@563||-16|348.3325|and@31|a|-3.5|348.3325
Awire|s[2]|D5G1;||N1800|pin@525||-16|271.3325|and@24|a|-3.5|271.3325
Awire|s[2]|D5G1;||1800|pin@547||-16|315.3325|and@28|a|-3.5|315.3325
Awire|s[2]|D5G1;||1800|pin@552||-16|326.3325|and@29|a|-3.5|326.3325
Awire|s[2]|D5G1;||N1800|pin@530||-16|282.3325|and@25|a|-3.5|282.3325
Awire|s[3]|D5G1;||N1800|pin@180||-16|9.3325|and@0|a|-3.5|9.3325
Awire|s[3]|D5G1;||N1800|pin@200||-16|53.3325|and@4|a|-3.5|53.3325
Awire|s[3]|D5G1;||N1800|pin@205||-16|64.3325|and@5|a|-3.5|64.3325
Awire|s[3]|D5G1;||N1800|pin@195||-16|42.3325|and@3|a|-3.5|42.3325
Awire|s[3]|D5G1;||N1800|pin@190||-16|31.3325|and@2|a|-3.5|31.3325
Awire|s[3]|D5G1;||N1800|pin@185||-16|20.3325|and@1|a|-3.5|20.3325
Awire|s[3]|D5G1;||N1800|pin@210||-16|75.3325|and@6|a|-3.5|75.3325
Awire|s[3]|D5G1;||N1800|pin@215||-16|86.3325|and@7|a|-3.5|86.3325
Awire|s[3]|D5G1;||1800|pin@242||-16|119.3325|and@10|a|-3.5|119.3325
Awire|s[3]|D5G1;||1800|pin@247||-16|130.3325|and@11|a|-3.5|130.3325
Awire|s[3]|D5G1;||1800|pin@262||-16|163.3325|and@14|a|-3.5|163.3325
Awire|s[3]|D5G1;||1800|pin@267||-16|174.3325|and@15|a|-3.5|174.3325
Awire|s[3]|D5G1;||1800|pin@252||-16|141.3325|and@12|a|-3.5|141.3325
Awire|s[3]|D5G1;||1800|pin@257||-16|152.3325|and@13|a|-3.5|152.3325
Awire|s[3]|D5G1;||1800|pin@232||-16|97.3325|and@8|a|-3.5|97.3325
Awire|s[3]|D5G1;||1800|pin@237||-16|108.3325|and@9|a|-3.5|108.3325
Awire|s[3]|D5G1;||N1800|pin@542||-16|185.3325|and@16|a|-3.5|185.3325
Awire|s[3]|D5G1;||N1800|pin@495||-16|229.3325|and@20|a|-3.5|229.3325
Awire|s[3]|D5G1;||N1800|pin@501||-16|240.3325|and@21|a|-3.5|240.3325
Awire|s[3]|D5G1;||N1800|pin@490||-16|218.3325|and@19|a|-3.5|218.3325
Awire|s[3]|D5G1;||N1800|pin@484||-16|207.3325|and@18|a|-3.5|207.3325
Awire|s[3]|D5G1;||N1800|pin@479||-16|196.3325|and@17|a|-3.5|196.3325
Awire|s[3]|D5G1;||N1800|pin@506||-16|251.3325|and@22|a|-3.5|251.3325
Awire|s[3]|D5G1;||N1800|pin@512||-16|262.3325|and@23|a|-3.5|262.3325
Awire|s[3]|D5G1;||1800|pin@537||-16|295.3325|and@26|a|-3.5|295.3325
Awire|s[3]|D5G1;||1800|pin@543||-16|306.3325|and@27|a|-3.5|306.3325
Awire|s[3]|D5G1;||1800|pin@559||-16|339.3325|and@30|a|-3.5|339.3325
Awire|s[3]|D5G1;||1800|pin@565||-16|350.3325|and@31|a|-3.5|350.3325
Awire|s[3]|D5G1;||1800|pin@548||-16|317.3325|and@28|a|-3.5|317.3325
Awire|s[3]|D5G1;||1800|pin@554||-16|328.3325|and@29|a|-3.5|328.3325
Awire|s[3]|D5G1;||1800|pin@526||-16|273.3325|and@24|a|-3.5|273.3325
Awire|s[3]|D5G1;||1800|pin@532||-16|284.3325|and@25|a|-3.5|284.3325
Awire|s[4]|D5G1;||N1800|pin@181||-16|11.3325|and@0|a|-3.5|11.3325
Awire|s[4]|D5G1;||N1800|pin@196||-16|44.3325|and@3|a|-3.5|44.3325
Awire|s[4]|D5G1;||N1800|pin@201||-16|55.3325|and@4|a|-3.5|55.3325
Awire|s[4]|D5G1;||N1800|pin@206||-16|66.3325|and@5|a|-3.5|66.3325
Awire|s[4]|D5G1;||N1800|pin@191||-16|33.3325|and@2|a|-3.5|33.3325
Awire|s[4]|D5G1;||N1800|pin@186||-16|22.3325|and@1|a|-3.5|22.3325
Awire|s[4]|D5G1;||N1800|pin@211||-16|77.3325|and@6|a|-3.5|77.3325
Awire|s[4]|D5G1;||N1800|pin@216||-16|88.3325|and@7|a|-3.5|88.3325
Awire|s[4]|D5G1;||N1800|pin@243||-16|121.3325|and@10|a|-3.5|121.3325
Awire|s[4]|D5G1;||N1800|pin@248||-16|132.3325|and@11|a|-3.5|132.3325
Awire|s[4]|D5G1;||N1800|pin@263||-16|165.3325|and@14|a|-3.5|165.3325
Awire|s[4]|D5G1;||N1800|pin@268||-16|176.3325|and@15|a|-3.5|176.3325
Awire|s[4]|D5G1;||N1800|pin@253||-16|143.3325|and@12|a|-3.5|143.3325
Awire|s[4]|D5G1;||N1800|pin@258||-16|154.3325|and@13|a|-3.5|154.3325
Awire|s[4]|D5G1;||N1800|pin@233||-16|99.3325|and@8|a|-3.5|99.3325
Awire|s[4]|D5G1;||N1800|pin@238||-16|110.3325|and@9|a|-3.5|110.3325
Awire|s[4]|D5G1;||1800|pin@553||-16|187.3325|and@16|a|-3.5|187.3325
Awire|s[4]|D5G1;||1800|pin@491||-16|220.3325|and@19|a|-3.5|220.3325
Awire|s[4]|D5G1;||1800|pin@496||-16|231.3325|and@20|a|-3.5|231.3325
Awire|s[4]|D5G1;||1800|pin@502||-16|242.3325|and@21|a|-3.5|242.3325
Awire|s[4]|D5G1;||1800|pin@485||-16|209.3325|and@18|a|-3.5|209.3325
Awire|s[4]|D5G1;||1800|pin@480||-16|198.3325|and@17|a|-3.5|198.3325
Awire|s[4]|D5G1;||1800|pin@507||-16|253.3325|and@22|a|-3.5|253.3325
Awire|s[4]|D5G1;||1800|pin@513||-16|264.3325|and@23|a|-3.5|264.3325
Awire|s[4]|D5G1;||1800|pin@538||-16|297.3325|and@26|a|-3.5|297.3325
Awire|s[4]|D5G1;||1800|pin@544||-16|308.3325|and@27|a|-3.5|308.3325
Awire|s[4]|D5G1;||1800|pin@560||-16|341.3325|and@30|a|-3.5|341.3325
Awire|s[4]|D5G1;||1800|pin@566||-16|352.3325|and@31|a|-3.5|352.3325
Awire|s[4]|D5G1;||1800|pin@549||-16|319.3325|and@28|a|-3.5|319.3325
Awire|s[4]|D5G1;||1800|pin@555||-16|330.3325|and@29|a|-3.5|330.3325
Awire|s[4]|D5G1;||1800|pin@527||-16|275.3325|and@24|a|-3.5|275.3325
Awire|s[4]|D5G1;||1800|pin@533||-16|286.3325|and@25|a|-3.5|286.3325
Eo[31:0]||D5G2;|pin@473||O
Es[4:0]||D5G2;|pin@474||I
X

# Cell dec5_32;1{vhdl}
Cdec5_32;1{vhdl}||artwork|1189194880062|1189194880078||FACET_message()S[-- VHDL automatically generated by Electric 8.05 for cell 'dec5_32{sch}',"entity dec5_32 is port(s[4], s[3], s[2], s[1], s[0]: in BIT; o[31], o[30], o[29], o[28], o[27], o[26], o[25], o[24], o[23], o[22], o[21], o[20], o[19], o[18], o[17], o[16], o[15], o[14], o[13], o[12], o[11], o[10], o[9], o[8], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0]: out BIT);",  end dec5_32;,"",architecture dec5_32_BODY of dec5_32 is,"  component and5 port(a1, a2, a3, a4, a5: in BIT; y: out BIT);",    end component;,  component inverter port(a: in BIT; y: out BIT);,    end component;,"","  signal PINV49, PINV47, PINV48, PINV45, PINV46, PINV43, PINV44, PINV9, PINV53, ","    PINV8, PINV52, PINV7, PINV51, PINV6, PINV5, PINV50, PINV4, PINV3, PINV2, ","    PINV1, PINV58, PINV59, PINV54, PINV55, PINV56, PINV57, PINV62, PINV61, ","    PINV64, PINV63, PINV60, PINV23, PINV24, PINV21, PINV22, PINV27, PINV28, ","    PINV25, PINV26, PINV29, PINV31, PINV30, PINV32, PINV33, PINV34, PINV35, ","    PINV36, PINV37, PINV38, PINV39, PINV40, PINV42, PINV41, PINV80, PINV79, ","    PINV78, PINV77, PINV76, PINV19, PINV18, PINV15, PINV72, PINV14, PINV73, ","    PINV17, PINV74, PINV16, PINV75, PINV11, PINV10, PINV13, PINV70, PINV71, ","    PINV12, PINV69, PINV20, PINV66, PINV65, PINV68, PINV67: BIT;","",begin,"  and_0: and5 port map(PINV1, PINV17, PINV33, PINV49, PINV65, o[0]);","  and_1: and5 port map(s[0], PINV20, PINV35, PINV54, PINV70, o[1]);","  and_2: and5 port map(PINV3, s[1], PINV36, PINV53, PINV69, o[2]);","  and_3: and5 port map(s[0], s[1], PINV34, PINV52, PINV66, o[3]);","  and_4: and5 port map(PINV2, PINV18, s[2], PINV50, PINV67, o[4]);","  and_5: and5 port map(s[0], PINV19, s[2], PINV51, PINV68, o[5]);","  and_6: and5 port map(PINV4, s[1], s[2], PINV55, PINV71, o[6]);","  and_7: and5 port map(s[0], s[1], s[2], PINV56, PINV72, o[7]);","  and_8: and5 port map(PINV5, PINV21, PINV39, s[3], PINV79, o[8]);","  and_9: and5 port map(s[0], PINV24, PINV40, s[3], PINV80, o[9]);","  and_10: and5 port map(PINV6, s[1], PINV37, s[3], PINV73, o[10]);","  and_11: and5 port map(s[0], s[1], PINV38, s[3], PINV74, o[11]);","  and_12: and5 port map(PINV7, PINV22, s[2], s[3], PINV77, o[12]);","  and_13: and5 port map(s[0], PINV23, s[2], s[3], PINV78, o[13]);","  and_14: and5 port map(PINV8, s[1], s[2], s[3], PINV75, o[14]);","  and_15: and5 port map(s[0], s[1], s[2], s[3], PINV76, o[15]);","  and_16: and5 port map(PINV9, PINV25, PINV41, PINV57, s[4], o[16]);","  and_17: and5 port map(s[0], PINV28, PINV43, PINV62, s[4], o[17]);","  and_18: and5 port map(PINV11, s[1], PINV44, PINV61, s[4], o[18]);","  and_19: and5 port map(s[0], s[1], PINV42, PINV60, s[4], o[19]);","  and_20: and5 port map(PINV10, PINV26, s[2], PINV58, s[4], o[20]);","  and_21: and5 port map(s[0], PINV27, s[2], PINV59, s[4], o[21]);","  and_22: and5 port map(PINV12, s[1], s[2], PINV63, s[4], o[22]);","  and_23: and5 port map(s[0], s[1], s[2], PINV64, s[4], o[23]);","  and_24: and5 port map(PINV13, PINV29, PINV47, s[3], s[4], o[24]);","  and_25: and5 port map(s[0], PINV32, PINV48, s[3], s[4], o[25]);","  and_26: and5 port map(PINV14, s[1], PINV45, s[3], s[4], o[26]);","  and_27: and5 port map(s[0], s[1], PINV46, s[3], s[4], o[27]);","  and_28: and5 port map(PINV15, PINV30, s[2], s[3], s[4], o[28]);","  and_29: and5 port map(s[0], PINV31, s[2], s[3], s[4], o[29]);","  and_30: and5 port map(PINV16, s[1], s[2], s[3], s[4], o[30]);","  and_31: and5 port map(s[0], s[1], s[2], s[3], s[4], o[31]);","  PSEUDO_INVERT59: inverter port map(s[3], PINV59);","  PSEUDO_INVERT24: inverter port map(s[1], PINV24);","  PSEUDO_INVERT14: inverter port map(s[0], PINV14);","  PSEUDO_INVERT38: inverter port map(s[2], PINV38);","  PSEUDO_INVERT44: inverter port map(s[2], PINV44);","  PSEUDO_INVERT53: inverter port map(s[3], PINV53);","  PSEUDO_INVERT30: inverter port map(s[1], PINV30);","  PSEUDO_INVERT20: inverter port map(s[1], PINV20);","  PSEUDO_INVERT69: inverter port map(s[4], PINV69);","  PSEUDO_INVERT80: inverter port map(s[4], PINV80);","  PSEUDO_INVERT79: inverter port map(s[4], PINV79);","  PSEUDO_INVERT17: inverter port map(s[1], PINV17);","  PSEUDO_INVERT63: inverter port map(s[3], PINV63);","  PSEUDO_INVERT55: inverter port map(s[3], PINV55);","  PSEUDO_INVERT43: inverter port map(s[2], PINV43);","  PSEUDO_INVERT76: inverter port map(s[4], PINV76);","  PSEUDO_INVERT23: inverter port map(s[1], PINV23);","  PSEUDO_INVERT77: inverter port map(s[4], PINV77);","  PSEUDO_INVERT2: inverter port map(s[0], PINV2);","  PSEUDO_INVERT62: inverter port map(s[3], PINV62);","  PSEUDO_INVERT41: inverter port map(s[2], PINV41);","  PSEUDO_INVERT50: inverter port map(s[3], PINV50);","  PSEUDO_INVERT5: inverter port map(s[0], PINV5);","  PSEUDO_INVERT28: inverter port map(s[1], PINV28);","  PSEUDO_INVERT58: inverter port map(s[3], PINV58);","  PSEUDO_INVERT27: inverter port map(s[1], PINV27);","  PSEUDO_INVERT7: inverter port map(s[0], PINV7);","  PSEUDO_INVERT42: inverter port map(s[2], PINV42);","  PSEUDO_INVERT3: inverter port map(s[0], PINV3);","  PSEUDO_INVERT73: inverter port map(s[4], PINV73);","  PSEUDO_INVERT65: inverter port map(s[4], PINV65);","  PSEUDO_INVERT57: inverter port map(s[3], PINV57);","  PSEUDO_INVERT35: inverter port map(s[2], PINV35);","  PSEUDO_INVERT47: inverter port map(s[2], PINV47);","  PSEUDO_INVERT60: inverter port map(s[3], PINV60);","  PSEUDO_INVERT45: inverter port map(s[2], PINV45);","  PSEUDO_INVERT33: inverter port map(s[2], PINV33);","  PSEUDO_INVERT70: inverter port map(s[4], PINV70);","  PSEUDO_INVERT39: inverter port map(s[2], PINV39);","  PSEUDO_INVERT6: inverter port map(s[0], PINV6);","  PSEUDO_INVERT71: inverter port map(s[4], PINV71);","  PSEUDO_INVERT25: inverter port map(s[1], PINV25);","  PSEUDO_INVERT11: inverter port map(s[0], PINV11);","  PSEUDO_INVERT51: inverter port map(s[3], PINV51);","  PSEUDO_INVERT9: inverter port map(s[0], PINV9);","  PSEUDO_INVERT1: inverter port map(s[0], PINV1);","  PSEUDO_INVERT46: inverter port map(s[2], PINV46);","  PSEUDO_INVERT66: inverter port map(s[4], PINV66);","  PSEUDO_INVERT52: inverter port map(s[3], PINV52);","  PSEUDO_INVERT75: inverter port map(s[4], PINV75);","  PSEUDO_INVERT61: inverter port map(s[3], PINV61);","  PSEUDO_INVERT18: inverter port map(s[1], PINV18);","  PSEUDO_INVERT32: inverter port map(s[1], PINV32);","  PSEUDO_INVERT56: inverter port map(s[3], PINV56);","  PSEUDO_INVERT10: inverter port map(s[0], PINV10);","  PSEUDO_INVERT37: inverter port map(s[2], PINV37);","  PSEUDO_INVERT19: inverter port map(s[1], PINV19);","  PSEUDO_INVERT8: inverter port map(s[0], PINV8);","  PSEUDO_INVERT31: inverter port map(s[1], PINV31);","  PSEUDO_INVERT21: inverter port map(s[1], PINV21);","  PSEUDO_INVERT12: inverter port map(s[0], PINV12);","  PSEUDO_INVERT48: inverter port map(s[2], PINV48);","  PSEUDO_INVERT54: inverter port map(s[3], PINV54);","  PSEUDO_INVERT22: inverter port map(s[1], PINV22);","  PSEUDO_INVERT26: inverter port map(s[1], PINV26);","  PSEUDO_INVERT64: inverter port map(s[3], PINV64);","  PSEUDO_INVERT4: inverter port map(s[0], PINV4);","  PSEUDO_INVERT34: inverter port map(s[2], PINV34);","  PSEUDO_INVERT49: inverter port map(s[3], PINV49);","  PSEUDO_INVERT74: inverter port map(s[4], PINV74);","  PSEUDO_INVERT36: inverter port map(s[2], PINV36);","  PSEUDO_INVERT16: inverter port map(s[0], PINV16);","  PSEUDO_INVERT15: inverter port map(s[0], PINV15);","  PSEUDO_INVERT67: inverter port map(s[4], PINV67);","  PSEUDO_INVERT13: inverter port map(s[0], PINV13);","  PSEUDO_INVERT68: inverter port map(s[4], PINV68);","  PSEUDO_INVERT78: inverter port map(s[4], PINV78);","  PSEUDO_INVERT29: inverter port map(s[1], PINV29);","  PSEUDO_INVERT72: inverter port map(s[4], PINV72);","  PSEUDO_INVERT40: inverter port map(s[2], PINV40);",end dec5_32_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell demux3_8;1{ic}
Cdemux3_8;1{ic}||artwork|1189193751421|1189404267538|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NOpened-Thicker-Polygon|art@1||0|0|6|10|||SCHEM_function(D5G2;)S[dec,3->8]|trace()V[-3/-5,-3/5,3/5,3/-5,-3/-5]
Nschematic:Bus_Pin|pin@0||5|0||||
Ngeneric:Invisible-Pin|pin@1||3|0|1|1||
Nschematic:Bus_Pin|pin@2||-5|0||||
Ngeneric:Invisible-Pin|pin@3||-3|0|1|1||
Nschematic:Bus_Pin|pin@4||0|-7||||
Nschematic:Wire_Pin|pin@5||0|-5||||
Aschematic:bus|net@0|||IJ1800|pin@1||3|0|pin@0||5|0
Aschematic:bus|net@1|||IJ0|pin@3||-3|0|pin@2||-5|0
Aschematic:wire|net@2|||900|pin@5||0|-5|pin@4||0|-7
Een||D5G2;|pin@4||U
Eo[7:0]||D5G2;|pin@0||O
Es[2:0]||D5G2;|pin@2||I
X

# Cell demux3_8;1{net.als}
Cdemux3_8;1{net.als}||artwork|1189194880078|1189706402796||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    jeu. sept. 13, 2007 14:00:02",#-------------------------------------------------,"","model demux3_8(en, s[2], s[1], s[0], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0])","and_8: and4(en, PINV1, PINV5, PINV9, o[0])","and_9: and4(en, s[0], PINV8, PINV11, o[1])","and_10: and4(en, PINV3, s[1], PINV12, o[2])","and_11: and4(en, s[0], s[1], PINV10, o[3])","and_12: and4(en, PINV2, PINV6, s[2], o[4])","and_13: and4(en, s[0], PINV7, s[2], o[5])","and_14: and4(en, PINV4, s[1], s[2], o[6])","and_15: and4(en, s[0], s[1], s[2], o[7])","PSEUDO_INVERT12: inverter(s[2], PINV12)","PSEUDO_INVERT8: inverter(s[1], PINV8)","PSEUDO_INVERT11: inverter(s[2], PINV11)","PSEUDO_INVERT5: inverter(s[1], PINV5)","PSEUDO_INVERT10: inverter(s[2], PINV10)","PSEUDO_INVERT1: inverter(s[0], PINV1)","PSEUDO_INVERT4: inverter(s[0], PINV4)","PSEUDO_INVERT3: inverter(s[0], PINV3)","PSEUDO_INVERT7: inverter(s[1], PINV7)","PSEUDO_INVERT6: inverter(s[1], PINV6)","PSEUDO_INVERT9: inverter(s[2], PINV9)","PSEUDO_INVERT2: inverter(s[0], PINV2)","",#********* End of netlist *******************,#< and4,#< inverter]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell demux3_8;1{sch}
Cdemux3_8;1{sch}||schematic|1189190077796|1189404252929|
NAnd|and@8||-2|5||4||
NAnd|and@9||-2|16||4||
NAnd|and@10||-2|27||4||
NAnd|and@11||-2|38||4||
NAnd|and@12||-2|49||4||
NAnd|and@13||-2|60||4||
NAnd|and@14||-2|71||4||
NAnd|and@15||-2|82||4||
Ngeneric:Facet-Center|art@0||0|0||||AV
Idemux3_8;1{ic}|dec5_32@0||30|6|||D5G4;
NBus_Pin|pin@171||8|2||||
NBus_Pin|pin@172||-16|2||||
NBus_Pin|pin@473||16|2||||
NBus_Pin|pin@474||-23|2||||
NBus_Pin|pin@524||8|2||||
NBus_Pin|pin@525||-16|2||||
NBus_Pin|pin@526||8|5||||
NBus_Pin|pin@527||8|16||||
NBus_Pin|pin@528||-16|3||||
NBus_Pin|pin@529||-16|5||||
NBus_Pin|pin@530||-16|7||||
NBus_Pin|pin@531||-16|14||||
NBus_Pin|pin@532||-16|16||||
NBus_Pin|pin@533||-16|18||||
NBus_Pin|pin@534||-16|25||||
NBus_Pin|pin@535||-16|27||||
NBus_Pin|pin@536||-16|29||||
NBus_Pin|pin@537||-16|36||||
NBus_Pin|pin@538||-16|38||||
NBus_Pin|pin@539||-16|40||||
NBus_Pin|pin@540||-16|47||||
NBus_Pin|pin@541||-16|49||||
NBus_Pin|pin@542||-16|51||||
NBus_Pin|pin@543||-16|58||||
NBus_Pin|pin@544||-16|60||||
NBus_Pin|pin@545||-16|62||||
NBus_Pin|pin@546||-16|69||||
NBus_Pin|pin@547||-16|71||||
NBus_Pin|pin@548||-16|73||||
NBus_Pin|pin@549||-16|80||||
NBus_Pin|pin@550||-16|82||||
NBus_Pin|pin@551||-16|84||||
NBus_Pin|pin@552||8|82||||
NBus_Pin|pin@553||8|71||||
NBus_Pin|pin@554||8|60||||
NBus_Pin|pin@555||8|49||||
NBus_Pin|pin@556||8|38||||
NBus_Pin|pin@557||8|27||||
NWire_Pin|pin@558||-9|1||||
NWire_Pin|pin@559||-9|12||||
NWire_Pin|pin@560||-9|23||||
NWire_Pin|pin@561||-9|34||||
NWire_Pin|pin@562||-9|45||||
NWire_Pin|pin@563||-9|56||||
NWire_Pin|pin@564||-9|67||||
NWire_Pin|pin@565||-9|78||||
NWire_Pin|pin@566||-9|-3||||
Abus|net@373|||IJ1800|pin@171||8|2|pin@473||16|2
Abus|net@374|||IJ0|pin@172||-16|2|pin@474||-23|2
Abus|net@541|||IJ2700|pin@526||8|5|pin@527||8|16
Abus|net@542|||IJ2700|pin@524||8|2|pin@526||8|5
Abus|net@543|||IJ2700|pin@557||8|27|pin@556||8|38
Abus|net@544|||IJ2700|pin@525||-16|2|pin@528||-16|3
Abus|net@545|||IJ2700|pin@528||-16|3|pin@529||-16|5
Abus|net@546|||IJ2700|pin@529||-16|5|pin@530||-16|7
Abus|net@547|||IJ2700|pin@531||-16|14|pin@532||-16|16
Abus|net@548|||IJ2700|pin@532||-16|16|pin@533||-16|18
Abus|net@549|||IJ2700|pin@534||-16|25|pin@535||-16|27
Abus|net@550|||IJ2700|pin@535||-16|27|pin@536||-16|29
Abus|net@551|||IJ2700|pin@537||-16|36|pin@538||-16|38
Abus|net@552|||IJ2700|pin@538||-16|38|pin@539||-16|40
Abus|net@553|||IJ2700|pin@540||-16|47|pin@541||-16|49
Abus|net@554|||IJ2700|pin@541||-16|49|pin@542||-16|51
Abus|net@555|||IJ2700|pin@543||-16|58|pin@544||-16|60
Abus|net@556|||IJ2700|pin@544||-16|60|pin@545||-16|62
Abus|net@557|||IJ2700|pin@546||-16|69|pin@547||-16|71
Abus|net@558|||IJ2700|pin@547||-16|71|pin@548||-16|73
Abus|net@559|||IJ2700|pin@549||-16|80|pin@550||-16|82
Abus|net@560|||IJ2700|pin@550||-16|82|pin@551||-16|84
Abus|net@561|||IJ2700|pin@553||8|71|pin@552||8|82
Abus|net@562|||IJ2700|pin@554||8|60|pin@553||8|71
Abus|net@563|||IJ2700|pin@555||8|49|pin@554||8|60
Abus|net@564|||IJ2700|pin@556||8|38|pin@555||8|49
Abus|net@565|||IJ2700|pin@527||8|16|pin@557||8|27
Abus|net@566|||IJ900|pin@531||-16|14|pin@530||-16|7
Abus|net@567|||IJ900|pin@534||-16|25|pin@533||-16|18
Abus|net@568|||IJ2700|pin@536||-16|29|pin@537||-16|36
Abus|net@569|||IJ900|pin@540||-16|47|pin@539||-16|40
Abus|net@570|||IJ2700|pin@545||-16|62|pin@546||-16|69
Abus|net@571|||IJ2700|pin@548||-16|73|pin@549||-16|80
Abus|net@572|||IJ900|pin@543||-16|58|pin@542||-16|51
Abus|net@573|||IJ0|pin@524||8|2|pin@171||8|2
Abus|net@574|||IJ0|pin@525||-16|2|pin@172||-16|2
Awire|net@575|||0|and@8|a|-6|1|pin@558||-9|1
Awire|net@576|||0|and@9|a|-6|12|pin@559||-9|12
Awire|net@577|||0|and@10|a|-6|23|pin@560||-9|23
Awire|net@578|||0|and@11|a|-6|34|pin@561||-9|34
Awire|net@579|||0|and@12|a|-6|45|pin@562||-9|45
Awire|net@580|||0|and@13|a|-6|56|pin@563||-9|56
Awire|net@581|||0|and@14|a|-6|67|pin@564||-9|67
Awire|net@582|||0|and@15|a|-6|78|pin@565||-9|78
Awire|net@583|||900|pin@565||-9|78|pin@564||-9|67
Awire|net@584|||900|pin@564||-9|67|pin@563||-9|56
Awire|net@585|||900|pin@563||-9|56|pin@562||-9|45
Awire|net@586|||900|pin@562||-9|45|pin@561||-9|34
Awire|net@587|||900|pin@561||-9|34|pin@560||-9|23
Awire|net@588|||900|pin@560||-9|23|pin@559||-9|12
Awire|net@589|||900|pin@559||-9|12|pin@558||-9|1
Awire|net@590|||900|pin@558||-9|1|pin@566||-9|-3
Awire|o[0]|D5G1;||0|pin@526||8|5|and@8|y|1.5|5
Awire|o[1]|D5G1;||0|pin@527||8|16|and@9|y|1.5|16
Awire|o[2]|D5G1;||1800|and@10|y|1.5|27|pin@557||8|27
Awire|o[3]|D5G1;||1800|and@11|y|1.5|38|pin@556||8|38
Awire|o[4]|D5G1;||1800|and@12|y|1.5|49|pin@555||8|49
Awire|o[5]|D5G1;||1800|and@13|y|1.5|60|pin@554||8|60
Awire|o[6]|D5G1;||1800|and@14|y|1.5|71|pin@553||8|71
Awire|o[7]|D5G1;||1800|and@15|y|1.5|82|pin@552||8|82
Awire|s[0]|D5G1;||N1800|pin@528||-16|3|and@8|a|-6|3
Awire|s[0]|D5G1;||1800|pin@543||-16|58|and@13|a|-6|58
Awire|s[0]|D5G1;||1800|pin@537||-16|36|and@11|a|-6|36
Awire|s[0]|D5G1;||N1800|pin@540||-16|47|and@12|a|-6|47
Awire|s[0]|D5G1;||1800|pin@531||-16|14|and@9|a|-6|14
Awire|s[0]|D5G1;||N1800|pin@534||-16|25|and@10|a|-6|25
Awire|s[0]|D5G1;||N1800|pin@546||-16|69|and@14|a|-6|69
Awire|s[0]|D5G1;||1800|pin@549||-16|80|and@15|a|-6|80
Awire|s[1]|D5G1;||N1800|pin@529||-16|5|and@8|a|-6|5
Awire|s[1]|D5G1;||N1800|pin@541||-16|49|and@12|a|-6|49
Awire|s[1]|D5G1;||1800|pin@538||-16|38|and@11|a|-6|38
Awire|s[1]|D5G1;||N1800|pin@544||-16|60|and@13|a|-6|60
Awire|s[1]|D5G1;||N1800|pin@532||-16|16|and@9|a|-6|16
Awire|s[1]|D5G1;||1800|pin@535||-16|27|and@10|a|-6|27
Awire|s[1]|D5G1;||1800|pin@547||-16|71|and@14|a|-6|71
Awire|s[1]|D5G1;||1800|pin@550||-16|82|and@15|a|-6|82
Awire|s[2]|D5G1;||N1800|pin@530||-16|7|and@8|a|-6|7
Awire|s[2]|D5G1;||1800|pin@542||-16|51|and@12|a|-6|51
Awire|s[2]|D5G1;||N1800|pin@539||-16|40|and@11|a|-6|40
Awire|s[2]|D5G1;||1800|pin@545||-16|62|and@13|a|-6|62
Awire|s[2]|D5G1;||N1800|pin@533||-16|18|and@9|a|-6|18
Awire|s[2]|D5G1;||N1800|pin@536||-16|29|and@10|a|-6|29
Awire|s[2]|D5G1;||1800|pin@548||-16|73|and@14|a|-6|73
Awire|s[2]|D5G1;||1800|pin@551||-16|84|and@15|a|-6|84
Een||D5G2;|pin@566||I
Eo[7:0]||D5G2;|pin@473||O
Es[2:0]||D5G2;|pin@474||I
X

# Cell demux3_8;1{vhdl}
Cdemux3_8;1{vhdl}||artwork|1189194880062|1189404312866||FACET_message()S[-- VHDL automatically generated by Electric 8.05 for cell 'demux3_8{sch}',"entity demux3_8 is port(en, s[2], s[1], s[0]: in BIT; o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0]: out BIT);",  end demux3_8;,"",architecture demux3_8_BODY of demux3_8 is,"  component and4 port(a1, a2, a3, a4: in BIT; y: out BIT);",    end component;,  component inverter port(a: in BIT; y: out BIT);,    end component;,"","  signal PINV11, PINV10, PINV12, PINV9, PINV8, PINV7, PINV6, PINV5, PINV4, PINV3, ","    PINV2, PINV1: BIT;","",begin,"  and_8: and4 port map(en, PINV1, PINV5, PINV9, o[0]);","  and_9: and4 port map(en, s[0], PINV8, PINV11, o[1]);","  and_10: and4 port map(en, PINV3, s[1], PINV12, o[2]);","  and_11: and4 port map(en, s[0], s[1], PINV10, o[3]);","  and_12: and4 port map(en, PINV2, PINV6, s[2], o[4]);","  and_13: and4 port map(en, s[0], PINV7, s[2], o[5]);","  and_14: and4 port map(en, PINV4, s[1], s[2], o[6]);","  and_15: and4 port map(en, s[0], s[1], s[2], o[7]);","  PSEUDO_INVERT12: inverter port map(s[2], PINV12);","  PSEUDO_INVERT8: inverter port map(s[1], PINV8);","  PSEUDO_INVERT11: inverter port map(s[2], PINV11);","  PSEUDO_INVERT5: inverter port map(s[1], PINV5);","  PSEUDO_INVERT10: inverter port map(s[2], PINV10);","  PSEUDO_INVERT1: inverter port map(s[0], PINV1);","  PSEUDO_INVERT4: inverter port map(s[0], PINV4);","  PSEUDO_INVERT3: inverter port map(s[0], PINV3);","  PSEUDO_INVERT7: inverter port map(s[1], PINV7);","  PSEUDO_INVERT6: inverter port map(s[1], PINV6);","  PSEUDO_INVERT9: inverter port map(s[2], PINV9);","  PSEUDO_INVERT2: inverter port map(s[0], PINV2);",end demux3_8_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell drff;1{net.als}
Cdrff;1{net.als}||artwork|1188435317687|1189695073937||FACET_message()S["# bascule D active sur les fronts montants, et entree pour forcer à 0 (\"CLR\")","model drff(d, clk, clr, q)","g1: drffi(d, clk, prevclk, clr, q_)","g2: drff_(q_,clr,q)","","gate drffi(d, clk, prevclk, clr, q)",fanout = off,t: delta=90e-12,i: clr=H o: q=L prevclk=clk,t: delta=424e-12,i: clk=H prevclk=L d=L o: q=L prevclk=clk,t: delta=403e-12,i: clk=H prevclk=L d=H o: q=H prevclk=clk,#t: delta=0,i: clk=H prevclk=L o: q=X prevclk=clk    # si on écrit une donnée invalide (ni 0 ni 1),"i: d!q clk!H clk!L o: q=X prevclk=clk      # si l'horloge est ni 0 ni 1, il y a possibilité qu'on écrive une valeur, alors si \"d\" n'a pas la même valeur que \"q\" la valeur de \"q\" n'est plus certaine","i: clr=X q=H o: q=X prevclk=clk      # si on ne connait pas \"clr\" et \"q\" est à 1, il y a possibilité qu'il devienne 0  (si \"clr\" est Z, on considère que la bascule ne se met pas à zéro)",i: o: prevclk=clk,"","gate drff_(q_,clr,q)",t: delta=34e-12,i: q_=L clr=H o: q=L,t: delta=42e-12,i: q_=L o: q=L,t: delta=86e-12,i: q_=H o: q=H,t: delta=0,i: o: q=X,"","","","","","","","","","","","","","","","","","","","","","",""]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell dsff;1{net.als}
Cdsff;1{net.als}||artwork|1188435317687|1189695063515||FACET_message()S["# bascule D active sur les fronts montants, et entree pour forcer à 1 (\"PR\")","model dsff(d, clk, pr, q)","g1: dsffi(d, clk, prevclk, pr, q_)","g2: dsff_(q_,pr,q)","","gate dsffi(d, clk, prevclk, clr, q)",fanout = off,t: delta=137e-12,i: pr=H o: q=H prevclk=clk,t: delta=424e-12,i: clk=H prevclk=L d=L o: q=L prevclk=clk,t: delta=403e-12,i: clk=H prevclk=L d=H o: q=H prevclk=clk,#t: delta=0,i: clk=H prevclk=L o: q=X prevclk=clk    # si on écrit une donnée invalide (ni 0 ni 1),"i: d!q clk!H clk!L o: q=X prevclk=clk      # si l'horloge est ni 0 ni 1, il y a possibilité qu'on écrive une valeur, alors si \"d\" n'a pas la même valeur que \"q\" la valeur de \"q\" n'est plus certaine","i: pr=X q=L o: q=X prevclk=clk      # si on ne connait pas \"pr\" et \"q\" est à 0, il y a possibilité qu'il devienne 1  (si \"pr\" est Z, on considère que la bascule ne se met pas à un)",i: o: prevclk=clk,"","gate dsff_(q_,pr,q)",t: delta=77e-12,i: q_=H pr=H o: q=H,t: delta=42e-12,i: q_=L o: q=L,t: delta=86e-12,i: q_=H o: q=H,t: delta=0,i: o: q=X,"","","","","","","","","",""]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell fulladd;1{ic}
Cfulladd;1{ic}||artwork|1189531703281|1189533788343|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NOpened-Thicker-Polygon|art@1||0|0|8|6|||SCHEM_function(D5G2;)Sfulladd|trace()V[-4/-3,-4/3,4/3,4/-3,-4/-3]
Nschematic:Bus_Pin|pin@0||-6|2||||
Nschematic:Wire_Pin|pin@1||-4|2||||
Nschematic:Bus_Pin|pin@4||6|0||||
Nschematic:Wire_Pin|pin@5||4|0||||
Nschematic:Bus_Pin|pin@6||-6|0||||
Nschematic:Wire_Pin|pin@7||-4|0||||
Nschematic:Bus_Pin|pin@8||6|2||||
Nschematic:Wire_Pin|pin@9||4|2||||
Nschematic:Bus_Pin|pin@10||-6|-2||||
Nschematic:Wire_Pin|pin@11||-4|-2||||
Nschematic:Bus_Pin|pin@12||6|-2||||
Nschematic:Wire_Pin|pin@13||4|-2||||
Aschematic:wire|net@0|||0|pin@1||-4|2|pin@0||-6|2
Aschematic:wire|net@2|||1800|pin@5||4|0|pin@4||6|0
Aschematic:wire|net@3|||0|pin@7||-4|0|pin@6||-6|0
Aschematic:wire|net@4|||1800|pin@9||4|2|pin@8||6|2
Aschematic:wire|net@5|||0|pin@11||-4|-2|pin@10||-6|-2
Aschematic:wire|net@6|||1800|pin@13||4|-2|pin@12||6|-2
Ea||D5G2;|pin@0||I
Eb||D5G2;|pin@6||I
Ec_in||D5G2;|pin@10||U
Ec_out||D5G2;|pin@8||U
Ea_xor_b|p|D5G2;|pin@4||O
Esum||D5G2;|pin@12||U
X

# Cell fulladd;1{sch}
Cfulladd;1{sch}||schematic|1189531266093|1190218530485|
NAnd|and@0||1|24||||
NAnd|and@1||1|17||||
NAnd|and@2||1|10||||
NAnd|and@3||12|17||||
Ngeneric:Facet-Center|art@0||0|0||||AV
Ifulladd;1{ic}|halfadd@0||34|29|||D5G4;
NWire_Pin|pin@0||-11|5||||
NWire_Pin|pin@1||-7|5||||
NWire_Pin|pin@2||-7|26||||
NWire_Pin|pin@3||-11|1||||
NWire_Pin|pin@4||-6|1||||
NWire_Pin|pin@5||-6|22||||
NWire_Pin|pin@7||23|3||||
NWire_Pin|pin@8||-7|19||||
NWire_Pin|pin@9||-11|-3||||
NWire_Pin|pin@10||-5|-3||||
NWire_Pin|pin@11||-5|15||||
NWire_Pin|pin@12||-6|12||||
NWire_Pin|pin@14||7|24||||
NWire_Pin|pin@15||7|19||||
NWire_Pin|pin@16||7|10||||
NWire_Pin|pin@17||7|15||||
NWire_Pin|pin@18||23|17||||
NWire_Pin|pin@19||8|3||||
NWire_Pin|pin@20||8|1||||
NWire_Pin|pin@21||23|-1||||
NWire_Pin|pin@22||-5|8||||
Ngeneric:Invisible-Pin|pin@23||-12.5|31|||||ART_message(D6G1.25;)S[Additionneur complet (full-adder),"sortie \"p\" pour \"propage\" la retenue","on peut utiliser \"c_out\" comme \"g\" pour \"génère\" une retenue","(voir \"carry look-ahead\" adder sur Wikipedia,",ou la section 6.2.1 du livre Heuring&Jordan)]
NXor|xor@0||2|3||||
NXor|xor@1||14|-1||||
Awire|net@0|||0|pin@1||-7|5|pin@0||-11|5
Awire|net@1|||0|xor@0|a|-1.5|5|pin@1||-7|5
Awire|net@2|||2700|pin@1||-7|5|pin@8||-7|19
Awire|net@3|||1800|pin@2||-7|26|and@0|a|-3|26
Awire|net@4|||0|pin@4||-6|1|pin@3||-11|1
Awire|net@5|||0|xor@0|a|-1.5|1|pin@4||-6|1
Awire|net@7|||1800|pin@5||-6|22|and@0|a|-3|22
Awire|net@9|||1800|pin@19||8|3|pin@7||23|3
Awire|net@10|||2700|pin@8||-7|19|pin@2||-7|26
Awire|net@11|||0|and@1|a|-3|19|pin@8||-7|19
Awire|net@12|||0|pin@10||-5|-3|pin@9||-11|-3
Awire|net@14|||2700|pin@10||-5|-3|pin@22||-5|8
Awire|net@15|||1800|pin@11||-5|15|and@1|a|-3|15
Awire|net@16|||2700|pin@12||-6|12|pin@5||-6|22
Awire|net@17|||1800|pin@12||-6|12|and@2|a|-3|12
Awire|net@20|||G1800|and@0|y|4.5|24|pin@14||7|24
Awire|net@21|||900|pin@14||7|24|pin@15||7|19
Awire|net@22|||1800|pin@15||7|19|and@3|a|8|19
Awire|net@23|||G1800|and@1|y|4.5|17|and@3|a|8|17
Awire|net@24|||G1800|and@2|y|4.5|10|pin@16||7|10
Awire|net@25|||2700|pin@16||7|10|pin@17||7|15
Awire|net@26|||1800|pin@17||7|15|and@3|a|8|15
Awire|net@27|||G1800|and@3|y|15.5|17|pin@18||23|17
Awire|net@28|||1800|pin@10||-5|-3|xor@1|a|10.5|-3
Awire|net@29|||1800|xor@0|y|6.5|3|pin@19||8|3
Awire|net@30|||900|pin@19||8|3|pin@20||8|1
Awire|net@31|||1800|pin@20||8|1|xor@1|a|10.5|1
Awire|net@32|||1800|xor@1|y|18.5|-1|pin@21||23|-1
Awire|net@33|||2700|pin@4||-6|1|pin@12||-6|12
Awire|net@34|||2700|pin@22||-5|8|pin@11||-5|15
Awire|net@35|||0|and@2|a|-3|8|pin@22||-5|8
Ea||D5G2;|pin@0||I
Eb||D5G2;|pin@3||I
Ec_in||D5G2;|pin@9||I
Ec_out||D5G2;|pin@18||O
Ea_xor_b|p|D5G2;|pin@7||O
Esum||D5G2;|pin@21||O
X

# Cell ground;1{net.als}
Cground;1{net.als}||artwork|1189616353893|1189616508676||FACET_message()S[gate ground(g)     set g=L@3     t: delta=0,""]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell halfadd;1{ic}
Chalfadd;1{ic}||artwork|1189531703281|1189531761609|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NOpened-Thicker-Polygon|art@1||0|0|8|6|||SCHEM_function(D5G2;)Shalfadd|trace()V[-4/-3,-4/3,4/3,4/-3,-4/-3]
Nschematic:Bus_Pin|pin@0||-6|2||||
Nschematic:Wire_Pin|pin@1||-4|2||||
Nschematic:Bus_Pin|pin@2||6|2||||
Nschematic:Wire_Pin|pin@3||4|2||||
Nschematic:Bus_Pin|pin@4||6|-2||||
Nschematic:Wire_Pin|pin@5||4|-2||||
Nschematic:Bus_Pin|pin@6||-6|-2||||
Nschematic:Wire_Pin|pin@7||-4|-2||||
Aschematic:wire|net@0|||0|pin@1||-4|2|pin@0||-6|2
Aschematic:wire|net@1|||1800|pin@3||4|2|pin@2||6|2
Aschematic:wire|net@2|||1800|pin@5||4|-2|pin@4||6|-2
Aschematic:wire|net@3|||0|pin@7||-4|-2|pin@6||-6|-2
Ea||D5G2;|pin@0||I
Ea_and_b||D5G2;|pin@2||O
Ea_xor_b||D5G2;|pin@4||O
Eb||D5G2;|pin@6||I
X

# Cell halfadd;1{sch}
Chalfadd;1{sch}||schematic|1189531266093|1189531706328|
NAnd|and@0||1|10||||
Ngeneric:Facet-Center|art@0||0|0||||AV
Ihalfadd;1{ic}|halfadd@0||0|20|||D5G4;
NWire_Pin|pin@0||-11|5||||
NWire_Pin|pin@1||-7|5||||
NWire_Pin|pin@2||-7|12||||
NWire_Pin|pin@3||-11|1||||
NWire_Pin|pin@4||-6|1||||
NWire_Pin|pin@5||-6|8||||
NWire_Pin|pin@6||8|10||||
NWire_Pin|pin@7||8|3||||
NXor|xor@0||0|3||||
Awire|net@0|||0|pin@1||-7|5|pin@0||-11|5
Awire|net@1|||0|xor@0|a|-3.5|5|pin@1||-7|5
Awire|net@2|||2700|pin@1||-7|5|pin@2||-7|12
Awire|net@3|||1800|pin@2||-7|12|and@0|a|-3|12
Awire|net@4|||0|pin@4||-6|1|pin@3||-11|1
Awire|net@5|||0|xor@0|a|-3.5|1|pin@4||-6|1
Awire|net@6|||2700|pin@4||-6|1|pin@5||-6|8
Awire|net@7|||1800|pin@5||-6|8|and@0|a|-3|8
Awire|net@8|||1800|and@0|y|4.5|10|pin@6||8|10
Awire|net@9|||1800|xor@0|y|4.5|3|pin@7||8|3
Ea||D5G2;|pin@0||I
Ea_and_b||D5G2;|pin@6||O
Ea_xor_b||D5G2;|pin@7||O
Eb||D5G2;|pin@3||I
X

# Cell inverter;1{net.als}
Cinverter;1{net.als}||artwork|1189561913953|1189571321671||FACET_message()S[# Built-in model for inverter,"model inverter(a,z)","g1: inverterfun(a,z_)","g2: inverter_(z_,z)","gate inverterfun(a,z)",fanout = off,t: delta=72e-12,i: a=L o: z=H,t: delta=59e-12,i: a=H o: z=L,t: delta=0,i: a=X o: z=X,load: a=1.0,"gate inverter_(z_,z)",t: delta=32e-12,i: z_=L o: z=L,t: delta=39e-12,i: z_=H o: z=H,t: delta=0,i: o: z=X,"","",""]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell lookahead_2_4;1{ic}
Clookahead_2_4;1{ic}||artwork|1189539248953|1189539628328|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NOpened-Thicker-Polygon|art@1||0|0|6|14|||SCHEM_function(D5G2;)S[look-,ahead]|trace()V[-3/-7,-3/7,3/7,3/-7,-3/-7]
Nschematic:Bus_Pin|pin@0||-5|-6||||
Nschematic:Wire_Pin|pin@1||-3|-6||||
Nschematic:Bus_Pin|pin@2||5|-4||||
Nschematic:Wire_Pin|pin@3||3|-4||||
Nschematic:Bus_Pin|pin@4||5|4||||
Nschematic:Wire_Pin|pin@5||3|4||||
Nschematic:Bus_Pin|pin@6||-5|0||||
Nschematic:Wire_Pin|pin@7||-3|0||||
Nschematic:Bus_Pin|pin@8||-5|6||||
Nschematic:Wire_Pin|pin@9||-3|6||||
Nschematic:Bus_Pin|pin@10||-5|-4||||
Nschematic:Wire_Pin|pin@11||-3|-4||||
Nschematic:Bus_Pin|pin@12||-5|-2||||
Nschematic:Wire_Pin|pin@13||-3|-2||||
Nschematic:Bus_Pin|pin@14||-5|2||||
Nschematic:Wire_Pin|pin@15||-3|2||||
Nschematic:Bus_Pin|pin@16||-5|4||||
Nschematic:Wire_Pin|pin@17||-3|4||||
Nschematic:Bus_Pin|pin@18||5|0||||
Nschematic:Wire_Pin|pin@19||3|0||||
Aschematic:wire|net@0|||0|pin@1||-3|-6|pin@0||-5|-6
Aschematic:wire|net@1|||1800|pin@3||3|-4|pin@2||5|-4
Aschematic:wire|net@2|||1800|pin@5||3|4|pin@4||5|4
Aschematic:wire|net@3|||0|pin@7||-3|0|pin@6||-5|0
Aschematic:wire|net@4|||0|pin@9||-3|6|pin@8||-5|6
Aschematic:wire|net@5|||0|pin@11||-3|-4|pin@10||-5|-4
Aschematic:wire|net@6|||0|pin@13||-3|-2|pin@12||-5|-2
Aschematic:wire|net@7|||0|pin@15||-3|2|pin@14||-5|2
Aschematic:wire|net@8|||0|pin@17||-3|4|pin@16||-5|4
Aschematic:wire|net@9|||1800|pin@19||3|0|pin@18||5|0
Ec0||D5G2;|pin@0||I
Ec2||D5G2;|pin@2||O
Ec4||D5G2;|pin@4||O
Eg1||D5G2;|pin@6||I
Eg3||D5G2;|pin@8||I
Ep0||D5G2;|pin@10||I
Ep1||D5G2;|pin@12||I
Ep2||D5G2;|pin@14||I
Ep3||D5G2;|pin@16||I
Epg||D5G2;|pin@18||O
X

# Cell lookahead_2_4;1{net.als}
Clookahead_2_4;1{net.als}||artwork|1189561450453|1189561450453||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    mar. sept. 11, 2007 21:44:10",#-------------------------------------------------,"","model lookahead_2_4(c0, g1, g3, p0, p1, p2, p3, c2, c4, pg)","and_0: and5(p1, p0, p3, p2, c0, net_6)","and_1: and3(g1, p3, p2, net_13)","and_2: and4(p2, p1, p3, p0, pg)","and_3: and3(p1, p0, c0, net_52)","or_0: or3(net_6, net_13, g3, c4)","or_1: or2(net_52, g1, c2)","",#********* End of netlist *******************,#< and5,#< and3,#< and4,#< or3,#< or2]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell lookahead_2_4;1{sch}
Clookahead_2_4;1{sch}||schematic|1189538083562|1190215408609|
NAnd|and@0||-4|15||4||
NAnd|and@1||-4|6||||
NAnd|and@2||-4|26||4||
NAnd|and@3||-4|-2||||
Ngeneric:Facet-Center|art@0||0|0||||AV
Ilookahead_2_4;1{ic}|lookahea@0||38|37|||D5G4;
NOr|or@0||8|4||||
NOr|or@1||8|-4||||
NWire_Pin|pin@0||-24|17||||
NWire_Pin|pin@1||-24|19||||
NWire_Pin|pin@2||-24|15||||
NWire_Pin|pin@3||-24|13||||
NWire_Pin|pin@5||-24|11||||
NWire_Pin|pin@6||3|15||||
NWire_Pin|pin@7||3|6||||
NWire_Pin|pin@8||-24|4||||
NWire_Pin|pin@11||2|6||||
NWire_Pin|pin@12||2|4||||
NWire_Pin|pin@13||-24|2||||
NWire_Pin|pin@14||-10|19||||
NWire_Pin|pin@15||-10|8||||
NWire_Pin|pin@16||-12|17||||
NWire_Pin|pin@17||-12|6||||
NWire_Pin|pin@18||17|4||||
NWire_Pin|pin@19||-10|22||||
NWire_Pin|pin@20||-12|24||||
NWire_Pin|pin@21||-14|15||||
NWire_Pin|pin@22||-14|26||||
NWire_Pin|pin@23||-16|13||||
NWire_Pin|pin@24||-16|28||||
NWire_Pin|pin@25||-8|28||||
NWire_Pin|pin@26||17|26||||
NWire_Pin|pin@31||-14|0||||
NWire_Pin|pin@32||-16|-2||||
NWire_Pin|pin@33||-18|11||||
NWire_Pin|pin@34||-18|-4||||
NWire_Pin|pin@35||-20|4||||
NWire_Pin|pin@36||-20|-6||||
NWire_Pin|pin@37||17|-4||||
Ngeneric:Invisible-Pin|pin@38||19.5|3|||||ART_message(D6G1.75;)S[c4 = g3 + p3 p2 g1 + p3 p2 p1 p0 c0,"([Eq. 6.17] page 266 de Heuring&Jordan,",en prenant seulement 3 des 5 termes)]
Ngeneric:Invisible-Pin|pin@39||19.5|-4|||||ART_message(D6G1.75;)S[c2 = g1 + p1 p0 c0,"([Eq. 6.17], en prenant seulement 2 des 3 termes)"]
Ngeneric:Invisible-Pin|pin@40||-25.5|40|||||ART_message(D6G1.75;)S["Pour accélérer l'addition: circuit de \"carry lookahead\" partiel.",Le circuit complet serait plus gros mais plus rapide.,"(voir \"carry look-ahead adder\" sur Wikipedia,",ou la section 6.2.1 du livre Heuring&Jordan)]
Ngeneric:Invisible-Pin|pin@41||19.5|25|||||ART_message(D6G1.75;)S[pg = p3 p2 p1 p0,"([Eq. 6.19] page 267 de Heuring&Jordan;",PG sur la page de Wikipedia)]
Awire|net@1|||1800|pin@21||-14|15|and@0|a|-8|15
Awire|net@2|||1800|pin@0||-24|17|pin@16||-12|17
Awire|net@3|||1800|pin@23||-16|13|and@0|a|-8|13
Awire|net@5|||1800|pin@1||-24|19|pin@14||-10|19
Awire|net@6|||0|pin@6||3|15|and@0|y|-0.5|15
Awire|net@7|||900|pin@6||3|15|pin@7||3|6
Awire|net@8|||1800|pin@7||3|6|or@0|a|4.5|6
Awire|net@10|||1800|pin@35||-20|4|and@1|a|-8|4
Awire|net@13|||1800|and@1|y|-0.5|6|pin@11||2|6
Awire|net@14|||900|pin@11||2|6|pin@12||2|4
Awire|net@15|||1800|pin@12||2|4|or@0|a|4.75|4
Awire|net@16|||0|or@0|a|4.5|2|pin@13||-24|2
Awire|net@32|||1800|pin@14||-10|19|and@0|a|-8|19
Awire|net@33|||0|and@1|a|-8|8|pin@15||-10|8
Awire|net@34|||900|pin@14||-10|19|pin@15||-10|8
Awire|net@35|||1800|pin@16||-12|17|and@0|a|-8|17
Awire|net@36|||1800|pin@17||-12|6|and@1|a|-8|6
Awire|net@37|||900|pin@16||-12|17|pin@17||-12|6
Awire|net@38|||1800|or@0|y|12.5|4|pin@18||17|4
Awire|net@39|||2700|pin@14||-10|19|pin@19||-10|22
Awire|net@41|||2700|pin@16||-12|17|pin@20||-12|24
Awire|net@42|||1800|pin@20||-12|24|and@2|a|-8|24
Awire|net@43|||1800|pin@2||-24|15|pin@21||-14|15
Awire|net@44|||2700|pin@21||-14|15|pin@22||-14|26
Awire|net@45|||1800|pin@22||-14|26|and@2|a|-8|26
Awire|net@46|||1800|pin@3||-24|13|pin@23||-16|13
Awire|net@47|||2700|pin@23||-16|13|pin@24||-16|28
Awire|net@48|||1800|pin@24||-16|28|pin@25||-8|28
Awire|net@49|||1800|pin@19||-10|22|and@2|a|-8|22
Awire|net@50|||0|pin@25||-8|28|and@2|a|-8|28
Awire|net@51|||1800|and@2|y|-0.5|26|pin@26||17|26
Awire|net@52|||1800|and@3|y|-0.5|-2|or@1|a|4.5|-2
Awire|net@60|||0|and@0|a|-8|11|pin@33||-18|11
Awire|net@61|||900|pin@21||-14|15|pin@31||-14|0
Awire|net@62|||1800|pin@31||-14|0|and@3|a|-8|0
Awire|net@63|||900|pin@23||-16|13|pin@32||-16|-2
Awire|net@64|||1800|pin@32||-16|-2|and@3|a|-8|-2
Awire|net@65|||0|pin@33||-18|11|pin@5||-24|11
Awire|net@66|||900|pin@33||-18|11|pin@34||-18|-4
Awire|net@67|||1800|pin@34||-18|-4|and@3|a|-8|-4
Awire|net@68|||1800|pin@8||-24|4|pin@35||-20|4
Awire|net@69|||900|pin@35||-20|4|pin@36||-20|-6
Awire|net@70|||1800|pin@36||-20|-6|or@1|a|4.5|-6
Awire|net@71|||1800|or@1|y|12.5|-4|pin@37||17|-4
Ec0||D5G2;|pin@5||I
Ec2||D5G2;|pin@37||O
Ec4||D5G2;|pin@18||O
Eg1||D5G2;|pin@8||I
Eg3||D5G2;|pin@13||I
Ep1|p0|D5G2;|pin@3||I
Ep1@745468458|p1|D5G2;|pin@2||I
Ep2||D5G2;|pin@0||I
Ep3||D5G2;|pin@1||I
Epg||D5G2;|pin@26||O
X

# Cell lookahead_2_4;1{vhdl}
Clookahead_2_4;1{vhdl}||artwork|1189561450453|1189561450453||FACET_message()S[-- VHDL automatically generated by Electric 8.05 for cell 'lookahead_2_4{sch}',"entity lookahead_2_4 is port(c0, g1, g3, p0, p1, p2, p3: in BIT; c2, c4, pg: out BIT);",  end lookahead_2_4;,"",architecture lookahead_2_4_BODY of lookahead_2_4 is,"  component and5 port(a1, a2, a3, a4, a5: in BIT; y: out BIT);",    end component;,"  component and3 port(a1, a2, a3: in BIT; y: out BIT);",    end component;,"  component and4 port(a1, a2, a3, a4: in BIT; y: out BIT);",    end component;,"  component or3 port(a1, a2, a3: in BIT; y: out BIT);",    end component;,"  component or2 port(a1, a2: in BIT; y: out BIT);",    end component;,"","  signal net_52, net_6, net_13: BIT;","",begin,"  and_0: and5 port map(p1, p0, p3, p2, c0, net_6);","  and_1: and3 port map(g1, p3, p2, net_13);","  and_2: and4 port map(p2, p1, p3, p0, pg);","  and_3: and3 port map(p1, p0, c0, net_52);","  or_0: or3 port map(net_6, net_13, g3, c4);","  or_1: or2 port map(net_52, g1, c2);",end lookahead_2_4_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell micro_control;1{sch}
Cmicro_control;1{sch}||schematic|1190123836468|1190123841156|
Ngeneric:Facet-Center|art@0||0|0||||AV
NWire_Pin|pin@0||0|12||||
NWire_Pin|pin@1||-10|12||||
NWire_Pin|pin@2||9|12||||
NWire_Pin|pin@3||0|11||||
NWire_Pin|pin@4||-10|11||||
NWire_Pin|pin@5||9|11||||
NWire_Pin|pin@6||0|9||||
NWire_Pin|pin@7||-10|9||||
NWire_Pin|pin@8||9|9||||
NWire_Pin|pin@9||0|8||||
NWire_Pin|pin@10||-10|8||||
NWire_Pin|pin@11||9|8||||
NWire_Pin|pin@12||0|6||||
NWire_Pin|pin@13||-10|6||||
NWire_Pin|pin@14||9|6||||
NWire_Pin|pin@15||0|5||||
NWire_Pin|pin@16||-10|5||||
NWire_Pin|pin@17||9|5||||
NWire_Pin|pin@18||0|10||||
NWire_Pin|pin@19||-10|10||||
NWire_Pin|pin@20||9|10||||
NWire_Pin|pin@21||0|4||||
NWire_Pin|pin@22||-10|4||||
NWire_Pin|pin@23||9|4||||
NWire_Pin|pin@24||0|3||||
NWire_Pin|pin@25||-10|3||||
NWire_Pin|pin@26||9|3||||
NWire_Pin|pin@27||0|2||||
NWire_Pin|pin@28||-10|2||||
NWire_Pin|pin@29||9|2||||
NBus_Pin|pin@30||0|1||||
NBus_Pin|pin@31||-10|1||||
NBus_Pin|pin@32||9|1||||
NBus_Pin|pin@33||0|7||||
NBus_Pin|pin@34||9|7||||
NBus_Pin|pin@35||-10|7||||
Awire|A|D5G1;||1800|pin@9||0|8|pin@11||9|8
Abus|B[1:0]|D5G1;||IJ1800|pin@33||0|7|pin@34||9|7
Awire|C|D5G1;||1800|pin@12||0|6|pin@14||9|6
Awire|D|D5G1;||1800|pin@15||0|5|pin@17||9|5
Awire|E|D5G1;||1800|pin@21||0|4|pin@23||9|4
Awire|F|D5G1;||1800|pin@24||0|3|pin@26||9|3
Awire|G|D5G1;||1800|pin@27||0|2|pin@29||9|2
Abus|alu_op[6:0]|D5G1;||IJ1800|pin@30||0|1|pin@32||9|1
Awire|ecrire_IR|D5G1;||1800|pin@18||0|10|pin@20||9|10
Awire|ecrire_R|D5G1;||1800|pin@3||0|11|pin@5||9|11
Awire|ecrire_T|D5G1;||0|pin@2||9|12|pin@0||0|12
Awire|ecrire_eip|D5G1;||1800|pin@6||0|9|pin@8||9|9
Awire|micro_operation[0]|D5G1;||0|pin@0||0|12|pin@1||-10|12
Awire|micro_operation[1]|D5G1;||0|pin@3||0|11|pin@4||-10|11
Awire|micro_operation[2]|D5G1;||0|pin@18||0|10|pin@19||-10|10
Awire|micro_operation[3]|D5G1;||0|pin@6||0|9|pin@7||-10|9
Awire|micro_operation[4]|D5G1;||0|pin@9||0|8|pin@10||-10|8
Abus|micro_operation[6:5]|D5G1;||IJ0|pin@33||0|7|pin@35||-10|7
Awire|micro_operation[7]|D5G1;||0|pin@12||0|6|pin@13||-10|6
Awire|micro_operation[8]|D5G1;||0|pin@15||0|5|pin@16||-10|5
Awire|micro_operation[9]|D5G1;||0|pin@21||0|4|pin@22||-10|4
Awire|micro_operation[10]|D5G1;||0|pin@24||0|3|pin@25||-10|3
Awire|micro_operation[11]|D5G1;||0|pin@27||0|2|pin@28||-10|2
Abus|micro_operation[18:12]|D5G1;||IJ0|pin@30||0|1|pin@31||-10|1
X

# Cell mux2;1{net.als}
Cmux2;1{net.als}||artwork|1188435317687|1189087807750||FACET_message()S["gate mux2(a, b, s, out)",t: delta=2e-9,i: s=H o: out=b,i: s=L o: out=a,""]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell mux2_1;1{ic}
Cmux2_1;1{ic}||artwork|1189147251859|1189185680312|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NOpened-Thicker-Polygon|art@1||0|0|6|8|||SCHEM_function(D5G2;)S[mux,2-1]|trace()V[-3/-4,-3/4,3/3,3/-3,-3/-4]
Nschematic:Bus_Pin|pin@6||0|-5||||
Nschematic:Wire_Pin|pin@7||0|-3.5||||
Nschematic:Bus_Pin|pin@8||4|0||||
Nschematic:Wire_Pin|pin@9||3|0||||
Nschematic:Bus_Pin|pin@10||-4|-2||||
Nschematic:Wire_Pin|pin@11||-3|-2||||
Nschematic:Bus_Pin|pin@12||-4|2||||
Nschematic:Wire_Pin|pin@13||-3|2||||
Aschematic:wire|net@3|||F900|pin@7||0|-3.5|pin@6||0|-5
Aschematic:wire|net@4|||1800|pin@9||3|0|pin@8||4|0
Aschematic:wire|net@5|||0|pin@11||-3|-2|pin@10||-4|-2
Aschematic:wire|net@6|||0|pin@13||-3|2|pin@12||-4|2
Ei0||D5G2;|pin@12||U
Ei1||D5G2;|pin@10||U
Eo||D5G2;|pin@8||U
Es||D5G2;|pin@6||I
X

# Cell mux2_1;1{net.als}
Cmux2_1;1{net.als}||artwork|1189147442265|1189701631578||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    jeu. sept. 13, 2007 12:40:31",#-------------------------------------------------,"","model mux2_1(i0, i1, s, o)","and_0: nand2(i0, PINV4, net_21)","and_1: nand2(i1, s, net_24)","and_2: nand2(net_21, net_24, o)","PSEUDO_INVERT4: inverter(s, PINV4)","",#********* End of netlist *******************,#< nand2,#< inverter]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell mux2_1;1{sch}
Cmux2_1;1{sch}||schematic|1189087595328|1189186108453|
NAnd|and@0||-4|4||||
NAnd|and@1||-4|-3||||
NAnd|and@2||6|0||||
Ngeneric:Facet-Center|art@0||0|0||||AV
NWire_Pin|pin@5||-11|-8||||
NWire_Pin|pin@15||-11|-5||||
NWire_Pin|pin@18||1|4||||
NWire_Pin|pin@19||1|2||||
NWire_Pin|pin@20||1|-3||||
NWire_Pin|pin@21||1|-2||||
NWire_Pin|pin@22||13|0||||
NWire_Pin|pin@23||-14|-1||||
NWire_Pin|pin@24||-14|6||||
NWire_Pin|pin@25||-11|2||||
Imux2_1;1{ic}|testmux@0||21|3|||D5G4;
Awire|net@18|||2700|pin@5||-11|-8|pin@15||-11|-5
Awire|net@21|||G1800|and@0|y|-0.5|4|pin@18||1|4
Awire|net@22|||900|pin@18||1|4|pin@19||1|2
Awire|net@23|||1800|pin@19||1|2|and@2|a|2|2
Awire|net@24|||G1800|and@1|y|-0.5|-3|pin@20||1|-3
Awire|net@25|||2700|pin@20||1|-3|pin@21||1|-2
Awire|net@26|||1800|pin@21||1|-2|and@2|a|2|-2
Awire|net@27|||G1800|and@2|y|9.5|0|pin@22||13|0
Awire|net@28|||0|and@1|a|-8|-1|pin@23||-14|-1
Awire|net@29|||0|and@0|a|-8|6|pin@24||-14|6
Awire|net@30|||1800|pin@15||-11|-5|and@1|a|-8|-5
Awire|net@31|||2700|pin@15||-11|-5|pin@25||-11|2
Awire|net@32|||N1800|pin@25||-11|2|and@0|a|-8|2
Ei0||D5G2;|pin@24||I
Ei1||D5G2;|pin@23||I
Eo||D5G2;|pin@22||O
Es||D5G2;|pin@5||I
X

# Cell mux2_1;1{vhdl}
Cmux2_1;1{vhdl}||artwork|1189185873171|1189701631578||FACET_message()S[-- VHDL automatically generated by Electric 8.05 for cell 'mux2_1{sch}',"entity mux2_1 is port(i0, i1, s: in BIT; o: out BIT);",  end mux2_1;,"",architecture mux2_1_BODY of mux2_1 is,  component inverter port(a: in BIT; y: out BIT);,    end component;,"  component nand2 port(a1, a2: in BIT; y: out BIT);",    end component;,"","  signal net_21, net_24, PINV4: BIT;","",begin,"  and_0: nand2 port map(i0, PINV4, net_21);","  and_1: nand2 port map(i1, s, net_24);","  and_2: nand2 port map(net_21, net_24, o);","  PSEUDO_INVERT4: inverter port map(s, PINV4);",end mux2_1_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell mux3_1;1{ic}
Cmux3_1;1{ic}||artwork|1189147251859|1189873414390|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NOpened-Thicker-Polygon|art@1||0|0|6|8|||SCHEM_function(D5G2;)S[mux,3-1]|trace()V[-3/-4,-3/4,3/3,3/-3,-3/-4]
Nschematic:Bus_Pin|pin@8||4|0||||
Nschematic:Wire_Pin|pin@9||3|0||||
Nschematic:Bus_Pin|pin@10||-4|0||||
Nschematic:Wire_Pin|pin@11||-3|0||||
Nschematic:Bus_Pin|pin@12||-4|2||||
Nschematic:Wire_Pin|pin@13||-3|2||||
Nschematic:Bus_Pin|pin@16||-4|-2||||
Nschematic:Wire_Pin|pin@17||-3|-2||||
Nschematic:Bus_Pin|pin@18||0|-4||||
Ngeneric:Invisible-Pin|pin@19||0|-3.5|1|1||
Aschematic:wire|net@4|||1800|pin@9||3|0|pin@8||4|0
Aschematic:wire|net@5|||0|pin@11||-3|0|pin@10||-4|0
Aschematic:wire|net@6|||0|pin@13||-3|2|pin@12||-4|2
Aschematic:wire|net@8|||0|pin@17||-3|-2|pin@16||-4|-2
Aschematic:bus|net@9|||FIJ900|pin@19||0|-3.5|pin@18||0|-4
Ei0|i0_1|D5G2;|pin@12||U
Ei1|i2|D5G2;|pin@10||U
Ei3||D5G2;|pin@16||U
Eo||D5G2;|pin@8||U
Es[1:0]||D5G2;|pin@18||U
X

# Cell mux3_1;1{net.als}
Cmux3_1;1{net.als}||artwork|1189147442265|1189873443953||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    sam. sept. 15, 2007 12:24:03",#-------------------------------------------------,"","model mux3_1(i0_1, i2, i3, s[1], s[0], o)","and_0: nand2(i0_1, PINV4, net_21)","and_1: nand3(i2, s[1], PINV5, net_24)","and_2: nand3(net_21, net_24, net_46, o)","and_3: nand3(s[1], s[0], i3, net_46)","PSEUDO_INVERT5: inverter(s[0], PINV5)","PSEUDO_INVERT4: inverter(s[1], PINV4)","",#********* End of netlist *******************,#< nand2,#< nand3,#< inverter]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell mux3_1;1{sch}
Cmux3_1;1{sch}||schematic|1189087595328|1189873428625|
NAnd|and@0||-4|4||||
NAnd|and@1||-4|-3||||
NAnd|and@2||6|-3||||
NAnd|and@3||-4|-10||||
Ngeneric:Facet-Center|art@0||0|0||||AV
NWire_Pin|pin@5||-11|-15||||
NWire_Pin|pin@15||-11|-5||||
NWire_Pin|pin@18||1|4||||
NWire_Pin|pin@19||1|-1||||
NWire_Pin|pin@20||1|-3||||
NWire_Pin|pin@22||13|-3||||
NWire_Pin|pin@23||-14|-1||||
NWire_Pin|pin@24||-14|6||||
NWire_Pin|pin@25||-11|2||||
NWire_Pin|pin@26||-13|-3||||
NWire_Pin|pin@28||-11|-12||||
NWire_Pin|pin@29||-13|-10||||
NWire_Pin|pin@30||-14|-8||||
NBus_Pin|pin@31||-14|-15||||
NBus_Pin|pin@32||-11|-15||||
NBus_Pin|pin@33||-13|-15||||
NWire_Pin|pin@34||1|-3||||
NWire_Pin|pin@35||1|-10||||
NWire_Pin|pin@36||1|-5||||
Imux3_1;1{ic}|testmux@0||21|3|||D5G4;
Awire|net@18|||2700|pin@28||-11|-12|pin@15||-11|-5
Awire|net@21|||G1800|and@0|y|-0.5|4|pin@18||1|4
Awire|net@22|||900|pin@18||1|4|pin@19||1|-1
Awire|net@23|||1800|pin@19||1|-1|and@2|a|2|-1
Awire|net@24|||G1800|and@1|y|-0.5|-3|pin@20||1|-3
Awire|net@27|||G1800|and@2|y|9.5|-3|pin@22||13|-3
Awire|net@28|||0|and@1|a|-8|-1|pin@23||-14|-1
Awire|net@29|||0|and@0|a|-8|6|pin@24||-14|6
Awire|net@30|||1800|pin@15||-11|-5|and@1|a|-8|-5
Awire|net@31|||2700|pin@15||-11|-5|pin@25||-11|2
Awire|net@32|||N1800|pin@25||-11|2|and@0|a|-8|2
Awire|net@33|||G0|and@1|a|-8|-3|pin@26||-13|-3
Awire|net@34|||900|pin@26||-13|-3|pin@29||-13|-10
Awire|net@36|||1800|pin@28||-11|-12|and@3|a|-8|-12
Awire|net@38|||0|and@3|a|-8|-10|pin@29||-13|-10
Awire|net@39|||0|and@3|a|-8|-8|pin@30||-14|-8
Abus|net@40|||IJ1800|pin@33||-13|-15|pin@32||-11|-15
Awire|net@41|||0|pin@5||-11|-15|pin@32||-11|-15
Abus|net@42|||IJ1800|pin@31||-14|-15|pin@33||-13|-15
Awire|net@44|||2700|pin@20||1|-3|pin@34||1|-3
Awire|net@45|||1800|pin@34||1|-3|and@2|a|2|-3
Awire|net@46|||G1800|and@3|y|-0.5|-10|pin@35||1|-10
Awire|net@47|||2700|pin@35||1|-10|pin@36||1|-5
Awire|net@48|||1800|pin@36||1|-5|and@2|a|2|-5
Awire|s[0]|D5G1;||900|pin@29||-13|-10|pin@33||-13|-15
Awire|s[1]|D5G1;||2700|pin@5||-11|-15|pin@28||-11|-12
Ei0|i0_1|D5G2;|pin@24||I
Ei1|i2|D5G2;|pin@23||I
Ei3||D5G2;|pin@30||I
Eo||D5G2;|pin@22||O
Es[1:0]||D5G2;|pin@31||I
X

# Cell mux3_1;1{vhdl}
Cmux3_1;1{vhdl}||artwork|1189185873171|1189873443953||FACET_message()S[-- VHDL automatically generated by Electric 8.05 for cell 'mux3_1{sch}',"entity mux3_1 is port(i0_1, i2, i3, s[1], s[0]: in BIT; o: out BIT);",  end mux3_1;,"",architecture mux3_1_BODY of mux3_1 is,  component inverter port(a: in BIT; y: out BIT);,    end component;,"  component nand2 port(a1, a2: in BIT; y: out BIT);",    end component;,"  component nand3 port(a1, a2, a3: in BIT; y: out BIT);",    end component;,"","  signal net_21, net_46, net_24, PINV5, PINV4: BIT;","",begin,"  and_0: nand2 port map(i0_1, PINV4, net_21);","  and_1: nand3 port map(i2, s[1], PINV5, net_24);","  and_2: nand3 port map(net_21, net_24, net_46, o);","  and_3: nand3 port map(s[1], s[0], i3, net_46);","  PSEUDO_INVERT5: inverter port map(s[0], PINV5);","  PSEUDO_INVERT4: inverter port map(s[1], PINV4);",end mux3_1_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell mux3_32bit;1{ic}
Cmux3_32bit;1{ic}||artwork|1189147251859|1189873562187|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NOpened-Thicker-Polygon|art@1||0|0|6|8|||SCHEM_function(D5G2;)S[mux3,32bit]|trace()V[-3/-4,-3/4,3/3,3/-3,-3/-4]
Nschematic:Bus_Pin|pin@0||-4|2||||
Ngeneric:Invisible-Pin|pin@1||-3|2|1|1||
Nschematic:Bus_Pin|pin@2||-4|0||||
Ngeneric:Invisible-Pin|pin@3||-3|0|1|1||
Nschematic:Bus_Pin|pin@4||4|0||||
Ngeneric:Invisible-Pin|pin@5||3|0|1|1||
Nschematic:Bus_Pin|pin@8||0|-4||||
Ngeneric:Invisible-Pin|pin@9||0|-3.5|1|1||
Nschematic:Bus_Pin|pin@10||-4|-2||||
Ngeneric:Invisible-Pin|pin@11||-3|-2|1|1||
Aschematic:bus|net@0|||IJ0|pin@1||-3|2|pin@0||-4|2
Aschematic:bus|net@1|||IJ0|pin@3||-3|0|pin@2||-4|0
Aschematic:bus|net@2|||IJ1800|pin@5||3|0|pin@4||4|0
Aschematic:bus|net@4|||IJ900|pin@9||0|-3.5|pin@8||0|-4
Aschematic:bus|net@5|||IJ0|pin@11||-3|-2|pin@10||-4|-2
Ei0[31:0]|i0_1[31:0]|D5G2;|pin@0||I
Ei1[31:0]|i2[31:0]|D5G2;|pin@2||I
Ei3[31:0]||D5G2;|pin@10||U
Eo[31:0]||D5G2;|pin@4||O
Es[1:0]||D5G2;|pin@8||U
X

# Cell mux3_32bit;1{net.als}
Cmux3_32bit;1{net.als}||artwork|1189147442265|1189876206265||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    sam. sept. 15, 2007 13:10:06",#-------------------------------------------------,"","model mux3_32bit(i0_1[31], i0_1[30], i0_1[29], i0_1[28], i0_1[27], i0_1[26], i0_1[25], i0_1[24], i0_1[23], i0_1[22], i0_1[21], i0_1[20], i0_1[19], i0_1[18], i0_1[17], i0_1[16], i0_1[15], i0_1[14], i0_1[13], i0_1[12], i0_1[11], i0_1[10], i0_1[9], i0_1[8], i0_1[7], i0_1[6], i0_1[5], i0_1[4], i0_1[3], i0_1[2], i0_1[1], i0_1[0], i2[31], i2[30], i2[29], i2[28], i2[27], i2[26], i2[25], i2[24], i2[23], i2[22], i2[21], i2[20], i2[19], i2[18], i2[17], i2[16], i2[15], i2[14], i2[13], i2[12], i2[11], i2[10], i2[9], i2[8], i2[7], i2[6], i2[5], i2[4], i2[3], i2[2], i2[1], i2[0], i3[31], i3[30], i3[29], i3[28], i3[27], i3[26], i3[25], i3[24], i3[23], i3[22], i3[21], i3[20], i3[19], i3[18], i3[17], i3[16], i3[15], i3[14], i3[13], i3[12], i3[11], i3[10], i3[9], i3[8], i3[7], i3[6], i3[5], i3[4], i3[3], i3[2], i3[1], i3[0], s[1], s[0], o[31], o[30], o[29], o[28], o[27], o[26], o[25], o[24], o[23], o[22], o[21], o[20], o[19], o[18], o[17], o[16], o[15], o[14], o[13], o[12], o[11], o[10], o[9], o[8], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0])","buf_0: buffer(s[1], s_[1])","buf_1: buffer(s[0], s_[0])","mux3_1_0: mux3_1(i0_1[0], i2[0], i3[0], s_[1], s_[0], o[0])","mux3_1_1: mux3_1(i0_1[1], i2[1], i3[1], s_[1], s_[0], o[1])","mux3_1_2: mux3_1(i0_1[2], i2[2], i3[2], s_[1], s_[0], o[2])","mux3_1_3: mux3_1(i0_1[3], i2[3], i3[3], s_[1], s_[0], o[3])","mux3_1_4: mux3_1(i0_1[4], i2[4], i3[4], s_[1], s_[0], o[4])","mux3_1_5: mux3_1(i0_1[5], i2[5], i3[5], s_[1], s_[0], o[5])","mux3_1_6: mux3_1(i0_1[6], i2[6], i3[6], s_[1], s_[0], o[6])","mux3_1_7: mux3_1(i0_1[7], i2[7], i3[7], s_[1], s_[0], o[7])","mux3_1_8: mux3_1(i0_1[8], i2[8], i3[8], s_[1], s_[0], o[8])","mux3_1_9: mux3_1(i0_1[9], i2[9], i3[9], s_[1], s_[0], o[9])","mux3_1_10: mux3_1(i0_1[10], i2[10], i3[10], s_[1], s_[0], o[10])","mux3_1_11: mux3_1(i0_1[11], i2[11], i3[11], s_[1], s_[0], o[11])","mux3_1_12: mux3_1(i0_1[12], i2[12], i3[12], s_[1], s_[0], o[12])","mux3_1_13: mux3_1(i0_1[13], i2[13], i3[13], s_[1], s_[0], o[13])","mux3_1_14: mux3_1(i0_1[14], i2[14], i3[14], s_[1], s_[0], o[14])","mux3_1_15: mux3_1(i0_1[15], i2[15], i3[15], s_[1], s_[0], o[15])","mux3_1_16: mux3_1(i0_1[16], i2[16], i3[16], s_[1], s_[0], o[16])","mux3_1_17: mux3_1(i0_1[17], i2[17], i3[17], s_[1], s_[0], o[17])","mux3_1_18: mux3_1(i0_1[18], i2[18], i3[18], s_[1], s_[0], o[18])","mux3_1_19: mux3_1(i0_1[19], i2[19], i3[19], s_[1], s_[0], o[19])","mux3_1_20: mux3_1(i0_1[20], i2[20], i3[20], s_[1], s_[0], o[20])","mux3_1_21: mux3_1(i0_1[21], i2[21], i3[21], s_[1], s_[0], o[21])","mux3_1_22: mux3_1(i0_1[22], i2[22], i3[22], s_[1], s_[0], o[22])","mux3_1_23: mux3_1(i0_1[23], i2[23], i3[23], s_[1], s_[0], o[23])","mux3_1_24: mux3_1(i0_1[24], i2[24], i3[24], s_[1], s_[0], o[24])","mux3_1_25: mux3_1(i0_1[25], i2[25], i3[25], s_[1], s_[0], o[25])","mux3_1_26: mux3_1(i0_1[26], i2[26], i3[26], s_[1], s_[0], o[26])","mux3_1_27: mux3_1(i0_1[27], i2[27], i3[27], s_[1], s_[0], o[27])","mux3_1_28: mux3_1(i0_1[28], i2[28], i3[28], s_[1], s_[0], o[28])","mux3_1_29: mux3_1(i0_1[29], i2[29], i3[29], s_[1], s_[0], o[29])","mux3_1_30: mux3_1(i0_1[30], i2[30], i3[30], s_[1], s_[0], o[30])","mux3_1_31: mux3_1(i0_1[31], i2[31], i3[31], s_[1], s_[0], o[31])","",#********* End of netlist *******************,#< buffer,#< mux3_1]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell mux3_32bit;1{sch}
Cmux3_32bit;1{sch}||schematic|1189087595328|1189874026234|
Ngeneric:Facet-Center|art@0||0|0||||AV
NBuffer|buf@0||-3|-9.5|||R|
NBuffer|buf@1||3|-9.5|||R|
Imux3_1;1{ic}|mux3_1@0||0|-1|||D5G4;
Imux3_1;1{ic}|mux3_1@1||0|8|||D5G4;
Imux3_1;1{ic}|mux3_1@2||0|17|||D5G4;
Imux3_1;1{ic}|mux3_1@3||0|26|||D5G4;
Imux3_1;1{ic}|mux3_1@4||0|35|||D5G4;
Imux3_1;1{ic}|mux3_1@5||0|44|||D5G4;
Imux3_1;1{ic}|mux3_1@6||0|53|||D5G4;
Imux3_1;1{ic}|mux3_1@7||0|62|||D5G4;
Imux3_1;1{ic}|mux3_1@8||0|71|||D5G4;
Imux3_1;1{ic}|mux3_1@9||0|80|||D5G4;
Imux3_1;1{ic}|mux3_1@10||0|89|||D5G4;
Imux3_1;1{ic}|mux3_1@11||0|98|||D5G4;
Imux3_1;1{ic}|mux3_1@12||0|107|||D5G4;
Imux3_1;1{ic}|mux3_1@13||0|116|||D5G4;
Imux3_1;1{ic}|mux3_1@14||0|125|||D5G4;
Imux3_1;1{ic}|mux3_1@15||0|134|||D5G4;
Imux3_1;1{ic}|mux3_1@16||0|143|||D5G4;
Imux3_1;1{ic}|mux3_1@17||0|152|||D5G4;
Imux3_1;1{ic}|mux3_1@18||0|161|||D5G4;
Imux3_1;1{ic}|mux3_1@19||0|170|||D5G4;
Imux3_1;1{ic}|mux3_1@20||0|179|||D5G4;
Imux3_1;1{ic}|mux3_1@21||0|188|||D5G4;
Imux3_1;1{ic}|mux3_1@22||0|197|||D5G4;
Imux3_1;1{ic}|mux3_1@23||0|206|||D5G4;
Imux3_1;1{ic}|mux3_1@24||0|215|||D5G4;
Imux3_1;1{ic}|mux3_1@25||0|224|||D5G4;
Imux3_1;1{ic}|mux3_1@26||0|233|||D5G4;
Imux3_1;1{ic}|mux3_1@27||0|242|||D5G4;
Imux3_1;1{ic}|mux3_1@28||0|251|||D5G4;
Imux3_1;1{ic}|mux3_1@29||0|260|||D5G4;
Imux3_1;1{ic}|mux3_1@30||0|269|||D5G4;
Imux3_1;1{ic}|mux3_1@31||0|278|||D5G4;
NWire_Pin|pin@5||-3|-13||||
NBus_Pin|pin@9||-13|1||||
NBus_Pin|pin@10||-13|-1||||
NBus_Pin|pin@11||10|-1||||
NBus_Pin|pin@14||7|-1||||
NBus_Pin|pin@16||-10|1||||
NBus_Pin|pin@17||-8|-1||||
NBus_Pin|pin@122||-13|-3||||
NBus_Pin|pin@123||-5.5|-3||||
NBus_Pin|pin@124||0|-7||||
NWire_Pin|pin@125||-3|-7||||
NWire_Pin|pin@126||3|-7||||
NWire_Pin|pin@127||3|-13||||
NBus_Pin|pin@128||0|-13||||
NBus_Pin|pin@129||0|-14.5||||
NBus_Pin|pin@130||7|8||||
NBus_Pin|pin@131||-10|10||||
NBus_Pin|pin@132||-8|8||||
NBus_Pin|pin@133||-5.5|6||||
NBus_Pin|pin@134||7|17||||
NBus_Pin|pin@135||-10|19||||
NBus_Pin|pin@136||-8|17||||
NBus_Pin|pin@137||-5.5|15||||
NBus_Pin|pin@138||7|26||||
NBus_Pin|pin@139||-10|28||||
NBus_Pin|pin@140||-8|26||||
NBus_Pin|pin@141||-5.5|24||||
NBus_Pin|pin@142||7|35||||
NBus_Pin|pin@143||-10|37||||
NBus_Pin|pin@144||-8|35||||
NBus_Pin|pin@145||-5.5|33||||
NBus_Pin|pin@146||7|44||||
NBus_Pin|pin@147||-10|46||||
NBus_Pin|pin@148||-8|44||||
NBus_Pin|pin@149||-5.5|42||||
NBus_Pin|pin@150||7|53||||
NBus_Pin|pin@151||-10|55||||
NBus_Pin|pin@152||-8|53||||
NBus_Pin|pin@153||-5.5|51||||
NBus_Pin|pin@154||7|62||||
NBus_Pin|pin@155||-10|64||||
NBus_Pin|pin@156||-8|62||||
NBus_Pin|pin@157||-5.5|60||||
NBus_Pin|pin@158||7|71||||
NBus_Pin|pin@159||-10|73||||
NBus_Pin|pin@160||-8|71||||
NBus_Pin|pin@161||-5.5|69||||
NBus_Pin|pin@162||7|80||||
NBus_Pin|pin@163||-10|82||||
NBus_Pin|pin@164||-8|80||||
NBus_Pin|pin@165||-5.5|78||||
NBus_Pin|pin@166||7|89||||
NBus_Pin|pin@167||-10|91||||
NBus_Pin|pin@168||-8|89||||
NBus_Pin|pin@169||-5.5|87||||
NBus_Pin|pin@170||7|98||||
NBus_Pin|pin@171||-10|100||||
NBus_Pin|pin@172||-8|98||||
NBus_Pin|pin@173||-5.5|96||||
NBus_Pin|pin@174||7|107||||
NBus_Pin|pin@175||-10|109||||
NBus_Pin|pin@176||-8|107||||
NBus_Pin|pin@177||-5.5|105||||
NBus_Pin|pin@178||7|116||||
NBus_Pin|pin@179||-10|118||||
NBus_Pin|pin@180||-8|116||||
NBus_Pin|pin@181||-5.5|114||||
NBus_Pin|pin@182||7|125||||
NBus_Pin|pin@183||-10|127||||
NBus_Pin|pin@184||-8|125||||
NBus_Pin|pin@185||-5.5|123||||
NBus_Pin|pin@186||7|134||||
NBus_Pin|pin@187||-10|136||||
NBus_Pin|pin@188||-8|134||||
NBus_Pin|pin@189||-5.5|132||||
NBus_Pin|pin@190||7|143||||
NBus_Pin|pin@191||-10|145||||
NBus_Pin|pin@192||-8|143||||
NBus_Pin|pin@193||-5.5|141||||
NBus_Pin|pin@194||7|152||||
NBus_Pin|pin@195||-10|154||||
NBus_Pin|pin@196||-8|152||||
NBus_Pin|pin@197||-5.5|150||||
NBus_Pin|pin@198||7|161||||
NBus_Pin|pin@199||-10|163||||
NBus_Pin|pin@200||-8|161||||
NBus_Pin|pin@201||-5.5|159||||
NBus_Pin|pin@202||7|170||||
NBus_Pin|pin@203||-10|172||||
NBus_Pin|pin@204||-8|170||||
NBus_Pin|pin@205||-5.5|168||||
NBus_Pin|pin@206||7|179||||
NBus_Pin|pin@207||-10|181||||
NBus_Pin|pin@208||-8|179||||
NBus_Pin|pin@209||-5.5|177||||
NBus_Pin|pin@210||7|188||||
NBus_Pin|pin@211||-10|190||||
NBus_Pin|pin@212||-8|188||||
NBus_Pin|pin@213||-5.5|186||||
NBus_Pin|pin@214||7|197||||
NBus_Pin|pin@215||-10|199||||
NBus_Pin|pin@216||-8|197||||
NBus_Pin|pin@217||-5.5|195||||
NBus_Pin|pin@218||7|206||||
NBus_Pin|pin@219||-10|208||||
NBus_Pin|pin@220||-8|206||||
NBus_Pin|pin@221||-5.5|204||||
NBus_Pin|pin@222||7|215||||
NBus_Pin|pin@223||-10|217||||
NBus_Pin|pin@224||-8|215||||
NBus_Pin|pin@225||-5.5|213||||
NBus_Pin|pin@226||7|224||||
NBus_Pin|pin@227||-10|226||||
NBus_Pin|pin@228||-8|224||||
NBus_Pin|pin@229||-5.5|222||||
NBus_Pin|pin@230||7|233||||
NBus_Pin|pin@231||-10|235||||
NBus_Pin|pin@232||-8|233||||
NBus_Pin|pin@233||-5.5|231||||
NBus_Pin|pin@234||7|242||||
NBus_Pin|pin@235||-10|244||||
NBus_Pin|pin@236||-8|242||||
NBus_Pin|pin@237||-5.5|240||||
NBus_Pin|pin@238||7|251||||
NBus_Pin|pin@239||-10|253||||
NBus_Pin|pin@240||-8|251||||
NBus_Pin|pin@241||-5.5|249||||
NBus_Pin|pin@242||7|260||||
NBus_Pin|pin@243||-10|262||||
NBus_Pin|pin@244||-8|260||||
NBus_Pin|pin@245||-5.5|258||||
NBus_Pin|pin@246||7|269||||
NBus_Pin|pin@247||-10|271||||
NBus_Pin|pin@248||-8|269||||
NBus_Pin|pin@249||-5.5|267||||
NBus_Pin|pin@250||7|278||||
NBus_Pin|pin@251||-10|280||||
NBus_Pin|pin@252||-8|278||||
NBus_Pin|pin@253||-5.5|276||||
Imux3_32bit;1{ic}|testmux@0||21|2|||D5G4;
Awire|i0_1[0]|D5G1;||1800|pin@16||-10|1|mux3_1@0|i0|-4|1
Awire|i0_1[1]|D5G1;||1800|pin@131||-10|10|mux3_1@1|i0|-4|10
Awire|i0_1[2]|D5G1;||1800|pin@135||-10|19|mux3_1@2|i0|-4|19
Awire|i0_1[3]|D5G1;||1800|pin@139||-10|28|mux3_1@3|i0|-4|28
Awire|i0_1[4]|D5G1;||1800|pin@143||-10|37|mux3_1@4|i0|-4|37
Awire|i0_1[5]|D5G1;||1800|pin@147||-10|46|mux3_1@5|i0|-4|46
Awire|i0_1[6]|D5G1;||1800|pin@151||-10|55|mux3_1@6|i0|-4|55
Awire|i0_1[7]|D5G1;||1800|pin@155||-10|64|mux3_1@7|i0|-4|64
Awire|i0_1[8]|D5G1;||1800|pin@159||-10|73|mux3_1@8|i0|-4|73
Awire|i0_1[9]|D5G1;||1800|pin@163||-10|82|mux3_1@9|i0|-4|82
Awire|i0_1[10]|D5G1;||1800|pin@167||-10|91|mux3_1@10|i0|-4|91
Awire|i0_1[11]|D5G1;||1800|pin@171||-10|100|mux3_1@11|i0|-4|100
Awire|i0_1[12]|D5G1;||1800|pin@175||-10|109|mux3_1@12|i0|-4|109
Awire|i0_1[13]|D5G1;||1800|pin@179||-10|118|mux3_1@13|i0|-4|118
Awire|i0_1[14]|D5G1;||1800|pin@183||-10|127|mux3_1@14|i0|-4|127
Awire|i0_1[15]|D5G1;||1800|pin@187||-10|136|mux3_1@15|i0|-4|136
Awire|i0_1[16]|D5G1;||1800|pin@191||-10|145|mux3_1@16|i0|-4|145
Awire|i0_1[17]|D5G1;||1800|pin@195||-10|154|mux3_1@17|i0|-4|154
Awire|i0_1[18]|D5G1;||1800|pin@199||-10|163|mux3_1@18|i0|-4|163
Awire|i0_1[19]|D5G1;||1800|pin@203||-10|172|mux3_1@19|i0|-4|172
Awire|i0_1[20]|D5G1;||1800|pin@207||-10|181|mux3_1@20|i0|-4|181
Awire|i0_1[21]|D5G1;||1800|pin@211||-10|190|mux3_1@21|i0|-4|190
Awire|i0_1[22]|D5G1;||1800|pin@215||-10|199|mux3_1@22|i0|-4|199
Awire|i0_1[23]|D5G1;||1800|pin@219||-10|208|mux3_1@23|i0|-4|208
Awire|i0_1[24]|D5G1;||1800|pin@223||-10|217|mux3_1@24|i0|-4|217
Awire|i0_1[25]|D5G1;||1800|pin@227||-10|226|mux3_1@25|i0|-4|226
Awire|i0_1[26]|D5G1;||1800|pin@231||-10|235|mux3_1@26|i0|-4|235
Awire|i0_1[27]|D5G1;||1800|pin@235||-10|244|mux3_1@27|i0|-4|244
Awire|i0_1[28]|D5G1;||1800|pin@239||-10|253|mux3_1@28|i0|-4|253
Awire|i0_1[29]|D5G1;||1800|pin@243||-10|262|mux3_1@29|i0|-4|262
Awire|i0_1[30]|D5G1;||1800|pin@247||-10|271|mux3_1@30|i0|-4|271
Awire|i0_1[31]|D5G1;||1800|pin@251||-10|280|mux3_1@31|i0|-4|280
Awire|i2[0]|D5G1;||1800|pin@17||-8|-1|mux3_1@0|i1|-4|-1
Awire|i2[1]|D5G1;||1800|pin@132||-8|8|mux3_1@1|i1|-4|8
Awire|i2[2]|D5G1;||1800|pin@136||-8|17|mux3_1@2|i1|-4|17
Awire|i2[3]|D5G1;||1800|pin@140||-8|26|mux3_1@3|i1|-4|26
Awire|i2[4]|D5G1;||1800|pin@144||-8|35|mux3_1@4|i1|-4|35
Awire|i2[5]|D5G1;||1800|pin@148||-8|44|mux3_1@5|i1|-4|44
Awire|i2[6]|D5G1;||1800|pin@152||-8|53|mux3_1@6|i1|-4|53
Awire|i2[7]|D5G1;||1800|pin@156||-8|62|mux3_1@7|i1|-4|62
Awire|i2[8]|D5G1;||1800|pin@160||-8|71|mux3_1@8|i1|-4|71
Awire|i2[9]|D5G1;||1800|pin@164||-8|80|mux3_1@9|i1|-4|80
Awire|i2[10]|D5G1;||1800|pin@168||-8|89|mux3_1@10|i1|-4|89
Awire|i2[11]|D5G1;||1800|pin@172||-8|98|mux3_1@11|i1|-4|98
Awire|i2[12]|D5G1;||1800|pin@176||-8|107|mux3_1@12|i1|-4|107
Awire|i2[13]|D5G1;||1800|pin@180||-8|116|mux3_1@13|i1|-4|116
Awire|i2[14]|D5G1;||1800|pin@184||-8|125|mux3_1@14|i1|-4|125
Awire|i2[15]|D5G1;||1800|pin@188||-8|134|mux3_1@15|i1|-4|134
Awire|i2[16]|D5G1;||1800|pin@192||-8|143|mux3_1@16|i1|-4|143
Awire|i2[17]|D5G1;||1800|pin@196||-8|152|mux3_1@17|i1|-4|152
Awire|i2[18]|D5G1;||1800|pin@200||-8|161|mux3_1@18|i1|-4|161
Awire|i2[19]|D5G1;||1800|pin@204||-8|170|mux3_1@19|i1|-4|170
Awire|i2[20]|D5G1;||1800|pin@208||-8|179|mux3_1@20|i1|-4|179
Awire|i2[21]|D5G1;||1800|pin@212||-8|188|mux3_1@21|i1|-4|188
Awire|i2[22]|D5G1;||1800|pin@216||-8|197|mux3_1@22|i1|-4|197
Awire|i2[23]|D5G1;||1800|pin@220||-8|206|mux3_1@23|i1|-4|206
Awire|i2[24]|D5G1;||1800|pin@224||-8|215|mux3_1@24|i1|-4|215
Awire|i2[25]|D5G1;||1800|pin@228||-8|224|mux3_1@25|i1|-4|224
Awire|i2[26]|D5G1;||1800|pin@232||-8|233|mux3_1@26|i1|-4|233
Awire|i2[27]|D5G1;||1800|pin@236||-8|242|mux3_1@27|i1|-4|242
Awire|i2[28]|D5G1;||1800|pin@240||-8|251|mux3_1@28|i1|-4|251
Awire|i2[29]|D5G1;||1800|pin@244||-8|260|mux3_1@29|i1|-4|260
Awire|i2[30]|D5G1;||1800|pin@248||-8|269|mux3_1@30|i1|-4|269
Awire|i2[31]|D5G1;||1800|pin@252||-8|278|mux3_1@31|i1|-4|278
Awire|i3[0]|D5G1;||1800|pin@123||-5.5|-3|mux3_1@0|i3|-4|-3
Awire|i3[1]|D5G1;||1800|pin@133||-5.5|6|mux3_1@1|i3|-4|6
Awire|i3[2]|D5G1;||1800|pin@137||-5.5|15|mux3_1@2|i3|-4|15
Awire|i3[3]|D5G1;||1800|pin@141||-5.5|24|mux3_1@3|i3|-4|24
Awire|i3[4]|D5G1;||1800|pin@145||-5.5|33|mux3_1@4|i3|-4|33
Awire|i3[5]|D5G1;||1800|pin@149||-5.5|42|mux3_1@5|i3|-4|42
Awire|i3[6]|D5G1;||1800|pin@153||-5.5|51|mux3_1@6|i3|-4|51
Awire|i3[7]|D5G1;||1800|pin@157||-5.5|60|mux3_1@7|i3|-4|60
Awire|i3[8]|D5G1;||1800|pin@161||-5.5|69|mux3_1@8|i3|-4|69
Awire|i3[9]|D5G1;||1800|pin@165||-5.5|78|mux3_1@9|i3|-4|78
Awire|i3[10]|D5G1;||1800|pin@169||-5.5|87|mux3_1@10|i3|-4|87
Awire|i3[11]|D5G1;||1800|pin@173||-5.5|96|mux3_1@11|i3|-4|96
Awire|i3[12]|D5G1;||1800|pin@177||-5.5|105|mux3_1@12|i3|-4|105
Awire|i3[13]|D5G1;||1800|pin@181||-5.5|114|mux3_1@13|i3|-4|114
Awire|i3[14]|D5G1;||1800|pin@185||-5.5|123|mux3_1@14|i3|-4|123
Awire|i3[15]|D5G1;||1800|pin@189||-5.5|132|mux3_1@15|i3|-4|132
Awire|i3[16]|D5G1;||1800|pin@193||-5.5|141|mux3_1@16|i3|-4|141
Awire|i3[17]|D5G1;||1800|pin@197||-5.5|150|mux3_1@17|i3|-4|150
Awire|i3[18]|D5G1;||1800|pin@201||-5.5|159|mux3_1@18|i3|-4|159
Awire|i3[19]|D5G1;||1800|pin@205||-5.5|168|mux3_1@19|i3|-4|168
Awire|i3[20]|D5G1;||1800|pin@209||-5.5|177|mux3_1@20|i3|-4|177
Awire|i3[21]|D5G1;||1800|pin@213||-5.5|186|mux3_1@21|i3|-4|186
Awire|i3[22]|D5G1;||1800|pin@217||-5.5|195|mux3_1@22|i3|-4|195
Awire|i3[23]|D5G1;||1800|pin@221||-5.5|204|mux3_1@23|i3|-4|204
Awire|i3[24]|D5G1;||1800|pin@225||-5.5|213|mux3_1@24|i3|-4|213
Awire|i3[25]|D5G1;||1800|pin@229||-5.5|222|mux3_1@25|i3|-4|222
Awire|i3[26]|D5G1;||1800|pin@233||-5.5|231|mux3_1@26|i3|-4|231
Awire|i3[27]|D5G1;||1800|pin@237||-5.5|240|mux3_1@27|i3|-4|240
Awire|i3[28]|D5G1;||1800|pin@241||-5.5|249|mux3_1@28|i3|-4|249
Awire|i3[29]|D5G1;||1800|pin@245||-5.5|258|mux3_1@29|i3|-4|258
Awire|i3[30]|D5G1;||1800|pin@249||-5.5|267|mux3_1@30|i3|-4|267
Awire|i3[31]|D5G1;||1800|pin@253||-5.5|276|mux3_1@31|i3|-4|276
Abus|net@17|||IJ0|pin@11||10|-1|pin@14||7|-1
Abus|net@19|||IJ1800|pin@9||-13|1|pin@16||-10|1
Abus|net@20|||IJ1800|pin@10||-13|-1|pin@17||-8|-1
Awire|net@158|||2700|pin@5||-3|-13|buf@0|a|-3|-12.5
Abus|net@165|||IJ1800|pin@122||-13|-3|pin@123||-5.5|-3
Awire|net@171|||2700|buf@0|y|-3|-7.5|pin@125||-3|-7
Awire|net@173|||2700|buf@1|y|3|-7.5|pin@126||3|-7
Awire|net@175|||900|buf@1|a|3|-12.5|pin@127||3|-13
Abus|net@176|||IJ900|pin@128||0|-13|pin@129||0|-14.5
Abus|net@182|||IJ2700|pin@16||-10|1|pin@131||-10|10
Abus|net@183|||IJ2700|pin@131||-10|10|pin@135||-10|19
Abus|net@184|||IJ2700|pin@135||-10|19|pin@139||-10|28
Abus|net@185|||IJ2700|pin@17||-8|-1|pin@132||-8|8
Abus|net@186|||IJ2700|pin@132||-8|8|pin@136||-8|17
Abus|net@187|||IJ2700|pin@136||-8|17|pin@140||-8|26
Abus|net@188|||IJ2700|pin@123||-5.5|-3|pin@133||-5.5|6
Abus|net@189|||IJ2700|pin@133||-5.5|6|pin@137||-5.5|15
Abus|net@190|||IJ2700|pin@137||-5.5|15|pin@141||-5.5|24
Abus|net@191|||IJ2700|pin@14||7|-1|pin@130||7|8
Abus|net@192|||IJ2700|pin@130||7|8|pin@134||7|17
Abus|net@193|||IJ2700|pin@134||7|17|pin@138||7|26
Abus|net@194|||IJ2700|mux3_1@0|s[1:0]|0|-5|mux3_1@1|s[1:0]|0|4
Abus|net@195|||IJ2700|mux3_1@1|s[1:0]|0|4|mux3_1@2|s[1:0]|0|13
Abus|net@196|||IJ2700|mux3_1@2|s[1:0]|0|13|mux3_1@3|s[1:0]|0|22
Abus|net@197|||IJ2700|pin@143||-10|37|pin@147||-10|46
Abus|net@198|||IJ2700|pin@147||-10|46|pin@151||-10|55
Abus|net@199|||IJ2700|pin@151||-10|55|pin@155||-10|64
Abus|net@200|||IJ2700|pin@144||-8|35|pin@148||-8|44
Abus|net@201|||IJ2700|pin@148||-8|44|pin@152||-8|53
Abus|net@202|||IJ2700|pin@152||-8|53|pin@156||-8|62
Abus|net@203|||IJ2700|pin@145||-5.5|33|pin@149||-5.5|42
Abus|net@204|||IJ2700|pin@149||-5.5|42|pin@153||-5.5|51
Abus|net@205|||IJ2700|pin@153||-5.5|51|pin@157||-5.5|60
Abus|net@206|||IJ2700|pin@142||7|35|pin@146||7|44
Abus|net@207|||IJ2700|pin@146||7|44|pin@150||7|53
Abus|net@208|||IJ2700|pin@150||7|53|pin@154||7|62
Abus|net@209|||IJ2700|mux3_1@4|s[1:0]|0|31|mux3_1@5|s[1:0]|0|40
Abus|net@210|||IJ2700|mux3_1@5|s[1:0]|0|40|mux3_1@6|s[1:0]|0|49
Abus|net@211|||IJ2700|mux3_1@6|s[1:0]|0|49|mux3_1@7|s[1:0]|0|58
Abus|net@212|||IJ2700|pin@159||-10|73|pin@163||-10|82
Abus|net@213|||IJ2700|pin@163||-10|82|pin@167||-10|91
Abus|net@214|||IJ2700|pin@167||-10|91|pin@171||-10|100
Abus|net@215|||IJ2700|pin@160||-8|71|pin@164||-8|80
Abus|net@216|||IJ2700|pin@164||-8|80|pin@168||-8|89
Abus|net@217|||IJ2700|pin@168||-8|89|pin@172||-8|98
Abus|net@218|||IJ2700|pin@161||-5.5|69|pin@165||-5.5|78
Abus|net@219|||IJ2700|pin@165||-5.5|78|pin@169||-5.5|87
Abus|net@220|||IJ2700|pin@169||-5.5|87|pin@173||-5.5|96
Abus|net@221|||IJ2700|pin@158||7|71|pin@162||7|80
Abus|net@222|||IJ2700|pin@162||7|80|pin@166||7|89
Abus|net@223|||IJ2700|pin@166||7|89|pin@170||7|98
Abus|net@224|||IJ2700|mux3_1@8|s[1:0]|0|67|mux3_1@9|s[1:0]|0|76
Abus|net@225|||IJ2700|mux3_1@9|s[1:0]|0|76|mux3_1@10|s[1:0]|0|85
Abus|net@226|||IJ2700|mux3_1@10|s[1:0]|0|85|mux3_1@11|s[1:0]|0|94
Abus|net@227|||IJ2700|pin@175||-10|109|pin@179||-10|118
Abus|net@228|||IJ2700|pin@179||-10|118|pin@183||-10|127
Abus|net@229|||IJ2700|pin@183||-10|127|pin@187||-10|136
Abus|net@230|||IJ2700|pin@176||-8|107|pin@180||-8|116
Abus|net@231|||IJ2700|pin@180||-8|116|pin@184||-8|125
Abus|net@232|||IJ2700|pin@184||-8|125|pin@188||-8|134
Abus|net@233|||IJ2700|pin@177||-5.5|105|pin@181||-5.5|114
Abus|net@234|||IJ2700|pin@181||-5.5|114|pin@185||-5.5|123
Abus|net@235|||IJ2700|pin@185||-5.5|123|pin@189||-5.5|132
Abus|net@236|||IJ2700|pin@174||7|107|pin@178||7|116
Abus|net@237|||IJ2700|pin@178||7|116|pin@182||7|125
Abus|net@238|||IJ2700|pin@182||7|125|pin@186||7|134
Abus|net@239|||IJ2700|mux3_1@12|s[1:0]|0|103|mux3_1@13|s[1:0]|0|112
Abus|net@240|||IJ2700|mux3_1@13|s[1:0]|0|112|mux3_1@14|s[1:0]|0|121
Abus|net@241|||IJ2700|mux3_1@14|s[1:0]|0|121|mux3_1@15|s[1:0]|0|130
Abus|net@242|||IJ2700|pin@191||-10|145|pin@195||-10|154
Abus|net@243|||IJ2700|pin@195||-10|154|pin@199||-10|163
Abus|net@244|||IJ2700|pin@199||-10|163|pin@203||-10|172
Abus|net@245|||IJ2700|pin@192||-8|143|pin@196||-8|152
Abus|net@246|||IJ2700|pin@196||-8|152|pin@200||-8|161
Abus|net@247|||IJ2700|pin@200||-8|161|pin@204||-8|170
Abus|net@248|||IJ2700|pin@193||-5.5|141|pin@197||-5.5|150
Abus|net@249|||IJ2700|pin@197||-5.5|150|pin@201||-5.5|159
Abus|net@250|||IJ2700|pin@201||-5.5|159|pin@205||-5.5|168
Abus|net@251|||IJ2700|pin@190||7|143|pin@194||7|152
Abus|net@252|||IJ2700|pin@194||7|152|pin@198||7|161
Abus|net@253|||IJ2700|pin@198||7|161|pin@202||7|170
Abus|net@254|||IJ2700|mux3_1@16|s[1:0]|0|139|mux3_1@17|s[1:0]|0|148
Abus|net@255|||IJ2700|mux3_1@17|s[1:0]|0|148|mux3_1@18|s[1:0]|0|157
Abus|net@256|||IJ2700|mux3_1@18|s[1:0]|0|157|mux3_1@19|s[1:0]|0|166
Abus|net@257|||IJ2700|pin@207||-10|181|pin@211||-10|190
Abus|net@258|||IJ2700|pin@211||-10|190|pin@215||-10|199
Abus|net@259|||IJ2700|pin@215||-10|199|pin@219||-10|208
Abus|net@260|||IJ2700|pin@208||-8|179|pin@212||-8|188
Abus|net@261|||IJ2700|pin@212||-8|188|pin@216||-8|197
Abus|net@262|||IJ2700|pin@216||-8|197|pin@220||-8|206
Abus|net@263|||IJ2700|pin@209||-5.5|177|pin@213||-5.5|186
Abus|net@264|||IJ2700|pin@213||-5.5|186|pin@217||-5.5|195
Abus|net@265|||IJ2700|pin@217||-5.5|195|pin@221||-5.5|204
Abus|net@266|||IJ2700|pin@206||7|179|pin@210||7|188
Abus|net@267|||IJ2700|pin@210||7|188|pin@214||7|197
Abus|net@268|||IJ2700|pin@214||7|197|pin@218||7|206
Abus|net@269|||IJ2700|mux3_1@20|s[1:0]|0|175|mux3_1@21|s[1:0]|0|184
Abus|net@270|||IJ2700|mux3_1@21|s[1:0]|0|184|mux3_1@22|s[1:0]|0|193
Abus|net@271|||IJ2700|mux3_1@22|s[1:0]|0|193|mux3_1@23|s[1:0]|0|202
Abus|net@272|||IJ2700|pin@223||-10|217|pin@227||-10|226
Abus|net@273|||IJ2700|pin@227||-10|226|pin@231||-10|235
Abus|net@274|||IJ2700|pin@231||-10|235|pin@235||-10|244
Abus|net@275|||IJ2700|pin@224||-8|215|pin@228||-8|224
Abus|net@276|||IJ2700|pin@228||-8|224|pin@232||-8|233
Abus|net@277|||IJ2700|pin@232||-8|233|pin@236||-8|242
Abus|net@278|||IJ2700|pin@225||-5.5|213|pin@229||-5.5|222
Abus|net@279|||IJ2700|pin@229||-5.5|222|pin@233||-5.5|231
Abus|net@280|||IJ2700|pin@233||-5.5|231|pin@237||-5.5|240
Abus|net@281|||IJ2700|pin@222||7|215|pin@226||7|224
Abus|net@282|||IJ2700|pin@226||7|224|pin@230||7|233
Abus|net@283|||IJ2700|pin@230||7|233|pin@234||7|242
Abus|net@284|||IJ2700|mux3_1@24|s[1:0]|0|211|mux3_1@25|s[1:0]|0|220
Abus|net@285|||IJ2700|mux3_1@25|s[1:0]|0|220|mux3_1@26|s[1:0]|0|229
Abus|net@286|||IJ2700|mux3_1@26|s[1:0]|0|229|mux3_1@27|s[1:0]|0|238
Abus|net@287|||IJ2700|pin@239||-10|253|pin@243||-10|262
Abus|net@288|||IJ2700|pin@243||-10|262|pin@247||-10|271
Abus|net@289|||IJ2700|pin@247||-10|271|pin@251||-10|280
Abus|net@290|||IJ2700|pin@240||-8|251|pin@244||-8|260
Abus|net@291|||IJ2700|pin@244||-8|260|pin@248||-8|269
Abus|net@292|||IJ2700|pin@248||-8|269|pin@252||-8|278
Abus|net@293|||IJ2700|pin@241||-5.5|249|pin@245||-5.5|258
Abus|net@294|||IJ2700|pin@245||-5.5|258|pin@249||-5.5|267
Abus|net@295|||IJ2700|pin@249||-5.5|267|pin@253||-5.5|276
Abus|net@296|||IJ2700|pin@238||7|251|pin@242||7|260
Abus|net@297|||IJ2700|pin@242||7|260|pin@246||7|269
Abus|net@298|||IJ2700|pin@246||7|269|pin@250||7|278
Abus|net@299|||IJ2700|mux3_1@28|s[1:0]|0|247|mux3_1@29|s[1:0]|0|256
Abus|net@300|||IJ2700|mux3_1@29|s[1:0]|0|256|mux3_1@30|s[1:0]|0|265
Abus|net@301|||IJ2700|mux3_1@30|s[1:0]|0|265|mux3_1@31|s[1:0]|0|274
Abus|net@302|||IJ2700|pin@139||-10|28|pin@143||-10|37
Abus|net@303|||IJ2700|pin@155||-10|64|pin@159||-10|73
Abus|net@304|||IJ2700|pin@171||-10|100|pin@175||-10|109
Abus|net@305|||IJ2700|pin@140||-8|26|pin@144||-8|35
Abus|net@306|||IJ2700|pin@141||-5.5|24|pin@145||-5.5|33
Abus|net@307|||IJ2700|pin@138||7|26|pin@142||7|35
Abus|net@308|||IJ2700|mux3_1@3|s[1:0]|0|22|mux3_1@4|s[1:0]|0|31
Abus|net@309|||IJ2700|mux3_1@7|s[1:0]|0|58|mux3_1@8|s[1:0]|0|67
Abus|net@310|||IJ2700|mux3_1@11|s[1:0]|0|94|mux3_1@12|s[1:0]|0|103
Abus|net@311|||IJ2700|pin@154||7|62|pin@158||7|71
Abus|net@312|||IJ2700|pin@156||-8|62|pin@160||-8|71
Abus|net@313|||IJ2700|pin@157||-5.5|60|pin@161||-5.5|69
Abus|net@314|||IJ2700|pin@172||-8|98|pin@176||-8|107
Abus|net@315|||IJ2700|pin@173||-5.5|96|pin@177||-5.5|105
Abus|net@316|||IJ2700|pin@170||7|98|pin@174||7|107
Abus|net@317|||IJ2700|pin@187||-10|136|pin@191||-10|145
Abus|net@318|||IJ2700|pin@188||-8|134|pin@192||-8|143
Abus|net@319|||IJ2700|pin@189||-5.5|132|pin@193||-5.5|141
Abus|net@320|||IJ2700|mux3_1@15|s[1:0]|0|130|mux3_1@16|s[1:0]|0|139
Abus|net@321|||IJ2700|pin@186||7|134|pin@190||7|143
Abus|net@322|||IJ2700|pin@203||-10|172|pin@207||-10|181
Abus|net@323|||IJ2700|pin@204||-8|170|pin@208||-8|179
Abus|net@324|||IJ2700|pin@205||-5.5|168|pin@209||-5.5|177
Abus|net@325|||IJ2700|mux3_1@19|s[1:0]|0|166|mux3_1@20|s[1:0]|0|175
Abus|net@326|||IJ2700|pin@202||7|170|pin@206||7|179
Abus|net@327|||IJ2700|pin@219||-10|208|pin@223||-10|217
Abus|net@328|||IJ2700|pin@220||-8|206|pin@224||-8|215
Abus|net@329|||IJ2700|pin@221||-5.5|204|pin@225||-5.5|213
Abus|net@330|||IJ2700|mux3_1@23|s[1:0]|0|202|mux3_1@24|s[1:0]|0|211
Abus|net@331|||IJ2700|pin@218||7|206|pin@222||7|215
Abus|net@332|||IJ2700|pin@235||-10|244|pin@239||-10|253
Abus|net@333|||IJ2700|pin@236||-8|242|pin@240||-8|251
Abus|net@334|||IJ2700|pin@237||-5.5|240|pin@241||-5.5|249
Abus|net@335|||IJ2700|mux3_1@27|s[1:0]|0|238|mux3_1@28|s[1:0]|0|247
Abus|net@336|||IJ2700|pin@234||7|242|pin@238||7|251
Awire|o[0]|D5G1;||1800|mux3_1@0|o|4|-1|pin@14||7|-1
Awire|o[1]|D5G1;||1800|mux3_1@1|o|4|8|pin@130||7|8
Awire|o[2]|D5G1;||1800|mux3_1@2|o|4|17|pin@134||7|17
Awire|o[3]|D5G1;||1800|mux3_1@3|o|4|26|pin@138||7|26
Awire|o[4]|D5G1;||1800|mux3_1@4|o|4|35|pin@142||7|35
Awire|o[5]|D5G1;||1800|mux3_1@5|o|4|44|pin@146||7|44
Awire|o[6]|D5G1;||1800|mux3_1@6|o|4|53|pin@150||7|53
Awire|o[7]|D5G1;||1800|mux3_1@7|o|4|62|pin@154||7|62
Awire|o[8]|D5G1;||1800|mux3_1@8|o|4|71|pin@158||7|71
Awire|o[9]|D5G1;||1800|mux3_1@9|o|4|80|pin@162||7|80
Awire|o[10]|D5G1;||1800|mux3_1@10|o|4|89|pin@166||7|89
Awire|o[11]|D5G1;||1800|mux3_1@11|o|4|98|pin@170||7|98
Awire|o[12]|D5G1;||1800|mux3_1@12|o|4|107|pin@174||7|107
Awire|o[13]|D5G1;||1800|mux3_1@13|o|4|116|pin@178||7|116
Awire|o[14]|D5G1;||1800|mux3_1@14|o|4|125|pin@182||7|125
Awire|o[15]|D5G1;||1800|mux3_1@15|o|4|134|pin@186||7|134
Awire|o[16]|D5G1;||1800|mux3_1@16|o|4|143|pin@190||7|143
Awire|o[17]|D5G1;||1800|mux3_1@17|o|4|152|pin@194||7|152
Awire|o[18]|D5G1;||1800|mux3_1@18|o|4|161|pin@198||7|161
Awire|o[19]|D5G1;||1800|mux3_1@19|o|4|170|pin@202||7|170
Awire|o[20]|D5G1;||1800|mux3_1@20|o|4|179|pin@206||7|179
Awire|o[21]|D5G1;||1800|mux3_1@21|o|4|188|pin@210||7|188
Awire|o[22]|D5G1;||1800|mux3_1@22|o|4|197|pin@214||7|197
Awire|o[23]|D5G1;||1800|mux3_1@23|o|4|206|pin@218||7|206
Awire|o[24]|D5G1;||1800|mux3_1@24|o|4|215|pin@222||7|215
Awire|o[25]|D5G1;||1800|mux3_1@25|o|4|224|pin@226||7|224
Awire|o[26]|D5G1;||1800|mux3_1@26|o|4|233|pin@230||7|233
Awire|o[27]|D5G1;||1800|mux3_1@27|o|4|242|pin@234||7|242
Awire|o[28]|D5G1;||1800|mux3_1@28|o|4|251|pin@238||7|251
Awire|o[29]|D5G1;||1800|mux3_1@29|o|4|260|pin@242||7|260
Awire|o[30]|D5G1;||1800|mux3_1@30|o|4|269|pin@246||7|269
Awire|o[31]|D5G1;||1800|mux3_1@31|o|4|278|pin@250||7|278
Awire|s[0]|D5G1;||0|pin@127||3|-13|pin@128||0|-13
Awire|s[1]|D5G1;||1800|pin@5||-3|-13|pin@128||0|-13
Awire|s_[0]|D5G1;||0|pin@126||3|-7|pin@124||0|-7
Abus|s_[1:0]|D5G1;||IJ900|mux3_1@0|s[1:0]|0|-5|pin@124||0|-7
Awire|s_[1]|D5G1;||1800|pin@125||-3|-7|pin@124||0|-7
Ei0_1[31:0]||D5G2;|pin@9||I
Ei2[31:0]||D5G2;|pin@10||I
Ei3[31:0]||D5G2;|pin@122||I
Eo[31:0]||D5G2;|pin@11||O
Es[1:0]||D5G2;|pin@129||I
X

# Cell mux3_32bit;1{vhdl}
Cmux3_32bit;1{vhdl}||artwork|1189701619984|1189874031015||FACET_message()S[-- VHDL automatically generated by Electric 8.05 for cell 'mux3_32bit{sch}',"entity mux3_32bit is port(i0_1[31], i0_1[30], i0_1[29], i0_1[28], i0_1[27], i0_1[26], i0_1[25], i0_1[24], i0_1[23], i0_1[22], i0_1[21], i0_1[20], i0_1[19], i0_1[18], i0_1[17], i0_1[16], i0_1[15], i0_1[14], i0_1[13], i0_1[12], i0_1[11], i0_1[10], i0_1[9], i0_1[8], i0_1[7], i0_1[6], i0_1[5], i0_1[4], i0_1[3], i0_1[2], i0_1[1], i0_1[0], i2[31], i2[30], i2[29], i2[28], i2[27], i2[26], i2[25], i2[24], i2[23], i2[22], i2[21], i2[20], i2[19], i2[18], i2[17], i2[16], i2[15], i2[14], i2[13], i2[12], i2[11], i2[10], i2[9], i2[8], i2[7], i2[6], i2[5], i2[4], i2[3], i2[2], i2[1], i2[0], i3[31], i3[30], i3[29], i3[28], i3[27], i3[26], i3[25], i3[24], i3[23], i3[22], i3[21], i3[20], i3[19], i3[18], i3[17], i3[16], i3[15], i3[14], i3[13], i3[12], i3[11], i3[10], i3[9], i3[8], i3[7], i3[6], i3[5], i3[4], i3[3], i3[2], i3[1], i3[0], s[1], s[0]: in BIT; o[31], o[30], o[29], o[28], o[27], o[26], o[25], o[24], o[23], o[22], o[21], o[20], o[19], o[18], o[17], o[16], o[15], o[14], o[13], o[12], o[11], o[10], o[9], o[8], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0]: out BIT);",  end mux3_32bit;,"",architecture mux3_32bit_BODY of mux3_32bit is,  component buffer port(a: in BIT; y: out BIT);,    end component;,"  component mux3_1 port(i0_1, i2, i3, s[1], s[0]: in BIT; o: out BIT);",    end component;,"","  signal s_[0], s_[1]: BIT;","",begin,"  buf_0: buffer port map(s[1], s_[1]);","  buf_1: buffer port map(s[0], s_[0]);","  mux3_1_0: mux3_1 port map(i0_1[0], i2[0], i3[0], s_[1], s_[0], o[0]);","  mux3_1_1: mux3_1 port map(i0_1[1], i2[1], i3[1], s_[1], s_[0], o[1]);","  mux3_1_2: mux3_1 port map(i0_1[2], i2[2], i3[2], s_[1], s_[0], o[2]);","  mux3_1_3: mux3_1 port map(i0_1[3], i2[3], i3[3], s_[1], s_[0], o[3]);","  mux3_1_4: mux3_1 port map(i0_1[4], i2[4], i3[4], s_[1], s_[0], o[4]);","  mux3_1_5: mux3_1 port map(i0_1[5], i2[5], i3[5], s_[1], s_[0], o[5]);","  mux3_1_6: mux3_1 port map(i0_1[6], i2[6], i3[6], s_[1], s_[0], o[6]);","  mux3_1_7: mux3_1 port map(i0_1[7], i2[7], i3[7], s_[1], s_[0], o[7]);","  mux3_1_8: mux3_1 port map(i0_1[8], i2[8], i3[8], s_[1], s_[0], o[8]);","  mux3_1_9: mux3_1 port map(i0_1[9], i2[9], i3[9], s_[1], s_[0], o[9]);","  mux3_1_10: mux3_1 port map(i0_1[10], i2[10], i3[10], s_[1], s_[0], o[10]);","  mux3_1_11: mux3_1 port map(i0_1[11], i2[11], i3[11], s_[1], s_[0], o[11]);","  mux3_1_12: mux3_1 port map(i0_1[12], i2[12], i3[12], s_[1], s_[0], o[12]);","  mux3_1_13: mux3_1 port map(i0_1[13], i2[13], i3[13], s_[1], s_[0], o[13]);","  mux3_1_14: mux3_1 port map(i0_1[14], i2[14], i3[14], s_[1], s_[0], o[14]);","  mux3_1_15: mux3_1 port map(i0_1[15], i2[15], i3[15], s_[1], s_[0], o[15]);","  mux3_1_16: mux3_1 port map(i0_1[16], i2[16], i3[16], s_[1], s_[0], o[16]);","  mux3_1_17: mux3_1 port map(i0_1[17], i2[17], i3[17], s_[1], s_[0], o[17]);","  mux3_1_18: mux3_1 port map(i0_1[18], i2[18], i3[18], s_[1], s_[0], o[18]);","  mux3_1_19: mux3_1 port map(i0_1[19], i2[19], i3[19], s_[1], s_[0], o[19]);","  mux3_1_20: mux3_1 port map(i0_1[20], i2[20], i3[20], s_[1], s_[0], o[20]);","  mux3_1_21: mux3_1 port map(i0_1[21], i2[21], i3[21], s_[1], s_[0], o[21]);","  mux3_1_22: mux3_1 port map(i0_1[22], i2[22], i3[22], s_[1], s_[0], o[22]);","  mux3_1_23: mux3_1 port map(i0_1[23], i2[23], i3[23], s_[1], s_[0], o[23]);","  mux3_1_24: mux3_1 port map(i0_1[24], i2[24], i3[24], s_[1], s_[0], o[24]);","  mux3_1_25: mux3_1 port map(i0_1[25], i2[25], i3[25], s_[1], s_[0], o[25]);","  mux3_1_26: mux3_1 port map(i0_1[26], i2[26], i3[26], s_[1], s_[0], o[26]);","  mux3_1_27: mux3_1 port map(i0_1[27], i2[27], i3[27], s_[1], s_[0], o[27]);","  mux3_1_28: mux3_1 port map(i0_1[28], i2[28], i3[28], s_[1], s_[0], o[28]);","  mux3_1_29: mux3_1 port map(i0_1[29], i2[29], i3[29], s_[1], s_[0], o[29]);","  mux3_1_30: mux3_1 port map(i0_1[30], i2[30], i3[30], s_[1], s_[0], o[30]);","  mux3_1_31: mux3_1 port map(i0_1[31], i2[31], i3[31], s_[1], s_[0], o[31]);",end mux3_32bit_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'mux3_1{sch}',"entity mux3_1 is port(i0_1, i2, i3, s[1], s[0]: in BIT; o: out BIT);",  end mux3_1;,"",architecture mux3_1_BODY of mux3_1 is,  component inverter port(a: in BIT; y: out BIT);,    end component;,"  component nand2 port(a1, a2: in BIT; y: out BIT);",    end component;,"  component nand3 port(a1, a2, a3: in BIT; y: out BIT);",    end component;,"","  signal net_21, net_46, net_24, PINV5, PINV4: BIT;","",begin,"  and_0: nand2 port map(i0_1, PINV4, net_21);","  and_1: nand3 port map(i2, s[1], PINV5, net_24);","  and_2: nand3 port map(net_21, net_24, net_46, o);","  and_3: nand3 port map(s[1], s[0], i3, net_46);","  PSEUDO_INVERT5: inverter port map(s[0], PINV5);","  PSEUDO_INVERT4: inverter port map(s[1], PINV4);",end mux3_1_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell mux3bit;1{ic}
Cmux3bit;1{ic}||artwork|1189147251859|1189181486078|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NOpened-Thicker-Polygon|art@1||0|0|6|8|||SCHEM_function(D5G2;)S[mux,3bit]|trace()V[-3/-4,-3/4,3/3,3/-3,-3/-4]
Nschematic:Bus_Pin|pin@0||-4|2||||
Ngeneric:Invisible-Pin|pin@1||-3|2|1|1||
Nschematic:Bus_Pin|pin@2||-4|-2||||
Ngeneric:Invisible-Pin|pin@3||-3|-2|1|1||
Nschematic:Bus_Pin|pin@4||4|0||||
Ngeneric:Invisible-Pin|pin@5||3|0|1|1||
Nschematic:Bus_Pin|pin@6||0|-5||||
Nschematic:Wire_Pin|pin@7||0|-3.5||||
Aschematic:bus|net@0|||IJ0|pin@1||-3|2|pin@0||-4|2
Aschematic:bus|net@1|||IJ0|pin@3||-3|-2|pin@2||-4|-2
Aschematic:bus|net@2|||IJ1800|pin@5||3|0|pin@4||4|0
Aschematic:wire|net@3|||F900|pin@7||0|-3.5|pin@6||0|-5
Ea[3:0]|i0[2:0]|D5G2;|pin@0||I
Eb[3:0]|i1[2:0]|D5G2;|pin@2||I
Ec[3:0]|o[2:0]|D5G2;|pin@4||O
Es||D5G2;|pin@6||I
X

# Cell mux3bit;1{net.als}
Cmux3bit;1{net.als}||artwork|1189147442265|1189704501406||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    jeu. sept. 13, 2007 13:28:21",#-------------------------------------------------,"","model mux3bit(i0[2], i0[1], i0[0], i1[2], i1[1], i1[0], s, o[2], o[1], o[0])","mux2_1_0: mux2_1(i0[0], i1[0], s, o[0])","mux2_1_1: mux2_1(i0[1], i1[1], s, o[1])","mux2_1_2: mux2_1(i0[2], i1[2], s, o[2])","",#********* End of netlist *******************,#< mux2_1]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell mux3bit;1{sch}
Cmux3bit;1{sch}||schematic|1189087595328|1189704496218|
Ngeneric:Facet-Center|art@0||0|0||||AV
Imux2_1;1{ic}|mux2_1@0||0|-1|||D5G4;
Imux2_1;1{ic}|mux2_1@1||0|8|||D5G4;
Imux2_1;1{ic}|mux2_1@2||0|17|||D5G4;
NWire_Pin|pin@5||0|-7||||
NBus_Pin|pin@9||-13|1||||
NBus_Pin|pin@10||-13|-3||||
NBus_Pin|pin@11||10|-1||||
NBus_Pin|pin@14||7|-1||||
NBus_Pin|pin@16||-10|1||||
NBus_Pin|pin@17||-8|-3||||
NBus_Pin|pin@18||-10|19||||
NBus_Pin|pin@19||-8|15||||
NBus_Pin|pin@20||-10|10||||
NBus_Pin|pin@21||-8|6||||
NBus_Pin|pin@22||7|17||||
NBus_Pin|pin@23||7|8||||
Imux3bit;1{ic}|testmux@0||21|2|||D5G4;
Awire|i0[0]|D5G1;X1;||0|mux2_1@0|i0|-4|1|pin@16||-10|1
Awire|i0[1]|D5G1;X1;||0|mux2_1@1|i0|-4|10|pin@20||-10|10
Awire|i0[2]|D5G1;X1;||0|mux2_1@2|i0|-4|19|pin@18||-10|19
Awire|i1[0]|D5G1;||0|mux2_1@0|i1|-4|-3|pin@17||-8|-3
Awire|i1[1]|D5G1;||0|mux2_1@1|i1|-4|6|pin@21||-8|6
Awire|i1[2]|D5G1;||0|mux2_1@2|i1|-4|15|pin@19||-8|15
Abus|net@17|||IJ0|pin@11||10|-1|pin@14||7|-1
Abus|net@19|||IJ1800|pin@9||-13|1|pin@16||-10|1
Abus|net@20|||IJ1800|pin@10||-13|-3|pin@17||-8|-3
Awire|net@22|||2700|mux2_1@0|s|0|-6|mux2_1@1|s|0|3
Awire|net@23|||2700|mux2_1@1|s|0|3|mux2_1@2|s|0|12
Abus|net@24|||IJ2700|pin@20||-10|10|pin@18||-10|19
Abus|net@25|||IJ2700|pin@21||-8|6|pin@19||-8|15
Abus|net@30|||IJ2700|pin@16||-10|1|pin@20||-10|10
Abus|net@32|||IJ2700|pin@17||-8|-3|pin@21||-8|6
Abus|net@34|||IJ2700|pin@23||7|8|pin@22||7|17
Abus|net@36|||IJ2700|pin@14||7|-1|pin@23||7|8
Awire|net@39|||2700|pin@5||0|-7|mux2_1@0|s|0|-6
Awire|o[0]|D5G1;||1800|mux2_1@0|o|4|-1|pin@14||7|-1
Awire|o[1]|D5G1;||1800|mux2_1@1|o|4|8|pin@23||7|8
Awire|o[2]|D5G1;||1800|mux2_1@2|o|4|17|pin@22||7|17
Ei0[2:0]||D5G2;|pin@9||I
Eb[3:0]|i1[2:0]|D5G2;|pin@10||I
Ec[3:0]|o[2:0]|D5G2;|pin@11||O
Es||D5G2;|pin@5||I
X

# Cell mux3bit;1{vhdl}
Cmux3bit;1{vhdl}||artwork|1189701619984|1189704501406||FACET_message()S[-- VHDL automatically generated by Electric 8.05 for cell 'mux3bit{sch}',"entity mux3bit is port(i0[2], i0[1], i0[0], i1[2], i1[1], i1[0], s: in BIT; o[2], o[1], o[0]: out BIT);",  end mux3bit;,"",architecture mux3bit_BODY of mux3bit is,"  component mux2_1 port(i0, i1, s: in BIT; o: out BIT);",    end component;,"","",begin,"  mux2_1_0: mux2_1 port map(i0[0], i1[0], s, o[0]);","  mux2_1_1: mux2_1 port map(i0[1], i1[1], s, o[1]);","  mux2_1_2: mux2_1 port map(i0[2], i1[2], s, o[2]);",end mux3bit_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'mux2_1{sch}',"entity mux2_1 is port(i0, i1, s: in BIT; o: out BIT);",  end mux2_1;,"",architecture mux2_1_BODY of mux2_1 is,  component inverter port(a: in BIT; y: out BIT);,    end component;,"  component nand2 port(a1, a2: in BIT; y: out BIT);",    end component;,"","  signal net_21, net_24, PINV4: BIT;","",begin,"  and_0: nand2 port map(i0, PINV4, net_21);","  and_1: nand2 port map(i1, s, net_24);","  and_2: nand2 port map(net_21, net_24, o);","  PSEUDO_INVERT4: inverter port map(s, PINV4);",end mux2_1_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell mux4_1;1{ic}
Cmux4_1;1{ic}||artwork|1189147251859|1189880761046|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NOpened-Thicker-Polygon|art@1||0|0|6|8|||SCHEM_function(D5G2;)S[mux,4-1]|trace()V[-3/-4,-3/4,3/3,3/-3,-3/-4]
Nschematic:Bus_Pin|pin@8||4|0||||
Nschematic:Wire_Pin|pin@9||3|0||||
Nschematic:Bus_Pin|pin@10||-4|-1||||
Nschematic:Wire_Pin|pin@11||-3|-1||||
Nschematic:Bus_Pin|pin@12||-4|1||||
Nschematic:Wire_Pin|pin@13||-3|1||||
Nschematic:Bus_Pin|pin@16||-4|-3||||
Nschematic:Wire_Pin|pin@17||-3|-3||||
Nschematic:Bus_Pin|pin@18||0|-4||||
Ngeneric:Invisible-Pin|pin@19||0|-3.5|1|1||
Nschematic:Bus_Pin|pin@20||-4|3||||
Nschematic:Wire_Pin|pin@21||-3|3||||
Aschematic:wire|net@4|||1800|pin@9||3|0|pin@8||4|0
Aschematic:wire|net@5|||0|pin@11||-3|-1|pin@10||-4|-1
Aschematic:wire|net@6|||0|pin@13||-3|1|pin@12||-4|1
Aschematic:wire|net@8|||0|pin@17||-3|-3|pin@16||-4|-3
Aschematic:bus|net@9|||FIJ900|pin@19||0|-3.5|pin@18||0|-4
Aschematic:wire|net@10|||0|pin@21||-3|3|pin@20||-4|3
Ei0||D5G2;|pin@20||U
Ei0_1|i1|D5G2;|pin@12||U
Ei2||D5G2;|pin@10||U
Ei3||D5G2;|pin@16||U
Eo||D5G2;|pin@8||U
Es[1:0]||D5G2;|pin@18||U
X

# Cell mux4_1;1{net.als}
Cmux4_1;1{net.als}||artwork|1189147442265|1189883260296||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    sam. sept. 15, 2007 15:07:40",#-------------------------------------------------,"","model mux4_1(i0, i1, i2, i3, s[1], s[0], o)","and_0: nand3(i1, PINV4, s[0], net_21)","and_1: nand3(i2, s[1], PINV5, net_24)","and_2: nand4(net_21, net_24, net_46, net_56, o)","and_3: nand3(s[1], s[0], i3, net_46)","and_4: nand3(i0, PINV7, PINV8, net_56)","PSEUDO_INVERT5: inverter(s[0], PINV5)","PSEUDO_INVERT8: inverter(s[0], PINV8)","PSEUDO_INVERT4: inverter(s[1], PINV4)","PSEUDO_INVERT7: inverter(s[1], PINV7)","",#********* End of netlist *******************,#< nand3,#< nand4,#< inverter]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell mux4_1;1{sch}
Cmux4_1;1{sch}||schematic|1189087595328|1189883237875|
NAnd|and@0||-4|4||||
NAnd|and@1||-4|-3||||
NAnd|and@2||7|0||4||
NAnd|and@3||-4|-10||||
NAnd|and@4||-4|11||||
Ngeneric:Facet-Center|art@0||0|0||||AV
NWire_Pin|pin@5||-11|-15||||
NWire_Pin|pin@15||-11|-5||||
NWire_Pin|pin@18||1|4||||
NWire_Pin|pin@19||1|2||||
NWire_Pin|pin@20||1|-3||||
NWire_Pin|pin@22||13|0||||
NWire_Pin|pin@23||-14|-1||||
NWire_Pin|pin@24||-14|6||||
NWire_Pin|pin@25||-11|2||||
NWire_Pin|pin@26||-13|-3||||
NWire_Pin|pin@28||-11|-12||||
NWire_Pin|pin@29||-13|-10||||
NWire_Pin|pin@30||-14|-8||||
NBus_Pin|pin@31||-14|-15||||
NBus_Pin|pin@32||-11|-15||||
NBus_Pin|pin@33||-13|-15||||
NWire_Pin|pin@34||1|0||||
NWire_Pin|pin@35||2|-10||||
NWire_Pin|pin@36||2|-2||||
NWire_Pin|pin@37||-14|13||||
NWire_Pin|pin@38||-11|9||||
NWire_Pin|pin@41||-13|11||||
NWire_Pin|pin@42||2|11||||
NWire_Pin|pin@43||2|4||||
NWire_Pin|pin@44||-13|4||||
Imux4_1;1{ic}|testmux@0||21|3|||D5G4;
Awire|net@18|||2700|pin@28||-11|-12|pin@15||-11|-5
Awire|net@21|||G1800|and@0|y|-0.5|4|pin@18||1|4
Awire|net@22|||900|pin@18||1|4|pin@19||1|2
Awire|net@23|||1800|pin@19||1|2|and@2|a|3|2
Awire|net@24|||G1800|and@1|y|-0.5|-3|pin@20||1|-3
Awire|net@27|||G1800|and@2|y|10.5|0|pin@22||13|0
Awire|net@28|||0|and@1|a|-8|-1|pin@23||-14|-1
Awire|net@29|||0|and@0|a|-8|6|pin@24||-14|6
Awire|net@30|||1800|pin@15||-11|-5|and@1|a|-8|-5
Awire|net@31|||2700|pin@15||-11|-5|pin@25||-11|2
Awire|net@32|||N1800|pin@25||-11|2|and@0|a|-8|2
Awire|net@33|||G0|and@1|a|-8|-3|pin@26||-13|-3
Awire|net@34|||900|pin@26||-13|-3|pin@29||-13|-10
Awire|net@36|||1800|pin@28||-11|-12|and@3|a|-8|-12
Awire|net@38|||0|and@3|a|-8|-10|pin@29||-13|-10
Awire|net@39|||0|and@3|a|-8|-8|pin@30||-14|-8
Abus|net@40|||IJ1800|pin@33||-13|-15|pin@32||-11|-15
Awire|net@41|||0|pin@5||-11|-15|pin@32||-11|-15
Abus|net@42|||IJ1800|pin@31||-14|-15|pin@33||-13|-15
Awire|net@44|||2700|pin@20||1|-3|pin@34||1|0
Awire|net@45|||1800|pin@34||1|0|and@2|a|3|0
Awire|net@46|||G1800|and@3|y|-0.5|-10|pin@35||2|-10
Awire|net@47|||2700|pin@35||2|-10|pin@36||2|-2
Awire|net@48|||1800|pin@36||2|-2|and@2|a|3|-2
Awire|net@49|||0|and@4|a|-8|13|pin@37||-14|13
Awire|net@50|||2700|pin@25||-11|2|pin@38||-11|9
Awire|net@51|||N1800|pin@38||-11|9|and@4|a|-8|9
Awire|net@55|||N1800|pin@41||-13|11|and@4|a|-8|11
Awire|net@56|||G1800|and@4|y|-0.5|11|pin@42||2|11
Awire|net@57|||900|pin@42||2|11|pin@43||2|4
Awire|net@58|||1800|pin@43||2|4|and@2|a|3|4
Awire|net@59|||2700|pin@44||-13|4|pin@41||-13|11
Awire|net@60|||2700|pin@26||-13|-3|pin@44||-13|4
Awire|net@61|||1800|pin@44||-13|4|and@0|a|-8|4
Awire|s[0]|D5G1;||900|pin@29||-13|-10|pin@33||-13|-15
Awire|s[1]|D5G1;||2700|pin@5||-11|-15|pin@28||-11|-12
Ei0||D5G2;|pin@37||I
Ei0_1|i1|D5G2;|pin@24||I
Ei2||D5G2;|pin@23||I
Ei3||D5G2;|pin@30||I
Eo||D5G2;|pin@22||O
Es[1:0]||D5G2;|pin@31||I
X

# Cell mux4_1;1{vhdl}
Cmux4_1;1{vhdl}||artwork|1189185873171|1189883260296||FACET_message()S[-- VHDL automatically generated by Electric 8.05 for cell 'mux4_1{sch}',"entity mux4_1 is port(i0, i1, i2, i3, s[1], s[0]: in BIT; o: out BIT);",  end mux4_1;,"",architecture mux4_1_BODY of mux4_1 is,  component inverter port(a: in BIT; y: out BIT);,    end component;,"  component nand3 port(a1, a2, a3: in BIT; y: out BIT);",    end component;,"  component nand4 port(a1, a2, a3, a4: in BIT; y: out BIT);",    end component;,"","  signal net_21, net_46, net_24, PINV8, PINV7, net_56, PINV5, PINV4: BIT;","",begin,"  and_0: nand3 port map(i1, PINV4, s[0], net_21);","  and_1: nand3 port map(i2, s[1], PINV5, net_24);","  and_2: nand4 port map(net_21, net_24, net_46, net_56, o);","  and_3: nand3 port map(s[1], s[0], i3, net_46);","  and_4: nand3 port map(i0, PINV7, PINV8, net_56);","  PSEUDO_INVERT5: inverter port map(s[0], PINV5);","  PSEUDO_INVERT8: inverter port map(s[0], PINV8);","  PSEUDO_INVERT4: inverter port map(s[1], PINV4);","  PSEUDO_INVERT7: inverter port map(s[1], PINV7);",end mux4_1_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell mux32bit;1{ic}
Cmux32bit;1{ic}||artwork|1189147251859|1189704903296|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NOpened-Thicker-Polygon|art@1||0|0|6|8|||SCHEM_function(D5G2;)S[mux,32bit]|trace()V[-3/-4,-3/4,3/3,3/-3,-3/-4]
Nschematic:Bus_Pin|pin@0||-4|2||||
Ngeneric:Invisible-Pin|pin@1||-3|2|1|1||
Nschematic:Bus_Pin|pin@2||-4|-2||||
Ngeneric:Invisible-Pin|pin@3||-3|-2|1|1||
Nschematic:Bus_Pin|pin@4||4|0||||
Ngeneric:Invisible-Pin|pin@5||3|0|1|1||
Nschematic:Bus_Pin|pin@6||0|-5||||
Nschematic:Wire_Pin|pin@7||0|-3.5||||
Aschematic:bus|net@0|||IJ0|pin@1||-3|2|pin@0||-4|2
Aschematic:bus|net@1|||IJ0|pin@3||-3|-2|pin@2||-4|-2
Aschematic:bus|net@2|||IJ1800|pin@5||3|0|pin@4||4|0
Aschematic:wire|net@3|||F900|pin@7||0|-3.5|pin@6||0|-5
Ei0[2:0]|i0[31:0]|D5G2;|pin@0||I
Ei1[2:0]|i1[31:0]|D5G2;|pin@2||I
Eo[2:0]|o[31:0]|D5G2;|pin@4||O
Es||D5G2;|pin@6||I
X

# Cell mux32bit;1{net.als}
Cmux32bit;1{net.als}||artwork|1189147442265|1189704914687||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    jeu. sept. 13, 2007 13:35:14",#-------------------------------------------------,"","model mux32bit(i0[31], i0[30], i0[29], i0[28], i0[27], i0[26], i0[25], i0[24], i0[23], i0[22], i0[21], i0[20], i0[19], i0[18], i0[17], i0[16], i0[15], i0[14], i0[13], i0[12], i0[11], i0[10], i0[9], i0[8], i0[7], i0[6], i0[5], i0[4], i0[3], i0[2], i0[1], i0[0], i1[31], i1[30], i1[29], i1[28], i1[27], i1[26], i1[25], i1[24], i1[23], i1[22], i1[21], i1[20], i1[19], i1[18], i1[17], i1[16], i1[15], i1[14], i1[13], i1[12], i1[11], i1[10], i1[9], i1[8], i1[7], i1[6], i1[5], i1[4], i1[3], i1[2], i1[1], i1[0], s, o[31], o[30], o[29], o[28], o[27], o[26], o[25], o[24], o[23], o[22], o[21], o[20], o[19], o[18], o[17], o[16], o[15], o[14], o[13], o[12], o[11], o[10], o[9], o[8], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0])","buf_0: buffer(s, net_22)","mux2_1_0: mux2_1(i0[0], i1[0], net_22, o[0])","mux2_1_1: mux2_1(i0[1], i1[1], net_22, o[1])","mux2_1_2: mux2_1(i0[2], i1[2], net_22, o[2])","mux2_1_3: mux2_1(i0[3], i1[3], net_22, o[3])","mux2_1_4: mux2_1(i0[4], i1[4], net_22, o[4])","mux2_1_5: mux2_1(i0[5], i1[5], net_22, o[5])","mux2_1_6: mux2_1(i0[6], i1[6], net_22, o[6])","mux2_1_7: mux2_1(i0[7], i1[7], net_22, o[7])","mux2_1_8: mux2_1(i0[8], i1[8], net_22, o[8])","mux2_1_9: mux2_1(i0[9], i1[9], net_22, o[9])","mux2_1_10: mux2_1(i0[10], i1[10], net_22, o[10])","mux2_1_11: mux2_1(i0[11], i1[11], net_22, o[11])","mux2_1_12: mux2_1(i0[12], i1[12], net_22, o[12])","mux2_1_13: mux2_1(i0[13], i1[13], net_22, o[13])","mux2_1_14: mux2_1(i0[14], i1[14], net_22, o[14])","mux2_1_15: mux2_1(i0[15], i1[15], net_22, o[15])","mux2_1_16: mux2_1(i0[16], i1[16], net_22, o[16])","mux2_1_17: mux2_1(i0[17], i1[17], net_22, o[17])","mux2_1_18: mux2_1(i0[18], i1[18], net_22, o[18])","mux2_1_19: mux2_1(i0[19], i1[19], net_22, o[19])","mux2_1_20: mux2_1(i0[20], i1[20], net_22, o[20])","mux2_1_21: mux2_1(i0[21], i1[21], net_22, o[21])","mux2_1_22: mux2_1(i0[22], i1[22], net_22, o[22])","mux2_1_23: mux2_1(i0[23], i1[23], net_22, o[23])","mux2_1_24: mux2_1(i0[24], i1[24], net_22, o[24])","mux2_1_25: mux2_1(i0[25], i1[25], net_22, o[25])","mux2_1_26: mux2_1(i0[26], i1[26], net_22, o[26])","mux2_1_27: mux2_1(i0[27], i1[27], net_22, o[27])","mux2_1_28: mux2_1(i0[28], i1[28], net_22, o[28])","mux2_1_29: mux2_1(i0[29], i1[29], net_22, o[29])","mux2_1_30: mux2_1(i0[30], i1[30], net_22, o[30])","mux2_1_31: mux2_1(i0[31], i1[31], net_22, o[31])","",#********* End of netlist *******************,#< buffer,#< mux2_1]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell mux32bit;1{sch}
Cmux32bit;1{sch}||schematic|1189087595328|1189704882078|
Ngeneric:Facet-Center|art@0||0|0||||AV
NBuffer|buf@0||0|-9|||R|
Imux2_1;1{ic}|mux2_1@0||0|-1|||D5G4;
Imux2_1;1{ic}|mux2_1@1||0|8|||D5G4;
Imux2_1;1{ic}|mux2_1@2||0|17|||D5G4;
Imux2_1;1{ic}|mux2_1@3||0|26|||D5G4;
Imux2_1;1{ic}|mux2_1@4||0|35|||D5G4;
Imux2_1;1{ic}|mux2_1@5||0|44|||D5G4;
Imux2_1;1{ic}|mux2_1@6||0|53|||D5G4;
Imux2_1;1{ic}|mux2_1@7||0|62|||D5G4;
Imux2_1;1{ic}|mux2_1@8||0|71|||D5G4;
Imux2_1;1{ic}|mux2_1@9||0|80|||D5G4;
Imux2_1;1{ic}|mux2_1@10||0|89|||D5G4;
Imux2_1;1{ic}|mux2_1@11||0|98|||D5G4;
Imux2_1;1{ic}|mux2_1@12||0|107|||D5G4;
Imux2_1;1{ic}|mux2_1@13||0|116|||D5G4;
Imux2_1;1{ic}|mux2_1@14||0|125|||D5G4;
Imux2_1;1{ic}|mux2_1@15||0|134|||D5G4;
Imux2_1;1{ic}|mux2_1@16||0|143|||D5G4;
Imux2_1;1{ic}|mux2_1@17||0|152|||D5G4;
Imux2_1;1{ic}|mux2_1@18||0|161|||D5G4;
Imux2_1;1{ic}|mux2_1@19||0|170|||D5G4;
Imux2_1;1{ic}|mux2_1@20||0|179|||D5G4;
Imux2_1;1{ic}|mux2_1@21||0|188|||D5G4;
Imux2_1;1{ic}|mux2_1@22||0|197|||D5G4;
Imux2_1;1{ic}|mux2_1@23||0|206|||D5G4;
Imux2_1;1{ic}|mux2_1@24||0|215|||D5G4;
Imux2_1;1{ic}|mux2_1@25||0|224|||D5G4;
Imux2_1;1{ic}|mux2_1@26||0|233|||D5G4;
Imux2_1;1{ic}|mux2_1@27||0|242|||D5G4;
Imux2_1;1{ic}|mux2_1@28||0|251|||D5G4;
Imux2_1;1{ic}|mux2_1@29||0|260|||D5G4;
Imux2_1;1{ic}|mux2_1@30||0|269|||D5G4;
Imux2_1;1{ic}|mux2_1@31||0|278|||D5G4;
NWire_Pin|pin@5||0|-13||||
NBus_Pin|pin@9||-13|1||||
NBus_Pin|pin@10||-13|-3||||
NBus_Pin|pin@11||10|-1||||
NBus_Pin|pin@14||7|-1||||
NBus_Pin|pin@16||-10|1||||
NBus_Pin|pin@17||-8|-3||||
NBus_Pin|pin@18||-10|19||||
NBus_Pin|pin@19||-8|15||||
NBus_Pin|pin@20||-10|10||||
NBus_Pin|pin@21||-8|6||||
NBus_Pin|pin@22||7|17||||
NBus_Pin|pin@23||7|8||||
NBus_Pin|pin@24||-10|28||||
NBus_Pin|pin@25||-8|24||||
NBus_Pin|pin@26||7|26||||
NBus_Pin|pin@27||7|35||||
NBus_Pin|pin@28||-10|37||||
NBus_Pin|pin@29||-8|33||||
NBus_Pin|pin@30||-10|55||||
NBus_Pin|pin@31||-8|51||||
NBus_Pin|pin@32||-10|46||||
NBus_Pin|pin@33||-8|42||||
NBus_Pin|pin@34||7|53||||
NBus_Pin|pin@35||7|44||||
NBus_Pin|pin@36||-10|64||||
NBus_Pin|pin@37||-8|60||||
NBus_Pin|pin@38||7|62||||
NBus_Pin|pin@39||7|71||||
NBus_Pin|pin@40||-10|73||||
NBus_Pin|pin@41||-8|69||||
NBus_Pin|pin@42||-10|91||||
NBus_Pin|pin@43||-8|87||||
NBus_Pin|pin@44||-10|82||||
NBus_Pin|pin@45||-8|78||||
NBus_Pin|pin@46||7|89||||
NBus_Pin|pin@47||7|80||||
NBus_Pin|pin@48||-10|100||||
NBus_Pin|pin@49||-8|96||||
NBus_Pin|pin@50||7|98||||
NBus_Pin|pin@51||7|107||||
NBus_Pin|pin@52||-10|109||||
NBus_Pin|pin@53||-8|105||||
NBus_Pin|pin@54||-10|127||||
NBus_Pin|pin@55||-8|123||||
NBus_Pin|pin@56||-10|118||||
NBus_Pin|pin@57||-8|114||||
NBus_Pin|pin@58||7|125||||
NBus_Pin|pin@59||7|116||||
NBus_Pin|pin@60||-10|136||||
NBus_Pin|pin@61||-8|132||||
NBus_Pin|pin@62||7|134||||
NBus_Pin|pin@64||7|143||||
NBus_Pin|pin@65||-10|145||||
NBus_Pin|pin@66||-8|141||||
NBus_Pin|pin@67||-10|163||||
NBus_Pin|pin@68||-8|159||||
NBus_Pin|pin@69||-10|154||||
NBus_Pin|pin@70||-8|150||||
NBus_Pin|pin@71||7|161||||
NBus_Pin|pin@72||7|152||||
NBus_Pin|pin@73||-10|172||||
NBus_Pin|pin@74||-8|168||||
NBus_Pin|pin@75||7|170||||
NBus_Pin|pin@76||7|179||||
NBus_Pin|pin@77||-10|181||||
NBus_Pin|pin@78||-8|177||||
NBus_Pin|pin@79||-10|199||||
NBus_Pin|pin@80||-8|195||||
NBus_Pin|pin@81||-10|190||||
NBus_Pin|pin@82||-8|186||||
NBus_Pin|pin@83||7|197||||
NBus_Pin|pin@84||7|188||||
NBus_Pin|pin@85||-10|208||||
NBus_Pin|pin@86||-8|204||||
NBus_Pin|pin@87||7|206||||
NBus_Pin|pin@88||7|215||||
NBus_Pin|pin@89||-10|217||||
NBus_Pin|pin@90||-8|213||||
NBus_Pin|pin@91||-10|235||||
NBus_Pin|pin@92||-8|231||||
NBus_Pin|pin@93||-10|226||||
NBus_Pin|pin@94||-8|222||||
NBus_Pin|pin@95||7|233||||
NBus_Pin|pin@96||7|224||||
NBus_Pin|pin@97||-10|244||||
NBus_Pin|pin@98||-8|240||||
NBus_Pin|pin@99||7|242||||
NBus_Pin|pin@100||7|251||||
NBus_Pin|pin@101||-10|253||||
NBus_Pin|pin@102||-8|249||||
NBus_Pin|pin@103||-10|271||||
NBus_Pin|pin@104||-8|267||||
NBus_Pin|pin@105||-10|262||||
NBus_Pin|pin@106||-8|258||||
NBus_Pin|pin@107||7|269||||
NBus_Pin|pin@108||7|260||||
NBus_Pin|pin@109||-10|280||||
NBus_Pin|pin@110||-8|276||||
NBus_Pin|pin@111||7|278||||
Imux32bit;1{ic}|testmux@0||21|2|||D5G4;
Awire|i0[0]|D5G1;X1;||0|mux2_1@0|i0|-4|1|pin@16||-10|1
Awire|i0[1]|D5G1;X1;||0|mux2_1@1|i0|-4|10|pin@20||-10|10
Awire|i0[2]|D5G1;X1;||0|mux2_1@2|i0|-4|19|pin@18||-10|19
Awire|i0[3]|D5G1;X1;||0|mux2_1@3|i0|-4|28|pin@24||-10|28
Awire|i0[4]|D5G1;X1;||0|mux2_1@4|i0|-4|37|pin@28||-10|37
Awire|i0[5]|D5G1;X1;||0|mux2_1@5|i0|-4|46|pin@32||-10|46
Awire|i0[6]|D5G1;X1;||0|mux2_1@6|i0|-4|55|pin@30||-10|55
Awire|i0[7]|D5G1;X1;||0|mux2_1@7|i0|-4|64|pin@36||-10|64
Awire|i0[8]|D5G1;X1;||0|mux2_1@8|i0|-4|73|pin@40||-10|73
Awire|i0[9]|D5G1;X1;||0|mux2_1@9|i0|-4|82|pin@44||-10|82
Awire|i0[10]|D5G1;X1;||0|mux2_1@10|i0|-4|91|pin@42||-10|91
Awire|i0[11]|D5G1;X1;||0|mux2_1@11|i0|-4|100|pin@48||-10|100
Awire|i0[12]|D5G1;X1;||0|mux2_1@12|i0|-4|109|pin@52||-10|109
Awire|i0[13]|D5G1;X1;||0|mux2_1@13|i0|-4|118|pin@56||-10|118
Awire|i0[14]|D5G1;X1;||0|mux2_1@14|i0|-4|127|pin@54||-10|127
Awire|i0[15]|D5G1;X1;||0|mux2_1@15|i0|-4|136|pin@60||-10|136
Awire|i0[16]|D5G1;X1;||0|mux2_1@16|i0|-4|145|pin@65||-10|145
Awire|i0[17]|D5G1;X1;||0|mux2_1@17|i0|-4|154|pin@69||-10|154
Awire|i0[18]|D5G1;X1;||0|mux2_1@18|i0|-4|163|pin@67||-10|163
Awire|i0[19]|D5G1;X1;||0|mux2_1@19|i0|-4|172|pin@73||-10|172
Awire|i0[20]|D5G1;X1;||0|mux2_1@20|i0|-4|181|pin@77||-10|181
Awire|i0[21]|D5G1;X1;||0|mux2_1@21|i0|-4|190|pin@81||-10|190
Awire|i0[22]|D5G1;X1;||0|mux2_1@22|i0|-4|199|pin@79||-10|199
Awire|i0[23]|D5G1;X1;||0|mux2_1@23|i0|-4|208|pin@85||-10|208
Awire|i0[24]|D5G1;X1;||0|mux2_1@24|i0|-4|217|pin@89||-10|217
Awire|i0[25]|D5G1;X1;||0|mux2_1@25|i0|-4|226|pin@93||-10|226
Awire|i0[26]|D5G1;X1;||0|mux2_1@26|i0|-4|235|pin@91||-10|235
Awire|i0[27]|D5G1;X1;||0|mux2_1@27|i0|-4|244|pin@97||-10|244
Awire|i0[28]|D5G1;X1;||0|mux2_1@28|i0|-4|253|pin@101||-10|253
Awire|i0[29]|D5G1;X1;||0|mux2_1@29|i0|-4|262|pin@105||-10|262
Awire|i0[30]|D5G1;X1;||0|mux2_1@30|i0|-4|271|pin@103||-10|271
Awire|i0[31]|D5G1;X1;||0|mux2_1@31|i0|-4|280|pin@109||-10|280
Awire|i1[0]|D5G1;||0|mux2_1@0|i1|-4|-3|pin@17||-8|-3
Awire|i1[1]|D5G1;||0|mux2_1@1|i1|-4|6|pin@21||-8|6
Awire|i1[2]|D5G1;||0|mux2_1@2|i1|-4|15|pin@19||-8|15
Awire|i1[3]|D5G1;||0|mux2_1@3|i1|-4|24|pin@25||-8|24
Awire|i1[4]|D5G1;||0|mux2_1@4|i1|-4|33|pin@29||-8|33
Awire|i1[5]|D5G1;||0|mux2_1@5|i1|-4|42|pin@33||-8|42
Awire|i1[6]|D5G1;||0|mux2_1@6|i1|-4|51|pin@31||-8|51
Awire|i1[7]|D5G1;||0|mux2_1@7|i1|-4|60|pin@37||-8|60
Awire|i1[8]|D5G1;||0|mux2_1@8|i1|-4|69|pin@41||-8|69
Awire|i1[9]|D5G1;||0|mux2_1@9|i1|-4|78|pin@45||-8|78
Awire|i1[10]|D5G1;||0|mux2_1@10|i1|-4|87|pin@43||-8|87
Awire|i1[11]|D5G1;||0|mux2_1@11|i1|-4|96|pin@49||-8|96
Awire|i1[12]|D5G1;||0|mux2_1@12|i1|-4|105|pin@53||-8|105
Awire|i1[13]|D5G1;||0|mux2_1@13|i1|-4|114|pin@57||-8|114
Awire|i1[14]|D5G1;||0|mux2_1@14|i1|-4|123|pin@55||-8|123
Awire|i1[15]|D5G1;||0|mux2_1@15|i1|-4|132|pin@61||-8|132
Awire|i1[16]|D5G1;||0|mux2_1@16|i1|-4|141|pin@66||-8|141
Awire|i1[17]|D5G1;||0|mux2_1@17|i1|-4|150|pin@70||-8|150
Awire|i1[18]|D5G1;||0|mux2_1@18|i1|-4|159|pin@68||-8|159
Awire|i1[19]|D5G1;||0|mux2_1@19|i1|-4|168|pin@74||-8|168
Awire|i1[20]|D5G1;||0|mux2_1@20|i1|-4|177|pin@78||-8|177
Awire|i1[21]|D5G1;||0|mux2_1@21|i1|-4|186|pin@82||-8|186
Awire|i1[22]|D5G1;||0|mux2_1@22|i1|-4|195|pin@80||-8|195
Awire|i1[23]|D5G1;||0|mux2_1@23|i1|-4|204|pin@86||-8|204
Awire|i1[24]|D5G1;||0|mux2_1@24|i1|-4|213|pin@90||-8|213
Awire|i1[25]|D5G1;||0|mux2_1@25|i1|-4|222|pin@94||-8|222
Awire|i1[26]|D5G1;||0|mux2_1@26|i1|-4|231|pin@92||-8|231
Awire|i1[27]|D5G1;||0|mux2_1@27|i1|-4|240|pin@98||-8|240
Awire|i1[28]|D5G1;||0|mux2_1@28|i1|-4|249|pin@102||-8|249
Awire|i1[29]|D5G1;||0|mux2_1@29|i1|-4|258|pin@106||-8|258
Awire|i1[30]|D5G1;||0|mux2_1@30|i1|-4|267|pin@104||-8|267
Awire|i1[31]|D5G1;||0|mux2_1@31|i1|-4|276|pin@110||-8|276
Abus|net@17|||IJ0|pin@11||10|-1|pin@14||7|-1
Abus|net@19|||IJ1800|pin@9||-13|1|pin@16||-10|1
Abus|net@20|||IJ1800|pin@10||-13|-3|pin@17||-8|-3
Awire|net@22|||2700|mux2_1@0|s|0|-6|mux2_1@1|s|0|3
Awire|net@23|||2700|mux2_1@1|s|0|3|mux2_1@2|s|0|12
Abus|net@24|||IJ2700|pin@20||-10|10|pin@18||-10|19
Abus|net@25|||IJ2700|pin@21||-8|6|pin@19||-8|15
Abus|net@30|||IJ2700|pin@16||-10|1|pin@20||-10|10
Abus|net@32|||IJ2700|pin@17||-8|-3|pin@21||-8|6
Abus|net@34|||IJ2700|pin@23||7|8|pin@22||7|17
Abus|net@36|||IJ2700|pin@14||7|-1|pin@23||7|8
Abus|net@40|||IJ900|pin@24||-10|28|pin@18||-10|19
Abus|net@41|||IJ900|pin@25||-8|24|pin@19||-8|15
Abus|net@42|||IJ900|pin@26||7|26|pin@22||7|17
Awire|net@43|||900|mux2_1@3|s|0|21|mux2_1@2|s|0|12
Awire|net@44|||2700|mux2_1@4|s|0|30|mux2_1@5|s|0|39
Awire|net@45|||2700|mux2_1@5|s|0|39|mux2_1@6|s|0|48
Abus|net@46|||IJ2700|pin@32||-10|46|pin@30||-10|55
Abus|net@47|||IJ2700|pin@33||-8|42|pin@31||-8|51
Abus|net@48|||IJ2700|pin@28||-10|37|pin@32||-10|46
Abus|net@49|||IJ2700|pin@29||-8|33|pin@33||-8|42
Abus|net@50|||IJ2700|pin@35||7|44|pin@34||7|53
Abus|net@51|||IJ2700|pin@27||7|35|pin@35||7|44
Abus|net@52|||IJ900|pin@36||-10|64|pin@30||-10|55
Abus|net@53|||IJ900|pin@37||-8|60|pin@31||-8|51
Abus|net@54|||IJ900|pin@38||7|62|pin@34||7|53
Awire|net@55|||900|mux2_1@7|s|0|57|mux2_1@6|s|0|48
Abus|net@56|||IJ900|pin@29||-8|33|pin@25||-8|24
Abus|net@57|||IJ900|pin@28||-10|37|pin@24||-10|28
Abus|net@58|||IJ900|pin@27||7|35|pin@26||7|26
Awire|net@59|||900|mux2_1@4|s|0|30|mux2_1@3|s|0|21
Awire|net@60|||2700|mux2_1@8|s|0|66|mux2_1@9|s|0|75
Awire|net@61|||2700|mux2_1@9|s|0|75|mux2_1@10|s|0|84
Abus|net@62|||IJ2700|pin@44||-10|82|pin@42||-10|91
Abus|net@63|||IJ2700|pin@45||-8|78|pin@43||-8|87
Abus|net@64|||IJ2700|pin@40||-10|73|pin@44||-10|82
Abus|net@65|||IJ2700|pin@41||-8|69|pin@45||-8|78
Abus|net@66|||IJ2700|pin@47||7|80|pin@46||7|89
Abus|net@67|||IJ2700|pin@39||7|71|pin@47||7|80
Abus|net@68|||IJ900|pin@48||-10|100|pin@42||-10|91
Abus|net@69|||IJ900|pin@49||-8|96|pin@43||-8|87
Abus|net@70|||IJ900|pin@50||7|98|pin@46||7|89
Awire|net@71|||900|mux2_1@11|s|0|93|mux2_1@10|s|0|84
Awire|net@72|||2700|mux2_1@12|s|0|102|mux2_1@13|s|0|111
Awire|net@73|||2700|mux2_1@13|s|0|111|mux2_1@14|s|0|120
Abus|net@74|||IJ2700|pin@56||-10|118|pin@54||-10|127
Abus|net@75|||IJ2700|pin@57||-8|114|pin@55||-8|123
Abus|net@76|||IJ2700|pin@52||-10|109|pin@56||-10|118
Abus|net@77|||IJ2700|pin@53||-8|105|pin@57||-8|114
Abus|net@78|||IJ2700|pin@59||7|116|pin@58||7|125
Abus|net@79|||IJ2700|pin@51||7|107|pin@59||7|116
Abus|net@80|||IJ900|pin@60||-10|136|pin@54||-10|127
Abus|net@81|||IJ900|pin@61||-8|132|pin@55||-8|123
Abus|net@82|||IJ900|pin@62||7|134|pin@58||7|125
Awire|net@83|||900|mux2_1@15|s|0|129|mux2_1@14|s|0|120
Abus|net@84|||IJ900|pin@53||-8|105|pin@49||-8|96
Abus|net@85|||IJ900|pin@52||-10|109|pin@48||-10|100
Abus|net@86|||IJ900|pin@51||7|107|pin@50||7|98
Awire|net@87|||900|mux2_1@12|s|0|102|mux2_1@11|s|0|93
Abus|net@88|||IJ900|pin@40||-10|73|pin@36||-10|64
Abus|net@89|||IJ900|pin@41||-8|69|pin@37||-8|60
Abus|net@90|||IJ900|pin@39||7|71|pin@38||7|62
Awire|net@91|||900|mux2_1@8|s|0|66|mux2_1@7|s|0|57
Awire|net@92|||2700|mux2_1@16|s|0|138|mux2_1@17|s|0|147
Awire|net@93|||2700|mux2_1@17|s|0|147|mux2_1@18|s|0|156
Abus|net@94|||IJ2700|pin@69||-10|154|pin@67||-10|163
Abus|net@95|||IJ2700|pin@70||-8|150|pin@68||-8|159
Abus|net@96|||IJ2700|pin@65||-10|145|pin@69||-10|154
Abus|net@97|||IJ2700|pin@66||-8|141|pin@70||-8|150
Abus|net@98|||IJ2700|pin@72||7|152|pin@71||7|161
Abus|net@99|||IJ2700|pin@64||7|143|pin@72||7|152
Abus|net@101|||IJ900|pin@73||-10|172|pin@67||-10|163
Abus|net@102|||IJ900|pin@74||-8|168|pin@68||-8|159
Abus|net@103|||IJ900|pin@75||7|170|pin@71||7|161
Awire|net@104|||900|mux2_1@19|s|0|165|mux2_1@18|s|0|156
Awire|net@105|||2700|mux2_1@20|s|0|174|mux2_1@21|s|0|183
Awire|net@106|||2700|mux2_1@21|s|0|183|mux2_1@22|s|0|192
Abus|net@107|||IJ2700|pin@81||-10|190|pin@79||-10|199
Abus|net@108|||IJ2700|pin@82||-8|186|pin@80||-8|195
Abus|net@109|||IJ2700|pin@77||-10|181|pin@81||-10|190
Abus|net@110|||IJ2700|pin@78||-8|177|pin@82||-8|186
Abus|net@111|||IJ2700|pin@84||7|188|pin@83||7|197
Abus|net@112|||IJ2700|pin@76||7|179|pin@84||7|188
Abus|net@113|||IJ900|pin@85||-10|208|pin@79||-10|199
Abus|net@114|||IJ900|pin@86||-8|204|pin@80||-8|195
Abus|net@115|||IJ900|pin@87||7|206|pin@83||7|197
Awire|net@116|||900|mux2_1@23|s|0|201|mux2_1@22|s|0|192
Abus|net@117|||IJ900|pin@78||-8|177|pin@74||-8|168
Abus|net@118|||IJ900|pin@77||-10|181|pin@73||-10|172
Abus|net@119|||IJ900|pin@76||7|179|pin@75||7|170
Awire|net@120|||900|mux2_1@20|s|0|174|mux2_1@19|s|0|165
Awire|net@121|||2700|mux2_1@24|s|0|210|mux2_1@25|s|0|219
Awire|net@122|||2700|mux2_1@25|s|0|219|mux2_1@26|s|0|228
Abus|net@123|||IJ2700|pin@93||-10|226|pin@91||-10|235
Abus|net@124|||IJ2700|pin@94||-8|222|pin@92||-8|231
Abus|net@125|||IJ2700|pin@89||-10|217|pin@93||-10|226
Abus|net@126|||IJ2700|pin@90||-8|213|pin@94||-8|222
Abus|net@127|||IJ2700|pin@96||7|224|pin@95||7|233
Abus|net@128|||IJ2700|pin@88||7|215|pin@96||7|224
Abus|net@129|||IJ900|pin@97||-10|244|pin@91||-10|235
Abus|net@130|||IJ900|pin@98||-8|240|pin@92||-8|231
Abus|net@131|||IJ900|pin@99||7|242|pin@95||7|233
Awire|net@132|||900|mux2_1@27|s|0|237|mux2_1@26|s|0|228
Awire|net@133|||2700|mux2_1@28|s|0|246|mux2_1@29|s|0|255
Awire|net@134|||2700|mux2_1@29|s|0|255|mux2_1@30|s|0|264
Abus|net@135|||IJ2700|pin@105||-10|262|pin@103||-10|271
Abus|net@136|||IJ2700|pin@106||-8|258|pin@104||-8|267
Abus|net@137|||IJ2700|pin@101||-10|253|pin@105||-10|262
Abus|net@138|||IJ2700|pin@102||-8|249|pin@106||-8|258
Abus|net@139|||IJ2700|pin@108||7|260|pin@107||7|269
Abus|net@140|||IJ2700|pin@100||7|251|pin@108||7|260
Abus|net@141|||IJ900|pin@109||-10|280|pin@103||-10|271
Abus|net@142|||IJ900|pin@110||-8|276|pin@104||-8|267
Abus|net@143|||IJ900|pin@111||7|278|pin@107||7|269
Awire|net@144|||900|mux2_1@31|s|0|273|mux2_1@30|s|0|264
Abus|net@145|||IJ900|pin@102||-8|249|pin@98||-8|240
Abus|net@146|||IJ900|pin@101||-10|253|pin@97||-10|244
Abus|net@147|||IJ900|pin@100||7|251|pin@99||7|242
Awire|net@148|||900|mux2_1@28|s|0|246|mux2_1@27|s|0|237
Abus|net@149|||IJ900|pin@89||-10|217|pin@85||-10|208
Abus|net@150|||IJ900|pin@90||-8|213|pin@86||-8|204
Abus|net@151|||IJ900|pin@88||7|215|pin@87||7|206
Awire|net@152|||900|mux2_1@24|s|0|210|mux2_1@23|s|0|201
Awire|net@153|||900|mux2_1@16|s|0|138|mux2_1@15|s|0|129
Abus|net@154|||IJ900|pin@65||-10|145|pin@60||-10|136
Abus|net@155|||IJ900|pin@66||-8|141|pin@61||-8|132
Abus|net@156|||IJ900|pin@64||7|143|pin@62||7|134
Awire|net@157|||2700|buf@0|y|0|-7|mux2_1@0|s|0|-6
Awire|net@158|||2700|pin@5||0|-13|buf@0|a|0|-12
Awire|o[0]|D5G1;||1800|mux2_1@0|o|4|-1|pin@14||7|-1
Awire|o[1]|D5G1;||1800|mux2_1@1|o|4|8|pin@23||7|8
Awire|o[2]|D5G1;||1800|mux2_1@2|o|4|17|pin@22||7|17
Awire|o[3]|D5G1;||1800|mux2_1@3|o|4|26|pin@26||7|26
Awire|o[4]|D5G1;||1800|mux2_1@4|o|4|35|pin@27||7|35
Awire|o[5]|D5G1;||1800|mux2_1@5|o|4|44|pin@35||7|44
Awire|o[6]|D5G1;||1800|mux2_1@6|o|4|53|pin@34||7|53
Awire|o[7]|D5G1;||1800|mux2_1@7|o|4|62|pin@38||7|62
Awire|o[8]|D5G1;||1800|mux2_1@8|o|4|71|pin@39||7|71
Awire|o[9]|D5G1;||1800|mux2_1@9|o|4|80|pin@47||7|80
Awire|o[10]|D5G1;||1800|mux2_1@10|o|4|89|pin@46||7|89
Awire|o[11]|D5G1;||1800|mux2_1@11|o|4|98|pin@50||7|98
Awire|o[12]|D5G1;||1800|mux2_1@12|o|4|107|pin@51||7|107
Awire|o[13]|D5G1;||1800|mux2_1@13|o|4|116|pin@59||7|116
Awire|o[14]|D5G1;||1800|mux2_1@14|o|4|125|pin@58||7|125
Awire|o[15]|D5G1;||1800|mux2_1@15|o|4|134|pin@62||7|134
Awire|o[16]|D5G1;||1800|mux2_1@16|o|4|143|pin@64||7|143
Awire|o[17]|D5G1;||1800|mux2_1@17|o|4|152|pin@72||7|152
Awire|o[18]|D5G1;||1800|mux2_1@18|o|4|161|pin@71||7|161
Awire|o[19]|D5G1;||1800|mux2_1@19|o|4|170|pin@75||7|170
Awire|o[20]|D5G1;||1800|mux2_1@20|o|4|179|pin@76||7|179
Awire|o[21]|D5G1;||1800|mux2_1@21|o|4|188|pin@84||7|188
Awire|o[22]|D5G1;||1800|mux2_1@22|o|4|197|pin@83||7|197
Awire|o[23]|D5G1;||1800|mux2_1@23|o|4|206|pin@87||7|206
Awire|o[24]|D5G1;||1800|mux2_1@24|o|4|215|pin@88||7|215
Awire|o[25]|D5G1;||1800|mux2_1@25|o|4|224|pin@96||7|224
Awire|o[26]|D5G1;||1800|mux2_1@26|o|4|233|pin@95||7|233
Awire|o[27]|D5G1;||1800|mux2_1@27|o|4|242|pin@99||7|242
Awire|o[28]|D5G1;||1800|mux2_1@28|o|4|251|pin@100||7|251
Awire|o[29]|D5G1;||1800|mux2_1@29|o|4|260|pin@108||7|260
Awire|o[30]|D5G1;||1800|mux2_1@30|o|4|269|pin@107||7|269
Awire|o[31]|D5G1;||1800|mux2_1@31|o|4|278|pin@111||7|278
Ei0[2:0]|i0[31:0]|D5G2;|pin@9||I
Ei1[2:0]|i1[31:0]|D5G2;|pin@10||I
Eo[2:0]|o[31:0]|D5G2;|pin@11||O
Es||D5G2;|pin@5||I
X

# Cell mux32bit;1{vhdl}
Cmux32bit;1{vhdl}||artwork|1189701619984|1189704914687||FACET_message()S[-- VHDL automatically generated by Electric 8.05 for cell 'mux32bit{sch}',"entity mux32bit is port(i0[31], i0[30], i0[29], i0[28], i0[27], i0[26], i0[25], i0[24], i0[23], i0[22], i0[21], i0[20], i0[19], i0[18], i0[17], i0[16], i0[15], i0[14], i0[13], i0[12], i0[11], i0[10], i0[9], i0[8], i0[7], i0[6], i0[5], i0[4], i0[3], i0[2], i0[1], i0[0], i1[31], i1[30], i1[29], i1[28], i1[27], i1[26], i1[25], i1[24], i1[23], i1[22], i1[21], i1[20], i1[19], i1[18], i1[17], i1[16], i1[15], i1[14], i1[13], i1[12], i1[11], i1[10], i1[9], i1[8], i1[7], i1[6], i1[5], i1[4], i1[3], i1[2], i1[1], i1[0], s: in BIT; o[31], o[30], o[29], o[28], o[27], o[26], o[25], o[24], o[23], o[22], o[21], o[20], o[19], o[18], o[17], o[16], o[15], o[14], o[13], o[12], o[11], o[10], o[9], o[8], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0]: out BIT);",  end mux32bit;,"",architecture mux32bit_BODY of mux32bit is,  component buffer port(a: in BIT; y: out BIT);,    end component;,"  component mux2_1 port(i0, i1, s: in BIT; o: out BIT);",    end component;,"",  signal net_22: BIT;,"",begin,"  buf_0: buffer port map(s, net_22);","  mux2_1_0: mux2_1 port map(i0[0], i1[0], net_22, o[0]);","  mux2_1_1: mux2_1 port map(i0[1], i1[1], net_22, o[1]);","  mux2_1_2: mux2_1 port map(i0[2], i1[2], net_22, o[2]);","  mux2_1_3: mux2_1 port map(i0[3], i1[3], net_22, o[3]);","  mux2_1_4: mux2_1 port map(i0[4], i1[4], net_22, o[4]);","  mux2_1_5: mux2_1 port map(i0[5], i1[5], net_22, o[5]);","  mux2_1_6: mux2_1 port map(i0[6], i1[6], net_22, o[6]);","  mux2_1_7: mux2_1 port map(i0[7], i1[7], net_22, o[7]);","  mux2_1_8: mux2_1 port map(i0[8], i1[8], net_22, o[8]);","  mux2_1_9: mux2_1 port map(i0[9], i1[9], net_22, o[9]);","  mux2_1_10: mux2_1 port map(i0[10], i1[10], net_22, o[10]);","  mux2_1_11: mux2_1 port map(i0[11], i1[11], net_22, o[11]);","  mux2_1_12: mux2_1 port map(i0[12], i1[12], net_22, o[12]);","  mux2_1_13: mux2_1 port map(i0[13], i1[13], net_22, o[13]);","  mux2_1_14: mux2_1 port map(i0[14], i1[14], net_22, o[14]);","  mux2_1_15: mux2_1 port map(i0[15], i1[15], net_22, o[15]);","  mux2_1_16: mux2_1 port map(i0[16], i1[16], net_22, o[16]);","  mux2_1_17: mux2_1 port map(i0[17], i1[17], net_22, o[17]);","  mux2_1_18: mux2_1 port map(i0[18], i1[18], net_22, o[18]);","  mux2_1_19: mux2_1 port map(i0[19], i1[19], net_22, o[19]);","  mux2_1_20: mux2_1 port map(i0[20], i1[20], net_22, o[20]);","  mux2_1_21: mux2_1 port map(i0[21], i1[21], net_22, o[21]);","  mux2_1_22: mux2_1 port map(i0[22], i1[22], net_22, o[22]);","  mux2_1_23: mux2_1 port map(i0[23], i1[23], net_22, o[23]);","  mux2_1_24: mux2_1 port map(i0[24], i1[24], net_22, o[24]);","  mux2_1_25: mux2_1 port map(i0[25], i1[25], net_22, o[25]);","  mux2_1_26: mux2_1 port map(i0[26], i1[26], net_22, o[26]);","  mux2_1_27: mux2_1 port map(i0[27], i1[27], net_22, o[27]);","  mux2_1_28: mux2_1 port map(i0[28], i1[28], net_22, o[28]);","  mux2_1_29: mux2_1 port map(i0[29], i1[29], net_22, o[29]);","  mux2_1_30: mux2_1 port map(i0[30], i1[30], net_22, o[30]);","  mux2_1_31: mux2_1 port map(i0[31], i1[31], net_22, o[31]);",end mux32bit_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'mux2_1{sch}',"entity mux2_1 is port(i0, i1, s: in BIT; o: out BIT);",  end mux2_1;,"",architecture mux2_1_BODY of mux2_1 is,  component inverter port(a: in BIT; y: out BIT);,    end component;,"  component nand2 port(a1, a2: in BIT; y: out BIT);",    end component;,"","  signal net_21, net_24, PINV4: BIT;","",begin,"  and_0: nand2 port map(i0, PINV4, net_21);","  and_1: nand2 port map(i1, s, net_24);","  and_2: nand2 port map(net_21, net_24, o);","  PSEUDO_INVERT4: inverter port map(s, PINV4);",end mux2_1_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell nMOStran;1{net.als}
CnMOStran;1{net.als}||artwork|1189616521956|1189616691272||FACET_message()S["function nMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=32e-12,"",""]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell nand2;1{net.als}
Cnand2;1{net.als}||artwork|1189560261609|1189571333296||FACET_message()S[# Built-in model for nand2,"model nand2(a1,a2,z)","g1: nand2fun(a1,a2,z_)","g2: nand2_(z_,z)","gate nand2fun(a1,a2,z)",fanout = off,t: delta=108e-12,i: a1=L o: z=H,i: a2=L o: z=H,t: delta=124e-12,i: a1=H a2=H o: z=L,t: delta=0,i: o: z=X,load: a1=1.0 a2=1.0,"gate nand2_(z_,z)",t: delta=55e-12,i: z_=L o: z=L,t: delta=42e-12,i: z_=H o: z=H,t: delta=0,i: o: z=X,"",""]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell nand3;1{net.als}
Cnand3;1{net.als}||artwork|1189560344828|1189571342125||FACET_message()S[# Built-in model for nand3,"model nand3(a1,a2,a3,z)","g1: nand3fun(a1,a2,a3,z_)","g2: nand3_(z_,z)","gate nand3fun(a1,a2,a3,z)",fanout = off,t: delta=129e-12,i: a1=L o: z=H,i: a2=L o: z=H,i: a3=L o: z=H,t: delta=224e-12,i: a1=H a2=H a3=H o: z=L,t: delta=0,i: o: z=X,load: a1=1.0 a2=1.0 a3=1.0,"gate nand3_(z_,z)",t: delta=81e-12,i: z_=L o: z=L,t: delta=44e-12,i: z_=H o: z=H,t: delta=0,i: o: z=X,"","","","",""]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell nand4;1{net.als}
Cnand4;1{net.als}||artwork|1189566918968|1189571349937||FACET_message()S[# Built-in model for nand4,"model nand4(a1,a2,a3,a4,z)","g1: nand4fun(a1,a2,a3,a4,z_)","g2: nand4_(z_,z)","gate nand4fun(a1,a2,a3,a4,z)",fanout = off,t: delta=150e-12,i: a1=L o: z=H,i: a2=L o: z=H,i: a3=L o: z=H,i: a4=L o: z=H,t: delta=325e-12,i: a1=H a2=H a3=H a4=H o: z=L,t: delta=0,i: o: z=X,load: a1=1.0 a2=1.0 a3=1.0 a4=1.0,"gate nand4_(z_,z)",t: delta=108e-12,i: z_=L o: z=L,t: delta=46e-12,i: z_=H o: z=H,t: delta=0,i: o: z=X,"","","","",""]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell nand5;1{net.als}
Cnand5;1{net.als}||mocmos|1189567092546|1189571359890||FACET_message()S[# Built-in model for nand5,"model nand5(a1,a2,a3,a4,a5,z)","g1: nand5fun(a1,a2,a3,a4,a5,z_)","g2: nand5_(z_,z)","gate nand5fun(a1,a2,a3,a4,a5,z)",fanout = off,t: delta=171e-12,i: a1=L o: z=H,i: a2=L o: z=H,i: a3=L o: z=H,i: a4=L o: z=H,i: a5=L o: z=H,t: delta=425e-12,i: a1=H a2=H a3=H a4=H a5=H o: z=L,t: delta=0,i: o: z=X,load: a1=1.0 a2=1.0 a3=1.0 a4=1.0 a5=1.0,"gate nand5_(z_,z)",t: delta=134e-12,i: z_=L o: z=L,t: delta=50e-12,i: z_=H o: z=H,t: delta=0,i: o: z=X,"","","","",""]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell nor2;1{net.als}
Cnor2;1{net.als}||artwork|1189569668750|1189571446015||FACET_message()S[# Built-in model for nor2,"model nor2(a1,a2,z)","g1: nor2fun(a1,a2,z_)","g2: nor2_(z_,z)","gate nor2fun(a1,a2,z)",fanout = off,t: delta=106e-12,i: a1=H o: z=L,i: a2=H o: z=L,t: delta=162e-12,i: a1=L a2=L o: z=H,t: delta=0,i: o: z=X,load: a1=1.0 a2=1.0,"gate nor2_(z_,z)",t: delta=35e-12,i: z_=L o: z=L,t: delta=80e-12,i: z_=H o: z=H,t: delta=0,i: o: z=X,"","","",""]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell nor3;1{net.als}
Cnor3;1{net.als}||artwork|1189569811343|1189571613062||FACET_message()S[# Built-in model for nor3,"model nor3(a1,a2,a3,z)","g1: nor3fun(a1,a2,a3,z_)","g2: nor3_(z_,z)","gate nor3fun(a1,a2,a3,z)",fanout = off,t: delta=118e-12,i: a1=H o: z=L,i: a2=H o: z=L,i: a3=H o: z=L,t: delta=288e-12,i: a1=L a2=L a3=L o: z=H,t: delta=0,i: o: z=X,load: a1=1.0 a2=1.0 a3=1.0,"gate nor3_(z_,z)",t: delta=35e-12,i: z_=L o: z=L,t: delta=118e-12,i: z_=H o: z=H,t: delta=0,i: o: z=X,"","","",""]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell nor4;1{net.als}
Cnor4;1{net.als}||artwork|1189569914328|1189571810468||FACET_message()S[# Built-in model for nor4,"model nor4(a1,a2,a3,a4,z)","g1: nor4fun(a1,a2,a3,a4,z_)","g2: nor4_(z_,z)","gate nor4fun(a1,a2,a3,a4,z)",fanout = off,t: delta=130e-12,i: a1=H o: z=L,i: a2=H o: z=L,i: a3=H o: z=L,i: a4=H o: z=L,t: delta=414e-12,i: a1=L a2=L a3=L a4=L o: z=H,t: delta=0,i: o: z=X,load: a1=1.0 a2=1.0 a3=1.0,"gate nor4_(z_,z)",t: delta=35e-12,i: z_=L o: z=L,t: delta=156e-12,i: z_=H o: z=H,t: delta=0,i: o: z=X,"","","","",""]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell nor5;1{net.als}
Cnor5;1{net.als}||artwork|1189570785359|1189571456703||FACET_message()S[# Built-in model for nor5,"model nor5(a1,a2,a3,a4,a5,z)","g1: nor5fun(a1,a2,a3,a4,a5,z_)","g2: nor5_(z_,z)","gate nor5fun(a1,a2,a3,a4,a5,z)",fanout = off,t: delta=142e-12,i: a1=H o: z=L,i: a2=H o: z=L,i: a3=H o: z=L,i: a4=H o: z=L,i: a5=H o: z=L,t: delta=540e-12,i: a1=L a2=L a3=L a4=L o: z=H,t: delta=0,i: o: z=X,load: a1=1.0 a2=1.0 a3=1.0,"gate nor5_(z_,z)",t: delta=35e-12,i: z_=L o: z=L,t: delta=194e-12,i: z_=H o: z=H,t: delta=0,i: o: z=X,"","","","",""]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell op_logique32;1{ic}
Cop_logique32;1{ic}||artwork|1189883637187|1189883815062|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NOpened-Thicker-Polygon|art@1||0|0|10|6|||SCHEM_function(D5G2;)S[op,logique32]|trace()V[-5/-3,-5/3,5/3,5/-3,-5/-3]
Nschematic:Bus_Pin|pin@0||-7|2||||
Ngeneric:Invisible-Pin|pin@1||-5|2|1|1||
Nschematic:Bus_Pin|pin@2||-7|0||||
Ngeneric:Invisible-Pin|pin@3||-5|0|1|1||
Nschematic:Bus_Pin|pin@4||7|0||||
Ngeneric:Invisible-Pin|pin@5||5|0|1|1||
Nschematic:Bus_Pin|pin@6||-7|-2||||
Ngeneric:Invisible-Pin|pin@7||-5|-2|1|1||
Aschematic:bus|net@0|||IJ0|pin@1||-5|2|pin@0||-7|2
Aschematic:bus|net@1|||IJ0|pin@3||-5|0|pin@2||-7|0
Aschematic:bus|net@2|||IJ1800|pin@5||5|0|pin@4||7|0
Aschematic:bus|net@3|||IJ0|pin@7||-5|-2|pin@6||-7|-2
Ea[31:0]||D5G2;|pin@0||I
Eb[31:0]||D5G2;|pin@2||I
Eo[31:0]||D5G2;|pin@4||O
Etable_verite[3:0]||D5G2;|pin@6||I
X

# Cell op_logique32;1{net.als}
Cop_logique32;1{net.als}||artwork|1189881146953|1189885713375||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    sam. sept. 15, 2007 15:48:33",#-------------------------------------------------,"","model op_logique32(a[31], a[30], a[29], a[28], a[27], a[26], a[25], a[24], a[23], a[22], a[21], a[20], a[19], a[18], a[17], a[16], a[15], a[14], a[13], a[12], a[11], a[10], a[9], a[8], a[7], a[6], a[5], a[4], a[3], a[2], a[1], a[0], b[31], b[30], b[29], b[28], b[27], b[26], b[25], b[24], b[23], b[22], b[21], b[20], b[19], b[18], b[17], b[16], b[15], b[14], b[13], b[12], b[11], b[10], b[9], b[8], b[7], b[6], b[5], b[4], b[3], b[2], b[1], b[0], table_verite[3], table_verite[2], table_verite[1], table_verite[0], o[31], o[30], o[29], o[28], o[27], o[26], o[25], o[24], o[23], o[22], o[21], o[20], o[19], o[18], o[17], o[16], o[15], o[14], o[13], o[12], o[11], o[10], o[9], o[8], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0])","buf_0: buffer(table_verite[3], net_23)","buf_1: buffer(table_verite[2], net_20)","buf_2: buffer(table_verite[1], net_17)","buf_3: buffer(table_verite[0], net_14)","mux4_1_0: mux4_1(net_14, net_17, net_20, net_23, a[0], b[0], o[0])","mux4_1_1: mux4_1(net_14, net_17, net_20, net_23, a[1], b[1], o[1])","mux4_1_2: mux4_1(net_14, net_17, net_20, net_23, a[2], b[2], o[2])","mux4_1_3: mux4_1(net_14, net_17, net_20, net_23, a[3], b[3], o[3])","mux4_1_4: mux4_1(net_14, net_17, net_20, net_23, a[4], b[4], o[4])","mux4_1_5: mux4_1(net_14, net_17, net_20, net_23, a[5], b[5], o[5])","mux4_1_6: mux4_1(net_14, net_17, net_20, net_23, a[6], b[6], o[6])","mux4_1_7: mux4_1(net_14, net_17, net_20, net_23, a[7], b[7], o[7])","mux4_1_8: mux4_1(net_14, net_17, net_20, net_23, a[8], b[8], o[8])","mux4_1_9: mux4_1(net_14, net_17, net_20, net_23, a[9], b[9], o[9])","mux4_1_10: mux4_1(net_14, net_17, net_20, net_23, a[10], b[10], o[10])","mux4_1_11: mux4_1(net_14, net_17, net_20, net_23, a[11], b[11], o[11])","mux4_1_12: mux4_1(net_14, net_17, net_20, net_23, a[12], b[12], o[12])","mux4_1_13: mux4_1(net_14, net_17, net_20, net_23, a[13], b[13], o[13])","mux4_1_14: mux4_1(net_14, net_17, net_20, net_23, a[14], b[14], o[14])","mux4_1_15: mux4_1(net_14, net_17, net_20, net_23, a[15], b[15], o[15])","mux4_1_16: mux4_1(net_14, net_17, net_20, net_23, a[16], b[16], o[16])","mux4_1_17: mux4_1(net_14, net_17, net_20, net_23, a[17], b[17], o[17])","mux4_1_18: mux4_1(net_14, net_17, net_20, net_23, a[18], b[18], o[18])","mux4_1_19: mux4_1(net_14, net_17, net_20, net_23, a[19], b[19], o[19])","mux4_1_20: mux4_1(net_14, net_17, net_20, net_23, a[20], b[20], o[20])","mux4_1_21: mux4_1(net_14, net_17, net_20, net_23, a[21], b[21], o[21])","mux4_1_22: mux4_1(net_14, net_17, net_20, net_23, a[22], b[22], o[22])","mux4_1_23: mux4_1(net_14, net_17, net_20, net_23, a[23], b[23], o[23])","mux4_1_24: mux4_1(net_14, net_17, net_20, net_23, a[24], b[24], o[24])","mux4_1_25: mux4_1(net_14, net_17, net_20, net_23, a[25], b[25], o[25])","mux4_1_26: mux4_1(net_14, net_17, net_20, net_23, a[26], b[26], o[26])","mux4_1_27: mux4_1(net_14, net_17, net_20, net_23, a[27], b[27], o[27])","mux4_1_28: mux4_1(net_14, net_17, net_20, net_23, a[28], b[28], o[28])","mux4_1_29: mux4_1(net_14, net_17, net_20, net_23, a[29], b[29], o[29])","mux4_1_30: mux4_1(net_14, net_17, net_20, net_23, a[30], b[30], o[30])","mux4_1_31: mux4_1(net_14, net_17, net_20, net_23, a[31], b[31], o[31])","",#********* End of netlist *******************,#< buffer,#< mux4_1]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell op_logique32;1{sch}
Cop_logique32;1{sch}||schematic|1189880856187|1189884757468|
Ngeneric:Facet-Center|art@0||0|0||||AV
NBuffer|buf@0||17|0||||
NBuffer|buf@1||17|2||||
NBuffer|buf@2||17|4||||
NBuffer|buf@3||17|6||||
Imux4_1;1{ic}|mux4_1@0||48|3|||D5G4;
Imux4_1;1{ic}|mux4_1@1||48|13|||D5G4;
Imux4_1;1{ic}|mux4_1@2||48|23|||D5G4;
Imux4_1;1{ic}|mux4_1@3||48|33|||D5G4;
Imux4_1;1{ic}|mux4_1@4||48|43|||D5G4;
Imux4_1;1{ic}|mux4_1@5||48|53|||D5G4;
Imux4_1;1{ic}|mux4_1@6||48|63|||D5G4;
Imux4_1;1{ic}|mux4_1@7||48|73|||D5G4;
Imux4_1;1{ic}|mux4_1@8||48|83|||D5G4;
Imux4_1;1{ic}|mux4_1@9||48|93|||D5G4;
Imux4_1;1{ic}|mux4_1@10||48|103|||D5G4;
Imux4_1;1{ic}|mux4_1@11||48|113|||D5G4;
Imux4_1;1{ic}|mux4_1@12||48|123|||D5G4;
Imux4_1;1{ic}|mux4_1@13||48|133|||D5G4;
Imux4_1;1{ic}|mux4_1@14||48|143|||D5G4;
Imux4_1;1{ic}|mux4_1@15||48|153|||D5G4;
Imux4_1;1{ic}|mux4_1@16||48|163|||D5G4;
Imux4_1;1{ic}|mux4_1@17||48|173|||D5G4;
Imux4_1;1{ic}|mux4_1@18||48|183|||D5G4;
Imux4_1;1{ic}|mux4_1@19||48|193|||D5G4;
Imux4_1;1{ic}|mux4_1@20||48|203|||D5G4;
Imux4_1;1{ic}|mux4_1@21||48|213|||D5G4;
Imux4_1;1{ic}|mux4_1@22||48|223|||D5G4;
Imux4_1;1{ic}|mux4_1@23||48|233|||D5G4;
Imux4_1;1{ic}|mux4_1@24||48|243|||D5G4;
Imux4_1;1{ic}|mux4_1@25||48|253|||D5G4;
Imux4_1;1{ic}|mux4_1@26||48|263|||D5G4;
Imux4_1;1{ic}|mux4_1@27||48|273|||D5G4;
Imux4_1;1{ic}|mux4_1@28||48|283|||D5G4;
Imux4_1;1{ic}|mux4_1@29||48|293|||D5G4;
Imux4_1;1{ic}|mux4_1@30||48|303|||D5G4;
Imux4_1;1{ic}|mux4_1@31||48|313|||D5G4;
Iop_logique32;1{ic}|op_logiq@0||-67|135|||D5G4;
NBus_Pin|pin@13||48|-2||||
NBus_Pin|pin@14||38|-2||||
NBus_Pin|pin@15||33|-2||||
NBus_Pin|pin@17||48|8||||
NBus_Pin|pin@18||38|8||||
NBus_Pin|pin@19||33|8||||
NWire_Pin|pin@21||42|6||||
NWire_Pin|pin@22||42|16||||
NWire_Pin|pin@23||41|4||||
NWire_Pin|pin@24||41|14||||
NWire_Pin|pin@25||40|2||||
NWire_Pin|pin@26||40|12||||
NWire_Pin|pin@27||39|0||||
NWire_Pin|pin@28||39|10||||
NBus_Pin|pin@32||48|18||||
NBus_Pin|pin@33||38|18||||
NBus_Pin|pin@34||33|18||||
NBus_Pin|pin@36||48|28||||
NBus_Pin|pin@37||38|28||||
NBus_Pin|pin@38||33|28||||
NWire_Pin|pin@40||42|26||||
NWire_Pin|pin@41||42|36||||
NWire_Pin|pin@42||41|24||||
NWire_Pin|pin@43||41|34||||
NWire_Pin|pin@44||40|22||||
NWire_Pin|pin@45||40|32||||
NWire_Pin|pin@46||39|20||||
NWire_Pin|pin@47||39|30||||
NBus_Pin|pin@48||48|38||||
NBus_Pin|pin@49||38|38||||
NBus_Pin|pin@50||33|38||||
NBus_Pin|pin@52||48|48||||
NBus_Pin|pin@53||38|48||||
NBus_Pin|pin@54||33|48||||
NWire_Pin|pin@56||42|46||||
NWire_Pin|pin@57||42|56||||
NWire_Pin|pin@58||41|44||||
NWire_Pin|pin@59||41|54||||
NWire_Pin|pin@60||40|42||||
NWire_Pin|pin@61||40|52||||
NWire_Pin|pin@62||39|40||||
NWire_Pin|pin@63||39|50||||
NBus_Pin|pin@64||48|58||||
NBus_Pin|pin@65||38|58||||
NBus_Pin|pin@66||33|58||||
NBus_Pin|pin@68||48|68||||
NBus_Pin|pin@69||38|68||||
NBus_Pin|pin@70||33|68||||
NWire_Pin|pin@72||42|66||||
NWire_Pin|pin@73||42|76||||
NWire_Pin|pin@74||41|64||||
NWire_Pin|pin@75||41|74||||
NWire_Pin|pin@76||40|62||||
NWire_Pin|pin@77||40|72||||
NWire_Pin|pin@78||39|60||||
NWire_Pin|pin@79||39|70||||
NBus_Pin|pin@80||48|78||||
NBus_Pin|pin@81||38|78||||
NBus_Pin|pin@82||33|78||||
NBus_Pin|pin@84||48|88||||
NBus_Pin|pin@85||38|88||||
NBus_Pin|pin@86||33|88||||
NWire_Pin|pin@88||42|86||||
NWire_Pin|pin@89||42|96||||
NWire_Pin|pin@90||41|84||||
NWire_Pin|pin@91||41|94||||
NWire_Pin|pin@92||40|82||||
NWire_Pin|pin@93||40|92||||
NWire_Pin|pin@94||39|80||||
NWire_Pin|pin@95||39|90||||
NBus_Pin|pin@96||48|98||||
NBus_Pin|pin@97||38|98||||
NBus_Pin|pin@98||33|98||||
NBus_Pin|pin@100||48|108||||
NBus_Pin|pin@101||38|108||||
NBus_Pin|pin@102||33|108||||
NWire_Pin|pin@104||42|106||||
NWire_Pin|pin@105||42|116||||
NWire_Pin|pin@106||41|104||||
NWire_Pin|pin@107||41|114||||
NWire_Pin|pin@108||40|102||||
NWire_Pin|pin@109||40|112||||
NWire_Pin|pin@110||39|100||||
NWire_Pin|pin@111||39|110||||
NBus_Pin|pin@112||48|118||||
NBus_Pin|pin@113||38|118||||
NBus_Pin|pin@114||33|118||||
NBus_Pin|pin@116||48|128||||
NBus_Pin|pin@117||38|128||||
NBus_Pin|pin@118||33|128||||
NWire_Pin|pin@120||42|126||||
NWire_Pin|pin@121||42|136||||
NWire_Pin|pin@122||41|124||||
NWire_Pin|pin@123||41|134||||
NWire_Pin|pin@124||40|122||||
NWire_Pin|pin@125||40|132||||
NWire_Pin|pin@126||39|120||||
NWire_Pin|pin@127||39|130||||
NBus_Pin|pin@128||48|138||||
NBus_Pin|pin@129||38|138||||
NBus_Pin|pin@130||33|138||||
NBus_Pin|pin@132||48|148||||
NBus_Pin|pin@133||38|148||||
NBus_Pin|pin@134||33|148||||
NWire_Pin|pin@136||42|146||||
NWire_Pin|pin@137||42|156||||
NWire_Pin|pin@138||41|144||||
NWire_Pin|pin@139||41|154||||
NWire_Pin|pin@140||40|142||||
NWire_Pin|pin@141||40|152||||
NWire_Pin|pin@142||39|140||||
NWire_Pin|pin@143||39|150||||
NBus_Pin|pin@144||48|158||||
NBus_Pin|pin@145||38|158||||
NBus_Pin|pin@146||33|158||||
NBus_Pin|pin@148||48|168||||
NBus_Pin|pin@149||38|168||||
NBus_Pin|pin@150||33|168||||
NWire_Pin|pin@152||42|166||||
NWire_Pin|pin@153||42|176||||
NWire_Pin|pin@154||41|164||||
NWire_Pin|pin@155||41|174||||
NWire_Pin|pin@156||40|162||||
NWire_Pin|pin@157||40|172||||
NWire_Pin|pin@158||39|160||||
NWire_Pin|pin@159||39|170||||
NBus_Pin|pin@160||48|178||||
NBus_Pin|pin@161||38|178||||
NBus_Pin|pin@162||33|178||||
NBus_Pin|pin@164||48|188||||
NBus_Pin|pin@165||38|188||||
NBus_Pin|pin@166||33|188||||
NWire_Pin|pin@168||42|186||||
NWire_Pin|pin@169||42|196||||
NWire_Pin|pin@170||41|184||||
NWire_Pin|pin@171||41|194||||
NWire_Pin|pin@172||40|182||||
NWire_Pin|pin@173||40|192||||
NWire_Pin|pin@174||39|180||||
NWire_Pin|pin@175||39|190||||
NBus_Pin|pin@176||48|198||||
NBus_Pin|pin@177||38|198||||
NBus_Pin|pin@178||33|198||||
NBus_Pin|pin@180||48|208||||
NBus_Pin|pin@181||38|208||||
NBus_Pin|pin@182||33|208||||
NWire_Pin|pin@184||42|206||||
NWire_Pin|pin@185||42|216||||
NWire_Pin|pin@186||41|204||||
NWire_Pin|pin@187||41|214||||
NWire_Pin|pin@188||40|202||||
NWire_Pin|pin@189||40|212||||
NWire_Pin|pin@190||39|200||||
NWire_Pin|pin@191||39|210||||
NBus_Pin|pin@192||48|218||||
NBus_Pin|pin@193||38|218||||
NBus_Pin|pin@194||33|218||||
NBus_Pin|pin@196||48|228||||
NBus_Pin|pin@197||38|228||||
NBus_Pin|pin@198||33|228||||
NWire_Pin|pin@200||42|226||||
NWire_Pin|pin@201||42|236||||
NWire_Pin|pin@202||41|224||||
NWire_Pin|pin@203||41|234||||
NWire_Pin|pin@204||40|222||||
NWire_Pin|pin@205||40|232||||
NWire_Pin|pin@206||39|220||||
NWire_Pin|pin@207||39|230||||
NBus_Pin|pin@208||48|238||||
NBus_Pin|pin@209||38|238||||
NBus_Pin|pin@210||33|238||||
NBus_Pin|pin@212||48|248||||
NBus_Pin|pin@213||38|248||||
NBus_Pin|pin@214||33|248||||
NWire_Pin|pin@216||42|246||||
NWire_Pin|pin@217||42|256||||
NWire_Pin|pin@218||41|244||||
NWire_Pin|pin@219||41|254||||
NWire_Pin|pin@220||40|242||||
NWire_Pin|pin@221||40|252||||
NWire_Pin|pin@222||39|240||||
NWire_Pin|pin@223||39|250||||
NBus_Pin|pin@224||48|258||||
NBus_Pin|pin@225||38|258||||
NBus_Pin|pin@226||33|258||||
NBus_Pin|pin@228||48|268||||
NBus_Pin|pin@229||38|268||||
NBus_Pin|pin@230||33|268||||
NWire_Pin|pin@232||42|266||||
NWire_Pin|pin@233||42|276||||
NWire_Pin|pin@234||41|264||||
NWire_Pin|pin@235||41|274||||
NWire_Pin|pin@236||40|262||||
NWire_Pin|pin@237||40|272||||
NWire_Pin|pin@238||39|260||||
NWire_Pin|pin@239||39|270||||
NBus_Pin|pin@240||48|278||||
NBus_Pin|pin@241||38|278||||
NBus_Pin|pin@242||33|278||||
NBus_Pin|pin@244||48|288||||
NBus_Pin|pin@245||38|288||||
NBus_Pin|pin@246||33|288||||
NWire_Pin|pin@248||42|286||||
NWire_Pin|pin@249||42|296||||
NWire_Pin|pin@250||41|284||||
NWire_Pin|pin@251||41|294||||
NWire_Pin|pin@252||40|282||||
NWire_Pin|pin@253||40|292||||
NWire_Pin|pin@254||39|280||||
NWire_Pin|pin@255||39|290||||
NBus_Pin|pin@256||48|298||||
NBus_Pin|pin@257||38|298||||
NBus_Pin|pin@258||33|298||||
NBus_Pin|pin@260||48|308||||
NBus_Pin|pin@261||38|308||||
NBus_Pin|pin@262||33|308||||
NWire_Pin|pin@264||42|306||||
NWire_Pin|pin@265||42|316||||
NWire_Pin|pin@266||41|304||||
NWire_Pin|pin@267||41|314||||
NWire_Pin|pin@268||40|302||||
NWire_Pin|pin@269||40|312||||
NWire_Pin|pin@270||39|300||||
NWire_Pin|pin@271||39|310||||
NBus_Pin|pin@272||62|3||||
NBus_Pin|pin@273||58|3||||
NBus_Pin|pin@274||58|313||||
NBus_Pin|pin@275||58|303||||
NBus_Pin|pin@276||58|293||||
NBus_Pin|pin@277||58|283||||
NBus_Pin|pin@278||58|273||||
NBus_Pin|pin@279||58|263||||
NBus_Pin|pin@280||58|253||||
NBus_Pin|pin@281||58|243||||
NBus_Pin|pin@282||58|233||||
NBus_Pin|pin@283||58|223||||
NBus_Pin|pin@284||58|213||||
NBus_Pin|pin@285||58|203||||
NBus_Pin|pin@286||58|193||||
NBus_Pin|pin@287||58|183||||
NBus_Pin|pin@288||58|173||||
NBus_Pin|pin@289||58|163||||
NBus_Pin|pin@290||58|153||||
NBus_Pin|pin@291||58|143||||
NBus_Pin|pin@292||58|133||||
NBus_Pin|pin@293||58|123||||
NBus_Pin|pin@294||58|113||||
NBus_Pin|pin@295||58|103||||
NBus_Pin|pin@296||58|93||||
NBus_Pin|pin@297||58|83||||
NBus_Pin|pin@298||58|73||||
NBus_Pin|pin@299||58|63||||
NBus_Pin|pin@300||58|53||||
NBus_Pin|pin@301||58|43||||
NBus_Pin|pin@302||58|33||||
NBus_Pin|pin@303||58|23||||
NBus_Pin|pin@304||58|13||||
NBus_Pin|pin@305||31|-3||||
NBus_Pin|pin@306||26|-3||||
NBus_Pin|pin@307||29|-1||||
NBus_Pin|pin@308||26|-1||||
NBus_Pin|pin@309||31|308||||
NBus_Pin|pin@310||29|308||||
Ngeneric:Invisible-Pin|pin@311||-66|151|||||ART_message(D5G6;)S[Circuit permettant de faire toutes les opérations logiques bit à bit (bitwise).,(acétate 26)]
NBus_Pin|pin@316||2|3||||
NBus_Pin|pin@317||9|3||||
NBus_Pin|pin@318||9|6||||
NBus_Pin|pin@319||9|0||||
NBus_Pin|pin@320||9|4||||
NBus_Pin|pin@321||9|2||||
Abus|a[0],b[0]|D5G1.5;||IJ0|pin@14||38|-2|pin@15||33|-2
Abus|a[1],b[1]|D5G1.5;||IJ0|pin@18||38|8|pin@19||33|8
Abus|a[2],b[2]|D5G1.5;||IJ0|pin@33||38|18|pin@34||33|18
Abus|a[3],b[3]|D5G1.5;||IJ0|pin@37||38|28|pin@38||33|28
Abus|a[4],b[4]|D5G1.5;||IJ0|pin@49||38|38|pin@50||33|38
Abus|a[5],b[5]|D5G1.5;||IJ0|pin@53||38|48|pin@54||33|48
Abus|a[6],b[6]|D5G1.5;||IJ0|pin@65||38|58|pin@66||33|58
Abus|a[7],b[7]|D5G1.5;||IJ0|pin@69||38|68|pin@70||33|68
Abus|a[8],b[8]|D5G1.5;||IJ0|pin@81||38|78|pin@82||33|78
Abus|a[9],b[9]|D5G1.5;||IJ0|pin@85||38|88|pin@86||33|88
Abus|a[10],b[10]|D5G1.5;||IJ0|pin@97||38|98|pin@98||33|98
Abus|a[11],b[11]|D5G1.5;||IJ0|pin@101||38|108|pin@102||33|108
Abus|a[12],b[12]|D5G1.5;||IJ0|pin@113||38|118|pin@114||33|118
Abus|a[13],b[13]|D5G1.5;||IJ0|pin@117||38|128|pin@118||33|128
Abus|a[14],b[14]|D5G1.5;||IJ0|pin@129||38|138|pin@130||33|138
Abus|a[15],b[15]|D5G1.5;||IJ0|pin@133||38|148|pin@134||33|148
Abus|a[16],b[16]|D5G1.5;||IJ0|pin@145||38|158|pin@146||33|158
Abus|a[17],b[17]|D5G1.5;||IJ0|pin@149||38|168|pin@150||33|168
Abus|a[18],b[18]|D5G1.5;||IJ0|pin@161||38|178|pin@162||33|178
Abus|a[19],b[19]|D5G1.5;||IJ0|pin@165||38|188|pin@166||33|188
Abus|a[20],b[20]|D5G1.5;||IJ0|pin@177||38|198|pin@178||33|198
Abus|a[21],b[21]|D5G1.5;||IJ0|pin@181||38|208|pin@182||33|208
Abus|a[22],b[22]|D5G1.5;||IJ0|pin@193||38|218|pin@194||33|218
Abus|a[23],b[23]|D5G1.5;||IJ0|pin@197||38|228|pin@198||33|228
Abus|a[24],b[24]|D5G1.5;||IJ0|pin@209||38|238|pin@210||33|238
Abus|a[25],b[25]|D5G1.5;||IJ0|pin@213||38|248|pin@214||33|248
Abus|a[26],b[26]|D5G1.5;||IJ0|pin@225||38|258|pin@226||33|258
Abus|a[27],b[27]|D5G1.5;||IJ0|pin@229||38|268|pin@230||33|268
Abus|a[28],b[28]|D5G1.5;||IJ0|pin@241||38|278|pin@242||33|278
Abus|a[29],b[29]|D5G1.5;||IJ0|pin@245||38|288|pin@246||33|288
Abus|a[30],b[30]|D5G1.5;||IJ0|pin@257||38|298|pin@258||33|298
Abus|a[31],b[31]|D5G1.5;||IJ0|pin@261||38|308|pin@262||33|308
Abus|net@9|||IJ900|mux4_1@0|s[1:0]|48|-1|pin@13||48|-2
Abus|net@10|||IJ0|pin@13||48|-2|pin@14||38|-2
Abus|net@12|||IJ900|mux4_1@1|s[1:0]|48|9|pin@17||48|8
Abus|net@13|||IJ0|pin@17||48|8|pin@18||38|8
Awire|net@14|||0|mux4_1@0|i0|44|6|pin@21||42|6
Awire|net@15|||2700|pin@21||42|6|pin@22||42|16
Awire|net@16|||1800|pin@22||42|16|mux4_1@1|i0|44|16
Awire|net@17|||0|mux4_1@0|i0_1|44|4|pin@23||41|4
Awire|net@18|||2700|pin@23||41|4|pin@24||41|14
Awire|net@19|||1800|pin@24||41|14|mux4_1@1|i0_1|44|14
Awire|net@20|||0|mux4_1@0|i2|44|2|pin@25||40|2
Awire|net@21|||2700|pin@25||40|2|pin@26||40|12
Awire|net@22|||1800|pin@26||40|12|mux4_1@1|i2|44|12
Awire|net@23|||0|mux4_1@0|i3|44|0|pin@27||39|0
Awire|net@24|||2700|pin@27||39|0|pin@28||39|10
Awire|net@25|||1800|pin@28||39|10|mux4_1@1|i3|44|10
Abus|net@29|||IJ900|mux4_1@2|s[1:0]|48|19|pin@32||48|18
Abus|net@30|||IJ0|pin@32||48|18|pin@33||38|18
Abus|net@31|||IJ900|mux4_1@3|s[1:0]|48|29|pin@36||48|28
Abus|net@32|||IJ0|pin@36||48|28|pin@37||38|28
Awire|net@33|||0|mux4_1@2|i0|44|26|pin@40||42|26
Awire|net@34|||2700|pin@40||42|26|pin@41||42|36
Awire|net@35|||1800|pin@41||42|36|mux4_1@3|i0|44|36
Awire|net@36|||0|mux4_1@2|i0_1|44|24|pin@42||41|24
Awire|net@37|||2700|pin@42||41|24|pin@43||41|34
Awire|net@38|||1800|pin@43||41|34|mux4_1@3|i0_1|44|34
Awire|net@39|||0|mux4_1@2|i2|44|22|pin@44||40|22
Awire|net@40|||2700|pin@44||40|22|pin@45||40|32
Awire|net@41|||1800|pin@45||40|32|mux4_1@3|i2|44|32
Awire|net@42|||0|mux4_1@2|i3|44|20|pin@46||39|20
Awire|net@43|||2700|pin@46||39|20|pin@47||39|30
Awire|net@44|||1800|pin@47||39|30|mux4_1@3|i3|44|30
Awire|net@45|||2700|pin@28||39|10|pin@46||39|20
Awire|net@46|||2700|pin@26||40|12|pin@44||40|22
Awire|net@47|||2700|pin@24||41|14|pin@42||41|24
Awire|net@48|||2700|pin@22||42|16|pin@40||42|26
Abus|net@49|||IJ900|mux4_1@4|s[1:0]|48|39|pin@48||48|38
Abus|net@50|||IJ0|pin@48||48|38|pin@49||38|38
Abus|net@51|||IJ900|mux4_1@5|s[1:0]|48|49|pin@52||48|48
Abus|net@52|||IJ0|pin@52||48|48|pin@53||38|48
Awire|net@53|||0|mux4_1@4|i0|44|46|pin@56||42|46
Awire|net@54|||2700|pin@56||42|46|pin@57||42|56
Awire|net@55|||1800|pin@57||42|56|mux4_1@5|i0|44|56
Awire|net@56|||0|mux4_1@4|i0_1|44|44|pin@58||41|44
Awire|net@57|||2700|pin@58||41|44|pin@59||41|54
Awire|net@58|||1800|pin@59||41|54|mux4_1@5|i0_1|44|54
Awire|net@59|||0|mux4_1@4|i2|44|42|pin@60||40|42
Awire|net@60|||2700|pin@60||40|42|pin@61||40|52
Awire|net@61|||1800|pin@61||40|52|mux4_1@5|i2|44|52
Awire|net@62|||0|mux4_1@4|i3|44|40|pin@62||39|40
Awire|net@63|||2700|pin@62||39|40|pin@63||39|50
Awire|net@64|||1800|pin@63||39|50|mux4_1@5|i3|44|50
Abus|net@65|||IJ900|mux4_1@6|s[1:0]|48|59|pin@64||48|58
Abus|net@66|||IJ0|pin@64||48|58|pin@65||38|58
Abus|net@67|||IJ900|mux4_1@7|s[1:0]|48|69|pin@68||48|68
Abus|net@68|||IJ0|pin@68||48|68|pin@69||38|68
Awire|net@69|||0|mux4_1@6|i0|44|66|pin@72||42|66
Awire|net@70|||2700|pin@72||42|66|pin@73||42|76
Awire|net@71|||1800|pin@73||42|76|mux4_1@7|i0|44|76
Awire|net@72|||0|mux4_1@6|i0_1|44|64|pin@74||41|64
Awire|net@73|||2700|pin@74||41|64|pin@75||41|74
Awire|net@74|||1800|pin@75||41|74|mux4_1@7|i0_1|44|74
Awire|net@75|||0|mux4_1@6|i2|44|62|pin@76||40|62
Awire|net@76|||2700|pin@76||40|62|pin@77||40|72
Awire|net@77|||1800|pin@77||40|72|mux4_1@7|i2|44|72
Awire|net@78|||0|mux4_1@6|i3|44|60|pin@78||39|60
Awire|net@79|||2700|pin@78||39|60|pin@79||39|70
Awire|net@80|||1800|pin@79||39|70|mux4_1@7|i3|44|70
Awire|net@81|||2700|pin@63||39|50|pin@78||39|60
Awire|net@82|||2700|pin@61||40|52|pin@76||40|62
Awire|net@83|||2700|pin@59||41|54|pin@74||41|64
Awire|net@84|||2700|pin@57||42|56|pin@72||42|66
Awire|net@85|||2700|pin@47||39|30|pin@62||39|40
Awire|net@86|||2700|pin@45||40|32|pin@60||40|42
Awire|net@87|||2700|pin@43||41|34|pin@58||41|44
Awire|net@88|||2700|pin@41||42|36|pin@56||42|46
Abus|net@89|||IJ900|mux4_1@8|s[1:0]|48|79|pin@80||48|78
Abus|net@90|||IJ0|pin@80||48|78|pin@81||38|78
Abus|net@91|||IJ900|mux4_1@9|s[1:0]|48|89|pin@84||48|88
Abus|net@92|||IJ0|pin@84||48|88|pin@85||38|88
Awire|net@93|||0|mux4_1@8|i0|44|86|pin@88||42|86
Awire|net@94|||2700|pin@88||42|86|pin@89||42|96
Awire|net@95|||1800|pin@89||42|96|mux4_1@9|i0|44|96
Awire|net@96|||0|mux4_1@8|i0_1|44|84|pin@90||41|84
Awire|net@97|||2700|pin@90||41|84|pin@91||41|94
Awire|net@98|||1800|pin@91||41|94|mux4_1@9|i0_1|44|94
Awire|net@99|||0|mux4_1@8|i2|44|82|pin@92||40|82
Awire|net@100|||2700|pin@92||40|82|pin@93||40|92
Awire|net@101|||1800|pin@93||40|92|mux4_1@9|i2|44|92
Awire|net@102|||0|mux4_1@8|i3|44|80|pin@94||39|80
Awire|net@103|||2700|pin@94||39|80|pin@95||39|90
Awire|net@104|||1800|pin@95||39|90|mux4_1@9|i3|44|90
Abus|net@105|||IJ900|mux4_1@10|s[1:0]|48|99|pin@96||48|98
Abus|net@106|||IJ0|pin@96||48|98|pin@97||38|98
Abus|net@107|||IJ900|mux4_1@11|s[1:0]|48|109|pin@100||48|108
Abus|net@108|||IJ0|pin@100||48|108|pin@101||38|108
Awire|net@109|||0|mux4_1@10|i0|44|106|pin@104||42|106
Awire|net@110|||2700|pin@104||42|106|pin@105||42|116
Awire|net@111|||1800|pin@105||42|116|mux4_1@11|i0|44|116
Awire|net@112|||0|mux4_1@10|i0_1|44|104|pin@106||41|104
Awire|net@113|||2700|pin@106||41|104|pin@107||41|114
Awire|net@114|||1800|pin@107||41|114|mux4_1@11|i0_1|44|114
Awire|net@115|||0|mux4_1@10|i2|44|102|pin@108||40|102
Awire|net@116|||2700|pin@108||40|102|pin@109||40|112
Awire|net@117|||1800|pin@109||40|112|mux4_1@11|i2|44|112
Awire|net@118|||0|mux4_1@10|i3|44|100|pin@110||39|100
Awire|net@119|||2700|pin@110||39|100|pin@111||39|110
Awire|net@120|||1800|pin@111||39|110|mux4_1@11|i3|44|110
Awire|net@121|||2700|pin@95||39|90|pin@110||39|100
Awire|net@122|||2700|pin@93||40|92|pin@108||40|102
Awire|net@123|||2700|pin@91||41|94|pin@106||41|104
Awire|net@124|||2700|pin@89||42|96|pin@104||42|106
Abus|net@125|||IJ900|mux4_1@12|s[1:0]|48|119|pin@112||48|118
Abus|net@126|||IJ0|pin@112||48|118|pin@113||38|118
Abus|net@127|||IJ900|mux4_1@13|s[1:0]|48|129|pin@116||48|128
Abus|net@128|||IJ0|pin@116||48|128|pin@117||38|128
Awire|net@129|||0|mux4_1@12|i0|44|126|pin@120||42|126
Awire|net@130|||2700|pin@120||42|126|pin@121||42|136
Awire|net@131|||1800|pin@121||42|136|mux4_1@13|i0|44|136
Awire|net@132|||0|mux4_1@12|i0_1|44|124|pin@122||41|124
Awire|net@133|||2700|pin@122||41|124|pin@123||41|134
Awire|net@134|||1800|pin@123||41|134|mux4_1@13|i0_1|44|134
Awire|net@135|||0|mux4_1@12|i2|44|122|pin@124||40|122
Awire|net@136|||2700|pin@124||40|122|pin@125||40|132
Awire|net@137|||1800|pin@125||40|132|mux4_1@13|i2|44|132
Awire|net@138|||0|mux4_1@12|i3|44|120|pin@126||39|120
Awire|net@139|||2700|pin@126||39|120|pin@127||39|130
Awire|net@140|||1800|pin@127||39|130|mux4_1@13|i3|44|130
Abus|net@141|||IJ900|mux4_1@14|s[1:0]|48|139|pin@128||48|138
Abus|net@142|||IJ0|pin@128||48|138|pin@129||38|138
Abus|net@143|||IJ900|mux4_1@15|s[1:0]|48|149|pin@132||48|148
Abus|net@144|||IJ0|pin@132||48|148|pin@133||38|148
Awire|net@145|||0|mux4_1@14|i0|44|146|pin@136||42|146
Awire|net@146|||2700|pin@136||42|146|pin@137||42|156
Awire|net@147|||1800|pin@137||42|156|mux4_1@15|i0|44|156
Awire|net@148|||0|mux4_1@14|i0_1|44|144|pin@138||41|144
Awire|net@149|||2700|pin@138||41|144|pin@139||41|154
Awire|net@150|||1800|pin@139||41|154|mux4_1@15|i0_1|44|154
Awire|net@151|||0|mux4_1@14|i2|44|142|pin@140||40|142
Awire|net@152|||2700|pin@140||40|142|pin@141||40|152
Awire|net@153|||1800|pin@141||40|152|mux4_1@15|i2|44|152
Awire|net@154|||0|mux4_1@14|i3|44|140|pin@142||39|140
Awire|net@155|||2700|pin@142||39|140|pin@143||39|150
Awire|net@156|||1800|pin@143||39|150|mux4_1@15|i3|44|150
Awire|net@157|||2700|pin@127||39|130|pin@142||39|140
Awire|net@158|||2700|pin@125||40|132|pin@140||40|142
Awire|net@159|||2700|pin@123||41|134|pin@138||41|144
Awire|net@160|||2700|pin@121||42|136|pin@136||42|146
Awire|net@161|||2700|pin@111||39|110|pin@126||39|120
Awire|net@162|||2700|pin@109||40|112|pin@124||40|122
Awire|net@163|||2700|pin@107||41|114|pin@122||41|124
Awire|net@164|||2700|pin@105||42|116|pin@120||42|126
Awire|net@165|||2700|pin@79||39|70|pin@94||39|80
Awire|net@166|||2700|pin@77||40|72|pin@92||40|82
Awire|net@167|||2700|pin@75||41|74|pin@90||41|84
Awire|net@168|||2700|pin@73||42|76|pin@88||42|86
Abus|net@169|||IJ900|mux4_1@16|s[1:0]|48|159|pin@144||48|158
Abus|net@170|||IJ0|pin@144||48|158|pin@145||38|158
Abus|net@171|||IJ900|mux4_1@17|s[1:0]|48|169|pin@148||48|168
Abus|net@172|||IJ0|pin@148||48|168|pin@149||38|168
Awire|net@173|||0|mux4_1@16|i0|44|166|pin@152||42|166
Awire|net@174|||2700|pin@152||42|166|pin@153||42|176
Awire|net@175|||1800|pin@153||42|176|mux4_1@17|i0|44|176
Awire|net@176|||0|mux4_1@16|i0_1|44|164|pin@154||41|164
Awire|net@177|||2700|pin@154||41|164|pin@155||41|174
Awire|net@178|||1800|pin@155||41|174|mux4_1@17|i0_1|44|174
Awire|net@179|||0|mux4_1@16|i2|44|162|pin@156||40|162
Awire|net@180|||2700|pin@156||40|162|pin@157||40|172
Awire|net@181|||1800|pin@157||40|172|mux4_1@17|i2|44|172
Awire|net@182|||0|mux4_1@16|i3|44|160|pin@158||39|160
Awire|net@183|||2700|pin@158||39|160|pin@159||39|170
Awire|net@184|||1800|pin@159||39|170|mux4_1@17|i3|44|170
Abus|net@185|||IJ900|mux4_1@18|s[1:0]|48|179|pin@160||48|178
Abus|net@186|||IJ0|pin@160||48|178|pin@161||38|178
Abus|net@187|||IJ900|mux4_1@19|s[1:0]|48|189|pin@164||48|188
Abus|net@188|||IJ0|pin@164||48|188|pin@165||38|188
Awire|net@189|||0|mux4_1@18|i0|44|186|pin@168||42|186
Awire|net@190|||2700|pin@168||42|186|pin@169||42|196
Awire|net@191|||1800|pin@169||42|196|mux4_1@19|i0|44|196
Awire|net@192|||0|mux4_1@18|i0_1|44|184|pin@170||41|184
Awire|net@193|||2700|pin@170||41|184|pin@171||41|194
Awire|net@194|||1800|pin@171||41|194|mux4_1@19|i0_1|44|194
Awire|net@195|||0|mux4_1@18|i2|44|182|pin@172||40|182
Awire|net@196|||2700|pin@172||40|182|pin@173||40|192
Awire|net@197|||1800|pin@173||40|192|mux4_1@19|i2|44|192
Awire|net@198|||0|mux4_1@18|i3|44|180|pin@174||39|180
Awire|net@199|||2700|pin@174||39|180|pin@175||39|190
Awire|net@200|||1800|pin@175||39|190|mux4_1@19|i3|44|190
Awire|net@201|||2700|pin@159||39|170|pin@174||39|180
Awire|net@202|||2700|pin@157||40|172|pin@172||40|182
Awire|net@203|||2700|pin@155||41|174|pin@170||41|184
Awire|net@204|||2700|pin@153||42|176|pin@168||42|186
Abus|net@205|||IJ900|mux4_1@20|s[1:0]|48|199|pin@176||48|198
Abus|net@206|||IJ0|pin@176||48|198|pin@177||38|198
Abus|net@207|||IJ900|mux4_1@21|s[1:0]|48|209|pin@180||48|208
Abus|net@208|||IJ0|pin@180||48|208|pin@181||38|208
Awire|net@209|||0|mux4_1@20|i0|44|206|pin@184||42|206
Awire|net@210|||2700|pin@184||42|206|pin@185||42|216
Awire|net@211|||1800|pin@185||42|216|mux4_1@21|i0|44|216
Awire|net@212|||0|mux4_1@20|i0_1|44|204|pin@186||41|204
Awire|net@213|||2700|pin@186||41|204|pin@187||41|214
Awire|net@214|||1800|pin@187||41|214|mux4_1@21|i0_1|44|214
Awire|net@215|||0|mux4_1@20|i2|44|202|pin@188||40|202
Awire|net@216|||2700|pin@188||40|202|pin@189||40|212
Awire|net@217|||1800|pin@189||40|212|mux4_1@21|i2|44|212
Awire|net@218|||0|mux4_1@20|i3|44|200|pin@190||39|200
Awire|net@219|||2700|pin@190||39|200|pin@191||39|210
Awire|net@220|||1800|pin@191||39|210|mux4_1@21|i3|44|210
Abus|net@221|||IJ900|mux4_1@22|s[1:0]|48|219|pin@192||48|218
Abus|net@222|||IJ0|pin@192||48|218|pin@193||38|218
Abus|net@223|||IJ900|mux4_1@23|s[1:0]|48|229|pin@196||48|228
Abus|net@224|||IJ0|pin@196||48|228|pin@197||38|228
Awire|net@225|||0|mux4_1@22|i0|44|226|pin@200||42|226
Awire|net@226|||2700|pin@200||42|226|pin@201||42|236
Awire|net@227|||1800|pin@201||42|236|mux4_1@23|i0|44|236
Awire|net@228|||0|mux4_1@22|i0_1|44|224|pin@202||41|224
Awire|net@229|||2700|pin@202||41|224|pin@203||41|234
Awire|net@230|||1800|pin@203||41|234|mux4_1@23|i0_1|44|234
Awire|net@231|||0|mux4_1@22|i2|44|222|pin@204||40|222
Awire|net@232|||2700|pin@204||40|222|pin@205||40|232
Awire|net@233|||1800|pin@205||40|232|mux4_1@23|i2|44|232
Awire|net@234|||0|mux4_1@22|i3|44|220|pin@206||39|220
Awire|net@235|||2700|pin@206||39|220|pin@207||39|230
Awire|net@236|||1800|pin@207||39|230|mux4_1@23|i3|44|230
Awire|net@237|||2700|pin@191||39|210|pin@206||39|220
Awire|net@238|||2700|pin@189||40|212|pin@204||40|222
Awire|net@239|||2700|pin@187||41|214|pin@202||41|224
Awire|net@240|||2700|pin@185||42|216|pin@200||42|226
Awire|net@241|||2700|pin@175||39|190|pin@190||39|200
Awire|net@242|||2700|pin@173||40|192|pin@188||40|202
Awire|net@243|||2700|pin@171||41|194|pin@186||41|204
Awire|net@244|||2700|pin@169||42|196|pin@184||42|206
Abus|net@245|||IJ900|mux4_1@24|s[1:0]|48|239|pin@208||48|238
Abus|net@246|||IJ0|pin@208||48|238|pin@209||38|238
Abus|net@247|||IJ900|mux4_1@25|s[1:0]|48|249|pin@212||48|248
Abus|net@248|||IJ0|pin@212||48|248|pin@213||38|248
Awire|net@249|||0|mux4_1@24|i0|44|246|pin@216||42|246
Awire|net@250|||2700|pin@216||42|246|pin@217||42|256
Awire|net@251|||1800|pin@217||42|256|mux4_1@25|i0|44|256
Awire|net@252|||0|mux4_1@24|i0_1|44|244|pin@218||41|244
Awire|net@253|||2700|pin@218||41|244|pin@219||41|254
Awire|net@254|||1800|pin@219||41|254|mux4_1@25|i0_1|44|254
Awire|net@255|||0|mux4_1@24|i2|44|242|pin@220||40|242
Awire|net@256|||2700|pin@220||40|242|pin@221||40|252
Awire|net@257|||1800|pin@221||40|252|mux4_1@25|i2|44|252
Awire|net@258|||0|mux4_1@24|i3|44|240|pin@222||39|240
Awire|net@259|||2700|pin@222||39|240|pin@223||39|250
Awire|net@260|||1800|pin@223||39|250|mux4_1@25|i3|44|250
Abus|net@261|||IJ900|mux4_1@26|s[1:0]|48|259|pin@224||48|258
Abus|net@262|||IJ0|pin@224||48|258|pin@225||38|258
Abus|net@263|||IJ900|mux4_1@27|s[1:0]|48|269|pin@228||48|268
Abus|net@264|||IJ0|pin@228||48|268|pin@229||38|268
Awire|net@265|||0|mux4_1@26|i0|44|266|pin@232||42|266
Awire|net@266|||2700|pin@232||42|266|pin@233||42|276
Awire|net@267|||1800|pin@233||42|276|mux4_1@27|i0|44|276
Awire|net@268|||0|mux4_1@26|i0_1|44|264|pin@234||41|264
Awire|net@269|||2700|pin@234||41|264|pin@235||41|274
Awire|net@270|||1800|pin@235||41|274|mux4_1@27|i0_1|44|274
Awire|net@271|||0|mux4_1@26|i2|44|262|pin@236||40|262
Awire|net@272|||2700|pin@236||40|262|pin@237||40|272
Awire|net@273|||1800|pin@237||40|272|mux4_1@27|i2|44|272
Awire|net@274|||0|mux4_1@26|i3|44|260|pin@238||39|260
Awire|net@275|||2700|pin@238||39|260|pin@239||39|270
Awire|net@276|||1800|pin@239||39|270|mux4_1@27|i3|44|270
Awire|net@277|||2700|pin@223||39|250|pin@238||39|260
Awire|net@278|||2700|pin@221||40|252|pin@236||40|262
Awire|net@279|||2700|pin@219||41|254|pin@234||41|264
Awire|net@280|||2700|pin@217||42|256|pin@232||42|266
Abus|net@281|||IJ900|mux4_1@28|s[1:0]|48|279|pin@240||48|278
Abus|net@282|||IJ0|pin@240||48|278|pin@241||38|278
Abus|net@283|||IJ900|mux4_1@29|s[1:0]|48|289|pin@244||48|288
Abus|net@284|||IJ0|pin@244||48|288|pin@245||38|288
Awire|net@285|||0|mux4_1@28|i0|44|286|pin@248||42|286
Awire|net@286|||2700|pin@248||42|286|pin@249||42|296
Awire|net@287|||1800|pin@249||42|296|mux4_1@29|i0|44|296
Awire|net@288|||0|mux4_1@28|i0_1|44|284|pin@250||41|284
Awire|net@289|||2700|pin@250||41|284|pin@251||41|294
Awire|net@290|||1800|pin@251||41|294|mux4_1@29|i0_1|44|294
Awire|net@291|||0|mux4_1@28|i2|44|282|pin@252||40|282
Awire|net@292|||2700|pin@252||40|282|pin@253||40|292
Awire|net@293|||1800|pin@253||40|292|mux4_1@29|i2|44|292
Awire|net@294|||0|mux4_1@28|i3|44|280|pin@254||39|280
Awire|net@295|||2700|pin@254||39|280|pin@255||39|290
Awire|net@296|||1800|pin@255||39|290|mux4_1@29|i3|44|290
Abus|net@297|||IJ900|mux4_1@30|s[1:0]|48|299|pin@256||48|298
Abus|net@298|||IJ0|pin@256||48|298|pin@257||38|298
Abus|net@299|||IJ900|mux4_1@31|s[1:0]|48|309|pin@260||48|308
Abus|net@300|||IJ0|pin@260||48|308|pin@261||38|308
Awire|net@301|||0|mux4_1@30|i0|44|306|pin@264||42|306
Awire|net@302|||2700|pin@264||42|306|pin@265||42|316
Awire|net@303|||1800|pin@265||42|316|mux4_1@31|i0|44|316
Awire|net@304|||0|mux4_1@30|i0_1|44|304|pin@266||41|304
Awire|net@305|||2700|pin@266||41|304|pin@267||41|314
Awire|net@306|||1800|pin@267||41|314|mux4_1@31|i0_1|44|314
Awire|net@307|||0|mux4_1@30|i2|44|302|pin@268||40|302
Awire|net@308|||2700|pin@268||40|302|pin@269||40|312
Awire|net@309|||1800|pin@269||40|312|mux4_1@31|i2|44|312
Awire|net@310|||0|mux4_1@30|i3|44|300|pin@270||39|300
Awire|net@311|||2700|pin@270||39|300|pin@271||39|310
Awire|net@312|||1800|pin@271||39|310|mux4_1@31|i3|44|310
Awire|net@313|||2700|pin@255||39|290|pin@270||39|300
Awire|net@314|||2700|pin@253||40|292|pin@268||40|302
Awire|net@315|||2700|pin@251||41|294|pin@266||41|304
Awire|net@316|||2700|pin@249||42|296|pin@264||42|306
Awire|net@317|||2700|pin@239||39|270|pin@254||39|280
Awire|net@318|||2700|pin@237||40|272|pin@252||40|282
Awire|net@319|||2700|pin@235||41|274|pin@250||41|284
Awire|net@320|||2700|pin@233||42|276|pin@248||42|286
Awire|net@321|||2700|pin@207||39|230|pin@222||39|240
Awire|net@322|||2700|pin@205||40|232|pin@220||40|242
Awire|net@323|||2700|pin@203||41|234|pin@218||41|244
Awire|net@324|||2700|pin@201||42|236|pin@216||42|246
Awire|net@325|||2700|pin@143||39|150|pin@158||39|160
Awire|net@326|||2700|pin@141||40|152|pin@156||40|162
Awire|net@327|||2700|pin@139||41|154|pin@154||41|164
Awire|net@328|||2700|pin@137||42|156|pin@152||42|166
Abus|net@329|||IJ0|pin@272||62|3|pin@273||58|3
Abus|net@330|||IJ2700|pin@304||58|13|pin@303||58|23
Abus|net@332|||IJ2700|pin@275||58|303|pin@274||58|313
Abus|net@334|||IJ2700|pin@276||58|293|pin@275||58|303
Abus|net@336|||IJ2700|pin@277||58|283|pin@276||58|293
Abus|net@338|||IJ2700|pin@278||58|273|pin@277||58|283
Abus|net@340|||IJ2700|pin@279||58|263|pin@278||58|273
Abus|net@342|||IJ2700|pin@280||58|253|pin@279||58|263
Abus|net@344|||IJ2700|pin@281||58|243|pin@280||58|253
Abus|net@346|||IJ2700|pin@282||58|233|pin@281||58|243
Abus|net@357|||IJ2700|pin@283||58|223|pin@282||58|233
Abus|net@359|||IJ2700|pin@284||58|213|pin@283||58|223
Abus|net@363|||IJ2700|pin@285||58|203|pin@284||58|213
Abus|net@365|||IJ2700|pin@286||58|193|pin@285||58|203
Abus|net@369|||IJ2700|pin@287||58|183|pin@286||58|193
Abus|net@371|||IJ2700|pin@288||58|173|pin@287||58|183
Abus|net@375|||IJ2700|pin@289||58|163|pin@288||58|173
Abus|net@377|||IJ2700|pin@290||58|153|pin@289||58|163
Abus|net@381|||IJ2700|pin@291||58|143|pin@290||58|153
Abus|net@383|||IJ2700|pin@292||58|133|pin@291||58|143
Abus|net@387|||IJ2700|pin@293||58|123|pin@292||58|133
Abus|net@389|||IJ2700|pin@294||58|113|pin@293||58|123
Abus|net@391|||IJ2700|pin@295||58|103|pin@294||58|113
Abus|net@396|||IJ2700|pin@296||58|93|pin@295||58|103
Abus|net@398|||IJ2700|pin@297||58|83|pin@296||58|93
Abus|net@402|||IJ2700|pin@298||58|73|pin@297||58|83
Abus|net@404|||IJ2700|pin@299||58|63|pin@298||58|73
Abus|net@408|||IJ2700|pin@300||58|53|pin@299||58|63
Abus|net@410|||IJ2700|pin@301||58|43|pin@300||58|53
Abus|net@414|||IJ2700|pin@302||58|33|pin@301||58|43
Abus|net@417|||IJ2700|pin@303||58|23|pin@302||58|33
Abus|net@420|||IJ2700|pin@273||58|3|pin@304||58|13
Abus|net@425|||IJ0|pin@305||31|-3|pin@306||26|-3
Abus|net@426|||IJ0|pin@307||29|-1|pin@308||26|-1
Abus|net@427|||IJ2700|pin@305||31|-3|pin@309||31|308
Abus|net@428|||IJ2700|pin@307||29|-1|pin@310||29|308
Abus|net@433|||IJ1800|pin@316||2|3|pin@317||9|3
Abus|net@434|||IJ2700|pin@320||9|4|pin@318||9|6
Abus|net@435|||IJ900|pin@321||9|2|pin@319||9|0
Abus|net@437|||IJ2700|pin@317||9|3|pin@320||9|4
Abus|net@439|||IJ900|pin@317||9|3|pin@321||9|2
Awire|net@448|||1800|buf@3|y|19|6|pin@21||42|6
Awire|net@449|||1800|buf@2|y|19|4|pin@23||41|4
Awire|net@450|||1800|buf@0|y|19|0|pin@27||39|0
Awire|net@451|||1800|buf@1|y|19|2|pin@25||40|2
Awire|o[0]|D5G1.5;||0|pin@273||58|3|mux4_1@0|o|52|3
Awire|o[1]|D5G1.5;||0|pin@304||58|13|mux4_1@1|o|52|13
Awire|o[2]|D5G1.5;||0|pin@303||58|23|mux4_1@2|o|52|23
Awire|o[3]|D5G1.5;||0|pin@302||58|33|mux4_1@3|o|52|33
Awire|o[4]|D5G1.5;||0|pin@301||58|43|mux4_1@4|o|52|43
Awire|o[5]|D5G1.5;||0|pin@300||58|53|mux4_1@5|o|52|53
Awire|o[6]|D5G1.5;||0|pin@299||58|63|mux4_1@6|o|52|63
Awire|o[7]|D5G1.5;||0|pin@298||58|73|mux4_1@7|o|52|73
Awire|o[8]|D5G1.5;||0|pin@297||58|83|mux4_1@8|o|52|83
Awire|o[9]|D5G1.5;||0|pin@296||58|93|mux4_1@9|o|52|93
Awire|o[10]|D5G1.5;||0|pin@295||58|103|mux4_1@10|o|52|103
Awire|o[11]|D5G1.5;||0|pin@294||58|113|mux4_1@11|o|52|113
Awire|o[12]|D5G1.5;||0|pin@293||58|123|mux4_1@12|o|52|123
Awire|o[13]|D5G1.5;||0|pin@292||58|133|mux4_1@13|o|52|133
Awire|o[14]|D5G1.5;||0|pin@291||58|143|mux4_1@14|o|52|143
Awire|o[15]|D5G1.5;||0|pin@290||58|153|mux4_1@15|o|52|153
Awire|o[16]|D5G1.5;||0|pin@289||58|163|mux4_1@16|o|52|163
Awire|o[17]|D5G1.5;||0|pin@288||58|173|mux4_1@17|o|52|173
Awire|o[18]|D5G1.5;||0|pin@287||58|183|mux4_1@18|o|52|183
Awire|o[19]|D5G1.5;||0|pin@286||58|193|mux4_1@19|o|52|193
Awire|o[20]|D5G1.5;||0|pin@285||58|203|mux4_1@20|o|52|203
Awire|o[21]|D5G1.5;||0|pin@284||58|213|mux4_1@21|o|52|213
Awire|o[22]|D5G1.5;||0|pin@283||58|223|mux4_1@22|o|52|223
Awire|o[23]|D5G1.5;||0|pin@282||58|233|mux4_1@23|o|52|233
Awire|o[24]|D5G1.5;||0|pin@281||58|243|mux4_1@24|o|52|243
Awire|o[25]|D5G1.5;||0|pin@280||58|253|mux4_1@25|o|52|253
Awire|o[26]|D5G1.5;||0|pin@279||58|263|mux4_1@26|o|52|263
Awire|o[27]|D5G1.5;||0|pin@278||58|273|mux4_1@27|o|52|273
Awire|o[28]|D5G1.5;||0|pin@277||58|283|mux4_1@28|o|52|283
Awire|o[29]|D5G1.5;||0|pin@276||58|293|mux4_1@29|o|52|293
Awire|o[30]|D5G1.5;||0|pin@275||58|303|mux4_1@30|o|52|303
Awire|o[31]|D5G1.5;||0|pin@274||58|313|mux4_1@31|o|52|313
Awire|table_verite[0]|D5G1;||0|buf@3|a|14|6|pin@318||9|6
Awire|table_verite[1]|D5G1;||0|buf@2|a|14|4|pin@320||9|4
Awire|table_verite[2]|D5G1;||0|buf@1|a|14|2|pin@321||9|2
Awire|table_verite[3]|D5G1;||0|buf@0|a|14|0|pin@319||9|0
Ea[31:0]||D4G2;|pin@308||I
Eb[31:0]||D4G2;|pin@306||I
Eo[31:0]||D6G2;|pin@272||O
Etable_verite[3:0]||D4G2;|pin@316||I
X

# Cell op_logique32;1{vhdl}
Cop_logique32;1{vhdl}||artwork|1189881146953|1189885713375||FACET_message()S[-- VHDL automatically generated by Electric 8.05 for cell 'op_logique32{sch}',"entity op_logique32 is port(a[31], a[30], a[29], a[28], a[27], a[26], a[25], a[24], a[23], a[22], a[21], a[20], a[19], a[18], a[17], a[16], a[15], a[14], a[13], a[12], a[11], a[10], a[9], a[8], a[7], a[6], a[5], a[4], a[3], a[2], a[1], a[0], b[31], b[30], b[29], b[28], b[27], b[26], b[25], b[24], b[23], b[22], b[21], b[20], b[19], b[18], b[17], b[16], b[15], b[14], b[13], b[12], b[11], b[10], b[9], b[8], b[7], b[6], b[5], b[4], b[3], b[2], b[1], b[0], table_verite[3], table_verite[2], table_verite[1], table_verite[0]: in BIT; o[31], o[30], o[29], o[28], o[27], o[26], o[25], o[24], o[23], o[22], o[21], o[20], o[19], o[18], o[17], o[16], o[15], o[14], o[13], o[12], o[11], o[10], o[9], o[8], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0]: out BIT);",  end op_logique32;,"",architecture op_logique32_BODY of op_logique32 is,  component buffer port(a: in BIT; y: out BIT);,    end component;,"  component mux4_1 port(i0, i1, i2, i3, s[1], s[0]: in BIT; o: out BIT);",    end component;,"","  signal net_20, net_23, net_14, net_17: BIT;","",begin,"  buf_0: buffer port map(table_verite[3], net_23);","  buf_1: buffer port map(table_verite[2], net_20);","  buf_2: buffer port map(table_verite[1], net_17);","  buf_3: buffer port map(table_verite[0], net_14);","  mux4_1_0: mux4_1 port map(net_14, net_17, net_20, net_23, a[0], b[0], o[0]);","  mux4_1_1: mux4_1 port map(net_14, net_17, net_20, net_23, a[1], b[1], o[1]);","  mux4_1_2: mux4_1 port map(net_14, net_17, net_20, net_23, a[2], b[2], o[2]);","  mux4_1_3: mux4_1 port map(net_14, net_17, net_20, net_23, a[3], b[3], o[3]);","  mux4_1_4: mux4_1 port map(net_14, net_17, net_20, net_23, a[4], b[4], o[4]);","  mux4_1_5: mux4_1 port map(net_14, net_17, net_20, net_23, a[5], b[5], o[5]);","  mux4_1_6: mux4_1 port map(net_14, net_17, net_20, net_23, a[6], b[6], o[6]);","  mux4_1_7: mux4_1 port map(net_14, net_17, net_20, net_23, a[7], b[7], o[7]);","  mux4_1_8: mux4_1 port map(net_14, net_17, net_20, net_23, a[8], b[8], o[8]);","  mux4_1_9: mux4_1 port map(net_14, net_17, net_20, net_23, a[9], b[9], o[9]);","  mux4_1_10: mux4_1 port map(net_14, net_17, net_20, net_23, a[10], b[10], o[10]);","  mux4_1_11: mux4_1 port map(net_14, net_17, net_20, net_23, a[11], b[11], o[11]);","  mux4_1_12: mux4_1 port map(net_14, net_17, net_20, net_23, a[12], b[12], o[12]);","  mux4_1_13: mux4_1 port map(net_14, net_17, net_20, net_23, a[13], b[13], o[13]);","  mux4_1_14: mux4_1 port map(net_14, net_17, net_20, net_23, a[14], b[14], o[14]);","  mux4_1_15: mux4_1 port map(net_14, net_17, net_20, net_23, a[15], b[15], o[15]);","  mux4_1_16: mux4_1 port map(net_14, net_17, net_20, net_23, a[16], b[16], o[16]);","  mux4_1_17: mux4_1 port map(net_14, net_17, net_20, net_23, a[17], b[17], o[17]);","  mux4_1_18: mux4_1 port map(net_14, net_17, net_20, net_23, a[18], b[18], o[18]);","  mux4_1_19: mux4_1 port map(net_14, net_17, net_20, net_23, a[19], b[19], o[19]);","  mux4_1_20: mux4_1 port map(net_14, net_17, net_20, net_23, a[20], b[20], o[20]);","  mux4_1_21: mux4_1 port map(net_14, net_17, net_20, net_23, a[21], b[21], o[21]);","  mux4_1_22: mux4_1 port map(net_14, net_17, net_20, net_23, a[22], b[22], o[22]);","  mux4_1_23: mux4_1 port map(net_14, net_17, net_20, net_23, a[23], b[23], o[23]);","  mux4_1_24: mux4_1 port map(net_14, net_17, net_20, net_23, a[24], b[24], o[24]);","  mux4_1_25: mux4_1 port map(net_14, net_17, net_20, net_23, a[25], b[25], o[25]);","  mux4_1_26: mux4_1 port map(net_14, net_17, net_20, net_23, a[26], b[26], o[26]);","  mux4_1_27: mux4_1 port map(net_14, net_17, net_20, net_23, a[27], b[27], o[27]);","  mux4_1_28: mux4_1 port map(net_14, net_17, net_20, net_23, a[28], b[28], o[28]);","  mux4_1_29: mux4_1 port map(net_14, net_17, net_20, net_23, a[29], b[29], o[29]);","  mux4_1_30: mux4_1 port map(net_14, net_17, net_20, net_23, a[30], b[30], o[30]);","  mux4_1_31: mux4_1 port map(net_14, net_17, net_20, net_23, a[31], b[31], o[31]);",end op_logique32_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'mux4_1{sch}',"entity mux4_1 is port(i0, i1, i2, i3, s[1], s[0]: in BIT; o: out BIT);",  end mux4_1;,"",architecture mux4_1_BODY of mux4_1 is,  component inverter port(a: in BIT; y: out BIT);,    end component;,"  component nand3 port(a1, a2, a3: in BIT; y: out BIT);",    end component;,"  component nand4 port(a1, a2, a3, a4: in BIT; y: out BIT);",    end component;,"","  signal net_21, net_46, net_24, PINV8, PINV7, net_56, PINV5, PINV4: BIT;","",begin,"  and_0: nand3 port map(i1, PINV4, s[0], net_21);","  and_1: nand3 port map(i2, s[1], PINV5, net_24);","  and_2: nand4 port map(net_21, net_24, net_46, net_56, o);","  and_3: nand3 port map(s[1], s[0], i3, net_46);","  and_4: nand3 port map(i0, PINV7, PINV8, net_56);","  PSEUDO_INVERT5: inverter port map(s[0], PINV5);","  PSEUDO_INVERT8: inverter port map(s[0], PINV8);","  PSEUDO_INVERT4: inverter port map(s[1], PINV4);","  PSEUDO_INVERT7: inverter port map(s[1], PINV7);",end mux4_1_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell or2;1{net.als}
Cor2;1{net.als}||artwork|1189560791953|1189575023531||FACET_message()S[# Built-in model for or2,"model or2(a1,a2,z)","g1: nor2(a1,a2,z_)","g2: inverter(z_,z)",#< nor2,#< inverter,"","","",""]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell or3;1{net.als}
Cor3;1{net.als}||artwork|1189560756968|1189575028312||FACET_message()S[# Built-in model for or3,"model or3(a1,a2,a3,z)","g1: nor3(a1,a2,a3,z_)","g2: inverter(z_,z)",#< nor3,#< inverter,"","","",""]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell or4;1{net.als}
Cor4;1{net.als}||artwork|1189574934921|1189575032203||FACET_message()S[# Built-in model for or4,"model or4(a1,a2,a3,a4,z)","g1: nor4(a1,a2,a3,a4,z_)","g2: inverter(z_,z)",#< nor4,#< inverter,"","","",""]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell or5;1{net.als}
Cor5;1{net.als}||artwork|1189574957218|1189616046186||FACET_message()S[# Built-in model for or5,"model or5(a1,a2,a3,a4,a5,z)","g1: nor5(a1,a2,a3,a4,a5,z_)","g2: inverter(z_,z)",#< nor5,#< inverter,"","","",""]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell petittest;1{net.als}
Cpetittest;1{net.als}||artwork|1189148165468|1189148165468||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    ven. sept. 07, 2007 02:56:05",#-------------------------------------------------,"","model petittest(a, b, clk, clr, d, e, pre, q, qb, x)","buf_0: inverter(net_19, net_18)","ffdp_0: drff(d, PINV1, clr, q)","or_0: or2(b, a, x)","PSEUDO_INVERT1: inverter(clk, PINV1)","",#********* End of netlist *******************,"",# Built-in model for inverter,"gate inverter(a,z)",t: delta=1.33e-9,i: a=L o: z=H,t: delta=1.07e-9,i: a=H o: z=L,t: delta=0,i: a=X o: z=X,load: a=1.0,"","model drff(d, clk, clr, q)","n: drffi(d, clk, prevclk, clr, q)","gate drffi(d, clk, prevclk, clr, q)",t: delta=2e-9,i: clr=H o: q=L,i: clk=H prevclk=L o: q=d prevclk=clk,i: o: prevclk=clk,"","","","","",# Built-in model for or2,"model or2(a1,a2,z)","g1: or2fun(a1,a2,out)","g2: or2buf(out,z)","gate or2fun(a1,a2,z)",t: delta=1.33e-9,i: a1=H o: z=L,i: a2=H o: z=L,t: delta=1.07e-9,i: a1=L a2=L o: z=H,t: delta=0,i: o: z=X,load: a1=1.0 a2=1.0,"gate or2buf(in,out)",t: delta=0.56e-9,i: in=H    o: out=L,t: delta=0.41e-9,i: in=L    o: out=H,t: delta=0,i: in=X    o: out=X]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell petittest;1{sch}
Cpetittest;1{sch}||schematic|1188434821390|1189087576750|
Ngeneric:Facet-Center|art@0||0|0||||AV
NBuffer|buf@0||11|-4||||
NFlip-Flop|ffdp@0||0|-13||||6
NOr|or@0||0|3||||
NWire_Pin|pin@1||-15|1||||
NWire_Pin|pin@2||15|3||||
NWire_Pin|pin@3||-15|5||||
NWire_Pin|pin@4||-15|-13||||
NWire_Pin|pin@5||-15|-10||||
NWire_Pin|pin@6||15|-10||||
NWire_Pin|pin@7||0|-6||||
NWire_Pin|pin@8||-15|-6||||
NWire_Pin|pin@12||-15|-16||||
NWire_Pin|pin@14||14|-16||||
NWire_Pin|pin@15||0|-20||||
NWire_Pin|pin@16||-15|-20||||
NWire_Pin|pin@17||17|-4||||
NWire_Pin|pin@18||-2|-4||||
Awire|net@1|||0|or@0|a|-3.5|1|pin@1||-15|1
Awire|net@2|||1800|or@0|y|4.5|3|pin@2||15|3
Awire|net@3|||1800|pin@3||-15|5|or@0|a|-3.5|5
Awire|net@4|||G0|ffdp@0|ck|-3|-13|pin@4||-15|-13
Awire|net@6|||1800|ffdp@0|q|3|-10|pin@6||15|-10
Awire|net@7|||2700|ffdp@0|preset|0|-8|pin@7||0|-6
Awire|net@8|||0|pin@7||0|-6|pin@8||-15|-6
Awire|net@12|||0|ffdp@0|i2|-3|-16|pin@12||-15|-16
Awire|net@14|||0|ffdp@0|i1|-3|-10|pin@5||-15|-10
Awire|net@15|||1800|ffdp@0|qb|3|-16|pin@14||14|-16
Awire|net@16|||900|ffdp@0|clear|0|-18|pin@15||0|-20
Awire|net@17|||0|pin@15||0|-20|pin@16||-15|-20
Awire|net@18|||G1800|buf@0|y|13|-4|pin@17||17|-4
Awire|net@19|||0|buf@0|a|8|-4|pin@18||-2|-4
Ea||D5G2;|pin@3||I
Eb||D5G2;|pin@1||I
Eclk||D5G2;|pin@4||I
Eclr||D5G2;|pin@16||I
Ed||D5G2;|pin@5||I
Ee||D5G2;|pin@12||I
Epre||D5G2;|pin@8||I
Eq||D5G2;|pin@6||O
Eqb||D5G2;|pin@14||O
Ex||D5G2;|pin@2||O
X

# Cell petittest;1{vhdl}
Cpetittest;1{vhdl}||artwork|1189148165468|1189148165468||FACET_message()S[-- VHDL automatically generated by Electric 8.05 for cell 'petittest{sch}',"entity petittest is port(a, b, clk, clr, d, e, pre: in BIT; q, qb, x: out BIT);",  end petittest;,"",architecture petittest_BODY of petittest is,"  component drff port(i1, ck, clear: in BIT; q: out BIT);",    end component;,"  component or2 port(a1, a2: in BIT; y: out BIT);",    end component;,  component inverter port(a: in BIT; y: out BIT);,    end component;,"","  signal net_19, net_18, PINV1: BIT;","",begin,"  buf_0: inverter port map(net_19, net_18);","  ffdp_0: drff port map(d, PINV1, clr, q);","  or_0: or2 port map(b, a, x);","  PSEUDO_INVERT1: inverter port map(clk, PINV1);",end petittest_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell power;1{net.als}
Cpower;1{net.als}||artwork|1189616428823|1189616438979||FACET_message()S[gate power(p)     set p=H@3     t: delta=0,""]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell reg32bit;1{ic}
Creg32bit;1{ic}||artwork|1189321819992|1190075355859|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NOpened-Thicker-Polygon|art@1||0|0|6|8|||SCHEM_function(D5G2;)S[reg,32bit]|trace()V[-3/-4,-3/4,3/4,3/-4,-3/-4]
NArrow|art@2||-2.5|0|1|1||
Nschematic:Bus_Pin|pin@0||0|-5||||
Nschematic:Wire_Pin|pin@1||0|-4||||
Nschematic:Bus_Pin|pin@2||-4|2||||
Ngeneric:Invisible-Pin|pin@3||-3|2|1|1||
Nschematic:Bus_Pin|pin@4||-4|-2||||
Nschematic:Wire_Pin|pin@5||-3|-2||||
Nschematic:Bus_Pin|pin@6||-4|0||||
Nschematic:Wire_Pin|pin@7||-3|0||||
Nschematic:Bus_Pin|pin@8||4|2||||
Ngeneric:Invisible-Pin|pin@9||3|2|1|1||
Ngeneric:Invisible-Pin|pin@10||-2|2|||||ART_message(D5G1.5;)SD
Ngeneric:Invisible-Pin|pin@13||2|2|||||ART_message(D5G1.5;)SQ
Aschematic:wire|net@0|||F900|pin@1||0|-4|pin@0||0|-5
Aschematic:bus|net@1|||IJ0|pin@3||-3|2|pin@2||-4|2
Aschematic:wire|net@2|||0|pin@5||-3|-2|pin@4||-4|-2
Aschematic:wire|net@3|||0|pin@7||-3|0|pin@6||-4|0
Aschematic:bus|net@4|||IJ1800|pin@9||3|2|pin@8||4|2
Eclr||D5G2;|pin@0||I
Ed[31:0]||D5G2;|pin@2||I
Eecrire||D5G2;|pin@4||I
Ehorloge||D5G2;|pin@6||I
Eq[31:0]||D5G2;|pin@8||O
X

# Cell reg32bit;1{net.als}
Creg32bit;1{net.als}||artwork|1189189569234|1189695234796||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    jeu. sept. 13, 2007 10:53:54",#-------------------------------------------------,"","model reg32bit(clr, d[31], d[30], d[29], d[28], d[27], d[26], d[25], d[24], d[23], d[22], d[21], d[20], d[19], d[18], d[17], d[16], d[15], d[14], d[13], d[12], d[11], d[10], d[9], d[8], d[7], d[6], d[5], d[4], d[3], d[2], d[1], d[0], ecrire, horloge, q[31], q[30], q[29], q[28], q[27], q[26], q[25], q[24], q[23], q[22], q[21], q[20], q[19], q[18], q[17], q[16], q[15], q[14], q[13], q[12], q[11], q[10], q[9], q[8], q[7], q[6], q[5], q[4], q[3], q[2], q[1], q[0])","buf_0: buffer(net_270, ecrire_interne)","buf_1: buffer(clr, net_239)","ffdp_0: drff(d[31], ecrire_interne, net_239, q[31])","ffdp_17: drff(d[30], ecrire_interne, net_239, q[30])","ffdp_18: drff(d[29], ecrire_interne, net_239, q[29])","ffdp_19: drff(d[28], ecrire_interne, net_239, q[28])","ffdp_20: drff(d[27], ecrire_interne, net_239, q[27])","ffdp_21: drff(d[26], ecrire_interne, net_239, q[26])","ffdp_22: drff(d[25], ecrire_interne, net_239, q[25])","ffdp_23: drff(d[24], ecrire_interne, net_239, q[24])","ffdp_24: drff(d[23], ecrire_interne, net_239, q[23])","ffdp_25: drff(d[22], ecrire_interne, net_239, q[22])","ffdp_26: drff(d[21], ecrire_interne, net_239, q[21])","ffdp_27: drff(d[20], ecrire_interne, net_239, q[20])","ffdp_28: drff(d[19], ecrire_interne, net_239, q[19])","ffdp_29: drff(d[18], ecrire_interne, net_239, q[18])","ffdp_30: drff(d[17], ecrire_interne, net_239, q[17])","ffdp_31: drff(d[16], ecrire_interne, net_239, q[16])","ffdp_32: drff(d[15], ecrire_interne, net_239, q[15])","ffdp_33: drff(d[14], ecrire_interne, net_239, q[14])","ffdp_34: drff(d[13], ecrire_interne, net_239, q[13])","ffdp_35: drff(d[12], ecrire_interne, net_239, q[12])","ffdp_36: drff(d[11], ecrire_interne, net_239, q[11])","ffdp_37: drff(d[10], ecrire_interne, net_239, q[10])","ffdp_38: drff(d[9], ecrire_interne, net_239, q[9])","ffdp_39: drff(d[8], ecrire_interne, net_239, q[8])","ffdp_40: drff(d[7], ecrire_interne, net_239, q[7])","ffdp_41: drff(d[6], ecrire_interne, net_239, q[6])","ffdp_42: drff(d[5], ecrire_interne, net_239, q[5])","ffdp_43: drff(d[4], ecrire_interne, net_239, q[4])","ffdp_44: drff(d[3], ecrire_interne, net_239, q[3])","ffdp_45: drff(d[2], ecrire_interne, net_239, q[2])","ffdp_46: drff(d[1], ecrire_interne, net_239, q[1])","ffdp_47: drff(d[0], ecrire_interne, net_239, q[0])","ffdp_48: drff(ecrire, horloge, ecrire_interne, net_270)","",#********* End of netlist *******************,#< buffer,#< drff]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell reg32bit;1{sch}
Creg32bit;1{sch}||schematic|1189187498656|1189690445546|
Ngeneric:Facet-Center|art@0||0|0||||AV
NBuffer|buf@0||-11|5||||
NBuffer|buf@1||-4|-7||||
NFlip-Flop|ffdp@0||0|5||||6
NFlip-Flop|ffdp@17||8|5||||6
NFlip-Flop|ffdp@18||16|5||||6
NFlip-Flop|ffdp@19||24|5||||6
NFlip-Flop|ffdp@20||32|5||||6
NFlip-Flop|ffdp@21||40|5||||6
NFlip-Flop|ffdp@22||48|5||||6
NFlip-Flop|ffdp@23||56|5||||6
NFlip-Flop|ffdp@24||64|5||||6
NFlip-Flop|ffdp@25||72|5||||6
NFlip-Flop|ffdp@26||80|5||||6
NFlip-Flop|ffdp@27||88|5||||6
NFlip-Flop|ffdp@28||96|5||||6
NFlip-Flop|ffdp@29||104|5||||6
NFlip-Flop|ffdp@30||112|5||||6
NFlip-Flop|ffdp@31||120|5||||6
NFlip-Flop|ffdp@32||128|5||||6
NFlip-Flop|ffdp@33||136|5||||6
NFlip-Flop|ffdp@34||144|5||||6
NFlip-Flop|ffdp@35||152|5||||6
NFlip-Flop|ffdp@36||160|5||||6
NFlip-Flop|ffdp@37||168|5||||6
NFlip-Flop|ffdp@38||176|5||||6
NFlip-Flop|ffdp@39||184|5||||6
NFlip-Flop|ffdp@40||192|5||||6
NFlip-Flop|ffdp@41||200|5||||6
NFlip-Flop|ffdp@42||208|5||||6
NFlip-Flop|ffdp@43||216|5||||6
NFlip-Flop|ffdp@44||224|5||||6
NFlip-Flop|ffdp@45||232|5||||6
NFlip-Flop|ffdp@46||240|5||||6
NFlip-Flop|ffdp@47||248|5||||6
NFlip-Flop|ffdp@48||-18|2||||6
NBus_Pin|pin@0||-3.5|13||||
NBus_Pin|pin@1||244.5|13||||
NWire_Pin|pin@3||-3.5|8||||
NBus_Pin|pin@4||-3.5|13||||
NWire_Pin|pin@5||4.5|8||||
NBus_Pin|pin@6||4.5|13||||
NWire_Pin|pin@7||12.5|8||||
NBus_Pin|pin@8||12.5|13||||
NWire_Pin|pin@9||20.5|8||||
NBus_Pin|pin@10||20.5|13||||
NWire_Pin|pin@11||28.5|8||||
NBus_Pin|pin@12||28.5|13||||
NWire_Pin|pin@13||36.5|8||||
NBus_Pin|pin@14||36.5|13||||
NWire_Pin|pin@15||44.5|8||||
NBus_Pin|pin@16||44.5|13||||
NWire_Pin|pin@17||52.5|8||||
NBus_Pin|pin@18||52.5|13||||
NWire_Pin|pin@19||60.5|8||||
NBus_Pin|pin@20||60.5|13||||
NWire_Pin|pin@21||68.5|8||||
NBus_Pin|pin@22||68.5|13||||
NWire_Pin|pin@23||76.5|8||||
NBus_Pin|pin@24||76.5|13||||
NWire_Pin|pin@25||84.5|8||||
NBus_Pin|pin@26||84.5|13||||
NWire_Pin|pin@27||92.5|8||||
NBus_Pin|pin@28||92.5|13||||
NWire_Pin|pin@29||100.5|8||||
NBus_Pin|pin@30||100.5|13||||
NWire_Pin|pin@31||108.5|8||||
NBus_Pin|pin@32||108.5|13||||
NWire_Pin|pin@33||116.5|8||||
NBus_Pin|pin@34||116.5|13||||
NWire_Pin|pin@35||124.5|8||||
NBus_Pin|pin@36||124.5|13||||
NWire_Pin|pin@37||132.5|8||||
NBus_Pin|pin@38||132.5|13||||
NWire_Pin|pin@39||140.5|8||||
NBus_Pin|pin@40||140.5|13||||
NWire_Pin|pin@41||148.5|8||||
NBus_Pin|pin@42||148.5|13||||
NWire_Pin|pin@43||156.5|8||||
NBus_Pin|pin@44||156.5|13||||
NWire_Pin|pin@45||164.5|8||||
NBus_Pin|pin@46||164.5|13||||
NWire_Pin|pin@47||172.5|8||||
NBus_Pin|pin@48||172.5|13||||
NWire_Pin|pin@49||180.5|8||||
NBus_Pin|pin@50||180.5|13||||
NWire_Pin|pin@51||188.5|8||||
NBus_Pin|pin@52||188.5|13||||
NWire_Pin|pin@53||196.5|8||||
NBus_Pin|pin@54||196.5|13||||
NWire_Pin|pin@55||204.5|8||||
NBus_Pin|pin@56||204.5|13||||
NWire_Pin|pin@57||212.5|8||||
NBus_Pin|pin@58||212.5|13||||
NWire_Pin|pin@59||220.5|8||||
NBus_Pin|pin@60||220.5|13||||
NWire_Pin|pin@61||228.5|8||||
NBus_Pin|pin@62||228.5|13||||
NWire_Pin|pin@63||236.5|8||||
NBus_Pin|pin@64||236.5|13||||
NWire_Pin|pin@65||244.5|8||||
NBus_Pin|pin@66||244.5|13||||
NBus_Pin|pin@67||4|-2||||
NWire_Pin|pin@69||3.5|8||||
NBus_Pin|pin@70||3.5|-2||||
NWire_Pin|pin@71||11.5|8||||
NBus_Pin|pin@72||11.5|-2||||
NWire_Pin|pin@73||19.5|8||||
NBus_Pin|pin@74||19.5|-2||||
NWire_Pin|pin@75||27.5|8||||
NBus_Pin|pin@76||27.5|-2||||
NWire_Pin|pin@77||35.5|8||||
NBus_Pin|pin@78||35.5|-2||||
NWire_Pin|pin@79||43.5|8||||
NBus_Pin|pin@80||43.5|-2||||
NWire_Pin|pin@81||51.5|8||||
NBus_Pin|pin@82||51.5|-2||||
NWire_Pin|pin@83||59.5|8||||
NBus_Pin|pin@84||59.5|-2||||
NWire_Pin|pin@85||67.5|8||||
NBus_Pin|pin@86||67.5|-2||||
NWire_Pin|pin@87||75.5|8||||
NBus_Pin|pin@88||75.5|-2||||
NWire_Pin|pin@89||83.5|8||||
NBus_Pin|pin@90||83.5|-2||||
NWire_Pin|pin@91||91.5|8||||
NBus_Pin|pin@92||91.5|-2||||
NWire_Pin|pin@93||99.5|8||||
NBus_Pin|pin@94||99.5|-2||||
NWire_Pin|pin@95||107.5|8||||
NBus_Pin|pin@96||107.5|-2||||
NWire_Pin|pin@97||115.5|8||||
NBus_Pin|pin@98||115.5|-2||||
NWire_Pin|pin@99||123.5|8||||
NBus_Pin|pin@100||123.5|-2||||
NWire_Pin|pin@101||131.5|8||||
NBus_Pin|pin@102||131.5|-2||||
NWire_Pin|pin@103||139.5|8||||
NBus_Pin|pin@104||139.5|-2||||
NWire_Pin|pin@105||147.5|8||||
NBus_Pin|pin@106||147.5|-2||||
NWire_Pin|pin@107||155.5|8||||
NBus_Pin|pin@108||155.5|-2||||
NWire_Pin|pin@109||163.5|8||||
NBus_Pin|pin@110||163.5|-2||||
NWire_Pin|pin@111||171.5|8||||
NBus_Pin|pin@112||171.5|-2||||
NWire_Pin|pin@113||179.5|8||||
NBus_Pin|pin@114||179.5|-2||||
NWire_Pin|pin@115||187.5|8||||
NBus_Pin|pin@116||187.5|-2||||
NWire_Pin|pin@117||195.5|8||||
NBus_Pin|pin@118||195.5|-2||||
NWire_Pin|pin@119||203.5|8||||
NBus_Pin|pin@120||203.5|-2||||
NWire_Pin|pin@121||211.5|8||||
NBus_Pin|pin@122||211.5|-2||||
NWire_Pin|pin@123||219.5|8||||
NBus_Pin|pin@124||219.5|-2||||
NWire_Pin|pin@125||227.5|8||||
NBus_Pin|pin@126||227.5|-2||||
NWire_Pin|pin@127||235.5|8||||
NBus_Pin|pin@128||235.5|-2||||
NWire_Pin|pin@129||243.5|8||||
NBus_Pin|pin@130||243.5|-2||||
NWire_Pin|pin@131||251.5|8||||
NBus_Pin|pin@132||251.5|-2||||
NWire_Pin|pin@133||-28|5||||
NWire_Pin|pin@134||-28|2||||
NWire_Pin|pin@137||-18|-4||||
NBus_Pin|pin@138||-3.5|17.5||||
NBus_Pin|pin@139||3.5|-7||||
NWire_Pin|pin@140||-7|-7||||
NWire_Pin|pin@141||-11|-7||||
NWire_Pin|pin@142||0|-7||||
Ngeneric:Invisible-Pin|pin@143||-17.5|-12.5|||||ART_message(D5G2;)Scircuit acétates 20 et 21
NWire_Pin|pin@144||-8|5||||
NWire_Pin|pin@145||-8|-4||||
Ireg32bit;1{ic}|reg32bit@1||-14|20|||D5G4;
Awire|d[0]|D5G1;||2700|pin@65||244.5|8|pin@66||244.5|13
Awire|d[1]|D5G1;||2700|pin@63||236.5|8|pin@64||236.5|13
Awire|d[2]|D5G1;||2700|pin@61||228.5|8|pin@62||228.5|13
Awire|d[3]|D5G1;||2700|pin@59||220.5|8|pin@60||220.5|13
Awire|d[4]|D5G1;||2700|pin@57||212.5|8|pin@58||212.5|13
Awire|d[5]|D5G1;||2700|pin@55||204.5|8|pin@56||204.5|13
Awire|d[6]|D5G1;||2700|pin@53||196.5|8|pin@54||196.5|13
Awire|d[7]|D5G1;||2700|pin@51||188.5|8|pin@52||188.5|13
Awire|d[8]|D5G1;||2700|pin@49||180.5|8|pin@50||180.5|13
Awire|d[9]|D5G1;||2700|pin@47||172.5|8|pin@48||172.5|13
Awire|d[10]|D5G1;||2700|pin@45||164.5|8|pin@46||164.5|13
Awire|d[11]|D5G1;||2700|pin@43||156.5|8|pin@44||156.5|13
Awire|d[12]|D5G1;||2700|pin@41||148.5|8|pin@42||148.5|13
Awire|d[13]|D5G1;||2700|pin@39||140.5|8|pin@40||140.5|13
Awire|d[14]|D5G1;||2700|pin@37||132.5|8|pin@38||132.5|13
Awire|d[15]|D5G1;||2700|pin@35||124.5|8|pin@36||124.5|13
Awire|d[16]|D5G1;||2700|pin@33||116.5|8|pin@34||116.5|13
Awire|d[17]|D5G1;||2700|pin@31||108.5|8|pin@32||108.5|13
Awire|d[18]|D5G1;||2700|pin@29||100.5|8|pin@30||100.5|13
Awire|d[19]|D5G1;||2700|pin@27||92.5|8|pin@28||92.5|13
Awire|d[20]|D5G1;||2700|pin@25||84.5|8|pin@26||84.5|13
Awire|d[21]|D5G1;||2700|pin@23||76.5|8|pin@24||76.5|13
Awire|d[22]|D5G1;||2700|pin@21||68.5|8|pin@22||68.5|13
Awire|d[23]|D5G1;||2700|pin@19||60.5|8|pin@20||60.5|13
Awire|d[24]|D5G1;||2700|pin@17||52.5|8|pin@18||52.5|13
Awire|d[25]|D5G1;||2700|pin@15||44.5|8|pin@16||44.5|13
Awire|d[26]|D5G1;||2700|pin@13||36.5|8|pin@14||36.5|13
Awire|d[27]|D5G1;||2700|pin@11||28.5|8|pin@12||28.5|13
Awire|d[28]|D5G1;||2700|pin@9||20.5|8|pin@10||20.5|13
Awire|d[29]|D5G1;||2700|pin@7||12.5|8|pin@8||12.5|13
Awire|d[30]|D5G1;||2700|pin@5||4.5|8|pin@6||4.5|13
Awire|d[31]|D5G1;||2700|pin@3||-3.5|8|pin@4||-3.5|13
Awire|ecrire_interne|D5G1;||1800|pin@144||-8|5|ffdp@0|ck|-3|5
Abus|net@2|||IJ1800|pin@0||-3.5|13|pin@4||-3.5|13
Abus|net@4|||IJ1800|pin@4||-3.5|13|pin@6||4.5|13
Abus|net@6|||IJ1800|pin@6||4.5|13|pin@8||12.5|13
Abus|net@8|||IJ1800|pin@8||12.5|13|pin@10||20.5|13
Abus|net@10|||IJ1800|pin@10||20.5|13|pin@12||28.5|13
Abus|net@12|||IJ1800|pin@12||28.5|13|pin@14||36.5|13
Abus|net@14|||IJ1800|pin@14||36.5|13|pin@16||44.5|13
Abus|net@16|||IJ1800|pin@16||44.5|13|pin@18||52.5|13
Abus|net@18|||IJ1800|pin@18||52.5|13|pin@20||60.5|13
Abus|net@20|||IJ1800|pin@20||60.5|13|pin@22||68.5|13
Abus|net@22|||IJ1800|pin@22||68.5|13|pin@24||76.5|13
Abus|net@24|||IJ1800|pin@24||76.5|13|pin@26||84.5|13
Abus|net@26|||IJ1800|pin@26||84.5|13|pin@28||92.5|13
Abus|net@28|||IJ1800|pin@28||92.5|13|pin@30||100.5|13
Abus|net@30|||IJ1800|pin@30||100.5|13|pin@32||108.5|13
Abus|net@32|||IJ1800|pin@32||108.5|13|pin@34||116.5|13
Abus|net@34|||IJ1800|pin@34||116.5|13|pin@36||124.5|13
Abus|net@36|||IJ1800|pin@36||124.5|13|pin@38||132.5|13
Abus|net@38|||IJ1800|pin@38||132.5|13|pin@40||140.5|13
Abus|net@40|||IJ1800|pin@40||140.5|13|pin@42||148.5|13
Abus|net@42|||IJ1800|pin@42||148.5|13|pin@44||156.5|13
Abus|net@44|||IJ1800|pin@44||156.5|13|pin@46||164.5|13
Abus|net@46|||IJ1800|pin@46||164.5|13|pin@48||172.5|13
Abus|net@48|||IJ1800|pin@48||172.5|13|pin@50||180.5|13
Abus|net@50|||IJ1800|pin@50||180.5|13|pin@52||188.5|13
Abus|net@52|||IJ1800|pin@52||188.5|13|pin@54||196.5|13
Abus|net@54|||IJ1800|pin@54||196.5|13|pin@56||204.5|13
Abus|net@56|||IJ1800|pin@56||204.5|13|pin@58||212.5|13
Abus|net@58|||IJ1800|pin@58||212.5|13|pin@60||220.5|13
Abus|net@60|||IJ1800|pin@60||220.5|13|pin@62||228.5|13
Abus|net@62|||IJ1800|pin@62||228.5|13|pin@64||236.5|13
Abus|net@64|||IJ1800|pin@64||236.5|13|pin@66||244.5|13
Awire|net@65|||1800|pin@3||-3.5|8|ffdp@0|i1|-3|8
Awire|net@66|||1800|pin@5||4.5|8|ffdp@17|i1|5|8
Awire|net@67|||1800|pin@7||12.5|8|ffdp@18|i1|13|8
Awire|net@68|||1800|pin@9||20.5|8|ffdp@19|i1|21|8
Awire|net@69|||1800|pin@11||28.5|8|ffdp@20|i1|29|8
Awire|net@70|||1800|pin@13||36.5|8|ffdp@21|i1|37|8
Awire|net@71|||1800|pin@15||44.5|8|ffdp@22|i1|45|8
Awire|net@72|||1800|pin@17||52.5|8|ffdp@23|i1|53|8
Awire|net@73|||1800|pin@19||60.5|8|ffdp@24|i1|61|8
Awire|net@74|||1800|pin@21||68.5|8|ffdp@25|i1|69|8
Awire|net@75|||1800|pin@23||76.5|8|ffdp@26|i1|77|8
Awire|net@76|||1800|pin@25||84.5|8|ffdp@27|i1|85|8
Awire|net@77|||1800|pin@27||92.5|8|ffdp@28|i1|93|8
Awire|net@78|||1800|pin@29||100.5|8|ffdp@29|i1|101|8
Awire|net@79|||1800|pin@31||108.5|8|ffdp@30|i1|109|8
Awire|net@80|||1800|pin@33||116.5|8|ffdp@31|i1|117|8
Awire|net@81|||1800|pin@35||124.5|8|ffdp@32|i1|125|8
Awire|net@82|||1800|pin@37||132.5|8|ffdp@33|i1|133|8
Awire|net@83|||1800|pin@39||140.5|8|ffdp@34|i1|141|8
Awire|net@84|||1800|pin@41||148.5|8|ffdp@35|i1|149|8
Awire|net@85|||1800|pin@43||156.5|8|ffdp@36|i1|157|8
Awire|net@86|||1800|pin@45||164.5|8|ffdp@37|i1|165|8
Awire|net@87|||1800|pin@47||172.5|8|ffdp@38|i1|173|8
Awire|net@88|||1800|pin@49||180.5|8|ffdp@39|i1|181|8
Awire|net@89|||1800|pin@51||188.5|8|ffdp@40|i1|189|8
Awire|net@90|||1800|pin@53||196.5|8|ffdp@41|i1|197|8
Awire|net@91|||1800|pin@55||204.5|8|ffdp@42|i1|205|8
Awire|net@92|||1800|pin@57||212.5|8|ffdp@43|i1|213|8
Awire|net@93|||1800|pin@59||220.5|8|ffdp@44|i1|221|8
Awire|net@94|||1800|pin@61||228.5|8|ffdp@45|i1|229|8
Awire|net@95|||1800|pin@63||236.5|8|ffdp@46|i1|237|8
Awire|net@96|||1800|pin@65||244.5|8|ffdp@47|i1|245|8
Abus|net@99|||IJ0|pin@67||4|-2|pin@70||3.5|-2
Abus|net@101|||IJ1800|pin@70||3.5|-2|pin@72||11.5|-2
Abus|net@103|||IJ1800|pin@72||11.5|-2|pin@74||19.5|-2
Abus|net@105|||IJ1800|pin@74||19.5|-2|pin@76||27.5|-2
Abus|net@107|||IJ1800|pin@76||27.5|-2|pin@78||35.5|-2
Abus|net@109|||IJ1800|pin@78||35.5|-2|pin@80||43.5|-2
Abus|net@111|||IJ1800|pin@80||43.5|-2|pin@82||51.5|-2
Abus|net@113|||IJ1800|pin@82||51.5|-2|pin@84||59.5|-2
Abus|net@115|||IJ1800|pin@84||59.5|-2|pin@86||67.5|-2
Abus|net@117|||IJ1800|pin@86||67.5|-2|pin@88||75.5|-2
Abus|net@119|||IJ1800|pin@88||75.5|-2|pin@90||83.5|-2
Abus|net@121|||IJ1800|pin@90||83.5|-2|pin@92||91.5|-2
Abus|net@123|||IJ1800|pin@92||91.5|-2|pin@94||99.5|-2
Abus|net@125|||IJ1800|pin@94||99.5|-2|pin@96||107.5|-2
Abus|net@127|||IJ1800|pin@96||107.5|-2|pin@98||115.5|-2
Abus|net@129|||IJ1800|pin@98||115.5|-2|pin@100||123.5|-2
Abus|net@131|||IJ1800|pin@100||123.5|-2|pin@102||131.5|-2
Abus|net@133|||IJ1800|pin@102||131.5|-2|pin@104||139.5|-2
Abus|net@135|||IJ1800|pin@104||139.5|-2|pin@106||147.5|-2
Abus|net@137|||IJ1800|pin@106||147.5|-2|pin@108||155.5|-2
Abus|net@139|||IJ1800|pin@108||155.5|-2|pin@110||163.5|-2
Abus|net@141|||IJ1800|pin@110||163.5|-2|pin@112||171.5|-2
Abus|net@143|||IJ1800|pin@112||171.5|-2|pin@114||179.5|-2
Abus|net@145|||IJ1800|pin@114||179.5|-2|pin@116||187.5|-2
Abus|net@147|||IJ1800|pin@116||187.5|-2|pin@118||195.5|-2
Abus|net@149|||IJ1800|pin@118||195.5|-2|pin@120||203.5|-2
Abus|net@151|||IJ1800|pin@120||203.5|-2|pin@122||211.5|-2
Abus|net@153|||IJ1800|pin@122||211.5|-2|pin@124||219.5|-2
Abus|net@155|||IJ1800|pin@124||219.5|-2|pin@126||227.5|-2
Abus|net@157|||IJ1800|pin@126||227.5|-2|pin@128||235.5|-2
Abus|net@159|||IJ1800|pin@128||235.5|-2|pin@130||243.5|-2
Abus|net@161|||IJ1800|pin@130||243.5|-2|pin@132||251.5|-2
Awire|net@163|||0|pin@69||3.5|8|ffdp@0|q|3|8
Awire|net@164|||0|pin@71||11.5|8|ffdp@17|q|11|8
Awire|net@165|||0|pin@73||19.5|8|ffdp@18|q|19|8
Awire|net@166|||0|pin@75||27.5|8|ffdp@19|q|27|8
Awire|net@167|||0|pin@77||35.5|8|ffdp@20|q|35|8
Awire|net@168|||0|pin@79||43.5|8|ffdp@21|q|43|8
Awire|net@169|||0|pin@81||51.5|8|ffdp@22|q|51|8
Awire|net@170|||0|pin@83||59.5|8|ffdp@23|q|59|8
Awire|net@171|||0|pin@85||67.5|8|ffdp@24|q|67|8
Awire|net@172|||0|pin@87||75.5|8|ffdp@25|q|75|8
Awire|net@173|||0|pin@89||83.5|8|ffdp@26|q|83|8
Awire|net@174|||0|pin@91||91.5|8|ffdp@27|q|91|8
Awire|net@175|||0|pin@93||99.5|8|ffdp@28|q|99|8
Awire|net@176|||0|pin@95||107.5|8|ffdp@29|q|107|8
Awire|net@177|||0|pin@97||115.5|8|ffdp@30|q|115|8
Awire|net@178|||0|pin@99||123.5|8|ffdp@31|q|123|8
Awire|net@179|||0|pin@101||131.5|8|ffdp@32|q|131|8
Awire|net@180|||0|pin@103||139.5|8|ffdp@33|q|139|8
Awire|net@181|||0|pin@105||147.5|8|ffdp@34|q|147|8
Awire|net@182|||0|pin@107||155.5|8|ffdp@35|q|155|8
Awire|net@183|||0|pin@109||163.5|8|ffdp@36|q|163|8
Awire|net@184|||0|pin@111||171.5|8|ffdp@37|q|171|8
Awire|net@185|||0|pin@113||179.5|8|ffdp@38|q|179|8
Awire|net@186|||0|pin@115||187.5|8|ffdp@39|q|187|8
Awire|net@187|||0|pin@117||195.5|8|ffdp@40|q|195|8
Awire|net@188|||0|pin@119||203.5|8|ffdp@41|q|203|8
Awire|net@189|||0|pin@121||211.5|8|ffdp@42|q|211|8
Awire|net@190|||0|pin@123||219.5|8|ffdp@43|q|219|8
Awire|net@191|||0|pin@125||227.5|8|ffdp@44|q|227|8
Awire|net@192|||0|pin@127||235.5|8|ffdp@45|q|235|8
Awire|net@193|||0|pin@129||243.5|8|ffdp@46|q|243|8
Awire|net@194|||0|pin@131||251.5|8|ffdp@47|q|251|8
Awire|net@195|||0|ffdp@47|ck|245|5|ffdp@46|ck|237|5
Awire|net@196|||0|ffdp@46|ck|237|5|ffdp@45|ck|229|5
Awire|net@197|||0|ffdp@45|ck|229|5|ffdp@44|ck|221|5
Awire|net@198|||0|ffdp@44|ck|221|5|ffdp@43|ck|213|5
Awire|net@199|||0|ffdp@43|ck|213|5|ffdp@42|ck|205|5
Awire|net@200|||0|ffdp@42|ck|205|5|ffdp@41|ck|197|5
Awire|net@201|||0|ffdp@41|ck|197|5|ffdp@40|ck|189|5
Awire|net@202|||0|ffdp@40|ck|189|5|ffdp@39|ck|181|5
Awire|net@203|||0|ffdp@39|ck|181|5|ffdp@38|ck|173|5
Awire|net@204|||0|ffdp@38|ck|173|5|ffdp@37|ck|165|5
Awire|net@205|||0|ffdp@37|ck|165|5|ffdp@36|ck|157|5
Awire|net@206|||0|ffdp@36|ck|157|5|ffdp@35|ck|149|5
Awire|net@207|||0|ffdp@35|ck|149|5|ffdp@34|ck|141|5
Awire|net@208|||0|ffdp@34|ck|141|5|ffdp@33|ck|133|5
Awire|net@209|||0|ffdp@33|ck|133|5|ffdp@32|ck|125|5
Awire|net@210|||0|ffdp@32|ck|125|5|ffdp@31|ck|117|5
Awire|net@211|||0|ffdp@31|ck|117|5|ffdp@30|ck|109|5
Awire|net@212|||0|ffdp@30|ck|109|5|ffdp@29|ck|101|5
Awire|net@213|||0|ffdp@29|ck|101|5|ffdp@28|ck|93|5
Awire|net@214|||0|ffdp@28|ck|93|5|ffdp@27|ck|85|5
Awire|net@215|||0|ffdp@27|ck|85|5|ffdp@26|ck|77|5
Awire|net@216|||0|ffdp@26|ck|77|5|ffdp@25|ck|69|5
Awire|net@217|||0|ffdp@25|ck|69|5|ffdp@24|ck|61|5
Awire|net@218|||0|ffdp@24|ck|61|5|ffdp@23|ck|53|5
Awire|net@219|||0|ffdp@23|ck|53|5|ffdp@22|ck|45|5
Awire|net@220|||0|ffdp@22|ck|45|5|ffdp@21|ck|37|5
Awire|net@221|||0|ffdp@21|ck|37|5|ffdp@20|ck|29|5
Awire|net@222|||0|ffdp@20|ck|29|5|ffdp@19|ck|21|5
Awire|net@223|||0|ffdp@19|ck|21|5|ffdp@18|ck|13|5
Awire|net@224|||0|ffdp@18|ck|13|5|ffdp@17|ck|5|5
Awire|net@225|||0|ffdp@17|ck|5|5|ffdp@0|ck|-3|5
Awire|net@227|||0|ffdp@48|i1|-21|5|pin@133||-28|5
Awire|net@232|||2700|pin@137||-18|-4|ffdp@48|clear|-18|-3
Abus|net@233|||IJ2700|pin@4||-3.5|13|pin@138||-3.5|17.5
Abus|net@234|||IJ900|pin@70||3.5|-2|pin@139||3.5|-7
Abus|net@235|||IJ0|pin@66||244.5|13|pin@1||244.5|13
Awire|net@238|||0|pin@140||-7|-7|pin@141||-11|-7
Awire|net@239|||1800|ffdp@0|clear|0|0|ffdp@17|clear|8|0
Awire|net@240|||1800|ffdp@17|clear|8|0|ffdp@18|clear|16|0
Awire|net@241|||1800|ffdp@18|clear|16|0|ffdp@19|clear|24|0
Awire|net@242|||1800|ffdp@19|clear|24|0|ffdp@20|clear|32|0
Awire|net@243|||1800|ffdp@20|clear|32|0|ffdp@21|clear|40|0
Awire|net@244|||1800|ffdp@21|clear|40|0|ffdp@22|clear|48|0
Awire|net@245|||1800|ffdp@22|clear|48|0|ffdp@23|clear|56|0
Awire|net@246|||1800|ffdp@23|clear|56|0|ffdp@24|clear|64|0
Awire|net@247|||1800|ffdp@24|clear|64|0|ffdp@25|clear|72|0
Awire|net@248|||1800|ffdp@25|clear|72|0|ffdp@26|clear|80|0
Awire|net@249|||1800|ffdp@26|clear|80|0|ffdp@27|clear|88|0
Awire|net@250|||1800|ffdp@27|clear|88|0|ffdp@28|clear|96|0
Awire|net@251|||1800|ffdp@28|clear|96|0|ffdp@29|clear|104|0
Awire|net@252|||1800|ffdp@29|clear|104|0|ffdp@30|clear|112|0
Awire|net@253|||1800|ffdp@30|clear|112|0|ffdp@31|clear|120|0
Awire|net@254|||1800|ffdp@31|clear|120|0|ffdp@32|clear|128|0
Awire|net@255|||1800|ffdp@32|clear|128|0|ffdp@33|clear|136|0
Awire|net@256|||1800|ffdp@33|clear|136|0|ffdp@34|clear|144|0
Awire|net@257|||1800|ffdp@34|clear|144|0|ffdp@35|clear|152|0
Awire|net@258|||1800|ffdp@35|clear|152|0|ffdp@36|clear|160|0
Awire|net@259|||1800|ffdp@36|clear|160|0|ffdp@37|clear|168|0
Awire|net@260|||1800|ffdp@37|clear|168|0|ffdp@38|clear|176|0
Awire|net@261|||1800|ffdp@38|clear|176|0|ffdp@39|clear|184|0
Awire|net@262|||1800|ffdp@39|clear|184|0|ffdp@40|clear|192|0
Awire|net@263|||1800|ffdp@40|clear|192|0|ffdp@41|clear|200|0
Awire|net@264|||1800|ffdp@41|clear|200|0|ffdp@42|clear|208|0
Awire|net@265|||1800|ffdp@42|clear|208|0|ffdp@43|clear|216|0
Awire|net@266|||1800|ffdp@43|clear|216|0|ffdp@44|clear|224|0
Awire|net@267|||1800|ffdp@44|clear|224|0|ffdp@45|clear|232|0
Awire|net@268|||1800|ffdp@45|clear|232|0|ffdp@46|clear|240|0
Awire|net@269|||1800|ffdp@46|clear|240|0|ffdp@47|clear|248|0
Awire|net@270|||0|buf@0|a|-14|5|ffdp@48|q|-15|5
Awire|net@272|||1800|buf@1|y|-2|-7|pin@142||0|-7
Awire|net@273|||2700|pin@142||0|-7|ffdp@0|clear|0|0
Awire|net@274|||0|pin@140||-7|-7|buf@1|a|-7|-7
Awire|net@275|||1800|pin@134||-28|2|ffdp@48|ck|-21|2
Awire|net@276|||1800|buf@0|y|-9|5|pin@144||-8|5
Awire|net@277|||900|pin@144||-8|5|pin@145||-8|-4
Awire|net@278|||0|pin@145||-8|-4|pin@137||-18|-4
Awire|q[0]|D5G1;Y-3.5;||900|pin@131||251.5|8|pin@132||251.5|-2
Awire|q[1]|D5G1;Y-3.5;||900|pin@129||243.5|8|pin@130||243.5|-2
Awire|q[2]|D5G1;Y-3.5;||900|pin@127||235.5|8|pin@128||235.5|-2
Awire|q[3]|D5G1;Y-3.5;||900|pin@125||227.5|8|pin@126||227.5|-2
Awire|q[4]|D5G1;Y-3.5;||900|pin@123||219.5|8|pin@124||219.5|-2
Awire|q[5]|D5G1;Y-3.5;||900|pin@121||211.5|8|pin@122||211.5|-2
Awire|q[6]|D5G1;Y-3.5;||900|pin@119||203.5|8|pin@120||203.5|-2
Awire|q[7]|D5G1;Y-3.5;||900|pin@117||195.5|8|pin@118||195.5|-2
Awire|q[8]|D5G1;Y-3.5;||900|pin@115||187.5|8|pin@116||187.5|-2
Awire|q[9]|D5G1;Y-3.5;||900|pin@113||179.5|8|pin@114||179.5|-2
Awire|q[10]|D5G1;Y-3.5;||900|pin@111||171.5|8|pin@112||171.5|-2
Awire|q[11]|D5G1;Y-3.5;||900|pin@109||163.5|8|pin@110||163.5|-2
Awire|q[12]|D5G1;Y-3.5;||900|pin@107||155.5|8|pin@108||155.5|-2
Awire|q[13]|D5G1;Y-3.5;||900|pin@105||147.5|8|pin@106||147.5|-2
Awire|q[14]|D5G1;Y-3.5;||900|pin@103||139.5|8|pin@104||139.5|-2
Awire|q[15]|D5G1;Y-3.5;||900|pin@101||131.5|8|pin@102||131.5|-2
Awire|q[16]|D5G1;Y-3.5;||900|pin@99||123.5|8|pin@100||123.5|-2
Awire|q[17]|D5G1;Y-3.5;||900|pin@97||115.5|8|pin@98||115.5|-2
Awire|q[18]|D5G1;Y-3.5;||900|pin@95||107.5|8|pin@96||107.5|-2
Awire|q[19]|D5G1;Y-3.5;||900|pin@93||99.5|8|pin@94||99.5|-2
Awire|q[20]|D5G1;Y-3.5;||900|pin@91||91.5|8|pin@92||91.5|-2
Awire|q[21]|D5G1;Y-3.5;||900|pin@89||83.5|8|pin@90||83.5|-2
Awire|q[22]|D5G1;Y-3.5;||900|pin@87||75.5|8|pin@88||75.5|-2
Awire|q[23]|D5G1;Y-3.5;||900|pin@85||67.5|8|pin@86||67.5|-2
Awire|q[24]|D5G1;Y-3.5;||900|pin@83||59.5|8|pin@84||59.5|-2
Awire|q[25]|D5G1;Y-3.5;||900|pin@81||51.5|8|pin@82||51.5|-2
Awire|q[26]|D5G1;Y-3.5;||900|pin@79||43.5|8|pin@80||43.5|-2
Awire|q[27]|D5G1;Y-3.5;||900|pin@77||35.5|8|pin@78||35.5|-2
Awire|q[28]|D5G1;Y-3.5;||900|pin@75||27.5|8|pin@76||27.5|-2
Awire|q[29]|D5G1;Y-3.5;||900|pin@73||19.5|8|pin@74||19.5|-2
Awire|q[30]|D5G1;Y-3.5;||900|pin@71||11.5|8|pin@72||11.5|-2
Awire|q[31]|D5G1;Y-3.5;||900|pin@69||3.5|8|pin@70||3.5|-2
Eclr||D5G2;|pin@141||I
Ed[31:0]||D5G2;|pin@138||I
Eecrire||D5G2;|pin@133||I
Ehorloge||D5G2;|pin@134||I
Eq[31:0]||D5G2;|pin@139||O
X

# Cell reg32bit;1{vhdl}
Creg32bit;1{vhdl}||artwork|1189189569234|1189690464656||FACET_message()S[-- VHDL automatically generated by Electric 8.05 for cell 'reg32bit{sch}',"entity reg32bit is port(clr, d[31], d[30], d[29], d[28], d[27], d[26], d[25], d[24], d[23], d[22], d[21], d[20], d[19], d[18], d[17], d[16], d[15], d[14], d[13], d[12], d[11], d[10], d[9], d[8], d[7], d[6], d[5], d[4], d[3], d[2], d[1], d[0], ecrire, horloge: in BIT; q[31], q[30], q[29], q[28], q[27], q[26], q[25], q[24], q[23], q[22], q[21], q[20], q[19], q[18], q[17], q[16], q[15], q[14], q[13], q[12], q[11], q[10], q[9], q[8], q[7], q[6], q[5], q[4], q[3], q[2], q[1], q[0]: out BIT);",  end reg32bit;,"",architecture reg32bit_BODY of reg32bit is,  component buffer port(a: in BIT; y: out BIT);,    end component;,"  component drff port(i1, ck, clear: in BIT; q: out BIT);",    end component;,"","  signal net_270, net_239, ecrire_interne: BIT;","",begin,"  buf_0: buffer port map(net_270, ecrire_interne);","  buf_1: buffer port map(clr, net_239);","  ffdp_0: drff port map(d[31], ecrire_interne, net_239, q[31]);","  ffdp_17: drff port map(d[30], ecrire_interne, net_239, q[30]);","  ffdp_18: drff port map(d[29], ecrire_interne, net_239, q[29]);","  ffdp_19: drff port map(d[28], ecrire_interne, net_239, q[28]);","  ffdp_20: drff port map(d[27], ecrire_interne, net_239, q[27]);","  ffdp_21: drff port map(d[26], ecrire_interne, net_239, q[26]);","  ffdp_22: drff port map(d[25], ecrire_interne, net_239, q[25]);","  ffdp_23: drff port map(d[24], ecrire_interne, net_239, q[24]);","  ffdp_24: drff port map(d[23], ecrire_interne, net_239, q[23]);","  ffdp_25: drff port map(d[22], ecrire_interne, net_239, q[22]);","  ffdp_26: drff port map(d[21], ecrire_interne, net_239, q[21]);","  ffdp_27: drff port map(d[20], ecrire_interne, net_239, q[20]);","  ffdp_28: drff port map(d[19], ecrire_interne, net_239, q[19]);","  ffdp_29: drff port map(d[18], ecrire_interne, net_239, q[18]);","  ffdp_30: drff port map(d[17], ecrire_interne, net_239, q[17]);","  ffdp_31: drff port map(d[16], ecrire_interne, net_239, q[16]);","  ffdp_32: drff port map(d[15], ecrire_interne, net_239, q[15]);","  ffdp_33: drff port map(d[14], ecrire_interne, net_239, q[14]);","  ffdp_34: drff port map(d[13], ecrire_interne, net_239, q[13]);","  ffdp_35: drff port map(d[12], ecrire_interne, net_239, q[12]);","  ffdp_36: drff port map(d[11], ecrire_interne, net_239, q[11]);","  ffdp_37: drff port map(d[10], ecrire_interne, net_239, q[10]);","  ffdp_38: drff port map(d[9], ecrire_interne, net_239, q[9]);","  ffdp_39: drff port map(d[8], ecrire_interne, net_239, q[8]);","  ffdp_40: drff port map(d[7], ecrire_interne, net_239, q[7]);","  ffdp_41: drff port map(d[6], ecrire_interne, net_239, q[6]);","  ffdp_42: drff port map(d[5], ecrire_interne, net_239, q[5]);","  ffdp_43: drff port map(d[4], ecrire_interne, net_239, q[4]);","  ffdp_44: drff port map(d[3], ecrire_interne, net_239, q[3]);","  ffdp_45: drff port map(d[2], ecrire_interne, net_239, q[2]);","  ffdp_46: drff port map(d[1], ecrire_interne, net_239, q[1]);","  ffdp_47: drff port map(d[0], ecrire_interne, net_239, q[0]);","  ffdp_48: drff port map(ecrire, horloge, ecrire_interne, net_270);",end reg32bit_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell registres;1{ic}
Cregistres;1{ic}||artwork|1189525349515|1189526410203|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NOpened-Thicker-Polygon|art@1||2|0|10|14|||SCHEM_function(D5G2;)Sregistres|trace()V[-5/-7,-5/7,5/7,5/-7,-5/-7]
Nschematic:Bus_Pin|pin@0||6|8||||
Nschematic:Bus_Pin|pin@2||-2|8||||
Nschematic:Bus_Pin|pin@4||5|10||||
Nschematic:Bus_Pin|pin@6||-5|-5.5||||
Nschematic:Bus_Pin|pin@8||-5|-4||||
Nschematic:Bus_Pin|pin@10||10|5||||
Nschematic:Bus_Pin|pin@12||-1|10||||
Nschematic:Bus_Pin|pin@14||-6|5||||
Ngeneric:Invisible-Pin|pin@16||5|7|1|1||
Ngeneric:Invisible-Pin|pin@17||6|7|1|1||
Ngeneric:Invisible-Pin|pin@18||7|5|1|1||
Ngeneric:Invisible-Pin|pin@19||-1|7|1|1||
Ngeneric:Invisible-Pin|pin@21||-2|7|1|1||
Ngeneric:Invisible-Pin|pin@22||-3|5|1|1||
Nschematic:Wire_Pin|pin@23||-3|-5.5||||
Nschematic:Wire_Pin|pin@24||-3|-4||||
Aschematic:bus|net@1|||IJ900|pin@4||5|10|pin@16||5|7
Aschematic:wire|net@2|||900|pin@0||6|8|pin@17||6|7
Aschematic:bus|net@3|||IJ0|pin@10||10|5|pin@18||7|5
Aschematic:bus|net@4|||IJ900|pin@12||-1|10|pin@19||-1|7
Aschematic:wire|net@5|||900|pin@2||-2|8|pin@21||-2|7
Aschematic:bus|net@6|||IJ1800|pin@14||-6|5|pin@22||-3|5
Aschematic:wire|net@7|||1800|pin@6||-5|-5.5|pin@23||-3|-5.5
Aschematic:wire|net@8|||1800|pin@8||-5|-4|pin@24||-3|-4
Eactiver_ecriture||D6G2;Y1;|pin@0||I
Eactiver_lecture||D4G2;Y1;|pin@2||I
Eecrire_quel[2:0]||D6G2;Y1;|pin@4||I
Eeffacer_tout||D5G2;|pin@6||I
Ehorloge||D5G2;|pin@8||I
Ein[31:0]||D5G2;|pin@10||I
Elire_quel[2:0]||D4G2;Y1;|pin@12||I
Eout[31:0]||D5G2;|pin@14||O
X

# Cell registres;1{net.als}
Cregistres;1{net.als}||artwork|1189689464343|1190126969875||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    mar. sept. 18, 2007 10:49:29",#-------------------------------------------------,"","model registres(activer_ecriture, activer_lecture, ecrire_quel[2], ecrire_quel[1], ecrire_quel[0], effacer_tout, horloge, in[31], in[30], in[29], in[28], in[27], in[26], in[25], in[24], in[23], in[22], in[21], in[20], in[19], in[18], in[17], in[16], in[15], in[14], in[13], in[12], in[11], in[10], in[9], in[8], in[7], in[6], in[5], in[4], in[3], in[2], in[1], in[0], lire_quel[2], lire_quel[1], lire_quel[0], out[31], out[30], out[29], out[28], out[27], out[26], out[25], out[24], out[23], out[22], out[21], out[20], out[19], out[18], out[17], out[16], out[15], out[14], out[13], out[12], out[11], out[10], out[9], out[8], out[7], out[6], out[5], out[4], out[3], out[2], out[1], out[0])","demux3_8_0: demux3_8(activer_ecriture, ecrire_quel[2], ecrire_quel[1], ecrire_quel[0], ecrire[7], ecrire[6], ecrire[5], ecrire[4], ecrire[3], ecrire[2], ecrire[1], ecrire[0])","demux3_8_2: demux3_8(activer_lecture, lire_quel[2], lire_quel[1], lire_quel[0], lire[7], lire[6], lire[5], lire[4], lire[3], lire[2], lire[1], lire[0])","reg32bit_0: reg32bit(effacer_tout, in[31], in[30], in[29], in[28], in[27], in[26], in[25], in[24], in[23], in[22], in[21], in[20], in[19], in[18], in[17], in[16], in[15], in[14], in[13], in[12], in[11], in[10], in[9], in[8], in[7], in[6], in[5], in[4], in[3], in[2], in[1], in[0], ecrire[7], horloge, edi[31], edi[30], edi[29], edi[28], edi[27], edi[26], edi[25], edi[24], edi[23], edi[22], edi[21], edi[20], edi[19], edi[18], edi[17], edi[16], edi[15], edi[14], edi[13], edi[12], edi[11], edi[10], edi[9], edi[8], edi[7], edi[6], edi[5], edi[4], edi[3], edi[2], edi[1], edi[0])","reg32bit_1: reg32bit(effacer_tout, in[31], in[30], in[29], in[28], in[27], in[26], in[25], in[24], in[23], in[22], in[21], in[20], in[19], in[18], in[17], in[16], in[15], in[14], in[13], in[12], in[11], in[10], in[9], in[8], in[7], in[6], in[5], in[4], in[3], in[2], in[1], in[0], ecrire[6], horloge, esi[31], esi[30], esi[29], esi[28], esi[27], esi[26], esi[25], esi[24], esi[23], esi[22], esi[21], esi[20], esi[19], esi[18], esi[17], esi[16], esi[15], esi[14], esi[13], esi[12], esi[11], esi[10], esi[9], esi[8], esi[7], esi[6], esi[5], esi[4], esi[3], esi[2], esi[1], esi[0])","reg32bit_2: reg32bit(effacer_tout, in[31], in[30], in[29], in[28], in[27], in[26], in[25], in[24], in[23], in[22], in[21], in[20], in[19], in[18], in[17], in[16], in[15], in[14], in[13], in[12], in[11], in[10], in[9], in[8], in[7], in[6], in[5], in[4], in[3], in[2], in[1], in[0], ecrire[5], horloge, ebp[31], ebp[30], ebp[29], ebp[28], ebp[27], ebp[26], ebp[25], ebp[24], ebp[23], ebp[22], ebp[21], ebp[20], ebp[19], ebp[18], ebp[17], ebp[16], ebp[15], ebp[14], ebp[13], ebp[12], ebp[11], ebp[10], ebp[9], ebp[8], ebp[7], ebp[6], ebp[5], ebp[4], ebp[3], ebp[2], ebp[1], ebp[0])","reg32bit_3: reg32bit(effacer_tout, in[31], in[30], in[29], in[28], in[27], in[26], in[25], in[24], in[23], in[22], in[21], in[20], in[19], in[18], in[17], in[16], in[15], in[14], in[13], in[12], in[11], in[10], in[9], in[8], in[7], in[6], in[5], in[4], in[3], in[2], in[1], in[0], ecrire[4], horloge, esp[31], esp[30], esp[29], esp[28], esp[27], esp[26], esp[25], esp[24], esp[23], esp[22], esp[21], esp[20], esp[19], esp[18], esp[17], esp[16], esp[15], esp[14], esp[13], esp[12], esp[11], esp[10], esp[9], esp[8], esp[7], esp[6], esp[5], esp[4], esp[3], esp[2], esp[1], esp[0])","reg32bit_4: reg32bit(effacer_tout, in[31], in[30], in[29], in[28], in[27], in[26], in[25], in[24], in[23], in[22], in[21], in[20], in[19], in[18], in[17], in[16], in[15], in[14], in[13], in[12], in[11], in[10], in[9], in[8], in[7], in[6], in[5], in[4], in[3], in[2], in[1], in[0], ecrire[3], horloge, ebx[31], ebx[30], ebx[29], ebx[28], ebx[27], ebx[26], ebx[25], ebx[24], ebx[23], ebx[22], ebx[21], ebx[20], ebx[19], ebx[18], ebx[17], ebx[16], ebx[15], ebx[14], ebx[13], ebx[12], ebx[11], ebx[10], ebx[9], ebx[8], ebx[7], ebx[6], ebx[5], ebx[4], ebx[3], ebx[2], ebx[1], ebx[0])","reg32bit_5: reg32bit(effacer_tout, in[31], in[30], in[29], in[28], in[27], in[26], in[25], in[24], in[23], in[22], in[21], in[20], in[19], in[18], in[17], in[16], in[15], in[14], in[13], in[12], in[11], in[10], in[9], in[8], in[7], in[6], in[5], in[4], in[3], in[2], in[1], in[0], ecrire[2], horloge, edx[31], edx[30], edx[29], edx[28], edx[27], edx[26], edx[25], edx[24], edx[23], edx[22], edx[21], edx[20], edx[19], edx[18], edx[17], edx[16], edx[15], edx[14], edx[13], edx[12], edx[11], edx[10], edx[9], edx[8], edx[7], edx[6], edx[5], edx[4], edx[3], edx[2], edx[1], edx[0])","reg32bit_6: reg32bit(effacer_tout, in[31], in[30], in[29], in[28], in[27], in[26], in[25], in[24], in[23], in[22], in[21], in[20], in[19], in[18], in[17], in[16], in[15], in[14], in[13], in[12], in[11], in[10], in[9], in[8], in[7], in[6], in[5], in[4], in[3], in[2], in[1], in[0], ecrire[1], horloge, ecx[31], ecx[30], ecx[29], ecx[28], ecx[27], ecx[26], ecx[25], ecx[24], ecx[23], ecx[22], ecx[21], ecx[20], ecx[19], ecx[18], ecx[17], ecx[16], ecx[15], ecx[14], ecx[13], ecx[12], ecx[11], ecx[10], ecx[9], ecx[8], ecx[7], ecx[6], ecx[5], ecx[4], ecx[3], ecx[2], ecx[1], ecx[0])","reg32bit_8: reg32bit(effacer_tout, in[31], in[30], in[29], in[28], in[27], in[26], in[25], in[24], in[23], in[22], in[21], in[20], in[19], in[18], in[17], in[16], in[15], in[14], in[13], in[12], in[11], in[10], in[9], in[8], in[7], in[6], in[5], in[4], in[3], in[2], in[1], in[0], ecrire[0], horloge, eax[31], eax[30], eax[29], eax[28], eax[27], eax[26], eax[25], eax[24], eax[23], eax[22], eax[21], eax[20], eax[19], eax[18], eax[17], eax[16], eax[15], eax[14], eax[13], eax[12], eax[11], eax[10], eax[9], eax[8], eax[7], eax[6], eax[5], eax[4], eax[3], eax[2], eax[1], eax[0])","tri32bit_0: tri32bit(lire[7], edi[31], edi[30], edi[29], edi[28], edi[27], edi[26], edi[25], edi[24], edi[23], edi[22], edi[21], edi[20], edi[19], edi[18], edi[17], edi[16], edi[15], edi[14], edi[13], edi[12], edi[11], edi[10], edi[9], edi[8], edi[7], edi[6], edi[5], edi[4], edi[3], edi[2], edi[1], edi[0], out[31], out[30], out[29], out[28], out[27], out[26], out[25], out[24], out[23], out[22], out[21], out[20], out[19], out[18], out[17], out[16], out[15], out[14], out[13], out[12], out[11], out[10], out[9], out[8], out[7], out[6], out[5], out[4], out[3], out[2], out[1], out[0])","tri32bit_1: tri32bit(lire[6], esi[31], esi[30], esi[29], esi[28], esi[27], esi[26], esi[25], esi[24], esi[23], esi[22], esi[21], esi[20], esi[19], esi[18], esi[17], esi[16], esi[15], esi[14], esi[13], esi[12], esi[11], esi[10], esi[9], esi[8], esi[7], esi[6], esi[5], esi[4], esi[3], esi[2], esi[1], esi[0], out[31], out[30], out[29], out[28], out[27], out[26], out[25], out[24], out[23], out[22], out[21], out[20], out[19], out[18], out[17], out[16], out[15], out[14], out[13], out[12], out[11], out[10], out[9], out[8], out[7], out[6], out[5], out[4], out[3], out[2], out[1], out[0])","tri32bit_2: tri32bit(lire[5], ebp[31], ebp[30], ebp[29], ebp[28], ebp[27], ebp[26], ebp[25], ebp[24], ebp[23], ebp[22], ebp[21], ebp[20], ebp[19], ebp[18], ebp[17], ebp[16], ebp[15], ebp[14], ebp[13], ebp[12], ebp[11], ebp[10], ebp[9], ebp[8], ebp[7], ebp[6], ebp[5], ebp[4], ebp[3], ebp[2], ebp[1], ebp[0], out[31], out[30], out[29], out[28], out[27], out[26], out[25], out[24], out[23], out[22], out[21], out[20], out[19], out[18], out[17], out[16], out[15], out[14], out[13], out[12], out[11], out[10], out[9], out[8], out[7], out[6], out[5], out[4], out[3], out[2], out[1], out[0])","tri32bit_3: tri32bit(lire[4], esp[31], esp[30], esp[29], esp[28], esp[27], esp[26], esp[25], esp[24], esp[23], esp[22], esp[21], esp[20], esp[19], esp[18], esp[17], esp[16], esp[15], esp[14], esp[13], esp[12], esp[11], esp[10], esp[9], esp[8], esp[7], esp[6], esp[5], esp[4], esp[3], esp[2], esp[1], esp[0], out[31], out[30], out[29], out[28], out[27], out[26], out[25], out[24], out[23], out[22], out[21], out[20], out[19], out[18], out[17], out[16], out[15], out[14], out[13], out[12], out[11], out[10], out[9], out[8], out[7], out[6], out[5], out[4], out[3], out[2], out[1], out[0])","tri32bit_4: tri32bit(lire[3], ebx[31], ebx[30], ebx[29], ebx[28], ebx[27], ebx[26], ebx[25], ebx[24], ebx[23], ebx[22], ebx[21], ebx[20], ebx[19], ebx[18], ebx[17], ebx[16], ebx[15], ebx[14], ebx[13], ebx[12], ebx[11], ebx[10], ebx[9], ebx[8], ebx[7], ebx[6], ebx[5], ebx[4], ebx[3], ebx[2], ebx[1], ebx[0], out[31], out[30], out[29], out[28], out[27], out[26], out[25], out[24], out[23], out[22], out[21], out[20], out[19], out[18], out[17], out[16], out[15], out[14], out[13], out[12], out[11], out[10], out[9], out[8], out[7], out[6], out[5], out[4], out[3], out[2], out[1], out[0])","tri32bit_5: tri32bit(lire[2], edx[31], edx[30], edx[29], edx[28], edx[27], edx[26], edx[25], edx[24], edx[23], edx[22], edx[21], edx[20], edx[19], edx[18], edx[17], edx[16], edx[15], edx[14], edx[13], edx[12], edx[11], edx[10], edx[9], edx[8], edx[7], edx[6], edx[5], edx[4], edx[3], edx[2], edx[1], edx[0], out[31], out[30], out[29], out[28], out[27], out[26], out[25], out[24], out[23], out[22], out[21], out[20], out[19], out[18], out[17], out[16], out[15], out[14], out[13], out[12], out[11], out[10], out[9], out[8], out[7], out[6], out[5], out[4], out[3], out[2], out[1], out[0])","tri32bit_6: tri32bit(lire[1], ecx[31], ecx[30], ecx[29], ecx[28], ecx[27], ecx[26], ecx[25], ecx[24], ecx[23], ecx[22], ecx[21], ecx[20], ecx[19], ecx[18], ecx[17], ecx[16], ecx[15], ecx[14], ecx[13], ecx[12], ecx[11], ecx[10], ecx[9], ecx[8], ecx[7], ecx[6], ecx[5], ecx[4], ecx[3], ecx[2], ecx[1], ecx[0], out[31], out[30], out[29], out[28], out[27], out[26], out[25], out[24], out[23], out[22], out[21], out[20], out[19], out[18], out[17], out[16], out[15], out[14], out[13], out[12], out[11], out[10], out[9], out[8], out[7], out[6], out[5], out[4], out[3], out[2], out[1], out[0])","tri32bit_7: tri32bit(lire[0], eax[31], eax[30], eax[29], eax[28], eax[27], eax[26], eax[25], eax[24], eax[23], eax[22], eax[21], eax[20], eax[19], eax[18], eax[17], eax[16], eax[15], eax[14], eax[13], eax[12], eax[11], eax[10], eax[9], eax[8], eax[7], eax[6], eax[5], eax[4], eax[3], eax[2], eax[1], eax[0], out[31], out[30], out[29], out[28], out[27], out[26], out[25], out[24], out[23], out[22], out[21], out[20], out[19], out[18], out[17], out[16], out[15], out[14], out[13], out[12], out[11], out[10], out[9], out[8], out[7], out[6], out[5], out[4], out[3], out[2], out[1], out[0])","",#********* End of netlist *******************,#< demux3_8,#< reg32bit,#< tri32bit]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell registres;1{sch}
Cregistres;1{sch}||schematic|1189327465882|1190065990843|
Ngeneric:Facet-Center|art@0||0|0||||AV
Nartwork:Arrow|art@1||1|53.5|1|1||
Nartwork:Opened-Dotted-Polygon|art@2||-12.5|74.25|23|33.5|||trace()V[-11.5/-16.75,-11.5/16.75,11.5/16.75,11.5/-16.75,-11.5/-16.75]
Nartwork:Opened-Dotted-Polygon|art@3||20.75|45.5|41.5|91|||trace()V[-20.75/-45.5,-20.75/45.5,20.75/45.5,20.75/-45.5,-20.75/-45.5]
Idemux3_8;1{ic}|demux3_8@0||-6|67|||D5G4;
Idemux3_8;1{ic}|demux3_8@2||-6|81|||D5G4;
NBus_Pin|pin@0||6|77||||
NBus_Pin|pin@1||6|7||||
NBus_Pin|pin@2||6|17||||
NBus_Pin|pin@3||6|27||||
NBus_Pin|pin@4||6|37||||
NBus_Pin|pin@5||6|47||||
NBus_Pin|pin@6||6|57||||
NBus_Pin|pin@7||6|67||||
NWire_Pin|pin@8||4|75||||
NWire_Pin|pin@9||4|5||||
NWire_Pin|pin@10||4|65||||
NWire_Pin|pin@11||4|55||||
NWire_Pin|pin@12||4|45||||
NWire_Pin|pin@13||4|35||||
NWire_Pin|pin@14||4|25||||
NWire_Pin|pin@15||4|15||||
NWire_Pin|pin@16||-14|5||||
NBus_Pin|pin@17||-13.5|7||||
NBus_Pin|pin@18||2|73||||
NBus_Pin|pin@19||2|3||||
NBus_Pin|pin@20||2|63||||
NBus_Pin|pin@21||2|53||||
NBus_Pin|pin@22||2|43||||
NBus_Pin|pin@23||2|33||||
NBus_Pin|pin@24||2|23||||
NBus_Pin|pin@25||2|13||||
NBus_Pin|pin@26||47|7||||
NBus_Pin|pin@27||2|67||||
NBus_Pin|pin@28||-13|67||||
NWire_Pin|pin@29||-9|60||||
NBus_Pin|pin@31||-13.5|81||||
NWire_Pin|pin@32||-9|74||||
NBus_Pin|pin@33||40|81||||
NBus_Pin|pin@35||40|10||||
NBus_Pin|pin@36||40|80||||
NBus_Pin|pin@37||40|70||||
NBus_Pin|pin@38||40|60||||
NBus_Pin|pin@39||40|50||||
NBus_Pin|pin@40||40|40||||
NBus_Pin|pin@41||40|30||||
NBus_Pin|pin@42||40|20||||
Ngeneric:Invisible-Pin|pin@43||-5|53|||||ART_message(D5G1.5;)S["Signal \"écrire\"",acétate 21]
Nartwork:Pin|pin@44||-0.5|53.5|1|1||
NWire_Pin|pin@45||15|-1.5||||
NBus_Pin|pin@46||37|7||||
NBus_Pin|pin@47||6|7||||
NWire_Pin|pin@48||4|5||||
Ngeneric:Invisible-Pin|pin@49||-12.5|90.5|||||ART_message(D2G1.5;)S[Sélection de registre,acétate 22]
Ngeneric:Invisible-Pin|pin@50||20.5|90.5|||||ART_message(D2G1.5;)S[Registres,acétate 20,"(mais le côté \"entrée\" ici est séparé du bus pour la \"sortie\")"]
Ireg32bit;1{ic}|reg32bit@0||15|5|||D5G4;
Ireg32bit;1{ic}|reg32bit@1||15|15|||D5G4;
Ireg32bit;1{ic}|reg32bit@2||15|25|||D5G4;
Ireg32bit;1{ic}|reg32bit@3||15|35|||D5G4;
Ireg32bit;1{ic}|reg32bit@4||15|45|||D5G4;
Ireg32bit;1{ic}|reg32bit@5||15|55|||D5G4;
Ireg32bit;1{ic}|reg32bit@6||15|65|||D5G4;
Ireg32bit;1{ic}|reg32bit@8||15|75|||D5G4;
Iregistres;1{ic}|registre@0||-14|34.5|||D5G4;
Itri32bit;1{ic}|tri32bit@0||32|7|||D5G4;
Itri32bit;1{ic}|tri32bit@1||32|17|||D5G4;
Itri32bit;1{ic}|tri32bit@2||32|27|||D5G4;
Itri32bit;1{ic}|tri32bit@3||32|37|||D5G4;
Itri32bit;1{ic}|tri32bit@4||32|47|||D5G4;
Itri32bit;1{ic}|tri32bit@5||32|57|||D5G4;
Itri32bit;1{ic}|tri32bit@6||32|67|||D5G4;
Itri32bit;1{ic}|tri32bit@7||32|77|||D5G4;
Abus|eax[31:0]|D5G2;||IJ1800|reg32bit@8|q[31:0]|19|77|tri32bit@7|in[31:0]|27|77
Abus|ebp[31:0]|D5G2;||IJ1800|reg32bit@2|q[31:0]|19|27|tri32bit@2|in[31:0]|27|27
Abus|ebx[31:0]|D5G2;||IJ1800|reg32bit@4|q[31:0]|19|47|tri32bit@4|in[31:0]|27|47
Awire|ecrire[0]|D5G1;||0|reg32bit@8|ecrire|11|73|pin@18||2|73
Awire|ecrire[1]|D5G1;||0|reg32bit@6|ecrire|11|63|pin@20||2|63
Awire|ecrire[2]|D5G1;||0|reg32bit@5|ecrire|11|53|pin@21||2|53
Awire|ecrire[3]|D5G1;||0|reg32bit@4|ecrire|11|43|pin@22||2|43
Awire|ecrire[4]|D5G1;||0|reg32bit@3|ecrire|11|33|pin@23||2|33
Awire|ecrire[5]|D5G1;||0|reg32bit@2|ecrire|11|23|pin@24||2|23
Awire|ecrire[6]|D5G1;||0|reg32bit@1|ecrire|11|13|pin@25||2|13
Abus|ecrire[7:0]|D5G1;||IJ1800|demux3_8@0|o[7:0]|-1|67|pin@27||2|67
Awire|ecrire[7]|D5G1;||0|reg32bit@0|ecrire|11|3|pin@19||2|3
Abus|ecx[31:0]|D5G2;||IJ1800|reg32bit@6|q[31:0]|19|67|tri32bit@6|in[31:0]|27|67
Abus|edi[31:0]|D5G2;||IJ1800|reg32bit@0|q[31:0]|19|7|tri32bit@0|in[31:0]|27|7
Abus|edx[31:0]|D5G2;||IJ1800|reg32bit@5|q[31:0]|19|57|tri32bit@5|in[31:0]|27|57
Abus|esi[31:0]|D5G2;||IJ1800|reg32bit@1|q[31:0]|19|17|tri32bit@1|in[31:0]|27|17
Abus|esp[31:0]|D5G2;||IJ1800|reg32bit@3|q[31:0]|19|37|tri32bit@3|in[31:0]|27|37
Awire|lire[0]|D5G1;||1800|tri32bit@7|en|32|80|pin@36||40|80
Awire|lire[1]|D5G1;||1800|tri32bit@6|en|32|70|pin@37||40|70
Awire|lire[2]|D5G1;||1800|tri32bit@5|en|32|60|pin@38||40|60
Awire|lire[3]|D5G1;||1800|tri32bit@4|en|32|50|pin@39||40|50
Awire|lire[4]|D5G1;||1800|tri32bit@3|en|32|40|pin@40||40|40
Awire|lire[5]|D5G1;||1800|tri32bit@2|en|32|30|pin@41||40|30
Awire|lire[6]|D5G1;||1800|tri32bit@1|en|32|20|pin@42||40|20
Abus|lire[7:0]|D5G1;||IJ1800|demux3_8@2|o[7:0]|-1|81|pin@33||40|81
Awire|lire[7]|D5G1;||1800|tri32bit@0|en|32|10|pin@35||40|10
Awire|net@0|||900|reg32bit@8|clr|15|70|reg32bit@6|clr|15|60
Awire|net@1|||900|reg32bit@6|clr|15|60|reg32bit@5|clr|15|50
Awire|net@2|||900|reg32bit@5|clr|15|50|reg32bit@4|clr|15|40
Awire|net@3|||900|reg32bit@4|clr|15|40|reg32bit@3|clr|15|30
Awire|net@4|||900|reg32bit@3|clr|15|30|reg32bit@2|clr|15|20
Awire|net@5|||900|reg32bit@2|clr|15|20|reg32bit@1|clr|15|10
Awire|net@6|||900|reg32bit@1|clr|15|10|reg32bit@0|clr|15|0
Abus|net@16|||IJ2700|tri32bit@0|out[31:0]|37|7|tri32bit@1|out[31:0]|37|17
Abus|net@17|||IJ2700|tri32bit@2|out[31:0]|37|27|tri32bit@3|out[31:0]|37|37
Abus|net@18|||IJ2700|tri32bit@1|out[31:0]|37|17|tri32bit@2|out[31:0]|37|27
Abus|net@19|||IJ2700|tri32bit@4|out[31:0]|37|47|tri32bit@5|out[31:0]|37|57
Abus|net@20|||IJ900|tri32bit@6|out[31:0]|37|67|pin@46||37|7
Abus|net@21|||IJ2700|tri32bit@5|out[31:0]|37|57|tri32bit@6|out[31:0]|37|67
Abus|net@22|||IJ2700|tri32bit@3|out[31:0]|37|37|tri32bit@4|out[31:0]|37|47
Abus|net@23|||IJ0|reg32bit@8|d[31:0]|11|77|pin@0||6|77
Abus|net@24|||IJ900|pin@7||6|67|pin@6||6|57
Abus|net@25|||IJ1800|pin@1||6|7|reg32bit@0|d[31:0]|11|7
Abus|net@26|||IJ900|pin@2||6|17|pin@1||6|7
Abus|net@27|||IJ0|reg32bit@1|d[31:0]|11|17|pin@2||6|17
Abus|net@28|||IJ900|pin@3||6|27|pin@2||6|17
Abus|net@29|||IJ0|reg32bit@2|d[31:0]|11|27|pin@3||6|27
Abus|net@30|||IJ900|pin@4||6|37|pin@3||6|27
Abus|net@31|||IJ0|reg32bit@3|d[31:0]|11|37|pin@4||6|37
Abus|net@32|||IJ2700|pin@47||6|7|pin@4||6|37
Abus|net@33|||IJ0|reg32bit@4|d[31:0]|11|47|pin@5||6|47
Abus|net@34|||IJ900|pin@6||6|57|pin@5||6|47
Abus|net@35|||IJ0|reg32bit@5|d[31:0]|11|57|pin@6||6|57
Abus|net@36|||IJ900|pin@0||6|77|pin@7||6|67
Abus|net@37|||IJ0|reg32bit@6|d[31:0]|11|67|pin@7||6|67
Awire|net@38|||0|reg32bit@8|horloge|11|75|pin@8||4|75
Awire|net@39|||900|pin@15||4|15|pin@9||4|5
Awire|net@40|||900|pin@8||4|75|pin@10||4|65
Awire|net@41|||0|reg32bit@6|horloge|11|65|pin@10||4|65
Awire|net@42|||900|pin@10||4|65|pin@11||4|55
Awire|net@43|||1800|pin@11||4|55|reg32bit@5|horloge|11|55
Awire|net@44|||900|pin@10||4|65|pin@48||4|5
Awire|net@45|||1800|pin@12||4|45|reg32bit@4|horloge|11|45
Awire|net@46|||900|pin@12||4|45|pin@13||4|35
Awire|net@47|||1800|pin@13||4|35|reg32bit@3|horloge|11|35
Awire|net@48|||900|pin@13||4|35|pin@14||4|25
Awire|net@49|||1800|pin@14||4|25|reg32bit@2|horloge|11|25
Awire|net@50|||900|pin@14||4|25|pin@15||4|15
Awire|net@51|||1800|pin@15||4|15|reg32bit@1|horloge|11|15
Awire|net@52|||1800|pin@9||4|5|reg32bit@0|horloge|11|5
Abus|net@55|||IJ900|pin@25||2|13|pin@19||2|3
Abus|net@57|||IJ900|pin@18||2|73|pin@20||2|63
Abus|net@59|||IJ900|pin@20||2|63|pin@21||2|53
Abus|net@61|||IJ900|pin@27||2|67|pin@22||2|43
Abus|net@62|||IJ900|pin@22||2|43|pin@23||2|33
Abus|net@64|||IJ900|pin@23||2|33|pin@24||2|23
Abus|net@66|||IJ900|pin@24||2|23|pin@25||2|13
Abus|net@68|||IJ2700|pin@21||2|53|pin@27||2|67
Abus|net@70|||IJ0|demux3_8@0|s[2:0]|-11|67|pin@28||-13|67
Awire|net@71|||0|demux3_8@0|en|-6|60|pin@29||-9|60
Abus|net@73|||IJ0|demux3_8@2|s[2:0]|-11|81|pin@31||-13.5|81
Awire|net@74|||0|demux3_8@2|en|-6|74|pin@32||-9|74
Abus|net@77|||IJ900|pin@42||40|20|pin@35||40|10
Abus|net@78|||IJ900|pin@33||40|81|pin@36||40|80
Abus|net@80|||IJ900|pin@36||40|80|pin@37||40|70
Abus|net@82|||IJ900|pin@37||40|70|pin@38||40|60
Abus|net@84|||IJ900|pin@38||40|60|pin@39||40|50
Abus|net@86|||IJ900|pin@39||40|50|pin@40||40|40
Abus|net@88|||IJ900|pin@40||40|40|pin@41||40|30
Abus|net@90|||IJ900|pin@41||40|30|pin@42||40|20
Aartwork:Solid|net@93|||FS0|art@1||1.5|53.5|pin@44||-0.5|53.5
Awire|net@94|||900|reg32bit@0|clr|15|0|pin@45||15|-1.5
Abus|net@95|||IJ900|tri32bit@7|out[31:0]|37|77|tri32bit@6|out[31:0]|37|67
Abus|net@96|||IJ2700|pin@46||37|7|tri32bit@7|out[31:0]|37|77
Abus|net@97|||IJ0|pin@26||47|7|pin@46||37|7
Abus|net@98|||IJ900|pin@5||6|47|pin@47||6|7
Abus|net@99|||IJ1800|pin@17||-13.5|7|pin@47||6|7
Awire|net@100|||2700|pin@48||4|5|pin@12||4|45
Awire|net@101|||1800|pin@16||-14|5|pin@48||4|5
Eecrire|activer_ecriture|D4G2;X-0.5;|pin@29||I
Elire|activer_lecture|D4G2;X-0.5;|pin@32||I
Eecrire_quel|ecrire_quel[2:0]|D5G2;X-3.5;|pin@28||I
Eclr_all|effacer_tout|D5G2;|pin@45||I
Ehorloge||D5G2;X-3;|pin@16||I
Ein[31:0]||D5G2;X-3;|pin@17||I
Elire_quel|lire_quel[2:0]|D5G2;X-2.5;|pin@31||I
Eout[31:0]||D5G2;|pin@26||O
X

# Cell registres;1{vhdl}
Cregistres;1{vhdl}||artwork|1189689464296|1190070774640||FACET_message()S[-- VHDL automatically generated by Electric 8.05 for cell 'registres{sch}',"entity registres is port(activer_ecriture, activer_lecture, ecrire_quel[2], ecrire_quel[1], ecrire_quel[0], effacer_tout, horloge, in[31], in[30], in[29], in[28], in[27], in[26], in[25], in[24], in[23], in[22], in[21], in[20], in[19], in[18], in[17], in[16], in[15], in[14], in[13], in[12], in[11], in[10], in[9], in[8], in[7], in[6], in[5], in[4], in[3], in[2], in[1], in[0], lire_quel[2], lire_quel[1], lire_quel[0]: in BIT; out[31], out[30], out[29], out[28], out[27], out[26], out[25], out[24], out[23], out[22], out[21], out[20], out[19], out[18], out[17], out[16], out[15], out[14], out[13], out[12], out[11], out[10], out[9], out[8], out[7], out[6], out[5], out[4], out[3], out[2], out[1], out[0]: out BIT);",  end registres;,"",architecture registres_BODY of registres is,"  component demux3_8 port(en, s[2], s[1], s[0]: in BIT; o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0]: out BIT);",    end component;,"  component reg32bit port(clr, d[31], d[30], d[29], d[28], d[27], d[26], d[25], d[24], d[23], d[22], d[21], d[20], d[19], d[18], d[17], d[16], d[15], d[14], d[13], d[12], d[11], d[10], d[9], d[8], d[7], d[6], d[5], d[4], d[3], d[2], d[1], d[0], ecrire, horloge: in BIT; q[31], q[30], q[29], q[28], q[27], q[26], q[25], q[24], q[23], q[22], q[21], q[20], q[19], q[18], q[17], q[16], q[15], q[14], q[13], q[12], q[11], q[10], q[9], q[8], q[7], q[6], q[5], q[4], q[3], q[2], q[1], q[0]: out BIT);",    end component;,"  component tri32bit port(en, in[31], in[30], in[29], in[28], in[27], in[26], in[25], in[24], in[23], in[22], in[21], in[20], in[19], in[18], in[17], in[16], in[15], in[14], in[13], in[12], in[11], in[10], in[9], in[8], in[7], in[6], in[5], in[4], in[3], in[2], in[1], in[0]: in BIT; out[31], out[30], out[29], out[28], out[27], out[26], out[25], out[24], out[23], out[22], out[21], out[20], out[19], out[18], out[17], out[16], out[15], out[14], out[13], out[12], out[11], out[10], out[9], out[8], out[7], out[6], out[5], out[4], out[3], out[2], out[1], out[0]: out BIT);",    end component;,"","  signal ecrire[0], ecx[18], ebp[1], ecx[1], ebx[15], ebx[21], esi[20], edi[12], ","    lire[1], esp[19], esp[1], edx[14], ebp[22], eax[18], edx[18], ecrire[1], ","    esi[5], ebp[2], ebx[0], lire[0], ecx[2], ecx[17], ebx[14], edi[13], ebx[20], ","    esi[21], eax[17], esp[0], esp[18], ecx[30], esi[6], ebp[23], edx[15], ","    edx[19], ecrire[2], edi[1], ecx[16], ecx[3], ebp[30], ebp[3], ebx[23], ","    esi[22], ebx[13], edi[10], ebp[10], eax[30], esp[3], esi[7], esp[17], ","    ecrire[3], edx[16], ebp[20], edx[0], edi[0], ebp[4], ecx[4], ebx[12], ","    ebp[31], esp[15], ebx[22], esi[23], edi[11], ecx[15], ebp[11], eax[31], ","    esp[16], esi[8], esp[2], eax[19], ecrire[4], edx[17], ebp[21], esp[30], ","    lire[5], edi[29], ebx[31], ecx[5], esp[29], ebx[3], ebx[19], edx[2], ebx[30], ","    ecx[28], edx[10], esi[9], esp[5], edi[28], lire[4], ecx[6], esi[31], esp[28], ","    ebx[4], ebx[18], edx[1], esi[30], ecx[27], esp[4], edx[11], lire[3], ecx[7], ","    edi[27], esp[8], ebx[17], ebx[1], edx[31], edx[4], edx[12], edx[21], lire[2], ","    ecx[8], ebx[16], esp[7], eax[0], eax[29], ebx[2], ecx[19], ebp[0], edi[26], ","    edx[30], edx[3], edx[13], eax[9], esp[6], ecx[29], edx[20], edx[23], esp[24], ","    edx[5], ecx[24], edi[25], eax[27], esi[17], ebx[28], edi[8], ebp[17], ebx[7], ","    esp[10], ecx[9], eax[1], ecx[10], eax[10], ebp[16], edx[22], edx[6], esp[23], ","    ecx[23], ebx[29], eax[28], edi[24], edi[9], ebx[8], eax[2], esi[16], edx[25], ","    eax[11], ecx[26], edx[7], esp[26], ebp[29], esp[27], ebx[5], eax[25], ","    esi[19], esp[9], edi[23], edi[18], lire[6], eax[3], esi[29], edi[6], ebp[19], ","    edx[8], edx[24], ebp[9], eax[12], ecx[25], esp[25], esi[0], edi[7], ebp[28], ","    edi[22], edi[19], esi[18], eax[26], eax[4], esi[28], lire[7], ebx[6], ","    ebp[18], ecx[20], edx[27], ecrire[5], esi[1], ebp[27], esp[20], eax[13], ","    ebp[13], ebp[8], edx[9], ebx[10], edi[4], edi[31], ecx[14], esi[11], ebx[24], ","    esp[14], esi[13], eax[5], esi[27], edi[16], edi[21], eax[23], ebp[26], ","    edx[26], ecrire[6], esi[2], ebp[12], ebp[7], eax[14], ebx[11], edi[30], ","    ecx[13], esi[12], esi[10], edi[5], ebx[25], esp[13], eax[6], esi[26], ","    edi[17], eax[24], edi[20], esp[22], esi[3], ebp[25], eax[20], ecx[22], ","    edx[29], ecrire[7], eax[15], ebp[15], ebp[6], edi[2], esp[12], ebx[26], ","    esi[15], edi[14], ecx[12], ebx[9], eax[21], ecx[0], eax[7], esi[25], esp[21], ","    esi[4], ecx[21], edx[28], ebp[24], eax[16], ecx[31], ebp[14], esp[31], ","    ecx[11], esi[14], edi[15], ebx[27], edi[3], esp[11], ebp[5], eax[22], eax[8], ","    esi[24]: BIT;","",begin,"  demux3_8_0: demux3_8 port map(activer_ecriture, ecrire_quel[2], ecrire_quel[1], ecrire_quel[0], ecrire[7], ecrire[6], ecrire[5], ecrire[4], ecrire[3], ecrire[2], ecrire[1], ecrire[0]);","  demux3_8_2: demux3_8 port map(activer_lecture, lire_quel[2], lire_quel[1], lire_quel[0], lire[7], lire[6], lire[5], lire[4], lire[3], lire[2], lire[1], lire[0]);","  reg32bit_0: reg32bit port map(effacer_tout, in[31], in[30], in[29], in[28], in[27], in[26], in[25], in[24], in[23], in[22], in[21], in[20], in[19], in[18], in[17], in[16], in[15], in[14], in[13], in[12], in[11], in[10], in[9], in[8], in[7], in[6], in[5], in[4], in[3], in[2], in[1], in[0], ecrire[7], horloge, edi[31], edi[30], edi[29], edi[28], edi[27], edi[26], edi[25], edi[24], edi[23], edi[22], edi[21], edi[20], edi[19], edi[18], edi[17], edi[16], edi[15], edi[14], edi[13], edi[12], edi[11], edi[10], edi[9], edi[8], edi[7], edi[6], edi[5], edi[4], edi[3], edi[2], edi[1], edi[0]);","  reg32bit_1: reg32bit port map(effacer_tout, in[31], in[30], in[29], in[28], in[27], in[26], in[25], in[24], in[23], in[22], in[21], in[20], in[19], in[18], in[17], in[16], in[15], in[14], in[13], in[12], in[11], in[10], in[9], in[8], in[7], in[6], in[5], in[4], in[3], in[2], in[1], in[0], ecrire[6], horloge, esi[31], esi[30], esi[29], esi[28], esi[27], esi[26], esi[25], esi[24], esi[23], esi[22], esi[21], esi[20], esi[19], esi[18], esi[17], esi[16], esi[15], esi[14], esi[13], esi[12], esi[11], esi[10], esi[9], esi[8], esi[7], esi[6], esi[5], esi[4], esi[3], esi[2], esi[1], esi[0]);","  reg32bit_2: reg32bit port map(effacer_tout, in[31], in[30], in[29], in[28], in[27], in[26], in[25], in[24], in[23], in[22], in[21], in[20], in[19], in[18], in[17], in[16], in[15], in[14], in[13], in[12], in[11], in[10], in[9], in[8], in[7], in[6], in[5], in[4], in[3], in[2], in[1], in[0], ecrire[5], horloge, ebp[31], ebp[30], ebp[29], ebp[28], ebp[27], ebp[26], ebp[25], ebp[24], ebp[23], ebp[22], ebp[21], ebp[20], ebp[19], ebp[18], ebp[17], ebp[16], ebp[15], ebp[14], ebp[13], ebp[12], ebp[11], ebp[10], ebp[9], ebp[8], ebp[7], ebp[6], ebp[5], ebp[4], ebp[3], ebp[2], ebp[1], ebp[0]);","  reg32bit_3: reg32bit port map(effacer_tout, in[31], in[30], in[29], in[28], in[27], in[26], in[25], in[24], in[23], in[22], in[21], in[20], in[19], in[18], in[17], in[16], in[15], in[14], in[13], in[12], in[11], in[10], in[9], in[8], in[7], in[6], in[5], in[4], in[3], in[2], in[1], in[0], ecrire[4], horloge, esp[31], esp[30], esp[29], esp[28], esp[27], esp[26], esp[25], esp[24], esp[23], esp[22], esp[21], esp[20], esp[19], esp[18], esp[17], esp[16], esp[15], esp[14], esp[13], esp[12], esp[11], esp[10], esp[9], esp[8], esp[7], esp[6], esp[5], esp[4], esp[3], esp[2], esp[1], esp[0]);","  reg32bit_4: reg32bit port map(effacer_tout, in[31], in[30], in[29], in[28], in[27], in[26], in[25], in[24], in[23], in[22], in[21], in[20], in[19], in[18], in[17], in[16], in[15], in[14], in[13], in[12], in[11], in[10], in[9], in[8], in[7], in[6], in[5], in[4], in[3], in[2], in[1], in[0], ecrire[3], horloge, ebx[31], ebx[30], ebx[29], ebx[28], ebx[27], ebx[26], ebx[25], ebx[24], ebx[23], ebx[22], ebx[21], ebx[20], ebx[19], ebx[18], ebx[17], ebx[16], ebx[15], ebx[14], ebx[13], ebx[12], ebx[11], ebx[10], ebx[9], ebx[8], ebx[7], ebx[6], ebx[5], ebx[4], ebx[3], ebx[2], ebx[1], ebx[0]);","  reg32bit_5: reg32bit port map(effacer_tout, in[31], in[30], in[29], in[28], in[27], in[26], in[25], in[24], in[23], in[22], in[21], in[20], in[19], in[18], in[17], in[16], in[15], in[14], in[13], in[12], in[11], in[10], in[9], in[8], in[7], in[6], in[5], in[4], in[3], in[2], in[1], in[0], ecrire[2], horloge, edx[31], edx[30], edx[29], edx[28], edx[27], edx[26], edx[25], edx[24], edx[23], edx[22], edx[21], edx[20], edx[19], edx[18], edx[17], edx[16], edx[15], edx[14], edx[13], edx[12], edx[11], edx[10], edx[9], edx[8], edx[7], edx[6], edx[5], edx[4], edx[3], edx[2], edx[1], edx[0]);","  reg32bit_6: reg32bit port map(effacer_tout, in[31], in[30], in[29], in[28], in[27], in[26], in[25], in[24], in[23], in[22], in[21], in[20], in[19], in[18], in[17], in[16], in[15], in[14], in[13], in[12], in[11], in[10], in[9], in[8], in[7], in[6], in[5], in[4], in[3], in[2], in[1], in[0], ecrire[1], horloge, ecx[31], ecx[30], ecx[29], ecx[28], ecx[27], ecx[26], ecx[25], ecx[24], ecx[23], ecx[22], ecx[21], ecx[20], ecx[19], ecx[18], ecx[17], ecx[16], ecx[15], ecx[14], ecx[13], ecx[12], ecx[11], ecx[10], ecx[9], ecx[8], ecx[7], ecx[6], ecx[5], ecx[4], ecx[3], ecx[2], ecx[1], ecx[0]);","  reg32bit_8: reg32bit port map(effacer_tout, in[31], in[30], in[29], in[28], in[27], in[26], in[25], in[24], in[23], in[22], in[21], in[20], in[19], in[18], in[17], in[16], in[15], in[14], in[13], in[12], in[11], in[10], in[9], in[8], in[7], in[6], in[5], in[4], in[3], in[2], in[1], in[0], ecrire[0], horloge, eax[31], eax[30], eax[29], eax[28], eax[27], eax[26], eax[25], eax[24], eax[23], eax[22], eax[21], eax[20], eax[19], eax[18], eax[17], eax[16], eax[15], eax[14], eax[13], eax[12], eax[11], eax[10], eax[9], eax[8], eax[7], eax[6], eax[5], eax[4], eax[3], eax[2], eax[1], eax[0]);","  tri32bit_0: tri32bit port map(lire[7], edi[31], edi[30], edi[29], edi[28], edi[27], edi[26], edi[25], edi[24], edi[23], edi[22], edi[21], edi[20], edi[19], edi[18], edi[17], edi[16], edi[15], edi[14], edi[13], edi[12], edi[11], edi[10], edi[9], edi[8], edi[7], edi[6], edi[5], edi[4], edi[3], edi[2], edi[1], edi[0], out[31], out[30], out[29], out[28], out[27], out[26], out[25], out[24], out[23], out[22], out[21], out[20], out[19], out[18], out[17], out[16], out[15], out[14], out[13], out[12], out[11], out[10], out[9], out[8], out[7], out[6], out[5], out[4], out[3], out[2], out[1], out[0]);","  tri32bit_1: tri32bit port map(lire[6], esi[31], esi[30], esi[29], esi[28], esi[27], esi[26], esi[25], esi[24], esi[23], esi[22], esi[21], esi[20], esi[19], esi[18], esi[17], esi[16], esi[15], esi[14], esi[13], esi[12], esi[11], esi[10], esi[9], esi[8], esi[7], esi[6], esi[5], esi[4], esi[3], esi[2], esi[1], esi[0], out[31], out[30], out[29], out[28], out[27], out[26], out[25], out[24], out[23], out[22], out[21], out[20], out[19], out[18], out[17], out[16], out[15], out[14], out[13], out[12], out[11], out[10], out[9], out[8], out[7], out[6], out[5], out[4], out[3], out[2], out[1], out[0]);","  tri32bit_2: tri32bit port map(lire[5], ebp[31], ebp[30], ebp[29], ebp[28], ebp[27], ebp[26], ebp[25], ebp[24], ebp[23], ebp[22], ebp[21], ebp[20], ebp[19], ebp[18], ebp[17], ebp[16], ebp[15], ebp[14], ebp[13], ebp[12], ebp[11], ebp[10], ebp[9], ebp[8], ebp[7], ebp[6], ebp[5], ebp[4], ebp[3], ebp[2], ebp[1], ebp[0], out[31], out[30], out[29], out[28], out[27], out[26], out[25], out[24], out[23], out[22], out[21], out[20], out[19], out[18], out[17], out[16], out[15], out[14], out[13], out[12], out[11], out[10], out[9], out[8], out[7], out[6], out[5], out[4], out[3], out[2], out[1], out[0]);","  tri32bit_3: tri32bit port map(lire[4], esp[31], esp[30], esp[29], esp[28], esp[27], esp[26], esp[25], esp[24], esp[23], esp[22], esp[21], esp[20], esp[19], esp[18], esp[17], esp[16], esp[15], esp[14], esp[13], esp[12], esp[11], esp[10], esp[9], esp[8], esp[7], esp[6], esp[5], esp[4], esp[3], esp[2], esp[1], esp[0], out[31], out[30], out[29], out[28], out[27], out[26], out[25], out[24], out[23], out[22], out[21], out[20], out[19], out[18], out[17], out[16], out[15], out[14], out[13], out[12], out[11], out[10], out[9], out[8], out[7], out[6], out[5], out[4], out[3], out[2], out[1], out[0]);","  tri32bit_4: tri32bit port map(lire[3], ebx[31], ebx[30], ebx[29], ebx[28], ebx[27], ebx[26], ebx[25], ebx[24], ebx[23], ebx[22], ebx[21], ebx[20], ebx[19], ebx[18], ebx[17], ebx[16], ebx[15], ebx[14], ebx[13], ebx[12], ebx[11], ebx[10], ebx[9], ebx[8], ebx[7], ebx[6], ebx[5], ebx[4], ebx[3], ebx[2], ebx[1], ebx[0], out[31], out[30], out[29], out[28], out[27], out[26], out[25], out[24], out[23], out[22], out[21], out[20], out[19], out[18], out[17], out[16], out[15], out[14], out[13], out[12], out[11], out[10], out[9], out[8], out[7], out[6], out[5], out[4], out[3], out[2], out[1], out[0]);","  tri32bit_5: tri32bit port map(lire[2], edx[31], edx[30], edx[29], edx[28], edx[27], edx[26], edx[25], edx[24], edx[23], edx[22], edx[21], edx[20], edx[19], edx[18], edx[17], edx[16], edx[15], edx[14], edx[13], edx[12], edx[11], edx[10], edx[9], edx[8], edx[7], edx[6], edx[5], edx[4], edx[3], edx[2], edx[1], edx[0], out[31], out[30], out[29], out[28], out[27], out[26], out[25], out[24], out[23], out[22], out[21], out[20], out[19], out[18], out[17], out[16], out[15], out[14], out[13], out[12], out[11], out[10], out[9], out[8], out[7], out[6], out[5], out[4], out[3], out[2], out[1], out[0]);","  tri32bit_6: tri32bit port map(lire[1], ecx[31], ecx[30], ecx[29], ecx[28], ecx[27], ecx[26], ecx[25], ecx[24], ecx[23], ecx[22], ecx[21], ecx[20], ecx[19], ecx[18], ecx[17], ecx[16], ecx[15], ecx[14], ecx[13], ecx[12], ecx[11], ecx[10], ecx[9], ecx[8], ecx[7], ecx[6], ecx[5], ecx[4], ecx[3], ecx[2], ecx[1], ecx[0], out[31], out[30], out[29], out[28], out[27], out[26], out[25], out[24], out[23], out[22], out[21], out[20], out[19], out[18], out[17], out[16], out[15], out[14], out[13], out[12], out[11], out[10], out[9], out[8], out[7], out[6], out[5], out[4], out[3], out[2], out[1], out[0]);","  tri32bit_7: tri32bit port map(lire[0], eax[31], eax[30], eax[29], eax[28], eax[27], eax[26], eax[25], eax[24], eax[23], eax[22], eax[21], eax[20], eax[19], eax[18], eax[17], eax[16], eax[15], eax[14], eax[13], eax[12], eax[11], eax[10], eax[9], eax[8], eax[7], eax[6], eax[5], eax[4], eax[3], eax[2], eax[1], eax[0], out[31], out[30], out[29], out[28], out[27], out[26], out[25], out[24], out[23], out[22], out[21], out[20], out[19], out[18], out[17], out[16], out[15], out[14], out[13], out[12], out[11], out[10], out[9], out[8], out[7], out[6], out[5], out[4], out[3], out[2], out[1], out[0]);",end registres_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'demux3_8{sch}',"entity demux3_8 is port(en, s[2], s[1], s[0]: in BIT; o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0]: out BIT);",  end demux3_8;,"",architecture demux3_8_BODY of demux3_8 is,"  component and4 port(a1, a2, a3, a4: in BIT; y: out BIT);",    end component;,  component inverter port(a: in BIT; y: out BIT);,    end component;,"","  signal PINV11, PINV10, PINV12, PINV9, PINV8, PINV7, PINV6, PINV5, PINV4, PINV3, ","    PINV2, PINV1: BIT;","",begin,"  and_8: and4 port map(en, PINV1, PINV5, PINV9, o[0]);","  and_9: and4 port map(en, s[0], PINV8, PINV11, o[1]);","  and_10: and4 port map(en, PINV3, s[1], PINV12, o[2]);","  and_11: and4 port map(en, s[0], s[1], PINV10, o[3]);","  and_12: and4 port map(en, PINV2, PINV6, s[2], o[4]);","  and_13: and4 port map(en, s[0], PINV7, s[2], o[5]);","  and_14: and4 port map(en, PINV4, s[1], s[2], o[6]);","  and_15: and4 port map(en, s[0], s[1], s[2], o[7]);","  PSEUDO_INVERT12: inverter port map(s[2], PINV12);","  PSEUDO_INVERT8: inverter port map(s[1], PINV8);","  PSEUDO_INVERT4: inverter port map(s[0], PINV4);","  PSEUDO_INVERT9: inverter port map(s[2], PINV9);","  PSEUDO_INVERT7: inverter port map(s[1], PINV7);","  PSEUDO_INVERT5: inverter port map(s[1], PINV5);","  PSEUDO_INVERT11: inverter port map(s[2], PINV11);","  PSEUDO_INVERT10: inverter port map(s[2], PINV10);","  PSEUDO_INVERT3: inverter port map(s[0], PINV3);","  PSEUDO_INVERT6: inverter port map(s[1], PINV6);","  PSEUDO_INVERT2: inverter port map(s[0], PINV2);","  PSEUDO_INVERT1: inverter port map(s[0], PINV1);",end demux3_8_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'reg32bit{sch}',"entity reg32bit is port(clr, d[31], d[30], d[29], d[28], d[27], d[26], d[25], d[24], d[23], d[22], d[21], d[20], d[19], d[18], d[17], d[16], d[15], d[14], d[13], d[12], d[11], d[10], d[9], d[8], d[7], d[6], d[5], d[4], d[3], d[2], d[1], d[0], ecrire, horloge: in BIT; q[31], q[30], q[29], q[28], q[27], q[26], q[25], q[24], q[23], q[22], q[21], q[20], q[19], q[18], q[17], q[16], q[15], q[14], q[13], q[12], q[11], q[10], q[9], q[8], q[7], q[6], q[5], q[4], q[3], q[2], q[1], q[0]: out BIT);",  end reg32bit;,"",architecture reg32bit_BODY of reg32bit is,  component buffer port(a: in BIT; y: out BIT);,    end component;,"  component drff port(i1, ck, clear: in BIT; q: out BIT);",    end component;,"","  signal net_270, net_239, ecrire_interne: BIT;","",begin,"  buf_0: buffer port map(net_270, ecrire_interne);","  buf_1: buffer port map(clr, net_239);","  ffdp_0: drff port map(d[31], ecrire_interne, net_239, q[31]);","  ffdp_17: drff port map(d[30], ecrire_interne, net_239, q[30]);","  ffdp_18: drff port map(d[29], ecrire_interne, net_239, q[29]);","  ffdp_19: drff port map(d[28], ecrire_interne, net_239, q[28]);","  ffdp_20: drff port map(d[27], ecrire_interne, net_239, q[27]);","  ffdp_21: drff port map(d[26], ecrire_interne, net_239, q[26]);","  ffdp_22: drff port map(d[25], ecrire_interne, net_239, q[25]);","  ffdp_23: drff port map(d[24], ecrire_interne, net_239, q[24]);","  ffdp_24: drff port map(d[23], ecrire_interne, net_239, q[23]);","  ffdp_25: drff port map(d[22], ecrire_interne, net_239, q[22]);","  ffdp_26: drff port map(d[21], ecrire_interne, net_239, q[21]);","  ffdp_27: drff port map(d[20], ecrire_interne, net_239, q[20]);","  ffdp_28: drff port map(d[19], ecrire_interne, net_239, q[19]);","  ffdp_29: drff port map(d[18], ecrire_interne, net_239, q[18]);","  ffdp_30: drff port map(d[17], ecrire_interne, net_239, q[17]);","  ffdp_31: drff port map(d[16], ecrire_interne, net_239, q[16]);","  ffdp_32: drff port map(d[15], ecrire_interne, net_239, q[15]);","  ffdp_33: drff port map(d[14], ecrire_interne, net_239, q[14]);","  ffdp_34: drff port map(d[13], ecrire_interne, net_239, q[13]);","  ffdp_35: drff port map(d[12], ecrire_interne, net_239, q[12]);","  ffdp_36: drff port map(d[11], ecrire_interne, net_239, q[11]);","  ffdp_37: drff port map(d[10], ecrire_interne, net_239, q[10]);","  ffdp_38: drff port map(d[9], ecrire_interne, net_239, q[9]);","  ffdp_39: drff port map(d[8], ecrire_interne, net_239, q[8]);","  ffdp_40: drff port map(d[7], ecrire_interne, net_239, q[7]);","  ffdp_41: drff port map(d[6], ecrire_interne, net_239, q[6]);","  ffdp_42: drff port map(d[5], ecrire_interne, net_239, q[5]);","  ffdp_43: drff port map(d[4], ecrire_interne, net_239, q[4]);","  ffdp_44: drff port map(d[3], ecrire_interne, net_239, q[3]);","  ffdp_45: drff port map(d[2], ecrire_interne, net_239, q[2]);","  ffdp_46: drff port map(d[1], ecrire_interne, net_239, q[1]);","  ffdp_47: drff port map(d[0], ecrire_interne, net_239, q[0]);","  ffdp_48: drff port map(ecrire, horloge, ecrire_interne, net_270);",end reg32bit_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'tri32bit{sch}',"entity tri32bit is port(en, in[31], in[30], in[29], in[28], in[27], in[26], in[25], in[24], in[23], in[22], in[21], in[20], in[19], in[18], in[17], in[16], in[15], in[14], in[13], in[12], in[11], in[10], in[9], in[8], in[7], in[6], in[5], in[4], in[3], in[2], in[1], in[0]: in BIT; out[31], out[30], out[29], out[28], out[27], out[26], out[25], out[24], out[23], out[22], out[21], out[20], out[19], out[18], out[17], out[16], out[15], out[14], out[13], out[12], out[11], out[10], out[9], out[8], out[7], out[6], out[5], out[4], out[3], out[2], out[1], out[0]: out BIT);",  end tri32bit;,"",architecture tri32bit_BODY of tri32bit is,"  component tri port(en, in_: in BIT; out_: out BIT);",    end component;,"","",begin,"  tri_0: tri port map(en, in[0], out[0]);","  tri_1: tri port map(en, in[1], out[1]);","  tri_2: tri port map(en, in[2], out[2]);","  tri_3: tri port map(en, in[3], out[3]);","  tri_4: tri port map(en, in[4], out[4]);","  tri_5: tri port map(en, in[5], out[5]);","  tri_6: tri port map(en, in[6], out[6]);","  tri_7: tri port map(en, in[7], out[7]);","  tri_8: tri port map(en, in[8], out[8]);","  tri_9: tri port map(en, in[9], out[9]);","  tri_10: tri port map(en, in[10], out[10]);","  tri_11: tri port map(en, in[11], out[11]);","  tri_12: tri port map(en, in[12], out[12]);","  tri_13: tri port map(en, in[13], out[13]);","  tri_14: tri port map(en, in[14], out[14]);","  tri_15: tri port map(en, in[15], out[15]);","  tri_16: tri port map(en, in[16], out[16]);","  tri_17: tri port map(en, in[17], out[17]);","  tri_18: tri port map(en, in[18], out[18]);","  tri_19: tri port map(en, in[19], out[19]);","  tri_20: tri port map(en, in[20], out[20]);","  tri_21: tri port map(en, in[21], out[21]);","  tri_22: tri port map(en, in[22], out[22]);","  tri_23: tri port map(en, in[23], out[23]);","  tri_24: tri port map(en, in[24], out[24]);","  tri_25: tri port map(en, in[25], out[25]);","  tri_26: tri port map(en, in[26], out[26]);","  tri_27: tri port map(en, in[27], out[27]);","  tri_28: tri port map(en, in[28], out[28]);","  tri_29: tri port map(en, in[29], out[29]);","  tri_30: tri port map(en, in[30], out[30]);","  tri_31: tri port map(en, in[31], out[31]);",end tri32bit_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'tri{sch}',"entity tri is port(en, in_: in BIT; out_: out BIT);",  end tri;,"",architecture tri_BODY of tri is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,  component inverter port(a: in BIT; y: out BIT);,    end component;,"","  signal gnd, vdd, net_22, net_25, net_1, net_19: BIT;","",begin,"  buf_0: inverter port map(in_, net_1);","  buf_1: inverter port map(en, net_25);",  gnd_0: ground port map(gnd);,"  nmos_1: nMOStran port map(net_1, net_22, out_);","  nmos_2: nMOStran port map(en, gnd, net_22);","  pmos_1: PMOStran port map(net_1, out_, net_19);","  pmos_2: PMOStran port map(net_25, net_19, vdd);",  pwr_0: power port map(vdd);,end tri_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell shift32;1{ic}
Cshift32;1{ic}||artwork|1189878235406|1189883763531|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NOpened-Thicker-Polygon|art@1||0|0|6|6|||SCHEM_function(D5G2;)Sshift32|trace()V[-3/-3,-3/3,3/3,3/-3,-3/-3]
Nschematic:Bus_Pin|pin@0||-5|2||||
Nschematic:Wire_Pin|pin@1||-3|2||||
Nschematic:Bus_Pin|pin@2||-5|0||||
Ngeneric:Invisible-Pin|pin@3||-3|0|1|1||
Nschematic:Bus_Pin|pin@4||5|0||||
Ngeneric:Invisible-Pin|pin@5||3|0|1|1||
Nschematic:Bus_Pin|pin@6||-5|-2||||
Ngeneric:Invisible-Pin|pin@7||-3|-2|1|1||
Aschematic:wire|net@0|||0|pin@1||-3|2|pin@0||-5|2
Aschematic:bus|net@1|||IJ0|pin@3||-3|0|pin@2||-5|0
Aschematic:bus|net@2|||IJ1800|pin@5||3|0|pin@4||5|0
Aschematic:bus|net@3|||IJ0|pin@7||-3|-2|pin@6||-5|-2
Edroite||D5G2;|pin@0||I
Ei[31:0]||D5G2;|pin@2||I
Eo[31:0]||D5G2;|pin@4||O
Eshift[4:0]||D5G2;|pin@6||I
X

# Cell shift32;1{net.als}
Cshift32;1{net.als}||artwork|1189876066656|1189877113468||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    sam. sept. 15, 2007 13:25:13",#-------------------------------------------------,"","model shift32(droite, i[31], i[30], i[29], i[28], i[27], i[26], i[25], i[24], i[23], i[22], i[21], i[20], i[19], i[18], i[17], i[16], i[15], i[14], i[13], i[12], i[11], i[10], i[9], i[8], i[7], i[6], i[5], i[4], i[3], i[2], i[1], i[0], shift[4], shift[3], shift[2], shift[1], shift[0], o[31], o[30], o[29], o[28], o[27], o[26], o[25], o[24], o[23], o[22], o[21], o[20], o[19], o[18], o[17], o[16], o[15], o[14], o[13], o[12], o[11], o[10], o[9], o[8], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0])",gnd_0: ground(gnd),"mux3_32b_0: mux3_32bit(i[31], i[30], i[29], i[28], i[27], i[26], i[25], i[24], i[23], i[22], i[21], i[20], i[19], i[18], i[17], i[16], i[15], i[14], i[13], i[12], i[11], i[10], i[9], i[8], i[7], i[6], i[5], i[4], i[3], i[2], i[1], i[0], i[30], i[29], i[28], i[27], i[26], i[25], i[24], i[23], i[22], i[21], i[20], i[19], i[18], i[17], i[16], i[15], i[14], i[13], i[12], i[11], i[10], i[9], i[8], i[7], i[6], i[5], i[4], i[3], i[2], i[1], i[0], gnd, zer_2, i[31], i[30], i[29], i[28], i[27], i[26], i[25], i[24], i[23], i[22], i[21], i[20], i[19], i[18], i[17], i[16], i[15], i[14], i[13], i[12], i[11], i[10], i[9], i[8], i[7], i[6], i[5], i[4], i[3], i[2], i[1], shift[0], droite, shift1[31], shift1[30], shift1[29], shift1[28], shift1[27], shift1[26], shift1[25], shift1[24], shift1[23], shift1[22], shift1[21], shift1[20], shift1[19], shift1[18], shift1[17], shift1[16], shift1[15], shift1[14], shift1[13], shift1[12], shift1[11], shift1[10], shift1[9], shift1[8], shift1[7], shift1[6], shift1[5], shift1[4], shift1[3], shift1[2], shift1[1], shift1[0])","mux3_32b_1: mux3_32bit(shift1[31], shift1[30], shift1[29], shift1[28], shift1[27], shift1[26], shift1[25], shift1[24], shift1[23], shift1[22], shift1[21], shift1[20], shift1[19], shift1[18], shift1[17], shift1[16], shift1[15], shift1[14], shift1[13], shift1[12], shift1[11], shift1[10], shift1[9], shift1[8], shift1[7], shift1[6], shift1[5], shift1[4], shift1[3], shift1[2], shift1[1], shift1[0], shift1[29], shift1[28], shift1[27], shift1[26], shift1[25], shift1[24], shift1[23], shift1[22], shift1[21], shift1[20], shift1[19], shift1[18], shift1[17], shift1[16], shift1[15], shift1[14], shift1[13], shift1[12], shift1[11], shift1[10], shift1[9], shift1[8], shift1[7], shift1[6], shift1[5], shift1[4], shift1[3], shift1[2], shift1[1], shift1[0], gnd, gnd, gnd, gnd, shift1[31], shift1[30], shift1[29], shift1[28], shift1[27], shift1[26], shift1[25], shift1[24], shift1[23], shift1[22], shift1[21], shift1[20], shift1[19], shift1[18], shift1[17], shift1[16], shift1[15], shift1[14], shift1[13], shift1[12], shift1[11], shift1[10], shift1[9], shift1[8], shift1[7], shift1[6], shift1[5], shift1[4], shift1[3], shift1[2], shift[1], droite, shift2[31], shift2[30], shift2[29], shift2[28], shift2[27], shift2[26], shift2[25], shift2[24], shift2[23], shift2[22], shift2[21], shift2[20], shift2[19], shift2[18], shift2[17], shift2[16], shift2[15], shift2[14], shift2[13], shift2[12], shift2[11], shift2[10], shift2[9], shift2[8], shift2[7], shift2[6], shift2[5], shift2[4], shift2[3], shift2[2], shift2[1], shift2[0])","mux3_32b_2: mux3_32bit(shift2[31], shift2[30], shift2[29], shift2[28], shift2[27], shift2[26], shift2[25], shift2[24], shift2[23], shift2[22], shift2[21], shift2[20], shift2[19], shift2[18], shift2[17], shift2[16], shift2[15], shift2[14], shift2[13], shift2[12], shift2[11], shift2[10], shift2[9], shift2[8], shift2[7], shift2[6], shift2[5], shift2[4], shift2[3], shift2[2], shift2[1], shift2[0], shift2[27], shift2[26], shift2[25], shift2[24], shift2[23], shift2[22], shift2[21], shift2[20], shift2[19], shift2[18], shift2[17], shift2[16], shift2[15], shift2[14], shift2[13], shift2[12], shift2[11], shift2[10], shift2[9], shift2[8], shift2[7], shift2[6], shift2[5], shift2[4], shift2[3], shift2[2], shift2[1], shift2[0], gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, shift2[31], shift2[30], shift2[29], shift2[28], shift2[27], shift2[26], shift2[25], shift2[24], shift2[23], shift2[22], shift2[21], shift2[20], shift2[19], shift2[18], shift2[17], shift2[16], shift2[15], shift2[14], shift2[13], shift2[12], shift2[11], shift2[10], shift2[9], shift2[8], shift2[7], shift2[6], shift2[5], shift2[4], shift[2], droite, shift4[31], shift4[30], shift4[29], shift4[28], shift4[27], shift4[26], shift4[25], shift4[24], shift4[23], shift4[22], shift4[21], shift4[20], shift4[19], shift4[18], shift4[17], shift4[16], shift4[15], shift4[14], shift4[13], shift4[12], shift4[11], shift4[10], shift4[9], shift4[8], shift4[7], shift4[6], shift4[5], shift4[4], shift4[3], shift4[2], shift4[1], shift4[0])","mux3_32b_3: mux3_32bit(shift4[31], shift4[30], shift4[29], shift4[28], shift4[27], shift4[26], shift4[25], shift4[24], shift4[23], shift4[22], shift4[21], shift4[20], shift4[19], shift4[18], shift4[17], shift4[16], shift4[15], shift4[14], shift4[13], shift4[12], shift4[11], shift4[10], shift4[9], shift4[8], shift4[7], shift4[6], shift4[5], shift4[4], shift4[3], shift4[2], shift4[1], shift4[0], shift4[23], shift4[22], shift4[21], shift4[20], shift4[19], shift4[18], shift4[17], shift4[16], shift4[15], shift4[14], shift4[13], shift4[12], shift4[11], shift4[10], shift4[9], shift4[8], shift4[7], shift4[6], shift4[5], shift4[4], shift4[3], shift4[2], shift4[1], shift4[0], gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, shift4[31], shift4[30], shift4[29], shift4[28], shift4[27], shift4[26], shift4[25], shift4[24], shift4[23], shift4[22], shift4[21], shift4[20], shift4[19], shift4[18], shift4[17], shift4[16], shift4[15], shift4[14], shift4[13], shift4[12], shift4[11], shift4[10], shift4[9], shift4[8], shift[3], droite, shift8[31], shift8[30], shift8[29], shift8[28], shift8[27], shift8[26], shift8[25], shift8[24], shift8[23], shift8[22], shift8[21], shift8[20], shift8[19], shift8[18], shift8[17], shift8[16], shift8[15], shift8[14], shift8[13], shift8[12], shift8[11], shift8[10], shift8[9], shift8[8], shift8[7], shift8[6], shift8[5], shift8[4], shift8[3], shift8[2], shift8[1], shift8[0])","mux3_32b_4: mux3_32bit(shift8[31], shift8[30], shift8[29], shift8[28], shift8[27], shift8[26], shift8[25], shift8[24], shift8[23], shift8[22], shift8[21], shift8[20], shift8[19], shift8[18], shift8[17], shift8[16], shift8[15], shift8[14], shift8[13], shift8[12], shift8[11], shift8[10], shift8[9], shift8[8], shift8[7], shift8[6], shift8[5], shift8[4], shift8[3], shift8[2], shift8[1], shift8[0], shift8[15], shift8[14], shift8[13], shift8[12], shift8[11], shift8[10], shift8[9], shift8[8], shift8[7], shift8[6], shift8[5], shift8[4], shift8[3], shift8[2], shift8[1], shift8[0], gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, shift8[31], shift8[30], shift8[29], shift8[28], shift8[27], shift8[26], shift8[25], shift8[24], shift8[23], shift8[22], shift8[21], shift8[20], shift8[19], shift8[18], shift8[17], shift8[16], shift[4], droite, o[31], o[30], o[29], o[28], o[27], o[26], o[25], o[24], o[23], o[22], o[21], o[20], o[19], o[18], o[17], o[16], o[15], o[14], o[13], o[12], o[11], o[10], o[9], o[8], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0])","",#********* End of netlist *******************,#< ground,#< mux3_32bit]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell shift32;1{sch}
Cshift32;1{sch}||schematic|1189874124781|1190219015157|
Ngeneric:Facet-Center|art@0||0|0||||AV
NWire_Con|conn@0||-20|-7||||
NGround|gnd@0||-20|-10||||
Imux3_32bit;1{ic}|mux3_32b@0||-12|6|||D5G4;
Imux3_32bit;1{ic}|mux3_32b@1||7|6|||D5G4;
Imux3_32bit;1{ic}|mux3_32b@2||26|6|||D5G4;
Imux3_32bit;1{ic}|mux3_32b@3||45|6|||D5G4;
Imux3_32bit;1{ic}|mux3_32b@4||64|6|||D5G4;
NBus_Pin|pin@1||-28|8||||
NBus_Pin|pin@2||-6|6||||
NBus_Pin|pin@3||-7|4||||
NBus_Pin|pin@4||-7|6||||
NBus_Pin|pin@5||-7|8||||
NBus_Pin|pin@6||-7|5||||
NBus_Pin|pin@7||-20|-5||||
NBus_Pin|pin@8||13|6||||
NBus_Pin|pin@9||12|4||||
NBus_Pin|pin@10||12|6||||
NBus_Pin|pin@11||12|8||||
NBus_Pin|pin@12||12|5||||
NBus_Pin|pin@13||32|6||||
NBus_Pin|pin@14||31|4||||
NBus_Pin|pin@15||31|6||||
NBus_Pin|pin@16||31|8||||
NBus_Pin|pin@17||31|5||||
Ngeneric:Invisible-Pin|pin@18||-12|12|||||ART_message(D5G1.5;)Sshift 1 bit ?
Ngeneric:Invisible-Pin|pin@19||7|12|||||ART_message(D5G1.5;)Sshift 2 bits ?
Ngeneric:Invisible-Pin|pin@20||26|12|||||ART_message(D5G1.5;)Sshift 4 bits ?
Ngeneric:Invisible-Pin|pin@21||45|12|||||ART_message(D5G1.5;)Sshift 8 bits ?
NBus_Pin|pin@22||51|6||||
NBus_Pin|pin@23||50|4||||
NBus_Pin|pin@24||50|6||||
NBus_Pin|pin@25||50|8||||
NBus_Pin|pin@26||50|5||||
Ngeneric:Invisible-Pin|pin@27||64|12|||||ART_message(D5G1.5;)Sshift 16 bits ?
NBus_Pin|pin@28||-12|-1||||
NBus_Pin|pin@29||7|-1||||
NBus_Pin|pin@30||26|-1||||
NBus_Pin|pin@31||45|-1||||
NBus_Pin|pin@32||64|-1||||
NBus_Pin|pin@33||-25|6||||
NBus_Pin|pin@34||-16|6||||
NBus_Pin|pin@38||-26|8||||
NBus_Pin|pin@39||-26|6||||
NBus_Pin|pin@40||-26|4||||
NBus_Pin|pin@41||-26|5||||
NBus_Pin|pin@43||64|-2||||
NWire_Pin|pin@44||-28|0||||
NWire_Pin|pin@45||63|0||||
NBus_Pin|pin@46||71|6||||
NBus_Pin|pin@47||-28|-2||||
Ngeneric:Invisible-Pin|pin@48||9|24|||||ART_message(D5G2;)S["Décalleur en barillet (\"barrel shifter\") 32 bits","(acétate 27, et pages 286-287 de Heuring&Jordan)"]
Ngeneric:Invisible-Pin|pin@49||-31|16|||||ART_message(D6G1.5;)S["Contrairement à la figure du livre, ici on veut pouvoir décaler à gauche et à droite (le signal \"droite\" est 1 pour décaler à droite, et 0 pour décaler à gauche)","Chaque cellule est donc un multiplexeur 3à1, plutôt que 2à1."]
Ishift32;1{ic}|shift32@0||46|23|||D5G4;
Abus|i[30:0],zero[0]|D5G1;||IJ1800|pin@33||-25|6|pin@34||-16|6
Abus|i[31:0]|D5G1;||IJ0|mux3_32b@0|i0[31:0]|-16|8|pin@38||-26|8
Abus|net@5|||IJ1800|mux3_32b@0|o[31:0]|-8|6|pin@4||-7|6
Abus|net@6|||IJ2700|pin@4||-7|6|pin@5||-7|8
Abus|net@8|||IJ2700|pin@3||-7|4|pin@6||-7|5
Awire|net@9|||2700|gnd@0||-20|-8|conn@0||-20|-7
Abus|net@10|||IJ2700|pin@10||12|6|pin@11||12|8
Abus|net@11|||IJ2700|pin@9||12|4|pin@12||12|5
Abus|net@12|||IJ0|pin@10||12|6|mux3_32b@1|o[31:0]|11|6
Abus|net@13|||IJ2700|pin@15||31|6|pin@16||31|8
Abus|net@14|||IJ2700|pin@14||31|4|pin@17||31|5
Abus|net@15|||IJ0|pin@15||31|6|mux3_32b@2|o[31:0]|30|6
Abus|net@16|||IJ2700|pin@24||50|6|pin@25||50|8
Abus|net@17|||IJ2700|pin@23||50|4|pin@26||50|5
Abus|net@18|||IJ1800|mux3_32b@3|o[31:0]|49|6|pin@24||50|6
Abus|net@24|||IJ0|pin@34||-16|6|mux3_32b@0|i1[31:0]|-16|6
Abus|net@29|||IJ0|pin@38||-26|8|pin@1||-28|8
Abus|net@30|||IJ900|pin@38||-26|8|pin@39||-26|6
Abus|net@32|||IJ2700|pin@40||-26|4|pin@41||-26|5
Abus|net@34|||IJ1800|pin@47||-28|-2|pin@43||64|-2
Awire|net@35|||1800|pin@44||-28|0|pin@45||63|0
Abus|net@36|||IJ1800|mux3_32b@4|o[31:0]|68|6|pin@46||71|6
Abus|shift[0],droite|D5G1;||IJ900|mux3_32b@0|s[1:0]|-12|2|pin@28||-12|-1
Abus|shift[1],droite|D5G1;||IJ900|mux3_32b@1|s[1:0]|7|2|pin@29||7|-1
Abus|shift[2],droite|D5G1;||IJ900|mux3_32b@2|s[1:0]|26|2|pin@30||26|-1
Abus|shift[3],droite|D5G1;||IJ900|mux3_32b@3|s[1:0]|45|2|pin@31||45|-1
Abus|shift[4],droite|D5G1;||IJ900|mux3_32b@4|s[1:0]|64|2|pin@32||64|-1
Abus|shift1[29:0],zero[1:0]|D5G1;||IJ0|mux3_32b@1|i1[31:0]|3|6|pin@2||-6|6
Abus|shift1[31:0]|D5G1;||IJ1800|pin@5||-7|8|mux3_32b@1|i0[31:0]|3|8
Abus|shift2[27:0],zero[3:0]|D5G1;||IJ0|mux3_32b@2|i1[31:0]|22|6|pin@8||13|6
Abus|shift2[31:0]|D5G1;||IJ1800|pin@11||12|8|mux3_32b@2|i0[31:0]|22|8
Abus|shift4[23:0],zero[7:0]|D5G1;||IJ0|mux3_32b@3|i1[31:0]|41|6|pin@13||32|6
Abus|shift4[31:0]|D5G1;||IJ1800|pin@16||31|8|mux3_32b@3|i0[31:0]|41|8
Abus|shift8[15:0],zero[15:0]|D5G1;||IJ0|mux3_32b@4|i1[31:0]|60|6|pin@22||51|6
Abus|shift8[31:0]|D5G1;||IJ1800|pin@25||50|8|mux3_32b@4|i0[31:0]|60|8
Abus|zero[0],i[31:1]|D5G1;||IJ0|mux3_32b@0|i3[31:0]|-16|4|pin@40||-26|4
Abus|zero[1:0],shift1[31:2]|D5G1;||IJ0|mux3_32b@1|i3[31:0]|3|4|pin@3||-7|4
Abus|zero[3:0],shift2[31:4]|D5G1;||IJ0|mux3_32b@2|i3[31:0]|22|4|pin@9||12|4
Abus|zero[7:0],shift4[31:8]|D5G1;||IJ0|mux3_32b@3|i3[31:0]|41|4|pin@14||31|4
Abus|zero[15:0],shift8[31:16]|D5G1;||IJ0|mux3_32b@4|i3[31:0]|60|4|pin@23||50|4
Abus|zero[31:0]|D5G1;Y1;||FIJ2700|conn@0||-20|-7|pin@7||-20|-5
Edroite||D5G2;|pin@44||I
Ei[31:0]||D5G2;|pin@1||I
Eo[31:0]||D5G2;|pin@46||O
Eshift[4:0]||D5G2;|pin@47||I
X

# Cell shift32;1{vhdl}
Cshift32;1{vhdl}||artwork|1189876066640|1189877113468||FACET_message()S[-- VHDL automatically generated by Electric 8.05 for cell 'shift32{sch}',"entity shift32 is port(droite, i[31], i[30], i[29], i[28], i[27], i[26], i[25], i[24], i[23], i[22], i[21], i[20], i[19], i[18], i[17], i[16], i[15], i[14], i[13], i[12], i[11], i[10], i[9], i[8], i[7], i[6], i[5], i[4], i[3], i[2], i[1], i[0], shift[4], shift[3], shift[2], shift[1], shift[0]: in BIT; o[31], o[30], o[29], o[28], o[27], o[26], o[25], o[24], o[23], o[22], o[21], o[20], o[19], o[18], o[17], o[16], o[15], o[14], o[13], o[12], o[11], o[10], o[9], o[8], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0]: out BIT);",  end shift32;,"",architecture shift32_BODY of shift32 is,  component ground port(gnd: out BIT);,    end component;,"  component mux3_32bit port(i0_1[31], i0_1[30], i0_1[29], i0_1[28], i0_1[27], i0_1[26], i0_1[25], i0_1[24], i0_1[23], i0_1[22], i0_1[21], i0_1[20], i0_1[19], i0_1[18], i0_1[17], i0_1[16], i0_1[15], i0_1[14], i0_1[13], i0_1[12], i0_1[11], i0_1[10], i0_1[9], i0_1[8], i0_1[7], i0_1[6], i0_1[5], i0_1[4], i0_1[3], i0_1[2], i0_1[1], i0_1[0], i2[31], i2[30], i2[29], i2[28], i2[27], i2[26], i2[25], i2[24], i2[23], i2[22], i2[21], i2[20], i2[19], i2[18], i2[17], i2[16], i2[15], i2[14], i2[13], i2[12], i2[11], i2[10], i2[9], i2[8], i2[7], i2[6], i2[5], i2[4], i2[3], i2[2], i2[1], i2[0], i3[31], i3[30], i3[29], i3[28], i3[27], i3[26], i3[25], i3[24], i3[23], i3[22], i3[21], i3[20], i3[19], i3[18], i3[17], i3[16], i3[15], i3[14], i3[13], i3[12], i3[11], i3[10], i3[9], i3[8], i3[7], i3[6], i3[5], i3[4], i3[3], i3[2], i3[1], i3[0], s[1], s[0]: in BIT; o[31], o[30], o[29], o[28], o[27], o[26], o[25], o[24], o[23], o[22], o[21], o[20], o[19], o[18], o[17], o[16], o[15], o[14], o[13], o[12], o[11], o[10], o[9], o[8], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0]: out BIT);",    end component;,"","  signal shift1[5], shift2[30], shift2[10], shift1[27], shift2[1], shift4[3], ","    shift1[13], shift1[12], shift1[6], shift2[31], shift1[26], shift2[11], ","    shift2[0], shift4[2], zer_2, shift4[10], shift8[30], shift1[7], shift4[30], ","    shift1[25], shift8[8], shift8[10], shift4[1], shift1[15], gnd, shift4[11], ","    shift1[8], shift8[31], shift4[31], shift8[11], shift1[24], shift8[9], ","    shift4[0], shift1[14], shift1[9], shift1[23], shift2[20], shift8[22], ","    shift4[22], shift8[23], shift1[22], shift2[21], shift4[23], shift1[21], ","    shift2[22], shift8[20], shift1[11], shift4[20], shift1[20], shift2[23], ","    shift8[21], shift1[10], shift4[21], shift2[27], shift2[8], shift4[16], ","    shift8[16], shift4[26], shift2[13], shift8[26], shift8[2], shift1[30], ","    shift2[26], shift4[17], shift8[3], shift8[17], shift2[12], shift4[27], ","    shift2[9], shift1[31], shift8[27], shift2[6], shift4[18], shift2[25], ","    shift2[15], shift4[24], shift8[18], shift1[0], shift4[9], shift8[0], ","    shift8[24], shift4[19], shift2[7], shift4[25], shift2[14], shift8[19], ","    shift4[8], shift2[24], shift8[1], shift8[25], shift1[17], shift8[12], ","    shift2[17], shift2[4], shift8[6], shift4[12], shift1[2], shift4[7], ","    shift4[6], shift2[16], shift8[13], shift1[16], shift8[7], shift2[5], ","    shift4[13], shift1[1], shift8[14], shift2[19], shift1[19], shift4[5], ","    shift2[29], shift8[4], shift1[29], shift2[2], shift8[28], shift1[4], ","    shift4[14], shift4[28], shift8[15], shift1[18], shift2[18], shift4[4], ","    shift8[5], shift1[28], shift2[28], shift2[3], shift8[29], shift4[15], ","    shift1[3], shift4[29]: BIT;","",begin,  gnd_0: ground port map(gnd);,"  mux3_32b_0: mux3_32bit port map(i[31], i[30], i[29], i[28], i[27], i[26], i[25], i[24], i[23], i[22], i[21], i[20], i[19], i[18], i[17], i[16], i[15], i[14], i[13], i[12], i[11], i[10], i[9], i[8], i[7], i[6], i[5], i[4], i[3], i[2], i[1], i[0], i[30], i[29], i[28], i[27], i[26], i[25], i[24], i[23], i[22], i[21], i[20], i[19], i[18], i[17], i[16], i[15], i[14], i[13], i[12], i[11], i[10], i[9], i[8], i[7], i[6], i[5], i[4], i[3], i[2], i[1], i[0], gnd, zer_2, i[31], i[30], i[29], i[28], i[27], i[26], i[25], i[24], i[23], i[22], i[21], i[20], i[19], i[18], i[17], i[16], i[15], i[14], i[13], i[12], i[11], i[10], i[9], i[8], i[7], i[6], i[5], i[4], i[3], i[2], i[1], shift[0], droite, shift1[31], shift1[30], shift1[29], shift1[28], shift1[27], shift1[26], shift1[25], shift1[24], shift1[23], shift1[22], shift1[21], shift1[20], shift1[19], shift1[18], shift1[17], shift1[16], shift1[15], shift1[14], shift1[13], shift1[12], shift1[11], shift1[10], shift1[9], shift1[8], shift1[7], shift1[6], shift1[5], shift1[4], shift1[3], shift1[2], shift1[1], shift1[0]);","  mux3_32b_1: mux3_32bit port map(shift1[31], shift1[30], shift1[29], shift1[28], shift1[27], shift1[26], shift1[25], shift1[24], shift1[23], shift1[22], shift1[21], shift1[20], shift1[19], shift1[18], shift1[17], shift1[16], shift1[15], shift1[14], shift1[13], shift1[12], shift1[11], shift1[10], shift1[9], shift1[8], shift1[7], shift1[6], shift1[5], shift1[4], shift1[3], shift1[2], shift1[1], shift1[0], shift1[29], shift1[28], shift1[27], shift1[26], shift1[25], shift1[24], shift1[23], shift1[22], shift1[21], shift1[20], shift1[19], shift1[18], shift1[17], shift1[16], shift1[15], shift1[14], shift1[13], shift1[12], shift1[11], shift1[10], shift1[9], shift1[8], shift1[7], shift1[6], shift1[5], shift1[4], shift1[3], shift1[2], shift1[1], shift1[0], gnd, gnd, gnd, gnd, shift1[31], shift1[30], shift1[29], shift1[28], shift1[27], shift1[26], shift1[25], shift1[24], shift1[23], shift1[22], shift1[21], shift1[20], shift1[19], shift1[18], shift1[17], shift1[16], shift1[15], shift1[14], shift1[13], shift1[12], shift1[11], shift1[10], shift1[9], shift1[8], shift1[7], shift1[6], shift1[5], shift1[4], shift1[3], shift1[2], shift[1], droite, shift2[31], shift2[30], shift2[29], shift2[28], shift2[27], shift2[26], shift2[25], shift2[24], shift2[23], shift2[22], shift2[21], shift2[20], shift2[19], shift2[18], shift2[17], shift2[16], shift2[15], shift2[14], shift2[13], shift2[12], shift2[11], shift2[10], shift2[9], shift2[8], shift2[7], shift2[6], shift2[5], shift2[4], shift2[3], shift2[2], shift2[1], shift2[0]);","  mux3_32b_2: mux3_32bit port map(shift2[31], shift2[30], shift2[29], shift2[28], shift2[27], shift2[26], shift2[25], shift2[24], shift2[23], shift2[22], shift2[21], shift2[20], shift2[19], shift2[18], shift2[17], shift2[16], shift2[15], shift2[14], shift2[13], shift2[12], shift2[11], shift2[10], shift2[9], shift2[8], shift2[7], shift2[6], shift2[5], shift2[4], shift2[3], shift2[2], shift2[1], shift2[0], shift2[27], shift2[26], shift2[25], shift2[24], shift2[23], shift2[22], shift2[21], shift2[20], shift2[19], shift2[18], shift2[17], shift2[16], shift2[15], shift2[14], shift2[13], shift2[12], shift2[11], shift2[10], shift2[9], shift2[8], shift2[7], shift2[6], shift2[5], shift2[4], shift2[3], shift2[2], shift2[1], shift2[0], gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, shift2[31], shift2[30], shift2[29], shift2[28], shift2[27], shift2[26], shift2[25], shift2[24], shift2[23], shift2[22], shift2[21], shift2[20], shift2[19], shift2[18], shift2[17], shift2[16], shift2[15], shift2[14], shift2[13], shift2[12], shift2[11], shift2[10], shift2[9], shift2[8], shift2[7], shift2[6], shift2[5], shift2[4], shift[2], droite, shift4[31], shift4[30], shift4[29], shift4[28], shift4[27], shift4[26], shift4[25], shift4[24], shift4[23], shift4[22], shift4[21], shift4[20], shift4[19], shift4[18], shift4[17], shift4[16], shift4[15], shift4[14], shift4[13], shift4[12], shift4[11], shift4[10], shift4[9], shift4[8], shift4[7], shift4[6], shift4[5], shift4[4], shift4[3], shift4[2], shift4[1], shift4[0]);","  mux3_32b_3: mux3_32bit port map(shift4[31], shift4[30], shift4[29], shift4[28], shift4[27], shift4[26], shift4[25], shift4[24], shift4[23], shift4[22], shift4[21], shift4[20], shift4[19], shift4[18], shift4[17], shift4[16], shift4[15], shift4[14], shift4[13], shift4[12], shift4[11], shift4[10], shift4[9], shift4[8], shift4[7], shift4[6], shift4[5], shift4[4], shift4[3], shift4[2], shift4[1], shift4[0], shift4[23], shift4[22], shift4[21], shift4[20], shift4[19], shift4[18], shift4[17], shift4[16], shift4[15], shift4[14], shift4[13], shift4[12], shift4[11], shift4[10], shift4[9], shift4[8], shift4[7], shift4[6], shift4[5], shift4[4], shift4[3], shift4[2], shift4[1], shift4[0], gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, shift4[31], shift4[30], shift4[29], shift4[28], shift4[27], shift4[26], shift4[25], shift4[24], shift4[23], shift4[22], shift4[21], shift4[20], shift4[19], shift4[18], shift4[17], shift4[16], shift4[15], shift4[14], shift4[13], shift4[12], shift4[11], shift4[10], shift4[9], shift4[8], shift[3], droite, shift8[31], shift8[30], shift8[29], shift8[28], shift8[27], shift8[26], shift8[25], shift8[24], shift8[23], shift8[22], shift8[21], shift8[20], shift8[19], shift8[18], shift8[17], shift8[16], shift8[15], shift8[14], shift8[13], shift8[12], shift8[11], shift8[10], shift8[9], shift8[8], shift8[7], shift8[6], shift8[5], shift8[4], shift8[3], shift8[2], shift8[1], shift8[0]);","  mux3_32b_4: mux3_32bit port map(shift8[31], shift8[30], shift8[29], shift8[28], shift8[27], shift8[26], shift8[25], shift8[24], shift8[23], shift8[22], shift8[21], shift8[20], shift8[19], shift8[18], shift8[17], shift8[16], shift8[15], shift8[14], shift8[13], shift8[12], shift8[11], shift8[10], shift8[9], shift8[8], shift8[7], shift8[6], shift8[5], shift8[4], shift8[3], shift8[2], shift8[1], shift8[0], shift8[15], shift8[14], shift8[13], shift8[12], shift8[11], shift8[10], shift8[9], shift8[8], shift8[7], shift8[6], shift8[5], shift8[4], shift8[3], shift8[2], shift8[1], shift8[0], gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, gnd, shift8[31], shift8[30], shift8[29], shift8[28], shift8[27], shift8[26], shift8[25], shift8[24], shift8[23], shift8[22], shift8[21], shift8[20], shift8[19], shift8[18], shift8[17], shift8[16], shift[4], droite, o[31], o[30], o[29], o[28], o[27], o[26], o[25], o[24], o[23], o[22], o[21], o[20], o[19], o[18], o[17], o[16], o[15], o[14], o[13], o[12], o[11], o[10], o[9], o[8], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0]);",end shift32_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'mux3_32bit{sch}',"entity mux3_32bit is port(i0_1[31], i0_1[30], i0_1[29], i0_1[28], i0_1[27], i0_1[26], i0_1[25], i0_1[24], i0_1[23], i0_1[22], i0_1[21], i0_1[20], i0_1[19], i0_1[18], i0_1[17], i0_1[16], i0_1[15], i0_1[14], i0_1[13], i0_1[12], i0_1[11], i0_1[10], i0_1[9], i0_1[8], i0_1[7], i0_1[6], i0_1[5], i0_1[4], i0_1[3], i0_1[2], i0_1[1], i0_1[0], i2[31], i2[30], i2[29], i2[28], i2[27], i2[26], i2[25], i2[24], i2[23], i2[22], i2[21], i2[20], i2[19], i2[18], i2[17], i2[16], i2[15], i2[14], i2[13], i2[12], i2[11], i2[10], i2[9], i2[8], i2[7], i2[6], i2[5], i2[4], i2[3], i2[2], i2[1], i2[0], i3[31], i3[30], i3[29], i3[28], i3[27], i3[26], i3[25], i3[24], i3[23], i3[22], i3[21], i3[20], i3[19], i3[18], i3[17], i3[16], i3[15], i3[14], i3[13], i3[12], i3[11], i3[10], i3[9], i3[8], i3[7], i3[6], i3[5], i3[4], i3[3], i3[2], i3[1], i3[0], s[1], s[0]: in BIT; o[31], o[30], o[29], o[28], o[27], o[26], o[25], o[24], o[23], o[22], o[21], o[20], o[19], o[18], o[17], o[16], o[15], o[14], o[13], o[12], o[11], o[10], o[9], o[8], o[7], o[6], o[5], o[4], o[3], o[2], o[1], o[0]: out BIT);",  end mux3_32bit;,"",architecture mux3_32bit_BODY of mux3_32bit is,  component buffer port(a: in BIT; y: out BIT);,    end component;,"  component mux3_1 port(i0_1, i2, i3, s[1], s[0]: in BIT; o: out BIT);",    end component;,"","  signal s_[0], s_[1]: BIT;","",begin,"  buf_0: buffer port map(s[1], s_[1]);","  buf_1: buffer port map(s[0], s_[0]);","  mux3_1_0: mux3_1 port map(i0_1[0], i2[0], i3[0], s_[1], s_[0], o[0]);","  mux3_1_1: mux3_1 port map(i0_1[1], i2[1], i3[1], s_[1], s_[0], o[1]);","  mux3_1_2: mux3_1 port map(i0_1[2], i2[2], i3[2], s_[1], s_[0], o[2]);","  mux3_1_3: mux3_1 port map(i0_1[3], i2[3], i3[3], s_[1], s_[0], o[3]);","  mux3_1_4: mux3_1 port map(i0_1[4], i2[4], i3[4], s_[1], s_[0], o[4]);","  mux3_1_5: mux3_1 port map(i0_1[5], i2[5], i3[5], s_[1], s_[0], o[5]);","  mux3_1_6: mux3_1 port map(i0_1[6], i2[6], i3[6], s_[1], s_[0], o[6]);","  mux3_1_7: mux3_1 port map(i0_1[7], i2[7], i3[7], s_[1], s_[0], o[7]);","  mux3_1_8: mux3_1 port map(i0_1[8], i2[8], i3[8], s_[1], s_[0], o[8]);","  mux3_1_9: mux3_1 port map(i0_1[9], i2[9], i3[9], s_[1], s_[0], o[9]);","  mux3_1_10: mux3_1 port map(i0_1[10], i2[10], i3[10], s_[1], s_[0], o[10]);","  mux3_1_11: mux3_1 port map(i0_1[11], i2[11], i3[11], s_[1], s_[0], o[11]);","  mux3_1_12: mux3_1 port map(i0_1[12], i2[12], i3[12], s_[1], s_[0], o[12]);","  mux3_1_13: mux3_1 port map(i0_1[13], i2[13], i3[13], s_[1], s_[0], o[13]);","  mux3_1_14: mux3_1 port map(i0_1[14], i2[14], i3[14], s_[1], s_[0], o[14]);","  mux3_1_15: mux3_1 port map(i0_1[15], i2[15], i3[15], s_[1], s_[0], o[15]);","  mux3_1_16: mux3_1 port map(i0_1[16], i2[16], i3[16], s_[1], s_[0], o[16]);","  mux3_1_17: mux3_1 port map(i0_1[17], i2[17], i3[17], s_[1], s_[0], o[17]);","  mux3_1_18: mux3_1 port map(i0_1[18], i2[18], i3[18], s_[1], s_[0], o[18]);","  mux3_1_19: mux3_1 port map(i0_1[19], i2[19], i3[19], s_[1], s_[0], o[19]);","  mux3_1_20: mux3_1 port map(i0_1[20], i2[20], i3[20], s_[1], s_[0], o[20]);","  mux3_1_21: mux3_1 port map(i0_1[21], i2[21], i3[21], s_[1], s_[0], o[21]);","  mux3_1_22: mux3_1 port map(i0_1[22], i2[22], i3[22], s_[1], s_[0], o[22]);","  mux3_1_23: mux3_1 port map(i0_1[23], i2[23], i3[23], s_[1], s_[0], o[23]);","  mux3_1_24: mux3_1 port map(i0_1[24], i2[24], i3[24], s_[1], s_[0], o[24]);","  mux3_1_25: mux3_1 port map(i0_1[25], i2[25], i3[25], s_[1], s_[0], o[25]);","  mux3_1_26: mux3_1 port map(i0_1[26], i2[26], i3[26], s_[1], s_[0], o[26]);","  mux3_1_27: mux3_1 port map(i0_1[27], i2[27], i3[27], s_[1], s_[0], o[27]);","  mux3_1_28: mux3_1 port map(i0_1[28], i2[28], i3[28], s_[1], s_[0], o[28]);","  mux3_1_29: mux3_1 port map(i0_1[29], i2[29], i3[29], s_[1], s_[0], o[29]);","  mux3_1_30: mux3_1 port map(i0_1[30], i2[30], i3[30], s_[1], s_[0], o[30]);","  mux3_1_31: mux3_1 port map(i0_1[31], i2[31], i3[31], s_[1], s_[0], o[31]);",end mux3_32bit_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'mux3_1{sch}',"entity mux3_1 is port(i0_1, i2, i3, s[1], s[0]: in BIT; o: out BIT);",  end mux3_1;,"",architecture mux3_1_BODY of mux3_1 is,  component inverter port(a: in BIT; y: out BIT);,    end component;,"  component nand2 port(a1, a2: in BIT; y: out BIT);",    end component;,"  component nand3 port(a1, a2, a3: in BIT; y: out BIT);",    end component;,"","  signal net_21, net_46, net_24, PINV5, PINV4: BIT;","",begin,"  and_0: nand2 port map(i0_1, PINV4, net_21);","  and_1: nand3 port map(i2, s[1], PINV5, net_24);","  and_2: nand3 port map(net_21, net_24, net_46, o);","  and_3: nand3 port map(s[1], s[0], i3, net_46);","  PSEUDO_INVERT5: inverter port map(s[0], PINV5);","  PSEUDO_INVERT4: inverter port map(s[1], PINV4);",end mux3_1_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell testALS1;1{ic}
CtestALS1;1{ic}||artwork|1189544539750|1189697946359|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NOpened-Thicker-Polygon|art@1||0|0|6|10|||SCHEM_function(D5G2;)StestALS1|trace()V[-3/-5,-3/5,3/5,3/-5,-3/-5]
Nschematic:Bus_Pin|pin@0||-5|1||||
Nschematic:Wire_Pin|pin@1||-3|1||||
Nschematic:Bus_Pin|pin@2||-5|-1||||
Nschematic:Wire_Pin|pin@3||-3|-1||||
Nschematic:Bus_Pin|pin@4||5|0||||
Nschematic:Wire_Pin|pin@5||3|0||||
Nschematic:Bus_Pin|pin@6||-6|2||||
Nschematic:Wire_Pin|pin@7||-4|2||||
Nschematic:Bus_Pin|pin@8||-6|-5||||
Nschematic:Wire_Pin|pin@9||-6|-3||||
Nschematic:Bus_Pin|pin@10||5|3||||
Nschematic:Wire_Pin|pin@11||3|3||||
Nschematic:Bus_Pin|pin@12||3|-2||||
Nschematic:Wire_Pin|pin@13||1|-2||||
Aschematic:wire|net@0|||0|pin@1||-3|1|pin@0||-5|1
Aschematic:wire|net@1|||0|pin@3||-3|-1|pin@2||-5|-1
Aschematic:wire|net@2|||1800|pin@5||3|0|pin@4||5|0
Aschematic:wire|net@3|||0|pin@7||-4|2|pin@6||-6|2
Aschematic:wire|net@4|||900|pin@9||-6|-3|pin@8||-6|-5
Aschematic:wire|net@5|||1800|pin@11||3|3|pin@10||5|3
Aschematic:wire|net@6|||1800|pin@13||1|-2|pin@12||3|-2
Eb||D5G2;|pin@6||U
Eclk||D5G2;|pin@0||I
Eclr||D5G2;|pin@8||U
Ed||D5G2;|pin@2||I
Een0||D5G2;|pin@12||U
Een1||D5G2;|pin@10||U
Eq||D5G2;|pin@4||O
X

# Cell testALS1;1{net.als}
CtestALS1;1{net.als}||artwork|1189544454687|1190037374671||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    lun. sept. 17, 2007 09:56:14",#-------------------------------------------------,"","model testALS1(b, clk, clr, d, en0, en1, q)","buf_0: inverter(net_3, net_4)","ffdp_0: drff(d, clk, clr, q)",gnd_0: ground(gnd),pwr_1: power(vdd),"xor_0: xor2(PINV2, a, o)","tri_0: tri(en1, vdd, bus1)","tri_1: tri(en1, vdd, bus2)","tri_2: tri(en0, gnd, bus2)","tri_4: tri(gnd, gnd, bus2)","tri_5: tri(en0, gnd, bus1)","PSEUDO_INVERT2: inverter(b, PINV2)","",#********* End of netlist *******************,#< inverter,#< drff,#< ground,#< power,#< xor2,#< tri]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell testALS1;1{sch}
CtestALS1;1{sch}||schematic|1189544231015|1189698046375|
Ngeneric:Facet-Center|art@0||0|0||||AV
NBuffer|buf@0||-1|16||||
NFlip-Flop|ffdp@0||0|5||||6
NGround|gnd@0||22|-9||||
NWire_Pin|pin@0||-8|8||||
NWire_Pin|pin@1||-8|5||||
NWire_Pin|pin@2||7|8||||
NWire_Pin|pin@3||-7|16||||
NWire_Pin|pin@4||4|16||||
NWire_Pin|pin@5||8|22||||
NWire_Pin|pin@6||-11|20||||
NWire_Pin|pin@7||-11|24||||
NWire_Pin|pin@8||-11|22||||
NWire_Pin|pin@9||-11|18||||
NWire_Pin|pin@10||-11|26||||
NWire_Pin|pin@11||-6|26||||
NWire_Pin|pin@12||-6|27||||
NWire_Pin|pin@13||-6|24||||
NWire_Pin|pin@14||-6|25||||
NWire_Pin|pin@15||-6|22||||
NWire_Pin|pin@16||-6|23||||
NWire_Pin|pin@17||-6|20||||
NWire_Pin|pin@18||-6|21||||
NWire_Pin|pin@19||-6|18||||
NWire_Pin|pin@20||-6|19||||
NWire_Pin|pin@21||5|22||||
NWire_Pin|pin@22||5|23||||
NWire_Pin|pin@23||0|-2||||
NWire_Pin|pin@24||-8|-2||||
NWire_Pin|pin@26||29|22||||
NWire_Pin|pin@27||23|17||||
NWire_Pin|pin@28||23|11||||
NWire_Pin|pin@29||22|-1||||
NWire_Pin|pin@30||22|-4||||
NWire_Pin|pin@31||22|2||||
NWire_Pin|pin@32||36|17||||
NWire_Pin|pin@33||36|-9||||
NWire_Pin|pin@34||36|5||||
NWire_Pin|pin@35||39|11||||
NWire_Pin|pin@36||39|-9||||
NWire_Pin|pin@37||39|-1||||
NWire_Pin|pin@38||39|-7||||
NPower|pwr@1||23|20||||
ItestALS1;1{ic}|testALS1@1||13|15|||D5G4;
Itri;1{ic}|tri@0||29|17|||D5G4;
Itri;1{ic}|tri@1||29|11|||D5G4;
Itri;1{ic}|tri@2||29|-1|||D5G4;
Itri;1{ic}|tri@4||29|-7|||D5G4;
Itri;1{ic}|tri@5||29|5|||D5G4;
NXor|xor@0||0|22||||
Awire|a|D5G1;||0|pin@13||-6|24|pin@7||-11|24
Awire|b|D5G1;||0|pin@17||-6|20|pin@6||-11|20
Awire|bus1|D5G1;||900|pin@34||36|5|pin@33||36|-9
Awire|bus2|D5G1;||900|pin@37||39|-1|pin@38||39|-7
Awire|c|D5G1;||0|pin@15||-6|22|pin@8||-11|22
Awire|d|D5G1;||0|pin@19||-6|18|pin@9||-11|18
Awire|e|D5G1;||1800|pin@10||-11|26|pin@11||-6|26
Awire|net@0|||0|ffdp@0|i1|-3|8|pin@0||-8|8
Awire|net@1|||0|ffdp@0|ck|-3|5|pin@1||-8|5
Awire|net@2|||1800|ffdp@0|q|3|8|pin@2||7|8
Awire|net@3|||0|buf@0|a|-4|16|pin@3||-7|16
Awire|net@4|||G1800|buf@0|y|1|16|pin@4||4|16
Awire|net@12|||2700|pin@11||-6|26|pin@12||-6|27
Awire|net@14|||2700|pin@13||-6|24|pin@14||-6|25
Awire|net@16|||2700|pin@15||-6|22|pin@16||-6|23
Awire|net@18|||2700|pin@17||-6|20|pin@18||-6|21
Awire|net@20|||2700|pin@19||-6|18|pin@20||-6|19
Awire|net@22|||2700|pin@21||5|22|pin@22||5|23
Awire|net@29|||1800|xor@0|y|4.5|22|pin@21||5|22
Awire|net@30|||N1800|pin@17||-6|20|xor@0|a|-3.5|20
Awire|net@31|||1800|pin@13||-6|24|xor@0|a|-3.5|24
Awire|net@32|||900|ffdp@0|clear|0|0|pin@23||0|-2
Awire|net@33|||0|pin@23||0|-2|pin@24||-8|-2
Awire|net@37|||2700|tri@1|en|29|14|tri@0|en|29|20
Awire|net@38|||2700|tri@0|en|29|20|pin@26||29|22
Awire|net@39|||0|tri@0|in|25|17|pin@27||23|17
Awire|net@40|||2700|pin@27||23|17|pwr@1||23|20
Awire|net@41|||0|tri@1|in|25|11|pin@28||23|11
Awire|net@42|||2700|pin@28||23|11|pin@27||23|17
Awire|net@43|||0|tri@4|in|25|-7|gnd@0||22|-7
Awire|net@44|||0|tri@2|in|25|-1|pin@29||22|-1
Awire|net@45|||900|pin@30||22|-4|gnd@0||22|-7
Awire|net@46|||900|pin@29||22|-1|pin@30||22|-4
Awire|net@47|||0|tri@4|en|29|-4|pin@30||22|-4
Awire|net@48|||0|tri@2|en|29|2|pin@31||22|2
Awire|net@49|||900|tri@5|en|29|8|tri@2|en|29|2
Awire|net@50|||900|tri@5|in|25|5|tri@2|in|25|-1
Awire|net@51|||1800|tri@0|out|33|17|pin@32||36|17
Awire|net@53|||900|pin@32||36|17|pin@34||36|5
Awire|net@54|||1800|tri@5|out|33|5|pin@34||36|5
Awire|net@55|||1800|tri@1|out|33|11|pin@35||39|11
Awire|net@56|||900|pin@35||39|11|pin@37||39|-1
Awire|net@58|||1800|tri@2|out|33|-1|pin@37||39|-1
Awire|net@59|||900|pin@38||39|-7|pin@36||39|-9
Awire|net@60|||1800|tri@4|out|33|-7|pin@38||39|-7
Awire|o|D5G1;||1800|pin@21||5|22|pin@5||8|22
Eb||D5G2;|pin@6||I
Eclk||D5G2;|pin@1||I
Eclr||D5G2;|pin@24||I
Eq|d|D5G2;|pin@0||I
Een0||D5G2;|pin@31||I
Een1||D5G2;|pin@26||I
Eq@52274635|q|D5G2;|pin@2||O
X

# Cell testALS1;1{vhdl}
CtestALS1;1{vhdl}||artwork|1189544454687|1189698055890||FACET_message()S[-- VHDL automatically generated by Electric 8.05 for cell 'testALS1{sch}',"entity testALS1 is port(b, clk, clr, d, en0, en1: in BIT; q: out BIT);",  end testALS1;,"",architecture testALS1_BODY of testALS1 is,"  component drff port(i1, ck, clear: in BIT; q: out BIT);",    end component;,  component ground port(gnd: out BIT);,    end component;,  component power port(vdd: out BIT);,    end component;,"  component tri port(en, in_: in BIT; out_: out BIT);",    end component;,"  component xor2 port(a1, a2: in BIT; y: out BIT);",    end component;,  component inverter port(a: in BIT; y: out BIT);,    end component;,"","  signal gnd, bus1, bus2, a, o, vdd, net_4, net_3, PINV2: BIT;","",begin,"  buf_0: inverter port map(net_3, net_4);","  ffdp_0: drff port map(d, clk, clr, q);",  gnd_0: ground port map(gnd);,  pwr_1: power port map(vdd);,"  xor_0: xor2 port map(PINV2, a, o);","  tri_0: tri port map(en1, vdd, bus1);","  tri_1: tri port map(en1, vdd, bus2);","  tri_2: tri port map(en0, gnd, bus2);","  tri_4: tri port map(gnd, gnd, bus2);","  tri_5: tri port map(en0, gnd, bus1);","  PSEUDO_INVERT2: inverter port map(b, PINV2);",end testALS1_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'tri{sch}',"entity tri is port(en, in_: in BIT; out_: out BIT);",  end tri;,"",architecture tri_BODY of tri is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,  component inverter port(a: in BIT; y: out BIT);,    end component;,"","  signal gnd, vdd, net_22, net_25, net_1, net_19: BIT;","",begin,"  buf_0: inverter port map(in_, net_1);","  buf_1: inverter port map(en, net_25);",  gnd_0: ground port map(gnd);,"  nmos_1: nMOStran port map(net_1, net_22, out_);","  nmos_2: nMOStran port map(en, gnd, net_22);","  pmos_1: PMOStran port map(net_1, out_, net_19);","  pmos_2: PMOStran port map(net_25, net_19, vdd);",  pwr_0: power port map(vdd);,end tri_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell testALS2;1{net.als}
CtestALS2;1{net.als}||artwork|1189544608250|1189557693437||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    mar. sept. 11, 2007 17:03:28",#-------------------------------------------------,"","model testALS2(clk, d, q0, q1)","ffdp_0: dsff(d, clk, n0, q0)","testALS1_0: testALS1(clk, d, q1)","",#********* End of netlist *******************,"","# bascule D active sur les fronts montants, et entree pour forcer à 1 (\"PR\")","model dsff(d, clk, pr, q)","n: dsffi(d, clk, prevclk, pr, q)","gate dsffi(d, clk, prevclk, pr, q)",t: delta=2e-9,i: pr=H o: q=H prevclk=clk,i: clk=H prevclk=L o: q=d prevclk=clk,i: o: prevclk=clk,"",#< testALS1,#< testALS1,"",""]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell testALS2;1{sch}
CtestALS2;1{sch}||schematic|1189544467125|1189544601718|
Ngeneric:Facet-Center|art@0||0|0||||AV
NFlip-Flop|ffdp@0||0|5||||6
NWire_Pin|pin@0||-5|5||||
NWire_Pin|pin@1||-8|5||||
NWire_Pin|pin@2||-6|-7||||
NWire_Pin|pin@3||-6|8||||
NWire_Pin|pin@4||-8|8||||
NWire_Pin|pin@5||6|8||||
NWire_Pin|pin@6||7|-6||||
ItestALS1;1{ic}|testALS1@0||0|-6|||D5G4;
Awire|net@0|||2700|testALS1@0|clk|-5|-5|pin@0||-5|5
Awire|net@1|||1800|pin@0||-5|5|ffdp@0|ck|-3|5
Awire|net@2|||0|ffdp@0|ck|-3|5|pin@1||-8|5
Awire|net@3|||0|testALS1@0|d|-5|-7|pin@2||-6|-7
Awire|net@4|||2700|pin@2||-6|-7|pin@3||-6|8
Awire|net@5|||1800|pin@3||-6|8|ffdp@0|i1|-3|8
Awire|net@6|||0|ffdp@0|i1|-3|8|pin@4||-8|8
Awire|net@7|||1800|ffdp@0|q|3|8|pin@5||6|8
Awire|net@8|||1800|testALS1@0|q|5|-6|pin@6||7|-6
Eclk||D5G2;|pin@1||I
Ed||D5G2;|pin@4||I
Eq0||D5G2;|pin@5||O
Eq1||D5G2;|pin@6||O
X

# Cell testALS2;1{vhdl}
CtestALS2;1{vhdl}||artwork|1189544608250|1189544608250||FACET_message()S[-- VHDL automatically generated by Electric 8.05 for cell 'testALS2{sch}',"entity testALS2 is port(clk, d: in BIT; q0, q1: out BIT);",  end testALS2;,"",architecture testALS2_BODY of testALS2 is,"  component dsff port(i1, ck, preset: in BIT; q: out BIT);",    end component;,"  component testALS1 port(clk, d: in BIT; q: out BIT);",    end component;,"","",begin,"  ffdp_0: dsff port map(d, clk, open, q0);","  testALS1_0: testALS1 port map(clk, d, q1);",end testALS2_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'testALS1{sch}',"entity testALS1 is port(clk, d: in BIT; q: out BIT);",  end testALS1;,"",architecture testALS1_BODY of testALS1 is,"  component dsff port(i1, ck, preset: in BIT; q: out BIT);",    end component;,"","",begin,"  ffdp_0: dsff port map(d, clk, open, q);",end testALS1_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell testRAM;1{net.als}
CtestRAM;1{net.als}||artwork|1189751539500|1189998253093||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    dim. sept. 16, 2007 23:04:13",#-------------------------------------------------,"","model testRAM(addr[31], addr[30], addr[29], addr[28], addr[27], addr[26], addr[25], addr[24], addr[23], addr[22], addr[21], addr[20], addr[19], addr[18], addr[17], addr[16], addr[15], addr[14], addr[13], addr[12], addr[11], addr[10], addr[9], addr[8], addr[7], addr[6], addr[5], addr[4], addr[3], addr[2], addr[1], addr[0], c2, data_ecrire[31], data_ecrire[30], data_ecrire[29], data_ecrire[28], data_ecrire[27], data_ecrire[26], data_ecrire[25], data_ecrire[24], data_ecrire[23], data_ecrire[22], data_ecrire[21], data_ecrire[20], data_ecrire[19], data_ecrire[18], data_ecrire[17], data_ecrire[16], data_ecrire[15], data_ecrire[14], data_ecrire[13], data_ecrire[12], data_ecrire[11], data_ecrire[10], data_ecrire[9], data_ecrire[8], data_ecrire[7], data_ecrire[6], data_ecrire[5], data_ecrire[4], data_ecrire[3], data_ecrire[2], data_ecrire[1], data_ecrire[0], dump, ecrire1, ecrire2, reset)","RAM_0: RAM1(addr[31], addr[30], addr[29], addr[28], addr[27], addr[26], addr[25], addr[24], addr[23], addr[22], addr[21], addr[20], addr[19], addr[18], addr[17], addr[16], addr[15], addr[14], addr[13], addr[12], addr[11], addr[10], addr[9], addr[8], addr[7], addr[6], addr[5], addr[4], addr[3], addr[2], addr[1], addr[0], c2, ecrire2, data[31], data[30], data[29], data[28], data[27], data[26], data[25], data[24], data[23], data[22], data[21], data[20], data[19], data[18], data[17], data[16], data[15], data[14], data[13], data[12], data[11], data[10], data[9], data[8], data[7], data[6], data[5], data[4], data[3], data[2], data[1], data[0], dump, reset)","tri32bit_0: tri32bit(ecrire1, data_ecrire[31], data_ecrire[30], data_ecrire[29], data_ecrire[28], data_ecrire[27], data_ecrire[26], data_ecrire[25], data_ecrire[24], data_ecrire[23], data_ecrire[22], data_ecrire[21], data_ecrire[20], data_ecrire[19], data_ecrire[18], data_ecrire[17], data_ecrire[16], data_ecrire[15], data_ecrire[14], data_ecrire[13], data_ecrire[12], data_ecrire[11], data_ecrire[10], data_ecrire[9], data_ecrire[8], data_ecrire[7], data_ecrire[6], data_ecrire[5], data_ecrire[4], data_ecrire[3], data_ecrire[2], data_ecrire[1], data_ecrire[0], data[31], data[30], data[29], data[28], data[27], data[26], data[25], data[24], data[23], data[22], data[21], data[20], data[19], data[18], data[17], data[16], data[15], data[14], data[13], data[12], data[11], data[10], data[9], data[8], data[7], data[6], data[5], data[4], data[3], data[2], data[1], data[0])","",#********* End of netlist *******************,#< RAM1,#< tri32bit]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell testRAM;1{sch}
CtestRAM;1{sch}||schematic|1189751363656|1189792080015|
IRAM1;1{ic}|RAM@0||7|0|||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
NWire_Pin|pin@0||-3|-2||||
NWire_Pin|pin@1||-3|0||||
NBus_Pin|pin@2||7|8||||
NBus_Pin|pin@3||-15|8||||
NWire_Pin|pin@4||-3|16||||
NBus_Pin|pin@5||-5|2||||
NWire_Pin|pin@6||5|-9||||
NWire_Pin|pin@7||9|-10||||
Itri32bit;1{ic}|tri32bit@0||-3|8|||D5G4;
Abus|data[31:0]|D5G1;||IJ1800|tri32bit@0|out[31:0]|2|8|pin@2||7|8
Awire|net@0|||0|RAM@0|rw|2|-2|pin@0||-3|-2
Awire|net@1|||0|RAM@0|cs|2|0|pin@1||-3|0
Abus|net@3|||IJ900|pin@2||7|8|RAM@0|data[31:0]|7|7
Abus|net@4|||IJ0|tri32bit@0|in[31:0]|-8|8|pin@3||-15|8
Awire|net@5|||2700|tri32bit@0|en|-3|11|pin@4||-3|16
Abus|net@6|||IJ0|RAM@0|addr[31:0]|2|2|pin@5||-5|2
Awire|net@7|||900|RAM@0|debug_dump|5|-7|pin@6||5|-9
Awire|net@8|||900|RAM@0|reset|9|-7|pin@7||9|-10
Eaddr[31:0]||D5G2;|pin@5||I
Ec2||D5G2;|pin@1||I
Edata_ecrire[31:0]||D5G2;|pin@3||I
Edump||D5G2;|pin@6||I
Eecrire1||D5G2;|pin@4||I
Eecrire2||D5G2;|pin@0||I
Ereset||D5G2;|pin@7||I
X

# Cell testRAM;1{vhdl}
CtestRAM;1{vhdl}||artwork|1189751539484|1189792466406||FACET_message()S[-- VHDL automatically generated by Electric 8.05 for cell 'testRAM{sch}',"entity testRAM is port(addr[31], addr[30], addr[29], addr[28], addr[27], addr[26], addr[25], addr[24], addr[23], addr[22], addr[21], addr[20], addr[19], addr[18], addr[17], addr[16], addr[15], addr[14], addr[13], addr[12], addr[11], addr[10], addr[9], addr[8], addr[7], addr[6], addr[5], addr[4], addr[3], addr[2], addr[1], addr[0], c2, data_ecrire[31], data_ecrire[30], data_ecrire[29], data_ecrire[28], data_ecrire[27], data_ecrire[26], data_ecrire[25], data_ecrire[24], data_ecrire[23], data_ecrire[22], data_ecrire[21], data_ecrire[20], data_ecrire[19], data_ecrire[18], data_ecrire[17], data_ecrire[16], data_ecrire[15], data_ecrire[14], data_ecrire[13], data_ecrire[12], data_ecrire[11], data_ecrire[10], data_ecrire[9], data_ecrire[8], data_ecrire[7], data_ecrire[6], data_ecrire[5], data_ecrire[4], data_ecrire[3], data_ecrire[2], data_ecrire[1], data_ecrire[0], dump, ecrire1, ecrire2, reset: in BIT);",  end testRAM;,"",architecture testRAM_BODY of testRAM is,"  component RAM1 port(addr[31], addr[30], addr[29], addr[28], addr[27], addr[26], addr[25], addr[24], addr[23], addr[22], addr[21], addr[20], addr[19], addr[18], addr[17], addr[16], addr[15], addr[14], addr[13], addr[12], addr[11], addr[10], addr[9], addr[8], addr[7], addr[6], addr[5], addr[4], addr[3], addr[2], addr[1], addr[0], cs, rw: in BIT; data[31], data[30], data[29], data[28], data[27], data[26], data[25], data[24], data[23], data[22], data[21], data[20], data[19], data[18], data[17], data[16], data[15], data[14], data[13], data[12], data[11], data[10], data[9], data[8], data[7], data[6], data[5], data[4], data[3], data[2], data[1], data[0], debug_dump, reset: inout BIT);",    end component;,"  component tri32bit port(en, in[31], in[30], in[29], in[28], in[27], in[26], in[25], in[24], in[23], in[22], in[21], in[20], in[19], in[18], in[17], in[16], in[15], in[14], in[13], in[12], in[11], in[10], in[9], in[8], in[7], in[6], in[5], in[4], in[3], in[2], in[1], in[0]: in BIT; out[31], out[30], out[29], out[28], out[27], out[26], out[25], out[24], out[23], out[22], out[21], out[20], out[19], out[18], out[17], out[16], out[15], out[14], out[13], out[12], out[11], out[10], out[9], out[8], out[7], out[6], out[5], out[4], out[3], out[2], out[1], out[0]: out BIT);",    end component;,"","  signal data[16], data[4], data[22], data[17], data[23], data[5], data[14], ","    data[2], data[24], data[15], data[25], data[3], data[26], data[12], data[8], ","    data[13], data[27], data[9], data[10], data[1], data[28], data[20], data[6], ","    data[18], data[30], data[11], data[0], data[29], data[21], data[7], data[31], ","    data[19]: BIT;","",begin,"  RAM_0: RAM1 port map(addr[31], addr[30], addr[29], addr[28], addr[27], addr[26], addr[25], addr[24], addr[23], addr[22], addr[21], addr[20], addr[19], addr[18], addr[17], addr[16], addr[15], addr[14], addr[13], addr[12], addr[11], addr[10], addr[9], addr[8], addr[7], addr[6], addr[5], addr[4], addr[3], addr[2], addr[1], addr[0], c2, ecrire2, data[31], data[30], data[29], data[28], data[27], data[26], data[25], data[24], data[23], data[22], data[21], data[20], data[19], data[18], data[17], data[16], data[15], data[14], data[13], data[12], data[11], data[10], data[9], data[8], data[7], data[6], data[5], data[4], data[3], data[2], data[1], data[0], dump, reset);","  tri32bit_0: tri32bit port map(ecrire1, data_ecrire[31], data_ecrire[30], data_ecrire[29], data_ecrire[28], data_ecrire[27], data_ecrire[26], data_ecrire[25], data_ecrire[24], data_ecrire[23], data_ecrire[22], data_ecrire[21], data_ecrire[20], data_ecrire[19], data_ecrire[18], data_ecrire[17], data_ecrire[16], data_ecrire[15], data_ecrire[14], data_ecrire[13], data_ecrire[12], data_ecrire[11], data_ecrire[10], data_ecrire[9], data_ecrire[8], data_ecrire[7], data_ecrire[6], data_ecrire[5], data_ecrire[4], data_ecrire[3], data_ecrire[2], data_ecrire[1], data_ecrire[0], data[31], data[30], data[29], data[28], data[27], data[26], data[25], data[24], data[23], data[22], data[21], data[20], data[19], data[18], data[17], data[16], data[15], data[14], data[13], data[12], data[11], data[10], data[9], data[8], data[7], data[6], data[5], data[4], data[3], data[2], data[1], data[0]);",end testRAM_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'RAM1{sch}',"entity RAM1 is port(addr[31], addr[30], addr[29], addr[28], addr[27], addr[26], addr[25], addr[24], addr[23], addr[22], addr[21], addr[20], addr[19], addr[18], addr[17], addr[16], addr[15], addr[14], addr[13], addr[12], addr[11], addr[10], addr[9], addr[8], addr[7], addr[6], addr[5], addr[4], addr[3], addr[2], addr[1], addr[0], cs, rw: in BIT; data[31], data[30], data[29], data[28], data[27], data[26], data[25], data[24], data[23], data[22], data[21], data[20], data[19], data[18], data[17], data[16], data[15], data[14], data[13], data[12], data[11], data[10], data[9], data[8], data[7], data[6], data[5], data[4], data[3], data[2], data[1], data[0], debug_dump, reset: inout BIT);",  end RAM1;,"",architecture RAM1_BODY of RAM1 is,"","",begin,end RAM1_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'tri32bit{sch}',"entity tri32bit is port(en, in[31], in[30], in[29], in[28], in[27], in[26], in[25], in[24], in[23], in[22], in[21], in[20], in[19], in[18], in[17], in[16], in[15], in[14], in[13], in[12], in[11], in[10], in[9], in[8], in[7], in[6], in[5], in[4], in[3], in[2], in[1], in[0]: in BIT; out[31], out[30], out[29], out[28], out[27], out[26], out[25], out[24], out[23], out[22], out[21], out[20], out[19], out[18], out[17], out[16], out[15], out[14], out[13], out[12], out[11], out[10], out[9], out[8], out[7], out[6], out[5], out[4], out[3], out[2], out[1], out[0]: out BIT);",  end tri32bit;,"",architecture tri32bit_BODY of tri32bit is,"  component tri port(en, in_: in BIT; out_: out BIT);",    end component;,"","",begin,"  tri_0: tri port map(en, in[0], out[0]);","  tri_1: tri port map(en, in[1], out[1]);","  tri_2: tri port map(en, in[2], out[2]);","  tri_3: tri port map(en, in[3], out[3]);","  tri_4: tri port map(en, in[4], out[4]);","  tri_5: tri port map(en, in[5], out[5]);","  tri_6: tri port map(en, in[6], out[6]);","  tri_7: tri port map(en, in[7], out[7]);","  tri_8: tri port map(en, in[8], out[8]);","  tri_9: tri port map(en, in[9], out[9]);","  tri_10: tri port map(en, in[10], out[10]);","  tri_11: tri port map(en, in[11], out[11]);","  tri_12: tri port map(en, in[12], out[12]);","  tri_13: tri port map(en, in[13], out[13]);","  tri_14: tri port map(en, in[14], out[14]);","  tri_15: tri port map(en, in[15], out[15]);","  tri_16: tri port map(en, in[16], out[16]);","  tri_17: tri port map(en, in[17], out[17]);","  tri_18: tri port map(en, in[18], out[18]);","  tri_19: tri port map(en, in[19], out[19]);","  tri_20: tri port map(en, in[20], out[20]);","  tri_21: tri port map(en, in[21], out[21]);","  tri_22: tri port map(en, in[22], out[22]);","  tri_23: tri port map(en, in[23], out[23]);","  tri_24: tri port map(en, in[24], out[24]);","  tri_25: tri port map(en, in[25], out[25]);","  tri_26: tri port map(en, in[26], out[26]);","  tri_27: tri port map(en, in[27], out[27]);","  tri_28: tri port map(en, in[28], out[28]);","  tri_29: tri port map(en, in[29], out[29]);","  tri_30: tri port map(en, in[30], out[30]);","  tri_31: tri port map(en, in[31], out[31]);",end tri32bit_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'tri{sch}',"entity tri is port(en, in_: in BIT; out_: out BIT);",  end tri;,"",architecture tri_BODY of tri is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,  component inverter port(a: in BIT; y: out BIT);,    end component;,"","  signal gnd, vdd, net_22, net_25, net_1, net_19: BIT;","",begin,"  buf_0: inverter port map(in_, net_1);","  buf_1: inverter port map(en, net_25);",  gnd_0: ground port map(gnd);,"  nmos_1: nMOStran port map(net_1, net_22, out_);","  nmos_2: nMOStran port map(en, gnd, net_22);","  pmos_1: PMOStran port map(net_1, out_, net_19);","  pmos_2: PMOStran port map(net_25, net_19, vdd);",  pwr_0: power port map(vdd);,end tri_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell test_inverseur;1{net.als}
Ctest_inverseur;1{net.als}||artwork|1189697503734|1189697503734||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    jeu. sept. 13, 2007 11:31:43",#-------------------------------------------------,"",model test_inverseur(i),"buf_0: inverter(i, o1_logic)","buf_1: inverter(o1_logic, o2_logic)",gnd_0: ground(gnd),gnd_1: ground(gnd),"nmos_3: nMOStran(i, gnd, o1_trans)","nmos_4: nMOStran(o1_trans, gnd, o2_trans)","pmos_0: PMOStran(i, o1_trans, vdd)","pmos_1: PMOStran(o1_trans, o2_trans, vdd)",pwr_0: power(vdd),pwr_1: power(vdd),"",#********* End of netlist *******************,#< inverter,#< ground,#< nMOStran,#< PMOStran,#< power]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell test_inverseur;1{sch}
Ctest_inverseur;1{sch}||schematic|1189232928765|1189697494921|
Ngeneric:Facet-Center|art@0||0|0||||AV
NBuffer|buf@0||-9|-14||||
NBuffer|buf@1||3|-14||||
NGround|gnd@0||-9|-9||||
NGround|gnd@1||3|-9||||
NTransistor|nmos@3||-11|-3|||R||ATTR_length(D5G1.5;X-0.5;Y-1;)S""|ATTR_width(D5G2;X0.5;Y-1;)S""
NTransistor|nmos@4||1|-3|||R||ATTR_length(D5G1.5;X-0.5;Y-1;)S""|ATTR_width(D5G2;X0.5;Y-1;)S""
NWire_Pin|pin@7||-16|0||||
NWire_Pin|pin@11||-14|0||||
NWire_Pin|pin@18||-14|-14||||
NWire_Pin|pin@19||8|-14||||
Ngeneric:Invisible-Pin|pin@20||7|9|||||ART_message(D6G1;)S[Un circuit pour montrer,comment se comporte la simulation simple de transistors,par rapport a la simulation encore plus simple de l'inverseur]
NWire_Pin|pin@21||-9|0||||
NWire_Pin|pin@22||0|0||||
NWire_Pin|pin@23||-12|0||||
NWire_Pin|pin@24||3|0||||
NWire_Pin|pin@25||6|0||||
Ngeneric:Invisible-Pin|pin@26||7|5|||||ART_message(D6G1;)S["Avec le simulateur ALS, pour les transistors on voit un instant où",la sortie est ni à 0 ni à 1.]
NTransistor|pmos@0||-11|3|||R|2|ATTR_length(D5G1.5;X-0.5;Y-1;)S""|ATTR_width(D5G2;X0.5;Y-1;)S""
NTransistor|pmos@1||1|3|||R|2|ATTR_length(D5G1.5;X-0.5;Y-1;)S""|ATTR_width(D5G2;X0.5;Y-1;)S""
NPower|pwr@0||-9|9||||
NPower|pwr@1||3|9||||
Awire|net@34|||1800|pin@7||-16|0|pin@11||-14|0
Awire|net@36|||900|nmos@3|s|-9|-5|gnd@0||-9|-7
Awire|net@43|||2700|pmos@0|d|-9|5|pwr@0||-9|9
Awire|net@45|||2700|pin@23||-12|0|pmos@0|g|-12|3
Awire|net@50|||900|nmos@4|s|3|-5|gnd@1||3|-7
Awire|net@52|||2700|pmos@1|d|3|5|pwr@1||3|9
Awire|net@54|||2700|pin@22||0|0|pmos@1|g|0|3
Awire|net@57|||0|buf@0|a|-12|-14|pin@18||-14|-14
Awire|net@59|||2700|pin@21||-9|0|pmos@0|s|-9|1
Awire|net@60|||2700|nmos@3|d|-9|-1|pin@21||-9|0
Awire|net@61|||2700|nmos@4|g|0|-3|pin@22||0|0
Awire|net@63|||900|pin@11||-14|0|pin@18||-14|-14
Awire|net@64|||2700|nmos@3|g|-12|-3|pin@23||-12|0
Awire|net@65|||1800|pin@11||-14|0|pin@23||-12|0
Awire|net@66|||2700|pin@24||3|0|pmos@1|s|3|1
Awire|net@67|||2700|nmos@4|d|3|-1|pin@24||3|0
Awire|o1_logic|D5G1;||G1800|buf@0|y|-7|-14|buf@1|a|0|-14
Awire|o1_trans|D5G1;||1800|pin@21||-9|0|pin@22||0|0
Awire|o2_logic|D5G1;X2;||G1800|buf@1|y|5|-14|pin@19||8|-14
Awire|o2_trans|D5G1;X2;||1800|pin@24||3|0|pin@25||6|0
Ei||D5G2;|pin@7||I
X

# Cell test_inverseur;1{vhdl}
Ctest_inverseur;1{vhdl}||artwork|1189697503734|1189697503734||FACET_message()S[-- VHDL automatically generated by Electric 8.05 for cell 'test_inverseur{sch}',entity test_inverseur is port(i: in BIT);,  end test_inverseur;,"",architecture test_inverseur_BODY of test_inverseur is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,  component inverter port(a: in BIT; y: out BIT);,    end component;,"","  signal gnd, vdd, o2_logic, o2_trans, o1_logic, o1_trans: BIT;","",begin,"  buf_0: inverter port map(i, o1_logic);","  buf_1: inverter port map(o1_logic, o2_logic);",  gnd_0: ground port map(gnd);,  gnd_1: ground port map(gnd);,"  nmos_3: nMOStran port map(i, gnd, o1_trans);","  nmos_4: nMOStran port map(o1_trans, gnd, o2_trans);","  pmos_0: PMOStran port map(i, o1_trans, vdd);","  pmos_1: PMOStran port map(o1_trans, o2_trans, vdd);",  pwr_0: power port map(vdd);,  pwr_1: power port map(vdd);,end test_inverseur_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell testbus;1{net.als}
Ctestbus;1{net.als}||artwork|1189527477046|1189528065312||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    mar. sept. 11, 2007 12:27:45",#-------------------------------------------------,"","model testbus(A[31], A[30], A[29], A[28], A[27], A[26], A[25], A[24], A[23], A[22], A[21], A[20], A[19], A[18], A[17], A[16], A[15], A[14], A[13], A[12], A[11], A[10], A[9], A[8], A[7], A[6], A[5], A[4], A[3], A[2], A[1], A[0])",gnd_0: ground(gnd),"tri32bit_0: tri32bit(en, A[27], A[26], A[25], A[24], A[23], A[22], A[21], A[20], A[19], A[18], A[17], A[16], A[15], A[14], A[13], A[12], A[11], A[10], A[9], A[8], A[7], A[6], A[5], A[4], A[3], A[2], A[1], A[0], gnd, gnd, A[0], A[0], out[31], out[30], out[29], out[28], out[27], out[26], out[25], out[24], out[23], out[22], out[21], out[20], out[19], out[18], out[17], out[16], out[15], out[14], out[13], out[12], out[11], out[10], out[9], out[8], out[7], out[6], out[5], out[4], out[3], out[2], out[1], out[0])","",#********* End of netlist *******************,"",# Built-in model for ground,gate ground(g),set g=L@3,t: delta=0,"",#*************************************************,#  ALS Netlist file,#,"#  File Creation:    dim. sept. 09, 2007 03:01:32",#-------------------------------------------------,"","model tri32bit(en, in[31], in[30], in[29], in[28], in[27], in[26], in[25], in[24], in[23], in[22], in[21], in[20], in[19], in[18], in[17], in[16], in[15], in[14], in[13], in[12], in[11], in[10], in[9], in[8], in[7], in[6], in[5], in[4], in[3], in[2], in[1], in[0], out[31], out[30], out[29], out[28], out[27], out[26], out[25], out[24], out[23], out[22], out[21], out[20], out[19], out[18], out[17], out[16], out[15], out[14], out[13], out[12], out[11], out[10], out[9], out[8], out[7], out[6], out[5], out[4], out[3], out[2], out[1], out[0])","tri_0: tri(en, in[0], out[0])","tri_1: tri(en, in[1], out[1])","tri_2: tri(en, in[2], out[2])","tri_3: tri(en, in[3], out[3])","tri_4: tri(en, in[4], out[4])","tri_5: tri(en, in[5], out[5])","tri_6: tri(en, in[6], out[6])","tri_7: tri(en, in[7], out[7])","tri_8: tri(en, in[8], out[8])","tri_9: tri(en, in[9], out[9])","tri_10: tri(en, in[10], out[10])","tri_11: tri(en, in[11], out[11])","tri_12: tri(en, in[12], out[12])","tri_13: tri(en, in[13], out[13])","tri_14: tri(en, in[14], out[14])","tri_15: tri(en, in[15], out[15])","tri_16: tri(en, in[16], out[16])","tri_17: tri(en, in[17], out[17])","tri_18: tri(en, in[18], out[18])","tri_19: tri(en, in[19], out[19])","tri_20: tri(en, in[20], out[20])","tri_21: tri(en, in[21], out[21])","tri_22: tri(en, in[22], out[22])","tri_23: tri(en, in[23], out[23])","tri_24: tri(en, in[24], out[24])","tri_25: tri(en, in[25], out[25])","tri_26: tri(en, in[26], out[26])","tri_27: tri(en, in[27], out[27])","tri_28: tri(en, in[28], out[28])","tri_29: tri(en, in[29], out[29])","tri_30: tri(en, in[30], out[30])","tri_31: tri(en, in[31], out[31])","",#********* End of netlist *******************,"","gate tri(en, in_, out_)",t: delta=2.66e-9,i: en=L o: out_=X@0,t: delta=2.4e-9,i: en=H o: out_=in_,"",""]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell testbus;1{sch}
Ctestbus;1{sch}||schematic|1189527311359|1189528168093|
Ngeneric:Facet-Center|art@0||0|0||||AV
NWire_Con|conn@0||-22|-4||||
NGround|gnd@0||-22|-7||||
NBus_Pin|pin@0||-24|8||||
NBus_Pin|pin@1||-17|8||||
NBus_Pin|pin@2||-15|8||||
NBus_Pin|pin@3||-8|8||||
NBus_Pin|pin@4||-8|2||||
NWire_Pin|pin@6||2|8||||
NBus_Pin|pin@8||11|2||||
NBus_Pin|pin@9||-22|-2||||
Itri32bit;1{ic}|tri32bit@0||2|2|||D5G4;
Abus|A[27:0],zero[1:0],A[0],A[0]|D5G1;||IJ1800|pin@2||-15|8|pin@3||-8|8
Abus|B[31:0]|D5G1;||IJ900|pin@3||-8|8|pin@4||-8|2
Awire|en|D5G1;||2700|tri32bit@0|en|2|5|pin@6||2|8
Abus|net@0|||IJ1800|pin@0||-24|8|pin@1||-17|8
Abus|net@1|||IJ1800|pin@4||-8|2|tri32bit@0|in[31:0]|-3|2
Awire|net@6|||2700|gnd@0||-22|-5|conn@0||-22|-4
Abus|out[31:0]|D5G1;||IJ1800|tri32bit@0|out[31:0]|7|2|pin@8||11|2
Abus|zero[31:0]|D5G1;Y1;||FIJ2700|conn@0||-22|-4|pin@9||-22|-2
EA[7:0]|A[31:0]|D5G2;|pin@0||I
X

# Cell testbus;1{vhdl}
Ctestbus;1{vhdl}||artwork|1189527477046|1189528065312||FACET_message()S[-- VHDL automatically generated by Electric 8.05 for cell 'testbus{sch}',"entity testbus is port(A[31], A[30], A[29], A[28], A[27], A[26], A[25], A[24], A[23], A[22], A[21], A[20], A[19], A[18], A[17], A[16], A[15], A[14], A[13], A[12], A[11], A[10], A[9], A[8], A[7], A[6], A[5], A[4], A[3], A[2], A[1], A[0]: in BIT);",  end testbus;,"",architecture testbus_BODY of testbus is,  component ground port(gnd: out BIT);,    end component;,"  component tri32bit port(en, in[31], in[30], in[29], in[28], in[27], in[26], in[25], in[24], in[23], in[22], in[21], in[20], in[19], in[18], in[17], in[16], in[15], in[14], in[13], in[12], in[11], in[10], in[9], in[8], in[7], in[6], in[5], in[4], in[3], in[2], in[1], in[0]: in BIT; out[31], out[30], out[29], out[28], out[27], out[26], out[25], out[24], out[23], out[22], out[21], out[20], out[19], out[18], out[17], out[16], out[15], out[14], out[13], out[12], out[11], out[10], out[9], out[8], out[7], out[6], out[5], out[4], out[3], out[2], out[1], out[0]: out BIT);",    end component;,"","  signal out[11], out[30], out[25], out[19], out[15], out[4], out[29], out[21], ","    out[20], out[8], out[0], out[26], out[3], out[16], out[12], out[22], out[7], ","    out[23], out[1], out[17], out[27], out[6], out[13], gnd, out[31], out[24], ","    out[10], out[2], out[18], out[28], out[5], out[14], out[9], en: BIT;","",begin,  gnd_0: ground port map(gnd);,"  tri32bit_0: tri32bit port map(en, A[27], A[26], A[25], A[24], A[23], A[22], A[21], A[20], A[19], A[18], A[17], A[16], A[15], A[14], A[13], A[12], A[11], A[10], A[9], A[8], A[7], A[6], A[5], A[4], A[3], A[2], A[1], A[0], gnd, gnd, A[0], A[0], out[31], out[30], out[29], out[28], out[27], out[26], out[25], out[24], out[23], out[22], out[21], out[20], out[19], out[18], out[17], out[16], out[15], out[14], out[13], out[12], out[11], out[10], out[9], out[8], out[7], out[6], out[5], out[4], out[3], out[2], out[1], out[0]);",end testbus_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'tri32bit{sch}',"entity tri32bit is port(en, in[31], in[30], in[29], in[28], in[27], in[26], in[25], in[24], in[23], in[22], in[21], in[20], in[19], in[18], in[17], in[16], in[15], in[14], in[13], in[12], in[11], in[10], in[9], in[8], in[7], in[6], in[5], in[4], in[3], in[2], in[1], in[0]: in BIT; out[31], out[30], out[29], out[28], out[27], out[26], out[25], out[24], out[23], out[22], out[21], out[20], out[19], out[18], out[17], out[16], out[15], out[14], out[13], out[12], out[11], out[10], out[9], out[8], out[7], out[6], out[5], out[4], out[3], out[2], out[1], out[0]: out BIT);",  end tri32bit;,"",architecture tri32bit_BODY of tri32bit is,"  component tri port(en, in_: in BIT; out_: out BIT);",    end component;,"","",begin,"  tri_0: tri port map(en, in[0], out[0]);","  tri_1: tri port map(en, in[1], out[1]);","  tri_2: tri port map(en, in[2], out[2]);","  tri_3: tri port map(en, in[3], out[3]);","  tri_4: tri port map(en, in[4], out[4]);","  tri_5: tri port map(en, in[5], out[5]);","  tri_6: tri port map(en, in[6], out[6]);","  tri_7: tri port map(en, in[7], out[7]);","  tri_8: tri port map(en, in[8], out[8]);","  tri_9: tri port map(en, in[9], out[9]);","  tri_10: tri port map(en, in[10], out[10]);","  tri_11: tri port map(en, in[11], out[11]);","  tri_12: tri port map(en, in[12], out[12]);","  tri_13: tri port map(en, in[13], out[13]);","  tri_14: tri port map(en, in[14], out[14]);","  tri_15: tri port map(en, in[15], out[15]);","  tri_16: tri port map(en, in[16], out[16]);","  tri_17: tri port map(en, in[17], out[17]);","  tri_18: tri port map(en, in[18], out[18]);","  tri_19: tri port map(en, in[19], out[19]);","  tri_20: tri port map(en, in[20], out[20]);","  tri_21: tri port map(en, in[21], out[21]);","  tri_22: tri port map(en, in[22], out[22]);","  tri_23: tri port map(en, in[23], out[23]);","  tri_24: tri port map(en, in[24], out[24]);","  tri_25: tri port map(en, in[25], out[25]);","  tri_26: tri port map(en, in[26], out[26]);","  tri_27: tri port map(en, in[27], out[27]);","  tri_28: tri port map(en, in[28], out[28]);","  tri_29: tri port map(en, in[29], out[29]);","  tri_30: tri port map(en, in[30], out[30]);","  tri_31: tri port map(en, in[31], out[31]);",end tri32bit_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'tri{sch}',"entity tri is port(en, in_: in BIT; out_: out BIT);",  end tri;,"",architecture tri_BODY of tri is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,  component inverter port(a: in BIT; y: out BIT);,    end component;,"","  signal gnd, vdd, net_22, net_25, net_1, net_19: BIT;","",begin,"  buf_0: inverter port map(in_, net_1);","  buf_1: inverter port map(en, net_25);",  gnd_0: ground port map(gnd);,"  nmos_1: nMOStran port map(net_1, net_22, out_);","  nmos_2: nMOStran port map(en, gnd, net_22);","  pmos_1: PMOStran port map(net_1, out_, net_19);","  pmos_2: PMOStran port map(net_25, net_19, vdd);",  pwr_0: power port map(vdd);,end tri_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell testecrire;1{net.als}
Ctestecrire;1{net.als}||artwork|1189323632804|1189323978382||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    dim. sept. 09, 2007 03:46:18",#-------------------------------------------------,"","model testecrire(ecrire, horloge)","buf_0: buffer(ecrire_interne, n0)","buf_1: buffer(ecrire_interne, n1)","buf_3: buffer(ecrire_interne, n2)","buf_4: buffer(ecrire_interne, n3)","ffdp_1: drff(ecrire, horloge, PINV1, ecrire_interne)","PSEUDO_INVERT1: inverter(horloge, PINV1)","",#********* End of netlist *******************,"",# Built-in model for buffer,"gate buffer(in,out)",t: delta=0.56e-9,i: in=H o: out=H,t: delta=0.41e-9,i: in=L o: out=L,t: delta=0,i: in=X o: out=X,"","# bascule D active sur les fronts montants, et entree pour forcer à 0 (\"CLR\")","model drff(d, clk, clr, q)","n: drffi(d, clk, prevclk, clr, q)","gate drffi(d, clk, prevclk, clr, q)",t: delta=2e-9,i: clr=H o: q=L prevclk=clk,i: clk=H prevclk=L o: q=d prevclk=clk,i: o: prevclk=clk,"","",# Built-in model for inverter,"gate inverter(a,z)",t: delta=1.33e-9,i: a=L o: z=H,t: delta=1.07e-9,i: a=H o: z=L,t: delta=0,i: a=X o: z=X,load: a=1.0]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell testecrire;1{sch}
Ctestecrire;1{sch}||schematic|1189323564601|1189323949617|
Ngeneric:Facet-Center|art@0||0|0||||AV
NBuffer|buf@0||12|11||||
NBuffer|buf@1||12|5||||
NBuffer|buf@3||12|-1||||
NBuffer|buf@4||12|-7||||
NFlip-Flop|ffdp@1||-5|8||||6
NWire_Pin|pin@0||-15|11||||
NWire_Pin|pin@1||-15|8||||
NWire_Pin|pin@2||-10.5|8||||
NWire_Pin|pin@3||-10.5|1||||
NWire_Pin|pin@4||-5|1||||
NWire_Pin|pin@5||5|11||||
Awire|ecrire_interne|D5G1;||1800|ffdp@1|q|-2|11|pin@5||5|11
Awire|net@0|||0|ffdp@1|i1|-8|11|pin@0||-15|11
Awire|net@1|||0|pin@2||-10.5|8|pin@1||-15|8
Awire|net@2|||0|ffdp@1|ck|-8|8|pin@2||-10.5|8
Awire|net@3|||900|pin@2||-10.5|8|pin@3||-10.5|1
Awire|net@4|||1800|pin@3||-10.5|1|pin@4||-5|1
Awire|net@5|||N2700|pin@4||-5|1|ffdp@1|clear|-5|3
Awire|net@7|||2700|buf@4|a|9|-7|buf@3|a|9|-1
Awire|net@8|||2700|buf@3|a|9|-1|buf@1|a|9|5
Awire|net@9|||2700|buf@1|a|9|5|buf@0|a|9|11
Awire|net@10|||0|buf@0|a|9|11|pin@5||5|11
Eecrire||D5G2;|pin@0||I
Ehorloge||D5G2;|pin@1||I
X

# Cell testecrire;1{vhdl}
Ctestecrire;1{vhdl}||artwork|1189323632804|1189323978382||FACET_message()S[-- VHDL automatically generated by Electric 8.05 for cell 'testecrire{sch}',"entity testecrire is port(ecrire, horloge: in BIT);",  end testecrire;,"",architecture testecrire_BODY of testecrire is,  component buffer port(a: in BIT; y: out BIT);,    end component;,"  component drff port(i1, ck, clear: in BIT; q: out BIT);",    end component;,  component inverter port(a: in BIT; y: out BIT);,    end component;,"","  signal ecrire_interne, PINV1: BIT;","",begin,"  buf_0: buffer port map(ecrire_interne, open);","  buf_1: buffer port map(ecrire_interne, open);","  buf_3: buffer port map(ecrire_interne, open);","  buf_4: buffer port map(ecrire_interne, open);","  ffdp_1: drff port map(ecrire, horloge, PINV1, ecrire_interne);","  PSEUDO_INVERT1: inverter port map(horloge, PINV1);",end testecrire_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell testlemux;1{net.als}
Ctestlemux;1{net.als}||artwork|1189147343875|1189157680406||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    ven. sept. 07, 2007 05:34:40",#-------------------------------------------------,"","model testlemux(a2[3], a2[2], a2[1], a2[0], b2[3], b2[2], b2[1], b2[0], s, c2[3], c2[2], c2[1], c2[0], o2[2], o2[1], o2[0], o4[2], o4[1], o4[0])","mux3bit_0: mux3bit(a2[2], a2[1], a2[0], a2[3], a2[2], a2[1], s, o2[2], o2[1], o2[0])","mux3bit_1: mux3bit(s, s, s, o3[3], o3[2], o3[1], s, o4[2], o4[1], o4[0])","testmux_0: testmux(a2[3], a2[2], a2[1], a2[0], b2[3], b2[2], b2[1], b2[0], s, c2[3], c2[2], c2[1], c2[0])","",#********* End of netlist *******************,"","gate mux3bit(i02, i01, i00, i12, i11, i10, s, o2, o1, o0)",i: s=L o: o0=i00 o1=i01 o2=i02,i: s=H o: o0=i10 o1=i11 o2=i12,"","gate testmux(a3, a2, a1, a0, b3, b2, b1, b0, s, c3, c2, c1, c0)",i: s=L o: c0=a0 c1=a1 c2=a2 c3=a3,i: s=H o: c0=b0 c1=b1 c2=b2 c3=b3,""]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell testlemux;1{sch}
Ctestlemux;1{sch}||schematic|1189147237109|1189181438828|
Ngeneric:Facet-Center|art@0||0|0||||AV
Imux3bit;1{ic}|mux3bit@0||26|8|||D5G4;
Imux3bit;1{ic}|mux3bit@1||43|-4|||D5G4;
NBus_Pin|pin@2||15|2||||
NWire_Pin|pin@3||-9|0||||
NWire_Pin|pin@16||0|0||||
NWire_Pin|pin@17||0|-7||||
NWire_Pin|pin@19||26|-7||||
NBus_Pin|pin@20||37|8||||
NBus_Pin|pin@30||-9|4||||
NBus_Pin|pin@31||-9|2||||
NBus_Pin|pin@32||-4|10||||
NBus_Pin|pin@33||-4|5||||
NBus_Pin|pin@34||20|8||||
NBus_Pin|pin@35||-1|8||||
NBus_Pin|pin@36||-1|5||||
NBus_Pin|pin@38||-4|-11||||
NBus_Pin|pin@39||34|-11||||
NWire_Pin|pin@47||-4|0||||
NBus_Pin|pin@48||-3|-11||||
NWire_Pin|pin@49||-3|0||||
NBus_Pin|pin@50||-2|-11||||
NWire_Pin|pin@51||-2|0||||
NWire_Pin|pin@52||26|-9||||
NBus_Pin|pin@53||28|-2||||
NBus_Pin|pin@54||28|-10||||
NBus_Pin|pin@55||31|-6||||
NBus_Pin|pin@56||31|-10||||
NBus_Pin|pin@57||53|-4||||
Itestmux;1{ic}|testmux@0||6|2|||D5G4;
Abus|a2[2:0]|D5G1;||IJ0|mux3bit@0|a[3:0]|22|10|pin@32||-4|10
Abus|a2[3:1]|D5G1;||IJ0|pin@34||20|8|pin@35||-1|8
Abus|net@2|||IJ1800|testmux@0|c[0:3]|11|2|pin@2||15|2
Awire|net@23|||0|testmux@0|s|1|0|pin@16||0|0
Awire|net@24|||900|pin@16||0|0|pin@17||0|-7
Awire|net@27|||2700|pin@19||26|-7|mux3bit@0|s|26|3
Awire|net@28|||0|pin@19||26|-7|pin@17||0|-7
Abus|net@29|||IJ1800|mux3bit@0|c[3:0]|30|8|pin@20||37|8
Abus|net@58|||IJ0|testmux@0|b[0:3]|1|2|pin@31||-9|2
Abus|net@60|||IJ900|pin@32||-4|10|pin@33||-4|5
Abus|net@61|||IJ3150|mux3bit@0|b[3:0]|22|6|pin@34||20|8
Abus|net@63|||IJ900|pin@35||-1|8|pin@36||-1|5
Abus|net@69|||IJ1800|pin@30||-9|4|testmux@0|a[0:3]|1|4
Awire|net@81|||0|pin@38||-4|-11|pin@38||-4|-11
Awire|net@90|||1800|pin@3||-9|0|pin@47||-4|0
Awire|net@91|||1800|pin@51||-2|0|pin@16||0|0
Abus|net@93|||IJ0|pin@48||-3|-11|pin@38||-4|-11
Awire|net@94|||1800|pin@47||-4|0|pin@49||-3|0
Abus|net@96|||IJ0|pin@50||-2|-11|pin@48||-3|-11
Awire|net@97|||1800|pin@49||-3|0|pin@51||-2|0
Awire|net@99|||0|mux3bit@1|s|43|-9|pin@52||26|-9
Awire|net@100|||2700|pin@52||26|-9|pin@19||26|-7
Abus|net@102|||IJ900|pin@53||28|-2|pin@54||28|-10
Abus|net@104|||IJ900|pin@55||31|-6|pin@56||31|-10
Abus|net@105|||IJ1800|mux3bit@1|c[3:0]|47|-4|pin@57||53|-4
Abus|o3[3:1]|D5G1;||IJ0|mux3bit@1|b[3:0]|39|-6|pin@55||31|-6
Awire|o3[4]|D5G1;||2700|pin@50||-2|-11|pin@51||-2|0
Awire|o3[5]|D5G1;||2700|pin@48||-3|-11|pin@49||-3|0
Abus|o3[6:0]|D5G1;||IJ0|pin@39||34|-11|pin@50||-2|-11
Abus|o3[6:4]|D5G1;||IJ0|mux3bit@1|a[3:0]|39|-2|pin@53||28|-2
Awire|o3[6]|D5G1;||2700|pin@38||-4|-11|pin@47||-4|0
Ea2[3:0]||D5G2;|pin@30||I
Eb2[3:0]||D5G2;|pin@31||I
Ec2[0:3]|c2[3:0]|D5G2;|pin@2||O
Eo2[2:0]||D5G2;|pin@20||O
Eo4[2:0]||D5G2;|pin@57||O
Es||D5G2;|pin@3||I
X

# Cell testlemux;1{vhdl}
Ctestlemux;1{vhdl}||artwork|1189147343843|1189157680406||FACET_message()S[-- VHDL automatically generated by Electric 8.05 for cell 'testlemux{sch}',"entity testlemux is port(a2[3], a2[2], a2[1], a2[0], b2[3], b2[2], b2[1], b2[0], s: in BIT; c2[3], c2[2], c2[1], c2[0], o2[2], o2[1], o2[0], o4[2], o4[1], o4[0]: out BIT);",  end testlemux;,"",architecture testlemux_BODY of testlemux is,"  component mux3bit port(i0[2], i0[1], i0[0], i1[2], i1[1], i1[0], s: in BIT; o[2], o[1], o[0]: out BIT);",    end component;,"  component testmux port(a[3], a[2], a[1], a[0], b[3], b[2], b[1], b[0], s: in BIT; c[3], c[2], c[1], c[0]: out BIT);",    end component;,"","  signal o3[3], o3[1], o3[2]: BIT;","",begin,"  mux3bit_0: mux3bit port map(a2[2], a2[1], a2[0], a2[3], a2[2], a2[1], s, o2[2], o2[1], o2[0]);","  mux3bit_1: mux3bit port map(s, s, s, o3[3], o3[2], o3[1], s, o4[2], o4[1], o4[0]);","  testmux_0: testmux port map(a2[3], a2[2], a2[1], a2[0], b2[3], b2[2], b2[1], b2[0], s, c2[3], c2[2], c2[1], c2[0]);",end testlemux_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'mux3bit{sch}',"entity mux3bit is port(i0[2], i0[1], i0[0], i1[2], i1[1], i1[0], s: in BIT; o[2], o[1], o[0]: out BIT);",  end mux3bit;,"",architecture mux3bit_BODY of mux3bit is,"","",begin,end mux3bit_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'testmux{sch}',"entity testmux is port(a[3], a[2], a[1], a[0], b[3], b[2], b[1], b[0], s: in BIT; c[3], c[2], c[1], c[0]: out BIT);",  end testmux;,"",architecture testmux_BODY of testmux is,"","",begin,end testmux_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell testmux;1{ic}
Ctestmux;1{ic}||artwork|1189147251859|1189147849843|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NOpened-Thicker-Polygon|art@1||0|0|6|10|||SCHEM_function(D5G2;)Stestmux|trace()V[-3/-5,-3/5,3/5,3/-5,-3/-5]
Nschematic:Bus_Pin|pin@0||-5|2||||
Ngeneric:Invisible-Pin|pin@1||-3|2|1|1||
Nschematic:Bus_Pin|pin@2||-5|0||||
Ngeneric:Invisible-Pin|pin@3||-3|0|1|1||
Nschematic:Bus_Pin|pin@4||5|0||||
Ngeneric:Invisible-Pin|pin@5||3|0|1|1||
Nschematic:Bus_Pin|pin@6||-5|-2||||
Nschematic:Wire_Pin|pin@7||-3|-2||||
Aschematic:bus|net@0|||IJ0|pin@1||-3|2|pin@0||-5|2
Aschematic:bus|net@1|||IJ0|pin@3||-3|0|pin@2||-5|0
Aschematic:bus|net@2|||IJ1800|pin@5||3|0|pin@4||5|0
Aschematic:wire|net@3|||0|pin@7||-3|-2|pin@6||-5|-2
Ea[0:3]|a[3:0]|D5G2;|pin@0||I
Eb[0:3]|b[3:0]|D5G2;|pin@2||I
Ec[0:3]|c[3:0]|D5G2;|pin@4||O
Es||D5G2;|pin@6||I
X

# Cell testmux;1{net.als}
Ctestmux;1{net.als}||artwork|1189147442265|1189148012453||FACET_message()S["gate testmux(a3, a2, a1, a0, b3, b2, b1, b0, s, c3, c2, c1, c0)",i: s=L o: c0=a0 c1=a1 c2=a2 c3=a3,i: s=H o: c0=b0 c1=b1 c2=b2 c3=b3,""]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell testmux;1{sch}
Ctestmux;1{sch}||schematic|1189087595328|1189147849843|
Ngeneric:Facet-Center|art@0||0|0||||AV
NWire_Pin|pin@5||0|-12||||
NBus_Pin|pin@9||-12|4||||
NBus_Pin|pin@10||-12|0||||
NBus_Pin|pin@11||12|2||||
NBus_Pin|pin@12||-4|4||||
NBus_Pin|pin@13||-4|0||||
NBus_Pin|pin@14||5|2||||
NWire_Pin|pin@15||0|-5||||
Itestmux;1{ic}|testmux@0||18|10|||D5G4;
Abus|net@15|||IJ1800|pin@9||-12|4|pin@12||-4|4
Abus|net@16|||IJ1800|pin@10||-12|0|pin@13||-4|0
Abus|net@17|||IJ0|pin@11||12|2|pin@14||5|2
Awire|net@18|||2700|pin@5||0|-12|pin@15||0|-5
Ea[0:3]|a[3:0]|D5G2;|pin@9||I
Eb[0:3]|b[3:0]|D5G2;|pin@10||I
Ec[0:3]|c[3:0]|D5G2;|pin@11||O
Es||D5G2;|pin@5||I
X

# Cell tri;1{ic}
Ctri;1{ic}||artwork|1189314589023|1189315141163|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NTriangle|art@2||0|0|5.5|5|RRR|
Nschematic:Bus_Pin|pin@0||0|3||||
Nschematic:Wire_Pin|pin@1||0|1.4||||
Nschematic:Bus_Pin|pin@2||-4|0||||
Nschematic:Wire_Pin|pin@3||-2.5|0||||
Nschematic:Bus_Pin|pin@4||4|0||||
Nschematic:Wire_Pin|pin@5||2.5|0||||
Aschematic:wire|net@0|||F2700|pin@1||0|1.4|pin@0||0|3
Aschematic:wire|net@1|||0|pin@3||-2.5|0|pin@2||-4|0
Aschematic:wire|net@2|||1800|pin@5||2.5|0|pin@4||4|0
Een||D5G2;|pin@0||I
Ein||D5G2;|pin@2||I
Eout||D5G2;|pin@4||O
X

# Cell tri;1{net.als}
Ctri;1{net.als}||artwork|1189233244546|1189699917343||FACET_message()S["model tri(en, in_ out_)","g1: trifun(en, in_, out__, en_)","g2: tri_(en_, out__, out_)","gate trifun(en, in_, out_, en_)",fanout = off,t: delta=100e-12,i: en=L o: en_=en,t: delta=180e-12,i: en=H o: out_=in_ en_=en,"gate tri_(en, in_, out_)",t: delta=19e-12,i: en=L o: out_=X@0,i: o: out_=in_,"",""]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell tri;1{sch}
Ctri;1{sch}||schematic|1189232928765|1189700000703|
Ngeneric:Facet-Center|art@0||0|0||||AV
Nartwork:Opened-Dotted-Polygon|art@7||-1.75|0|7.5|12|||trace()V[-3.75/-6,-3.75/6,3.75/6,3.75/-6,-3.75/-6]
Nartwork:Opened-Dotted-Polygon|art@8||0|9|4|4|||trace()V[-2/-2,-2/2,2/2,2/-2,-2/-2]
Nartwork:Opened-Dotted-Polygon|art@9||0|-9|4|4|||trace()V[-2/-2,-2/2,2/2,2/-2,-2/-2]
Nartwork:Arrow|art@10||3|-7|1|1|2400|
Nartwork:Arrow|art@11||3|8|1|1|1700|
Nartwork:Arrow|art@12||-16.5|-1.5|1|1|800|
NBuffer|buf@0||-15|0||||
NBuffer|buf@1||-6|9||||
NGround|gnd@0||1|-13.5||||
NTransistor|nmos@1||-1|-3|||R||ATTR_length(D5G1.5;X-0.5;Y-1;)S""|ATTR_width(D5G2;X0.5;Y-1;)S""
NTransistor|nmos@2||-1|-9|||R||ATTR_length(D5G1.5;X-0.5;Y-1;)S""|ATTR_width(D5G2;X0.5;Y-1;)S""
NWire_Pin|pin@0||-3|0||||
NWire_Pin|pin@1||-3|-3||||
NWire_Pin|pin@2||-3|3||||
NWire_Pin|pin@3||-10|9||||
NWire_Pin|pin@5||1|0||||
NWire_Pin|pin@6||11|0||||
NWire_Pin|pin@7||-21|0||||
NWire_Pin|pin@8||-10|14||||
NWire_Pin|pin@9||-10|-9||||
Ngeneric:Invisible-Pin|pin@11||10.5|14|||||ART_message(D6G1.25;)S[Porte tampon à trois états,(tri-state buffer)]
Ngeneric:Invisible-Pin|pin@15||-5|5|||||ART_message(D6G1;)S[Inverseur,standard]
Nartwork:Pin|pin@16||10|6|1|1||
Nartwork:Pin|pin@17||10|7|1|1||
Ngeneric:Invisible-Pin|pin@18||10.5|6.5|||||ART_message(D6G1;)S[pour couper l'alimentation à l'inverseur,"quand \"en\" est à zéro"]
Ngeneric:Invisible-Pin|pin@19||-26|-7|||||ART_message(D6G1;)S[on aurait sauvé ces deux transitors,si on avait un inverseur à trois états,au lieu d'un tampon non-inverseur,à trois états]
Nartwork:Pin|pin@20||-17.5|-5|1|1||
Ngeneric:Invisible-Pin|pin@21||12|-8.5|||||ART_message(D3G1;)S["model tri(en, in_ out_)","g1: trifun(en, in_, out__, en_)","g2: tri_(en_, out__, out_)","gate trifun(en, in_, out_, en_)",fanout = off,t: delta=100e-12,i: en=L o: en_=en,t: delta=180e-12,i: en=H o: out_=in_ en_=en,"gate tri_(en, in_, out_)",t: delta=19e-12,i: en=L o: out_=X@0,i: o: out_=in_]
Ngeneric:Invisible-Pin|pin@23||10.5|-6.5|||||ART_message(D6G1;)S["Pour accélérer un peu la  simulation et avoir un meilleur modèle de délai,",on peut remplace le code du net.als par:]
NTransistor|pmos@1||-1|3|||R|2|ATTR_length(D5G1.5;X-0.5;Y-1;)S""|ATTR_width(D5G2;X0.5;Y-1;)S""
NTransistor|pmos@2||-1|9|||R|2|ATTR_length(D5G1.5;X-0.5;Y-1;)S""|ATTR_width(D5G2;X0.5;Y-1;)S""
NPower|pwr@0||1|13||||
Itri;1{ic}|tri@0||28.5|12|||D5G4;
Awire|net@1|||G1800|buf@0|y|-13|0|pin@0||-3|0
Awire|net@3|||2700|pin@1||-3|-3|pin@0||-3|0
Awire|net@5|||900|pin@2||-3|3|pin@0||-3|0
Awire|net@9|||0|buf@1|a|-9|9|pin@3||-10|9
Awire|net@13|||1800|pin@5||1|0|pin@6||11|0
Awire|net@14|||0|buf@0|a|-18|0|pin@7||-21|0
Awire|net@18|||2700|pin@3||-10|9|pin@8||-10|14
Awire|net@19|||900|pmos@2|s|1|7|pmos@1|d|1|5
Awire|net@21|||900|pin@5||1|0|nmos@1|d|1|-1
Awire|net@22|||900|nmos@1|s|1|-5|nmos@2|d|1|-7
Awire|net@23|||900|nmos@2|s|1|-11|gnd@0||1|-11.5
Awire|net@24|||2700|pmos@2|d|1|11|pwr@0||1|13
Awire|net@25|||G1800|buf@1|y|-4|9|pmos@2|g|-2|9
Awire|net@26|||900|pin@3||-10|9|pin@9||-10|-9
Awire|net@27|||1800|pin@9||-10|-9|nmos@2|g|-2|-9
Awire|net@28|||1800|pin@1||-3|-3|nmos@1|g|-2|-3
Awire|net@29|||1800|pin@2||-3|3|pmos@1|g|-2|3
Awire|net@31|||900|pmos@1|s|1|1|pin@5||1|0
Aartwork:Dashed|net@32|||FS2416|art@10||2.75|-7.4325|pin@16||10|6
Aartwork:Dashed|net@33|||FS1717|art@11||2.5075|8.0875|pin@17||10|7
Aartwork:Dashed|net@34|||FS748|art@12||-16.4125|-1.0075|pin@20||-17.5|-5
Een||D5G2;|pin@8||I
Ei|in|D5G2;|pin@7||I
Eo|out|D5G2;|pin@6||O
X

# Cell tri;1{vhdl}
Ctri;1{vhdl}||artwork|1189233244546|1189616130491||FACET_message()S[-- VHDL automatically generated by Electric 8.05 for cell 'tri{sch}',"entity tri is port(en, in_: in BIT; out_: out BIT);",  end tri;,"",architecture tri_BODY of tri is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,  component inverter port(a: in BIT; y: out BIT);,    end component;,"","  signal gnd, vdd, net_22, net_25, net_1, net_19: BIT;","",begin,"  buf_0: inverter port map(in_, net_1);","  buf_1: inverter port map(en, net_25);",  gnd_0: ground port map(gnd);,"  nmos_1: nMOStran port map(net_1, net_22, out_);","  nmos_2: nMOStran port map(en, gnd, net_22);","  pmos_1: PMOStran port map(net_1, out_, net_19);","  pmos_2: PMOStran port map(net_25, net_19, vdd);",  pwr_0: power port map(vdd);,end tri_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell tri32bit;1{ic}
Ctri32bit;1{ic}||artwork|1189319530163|1189319742788|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NTriangle|art@1||0|0|5.5|5|RRR|
Nschematic:Bus_Pin|pin@0||0|3||||
Nschematic:Wire_Pin|pin@1||0|1.4||||
Nschematic:Bus_Pin|pin@2||-5|0||||
Ngeneric:Invisible-Pin|pin@3||-2.5|0|1|1||
Nschematic:Bus_Pin|pin@4||5|0||||
Ngeneric:Invisible-Pin|pin@5||2.5|0|1|1||
Aschematic:wire|net@0|||F2700|pin@1||0|1.4|pin@0||0|3
Aschematic:bus|net@1|||IJ0|pin@3||-2.5|0|pin@2||-5|0
Aschematic:bus|net@2|||IJ1800|pin@5||2.5|0|pin@4||5|0
Een||D5G2;|pin@0||I
Ein[31:0]||D5G2;|pin@2||I
Eout[31:0]||D5G2;|pin@4||O
X

# Cell tri32bit;1{net.als}
Ctri32bit;1{net.als}||artwork|1189319790570|1189700036937||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    jeu. sept. 13, 2007 12:13:56",#-------------------------------------------------,"","model tri32bit(en, in[31], in[30], in[29], in[28], in[27], in[26], in[25], in[24], in[23], in[22], in[21], in[20], in[19], in[18], in[17], in[16], in[15], in[14], in[13], in[12], in[11], in[10], in[9], in[8], in[7], in[6], in[5], in[4], in[3], in[2], in[1], in[0], out[31], out[30], out[29], out[28], out[27], out[26], out[25], out[24], out[23], out[22], out[21], out[20], out[19], out[18], out[17], out[16], out[15], out[14], out[13], out[12], out[11], out[10], out[9], out[8], out[7], out[6], out[5], out[4], out[3], out[2], out[1], out[0])","tri_0: tri(en, in[0], out[0])","tri_1: tri(en, in[1], out[1])","tri_2: tri(en, in[2], out[2])","tri_3: tri(en, in[3], out[3])","tri_4: tri(en, in[4], out[4])","tri_5: tri(en, in[5], out[5])","tri_6: tri(en, in[6], out[6])","tri_7: tri(en, in[7], out[7])","tri_8: tri(en, in[8], out[8])","tri_9: tri(en, in[9], out[9])","tri_10: tri(en, in[10], out[10])","tri_11: tri(en, in[11], out[11])","tri_12: tri(en, in[12], out[12])","tri_13: tri(en, in[13], out[13])","tri_14: tri(en, in[14], out[14])","tri_15: tri(en, in[15], out[15])","tri_16: tri(en, in[16], out[16])","tri_17: tri(en, in[17], out[17])","tri_18: tri(en, in[18], out[18])","tri_19: tri(en, in[19], out[19])","tri_20: tri(en, in[20], out[20])","tri_21: tri(en, in[21], out[21])","tri_22: tri(en, in[22], out[22])","tri_23: tri(en, in[23], out[23])","tri_24: tri(en, in[24], out[24])","tri_25: tri(en, in[25], out[25])","tri_26: tri(en, in[26], out[26])","tri_27: tri(en, in[27], out[27])","tri_28: tri(en, in[28], out[28])","tri_29: tri(en, in[29], out[29])","tri_30: tri(en, in[30], out[30])","tri_31: tri(en, in[31], out[31])","",#********* End of netlist *******************,#< tri]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell tri32bit;1{sch}
Ctri32bit;1{sch}||schematic|1189314556554|1189319534913|
Ngeneric:Facet-Center|art@0||0|0||||AV
NBus_Pin|pin@0||-10|3||||
NBus_Pin|pin@1||-10|21||||
NBus_Pin|pin@2||-10|9||||
NBus_Pin|pin@3||-10|15||||
NBus_Pin|pin@4||10|3||||
NBus_Pin|pin@5||10|21||||
NBus_Pin|pin@6||10|9||||
NBus_Pin|pin@7||10|15||||
NBus_Pin|pin@8||-10|27||||
NBus_Pin|pin@9||-10|45||||
NBus_Pin|pin@10||-10|33||||
NBus_Pin|pin@11||-10|39||||
NBus_Pin|pin@12||10|27||||
NBus_Pin|pin@13||10|45||||
NBus_Pin|pin@14||10|33||||
NBus_Pin|pin@15||10|39||||
NBus_Pin|pin@16||-10|51||||
NBus_Pin|pin@17||-10|69||||
NBus_Pin|pin@18||-10|81||||
NBus_Pin|pin@19||-10|87||||
NBus_Pin|pin@20||10|75||||
NBus_Pin|pin@21||10|93||||
NBus_Pin|pin@22||10|81||||
NBus_Pin|pin@23||10|87||||
NBus_Pin|pin@24||-10|57||||
NBus_Pin|pin@25||-10|63||||
NBus_Pin|pin@26||10|51||||
NBus_Pin|pin@27||10|69||||
NBus_Pin|pin@28||10|57||||
NBus_Pin|pin@29||10|63||||
NBus_Pin|pin@30||-10|75||||
NBus_Pin|pin@31||-10|93||||
NBus_Pin|pin@32||-10|99||||
NBus_Pin|pin@33||-10|117||||
NBus_Pin|pin@34||-10|105||||
NBus_Pin|pin@35||-10|111||||
NBus_Pin|pin@36||10|99||||
NBus_Pin|pin@37||10|117||||
NBus_Pin|pin@38||10|105||||
NBus_Pin|pin@39||10|111||||
NBus_Pin|pin@40||-10|123||||
NBus_Pin|pin@41||-10|141||||
NBus_Pin|pin@42||-10|129||||
NBus_Pin|pin@43||-10|135||||
NBus_Pin|pin@44||10|123||||
NBus_Pin|pin@45||10|141||||
NBus_Pin|pin@46||10|129||||
NBus_Pin|pin@47||10|135||||
NBus_Pin|pin@48||-10|147||||
NBus_Pin|pin@49||-10|165||||
NBus_Pin|pin@50||-10|177||||
NBus_Pin|pin@51||-10|183||||
NBus_Pin|pin@52||10|171||||
NBus_Pin|pin@53||10|189||||
NBus_Pin|pin@54||10|177||||
NBus_Pin|pin@55||10|183||||
NBus_Pin|pin@56||-10|153||||
NBus_Pin|pin@57||-10|159||||
NBus_Pin|pin@58||10|147||||
NBus_Pin|pin@59||10|165||||
NBus_Pin|pin@60||10|153||||
NBus_Pin|pin@61||10|159||||
NBus_Pin|pin@62||-10|171||||
NBus_Pin|pin@63||-10|189||||
NBus_Pin|pin@64||-10|0||||
NBus_Pin|pin@65||-15|0||||
NBus_Pin|pin@66||15|0||||
NBus_Pin|pin@67||10|0||||
NWire_Pin|pin@68||0|-6||||
Itri32bit;1{ic}|tri32bit@0||33|1|||D5G4;
Itri;1{ic}|tri@0||0|3|||D5G4;
Itri;1{ic}|tri@1||0|9|||D5G4;
Itri;1{ic}|tri@2||0|15|||D5G4;
Itri;1{ic}|tri@3||0|21|||D5G4;
Itri;1{ic}|tri@4||0|27|||D5G4;
Itri;1{ic}|tri@5||0|33|||D5G4;
Itri;1{ic}|tri@6||0|39|||D5G4;
Itri;1{ic}|tri@7||0|45|||D5G4;
Itri;1{ic}|tri@8||0|51|||D5G4;
Itri;1{ic}|tri@9||0|57|||D5G4;
Itri;1{ic}|tri@10||0|63|||D5G4;
Itri;1{ic}|tri@11||0|69|||D5G4;
Itri;1{ic}|tri@12||0|75|||D5G4;
Itri;1{ic}|tri@13||0|81|||D5G4;
Itri;1{ic}|tri@14||0|87|||D5G4;
Itri;1{ic}|tri@15||0|93|||D5G4;
Itri;1{ic}|tri@16||0|99|||D5G4;
Itri;1{ic}|tri@17||0|105|||D5G4;
Itri;1{ic}|tri@18||0|111|||D5G4;
Itri;1{ic}|tri@19||0|117|||D5G4;
Itri;1{ic}|tri@20||0|123|||D5G4;
Itri;1{ic}|tri@21||0|129|||D5G4;
Itri;1{ic}|tri@22||0|135|||D5G4;
Itri;1{ic}|tri@23||0|141|||D5G4;
Itri;1{ic}|tri@24||0|147|||D5G4;
Itri;1{ic}|tri@25||0|153|||D5G4;
Itri;1{ic}|tri@26||0|159|||D5G4;
Itri;1{ic}|tri@27||0|165|||D5G4;
Itri;1{ic}|tri@28||0|171|||D5G4;
Itri;1{ic}|tri@29||0|177|||D5G4;
Itri;1{ic}|tri@30||0|183|||D5G4;
Itri;1{ic}|tri@31||0|189|||D5G4;
Awire|in[0]|D5G1;||0|tri@0|in|-4|3|pin@0||-10|3
Awire|in[1]|D5G1;||0|tri@1|in|-4|9|pin@2||-10|9
Awire|in[2]|D5G1;||0|tri@2|in|-4|15|pin@3||-10|15
Awire|in[3]|D5G1;||0|tri@3|in|-4|21|pin@1||-10|21
Awire|in[4]|D5G1;||0|tri@4|in|-4|27|pin@8||-10|27
Awire|in[5]|D5G1;||0|tri@5|in|-4|33|pin@10||-10|33
Awire|in[6]|D5G1;||0|tri@6|in|-4|39|pin@11||-10|39
Awire|in[7]|D5G1;||0|tri@7|in|-4|45|pin@9||-10|45
Awire|in[8]|D5G1;||0|tri@8|in|-4|51|pin@16||-10|51
Awire|in[9]|D5G1;||0|tri@9|in|-4|57|pin@24||-10|57
Awire|in[10]|D5G1;||0|tri@10|in|-4|63|pin@25||-10|63
Awire|in[11]|D5G1;||0|tri@11|in|-4|69|pin@17||-10|69
Awire|in[12]|D5G1;||0|tri@12|in|-4|75|pin@30||-10|75
Awire|in[13]|D5G1;||0|tri@13|in|-4|81|pin@18||-10|81
Awire|in[14]|D5G1;||0|tri@14|in|-4|87|pin@19||-10|87
Awire|in[15]|D5G1;||0|tri@15|in|-4|93|pin@31||-10|93
Awire|in[16]|D5G1;||0|tri@16|in|-4|99|pin@32||-10|99
Awire|in[17]|D5G1;||0|tri@17|in|-4|105|pin@34||-10|105
Awire|in[18]|D5G1;||0|tri@18|in|-4|111|pin@35||-10|111
Awire|in[19]|D5G1;||0|tri@19|in|-4|117|pin@33||-10|117
Awire|in[20]|D5G1;||0|tri@20|in|-4|123|pin@40||-10|123
Awire|in[21]|D5G1;||0|tri@21|in|-4|129|pin@42||-10|129
Awire|in[22]|D5G1;||0|tri@22|in|-4|135|pin@43||-10|135
Awire|in[23]|D5G1;||0|tri@23|in|-4|141|pin@41||-10|141
Awire|in[24]|D5G1;||0|tri@24|in|-4|147|pin@48||-10|147
Awire|in[25]|D5G1;||0|tri@25|in|-4|153|pin@56||-10|153
Awire|in[26]|D5G1;||0|tri@26|in|-4|159|pin@57||-10|159
Awire|in[27]|D5G1;||0|tri@27|in|-4|165|pin@49||-10|165
Awire|in[28]|D5G1;||0|tri@28|in|-4|171|pin@62||-10|171
Awire|in[29]|D5G1;||0|tri@29|in|-4|177|pin@50||-10|177
Awire|in[30]|D5G1;||0|tri@30|in|-4|183|pin@51||-10|183
Awire|in[31]|D5G1;||0|tri@31|in|-4|189|pin@63||-10|189
Awire|net@0|||2700|tri@0|en|0|6|tri@1|en|0|12
Awire|net@1|||2700|tri@2|en|0|18|tri@3|en|0|24
Awire|net@2|||2700|tri@1|en|0|12|tri@2|en|0|18
Abus|net@3|||IJ2700|pin@3||-10|15|pin@1||-10|21
Abus|net@4|||IJ2700|pin@0||-10|3|pin@2||-10|9
Abus|net@6|||IJ2700|pin@2||-10|9|pin@3||-10|15
Abus|net@9|||IJ2700|pin@7||10|15|pin@5||10|21
Abus|net@10|||IJ2700|pin@4||10|3|pin@6||10|9
Abus|net@12|||IJ2700|pin@6||10|9|pin@7||10|15
Abus|net@15|||IJ2700|pin@8||-10|27|pin@10||-10|33
Abus|net@16|||IJ2700|pin@10||-10|33|pin@11||-10|39
Abus|net@17|||IJ2700|pin@15||10|39|pin@13||10|45
Awire|net@18|||2700|tri@4|en|0|30|tri@5|en|0|36
Awire|net@19|||2700|tri@6|en|0|42|tri@7|en|0|48
Abus|net@20|||IJ2700|pin@12||10|27|pin@14||10|33
Abus|net@21|||IJ2700|pin@14||10|33|pin@15||10|39
Awire|net@22|||2700|tri@5|en|0|36|tri@6|en|0|42
Abus|net@23|||IJ2700|pin@11||-10|39|pin@9||-10|45
Abus|net@24|||IJ2700|pin@1||-10|21|pin@8||-10|27
Abus|net@25|||IJ2700|pin@5||10|21|pin@12||10|27
Awire|net@26|||2700|tri@3|en|0|24|tri@4|en|0|30
Awire|net@27|||2700|tri@8|en|0|54|tri@9|en|0|60
Awire|net@28|||2700|tri@10|en|0|66|tri@11|en|0|72
Abus|net@29|||IJ2700|pin@26||10|51|pin@28||10|57
Abus|net@30|||IJ2700|pin@28||10|57|pin@29||10|63
Abus|net@31|||IJ2700|pin@30||-10|75|pin@18||-10|81
Abus|net@32|||IJ2700|pin@18||-10|81|pin@19||-10|87
Abus|net@33|||IJ2700|pin@23||10|87|pin@21||10|93
Awire|net@34|||2700|tri@12|en|0|78|tri@13|en|0|84
Awire|net@35|||2700|tri@14|en|0|90|tri@15|en|0|96
Awire|net@36|||2700|tri@9|en|0|60|tri@10|en|0|66
Abus|net@37|||IJ2700|pin@20||10|75|pin@22||10|81
Abus|net@38|||IJ2700|pin@22||10|81|pin@23||10|87
Awire|net@39|||2700|tri@13|en|0|84|tri@14|en|0|90
Abus|net@40|||IJ2700|pin@19||-10|87|pin@31||-10|93
Abus|net@41|||IJ2700|pin@17||-10|69|pin@30||-10|75
Abus|net@42|||IJ2700|pin@27||10|69|pin@20||10|75
Awire|net@43|||2700|tri@11|en|0|72|tri@12|en|0|78
Abus|net@44|||IJ2700|pin@25||-10|63|pin@17||-10|69
Abus|net@45|||IJ2700|pin@16||-10|51|pin@24||-10|57
Abus|net@46|||IJ2700|pin@24||-10|57|pin@25||-10|63
Abus|net@47|||IJ2700|pin@29||10|63|pin@27||10|69
Awire|net@48|||2700|tri@7|en|0|48|tri@8|en|0|54
Abus|net@49|||IJ2700|pin@9||-10|45|pin@16||-10|51
Abus|net@50|||IJ2700|pin@13||10|45|pin@26||10|51
Awire|net@51|||2700|tri@16|en|0|102|tri@17|en|0|108
Awire|net@52|||2700|tri@18|en|0|114|tri@19|en|0|120
Awire|net@53|||2700|tri@17|en|0|108|tri@18|en|0|114
Abus|net@54|||IJ2700|pin@35||-10|111|pin@33||-10|117
Abus|net@55|||IJ2700|pin@32||-10|99|pin@34||-10|105
Abus|net@56|||IJ2700|pin@34||-10|105|pin@35||-10|111
Abus|net@57|||IJ2700|pin@39||10|111|pin@37||10|117
Abus|net@58|||IJ2700|pin@36||10|99|pin@38||10|105
Abus|net@59|||IJ2700|pin@38||10|105|pin@39||10|111
Abus|net@60|||IJ2700|pin@40||-10|123|pin@42||-10|129
Abus|net@61|||IJ2700|pin@42||-10|129|pin@43||-10|135
Abus|net@62|||IJ2700|pin@47||10|135|pin@45||10|141
Awire|net@63|||2700|tri@20|en|0|126|tri@21|en|0|132
Awire|net@64|||2700|tri@22|en|0|138|tri@23|en|0|144
Abus|net@65|||IJ2700|pin@44||10|123|pin@46||10|129
Abus|net@66|||IJ2700|pin@46||10|129|pin@47||10|135
Awire|net@67|||2700|tri@21|en|0|132|tri@22|en|0|138
Abus|net@68|||IJ2700|pin@43||-10|135|pin@41||-10|141
Abus|net@69|||IJ2700|pin@33||-10|117|pin@40||-10|123
Abus|net@70|||IJ2700|pin@37||10|117|pin@44||10|123
Awire|net@71|||2700|tri@19|en|0|120|tri@20|en|0|126
Awire|net@72|||2700|tri@24|en|0|150|tri@25|en|0|156
Awire|net@73|||2700|tri@26|en|0|162|tri@27|en|0|168
Abus|net@74|||IJ2700|pin@58||10|147|pin@60||10|153
Abus|net@75|||IJ2700|pin@60||10|153|pin@61||10|159
Abus|net@76|||IJ2700|pin@62||-10|171|pin@50||-10|177
Abus|net@77|||IJ2700|pin@50||-10|177|pin@51||-10|183
Abus|net@78|||IJ2700|pin@55||10|183|pin@53||10|189
Awire|net@79|||2700|tri@28|en|0|174|tri@29|en|0|180
Awire|net@80|||2700|tri@30|en|0|186|tri@31|en|0|192
Awire|net@81|||2700|tri@25|en|0|156|tri@26|en|0|162
Abus|net@82|||IJ2700|pin@52||10|171|pin@54||10|177
Abus|net@83|||IJ2700|pin@54||10|177|pin@55||10|183
Awire|net@84|||2700|tri@29|en|0|180|tri@30|en|0|186
Abus|net@85|||IJ2700|pin@51||-10|183|pin@63||-10|189
Abus|net@86|||IJ2700|pin@49||-10|165|pin@62||-10|171
Abus|net@87|||IJ2700|pin@59||10|165|pin@52||10|171
Awire|net@88|||2700|tri@27|en|0|168|tri@28|en|0|174
Abus|net@89|||IJ2700|pin@57||-10|159|pin@49||-10|165
Abus|net@90|||IJ2700|pin@48||-10|147|pin@56||-10|153
Abus|net@91|||IJ2700|pin@56||-10|153|pin@57||-10|159
Abus|net@92|||IJ2700|pin@61||10|159|pin@59||10|165
Awire|net@93|||2700|tri@23|en|0|144|tri@24|en|0|150
Abus|net@94|||IJ2700|pin@41||-10|141|pin@48||-10|147
Abus|net@95|||IJ2700|pin@45||10|141|pin@58||10|147
Awire|net@96|||2700|tri@15|en|0|96|tri@16|en|0|102
Abus|net@97|||IJ2700|pin@31||-10|93|pin@32||-10|99
Abus|net@98|||IJ2700|pin@21||10|93|pin@36||10|99
Abus|net@99|||IJ900|pin@0||-10|3|pin@64||-10|0
Abus|net@100|||IJ1800|pin@65||-15|0|pin@64||-10|0
Abus|net@101|||IJ0|pin@66||15|0|pin@67||10|0
Abus|net@102|||IJ2700|pin@67||10|0|pin@4||10|3
Awire|net@103|||900|tri@0|en|0|6|pin@68||0|-6
Awire|out[0]|D5G1;||1800|tri@0|out|4|3|pin@4||10|3
Awire|out[1]|D5G1;||1800|tri@1|out|4|9|pin@6||10|9
Awire|out[2]|D5G1;||1800|tri@2|out|4|15|pin@7||10|15
Awire|out[3]|D5G1;||1800|tri@3|out|4|21|pin@5||10|21
Awire|out[4]|D5G1;||1800|tri@4|out|4|27|pin@12||10|27
Awire|out[5]|D5G1;||1800|tri@5|out|4|33|pin@14||10|33
Awire|out[6]|D5G1;||1800|tri@6|out|4|39|pin@15||10|39
Awire|out[7]|D5G1;||1800|tri@7|out|4|45|pin@13||10|45
Awire|out[8]|D5G1;||1800|tri@8|out|4|51|pin@26||10|51
Awire|out[9]|D5G1;||1800|tri@9|out|4|57|pin@28||10|57
Awire|out[10]|D5G1;||1800|tri@10|out|4|63|pin@29||10|63
Awire|out[11]|D5G1;||1800|tri@11|out|4|69|pin@27||10|69
Awire|out[12]|D5G1;||1800|tri@12|out|4|75|pin@20||10|75
Awire|out[13]|D5G1;||1800|tri@13|out|4|81|pin@22||10|81
Awire|out[14]|D5G1;||1800|tri@14|out|4|87|pin@23||10|87
Awire|out[15]|D5G1;||1800|tri@15|out|4|93|pin@21||10|93
Awire|out[16]|D5G1;||1800|tri@16|out|4|99|pin@36||10|99
Awire|out[17]|D5G1;||1800|tri@17|out|4|105|pin@38||10|105
Awire|out[18]|D5G1;||1800|tri@18|out|4|111|pin@39||10|111
Awire|out[19]|D5G1;||1800|tri@19|out|4|117|pin@37||10|117
Awire|out[20]|D5G1;||1800|tri@20|out|4|123|pin@44||10|123
Awire|out[21]|D5G1;||1800|tri@21|out|4|129|pin@46||10|129
Awire|out[22]|D5G1;||1800|tri@22|out|4|135|pin@47||10|135
Awire|out[23]|D5G1;||1800|tri@23|out|4|141|pin@45||10|141
Awire|out[24]|D5G1;||1800|tri@24|out|4|147|pin@58||10|147
Awire|out[25]|D5G1;||1800|tri@25|out|4|153|pin@60||10|153
Awire|out[26]|D5G1;||1800|tri@26|out|4|159|pin@61||10|159
Awire|out[27]|D5G1;||1800|tri@27|out|4|165|pin@59||10|165
Awire|out[28]|D5G1;||1800|tri@28|out|4|171|pin@52||10|171
Awire|out[29]|D5G1;||1800|tri@29|out|4|177|pin@54||10|177
Awire|out[30]|D5G1;||1800|tri@30|out|4|183|pin@55||10|183
Awire|out[31]|D5G1;||1800|tri@31|out|4|189|pin@53||10|189
Een||D5G2;|pin@68||I
Ein|in[31:0]|D5G2;|pin@65||I
Eout|out[31:0]|D5G2;|pin@66||O
X

# Cell tri32bit;1{vhdl}
Ctri32bit;1{vhdl}||artwork|1189319790429|1189319790570||FACET_message()S[-- VHDL automatically generated by Electric 8.05 for cell 'tri32bit{sch}',"entity tri32bit is port(en, in[31], in[30], in[29], in[28], in[27], in[26], in[25], in[24], in[23], in[22], in[21], in[20], in[19], in[18], in[17], in[16], in[15], in[14], in[13], in[12], in[11], in[10], in[9], in[8], in[7], in[6], in[5], in[4], in[3], in[2], in[1], in[0]: in BIT; out[31], out[30], out[29], out[28], out[27], out[26], out[25], out[24], out[23], out[22], out[21], out[20], out[19], out[18], out[17], out[16], out[15], out[14], out[13], out[12], out[11], out[10], out[9], out[8], out[7], out[6], out[5], out[4], out[3], out[2], out[1], out[0]: out BIT);",  end tri32bit;,"",architecture tri32bit_BODY of tri32bit is,"  component tri port(en, in_: in BIT; out_: out BIT);",    end component;,"","",begin,"  tri_0: tri port map(en, in[0], out[0]);","  tri_1: tri port map(en, in[1], out[1]);","  tri_2: tri port map(en, in[2], out[2]);","  tri_3: tri port map(en, in[3], out[3]);","  tri_4: tri port map(en, in[4], out[4]);","  tri_5: tri port map(en, in[5], out[5]);","  tri_6: tri port map(en, in[6], out[6]);","  tri_7: tri port map(en, in[7], out[7]);","  tri_8: tri port map(en, in[8], out[8]);","  tri_9: tri port map(en, in[9], out[9]);","  tri_10: tri port map(en, in[10], out[10]);","  tri_11: tri port map(en, in[11], out[11]);","  tri_12: tri port map(en, in[12], out[12]);","  tri_13: tri port map(en, in[13], out[13]);","  tri_14: tri port map(en, in[14], out[14]);","  tri_15: tri port map(en, in[15], out[15]);","  tri_16: tri port map(en, in[16], out[16]);","  tri_17: tri port map(en, in[17], out[17]);","  tri_18: tri port map(en, in[18], out[18]);","  tri_19: tri port map(en, in[19], out[19]);","  tri_20: tri port map(en, in[20], out[20]);","  tri_21: tri port map(en, in[21], out[21]);","  tri_22: tri port map(en, in[22], out[22]);","  tri_23: tri port map(en, in[23], out[23]);","  tri_24: tri port map(en, in[24], out[24]);","  tri_25: tri port map(en, in[25], out[25]);","  tri_26: tri port map(en, in[26], out[26]);","  tri_27: tri port map(en, in[27], out[27]);","  tri_28: tri port map(en, in[28], out[28]);","  tri_29: tri port map(en, in[29], out[29]);","  tri_30: tri port map(en, in[30], out[30]);","  tri_31: tri port map(en, in[31], out[31]);",end tri32bit_BODY;,"","",-- VHDL automatically generated by Electric 8.05 for cell 'tri{sch}',"entity tri is port(en, in_: in BIT; out_: out BIT);",  end tri;,"",architecture tri_BODY of tri is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,  component inverter port(a: in BIT; y: out BIT);,    end component;,"","  signal gnd, vdd, net_22, net_25, net_1, net_19: BIT;","",begin,"  buf_0: inverter port map(in_, net_1);","  buf_1: inverter port map(en, net_25);",  gnd_0: ground port map(gnd);,"  nmos_1: nMOStran port map(net_1, net_22, out_);","  nmos_2: nMOStran port map(en, gnd, net_22);","  pmos_1: PMOStran port map(net_1, out_, net_19);","  pmos_2: PMOStran port map(net_25, net_19, vdd);",  pwr_0: power port map(vdd);,end tri_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell xnor2;1{net.als}
Cxnor2;1{net.als}||artwork|1189575386015|1189575529156||FACET_message()S[# Built-in model for xnor2,"model xnor2(a,b,z)","g1: xnor2fun(a,b,z_)","g2: xnor2_(z_,z)","gate xnor2fun(a,b,out)",fanout = off,t: delta=356e-12,i: a=L b=H o: out=L,i: a=H b=L o: out=L,t: delta=373e-12,i: a=L b=L o: out=H,i: a=H b=H o: out=H,t: delta=0,i:         o: out=X,load: a=1.0 b=1.0,"gate xnor2_(in,out)",t: delta=43e-12,i: in=H    o: out=H,t: delta=59e-12,i: in=L    o: out=L,t: delta=0,i: in=X    o: out=X,"","","","","",""]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell xor2;1{net.als}
Cxor2;1{net.als}||artwork|1189560437640|1189575511421||FACET_message()S[# Built-in model for xor2,"model xor2(a,b,z)","g1: xor2fun(a,b,z_)","g2: xor2_(z_,z)","gate xor2fun(a,b,out)",fanout = off,t: delta=477e-12,i: a=L b=H o: out=H,i: a=H b=L o: out=H,t: delta=473e-12,i: a=L b=L o: out=L,i: a=H b=H o: out=L,t: delta=0,i:         o: out=X,load: a=1.0 b=1.0,"gate xor2_(in,out)",t: delta=29e-12,i: in=H    o: out=H,t: delta=25e-12,i: in=L    o: out=L,t: delta=0,i: in=X    o: out=X,"","","",""]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Groups:
GALU;1{sch}|ALU;1{ic}|ALU;1{net.als}|ALU;1{vhdl}
GMemoire2;1{sch}
G|PMOStran;1{net.als}
GRAM1;1{sch}|RAM1;1{ic}|RAM1;1{net.als}
GRAM2;1{sch}|RAM2;1{ic}|RAM2;1{net.als}
GRAM3;1{sch}|RAM3;1{ic}|RAM3;1{net.als}
GRAM4;1{sch}|RAM4;1{ic}|RAM4;1{net.als}
Gadd4;1{sch}|add4;1{ic}|add4;1{net.als}|add4;1{vhdl}
Gadd32;1{sch}|add32;1{ic}|add32;1{net.als}|add32;1{vhdl}
Gadd32ripple;1{sch}|add32ripple;1{net.als}|add32ripple;1{vhdl}
G|and2;1{net.als}
G|and3;1{net.als}
G|and4;1{net.als}
G|and5;1{net.als}
Gand32;1{sch}|and32;1{ic}|and32;1{net.als}|and32;1{vhdl}
Garch;1{sch}|arch;1{net.als}|arch;1{vhdl}
Garch_2bus;1{sch}|arch_2bus;1{net.als}|arch_2bus;1{vhdl}
G|buffer;1{net.als}
Gdebug_ecrire;1{sch}|debug_ecrire;3{ic}|debug_ecrire;1{net.als}|debug_ecrire;1{vhdl}
Gdec3_8;1{sch}|dec3_8;1{ic}|dec3_8;1{net.als}|dec3_8;1{vhdl}
Gdec5_32;1{sch}|dec5_32;1{ic}|dec5_32;1{net.als}|dec5_32;1{vhdl}
Gdemux3_8;1{sch}|demux3_8;1{ic}|demux3_8;1{net.als}|demux3_8;1{vhdl}
G|drff;1{net.als}
G|dsff;1{net.als}
Gfulladd;1{sch}|fulladd;1{ic}
G|ground;1{net.als}
Ghalfadd;1{sch}|halfadd;1{ic}
G|inverter;1{net.als}
Glookahead_2_4;1{sch}|lookahead_2_4;1{ic}|lookahead_2_4;1{net.als}|lookahead_2_4;1{vhdl}
Gmicro_control;1{sch}
G|mux2;1{net.als}
Gmux2_1;1{sch}|mux2_1;1{ic}|mux2_1;1{net.als}|mux2_1;1{vhdl}
Gmux3_1;1{sch}|mux3_1;1{ic}|mux3_1;1{net.als}|mux3_1;1{vhdl}
Gmux3_32bit;1{sch}|mux3_32bit;1{ic}|mux3_32bit;1{net.als}|mux3_32bit;1{vhdl}
Gmux3bit;1{sch}|mux3bit;1{ic}|mux3bit;1{net.als}|mux3bit;1{vhdl}
Gmux4_1;1{sch}|mux4_1;1{ic}|mux4_1;1{net.als}|mux4_1;1{vhdl}
Gmux32bit;1{sch}|mux32bit;1{ic}|mux32bit;1{net.als}|mux32bit;1{vhdl}
G|nMOStran;1{net.als}
G|nand2;1{net.als}
G|nand3;1{net.als}
G|nand4;1{net.als}
G|nand5;1{net.als}
G|nor2;1{net.als}
G|nor3;1{net.als}
G|nor4;1{net.als}
G|nor5;1{net.als}
Gop_logique32;1{sch}|op_logique32;1{ic}|op_logique32;1{net.als}|op_logique32;1{vhdl}
G|or2;1{net.als}
G|or3;1{net.als}
G|or4;1{net.als}
G|or5;1{net.als}
Gpetittest;1{sch}|petittest;1{net.als}|petittest;1{vhdl}
G|power;1{net.als}
Greg32bit;1{sch}|reg32bit;1{ic}|reg32bit;1{net.als}|reg32bit;1{vhdl}
Gregistres;1{sch}|registres;1{ic}|registres;1{net.als}|registres;1{vhdl}
Gshift32;1{sch}|shift32;1{ic}|shift32;1{net.als}|shift32;1{vhdl}
GtestALS1;1{sch}|testALS1;1{ic}|testALS1;1{net.als}|testALS1;1{vhdl}
GtestALS2;1{sch}|testALS2;1{net.als}|testALS2;1{vhdl}
GtestRAM;1{sch}|testRAM;1{net.als}|testRAM;1{vhdl}
Gtest_inverseur;1{sch}|test_inverseur;1{net.als}|test_inverseur;1{vhdl}
Gtestbus;1{sch}|testbus;1{net.als}|testbus;1{vhdl}
Gtestecrire;1{sch}|testecrire;1{net.als}|testecrire;1{vhdl}
Gtestlemux;1{sch}|testlemux;1{net.als}|testlemux;1{vhdl}
Gtestmux;1{sch}|testmux;1{ic}|testmux;1{net.als}
Gtri;1{sch}|tri;1{ic}|tri;1{net.als}|tri;1{vhdl}
Gtri32bit;1{sch}|tri32bit;1{ic}|tri32bit;1{net.als}|tri32bit;1{vhdl}
G|xnor2;1{net.als}
G|xor2;1{net.als}
