upar_write_driver(0xb00264,0x00000000)
upar_write_driver(0x8082d4,0x00066661)	// rx att
upar_write_driver(0x8082d0,0x00088881)	// rx boost
upar_write_driver(0x8083d4,0x00066661)	// rx att
upar_write_driver(0x8083d0,0x00088881)	// rx boost
upar_write_driver(0x8084d4,0x00066661)	// rx att
upar_write_driver(0x8084d0,0x00088881)	// rx boost
upar_write_driver(0x8085d4,0x00066661)	// rx att
upar_write_driver(0x8085d0,0x00088881)	// rx boost
upar_write_driver(0x80026f,0x1C000000)	// gen3 rx threshold
upar_write_driver(0x80046f,0x1C000000)	// gen3 rx threshold
upar_write_driver(0x80066f,0x1C000000)	// gen3 rx threshold
upar_write_driver(0x80086f,0x1C000000)	// gen3 rx threshold
upar_write_driver(0x800e6f,0x1C000000)	// gen3 rx threshold
upar_write_driver(0x80106f,0x1C000000)	// gen3 rx threshold
upar_write_driver(0x80126f,0x1C000000)	// gen3 rx threshold
upar_write_driver(0x8082d8,0x00000010)
upar_write_driver(0x80a804,0x00000110)
upar_write_driver(0xb0026c,0x00000105)	//order:1 from def:00000005 ,in section: PMAC_TM_CONFIG155{[21:0],tbus_mon_cfg_sel[1:0],mac_cfg_test_out_sel[7:0]}
upar_write_driver(0xb00000,0x00FFAA55) 	//order:2 from def:00000000 ,in section: PMAC_TM_CONFIG0{bus_test_cfg_reg_i[31:0]}
upar_write_driver(0xb00030,0x003F00F0) 	//order:3 from def:00000000 ,in section: PMAC_TM_CONFIG12{[2:0],pmac_cfg_pl_rst_ctl[4:0],[1:0],pmac_cfg_tl_rst_ovr[5:0],[1:0],pmac_cfg_tl_rst_val[5:0],pmac_cfg_pl_rst_ovr[3:0],pmac_cfg_pl_rst_val[3:0]}
upar_write_driver(0x808104,0x00022322) 	//order:4 from def:00000000 ,in section: Q0_PHY_CONFIG65{[11:0],cfg_pma_cm0_ref_clk_sel[1:0],cfg_cm0_cmu_p1_2_i_ovr,cfg_cm0_cmu_p1_2_i_val,[1:0],cfg_cm0_iddq_i_ovr,cfg_cm0_iddq_i_val,[1:0],cfg_cm0_pd_i_ovr,cfg_cm0_pd_i_val,[1:0],cfg_cm0_rstn_i_ovr,cfg_cm0_rstn_i_val,[1:0],cfg_cm0_cdn_i_ovr,cfg_cm0_cdn_i_val}
upar_write_driver(0x808000,0x00022322) 	//order:5 from def:00000000 ,in section: Q0_PHY_CONFIG0{[11:0],cfg_pma_cm1_ref_clk_sel[1:0],cfg_cm1_cmu_p1_2_i_ovr,cfg_cm1_cmu_p1_2_i_val,[1:0],cfg_cm1_iddq_i_ovr,cfg_cm1_iddq_i_val,[1:0],cfg_cm1_pd_i_ovr,cfg_cm1_pd_i_val,[1:0],cfg_cm1_rstn_i_ovr,cfg_cm1_rstn_i_val,[1:0],cfg_cm1_cdn_i_ovr,cfg_cm1_cdn_i_val}
upar_write_driver(0x908104,0x00022322) 	//order:6 from def:00000000 ,in section: Q1_PHY_CONFIG65{[11:0],cfg_pma_cm0_ref_clk_sel[1:0],cfg_cm0_cmu_p1_2_i_ovr,cfg_cm0_cmu_p1_2_i_val,[1:0],cfg_cm0_iddq_i_ovr,cfg_cm0_iddq_i_val,[1:0],cfg_cm0_pd_i_ovr,cfg_cm0_pd_i_val,[1:0],cfg_cm0_rstn_i_ovr,cfg_cm0_rstn_i_val,[1:0],cfg_cm0_cdn_i_ovr,cfg_cm0_cdn_i_val}
upar_write_driver(0x908000,0x00022322) 	//order:7 from def:00000000 ,in section: Q1_PHY_CONFIG0{[11:0],cfg_pma_cm1_ref_clk_sel[1:0],cfg_cm1_cmu_p1_2_i_ovr,cfg_cm1_cmu_p1_2_i_val,[1:0],cfg_cm1_iddq_i_ovr,cfg_cm1_iddq_i_val,[1:0],cfg_cm1_pd_i_ovr,cfg_cm1_pd_i_val,[1:0],cfg_cm1_rstn_i_ovr,cfg_cm1_rstn_i_val,[1:0],cfg_cm1_cdn_i_ovr,cfg_cm1_cdn_i_val}
upar_write_driver(0x80a004,0x00022322) 	//order:8 from def:00000000 ,in section: Q0_LANE0_CPLL_CONFIG1{[13:0],cpll0_cfg_cm0_cmu_p1_2_i_ovr,cpll0_cfg_cm0_cmu_p1_2_i_val,[1:0],cpll0_cfg_cm0_iddq_i_ovr,cpll0_cfg_cm0_iddq_i_val,[1:0],cpll0_cfg_cm0_pd_i_ovr,cpll0_cfg_cm0_pd_i_val,[1:0],cpll0_cfg_cm0_rstn_i_ovr,cpll0_cfg_cm0_rstn_i_val,[1:0],cpll0_cfg_cm0_cdn_i_ovr,cpll0_cfg_cm0_cdn_i_val}
upar_write_driver(0x80a204,0x00022322) 	//order:9 from def:00000000 ,in section: Q0_LANE1_CPLL_CONFIG129{[13:0],cpll1_cfg_cm0_cmu_p1_2_i_ovr,cpll1_cfg_cm0_cmu_p1_2_i_val,[1:0],cpll1_cfg_cm0_iddq_i_ovr,cpll1_cfg_cm0_iddq_i_val,[1:0],cpll1_cfg_cm0_pd_i_ovr,cpll1_cfg_cm0_pd_i_val,[1:0],cpll1_cfg_cm0_rstn_i_ovr,cpll1_cfg_cm0_rstn_i_val,[1:0],cpll1_cfg_cm0_cdn_i_ovr,cpll1_cfg_cm0_cdn_i_val}
upar_write_driver(0x80a404,0x00022322) 	//order:10 from def:00000000 ,in section: Q0_LANE2_CPLL_CONFIG257{[13:0],cpll2_cfg_cm0_cmu_p1_2_i_ovr,cpll2_cfg_cm0_cmu_p1_2_i_val,[1:0],cpll2_cfg_cm0_iddq_i_ovr,cpll2_cfg_cm0_iddq_i_val,[1:0],cpll2_cfg_cm0_pd_i_ovr,cpll2_cfg_cm0_pd_i_val,[1:0],cpll2_cfg_cm0_rstn_i_ovr,cpll2_cfg_cm0_rstn_i_val,[1:0],cpll2_cfg_cm0_cdn_i_ovr,cpll2_cfg_cm0_cdn_i_val}
upar_write_driver(0x80a604,0x00022322) 	//order:11 from def:00000000 ,in section: Q0_LANE3_CPLL_CONFIG385{[13:0],cpll3_cfg_cm0_cmu_p1_2_i_ovr,cpll3_cfg_cm0_cmu_p1_2_i_val,[1:0],cpll3_cfg_cm0_iddq_i_ovr,cpll3_cfg_cm0_iddq_i_val,[1:0],cpll3_cfg_cm0_pd_i_ovr,cpll3_cfg_cm0_pd_i_val,[1:0],cpll3_cfg_cm0_rstn_i_ovr,cpll3_cfg_cm0_rstn_i_val,[1:0],cpll3_cfg_cm0_cdn_i_ovr,cpll3_cfg_cm0_cdn_i_val}
upar_write_driver(0x90a004,0x00022322) 	//order:12 from def:00000000 ,in section: Q1_LANE0_CPLL_CONFIG1{[13:0],cpll0_cfg_cm0_cmu_p1_2_i_ovr,cpll0_cfg_cm0_cmu_p1_2_i_val,[1:0],cpll0_cfg_cm0_iddq_i_ovr,cpll0_cfg_cm0_iddq_i_val,[1:0],cpll0_cfg_cm0_pd_i_ovr,cpll0_cfg_cm0_pd_i_val,[1:0],cpll0_cfg_cm0_rstn_i_ovr,cpll0_cfg_cm0_rstn_i_val,[1:0],cpll0_cfg_cm0_cdn_i_ovr,cpll0_cfg_cm0_cdn_i_val}
upar_write_driver(0x90a204,0x00022322) 	//order:13 from def:00000000 ,in section: Q1_LANE1_CPLL_CONFIG129{[13:0],cpll1_cfg_cm0_cmu_p1_2_i_ovr,cpll1_cfg_cm0_cmu_p1_2_i_val,[1:0],cpll1_cfg_cm0_iddq_i_ovr,cpll1_cfg_cm0_iddq_i_val,[1:0],cpll1_cfg_cm0_pd_i_ovr,cpll1_cfg_cm0_pd_i_val,[1:0],cpll1_cfg_cm0_rstn_i_ovr,cpll1_cfg_cm0_rstn_i_val,[1:0],cpll1_cfg_cm0_cdn_i_ovr,cpll1_cfg_cm0_cdn_i_val}
upar_write_driver(0x90a404,0x00022322) 	//order:14 from def:00000000 ,in section: Q1_LANE2_CPLL_CONFIG257{[13:0],cpll2_cfg_cm0_cmu_p1_2_i_ovr,cpll2_cfg_cm0_cmu_p1_2_i_val,[1:0],cpll2_cfg_cm0_iddq_i_ovr,cpll2_cfg_cm0_iddq_i_val,[1:0],cpll2_cfg_cm0_pd_i_ovr,cpll2_cfg_cm0_pd_i_val,[1:0],cpll2_cfg_cm0_rstn_i_ovr,cpll2_cfg_cm0_rstn_i_val,[1:0],cpll2_cfg_cm0_cdn_i_ovr,cpll2_cfg_cm0_cdn_i_val}
upar_write_driver(0x90a604,0x00022322) 	//order:15 from def:00000000 ,in section: Q1_LANE3_CPLL_CONFIG385{[13:0],cpll3_cfg_cm0_cmu_p1_2_i_ovr,cpll3_cfg_cm0_cmu_p1_2_i_val,[1:0],cpll3_cfg_cm0_iddq_i_ovr,cpll3_cfg_cm0_iddq_i_val,[1:0],cpll3_cfg_cm0_pd_i_ovr,cpll3_cfg_cm0_pd_i_val,[1:0],cpll3_cfg_cm0_rstn_i_ovr,cpll3_cfg_cm0_rstn_i_val,[1:0],cpll3_cfg_cm0_cdn_i_ovr,cpll3_cfg_cm0_cdn_i_val}
upar_write_driver(0x80882c,0x01000300) 	//order:16 from def:00000000 ,in section: Q0_PHY_CONFIG523{[1:0],cfg_ln0_txdata_i_val[1:0],[1:0],cfg_ln0_rstn_i_val,cfg_ln0_rstn_i_ovr,cfg_ln0_rate_i_val[1:0],cfg_ln0_rate_i_ovr[1:0],,cfg_ln0_pd_i_val[2:0],,cfg_ln0_pd_i_ovr[2:0],[1:0],cfg_ln0_iddq_i_val,cfg_ln0_iddq_i_ovr,[1:0],cfg_ln0_generic_mode,cfg_ln0_generic_div_8b10b,[1:0],cfg_ln0_fpcs_rxdata_src_val,cfg_ln0_fpcs_rxdata_src_ovr}
upar_write_driver(0x808840,0x01000300) 	//order:17 from def:00000000 ,in section: Q0_PHY_CONFIG528{[1:0],cfg_ln1_txdata_i_val[1:0],[1:0],cfg_ln1_rstn_i_val,cfg_ln1_rstn_i_ovr,cfg_ln1_rate_i_val[1:0],cfg_ln1_rate_i_ovr[1:0],,cfg_ln1_pd_i_val[2:0],,cfg_ln1_pd_i_ovr[2:0],[1:0],cfg_ln1_iddq_i_val,cfg_ln1_iddq_i_ovr,[1:0],cfg_ln1_generic_mode,cfg_ln1_generic_div_8b10b,[1:0],cfg_ln1_fpcs_rxdata_src_val,cfg_ln1_fpcs_rxdata_src_ovr}
upar_write_driver(0x808854,0x01000300) 	//order:18 from def:00000000 ,in section: Q0_PHY_CONFIG533{[1:0],cfg_ln2_txdata_i_val[1:0],[1:0],cfg_ln2_rstn_i_val,cfg_ln2_rstn_i_ovr,cfg_ln2_rate_i_val[1:0],cfg_ln2_rate_i_ovr[1:0],,cfg_ln2_pd_i_val[2:0],,cfg_ln2_pd_i_ovr[2:0],[1:0],cfg_ln2_iddq_i_val,cfg_ln2_iddq_i_ovr,[1:0],cfg_ln2_generic_mode,cfg_ln2_generic_div_8b10b,[1:0],cfg_ln2_fpcs_rxdata_src_val,cfg_ln2_fpcs_rxdata_src_ovr}
upar_write_driver(0x808868,0x01000300) 	//order:19 from def:00000000 ,in section: Q0_PHY_CONFIG538{[1:0],cfg_ln3_txdata_i_val[1:0],[1:0],cfg_ln3_rstn_i_val,cfg_ln3_rstn_i_ovr,cfg_ln3_rate_i_val[1:0],cfg_ln3_rate_i_ovr[1:0],,cfg_ln3_pd_i_val[2:0],,cfg_ln3_pd_i_ovr[2:0],[1:0],cfg_ln3_iddq_i_val,cfg_ln3_iddq_i_ovr,[1:0],cfg_ln3_generic_mode,cfg_ln3_generic_div_8b10b,[1:0],cfg_ln3_fpcs_rxdata_src_val,cfg_ln3_fpcs_rxdata_src_ovr}
upar_write_driver(0x90882c,0x01000300) 	//order:20 from def:00000000 ,in section: Q1_PHY_CONFIG523{[1:0],cfg_ln0_txdata_i_val[1:0],[1:0],cfg_ln0_rstn_i_val,cfg_ln0_rstn_i_ovr,cfg_ln0_rate_i_val[1:0],cfg_ln0_rate_i_ovr[1:0],,cfg_ln0_pd_i_val[2:0],,cfg_ln0_pd_i_ovr[2:0],[1:0],cfg_ln0_iddq_i_val,cfg_ln0_iddq_i_ovr,[1:0],cfg_ln0_generic_mode,cfg_ln0_generic_div_8b10b,[1:0],cfg_ln0_fpcs_rxdata_src_val,cfg_ln0_fpcs_rxdata_src_ovr}
upar_write_driver(0x908840,0x01000300) 	//order:21 from def:00000000 ,in section: Q1_PHY_CONFIG528{[1:0],cfg_ln1_txdata_i_val[1:0],[1:0],cfg_ln1_rstn_i_val,cfg_ln1_rstn_i_ovr,cfg_ln1_rate_i_val[1:0],cfg_ln1_rate_i_ovr[1:0],,cfg_ln1_pd_i_val[2:0],,cfg_ln1_pd_i_ovr[2:0],[1:0],cfg_ln1_iddq_i_val,cfg_ln1_iddq_i_ovr,[1:0],cfg_ln1_generic_mode,cfg_ln1_generic_div_8b10b,[1:0],cfg_ln1_fpcs_rxdata_src_val,cfg_ln1_fpcs_rxdata_src_ovr}
upar_write_driver(0x908854,0x01000300) 	//order:22 from def:00000000 ,in section: Q1_PHY_CONFIG533{[1:0],cfg_ln2_txdata_i_val[1:0],[1:0],cfg_ln2_rstn_i_val,cfg_ln2_rstn_i_ovr,cfg_ln2_rate_i_val[1:0],cfg_ln2_rate_i_ovr[1:0],,cfg_ln2_pd_i_val[2:0],,cfg_ln2_pd_i_ovr[2:0],[1:0],cfg_ln2_iddq_i_val,cfg_ln2_iddq_i_ovr,[1:0],cfg_ln2_generic_mode,cfg_ln2_generic_div_8b10b,[1:0],cfg_ln2_fpcs_rxdata_src_val,cfg_ln2_fpcs_rxdata_src_ovr}
upar_write_driver(0x908868,0x01000300) 	//order:23 from def:00000000 ,in section: Q1_PHY_CONFIG538{[1:0],cfg_ln3_txdata_i_val[1:0],[1:0],cfg_ln3_rstn_i_val,cfg_ln3_rstn_i_ovr,cfg_ln3_rate_i_val[1:0],cfg_ln3_rate_i_ovr[1:0],,cfg_ln3_pd_i_val[2:0],,cfg_ln3_pd_i_ovr[2:0],[1:0],cfg_ln3_iddq_i_val,cfg_ln3_iddq_i_ovr,[1:0],cfg_ln3_generic_mode,cfg_ln3_generic_div_8b10b,[1:0],cfg_ln3_fpcs_rxdata_src_val,cfg_ln3_fpcs_rxdata_src_ovr}
upar_write_driver(0xb00250,0x00000038) 	//order:24 from def:00000030 ,in section: PMAC_TM_CONFIG148{[14:0],mac_cfg_pl_pll_ack,mac_cfg_pl_pclk_change_ok[7:0],mac_cfg_pl_wake_in_val,mac_cfg_pl_wake_in_ovr,mac_cfg_pl_ltssm_enable_val,mac_cfg_pl_ltssm_enable_ovr,pmac_cfg_pl_pclk_stop[1:0],mac_cfg_pl_clkreq_in_val,mac_cfg_pl_clkreq_in_ovr}
upar_write_driver(0x808760,0x0041C010) 	//order:25 from def:00015010 ,in section: Q0_PHY_CONFIG472{[6:0],cfg_refclk_output_sel_i_val[4:0],[2:0],cfg_refclk_output_sel_i_ovr,cfg_refclk_oe_r_i_val,cfg_refclk_oe_r_i_ovr,cfg_refclk_oe_l_i_val,cfg_refclk_oe_l_i_ovr,,cfg_refclk_input_sel_i_val[2:0],[2:0],cfg_refclk_input_sel_i_ovr,cfg_refclk_det_offset_i[3:0]}
upar_write_driver(0x808750,0x00001013) 	//order:26 from def:00000013 ,in section: Q0_PHY_CONFIG468{[18:0],cfg_pma_cm0_refclkbuf_clkgating_i,[2:0],cfg_pma_cm0_sr_test_mode_i,[1:0],cfg_pma_cm0_dr_refclk_term_i_ovr,cfg_pma_cm0_dr_refclk_term_i[4:0]}
upar_write_driver(0x808754,0x00001013) 	//order:27 from def:00000013 ,in section: Q0_PHY_CONFIG469{[18:0],cfg_pma_cm1_refclkbuf_clkgating_i,[2:0],cfg_pma_cm1_sr_test_mode_i,[1:0],cfg_pma_cm1_dr_refclk_term_i_ovr,cfg_pma_cm1_dr_refclk_term_i[4:0]}
upar_write_driver(0xb00258,0x00000000) 	//order:28 from def:00000001 ,in section: PMAC_TM_CONFIG150{[29:0],mem_cfg_shutdown_csr_ctrlb,mem_cfg_shutdown}
upar_write_driver(0xb001e0,0x00040C00) 	//order:29 from def:00000C00 ,in section: PMAC_TM_CONFIG120{k_pexconf[95:64]}
upar_write_driver(0xb00038,0x1E800E13) 	//order:30 from def:1F800613 ,in section: PMAC_TM_CONFIG14{k_gen[31:0]}
upar_write_driver(0xb00018,0x00000030) 	//order:31 from def:00000000 ,in section: PMAC_TM_CONFIG6{[24:0],mac_eq_cfg_phy_evalffbfiguremerit_ovr,mac_eq_cfg_phy_evaldirchng_ovr,mac_eq_cfg_phy_acklocalcoe_ovr,[1:0],mac_eq_cfg_phy_locallf_ovr_b,mac_eq_cfg_phy_localfs_ovr_b}
upar_write_driver(0xb0001c,0x00000028) 	//order:32 from def:0000001B ,in section: PMAC_TM_CONFIG7{mac_eq_cfg_phy_localfs_val[31:0]}
upar_write_driver(0xb00024,0x0000000D) 	//order:33 from def:00000009 ,in section: PMAC_TM_CONFIG9{mac_eq_cfg_phy_locallf_val[31:0]}
upar_write_driver(0xb00014,0x00000010) 	//order:34 from def:00001001 ,in section: PMAC_TM_CONFIG5{[10:0],pcie_cfg_half_clk_sel,,pcie_cfg_rx_clk_sel[2:0],[1:0],pcie_cfg_clk_sel[1:0],[5:0],q1_cfg_pcie_i_signal_po_sel[1:0],[1:0],q0_cfg_pcie_i_signal_po_sel[1:0]}
upar_write_driver(0xb0025c,0x00000000) 	//order:35 from def:00000001 ,in section: PMAC_TM_CONFIG151{[24:0],pmac_cfg_gbd_test_rstb,pmac_cfg_gbd_rstb,pmac_cfg_gbu_rstb,[1:0],mem_cfg_sleep_csr_ctrlb,mem_cfg_sleep}
upar_write_driver(0xb00010,0x3F010F10) 	//order:36 from def:3F3F0201 ,in section: PMAC_TM_CONFIG4{[1:0],q1_pmac_cfg_pll_ok_sel[5:0],[1:0],q0_pmac_cfg_pll_ok_sel[5:0],[3:0],pmac_cfg_ln_rst_cfg[3:0],[1:0],mac_cfg_i_signal_hpo_sel[1:0],[1:0],mac_cfg_i_signal_lpo_sel[1:0]}
upar_write_driver(0xc00008,0x00000003) 	//order:37 from def:00000002 ,in section: Q0_QUAD_CONFIG262146{[29:0],q0_cfg_por_n_i_ovr,q0_cfg_por_n_i_val}
upar_write_driver(0x800b91,0x0000F300) 	//order:38 from def:0000F000 ,in section: Q0_IP_COMLANE_CFG_287{[15:0],txterm_cal_seq_en[3:0],l3_master_cdn_o,l2_master_cdn_o,l1_master_cdn_o,l0_master_cdn_o,[7:0]}
upar_write_driver(0x808144,0x00000001) 	//order:39 from def:00000000 ,in section: Q0_PHY_CONFIG81{[13:0],cfg_cm0_soc_div_mux_val[1:0],[2:0],cfg_cm0_soc_div_mux_ovr,cfg_cm0_soc1_div[3:0],cfg_cm0_soc0_div[3:0],[2:0],cfg_cm0_soc_clk_en}
upar_write_driver(0x808298,0x00000001) 	//order:40 from def:00000064 ,in section: Q0_PHY_CONFIG166{[11:0],ln0_cfg_rxdet_lowp_idle_wait_top[19:0]}
upar_write_driver(0x808398,0x00000001) 	//order:41 from def:00000064 ,in section: Q0_PHY_CONFIG230{[11:0],ln1_cfg_rxdet_lowp_idle_wait_top[19:0]}
upar_write_driver(0x800b70,0x0000001E) 	//order:42 from def:00000014 ,in section: Q0_IP_COMLANE_CFG_254{[23:0],[1:0],ln_txpreset_coeff_p0c_o[5:0]}
upar_write_driver(0x800b71,0x00000000) 	//order:43 from def:00000000 ,in section: Q0_IP_COMLANE_CFG_255{[15:0],[1:0],ln_txpreset_coeff_p0cm1_o[5:0],[7:0]}
upar_write_driver(0x800b72,0x000A0000) 	//order:44 from def:00070000 ,in section: Q0_IP_COMLANE_CFG_256{[7:0],[1:0],ln_txpreset_coeff_p0cp1_o[5:0],[15:0]}
upar_write_driver(0x800b73,0x21000000) 	//order:45 from def:16000000 ,in section: Q0_IP_COMLANE_CFG_257{[1:0],ln_txpreset_coeff_p1c_o[5:0],[23:0]}
upar_write_driver(0x800b74,0x00000000) 	//order:46 from def:00000000 ,in section: Q0_IP_COMLANE_CFG_258{[23:0],[1:0],ln_txpreset_coeff_p1cm1_o[5:0]}
upar_write_driver(0x800b75,0x00000700) 	//order:47 from def:00000500 ,in section: Q0_IP_COMLANE_CFG_259{[15:0],[1:0],ln_txpreset_coeff_p1cp1_o[5:0],[7:0]}
upar_write_driver(0x800b76,0x00200000) 	//order:48 from def:00160000 ,in section: Q0_IP_COMLANE_CFG_260{[7:0],[1:0],ln_txpreset_coeff_p2c_o[5:0],[15:0]}
upar_write_driver(0x800b77,0x00000000) 	//order:49 from def:00000000 ,in section: Q0_IP_COMLANE_CFG_261{[1:0],ln_txpreset_coeff_p2cm1_o[5:0],[23:0]}
upar_write_driver(0x800b78,0x00000008) 	//order:50 from def:00000005 ,in section: Q0_IP_COMLANE_CFG_262{[23:0],[1:0],ln_txpreset_coeff_p2cp1_o[5:0]}
upar_write_driver(0x800b79,0x00002300) 	//order:51 from def:00001800 ,in section: Q0_IP_COMLANE_CFG_263{[15:0],[1:0],ln_txpreset_coeff_p3c_o[5:0],[7:0]}
upar_write_driver(0x800b7a,0x00000000) 	//order:52 from def:00000000 ,in section: Q0_IP_COMLANE_CFG_264{[7:0],[1:0],ln_txpreset_coeff_p3cm1_o[5:0],[15:0]}
upar_write_driver(0x800b7b,0x05000000) 	//order:53 from def:03000000 ,in section: Q0_IP_COMLANE_CFG_265{[1:0],ln_txpreset_coeff_p3cp1_o[5:0],[23:0]}
upar_write_driver(0x800b7c,0x00000028) 	//order:54 from def:0000001B ,in section: Q0_IP_COMLANE_CFG_266{[23:0],[1:0],ln_txpreset_coeff_p4c_o[5:0]}
upar_write_driver(0x800b7d,0x00000000) 	//order:55 from def:00000000 ,in section: Q0_IP_COMLANE_CFG_267{[15:0],[1:0],ln_txpreset_coeff_p4cm1_o[5:0],[7:0]}
upar_write_driver(0x800b7e,0x00000000) 	//order:56 from def:00000000 ,in section: Q0_IP_COMLANE_CFG_268{[7:0],[1:0],ln_txpreset_coeff_p4cp1_o[5:0],[15:0]}
upar_write_driver(0x800b7f,0x24000000) 	//order:57 from def:18000000 ,in section: Q0_IP_COMLANE_CFG_269{[1:0],ln_txpreset_coeff_p5c_o[5:0],[23:0]}
upar_write_driver(0x800b80,0x00000004) 	//order:58 from def:00000003 ,in section: Q0_IP_COMLANE_CFG_270{[23:0],[1:0],ln_txpreset_coeff_p5cm1_o[5:0]}
upar_write_driver(0x800b81,0x00000000) 	//order:59 from def:00000000 ,in section: Q0_IP_COMLANE_CFG_271{[15:0],[1:0],ln_txpreset_coeff_p5cp1_o[5:0],[7:0]}
upar_write_driver(0x800b82,0x00230000) 	//order:60 from def:00180000 ,in section: Q0_IP_COMLANE_CFG_272{[7:0],[1:0],ln_txpreset_coeff_p6c_o[5:0],[15:0]}
upar_write_driver(0x800b83,0x05000000) 	//order:61 from def:03000000 ,in section: Q0_IP_COMLANE_CFG_273{[1:0],ln_txpreset_coeff_p6cm1_o[5:0],[23:0]}
upar_write_driver(0x800b84,0x00000000) 	//order:62 from def:00000000 ,in section: Q0_IP_COMLANE_CFG_274{[23:0],[1:0],ln_txpreset_coeff_p6cp1_o[5:0]}
upar_write_driver(0x800b85,0x00001C00) 	//order:63 from def:00001200 ,in section: Q0_IP_COMLANE_CFG_275{[15:0],[1:0],ln_txpreset_coeff_p7c_o[5:0],[7:0]}
upar_write_driver(0x800b86,0x00040000) 	//order:64 from def:00030000 ,in section: Q0_IP_COMLANE_CFG_276{[7:0],[1:0],ln_txpreset_coeff_p7cm1_o[5:0],[15:0]}
upar_write_driver(0x800b87,0x08000000) 	//order:65 from def:06000000 ,in section: Q0_IP_COMLANE_CFG_277{[1:0],ln_txpreset_coeff_p7cp1_o[5:0],[23:0]}
upar_write_driver(0x800b88,0x0000001E) 	//order:66 from def:00000014 ,in section: Q0_IP_COMLANE_CFG_278{[23:0],[1:0],ln_txpreset_coeff_p8c_o[5:0]}
upar_write_driver(0x800b89,0x00000500) 	//order:67 from def:00000300 ,in section: Q0_IP_COMLANE_CFG_279{[15:0],[1:0],ln_txpreset_coeff_p8cm1_o[5:0],[7:0]}
upar_write_driver(0x800b8a,0x00050000) 	//order:68 from def:00040000 ,in section: Q0_IP_COMLANE_CFG_280{[7:0],[1:0],ln_txpreset_coeff_p8cp1_o[5:0],[15:0]}
upar_write_driver(0x800b8b,0x21000000) 	//order:69 from def:17000000 ,in section: Q0_IP_COMLANE_CFG_281{[1:0],ln_txpreset_coeff_p9c_o[5:0],[23:0]}
upar_write_driver(0x800b8c,0x00000007) 	//order:70 from def:00000004 ,in section: Q0_IP_COMLANE_CFG_282{[23:0],[1:0],ln_txpreset_coeff_p9cm1_o[5:0]}
upar_write_driver(0x800b8d,0x00000000) 	//order:71 from def:00000000 ,in section: Q0_IP_COMLANE_CFG_283{[15:0],[1:0],ln_txpreset_coeff_p9cp1_o[5:0],[7:0]}
upar_write_driver(0x800b8e,0x001C0000) 	//order:72 from def:00120000 ,in section: Q0_IP_COMLANE_CFG_284{[7:0],[1:0],ln_txpreset_coeff_p10c_o[5:0],[15:0]}
upar_write_driver(0x800b8f,0x00000000) 	//order:73 from def:00000000 ,in section: Q0_IP_COMLANE_CFG_285{[1:0],ln_txpreset_coeff_p10cm1_o[5:0],[23:0]}
upar_write_driver(0x800b90,0x0000000C) 	//order:74 from def:00000009 ,in section: Q0_IP_COMLANE_CFG_286{[23:0],[1:0],ln_txpreset_coeff_p10cp1_o[5:0]}
upar_write_driver(0x808150,0x00000064) 	//order:75 from def:000003E8 ,in section: Q0_PHY_CONFIG84{[11:0],cm0_cfg_t4_top[19:0]}
upar_write_driver(0x808154,0x00000064) 	//order:76 from def:000003E8 ,in section: Q0_PHY_CONFIG85{[11:0],cm0_cfg_t5_top[19:0]}
upar_write_driver(0x808158,0x00000064) 	//order:77 from def:00000064 ,in section: Q0_PHY_CONFIG86{[11:0],cm0_cfg_t6_top[19:0]}
upar_write_driver(0x80812c,0x0000E678) 	//order:78 from def:0000E678 ,in section: Q0_PHY_CONFIG75{[11:0],cm0_cfg_t7_top[19:0]}
upar_write_driver(0x808130,0x00000005) 	//order:79 from def:00000000 ,in section: Q0_PHY_CONFIG76{[27:0],cm0_cfg_lock2unlock_top[3:0]}
upar_write_driver(0x808134,0x00000303) 	//order:80 from def:00000000 ,in section: Q0_PHY_CONFIG77{[18:0],cm0_cfg_lock_detect_check_skew_h[4:0],[2:0],cm0_cfg_lock_detect_check_skew_l[4:0]}
upar_write_driver(0x808138,0x006400C8) 	//order:81 from def:00000000 ,in section: Q0_PHY_CONFIG78{cm0_cfg_lock_detect_check_top_vco[15:0],cm0_cfg_lock_detect_check_top_ref[15:0]}
upar_write_driver(0x808100,0x00000001) 	//order:82 from def:00000000 ,in section: Q0_PHY_CONFIG64{[30:0],cm0_cfg_pma_i_source}
upar_write_driver(0x80813c,0x00000001) 	//order:83 from def:00000000 ,in section: Q0_PHY_CONFIG79{[25:0],cfg_pma_cm0_fs_reg_o_ovr,cfg_pma_cm0_fs_reg_o_val,cfg_pma_cm0_fastlock_o_ovr,cfg_pma_cm0_fastlock_o_val,cfg_pma_cm0_en_o_ovr,cfg_pma_cm0_en_o_val}
upar_write_driver(0x80810c,0x10190108) 	//order:84 from def:10280008 ,in section: Q0_PHY_CONFIG67{[2:0],cfg_pma_cm0_reg_ref_sel_o,[2:0],cfg_pma_cm0_fb_div_ratio_o[8:0],[2:0],cfg_pma_cm0_pre_div_ratio_o[4:0],[3:0],cfg_pma_cm0_iref_bias_ctl_o[3:0]}
upar_write_driver(0x808114,0x00000F0F) 	//order:85 from def:00000E01 ,in section: Q0_PHY_CONFIG69{[18:0],cfg_pma_cm0_ipi_ctl_normal_o[4:0],[2:0],cfg_pma_cm0_ipi_ctl_fastlock_o[4:0]}
upar_write_driver(0x808118,0x01EE01EE) 	//order:86 from def:01B50008 ,in section: Q0_PHY_CONFIG70{[6:0],cfg_pma_cm0_ipp_ctl_normal_o[8:0],[6:0],cfg_pma_cm0_ipp_ctl_fastlock_o[8:0]}
upar_write_driver(0x80811c,0x000071C3) 	//order:87 from def:000041C3 ,in section: Q0_PHY_CONFIG71{[16:0],cfg_pma_cm0_poleh_c_ctl_o[2:0],[2:0],cfg_pma_cm0_pole_r_ctl_o[4:0],,cfg_pma_cm0_pole_c_ctl_o[2:0]}
upar_write_driver(0x808124,0x02274080) 	//order:88 from def:06674083 ,in section: Q0_PHY_CONFIG73{[4:0],cfg_pma_cm0_vco_range_cfg_o[2:0],,cfg_pma_cm0_vco_range_cfg0_o[2:0],,cfg_pma_cm0_v2i_flt_r_o[2:0],,cfg_pma_cm0_reg_ref_ctl_o[2:0],,cfg_pma_cm0_reg_0p9v_ctl_o[2:0],cfg_pma_cm0_iptat_bias_ctl_o[3:0],[1:0],cfg_pma_cm0_rst_div_soc_o,cfg_pma_cm0_pd_div_soc_o}
upar_write_driver(0x801800,0x00000000) 	//order:89 from def:00000000 ,in section: Q0_QPLL_MCU_CFG0{[23:0],qpll0_instr_data0[7:0]}
upar_write_driver(0x801801,0x00005800) 	//order:90 from def:00000000 ,in section: Q0_QPLL_MCU_CFG1{[15:0],qpll0_instr_data0[15:8],[7:0]}
upar_write_driver(0x801802,0x00010000) 	//order:91 from def:00000000 ,in section: Q0_QPLL_MCU_CFG2{[7:0],qpll0_instr_data1[7:0],[15:0]}
upar_write_driver(0x801803,0x60000000) 	//order:92 from def:00000000 ,in section: Q0_QPLL_MCU_CFG3{qpll0_instr_data1[15:8],[23:0]}
upar_write_driver(0x801804,0x00000000) 	//order:93 from def:00000000 ,in section: Q0_QPLL_MCU_CFG4{[23:0],qpll0_instr_data2[7:0]}
upar_write_driver(0x801805,0x0000A000) 	//order:94 from def:00000000 ,in section: Q0_QPLL_MCU_CFG5{[15:0],qpll0_instr_data2[15:8],[7:0]}
upar_write_driver(0x80802c,0x00000064) 	//order:95 from def:00000064 ,in section: Q0_PHY_CONFIG11{[11:0],cm1_cfg_t1_top[19:0]}
upar_write_driver(0x808030,0x00000014) 	//order:96 from def:00000014 ,in section: Q0_PHY_CONFIG12{[11:0],cm1_cfg_t2_top[19:0]}
upar_write_driver(0x808034,0x00000014) 	//order:97 from def:00000014 ,in section: Q0_PHY_CONFIG13{[11:0],cm1_cfg_t3_top[19:0]}
upar_write_driver(0x808038,0x00000064) 	//order:98 from def:00000064 ,in section: Q0_PHY_CONFIG14{[11:0],cm1_cfg_t4_top[19:0]}
upar_write_driver(0x80803c,0x00000064) 	//order:99 from def:00000064 ,in section: Q0_PHY_CONFIG15{[11:0],cm1_cfg_t5_top[19:0]}
upar_write_driver(0x808040,0x00000064) 	//order:100 from def:00000064 ,in section: Q0_PHY_CONFIG16{[11:0],cm1_cfg_t6_top[19:0]}
upar_write_driver(0x808044,0x0000E678) 	//order:101 from def:0000E678 ,in section: Q0_PHY_CONFIG17{[11:0],cm1_cfg_t7_top[19:0]}
upar_write_driver(0x808048,0x000FFFFF) 	//order:102 from def:000FFFFF ,in section: Q0_PHY_CONFIG18{[11:0],cm1_cfg_t8_top[19:0]}
upar_write_driver(0x80804c,0x00000520) 	//order:103 from def:00000000 ,in section: Q0_PHY_CONFIG19{[15:0],cm1_cfg_gc_go_top[15:0]}
upar_write_driver(0x808050,0x00002203) 	//order:104 from def:00000000 ,in section: Q0_PHY_CONFIG20{[15:0],cm1_cfg_cal_start_point[7:0],[2:0],cm1_cfg_cal_skew[4:0]}
upar_write_driver(0x808054,0x00000005) 	//order:105 from def:00000000 ,in section: Q0_PHY_CONFIG21{[27:0],cm1_cfg_lock2unlock_top[3:0]}
upar_write_driver(0x808058,0x00000303) 	//order:106 from def:00000000 ,in section: Q0_PHY_CONFIG22{[18:0],cm1_cfg_lock_detect_check_skew_h[4:0],[2:0],cm1_cfg_lock_detect_check_skew_l[4:0]}
upar_write_driver(0x80805c,0x006400C8) 	//order:107 from def:00000000 ,in section: Q0_PHY_CONFIG23{cm1_cfg_lock_detect_check_top_vco[15:0],cm1_cfg_lock_detect_check_top_ref[15:0]}
upar_write_driver(0x808004,0x00000001) 	//order:108 from def:00000000 ,in section: Q0_PHY_CONFIG1{[30:0],cm1_cfg_pma_i_source}
upar_write_driver(0x808008,0x00000002) 	//order:109 from def:00000001 ,in section: Q0_PHY_CONFIG2{[29:0],cfg_pma_cm1_ck_ref_sel_o,cfg_pma_cm1_ck_ref_o_sel}
upar_write_driver(0x808010,0x017400F4) 	//order:110 from def:017400F4 ,in section: Q0_PHY_CONFIG4{[6:0],cfg_pma_cm1_amplitude_const_en_o,,cfg_pma_cm1_lccore_amp_ratio1_o[2:0],,cfg_pma_cm1_lccore_amp_o[2:0],cfg_pma_cm1_kvco_set_en_o,cfg_pma_cm1_kvco_o[2:0],[1:0],cfg_pma_cm1_cal_ref_sel_o,cfg_pma_cm1_cal_ref_o[4:0],,cfg_pma_cm1_reg_res_ctl_o[2:0]}
upar_write_driver(0x80800c,0x10320008) 	//order:111 from def:10320008 ,in section: Q0_PHY_CONFIG3{[2:0],cfg_pma_cm1_reg_ref_sel_o,[2:0],cfg_pma_cm1_fb_div_ratio_o[8:0],[2:0],cfg_pma_cm1_pre_div_ratio_o[4:0],[3:0],cfg_pma_cm1_iref_bias_ctl_o[3:0]}
upar_write_driver(0x808014,0x00000F0F) 	//order:112 from def:00000F0F ,in section: Q0_PHY_CONFIG5{[18:0],cfg_pma_cm1_ipi_ctl_normal_o[4:0],[2:0],cfg_pma_cm1_ipi_ctl_fastlock_o[4:0]}
upar_write_driver(0x808018,0x01EE01EE) 	//order:113 from def:01EE01EE ,in section: Q0_PHY_CONFIG6{[6:0],cfg_pma_cm1_ipp_ctl_normal_o[8:0],[6:0],cfg_pma_cm1_ipp_ctl_fastlock_o[8:0]}
upar_write_driver(0x80801c,0x000071C3) 	//order:114 from def:000671C3 ,in section: Q0_PHY_CONFIG7{[4:0],cfg_pma_cm1_cal_sel_manul_o,cfg_pma_cm1_lcvco_band_manul_o[5:0],cfg_pma_cm1_cal_en_manul_o,cfg_pma_cm1_rst_cmufl_o,cfg_pma_cm1_rst_cmpll_dig_o,cfg_pma_cm1_gc_read_o,,cfg_pma_cm1_poleh_c_ctl_o[2:0],[2:0],cfg_pma_cm1_pole_r_ctl_o[4:0],,cfg_pma_cm1_pole_c_ctl_o[2:0]}
upar_write_driver(0x808028,0x00000005) 	//order:115 from def:00000001 ,in section: Q0_PHY_CONFIG10{[28:0],cfg_pma_cm1_prediv_cal_ena_o[2:0]}
upar_write_driver(0x808068,0x00000004) 	//order:116 from def:00000000 ,in section: Q0_PHY_CONFIG26{[21:0],cfg_pma_cm1_cmufl_ldhs_o[9:0]}
upar_write_driver(0x808064,0x00000003) 	//order:117 from def:00000000 ,in section: Q0_PHY_CONFIG25{[25:0],cfg_pma_cm1_fs_reg_o_ovr,cfg_pma_cm1_fs_reg_o_val,cfg_pma_cm1_fastlock_o_ovr,cfg_pma_cm1_fastlock_o_val,cfg_pma_cm1_en_o_ovr,cfg_pma_cm1_en_o_val}
upar_write_driver(0x808020,0x00000005) 	//order:118 from def:0000031A ,in section: Q0_PHY_CONFIG8{[21:0],cfg_pma_cm1_rst_div_soc_o,cfg_pma_cm1_pd_div_soc_o,[2:0],cfg_pma_cm1_div_soc_ratio_o[4:0]}
upar_write_driver(0x808070,0x00000A0A) 	//order:119 from def:05050505 ,in section: Q0_PHY_CONFIG28{[2:0],cm1_qpll_cfg_pipe_par_a3[4:0],[2:0],cm1_qpll_cfg_pipe_par_a2[4:0],[2:0],cm1_qpll_cfg_pipe_par_a1[4:0],[2:0],cm1_qpll_cfg_pipe_par_a0[4:0]}
upar_write_driver(0x80807c,0x00000001) 	//order:120 from def:00000000 ,in section: Q0_PHY_CONFIG31{[13:0],cfg_cm1_soc_div_mux_val[1:0],[2:0],cfg_cm1_soc_div_mux_ovr,cfg_cm1_soc1_div[3:0],cfg_cm1_soc0_div[3:0],[2:0],cfg_cm1_soc_clk_en}
upar_write_driver(0x801880,0x00000000) 	//order:121 from def:00000000 ,in section: Q0_QPLL_MCU_CFG128{[23:0],qpll1_instr_data0[7:0]}
upar_write_driver(0x801881,0x00005800) 	//order:122 from def:00000000 ,in section: Q0_QPLL_MCU_CFG129{[15:0],qpll1_instr_data0[15:8],[7:0]}
upar_write_driver(0x801882,0x00010000) 	//order:123 from def:00000000 ,in section: Q0_QPLL_MCU_CFG130{[7:0],qpll1_instr_data1[7:0],[15:0]}
upar_write_driver(0x801883,0x60000000) 	//order:124 from def:00000000 ,in section: Q0_QPLL_MCU_CFG131{qpll1_instr_data1[15:8],[23:0]}
upar_write_driver(0x801884,0x00000000) 	//order:125 from def:00000000 ,in section: Q0_QPLL_MCU_CFG132{[23:0],qpll1_instr_data2[7:0]}
upar_write_driver(0x801885,0x0000A000) 	//order:126 from def:00000000 ,in section: Q0_QPLL_MCU_CFG133{[15:0],qpll1_instr_data2[15:8],[7:0]}
upar_write_driver(0x8003a6,0x00410000) 	//order:127 from def:00000000 ,in section: Q0_LANE0_ADD_CFG422{[7:0],ahb_ln_12g_cfg[7],ahb_ln_12g_cfg[6:5],ahb_ln_12g_cfg[4],ahb_ln_12g_cfg[3],ahb_ln_12g_cfg[2],ahb_ln_12g_cfg[1],ahb_ln_12g_cfg[0],[15:0]}
upar_write_driver(0x8003a9,0x00008000) 	//order:128 from def:00000000 ,in section: Q0_LANE0_ADD_CFG425{[15:0],ahb_ln_cpll_ref_cfg[7],ahb_ln_cpll_ref_cfg[6],ahb_ln_cpll_ref_cfg[5],ahb_ln_cpll_ref_cfg[4],ahb_ln_cpll_ref_cfg[3:2],ahb_ln_cpll_ref_cfg[1],ahb_ln_cpll_ref_cfg[0],[7:0]}
upar_write_driver(0x809070,0x00000004) 	//order:129 from def:00000004 ,in section: Q0_FPCS_CONFIG28{[28:0],lane0_gearbox_downspeed_cfg_source_clk_sel,,lane0_gearbox_downspeed_cfg_if_clk_sel}
upar_write_driver(0x809074,0x00000004) 	//order:130 from def:00000004 ,in section: Q0_FPCS_CONFIG29{[28:0],lane0_gearbox_upspeed_cfg_source_clk_sel,,lane0_gearbox_upspeed_cfg_if_clk_sel}
upar_write_driver(0x8005a6,0x00410000) 	//order:131 from def:00000000 ,in section: Q0_LANE1_ADD_CFG422{[7:0],ahb_ln_12g_cfg[7],ahb_ln_12g_cfg[6:5],ahb_ln_12g_cfg[4],ahb_ln_12g_cfg[3],ahb_ln_12g_cfg[2],ahb_ln_12g_cfg[1],ahb_ln_12g_cfg[0],[15:0]}
upar_write_driver(0x8005a9,0x00008000) 	//order:132 from def:00000000 ,in section: Q0_LANE1_ADD_CFG425{[15:0],ahb_ln_cpll_ref_cfg[7],ahb_ln_cpll_ref_cfg[6],ahb_ln_cpll_ref_cfg[5],ahb_ln_cpll_ref_cfg[4],ahb_ln_cpll_ref_cfg[3:2],ahb_ln_cpll_ref_cfg[1],ahb_ln_cpll_ref_cfg[0],[7:0]}
upar_write_driver(0x809270,0x00000004) 	//order:133 from def:00000004 ,in section: Q0_FPCS_CONFIG156{[28:0],lane1_gearbox_downspeed_cfg_source_clk_sel,,lane1_gearbox_downspeed_cfg_if_clk_sel}
upar_write_driver(0x809274,0x00000004) 	//order:134 from def:00000004 ,in section: Q0_FPCS_CONFIG157{[28:0],lane1_gearbox_upspeed_cfg_source_clk_sel,,lane1_gearbox_upspeed_cfg_if_clk_sel}
upar_write_driver(0x800600,0x00000055) 	//order:135 from def:00000011 ,in section: Q0_IP_LANE2_CFG_0{[23:0],ahb_tx_clk_brch2_div_sel_o,tx_clk_brch2_src_sel_o[2:0],ahb_tx_clk_brch1_div_sel_o,tx_clk_brch1_src_sel_o[2:0]}
upar_write_driver(0x800602,0x00550000) 	//order:136 from def:00000000 ,in section: Q0_IP_LANE2_CFG_2{[7:0],ahb_rx_clk_brch4_div_sel_o,rx_clk_brch4_src_sel_o[2:0],ahb_rx_clk_brch3_div_sel_o,rx_clk_brch3_src_sel_o[2:0],[15:0]}
upar_write_driver(0x8007a6,0x00400000) 	//order:137 from def:00000000 ,in section: Q0_LANE2_ADD_CFG422{[7:0],ahb_ln_12g_cfg[7],ahb_ln_12g_cfg[6:5],ahb_ln_12g_cfg[4],ahb_ln_12g_cfg[3],ahb_ln_12g_cfg[2],ahb_ln_12g_cfg[1],ahb_ln_12g_cfg[0],[15:0]}
upar_write_driver(0x800800,0x00000055) 	//order:138 from def:00000011 ,in section: Q0_IP_LANE3_CFG_0{[23:0],ahb_tx_clk_brch2_div_sel_o,tx_clk_brch2_src_sel_o[2:0],ahb_tx_clk_brch1_div_sel_o,tx_clk_brch1_src_sel_o[2:0]}
upar_write_driver(0x800802,0x00550000) 	//order:139 from def:00000000 ,in section: Q0_IP_LANE3_CFG_2{[7:0],ahb_rx_clk_brch4_div_sel_o,rx_clk_brch4_src_sel_o[2:0],ahb_rx_clk_brch3_div_sel_o,rx_clk_brch3_src_sel_o[2:0],[15:0]}
upar_write_driver(0x8009a6,0x00400000) 	//order:140 from def:00000000 ,in section: Q0_LANE3_ADD_CFG422{[7:0],ahb_ln_12g_cfg[7],ahb_ln_12g_cfg[6:5],ahb_ln_12g_cfg[4],ahb_ln_12g_cfg[3],ahb_ln_12g_cfg[2],ahb_ln_12g_cfg[1],ahb_ln_12g_cfg[0],[15:0]}
upar_write_driver(0x801940,0x00000000) 	//order:141 from def:00000000 ,in section: Q0_TX_MCU_CFG320{[23:0],ln0_tx_ctrl_instr_data0[7:0]}
upar_write_driver(0x801941,0x00004000) 	//order:142 from def:00000000 ,in section: Q0_TX_MCU_CFG321{[15:0],ln0_tx_ctrl_instr_data0[15:8],[7:0]}
upar_write_driver(0x801942,0x00010000) 	//order:143 from def:00000000 ,in section: Q0_TX_MCU_CFG322{[7:0],ln0_tx_ctrl_instr_data1[7:0],[15:0]}
upar_write_driver(0x801943,0x58000000) 	//order:144 from def:00000000 ,in section: Q0_TX_MCU_CFG323{ln0_tx_ctrl_instr_data1[15:8],[23:0]}
upar_write_driver(0x801944,0x00000001) 	//order:145 from def:00000000 ,in section: Q0_TX_MCU_CFG324{[23:0],ln0_tx_ctrl_instr_data2[7:0]}
upar_write_driver(0x801945,0x00006000) 	//order:146 from def:00000000 ,in section: Q0_TX_MCU_CFG325{[15:0],ln0_tx_ctrl_instr_data2[15:8],[7:0]}
upar_write_driver(0x801946,0x00030000) 	//order:147 from def:00000000 ,in section: Q0_TX_MCU_CFG326{[7:0],ln0_tx_ctrl_instr_data3[7:0],[15:0]}
upar_write_driver(0x801947,0x41000000) 	//order:148 from def:00000000 ,in section: Q0_TX_MCU_CFG327{ln0_tx_ctrl_instr_data3[15:8],[23:0]}
upar_write_driver(0x801948,0x00000000) 	//order:149 from def:00000000 ,in section: Q0_TX_MCU_CFG328{[23:0],ln0_tx_ctrl_instr_data4[7:0]}
upar_write_driver(0x801949,0x0000A000) 	//order:150 from def:00000000 ,in section: Q0_TX_MCU_CFG329{[15:0],ln0_tx_ctrl_instr_data4[15:8],[7:0]}
upar_write_driver(0x808200,0x0000000B) 	//order:151 from def:00000008 ,in section: Q0_PHY_CONFIG128{[27:0],cfg_ln0_pipe_en,ln0_cfg_manual_mode,ln0_cfg_ln_enable,ln0_cfg_txtc_flag_pol}
upar_write_driver(0x80821c,0x007F00BF) 	//order:152 from def:00BF007F ,in section: Q0_PHY_CONFIG135{[7:0],ln0_cfg_cxn_x2_lowp_idle[7:0],[7:0],ln0_cfg_cxp_x2_lowp_idle[7:0]}
upar_write_driver(0x808220,0x01FF01FF) 	//order:153 from def:01FF01FF ,in section: Q0_PHY_CONFIG136{[6:0],ln0_cfg_cxn_x1_lowp_idle[8:0],[6:0],ln0_cfg_cxp_x1_lowp_idle[8:0]}
upar_write_driver(0x808224,0x00030003) 	//order:154 from def:00030003 ,in section: Q0_PHY_CONFIG137{[13:0],ln0_cfg_cxn_p5_lowp_idle[1:0],[13:0],ln0_cfg_cxp_p5_lowp_idle[1:0]}
upar_write_driver(0x80827c,0x00000000) 	//order:155 from def:00000000 ,in section: Q0_PHY_CONFIG159{[21:0],ln0_cfg_drv_mode[1:0],[2:0],ln0_cfg_term_num_reload[4:0]}
upar_write_driver(0x808288,0x89ABCDEF) 	//order:156 from def:00000000 ,in section: Q0_PHY_CONFIG162{ln0_cfg_tx_lev_pipe_rate12_l7[3:0],ln0_cfg_tx_lev_pipe_rate12_l6[3:0],ln0_cfg_tx_lev_pipe_rate12_l5[3:0],ln0_cfg_tx_lev_pipe_rate12_l4[3:0],ln0_cfg_tx_lev_pipe_rate12_l3[3:0],ln0_cfg_tx_lev_pipe_rate12_l2[3:0],ln0_cfg_tx_lev_pipe_rate12_l1[3:0],ln0_cfg_tx_lev_pipe_rate12_l0[3:0]}
upar_write_driver(0x80828c,0x01234567) 	//order:157 from def:00000000 ,in section: Q0_PHY_CONFIG163{ln0_cfg_tx_lev_pipe_rate12_l15[3:0],ln0_cfg_tx_lev_pipe_rate12_l14[3:0],ln0_cfg_tx_lev_pipe_rate12_l13[3:0],ln0_cfg_tx_lev_pipe_rate12_l12[3:0],ln0_cfg_tx_lev_pipe_rate12_l11[3:0],ln0_cfg_tx_lev_pipe_rate12_l10[3:0],ln0_cfg_tx_lev_pipe_rate12_l9[3:0],ln0_cfg_tx_lev_pipe_rate12_l8[3:0]}
upar_write_driver(0x808710,0x00000008) 	//order:158 from def:00000008 ,in section: Q0_PHY_CONFIG452{[24:0],cfg_ln0_term_en_i[1:0],cfg_ln0_rxclk_lb_en_i,cfg_ln0_r100_sel_i,,cfg_ln0_fes_muxin_polar_i,cfg_ln0_clk_txb_phase}
upar_write_driver(0x808714,0x04000700) 	//order:159 from def:03400000 ,in section: Q0_PHY_CONFIG453{[4:0],cfg_ln0_txtc_vref_sel_i[2:0],,cfg_ln0_txcm_ctl_i[2:0],[1:0],cfg_ln0_tx_sr1_i[1:0],[1:0],cfg_ln0_tx_sr0_i[1:0],,cfg_ln0_tx_bleed_cfg_i[2:0],[2:0],reserve[4:0]}
upar_write_driver(0x808280,0x00000014) 	//order:160 from def:00000000 ,in section: Q0_PHY_CONFIG160{[11:0],ln0_cfg_t1[19:0]}
upar_write_driver(0x808284,0x00000014) 	//order:161 from def:00000000 ,in section: Q0_PHY_CONFIG161{[21:0],cfg_ln0_pd_txdrv_val,cfg_ln0_pd_txdrv_ovr,[1:0],ln0_cfg_sample_time[5:0]}
upar_write_driver(0x80823c,0x191A1A1A) 	//order:162 from def:00000000 ,in section: Q0_PHY_CONFIG143{[2:0],ln0_cfg_term_num_dac3[4:0],[2:0],ln0_cfg_term_num_dac2[4:0],[2:0],ln0_cfg_term_num_dac1[4:0],[2:0],ln0_cfg_term_num_dac0[4:0]}
upar_write_driver(0x808240,0x18181919) 	//order:163 from def:00000000 ,in section: Q0_PHY_CONFIG144{[2:0],ln0_cfg_term_num_dac7[4:0],[2:0],ln0_cfg_term_num_dac6[4:0],[2:0],ln0_cfg_term_num_dac5[4:0],[2:0],ln0_cfg_term_num_dac4[4:0]}
upar_write_driver(0x808244,0x17171718) 	//order:164 from def:00000000 ,in section: Q0_PHY_CONFIG145{[2:0],ln0_cfg_term_num_dac11[4:0],[2:0],ln0_cfg_term_num_dac10[4:0],[2:0],ln0_cfg_term_num_dac9[4:0],[2:0],ln0_cfg_term_num_dac8[4:0]}
upar_write_driver(0x808248,0x15161616) 	//order:165 from def:00000000 ,in section: Q0_PHY_CONFIG146{[2:0],ln0_cfg_term_num_dac15[4:0],[2:0],ln0_cfg_term_num_dac14[4:0],[2:0],ln0_cfg_term_num_dac13[4:0],[2:0],ln0_cfg_term_num_dac12[4:0]}
upar_write_driver(0x80824c,0x14151515) 	//order:166 from def:00000000 ,in section: Q0_PHY_CONFIG147{[2:0],ln0_cfg_term_num_dac19[4:0],[2:0],ln0_cfg_term_num_dac18[4:0],[2:0],ln0_cfg_term_num_dac17[4:0],[2:0],ln0_cfg_term_num_dac16[4:0]}
upar_write_driver(0x808250,0x13141414) 	//order:167 from def:00000000 ,in section: Q0_PHY_CONFIG148{[2:0],ln0_cfg_term_num_dac23[4:0],[2:0],ln0_cfg_term_num_dac22[4:0],[2:0],ln0_cfg_term_num_dac21[4:0],[2:0],ln0_cfg_term_num_dac20[4:0]}
upar_write_driver(0x808254,0x12131313) 	//order:168 from def:00000000 ,in section: Q0_PHY_CONFIG149{[2:0],ln0_cfg_term_num_dac27[4:0],[2:0],ln0_cfg_term_num_dac26[4:0],[2:0],ln0_cfg_term_num_dac25[4:0],[2:0],ln0_cfg_term_num_dac24[4:0]}
upar_write_driver(0x808258,0x12121212) 	//order:169 from def:00000000 ,in section: Q0_PHY_CONFIG150{[2:0],ln0_cfg_term_num_dac31[4:0],[2:0],ln0_cfg_term_num_dac30[4:0],[2:0],ln0_cfg_term_num_dac29[4:0],[2:0],ln0_cfg_term_num_dac28[4:0]}
upar_write_driver(0x80825c,0x11111111) 	//order:170 from def:00000000 ,in section: Q0_PHY_CONFIG151{[2:0],ln0_cfg_term_num_dac35[4:0],[2:0],ln0_cfg_term_num_dac34[4:0],[2:0],ln0_cfg_term_num_dac33[4:0],[2:0],ln0_cfg_term_num_dac32[4:0]}
upar_write_driver(0x808260,0x10101011) 	//order:171 from def:00000000 ,in section: Q0_PHY_CONFIG152{[2:0],ln0_cfg_term_num_dac39[4:0],[2:0],ln0_cfg_term_num_dac38[4:0],[2:0],ln0_cfg_term_num_dac37[4:0],[2:0],ln0_cfg_term_num_dac36[4:0]}
upar_write_driver(0x808264,0x10101010) 	//order:172 from def:00000000 ,in section: Q0_PHY_CONFIG153{[2:0],ln0_cfg_term_num_dac43[4:0],[2:0],ln0_cfg_term_num_dac42[4:0],[2:0],ln0_cfg_term_num_dac41[4:0],[2:0],ln0_cfg_term_num_dac40[4:0]}
upar_write_driver(0x808268,0x0F0F0F0F) 	//order:173 from def:00000000 ,in section: Q0_PHY_CONFIG154{[2:0],ln0_cfg_term_num_dac47[4:0],[2:0],ln0_cfg_term_num_dac46[4:0],[2:0],ln0_cfg_term_num_dac45[4:0],[2:0],ln0_cfg_term_num_dac44[4:0]}
upar_write_driver(0x80826c,0x0E0F0F0F) 	//order:174 from def:00000000 ,in section: Q0_PHY_CONFIG155{[2:0],ln0_cfg_term_num_dac51[4:0],[2:0],ln0_cfg_term_num_dac50[4:0],[2:0],ln0_cfg_term_num_dac49[4:0],[2:0],ln0_cfg_term_num_dac48[4:0]}
upar_write_driver(0x808270,0x0E0E0E0E) 	//order:175 from def:00000000 ,in section: Q0_PHY_CONFIG156{[2:0],ln0_cfg_term_num_dac55[4:0],[2:0],ln0_cfg_term_num_dac54[4:0],[2:0],ln0_cfg_term_num_dac53[4:0],[2:0],ln0_cfg_term_num_dac52[4:0]}
upar_write_driver(0x808274,0x0D0E0E0E) 	//order:176 from def:00000000 ,in section: Q0_PHY_CONFIG157{[2:0],ln0_cfg_term_num_dac59[4:0],[2:0],ln0_cfg_term_num_dac58[4:0],[2:0],ln0_cfg_term_num_dac57[4:0],[2:0],ln0_cfg_term_num_dac56[4:0]}
upar_write_driver(0x808278,0x0D0D0D0D) 	//order:177 from def:00000000 ,in section: Q0_PHY_CONFIG158{[2:0],ln0_cfg_term_num_dac63[4:0],[2:0],ln0_cfg_term_num_dac62[4:0],[2:0],ln0_cfg_term_num_dac61[4:0],[2:0],ln0_cfg_term_num_dac60[4:0]}
upar_write_driver(0x801970,0x00000000) 	//order:178 from def:00000000 ,in section: Q0_TX_MCU_CFG368{[23:0],ln1_tx_ctrl_instr_data0[7:0]}
upar_write_driver(0x801971,0x00004000) 	//order:179 from def:00000000 ,in section: Q0_TX_MCU_CFG369{[15:0],ln1_tx_ctrl_instr_data0[15:8],[7:0]}
upar_write_driver(0x801972,0x00010000) 	//order:180 from def:00000000 ,in section: Q0_TX_MCU_CFG370{[7:0],ln1_tx_ctrl_instr_data1[7:0],[15:0]}
upar_write_driver(0x801973,0x58000000) 	//order:181 from def:00000000 ,in section: Q0_TX_MCU_CFG371{ln1_tx_ctrl_instr_data1[15:8],[23:0]}
upar_write_driver(0x801974,0x00000001) 	//order:182 from def:00000000 ,in section: Q0_TX_MCU_CFG372{[23:0],ln1_tx_ctrl_instr_data2[7:0]}
upar_write_driver(0x801975,0x00006000) 	//order:183 from def:00000000 ,in section: Q0_TX_MCU_CFG373{[15:0],ln1_tx_ctrl_instr_data2[15:8],[7:0]}
upar_write_driver(0x801976,0x00030000) 	//order:184 from def:00000000 ,in section: Q0_TX_MCU_CFG374{[7:0],ln1_tx_ctrl_instr_data3[7:0],[15:0]}
upar_write_driver(0x801977,0x41000000) 	//order:185 from def:00000000 ,in section: Q0_TX_MCU_CFG375{ln1_tx_ctrl_instr_data3[15:8],[23:0]}
upar_write_driver(0x801978,0x00000000) 	//order:186 from def:00000000 ,in section: Q0_TX_MCU_CFG376{[23:0],ln1_tx_ctrl_instr_data4[7:0]}
upar_write_driver(0x801979,0x0000A000) 	//order:187 from def:00000000 ,in section: Q0_TX_MCU_CFG377{[15:0],ln1_tx_ctrl_instr_data4[15:8],[7:0]}
upar_write_driver(0x808300,0x0000000B) 	//order:188 from def:00000008 ,in section: Q0_PHY_CONFIG192{[27:0],cfg_ln1_pipe_en,ln1_cfg_manual_mode,ln1_cfg_ln_enable,ln1_cfg_txtc_flag_pol}
upar_write_driver(0x80831c,0x007F00BF) 	//order:189 from def:00BF007F ,in section: Q0_PHY_CONFIG199{[7:0],ln1_cfg_cxn_x2_lowp_idle[7:0],[7:0],ln1_cfg_cxp_x2_lowp_idle[7:0]}
upar_write_driver(0x808320,0x01FF01FF) 	//order:190 from def:01FF01FF ,in section: Q0_PHY_CONFIG200{[6:0],ln1_cfg_cxn_x1_lowp_idle[8:0],[6:0],ln1_cfg_cxp_x1_lowp_idle[8:0]}
upar_write_driver(0x808324,0x00030003) 	//order:191 from def:00030003 ,in section: Q0_PHY_CONFIG201{[13:0],ln1_cfg_cxn_p5_lowp_idle[1:0],[13:0],ln1_cfg_cxp_p5_lowp_idle[1:0]}
upar_write_driver(0x80837c,0x00000000) 	//order:192 from def:00000000 ,in section: Q0_PHY_CONFIG223{[21:0],ln1_cfg_drv_mode[1:0],[2:0],ln1_cfg_term_num_reload[4:0]}
upar_write_driver(0x808388,0x89ABCDEF) 	//order:193 from def:00000000 ,in section: Q0_PHY_CONFIG226{ln1_cfg_tx_lev_pipe_rate12_l7[3:0],ln1_cfg_tx_lev_pipe_rate12_l6[3:0],ln1_cfg_tx_lev_pipe_rate12_l5[3:0],ln1_cfg_tx_lev_pipe_rate12_l4[3:0],ln1_cfg_tx_lev_pipe_rate12_l3[3:0],ln1_cfg_tx_lev_pipe_rate12_l2[3:0],ln1_cfg_tx_lev_pipe_rate12_l1[3:0],ln1_cfg_tx_lev_pipe_rate12_l0[3:0]}
upar_write_driver(0x80838c,0x01234567) 	//order:194 from def:00000000 ,in section: Q0_PHY_CONFIG227{ln1_cfg_tx_lev_pipe_rate12_l15[3:0],ln1_cfg_tx_lev_pipe_rate12_l14[3:0],ln1_cfg_tx_lev_pipe_rate12_l13[3:0],ln1_cfg_tx_lev_pipe_rate12_l12[3:0],ln1_cfg_tx_lev_pipe_rate12_l11[3:0],ln1_cfg_tx_lev_pipe_rate12_l10[3:0],ln1_cfg_tx_lev_pipe_rate12_l9[3:0],ln1_cfg_tx_lev_pipe_rate12_l8[3:0]}
upar_write_driver(0x808720,0x00000008) 	//order:195 from def:00000008 ,in section: Q0_PHY_CONFIG456{[24:0],cfg_ln1_term_en_i[1:0],cfg_ln1_rxclk_lb_en_i,cfg_ln1_r100_sel_i,,cfg_ln1_fes_muxin_polar_i,cfg_ln1_clk_txb_phase}
upar_write_driver(0x808724,0x04000700) 	//order:196 from def:03400000 ,in section: Q0_PHY_CONFIG457{[4:0],cfg_ln1_txtc_vref_sel_i[2:0],,cfg_ln1_txcm_ctl_i[2:0],[1:0],cfg_ln1_tx_sr1_i[1:0],[1:0],cfg_ln1_tx_sr0_i[1:0],,cfg_ln1_tx_bleed_cfg_i[2:0],[2:0],reserve[4:0]}
upar_write_driver(0x808380,0x00000014) 	//order:197 from def:00000000 ,in section: Q0_PHY_CONFIG224{[11:0],ln1_cfg_t1[19:0]}
upar_write_driver(0x808384,0x00000014) 	//order:198 from def:00000000 ,in section: Q0_PHY_CONFIG225{[21:0],cfg_ln1_pd_txdrv_val,cfg_ln1_pd_txdrv_ovr,[1:0],ln1_cfg_sample_time[5:0]}
upar_write_driver(0x80833c,0x191A1A1A) 	//order:199 from def:00000000 ,in section: Q0_PHY_CONFIG207{[2:0],ln1_cfg_term_num_dac3[4:0],[2:0],ln1_cfg_term_num_dac2[4:0],[2:0],ln1_cfg_term_num_dac1[4:0],[2:0],ln1_cfg_term_num_dac0[4:0]}
upar_write_driver(0x808340,0x18181919) 	//order:200 from def:00000000 ,in section: Q0_PHY_CONFIG208{[2:0],ln1_cfg_term_num_dac7[4:0],[2:0],ln1_cfg_term_num_dac6[4:0],[2:0],ln1_cfg_term_num_dac5[4:0],[2:0],ln1_cfg_term_num_dac4[4:0]}
upar_write_driver(0x808344,0x17171718) 	//order:201 from def:00000000 ,in section: Q0_PHY_CONFIG209{[2:0],ln1_cfg_term_num_dac11[4:0],[2:0],ln1_cfg_term_num_dac10[4:0],[2:0],ln1_cfg_term_num_dac9[4:0],[2:0],ln1_cfg_term_num_dac8[4:0]}
upar_write_driver(0x808348,0x15161616) 	//order:202 from def:00000000 ,in section: Q0_PHY_CONFIG210{[2:0],ln1_cfg_term_num_dac15[4:0],[2:0],ln1_cfg_term_num_dac14[4:0],[2:0],ln1_cfg_term_num_dac13[4:0],[2:0],ln1_cfg_term_num_dac12[4:0]}
upar_write_driver(0x80834c,0x14151515) 	//order:203 from def:00000000 ,in section: Q0_PHY_CONFIG211{[2:0],ln1_cfg_term_num_dac19[4:0],[2:0],ln1_cfg_term_num_dac18[4:0],[2:0],ln1_cfg_term_num_dac17[4:0],[2:0],ln1_cfg_term_num_dac16[4:0]}
upar_write_driver(0x808350,0x13141414) 	//order:204 from def:00000000 ,in section: Q0_PHY_CONFIG212{[2:0],ln1_cfg_term_num_dac23[4:0],[2:0],ln1_cfg_term_num_dac22[4:0],[2:0],ln1_cfg_term_num_dac21[4:0],[2:0],ln1_cfg_term_num_dac20[4:0]}
upar_write_driver(0x808354,0x12131313) 	//order:205 from def:00000000 ,in section: Q0_PHY_CONFIG213{[2:0],ln1_cfg_term_num_dac27[4:0],[2:0],ln1_cfg_term_num_dac26[4:0],[2:0],ln1_cfg_term_num_dac25[4:0],[2:0],ln1_cfg_term_num_dac24[4:0]}
upar_write_driver(0x808358,0x12121212) 	//order:206 from def:00000000 ,in section: Q0_PHY_CONFIG214{[2:0],ln1_cfg_term_num_dac31[4:0],[2:0],ln1_cfg_term_num_dac30[4:0],[2:0],ln1_cfg_term_num_dac29[4:0],[2:0],ln1_cfg_term_num_dac28[4:0]}
upar_write_driver(0x80835c,0x11111111) 	//order:207 from def:00000000 ,in section: Q0_PHY_CONFIG215{[2:0],ln1_cfg_term_num_dac35[4:0],[2:0],ln1_cfg_term_num_dac34[4:0],[2:0],ln1_cfg_term_num_dac33[4:0],[2:0],ln1_cfg_term_num_dac32[4:0]}
upar_write_driver(0x808360,0x10101011) 	//order:208 from def:00000000 ,in section: Q0_PHY_CONFIG216{[2:0],ln1_cfg_term_num_dac39[4:0],[2:0],ln1_cfg_term_num_dac38[4:0],[2:0],ln1_cfg_term_num_dac37[4:0],[2:0],ln1_cfg_term_num_dac36[4:0]}
upar_write_driver(0x808364,0x10101010) 	//order:209 from def:00000000 ,in section: Q0_PHY_CONFIG217{[2:0],ln1_cfg_term_num_dac43[4:0],[2:0],ln1_cfg_term_num_dac42[4:0],[2:0],ln1_cfg_term_num_dac41[4:0],[2:0],ln1_cfg_term_num_dac40[4:0]}
upar_write_driver(0x808368,0x0F0F0F0F) 	//order:210 from def:00000000 ,in section: Q0_PHY_CONFIG218{[2:0],ln1_cfg_term_num_dac47[4:0],[2:0],ln1_cfg_term_num_dac46[4:0],[2:0],ln1_cfg_term_num_dac45[4:0],[2:0],ln1_cfg_term_num_dac44[4:0]}
upar_write_driver(0x80836c,0x0E0F0F0F) 	//order:211 from def:00000000 ,in section: Q0_PHY_CONFIG219{[2:0],ln1_cfg_term_num_dac51[4:0],[2:0],ln1_cfg_term_num_dac50[4:0],[2:0],ln1_cfg_term_num_dac49[4:0],[2:0],ln1_cfg_term_num_dac48[4:0]}
upar_write_driver(0x808370,0x0E0E0E0E) 	//order:212 from def:00000000 ,in section: Q0_PHY_CONFIG220{[2:0],ln1_cfg_term_num_dac55[4:0],[2:0],ln1_cfg_term_num_dac54[4:0],[2:0],ln1_cfg_term_num_dac53[4:0],[2:0],ln1_cfg_term_num_dac52[4:0]}
upar_write_driver(0x808374,0x0D0E0E0E) 	//order:213 from def:00000000 ,in section: Q0_PHY_CONFIG221{[2:0],ln1_cfg_term_num_dac59[4:0],[2:0],ln1_cfg_term_num_dac58[4:0],[2:0],ln1_cfg_term_num_dac57[4:0],[2:0],ln1_cfg_term_num_dac56[4:0]}
upar_write_driver(0x808378,0x0D0D0D0D) 	//order:214 from def:00000000 ,in section: Q0_PHY_CONFIG222{[2:0],ln1_cfg_term_num_dac63[4:0],[2:0],ln1_cfg_term_num_dac62[4:0],[2:0],ln1_cfg_term_num_dac61[4:0],[2:0],ln1_cfg_term_num_dac60[4:0]}
upar_write_driver(0x900b70,0x0000001E) 	//order:215 from def:00000014 ,in section: Q1_IP_COMLANE_CFG_254{[23:0],[1:0],ln_txpreset_coeff_p0c_o[5:0]}
upar_write_driver(0x900b71,0x00000000) 	//order:216 from def:00000000 ,in section: Q1_IP_COMLANE_CFG_255{[15:0],[1:0],ln_txpreset_coeff_p0cm1_o[5:0],[7:0]}
upar_write_driver(0x900b72,0x000A0000) 	//order:217 from def:00070000 ,in section: Q1_IP_COMLANE_CFG_256{[7:0],[1:0],ln_txpreset_coeff_p0cp1_o[5:0],[15:0]}
upar_write_driver(0x900b73,0x21000000) 	//order:218 from def:16000000 ,in section: Q1_IP_COMLANE_CFG_257{[1:0],ln_txpreset_coeff_p1c_o[5:0],[23:0]}
upar_write_driver(0x900b74,0x00000000) 	//order:219 from def:00000000 ,in section: Q1_IP_COMLANE_CFG_258{[23:0],[1:0],ln_txpreset_coeff_p1cm1_o[5:0]}
upar_write_driver(0x900b75,0x00000700) 	//order:220 from def:00000500 ,in section: Q1_IP_COMLANE_CFG_259{[15:0],[1:0],ln_txpreset_coeff_p1cp1_o[5:0],[7:0]}
upar_write_driver(0x900b76,0x00200000) 	//order:221 from def:00160000 ,in section: Q1_IP_COMLANE_CFG_260{[7:0],[1:0],ln_txpreset_coeff_p2c_o[5:0],[15:0]}
upar_write_driver(0x900b77,0x00000000) 	//order:222 from def:00000000 ,in section: Q1_IP_COMLANE_CFG_261{[1:0],ln_txpreset_coeff_p2cm1_o[5:0],[23:0]}
upar_write_driver(0x900b78,0x00000008) 	//order:223 from def:00000005 ,in section: Q1_IP_COMLANE_CFG_262{[23:0],[1:0],ln_txpreset_coeff_p2cp1_o[5:0]}
upar_write_driver(0x900b79,0x00002300) 	//order:224 from def:00001800 ,in section: Q1_IP_COMLANE_CFG_263{[15:0],[1:0],ln_txpreset_coeff_p3c_o[5:0],[7:0]}
upar_write_driver(0x900b7a,0x00000000) 	//order:225 from def:00000000 ,in section: Q1_IP_COMLANE_CFG_264{[7:0],[1:0],ln_txpreset_coeff_p3cm1_o[5:0],[15:0]}
upar_write_driver(0x900b7b,0x05000000) 	//order:226 from def:03000000 ,in section: Q1_IP_COMLANE_CFG_265{[1:0],ln_txpreset_coeff_p3cp1_o[5:0],[23:0]}
upar_write_driver(0x900b7c,0x00000028) 	//order:227 from def:0000001B ,in section: Q1_IP_COMLANE_CFG_266{[23:0],[1:0],ln_txpreset_coeff_p4c_o[5:0]}
upar_write_driver(0x900b7d,0x00000000) 	//order:228 from def:00000000 ,in section: Q1_IP_COMLANE_CFG_267{[15:0],[1:0],ln_txpreset_coeff_p4cm1_o[5:0],[7:0]}
upar_write_driver(0x900b7e,0x00000000) 	//order:229 from def:00000000 ,in section: Q1_IP_COMLANE_CFG_268{[7:0],[1:0],ln_txpreset_coeff_p4cp1_o[5:0],[15:0]}
upar_write_driver(0x900b7f,0x24000000) 	//order:230 from def:18000000 ,in section: Q1_IP_COMLANE_CFG_269{[1:0],ln_txpreset_coeff_p5c_o[5:0],[23:0]}
upar_write_driver(0x900b80,0x00000004) 	//order:231 from def:00000003 ,in section: Q1_IP_COMLANE_CFG_270{[23:0],[1:0],ln_txpreset_coeff_p5cm1_o[5:0]}
upar_write_driver(0x900b81,0x00000000) 	//order:232 from def:00000000 ,in section: Q1_IP_COMLANE_CFG_271{[15:0],[1:0],ln_txpreset_coeff_p5cp1_o[5:0],[7:0]}
upar_write_driver(0x900b82,0x00230000) 	//order:233 from def:00180000 ,in section: Q1_IP_COMLANE_CFG_272{[7:0],[1:0],ln_txpreset_coeff_p6c_o[5:0],[15:0]}
upar_write_driver(0x900b83,0x05000000) 	//order:234 from def:03000000 ,in section: Q1_IP_COMLANE_CFG_273{[1:0],ln_txpreset_coeff_p6cm1_o[5:0],[23:0]}
upar_write_driver(0x900b84,0x00000000) 	//order:235 from def:00000000 ,in section: Q1_IP_COMLANE_CFG_274{[23:0],[1:0],ln_txpreset_coeff_p6cp1_o[5:0]}
upar_write_driver(0x900b85,0x00001C00) 	//order:236 from def:00001200 ,in section: Q1_IP_COMLANE_CFG_275{[15:0],[1:0],ln_txpreset_coeff_p7c_o[5:0],[7:0]}
upar_write_driver(0x900b86,0x00040000) 	//order:237 from def:00030000 ,in section: Q1_IP_COMLANE_CFG_276{[7:0],[1:0],ln_txpreset_coeff_p7cm1_o[5:0],[15:0]}
upar_write_driver(0x900b87,0x08000000) 	//order:238 from def:06000000 ,in section: Q1_IP_COMLANE_CFG_277{[1:0],ln_txpreset_coeff_p7cp1_o[5:0],[23:0]}
upar_write_driver(0x900b88,0x0000001E) 	//order:239 from def:00000014 ,in section: Q1_IP_COMLANE_CFG_278{[23:0],[1:0],ln_txpreset_coeff_p8c_o[5:0]}
upar_write_driver(0x900b89,0x00000500) 	//order:240 from def:00000300 ,in section: Q1_IP_COMLANE_CFG_279{[15:0],[1:0],ln_txpreset_coeff_p8cm1_o[5:0],[7:0]}
upar_write_driver(0x900b8a,0x00050000) 	//order:241 from def:00040000 ,in section: Q1_IP_COMLANE_CFG_280{[7:0],[1:0],ln_txpreset_coeff_p8cp1_o[5:0],[15:0]}
upar_write_driver(0x900b8b,0x21000000) 	//order:242 from def:17000000 ,in section: Q1_IP_COMLANE_CFG_281{[1:0],ln_txpreset_coeff_p9c_o[5:0],[23:0]}
upar_write_driver(0x900b8c,0x00000007) 	//order:243 from def:00000004 ,in section: Q1_IP_COMLANE_CFG_282{[23:0],[1:0],ln_txpreset_coeff_p9cm1_o[5:0]}
upar_write_driver(0x900b8d,0x00000000) 	//order:244 from def:00000000 ,in section: Q1_IP_COMLANE_CFG_283{[15:0],[1:0],ln_txpreset_coeff_p9cp1_o[5:0],[7:0]}
upar_write_driver(0x900b8e,0x001C0000) 	//order:245 from def:00120000 ,in section: Q1_IP_COMLANE_CFG_284{[7:0],[1:0],ln_txpreset_coeff_p10c_o[5:0],[15:0]}
upar_write_driver(0x900b8f,0x00000000) 	//order:246 from def:00000000 ,in section: Q1_IP_COMLANE_CFG_285{[1:0],ln_txpreset_coeff_p10cm1_o[5:0],[23:0]}
upar_write_driver(0x900b90,0x0000000C) 	//order:247 from def:00000009 ,in section: Q1_IP_COMLANE_CFG_286{[23:0],[1:0],ln_txpreset_coeff_p10cp1_o[5:0]}
upar_write_driver(0x9003a6,0x00410000) 	//order:248 from def:00000000 ,in section: Q1_LANE0_ADD_CFG422{[7:0],ahb_ln_12g_cfg[7],ahb_ln_12g_cfg[6:5],ahb_ln_12g_cfg[4],ahb_ln_12g_cfg[3],ahb_ln_12g_cfg[2],ahb_ln_12g_cfg[1],ahb_ln_12g_cfg[0],[15:0]}
upar_write_driver(0x9003a9,0x00008000) 	//order:249 from def:00000000 ,in section: Q1_LANE0_ADD_CFG425{[15:0],ahb_ln_cpll_ref_cfg[7],ahb_ln_cpll_ref_cfg[6],ahb_ln_cpll_ref_cfg[5],ahb_ln_cpll_ref_cfg[4],ahb_ln_cpll_ref_cfg[3:2],ahb_ln_cpll_ref_cfg[1],ahb_ln_cpll_ref_cfg[0],[7:0]}
upar_write_driver(0x909070,0x00000004) 	//order:250 from def:00000004 ,in section: Q1_FPCS_CONFIG28{[28:0],lane0_gearbox_downspeed_cfg_source_clk_sel,,lane0_gearbox_downspeed_cfg_if_clk_sel}
upar_write_driver(0x909074,0x00000004) 	//order:251 from def:00000004 ,in section: Q1_FPCS_CONFIG29{[28:0],lane0_gearbox_upspeed_cfg_source_clk_sel,,lane0_gearbox_upspeed_cfg_if_clk_sel}
upar_write_driver(0x808008,0x00000001) 	//order:252 from def:00000001 ,in section: Q0_PHY_CONFIG2{[29:0],cfg_pma_cm1_ck_ref_sel_o,cfg_pma_cm1_ck_ref_o_sel}
upar_write_driver(0x80880c,0x00000011) 	//order:253 from def:00000000 ,in section: Q0_PHY_CONFIG515{[25:0],cfg_cmu_refclk_gate_i_val,cfg_cmu_refclk_gate_i_ovr,[1:0],cfg_cmu1_refclk_gate_i_val,cfg_cmu1_refclk_gate_i_ovr}
upar_write_driver(0x80886c,0x00000001) 	//order:254 from def:00000000 ,in section: Q0_PHY_CONFIG539{[29:0],cfg_refclk_gate_i_val,cfg_refclk_gate_i_ovr}
upar_write_driver(0x80807c,0x00001001) 	//order:255 from def:00000000 ,in section: Q0_PHY_CONFIG31{[13:0],cfg_cm1_soc_div_mux_val[1:0],[2:0],cfg_cm1_soc_div_mux_ovr,cfg_cm1_soc1_div[3:0],cfg_cm1_soc0_div[3:0],[2:0],cfg_cm1_soc_clk_en}
upar_write_driver(0x80804c,0x00000524) 	//order:264 from def:00000000 ,in section: Q0_PHY_CONFIG19{[15:0],cm1_cfg_gc_go_top[15:0]}
upar_write_driver(0x808050,0x00000003) 	//order:265 from def:00000000 ,in section: Q0_PHY_CONFIG20{[15:0],cm1_cfg_cal_start_point[7:0],[2:0],cm1_cfg_cal_skew[4:0]}
upar_write_driver(0x80800c,0x10280008) 	//order:271 from def:10320008 ,in section: Q0_PHY_CONFIG3{[2:0],cfg_pma_cm1_reg_ref_sel_o,[2:0],cfg_pma_cm1_fb_div_ratio_o[8:0],[2:0],cfg_pma_cm1_pre_div_ratio_o[4:0],[3:0],cfg_pma_cm1_iref_bias_ctl_o[3:0]}
upar_write_driver(0x808068,0x000000C8) 	//order:276 from def:00000000 ,in section: Q0_PHY_CONFIG26{[21:0],cfg_pma_cm1_cmufl_ldhs_o[9:0]}
upar_write_driver(0x808904,0x000050FF) 	//order:278 from def:00000000 ,in section: Q0_PHY_CONFIG577{[15:0],cfg_quad_mcu_0data_i[15:0]}
upar_write_driver(0x808908,0x00005F00) 	//order:279 from def:00000000 ,in section: Q0_PHY_CONFIG578{[15:0],cfg_quad_mcu_1data_i[15:0]}
upar_write_driver(0x80890c,0x00006080) 	//order:280 from def:00000000 ,in section: Q0_PHY_CONFIG579{[15:0],cfg_quad_mcu_2data_i[15:0]}
upar_write_driver(0x808910,0x00005800) 	//order:281 from def:00000000 ,in section: Q0_PHY_CONFIG580{[15:0],cfg_quad_mcu_3data_i[15:0]}
upar_write_driver(0x808914,0x00006001) 	//order:282 from def:00000000 ,in section: Q0_PHY_CONFIG581{[15:0],cfg_quad_mcu_4data_i[15:0]}
upar_write_driver(0x808918,0x00004000) 	//order:283 from def:00000000 ,in section: Q0_PHY_CONFIG582{[15:0],cfg_quad_mcu_5data_i[15:0]}
upar_write_driver(0x80891c,0x00006300) 	//order:284 from def:00000000 ,in section: Q0_PHY_CONFIG583{[15:0],cfg_quad_mcu_6data_i[15:0]}
upar_write_driver(0x808920,0x000041A2) 	//order:285 from def:00000000 ,in section: Q0_PHY_CONFIG584{[15:0],cfg_quad_mcu_7data_i[15:0]}
upar_write_driver(0x808924,0x000042A2) 	//order:286 from def:00000000 ,in section: Q0_PHY_CONFIG585{[15:0],cfg_quad_mcu_8data_i[15:0]}
upar_write_driver(0x808928,0x00006300) 	//order:287 from def:00000000 ,in section: Q0_PHY_CONFIG586{[15:0],cfg_quad_mcu_9data_i[15:0]}
upar_write_driver(0x80892c,0x0000A000) 	//order:288 from def:00000000 ,in section: Q0_PHY_CONFIG587{[15:0],cfg_quad_mcu_10data_i[15:0]}
upar_write_driver(0x808900,0x00000001) 	//order:289 from def:00000000 ,in section: Q0_PHY_CONFIG576{[26:0],cfg_quad_mcu_req_i_ovr_b,[1:0],cfg_quad_mcu_soft_int_i,cfg_quad_mcu_req_i}
upar_write_driver(0x8003a6,0x00490000) 	//order:290 from def:00000000 ,in section: Q0_LANE0_ADD_CFG422{[7:0],ahb_ln_12g_cfg[7],ahb_ln_12g_cfg[6:5],ahb_ln_12g_cfg[4],ahb_ln_12g_cfg[3],ahb_ln_12g_cfg[2],ahb_ln_12g_cfg[1],ahb_ln_12g_cfg[0],[15:0]}
upar_write_driver(0x8005a6,0x00490000) 	//order:291 from def:00000000 ,in section: Q0_LANE1_ADD_CFG422{[7:0],ahb_ln_12g_cfg[7],ahb_ln_12g_cfg[6:5],ahb_ln_12g_cfg[4],ahb_ln_12g_cfg[3],ahb_ln_12g_cfg[2],ahb_ln_12g_cfg[1],ahb_ln_12g_cfg[0],[15:0]}
upar_write_driver(0x800249,0x00000500) 	//order:292 from def:00008500 ,in section: Q0_IP_LANE0_CFG_68{[15:0],skp_cdr_cal_gen3_o,skp_cdr_cal_gen12_o,ln_cdr_ctrl_dly_cdr_o[9:7],rxeq_wait_en_o,cdr_control_att_ctrl_o,cdr_ctrl_sr_tw_method_en,[7:0]}
upar_write_driver(0x800449,0x00000500) 	//order:293 from def:00008500 ,in section: Q0_IP_LANE1_CFG_68{[15:0],skp_cdr_cal_gen3_o,skp_cdr_cal_gen12_o,ln_cdr_ctrl_dly_cdr_o[9:7],rxeq_wait_en_o,cdr_control_att_ctrl_o,cdr_ctrl_sr_tw_method_en,[7:0]}
upar_write_driver(0x8082a8,0x00000100) 	//order:294 from def:00002200 ,in section: Q0_PHY_CONFIG170{[17:0],cfg_ln0_txclk_sel_par3[1:0],[1:0],cfg_ln0_txclk_sel_par2[1:0],[1:0],cfg_ln0_txclk_sel_par1[1:0],[1:0],cfg_ln0_txclk_sel_par0[1:0]}
upar_write_driver(0x8083a8,0x00000100) 	//order:295 from def:00002200 ,in section: Q0_PHY_CONFIG234{[17:0],cfg_ln1_txclk_sel_par3[1:0],[1:0],cfg_ln1_txclk_sel_par2[1:0],[1:0],cfg_ln1_txclk_sel_par1[1:0],[1:0],cfg_ln1_txclk_sel_par0[1:0]}
upar_write_driver(0x808290,0x0000ffff) 	//order:296 from def:00000000 ,in section: Q0_PHY_CONFIG164{ln0_cfg_tx_lev_pipe_rate3_l7[3:0],ln0_cfg_tx_lev_pipe_rate3_l6[3:0],ln0_cfg_tx_lev_pipe_rate3_l5[3:0],ln0_cfg_tx_lev_pipe_rate3_l4[3:0],ln0_cfg_tx_lev_pipe_rate3_l3[3:0],ln0_cfg_tx_lev_pipe_rate3_l2[3:0],ln0_cfg_tx_lev_pipe_rate3_l1[3:0],ln0_cfg_tx_lev_pipe_rate3_l0[3:0]}
upar_write_driver(0x808390,0x0000FFFF) 	//order:297 from def:00000000 ,in section: Q0_PHY_CONFIG228{ln1_cfg_tx_lev_pipe_rate3_l7[3:0],ln1_cfg_tx_lev_pipe_rate3_l6[3:0],ln1_cfg_tx_lev_pipe_rate3_l5[3:0],ln1_cfg_tx_lev_pipe_rate3_l4[3:0],ln1_cfg_tx_lev_pipe_rate3_l3[3:0],ln1_cfg_tx_lev_pipe_rate3_l2[3:0],ln1_cfg_tx_lev_pipe_rate3_l1[3:0],ln1_cfg_tx_lev_pipe_rate3_l0[3:0]}
upar_write_driver(0x808294,0x00000000) 	//order:298 from def:00000000 ,in section: Q0_PHY_CONFIG165{ln0_cfg_tx_lev_pipe_rate3_l15[3:0],ln0_cfg_tx_lev_pipe_rate3_l14[3:0],ln0_cfg_tx_lev_pipe_rate3_l13[3:0],ln0_cfg_tx_lev_pipe_rate3_l12[3:0],ln0_cfg_tx_lev_pipe_rate3_l11[3:0],ln0_cfg_tx_lev_pipe_rate3_l10[3:0],ln0_cfg_tx_lev_pipe_rate3_l9[3:0],ln0_cfg_tx_lev_pipe_rate3_l8[3:0]}
upar_write_driver(0x808394,0x00000000) 	//order:299 from def:00000000 ,in section: Q0_PHY_CONFIG229{ln1_cfg_tx_lev_pipe_rate3_l15[3:0],ln1_cfg_tx_lev_pipe_rate3_l14[3:0],ln1_cfg_tx_lev_pipe_rate3_l13[3:0],ln1_cfg_tx_lev_pipe_rate3_l12[3:0],ln1_cfg_tx_lev_pipe_rate3_l11[3:0],ln1_cfg_tx_lev_pipe_rate3_l10[3:0],ln1_cfg_tx_lev_pipe_rate3_l9[3:0],ln1_cfg_tx_lev_pipe_rate3_l8[3:0]}
upar_write_driver(0x800ad5,0x00000200) 	//order:300 from def:00000500 ,in section: Q0_IP_COMLANE_CFG_205{[15:0],[3:0],qahb_cdr_vco_cal_rst_phd_o,sr_rx_bias_10_o[2:0],[7:0]}
upar_write_driver(0x800ad4,0x00000047) 	//order:301 from def:00000007 ,in section: Q0_IP_COMLANE_CFG_204{[23:0],,,,,,sr_rx_bias_11_o[2:0]}
upar_write_driver(0x800ad3,0x3F000000) //
upar_write_driver(0x808104,0x00022233) 	//order:302 from def:00000000 ,in section: Q0_PHY_CONFIG65{[11:0],cfg_pma_cm0_ref_clk_sel[1:0],cfg_cm0_cmu_p1_2_i_ovr,cfg_cm0_cmu_p1_2_i_val,[1:0],cfg_cm0_iddq_i_ovr,cfg_cm0_iddq_i_val,[1:0],cfg_cm0_pd_i_ovr,cfg_cm0_pd_i_val,[1:0],cfg_cm0_rstn_i_ovr,cfg_cm0_rstn_i_val,[1:0],cfg_cm0_cdn_i_ovr,cfg_cm0_cdn_i_val}
upar_write_driver(0x808000,0x00062233) 	//order:303 from def:00000000 ,in section: Q0_PHY_CONFIG0{[11:0],cfg_pma_cm1_ref_clk_sel[1:0],cfg_cm1_cmu_p1_2_i_ovr,cfg_cm1_cmu_p1_2_i_val,[1:0],cfg_cm1_iddq_i_ovr,cfg_cm1_iddq_i_val,[1:0],cfg_cm1_pd_i_ovr,cfg_cm1_pd_i_val,[1:0],cfg_cm1_rstn_i_ovr,cfg_cm1_rstn_i_val,[1:0],cfg_cm1_cdn_i_ovr,cfg_cm1_cdn_i_val}
upar_write_driver(0x80882c,0x01000100) 	//order:304 from def:00000000 ,in section: Q0_PHY_CONFIG523{[1:0],cfg_ln0_txdata_i_val[1:0],[1:0],cfg_ln0_rstn_i_val,cfg_ln0_rstn_i_ovr,cfg_ln0_rate_i_val[1:0],cfg_ln0_rate_i_ovr[1:0],,cfg_ln0_pd_i_val[2:0],,cfg_ln0_pd_i_ovr[2:0],[1:0],cfg_ln0_iddq_i_val,cfg_ln0_iddq_i_ovr,[1:0],cfg_ln0_generic_mode,cfg_ln0_generic_div_8b10b,[1:0],cfg_ln0_fpcs_rxdata_src_val,cfg_ln0_fpcs_rxdata_src_ovr}
upar_write_driver(0x808840,0x01000100) 	//order:305 from def:00000000 ,in section: Q0_PHY_CONFIG528{[1:0],cfg_ln1_txdata_i_val[1:0],[1:0],cfg_ln1_rstn_i_val,cfg_ln1_rstn_i_ovr,cfg_ln1_rate_i_val[1:0],cfg_ln1_rate_i_ovr[1:0],,cfg_ln1_pd_i_val[2:0],,cfg_ln1_pd_i_ovr[2:0],[1:0],cfg_ln1_iddq_i_val,cfg_ln1_iddq_i_ovr,[1:0],cfg_ln1_generic_mode,cfg_ln1_generic_div_8b10b,[1:0],cfg_ln1_fpcs_rxdata_src_val,cfg_ln1_fpcs_rxdata_src_ovr}
upar_write_driver(0x80882c,0x03000100) 	//order:306 from def:00000000 ,in section: Q0_PHY_CONFIG523{[1:0],cfg_ln0_txdata_i_val[1:0],[1:0],cfg_ln0_rstn_i_val,cfg_ln0_rstn_i_ovr,cfg_ln0_rate_i_val[1:0],cfg_ln0_rate_i_ovr[1:0],,cfg_ln0_pd_i_val[2:0],,cfg_ln0_pd_i_ovr[2:0],[1:0],cfg_ln0_iddq_i_val,cfg_ln0_iddq_i_ovr,[1:0],cfg_ln0_generic_mode,cfg_ln0_generic_div_8b10b,[1:0],cfg_ln0_fpcs_rxdata_src_val,cfg_ln0_fpcs_rxdata_src_ovr}
upar_write_driver(0x808840,0x03000100) 	//order:307 from def:00000000 ,in section: Q0_PHY_CONFIG528{[1:0],cfg_ln1_txdata_i_val[1:0],[1:0],cfg_ln1_rstn_i_val,cfg_ln1_rstn_i_ovr,cfg_ln1_rate_i_val[1:0],cfg_ln1_rate_i_ovr[1:0],,cfg_ln1_pd_i_val[2:0],,cfg_ln1_pd_i_ovr[2:0],[1:0],cfg_ln1_iddq_i_val,cfg_ln1_iddq_i_ovr,[1:0],cfg_ln1_generic_mode,cfg_ln1_generic_div_8b10b,[1:0],cfg_ln1_fpcs_rxdata_src_val,cfg_ln1_fpcs_rxdata_src_ovr}
upar_write_driver(0xb00030,0x003F3FFF) 	//order:308 from def:00000000 ,in section: PMAC_TM_CONFIG12{[2:0],pmac_cfg_pl_rst_ctl[4:0],[1:0],pmac_cfg_tl_rst_ovr[5:0],[1:0],pmac_cfg_tl_rst_val[5:0],pmac_cfg_pl_rst_ovr[3:0],pmac_cfg_pl_rst_val[3:0]}
upar_write_driver(0x808600,0x00000212) 	//order:309 from def:00000112 ,in section: Q0_PHY_CONFIG384{[16:0],lane0_rx_if_cfg_glb_mst_sel[2:0],[1:0],lane0_rx_if_cfg_gear_rate[1:0],[2:0],lane0_rx_if_cfg_en_fifo_rden,lane0_rx_if_cfg_rx_mode_sel,lane0_rx_if_cfg_glb_wcnt_mode,lane0_rx_if_cfg_word_little_endian,lane0_rx_if_cfg_bypass_mode}
upar_write_driver(0x808608,0x00000212) 	//order:310 from def:00000112 ,in section: Q0_PHY_CONFIG386{[16:0],lane1_rx_if_cfg_glb_mst_sel[2:0],[1:0],lane1_rx_if_cfg_gear_rate[1:0],[2:0],lane1_rx_if_cfg_en_fifo_rden,lane1_rx_if_cfg_rx_mode_sel,lane1_rx_if_cfg_glb_wcnt_mode,lane1_rx_if_cfg_word_little_endian,lane1_rx_if_cfg_bypass_mode}
upar_write_driver(0x808620,0x00000013) 	//order:311 from def:00000012 ,in section: Q0_PHY_CONFIG392{[20:0],lane0_tx_if_cfg_mst_sel[2:0],[1:0],lane0_tx_if_cfg_gear_rate[1:0],,lane0_tx_if_cfg_tx_mode_sel,lane0_tx_if_cfg_word_little_endian,lane0_tx_if_cfg_bypass_mode}
upar_write_driver(0x808628,0x00000013) 	//order:312 from def:00000112 ,in section: Q0_PHY_CONFIG394{[20:0],lane1_tx_if_cfg_mst_sel[2:0],[1:0],lane1_tx_if_cfg_gear_rate[1:0],,lane1_tx_if_cfg_tx_mode_sel,lane1_tx_if_cfg_word_little_endian,lane1_tx_if_cfg_bypass_mode}
upar_write_driver(0xb00014,0x00100010) 	//order:313 from def:00001001 ,in section: PMAC_TM_CONFIG5{[10:0],pcie_cfg_half_clk_sel,,pcie_cfg_rx_clk_sel[2:0],[1:0],pcie_cfg_clk_sel[1:0],[5:0],q1_cfg_pcie_i_signal_po_sel[1:0],[1:0],q0_cfg_pcie_i_signal_po_sel[1:0]}
upar_write_driver(0xb0002c,0x00000007) 	//order:314 from def:00000007 ,in section: PMAC_TM_CONFIG11{[28:0],gearbox_mac_o_downspeed_test_cfg_half_en,gearbox_mac_i_upspeed_cfg_half_en,gearbox_mac_o_downspeed_cfg_half_en}
upar_write_driver(0xb0025c,0x00000070) 	//order:315 from def:00000001 ,in section: PMAC_TM_CONFIG151{[24:0],pmac_cfg_gbd_test_rstb,pmac_cfg_gbd_rstb,pmac_cfg_gbu_rstb,[1:0],mem_cfg_sleep_csr_ctrlb,mem_cfg_sleep}
upar_write_driver(0x808888,0x00030000) 	//order:316 from def:00000000 ,in section: Q0_PHY_CONFIG546{[13:0],lane0_cfg_rx_vld_val,lane0_cfg_rx_vld_ovr,[1:0],lane0_cfg_rx_sig_det_val,lane0_cfg_rx_sig_det_ovr,[2:0],lane0_cfg_rx_chb_str_src_sel,[1:0],lane0_cfg_rx_ali_tri_val,lane0_cfg_rx_ali_tri_ovr_b,[2:0],lane0_cfg_enable_tm}
upar_write_driver(0x80888c,0x00030000) 	//order:317 from def:00000000 ,in section: Q0_PHY_CONFIG547{[13:0],lane1_cfg_rx_vld_val,lane1_cfg_rx_vld_ovr,[1:0],lane1_cfg_rx_sig_det_val,lane1_cfg_rx_sig_det_ovr,[2:0],lane1_cfg_rx_chb_str_src_sel,[1:0],lane1_cfg_rx_ali_tri_val,lane1_cfg_rx_ali_tri_ovr_b,[2:0],lane1_cfg_enable_tm}
upar_write_driver(0x80887c,0x00020300) 	//order:318 from def:00000000 ,in section: Q0_PHY_CONFIG543{[10:0],cfg_clk_mon_sel[4:0],[5:0],cfg_clk_mon_div_sel[1:0],cfg_chbond_start[3:0],[2:0],csr_cfg_virtual_clk}