// Seed: 2624761567
module module_0;
  wor   id_1;
  logic id_2;
  assign id_1 = -1;
  logic id_3;
  assign id_2 = -1;
  logic id_4 = -1'b0;
  wire  id_5;
  assign id_3 = id_1 == 1'b0;
  logic id_6;
  ;
endmodule
module module_1 #(
    parameter id_8 = 32'd61
) (
    output wor id_0,
    input wire id_1,
    input wor id_2,
    input supply0 id_3,
    input wand id_4,
    output wor id_5,
    input tri1 id_6
    , id_28,
    input tri1 id_7,
    input tri1 _id_8,
    input tri id_9,
    input tri0 id_10,
    input wor id_11,
    input tri id_12,
    output tri id_13,
    input uwire id_14,
    input tri1 id_15,
    output wor id_16,
    input tri1 id_17,
    input wand id_18,
    output tri0 id_19,
    output tri0 id_20,
    input wand id_21,
    output wand id_22,
    input supply0 id_23,
    output wor id_24,
    input wor id_25,
    input tri0 id_26
);
  logic [1  !=  id_8 : -1] id_29;
  ;
  logic id_30;
  ;
  xnor primCall (
      id_0,
      id_1,
      id_10,
      id_11,
      id_12,
      id_14,
      id_15,
      id_17,
      id_18,
      id_2,
      id_21,
      id_23,
      id_25,
      id_26,
      id_28,
      id_29,
      id_3,
      id_30,
      id_31,
      id_4,
      id_6,
      id_7,
      id_9
  );
  wire id_31;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
endmodule
