digraph "CFG for '_Z14kWriteRowsMultPfS_iiiiff' function" {
	label="CFG for '_Z14kWriteRowsMultPfS_iiiiff' function";

	Node0x578b4d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%8:\l  %9 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %10 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %11 = mul nsw i32 %9, %4\l  %12 = add nsw i32 %11, %10\l  %13 = mul nsw i32 %12, %2\l  %14 = sext i32 %13 to i64\l  %15 = getelementptr inbounds float, float addrspace(1)* %0, i64 %14\l  %16 = mul nsw i32 %9, %3\l  %17 = add i32 %16, %10\l  %18 = add i32 %17, %5\l  %19 = mul nsw i32 %18, %2\l  %20 = sext i32 %19 to i64\l  %21 = getelementptr inbounds float, float addrspace(1)* %1, i64 %20\l  %22 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %23 = icmp slt i32 %22, %2\l  br i1 %23, label %24, label %30\l|{<s0>T|<s1>F}}"];
	Node0x578b4d0:s0 -> Node0x578cdb0;
	Node0x578b4d0:s1 -> Node0x578ce40;
	Node0x578cdb0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%24:\l24:                                               \l  %25 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %26 = getelementptr i8, i8 addrspace(4)* %25, i64 4\l  %27 = bitcast i8 addrspace(4)* %26 to i16 addrspace(4)*\l  %28 = load i16, i16 addrspace(4)* %27, align 4, !range !5, !invariant.load !6\l  %29 = zext i16 %28 to i32\l  br label %31\l}"];
	Node0x578cdb0 -> Node0x578dc90;
	Node0x578ce40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%30:\l30:                                               \l  ret void\l}"];
	Node0x578dc90 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%31:\l31:                                               \l  %32 = phi i32 [ %22, %24 ], [ %41, %31 ]\l  %33 = sext i32 %32 to i64\l  %34 = getelementptr inbounds float, float addrspace(1)* %21, i64 %33\l  %35 = load float, float addrspace(1)* %34, align 4, !tbaa !7\l  %36 = fmul contract float %35, %6\l  %37 = getelementptr inbounds float, float addrspace(1)* %15, i64 %33\l  %38 = load float, float addrspace(1)* %37, align 4, !tbaa !7\l  %39 = fmul contract float %38, %7\l  %40 = fadd contract float %36, %39\l  store float %40, float addrspace(1)* %34, align 4, !tbaa !7\l  %41 = add i32 %32, %29\l  %42 = icmp slt i32 %41, %2\l  br i1 %42, label %31, label %30, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x578dc90:s0 -> Node0x578dc90;
	Node0x578dc90:s1 -> Node0x578ce40;
}
