<dec f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCInstrInfo.h' l='228' type='bool llvm::HexagonMCInstrInfo::isDuplex(const llvm::MCInstrInfo &amp; MCII, const llvm::MCInst &amp; MCI)'/>
<doc f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCInstrInfo.h' l='227'>// Is this a duplex instruction</doc>
<use f='llvm/llvm/lib/Target/Hexagon/Disassembler/HexagonDisassembler.cpp' l='518' u='c' c='_ZNK12_GLOBAL__N_119HexagonDisassembler20getSingleInstructionERN4llvm6MCInstES3_NS1_8ArrayRefIhEEmRNS1_11raw_ostreamERb'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonInstPrinter.cpp' l='42' u='c' c='_ZN4llvm18HexagonInstPrinter9printInstEPKNS_6MCInstEmNS_9StringRefERKNS_15MCSubtargetInfoERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCChecker.cpp' l='56' u='c' c='_ZN4llvm16HexagonMCChecker4initEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCChecker.cpp' l='375' u='c' c='_ZN4llvm16HexagonMCChecker10checkSlotsEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCCodeEmitter.cpp' l='342' u='c' c='_ZNK4llvm20HexagonMCCodeEmitter9parseBitsEmRKNS_6MCInstES3_'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCInstrInfo.cpp' l='63' u='c' c='_ZN4llvm7Hexagon14PacketIteratorppEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCInstrInfo.cpp' l='482' u='c' c='_ZN4llvm18HexagonMCInstrInfo9hasDuplexERKNS_11MCInstrInfoERKNS_6MCInstE'/>
<def f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCInstrInfo.cpp' l='609' ll='611' type='bool llvm::HexagonMCInstrInfo::isDuplex(const llvm::MCInstrInfo &amp; MCII, const llvm::MCInst &amp; MCI)'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCInstrInfo.cpp' l='967' u='c' c='_ZN4llvm18HexagonMCInstrInfo13slotsConsumedERKNS_11MCInstrInfoERKNS_15MCSubtargetInfoERKNS_6MCInstE'/>
