set_global_assignment -entity "system_intel_pcie_gts_0" -library "system_intel_pcie_gts_0" -name IP_TOOL_NAME "QsysPrimePro"
set_global_assignment -entity "system_intel_pcie_gts_0" -library "system_intel_pcie_gts_0" -name IP_TOOL_VERSION "23.4.1"
set_global_assignment -entity "system_intel_pcie_gts_0" -library "system_intel_pcie_gts_0" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "system_intel_pcie_gts_0" -library "system_intel_pcie_gts_0" -name IP_TOOL_VENDOR_NAME "Intel Corporation"
set_global_assignment -entity "system_intel_pcie_gts_0" -library "system_intel_pcie_gts_0" -name IP_TOP_LEVEL_COMPONENT_NAME "intel_pcie_gts"
set_global_assignment -library "system_intel_pcie_gts_0" -name SOPCINFO_FILE [file join $::quartus(qip_path) "system_intel_pcie_gts_0.sopcinfo"]
set_global_assignment -entity "system_intel_pcie_gts_0" -library "system_intel_pcie_gts_0" -name SLD_INFO "QSYS_NAME system_intel_pcie_gts_0 HAS_SOPCINFO 1 GENERATION_ID 0"
set_global_assignment -library "system_intel_pcie_gts_0" -name MISC_FILE [file join $::quartus(qip_path) "system_intel_pcie_gts_0.cmp"]
set_global_assignment -entity "system_intel_pcie_gts_0" -library "system_intel_pcie_gts_0" -name IP_TARGETED_DEVICE_FAMILY "Agilex 5"
set_global_assignment -entity "system_intel_pcie_gts_0" -library "system_intel_pcie_gts_0" -name IP_TARGETED_PART_TRAIT "BASE_DEVICE::SM7"
set_global_assignment -entity "system_intel_pcie_gts_0" -library "system_intel_pcie_gts_0" -name IP_TARGETED_PART_TRAIT "DEVICE::A5ED065BB32AE4S"
set_global_assignment -entity "system_intel_pcie_gts_0" -library "system_intel_pcie_gts_0" -name IP_GENERATED_DEVICE_FAMILY "{Agilex 5}"
set_global_assignment -entity "system_intel_pcie_gts_0" -library "system_intel_pcie_gts_0" -name IP_QSYS_MODE "STANDALONE"
set_global_assignment -name SYNTHESIS_ONLY_QIP ON
set_global_assignment -library "system_intel_pcie_gts_0" -name MISC_FILE [file join $::quartus(qip_path) "../system_intel_pcie_gts_0.ip"]

set_global_assignment -entity "system_intel_pcie_gts_0_pldif_hal_2100_uhebp5y" -library "pldif_hal_2100" -name IP_COMPONENT_NAME "c3lzdGVtX2ludGVsX3BjaWVfZ3RzXzBfcGxkaWZfaGFsXzIxMDBfdWhlYnA1eQ=="
set_global_assignment -entity "system_intel_pcie_gts_0_pldif_hal_2100_uhebp5y" -library "pldif_hal_2100" -name IP_COMPONENT_DISPLAY_NAME "U00gRXRoZXJuZXQgUExESUYgSEFMIEludGVsIEZQR0EgSVA="
set_global_assignment -entity "system_intel_pcie_gts_0_pldif_hal_2100_uhebp5y" -library "pldif_hal_2100" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "system_intel_pcie_gts_0_pldif_hal_2100_uhebp5y" -library "pldif_hal_2100" -name IP_COMPONENT_INTERNAL "On"
set_global_assignment -entity "system_intel_pcie_gts_0_pldif_hal_2100_uhebp5y" -library "pldif_hal_2100" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "system_intel_pcie_gts_0_pldif_hal_2100_uhebp5y" -library "pldif_hal_2100" -name IP_COMPONENT_VERSION "MjEuMC4w"
set_global_assignment -entity "system_intel_pcie_gts_0_pldif_hal_2100_uhebp5y" -library "pldif_hal_2100" -name IP_COMPONENT_DESCRIPTION "SEFM"
set_global_assignment -entity "system_intel_pcie_gts_0_pldif_hal_2100_uhebp5y" -library "pldif_hal_2100" -name IP_COMPONENT_GROUP "SW50ZXJmYWNlIFByb3RvY29scy9FdGhlcm5ldA=="
set_global_assignment -entity "system_intel_pcie_gts_0_pldif_hal_2100_uhebp5y" -library "pldif_hal_2100" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL3lrYjE1ODUyNDgxNDYzMTguaHRtbA=="
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_pldif_hal_2100_agcatrq" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_NAME "c3lzdGVtX2ludGVsX3BjaWVfZ3RzXzBfb25lX2xhbmVfcGNpZV9oYWxfcGxkaWZfaGFsXzIxMDBfYWdjYXRycQ=="
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_pldif_hal_2100_agcatrq" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_DISPLAY_NAME "c3lzdGVtX2ludGVsX3BjaWVfZ3RzXzBfb25lX2xhbmVfcGNpZV9oYWxfcGxkaWZfaGFsXzIxMDBfYWdjYXRycQ=="
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_pldif_hal_2100_agcatrq" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_pldif_hal_2100_agcatrq" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_pldif_hal_2100_agcatrq" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_AUTHOR "QWx0ZXJhIENvcnBvcmF0aW9u"
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_pldif_hal_2100_agcatrq" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_VERSION "MjEuMC4w"
set_global_assignment -entity "system_intel_pcie_gts_0_phy_hal_2100_jcaj4zy" -library "phy_hal_2100" -name IP_COMPONENT_NAME "c3lzdGVtX2ludGVsX3BjaWVfZ3RzXzBfcGh5X2hhbF8yMTAwX2pjYWo0enk="
set_global_assignment -entity "system_intel_pcie_gts_0_phy_hal_2100_jcaj4zy" -library "phy_hal_2100" -name IP_COMPONENT_DISPLAY_NAME "U00gRXRoZXJuZXQgUEhZIEhBTCBJbnRlbCBGUEdBIElQ"
set_global_assignment -entity "system_intel_pcie_gts_0_phy_hal_2100_jcaj4zy" -library "phy_hal_2100" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "system_intel_pcie_gts_0_phy_hal_2100_jcaj4zy" -library "phy_hal_2100" -name IP_COMPONENT_INTERNAL "On"
set_global_assignment -entity "system_intel_pcie_gts_0_phy_hal_2100_jcaj4zy" -library "phy_hal_2100" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "system_intel_pcie_gts_0_phy_hal_2100_jcaj4zy" -library "phy_hal_2100" -name IP_COMPONENT_VERSION "MjEuMC4w"
set_global_assignment -entity "system_intel_pcie_gts_0_phy_hal_2100_jcaj4zy" -library "phy_hal_2100" -name IP_COMPONENT_DESCRIPTION "SEFM"
set_global_assignment -entity "system_intel_pcie_gts_0_phy_hal_2100_jcaj4zy" -library "phy_hal_2100" -name IP_COMPONENT_GROUP "SW50ZXJmYWNlIFByb3RvY29scy9FdGhlcm5ldA=="
set_global_assignment -entity "system_intel_pcie_gts_0_phy_hal_2100_jcaj4zy" -library "phy_hal_2100" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL3lrYjE1ODUyNDgxNDYzMTguaHRtbA=="
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_phy_hal_2100_i75ctsi" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_NAME "c3lzdGVtX2ludGVsX3BjaWVfZ3RzXzBfb25lX2xhbmVfcGNpZV9oYWxfcGh5X2hhbF8yMTAwX2k3NWN0c2k="
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_phy_hal_2100_i75ctsi" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_DISPLAY_NAME "c3lzdGVtX2ludGVsX3BjaWVfZ3RzXzBfb25lX2xhbmVfcGNpZV9oYWxfcGh5X2hhbF8yMTAwX2k3NWN0c2k="
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_phy_hal_2100_i75ctsi" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_phy_hal_2100_i75ctsi" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_phy_hal_2100_i75ctsi" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_AUTHOR "QWx0ZXJhIENvcnBvcmF0aW9u"
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_phy_hal_2100_i75ctsi" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_VERSION "MjEuMC4w"
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_2100_ix3avca" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_NAME "c3lzdGVtX2ludGVsX3BjaWVfZ3RzXzBfb25lX2xhbmVfcGNpZV9oYWxfMjEwMF9peDNhdmNh"
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_2100_ix3avca" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_DISPLAY_NAME "U00gUENJZSBPbmUgTGFuZSBQQ0llIEhBTCBUb3AgSW50ZWwgRlBHQSBJUA=="
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_2100_ix3avca" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_2100_ix3avca" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_INTERNAL "On"
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_2100_ix3avca" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_2100_ix3avca" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_VERSION "MjEuMC4w"
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_2100_ix3avca" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_DESCRIPTION "SEFM"
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_2100_ix3avca" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_GROUP "SW50ZXJmYWNlIFByb3RvY29scy9QQ0kgRXhwcmVzcw=="
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_2100_ix3avca" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL3lrYjE1ODUyNDgxNDYzMTguaHRtbA=="
set_global_assignment -entity "system_intel_pcie_gts_0_pcie_hal_top_one_lane_pcie_hal_2100_ydlnppi" -library "pcie_hal_top_2100" -name IP_COMPONENT_NAME "c3lzdGVtX2ludGVsX3BjaWVfZ3RzXzBfcGNpZV9oYWxfdG9wX29uZV9sYW5lX3BjaWVfaGFsXzIxMDBfeWRsbnBwaQ=="
set_global_assignment -entity "system_intel_pcie_gts_0_pcie_hal_top_one_lane_pcie_hal_2100_ydlnppi" -library "pcie_hal_top_2100" -name IP_COMPONENT_DISPLAY_NAME "c3lzdGVtX2ludGVsX3BjaWVfZ3RzXzBfcGNpZV9oYWxfdG9wX29uZV9sYW5lX3BjaWVfaGFsXzIxMDBfeWRsbnBwaQ=="
set_global_assignment -entity "system_intel_pcie_gts_0_pcie_hal_top_one_lane_pcie_hal_2100_ydlnppi" -library "pcie_hal_top_2100" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "system_intel_pcie_gts_0_pcie_hal_top_one_lane_pcie_hal_2100_ydlnppi" -library "pcie_hal_top_2100" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "system_intel_pcie_gts_0_pcie_hal_top_one_lane_pcie_hal_2100_ydlnppi" -library "pcie_hal_top_2100" -name IP_COMPONENT_AUTHOR "QWx0ZXJhIENvcnBvcmF0aW9u"
set_global_assignment -entity "system_intel_pcie_gts_0_pcie_hal_top_one_lane_pcie_hal_2100_ydlnppi" -library "pcie_hal_top_2100" -name IP_COMPONENT_VERSION "MjEuMC4w"
set_global_assignment -entity "system_intel_pcie_gts_0_pldif_hal_2100_z6tb5fq" -library "pldif_hal_2100" -name IP_COMPONENT_NAME "c3lzdGVtX2ludGVsX3BjaWVfZ3RzXzBfcGxkaWZfaGFsXzIxMDBfejZ0YjVmcQ=="
set_global_assignment -entity "system_intel_pcie_gts_0_pldif_hal_2100_z6tb5fq" -library "pldif_hal_2100" -name IP_COMPONENT_DISPLAY_NAME "U00gRXRoZXJuZXQgUExESUYgSEFMIEludGVsIEZQR0EgSVA="
set_global_assignment -entity "system_intel_pcie_gts_0_pldif_hal_2100_z6tb5fq" -library "pldif_hal_2100" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "system_intel_pcie_gts_0_pldif_hal_2100_z6tb5fq" -library "pldif_hal_2100" -name IP_COMPONENT_INTERNAL "On"
set_global_assignment -entity "system_intel_pcie_gts_0_pldif_hal_2100_z6tb5fq" -library "pldif_hal_2100" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "system_intel_pcie_gts_0_pldif_hal_2100_z6tb5fq" -library "pldif_hal_2100" -name IP_COMPONENT_VERSION "MjEuMC4w"
set_global_assignment -entity "system_intel_pcie_gts_0_pldif_hal_2100_z6tb5fq" -library "pldif_hal_2100" -name IP_COMPONENT_DESCRIPTION "SEFM"
set_global_assignment -entity "system_intel_pcie_gts_0_pldif_hal_2100_z6tb5fq" -library "pldif_hal_2100" -name IP_COMPONENT_GROUP "SW50ZXJmYWNlIFByb3RvY29scy9FdGhlcm5ldA=="
set_global_assignment -entity "system_intel_pcie_gts_0_pldif_hal_2100_z6tb5fq" -library "pldif_hal_2100" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL3lrYjE1ODUyNDgxNDYzMTguaHRtbA=="
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_pldif_hal_2100_t5knmua" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_NAME "c3lzdGVtX2ludGVsX3BjaWVfZ3RzXzBfb25lX2xhbmVfcGNpZV9oYWxfcGxkaWZfaGFsXzIxMDBfdDVrbm11YQ=="
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_pldif_hal_2100_t5knmua" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_DISPLAY_NAME "c3lzdGVtX2ludGVsX3BjaWVfZ3RzXzBfb25lX2xhbmVfcGNpZV9oYWxfcGxkaWZfaGFsXzIxMDBfdDVrbm11YQ=="
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_pldif_hal_2100_t5knmua" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_pldif_hal_2100_t5knmua" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_pldif_hal_2100_t5knmua" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_AUTHOR "QWx0ZXJhIENvcnBvcmF0aW9u"
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_pldif_hal_2100_t5knmua" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_VERSION "MjEuMC4w"
set_global_assignment -entity "system_intel_pcie_gts_0_phy_hal_2100_xvyrmby" -library "phy_hal_2100" -name IP_COMPONENT_NAME "c3lzdGVtX2ludGVsX3BjaWVfZ3RzXzBfcGh5X2hhbF8yMTAwX3h2eXJtYnk="
set_global_assignment -entity "system_intel_pcie_gts_0_phy_hal_2100_xvyrmby" -library "phy_hal_2100" -name IP_COMPONENT_DISPLAY_NAME "U00gRXRoZXJuZXQgUEhZIEhBTCBJbnRlbCBGUEdBIElQ"
set_global_assignment -entity "system_intel_pcie_gts_0_phy_hal_2100_xvyrmby" -library "phy_hal_2100" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "system_intel_pcie_gts_0_phy_hal_2100_xvyrmby" -library "phy_hal_2100" -name IP_COMPONENT_INTERNAL "On"
set_global_assignment -entity "system_intel_pcie_gts_0_phy_hal_2100_xvyrmby" -library "phy_hal_2100" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "system_intel_pcie_gts_0_phy_hal_2100_xvyrmby" -library "phy_hal_2100" -name IP_COMPONENT_VERSION "MjEuMC4w"
set_global_assignment -entity "system_intel_pcie_gts_0_phy_hal_2100_xvyrmby" -library "phy_hal_2100" -name IP_COMPONENT_DESCRIPTION "SEFM"
set_global_assignment -entity "system_intel_pcie_gts_0_phy_hal_2100_xvyrmby" -library "phy_hal_2100" -name IP_COMPONENT_GROUP "SW50ZXJmYWNlIFByb3RvY29scy9FdGhlcm5ldA=="
set_global_assignment -entity "system_intel_pcie_gts_0_phy_hal_2100_xvyrmby" -library "phy_hal_2100" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL3lrYjE1ODUyNDgxNDYzMTguaHRtbA=="
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_phy_hal_2100_4cpcala" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_NAME "c3lzdGVtX2ludGVsX3BjaWVfZ3RzXzBfb25lX2xhbmVfcGNpZV9oYWxfcGh5X2hhbF8yMTAwXzRjcGNhbGE="
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_phy_hal_2100_4cpcala" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_DISPLAY_NAME "c3lzdGVtX2ludGVsX3BjaWVfZ3RzXzBfb25lX2xhbmVfcGNpZV9oYWxfcGh5X2hhbF8yMTAwXzRjcGNhbGE="
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_phy_hal_2100_4cpcala" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_phy_hal_2100_4cpcala" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_phy_hal_2100_4cpcala" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_AUTHOR "QWx0ZXJhIENvcnBvcmF0aW9u"
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_phy_hal_2100_4cpcala" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_VERSION "MjEuMC4w"
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_2100_5iub4oy" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_NAME "c3lzdGVtX2ludGVsX3BjaWVfZ3RzXzBfb25lX2xhbmVfcGNpZV9oYWxfMjEwMF81aXViNG95"
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_2100_5iub4oy" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_DISPLAY_NAME "U00gUENJZSBPbmUgTGFuZSBQQ0llIEhBTCBUb3AgSW50ZWwgRlBHQSBJUA=="
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_2100_5iub4oy" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_2100_5iub4oy" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_INTERNAL "On"
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_2100_5iub4oy" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_2100_5iub4oy" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_VERSION "MjEuMC4w"
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_2100_5iub4oy" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_DESCRIPTION "SEFM"
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_2100_5iub4oy" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_GROUP "SW50ZXJmYWNlIFByb3RvY29scy9QQ0kgRXhwcmVzcw=="
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_2100_5iub4oy" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL3lrYjE1ODUyNDgxNDYzMTguaHRtbA=="
set_global_assignment -entity "system_intel_pcie_gts_0_pcie_hal_top_one_lane_pcie_hal_2100_ssolv5i" -library "pcie_hal_top_2100" -name IP_COMPONENT_NAME "c3lzdGVtX2ludGVsX3BjaWVfZ3RzXzBfcGNpZV9oYWxfdG9wX29uZV9sYW5lX3BjaWVfaGFsXzIxMDBfc3NvbHY1aQ=="
set_global_assignment -entity "system_intel_pcie_gts_0_pcie_hal_top_one_lane_pcie_hal_2100_ssolv5i" -library "pcie_hal_top_2100" -name IP_COMPONENT_DISPLAY_NAME "c3lzdGVtX2ludGVsX3BjaWVfZ3RzXzBfcGNpZV9oYWxfdG9wX29uZV9sYW5lX3BjaWVfaGFsXzIxMDBfc3NvbHY1aQ=="
set_global_assignment -entity "system_intel_pcie_gts_0_pcie_hal_top_one_lane_pcie_hal_2100_ssolv5i" -library "pcie_hal_top_2100" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "system_intel_pcie_gts_0_pcie_hal_top_one_lane_pcie_hal_2100_ssolv5i" -library "pcie_hal_top_2100" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "system_intel_pcie_gts_0_pcie_hal_top_one_lane_pcie_hal_2100_ssolv5i" -library "pcie_hal_top_2100" -name IP_COMPONENT_AUTHOR "QWx0ZXJhIENvcnBvcmF0aW9u"
set_global_assignment -entity "system_intel_pcie_gts_0_pcie_hal_top_one_lane_pcie_hal_2100_ssolv5i" -library "pcie_hal_top_2100" -name IP_COMPONENT_VERSION "MjEuMC4w"
set_global_assignment -entity "system_intel_pcie_gts_0_pldif_hal_2100_7x7kbai" -library "pldif_hal_2100" -name IP_COMPONENT_NAME "c3lzdGVtX2ludGVsX3BjaWVfZ3RzXzBfcGxkaWZfaGFsXzIxMDBfN3g3a2JhaQ=="
set_global_assignment -entity "system_intel_pcie_gts_0_pldif_hal_2100_7x7kbai" -library "pldif_hal_2100" -name IP_COMPONENT_DISPLAY_NAME "U00gRXRoZXJuZXQgUExESUYgSEFMIEludGVsIEZQR0EgSVA="
set_global_assignment -entity "system_intel_pcie_gts_0_pldif_hal_2100_7x7kbai" -library "pldif_hal_2100" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "system_intel_pcie_gts_0_pldif_hal_2100_7x7kbai" -library "pldif_hal_2100" -name IP_COMPONENT_INTERNAL "On"
set_global_assignment -entity "system_intel_pcie_gts_0_pldif_hal_2100_7x7kbai" -library "pldif_hal_2100" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "system_intel_pcie_gts_0_pldif_hal_2100_7x7kbai" -library "pldif_hal_2100" -name IP_COMPONENT_VERSION "MjEuMC4w"
set_global_assignment -entity "system_intel_pcie_gts_0_pldif_hal_2100_7x7kbai" -library "pldif_hal_2100" -name IP_COMPONENT_DESCRIPTION "SEFM"
set_global_assignment -entity "system_intel_pcie_gts_0_pldif_hal_2100_7x7kbai" -library "pldif_hal_2100" -name IP_COMPONENT_GROUP "SW50ZXJmYWNlIFByb3RvY29scy9FdGhlcm5ldA=="
set_global_assignment -entity "system_intel_pcie_gts_0_pldif_hal_2100_7x7kbai" -library "pldif_hal_2100" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL3lrYjE1ODUyNDgxNDYzMTguaHRtbA=="
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_pldif_hal_2100_52q5uwa" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_NAME "c3lzdGVtX2ludGVsX3BjaWVfZ3RzXzBfb25lX2xhbmVfcGNpZV9oYWxfcGxkaWZfaGFsXzIxMDBfNTJxNXV3YQ=="
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_pldif_hal_2100_52q5uwa" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_DISPLAY_NAME "c3lzdGVtX2ludGVsX3BjaWVfZ3RzXzBfb25lX2xhbmVfcGNpZV9oYWxfcGxkaWZfaGFsXzIxMDBfNTJxNXV3YQ=="
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_pldif_hal_2100_52q5uwa" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_pldif_hal_2100_52q5uwa" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_pldif_hal_2100_52q5uwa" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_AUTHOR "QWx0ZXJhIENvcnBvcmF0aW9u"
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_pldif_hal_2100_52q5uwa" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_VERSION "MjEuMC4w"
set_global_assignment -entity "system_intel_pcie_gts_0_phy_hal_2100_vyl5wia" -library "phy_hal_2100" -name IP_COMPONENT_NAME "c3lzdGVtX2ludGVsX3BjaWVfZ3RzXzBfcGh5X2hhbF8yMTAwX3Z5bDV3aWE="
set_global_assignment -entity "system_intel_pcie_gts_0_phy_hal_2100_vyl5wia" -library "phy_hal_2100" -name IP_COMPONENT_DISPLAY_NAME "U00gRXRoZXJuZXQgUEhZIEhBTCBJbnRlbCBGUEdBIElQ"
set_global_assignment -entity "system_intel_pcie_gts_0_phy_hal_2100_vyl5wia" -library "phy_hal_2100" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "system_intel_pcie_gts_0_phy_hal_2100_vyl5wia" -library "phy_hal_2100" -name IP_COMPONENT_INTERNAL "On"
set_global_assignment -entity "system_intel_pcie_gts_0_phy_hal_2100_vyl5wia" -library "phy_hal_2100" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "system_intel_pcie_gts_0_phy_hal_2100_vyl5wia" -library "phy_hal_2100" -name IP_COMPONENT_VERSION "MjEuMC4w"
set_global_assignment -entity "system_intel_pcie_gts_0_phy_hal_2100_vyl5wia" -library "phy_hal_2100" -name IP_COMPONENT_DESCRIPTION "SEFM"
set_global_assignment -entity "system_intel_pcie_gts_0_phy_hal_2100_vyl5wia" -library "phy_hal_2100" -name IP_COMPONENT_GROUP "SW50ZXJmYWNlIFByb3RvY29scy9FdGhlcm5ldA=="
set_global_assignment -entity "system_intel_pcie_gts_0_phy_hal_2100_vyl5wia" -library "phy_hal_2100" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL3lrYjE1ODUyNDgxNDYzMTguaHRtbA=="
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_phy_hal_2100_breh5hy" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_NAME "c3lzdGVtX2ludGVsX3BjaWVfZ3RzXzBfb25lX2xhbmVfcGNpZV9oYWxfcGh5X2hhbF8yMTAwX2JyZWg1aHk="
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_phy_hal_2100_breh5hy" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_DISPLAY_NAME "c3lzdGVtX2ludGVsX3BjaWVfZ3RzXzBfb25lX2xhbmVfcGNpZV9oYWxfcGh5X2hhbF8yMTAwX2JyZWg1aHk="
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_phy_hal_2100_breh5hy" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_phy_hal_2100_breh5hy" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_phy_hal_2100_breh5hy" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_AUTHOR "QWx0ZXJhIENvcnBvcmF0aW9u"
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_phy_hal_2100_breh5hy" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_VERSION "MjEuMC4w"
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_2100_2dlqizq" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_NAME "c3lzdGVtX2ludGVsX3BjaWVfZ3RzXzBfb25lX2xhbmVfcGNpZV9oYWxfMjEwMF8yZGxxaXpx"
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_2100_2dlqizq" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_DISPLAY_NAME "U00gUENJZSBPbmUgTGFuZSBQQ0llIEhBTCBUb3AgSW50ZWwgRlBHQSBJUA=="
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_2100_2dlqizq" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_2100_2dlqizq" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_INTERNAL "On"
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_2100_2dlqizq" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_2100_2dlqizq" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_VERSION "MjEuMC4w"
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_2100_2dlqizq" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_DESCRIPTION "SEFM"
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_2100_2dlqizq" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_GROUP "SW50ZXJmYWNlIFByb3RvY29scy9QQ0kgRXhwcmVzcw=="
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_2100_2dlqizq" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL3lrYjE1ODUyNDgxNDYzMTguaHRtbA=="
set_global_assignment -entity "system_intel_pcie_gts_0_pcie_hal_top_one_lane_pcie_hal_2100_grpui7y" -library "pcie_hal_top_2100" -name IP_COMPONENT_NAME "c3lzdGVtX2ludGVsX3BjaWVfZ3RzXzBfcGNpZV9oYWxfdG9wX29uZV9sYW5lX3BjaWVfaGFsXzIxMDBfZ3JwdWk3eQ=="
set_global_assignment -entity "system_intel_pcie_gts_0_pcie_hal_top_one_lane_pcie_hal_2100_grpui7y" -library "pcie_hal_top_2100" -name IP_COMPONENT_DISPLAY_NAME "c3lzdGVtX2ludGVsX3BjaWVfZ3RzXzBfcGNpZV9oYWxfdG9wX29uZV9sYW5lX3BjaWVfaGFsXzIxMDBfZ3JwdWk3eQ=="
set_global_assignment -entity "system_intel_pcie_gts_0_pcie_hal_top_one_lane_pcie_hal_2100_grpui7y" -library "pcie_hal_top_2100" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "system_intel_pcie_gts_0_pcie_hal_top_one_lane_pcie_hal_2100_grpui7y" -library "pcie_hal_top_2100" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "system_intel_pcie_gts_0_pcie_hal_top_one_lane_pcie_hal_2100_grpui7y" -library "pcie_hal_top_2100" -name IP_COMPONENT_AUTHOR "QWx0ZXJhIENvcnBvcmF0aW9u"
set_global_assignment -entity "system_intel_pcie_gts_0_pcie_hal_top_one_lane_pcie_hal_2100_grpui7y" -library "pcie_hal_top_2100" -name IP_COMPONENT_VERSION "MjEuMC4w"
set_global_assignment -entity "system_intel_pcie_gts_0_pldif_hal_2100_4dfogfq" -library "pldif_hal_2100" -name IP_COMPONENT_NAME "c3lzdGVtX2ludGVsX3BjaWVfZ3RzXzBfcGxkaWZfaGFsXzIxMDBfNGRmb2dmcQ=="
set_global_assignment -entity "system_intel_pcie_gts_0_pldif_hal_2100_4dfogfq" -library "pldif_hal_2100" -name IP_COMPONENT_DISPLAY_NAME "U00gRXRoZXJuZXQgUExESUYgSEFMIEludGVsIEZQR0EgSVA="
set_global_assignment -entity "system_intel_pcie_gts_0_pldif_hal_2100_4dfogfq" -library "pldif_hal_2100" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "system_intel_pcie_gts_0_pldif_hal_2100_4dfogfq" -library "pldif_hal_2100" -name IP_COMPONENT_INTERNAL "On"
set_global_assignment -entity "system_intel_pcie_gts_0_pldif_hal_2100_4dfogfq" -library "pldif_hal_2100" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "system_intel_pcie_gts_0_pldif_hal_2100_4dfogfq" -library "pldif_hal_2100" -name IP_COMPONENT_VERSION "MjEuMC4w"
set_global_assignment -entity "system_intel_pcie_gts_0_pldif_hal_2100_4dfogfq" -library "pldif_hal_2100" -name IP_COMPONENT_DESCRIPTION "SEFM"
set_global_assignment -entity "system_intel_pcie_gts_0_pldif_hal_2100_4dfogfq" -library "pldif_hal_2100" -name IP_COMPONENT_GROUP "SW50ZXJmYWNlIFByb3RvY29scy9FdGhlcm5ldA=="
set_global_assignment -entity "system_intel_pcie_gts_0_pldif_hal_2100_4dfogfq" -library "pldif_hal_2100" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL3lrYjE1ODUyNDgxNDYzMTguaHRtbA=="
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_pldif_hal_2100_rwte52y" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_NAME "c3lzdGVtX2ludGVsX3BjaWVfZ3RzXzBfb25lX2xhbmVfcGNpZV9oYWxfcGxkaWZfaGFsXzIxMDBfcnd0ZTUyeQ=="
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_pldif_hal_2100_rwte52y" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_DISPLAY_NAME "c3lzdGVtX2ludGVsX3BjaWVfZ3RzXzBfb25lX2xhbmVfcGNpZV9oYWxfcGxkaWZfaGFsXzIxMDBfcnd0ZTUyeQ=="
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_pldif_hal_2100_rwte52y" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_pldif_hal_2100_rwte52y" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_pldif_hal_2100_rwte52y" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_AUTHOR "QWx0ZXJhIENvcnBvcmF0aW9u"
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_pldif_hal_2100_rwte52y" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_VERSION "MjEuMC4w"
set_global_assignment -entity "system_intel_pcie_gts_0_phy_hal_2100_ebn43xi" -library "phy_hal_2100" -name IP_COMPONENT_NAME "c3lzdGVtX2ludGVsX3BjaWVfZ3RzXzBfcGh5X2hhbF8yMTAwX2VibjQzeGk="
set_global_assignment -entity "system_intel_pcie_gts_0_phy_hal_2100_ebn43xi" -library "phy_hal_2100" -name IP_COMPONENT_DISPLAY_NAME "U00gRXRoZXJuZXQgUEhZIEhBTCBJbnRlbCBGUEdBIElQ"
set_global_assignment -entity "system_intel_pcie_gts_0_phy_hal_2100_ebn43xi" -library "phy_hal_2100" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "system_intel_pcie_gts_0_phy_hal_2100_ebn43xi" -library "phy_hal_2100" -name IP_COMPONENT_INTERNAL "On"
set_global_assignment -entity "system_intel_pcie_gts_0_phy_hal_2100_ebn43xi" -library "phy_hal_2100" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "system_intel_pcie_gts_0_phy_hal_2100_ebn43xi" -library "phy_hal_2100" -name IP_COMPONENT_VERSION "MjEuMC4w"
set_global_assignment -entity "system_intel_pcie_gts_0_phy_hal_2100_ebn43xi" -library "phy_hal_2100" -name IP_COMPONENT_DESCRIPTION "SEFM"
set_global_assignment -entity "system_intel_pcie_gts_0_phy_hal_2100_ebn43xi" -library "phy_hal_2100" -name IP_COMPONENT_GROUP "SW50ZXJmYWNlIFByb3RvY29scy9FdGhlcm5ldA=="
set_global_assignment -entity "system_intel_pcie_gts_0_phy_hal_2100_ebn43xi" -library "phy_hal_2100" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL3lrYjE1ODUyNDgxNDYzMTguaHRtbA=="
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_phy_hal_2100_5itwohy" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_NAME "c3lzdGVtX2ludGVsX3BjaWVfZ3RzXzBfb25lX2xhbmVfcGNpZV9oYWxfcGh5X2hhbF8yMTAwXzVpdHdvaHk="
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_phy_hal_2100_5itwohy" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_DISPLAY_NAME "c3lzdGVtX2ludGVsX3BjaWVfZ3RzXzBfb25lX2xhbmVfcGNpZV9oYWxfcGh5X2hhbF8yMTAwXzVpdHdvaHk="
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_phy_hal_2100_5itwohy" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_phy_hal_2100_5itwohy" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_phy_hal_2100_5itwohy" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_AUTHOR "QWx0ZXJhIENvcnBvcmF0aW9u"
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_phy_hal_2100_5itwohy" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_VERSION "MjEuMC4w"
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_2100_on44m5i" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_NAME "c3lzdGVtX2ludGVsX3BjaWVfZ3RzXzBfb25lX2xhbmVfcGNpZV9oYWxfMjEwMF9vbjQ0bTVp"
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_2100_on44m5i" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_DISPLAY_NAME "U00gUENJZSBPbmUgTGFuZSBQQ0llIEhBTCBUb3AgSW50ZWwgRlBHQSBJUA=="
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_2100_on44m5i" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_2100_on44m5i" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_INTERNAL "On"
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_2100_on44m5i" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_2100_on44m5i" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_VERSION "MjEuMC4w"
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_2100_on44m5i" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_DESCRIPTION "SEFM"
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_2100_on44m5i" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_GROUP "SW50ZXJmYWNlIFByb3RvY29scy9QQ0kgRXhwcmVzcw=="
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_2100_on44m5i" -library "one_lane_pcie_hal_2100" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL3lrYjE1ODUyNDgxNDYzMTguaHRtbA=="
set_global_assignment -entity "system_intel_pcie_gts_0_pcie_hal_top_one_lane_pcie_hal_2100_kki5zwy" -library "pcie_hal_top_2100" -name IP_COMPONENT_NAME "c3lzdGVtX2ludGVsX3BjaWVfZ3RzXzBfcGNpZV9oYWxfdG9wX29uZV9sYW5lX3BjaWVfaGFsXzIxMDBfa2tpNXp3eQ=="
set_global_assignment -entity "system_intel_pcie_gts_0_pcie_hal_top_one_lane_pcie_hal_2100_kki5zwy" -library "pcie_hal_top_2100" -name IP_COMPONENT_DISPLAY_NAME "c3lzdGVtX2ludGVsX3BjaWVfZ3RzXzBfcGNpZV9oYWxfdG9wX29uZV9sYW5lX3BjaWVfaGFsXzIxMDBfa2tpNXp3eQ=="
set_global_assignment -entity "system_intel_pcie_gts_0_pcie_hal_top_one_lane_pcie_hal_2100_kki5zwy" -library "pcie_hal_top_2100" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "system_intel_pcie_gts_0_pcie_hal_top_one_lane_pcie_hal_2100_kki5zwy" -library "pcie_hal_top_2100" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "system_intel_pcie_gts_0_pcie_hal_top_one_lane_pcie_hal_2100_kki5zwy" -library "pcie_hal_top_2100" -name IP_COMPONENT_AUTHOR "QWx0ZXJhIENvcnBvcmF0aW9u"
set_global_assignment -entity "system_intel_pcie_gts_0_pcie_hal_top_one_lane_pcie_hal_2100_kki5zwy" -library "pcie_hal_top_2100" -name IP_COMPONENT_VERSION "MjEuMC4w"
set_global_assignment -entity "system_intel_pcie_gts_0_pipe_hal_2100_g57zsoa" -library "pipe_hal_2100" -name IP_COMPONENT_NAME "c3lzdGVtX2ludGVsX3BjaWVfZ3RzXzBfcGlwZV9oYWxfMjEwMF9nNTd6c29h"
set_global_assignment -entity "system_intel_pcie_gts_0_pipe_hal_2100_g57zsoa" -library "pipe_hal_2100" -name IP_COMPONENT_DISPLAY_NAME "U00gUENJZSBQSVBFIEhBTCBJbnRlbCBGUEdBIElQ"
set_global_assignment -entity "system_intel_pcie_gts_0_pipe_hal_2100_g57zsoa" -library "pipe_hal_2100" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "system_intel_pcie_gts_0_pipe_hal_2100_g57zsoa" -library "pipe_hal_2100" -name IP_COMPONENT_INTERNAL "On"
set_global_assignment -entity "system_intel_pcie_gts_0_pipe_hal_2100_g57zsoa" -library "pipe_hal_2100" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "system_intel_pcie_gts_0_pipe_hal_2100_g57zsoa" -library "pipe_hal_2100" -name IP_COMPONENT_VERSION "MjEuMC4w"
set_global_assignment -entity "system_intel_pcie_gts_0_pipe_hal_2100_g57zsoa" -library "pipe_hal_2100" -name IP_COMPONENT_DESCRIPTION "SEFM"
set_global_assignment -entity "system_intel_pcie_gts_0_pipe_hal_2100_g57zsoa" -library "pipe_hal_2100" -name IP_COMPONENT_GROUP "SW50ZXJmYWNlIFByb3RvY29scy9QQ0kgRXhwcmVzcw=="
set_global_assignment -entity "system_intel_pcie_gts_0_pipe_hal_2100_g57zsoa" -library "pipe_hal_2100" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL3lrYjE1ODUyNDgxNDYzMTguaHRtbA=="
set_global_assignment -entity "system_intel_pcie_gts_0_pcie_hal_top_pipe_hal_2100_e6uglya" -library "pcie_hal_top_2100" -name IP_COMPONENT_NAME "c3lzdGVtX2ludGVsX3BjaWVfZ3RzXzBfcGNpZV9oYWxfdG9wX3BpcGVfaGFsXzIxMDBfZTZ1Z2x5YQ=="
set_global_assignment -entity "system_intel_pcie_gts_0_pcie_hal_top_pipe_hal_2100_e6uglya" -library "pcie_hal_top_2100" -name IP_COMPONENT_DISPLAY_NAME "c3lzdGVtX2ludGVsX3BjaWVfZ3RzXzBfcGNpZV9oYWxfdG9wX3BpcGVfaGFsXzIxMDBfZTZ1Z2x5YQ=="
set_global_assignment -entity "system_intel_pcie_gts_0_pcie_hal_top_pipe_hal_2100_e6uglya" -library "pcie_hal_top_2100" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "system_intel_pcie_gts_0_pcie_hal_top_pipe_hal_2100_e6uglya" -library "pcie_hal_top_2100" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "system_intel_pcie_gts_0_pcie_hal_top_pipe_hal_2100_e6uglya" -library "pcie_hal_top_2100" -name IP_COMPONENT_AUTHOR "QWx0ZXJhIENvcnBvcmF0aW9u"
set_global_assignment -entity "system_intel_pcie_gts_0_pcie_hal_top_pipe_hal_2100_e6uglya" -library "pcie_hal_top_2100" -name IP_COMPONENT_VERSION "MjEuMC4w"
set_global_assignment -entity "system_intel_pcie_gts_0_phip_hal_2100_sxjz2vy" -library "phip_hal_2100" -name IP_COMPONENT_NAME "c3lzdGVtX2ludGVsX3BjaWVfZ3RzXzBfcGhpcF9oYWxfMjEwMF9zeGp6MnZ5"
set_global_assignment -entity "system_intel_pcie_gts_0_phip_hal_2100_sxjz2vy" -library "phip_hal_2100" -name IP_COMPONENT_DISPLAY_NAME "U00gUENJZSBQSElQIEhBTCBJbnRlbCBGUEdBIElQ"
set_global_assignment -entity "system_intel_pcie_gts_0_phip_hal_2100_sxjz2vy" -library "phip_hal_2100" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "system_intel_pcie_gts_0_phip_hal_2100_sxjz2vy" -library "phip_hal_2100" -name IP_COMPONENT_INTERNAL "On"
set_global_assignment -entity "system_intel_pcie_gts_0_phip_hal_2100_sxjz2vy" -library "phip_hal_2100" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "system_intel_pcie_gts_0_phip_hal_2100_sxjz2vy" -library "phip_hal_2100" -name IP_COMPONENT_VERSION "MjEuMC4w"
set_global_assignment -entity "system_intel_pcie_gts_0_phip_hal_2100_sxjz2vy" -library "phip_hal_2100" -name IP_COMPONENT_DESCRIPTION "SEFM"
set_global_assignment -entity "system_intel_pcie_gts_0_phip_hal_2100_sxjz2vy" -library "phip_hal_2100" -name IP_COMPONENT_GROUP "SW50ZXJmYWNlIFByb3RvY29scy9QQ0kgRXhwcmVzcw=="
set_global_assignment -entity "system_intel_pcie_gts_0_phip_hal_2100_sxjz2vy" -library "phip_hal_2100" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL3lrYjE1ODUyNDgxNDYzMTguaHRtbA=="
set_global_assignment -entity "system_intel_pcie_gts_0_pcie_hal_top_phip_hal_2100_sxn6eia" -library "pcie_hal_top_2100" -name IP_COMPONENT_NAME "c3lzdGVtX2ludGVsX3BjaWVfZ3RzXzBfcGNpZV9oYWxfdG9wX3BoaXBfaGFsXzIxMDBfc3huNmVpYQ=="
set_global_assignment -entity "system_intel_pcie_gts_0_pcie_hal_top_phip_hal_2100_sxn6eia" -library "pcie_hal_top_2100" -name IP_COMPONENT_DISPLAY_NAME "c3lzdGVtX2ludGVsX3BjaWVfZ3RzXzBfcGNpZV9oYWxfdG9wX3BoaXBfaGFsXzIxMDBfc3huNmVpYQ=="
set_global_assignment -entity "system_intel_pcie_gts_0_pcie_hal_top_phip_hal_2100_sxn6eia" -library "pcie_hal_top_2100" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "system_intel_pcie_gts_0_pcie_hal_top_phip_hal_2100_sxn6eia" -library "pcie_hal_top_2100" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "system_intel_pcie_gts_0_pcie_hal_top_phip_hal_2100_sxn6eia" -library "pcie_hal_top_2100" -name IP_COMPONENT_AUTHOR "QWx0ZXJhIENvcnBvcmF0aW9u"
set_global_assignment -entity "system_intel_pcie_gts_0_pcie_hal_top_phip_hal_2100_sxn6eia" -library "pcie_hal_top_2100" -name IP_COMPONENT_VERSION "MjEuMC4w"
set_global_assignment -entity "system_intel_pcie_gts_0_pcie_hal_top_2100_okrywsy" -library "pcie_hal_top_2100" -name IP_COMPONENT_NAME "c3lzdGVtX2ludGVsX3BjaWVfZ3RzXzBfcGNpZV9oYWxfdG9wXzIxMDBfb2tyeXdzeQ=="
set_global_assignment -entity "system_intel_pcie_gts_0_pcie_hal_top_2100_okrywsy" -library "pcie_hal_top_2100" -name IP_COMPONENT_DISPLAY_NAME "U00gUENJZSBIQUwgVG9wIEludGVsIEZQR0EgSVA="
set_global_assignment -entity "system_intel_pcie_gts_0_pcie_hal_top_2100_okrywsy" -library "pcie_hal_top_2100" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "system_intel_pcie_gts_0_pcie_hal_top_2100_okrywsy" -library "pcie_hal_top_2100" -name IP_COMPONENT_INTERNAL "On"
set_global_assignment -entity "system_intel_pcie_gts_0_pcie_hal_top_2100_okrywsy" -library "pcie_hal_top_2100" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "system_intel_pcie_gts_0_pcie_hal_top_2100_okrywsy" -library "pcie_hal_top_2100" -name IP_COMPONENT_VERSION "MjEuMC4w"
set_global_assignment -entity "system_intel_pcie_gts_0_pcie_hal_top_2100_okrywsy" -library "pcie_hal_top_2100" -name IP_COMPONENT_DESCRIPTION "SEFM"
set_global_assignment -entity "system_intel_pcie_gts_0_pcie_hal_top_2100_okrywsy" -library "pcie_hal_top_2100" -name IP_COMPONENT_GROUP "SW50ZXJmYWNlIFByb3RvY29scy9QQ0ll"
set_global_assignment -entity "system_intel_pcie_gts_0_pcie_hal_top_2100_okrywsy" -library "pcie_hal_top_2100" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL3lrYjE1ODUyNDgxNDYzMTguaHRtbA=="
set_global_assignment -entity "system_intel_pcie_gts_0_intel_pcie_gts_pcie_hal_top_300_un6p7py" -library "intel_pcie_gts_300" -name IP_COMPONENT_NAME "c3lzdGVtX2ludGVsX3BjaWVfZ3RzXzBfaW50ZWxfcGNpZV9ndHNfcGNpZV9oYWxfdG9wXzMwMF91bjZwN3B5"
set_global_assignment -entity "system_intel_pcie_gts_0_intel_pcie_gts_pcie_hal_top_300_un6p7py" -library "intel_pcie_gts_300" -name IP_COMPONENT_DISPLAY_NAME "c3lzdGVtX2ludGVsX3BjaWVfZ3RzXzBfaW50ZWxfcGNpZV9ndHNfcGNpZV9oYWxfdG9wXzMwMF91bjZwN3B5"
set_global_assignment -entity "system_intel_pcie_gts_0_intel_pcie_gts_pcie_hal_top_300_un6p7py" -library "intel_pcie_gts_300" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "system_intel_pcie_gts_0_intel_pcie_gts_pcie_hal_top_300_un6p7py" -library "intel_pcie_gts_300" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "system_intel_pcie_gts_0_intel_pcie_gts_pcie_hal_top_300_un6p7py" -library "intel_pcie_gts_300" -name IP_COMPONENT_AUTHOR "QWx0ZXJhIENvcnBvcmF0aW9u"
set_global_assignment -entity "system_intel_pcie_gts_0_intel_pcie_gts_pcie_hal_top_300_un6p7py" -library "intel_pcie_gts_300" -name IP_COMPONENT_VERSION "My4wLjA="
set_global_assignment -entity "system_intel_pcie_gts_0_intel_pcie_gts_300_bai7mwa" -library "intel_pcie_gts_300" -name IP_COMPONENT_NAME "c3lzdGVtX2ludGVsX3BjaWVfZ3RzXzBfaW50ZWxfcGNpZV9ndHNfMzAwX2JhaTdtd2E="
set_global_assignment -entity "system_intel_pcie_gts_0_intel_pcie_gts_300_bai7mwa" -library "intel_pcie_gts_300" -name IP_COMPONENT_DISPLAY_NAME "R1RTIFBDSSBFeHByZXNzIEludGVsIEZQR0EgSVA="
set_global_assignment -entity "system_intel_pcie_gts_0_intel_pcie_gts_300_bai7mwa" -library "intel_pcie_gts_300" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "system_intel_pcie_gts_0_intel_pcie_gts_300_bai7mwa" -library "intel_pcie_gts_300" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "system_intel_pcie_gts_0_intel_pcie_gts_300_bai7mwa" -library "intel_pcie_gts_300" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "system_intel_pcie_gts_0_intel_pcie_gts_300_bai7mwa" -library "intel_pcie_gts_300" -name IP_COMPONENT_VERSION "My4wLjA="
set_global_assignment -entity "system_intel_pcie_gts_0_intel_pcie_gts_300_bai7mwa" -library "intel_pcie_gts_300" -name IP_COMPONENT_DESCRIPTION "R1RTIFBDSSBFeHByZXNzIEludGVsIEZQR0EgSVA="
set_global_assignment -entity "system_intel_pcie_gts_0_intel_pcie_gts_300_bai7mwa" -library "intel_pcie_gts_300" -name IP_COMPONENT_GROUP "SW50ZXJmYWNlIFByb3RvY29scy9QQ0kgRXhwcmVzcw=="
set_global_assignment -entity "system_intel_pcie_gts_0" -library "system_intel_pcie_gts_0" -name IP_COMPONENT_NAME "c3lzdGVtX2ludGVsX3BjaWVfZ3RzXzA="
set_global_assignment -entity "system_intel_pcie_gts_0" -library "system_intel_pcie_gts_0" -name IP_COMPONENT_DISPLAY_NAME "c3lzdGVt"
set_global_assignment -entity "system_intel_pcie_gts_0" -library "system_intel_pcie_gts_0" -name IP_COMPONENT_REPORT_HIERARCHY "On"
set_global_assignment -entity "system_intel_pcie_gts_0" -library "system_intel_pcie_gts_0" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "system_intel_pcie_gts_0" -library "system_intel_pcie_gts_0" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "system_intel_pcie_gts_0" -library "system_intel_pcie_gts_0" -name IP_COMPONENT_VERSION "MS4w"

set_instance_assignment -name IO_STANDARD "1.8V LVCMOS" -to pin_perst_n -entity system_intel_pcie_gts_0_intel_pcie_gts_300_bai7mwa 
set_instance_assignment -name WEAK_PULL_DOWN_RESISTOR ON -to pin_perst_n -entity system_intel_pcie_gts_0_intel_pcie_gts_300_bai7mwa

set_global_assignment -library "pldif_hal_2100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "pldif_hal_2100/synth/system_intel_pcie_gts_0_pldif_hal_2100_uhebp5y.sv"]
set_global_assignment -library "pldif_hal_2100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "pldif_hal_2100/synth/ch4_pldif.sv"]
set_global_assignment -library "pldif_hal_2100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "pldif_hal_2100/synth/ch4_pldif_no_deskew.sv"]
set_global_assignment -library "pldif_hal_2100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "pldif_hal_2100/synth/pldif_hal_coreip.sv"]
set_global_assignment -library "pldif_hal_2100" -name SOURCE_FILE [file join $::quartus(qip_path) "pldif_hal_2100/synth/pldif_hal_wrapper.sv.terp"]
set_global_assignment -library "pldif_hal_2100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "pldif_hal_2100/synth/pldif_staticmux.sv"]
set_global_assignment -library "one_lane_pcie_hal_2100" -name VERILOG_FILE [file join $::quartus(qip_path) "one_lane_pcie_hal_2100/synth/system_intel_pcie_gts_0_one_lane_pcie_hal_pldif_hal_2100_agcatrq.v"]
set_global_assignment -library "phy_hal_2100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "phy_hal_2100/synth/system_intel_pcie_gts_0_phy_hal_2100_jcaj4zy.sv"]
set_global_assignment -library "phy_hal_2100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "phy_hal_2100/synth/ch4_phy.sv"]
set_global_assignment -library "phy_hal_2100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "phy_hal_2100/synth/phy_hal_coreip.sv"]
set_global_assignment -library "phy_hal_2100" -name SOURCE_FILE [file join $::quartus(qip_path) "phy_hal_2100/synth/phy_hal_wrapper.sv.terp"]
set_global_assignment -library "phy_hal_2100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "phy_hal_2100/synth/phy_staticmux.sv"]
set_global_assignment -library "one_lane_pcie_hal_2100" -name VERILOG_FILE [file join $::quartus(qip_path) "one_lane_pcie_hal_2100/synth/system_intel_pcie_gts_0_one_lane_pcie_hal_phy_hal_2100_i75ctsi.v"]
set_global_assignment -library "one_lane_pcie_hal_2100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "one_lane_pcie_hal_2100/synth/system_intel_pcie_gts_0_one_lane_pcie_hal_2100_ix3avca.sv"]
set_global_assignment -library "one_lane_pcie_hal_2100" -name SOURCE_FILE [file join $::quartus(qip_path) "one_lane_pcie_hal_2100/synth/one_lane_pcie_hal_top.sv.terp"]
set_global_assignment -library "pcie_hal_top_2100" -name VERILOG_FILE [file join $::quartus(qip_path) "pcie_hal_top_2100/synth/system_intel_pcie_gts_0_pcie_hal_top_one_lane_pcie_hal_2100_ydlnppi.v"]
set_global_assignment -library "pldif_hal_2100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "pldif_hal_2100/synth/system_intel_pcie_gts_0_pldif_hal_2100_z6tb5fq.sv"]
set_global_assignment -library "one_lane_pcie_hal_2100" -name VERILOG_FILE [file join $::quartus(qip_path) "one_lane_pcie_hal_2100/synth/system_intel_pcie_gts_0_one_lane_pcie_hal_pldif_hal_2100_t5knmua.v"]
set_global_assignment -library "phy_hal_2100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "phy_hal_2100/synth/system_intel_pcie_gts_0_phy_hal_2100_xvyrmby.sv"]
set_global_assignment -library "one_lane_pcie_hal_2100" -name VERILOG_FILE [file join $::quartus(qip_path) "one_lane_pcie_hal_2100/synth/system_intel_pcie_gts_0_one_lane_pcie_hal_phy_hal_2100_4cpcala.v"]
set_global_assignment -library "one_lane_pcie_hal_2100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "one_lane_pcie_hal_2100/synth/system_intel_pcie_gts_0_one_lane_pcie_hal_2100_5iub4oy.sv"]
set_global_assignment -library "pcie_hal_top_2100" -name VERILOG_FILE [file join $::quartus(qip_path) "pcie_hal_top_2100/synth/system_intel_pcie_gts_0_pcie_hal_top_one_lane_pcie_hal_2100_ssolv5i.v"]
set_global_assignment -library "pldif_hal_2100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "pldif_hal_2100/synth/system_intel_pcie_gts_0_pldif_hal_2100_7x7kbai.sv"]
set_global_assignment -library "one_lane_pcie_hal_2100" -name VERILOG_FILE [file join $::quartus(qip_path) "one_lane_pcie_hal_2100/synth/system_intel_pcie_gts_0_one_lane_pcie_hal_pldif_hal_2100_52q5uwa.v"]
set_global_assignment -library "phy_hal_2100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "phy_hal_2100/synth/system_intel_pcie_gts_0_phy_hal_2100_vyl5wia.sv"]
set_global_assignment -library "one_lane_pcie_hal_2100" -name VERILOG_FILE [file join $::quartus(qip_path) "one_lane_pcie_hal_2100/synth/system_intel_pcie_gts_0_one_lane_pcie_hal_phy_hal_2100_breh5hy.v"]
set_global_assignment -library "one_lane_pcie_hal_2100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "one_lane_pcie_hal_2100/synth/system_intel_pcie_gts_0_one_lane_pcie_hal_2100_2dlqizq.sv"]
set_global_assignment -library "pcie_hal_top_2100" -name VERILOG_FILE [file join $::quartus(qip_path) "pcie_hal_top_2100/synth/system_intel_pcie_gts_0_pcie_hal_top_one_lane_pcie_hal_2100_grpui7y.v"]
set_global_assignment -library "pldif_hal_2100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "pldif_hal_2100/synth/system_intel_pcie_gts_0_pldif_hal_2100_4dfogfq.sv"]
set_global_assignment -library "one_lane_pcie_hal_2100" -name VERILOG_FILE [file join $::quartus(qip_path) "one_lane_pcie_hal_2100/synth/system_intel_pcie_gts_0_one_lane_pcie_hal_pldif_hal_2100_rwte52y.v"]
set_global_assignment -library "phy_hal_2100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "phy_hal_2100/synth/system_intel_pcie_gts_0_phy_hal_2100_ebn43xi.sv"]
set_global_assignment -library "one_lane_pcie_hal_2100" -name VERILOG_FILE [file join $::quartus(qip_path) "one_lane_pcie_hal_2100/synth/system_intel_pcie_gts_0_one_lane_pcie_hal_phy_hal_2100_5itwohy.v"]
set_global_assignment -library "one_lane_pcie_hal_2100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "one_lane_pcie_hal_2100/synth/system_intel_pcie_gts_0_one_lane_pcie_hal_2100_on44m5i.sv"]
set_global_assignment -library "pcie_hal_top_2100" -name VERILOG_FILE [file join $::quartus(qip_path) "pcie_hal_top_2100/synth/system_intel_pcie_gts_0_pcie_hal_top_one_lane_pcie_hal_2100_kki5zwy.v"]
set_global_assignment -library "pipe_hal_2100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "pipe_hal_2100/synth/sm_hssi_pcie_pcstop_system_intel_pcie_gts_0_pipe_hal_2100_g57zsoa.sv"]
set_global_assignment -library "pcie_hal_top_2100" -name VERILOG_FILE [file join $::quartus(qip_path) "pcie_hal_top_2100/synth/system_intel_pcie_gts_0_pcie_hal_top_pipe_hal_2100_e6uglya.v"]
set_global_assignment -library "phip_hal_2100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "phip_hal_2100/synth/sm_hssi_pcie_ctrltop_x4_system_intel_pcie_gts_0_phip_hal_2100_sxjz2vy.sv"]
set_global_assignment -library "pcie_hal_top_2100" -name VERILOG_FILE [file join $::quartus(qip_path) "pcie_hal_top_2100/synth/system_intel_pcie_gts_0_pcie_hal_top_phip_hal_2100_sxn6eia.v"]
set_global_assignment -library "pcie_hal_top_2100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "pcie_hal_top_2100/synth/system_intel_pcie_gts_0_pcie_hal_top_2100_okrywsy.sv"]
set_global_assignment -library "pcie_hal_top_2100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "pcie_hal_top_2100/synth/hip_sip_boundary_okrywsy.sv"]
set_global_assignment -library "pcie_hal_top_2100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "pcie_hal_top_2100/synth/ch4_phip.sv"]
set_global_assignment -library "pcie_hal_top_2100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "pcie_hal_top_2100/synth/ch4_pipe.sv"]
set_global_assignment -library "pcie_hal_top_2100" -name SOURCE_FILE [file join $::quartus(qip_path) "pcie_hal_top_2100/synth/hip_sip_boundary.sv.terp"]
set_global_assignment -library "pcie_hal_top_2100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "pcie_hal_top_2100/synth/mc.sv"]
set_global_assignment -library "pcie_hal_top_2100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "pcie_hal_top_2100/synth/phip_staticmux.sv"]
set_global_assignment -library "pcie_hal_top_2100" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "pcie_hal_top_2100/synth/pipe_staticmux.sv"]
set_global_assignment -library "pcie_hal_top_2100" -name VERILOG_FILE [file join $::quartus(qip_path) "pcie_hal_top_2100/synth/shared_hal_coreip.v"]
set_global_assignment -library "pcie_hal_top_2100" -name SOURCE_FILE [file join $::quartus(qip_path) "pcie_hal_top_2100/synth/pcie_hal_top_wrapper.sv.terp"]
set_global_assignment -library "intel_pcie_gts_300" -name VERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/system_intel_pcie_gts_0_intel_pcie_gts_pcie_hal_top_300_un6p7py.v"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/soft_logics/sm_pcie_sip_top.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/soft_logics/sm_pcie_ptm_deser.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/soft_logics/sm_pcie_debounce_logic.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/mainband_rx/sm_pcie_mainband_rx_top.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/mainband_rx/sm_pcie_rx_deskew.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/mainband_rx/sm_pcie_rx_pld_deskew.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/mainband_rx/sm_pcie_rx_pld_deskew_datapipe.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/mainband_rx/sm_pcie_rx_pld_deskew_sm.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/mainband_tx/sm_pcie_mainband_tx_top.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/mainband_tx/sm_pcie_tx_deskew.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/csb_adaptor/sm_pcie_apperr2csb.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/csb_adaptor/sm_pcie_avmm2csb.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/csb_adaptor/sm_pcie_com_mcsb.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/csb_adaptor/sm_pcie_com_syncfifo.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/csb_adaptor/sm_pcie_com_tcsb.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/csb_adaptor/sm_pcie_csb2cii.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/csb_adaptor/sm_pcie_csb2cplto.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/csb_adaptor/sm_pcie_csb2pcicfg.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/csb_adaptor/sm_pcie_csb2serr.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/csb_adaptor/sm_pcie_csb2tx_credit.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/csb_adaptor/sm_pcie_csb2vferr.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/csb_adaptor/sm_pcie_csb_adaptor.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/csb_adaptor/sm_pcie_csb_cfgif.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/csb_adaptor/sm_pcie_csb_common_module.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/csb_adaptor/sm_pcie_csb_pkg.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/csb_adaptor/sm_pcie_csbcasyncclkreq.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/csb_adaptor/sm_pcie_csbcasyncfifo.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/csb_adaptor/sm_pcie_csbcasyncfifo_egr.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/csb_adaptor/sm_pcie_csbcasyncfifo_ing.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/csb_adaptor/sm_pcie_csbccomp.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/csb_adaptor/sm_pcie_csbcegress.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/csb_adaptor/sm_pcie_csbcfifo.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/csb_adaptor/sm_pcie_csbcgcgu.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/csb_adaptor/sm_pcie_csbcingress.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/csb_adaptor/sm_pcie_csbcinqueue.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/csb_adaptor/sm_pcie_csbcism.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/csb_adaptor/sm_pcie_csbcport.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/csb_adaptor/sm_pcie_csbcusync_clk1.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/csb_adaptor/sm_pcie_csbcusync_clk2.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/csb_adaptor/sm_pcie_csbebase.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/csb_adaptor/sm_pcie_csbebulkrdwr.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/csb_adaptor/sm_pcie_csbebulkrdwrwrapper.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/csb_adaptor/sm_pcie_csbebytecount.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/csb_adaptor/sm_pcie_csbedoserrmstr.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/csb_adaptor/sm_pcie_csbehierinsert.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/csb_adaptor/sm_pcie_csbemstr.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/csb_adaptor/sm_pcie_csbemstrreg.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/csb_adaptor/sm_pcie_csbendpoint.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/csb_adaptor/sm_pcie_csbep_wrapper.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/csb_adaptor/sm_pcie_csbetregsplitter.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/csb_adaptor/sm_pcie_csbetrgt.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/csb_adaptor/sm_pcie_csbetrgtreg.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/csb_adaptor/sm_pcie_cxl_csb2aermsg.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/csb_adaptor/sm_pcie_cxl_csb2cfgupdate.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/csb_adaptor/sm_pcie_cxl_csb2hiperr.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/csb_adaptor/sm_pcie_cxl_pm2csb.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/csb_adaptor/sm_pcie_delay_counter.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/csb_adaptor/sm_pcie_divclk.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/csb_adaptor/sm_pcie_flr2csb.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/csb_adaptor/sm_pcie_int2csb.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/csb_adaptor/sm_pcie_mux2.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/csb_adaptor/sm_pcie_pm2csb.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/csb_adaptor/sm_pcie_prs2csb.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/csb_adaptor/sm_pcie_pulsesync.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/csb_adaptor/sm_pcie_reset_tree.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/csb_adaptor/sm_pcie_resetevent.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/csb_adaptor/sm_pcie_src.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/csb_adaptor/sm_pcie_sts_clr_workaround.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/csb_adaptor/sm_pcie_user_avmm_adapter.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/csb_adaptor/sm_pcie_vw2csb.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/csb_adaptor/sm_pcie_csb2tlpbyperr.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/csb_adaptor/sm_pcie_hotplug.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/toolkit/sm_pcie_debug_toolkit.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/toolkit/sm_link_inspector_top.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/toolkit/ltssm_monitor.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/toolkit/pcie_phy_user_avmm_arb.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/PCIESS_RST_SEQ.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/pciess_axis_latency.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/ss_tie_off.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/pciess.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/pciess_hip_if_adaptor.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/tile_if.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/sm_qhip_tie_off.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/hip_if_adaptor/axis_avst_tx_adaptor.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/hip_if_adaptor/pciess_bp_debug.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/hip_if_adaptor/pciess_clock_divider.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/hip_if_adaptor/pciess_cplto_if.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/hip_if_adaptor/pciess_dual_port_ram.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/hip_if_adaptor/pciess_performance_monitor.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/hip_if_adaptor/pciess_rx_adaptor.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/hip_if_adaptor/pciess_rx_alignment.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/hip_if_adaptor/pciess_rx_buf_limit_tdm.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/hip_if_adaptor/pciess_rx_converter.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/hip_if_adaptor/pciess_sip_rst_seq.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/hip_if_adaptor/pciess_txcrdt_if.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/hip_if_adaptor/pciess_vecsync.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/hip_if_adaptor/pciess_vecsync_handshake.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/hip_if_adaptor/pciess_virtio_if.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/hip_if_adaptor/pciess_cfg_ext_ctrl_shadow.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/hip_if_adaptor/pciess_cfg_if.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/hip_if_adaptor/pciess_flr_if.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/hip_if_adaptor/pciess_rx_if.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/hip_if_adaptor/pciess_tx_if.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/hip_if_adaptor/pciess_vf_err_if.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/hip_if_adaptor/sm_pciess_rx_fifo.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/hip_if_adaptor/sm_pciess_tx_fifo.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name VERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/lite_csr/pciess_hia_csr.v"]
set_global_assignment -library "intel_pcie_gts_300" -name VERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/altera_std_synchronizer_nocut.v"]
set_global_assignment -library "intel_pcie_gts_300" -name VERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/hssi_ss_std_synchronizer_nocut.v"]
set_global_assignment -library "intel_pcie_gts_300" -name VERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/toolkit/clkmux_intelclkctrl_201_cmyflvy.v"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/system_intel_pcie_gts_0_intel_pcie_gts_300_bai7mwa.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/qhip_system_intel_pcie_gts_0_intel_pcie_gts_300_bai7mwa.sv"]
set_instance_assignment -entity "system_intel_pcie_gts_0_intel_pcie_gts_300_bai7mwa" -library "intel_pcie_gts_300" -name SDC_ENTITY_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/sm_pciess.sdc"] -no_sdc_promotion 
set_global_assignment -library "intel_pcie_gts_300" -name VERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/hip_if_adaptor/pciess_data_pipeline.v"]
set_global_assignment -library "intel_pcie_gts_300" -name VERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/hip_if_adaptor/pciess_skid_buffer.v"]
set_global_assignment -library "intel_pcie_gts_300" -name VERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/hip_if_adaptor/tx_adaptor.v"]
set_global_assignment -library "intel_pcie_gts_300" -name VERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/hip_if_adaptor/tx_alignment.v"]
set_global_assignment -library "intel_pcie_gts_300" -name VERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/hip_if_adaptor/tx_data_builder.v"]
set_global_assignment -library "intel_pcie_gts_300" -name VERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/hip_if_adaptor/tx_packer.v"]
set_global_assignment -library "intel_pcie_gts_300" -name VERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/hip_if_adaptor/tx_packer_steer.v"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/lite_csr/pciess_lite_csr_router.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/lite_csr/pciess_lite_csr_termination.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/lite_csr/pciess_lite_mstr2slv.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name VERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/altera_avalon_st_pipeline_base.v"]
set_global_assignment -library "intel_pcie_gts_300" -name VERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_avalon_sc_fifo_1930_k6mjsxi.v"]
set_global_assignment -library "intel_pcie_gts_300" -name VERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_avalon_sc_fifo_1931_vhmcgqy.v"]
set_global_assignment -library "intel_pcie_gts_300" -name VERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1920_hakmqfa.v"]
set_global_assignment -library "intel_pcie_gts_300" -name VERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1922_jbc3qia.v"]
set_global_assignment -library "intel_pcie_gts_300" -name VERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_mm_interconnect_1920_26oqrzi.v"]
set_global_assignment -library "intel_pcie_gts_300" -name VERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_mm_interconnect_1920_acsynmy.v"]
set_global_assignment -library "intel_pcie_gts_300" -name VERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_mm_interconnect_1920_pa6lewq.v"]
set_global_assignment -library "intel_pcie_gts_300" -name VERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_mm_interconnect_1920_ym4zosy.v"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/altera_default_burst_converter.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/altera_incr_burst_converter.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/altera_merlin_address_alignment.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/altera_merlin_arbitrator.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/altera_merlin_burst_adapter_13_1.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/altera_merlin_burst_adapter_new.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/altera_merlin_burst_adapter_uncmpr.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/altera_merlin_burst_uncompressor.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/altera_wrap_burst_converter.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_avalon_st_pipeline_stage_1920_zterisq.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_axi_master_ni_1930_cu5nexq.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_axi_master_ni_1940_xmlitzq.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_burst_adapter_1920_g6zu54y.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_burst_adapter_1922_5v3mlwa.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_demultiplexer_1920_bws7uly.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_demultiplexer_1920_ck2l75y.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_demultiplexer_1920_oczh5ji.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_demultiplexer_1920_oq2s7va.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_demultiplexer_1921_2jjsjtq.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_demultiplexer_1921_da2tzxy.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_demultiplexer_1921_fnq7uba.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_demultiplexer_1921_pni7fky.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_multiplexer_1920_dumu24y.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_multiplexer_1920_gejqeai.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_multiplexer_1920_suhnssy.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_multiplexer_1920_xeluupi.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_multiplexer_1921_5yannri.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_multiplexer_1921_h35c2kq.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_multiplexer_1921_okvrqsy.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_multiplexer_1921_xygaaay.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_router_1920_iryshni.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_router_1920_nanknwi.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_router_1920_tqzuepq.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_router_1920_wvxyuqi.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_router_1921_76klkky.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_router_1921_hxw7oli.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_router_1921_pb3eg3a.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_router_1921_pjkmcfq.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_slave_agent_191_ncfkfri.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_slave_translator_191_x56fcki.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_width_adapter_1920_5tam35i.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_width_adapter_1920_5wapfci.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_width_adapter_1920_vy7vyvq.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_width_adapter_1920_wr7sa6q.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name VERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/avmm2axi4lite/altera_avalon_st_pipeline_base.v"]
set_global_assignment -library "intel_pcie_gts_300" -name VERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/avmm2axi4lite/altera_reset_controller.v"]
set_global_assignment -library "intel_pcie_gts_300" -name VERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/avmm2axi4lite/altera_reset_synchronizer.v"]
set_global_assignment -library "intel_pcie_gts_300" -name VERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/avmm2axi4lite/avmm2axi4lite.v"]
set_global_assignment -library "intel_pcie_gts_300" -name VERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/avmm2axi4lite/avmm2axi4lite_altera_avalon_sc_fifo_1931_vhmcgqy.v"]
set_global_assignment -library "intel_pcie_gts_300" -name VERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/avmm2axi4lite/avmm2axi4lite_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1971_e7a6emi.v"]
set_global_assignment -library "intel_pcie_gts_300" -name VERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/avmm2axi4lite/avmm2axi4lite_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_dvx7z2q.v"]
set_global_assignment -library "intel_pcie_gts_300" -name VERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/avmm2axi4lite/avmm2axi4lite_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_qv4qemy.v"]
set_global_assignment -library "intel_pcie_gts_300" -name VERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/avmm2axi4lite/avmm2axi4lite_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_ufj2aqq.v"]
set_global_assignment -library "intel_pcie_gts_300" -name VERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/avmm2axi4lite/avmm2axi4lite_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_jiqvuxy.v"]
set_global_assignment -library "intel_pcie_gts_300" -name VERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/avmm2axi4lite/avmm2axi4lite_altera_mm_interconnect_1920_yv2ynza.v"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/avmm2axi4lite/altera_merlin_address_alignment.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/avmm2axi4lite/altera_merlin_arbitrator.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/avmm2axi4lite/altera_merlin_burst_uncompressor.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/avmm2axi4lite/altera_merlin_reorder_memory.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/avmm2axi4lite/avmm2axi4lite_altera_avalon_st_pipeline_stage_1930_bv2ucky.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/avmm2axi4lite/avmm2axi4lite_altera_merlin_axi_slave_ni_1971_6j7ipai.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/avmm2axi4lite/avmm2axi4lite_altera_merlin_demultiplexer_1921_rxdxhpi.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/avmm2axi4lite/avmm2axi4lite_altera_merlin_demultiplexer_1921_wlcsloa.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/avmm2axi4lite/avmm2axi4lite_altera_merlin_master_agent_1921_2inlndi.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/avmm2axi4lite/avmm2axi4lite_altera_merlin_master_translator_192_lykd4la.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/avmm2axi4lite/avmm2axi4lite_altera_merlin_multiplexer_1922_3nqsppa.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/avmm2axi4lite/avmm2axi4lite_altera_merlin_multiplexer_1922_oajequa.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/avmm2axi4lite/avmm2axi4lite_altera_merlin_router_1921_3rjqx2a.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/avmm2axi4lite/avmm2axi4lite_altera_merlin_router_1921_vgstrbq.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/avmm2axi4lite/avmm2axi4lite_altera_merlin_traffic_limiter_191_6blplji.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/avmm2axi4lite/compare_eq.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/avmm2axi4lite/rd_comp_sel_6j7ipai.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/avmm2axi4lite/rd_pri_mux_6j7ipai.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/avmm2axi4lite/rd_response_mem_6j7ipai.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/avmm2axi4lite/rd_sipo_plus_6j7ipai.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/avmm2axi4lite/wr_comp_sel_6j7ipai.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/avmm2axi4lite/wr_pri_mux_6j7ipai.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/avmm2axi4lite/wr_response_mem_6j7ipai.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/avmm2axi4lite/wr_sipo_plus_6j7ipai.sv"]
set_global_assignment -library "intel_pcie_gts_300" -name SOURCE_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/mif/pcie_ss_p0_ctrl_shadow_pf_ram_reset.mif"]
set_global_assignment -library "intel_pcie_gts_300" -name SOURCE_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/mif/pcie_ss_p0_ctrl_shadow_vf_ram_reset.mif"]
set_global_assignment -library "intel_pcie_gts_300" -name SOURCE_FILE [file join $::quartus(qip_path) "intel_pcie_gts_300/synth/pcie_ss/mif/pcie_ss_p0_msix_vector_ctrl.mif"]
set_global_assignment -library "system_intel_pcie_gts_0" -name VERILOG_FILE [file join $::quartus(qip_path) "synth/system_intel_pcie_gts_0.v"]


set_global_assignment -entity "system_intel_pcie_gts_0_intel_pcie_gts_300_bai7mwa" -library "intel_pcie_gts_300" -name IP_TOOL_NAME "intel_pcie_gts"
set_global_assignment -entity "system_intel_pcie_gts_0_intel_pcie_gts_300_bai7mwa" -library "intel_pcie_gts_300" -name IP_TOOL_VERSION "3.0.0"
set_global_assignment -entity "system_intel_pcie_gts_0_intel_pcie_gts_300_bai7mwa" -library "intel_pcie_gts_300" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "system_intel_pcie_gts_0_pcie_hal_top_2100_okrywsy" -library "pcie_hal_top_2100" -name IP_TOOL_NAME "pcie_hal_top"
set_global_assignment -entity "system_intel_pcie_gts_0_pcie_hal_top_2100_okrywsy" -library "pcie_hal_top_2100" -name IP_TOOL_VERSION "21.0.0"
set_global_assignment -entity "system_intel_pcie_gts_0_pcie_hal_top_2100_okrywsy" -library "pcie_hal_top_2100" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "system_intel_pcie_gts_0_phip_hal_2100_sxjz2vy" -library "phip_hal_2100" -name IP_TOOL_NAME "phip_hal"
set_global_assignment -entity "system_intel_pcie_gts_0_phip_hal_2100_sxjz2vy" -library "phip_hal_2100" -name IP_TOOL_VERSION "21.0.0"
set_global_assignment -entity "system_intel_pcie_gts_0_phip_hal_2100_sxjz2vy" -library "phip_hal_2100" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "system_intel_pcie_gts_0_pipe_hal_2100_g57zsoa" -library "pipe_hal_2100" -name IP_TOOL_NAME "pipe_hal"
set_global_assignment -entity "system_intel_pcie_gts_0_pipe_hal_2100_g57zsoa" -library "pipe_hal_2100" -name IP_TOOL_VERSION "21.0.0"
set_global_assignment -entity "system_intel_pcie_gts_0_pipe_hal_2100_g57zsoa" -library "pipe_hal_2100" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_2100_on44m5i" -library "one_lane_pcie_hal_2100" -name IP_TOOL_NAME "one_lane_pcie_hal"
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_2100_on44m5i" -library "one_lane_pcie_hal_2100" -name IP_TOOL_VERSION "21.0.0"
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_2100_on44m5i" -library "one_lane_pcie_hal_2100" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "system_intel_pcie_gts_0_phy_hal_2100_ebn43xi" -library "phy_hal_2100" -name IP_TOOL_NAME "phy_hal"
set_global_assignment -entity "system_intel_pcie_gts_0_phy_hal_2100_ebn43xi" -library "phy_hal_2100" -name IP_TOOL_VERSION "21.0.0"
set_global_assignment -entity "system_intel_pcie_gts_0_phy_hal_2100_ebn43xi" -library "phy_hal_2100" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "system_intel_pcie_gts_0_pldif_hal_2100_4dfogfq" -library "pldif_hal_2100" -name IP_TOOL_NAME "pldif_hal"
set_global_assignment -entity "system_intel_pcie_gts_0_pldif_hal_2100_4dfogfq" -library "pldif_hal_2100" -name IP_TOOL_VERSION "21.0.0"
set_global_assignment -entity "system_intel_pcie_gts_0_pldif_hal_2100_4dfogfq" -library "pldif_hal_2100" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_2100_2dlqizq" -library "one_lane_pcie_hal_2100" -name IP_TOOL_NAME "one_lane_pcie_hal"
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_2100_2dlqizq" -library "one_lane_pcie_hal_2100" -name IP_TOOL_VERSION "21.0.0"
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_2100_2dlqizq" -library "one_lane_pcie_hal_2100" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "system_intel_pcie_gts_0_phy_hal_2100_vyl5wia" -library "phy_hal_2100" -name IP_TOOL_NAME "phy_hal"
set_global_assignment -entity "system_intel_pcie_gts_0_phy_hal_2100_vyl5wia" -library "phy_hal_2100" -name IP_TOOL_VERSION "21.0.0"
set_global_assignment -entity "system_intel_pcie_gts_0_phy_hal_2100_vyl5wia" -library "phy_hal_2100" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "system_intel_pcie_gts_0_pldif_hal_2100_7x7kbai" -library "pldif_hal_2100" -name IP_TOOL_NAME "pldif_hal"
set_global_assignment -entity "system_intel_pcie_gts_0_pldif_hal_2100_7x7kbai" -library "pldif_hal_2100" -name IP_TOOL_VERSION "21.0.0"
set_global_assignment -entity "system_intel_pcie_gts_0_pldif_hal_2100_7x7kbai" -library "pldif_hal_2100" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_2100_5iub4oy" -library "one_lane_pcie_hal_2100" -name IP_TOOL_NAME "one_lane_pcie_hal"
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_2100_5iub4oy" -library "one_lane_pcie_hal_2100" -name IP_TOOL_VERSION "21.0.0"
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_2100_5iub4oy" -library "one_lane_pcie_hal_2100" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "system_intel_pcie_gts_0_phy_hal_2100_xvyrmby" -library "phy_hal_2100" -name IP_TOOL_NAME "phy_hal"
set_global_assignment -entity "system_intel_pcie_gts_0_phy_hal_2100_xvyrmby" -library "phy_hal_2100" -name IP_TOOL_VERSION "21.0.0"
set_global_assignment -entity "system_intel_pcie_gts_0_phy_hal_2100_xvyrmby" -library "phy_hal_2100" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "system_intel_pcie_gts_0_pldif_hal_2100_z6tb5fq" -library "pldif_hal_2100" -name IP_TOOL_NAME "pldif_hal"
set_global_assignment -entity "system_intel_pcie_gts_0_pldif_hal_2100_z6tb5fq" -library "pldif_hal_2100" -name IP_TOOL_VERSION "21.0.0"
set_global_assignment -entity "system_intel_pcie_gts_0_pldif_hal_2100_z6tb5fq" -library "pldif_hal_2100" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_2100_ix3avca" -library "one_lane_pcie_hal_2100" -name IP_TOOL_NAME "one_lane_pcie_hal"
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_2100_ix3avca" -library "one_lane_pcie_hal_2100" -name IP_TOOL_VERSION "21.0.0"
set_global_assignment -entity "system_intel_pcie_gts_0_one_lane_pcie_hal_2100_ix3avca" -library "one_lane_pcie_hal_2100" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "system_intel_pcie_gts_0_phy_hal_2100_jcaj4zy" -library "phy_hal_2100" -name IP_TOOL_NAME "phy_hal"
set_global_assignment -entity "system_intel_pcie_gts_0_phy_hal_2100_jcaj4zy" -library "phy_hal_2100" -name IP_TOOL_VERSION "21.0.0"
set_global_assignment -entity "system_intel_pcie_gts_0_phy_hal_2100_jcaj4zy" -library "phy_hal_2100" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "system_intel_pcie_gts_0_pldif_hal_2100_uhebp5y" -library "pldif_hal_2100" -name IP_TOOL_NAME "pldif_hal"
set_global_assignment -entity "system_intel_pcie_gts_0_pldif_hal_2100_uhebp5y" -library "pldif_hal_2100" -name IP_TOOL_VERSION "21.0.0"
set_global_assignment -entity "system_intel_pcie_gts_0_pldif_hal_2100_uhebp5y" -library "pldif_hal_2100" -name IP_TOOL_ENV "QsysPrimePro"

