library ieee;
use ieee.std_logic_1164.all;

entity PortaXor is
port(
	A, B, C: in bit;
	S1: out bit
);
end PortaXor;

architecture main of PortaXor is
begin
	S1 <= A and B and C;
end architecture main;