\hypertarget{struct_h_r_t_i_m___timerx___type_def}{}\doxysection{HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def Struct Reference}
\label{struct_h_r_t_i_m___timerx___type_def}\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a9173d3ec7c92223cf50a56603c81badf}{TIMx\+CR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a2fa9028b493d2d6dcc89bfbb8b5ee966}{TIMx\+ISR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_ad5297297806a11928502dcb425980155}{TIMx\+ICR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_af006efa59d4c5abf790bd70a3efcf4c0}{TIMx\+DIER}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a77e884b308a1a4585d824e0d5409e134}{CNTxR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_af0c788126b805e9f93be51becea18c12}{PERxR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_ac4df3ee9d5dd2f809b6def3fa76cdc33}{REPxR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a99afb27e2918e21b7e3b21e2f67669de}{CMP1xR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a3487083f99a3af25430c110f4366ec80}{CMP1\+CxR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a0cca425b1c6a0c892cdf8759d43861b0}{CMP2xR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_af076ad5f9041deb329c9c0e92aae6105}{CMP3xR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a3fba4a76e2736a86f44e1f7588cc3e31}{CMP4xR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a79e2704f413deec31900cdbf751b689e}{CPT1xR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a41ac0b59a9585af116bbae29dcf76c78}{CPT2xR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a606bf1818b1a46dcf9b1c5b6332c10f2}{DTxR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_af66ec58de15ad11e193a131600a8ca79}{SETx1R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a47efe68443b75c5539907d539ca9c668}{RSTx1R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a3c9bfd9548d77716a2f5258b9aa1b3f9}{SETx2R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a2a32d4e45ee9819ed5f2be2050c28b03}{RSTx2R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a21f5ec80fdc4b1e67fccfdb18be44962}{EEFx\+R1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a4b47f7b4dcace4e42968ea4197082f22}{EEFx\+R2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a8ac91eb77423dc5391d030c5be66fc5a}{RSTxR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a28e35cbbb5a692c210ac2463c018e4a7}{CHPxR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_ad17150de9b4e785a92682bf66d8c788a}{CPT1x\+CR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a5d91e254b579bd9e28e5a92b3039b067}{CPT2x\+CR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a9f3842853c6157e11aface4a32f35a92}{OUTxR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_af6f3963811d99c5adbf763eb411f7647}{FLTxR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a4946b237eee0b04ae0ad4c86088f91a0}{TIMx\+CR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a77cef3515bc751c4eb65bd11caccd290}{EEFx\+R3}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_ae005a41fbed5ad0210cb90f5e5cbe3f6}{RESERVED0}} \mbox{[}3\mbox{]}
\end{DoxyCompactItemize}


\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{struct_h_r_t_i_m___timerx___type_def_a28e35cbbb5a692c210ac2463c018e4a7}\label{struct_h_r_t_i_m___timerx___type_def_a28e35cbbb5a692c210ac2463c018e4a7}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!CHPxR@{CHPxR}}
\index{CHPxR@{CHPxR}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CHPxR}{CHPxR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+CHPxR}

HRTIM Timerx Chopper register, Address offset\+: 0x58 \mbox{\Hypertarget{struct_h_r_t_i_m___timerx___type_def_a3487083f99a3af25430c110f4366ec80}\label{struct_h_r_t_i_m___timerx___type_def_a3487083f99a3af25430c110f4366ec80}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!CMP1CxR@{CMP1CxR}}
\index{CMP1CxR@{CMP1CxR}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CMP1CxR}{CMP1CxR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+CMP1\+CxR}

HRTIM Timerx compare 1 compound register, Address offset\+: 0x20 ~\newline
 \mbox{\Hypertarget{struct_h_r_t_i_m___timerx___type_def_a99afb27e2918e21b7e3b21e2f67669de}\label{struct_h_r_t_i_m___timerx___type_def_a99afb27e2918e21b7e3b21e2f67669de}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!CMP1xR@{CMP1xR}}
\index{CMP1xR@{CMP1xR}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CMP1xR}{CMP1xR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+CMP1xR}

HRTIM Timerx compare 1 register, Address offset\+: 0x1C ~\newline
 \mbox{\Hypertarget{struct_h_r_t_i_m___timerx___type_def_a0cca425b1c6a0c892cdf8759d43861b0}\label{struct_h_r_t_i_m___timerx___type_def_a0cca425b1c6a0c892cdf8759d43861b0}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!CMP2xR@{CMP2xR}}
\index{CMP2xR@{CMP2xR}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CMP2xR}{CMP2xR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+CMP2xR}

HRTIM Timerx compare 2 register, Address offset\+: 0x24 ~\newline
 \mbox{\Hypertarget{struct_h_r_t_i_m___timerx___type_def_af076ad5f9041deb329c9c0e92aae6105}\label{struct_h_r_t_i_m___timerx___type_def_af076ad5f9041deb329c9c0e92aae6105}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!CMP3xR@{CMP3xR}}
\index{CMP3xR@{CMP3xR}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CMP3xR}{CMP3xR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+CMP3xR}

HRTIM Timerx compare 3 register, Address offset\+: 0x28 ~\newline
 \mbox{\Hypertarget{struct_h_r_t_i_m___timerx___type_def_a3fba4a76e2736a86f44e1f7588cc3e31}\label{struct_h_r_t_i_m___timerx___type_def_a3fba4a76e2736a86f44e1f7588cc3e31}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!CMP4xR@{CMP4xR}}
\index{CMP4xR@{CMP4xR}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CMP4xR}{CMP4xR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+CMP4xR}

HRTIM Timerx compare 4 register, Address offset\+: 0x2C ~\newline
 \mbox{\Hypertarget{struct_h_r_t_i_m___timerx___type_def_a77e884b308a1a4585d824e0d5409e134}\label{struct_h_r_t_i_m___timerx___type_def_a77e884b308a1a4585d824e0d5409e134}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!CNTxR@{CNTxR}}
\index{CNTxR@{CNTxR}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CNTxR}{CNTxR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+CNTxR}

HRTIM Timerx counter register, Address offset\+: 0x10 ~\newline
 \mbox{\Hypertarget{struct_h_r_t_i_m___timerx___type_def_ad17150de9b4e785a92682bf66d8c788a}\label{struct_h_r_t_i_m___timerx___type_def_ad17150de9b4e785a92682bf66d8c788a}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!CPT1xCR@{CPT1xCR}}
\index{CPT1xCR@{CPT1xCR}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CPT1xCR}{CPT1xCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+CPT1x\+CR}

HRTIM Timerx Capture 1 register, Address offset\+: 0x5C \mbox{\Hypertarget{struct_h_r_t_i_m___timerx___type_def_a79e2704f413deec31900cdbf751b689e}\label{struct_h_r_t_i_m___timerx___type_def_a79e2704f413deec31900cdbf751b689e}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!CPT1xR@{CPT1xR}}
\index{CPT1xR@{CPT1xR}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CPT1xR}{CPT1xR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+CPT1xR}

HRTIM Timerx capture 1 register, Address offset\+: 0x30 ~\newline
 \mbox{\Hypertarget{struct_h_r_t_i_m___timerx___type_def_a5d91e254b579bd9e28e5a92b3039b067}\label{struct_h_r_t_i_m___timerx___type_def_a5d91e254b579bd9e28e5a92b3039b067}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!CPT2xCR@{CPT2xCR}}
\index{CPT2xCR@{CPT2xCR}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CPT2xCR}{CPT2xCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+CPT2x\+CR}

HRTIM Timerx Capture 2 register, Address offset\+: 0x60 \mbox{\Hypertarget{struct_h_r_t_i_m___timerx___type_def_a41ac0b59a9585af116bbae29dcf76c78}\label{struct_h_r_t_i_m___timerx___type_def_a41ac0b59a9585af116bbae29dcf76c78}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!CPT2xR@{CPT2xR}}
\index{CPT2xR@{CPT2xR}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CPT2xR}{CPT2xR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+CPT2xR}

HRTIM Timerx capture 2 register, Address offset\+: 0x34 \mbox{\Hypertarget{struct_h_r_t_i_m___timerx___type_def_a606bf1818b1a46dcf9b1c5b6332c10f2}\label{struct_h_r_t_i_m___timerx___type_def_a606bf1818b1a46dcf9b1c5b6332c10f2}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!DTxR@{DTxR}}
\index{DTxR@{DTxR}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DTxR}{DTxR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+DTxR}

HRTIM Timerx dead time register, Address offset\+: 0x38 \mbox{\Hypertarget{struct_h_r_t_i_m___timerx___type_def_a21f5ec80fdc4b1e67fccfdb18be44962}\label{struct_h_r_t_i_m___timerx___type_def_a21f5ec80fdc4b1e67fccfdb18be44962}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!EEFxR1@{EEFxR1}}
\index{EEFxR1@{EEFxR1}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{\texorpdfstring{EEFxR1}{EEFxR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+EEFx\+R1}

HRTIM Timerx external event filtering 1 register, Address offset\+: 0x4C \mbox{\Hypertarget{struct_h_r_t_i_m___timerx___type_def_a4b47f7b4dcace4e42968ea4197082f22}\label{struct_h_r_t_i_m___timerx___type_def_a4b47f7b4dcace4e42968ea4197082f22}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!EEFxR2@{EEFxR2}}
\index{EEFxR2@{EEFxR2}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{\texorpdfstring{EEFxR2}{EEFxR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+EEFx\+R2}

HRTIM Timerx external event filtering 2 register, Address offset\+: 0x50 \mbox{\Hypertarget{struct_h_r_t_i_m___timerx___type_def_a77cef3515bc751c4eb65bd11caccd290}\label{struct_h_r_t_i_m___timerx___type_def_a77cef3515bc751c4eb65bd11caccd290}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!EEFxR3@{EEFxR3}}
\index{EEFxR3@{EEFxR3}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{\texorpdfstring{EEFxR3}{EEFxR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+EEFx\+R3}

HRTIM Timerx external event filtering 3 register, Address offset\+: 0x70 \mbox{\Hypertarget{struct_h_r_t_i_m___timerx___type_def_af6f3963811d99c5adbf763eb411f7647}\label{struct_h_r_t_i_m___timerx___type_def_af6f3963811d99c5adbf763eb411f7647}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!FLTxR@{FLTxR}}
\index{FLTxR@{FLTxR}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FLTxR}{FLTxR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+FLTxR}

HRTIM Timerx Fault register, Address offset\+: 0x68 \mbox{\Hypertarget{struct_h_r_t_i_m___timerx___type_def_a9f3842853c6157e11aface4a32f35a92}\label{struct_h_r_t_i_m___timerx___type_def_a9f3842853c6157e11aface4a32f35a92}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!OUTxR@{OUTxR}}
\index{OUTxR@{OUTxR}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OUTxR}{OUTxR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+OUTxR}

HRTIM Timerx Output register, Address offset\+: 0x64 \mbox{\Hypertarget{struct_h_r_t_i_m___timerx___type_def_af0c788126b805e9f93be51becea18c12}\label{struct_h_r_t_i_m___timerx___type_def_af0c788126b805e9f93be51becea18c12}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!PERxR@{PERxR}}
\index{PERxR@{PERxR}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PERxR}{PERxR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+PERxR}

HRTIM Timerx period register, Address offset\+: 0x14 ~\newline
 \mbox{\Hypertarget{struct_h_r_t_i_m___timerx___type_def_ac4df3ee9d5dd2f809b6def3fa76cdc33}\label{struct_h_r_t_i_m___timerx___type_def_ac4df3ee9d5dd2f809b6def3fa76cdc33}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!REPxR@{REPxR}}
\index{REPxR@{REPxR}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{\texorpdfstring{REPxR}{REPxR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+REPxR}

HRTIM Timerx repetition register, Address offset\+: 0x18 ~\newline
 \mbox{\Hypertarget{struct_h_r_t_i_m___timerx___type_def_ae005a41fbed5ad0210cb90f5e5cbe3f6}\label{struct_h_r_t_i_m___timerx___type_def_ae005a41fbed5ad0210cb90f5e5cbe3f6}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily uint32\+\_\+t HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+RESERVED0\mbox{[}3\mbox{]}}

Reserved, 0x74..0x7C \mbox{\Hypertarget{struct_h_r_t_i_m___timerx___type_def_a47efe68443b75c5539907d539ca9c668}\label{struct_h_r_t_i_m___timerx___type_def_a47efe68443b75c5539907d539ca9c668}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!RSTx1R@{RSTx1R}}
\index{RSTx1R@{RSTx1R}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RSTx1R}{RSTx1R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+RSTx1R}

HRTIM Timerx output 1 reset register, Address offset\+: 0x40 \mbox{\Hypertarget{struct_h_r_t_i_m___timerx___type_def_a2a32d4e45ee9819ed5f2be2050c28b03}\label{struct_h_r_t_i_m___timerx___type_def_a2a32d4e45ee9819ed5f2be2050c28b03}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!RSTx2R@{RSTx2R}}
\index{RSTx2R@{RSTx2R}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RSTx2R}{RSTx2R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+RSTx2R}

HRTIM Timerx output 2 reset register, Address offset\+: 0x48 \mbox{\Hypertarget{struct_h_r_t_i_m___timerx___type_def_a8ac91eb77423dc5391d030c5be66fc5a}\label{struct_h_r_t_i_m___timerx___type_def_a8ac91eb77423dc5391d030c5be66fc5a}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!RSTxR@{RSTxR}}
\index{RSTxR@{RSTxR}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RSTxR}{RSTxR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+RSTxR}

HRTIM Timerx Reset register, Address offset\+: 0x54 \mbox{\Hypertarget{struct_h_r_t_i_m___timerx___type_def_af66ec58de15ad11e193a131600a8ca79}\label{struct_h_r_t_i_m___timerx___type_def_af66ec58de15ad11e193a131600a8ca79}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!SETx1R@{SETx1R}}
\index{SETx1R@{SETx1R}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SETx1R}{SETx1R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+SETx1R}

HRTIM Timerx output 1 set register, Address offset\+: 0x3C \mbox{\Hypertarget{struct_h_r_t_i_m___timerx___type_def_a3c9bfd9548d77716a2f5258b9aa1b3f9}\label{struct_h_r_t_i_m___timerx___type_def_a3c9bfd9548d77716a2f5258b9aa1b3f9}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!SETx2R@{SETx2R}}
\index{SETx2R@{SETx2R}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SETx2R}{SETx2R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+SETx2R}

HRTIM Timerx output 2 set register, Address offset\+: 0x44 \mbox{\Hypertarget{struct_h_r_t_i_m___timerx___type_def_a9173d3ec7c92223cf50a56603c81badf}\label{struct_h_r_t_i_m___timerx___type_def_a9173d3ec7c92223cf50a56603c81badf}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!TIMxCR@{TIMxCR}}
\index{TIMxCR@{TIMxCR}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TIMxCR}{TIMxCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+TIMx\+CR}

HRTIM Timerx control register, Address offset\+: 0x00 ~\newline
 \mbox{\Hypertarget{struct_h_r_t_i_m___timerx___type_def_a4946b237eee0b04ae0ad4c86088f91a0}\label{struct_h_r_t_i_m___timerx___type_def_a4946b237eee0b04ae0ad4c86088f91a0}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!TIMxCR2@{TIMxCR2}}
\index{TIMxCR2@{TIMxCR2}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TIMxCR2}{TIMxCR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+TIMx\+CR2}

HRTIM Timerx Control register 2, Address offset\+: 0x6C \mbox{\Hypertarget{struct_h_r_t_i_m___timerx___type_def_af006efa59d4c5abf790bd70a3efcf4c0}\label{struct_h_r_t_i_m___timerx___type_def_af006efa59d4c5abf790bd70a3efcf4c0}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!TIMxDIER@{TIMxDIER}}
\index{TIMxDIER@{TIMxDIER}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TIMxDIER}{TIMxDIER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+TIMx\+DIER}

HRTIM Timerx DMA/interrupt enable register, Address offset\+: 0x0C ~\newline
 \mbox{\Hypertarget{struct_h_r_t_i_m___timerx___type_def_ad5297297806a11928502dcb425980155}\label{struct_h_r_t_i_m___timerx___type_def_ad5297297806a11928502dcb425980155}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!TIMxICR@{TIMxICR}}
\index{TIMxICR@{TIMxICR}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TIMxICR}{TIMxICR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+TIMx\+ICR}

HRTIM Timerx interrupt clear register, Address offset\+: 0x08 ~\newline
 \mbox{\Hypertarget{struct_h_r_t_i_m___timerx___type_def_a2fa9028b493d2d6dcc89bfbb8b5ee966}\label{struct_h_r_t_i_m___timerx___type_def_a2fa9028b493d2d6dcc89bfbb8b5ee966}} 
\index{HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}!TIMxISR@{TIMxISR}}
\index{TIMxISR@{TIMxISR}!HRTIM\_Timerx\_TypeDef@{HRTIM\_Timerx\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TIMxISR}{TIMxISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+TIMx\+ISR}

HRTIM Timerx interrupt status register, Address offset\+: 0x04 ~\newline
 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G4xx/\+Include/\mbox{\hyperlink{stm32g474xx_8h}{stm32g474xx.\+h}}\end{DoxyCompactItemize}
