{"Source Block": ["hdl/library/xilinx/util_adxcvr/util_adxcvr_xch.v@150:160@HdlIdDef", "  reg     [ 2:0]  tx_rate_m2 = 'd0;\n\n  // internal signals\n\n  wire            up_es_enb_s;\n  wire            up_rx_enb_s;\n  wire            up_tx_enb_s;\n  wire    [15:0]  up_rdata_s;\n  wire            up_ready_s;\n  wire    [ 1:0]  rx_sys_clk_sel_s;\n  wire            rx_out_clk_s;\n"], "Clone Blocks": [["hdl/library/xilinx/util_adxcvr/util_adxcvr_xch.v@153:163", "\n  wire            up_es_enb_s;\n  wire            up_rx_enb_s;\n  wire            up_tx_enb_s;\n  wire    [15:0]  up_rdata_s;\n  wire            up_ready_s;\n  wire    [ 1:0]  rx_sys_clk_sel_s;\n  wire            rx_out_clk_s;\n  wire            rx_rst_done_s;\n  wire    [ 1:0]  tx_sys_clk_sel_s;\n  wire            tx_out_clk_s;\n"], ["hdl/library/xilinx/util_adxcvr/util_adxcvr_xch.v@152:162", "  // internal signals\n\n  wire            up_es_enb_s;\n  wire            up_rx_enb_s;\n  wire            up_tx_enb_s;\n  wire    [15:0]  up_rdata_s;\n  wire            up_ready_s;\n  wire    [ 1:0]  rx_sys_clk_sel_s;\n  wire            rx_out_clk_s;\n  wire            rx_rst_done_s;\n  wire    [ 1:0]  tx_sys_clk_sel_s;\n"], ["hdl/library/xilinx/util_adxcvr/util_adxcvr_xch.v@149:159", "  reg     [ 2:0]  tx_rate_m1 = 'd0;\n  reg     [ 2:0]  tx_rate_m2 = 'd0;\n\n  // internal signals\n\n  wire            up_es_enb_s;\n  wire            up_rx_enb_s;\n  wire            up_tx_enb_s;\n  wire    [15:0]  up_rdata_s;\n  wire            up_ready_s;\n  wire    [ 1:0]  rx_sys_clk_sel_s;\n"], ["hdl/library/xilinx/util_adxcvr/util_adxcvr_xch.v@151:161", "\n  // internal signals\n\n  wire            up_es_enb_s;\n  wire            up_rx_enb_s;\n  wire            up_tx_enb_s;\n  wire    [15:0]  up_rdata_s;\n  wire            up_ready_s;\n  wire    [ 1:0]  rx_sys_clk_sel_s;\n  wire            rx_out_clk_s;\n  wire            rx_rst_done_s;\n"]], "Diff Content": {"Delete": [[155, "  wire            up_rx_enb_s;\n"]], "Add": []}}