\hypertarget{struct__hw__lptmr}{}\section{\+\_\+hw\+\_\+lptmr Struct Reference}
\label{struct__hw__lptmr}\index{\+\_\+hw\+\_\+lptmr@{\+\_\+hw\+\_\+lptmr}}


All L\+P\+T\+MR module registers.  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+lptmr.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__lptmr__csr}{hw\+\_\+lptmr\+\_\+csr\+\_\+t} \hyperlink{struct__hw__lptmr_a49dc262582e692b9fcc2facf0b9170be}{C\+SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__lptmr__psr}{hw\+\_\+lptmr\+\_\+psr\+\_\+t} \hyperlink{struct__hw__lptmr_ae0367b5bdad58e47a433c96fcc191385}{P\+SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__lptmr__cmr}{hw\+\_\+lptmr\+\_\+cmr\+\_\+t} \hyperlink{struct__hw__lptmr_aa29f139e8cebefabb21f0f6bf566c154}{C\+MR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__lptmr__cnr}{hw\+\_\+lptmr\+\_\+cnr\+\_\+t} \hyperlink{struct__hw__lptmr_a6ec4e166011a45f61b0df011f4f75823}{C\+NR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
All L\+P\+T\+MR module registers. 

\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+lptmr@{\+\_\+hw\+\_\+lptmr}!C\+MR@{C\+MR}}
\index{C\+MR@{C\+MR}!\+\_\+hw\+\_\+lptmr@{\+\_\+hw\+\_\+lptmr}}
\subsubsection[{\texorpdfstring{C\+MR}{CMR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+lptmr\+\_\+cmr\+\_\+t} \+\_\+hw\+\_\+lptmr\+::\+C\+MR}\hypertarget{struct__hw__lptmr_aa29f139e8cebefabb21f0f6bf566c154}{}\label{struct__hw__lptmr_aa29f139e8cebefabb21f0f6bf566c154}
\mbox{[}0x8\mbox{]} Low Power Timer Compare Register \index{\+\_\+hw\+\_\+lptmr@{\+\_\+hw\+\_\+lptmr}!C\+NR@{C\+NR}}
\index{C\+NR@{C\+NR}!\+\_\+hw\+\_\+lptmr@{\+\_\+hw\+\_\+lptmr}}
\subsubsection[{\texorpdfstring{C\+NR}{CNR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+lptmr\+\_\+cnr\+\_\+t} \+\_\+hw\+\_\+lptmr\+::\+C\+NR}\hypertarget{struct__hw__lptmr_a6ec4e166011a45f61b0df011f4f75823}{}\label{struct__hw__lptmr_a6ec4e166011a45f61b0df011f4f75823}
\mbox{[}0xC\mbox{]} Low Power Timer Counter Register \index{\+\_\+hw\+\_\+lptmr@{\+\_\+hw\+\_\+lptmr}!C\+SR@{C\+SR}}
\index{C\+SR@{C\+SR}!\+\_\+hw\+\_\+lptmr@{\+\_\+hw\+\_\+lptmr}}
\subsubsection[{\texorpdfstring{C\+SR}{CSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+lptmr\+\_\+csr\+\_\+t} \+\_\+hw\+\_\+lptmr\+::\+C\+SR}\hypertarget{struct__hw__lptmr_a49dc262582e692b9fcc2facf0b9170be}{}\label{struct__hw__lptmr_a49dc262582e692b9fcc2facf0b9170be}
\mbox{[}0x0\mbox{]} Low Power Timer Control Status Register \index{\+\_\+hw\+\_\+lptmr@{\+\_\+hw\+\_\+lptmr}!P\+SR@{P\+SR}}
\index{P\+SR@{P\+SR}!\+\_\+hw\+\_\+lptmr@{\+\_\+hw\+\_\+lptmr}}
\subsubsection[{\texorpdfstring{P\+SR}{PSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+lptmr\+\_\+psr\+\_\+t} \+\_\+hw\+\_\+lptmr\+::\+P\+SR}\hypertarget{struct__hw__lptmr_ae0367b5bdad58e47a433c96fcc191385}{}\label{struct__hw__lptmr_ae0367b5bdad58e47a433c96fcc191385}
\mbox{[}0x4\mbox{]} Low Power Timer Prescale Register 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+lptmr.\+h\end{DoxyCompactItemize}
