# -21days0fverilog
****************Welcome to Github Repository of Harsha Jangamani****************

*********************21 days of RTL Coding in SystemVerilog*********************

Day1  --->  2:1 Mux Design with Testbench.
Day2  --->  Different D Flipfops with Testbench.
Day3  --->  Edge Detector with Testbench.
Day4  ---> 4-bit ALU Design with Testbench.
Day5  ---> Odd Counter with Testbench.
