// Seed: 4068618393
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_9;
endmodule
module module_1 (
    input  tri0  id_0,
    inout  tri0  id_1,
    input  wor   id_2,
    input  wand  id_3,
    input  tri0  id_4,
    inout  tri0  id_5,
    input  wire  id_6,
    input  wor   id_7,
    output logic id_8,
    input  wand  id_9,
    output uwire id_10
    , id_15,
    input  wire  id_11,
    output tri   id_12,
    input  wor   id_13
);
  module_0(
      id_15, id_15, id_15, id_15, id_15, id_15, id_15, id_15
  );
  always @(posedge 1 or posedge 1) begin
    id_8 <= 1;
  end
endmodule
