<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="adder.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Adder.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Adder.vf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="Adder_drc.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="BCD.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="BCD.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="BCD_0_F_Decoder.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="BCD_0_F_Decoder.vf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="BCD_0_F_Decoder_drc.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Comparator.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Comparator.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Divider1Hz.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="DividerBy10.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="DividerBy10.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="DividerBy2.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="DividerBy2.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Fulladder.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Fulladder.vf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="Fulladder_drc.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Mux16.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Mux16.vf"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="a_7.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="a_7.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="adder_8bits.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="adder_8bits.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="adder_8bits.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="adder_8bits.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="adder_8bits.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="adder_8bits.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="adder_8bits.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="adder_8bits.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="adder_8bits.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="adder_8bits.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="adder_8bits.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="adder_8bits.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="adder_8bits.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="adder_8bits.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adder_8bits.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="adder_8bits.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="adder_8bits.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="adder_8bits.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="adder_8bits.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="adder_8bits.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="adder_8bits.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="adder_8bits.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="adder_8bits.vf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="adder_8bits.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="adder_8bits.xst"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="adder_8bits_drc.vf"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="adder_8bits_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="adder_8bits_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="adder_8bits_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="adder_8bits_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="adder_8bits_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="adder_8bits_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="adder_8bits_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="adder_8bits_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="adder_8bits_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="adder_8bits_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="adder_8bits_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="adder_8bits_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="adder_8bits_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="adder_8bits_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="adder_8bits_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="b_7.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="b_7.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="c_7.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="c_7.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="d_7.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="d_7.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="e_7.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="e_7.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="f_7.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="f_7.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="g_7.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="g_7.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="selectCommon.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="selectCommon.vf"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1603961132" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1603961132">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1603961137" xil_pn:in_ck="8058038014544537731" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4432144950969789431" xil_pn:start_ts="1603961132">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Adder.vf"/>
      <outfile xil_pn:name="BCD.vf"/>
      <outfile xil_pn:name="BCD_0_F_Decoder.vf"/>
      <outfile xil_pn:name="Comparator.vf"/>
      <outfile xil_pn:name="DividerBy10.vf"/>
      <outfile xil_pn:name="DividerBy2.vf"/>
      <outfile xil_pn:name="Fulladder.vf"/>
      <outfile xil_pn:name="Mux16.vf"/>
      <outfile xil_pn:name="a_7.vf"/>
      <outfile xil_pn:name="adder_8bits.vf"/>
      <outfile xil_pn:name="b_7.vf"/>
      <outfile xil_pn:name="c_7.vf"/>
      <outfile xil_pn:name="d_7.vf"/>
      <outfile xil_pn:name="e_7.vf"/>
      <outfile xil_pn:name="f_7.vf"/>
      <outfile xil_pn:name="g_7.vf"/>
      <outfile xil_pn:name="selectCommon.vf"/>
    </transform>
    <transform xil_pn:end_ts="1603961137" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-8213587817583055730" xil_pn:start_ts="1603961137">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1603961137" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1603961137">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1603961137" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7212559227157786681" xil_pn:start_ts="1603961137">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1603961137" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1603961137">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1603961137" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="5022115098189755416" xil_pn:start_ts="1603961137">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1603961145" xil_pn:in_ck="632400533543227056" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-2436694637477919434" xil_pn:start_ts="1603961137">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="adder_8bits.jhd"/>
      <outfile xil_pn:name="adder_8bits.lso"/>
      <outfile xil_pn:name="adder_8bits.ngc"/>
      <outfile xil_pn:name="adder_8bits.ngr"/>
      <outfile xil_pn:name="adder_8bits.prj"/>
      <outfile xil_pn:name="adder_8bits.stx"/>
      <outfile xil_pn:name="adder_8bits.syr"/>
      <outfile xil_pn:name="adder_8bits.xst"/>
      <outfile xil_pn:name="adder_8bits_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1603961145" xil_pn:in_ck="5060530392129972147" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5833853851881567477" xil_pn:start_ts="1603961145">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1603961150" xil_pn:in_ck="4740984912165282722" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="7352952697402034127" xil_pn:start_ts="1603961145">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="adder_8bits.bld"/>
      <outfile xil_pn:name="adder_8bits.ngd"/>
      <outfile xil_pn:name="adder_8bits_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1603961156" xil_pn:in_ck="4740984912165282723" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="6093601622908603872" xil_pn:start_ts="1603961150">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="adder_8bits.pcf"/>
      <outfile xil_pn:name="adder_8bits_map.map"/>
      <outfile xil_pn:name="adder_8bits_map.mrp"/>
      <outfile xil_pn:name="adder_8bits_map.ncd"/>
      <outfile xil_pn:name="adder_8bits_map.ngm"/>
      <outfile xil_pn:name="adder_8bits_map.xrpt"/>
      <outfile xil_pn:name="adder_8bits_summary.xml"/>
      <outfile xil_pn:name="adder_8bits_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1603961165" xil_pn:in_ck="-4898436104320119748" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-6780099238861732004" xil_pn:start_ts="1603961156">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="adder_8bits.ncd"/>
      <outfile xil_pn:name="adder_8bits.pad"/>
      <outfile xil_pn:name="adder_8bits.par"/>
      <outfile xil_pn:name="adder_8bits.ptwx"/>
      <outfile xil_pn:name="adder_8bits.unroutes"/>
      <outfile xil_pn:name="adder_8bits.xpi"/>
      <outfile xil_pn:name="adder_8bits_pad.csv"/>
      <outfile xil_pn:name="adder_8bits_pad.txt"/>
      <outfile xil_pn:name="adder_8bits_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1603961172" xil_pn:in_ck="-6168493904663355444" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1603961165">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="adder_8bits.bgn"/>
      <outfile xil_pn:name="adder_8bits.bit"/>
      <outfile xil_pn:name="adder_8bits.drc"/>
      <outfile xil_pn:name="adder_8bits.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1603961165" xil_pn:in_ck="4740984912165282591" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1603961161">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="adder_8bits.twr"/>
      <outfile xil_pn:name="adder_8bits.twx"/>
    </transform>
  </transforms>

</generated_project>
