   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 4
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.wait_ms,"ax",%progbits
  20              		.align	1
  21              		.global	wait_ms
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	wait_ms:
  27              	.LVL0:
  28              	.LFB130:
  29              		.file 1 "main.c"
   1:main.c        **** /********************************************************************************/
   2:main.c        **** /* main.c                                                                       */
   3:main.c        **** /* STM32F407ZGT6                                                                */
   4:main.c        **** /* (Lee ChangWoo HL2IRW  hl2irw@daum.net 010-8573-6860)                 	*/
   5:main.c        **** /* stm32f4x_test								*/
   6:main.c        **** /********************************************************************************/
   7:main.c        **** #include "hwdefs.h"
   8:main.c        **** #include "source/prototype.h"
   9:main.c        **** #include "source/color.h"
  10:main.c        **** 
  11:main.c        **** 
  12:main.c        **** volatile unsigned short tick,jiffes;
  13:main.c        **** volatile unsigned char time_led,read_key,old_key,volume,volume_flag;
  14:main.c        **** volatile short mx,my,old_x,old_y,pen_x,pen_y;
  15:main.c        **** volatile unsigned short tpad_press;
  16:main.c        **** 
  17:main.c        **** FLASH_Status FLASHStatus = FLASH_COMPLETE;
  18:main.c        **** 
  19:main.c        **** 
  20:main.c        **** extern volatile unsigned char rxck1,rxck2,rxck3,rx_led,tx_led;
  21:main.c        **** extern volatile unsigned short rxcnt1,rxcnt2,rxcnt3;
  22:main.c        **** extern volatile unsigned char play_key,play_audio;
  23:main.c        **** extern unsigned char display_line_flag,audio_delay,audio_pause;
  24:main.c        **** extern volatile unsigned char audio_run;
  25:main.c        **** 
  26:main.c        **** 
  27:main.c        **** 
  28:main.c        **** void wait_ms (unsigned short delay)
  29:main.c        **** {
  30              		.loc 1 29 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  30:main.c        ****       unsigned short old_jiffes;
  34              		.loc 1 30 7 view .LVU1
  31:main.c        ****       jiffes = 0;
  35              		.loc 1 31 7 view .LVU2
  29:main.c        ****       unsigned short old_jiffes;
  36              		.loc 1 29 1 is_stmt 0 view .LVU3
  37 0000 70B5     		push	{r4, r5, r6, lr}
  38              		.cfi_def_cfa_offset 16
  39              		.cfi_offset 4, -16
  40              		.cfi_offset 5, -12
  41              		.cfi_offset 6, -8
  42              		.cfi_offset 14, -4
  43              		.loc 1 31 14 view .LVU4
  44 0002 094D     		ldr	r5, .L6
  45 0004 0024     		movs	r4, #0
  29:main.c        ****       unsigned short old_jiffes;
  46              		.loc 1 29 1 view .LVU5
  47 0006 0646     		mov	r6, r0
  48              		.loc 1 31 14 view .LVU6
  49 0008 2C80     		strh	r4, [r5]	@ movhi
  32:main.c        ****       old_jiffes = 0;
  50              		.loc 1 32 7 is_stmt 1 view .LVU7
  51              	.LVL1:
  33:main.c        ****       while (jiffes < delay) {
  52              		.loc 1 33 7 view .LVU8
  53              	.L3:
  54              		.loc 1 33 13 view .LVU9
  55              		.loc 1 33 21 is_stmt 0 view .LVU10
  56 000a 2B88     		ldrh	r3, [r5]
  57 000c 9BB2     		uxth	r3, r3
  58              		.loc 1 33 13 view .LVU11
  59 000e B342     		cmp	r3, r6
  60 0010 00D3     		bcc	.L4
  34:main.c        ****       	    if (old_jiffes != jiffes) {
  35:main.c        ****       	       old_jiffes = jiffes;
  36:main.c        ****                /* Reload IWDG counter */
  37:main.c        ****                IWDG_ReloadCounter();
  38:main.c        ****             }
  39:main.c        ****       }
  40:main.c        **** }
  61              		.loc 1 40 1 view .LVU12
  62 0012 70BD     		pop	{r4, r5, r6, pc}
  63              	.L4:
  34:main.c        ****       	    if (old_jiffes != jiffes) {
  64              		.loc 1 34 12 is_stmt 1 view .LVU13
  34:main.c        ****       	    if (old_jiffes != jiffes) {
  65              		.loc 1 34 27 is_stmt 0 view .LVU14
  66 0014 2B88     		ldrh	r3, [r5]
  67 0016 9BB2     		uxth	r3, r3
  34:main.c        ****       	    if (old_jiffes != jiffes) {
  68              		.loc 1 34 15 view .LVU15
  69 0018 A342     		cmp	r3, r4
  70 001a F6D0     		beq	.L3
  35:main.c        ****                /* Reload IWDG counter */
  71              		.loc 1 35 15 is_stmt 1 view .LVU16
  35:main.c        ****                /* Reload IWDG counter */
  72              		.loc 1 35 26 is_stmt 0 view .LVU17
  73 001c 2C88     		ldrh	r4, [r5]
  74 001e A4B2     		uxth	r4, r4
  75              	.LVL2:
  37:main.c        ****             }
  76              		.loc 1 37 16 is_stmt 1 view .LVU18
  77 0020 FFF7FEFF 		bl	IWDG_ReloadCounter
  78              	.LVL3:
  79 0024 F1E7     		b	.L3
  80              	.L7:
  81 0026 00BF     		.align	2
  82              	.L6:
  83 0028 00000000 		.word	.LANCHOR0
  84              		.cfi_endproc
  85              	.LFE130:
  87              		.section	.text.hex2dec,"ax",%progbits
  88              		.align	1
  89              		.global	hex2dec
  90              		.syntax unified
  91              		.thumb
  92              		.thumb_func
  94              	hex2dec:
  95              	.LVL4:
  96              	.LFB131:
  41:main.c        **** 
  42:main.c        **** 
  43:main.c        **** char hex2dec (const char ch)
  44:main.c        **** {
  97              		.loc 1 44 1 view -0
  98              		.cfi_startproc
  99              		@ args = 0, pretend = 0, frame = 0
 100              		@ frame_needed = 0, uses_anonymous_args = 0
 101              		@ link register save eliminated.
  45:main.c        ****       if (ch <= '9') return (ch - '0');
 102              		.loc 1 45 7 view .LVU20
 103              		.loc 1 45 10 is_stmt 0 view .LVU21
 104 0000 3928     		cmp	r0, #57
 105 0002 02D8     		bhi	.L9
 106              		.loc 1 45 22 is_stmt 1 discriminator 1 view .LVU22
 107              		.loc 1 45 33 is_stmt 0 discriminator 1 view .LVU23
 108 0004 3038     		subs	r0, r0, #48
 109              	.LVL5:
 110              	.L13:
  46:main.c        ****       if (ch >= 'a' && ch <= 'f') return (ch - 'a' + 10);
 111              		.loc 1 46 52 discriminator 1 view .LVU24
 112 0006 C0B2     		uxtb	r0, r0
 113 0008 7047     		bx	lr
 114              	.LVL6:
 115              	.L9:
 116              		.loc 1 46 7 is_stmt 1 view .LVU25
 117              		.loc 1 46 10 is_stmt 0 view .LVU26
 118 000a A0F16103 		sub	r3, r0, #97
 119 000e 052B     		cmp	r3, #5
 120 0010 01D8     		bhi	.L11
 121              		.loc 1 46 35 is_stmt 1 discriminator 1 view .LVU27
 122              		.loc 1 46 52 is_stmt 0 discriminator 1 view .LVU28
 123 0012 5738     		subs	r0, r0, #87
 124              	.LVL7:
 125              		.loc 1 46 52 discriminator 1 view .LVU29
 126 0014 F7E7     		b	.L13
 127              	.LVL8:
 128              	.L11:
  47:main.c        ****       if (ch >= 'A' && ch <= 'F') return (ch - 'A' + 10);
 129              		.loc 1 47 7 is_stmt 1 view .LVU30
 130              		.loc 1 47 10 is_stmt 0 view .LVU31
 131 0016 A0F14103 		sub	r3, r0, #65
 132 001a 052B     		cmp	r3, #5
 133 001c 01D8     		bhi	.L12
 134              		.loc 1 47 35 is_stmt 1 discriminator 1 view .LVU32
 135              		.loc 1 47 52 is_stmt 0 discriminator 1 view .LVU33
 136 001e 3738     		subs	r0, r0, #55
 137              	.LVL9:
 138              		.loc 1 47 52 discriminator 1 view .LVU34
 139 0020 F1E7     		b	.L13
 140              	.LVL10:
 141              	.L12:
  48:main.c        ****       return 0;
 142              		.loc 1 48 14 view .LVU35
 143 0022 0020     		movs	r0, #0
 144              	.LVL11:
  49:main.c        **** }
 145              		.loc 1 49 1 view .LVU36
 146 0024 7047     		bx	lr
 147              		.cfi_endproc
 148              	.LFE131:
 150              		.section	.text.dec2hex,"ax",%progbits
 151              		.align	1
 152              		.global	dec2hex
 153              		.syntax unified
 154              		.thumb
 155              		.thumb_func
 157              	dec2hex:
 158              	.LVL12:
 159              	.LFB132:
  50:main.c        **** 
  51:main.c        **** 
  52:main.c        **** char dec2hex (const char ch)
  53:main.c        **** {
 160              		.loc 1 53 1 is_stmt 1 view -0
 161              		.cfi_startproc
 162              		@ args = 0, pretend = 0, frame = 0
 163              		@ frame_needed = 0, uses_anonymous_args = 0
 164              		@ link register save eliminated.
  54:main.c        ****       if (ch <= 9) return (ch + '0');
 165              		.loc 1 54 7 view .LVU38
 166              		.loc 1 54 10 is_stmt 0 view .LVU39
 167 0000 0928     		cmp	r0, #9
 168 0002 02D8     		bhi	.L15
 169              		.loc 1 54 20 is_stmt 1 discriminator 1 view .LVU40
 170              		.loc 1 54 31 is_stmt 0 discriminator 1 view .LVU41
 171 0004 3030     		adds	r0, r0, #48
 172              	.LVL13:
 173              	.L18:
  55:main.c        ****       if (ch >= 10 && ch <= 15) return (ch + 'A' - 10);
 174              		.loc 1 55 50 discriminator 1 view .LVU42
 175 0006 C0B2     		uxtb	r0, r0
 176 0008 7047     		bx	lr
 177              	.LVL14:
 178              	.L15:
 179              		.loc 1 55 7 is_stmt 1 view .LVU43
 180              		.loc 1 55 10 is_stmt 0 view .LVU44
 181 000a A0F10A03 		sub	r3, r0, #10
 182 000e 052B     		cmp	r3, #5
 183 0010 01D8     		bhi	.L17
 184              		.loc 1 55 33 is_stmt 1 discriminator 1 view .LVU45
 185              		.loc 1 55 50 is_stmt 0 discriminator 1 view .LVU46
 186 0012 3730     		adds	r0, r0, #55
 187              	.LVL15:
 188              		.loc 1 55 50 discriminator 1 view .LVU47
 189 0014 F7E7     		b	.L18
 190              	.LVL16:
 191              	.L17:
  56:main.c        ****       return 0;
 192              		.loc 1 56 14 view .LVU48
 193 0016 0020     		movs	r0, #0
 194              	.LVL17:
  57:main.c        **** }
 195              		.loc 1 57 1 view .LVU49
 196 0018 7047     		bx	lr
 197              		.cfi_endproc
 198              	.LFE132:
 200              		.section	.text.Periph_Configuration,"ax",%progbits
 201              		.align	1
 202              		.global	Periph_Configuration
 203              		.syntax unified
 204              		.thumb
 205              		.thumb_func
 207              	Periph_Configuration:
 208              	.LFB133:
  58:main.c        **** 
  59:main.c        **** 
  60:main.c        **** void Periph_Configuration (void)
  61:main.c        **** {
 209              		.loc 1 61 1 is_stmt 1 view -0
 210              		.cfi_startproc
 211              		@ args = 0, pretend = 0, frame = 0
 212              		@ frame_needed = 0, uses_anonymous_args = 0
  62:main.c        ****       /* Enable GPIO clocks */
  63:main.c        ****       RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA | RCC_AHB1Periph_GPIOB | RCC_AHB1Periph_GPIOC | R
 213              		.loc 1 63 7 view .LVU51
  61:main.c        ****       /* Enable GPIO clocks */
 214              		.loc 1 61 1 is_stmt 0 view .LVU52
 215 0000 08B5     		push	{r3, lr}
 216              		.cfi_def_cfa_offset 8
 217              		.cfi_offset 3, -8
 218              		.cfi_offset 14, -4
 219              		.loc 1 63 7 view .LVU53
 220 0002 0121     		movs	r1, #1
 221 0004 7F20     		movs	r0, #127
 222 0006 FFF7FEFF 		bl	RCC_AHB1PeriphClockCmd
 223              	.LVL18:
  64:main.c        ****       /* Enable USART1 clock */
  65:main.c        ****       RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE);
 224              		.loc 1 65 7 is_stmt 1 view .LVU54
 225 000a 0121     		movs	r1, #1
 226 000c 1020     		movs	r0, #16
 227 000e FFF7FEFF 		bl	RCC_APB2PeriphClockCmd
 228              	.LVL19:
  66:main.c        ****       /* Enable USART2 clock */
  67:main.c        ****       RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2, ENABLE);
 229              		.loc 1 67 7 view .LVU55
 230 0012 0121     		movs	r1, #1
 231 0014 4FF40030 		mov	r0, #131072
 232 0018 FFF7FEFF 		bl	RCC_APB1PeriphClockCmd
 233              	.LVL20:
  68:main.c        ****       /* Enable USART3 clock */
  69:main.c        ****       RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART3, ENABLE);
 234              		.loc 1 69 7 view .LVU56
 235 001c 0121     		movs	r1, #1
 236 001e 4FF48020 		mov	r0, #262144
 237 0022 FFF7FEFF 		bl	RCC_APB1PeriphClockCmd
 238              	.LVL21:
  70:main.c        ****       /* Enable PWR and BKP clocks */
  71:main.c        ****       RCC_APB1PeriphClockCmd(RCC_APB1Periph_PWR | RCC_AHB1Periph_BKPSRAM | RCC_AHB1Periph_SRAM1 | R
 239              		.loc 1 71 7 view .LVU57
  72:main.c        **** }
 240              		.loc 1 72 1 is_stmt 0 view .LVU58
 241 0026 BDE80840 		pop	{r3, lr}
 242              		.cfi_restore 14
 243              		.cfi_restore 3
 244              		.cfi_def_cfa_offset 0
  71:main.c        **** }
 245              		.loc 1 71 7 view .LVU59
 246 002a 0248     		ldr	r0, .L20
 247 002c 0121     		movs	r1, #1
 248 002e FFF7FEBF 		b	RCC_APB1PeriphClockCmd
 249              	.LVL22:
 250              	.L21:
 251 0032 00BF     		.align	2
 252              	.L20:
 253 0034 00000710 		.word	268894208
 254              		.cfi_endproc
 255              	.LFE133:
 257              		.section	.text.GPIO_Configuration,"ax",%progbits
 258              		.align	1
 259              		.global	GPIO_Configuration
 260              		.syntax unified
 261              		.thumb
 262              		.thumb_func
 264              	GPIO_Configuration:
 265              	.LFB134:
  73:main.c        **** 
  74:main.c        **** 
  75:main.c        **** void GPIO_Configuration (void)
  76:main.c        **** {
 266              		.loc 1 76 1 is_stmt 1 view -0
 267              		.cfi_startproc
 268              		@ args = 0, pretend = 0, frame = 0
 269              		@ frame_needed = 0, uses_anonymous_args = 0
  77:main.c        ****       GPIO_PinAFConfig(GPIOA,GPIO_PinSource2,GPIO_AF_USART2);
 270              		.loc 1 77 7 view .LVU61
  76:main.c        ****       GPIO_PinAFConfig(GPIOA,GPIO_PinSource2,GPIO_AF_USART2);
 271              		.loc 1 76 1 is_stmt 0 view .LVU62
 272 0000 10B5     		push	{r4, lr}
 273              		.cfi_def_cfa_offset 8
 274              		.cfi_offset 4, -8
 275              		.cfi_offset 14, -4
 276              		.loc 1 77 7 view .LVU63
 277 0002 344C     		ldr	r4, .L23
 278 0004 0722     		movs	r2, #7
 279 0006 0221     		movs	r1, #2
 280 0008 2046     		mov	r0, r4
 281 000a FFF7FEFF 		bl	GPIO_PinAFConfig
 282              	.LVL23:
  78:main.c        ****       GPIO_PinAFConfig(GPIOA,GPIO_PinSource3,GPIO_AF_USART2);
 283              		.loc 1 78 7 is_stmt 1 view .LVU64
 284 000e 0722     		movs	r2, #7
 285 0010 0321     		movs	r1, #3
 286 0012 2046     		mov	r0, r4
 287 0014 FFF7FEFF 		bl	GPIO_PinAFConfig
 288              	.LVL24:
  79:main.c        ****       GPIO_Init_Pin(GPIOA,TXD2,GPIO_Speed_100MHz,GPIO_Mode_AF_PP_PU);
 289              		.loc 1 79 7 view .LVU65
 290 0018 1223     		movs	r3, #18
 291 001a 0322     		movs	r2, #3
 292 001c 0421     		movs	r1, #4
 293 001e 2046     		mov	r0, r4
 294 0020 FFF7FEFF 		bl	GPIO_Init_Pin
 295              	.LVL25:
  80:main.c        ****       GPIO_Init_Pin(GPIOA,RXD2,GPIO_Speed_100MHz,GPIO_Mode_AF_PP_PU);
 296              		.loc 1 80 7 view .LVU66
 297 0024 1223     		movs	r3, #18
 298 0026 0322     		movs	r2, #3
 299 0028 0821     		movs	r1, #8
 300 002a 2046     		mov	r0, r4
 301 002c FFF7FEFF 		bl	GPIO_Init_Pin
 302              	.LVL26:
  81:main.c        **** 
  82:main.c        ****       GPIO_PinAFConfig(GPIOA,GPIO_PinSource9,GPIO_AF_USART1);
 303              		.loc 1 82 7 view .LVU67
 304 0030 0722     		movs	r2, #7
 305 0032 0921     		movs	r1, #9
 306 0034 2046     		mov	r0, r4
 307 0036 FFF7FEFF 		bl	GPIO_PinAFConfig
 308              	.LVL27:
  83:main.c        ****       GPIO_PinAFConfig(GPIOA,GPIO_PinSource10,GPIO_AF_USART1);
 309              		.loc 1 83 7 view .LVU68
 310 003a 0722     		movs	r2, #7
 311 003c 0A21     		movs	r1, #10
 312 003e 2046     		mov	r0, r4
 313 0040 FFF7FEFF 		bl	GPIO_PinAFConfig
 314              	.LVL28:
  84:main.c        ****       GPIO_Init_Pin(GPIOA,TXD1,GPIO_Speed_100MHz,GPIO_Mode_AF_PP_PU);
 315              		.loc 1 84 7 view .LVU69
 316 0044 1223     		movs	r3, #18
 317 0046 0322     		movs	r2, #3
 318 0048 4FF40071 		mov	r1, #512
 319 004c 2046     		mov	r0, r4
 320 004e FFF7FEFF 		bl	GPIO_Init_Pin
 321              	.LVL29:
  85:main.c        ****       GPIO_Init_Pin(GPIOA,RXD1,GPIO_Speed_100MHz,GPIO_Mode_AF_PP_PU);
 322              		.loc 1 85 7 view .LVU70
 323 0052 1223     		movs	r3, #18
 324 0054 0322     		movs	r2, #3
 325 0056 4FF48061 		mov	r1, #1024
 326 005a 2046     		mov	r0, r4
 327 005c FFF7FEFF 		bl	GPIO_Init_Pin
 328              	.LVL30:
  86:main.c        **** 
  87:main.c        ****       GPIO_PinAFConfig(GPIOB,GPIO_PinSource10,GPIO_AF_USART3);
 329              		.loc 1 87 7 view .LVU71
 330 0060 1D48     		ldr	r0, .L23+4
 331 0062 0722     		movs	r2, #7
 332 0064 0A21     		movs	r1, #10
 333 0066 FFF7FEFF 		bl	GPIO_PinAFConfig
 334              	.LVL31:
  88:main.c        ****       GPIO_PinAFConfig(GPIOB,GPIO_PinSource11,GPIO_AF_USART3);
 335              		.loc 1 88 7 view .LVU72
 336 006a 1B48     		ldr	r0, .L23+4
 337 006c 0722     		movs	r2, #7
 338 006e 0B21     		movs	r1, #11
 339 0070 FFF7FEFF 		bl	GPIO_PinAFConfig
 340              	.LVL32:
  89:main.c        ****       GPIO_Init_Pin(GPIOB,TXD3,GPIO_Speed_100MHz,GPIO_Mode_AF_PP_PU);
 341              		.loc 1 89 7 view .LVU73
 342 0074 1848     		ldr	r0, .L23+4
 343 0076 1223     		movs	r3, #18
 344 0078 0322     		movs	r2, #3
 345 007a 4FF48061 		mov	r1, #1024
 346 007e FFF7FEFF 		bl	GPIO_Init_Pin
 347              	.LVL33:
  90:main.c        ****       GPIO_Init_Pin(GPIOB,RXD3,GPIO_Speed_100MHz,GPIO_Mode_AF_PP_PU);
 348              		.loc 1 90 7 view .LVU74
 349 0082 1548     		ldr	r0, .L23+4
 350 0084 1223     		movs	r3, #18
 351 0086 0322     		movs	r2, #3
 352 0088 4FF40061 		mov	r1, #2048
 353 008c FFF7FEFF 		bl	GPIO_Init_Pin
 354              	.LVL34:
  91:main.c        **** 
  92:main.c        ****       GPIO_Init_Pin(GPIOF,LED0,GPIO_Speed_100MHz,GPIO_Mode_Out_PP);
 355              		.loc 1 92 7 view .LVU75
 356 0090 1248     		ldr	r0, .L23+8
 357 0092 0123     		movs	r3, #1
 358 0094 0322     		movs	r2, #3
 359 0096 4FF40071 		mov	r1, #512
 360 009a FFF7FEFF 		bl	GPIO_Init_Pin
 361              	.LVL35:
  93:main.c        ****       GPIO_Init_Pin(GPIOF,LED1,GPIO_Speed_100MHz,GPIO_Mode_Out_PP);
 362              		.loc 1 93 7 view .LVU76
 363 009e 0F48     		ldr	r0, .L23+8
 364 00a0 0123     		movs	r3, #1
 365 00a2 0322     		movs	r2, #3
 366 00a4 4FF48061 		mov	r1, #1024
 367 00a8 FFF7FEFF 		bl	GPIO_Init_Pin
 368              	.LVL36:
  94:main.c        ****       GPIO_Init_Pin(GPIOG,TXEN,GPIO_Speed_100MHz,GPIO_Mode_Out_PP);
 369              		.loc 1 94 7 view .LVU77
 370 00ac 0123     		movs	r3, #1
 371 00ae 0322     		movs	r2, #3
 372 00b0 0B48     		ldr	r0, .L23+12
 373 00b2 4FF48071 		mov	r1, #256
 374 00b6 FFF7FEFF 		bl	GPIO_Init_Pin
 375              	.LVL37:
  95:main.c        **** 
  96:main.c        ****       LED_OUT0 = 1;
 376              		.loc 1 96 7 view .LVU78
 377              		.loc 1 96 16 is_stmt 0 view .LVU79
 378 00ba 0A4B     		ldr	r3, .L23+16
 379 00bc 0122     		movs	r2, #1
 380 00be C3F8A422 		str	r2, [r3, #676]
  97:main.c        ****       LED_OUT1 = 1;
 381              		.loc 1 97 7 is_stmt 1 view .LVU80
 382              		.loc 1 97 16 is_stmt 0 view .LVU81
 383 00c2 C3F8A822 		str	r2, [r3, #680]
  98:main.c        ****       TXEN_485 = 0;
 384              		.loc 1 98 7 is_stmt 1 view .LVU82
 385              		.loc 1 98 16 is_stmt 0 view .LVU83
 386 00c6 03F50043 		add	r3, r3, #32768
 387 00ca 0022     		movs	r2, #0
 388 00cc C3F8A022 		str	r2, [r3, #672]
  99:main.c        **** }
 389              		.loc 1 99 1 view .LVU84
 390 00d0 10BD     		pop	{r4, pc}
 391              	.L24:
 392 00d2 00BF     		.align	2
 393              	.L23:
 394 00d4 00000240 		.word	1073872896
 395 00d8 00040240 		.word	1073873920
 396 00dc 00140240 		.word	1073878016
 397 00e0 00180240 		.word	1073879040
 398 00e4 00804242 		.word	1111654400
 399              		.cfi_endproc
 400              	.LFE134:
 402              		.section	.text.NVIC_Configuration,"ax",%progbits
 403              		.align	1
 404              		.global	NVIC_Configuration
 405              		.syntax unified
 406              		.thumb
 407              		.thumb_func
 409              	NVIC_Configuration:
 410              	.LFB135:
 100:main.c        **** 
 101:main.c        **** 
 102:main.c        **** #ifdef VECT_TAB_RAM
 103:main.c        **** /* vector-offset (TBLOFF) from bottom of SRAM. defined in linker script */
 104:main.c        **** extern unsigned int _isr_vectorsram_offs;
 105:main.c        **** void NVIC_Configuration (void)
 106:main.c        **** {
 107:main.c        ****       /* Set the Vector Table base location at 0x20000000 +_isr_vectorsram_offs */
 108:main.c        ****       NVIC_SetVectorTable(NVIC_VectTab_RAM, (unsigned int)&_isr_vectorsram_offs);
 109:main.c        **** }
 110:main.c        **** #else
 111:main.c        **** extern unsigned int _isr_vectorsflash_offs;
 112:main.c        **** void NVIC_Configuration (void)
 113:main.c        **** {
 411              		.loc 1 113 1 is_stmt 1 view -0
 412              		.cfi_startproc
 413              		@ args = 0, pretend = 0, frame = 0
 414              		@ frame_needed = 0, uses_anonymous_args = 0
 415              		@ link register save eliminated.
 114:main.c        ****       /* Set the Vector Table base location at 0x08000000 +_isr_vectorsflash_offs */
 115:main.c        ****       NVIC_SetVectorTable(NVIC_VectTab_FLASH, (unsigned int)&_isr_vectorsflash_offs);
 416              		.loc 1 115 7 view .LVU86
 417 0000 0249     		ldr	r1, .L26
 418 0002 4FF00060 		mov	r0, #134217728
 419 0006 FFF7FEBF 		b	NVIC_SetVectorTable
 420              	.LVL38:
 421              	.L27:
 422 000a 00BF     		.align	2
 423              	.L26:
 424 000c 00000000 		.word	_isr_vectorsflash_offs
 425              		.cfi_endproc
 426              	.LFE135:
 428              		.section	.ramfunc,"ax",%progbits
 429              		.align	1
 430              		.global	SysTick_Handler
 431              		.syntax unified
 432              		.thumb
 433              		.thumb_func
 435              	SysTick_Handler:
 436              	.LFB136:
 116:main.c        **** }
 117:main.c        **** #endif /* VECT_TAB_RAM */
 118:main.c        **** 
 119:main.c        **** 
 120:main.c        **** RAMFUNC void SysTick_Handler (void)
 121:main.c        **** {
 437              		.loc 1 121 1 view -0
 438              		.cfi_startproc
 439              		@ args = 0, pretend = 0, frame = 0
 440              		@ frame_needed = 0, uses_anonymous_args = 0
 441              		@ link register save eliminated.
 122:main.c        ****       static unsigned short cnt = 0;
 442              		.loc 1 122 7 view .LVU88
 123:main.c        ****       static unsigned char flip = 0;
 443              		.loc 1 123 7 view .LVU89
 124:main.c        ****       cnt++;
 444              		.loc 1 124 7 view .LVU90
 445              		.loc 1 124 10 is_stmt 0 view .LVU91
 446 0000 204A     		ldr	r2, .L45
 447 0002 1388     		ldrh	r3, [r2]
 448 0004 0133     		adds	r3, r3, #1
 449 0006 9BB2     		uxth	r3, r3
 125:main.c        ****       if (cnt >= 500) {
 450              		.loc 1 125 7 is_stmt 1 view .LVU92
 451              		.loc 1 125 10 is_stmt 0 view .LVU93
 452 0008 B3F5FA7F 		cmp	r3, #500
 453 000c 2AD2     		bcs	.L29
 124:main.c        ****       cnt++;
 454              		.loc 1 124 10 view .LVU94
 455 000e 1380     		strh	r3, [r2]	@ movhi
 456              	.L30:
 126:main.c        ****          cnt = 0;
 127:main.c        ****          /* alive sign */
 128:main.c        ****          if (flip) {
 129:main.c        ****             time_led = ON;
 130:main.c        ****          } else {
 131:main.c        ****             time_led = OFF;
 132:main.c        ****          }
 133:main.c        ****       	 flip = !flip;
 134:main.c        ****       }
 135:main.c        ****       tick++;
 457              		.loc 1 135 7 is_stmt 1 view .LVU95
 458              		.loc 1 135 11 is_stmt 0 view .LVU96
 459 0010 1D4A     		ldr	r2, .L45+4
 460 0012 1388     		ldrh	r3, [r2]
 461 0014 0133     		adds	r3, r3, #1
 462 0016 9BB2     		uxth	r3, r3
 463 0018 1380     		strh	r3, [r2]	@ movhi
 136:main.c        ****       jiffes++;
 464              		.loc 1 136 7 is_stmt 1 view .LVU97
 465              		.loc 1 136 13 is_stmt 0 view .LVU98
 466 001a 1C4A     		ldr	r2, .L45+8
 467 001c 1388     		ldrh	r3, [r2]
 468 001e 0133     		adds	r3, r3, #1
 469 0020 9BB2     		uxth	r3, r3
 470 0022 1380     		strh	r3, [r2]	@ movhi
 137:main.c        ****       if (rxcnt1) rxck1++;
 471              		.loc 1 137 7 is_stmt 1 view .LVU99
 472              		.loc 1 137 11 is_stmt 0 view .LVU100
 473 0024 1A4B     		ldr	r3, .L45+12
 474 0026 1B88     		ldrh	r3, [r3]
 475 0028 9BB2     		uxth	r3, r3
 476              		.loc 1 137 10 view .LVU101
 477 002a 23B1     		cbz	r3, .L33
 478              		.loc 1 137 19 is_stmt 1 discriminator 1 view .LVU102
 479              		.loc 1 137 24 is_stmt 0 discriminator 1 view .LVU103
 480 002c 194A     		ldr	r2, .L45+16
 481 002e 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 482 0030 0133     		adds	r3, r3, #1
 483 0032 DBB2     		uxtb	r3, r3
 484 0034 1370     		strb	r3, [r2]
 485              	.L33:
 138:main.c        ****       if (rxcnt2) rxck2++;
 486              		.loc 1 138 7 is_stmt 1 view .LVU104
 487              		.loc 1 138 11 is_stmt 0 view .LVU105
 488 0036 184B     		ldr	r3, .L45+20
 489 0038 1B88     		ldrh	r3, [r3]
 490 003a 9BB2     		uxth	r3, r3
 491              		.loc 1 138 10 view .LVU106
 492 003c 23B1     		cbz	r3, .L34
 493              		.loc 1 138 19 is_stmt 1 discriminator 1 view .LVU107
 494              		.loc 1 138 24 is_stmt 0 discriminator 1 view .LVU108
 495 003e 174A     		ldr	r2, .L45+24
 496 0040 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 497 0042 0133     		adds	r3, r3, #1
 498 0044 DBB2     		uxtb	r3, r3
 499 0046 1370     		strb	r3, [r2]
 500              	.L34:
 139:main.c        ****       if (rxcnt3) rxck3++;
 501              		.loc 1 139 7 is_stmt 1 view .LVU109
 502              		.loc 1 139 11 is_stmt 0 view .LVU110
 503 0048 154B     		ldr	r3, .L45+28
 504 004a 1B88     		ldrh	r3, [r3]
 505 004c 9BB2     		uxth	r3, r3
 506              		.loc 1 139 10 view .LVU111
 507 004e 23B1     		cbz	r3, .L35
 508              		.loc 1 139 19 is_stmt 1 discriminator 1 view .LVU112
 509              		.loc 1 139 24 is_stmt 0 discriminator 1 view .LVU113
 510 0050 144A     		ldr	r2, .L45+32
 511 0052 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 512 0054 0133     		adds	r3, r3, #1
 513 0056 DBB2     		uxtb	r3, r3
 514 0058 1370     		strb	r3, [r2]
 515              	.L35:
 140:main.c        ****       audio_delay++;
 516              		.loc 1 140 7 is_stmt 1 view .LVU114
 517              		.loc 1 140 18 is_stmt 0 view .LVU115
 518 005a 134A     		ldr	r2, .L45+36
 519 005c 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 520 005e 0133     		adds	r3, r3, #1
 521 0060 1370     		strb	r3, [r2]
 141:main.c        **** }
 522              		.loc 1 141 1 view .LVU116
 523 0062 7047     		bx	lr
 524              	.L29:
 126:main.c        ****          /* alive sign */
 525              		.loc 1 126 10 is_stmt 1 view .LVU117
 126:main.c        ****          /* alive sign */
 526              		.loc 1 126 14 is_stmt 0 view .LVU118
 527 0064 0023     		movs	r3, #0
 528 0066 1380     		strh	r3, [r2]	@ movhi
 128:main.c        ****             time_led = ON;
 529              		.loc 1 128 10 is_stmt 1 view .LVU119
 128:main.c        ****             time_led = ON;
 530              		.loc 1 128 14 is_stmt 0 view .LVU120
 531 0068 104A     		ldr	r2, .L45+40
 532 006a 1149     		ldr	r1, .L45+44
 533 006c 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 128:main.c        ****             time_led = ON;
 534              		.loc 1 128 13 view .LVU121
 535 006e 33B1     		cbz	r3, .L31
 129:main.c        ****          } else {
 536              		.loc 1 129 13 is_stmt 1 view .LVU122
 129:main.c        ****          } else {
 537              		.loc 1 129 22 is_stmt 0 view .LVU123
 538 0070 0120     		movs	r0, #1
 539 0072 0870     		strb	r0, [r1]
 540              	.L32:
 133:main.c        ****       }
 541              		.loc 1 133 9 is_stmt 1 view .LVU124
 133:main.c        ****       }
 542              		.loc 1 133 16 is_stmt 0 view .LVU125
 543 0074 B3FA83F3 		clz	r3, r3
 544 0078 5B09     		lsrs	r3, r3, #5
 545 007a 1370     		strb	r3, [r2]
 546 007c C8E7     		b	.L30
 547              	.L31:
 131:main.c        ****          }
 548              		.loc 1 131 13 is_stmt 1 view .LVU126
 131:main.c        ****          }
 549              		.loc 1 131 22 is_stmt 0 view .LVU127
 550 007e 0B70     		strb	r3, [r1]
 551 0080 F8E7     		b	.L32
 552              	.L46:
 553 0082 00BF     		.align	2
 554              	.L45:
 555 0084 00000000 		.word	.LANCHOR1
 556 0088 00000000 		.word	.LANCHOR4
 557 008c 00000000 		.word	.LANCHOR0
 558 0090 00000000 		.word	rxcnt1
 559 0094 00000000 		.word	rxck1
 560 0098 00000000 		.word	rxcnt2
 561 009c 00000000 		.word	rxck2
 562 00a0 00000000 		.word	rxcnt3
 563 00a4 00000000 		.word	rxck3
 564 00a8 00000000 		.word	audio_delay
 565 00ac 00000000 		.word	.LANCHOR2
 566 00b0 00000000 		.word	.LANCHOR3
 567              		.cfi_endproc
 568              	.LFE136:
 570              		.section	.text.watch_dog_init,"ax",%progbits
 571              		.align	1
 572              		.global	watch_dog_init
 573              		.syntax unified
 574              		.thumb
 575              		.thumb_func
 577              	watch_dog_init:
 578              	.LFB137:
 142:main.c        **** 
 143:main.c        **** 
 144:main.c        **** void watch_dog_init (void)
 145:main.c        **** {
 579              		.loc 1 145 1 is_stmt 1 view -0
 580              		.cfi_startproc
 581              		@ args = 0, pretend = 0, frame = 0
 582              		@ frame_needed = 0, uses_anonymous_args = 0
 146:main.c        ****       /* Enable write access to IWDG_PR and IWDG_RLR registers */
 147:main.c        ****       IWDG_WriteAccessCmd(IWDG_WriteAccess_Enable);
 583              		.loc 1 147 7 view .LVU129
 145:main.c        ****       /* Enable write access to IWDG_PR and IWDG_RLR registers */
 584              		.loc 1 145 1 is_stmt 0 view .LVU130
 585 0000 08B5     		push	{r3, lr}
 586              		.cfi_def_cfa_offset 8
 587              		.cfi_offset 3, -8
 588              		.cfi_offset 14, -4
 589              		.loc 1 147 7 view .LVU131
 590 0002 45F25550 		movw	r0, #21845
 591 0006 FFF7FEFF 		bl	IWDG_WriteAccessCmd
 592              	.LVL39:
 148:main.c        ****       /* IWDG counter clock: LSI/32 */
 149:main.c        ****       IWDG_SetPrescaler(IWDG_Prescaler_32);
 593              		.loc 1 149 7 is_stmt 1 view .LVU132
 594 000a 0320     		movs	r0, #3
 595 000c FFF7FEFF 		bl	IWDG_SetPrescaler
 596              	.LVL40:
 150:main.c        ****       /* Set counter reload value to obtain 250ms IWDG TimeOut. */
 151:main.c        ****       IWDG_SetReload(2048);
 597              		.loc 1 151 7 view .LVU133
 598 0010 4FF40060 		mov	r0, #2048
 599 0014 FFF7FEFF 		bl	IWDG_SetReload
 600              	.LVL41:
 152:main.c        ****       /* Reload IWDG counter */
 153:main.c        ****       IWDG_ReloadCounter();
 601              		.loc 1 153 7 view .LVU134
 602 0018 FFF7FEFF 		bl	IWDG_ReloadCounter
 603              	.LVL42:
 154:main.c        ****       /* Enable IWDG (the LSI oscillator will be enabled by hardware) */
 155:main.c        ****       IWDG_Enable();
 604              		.loc 1 155 7 view .LVU135
 156:main.c        **** }
 605              		.loc 1 156 1 is_stmt 0 view .LVU136
 606 001c BDE80840 		pop	{r3, lr}
 607              		.cfi_restore 14
 608              		.cfi_restore 3
 609              		.cfi_def_cfa_offset 0
 155:main.c        **** }
 610              		.loc 1 155 7 view .LVU137
 611 0020 FFF7FEBF 		b	IWDG_Enable
 612              	.LVL43:
 613              		.cfi_endproc
 614              	.LFE137:
 616              		.section	.rodata.tick_process.str1.1,"aMS",%progbits,1
 617              	.LC0:
 618 0000 566F6C75 		.ascii	"Volume: %2d \000"
 618      6D653A20 
 618      25326420 
 618      00
 619              	.LC1:
 620 000d 54505F58 		.ascii	"TP_X: %3d TP_Y: %3d \000"
 620      3A202533 
 620      64205450 
 620      5F593A20 
 620      25336420 
 621              	.LC2:
 622 0022 63312074 		.ascii	"c1 touched\000"
 622      6F756368 
 622      656400
 623              	.LC3:
 624 002d 63322074 		.ascii	"c2 touched\000"
 624      6F756368 
 624      656400
 625              	.LC4:
 626 0038 63332074 		.ascii	"c3 touched\000"
 626      6F756368 
 626      656400
 627              	.LC5:
 628 0043 72312074 		.ascii	"r1 touched\000"
 628      6F756368 
 628      656400
 629              	.LC6:
 630 004e 72322074 		.ascii	"r2 touched\000"
 630      6F756368 
 630      656400
 631              		.section	.text.tick_process,"ax",%progbits
 632              		.align	1
 633              		.global	tick_process
 634              		.syntax unified
 635              		.thumb
 636              		.thumb_func
 638              	tick_process:
 639              	.LFB138:
 157:main.c        **** 
 158:main.c        **** 
 159:main.c        **** void tick_process (void)
 160:main.c        **** {
 640              		.loc 1 160 1 is_stmt 1 view -0
 641              		.cfi_startproc
 642              		@ args = 0, pretend = 0, frame = 0
 643              		@ frame_needed = 0, uses_anonymous_args = 0
 161:main.c        ****       /* Reload IWDG counter */
 162:main.c        ****       IWDG_ReloadCounter();
 644              		.loc 1 162 7 view .LVU139
 160:main.c        ****       /* Reload IWDG counter */
 645              		.loc 1 160 1 is_stmt 0 view .LVU140
 646 0000 37B5     		push	{r0, r1, r2, r4, r5, lr}
 647              		.cfi_def_cfa_offset 24
 648              		.cfi_offset 4, -12
 649              		.cfi_offset 5, -8
 650              		.cfi_offset 14, -4
 651              		.loc 1 162 7 view .LVU141
 652 0002 FFF7FEFF 		bl	IWDG_ReloadCounter
 653              	.LVL44:
 163:main.c        ****       read_key = key_read();
 654              		.loc 1 163 7 is_stmt 1 view .LVU142
 655              		.loc 1 163 18 is_stmt 0 view .LVU143
 656 0006 FFF7FEFF 		bl	key_read
 657              	.LVL45:
 658              		.loc 1 163 16 view .LVU144
 659 000a 7A4C     		ldr	r4, .L120
 164:main.c        ****       if (read_key != old_key) {
 660              		.loc 1 164 20 view .LVU145
 661 000c 7A4A     		ldr	r2, .L120+4
 163:main.c        ****       read_key = key_read();
 662              		.loc 1 163 16 view .LVU146
 663 000e 2070     		strb	r0, [r4]
 664              		.loc 1 164 7 is_stmt 1 view .LVU147
 665              		.loc 1 164 20 is_stmt 0 view .LVU148
 666 0010 2178     		ldrb	r1, [r4]	@ zero_extendqisi2
 667 0012 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 668              		.loc 1 164 10 view .LVU149
 669 0014 9942     		cmp	r1, r3
 670 0016 7CD0     		beq	.L50
 165:main.c        ****       	  old_key = read_key;
 671              		.loc 1 165 10 is_stmt 1 view .LVU150
 672              		.loc 1 165 18 is_stmt 0 view .LVU151
 673 0018 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 674 001a DBB2     		uxtb	r3, r3
 675 001c 1370     		strb	r3, [r2]
 166:main.c        ****       	  //key...
 167:main.c        ****       	  //TP_Drow_Touch_Point(old_x,old_y,background_color);
 168:main.c        ****       	  if (read_key & K_UP) {
 676              		.loc 1 168 10 is_stmt 1 view .LVU152
 677              		.loc 1 168 23 is_stmt 0 view .LVU153
 678 001e 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 679              		.loc 1 168 13 view .LVU154
 680 0020 1807     		lsls	r0, r3, #28
 681 0022 1FD5     		bpl	.L51
 169:main.c        ****       	     if (my > 5) my -= 5;else my = 0;
 682              		.loc 1 169 13 is_stmt 1 view .LVU155
 683              		.loc 1 169 20 is_stmt 0 view .LVU156
 684 0024 754B     		ldr	r3, .L120+8
 685 0026 1A88     		ldrh	r2, [r3]
 686 0028 12B2     		sxth	r2, r2
 687              		.loc 1 169 16 view .LVU157
 688 002a 052A     		cmp	r2, #5
 689              		.loc 1 169 25 is_stmt 1 view .LVU158
 690              		.loc 1 169 28 is_stmt 0 view .LVU159
 691 002c C3BF     		ittte	gt
 692 002e 1A88     		ldrhgt	r2, [r3]
 693 0030 053A     		subgt	r2, r2, #5
 694 0032 12B2     		sxthgt	r2, r2
 695              		.loc 1 169 38 is_stmt 1 view .LVU160
 696              		.loc 1 169 41 is_stmt 0 view .LVU161
 697 0034 0022     		movle	r2, #0
 698 0036 1A80     		strh	r2, [r3]	@ movhi
 170:main.c        ****       	     old_y = my;
 699              		.loc 1 170 13 is_stmt 1 view .LVU162
 700              		.loc 1 170 19 is_stmt 0 view .LVU163
 701 0038 1A88     		ldrh	r2, [r3]
 702 003a 714B     		ldr	r3, .L120+12
 703 003c 1A80     		strh	r2, [r3]	@ movhi
 171:main.c        ****       	     volume++;
 704              		.loc 1 171 13 is_stmt 1 view .LVU164
 705              		.loc 1 171 19 is_stmt 0 view .LVU165
 706 003e 714B     		ldr	r3, .L120+16
 707 0040 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 708 0042 0132     		adds	r2, r2, #1
 709 0044 D2B2     		uxtb	r2, r2
 710 0046 1A70     		strb	r2, [r3]
 172:main.c        ****       	     if (volume >= 63) volume = 63;
 711              		.loc 1 172 13 is_stmt 1 view .LVU166
 712              		.loc 1 172 24 is_stmt 0 view .LVU167
 713 0048 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 714              		.loc 1 172 16 view .LVU168
 715 004a 3E2A     		cmp	r2, #62
 716              		.loc 1 172 31 is_stmt 1 view .LVU169
 717              		.loc 1 172 38 is_stmt 0 view .LVU170
 718 004c 84BF     		itt	hi
 719 004e 3F22     		movhi	r2, #63
 720 0050 1A70     		strbhi	r2, [r3]
 173:main.c        ****       	     volume_flag = 1;
 721              		.loc 1 173 13 is_stmt 1 view .LVU171
 722              		.loc 1 173 25 is_stmt 0 view .LVU172
 723 0052 6D4A     		ldr	r2, .L120+20
 724 0054 0121     		movs	r1, #1
 725 0056 1170     		strb	r1, [r2]
 174:main.c        ****       	     lcd_printf(20,28,"Volume: %2d ",volume);
 726              		.loc 1 174 13 is_stmt 1 view .LVU173
 727 0058 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 728 005a 6C4A     		ldr	r2, .L120+24
 729 005c 1C21     		movs	r1, #28
 730 005e 1420     		movs	r0, #20
 731 0060 FFF7FEFF 		bl	lcd_printf
 732              	.LVL46:
 733              	.L51:
 175:main.c        ****       	  }
 176:main.c        ****       	  if (read_key & K_DOWN) {
 734              		.loc 1 176 10 view .LVU174
 735              		.loc 1 176 23 is_stmt 0 view .LVU175
 736 0064 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 737              		.loc 1 176 13 view .LVU176
 738 0066 9907     		lsls	r1, r3, #30
 739 0068 24D5     		bpl	.L55
 177:main.c        ****       	     if (my < (maxy - 6)) my += 5;else my = maxy - 1;
 740              		.loc 1 177 13 is_stmt 1 view .LVU177
 741              		.loc 1 177 20 is_stmt 0 view .LVU178
 742 006a 644A     		ldr	r2, .L120+8
 743              		.loc 1 177 28 view .LVU179
 744 006c 684B     		ldr	r3, .L120+28
 745              		.loc 1 177 20 view .LVU180
 746 006e 1188     		ldrh	r1, [r2]
 747              		.loc 1 177 28 view .LVU181
 748 0070 1B88     		ldrh	r3, [r3]
 749              		.loc 1 177 20 view .LVU182
 750 0072 09B2     		sxth	r1, r1
 751              		.loc 1 177 28 view .LVU183
 752 0074 981F     		subs	r0, r3, #6
 753              		.loc 1 177 16 view .LVU184
 754 0076 8142     		cmp	r1, r0
 755              		.loc 1 177 34 is_stmt 1 view .LVU185
 756              		.loc 1 177 37 is_stmt 0 view .LVU186
 757 0078 B6BF     		itet	lt
 758 007a 1388     		ldrhlt	r3, [r2]
 759              		.loc 1 177 57 view .LVU187
 760 007c 03F1FF33 		addge	r3, r3, #-1
 761              		.loc 1 177 37 view .LVU188
 762 0080 0533     		addlt	r3, r3, #5
 763              		.loc 1 177 47 is_stmt 1 view .LVU189
 764              		.loc 1 177 57 is_stmt 0 view .LVU190
 765 0082 1BB2     		sxth	r3, r3
 766              		.loc 1 177 50 view .LVU191
 767 0084 1380     		strh	r3, [r2]	@ movhi
 178:main.c        ****       	     old_y = my;
 768              		.loc 1 178 13 is_stmt 1 view .LVU192
 769              		.loc 1 178 19 is_stmt 0 view .LVU193
 770 0086 5E4B     		ldr	r3, .L120+12
 771 0088 1288     		ldrh	r2, [r2]
 772 008a 1A80     		strh	r2, [r3]	@ movhi
 179:main.c        ****       	     if (volume) volume--;else volume = 0;
 773              		.loc 1 179 13 is_stmt 1 view .LVU194
 774              		.loc 1 179 17 is_stmt 0 view .LVU195
 775 008c 5D4B     		ldr	r3, .L120+16
 776 008e 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 777              		.loc 1 179 16 view .LVU196
 778 0090 02F0FF01 		and	r1, r2, #255
 779 0094 002A     		cmp	r2, #0
 780 0096 00F08980 		beq	.L58
 781              		.loc 1 179 25 is_stmt 1 discriminator 1 view .LVU197
 782              		.loc 1 179 31 is_stmt 0 discriminator 1 view .LVU198
 783 009a 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 784 009c 013A     		subs	r2, r2, #1
 785 009e D2B2     		uxtb	r2, r2
 786 00a0 1A70     		strb	r2, [r3]
 787              	.L59:
 180:main.c        ****       	     volume_flag = 1;
 788              		.loc 1 180 13 is_stmt 1 view .LVU199
 789              		.loc 1 180 25 is_stmt 0 view .LVU200
 790 00a2 594A     		ldr	r2, .L120+20
 791 00a4 0121     		movs	r1, #1
 792 00a6 1170     		strb	r1, [r2]
 181:main.c        ****       	     lcd_printf(20,28,"Volume: %2d ",volume);
 793              		.loc 1 181 13 is_stmt 1 view .LVU201
 794 00a8 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 795 00aa 584A     		ldr	r2, .L120+24
 796 00ac 1C21     		movs	r1, #28
 797 00ae 1420     		movs	r0, #20
 798 00b0 FFF7FEFF 		bl	lcd_printf
 799              	.LVL47:
 800              	.L55:
 182:main.c        ****       	  }
 183:main.c        ****       	  if (read_key & K_RIGHT) {
 801              		.loc 1 183 10 view .LVU202
 802              		.loc 1 183 23 is_stmt 0 view .LVU203
 803 00b4 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 804              		.loc 1 183 13 view .LVU204
 805 00b6 DA07     		lsls	r2, r3, #31
 806 00b8 16D5     		bpl	.L60
 184:main.c        ****       	     if (mx < (maxx - 6)) mx += 5;else mx = maxx - 1;
 807              		.loc 1 184 13 is_stmt 1 view .LVU205
 808              		.loc 1 184 20 is_stmt 0 view .LVU206
 809 00ba 564A     		ldr	r2, .L120+32
 810              		.loc 1 184 28 view .LVU207
 811 00bc 564B     		ldr	r3, .L120+36
 812              		.loc 1 184 20 view .LVU208
 813 00be 1188     		ldrh	r1, [r2]
 814              		.loc 1 184 28 view .LVU209
 815 00c0 1B88     		ldrh	r3, [r3]
 816              		.loc 1 184 20 view .LVU210
 817 00c2 09B2     		sxth	r1, r1
 818              		.loc 1 184 28 view .LVU211
 819 00c4 981F     		subs	r0, r3, #6
 820              		.loc 1 184 16 view .LVU212
 821 00c6 8142     		cmp	r1, r0
 822              		.loc 1 184 34 is_stmt 1 view .LVU213
 823              		.loc 1 184 37 is_stmt 0 view .LVU214
 824 00c8 B6BF     		itet	lt
 825 00ca 1388     		ldrhlt	r3, [r2]
 826              		.loc 1 184 57 view .LVU215
 827 00cc 03F1FF33 		addge	r3, r3, #-1
 828              		.loc 1 184 37 view .LVU216
 829 00d0 0533     		addlt	r3, r3, #5
 830              		.loc 1 184 47 is_stmt 1 view .LVU217
 831              		.loc 1 184 57 is_stmt 0 view .LVU218
 832 00d2 1BB2     		sxth	r3, r3
 833              		.loc 1 184 50 view .LVU219
 834 00d4 1380     		strh	r3, [r2]	@ movhi
 185:main.c        ****       	     old_x = mx;
 835              		.loc 1 185 13 is_stmt 1 view .LVU220
 836              		.loc 1 185 19 is_stmt 0 view .LVU221
 837 00d6 514B     		ldr	r3, .L120+40
 838 00d8 1288     		ldrh	r2, [r2]
 839 00da 1A80     		strh	r2, [r3]	@ movhi
 186:main.c        ****              if (play_audio == 0) {
 840              		.loc 1 186 14 is_stmt 1 view .LVU222
 841              		.loc 1 186 29 is_stmt 0 view .LVU223
 842 00dc 504B     		ldr	r3, .L120+44
 843 00de 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 844              		.loc 1 186 17 view .LVU224
 845 00e0 002A     		cmp	r2, #0
 846 00e2 65D1     		bne	.L63
 187:main.c        ****               	 play_audio = 1;
 847              		.loc 1 187 17 is_stmt 1 view .LVU225
 848              		.loc 1 187 28 is_stmt 0 view .LVU226
 849 00e4 0122     		movs	r2, #1
 850 00e6 1A70     		strb	r2, [r3]
 851              	.L60:
 188:main.c        ****              } else {
 189:main.c        ****              	 play_key |= 0x02;
 190:main.c        ****              }
 191:main.c        ****       	  }
 192:main.c        ****       	  if (read_key & K_LEFT) {
 852              		.loc 1 192 10 is_stmt 1 view .LVU227
 853              		.loc 1 192 23 is_stmt 0 view .LVU228
 854 00e8 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 855              		.loc 1 192 13 view .LVU229
 856 00ea 5B07     		lsls	r3, r3, #29
 857 00ec 11D5     		bpl	.L50
 193:main.c        ****       	     if (mx > 5) mx -= 5;else mx = 0;
 858              		.loc 1 193 13 is_stmt 1 view .LVU230
 859              		.loc 1 193 20 is_stmt 0 view .LVU231
 860 00ee 494B     		ldr	r3, .L120+32
 861 00f0 1A88     		ldrh	r2, [r3]
 862 00f2 12B2     		sxth	r2, r2
 863              		.loc 1 193 16 view .LVU232
 864 00f4 052A     		cmp	r2, #5
 865              		.loc 1 193 25 is_stmt 1 view .LVU233
 866              		.loc 1 193 28 is_stmt 0 view .LVU234
 867 00f6 C3BF     		ittte	gt
 868 00f8 1A88     		ldrhgt	r2, [r3]
 869 00fa 053A     		subgt	r2, r2, #5
 870 00fc 12B2     		sxthgt	r2, r2
 871              		.loc 1 193 38 is_stmt 1 view .LVU235
 872              		.loc 1 193 41 is_stmt 0 view .LVU236
 873 00fe 0022     		movle	r2, #0
 874 0100 1A80     		strh	r2, [r3]	@ movhi
 194:main.c        ****       	     old_x = mx;
 875              		.loc 1 194 13 is_stmt 1 view .LVU237
 876              		.loc 1 194 19 is_stmt 0 view .LVU238
 877 0102 1A88     		ldrh	r2, [r3]
 878 0104 454B     		ldr	r3, .L120+40
 879 0106 1A80     		strh	r2, [r3]	@ movhi
 195:main.c        ****              play_key |= 0x04;
 880              		.loc 1 195 14 is_stmt 1 view .LVU239
 881              		.loc 1 195 23 is_stmt 0 view .LVU240
 882 0108 464A     		ldr	r2, .L120+48
 883 010a 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 884 010c 43F00403 		orr	r3, r3, #4
 885 0110 1370     		strb	r3, [r2]
 886              	.L50:
 196:main.c        ****       	  }
 197:main.c        ****       	  //TP_Drow_Touch_Point(mx,my,YELLOW);
 198:main.c        ****       }
 199:main.c        ****       serial_check();
 887              		.loc 1 199 7 is_stmt 1 view .LVU241
 888 0112 FFF7FEFF 		bl	serial_check
 889              	.LVL48:
 200:main.c        ****       TP_Scan(0);
 890              		.loc 1 200 7 view .LVU242
 891 0116 0020     		movs	r0, #0
 892 0118 FFF7FEFF 		bl	TP_Scan
 893              	.LVL49:
 201:main.c        ****       if ((tp_dev.sta & 0xC0) == TP_CATH_PRES) {
 894              		.loc 1 201 7 view .LVU243
 895              		.loc 1 201 18 is_stmt 0 view .LVU244
 896 011c 424B     		ldr	r3, .L120+52
 897 011e 1A7D     		ldrb	r2, [r3, #20]	@ zero_extendqisi2
 898              		.loc 1 201 10 view .LVU245
 899 0120 02F0C001 		and	r1, r2, #192
 900 0124 4029     		cmp	r1, #64
 901 0126 40F0B980 		bne	.L68
 202:main.c        ****          tp_dev.sta &= ~(TP_CATH_PRES);
 902              		.loc 1 202 10 is_stmt 1 view .LVU246
 203:main.c        ****          pen_x = tp_dev.x[0];
 903              		.loc 1 203 16 is_stmt 0 view .LVU247
 904 012a 404D     		ldr	r5, .L120+56
 204:main.c        ****          pen_y = tp_dev.y[0];
 905              		.loc 1 204 16 view .LVU248
 906 012c 404C     		ldr	r4, .L120+60
 202:main.c        ****          tp_dev.sta &= ~(TP_CATH_PRES);
 907              		.loc 1 202 21 view .LVU249
 908 012e 22F04002 		bic	r2, r2, #64
 909 0132 1A75     		strb	r2, [r3, #20]
 203:main.c        ****          pen_x = tp_dev.x[0];
 910              		.loc 1 203 10 is_stmt 1 view .LVU250
 203:main.c        ****          pen_x = tp_dev.x[0];
 911              		.loc 1 203 26 is_stmt 0 view .LVU251
 912 0134 B3F90020 		ldrsh	r2, [r3]
 913              		.loc 1 204 26 view .LVU252
 914 0138 B3F90A30 		ldrsh	r3, [r3, #10]
 203:main.c        ****          pen_x = tp_dev.x[0];
 915              		.loc 1 203 16 view .LVU253
 916 013c 2A80     		strh	r2, [r5]	@ movhi
 917              		.loc 1 204 10 is_stmt 1 view .LVU254
 918              		.loc 1 204 16 is_stmt 0 view .LVU255
 919 013e 2380     		strh	r3, [r4]	@ movhi
 205:main.c        ****          lcd_printf(1,1,"TP_X: %3d TP_Y: %3d ",pen_x,pen_y);
 920              		.loc 1 205 10 is_stmt 1 view .LVU256
 921 0140 2B88     		ldrh	r3, [r5]
 922 0142 2288     		ldrh	r2, [r4]
 923 0144 0121     		movs	r1, #1
 924 0146 12B2     		sxth	r2, r2
 925 0148 0092     		str	r2, [sp]
 926 014a 1BB2     		sxth	r3, r3
 927 014c 394A     		ldr	r2, .L120+64
 928 014e 0846     		mov	r0, r1
 929 0150 FFF7FEFF 		bl	lcd_printf
 930              	.LVL50:
 206:main.c        ****          //set_pixel(pen_x,pen_y,foreground_color);
 207:main.c        **** 	 if(0<pen_x && pen_x<92){ //c1, 
 931              		.loc 1 207 3 view .LVU257
 932              		.loc 1 207 7 is_stmt 0 view .LVU258
 933 0154 2B88     		ldrh	r3, [r5]
 934 0156 1BB2     		sxth	r3, r3
 935              		.loc 1 207 5 view .LVU259
 936 0158 002B     		cmp	r3, #0
 937 015a 2FDD     		ble	.L69
 938              		.loc 1 207 22 discriminator 1 view .LVU260
 939 015c 2B88     		ldrh	r3, [r5]
 940 015e 1BB2     		sxth	r3, r3
 941              		.loc 1 207 14 discriminator 1 view .LVU261
 942 0160 5B2B     		cmp	r3, #91
 943 0162 2BDC     		bgt	.L69
 208:main.c        **** 		if(374<pen_y && pen_y<466){
 944              		.loc 1 208 3 is_stmt 1 view .LVU262
 945              		.loc 1 208 9 is_stmt 0 view .LVU263
 946 0164 2388     		ldrh	r3, [r4]
 947 0166 1BB2     		sxth	r3, r3
 948              		.loc 1 208 5 view .LVU264
 949 0168 B3F5BB7F 		cmp	r3, #374
 950 016c 40F39680 		ble	.L68
 951              		.loc 1 208 24 discriminator 1 view .LVU265
 952 0170 2388     		ldrh	r3, [r4]
 953 0172 1BB2     		sxth	r3, r3
 954              		.loc 1 208 16 discriminator 1 view .LVU266
 955 0174 B3F5E97F 		cmp	r3, #466
 956 0178 80F29080 		bge	.L68
 209:main.c        **** 			lcd_printf(25,2,"c1 touched");
 957              		.loc 1 209 4 is_stmt 1 view .LVU267
 958 017c 2E4A     		ldr	r2, .L120+68
 959 017e 0221     		movs	r1, #2
 960 0180 1920     		movs	r0, #25
 961 0182 FFF7FEFF 		bl	lcd_printf
 962              	.LVL51:
 210:main.c        **** 			if (mx > 5) mx -= 5;else mx = 0;
 963              		.loc 1 210 4 view .LVU268
 964              		.loc 1 210 11 is_stmt 0 view .LVU269
 965 0186 234B     		ldr	r3, .L120+32
 966 0188 1A88     		ldrh	r2, [r3]
 967 018a 12B2     		sxth	r2, r2
 968              		.loc 1 210 7 view .LVU270
 969 018c 052A     		cmp	r2, #5
 970              		.loc 1 210 16 is_stmt 1 view .LVU271
 971              		.loc 1 210 19 is_stmt 0 view .LVU272
 972 018e C3BF     		ittte	gt
 973 0190 1A88     		ldrhgt	r2, [r3]
 974 0192 053A     		subgt	r2, r2, #5
 975 0194 12B2     		sxthgt	r2, r2
 976              		.loc 1 210 29 is_stmt 1 view .LVU273
 977              		.loc 1 210 32 is_stmt 0 view .LVU274
 978 0196 0022     		movle	r2, #0
 979 0198 1A80     		strh	r2, [r3]	@ movhi
 211:main.c        **** 			old_x = mx;
 980              		.loc 1 211 4 is_stmt 1 view .LVU275
 981              		.loc 1 211 10 is_stmt 0 view .LVU276
 982 019a 1A88     		ldrh	r2, [r3]
 983 019c 1F4B     		ldr	r3, .L120+40
 984 019e 1A80     		strh	r2, [r3]	@ movhi
 212:main.c        **** 			play_key |= 0x04;
 985              		.loc 1 212 4 is_stmt 1 view .LVU277
 986              		.loc 1 212 13 is_stmt 0 view .LVU278
 987 01a0 204A     		ldr	r2, .L120+48
 988 01a2 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 989 01a4 43F00403 		orr	r3, r3, #4
 990              	.L118:
 213:main.c        **** 		}
 214:main.c        **** 	}
 215:main.c        **** 	else if(95<pen_x && pen_x<187){ //c2, /
 216:main.c        **** 		if(374<pen_y && pen_y<466){
 217:main.c        **** 			lcd_printf(25,2,"c2 touched");
 218:main.c        **** 			play_key |= 0x01;
 219:main.c        **** 		}
 220:main.c        **** 	}
 221:main.c        **** 	else if(190<pen_x && pen_x<282){ //c3, 
 222:main.c        **** 		if(374<pen_y && pen_y<466){
 223:main.c        **** 			lcd_printf(25,2,"c3 touched");
 224:main.c        **** 			if (mx < (maxx - 6)) mx += 5;else mx = maxx - 1;
 225:main.c        **** 			old_x = mx;
 226:main.c        **** 			if (play_audio == 0) {
 227:main.c        **** 				play_audio = 1;
 228:main.c        **** 			} else {
 229:main.c        **** 				play_key |= 0x02;
 991              		.loc 1 229 14 view .LVU279
 992 01a8 1370     		strb	r3, [r2]
 993 01aa 77E0     		b	.L68
 994              	.L58:
 179:main.c        ****       	     volume_flag = 1;
 995              		.loc 1 179 39 is_stmt 1 discriminator 2 view .LVU280
 179:main.c        ****       	     volume_flag = 1;
 996              		.loc 1 179 46 is_stmt 0 discriminator 2 view .LVU281
 997 01ac 1970     		strb	r1, [r3]
 998 01ae 78E7     		b	.L59
 999              	.L63:
 189:main.c        ****              }
 1000              		.loc 1 189 16 is_stmt 1 view .LVU282
 189:main.c        ****              }
 1001              		.loc 1 189 25 is_stmt 0 view .LVU283
 1002 01b0 1C4A     		ldr	r2, .L120+48
 1003 01b2 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1004 01b4 43F00203 		orr	r3, r3, #2
 1005 01b8 1370     		strb	r3, [r2]
 1006 01ba 95E7     		b	.L60
 1007              	.L69:
 215:main.c        **** 		if(374<pen_y && pen_y<466){
 1008              		.loc 1 215 7 is_stmt 1 view .LVU284
 215:main.c        **** 		if(374<pen_y && pen_y<466){
 1009              		.loc 1 215 12 is_stmt 0 view .LVU285
 1010 01bc 2B88     		ldrh	r3, [r5]
 1011 01be 1BB2     		sxth	r3, r3
 215:main.c        **** 		if(374<pen_y && pen_y<466){
 1012              		.loc 1 215 9 view .LVU286
 1013 01c0 5F2B     		cmp	r3, #95
 1014 01c2 3DDD     		ble	.L73
 215:main.c        **** 		if(374<pen_y && pen_y<466){
 1015              		.loc 1 215 27 discriminator 1 view .LVU287
 1016 01c4 2B88     		ldrh	r3, [r5]
 1017 01c6 1BB2     		sxth	r3, r3
 215:main.c        **** 		if(374<pen_y && pen_y<466){
 1018              		.loc 1 215 19 discriminator 1 view .LVU288
 1019 01c8 BA2B     		cmp	r3, #186
 1020 01ca 39DC     		bgt	.L73
 216:main.c        **** 			lcd_printf(25,2,"c2 touched");
 1021              		.loc 1 216 3 is_stmt 1 view .LVU289
 216:main.c        **** 			lcd_printf(25,2,"c2 touched");
 1022              		.loc 1 216 9 is_stmt 0 view .LVU290
 1023 01cc 2388     		ldrh	r3, [r4]
 1024 01ce 1BB2     		sxth	r3, r3
 216:main.c        **** 			lcd_printf(25,2,"c2 touched");
 1025              		.loc 1 216 5 view .LVU291
 1026 01d0 B3F5BB7F 		cmp	r3, #374
 1027 01d4 62DD     		ble	.L68
 216:main.c        **** 			lcd_printf(25,2,"c2 touched");
 1028              		.loc 1 216 24 discriminator 1 view .LVU292
 1029 01d6 2388     		ldrh	r3, [r4]
 1030 01d8 1BB2     		sxth	r3, r3
 216:main.c        **** 			lcd_printf(25,2,"c2 touched");
 1031              		.loc 1 216 16 discriminator 1 view .LVU293
 1032 01da B3F5E97F 		cmp	r3, #466
 1033 01de 5DDA     		bge	.L68
 217:main.c        **** 			play_key |= 0x01;
 1034              		.loc 1 217 4 is_stmt 1 view .LVU294
 1035 01e0 164A     		ldr	r2, .L120+72
 1036 01e2 0221     		movs	r1, #2
 1037 01e4 1920     		movs	r0, #25
 1038 01e6 FFF7FEFF 		bl	lcd_printf
 1039              	.LVL52:
 218:main.c        **** 		}
 1040              		.loc 1 218 4 view .LVU295
 218:main.c        **** 		}
 1041              		.loc 1 218 13 is_stmt 0 view .LVU296
 1042 01ea 0E4A     		ldr	r2, .L120+48
 1043 01ec 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1044 01ee 43F00103 		orr	r3, r3, #1
 1045 01f2 D9E7     		b	.L118
 1046              	.L121:
 1047              		.align	2
 1048              	.L120:
 1049 01f4 00000000 		.word	.LANCHOR5
 1050 01f8 00000000 		.word	.LANCHOR6
 1051 01fc 00000000 		.word	.LANCHOR7
 1052 0200 00000000 		.word	.LANCHOR8
 1053 0204 00000000 		.word	.LANCHOR9
 1054 0208 00000000 		.word	.LANCHOR10
 1055 020c 00000000 		.word	.LC0
 1056 0210 00000000 		.word	maxy
 1057 0214 00000000 		.word	.LANCHOR11
 1058 0218 00000000 		.word	maxx
 1059 021c 00000000 		.word	.LANCHOR12
 1060 0220 00000000 		.word	play_audio
 1061 0224 00000000 		.word	play_key
 1062 0228 00000000 		.word	tp_dev
 1063 022c 00000000 		.word	.LANCHOR13
 1064 0230 00000000 		.word	.LANCHOR14
 1065 0234 0D000000 		.word	.LC1
 1066 0238 22000000 		.word	.LC2
 1067 023c 2D000000 		.word	.LC3
 1068              	.L73:
 221:main.c        **** 		if(374<pen_y && pen_y<466){
 1069              		.loc 1 221 7 is_stmt 1 view .LVU297
 221:main.c        **** 		if(374<pen_y && pen_y<466){
 1070              		.loc 1 221 13 is_stmt 0 view .LVU298
 1071 0240 2B88     		ldrh	r3, [r5]
 1072 0242 1BB2     		sxth	r3, r3
 221:main.c        **** 		if(374<pen_y && pen_y<466){
 1073              		.loc 1 221 9 view .LVU299
 1074 0244 BE2B     		cmp	r3, #190
 1075 0246 58DD     		ble	.L74
 221:main.c        **** 		if(374<pen_y && pen_y<466){
 1076              		.loc 1 221 28 discriminator 1 view .LVU300
 1077 0248 2B88     		ldrh	r3, [r5]
 1078 024a 1BB2     		sxth	r3, r3
 221:main.c        **** 		if(374<pen_y && pen_y<466){
 1079              		.loc 1 221 20 discriminator 1 view .LVU301
 1080 024c B3F58D7F 		cmp	r3, #282
 1081 0250 53DA     		bge	.L74
 222:main.c        **** 			lcd_printf(25,2,"c3 touched");
 1082              		.loc 1 222 3 is_stmt 1 view .LVU302
 222:main.c        **** 			lcd_printf(25,2,"c3 touched");
 1083              		.loc 1 222 9 is_stmt 0 view .LVU303
 1084 0252 2388     		ldrh	r3, [r4]
 1085 0254 1BB2     		sxth	r3, r3
 222:main.c        **** 			lcd_printf(25,2,"c3 touched");
 1086              		.loc 1 222 5 view .LVU304
 1087 0256 B3F5BB7F 		cmp	r3, #374
 1088 025a 1FDD     		ble	.L68
 222:main.c        **** 			lcd_printf(25,2,"c3 touched");
 1089              		.loc 1 222 24 discriminator 1 view .LVU305
 1090 025c 2388     		ldrh	r3, [r4]
 1091 025e 1BB2     		sxth	r3, r3
 222:main.c        **** 			lcd_printf(25,2,"c3 touched");
 1092              		.loc 1 222 16 discriminator 1 view .LVU306
 1093 0260 B3F5E97F 		cmp	r3, #466
 1094 0264 1ADA     		bge	.L68
 223:main.c        **** 			if (mx < (maxx - 6)) mx += 5;else mx = maxx - 1;
 1095              		.loc 1 223 4 is_stmt 1 view .LVU307
 1096 0266 5C4A     		ldr	r2, .L122
 1097 0268 0221     		movs	r1, #2
 1098 026a 1920     		movs	r0, #25
 1099 026c FFF7FEFF 		bl	lcd_printf
 1100              	.LVL53:
 224:main.c        **** 			old_x = mx;
 1101              		.loc 1 224 4 view .LVU308
 224:main.c        **** 			old_x = mx;
 1102              		.loc 1 224 11 is_stmt 0 view .LVU309
 1103 0270 5A4A     		ldr	r2, .L122+4
 224:main.c        **** 			old_x = mx;
 1104              		.loc 1 224 19 view .LVU310
 1105 0272 5B4B     		ldr	r3, .L122+8
 224:main.c        **** 			old_x = mx;
 1106              		.loc 1 224 11 view .LVU311
 1107 0274 1188     		ldrh	r1, [r2]
 224:main.c        **** 			old_x = mx;
 1108              		.loc 1 224 19 view .LVU312
 1109 0276 1B88     		ldrh	r3, [r3]
 224:main.c        **** 			old_x = mx;
 1110              		.loc 1 224 11 view .LVU313
 1111 0278 09B2     		sxth	r1, r1
 224:main.c        **** 			old_x = mx;
 1112              		.loc 1 224 19 view .LVU314
 1113 027a 981F     		subs	r0, r3, #6
 224:main.c        **** 			old_x = mx;
 1114              		.loc 1 224 7 view .LVU315
 1115 027c 8142     		cmp	r1, r0
 224:main.c        **** 			old_x = mx;
 1116              		.loc 1 224 25 is_stmt 1 view .LVU316
 224:main.c        **** 			old_x = mx;
 1117              		.loc 1 224 28 is_stmt 0 view .LVU317
 1118 027e B6BF     		itet	lt
 1119 0280 1388     		ldrhlt	r3, [r2]
 224:main.c        **** 			old_x = mx;
 1120              		.loc 1 224 48 view .LVU318
 1121 0282 03F1FF33 		addge	r3, r3, #-1
 224:main.c        **** 			old_x = mx;
 1122              		.loc 1 224 28 view .LVU319
 1123 0286 0533     		addlt	r3, r3, #5
 224:main.c        **** 			old_x = mx;
 1124              		.loc 1 224 38 is_stmt 1 view .LVU320
 224:main.c        **** 			old_x = mx;
 1125              		.loc 1 224 48 is_stmt 0 view .LVU321
 1126 0288 1BB2     		sxth	r3, r3
 224:main.c        **** 			old_x = mx;
 1127              		.loc 1 224 41 view .LVU322
 1128 028a 1380     		strh	r3, [r2]	@ movhi
 225:main.c        **** 			if (play_audio == 0) {
 1129              		.loc 1 225 4 is_stmt 1 view .LVU323
 225:main.c        **** 			if (play_audio == 0) {
 1130              		.loc 1 225 10 is_stmt 0 view .LVU324
 1131 028c 554B     		ldr	r3, .L122+12
 1132 028e 1288     		ldrh	r2, [r2]
 1133 0290 1A80     		strh	r2, [r3]	@ movhi
 226:main.c        **** 				play_audio = 1;
 1134              		.loc 1 226 4 is_stmt 1 view .LVU325
 226:main.c        **** 				play_audio = 1;
 1135              		.loc 1 226 19 is_stmt 0 view .LVU326
 1136 0292 554B     		ldr	r3, .L122+16
 1137 0294 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 226:main.c        **** 				play_audio = 1;
 1138              		.loc 1 226 7 view .LVU327
 1139 0296 5ABB     		cbnz	r2, .L77
 227:main.c        **** 			} else {
 1140              		.loc 1 227 5 is_stmt 1 view .LVU328
 227:main.c        **** 			} else {
 1141              		.loc 1 227 16 is_stmt 0 view .LVU329
 1142 0298 0122     		movs	r2, #1
 1143 029a 1A70     		strb	r2, [r3]
 1144              	.L68:
 230:main.c        **** 			}
 231:main.c        **** 		}
 232:main.c        **** 	}
 233:main.c        **** 	else if(285<pen_x && pen_x<315){
 234:main.c        **** 		if(380<pen_y && pen_y<410){ // r1,up
 235:main.c        **** 			lcd_printf(25,2,"r1 touched");
 236:main.c        **** 			if (my > 5) my -= 5;else my = 0;
 237:main.c        **** 			old_y = my;
 238:main.c        **** 			volume++;
 239:main.c        **** 			if (volume >= 63) volume = 63;
 240:main.c        **** 			volume_flag = 1;
 241:main.c        **** 			lcd_printf(20,22,"Volume: %2d ",volume);
 242:main.c        **** 		}
 243:main.c        **** 		if(430<pen_y && pen_y<460){ // r2,down
 244:main.c        **** 			lcd_printf(25,2,"r2 touched");
 245:main.c        **** 			if (my < (maxy - 6)) my += 5;else my = maxy - 1;
 246:main.c        **** 			old_y = my;
 247:main.c        **** 			if (volume) volume--;else volume = 0;
 248:main.c        **** 			volume_flag = 1;
 249:main.c        **** 			lcd_printf(20,22,"Volume: %2d ",volume);
 250:main.c        **** 		}
 251:main.c        **** 	}
 252:main.c        ****       }
 253:main.c        ****       
 254:main.c        ****       ir_process();
 1145              		.loc 1 254 7 is_stmt 1 view .LVU330
 1146 029c FFF7FEFF 		bl	ir_process
 1147              	.LVL54:
 255:main.c        ****       //if (TPAD_Scan(0)) {
 256:main.c        ****       //	  tpad_press++;
 257:main.c        ****       //	  lcd_printf(1,1,"Touch_pad press %5d ",tpad_press);
 258:main.c        ****       //}
 259:main.c        ****       adc_process();
 1148              		.loc 1 259 7 view .LVU331
 1149 02a0 FFF7FEFF 		bl	adc_process
 1150              	.LVL55:
 260:main.c        ****       if (display_line_flag) {
 1151              		.loc 1 260 7 view .LVU332
 1152              		.loc 1 260 11 is_stmt 0 view .LVU333
 1153 02a4 514B     		ldr	r3, .L122+20
 1154              		.loc 1 260 10 view .LVU334
 1155 02a6 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1156 02a8 0BB1     		cbz	r3, .L86
 261:main.c        ****          audio_file_list();
 1157              		.loc 1 261 10 is_stmt 1 view .LVU335
 1158 02aa FFF7FEFF 		bl	audio_file_list
 1159              	.LVL56:
 1160              	.L86:
 262:main.c        ****       }
 263:main.c        ****       if (time_led == ON) LED_OUT0 = 0;else LED_OUT0 = 1;
 1161              		.loc 1 263 7 view .LVU336
 1162              		.loc 1 263 20 is_stmt 0 view .LVU337
 1163 02ae 504B     		ldr	r3, .L122+24
 1164 02b0 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1165              		.loc 1 263 10 view .LVU338
 1166 02b2 012B     		cmp	r3, #1
 1167 02b4 4F4B     		ldr	r3, .L122+28
 1168              		.loc 1 263 27 is_stmt 1 view .LVU339
 1169              		.loc 1 263 36 is_stmt 0 view .LVU340
 1170 02b6 0CBF     		ite	eq
 1171 02b8 0022     		moveq	r2, #0
 1172              		.loc 1 263 45 is_stmt 1 view .LVU341
 1173              		.loc 1 263 54 is_stmt 0 view .LVU342
 1174 02ba 0122     		movne	r2, #1
 1175 02bc C3F8A422 		str	r2, [r3, #676]
 264:main.c        ****       if ((tx_led) || (rx_led)) LED_OUT1 = 0;
 1176              		.loc 1 264 7 is_stmt 1 view .LVU343
 1177              		.loc 1 264 11 is_stmt 0 view .LVU344
 1178 02c0 4D4B     		ldr	r3, .L122+32
 1179 02c2 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1180              		.loc 1 264 10 view .LVU345
 1181 02c4 12B9     		cbnz	r2, .L89
 1182              		.loc 1 264 20 discriminator 2 view .LVU346
 1183 02c6 4D4A     		ldr	r2, .L122+36
 1184 02c8 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 1185 02ca 1AB1     		cbz	r2, .L90
 1186              	.L89:
 1187              		.loc 1 264 33 is_stmt 1 discriminator 3 view .LVU347
 1188              		.loc 1 264 42 is_stmt 0 discriminator 3 view .LVU348
 1189 02cc 494A     		ldr	r2, .L122+28
 1190 02ce 0021     		movs	r1, #0
 1191 02d0 C2F8A812 		str	r1, [r2, #680]
 1192              	.L90:
 265:main.c        ****       if ((tx_led == 0) && (rx_led == 0)) LED_OUT1 = 1;
 1193              		.loc 1 265 7 is_stmt 1 view .LVU349
 1194              		.loc 1 265 19 is_stmt 0 view .LVU350
 1195 02d4 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1196              		.loc 1 265 10 view .LVU351
 1197 02d6 33B9     		cbnz	r3, .L91
 1198              		.loc 1 265 36 discriminator 1 view .LVU352
 1199 02d8 484B     		ldr	r3, .L122+36
 1200 02da 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1201              		.loc 1 265 25 discriminator 1 view .LVU353
 1202 02dc 1BB9     		cbnz	r3, .L91
 1203              		.loc 1 265 43 is_stmt 1 discriminator 2 view .LVU354
 1204              		.loc 1 265 52 is_stmt 0 discriminator 2 view .LVU355
 1205 02de 454B     		ldr	r3, .L122+28
 1206 02e0 0122     		movs	r2, #1
 1207 02e2 C3F8A822 		str	r2, [r3, #680]
 1208              	.L91:
 266:main.c        ****       audio_process();
 1209              		.loc 1 266 7 is_stmt 1 view .LVU356
 267:main.c        **** }
 1210              		.loc 1 267 1 is_stmt 0 view .LVU357
 1211 02e6 03B0     		add	sp, sp, #12
 1212              		.cfi_remember_state
 1213              		.cfi_def_cfa_offset 12
 1214              		@ sp needed
 1215 02e8 BDE83040 		pop	{r4, r5, lr}
 1216              		.cfi_restore 14
 1217              		.cfi_restore 5
 1218              		.cfi_restore 4
 1219              		.cfi_def_cfa_offset 0
 266:main.c        ****       audio_process();
 1220              		.loc 1 266 7 view .LVU358
 1221 02ec FFF7FEBF 		b	audio_process
 1222              	.LVL57:
 1223              	.L77:
 1224              		.cfi_restore_state
 229:main.c        **** 			}
 1225              		.loc 1 229 5 is_stmt 1 view .LVU359
 229:main.c        **** 			}
 1226              		.loc 1 229 14 is_stmt 0 view .LVU360
 1227 02f0 434A     		ldr	r2, .L122+40
 1228 02f2 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1229 02f4 43F00203 		orr	r3, r3, #2
 1230 02f8 56E7     		b	.L118
 1231              	.L74:
 233:main.c        **** 		if(380<pen_y && pen_y<410){ // r1,up
 1232              		.loc 1 233 7 is_stmt 1 view .LVU361
 233:main.c        **** 		if(380<pen_y && pen_y<410){ // r1,up
 1233              		.loc 1 233 13 is_stmt 0 view .LVU362
 1234 02fa 2B88     		ldrh	r3, [r5]
 1235 02fc 1BB2     		sxth	r3, r3
 233:main.c        **** 		if(380<pen_y && pen_y<410){ // r1,up
 1236              		.loc 1 233 9 view .LVU363
 1237 02fe B3F58F7F 		cmp	r3, #286
 1238 0302 CBDB     		blt	.L68
 233:main.c        **** 		if(380<pen_y && pen_y<410){ // r1,up
 1239              		.loc 1 233 28 discriminator 1 view .LVU364
 1240 0304 2B88     		ldrh	r3, [r5]
 1241 0306 1BB2     		sxth	r3, r3
 233:main.c        **** 		if(380<pen_y && pen_y<410){ // r1,up
 1242              		.loc 1 233 20 discriminator 1 view .LVU365
 1243 0308 B3F59D7F 		cmp	r3, #314
 1244 030c C6DC     		bgt	.L68
 234:main.c        **** 			lcd_printf(25,2,"r1 touched");
 1245              		.loc 1 234 3 is_stmt 1 view .LVU366
 234:main.c        **** 			lcd_printf(25,2,"r1 touched");
 1246              		.loc 1 234 9 is_stmt 0 view .LVU367
 1247 030e 2388     		ldrh	r3, [r4]
 1248 0310 1BB2     		sxth	r3, r3
 234:main.c        **** 			lcd_printf(25,2,"r1 touched");
 1249              		.loc 1 234 5 view .LVU368
 1250 0312 B3F5BE7F 		cmp	r3, #380
 1251 0316 29DD     		ble	.L78
 234:main.c        **** 			lcd_printf(25,2,"r1 touched");
 1252              		.loc 1 234 24 discriminator 1 view .LVU369
 1253 0318 2388     		ldrh	r3, [r4]
 1254 031a 1BB2     		sxth	r3, r3
 234:main.c        **** 			lcd_printf(25,2,"r1 touched");
 1255              		.loc 1 234 16 discriminator 1 view .LVU370
 1256 031c B3F5CD7F 		cmp	r3, #410
 1257 0320 24DA     		bge	.L78
 235:main.c        **** 			if (my > 5) my -= 5;else my = 0;
 1258              		.loc 1 235 4 is_stmt 1 view .LVU371
 1259 0322 384A     		ldr	r2, .L122+44
 1260 0324 0221     		movs	r1, #2
 1261 0326 1920     		movs	r0, #25
 1262 0328 FFF7FEFF 		bl	lcd_printf
 1263              	.LVL58:
 236:main.c        **** 			old_y = my;
 1264              		.loc 1 236 4 view .LVU372
 236:main.c        **** 			old_y = my;
 1265              		.loc 1 236 11 is_stmt 0 view .LVU373
 1266 032c 364B     		ldr	r3, .L122+48
 1267 032e 1A88     		ldrh	r2, [r3]
 1268 0330 12B2     		sxth	r2, r2
 236:main.c        **** 			old_y = my;
 1269              		.loc 1 236 7 view .LVU374
 1270 0332 052A     		cmp	r2, #5
 236:main.c        **** 			old_y = my;
 1271              		.loc 1 236 16 is_stmt 1 view .LVU375
 236:main.c        **** 			old_y = my;
 1272              		.loc 1 236 19 is_stmt 0 view .LVU376
 1273 0334 C3BF     		ittte	gt
 1274 0336 1A88     		ldrhgt	r2, [r3]
 1275 0338 053A     		subgt	r2, r2, #5
 1276 033a 12B2     		sxthgt	r2, r2
 236:main.c        **** 			old_y = my;
 1277              		.loc 1 236 29 is_stmt 1 view .LVU377
 236:main.c        **** 			old_y = my;
 1278              		.loc 1 236 32 is_stmt 0 view .LVU378
 1279 033c 0022     		movle	r2, #0
 1280 033e 1A80     		strh	r2, [r3]	@ movhi
 237:main.c        **** 			volume++;
 1281              		.loc 1 237 4 is_stmt 1 view .LVU379
 237:main.c        **** 			volume++;
 1282              		.loc 1 237 10 is_stmt 0 view .LVU380
 1283 0340 1A88     		ldrh	r2, [r3]
 1284 0342 324B     		ldr	r3, .L122+52
 1285 0344 1A80     		strh	r2, [r3]	@ movhi
 238:main.c        **** 			if (volume >= 63) volume = 63;
 1286              		.loc 1 238 4 is_stmt 1 view .LVU381
 238:main.c        **** 			if (volume >= 63) volume = 63;
 1287              		.loc 1 238 10 is_stmt 0 view .LVU382
 1288 0346 324B     		ldr	r3, .L122+56
 1289 0348 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1290 034a 0132     		adds	r2, r2, #1
 1291 034c D2B2     		uxtb	r2, r2
 1292 034e 1A70     		strb	r2, [r3]
 239:main.c        **** 			volume_flag = 1;
 1293              		.loc 1 239 4 is_stmt 1 view .LVU383
 239:main.c        **** 			volume_flag = 1;
 1294              		.loc 1 239 15 is_stmt 0 view .LVU384
 1295 0350 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 239:main.c        **** 			volume_flag = 1;
 1296              		.loc 1 239 7 view .LVU385
 1297 0352 3E2A     		cmp	r2, #62
 239:main.c        **** 			volume_flag = 1;
 1298              		.loc 1 239 22 is_stmt 1 view .LVU386
 239:main.c        **** 			volume_flag = 1;
 1299              		.loc 1 239 29 is_stmt 0 view .LVU387
 1300 0354 84BF     		itt	hi
 1301 0356 3F22     		movhi	r2, #63
 1302 0358 1A70     		strbhi	r2, [r3]
 240:main.c        **** 			lcd_printf(20,22,"Volume: %2d ",volume);
 1303              		.loc 1 240 4 is_stmt 1 view .LVU388
 240:main.c        **** 			lcd_printf(20,22,"Volume: %2d ",volume);
 1304              		.loc 1 240 16 is_stmt 0 view .LVU389
 1305 035a 2E4A     		ldr	r2, .L122+60
 1306 035c 0121     		movs	r1, #1
 1307 035e 1170     		strb	r1, [r2]
 241:main.c        **** 		}
 1308              		.loc 1 241 4 is_stmt 1 view .LVU390
 1309 0360 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1310 0362 2D4A     		ldr	r2, .L122+64
 1311 0364 1621     		movs	r1, #22
 1312 0366 1420     		movs	r0, #20
 1313 0368 FFF7FEFF 		bl	lcd_printf
 1314              	.LVL59:
 1315              	.L78:
 243:main.c        **** 			lcd_printf(25,2,"r2 touched");
 1316              		.loc 1 243 3 view .LVU391
 243:main.c        **** 			lcd_printf(25,2,"r2 touched");
 1317              		.loc 1 243 9 is_stmt 0 view .LVU392
 1318 036c 2388     		ldrh	r3, [r4]
 1319 036e 1BB2     		sxth	r3, r3
 243:main.c        **** 			lcd_printf(25,2,"r2 touched");
 1320              		.loc 1 243 5 view .LVU393
 1321 0370 B3F5D77F 		cmp	r3, #430
 1322 0374 92DD     		ble	.L68
 243:main.c        **** 			lcd_printf(25,2,"r2 touched");
 1323              		.loc 1 243 24 discriminator 1 view .LVU394
 1324 0376 2388     		ldrh	r3, [r4]
 1325 0378 1BB2     		sxth	r3, r3
 243:main.c        **** 			lcd_printf(25,2,"r2 touched");
 1326              		.loc 1 243 16 discriminator 1 view .LVU395
 1327 037a B3F5E67F 		cmp	r3, #460
 1328 037e 8DDA     		bge	.L68
 244:main.c        **** 			if (my < (maxy - 6)) my += 5;else my = maxy - 1;
 1329              		.loc 1 244 4 is_stmt 1 view .LVU396
 1330 0380 264A     		ldr	r2, .L122+68
 1331 0382 0221     		movs	r1, #2
 1332 0384 1920     		movs	r0, #25
 1333 0386 FFF7FEFF 		bl	lcd_printf
 1334              	.LVL60:
 245:main.c        **** 			old_y = my;
 1335              		.loc 1 245 4 view .LVU397
 245:main.c        **** 			old_y = my;
 1336              		.loc 1 245 11 is_stmt 0 view .LVU398
 1337 038a 1F4A     		ldr	r2, .L122+48
 245:main.c        **** 			old_y = my;
 1338              		.loc 1 245 19 view .LVU399
 1339 038c 244B     		ldr	r3, .L122+72
 245:main.c        **** 			old_y = my;
 1340              		.loc 1 245 11 view .LVU400
 1341 038e 1188     		ldrh	r1, [r2]
 245:main.c        **** 			old_y = my;
 1342              		.loc 1 245 19 view .LVU401
 1343 0390 1B88     		ldrh	r3, [r3]
 245:main.c        **** 			old_y = my;
 1344              		.loc 1 245 11 view .LVU402
 1345 0392 09B2     		sxth	r1, r1
 245:main.c        **** 			old_y = my;
 1346              		.loc 1 245 19 view .LVU403
 1347 0394 981F     		subs	r0, r3, #6
 245:main.c        **** 			old_y = my;
 1348              		.loc 1 245 7 view .LVU404
 1349 0396 8142     		cmp	r1, r0
 245:main.c        **** 			old_y = my;
 1350              		.loc 1 245 25 is_stmt 1 view .LVU405
 245:main.c        **** 			old_y = my;
 1351              		.loc 1 245 28 is_stmt 0 view .LVU406
 1352 0398 B6BF     		itet	lt
 1353 039a 1388     		ldrhlt	r3, [r2]
 245:main.c        **** 			old_y = my;
 1354              		.loc 1 245 48 view .LVU407
 1355 039c 03F1FF33 		addge	r3, r3, #-1
 245:main.c        **** 			old_y = my;
 1356              		.loc 1 245 28 view .LVU408
 1357 03a0 0533     		addlt	r3, r3, #5
 245:main.c        **** 			old_y = my;
 1358              		.loc 1 245 38 is_stmt 1 view .LVU409
 245:main.c        **** 			old_y = my;
 1359              		.loc 1 245 48 is_stmt 0 view .LVU410
 1360 03a2 1BB2     		sxth	r3, r3
 245:main.c        **** 			old_y = my;
 1361              		.loc 1 245 41 view .LVU411
 1362 03a4 1380     		strh	r3, [r2]	@ movhi
 246:main.c        **** 			if (volume) volume--;else volume = 0;
 1363              		.loc 1 246 4 is_stmt 1 view .LVU412
 246:main.c        **** 			if (volume) volume--;else volume = 0;
 1364              		.loc 1 246 10 is_stmt 0 view .LVU413
 1365 03a6 194B     		ldr	r3, .L122+52
 1366 03a8 1288     		ldrh	r2, [r2]
 1367 03aa 1A80     		strh	r2, [r3]	@ movhi
 247:main.c        **** 			volume_flag = 1;
 1368              		.loc 1 247 4 is_stmt 1 view .LVU414
 247:main.c        **** 			volume_flag = 1;
 1369              		.loc 1 247 8 is_stmt 0 view .LVU415
 1370 03ac 184B     		ldr	r3, .L122+56
 1371 03ae 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 247:main.c        **** 			volume_flag = 1;
 1372              		.loc 1 247 7 view .LVU416
 1373 03b0 02F0FF01 		and	r1, r2, #255
 1374 03b4 6AB1     		cbz	r2, .L84
 247:main.c        **** 			volume_flag = 1;
 1375              		.loc 1 247 16 is_stmt 1 discriminator 1 view .LVU417
 247:main.c        **** 			volume_flag = 1;
 1376              		.loc 1 247 22 is_stmt 0 discriminator 1 view .LVU418
 1377 03b6 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1378 03b8 013A     		subs	r2, r2, #1
 1379 03ba D2B2     		uxtb	r2, r2
 1380 03bc 1A70     		strb	r2, [r3]
 1381              	.L85:
 248:main.c        **** 			lcd_printf(20,22,"Volume: %2d ",volume);
 1382              		.loc 1 248 4 is_stmt 1 view .LVU419
 248:main.c        **** 			lcd_printf(20,22,"Volume: %2d ",volume);
 1383              		.loc 1 248 16 is_stmt 0 view .LVU420
 1384 03be 154A     		ldr	r2, .L122+60
 1385 03c0 0121     		movs	r1, #1
 1386 03c2 1170     		strb	r1, [r2]
 249:main.c        **** 		}
 1387              		.loc 1 249 4 is_stmt 1 view .LVU421
 1388 03c4 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1389 03c6 144A     		ldr	r2, .L122+64
 1390 03c8 1621     		movs	r1, #22
 1391 03ca 1420     		movs	r0, #20
 1392 03cc FFF7FEFF 		bl	lcd_printf
 1393              	.LVL61:
 1394 03d0 64E7     		b	.L68
 1395              	.L84:
 247:main.c        **** 			volume_flag = 1;
 1396              		.loc 1 247 30 discriminator 2 view .LVU422
 247:main.c        **** 			volume_flag = 1;
 1397              		.loc 1 247 37 is_stmt 0 discriminator 2 view .LVU423
 1398 03d2 1970     		strb	r1, [r3]
 1399 03d4 F3E7     		b	.L85
 1400              	.L123:
 1401 03d6 00BF     		.align	2
 1402              	.L122:
 1403 03d8 38000000 		.word	.LC4
 1404 03dc 00000000 		.word	.LANCHOR11
 1405 03e0 00000000 		.word	maxx
 1406 03e4 00000000 		.word	.LANCHOR12
 1407 03e8 00000000 		.word	play_audio
 1408 03ec 00000000 		.word	display_line_flag
 1409 03f0 00000000 		.word	.LANCHOR3
 1410 03f4 00804242 		.word	1111654400
 1411 03f8 00000000 		.word	tx_led
 1412 03fc 00000000 		.word	rx_led
 1413 0400 00000000 		.word	play_key
 1414 0404 43000000 		.word	.LC5
 1415 0408 00000000 		.word	.LANCHOR7
 1416 040c 00000000 		.word	.LANCHOR8
 1417 0410 00000000 		.word	.LANCHOR9
 1418 0414 00000000 		.word	.LANCHOR10
 1419 0418 00000000 		.word	.LC0
 1420 041c 4E000000 		.word	.LC6
 1421 0420 00000000 		.word	maxy
 1422              		.cfi_endproc
 1423              	.LFE138:
 1425              		.section	.rodata.main.str1.1,"aMS",%progbits,1
 1426              	.LC7:
 1427 0000 54505F49 		.ascii	"TP_Info.\000"
 1427      6E666F2E 
 1427      00
 1428              	.LC8:
 1429 0009 78666163 		.ascii	"xfac: %d\000"
 1429      3A202564 
 1429      00
 1430              		.global	__aeabi_f2d
 1431              	.LC9:
 1432 0012 79666163 		.ascii	"yfac: %d\000"
 1432      3A202564 
 1432      00
 1433              	.LC10:
 1434 001b 786F6666 		.ascii	"xoffset: %d yoffset:%d\000"
 1434      7365743A 
 1434      20256420 
 1434      796F6666 
 1434      7365743A 
 1435              	.LC11:
 1436 0032 73746174 		.ascii	"status: %d type: %d\000"
 1436      75733A20 
 1436      25642074 
 1436      7970653A 
 1436      20256400 
 1437              	.LC12:
 1438 0046 72746320 		.ascii	"rtc point\000"
 1438      706F696E 
 1438      7400
 1439              		.section	.text.startup.main,"ax",%progbits
 1440              		.align	1
 1441              		.global	main
 1442              		.syntax unified
 1443              		.thumb
 1444              		.thumb_func
 1446              	main:
 1447              	.LFB139:
 268:main.c        **** 
 269:main.c        **** 
 270:main.c        **** int main (void)
 271:main.c        **** {
 1448              		.loc 1 271 1 is_stmt 1 view -0
 1449              		.cfi_startproc
 1450              		@ Volatile: function does not return.
 1451              		@ args = 0, pretend = 0, frame = 16
 1452              		@ frame_needed = 0, uses_anonymous_args = 0
 272:main.c        ****       RCC_ClocksTypeDef RCC_Clocks;
 1453              		.loc 1 272 7 view .LVU425
 273:main.c        ****       /* System Clocks Configuration */
 274:main.c        ****       Periph_Configuration();
 1454              		.loc 1 274 7 view .LVU426
 271:main.c        ****       RCC_ClocksTypeDef RCC_Clocks;
 1455              		.loc 1 271 1 is_stmt 0 view .LVU427
 1456 0000 BFB5     		push	{r0, r1, r2, r3, r4, r5, r7, lr}
 1457              		.cfi_def_cfa_offset 32
 1458              		.cfi_offset 7, -8
 1459              		.cfi_offset 14, -4
 1460              		.loc 1 274 7 view .LVU428
 1461 0002 FFF7FEFF 		bl	Periph_Configuration
 1462              	.LVL62:
 275:main.c        ****       /* NVIC configuration */
 276:main.c        ****       NVIC_Configuration();
 1463              		.loc 1 276 7 is_stmt 1 view .LVU429
 1464 0006 FFF7FEFF 		bl	NVIC_Configuration
 1465              	.LVL63:
 277:main.c        ****       /* Configure the GPIO ports */
 278:main.c        ****       GPIO_Configuration();
 1466              		.loc 1 278 7 view .LVU430
 1467 000a FFF7FEFF 		bl	GPIO_Configuration
 1468              	.LVL64:
 279:main.c        ****       RCC_GetClocksFreq(&RCC_Clocks);
 1469              		.loc 1 279 7 view .LVU431
 1470 000e 02A8     		add	r0, sp, #8
 1471 0010 FFF7FEFF 		bl	RCC_GetClocksFreq
 1472              	.LVL65:
 280:main.c        ****       /* Setup SysTick Timer for 1 millisecond interrupts, also enables Systick and Systick-Interru
 281:main.c        ****       if (SysTick_Config(SystemCoreClock / 1000)) {
 1473              		.loc 1 281 7 view .LVU432
 1474              	.LBB18:
 1475              	.LBI18:
 1476              		.file 2 "/project/stm32f4x_iolib/include/cmsis/core_cm4.h"
   1:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /**************************************************************************//**
   2:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  * @file     core_cm4.h
   3:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  * @version  V5.0.8
   5:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  * @date     04. June 2018
   6:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  ******************************************************************************/
   7:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /*
   8:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  *
  10:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  *
  12:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  * not use this file except in compliance with the License.
  14:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  * You may obtain a copy of the License at
  15:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  *
  16:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  *
  18:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  * limitations under the License.
  23:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  */
  24:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
  25:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #elif defined (__clang__)
  28:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #endif
  30:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
  31:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
  34:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #include <stdint.h>
  35:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
  36:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #ifdef __cplusplus
  37:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  extern "C" {
  38:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #endif
  39:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
  40:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /**
  41:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
  44:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
  47:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
  50:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  */
  53:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
  54:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
  55:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /*******************************************************************************
  56:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  *                 CMSIS definitions
  57:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  ******************************************************************************/
  58:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /**
  59:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \ingroup Cortex_M4
  60:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   @{
  61:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  */
  62:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
  63:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #include "cmsis_version.h"
  64:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
  65:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* CMSIS CM4 definitions */
  66:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
  71:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
  73:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** */
  76:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #if defined ( __CC_ARM )
  77:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****       #define __FPU_USED       1U
  80:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     #else
  81:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****       #define __FPU_USED       0U
  83:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     #endif
  84:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   #else
  85:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     #define __FPU_USED         0U
  86:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   #endif
  87:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
  88:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****       #define __FPU_USED       1U
  92:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     #else
  93:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****       #define __FPU_USED       0U
  95:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     #endif
  96:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   #else
  97:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     #define __FPU_USED         0U
  98:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   #endif
  99:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 100:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #elif defined ( __GNUC__ )
 101:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****       #define __FPU_USED       1U
 104:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     #else
 105:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****       #define __FPU_USED       0U
 107:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     #endif
 108:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   #else
 109:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     #define __FPU_USED         0U
 110:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   #endif
 111:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 112:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   #if defined __ARMVFP__
 114:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****       #define __FPU_USED       1U
 116:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     #else
 117:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****       #define __FPU_USED       0U
 119:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     #endif
 120:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   #else
 121:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     #define __FPU_USED         0U
 122:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   #endif
 123:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 124:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****       #define __FPU_USED       1U
 128:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     #else
 129:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****       #define __FPU_USED       0U
 131:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     #endif
 132:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   #else
 133:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     #define __FPU_USED         0U
 134:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   #endif
 135:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 136:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #elif defined ( __TASKING__ )
 137:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   #if defined __FPU_VFP__
 138:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****       #define __FPU_USED       1U
 140:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     #else
 141:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****       #define __FPU_USED       0U
 143:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     #endif
 144:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   #else
 145:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     #define __FPU_USED         0U
 146:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   #endif
 147:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 148:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #elif defined ( __CSMC__ )
 149:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****       #define __FPU_USED       1U
 152:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     #else
 153:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****       #define __FPU_USED       0U
 155:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     #endif
 156:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   #else
 157:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     #define __FPU_USED         0U
 158:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   #endif
 159:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 160:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #endif
 161:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 162:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 164:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 165:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #ifdef __cplusplus
 166:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** }
 167:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #endif
 168:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 169:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 171:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 173:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 176:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #ifdef __cplusplus
 177:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  extern "C" {
 178:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #endif
 179:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 180:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* check device defines and use defaults */
 181:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   #ifndef __CM4_REV
 183:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   #endif
 186:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 187:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   #endif
 191:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 192:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   #endif
 196:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 197:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   #endif
 201:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 202:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   #endif
 206:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #endif
 207:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 208:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /**
 210:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 212:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** */
 216:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #ifdef __cplusplus
 217:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #else
 219:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #endif
 221:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 224:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* following defines should be used for structure members */
 225:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 229:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 231:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 232:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 233:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /*******************************************************************************
 234:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  *                 Register Abstraction
 235:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   Core Register contain:
 236:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   - Core Register
 237:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   - Core NVIC Register
 238:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   - Core SCB Register
 239:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   - Core SysTick Register
 240:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   - Core Debug Register
 241:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   - Core MPU Register
 242:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   - Core FPU Register
 243:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  ******************************************************************************/
 244:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /**
 245:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** */
 248:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 249:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /**
 250:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \brief      Core Register type definitions.
 253:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   @{
 254:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  */
 255:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 256:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /**
 257:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  */
 259:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** typedef union
 260:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** {
 261:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   struct
 262:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   {
 263:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** } APSR_Type;
 274:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 275:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* APSR Register Definitions */
 276:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 279:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 282:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 285:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 288:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 291:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 294:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 295:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /**
 296:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  */
 298:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** typedef union
 299:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** {
 300:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   struct
 301:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   {
 302:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** } IPSR_Type;
 307:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 308:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* IPSR Register Definitions */
 309:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 312:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 313:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /**
 314:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  */
 316:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** typedef union
 317:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** {
 318:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   struct
 319:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   {
 320:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** } xPSR_Type;
 335:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 336:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* xPSR Register Definitions */
 337:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 340:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 343:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 346:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 349:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 352:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 355:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 358:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 361:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 364:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 367:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 368:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /**
 369:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  */
 371:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** typedef union
 372:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** {
 373:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   struct
 374:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   {
 375:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** } CONTROL_Type;
 382:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 383:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* CONTROL Register Definitions */
 384:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 387:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 390:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 393:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 395:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 396:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /**
 397:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   @{
 401:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  */
 402:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 403:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /**
 404:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  */
 406:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** typedef struct
 407:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** {
 408:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** }  NVIC_Type;
 422:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 423:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 427:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 429:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 430:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /**
 431:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   @{
 435:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  */
 436:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 437:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /**
 438:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  */
 440:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** typedef struct
 441:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** {
 442:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** } SCB_Type;
 464:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 465:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 469:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 472:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 475:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 478:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 481:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 485:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 488:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 491:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 494:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 497:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 500:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 503:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 506:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 509:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 512:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 516:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 520:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 523:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 526:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 529:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 532:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 535:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 538:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* SCB System Control Register Definitions */
 539:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 542:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 545:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 548:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 552:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 555:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 558:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 561:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 564:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 567:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 571:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 574:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 577:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 580:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 583:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 586:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 589:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 592:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 595:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 598:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 601:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 604:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 607:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 610:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 614:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 617:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 620:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 624:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 627:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 630:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 633:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 636:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 639:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 643:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 646:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 649:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 652:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 655:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 658:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 661:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 665:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 668:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 671:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 674:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 677:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 680:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 684:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 687:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 690:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 694:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 697:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 700:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 703:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 706:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 708:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 709:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /**
 710:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   @{
 714:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  */
 715:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 716:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /**
 717:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  */
 719:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** typedef struct
 720:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** {
 721:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** } SCnSCB_Type;
 725:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 726:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 730:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 734:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 737:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 740:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 743:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 746:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 748:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 749:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /**
 750:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   @{
 754:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  */
 755:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 756:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /**
 757:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  */
 759:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** typedef struct
 760:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** {
 761:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** } SysTick_Type;
 766:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 767:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 771:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 774:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 777:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 780:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 784:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* SysTick Current Register Definitions */
 785:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 788:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 792:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 795:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 798:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 800:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 801:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /**
 802:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   @{
 806:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  */
 807:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 808:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /**
 809:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  */
 811:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** typedef struct
 812:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** {
 813:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __OM  union
 814:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   {
 815:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** } ITM_Type;
 846:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 847:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 851:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 855:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 858:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 861:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 864:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 867:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 870:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 873:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 876:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 879:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 883:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 887:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 891:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 895:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 898:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 901:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 903:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 904:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /**
 905:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   @{
 909:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  */
 910:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 911:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /**
 912:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  */
 914:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** typedef struct
 915:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** {
 916:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** } DWT_Type;
 940:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 941:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* DWT Control Register Definitions */
 942:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 945:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 948:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 951:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 954:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 957:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 960:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 963:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 966:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 969:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 972:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 975:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 978:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 981:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 984:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 987:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 990:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 993:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 996:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1000:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1004:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1008:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1012:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1016:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1020:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1024:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1027:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1030:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1033:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1036:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1039:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1042:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1045:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1048:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1050:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1051:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /**
1052:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   @{
1056:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  */
1057:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1058:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /**
1059:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  */
1061:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** typedef struct
1062:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** {
1063:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1075:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** } TPI_Type;
1088:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1089:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1091:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1092:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1093:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1094:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1095:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1096:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1097:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1098:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1099:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1100:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1101:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1102:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1103:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1104:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1105:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1106:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1107:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1108:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1109:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1110:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1111:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1112:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1113:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1114:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1115:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1116:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1117:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1118:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1119:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1120:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1121:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1122:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1123:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1124:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1125:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1126:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1127:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1128:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1129:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1130:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1131:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1132:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1133:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1134:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1135:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1136:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1137:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1138:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1139:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1140:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1141:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1142:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1143:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1144:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1145:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1146:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1147:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1148:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1149:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1150:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1154:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1157:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1160:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1163:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1166:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1169:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1172:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1174:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1175:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1176:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1177:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1178:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1179:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1180:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1181:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1182:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1183:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* TPI DEVID Register Definitions */
1184:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1185:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1186:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1187:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1188:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1189:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1190:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1191:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1192:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1193:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1194:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1195:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1196:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1197:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1198:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1199:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1200:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1201:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1202:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1203:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1204:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1206:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1207:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1208:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1209:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1210:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1211:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1212:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1213:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /**
1214:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \ingroup  CMSIS_core_register
1215:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1216:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1217:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   @{
1218:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  */
1219:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1220:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /**
1221:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1222:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  */
1223:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** typedef struct
1224:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** {
1225:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1226:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1227:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1228:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1229:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1230:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1231:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1232:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1233:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1234:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1235:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1236:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** } MPU_Type;
1237:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1238:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1239:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1240:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* MPU Type Register Definitions */
1241:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1242:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1243:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1244:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1245:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1246:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1247:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1248:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1249:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1250:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* MPU Control Register Definitions */
1251:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1252:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1253:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1254:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1255:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1256:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1257:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1258:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1259:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1260:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* MPU Region Number Register Definitions */
1261:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1262:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1263:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1264:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1265:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1266:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1267:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1268:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1269:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1270:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1271:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1272:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1273:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1274:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1275:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1276:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1277:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1278:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1279:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1280:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1281:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1282:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1283:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1284:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1285:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1286:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1287:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1288:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1289:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1290:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1291:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1292:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1293:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1294:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1295:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1296:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1297:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1298:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1299:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1300:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1301:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1302:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1303:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1304:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1305:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /*@} end of group CMSIS_MPU */
1306:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1307:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1308:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1309:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /**
1310:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \ingroup  CMSIS_core_register
1311:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1312:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1313:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   @{
1314:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  */
1315:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1316:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /**
1317:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1318:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  */
1319:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** typedef struct
1320:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** {
1321:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****         uint32_t RESERVED0[1U];
1322:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1323:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1324:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1325:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1326:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1327:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** } FPU_Type;
1328:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1329:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1330:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1331:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1332:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1333:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1334:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1335:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1336:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1337:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1338:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1339:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1340:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1341:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1342:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1343:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1344:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1345:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1346:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1347:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1348:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1349:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1350:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1351:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1352:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1353:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1354:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1355:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1356:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1357:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1358:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1359:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1360:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1361:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1362:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1363:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1364:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1365:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1366:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1367:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1368:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1369:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1370:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1371:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1372:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1373:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1374:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1375:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1376:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1377:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1378:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1379:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1380:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1381:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1382:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1383:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1384:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1385:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1386:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1387:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1388:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1389:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1390:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1391:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1392:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1393:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1394:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1395:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1396:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1397:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1398:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1399:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1400:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1401:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1402:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1403:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1404:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1405:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1406:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1407:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1408:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1409:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1410:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1411:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1412:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /*@} end of group CMSIS_FPU */
1413:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1414:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1415:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /**
1416:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \ingroup  CMSIS_core_register
1417:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1418:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1419:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   @{
1420:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  */
1421:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1422:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /**
1423:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1424:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  */
1425:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** typedef struct
1426:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** {
1427:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1428:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1429:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1430:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1431:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** } CoreDebug_Type;
1432:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1433:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1434:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1435:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1436:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1437:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1438:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1439:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1440:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1441:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1442:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1443:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1444:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1445:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1446:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1447:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1448:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1449:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1450:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1451:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1452:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1453:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1454:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1455:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1456:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1457:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1458:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1459:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1460:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1461:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1462:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1463:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1464:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1465:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1466:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1467:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1468:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1469:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1470:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1471:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1472:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1473:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1474:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1475:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1476:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1477:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1478:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1479:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1480:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1481:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1482:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1483:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1484:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1485:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1486:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1487:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1488:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1489:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1490:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1491:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1492:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1493:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1494:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1495:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1496:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1497:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1498:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1499:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1500:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1501:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1502:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1503:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1504:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1505:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1506:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1507:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1508:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1509:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1510:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1511:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1512:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1513:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1514:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1515:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1516:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1517:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1518:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1519:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1520:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /**
1521:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \ingroup    CMSIS_core_register
1522:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1523:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1524:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   @{
1525:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  */
1526:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1527:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /**
1528:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1529:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \param[in] field  Name of the register bit field.
1530:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1531:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \return           Masked and shifted value.
1532:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** */
1533:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1534:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1535:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /**
1536:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1537:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \param[in] field  Name of the register bit field.
1538:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1539:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \return           Masked and shifted bit field value.
1540:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** */
1541:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1542:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1543:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1544:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1545:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1546:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /**
1547:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \ingroup    CMSIS_core_register
1548:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1549:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1550:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   @{
1551:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  */
1552:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1553:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* Memory mapping of Core Hardware */
1554:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1555:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1556:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1557:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1558:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1559:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1560:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1561:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1562:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1563:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1564:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1565:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1566:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1567:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1568:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1569:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1570:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1571:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1572:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1573:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1574:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1575:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #endif
1576:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1577:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1578:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1579:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1580:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /*@} */
1581:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1582:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1583:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1584:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /*******************************************************************************
1585:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  *                Hardware Abstraction Layer
1586:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   Core Function Interface contains:
1587:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   - Core NVIC Functions
1588:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   - Core SysTick Functions
1589:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   - Core Debug Functions
1590:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   - Core Register Access Functions
1591:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  ******************************************************************************/
1592:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /**
1593:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1594:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** */
1595:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1596:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1597:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1598:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1599:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /**
1600:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1601:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1602:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1603:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   @{
1604:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  */
1605:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1606:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1607:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1609:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   #endif
1610:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1611:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #else
1612:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1613:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1614:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1615:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1616:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1617:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1618:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1619:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1620:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1621:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1622:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1623:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1624:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1625:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1626:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1627:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1629:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   #endif
1630:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1631:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #else
1632:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1633:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1634:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1635:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1636:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1637:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1638:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1639:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1640:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1641:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1642:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1643:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1644:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1645:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1646:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1647:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1648:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /**
1649:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \brief   Set Priority Grouping
1650:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1651:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1652:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****            Only values from 0..7 are used.
1653:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****            In case of a conflict between priority grouping and available
1654:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1655:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1656:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  */
1657:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1658:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** {
1659:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   uint32_t reg_value;
1660:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1661:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1662:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1663:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1664:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   reg_value  =  (reg_value                                   |
1665:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1666:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1667:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   SCB->AIRCR =  reg_value;
1668:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** }
1669:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1670:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1671:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /**
1672:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \brief   Get Priority Grouping
1673:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1674:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1675:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  */
1676:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1677:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** {
1678:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1679:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** }
1680:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1681:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1682:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /**
1683:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \brief   Enable Interrupt
1684:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1685:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1686:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \note    IRQn must not be negative.
1687:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  */
1688:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1689:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** {
1690:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1691:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   {
1692:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1693:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   }
1694:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** }
1695:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1696:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1697:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /**
1698:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \brief   Get Interrupt Enable status
1699:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1700:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1701:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \return             0  Interrupt is not enabled.
1702:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \return             1  Interrupt is enabled.
1703:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \note    IRQn must not be negative.
1704:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  */
1705:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1706:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** {
1707:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1708:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   {
1709:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1710:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   }
1711:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   else
1712:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   {
1713:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     return(0U);
1714:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   }
1715:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** }
1716:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1717:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1718:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /**
1719:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \brief   Disable Interrupt
1720:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1721:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1722:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \note    IRQn must not be negative.
1723:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  */
1724:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1725:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** {
1726:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1727:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   {
1728:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1729:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     __DSB();
1730:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     __ISB();
1731:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   }
1732:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** }
1733:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1734:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1735:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /**
1736:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \brief   Get Pending Interrupt
1737:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1738:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1739:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \return             0  Interrupt status is not pending.
1740:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \return             1  Interrupt status is pending.
1741:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \note    IRQn must not be negative.
1742:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  */
1743:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1744:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** {
1745:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1746:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   {
1747:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1748:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   }
1749:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   else
1750:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   {
1751:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     return(0U);
1752:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   }
1753:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** }
1754:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1755:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1756:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /**
1757:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \brief   Set Pending Interrupt
1758:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1759:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1760:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \note    IRQn must not be negative.
1761:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  */
1762:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1763:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** {
1764:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1765:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   {
1766:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1767:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   }
1768:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** }
1769:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1770:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1771:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /**
1772:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \brief   Clear Pending Interrupt
1773:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1774:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1775:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \note    IRQn must not be negative.
1776:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  */
1777:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1778:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** {
1779:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1780:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   {
1781:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1782:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   }
1783:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** }
1784:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1785:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1786:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /**
1787:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \brief   Get Active Interrupt
1788:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1789:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1790:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \return             0  Interrupt status is not active.
1791:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \return             1  Interrupt status is active.
1792:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \note    IRQn must not be negative.
1793:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  */
1794:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1795:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** {
1796:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1797:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   {
1798:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1799:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   }
1800:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   else
1801:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   {
1802:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     return(0U);
1803:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   }
1804:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** }
1805:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1806:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1807:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /**
1808:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \brief   Set Interrupt Priority
1809:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1810:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1811:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****            or negative to specify a processor exception.
1812:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1813:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \param [in]  priority  Priority to set.
1814:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1815:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  */
1816:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1817:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** {
1818:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1819:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   {
1820:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1821:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   }
1822:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   else
1823:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   {
1824:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1825:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   }
1826:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** }
1827:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1828:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1829:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /**
1830:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \brief   Get Interrupt Priority
1831:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1832:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1833:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****            or negative to specify a processor exception.
1834:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \param [in]   IRQn  Interrupt number.
1835:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \return             Interrupt Priority.
1836:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1837:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  */
1838:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1839:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** {
1840:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1841:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1842:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   {
1843:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
1844:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   }
1845:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   else
1846:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   {
1847:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
1848:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   }
1849:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** }
1850:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1851:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1852:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /**
1853:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \brief   Encode Priority
1854:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \details Encodes the priority for an interrupt with the given priority group,
1855:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****            preemptive priority value, and subpriority value.
1856:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****            In case of a conflict between priority grouping and available
1857:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1858:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1859:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1860:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1861:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1862:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  */
1863:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1864:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** {
1865:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1866:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   uint32_t PreemptPriorityBits;
1867:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   uint32_t SubPriorityBits;
1868:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1869:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1870:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1871:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1872:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   return (
1873:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
1874:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
1875:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****          );
1876:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** }
1877:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1878:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1879:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /**
1880:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \brief   Decode Priority
1881:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \details Decodes an interrupt priority value with a given priority group to
1882:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****            preemptive priority value and subpriority value.
1883:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****            In case of a conflict between priority grouping and available
1884:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1885:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1886:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1887:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1888:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1889:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  */
1890:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1891:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** {
1892:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1893:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   uint32_t PreemptPriorityBits;
1894:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   uint32_t SubPriorityBits;
1895:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1896:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1897:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1898:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1899:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1900:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1901:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** }
1902:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1903:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1904:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /**
1905:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \brief   Set Interrupt Vector
1906:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
1907:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1908:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****            or negative to specify a processor exception.
1909:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****            VTOR must been relocated to SRAM before.
1910:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \param [in]   IRQn      Interrupt number
1911:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \param [in]   vector    Address of interrupt handler function
1912:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  */
1913:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
1914:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** {
1915:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1916:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
1917:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** }
1918:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1919:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1920:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /**
1921:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \brief   Get Interrupt Vector
1922:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \details Reads an interrupt vector from interrupt vector table.
1923:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1924:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****            or negative to specify a processor exception.
1925:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \param [in]   IRQn      Interrupt number.
1926:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \return                 Address of interrupt handler function
1927:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  */
1928:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
1929:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** {
1930:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1931:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
1932:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** }
1933:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1934:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1935:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /**
1936:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \brief   System Reset
1937:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \details Initiates a system reset request to reset the MCU.
1938:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  */
1939:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** __NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
1940:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** {
1941:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __DSB();                                                          /* Ensure all outstanding memor
1942:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****                                                                        buffered write are completed
1943:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
1944:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
1945:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1946:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   __DSB();                                                          /* Ensure completion of memory 
1947:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1948:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   for(;;)                                                           /* wait until reset */
1949:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   {
1950:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     __NOP();
1951:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   }
1952:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** }
1953:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1954:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /*@} end of CMSIS_Core_NVICFunctions */
1955:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1956:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* ##########################  MPU functions  #################################### */
1957:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1958:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1959:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1960:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #include "mpu_armv7.h"
1961:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1962:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #endif
1963:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1964:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1965:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* ##########################  FPU functions  #################################### */
1966:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /**
1967:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1968:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \defgroup CMSIS_Core_FpuFunctions FPU Functions
1969:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \brief    Function that provides FPU type.
1970:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   @{
1971:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  */
1972:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1973:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /**
1974:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \brief   get FPU type
1975:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \details returns the FPU type
1976:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \returns
1977:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****    - \b  0: No FPU
1978:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****    - \b  1: Single precision FPU
1979:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****    - \b  2: Double + Single precision FPU
1980:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  */
1981:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** __STATIC_INLINE uint32_t SCB_GetFPUType(void)
1982:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** {
1983:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   uint32_t mvfr0;
1984:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1985:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   mvfr0 = FPU->MVFR0;
1986:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
1987:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   {
1988:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     return 1U;           /* Single precision FPU */
1989:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   }
1990:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   else
1991:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   {
1992:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     return 0U;           /* No FPU */
1993:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   }
1994:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** }
1995:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1996:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1997:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /*@} end of CMSIS_Core_FpuFunctions */
1998:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
1999:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
2000:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
2001:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /* ##################################    SysTick function  ########################################
2002:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /**
2003:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
2004:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
2005:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \brief    Functions that configure the System.
2006:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   @{
2007:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  */
2008:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
2009:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** #if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
2010:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
2011:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** /**
2012:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \brief   System Tick Configuration
2013:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
2014:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****            Counter is in free running mode to generate periodic interrupts.
2015:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \param [in]  ticks  Number of ticks between two interrupts.
2016:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \return          0  Function succeeded.
2017:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \return          1  Function failed.
2018:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
2019:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****            function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.
2020:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****            must contain a vendor-specific implementation of this function.
2021:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****  */
2022:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
 1477              		.loc 2 2022 26 view .LVU433
 1478              	.LBB19:
2023:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** {
2024:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 1479              		.loc 2 2024 3 view .LVU434
 1480              	.LBE19:
 1481              	.LBE18:
 1482              		.loc 1 281 11 is_stmt 0 view .LVU435
 1483 0014 574B     		ldr	r3, .L140
 1484              	.LVL66:
 1485              		.loc 1 281 11 view .LVU436
 1486 0016 4FF47A72 		mov	r2, #1000
 1487 001a 1B68     		ldr	r3, [r3]
 1488              	.LVL67:
 1489              		.loc 1 281 11 view .LVU437
 1490 001c B3FBF2F3 		udiv	r3, r3, r2
 1491              	.LVL68:
 1492              	.LBB30:
 1493              	.LBB28:
 1494              		.loc 2 2024 14 view .LVU438
 1495 0020 013B     		subs	r3, r3, #1
 1496              	.LVL69:
 1497              		.loc 2 2024 6 view .LVU439
 1498 0022 B3F1807F 		cmp	r3, #16777216
 1499 0026 80F08A80 		bcs	.L125
2025:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   {
2026:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****     return (1UL);                                                   /* Reload value impossible */
2027:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   }
2028:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
2029:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 1500              		.loc 2 2029 3 is_stmt 1 view .LVU440
 1501              		.loc 2 2029 18 is_stmt 0 view .LVU441
 1502 002a 4FF0E022 		mov	r2, #-536813568
 1503              	.LBB20:
 1504              	.LBB21:
1824:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   }
 1505              		.loc 2 1824 46 view .LVU442
 1506 002e 524D     		ldr	r5, .L140+4
 1507              	.LBE21:
 1508              	.LBE20:
 1509              		.loc 2 2029 18 view .LVU443
 1510 0030 5361     		str	r3, [r2, #20]
2030:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
 1511              		.loc 2 2030 3 is_stmt 1 view .LVU444
 1512              	.LVL70:
 1513              	.LBB25:
 1514              	.LBI20:
1816:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** {
 1515              		.loc 2 1816 22 view .LVU445
 1516              	.LBB22:
1818:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   {
 1517              		.loc 2 1818 3 view .LVU446
1824:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   }
 1518              		.loc 2 1824 5 view .LVU447
 1519              	.LBE22:
 1520              	.LBE25:
2031:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
 1521              		.loc 2 2031 18 is_stmt 0 view .LVU448
 1522 0032 0026     		movs	r6, #0
 1523              	.LBB26:
 1524              	.LBB23:
1824:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   }
 1525              		.loc 2 1824 46 view .LVU449
 1526 0034 F023     		movs	r3, #240
 1527              	.LVL71:
1824:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   }
 1528              		.loc 2 1824 46 view .LVU450
 1529              	.LBE23:
 1530              	.LBE26:
2032:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 1531              		.loc 2 2032 18 view .LVU451
 1532 0036 0727     		movs	r7, #7
 1533              	.LBB27:
 1534              	.LBB24:
1824:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   }
 1535              		.loc 2 1824 46 view .LVU452
 1536 0038 85F82330 		strb	r3, [r5, #35]
 1537              	.LVL72:
1824:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   }
 1538              		.loc 2 1824 46 view .LVU453
 1539              	.LBE24:
 1540              	.LBE27:
2031:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
 1541              		.loc 2 2031 3 is_stmt 1 view .LVU454
 1542              	.LBE28:
 1543              	.LBE30:
 282:main.c        ****          /* Capture error */
 283:main.c        ****          while (1);
 284:main.c        ****       }
 285:main.c        ****       /* 4 bit for pre-emption priority, 0 bits for subpriority */
 286:main.c        ****       NVIC_PriorityGroupConfig(NVIC_PriorityGroup_4);
 1544              		.loc 1 286 7 is_stmt 0 view .LVU455
 1545 003c 4FF44070 		mov	r0, #768
 1546              	.LBB31:
 1547              	.LBB29:
2031:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 1548              		.loc 2 2031 18 view .LVU456
 1549 0040 9661     		str	r6, [r2, #24]
 1550              		.loc 2 2032 3 is_stmt 1 view .LVU457
 1551              		.loc 2 2032 18 is_stmt 0 view .LVU458
 1552 0042 1761     		str	r7, [r2, #16]
2033:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****                    SysTick_CTRL_TICKINT_Msk   |
2034:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****                    SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTi
2035:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   return (0UL);                                                     /* Function successful */
 1553              		.loc 2 2035 3 is_stmt 1 view .LVU459
 1554              		.loc 2 2035 3 is_stmt 0 view .LVU460
 1555              	.LBE29:
 1556              	.LBE31:
 1557              		.loc 1 286 7 is_stmt 1 view .LVU461
 1558 0044 FFF7FEFF 		bl	NVIC_PriorityGroupConfig
 1559              	.LVL73:
 287:main.c        ****       if (FLASH_OB_GetRDP() != SET) {
 1560              		.loc 1 287 7 view .LVU462
 1561              		.loc 1 287 11 is_stmt 0 view .LVU463
 1562 0048 FFF7FEFF 		bl	FLASH_OB_GetRDP
 1563              	.LVL74:
 1564              		.loc 1 287 10 view .LVU464
 1565 004c 0128     		cmp	r0, #1
 1566              		.loc 1 287 11 view .LVU465
 1567 004e 0446     		mov	r4, r0
 1568              		.loc 1 287 10 view .LVU466
 1569 0050 76D1     		bne	.L126
 288:main.c        ****          FLASH_Unlock();                           // this line is critical!
 289:main.c        ****          FLASH_OB_Unlock();
 290:main.c        ****          FLASH_OB_RDPConfig(OB_RDP_Level_1);
 291:main.c        ****          FLASH_OB_Launch();                        // Option Bytes programming
 292:main.c        ****          FLASH_OB_Lock();
 293:main.c        ****          FLASH_Lock();
 294:main.c        ****          NVIC_SystemReset();
 295:main.c        ****       }
 296:main.c        ****       serial_init();
 1570              		.loc 1 296 7 is_stmt 1 view .LVU467
 1571 0052 FFF7FEFF 		bl	serial_init
 1572              	.LVL75:
 297:main.c        ****       watch_dog_init();
 1573              		.loc 1 297 7 view .LVU468
 298:main.c        ****       init_i2c_24xx();
 299:main.c        ****       key_init();
 300:main.c        ****       LCD_Init();
 301:main.c        ****       TP_Init();
 302:main.c        ****       ir_remocon_init();
 303:main.c        ****       set_color(GREEN);
 304:main.c        ****       lcd_printf(1,7,"TP_Info.");
 305:main.c        ****       lcd_printf(1,8,"xfac: %d",tp_dev.xfac * 100);
 1574              		.loc 1 305 39 is_stmt 0 view .LVU469
 1575 0056 494D     		ldr	r5, .L140+8
 297:main.c        ****       watch_dog_init();
 1576              		.loc 1 297 7 view .LVU470
 1577 0058 FFF7FEFF 		bl	watch_dog_init
 1578              	.LVL76:
 298:main.c        ****       init_i2c_24xx();
 1579              		.loc 1 298 7 is_stmt 1 view .LVU471
 1580 005c FFF7FEFF 		bl	init_i2c_24xx
 1581              	.LVL77:
 299:main.c        ****       LCD_Init();
 1582              		.loc 1 299 7 view .LVU472
 1583 0060 FFF7FEFF 		bl	key_init
 1584              	.LVL78:
 300:main.c        ****       TP_Init();
 1585              		.loc 1 300 7 view .LVU473
 1586 0064 FFF7FEFF 		bl	LCD_Init
 1587              	.LVL79:
 301:main.c        ****       ir_remocon_init();
 1588              		.loc 1 301 7 view .LVU474
 1589 0068 FFF7FEFF 		bl	TP_Init
 1590              	.LVL80:
 302:main.c        ****       set_color(GREEN);
 1591              		.loc 1 302 7 view .LVU475
 1592 006c FFF7FEFF 		bl	ir_remocon_init
 1593              	.LVL81:
 303:main.c        ****       lcd_printf(1,7,"TP_Info.");
 1594              		.loc 1 303 7 view .LVU476
 1595 0070 4FF48060 		mov	r0, #1024
 1596 0074 FFF7FEFF 		bl	set_color
 1597              	.LVL82:
 304:main.c        ****       lcd_printf(1,8,"xfac: %d",tp_dev.xfac * 100);
 1598              		.loc 1 304 7 view .LVU477
 1599 0078 414A     		ldr	r2, .L140+12
 1600 007a 3946     		mov	r1, r7
 1601 007c 2046     		mov	r0, r4
 1602 007e FFF7FEFF 		bl	lcd_printf
 1603              	.LVL83:
 1604              		.loc 1 305 7 view .LVU478
 1605              		.loc 1 305 45 is_stmt 0 view .LVU479
 1606 0082 95ED067A 		vldr.32	s14, [r5, #24]
 1607              		.loc 1 305 7 view .LVU480
 1608 0086 DFED3F7A 		vldr.32	s15, .L140+16
 1609 008a 67EE277A 		vmul.f32	s15, s14, s15
 1610 008e 17EE900A 		vmov	r0, s15
 1611 0092 FFF7FEFF 		bl	__aeabi_f2d
 1612              	.LVL84:
 1613 0096 3C4A     		ldr	r2, .L140+20
 1614 0098 CDE90001 		strd	r0, [sp]
 1615 009c 0821     		movs	r1, #8
 1616 009e 2046     		mov	r0, r4
 1617 00a0 FFF7FEFF 		bl	lcd_printf
 1618              	.LVL85:
 306:main.c        ****       lcd_printf(1,9,"yfac: %d",tp_dev.yfac);
 1619              		.loc 1 306 7 is_stmt 1 view .LVU481
 1620 00a4 E869     		ldr	r0, [r5, #28]	@ float
 1621 00a6 FFF7FEFF 		bl	__aeabi_f2d
 1622              	.LVL86:
 1623 00aa 384A     		ldr	r2, .L140+24
 1624 00ac CDE90001 		strd	r0, [sp]
 1625 00b0 0921     		movs	r1, #9
 1626 00b2 2046     		mov	r0, r4
 1627 00b4 FFF7FEFF 		bl	lcd_printf
 1628              	.LVL87:
 307:main.c        ****       lcd_printf(1,10,"xoffset: %d yoffset:%d",tp_dev.xoff,tp_dev.yoff);
 1629              		.loc 1 307 7 view .LVU482
 1630 00b8 B5F92230 		ldrsh	r3, [r5, #34]
 1631 00bc 0093     		str	r3, [sp]
 1632 00be B5F92030 		ldrsh	r3, [r5, #32]
 1633 00c2 334A     		ldr	r2, .L140+28
 1634 00c4 0A21     		movs	r1, #10
 1635 00c6 2046     		mov	r0, r4
 1636 00c8 FFF7FEFF 		bl	lcd_printf
 1637              	.LVL88:
 308:main.c        ****       lcd_printf(1,11,"status: %d type: %d",tp_dev.sta,tp_dev.touchtype);
 1638              		.loc 1 308 7 view .LVU483
 1639 00cc 95F82430 		ldrb	r3, [r5, #36]	@ zero_extendqisi2
 1640 00d0 0093     		str	r3, [sp]
 1641 00d2 2046     		mov	r0, r4
 1642 00d4 2B7D     		ldrb	r3, [r5, #20]	@ zero_extendqisi2
 1643 00d6 2F4A     		ldr	r2, .L140+32
 309:main.c        ****       mx = maxx / 2;
 310:main.c        ****       my = maxy / 2;
 311:main.c        ****       old_x = mx;
 312:main.c        ****       old_y = my;
 313:main.c        ****       //TP_Drow_Touch_Point(mx,my,YELLOW);
 314:main.c        ****       tpad_press = 0;
 315:main.c        ****       ADC_Config();
 316:main.c        ****       Dac1_Init();
 317:main.c        ****       //TPAD_Init(8);
 318:main.c        ****       audio_init();
 319:main.c        ****       lcd_printf(25,1,"rtc point");
 320:main.c        ****       // 
 321:main.c        ****       //RTC_Get_Time (unsigned char *hour,unsigned char *min,unsigned char *sec,unsigned char *ampm
 322:main.c        ****       //unsigned char *hour=00;
 323:main.c        ****       //unsigned char *min=00;
 324:main.c        ****       //unsigned char *sec=00;
 325:main.c        ****       //unsigned char *ampm=00;
 326:main.c        ****       //RTC_Set_Time (*hour,*min,*sec,*ampm);
 327:main.c        ****       //RTC_Get_Time(hour,min,sec,ampm);
 328:main.c        ****       //lcd_printf(20,1,"time%s %s %s",hour,min,sec);
 329:main.c        ****       
 330:main.c        ****       volume = 30;
 331:main.c        ****       while (1) {
 332:main.c        **** 		
 333:main.c        ****       	    if (audio_run) {
 1644              		.loc 1 333 16 is_stmt 0 view .LVU484
 1645 00d8 2F4D     		ldr	r5, .L140+36
 308:main.c        ****       lcd_printf(1,11,"status: %d type: %d",tp_dev.sta,tp_dev.touchtype);
 1646              		.loc 1 308 7 view .LVU485
 1647 00da 0B21     		movs	r1, #11
 1648 00dc FFF7FEFF 		bl	lcd_printf
 1649              	.LVL89:
 309:main.c        ****       mx = maxx / 2;
 1650              		.loc 1 309 7 is_stmt 1 view .LVU486
 309:main.c        ****       mx = maxx / 2;
 1651              		.loc 1 309 10 is_stmt 0 view .LVU487
 1652 00e0 2E4B     		ldr	r3, .L140+40
 1653 00e2 2F49     		ldr	r1, .L140+44
 1654 00e4 1B88     		ldrh	r3, [r3]
 310:main.c        ****       old_x = mx;
 1655              		.loc 1 310 10 view .LVU488
 1656 00e6 2F4A     		ldr	r2, .L140+48
 309:main.c        ****       mx = maxx / 2;
 1657              		.loc 1 309 10 view .LVU489
 1658 00e8 5B08     		lsrs	r3, r3, #1
 1659 00ea 0B80     		strh	r3, [r1]	@ movhi
 310:main.c        ****       old_x = mx;
 1660              		.loc 1 310 7 is_stmt 1 view .LVU490
 310:main.c        ****       old_x = mx;
 1661              		.loc 1 310 10 is_stmt 0 view .LVU491
 1662 00ec 2E4B     		ldr	r3, .L140+52
 1663 00ee 1B88     		ldrh	r3, [r3]
 1664 00f0 5B08     		lsrs	r3, r3, #1
 1665 00f2 1380     		strh	r3, [r2]	@ movhi
 311:main.c        ****       old_y = my;
 1666              		.loc 1 311 7 is_stmt 1 view .LVU492
 311:main.c        ****       old_y = my;
 1667              		.loc 1 311 13 is_stmt 0 view .LVU493
 1668 00f4 2D4B     		ldr	r3, .L140+56
 1669 00f6 0988     		ldrh	r1, [r1]
 1670 00f8 1980     		strh	r1, [r3]	@ movhi
 312:main.c        ****       //TP_Drow_Touch_Point(mx,my,YELLOW);
 1671              		.loc 1 312 7 is_stmt 1 view .LVU494
 312:main.c        ****       //TP_Drow_Touch_Point(mx,my,YELLOW);
 1672              		.loc 1 312 13 is_stmt 0 view .LVU495
 1673 00fa 2D4B     		ldr	r3, .L140+60
 1674 00fc 1288     		ldrh	r2, [r2]
 1675 00fe 1A80     		strh	r2, [r3]	@ movhi
 314:main.c        ****       ADC_Config();
 1676              		.loc 1 314 7 is_stmt 1 view .LVU496
 314:main.c        ****       ADC_Config();
 1677              		.loc 1 314 18 is_stmt 0 view .LVU497
 1678 0100 2C4B     		ldr	r3, .L140+64
 1679 0102 1E80     		strh	r6, [r3]	@ movhi
 315:main.c        ****       Dac1_Init();
 1680              		.loc 1 315 7 is_stmt 1 view .LVU498
 1681 0104 FFF7FEFF 		bl	ADC_Config
 1682              	.LVL90:
 316:main.c        ****       //TPAD_Init(8);
 1683              		.loc 1 316 7 view .LVU499
 1684 0108 FFF7FEFF 		bl	Dac1_Init
 1685              	.LVL91:
 318:main.c        ****       lcd_printf(25,1,"rtc point");
 1686              		.loc 1 318 7 view .LVU500
 1687 010c FFF7FEFF 		bl	audio_init
 1688              	.LVL92:
 319:main.c        ****       // 
 1689              		.loc 1 319 7 view .LVU501
 1690 0110 294A     		ldr	r2, .L140+68
 334:main.c        ****       	       audio_play_function();
 1691              		.loc 1 334 15 is_stmt 0 view .LVU502
 1692 0112 2A4E     		ldr	r6, .L140+72
 319:main.c        ****       // 
 1693              		.loc 1 319 7 view .LVU503
 1694 0114 2146     		mov	r1, r4
 1695 0116 1920     		movs	r0, #25
 1696 0118 FFF7FEFF 		bl	lcd_printf
 1697              	.LVL93:
 330:main.c        ****       while (1) {
 1698              		.loc 1 330 7 is_stmt 1 view .LVU504
 330:main.c        ****       while (1) {
 1699              		.loc 1 330 14 is_stmt 0 view .LVU505
 1700 011c 284B     		ldr	r3, .L140+76
 1701 011e 1E22     		movs	r2, #30
 1702 0120 1A70     		strb	r2, [r3]
 1703              	.L131:
 335:main.c        ****       	    }
 336:main.c        ****             if (tick) {
 1704              		.loc 1 336 17 view .LVU506
 1705 0122 284C     		ldr	r4, .L140+80
 1706              	.L130:
 331:main.c        **** 		
 1707              		.loc 1 331 7 is_stmt 1 view .LVU507
 333:main.c        ****       	       audio_play_function();
 1708              		.loc 1 333 12 view .LVU508
 333:main.c        ****       	       audio_play_function();
 1709              		.loc 1 333 16 is_stmt 0 view .LVU509
 1710 0124 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 333:main.c        ****       	       audio_play_function();
 1711              		.loc 1 333 15 view .LVU510
 1712 0126 0BB1     		cbz	r3, .L129
 334:main.c        ****       	    }
 1713              		.loc 1 334 15 is_stmt 1 view .LVU511
 1714 0128 3368     		ldr	r3, [r6]
 1715 012a 9847     		blx	r3
 1716              	.LVL94:
 1717              	.L129:
 1718              		.loc 1 336 13 view .LVU512
 1719              		.loc 1 336 17 is_stmt 0 view .LVU513
 1720 012c 2388     		ldrh	r3, [r4]
 1721 012e 9BB2     		uxth	r3, r3
 1722              		.loc 1 336 16 view .LVU514
 1723 0130 002B     		cmp	r3, #0
 1724 0132 F7D0     		beq	.L130
 337:main.c        ****                tick = 0;
 1725              		.loc 1 337 16 is_stmt 1 view .LVU515
 1726              		.loc 1 337 21 is_stmt 0 view .LVU516
 1727 0134 0023     		movs	r3, #0
 1728 0136 2380     		strh	r3, [r4]	@ movhi
 338:main.c        ****                tick_process();
 1729              		.loc 1 338 16 is_stmt 1 view .LVU517
 1730 0138 FFF7FEFF 		bl	tick_process
 1731              	.LVL95:
 1732 013c F1E7     		b	.L131
 1733              	.L125:
 283:main.c        ****       }
 1734              		.loc 1 283 10 discriminator 1 view .LVU518
 283:main.c        ****       }
 1735              		.loc 1 283 19 discriminator 1 view .LVU519
 283:main.c        ****       }
 1736              		.loc 1 283 16 discriminator 1 view .LVU520
 1737 013e FEE7     		b	.L125
 1738              	.L126:
 288:main.c        ****          FLASH_OB_Unlock();
 1739              		.loc 1 288 10 view .LVU521
 1740 0140 FFF7FEFF 		bl	FLASH_Unlock
 1741              	.LVL96:
 289:main.c        ****          FLASH_OB_RDPConfig(OB_RDP_Level_1);
 1742              		.loc 1 289 10 view .LVU522
 1743 0144 FFF7FEFF 		bl	FLASH_OB_Unlock
 1744              	.LVL97:
 290:main.c        ****          FLASH_OB_Launch();                        // Option Bytes programming
 1745              		.loc 1 290 10 view .LVU523
 1746 0148 5520     		movs	r0, #85
 1747 014a FFF7FEFF 		bl	FLASH_OB_RDPConfig
 1748              	.LVL98:
 291:main.c        ****          FLASH_OB_Lock();
 1749              		.loc 1 291 10 view .LVU524
 1750 014e FFF7FEFF 		bl	FLASH_OB_Launch
 1751              	.LVL99:
 292:main.c        ****          FLASH_Lock();
 1752              		.loc 1 292 10 view .LVU525
 1753 0152 FFF7FEFF 		bl	FLASH_OB_Lock
 1754              	.LVL100:
 293:main.c        ****          NVIC_SystemReset();
 1755              		.loc 1 293 10 view .LVU526
 1756 0156 FFF7FEFF 		bl	FLASH_Lock
 1757              	.LVL101:
 294:main.c        ****       }
 1758              		.loc 1 294 10 view .LVU527
 1759              	.LBB32:
 1760              	.LBI32:
1939:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** {
 1761              		.loc 2 1939 34 view .LVU528
 1762              	.LBB33:
1941:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****                                                                        buffered write are completed
 1763              		.loc 2 1941 3 view .LVU529
 1764              	.LBB34:
 1765              	.LBI34:
 1766              		.file 3 "/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h"
   1:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** /**************************************************************************//**
   2:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  * @version  V5.0.4
   5:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  * @date     09. April 2018
   6:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  ******************************************************************************/
   7:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** /*
   8:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  *
  10:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  *
  12:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  *
  16:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  *
  18:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  * limitations under the License.
  23:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  */
  24:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
  25:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
  28:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
  34:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #ifndef __has_builtin
  36:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #endif
  38:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
  39:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #ifndef   __ASM
  41:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #endif
  43:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #ifndef   __INLINE
  44:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   #define __INLINE                               inline
  45:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #endif
  46:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #endif
  49:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #endif                                           
  52:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #endif
  55:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #ifndef   __USED
  56:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #endif
  58:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #ifndef   __WEAK
  59:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #endif
  61:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #ifndef   __PACKED
  62:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #endif
  64:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #endif
  67:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #endif
  70:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #endif
  78:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #endif
  86:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #endif
  94:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #endif
 102:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #endif
 110:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #endif
 113:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #endif
 116:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 117:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 118:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   @{
 122:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  */
 123:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 124:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** /**
 125:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  */
 129:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** {
 131:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** }
 133:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 134:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 135:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** /**
 136:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  */
 140:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** {
 142:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** }
 144:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 145:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 146:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** /**
 147:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \brief   Get Control Register
 148:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \return               Control Register value
 150:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  */
 151:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** {
 153:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   uint32_t result;
 154:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 155:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   return(result);
 157:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** }
 158:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 159:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 160:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** /**
 162:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  */
 166:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** {
 168:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   uint32_t result;
 169:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 170:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   return(result);
 172:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** }
 173:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #endif
 174:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 175:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 176:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** /**
 177:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \brief   Set Control Register
 178:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  */
 181:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** {
 183:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** }
 185:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 186:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 187:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** /**
 189:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  */
 193:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** {
 195:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** }
 197:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #endif
 198:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 199:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 200:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** /**
 201:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \return               IPSR Register value
 204:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  */
 205:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** {
 207:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   uint32_t result;
 208:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 209:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   return(result);
 211:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** }
 212:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 213:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 214:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** /**
 215:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \brief   Get APSR Register
 216:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \return               APSR Register value
 218:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  */
 219:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** {
 221:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   uint32_t result;
 222:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 223:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   return(result);
 225:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** }
 226:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 227:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 228:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** /**
 229:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \return               xPSR Register value
 232:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  */
 233:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** {
 235:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   uint32_t result;
 236:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 237:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   return(result);
 239:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** }
 240:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 241:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 242:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** /**
 243:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \return               PSP Register value
 246:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  */
 247:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** {
 249:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   uint32_t result;
 250:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 251:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   return(result);
 253:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** }
 254:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 255:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 256:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** /**
 258:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \return               PSP Register value
 261:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  */
 262:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** {
 264:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   uint32_t result;
 265:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 266:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   return(result);
 268:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** }
 269:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #endif
 270:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 271:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 272:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** /**
 273:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  */
 277:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** {
 279:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** }
 281:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 282:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 283:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** /**
 285:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  */
 289:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** {
 291:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** }
 293:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #endif
 294:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 295:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 296:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** /**
 297:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \return               MSP Register value
 300:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  */
 301:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** {
 303:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   uint32_t result;
 304:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 305:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   return(result);
 307:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** }
 308:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 309:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 310:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** /**
 312:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \return               MSP Register value
 315:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  */
 316:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** {
 318:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   uint32_t result;
 319:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 320:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   return(result);
 322:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** }
 323:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #endif
 324:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 325:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 326:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** /**
 327:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  */
 331:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** {
 333:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** }
 335:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 336:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 337:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** /**
 339:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  */
 343:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** {
 345:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** }
 347:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #endif
 348:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 349:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 350:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** /**
 352:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \return               SP Register value
 355:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  */
 356:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** {
 358:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   uint32_t result;
 359:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 360:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   return(result);
 362:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** }
 363:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 364:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 365:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** /**
 366:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  */
 370:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** {
 372:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** }
 374:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #endif
 375:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 376:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 377:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** /**
 378:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \return               Priority Mask value
 381:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  */
 382:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** {
 384:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   uint32_t result;
 385:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 386:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   return(result);
 388:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** }
 389:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 390:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 391:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** /**
 393:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \return               Priority Mask value
 396:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  */
 397:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** {
 399:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   uint32_t result;
 400:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 401:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   return(result);
 403:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** }
 404:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #endif
 405:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 406:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 407:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** /**
 408:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  */
 412:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** {
 414:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** }
 416:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 417:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 418:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** /**
 420:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  */
 424:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** {
 426:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** }
 428:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #endif
 429:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 430:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 431:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** /**
 435:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \brief   Enable FIQ
 436:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  */
 439:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** {
 441:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** }
 443:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 444:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 445:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** /**
 446:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \brief   Disable FIQ
 447:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  */
 450:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** {
 452:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** }
 454:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 455:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 456:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** /**
 457:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \brief   Get Base Priority
 458:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \return               Base Priority register value
 460:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  */
 461:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** {
 463:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   uint32_t result;
 464:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 465:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   return(result);
 467:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** }
 468:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 469:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 470:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** /**
 472:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \return               Base Priority register value
 475:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  */
 476:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** {
 478:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   uint32_t result;
 479:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 480:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   return(result);
 482:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** }
 483:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #endif
 484:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 485:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 486:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** /**
 487:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \brief   Set Base Priority
 488:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  */
 491:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** {
 493:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** }
 495:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 496:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 497:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** /**
 499:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 501:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  */
 503:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** {
 505:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** }
 507:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #endif
 508:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 509:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 510:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** /**
 511:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  */
 516:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** {
 518:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 519:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** }
 520:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 521:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 522:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** /**
 523:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \brief   Get Fault Mask
 524:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \return               Fault Mask register value
 526:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  */
 527:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** {
 529:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   uint32_t result;
 530:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 531:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   return(result);
 533:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** }
 534:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 535:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 536:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** /**
 538:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \return               Fault Mask register value
 541:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  */
 542:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** {
 544:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   uint32_t result;
 545:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 546:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   return(result);
 548:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** }
 549:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #endif
 550:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 551:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 552:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** /**
 553:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \brief   Set Fault Mask
 554:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  */
 557:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 558:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** {
 559:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** }
 561:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 562:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 563:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** /**
 565:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  */
 569:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** {
 571:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** }
 573:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #endif
 574:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 575:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 576:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 579:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 580:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 583:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** /**
 584:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   mode.
 588:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   
 589:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \return               PSPLIM Register value
 591:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  */
 592:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** {
 594:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 595:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   return 0U;
 598:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #else
 599:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   uint32_t result;
 600:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 601:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   return result;
 602:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #endif
 603:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** }
 604:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 605:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 606:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** /**
 607:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 608:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 611:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 612:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \return               PSPLIM Register value
 613:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  */
 614:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 615:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** {
 616:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   return 0U;
 619:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #else
 620:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   uint32_t result;
 621:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 622:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   return result;
 623:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #endif
 624:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** }
 625:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #endif
 626:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 627:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 628:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** /**
 629:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   mode.
 633:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   
 634:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 636:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  */
 637:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** {
 639:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #else
 644:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #endif
 646:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** }
 647:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 648:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 649:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** /**
 651:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 652:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 655:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  */
 658:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** {
 660:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 661:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 662:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 663:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #else
 664:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 665:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #endif
 666:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** }
 667:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #endif
 668:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 669:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 670:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** /**
 671:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 672:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   mode.
 675:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 676:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 677:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \return               MSPLIM Register value
 678:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  */
 679:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** {
 681:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   return 0U;
 685:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #else
 686:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   uint32_t result;
 687:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   return result;
 689:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #endif
 690:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** }
 691:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 692:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 693:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** /**
 695:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 699:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \return               MSPLIM Register value
 701:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  */
 702:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** {
 704:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   return 0U;
 707:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #else
 708:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   uint32_t result;
 709:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   return result;
 711:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #endif
 712:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** }
 713:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #endif
 714:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 715:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 716:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** /**
 717:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 718:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 719:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 720:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   mode.
 721:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 722:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  */
 725:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 726:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** {
 727:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 729:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #else
 732:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #endif
 734:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** }
 735:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 736:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 737:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 738:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** /**
 739:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 743:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  */
 746:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 747:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** {
 748:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 750:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #else
 752:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #endif
 754:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** }
 755:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #endif
 756:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 757:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 760:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 761:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** /**
 762:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \brief   Get FPSCR
 763:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 764:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 765:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  */
 766:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 767:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** {
 768:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 769:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 770:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 771:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 772:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 773:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 774:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 775:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #else
 776:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   uint32_t result;
 777:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 778:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 779:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   return(result);
 780:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #endif
 781:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #else
 782:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   return(0U);
 783:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #endif
 784:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** }
 785:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 786:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 787:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** /**
 788:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \brief   Set FPSCR
 789:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 790:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 791:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  */
 792:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 793:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** {
 794:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 795:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 796:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 797:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 798:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 799:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 800:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 801:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #else
 802:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 803:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #endif
 804:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #else
 805:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   (void)fpscr;
 806:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #endif
 807:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** }
 808:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 809:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 810:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 811:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 812:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 813:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 814:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 815:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   Access to dedicated instructions
 816:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   @{
 817:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** */
 818:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 819:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 820:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 821:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 822:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 823:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 824:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 825:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 826:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #else
 827:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 828:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 829:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 830:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #endif
 831:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 832:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** /**
 833:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \brief   No Operation
 834:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 835:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  */
 836:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 837:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 838:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** /**
 839:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \brief   Wait For Interrupt
 840:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 841:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  */
 842:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 843:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 844:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 845:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** /**
 846:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \brief   Wait For Event
 847:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 848:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 849:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  */
 850:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 851:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 852:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 853:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** /**
 854:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \brief   Send Event
 855:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 856:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  */
 857:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 858:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 859:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 860:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** /**
 861:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 862:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 863:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 864:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****            after the instruction has been completed.
 865:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  */
 866:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 867:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** {
 868:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 869:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** }
 870:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 871:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** 
 872:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** /**
 873:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 874:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 875:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 876:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****  */
 877:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 1767              		.loc 3 877 27 view .LVU530
 1768              	.LBB35:
 878:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** {
 879:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 1769              		.loc 3 879 3 view .LVU531
 1770              		.syntax unified
 1771              	@ 879 "/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h" 1
 1772 015a BFF34F8F 		dsb 0xF
 1773              	@ 0 "" 2
 1774              		.thumb
 1775              		.syntax unified
 1776              	.LBE35:
 1777              	.LBE34:
1943:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 1778              		.loc 2 1943 3 view .LVU532
1944:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
 1779              		.loc 2 1944 32 is_stmt 0 view .LVU533
 1780 015e EA68     		ldr	r2, [r5, #12]
1943:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 1781              		.loc 2 1943 17 view .LVU534
 1782 0160 194B     		ldr	r3, .L140+84
1944:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
 1783              		.loc 2 1944 40 view .LVU535
 1784 0162 02F4E062 		and	r2, r2, #1792
1943:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 1785              		.loc 2 1943 17 view .LVU536
 1786 0166 1343     		orrs	r3, r3, r2
1943:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 1787              		.loc 2 1943 15 view .LVU537
 1788 0168 EB60     		str	r3, [r5, #12]
1946:/project/stm32f4x_iolib/include/cmsis/core_cm4.h **** 
 1789              		.loc 2 1946 3 is_stmt 1 view .LVU538
 1790              	.LBB36:
 1791              	.LBI36:
 877:/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h **** {
 1792              		.loc 3 877 27 view .LVU539
 1793              	.LBB37:
 1794              		.loc 3 879 3 view .LVU540
 1795              		.syntax unified
 1796              	@ 879 "/project/stm32f4x_iolib/include/cmsis/cmsis_gcc.h" 1
 1797 016a BFF34F8F 		dsb 0xF
 1798              	@ 0 "" 2
 1799              		.thumb
 1800              		.syntax unified
 1801              	.L128:
 1802              	.LBE37:
 1803              	.LBE36:
1948:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   {
 1804              		.loc 2 1948 3 view .LVU541
1950:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   }
 1805              		.loc 2 1950 5 view .LVU542
 1806              		.syntax unified
 1807              	@ 1950 "/project/stm32f4x_iolib/include/cmsis/core_cm4.h" 1
 1808 016e 00BF     		nop
 1809              	@ 0 "" 2
1948:/project/stm32f4x_iolib/include/cmsis/core_cm4.h ****   {
 1810              		.loc 2 1948 8 view .LVU543
 1811              		.thumb
 1812              		.syntax unified
 1813 0170 FDE7     		b	.L128
 1814              	.L141:
 1815 0172 00BF     		.align	2
 1816              	.L140:
 1817 0174 00000000 		.word	SystemCoreClock
 1818 0178 00ED00E0 		.word	-536810240
 1819 017c 00000000 		.word	tp_dev
 1820 0180 00000000 		.word	.LC7
 1821 0184 0000C842 		.word	1120403456
 1822 0188 09000000 		.word	.LC8
 1823 018c 12000000 		.word	.LC9
 1824 0190 1B000000 		.word	.LC10
 1825 0194 32000000 		.word	.LC11
 1826 0198 00000000 		.word	audio_run
 1827 019c 00000000 		.word	maxx
 1828 01a0 00000000 		.word	.LANCHOR11
 1829 01a4 00000000 		.word	.LANCHOR7
 1830 01a8 00000000 		.word	maxy
 1831 01ac 00000000 		.word	.LANCHOR12
 1832 01b0 00000000 		.word	.LANCHOR8
 1833 01b4 00000000 		.word	.LANCHOR15
 1834 01b8 46000000 		.word	.LC12
 1835 01bc 00000000 		.word	audio_play_function
 1836 01c0 00000000 		.word	.LANCHOR9
 1837 01c4 00000000 		.word	.LANCHOR4
 1838 01c8 0400FA05 		.word	100270084
 1839              	.LBE33:
 1840              	.LBE32:
 1841              		.cfi_endproc
 1842              	.LFE139:
 1844              		.global	FLASHStatus
 1845              		.global	tpad_press
 1846              		.global	pen_y
 1847              		.global	pen_x
 1848              		.global	old_y
 1849              		.global	old_x
 1850              		.global	my
 1851              		.global	mx
 1852              		.global	volume_flag
 1853              		.global	volume
 1854              		.global	old_key
 1855              		.global	read_key
 1856              		.global	time_led
 1857              		.global	jiffes
 1858              		.global	tick
 1859              		.section	.bss.cnt.1,"aw",%nobits
 1860              		.align	1
 1861              		.set	.LANCHOR1,. + 0
 1864              	cnt.1:
 1865 0000 0000     		.space	2
 1866              		.section	.bss.flip.0,"aw",%nobits
 1867              		.set	.LANCHOR2,. + 0
 1870              	flip.0:
 1871 0000 00       		.space	1
 1872              		.section	.bss.jiffes,"aw",%nobits
 1873              		.align	1
 1874              		.set	.LANCHOR0,. + 0
 1877              	jiffes:
 1878 0000 0000     		.space	2
 1879              		.section	.bss.mx,"aw",%nobits
 1880              		.align	1
 1881              		.set	.LANCHOR11,. + 0
 1884              	mx:
 1885 0000 0000     		.space	2
 1886              		.section	.bss.my,"aw",%nobits
 1887              		.align	1
 1888              		.set	.LANCHOR7,. + 0
 1891              	my:
 1892 0000 0000     		.space	2
 1893              		.section	.bss.old_key,"aw",%nobits
 1894              		.set	.LANCHOR6,. + 0
 1897              	old_key:
 1898 0000 00       		.space	1
 1899              		.section	.bss.old_x,"aw",%nobits
 1900              		.align	1
 1901              		.set	.LANCHOR12,. + 0
 1904              	old_x:
 1905 0000 0000     		.space	2
 1906              		.section	.bss.old_y,"aw",%nobits
 1907              		.align	1
 1908              		.set	.LANCHOR8,. + 0
 1911              	old_y:
 1912 0000 0000     		.space	2
 1913              		.section	.bss.pen_x,"aw",%nobits
 1914              		.align	1
 1915              		.set	.LANCHOR13,. + 0
 1918              	pen_x:
 1919 0000 0000     		.space	2
 1920              		.section	.bss.pen_y,"aw",%nobits
 1921              		.align	1
 1922              		.set	.LANCHOR14,. + 0
 1925              	pen_y:
 1926 0000 0000     		.space	2
 1927              		.section	.bss.read_key,"aw",%nobits
 1928              		.set	.LANCHOR5,. + 0
 1931              	read_key:
 1932 0000 00       		.space	1
 1933              		.section	.bss.tick,"aw",%nobits
 1934              		.align	1
 1935              		.set	.LANCHOR4,. + 0
 1938              	tick:
 1939 0000 0000     		.space	2
 1940              		.section	.bss.time_led,"aw",%nobits
 1941              		.set	.LANCHOR3,. + 0
 1944              	time_led:
 1945 0000 00       		.space	1
 1946              		.section	.bss.tpad_press,"aw",%nobits
 1947              		.align	1
 1948              		.set	.LANCHOR15,. + 0
 1951              	tpad_press:
 1952 0000 0000     		.space	2
 1953              		.section	.bss.volume,"aw",%nobits
 1954              		.set	.LANCHOR9,. + 0
 1957              	volume:
 1958 0000 00       		.space	1
 1959              		.section	.bss.volume_flag,"aw",%nobits
 1960              		.set	.LANCHOR10,. + 0
 1963              	volume_flag:
 1964 0000 00       		.space	1
 1965              		.section	.data.FLASHStatus,"aw"
 1968              	FLASHStatus:
 1969 0000 08       		.byte	8
 1970              		.text
 1971              	.Letext0:
 1972              		.file 4 "/project/stm32f4x_iolib/include/cmsis/stm32f4xx.h"
 1973              		.file 5 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 1974              		.file 6 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 1975              		.file 7 "/project/stm32f4x_iolib/include/stm32f4xx_flash.h"
 1976              		.file 8 "/project/stm32f4x_iolib/include/stm32f4xx_gpio.h"
 1977              		.file 9 "/project/stm32f4x_iolib/include/stm32f4xx_rcc.h"
 1978              		.file 10 "/project/stm32f4x_iolib/include/cmsis/system_stm32f4xx.h"
 1979              		.file 11 "source/prototype.h"
 1980              		.file 12 "/project/stm32f4x_iolib/include/fundefs.h"
DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\dinot\AppData\Local\Temp\ccCSflic.s:20     .text.wait_ms:00000000 $t
C:\Users\dinot\AppData\Local\Temp\ccCSflic.s:26     .text.wait_ms:00000000 wait_ms
C:\Users\dinot\AppData\Local\Temp\ccCSflic.s:83     .text.wait_ms:00000028 $d
C:\Users\dinot\AppData\Local\Temp\ccCSflic.s:88     .text.hex2dec:00000000 $t
C:\Users\dinot\AppData\Local\Temp\ccCSflic.s:94     .text.hex2dec:00000000 hex2dec
C:\Users\dinot\AppData\Local\Temp\ccCSflic.s:151    .text.dec2hex:00000000 $t
C:\Users\dinot\AppData\Local\Temp\ccCSflic.s:157    .text.dec2hex:00000000 dec2hex
C:\Users\dinot\AppData\Local\Temp\ccCSflic.s:201    .text.Periph_Configuration:00000000 $t
C:\Users\dinot\AppData\Local\Temp\ccCSflic.s:207    .text.Periph_Configuration:00000000 Periph_Configuration
C:\Users\dinot\AppData\Local\Temp\ccCSflic.s:253    .text.Periph_Configuration:00000034 $d
C:\Users\dinot\AppData\Local\Temp\ccCSflic.s:258    .text.GPIO_Configuration:00000000 $t
C:\Users\dinot\AppData\Local\Temp\ccCSflic.s:264    .text.GPIO_Configuration:00000000 GPIO_Configuration
C:\Users\dinot\AppData\Local\Temp\ccCSflic.s:394    .text.GPIO_Configuration:000000d4 $d
C:\Users\dinot\AppData\Local\Temp\ccCSflic.s:403    .text.NVIC_Configuration:00000000 $t
C:\Users\dinot\AppData\Local\Temp\ccCSflic.s:409    .text.NVIC_Configuration:00000000 NVIC_Configuration
C:\Users\dinot\AppData\Local\Temp\ccCSflic.s:424    .text.NVIC_Configuration:0000000c $d
C:\Users\dinot\AppData\Local\Temp\ccCSflic.s:429    .ramfunc:00000000 $t
C:\Users\dinot\AppData\Local\Temp\ccCSflic.s:435    .ramfunc:00000000 SysTick_Handler
C:\Users\dinot\AppData\Local\Temp\ccCSflic.s:555    .ramfunc:00000084 $d
C:\Users\dinot\AppData\Local\Temp\ccCSflic.s:571    .text.watch_dog_init:00000000 $t
C:\Users\dinot\AppData\Local\Temp\ccCSflic.s:577    .text.watch_dog_init:00000000 watch_dog_init
C:\Users\dinot\AppData\Local\Temp\ccCSflic.s:632    .text.tick_process:00000000 $t
C:\Users\dinot\AppData\Local\Temp\ccCSflic.s:638    .text.tick_process:00000000 tick_process
C:\Users\dinot\AppData\Local\Temp\ccCSflic.s:1049   .text.tick_process:000001f4 $d
C:\Users\dinot\AppData\Local\Temp\ccCSflic.s:1071   .text.tick_process:00000240 $t
C:\Users\dinot\AppData\Local\Temp\ccCSflic.s:1403   .text.tick_process:000003d8 $d
C:\Users\dinot\AppData\Local\Temp\ccCSflic.s:1440   .text.startup.main:00000000 $t
C:\Users\dinot\AppData\Local\Temp\ccCSflic.s:1446   .text.startup.main:00000000 main
C:\Users\dinot\AppData\Local\Temp\ccCSflic.s:1817   .text.startup.main:00000174 $d
C:\Users\dinot\AppData\Local\Temp\ccCSflic.s:1968   .data.FLASHStatus:00000000 FLASHStatus
C:\Users\dinot\AppData\Local\Temp\ccCSflic.s:1951   .bss.tpad_press:00000000 tpad_press
C:\Users\dinot\AppData\Local\Temp\ccCSflic.s:1925   .bss.pen_y:00000000 pen_y
C:\Users\dinot\AppData\Local\Temp\ccCSflic.s:1918   .bss.pen_x:00000000 pen_x
C:\Users\dinot\AppData\Local\Temp\ccCSflic.s:1911   .bss.old_y:00000000 old_y
C:\Users\dinot\AppData\Local\Temp\ccCSflic.s:1904   .bss.old_x:00000000 old_x
C:\Users\dinot\AppData\Local\Temp\ccCSflic.s:1891   .bss.my:00000000 my
C:\Users\dinot\AppData\Local\Temp\ccCSflic.s:1884   .bss.mx:00000000 mx
C:\Users\dinot\AppData\Local\Temp\ccCSflic.s:1963   .bss.volume_flag:00000000 volume_flag
C:\Users\dinot\AppData\Local\Temp\ccCSflic.s:1957   .bss.volume:00000000 volume
C:\Users\dinot\AppData\Local\Temp\ccCSflic.s:1897   .bss.old_key:00000000 old_key
C:\Users\dinot\AppData\Local\Temp\ccCSflic.s:1931   .bss.read_key:00000000 read_key
C:\Users\dinot\AppData\Local\Temp\ccCSflic.s:1944   .bss.time_led:00000000 time_led
C:\Users\dinot\AppData\Local\Temp\ccCSflic.s:1877   .bss.jiffes:00000000 jiffes
C:\Users\dinot\AppData\Local\Temp\ccCSflic.s:1938   .bss.tick:00000000 tick
C:\Users\dinot\AppData\Local\Temp\ccCSflic.s:1860   .bss.cnt.1:00000000 $d
C:\Users\dinot\AppData\Local\Temp\ccCSflic.s:1864   .bss.cnt.1:00000000 cnt.1
C:\Users\dinot\AppData\Local\Temp\ccCSflic.s:1870   .bss.flip.0:00000000 flip.0
C:\Users\dinot\AppData\Local\Temp\ccCSflic.s:1871   .bss.flip.0:00000000 $d
C:\Users\dinot\AppData\Local\Temp\ccCSflic.s:1873   .bss.jiffes:00000000 $d
C:\Users\dinot\AppData\Local\Temp\ccCSflic.s:1880   .bss.mx:00000000 $d
C:\Users\dinot\AppData\Local\Temp\ccCSflic.s:1887   .bss.my:00000000 $d
C:\Users\dinot\AppData\Local\Temp\ccCSflic.s:1898   .bss.old_key:00000000 $d
C:\Users\dinot\AppData\Local\Temp\ccCSflic.s:1900   .bss.old_x:00000000 $d
C:\Users\dinot\AppData\Local\Temp\ccCSflic.s:1907   .bss.old_y:00000000 $d
C:\Users\dinot\AppData\Local\Temp\ccCSflic.s:1914   .bss.pen_x:00000000 $d
C:\Users\dinot\AppData\Local\Temp\ccCSflic.s:1921   .bss.pen_y:00000000 $d
C:\Users\dinot\AppData\Local\Temp\ccCSflic.s:1932   .bss.read_key:00000000 $d
C:\Users\dinot\AppData\Local\Temp\ccCSflic.s:1934   .bss.tick:00000000 $d
C:\Users\dinot\AppData\Local\Temp\ccCSflic.s:1945   .bss.time_led:00000000 $d
C:\Users\dinot\AppData\Local\Temp\ccCSflic.s:1947   .bss.tpad_press:00000000 $d
C:\Users\dinot\AppData\Local\Temp\ccCSflic.s:1958   .bss.volume:00000000 $d
C:\Users\dinot\AppData\Local\Temp\ccCSflic.s:1964   .bss.volume_flag:00000000 $d

UNDEFINED SYMBOLS
IWDG_ReloadCounter
RCC_AHB1PeriphClockCmd
RCC_APB2PeriphClockCmd
RCC_APB1PeriphClockCmd
GPIO_PinAFConfig
GPIO_Init_Pin
NVIC_SetVectorTable
_isr_vectorsflash_offs
rxcnt1
rxck1
rxcnt2
rxck2
rxcnt3
rxck3
audio_delay
IWDG_WriteAccessCmd
IWDG_SetPrescaler
IWDG_SetReload
IWDG_Enable
key_read
lcd_printf
serial_check
TP_Scan
maxy
maxx
play_audio
play_key
tp_dev
ir_process
adc_process
audio_file_list
audio_process
display_line_flag
tx_led
rx_led
__aeabi_f2d
RCC_GetClocksFreq
NVIC_PriorityGroupConfig
FLASH_OB_GetRDP
serial_init
init_i2c_24xx
key_init
LCD_Init
TP_Init
ir_remocon_init
set_color
ADC_Config
Dac1_Init
audio_init
FLASH_Unlock
FLASH_OB_Unlock
FLASH_OB_RDPConfig
FLASH_OB_Launch
FLASH_OB_Lock
FLASH_Lock
SystemCoreClock
audio_run
audio_play_function
