Warning (10268): Verilog HDL information at rails_state.v(57): always construct contains both blocking and non-blocking assignments File: C:/Users/Tuco/Desktop/IC design/homework/question/HW2/rails_state.v Line: 57
