
mpii.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000169a0  080001f0  080001f0  000101f0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000cd8  08016b90  08016b90  00026b90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08017868  08017868  00027868  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0801786c  0801786c  0002786c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000394  20000000  08017870  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00001764  20000394  08017c04  00030394  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20001af8  08017c04  00031af8  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00030394  2**0
                  CONTENTS, READONLY
  9 .debug_info   0004f734  00000000  00000000  000303bd  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00009664  00000000  00000000  0007faf1  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00002418  00000000  00000000  00089158  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00002078  00000000  00000000  0008b570  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000163e6  00000000  00000000  0008d5e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0000a96d  00000000  00000000  000a39ce  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  000ae33b  2**0
                  CONTENTS, READONLY
 16 .debug_frame  0000a3e4  00000000  00000000  000ae3b8  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stab         0000009c  00000000  00000000  000b879c  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000014d  00000000  00000000  000b8838  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001f0 <__do_global_dtors_aux>:
 80001f0:	b510      	push	{r4, lr}
 80001f2:	4c05      	ldr	r4, [pc, #20]	; (8000208 <__do_global_dtors_aux+0x18>)
 80001f4:	7823      	ldrb	r3, [r4, #0]
 80001f6:	b933      	cbnz	r3, 8000206 <__do_global_dtors_aux+0x16>
 80001f8:	4b04      	ldr	r3, [pc, #16]	; (800020c <__do_global_dtors_aux+0x1c>)
 80001fa:	b113      	cbz	r3, 8000202 <__do_global_dtors_aux+0x12>
 80001fc:	4804      	ldr	r0, [pc, #16]	; (8000210 <__do_global_dtors_aux+0x20>)
 80001fe:	f3af 8000 	nop.w
 8000202:	2301      	movs	r3, #1
 8000204:	7023      	strb	r3, [r4, #0]
 8000206:	bd10      	pop	{r4, pc}
 8000208:	20000394 	.word	0x20000394
 800020c:	00000000 	.word	0x00000000
 8000210:	08016b78 	.word	0x08016b78

08000214 <frame_dummy>:
 8000214:	b508      	push	{r3, lr}
 8000216:	4b03      	ldr	r3, [pc, #12]	; (8000224 <frame_dummy+0x10>)
 8000218:	b11b      	cbz	r3, 8000222 <frame_dummy+0xe>
 800021a:	4903      	ldr	r1, [pc, #12]	; (8000228 <frame_dummy+0x14>)
 800021c:	4803      	ldr	r0, [pc, #12]	; (800022c <frame_dummy+0x18>)
 800021e:	f3af 8000 	nop.w
 8000222:	bd08      	pop	{r3, pc}
 8000224:	00000000 	.word	0x00000000
 8000228:	20000398 	.word	0x20000398
 800022c:	08016b78 	.word	0x08016b78

08000230 <strcmp>:
 8000230:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000234:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000238:	2a01      	cmp	r2, #1
 800023a:	bf28      	it	cs
 800023c:	429a      	cmpcs	r2, r3
 800023e:	d0f7      	beq.n	8000230 <strcmp>
 8000240:	1ad0      	subs	r0, r2, r3
 8000242:	4770      	bx	lr

08000244 <strlen>:
 8000244:	4603      	mov	r3, r0
 8000246:	f813 2b01 	ldrb.w	r2, [r3], #1
 800024a:	2a00      	cmp	r2, #0
 800024c:	d1fb      	bne.n	8000246 <strlen+0x2>
 800024e:	1a18      	subs	r0, r3, r0
 8000250:	3801      	subs	r0, #1
 8000252:	4770      	bx	lr

08000254 <__aeabi_drsub>:
 8000254:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000258:	e002      	b.n	8000260 <__adddf3>
 800025a:	bf00      	nop

0800025c <__aeabi_dsub>:
 800025c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000260 <__adddf3>:
 8000260:	b530      	push	{r4, r5, lr}
 8000262:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000266:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800026a:	ea94 0f05 	teq	r4, r5
 800026e:	bf08      	it	eq
 8000270:	ea90 0f02 	teqeq	r0, r2
 8000274:	bf1f      	itttt	ne
 8000276:	ea54 0c00 	orrsne.w	ip, r4, r0
 800027a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800027e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000282:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000286:	f000 80e2 	beq.w	800044e <__adddf3+0x1ee>
 800028a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800028e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000292:	bfb8      	it	lt
 8000294:	426d      	neglt	r5, r5
 8000296:	dd0c      	ble.n	80002b2 <__adddf3+0x52>
 8000298:	442c      	add	r4, r5
 800029a:	ea80 0202 	eor.w	r2, r0, r2
 800029e:	ea81 0303 	eor.w	r3, r1, r3
 80002a2:	ea82 0000 	eor.w	r0, r2, r0
 80002a6:	ea83 0101 	eor.w	r1, r3, r1
 80002aa:	ea80 0202 	eor.w	r2, r0, r2
 80002ae:	ea81 0303 	eor.w	r3, r1, r3
 80002b2:	2d36      	cmp	r5, #54	; 0x36
 80002b4:	bf88      	it	hi
 80002b6:	bd30      	pophi	{r4, r5, pc}
 80002b8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002bc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002c0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002c4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002c8:	d002      	beq.n	80002d0 <__adddf3+0x70>
 80002ca:	4240      	negs	r0, r0
 80002cc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002d0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002d4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002d8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002dc:	d002      	beq.n	80002e4 <__adddf3+0x84>
 80002de:	4252      	negs	r2, r2
 80002e0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002e4:	ea94 0f05 	teq	r4, r5
 80002e8:	f000 80a7 	beq.w	800043a <__adddf3+0x1da>
 80002ec:	f1a4 0401 	sub.w	r4, r4, #1
 80002f0:	f1d5 0e20 	rsbs	lr, r5, #32
 80002f4:	db0d      	blt.n	8000312 <__adddf3+0xb2>
 80002f6:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002fa:	fa22 f205 	lsr.w	r2, r2, r5
 80002fe:	1880      	adds	r0, r0, r2
 8000300:	f141 0100 	adc.w	r1, r1, #0
 8000304:	fa03 f20e 	lsl.w	r2, r3, lr
 8000308:	1880      	adds	r0, r0, r2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	4159      	adcs	r1, r3
 8000310:	e00e      	b.n	8000330 <__adddf3+0xd0>
 8000312:	f1a5 0520 	sub.w	r5, r5, #32
 8000316:	f10e 0e20 	add.w	lr, lr, #32
 800031a:	2a01      	cmp	r2, #1
 800031c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000320:	bf28      	it	cs
 8000322:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	18c0      	adds	r0, r0, r3
 800032c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000330:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000334:	d507      	bpl.n	8000346 <__adddf3+0xe6>
 8000336:	f04f 0e00 	mov.w	lr, #0
 800033a:	f1dc 0c00 	rsbs	ip, ip, #0
 800033e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000342:	eb6e 0101 	sbc.w	r1, lr, r1
 8000346:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800034a:	d31b      	bcc.n	8000384 <__adddf3+0x124>
 800034c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000350:	d30c      	bcc.n	800036c <__adddf3+0x10c>
 8000352:	0849      	lsrs	r1, r1, #1
 8000354:	ea5f 0030 	movs.w	r0, r0, rrx
 8000358:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800035c:	f104 0401 	add.w	r4, r4, #1
 8000360:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000364:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000368:	f080 809a 	bcs.w	80004a0 <__adddf3+0x240>
 800036c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000370:	bf08      	it	eq
 8000372:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000376:	f150 0000 	adcs.w	r0, r0, #0
 800037a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800037e:	ea41 0105 	orr.w	r1, r1, r5
 8000382:	bd30      	pop	{r4, r5, pc}
 8000384:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000388:	4140      	adcs	r0, r0
 800038a:	eb41 0101 	adc.w	r1, r1, r1
 800038e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000392:	f1a4 0401 	sub.w	r4, r4, #1
 8000396:	d1e9      	bne.n	800036c <__adddf3+0x10c>
 8000398:	f091 0f00 	teq	r1, #0
 800039c:	bf04      	itt	eq
 800039e:	4601      	moveq	r1, r0
 80003a0:	2000      	moveq	r0, #0
 80003a2:	fab1 f381 	clz	r3, r1
 80003a6:	bf08      	it	eq
 80003a8:	3320      	addeq	r3, #32
 80003aa:	f1a3 030b 	sub.w	r3, r3, #11
 80003ae:	f1b3 0220 	subs.w	r2, r3, #32
 80003b2:	da0c      	bge.n	80003ce <__adddf3+0x16e>
 80003b4:	320c      	adds	r2, #12
 80003b6:	dd08      	ble.n	80003ca <__adddf3+0x16a>
 80003b8:	f102 0c14 	add.w	ip, r2, #20
 80003bc:	f1c2 020c 	rsb	r2, r2, #12
 80003c0:	fa01 f00c 	lsl.w	r0, r1, ip
 80003c4:	fa21 f102 	lsr.w	r1, r1, r2
 80003c8:	e00c      	b.n	80003e4 <__adddf3+0x184>
 80003ca:	f102 0214 	add.w	r2, r2, #20
 80003ce:	bfd8      	it	le
 80003d0:	f1c2 0c20 	rsble	ip, r2, #32
 80003d4:	fa01 f102 	lsl.w	r1, r1, r2
 80003d8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003dc:	bfdc      	itt	le
 80003de:	ea41 010c 	orrle.w	r1, r1, ip
 80003e2:	4090      	lslle	r0, r2
 80003e4:	1ae4      	subs	r4, r4, r3
 80003e6:	bfa2      	ittt	ge
 80003e8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003ec:	4329      	orrge	r1, r5
 80003ee:	bd30      	popge	{r4, r5, pc}
 80003f0:	ea6f 0404 	mvn.w	r4, r4
 80003f4:	3c1f      	subs	r4, #31
 80003f6:	da1c      	bge.n	8000432 <__adddf3+0x1d2>
 80003f8:	340c      	adds	r4, #12
 80003fa:	dc0e      	bgt.n	800041a <__adddf3+0x1ba>
 80003fc:	f104 0414 	add.w	r4, r4, #20
 8000400:	f1c4 0220 	rsb	r2, r4, #32
 8000404:	fa20 f004 	lsr.w	r0, r0, r4
 8000408:	fa01 f302 	lsl.w	r3, r1, r2
 800040c:	ea40 0003 	orr.w	r0, r0, r3
 8000410:	fa21 f304 	lsr.w	r3, r1, r4
 8000414:	ea45 0103 	orr.w	r1, r5, r3
 8000418:	bd30      	pop	{r4, r5, pc}
 800041a:	f1c4 040c 	rsb	r4, r4, #12
 800041e:	f1c4 0220 	rsb	r2, r4, #32
 8000422:	fa20 f002 	lsr.w	r0, r0, r2
 8000426:	fa01 f304 	lsl.w	r3, r1, r4
 800042a:	ea40 0003 	orr.w	r0, r0, r3
 800042e:	4629      	mov	r1, r5
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	fa21 f004 	lsr.w	r0, r1, r4
 8000436:	4629      	mov	r1, r5
 8000438:	bd30      	pop	{r4, r5, pc}
 800043a:	f094 0f00 	teq	r4, #0
 800043e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000442:	bf06      	itte	eq
 8000444:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000448:	3401      	addeq	r4, #1
 800044a:	3d01      	subne	r5, #1
 800044c:	e74e      	b.n	80002ec <__adddf3+0x8c>
 800044e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000452:	bf18      	it	ne
 8000454:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000458:	d029      	beq.n	80004ae <__adddf3+0x24e>
 800045a:	ea94 0f05 	teq	r4, r5
 800045e:	bf08      	it	eq
 8000460:	ea90 0f02 	teqeq	r0, r2
 8000464:	d005      	beq.n	8000472 <__adddf3+0x212>
 8000466:	ea54 0c00 	orrs.w	ip, r4, r0
 800046a:	bf04      	itt	eq
 800046c:	4619      	moveq	r1, r3
 800046e:	4610      	moveq	r0, r2
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea91 0f03 	teq	r1, r3
 8000476:	bf1e      	ittt	ne
 8000478:	2100      	movne	r1, #0
 800047a:	2000      	movne	r0, #0
 800047c:	bd30      	popne	{r4, r5, pc}
 800047e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000482:	d105      	bne.n	8000490 <__adddf3+0x230>
 8000484:	0040      	lsls	r0, r0, #1
 8000486:	4149      	adcs	r1, r1
 8000488:	bf28      	it	cs
 800048a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800048e:	bd30      	pop	{r4, r5, pc}
 8000490:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000494:	bf3c      	itt	cc
 8000496:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800049a:	bd30      	popcc	{r4, r5, pc}
 800049c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004a0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004a4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004a8:	f04f 0000 	mov.w	r0, #0
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004b2:	bf1a      	itte	ne
 80004b4:	4619      	movne	r1, r3
 80004b6:	4610      	movne	r0, r2
 80004b8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004bc:	bf1c      	itt	ne
 80004be:	460b      	movne	r3, r1
 80004c0:	4602      	movne	r2, r0
 80004c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004c6:	bf06      	itte	eq
 80004c8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004cc:	ea91 0f03 	teqeq	r1, r3
 80004d0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	bf00      	nop

080004d8 <__aeabi_ui2d>:
 80004d8:	f090 0f00 	teq	r0, #0
 80004dc:	bf04      	itt	eq
 80004de:	2100      	moveq	r1, #0
 80004e0:	4770      	bxeq	lr
 80004e2:	b530      	push	{r4, r5, lr}
 80004e4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004e8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004ec:	f04f 0500 	mov.w	r5, #0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e750      	b.n	8000398 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_i2d>:
 80004f8:	f090 0f00 	teq	r0, #0
 80004fc:	bf04      	itt	eq
 80004fe:	2100      	moveq	r1, #0
 8000500:	4770      	bxeq	lr
 8000502:	b530      	push	{r4, r5, lr}
 8000504:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000508:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800050c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000510:	bf48      	it	mi
 8000512:	4240      	negmi	r0, r0
 8000514:	f04f 0100 	mov.w	r1, #0
 8000518:	e73e      	b.n	8000398 <__adddf3+0x138>
 800051a:	bf00      	nop

0800051c <__aeabi_f2d>:
 800051c:	0042      	lsls	r2, r0, #1
 800051e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000522:	ea4f 0131 	mov.w	r1, r1, rrx
 8000526:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800052a:	bf1f      	itttt	ne
 800052c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000530:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000534:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000538:	4770      	bxne	lr
 800053a:	f092 0f00 	teq	r2, #0
 800053e:	bf14      	ite	ne
 8000540:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000544:	4770      	bxeq	lr
 8000546:	b530      	push	{r4, r5, lr}
 8000548:	f44f 7460 	mov.w	r4, #896	; 0x380
 800054c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000550:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000554:	e720      	b.n	8000398 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_ul2d>:
 8000558:	ea50 0201 	orrs.w	r2, r0, r1
 800055c:	bf08      	it	eq
 800055e:	4770      	bxeq	lr
 8000560:	b530      	push	{r4, r5, lr}
 8000562:	f04f 0500 	mov.w	r5, #0
 8000566:	e00a      	b.n	800057e <__aeabi_l2d+0x16>

08000568 <__aeabi_l2d>:
 8000568:	ea50 0201 	orrs.w	r2, r0, r1
 800056c:	bf08      	it	eq
 800056e:	4770      	bxeq	lr
 8000570:	b530      	push	{r4, r5, lr}
 8000572:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000576:	d502      	bpl.n	800057e <__aeabi_l2d+0x16>
 8000578:	4240      	negs	r0, r0
 800057a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800057e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000582:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000586:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800058a:	f43f aedc 	beq.w	8000346 <__adddf3+0xe6>
 800058e:	f04f 0203 	mov.w	r2, #3
 8000592:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000596:	bf18      	it	ne
 8000598:	3203      	addne	r2, #3
 800059a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800059e:	bf18      	it	ne
 80005a0:	3203      	addne	r2, #3
 80005a2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005a6:	f1c2 0320 	rsb	r3, r2, #32
 80005aa:	fa00 fc03 	lsl.w	ip, r0, r3
 80005ae:	fa20 f002 	lsr.w	r0, r0, r2
 80005b2:	fa01 fe03 	lsl.w	lr, r1, r3
 80005b6:	ea40 000e 	orr.w	r0, r0, lr
 80005ba:	fa21 f102 	lsr.w	r1, r1, r2
 80005be:	4414      	add	r4, r2
 80005c0:	e6c1      	b.n	8000346 <__adddf3+0xe6>
 80005c2:	bf00      	nop

080005c4 <__aeabi_dmul>:
 80005c4:	b570      	push	{r4, r5, r6, lr}
 80005c6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ca:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005ce:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005d2:	bf1d      	ittte	ne
 80005d4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005d8:	ea94 0f0c 	teqne	r4, ip
 80005dc:	ea95 0f0c 	teqne	r5, ip
 80005e0:	f000 f8de 	bleq	80007a0 <__aeabi_dmul+0x1dc>
 80005e4:	442c      	add	r4, r5
 80005e6:	ea81 0603 	eor.w	r6, r1, r3
 80005ea:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ee:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005f2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005f6:	bf18      	it	ne
 80005f8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000600:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000604:	d038      	beq.n	8000678 <__aeabi_dmul+0xb4>
 8000606:	fba0 ce02 	umull	ip, lr, r0, r2
 800060a:	f04f 0500 	mov.w	r5, #0
 800060e:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000612:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000616:	fbe0 e503 	umlal	lr, r5, r0, r3
 800061a:	f04f 0600 	mov.w	r6, #0
 800061e:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000622:	f09c 0f00 	teq	ip, #0
 8000626:	bf18      	it	ne
 8000628:	f04e 0e01 	orrne.w	lr, lr, #1
 800062c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000630:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000634:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000638:	d204      	bcs.n	8000644 <__aeabi_dmul+0x80>
 800063a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800063e:	416d      	adcs	r5, r5
 8000640:	eb46 0606 	adc.w	r6, r6, r6
 8000644:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000648:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 800064c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000650:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000654:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000658:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800065c:	bf88      	it	hi
 800065e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000662:	d81e      	bhi.n	80006a2 <__aeabi_dmul+0xde>
 8000664:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000668:	bf08      	it	eq
 800066a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800066e:	f150 0000 	adcs.w	r0, r0, #0
 8000672:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000676:	bd70      	pop	{r4, r5, r6, pc}
 8000678:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 800067c:	ea46 0101 	orr.w	r1, r6, r1
 8000680:	ea40 0002 	orr.w	r0, r0, r2
 8000684:	ea81 0103 	eor.w	r1, r1, r3
 8000688:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800068c:	bfc2      	ittt	gt
 800068e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000692:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000696:	bd70      	popgt	{r4, r5, r6, pc}
 8000698:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800069c:	f04f 0e00 	mov.w	lr, #0
 80006a0:	3c01      	subs	r4, #1
 80006a2:	f300 80ab 	bgt.w	80007fc <__aeabi_dmul+0x238>
 80006a6:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006aa:	bfde      	ittt	le
 80006ac:	2000      	movle	r0, #0
 80006ae:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006b2:	bd70      	pople	{r4, r5, r6, pc}
 80006b4:	f1c4 0400 	rsb	r4, r4, #0
 80006b8:	3c20      	subs	r4, #32
 80006ba:	da35      	bge.n	8000728 <__aeabi_dmul+0x164>
 80006bc:	340c      	adds	r4, #12
 80006be:	dc1b      	bgt.n	80006f8 <__aeabi_dmul+0x134>
 80006c0:	f104 0414 	add.w	r4, r4, #20
 80006c4:	f1c4 0520 	rsb	r5, r4, #32
 80006c8:	fa00 f305 	lsl.w	r3, r0, r5
 80006cc:	fa20 f004 	lsr.w	r0, r0, r4
 80006d0:	fa01 f205 	lsl.w	r2, r1, r5
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	fa21 f604 	lsr.w	r6, r1, r4
 80006e8:	eb42 0106 	adc.w	r1, r2, r6
 80006ec:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f0:	bf08      	it	eq
 80006f2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f6:	bd70      	pop	{r4, r5, r6, pc}
 80006f8:	f1c4 040c 	rsb	r4, r4, #12
 80006fc:	f1c4 0520 	rsb	r5, r4, #32
 8000700:	fa00 f304 	lsl.w	r3, r0, r4
 8000704:	fa20 f005 	lsr.w	r0, r0, r5
 8000708:	fa01 f204 	lsl.w	r2, r1, r4
 800070c:	ea40 0002 	orr.w	r0, r0, r2
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	f141 0100 	adc.w	r1, r1, #0
 800071c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000720:	bf08      	it	eq
 8000722:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000726:	bd70      	pop	{r4, r5, r6, pc}
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f205 	lsl.w	r2, r0, r5
 8000730:	ea4e 0e02 	orr.w	lr, lr, r2
 8000734:	fa20 f304 	lsr.w	r3, r0, r4
 8000738:	fa01 f205 	lsl.w	r2, r1, r5
 800073c:	ea43 0302 	orr.w	r3, r3, r2
 8000740:	fa21 f004 	lsr.w	r0, r1, r4
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	fa21 f204 	lsr.w	r2, r1, r4
 800074c:	ea20 0002 	bic.w	r0, r0, r2
 8000750:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000754:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000758:	bf08      	it	eq
 800075a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075e:	bd70      	pop	{r4, r5, r6, pc}
 8000760:	f094 0f00 	teq	r4, #0
 8000764:	d10f      	bne.n	8000786 <__aeabi_dmul+0x1c2>
 8000766:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800076a:	0040      	lsls	r0, r0, #1
 800076c:	eb41 0101 	adc.w	r1, r1, r1
 8000770:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000774:	bf08      	it	eq
 8000776:	3c01      	subeq	r4, #1
 8000778:	d0f7      	beq.n	800076a <__aeabi_dmul+0x1a6>
 800077a:	ea41 0106 	orr.w	r1, r1, r6
 800077e:	f095 0f00 	teq	r5, #0
 8000782:	bf18      	it	ne
 8000784:	4770      	bxne	lr
 8000786:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800078a:	0052      	lsls	r2, r2, #1
 800078c:	eb43 0303 	adc.w	r3, r3, r3
 8000790:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000794:	bf08      	it	eq
 8000796:	3d01      	subeq	r5, #1
 8000798:	d0f7      	beq.n	800078a <__aeabi_dmul+0x1c6>
 800079a:	ea43 0306 	orr.w	r3, r3, r6
 800079e:	4770      	bx	lr
 80007a0:	ea94 0f0c 	teq	r4, ip
 80007a4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007a8:	bf18      	it	ne
 80007aa:	ea95 0f0c 	teqne	r5, ip
 80007ae:	d00c      	beq.n	80007ca <__aeabi_dmul+0x206>
 80007b0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b4:	bf18      	it	ne
 80007b6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ba:	d1d1      	bne.n	8000760 <__aeabi_dmul+0x19c>
 80007bc:	ea81 0103 	eor.w	r1, r1, r3
 80007c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007c4:	f04f 0000 	mov.w	r0, #0
 80007c8:	bd70      	pop	{r4, r5, r6, pc}
 80007ca:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ce:	bf06      	itte	eq
 80007d0:	4610      	moveq	r0, r2
 80007d2:	4619      	moveq	r1, r3
 80007d4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007d8:	d019      	beq.n	800080e <__aeabi_dmul+0x24a>
 80007da:	ea94 0f0c 	teq	r4, ip
 80007de:	d102      	bne.n	80007e6 <__aeabi_dmul+0x222>
 80007e0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007e4:	d113      	bne.n	800080e <__aeabi_dmul+0x24a>
 80007e6:	ea95 0f0c 	teq	r5, ip
 80007ea:	d105      	bne.n	80007f8 <__aeabi_dmul+0x234>
 80007ec:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007f0:	bf1c      	itt	ne
 80007f2:	4610      	movne	r0, r2
 80007f4:	4619      	movne	r1, r3
 80007f6:	d10a      	bne.n	800080e <__aeabi_dmul+0x24a>
 80007f8:	ea81 0103 	eor.w	r1, r1, r3
 80007fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000800:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000804:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000812:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000816:	bd70      	pop	{r4, r5, r6, pc}

08000818 <__aeabi_ddiv>:
 8000818:	b570      	push	{r4, r5, r6, lr}
 800081a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800081e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000822:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000826:	bf1d      	ittte	ne
 8000828:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800082c:	ea94 0f0c 	teqne	r4, ip
 8000830:	ea95 0f0c 	teqne	r5, ip
 8000834:	f000 f8a7 	bleq	8000986 <__aeabi_ddiv+0x16e>
 8000838:	eba4 0405 	sub.w	r4, r4, r5
 800083c:	ea81 0e03 	eor.w	lr, r1, r3
 8000840:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000844:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000848:	f000 8088 	beq.w	800095c <__aeabi_ddiv+0x144>
 800084c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000850:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000854:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000858:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 800085c:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000860:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000864:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000868:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800086c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000870:	429d      	cmp	r5, r3
 8000872:	bf08      	it	eq
 8000874:	4296      	cmpeq	r6, r2
 8000876:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800087a:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800087e:	d202      	bcs.n	8000886 <__aeabi_ddiv+0x6e>
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	1ab6      	subs	r6, r6, r2
 8000888:	eb65 0503 	sbc.w	r5, r5, r3
 800088c:	085b      	lsrs	r3, r3, #1
 800088e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000892:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000896:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800089a:	ebb6 0e02 	subs.w	lr, r6, r2
 800089e:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a2:	bf22      	ittt	cs
 80008a4:	1ab6      	subcs	r6, r6, r2
 80008a6:	4675      	movcs	r5, lr
 80008a8:	ea40 000c 	orrcs.w	r0, r0, ip
 80008ac:	085b      	lsrs	r3, r3, #1
 80008ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b2:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ba:	bf22      	ittt	cs
 80008bc:	1ab6      	subcs	r6, r6, r2
 80008be:	4675      	movcs	r5, lr
 80008c0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ce:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d2:	bf22      	ittt	cs
 80008d4:	1ab6      	subcs	r6, r6, r2
 80008d6:	4675      	movcs	r5, lr
 80008d8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008dc:	085b      	lsrs	r3, r3, #1
 80008de:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e2:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ea:	bf22      	ittt	cs
 80008ec:	1ab6      	subcs	r6, r6, r2
 80008ee:	4675      	movcs	r5, lr
 80008f0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008f4:	ea55 0e06 	orrs.w	lr, r5, r6
 80008f8:	d018      	beq.n	800092c <__aeabi_ddiv+0x114>
 80008fa:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008fe:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000902:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000906:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800090a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800090e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000912:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000916:	d1c0      	bne.n	800089a <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800091c:	d10b      	bne.n	8000936 <__aeabi_ddiv+0x11e>
 800091e:	ea41 0100 	orr.w	r1, r1, r0
 8000922:	f04f 0000 	mov.w	r0, #0
 8000926:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800092a:	e7b6      	b.n	800089a <__aeabi_ddiv+0x82>
 800092c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000930:	bf04      	itt	eq
 8000932:	4301      	orreq	r1, r0
 8000934:	2000      	moveq	r0, #0
 8000936:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800093a:	bf88      	it	hi
 800093c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000940:	f63f aeaf 	bhi.w	80006a2 <__aeabi_dmul+0xde>
 8000944:	ebb5 0c03 	subs.w	ip, r5, r3
 8000948:	bf04      	itt	eq
 800094a:	ebb6 0c02 	subseq.w	ip, r6, r2
 800094e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000952:	f150 0000 	adcs.w	r0, r0, #0
 8000956:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800095a:	bd70      	pop	{r4, r5, r6, pc}
 800095c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000960:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000964:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000968:	bfc2      	ittt	gt
 800096a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800096e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000972:	bd70      	popgt	{r4, r5, r6, pc}
 8000974:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000978:	f04f 0e00 	mov.w	lr, #0
 800097c:	3c01      	subs	r4, #1
 800097e:	e690      	b.n	80006a2 <__aeabi_dmul+0xde>
 8000980:	ea45 0e06 	orr.w	lr, r5, r6
 8000984:	e68d      	b.n	80006a2 <__aeabi_dmul+0xde>
 8000986:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800098a:	ea94 0f0c 	teq	r4, ip
 800098e:	bf08      	it	eq
 8000990:	ea95 0f0c 	teqeq	r5, ip
 8000994:	f43f af3b 	beq.w	800080e <__aeabi_dmul+0x24a>
 8000998:	ea94 0f0c 	teq	r4, ip
 800099c:	d10a      	bne.n	80009b4 <__aeabi_ddiv+0x19c>
 800099e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009a2:	f47f af34 	bne.w	800080e <__aeabi_dmul+0x24a>
 80009a6:	ea95 0f0c 	teq	r5, ip
 80009aa:	f47f af25 	bne.w	80007f8 <__aeabi_dmul+0x234>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e72c      	b.n	800080e <__aeabi_dmul+0x24a>
 80009b4:	ea95 0f0c 	teq	r5, ip
 80009b8:	d106      	bne.n	80009c8 <__aeabi_ddiv+0x1b0>
 80009ba:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009be:	f43f aefd 	beq.w	80007bc <__aeabi_dmul+0x1f8>
 80009c2:	4610      	mov	r0, r2
 80009c4:	4619      	mov	r1, r3
 80009c6:	e722      	b.n	800080e <__aeabi_dmul+0x24a>
 80009c8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009cc:	bf18      	it	ne
 80009ce:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009d2:	f47f aec5 	bne.w	8000760 <__aeabi_dmul+0x19c>
 80009d6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009da:	f47f af0d 	bne.w	80007f8 <__aeabi_dmul+0x234>
 80009de:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009e2:	f47f aeeb 	bne.w	80007bc <__aeabi_dmul+0x1f8>
 80009e6:	e712      	b.n	800080e <__aeabi_dmul+0x24a>

080009e8 <__gedf2>:
 80009e8:	f04f 3cff 	mov.w	ip, #4294967295
 80009ec:	e006      	b.n	80009fc <__cmpdf2+0x4>
 80009ee:	bf00      	nop

080009f0 <__ledf2>:
 80009f0:	f04f 0c01 	mov.w	ip, #1
 80009f4:	e002      	b.n	80009fc <__cmpdf2+0x4>
 80009f6:	bf00      	nop

080009f8 <__cmpdf2>:
 80009f8:	f04f 0c01 	mov.w	ip, #1
 80009fc:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a00:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a08:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a0c:	bf18      	it	ne
 8000a0e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a12:	d01b      	beq.n	8000a4c <__cmpdf2+0x54>
 8000a14:	b001      	add	sp, #4
 8000a16:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a1a:	bf0c      	ite	eq
 8000a1c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a20:	ea91 0f03 	teqne	r1, r3
 8000a24:	bf02      	ittt	eq
 8000a26:	ea90 0f02 	teqeq	r0, r2
 8000a2a:	2000      	moveq	r0, #0
 8000a2c:	4770      	bxeq	lr
 8000a2e:	f110 0f00 	cmn.w	r0, #0
 8000a32:	ea91 0f03 	teq	r1, r3
 8000a36:	bf58      	it	pl
 8000a38:	4299      	cmppl	r1, r3
 8000a3a:	bf08      	it	eq
 8000a3c:	4290      	cmpeq	r0, r2
 8000a3e:	bf2c      	ite	cs
 8000a40:	17d8      	asrcs	r0, r3, #31
 8000a42:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a46:	f040 0001 	orr.w	r0, r0, #1
 8000a4a:	4770      	bx	lr
 8000a4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a54:	d102      	bne.n	8000a5c <__cmpdf2+0x64>
 8000a56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a5a:	d107      	bne.n	8000a6c <__cmpdf2+0x74>
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a64:	d1d6      	bne.n	8000a14 <__cmpdf2+0x1c>
 8000a66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a6a:	d0d3      	beq.n	8000a14 <__cmpdf2+0x1c>
 8000a6c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a70:	4770      	bx	lr
 8000a72:	bf00      	nop

08000a74 <__aeabi_cdrcmple>:
 8000a74:	4684      	mov	ip, r0
 8000a76:	4610      	mov	r0, r2
 8000a78:	4662      	mov	r2, ip
 8000a7a:	468c      	mov	ip, r1
 8000a7c:	4619      	mov	r1, r3
 8000a7e:	4663      	mov	r3, ip
 8000a80:	e000      	b.n	8000a84 <__aeabi_cdcmpeq>
 8000a82:	bf00      	nop

08000a84 <__aeabi_cdcmpeq>:
 8000a84:	b501      	push	{r0, lr}
 8000a86:	f7ff ffb7 	bl	80009f8 <__cmpdf2>
 8000a8a:	2800      	cmp	r0, #0
 8000a8c:	bf48      	it	mi
 8000a8e:	f110 0f00 	cmnmi.w	r0, #0
 8000a92:	bd01      	pop	{r0, pc}

08000a94 <__aeabi_dcmpeq>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff fff4 	bl	8000a84 <__aeabi_cdcmpeq>
 8000a9c:	bf0c      	ite	eq
 8000a9e:	2001      	moveq	r0, #1
 8000aa0:	2000      	movne	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmplt>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffea 	bl	8000a84 <__aeabi_cdcmpeq>
 8000ab0:	bf34      	ite	cc
 8000ab2:	2001      	movcc	r0, #1
 8000ab4:	2000      	movcs	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmple>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffe0 	bl	8000a84 <__aeabi_cdcmpeq>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpge>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffce 	bl	8000a74 <__aeabi_cdrcmple>
 8000ad8:	bf94      	ite	ls
 8000ada:	2001      	movls	r0, #1
 8000adc:	2000      	movhi	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmpgt>:
 8000ae4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae8:	f7ff ffc4 	bl	8000a74 <__aeabi_cdrcmple>
 8000aec:	bf34      	ite	cc
 8000aee:	2001      	movcc	r0, #1
 8000af0:	2000      	movcs	r0, #0
 8000af2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af6:	bf00      	nop

08000af8 <__aeabi_dcmpun>:
 8000af8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000afc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b00:	d102      	bne.n	8000b08 <__aeabi_dcmpun+0x10>
 8000b02:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b06:	d10a      	bne.n	8000b1e <__aeabi_dcmpun+0x26>
 8000b08:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b0c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b10:	d102      	bne.n	8000b18 <__aeabi_dcmpun+0x20>
 8000b12:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b16:	d102      	bne.n	8000b1e <__aeabi_dcmpun+0x26>
 8000b18:	f04f 0000 	mov.w	r0, #0
 8000b1c:	4770      	bx	lr
 8000b1e:	f04f 0001 	mov.w	r0, #1
 8000b22:	4770      	bx	lr

08000b24 <__aeabi_d2uiz>:
 8000b24:	004a      	lsls	r2, r1, #1
 8000b26:	d211      	bcs.n	8000b4c <__aeabi_d2uiz+0x28>
 8000b28:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b2c:	d211      	bcs.n	8000b52 <__aeabi_d2uiz+0x2e>
 8000b2e:	d50d      	bpl.n	8000b4c <__aeabi_d2uiz+0x28>
 8000b30:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b34:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b38:	d40e      	bmi.n	8000b58 <__aeabi_d2uiz+0x34>
 8000b3a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b3e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b42:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b46:	fa23 f002 	lsr.w	r0, r3, r2
 8000b4a:	4770      	bx	lr
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b56:	d102      	bne.n	8000b5e <__aeabi_d2uiz+0x3a>
 8000b58:	f04f 30ff 	mov.w	r0, #4294967295
 8000b5c:	4770      	bx	lr
 8000b5e:	f04f 0000 	mov.w	r0, #0
 8000b62:	4770      	bx	lr

08000b64 <__aeabi_fmul>:
 8000b64:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000b68:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000b6c:	bf1e      	ittt	ne
 8000b6e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000b72:	ea92 0f0c 	teqne	r2, ip
 8000b76:	ea93 0f0c 	teqne	r3, ip
 8000b7a:	d06f      	beq.n	8000c5c <__aeabi_fmul+0xf8>
 8000b7c:	441a      	add	r2, r3
 8000b7e:	ea80 0c01 	eor.w	ip, r0, r1
 8000b82:	0240      	lsls	r0, r0, #9
 8000b84:	bf18      	it	ne
 8000b86:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000b8a:	d01e      	beq.n	8000bca <__aeabi_fmul+0x66>
 8000b8c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000b90:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000b94:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000b98:	fba0 3101 	umull	r3, r1, r0, r1
 8000b9c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ba0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000ba4:	bf3e      	ittt	cc
 8000ba6:	0049      	lslcc	r1, r1, #1
 8000ba8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000bac:	005b      	lslcc	r3, r3, #1
 8000bae:	ea40 0001 	orr.w	r0, r0, r1
 8000bb2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000bb6:	2afd      	cmp	r2, #253	; 0xfd
 8000bb8:	d81d      	bhi.n	8000bf6 <__aeabi_fmul+0x92>
 8000bba:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000bbe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bc2:	bf08      	it	eq
 8000bc4:	f020 0001 	biceq.w	r0, r0, #1
 8000bc8:	4770      	bx	lr
 8000bca:	f090 0f00 	teq	r0, #0
 8000bce:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000bd2:	bf08      	it	eq
 8000bd4:	0249      	lsleq	r1, r1, #9
 8000bd6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000bda:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000bde:	3a7f      	subs	r2, #127	; 0x7f
 8000be0:	bfc2      	ittt	gt
 8000be2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000be6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000bea:	4770      	bxgt	lr
 8000bec:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bf0:	f04f 0300 	mov.w	r3, #0
 8000bf4:	3a01      	subs	r2, #1
 8000bf6:	dc5d      	bgt.n	8000cb4 <__aeabi_fmul+0x150>
 8000bf8:	f112 0f19 	cmn.w	r2, #25
 8000bfc:	bfdc      	itt	le
 8000bfe:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000c02:	4770      	bxle	lr
 8000c04:	f1c2 0200 	rsb	r2, r2, #0
 8000c08:	0041      	lsls	r1, r0, #1
 8000c0a:	fa21 f102 	lsr.w	r1, r1, r2
 8000c0e:	f1c2 0220 	rsb	r2, r2, #32
 8000c12:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c16:	ea5f 0031 	movs.w	r0, r1, rrx
 8000c1a:	f140 0000 	adc.w	r0, r0, #0
 8000c1e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000c22:	bf08      	it	eq
 8000c24:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c28:	4770      	bx	lr
 8000c2a:	f092 0f00 	teq	r2, #0
 8000c2e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000c32:	bf02      	ittt	eq
 8000c34:	0040      	lsleq	r0, r0, #1
 8000c36:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000c3a:	3a01      	subeq	r2, #1
 8000c3c:	d0f9      	beq.n	8000c32 <__aeabi_fmul+0xce>
 8000c3e:	ea40 000c 	orr.w	r0, r0, ip
 8000c42:	f093 0f00 	teq	r3, #0
 8000c46:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c4a:	bf02      	ittt	eq
 8000c4c:	0049      	lsleq	r1, r1, #1
 8000c4e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000c52:	3b01      	subeq	r3, #1
 8000c54:	d0f9      	beq.n	8000c4a <__aeabi_fmul+0xe6>
 8000c56:	ea41 010c 	orr.w	r1, r1, ip
 8000c5a:	e78f      	b.n	8000b7c <__aeabi_fmul+0x18>
 8000c5c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000c60:	ea92 0f0c 	teq	r2, ip
 8000c64:	bf18      	it	ne
 8000c66:	ea93 0f0c 	teqne	r3, ip
 8000c6a:	d00a      	beq.n	8000c82 <__aeabi_fmul+0x11e>
 8000c6c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000c70:	bf18      	it	ne
 8000c72:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000c76:	d1d8      	bne.n	8000c2a <__aeabi_fmul+0xc6>
 8000c78:	ea80 0001 	eor.w	r0, r0, r1
 8000c7c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000c80:	4770      	bx	lr
 8000c82:	f090 0f00 	teq	r0, #0
 8000c86:	bf17      	itett	ne
 8000c88:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000c8c:	4608      	moveq	r0, r1
 8000c8e:	f091 0f00 	teqne	r1, #0
 8000c92:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000c96:	d014      	beq.n	8000cc2 <__aeabi_fmul+0x15e>
 8000c98:	ea92 0f0c 	teq	r2, ip
 8000c9c:	d101      	bne.n	8000ca2 <__aeabi_fmul+0x13e>
 8000c9e:	0242      	lsls	r2, r0, #9
 8000ca0:	d10f      	bne.n	8000cc2 <__aeabi_fmul+0x15e>
 8000ca2:	ea93 0f0c 	teq	r3, ip
 8000ca6:	d103      	bne.n	8000cb0 <__aeabi_fmul+0x14c>
 8000ca8:	024b      	lsls	r3, r1, #9
 8000caa:	bf18      	it	ne
 8000cac:	4608      	movne	r0, r1
 8000cae:	d108      	bne.n	8000cc2 <__aeabi_fmul+0x15e>
 8000cb0:	ea80 0001 	eor.w	r0, r0, r1
 8000cb4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000cb8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cbc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc0:	4770      	bx	lr
 8000cc2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000cca:	4770      	bx	lr

08000ccc <__aeabi_fdiv>:
 8000ccc:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000cd0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cd4:	bf1e      	ittt	ne
 8000cd6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cda:	ea92 0f0c 	teqne	r2, ip
 8000cde:	ea93 0f0c 	teqne	r3, ip
 8000ce2:	d069      	beq.n	8000db8 <__aeabi_fdiv+0xec>
 8000ce4:	eba2 0203 	sub.w	r2, r2, r3
 8000ce8:	ea80 0c01 	eor.w	ip, r0, r1
 8000cec:	0249      	lsls	r1, r1, #9
 8000cee:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000cf2:	d037      	beq.n	8000d64 <__aeabi_fdiv+0x98>
 8000cf4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000cf8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000cfc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000d00:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d04:	428b      	cmp	r3, r1
 8000d06:	bf38      	it	cc
 8000d08:	005b      	lslcc	r3, r3, #1
 8000d0a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000d0e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000d12:	428b      	cmp	r3, r1
 8000d14:	bf24      	itt	cs
 8000d16:	1a5b      	subcs	r3, r3, r1
 8000d18:	ea40 000c 	orrcs.w	r0, r0, ip
 8000d1c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000d20:	bf24      	itt	cs
 8000d22:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000d26:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000d2a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000d2e:	bf24      	itt	cs
 8000d30:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000d34:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000d38:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000d3c:	bf24      	itt	cs
 8000d3e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000d42:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000d46:	011b      	lsls	r3, r3, #4
 8000d48:	bf18      	it	ne
 8000d4a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000d4e:	d1e0      	bne.n	8000d12 <__aeabi_fdiv+0x46>
 8000d50:	2afd      	cmp	r2, #253	; 0xfd
 8000d52:	f63f af50 	bhi.w	8000bf6 <__aeabi_fmul+0x92>
 8000d56:	428b      	cmp	r3, r1
 8000d58:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d68:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d6c:	327f      	adds	r2, #127	; 0x7f
 8000d6e:	bfc2      	ittt	gt
 8000d70:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d74:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d78:	4770      	bxgt	lr
 8000d7a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d7e:	f04f 0300 	mov.w	r3, #0
 8000d82:	3a01      	subs	r2, #1
 8000d84:	e737      	b.n	8000bf6 <__aeabi_fmul+0x92>
 8000d86:	f092 0f00 	teq	r2, #0
 8000d8a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d8e:	bf02      	ittt	eq
 8000d90:	0040      	lsleq	r0, r0, #1
 8000d92:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d96:	3a01      	subeq	r2, #1
 8000d98:	d0f9      	beq.n	8000d8e <__aeabi_fdiv+0xc2>
 8000d9a:	ea40 000c 	orr.w	r0, r0, ip
 8000d9e:	f093 0f00 	teq	r3, #0
 8000da2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000da6:	bf02      	ittt	eq
 8000da8:	0049      	lsleq	r1, r1, #1
 8000daa:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000dae:	3b01      	subeq	r3, #1
 8000db0:	d0f9      	beq.n	8000da6 <__aeabi_fdiv+0xda>
 8000db2:	ea41 010c 	orr.w	r1, r1, ip
 8000db6:	e795      	b.n	8000ce4 <__aeabi_fdiv+0x18>
 8000db8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000dbc:	ea92 0f0c 	teq	r2, ip
 8000dc0:	d108      	bne.n	8000dd4 <__aeabi_fdiv+0x108>
 8000dc2:	0242      	lsls	r2, r0, #9
 8000dc4:	f47f af7d 	bne.w	8000cc2 <__aeabi_fmul+0x15e>
 8000dc8:	ea93 0f0c 	teq	r3, ip
 8000dcc:	f47f af70 	bne.w	8000cb0 <__aeabi_fmul+0x14c>
 8000dd0:	4608      	mov	r0, r1
 8000dd2:	e776      	b.n	8000cc2 <__aeabi_fmul+0x15e>
 8000dd4:	ea93 0f0c 	teq	r3, ip
 8000dd8:	d104      	bne.n	8000de4 <__aeabi_fdiv+0x118>
 8000dda:	024b      	lsls	r3, r1, #9
 8000ddc:	f43f af4c 	beq.w	8000c78 <__aeabi_fmul+0x114>
 8000de0:	4608      	mov	r0, r1
 8000de2:	e76e      	b.n	8000cc2 <__aeabi_fmul+0x15e>
 8000de4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000de8:	bf18      	it	ne
 8000dea:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000dee:	d1ca      	bne.n	8000d86 <__aeabi_fdiv+0xba>
 8000df0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000df4:	f47f af5c 	bne.w	8000cb0 <__aeabi_fmul+0x14c>
 8000df8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000dfc:	f47f af3c 	bne.w	8000c78 <__aeabi_fmul+0x114>
 8000e00:	e75f      	b.n	8000cc2 <__aeabi_fmul+0x15e>
 8000e02:	bf00      	nop

08000e04 <__aeabi_f2uiz>:
 8000e04:	0042      	lsls	r2, r0, #1
 8000e06:	d20e      	bcs.n	8000e26 <__aeabi_f2uiz+0x22>
 8000e08:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000e0c:	d30b      	bcc.n	8000e26 <__aeabi_f2uiz+0x22>
 8000e0e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000e12:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000e16:	d409      	bmi.n	8000e2c <__aeabi_f2uiz+0x28>
 8000e18:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000e1c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000e20:	fa23 f002 	lsr.w	r0, r3, r2
 8000e24:	4770      	bx	lr
 8000e26:	f04f 0000 	mov.w	r0, #0
 8000e2a:	4770      	bx	lr
 8000e2c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000e30:	d101      	bne.n	8000e36 <__aeabi_f2uiz+0x32>
 8000e32:	0242      	lsls	r2, r0, #9
 8000e34:	d102      	bne.n	8000e3c <__aeabi_f2uiz+0x38>
 8000e36:	f04f 30ff 	mov.w	r0, #4294967295
 8000e3a:	4770      	bx	lr
 8000e3c:	f04f 0000 	mov.w	r0, #0
 8000e40:	4770      	bx	lr
 8000e42:	bf00      	nop

08000e44 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e48:	4a08      	ldr	r2, [pc, #32]	; (8000e6c <HAL_Init+0x28>)
 8000e4a:	4b08      	ldr	r3, [pc, #32]	; (8000e6c <HAL_Init+0x28>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	f043 0310 	orr.w	r3, r3, #16
 8000e52:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e54:	2003      	movs	r0, #3
 8000e56:	f000 f907 	bl	8001068 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e5a:	2000      	movs	r0, #0
 8000e5c:	f011 fb7c 	bl	8012558 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e60:	f011 f8e8 	bl	8012034 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e64:	2300      	movs	r3, #0
}
 8000e66:	4618      	mov	r0, r3
 8000e68:	bd80      	pop	{r7, pc}
 8000e6a:	bf00      	nop
 8000e6c:	40022000 	.word	0x40022000

08000e70 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e70:	b480      	push	{r7}
 8000e72:	af00      	add	r7, sp, #0
  uwTick++;
 8000e74:	4b04      	ldr	r3, [pc, #16]	; (8000e88 <HAL_IncTick+0x18>)
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	3301      	adds	r3, #1
 8000e7a:	4a03      	ldr	r2, [pc, #12]	; (8000e88 <HAL_IncTick+0x18>)
 8000e7c:	6013      	str	r3, [r2, #0]
}
 8000e7e:	bf00      	nop
 8000e80:	46bd      	mov	sp, r7
 8000e82:	bc80      	pop	{r7}
 8000e84:	4770      	bx	lr
 8000e86:	bf00      	nop
 8000e88:	200008f8 	.word	0x200008f8

08000e8c <HAL_GetTick>:
  * @note  This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	af00      	add	r7, sp, #0
  return uwTick;
 8000e90:	4b02      	ldr	r3, [pc, #8]	; (8000e9c <HAL_GetTick+0x10>)
 8000e92:	681b      	ldr	r3, [r3, #0]
}
 8000e94:	4618      	mov	r0, r3
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bc80      	pop	{r7}
 8000e9a:	4770      	bx	lr
 8000e9c:	200008f8 	.word	0x200008f8

08000ea0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b084      	sub	sp, #16
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ea8:	f7ff fff0 	bl	8000e8c <HAL_GetTick>
 8000eac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	60fb      	str	r3, [r7, #12]
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000eb2:	68fb      	ldr	r3, [r7, #12]
 8000eb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000eb8:	d002      	beq.n	8000ec0 <HAL_Delay+0x20>
  {
     wait++;
 8000eba:	68fb      	ldr	r3, [r7, #12]
 8000ebc:	3301      	adds	r3, #1
 8000ebe:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000ec0:	bf00      	nop
 8000ec2:	f7ff ffe3 	bl	8000e8c <HAL_GetTick>
 8000ec6:	4602      	mov	r2, r0
 8000ec8:	68bb      	ldr	r3, [r7, #8]
 8000eca:	1ad2      	subs	r2, r2, r3
 8000ecc:	68fb      	ldr	r3, [r7, #12]
 8000ece:	429a      	cmp	r2, r3
 8000ed0:	d3f7      	bcc.n	8000ec2 <HAL_Delay+0x22>
  {
  }
}
 8000ed2:	bf00      	nop
 8000ed4:	3710      	adds	r7, #16
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}
	...

08000edc <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000edc:	b480      	push	{r7}
 8000ede:	b085      	sub	sp, #20
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	f003 0307 	and.w	r3, r3, #7
 8000eea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000eec:	4b0c      	ldr	r3, [pc, #48]	; (8000f20 <NVIC_SetPriorityGrouping+0x44>)
 8000eee:	68db      	ldr	r3, [r3, #12]
 8000ef0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ef2:	68ba      	ldr	r2, [r7, #8]
 8000ef4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ef8:	4013      	ands	r3, r2
 8000efa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f00:	68bb      	ldr	r3, [r7, #8]
 8000f02:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f04:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f08:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f0c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f0e:	4a04      	ldr	r2, [pc, #16]	; (8000f20 <NVIC_SetPriorityGrouping+0x44>)
 8000f10:	68bb      	ldr	r3, [r7, #8]
 8000f12:	60d3      	str	r3, [r2, #12]
}
 8000f14:	bf00      	nop
 8000f16:	3714      	adds	r7, #20
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	bc80      	pop	{r7}
 8000f1c:	4770      	bx	lr
 8000f1e:	bf00      	nop
 8000f20:	e000ed00 	.word	0xe000ed00

08000f24 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000f24:	b480      	push	{r7}
 8000f26:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f28:	4b04      	ldr	r3, [pc, #16]	; (8000f3c <NVIC_GetPriorityGrouping+0x18>)
 8000f2a:	68db      	ldr	r3, [r3, #12]
 8000f2c:	0a1b      	lsrs	r3, r3, #8
 8000f2e:	f003 0307 	and.w	r3, r3, #7
}
 8000f32:	4618      	mov	r0, r3
 8000f34:	46bd      	mov	sp, r7
 8000f36:	bc80      	pop	{r7}
 8000f38:	4770      	bx	lr
 8000f3a:	bf00      	nop
 8000f3c:	e000ed00 	.word	0xe000ed00

08000f40 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f40:	b480      	push	{r7}
 8000f42:	b083      	sub	sp, #12
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	4603      	mov	r3, r0
 8000f48:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000f4a:	4908      	ldr	r1, [pc, #32]	; (8000f6c <NVIC_EnableIRQ+0x2c>)
 8000f4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f50:	095b      	lsrs	r3, r3, #5
 8000f52:	79fa      	ldrb	r2, [r7, #7]
 8000f54:	f002 021f 	and.w	r2, r2, #31
 8000f58:	2001      	movs	r0, #1
 8000f5a:	fa00 f202 	lsl.w	r2, r0, r2
 8000f5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000f62:	bf00      	nop
 8000f64:	370c      	adds	r7, #12
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bc80      	pop	{r7}
 8000f6a:	4770      	bx	lr
 8000f6c:	e000e100 	.word	0xe000e100

08000f70 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f70:	b480      	push	{r7}
 8000f72:	b083      	sub	sp, #12
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	4603      	mov	r3, r0
 8000f78:	6039      	str	r1, [r7, #0]
 8000f7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8000f7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	da0b      	bge.n	8000f9c <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f84:	490d      	ldr	r1, [pc, #52]	; (8000fbc <NVIC_SetPriority+0x4c>)
 8000f86:	79fb      	ldrb	r3, [r7, #7]
 8000f88:	f003 030f 	and.w	r3, r3, #15
 8000f8c:	3b04      	subs	r3, #4
 8000f8e:	683a      	ldr	r2, [r7, #0]
 8000f90:	b2d2      	uxtb	r2, r2
 8000f92:	0112      	lsls	r2, r2, #4
 8000f94:	b2d2      	uxtb	r2, r2
 8000f96:	440b      	add	r3, r1
 8000f98:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f9a:	e009      	b.n	8000fb0 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f9c:	4908      	ldr	r1, [pc, #32]	; (8000fc0 <NVIC_SetPriority+0x50>)
 8000f9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fa2:	683a      	ldr	r2, [r7, #0]
 8000fa4:	b2d2      	uxtb	r2, r2
 8000fa6:	0112      	lsls	r2, r2, #4
 8000fa8:	b2d2      	uxtb	r2, r2
 8000faa:	440b      	add	r3, r1
 8000fac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000fb0:	bf00      	nop
 8000fb2:	370c      	adds	r7, #12
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	bc80      	pop	{r7}
 8000fb8:	4770      	bx	lr
 8000fba:	bf00      	nop
 8000fbc:	e000ed00 	.word	0xe000ed00
 8000fc0:	e000e100 	.word	0xe000e100

08000fc4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	b089      	sub	sp, #36	; 0x24
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	60f8      	str	r0, [r7, #12]
 8000fcc:	60b9      	str	r1, [r7, #8]
 8000fce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	f003 0307 	and.w	r3, r3, #7
 8000fd6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fd8:	69fb      	ldr	r3, [r7, #28]
 8000fda:	f1c3 0307 	rsb	r3, r3, #7
 8000fde:	2b04      	cmp	r3, #4
 8000fe0:	bf28      	it	cs
 8000fe2:	2304      	movcs	r3, #4
 8000fe4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fe6:	69fb      	ldr	r3, [r7, #28]
 8000fe8:	3304      	adds	r3, #4
 8000fea:	2b06      	cmp	r3, #6
 8000fec:	d902      	bls.n	8000ff4 <NVIC_EncodePriority+0x30>
 8000fee:	69fb      	ldr	r3, [r7, #28]
 8000ff0:	3b03      	subs	r3, #3
 8000ff2:	e000      	b.n	8000ff6 <NVIC_EncodePriority+0x32>
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ff8:	2201      	movs	r2, #1
 8000ffa:	69bb      	ldr	r3, [r7, #24]
 8000ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8001000:	1e5a      	subs	r2, r3, #1
 8001002:	68bb      	ldr	r3, [r7, #8]
 8001004:	401a      	ands	r2, r3
 8001006:	697b      	ldr	r3, [r7, #20]
 8001008:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800100a:	2101      	movs	r1, #1
 800100c:	697b      	ldr	r3, [r7, #20]
 800100e:	fa01 f303 	lsl.w	r3, r1, r3
 8001012:	1e59      	subs	r1, r3, #1
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001018:	4313      	orrs	r3, r2
         );
}
 800101a:	4618      	mov	r0, r3
 800101c:	3724      	adds	r7, #36	; 0x24
 800101e:	46bd      	mov	sp, r7
 8001020:	bc80      	pop	{r7}
 8001022:	4770      	bx	lr

08001024 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b082      	sub	sp, #8
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	3b01      	subs	r3, #1
 8001030:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001034:	d301      	bcc.n	800103a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001036:	2301      	movs	r3, #1
 8001038:	e00f      	b.n	800105a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800103a:	4a0a      	ldr	r2, [pc, #40]	; (8001064 <SysTick_Config+0x40>)
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	3b01      	subs	r3, #1
 8001040:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001042:	210f      	movs	r1, #15
 8001044:	f04f 30ff 	mov.w	r0, #4294967295
 8001048:	f7ff ff92 	bl	8000f70 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800104c:	4b05      	ldr	r3, [pc, #20]	; (8001064 <SysTick_Config+0x40>)
 800104e:	2200      	movs	r2, #0
 8001050:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001052:	4b04      	ldr	r3, [pc, #16]	; (8001064 <SysTick_Config+0x40>)
 8001054:	2207      	movs	r2, #7
 8001056:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001058:	2300      	movs	r3, #0
}
 800105a:	4618      	mov	r0, r3
 800105c:	3708      	adds	r7, #8
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	e000e010 	.word	0xe000e010

08001068 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b082      	sub	sp, #8
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001070:	6878      	ldr	r0, [r7, #4]
 8001072:	f7ff ff33 	bl	8000edc <NVIC_SetPriorityGrouping>
}
 8001076:	bf00      	nop
 8001078:	3708      	adds	r7, #8
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}

0800107e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800107e:	b580      	push	{r7, lr}
 8001080:	b086      	sub	sp, #24
 8001082:	af00      	add	r7, sp, #0
 8001084:	4603      	mov	r3, r0
 8001086:	60b9      	str	r1, [r7, #8]
 8001088:	607a      	str	r2, [r7, #4]
 800108a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800108c:	2300      	movs	r3, #0
 800108e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001090:	f7ff ff48 	bl	8000f24 <NVIC_GetPriorityGrouping>
 8001094:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001096:	687a      	ldr	r2, [r7, #4]
 8001098:	68b9      	ldr	r1, [r7, #8]
 800109a:	6978      	ldr	r0, [r7, #20]
 800109c:	f7ff ff92 	bl	8000fc4 <NVIC_EncodePriority>
 80010a0:	4602      	mov	r2, r0
 80010a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010a6:	4611      	mov	r1, r2
 80010a8:	4618      	mov	r0, r3
 80010aa:	f7ff ff61 	bl	8000f70 <NVIC_SetPriority>
}
 80010ae:	bf00      	nop
 80010b0:	3718      	adds	r7, #24
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}

080010b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010b6:	b580      	push	{r7, lr}
 80010b8:	b082      	sub	sp, #8
 80010ba:	af00      	add	r7, sp, #0
 80010bc:	4603      	mov	r3, r0
 80010be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80010c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010c4:	4618      	mov	r0, r3
 80010c6:	f7ff ff3b 	bl	8000f40 <NVIC_EnableIRQ>
}
 80010ca:	bf00      	nop
 80010cc:	3708      	adds	r7, #8
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}

080010d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010d2:	b580      	push	{r7, lr}
 80010d4:	b082      	sub	sp, #8
 80010d6:	af00      	add	r7, sp, #0
 80010d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010da:	6878      	ldr	r0, [r7, #4]
 80010dc:	f7ff ffa2 	bl	8001024 <SysTick_Config>
 80010e0:	4603      	mov	r3, r0
}
 80010e2:	4618      	mov	r0, r3
 80010e4:	3708      	adds	r7, #8
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}
	...

080010ec <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80010ec:	b480      	push	{r7}
 80010ee:	b083      	sub	sp, #12
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	2b04      	cmp	r3, #4
 80010f8:	d106      	bne.n	8001108 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80010fa:	4a09      	ldr	r2, [pc, #36]	; (8001120 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80010fc:	4b08      	ldr	r3, [pc, #32]	; (8001120 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	f043 0304 	orr.w	r3, r3, #4
 8001104:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8001106:	e005      	b.n	8001114 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001108:	4a05      	ldr	r2, [pc, #20]	; (8001120 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800110a:	4b05      	ldr	r3, [pc, #20]	; (8001120 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	f023 0304 	bic.w	r3, r3, #4
 8001112:	6013      	str	r3, [r2, #0]
}
 8001114:	bf00      	nop
 8001116:	370c      	adds	r7, #12
 8001118:	46bd      	mov	sp, r7
 800111a:	bc80      	pop	{r7}
 800111c:	4770      	bx	lr
 800111e:	bf00      	nop
 8001120:	e000e010 	.word	0xe000e010

08001124 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001124:	b480      	push	{r7}
 8001126:	b085      	sub	sp, #20
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800112c:	2300      	movs	r3, #0
 800112e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	2b00      	cmp	r3, #0
 8001134:	d101      	bne.n	800113a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001136:	2301      	movs	r3, #1
 8001138:	e065      	b.n	8001206 <HAL_DMA_Init+0xe2>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (STM32F101xE) || defined (STM32F101xG) || defined (STM32F103xE) || defined (STM32F103xG) || defined (STM32F100xE) || defined (STM32F105xC) || defined (STM32F107xC)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	461a      	mov	r2, r3
 8001140:	4b33      	ldr	r3, [pc, #204]	; (8001210 <HAL_DMA_Init+0xec>)
 8001142:	429a      	cmp	r2, r3
 8001144:	d80f      	bhi.n	8001166 <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	461a      	mov	r2, r3
 800114c:	4b31      	ldr	r3, [pc, #196]	; (8001214 <HAL_DMA_Init+0xf0>)
 800114e:	4413      	add	r3, r2
 8001150:	4a31      	ldr	r2, [pc, #196]	; (8001218 <HAL_DMA_Init+0xf4>)
 8001152:	fba2 2303 	umull	r2, r3, r2, r3
 8001156:	091b      	lsrs	r3, r3, #4
 8001158:	009a      	lsls	r2, r3, #2
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	4a2e      	ldr	r2, [pc, #184]	; (800121c <HAL_DMA_Init+0xf8>)
 8001162:	63da      	str	r2, [r3, #60]	; 0x3c
 8001164:	e00e      	b.n	8001184 <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	461a      	mov	r2, r3
 800116c:	4b2c      	ldr	r3, [pc, #176]	; (8001220 <HAL_DMA_Init+0xfc>)
 800116e:	4413      	add	r3, r2
 8001170:	4a29      	ldr	r2, [pc, #164]	; (8001218 <HAL_DMA_Init+0xf4>)
 8001172:	fba2 2303 	umull	r2, r3, r2, r3
 8001176:	091b      	lsrs	r3, r3, #4
 8001178:	009a      	lsls	r2, r3, #2
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	4a28      	ldr	r2, [pc, #160]	; (8001224 <HAL_DMA_Init+0x100>)
 8001182:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* STM32F101xE || STM32F101xG || STM32F103xE || STM32F103xG || STM32F100xE || STM32F105xC || STM32F107xC */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	2202      	movs	r2, #2
 8001188:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800119a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800119e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80011a8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	68db      	ldr	r3, [r3, #12]
 80011ae:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80011b4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	695b      	ldr	r3, [r3, #20]
 80011ba:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80011c0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	69db      	ldr	r3, [r3, #28]
 80011c6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80011c8:	68fa      	ldr	r2, [r7, #12]
 80011ca:	4313      	orrs	r3, r2
 80011cc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	68fa      	ldr	r2, [r7, #12]
 80011d4:	601a      	str	r2, [r3, #0]


  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	2200      	movs	r2, #0
 80011da:	629a      	str	r2, [r3, #40]	; 0x28
  hdma->XferHalfCpltCallback = NULL;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	2200      	movs	r2, #0
 80011e0:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferErrorCallback = NULL;
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	2200      	movs	r2, #0
 80011e6:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferAbortCallback = NULL;
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	2200      	movs	r2, #0
 80011ec:	635a      	str	r2, [r3, #52]	; 0x34

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	2200      	movs	r2, #0
 80011f2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	2201      	movs	r2, #1
 80011f8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	2200      	movs	r2, #0
 8001200:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8001204:	2300      	movs	r3, #0
}
 8001206:	4618      	mov	r0, r3
 8001208:	3714      	adds	r7, #20
 800120a:	46bd      	mov	sp, r7
 800120c:	bc80      	pop	{r7}
 800120e:	4770      	bx	lr
 8001210:	40020407 	.word	0x40020407
 8001214:	bffdfff8 	.word	0xbffdfff8
 8001218:	cccccccd 	.word	0xcccccccd
 800121c:	40020000 	.word	0x40020000
 8001220:	bffdfbf8 	.word	0xbffdfbf8
 8001224:	40020400 	.word	0x40020400

08001228 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b086      	sub	sp, #24
 800122c:	af00      	add	r7, sp, #0
 800122e:	60f8      	str	r0, [r7, #12]
 8001230:	60b9      	str	r1, [r7, #8]
 8001232:	607a      	str	r2, [r7, #4]
 8001234:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001236:	2300      	movs	r3, #0
 8001238:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001240:	2b01      	cmp	r3, #1
 8001242:	d101      	bne.n	8001248 <HAL_DMA_Start_IT+0x20>
 8001244:	2302      	movs	r3, #2
 8001246:	e04a      	b.n	80012de <HAL_DMA_Start_IT+0xb6>
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	2201      	movs	r2, #1
 800124c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001256:	2b01      	cmp	r3, #1
 8001258:	d13a      	bne.n	80012d0 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800125a:	68fb      	ldr	r3, [r7, #12]
 800125c:	2202      	movs	r2, #2
 800125e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001262:	68fb      	ldr	r3, [r7, #12]
 8001264:	2200      	movs	r2, #0
 8001266:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	68fa      	ldr	r2, [r7, #12]
 800126e:	6812      	ldr	r2, [r2, #0]
 8001270:	6812      	ldr	r2, [r2, #0]
 8001272:	f022 0201 	bic.w	r2, r2, #1
 8001276:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001278:	683b      	ldr	r3, [r7, #0]
 800127a:	687a      	ldr	r2, [r7, #4]
 800127c:	68b9      	ldr	r1, [r7, #8]
 800127e:	68f8      	ldr	r0, [r7, #12]
 8001280:	f000 fac6 	bl	8001810 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001288:	2b00      	cmp	r3, #0
 800128a:	d008      	beq.n	800129e <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	68fa      	ldr	r2, [r7, #12]
 8001292:	6812      	ldr	r2, [r2, #0]
 8001294:	6812      	ldr	r2, [r2, #0]
 8001296:	f042 020e 	orr.w	r2, r2, #14
 800129a:	601a      	str	r2, [r3, #0]
 800129c:	e00f      	b.n	80012be <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	68fa      	ldr	r2, [r7, #12]
 80012a4:	6812      	ldr	r2, [r2, #0]
 80012a6:	6812      	ldr	r2, [r2, #0]
 80012a8:	f022 0204 	bic.w	r2, r2, #4
 80012ac:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80012ae:	68fb      	ldr	r3, [r7, #12]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	68fa      	ldr	r2, [r7, #12]
 80012b4:	6812      	ldr	r2, [r2, #0]
 80012b6:	6812      	ldr	r2, [r2, #0]
 80012b8:	f042 020a 	orr.w	r2, r2, #10
 80012bc:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	68fa      	ldr	r2, [r7, #12]
 80012c4:	6812      	ldr	r2, [r2, #0]
 80012c6:	6812      	ldr	r2, [r2, #0]
 80012c8:	f042 0201 	orr.w	r2, r2, #1
 80012cc:	601a      	str	r2, [r3, #0]
 80012ce:	e005      	b.n	80012dc <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	2200      	movs	r2, #0
 80012d4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80012d8:	2302      	movs	r3, #2
 80012da:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80012dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80012de:	4618      	mov	r0, r3
 80012e0:	3718      	adds	r7, #24
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}

080012e6 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80012e6:	b480      	push	{r7}
 80012e8:	b085      	sub	sp, #20
 80012ea:	af00      	add	r7, sp, #0
 80012ec:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80012ee:	2300      	movs	r3, #0
 80012f0:	73fb      	strb	r3, [r7, #15]

  /* Disable DMA IT */
  __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	687a      	ldr	r2, [r7, #4]
 80012f8:	6812      	ldr	r2, [r2, #0]
 80012fa:	6812      	ldr	r2, [r2, #0]
 80012fc:	f022 020e 	bic.w	r2, r2, #14
 8001300:	601a      	str	r2, [r3, #0]
    
  /* Disable the channel */
  __HAL_DMA_DISABLE(hdma);
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	687a      	ldr	r2, [r7, #4]
 8001308:	6812      	ldr	r2, [r2, #0]
 800130a:	6812      	ldr	r2, [r2, #0]
 800130c:	f022 0201 	bic.w	r2, r2, #1
 8001310:	601a      	str	r2, [r3, #0]
    
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001316:	687a      	ldr	r2, [r7, #4]
 8001318:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800131a:	2101      	movs	r1, #1
 800131c:	fa01 f202 	lsl.w	r2, r1, r2
 8001320:	605a      	str	r2, [r3, #4]

  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	2201      	movs	r2, #1
 8001326:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	2200      	movs	r2, #0
 800132e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001332:	7bfb      	ldrb	r3, [r7, #15]
}
 8001334:	4618      	mov	r0, r3
 8001336:	3714      	adds	r7, #20
 8001338:	46bd      	mov	sp, r7
 800133a:	bc80      	pop	{r7}
 800133c:	4770      	bx	lr
	...

08001340 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b084      	sub	sp, #16
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800135c:	2204      	movs	r2, #4
 800135e:	409a      	lsls	r2, r3
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	4013      	ands	r3, r2
 8001364:	2b00      	cmp	r3, #0
 8001366:	f000 8107 	beq.w	8001578 <HAL_DMA_IRQHandler+0x238>
 800136a:	68bb      	ldr	r3, [r7, #8]
 800136c:	f003 0304 	and.w	r3, r3, #4
 8001370:	2b00      	cmp	r3, #0
 8001372:	f000 8101 	beq.w	8001578 <HAL_DMA_IRQHandler+0x238>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	f003 0320 	and.w	r3, r3, #32
 8001380:	2b00      	cmp	r3, #0
 8001382:	d107      	bne.n	8001394 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	687a      	ldr	r2, [r7, #4]
 800138a:	6812      	ldr	r2, [r2, #0]
 800138c:	6812      	ldr	r2, [r2, #0]
 800138e:	f022 0204 	bic.w	r2, r2, #4
 8001392:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	461a      	mov	r2, r3
 800139a:	4b6a      	ldr	r3, [pc, #424]	; (8001544 <HAL_DMA_IRQHandler+0x204>)
 800139c:	429a      	cmp	r2, r3
 800139e:	d963      	bls.n	8001468 <HAL_DMA_IRQHandler+0x128>
 80013a0:	4a69      	ldr	r2, [pc, #420]	; (8001548 <HAL_DMA_IRQHandler+0x208>)
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	4619      	mov	r1, r3
 80013a8:	4b68      	ldr	r3, [pc, #416]	; (800154c <HAL_DMA_IRQHandler+0x20c>)
 80013aa:	4299      	cmp	r1, r3
 80013ac:	d059      	beq.n	8001462 <HAL_DMA_IRQHandler+0x122>
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	4619      	mov	r1, r3
 80013b4:	4b66      	ldr	r3, [pc, #408]	; (8001550 <HAL_DMA_IRQHandler+0x210>)
 80013b6:	4299      	cmp	r1, r3
 80013b8:	d051      	beq.n	800145e <HAL_DMA_IRQHandler+0x11e>
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	4619      	mov	r1, r3
 80013c0:	4b64      	ldr	r3, [pc, #400]	; (8001554 <HAL_DMA_IRQHandler+0x214>)
 80013c2:	4299      	cmp	r1, r3
 80013c4:	d048      	beq.n	8001458 <HAL_DMA_IRQHandler+0x118>
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	4619      	mov	r1, r3
 80013cc:	4b62      	ldr	r3, [pc, #392]	; (8001558 <HAL_DMA_IRQHandler+0x218>)
 80013ce:	4299      	cmp	r1, r3
 80013d0:	d03f      	beq.n	8001452 <HAL_DMA_IRQHandler+0x112>
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	4619      	mov	r1, r3
 80013d8:	4b60      	ldr	r3, [pc, #384]	; (800155c <HAL_DMA_IRQHandler+0x21c>)
 80013da:	4299      	cmp	r1, r3
 80013dc:	d036      	beq.n	800144c <HAL_DMA_IRQHandler+0x10c>
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	4619      	mov	r1, r3
 80013e4:	4b5e      	ldr	r3, [pc, #376]	; (8001560 <HAL_DMA_IRQHandler+0x220>)
 80013e6:	4299      	cmp	r1, r3
 80013e8:	d02d      	beq.n	8001446 <HAL_DMA_IRQHandler+0x106>
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	4619      	mov	r1, r3
 80013f0:	4b54      	ldr	r3, [pc, #336]	; (8001544 <HAL_DMA_IRQHandler+0x204>)
 80013f2:	4299      	cmp	r1, r3
 80013f4:	d024      	beq.n	8001440 <HAL_DMA_IRQHandler+0x100>
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	4619      	mov	r1, r3
 80013fc:	4b59      	ldr	r3, [pc, #356]	; (8001564 <HAL_DMA_IRQHandler+0x224>)
 80013fe:	4299      	cmp	r1, r3
 8001400:	d01c      	beq.n	800143c <HAL_DMA_IRQHandler+0xfc>
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	4619      	mov	r1, r3
 8001408:	4b57      	ldr	r3, [pc, #348]	; (8001568 <HAL_DMA_IRQHandler+0x228>)
 800140a:	4299      	cmp	r1, r3
 800140c:	d014      	beq.n	8001438 <HAL_DMA_IRQHandler+0xf8>
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	4619      	mov	r1, r3
 8001414:	4b55      	ldr	r3, [pc, #340]	; (800156c <HAL_DMA_IRQHandler+0x22c>)
 8001416:	4299      	cmp	r1, r3
 8001418:	d00b      	beq.n	8001432 <HAL_DMA_IRQHandler+0xf2>
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	4619      	mov	r1, r3
 8001420:	4b53      	ldr	r3, [pc, #332]	; (8001570 <HAL_DMA_IRQHandler+0x230>)
 8001422:	4299      	cmp	r1, r3
 8001424:	d102      	bne.n	800142c <HAL_DMA_IRQHandler+0xec>
 8001426:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800142a:	e01b      	b.n	8001464 <HAL_DMA_IRQHandler+0x124>
 800142c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001430:	e018      	b.n	8001464 <HAL_DMA_IRQHandler+0x124>
 8001432:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001436:	e015      	b.n	8001464 <HAL_DMA_IRQHandler+0x124>
 8001438:	2340      	movs	r3, #64	; 0x40
 800143a:	e013      	b.n	8001464 <HAL_DMA_IRQHandler+0x124>
 800143c:	2304      	movs	r3, #4
 800143e:	e011      	b.n	8001464 <HAL_DMA_IRQHandler+0x124>
 8001440:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001444:	e00e      	b.n	8001464 <HAL_DMA_IRQHandler+0x124>
 8001446:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800144a:	e00b      	b.n	8001464 <HAL_DMA_IRQHandler+0x124>
 800144c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001450:	e008      	b.n	8001464 <HAL_DMA_IRQHandler+0x124>
 8001452:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001456:	e005      	b.n	8001464 <HAL_DMA_IRQHandler+0x124>
 8001458:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800145c:	e002      	b.n	8001464 <HAL_DMA_IRQHandler+0x124>
 800145e:	2340      	movs	r3, #64	; 0x40
 8001460:	e000      	b.n	8001464 <HAL_DMA_IRQHandler+0x124>
 8001462:	2304      	movs	r3, #4
 8001464:	6053      	str	r3, [r2, #4]
 8001466:	e062      	b.n	800152e <HAL_DMA_IRQHandler+0x1ee>
 8001468:	4a42      	ldr	r2, [pc, #264]	; (8001574 <HAL_DMA_IRQHandler+0x234>)
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	4619      	mov	r1, r3
 8001470:	4b36      	ldr	r3, [pc, #216]	; (800154c <HAL_DMA_IRQHandler+0x20c>)
 8001472:	4299      	cmp	r1, r3
 8001474:	d059      	beq.n	800152a <HAL_DMA_IRQHandler+0x1ea>
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	4619      	mov	r1, r3
 800147c:	4b34      	ldr	r3, [pc, #208]	; (8001550 <HAL_DMA_IRQHandler+0x210>)
 800147e:	4299      	cmp	r1, r3
 8001480:	d051      	beq.n	8001526 <HAL_DMA_IRQHandler+0x1e6>
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	4619      	mov	r1, r3
 8001488:	4b32      	ldr	r3, [pc, #200]	; (8001554 <HAL_DMA_IRQHandler+0x214>)
 800148a:	4299      	cmp	r1, r3
 800148c:	d048      	beq.n	8001520 <HAL_DMA_IRQHandler+0x1e0>
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	4619      	mov	r1, r3
 8001494:	4b30      	ldr	r3, [pc, #192]	; (8001558 <HAL_DMA_IRQHandler+0x218>)
 8001496:	4299      	cmp	r1, r3
 8001498:	d03f      	beq.n	800151a <HAL_DMA_IRQHandler+0x1da>
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	4619      	mov	r1, r3
 80014a0:	4b2e      	ldr	r3, [pc, #184]	; (800155c <HAL_DMA_IRQHandler+0x21c>)
 80014a2:	4299      	cmp	r1, r3
 80014a4:	d036      	beq.n	8001514 <HAL_DMA_IRQHandler+0x1d4>
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	4619      	mov	r1, r3
 80014ac:	4b2c      	ldr	r3, [pc, #176]	; (8001560 <HAL_DMA_IRQHandler+0x220>)
 80014ae:	4299      	cmp	r1, r3
 80014b0:	d02d      	beq.n	800150e <HAL_DMA_IRQHandler+0x1ce>
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	4619      	mov	r1, r3
 80014b8:	4b22      	ldr	r3, [pc, #136]	; (8001544 <HAL_DMA_IRQHandler+0x204>)
 80014ba:	4299      	cmp	r1, r3
 80014bc:	d024      	beq.n	8001508 <HAL_DMA_IRQHandler+0x1c8>
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	4619      	mov	r1, r3
 80014c4:	4b27      	ldr	r3, [pc, #156]	; (8001564 <HAL_DMA_IRQHandler+0x224>)
 80014c6:	4299      	cmp	r1, r3
 80014c8:	d01c      	beq.n	8001504 <HAL_DMA_IRQHandler+0x1c4>
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	4619      	mov	r1, r3
 80014d0:	4b25      	ldr	r3, [pc, #148]	; (8001568 <HAL_DMA_IRQHandler+0x228>)
 80014d2:	4299      	cmp	r1, r3
 80014d4:	d014      	beq.n	8001500 <HAL_DMA_IRQHandler+0x1c0>
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	4619      	mov	r1, r3
 80014dc:	4b23      	ldr	r3, [pc, #140]	; (800156c <HAL_DMA_IRQHandler+0x22c>)
 80014de:	4299      	cmp	r1, r3
 80014e0:	d00b      	beq.n	80014fa <HAL_DMA_IRQHandler+0x1ba>
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	4619      	mov	r1, r3
 80014e8:	4b21      	ldr	r3, [pc, #132]	; (8001570 <HAL_DMA_IRQHandler+0x230>)
 80014ea:	4299      	cmp	r1, r3
 80014ec:	d102      	bne.n	80014f4 <HAL_DMA_IRQHandler+0x1b4>
 80014ee:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80014f2:	e01b      	b.n	800152c <HAL_DMA_IRQHandler+0x1ec>
 80014f4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80014f8:	e018      	b.n	800152c <HAL_DMA_IRQHandler+0x1ec>
 80014fa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80014fe:	e015      	b.n	800152c <HAL_DMA_IRQHandler+0x1ec>
 8001500:	2340      	movs	r3, #64	; 0x40
 8001502:	e013      	b.n	800152c <HAL_DMA_IRQHandler+0x1ec>
 8001504:	2304      	movs	r3, #4
 8001506:	e011      	b.n	800152c <HAL_DMA_IRQHandler+0x1ec>
 8001508:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800150c:	e00e      	b.n	800152c <HAL_DMA_IRQHandler+0x1ec>
 800150e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001512:	e00b      	b.n	800152c <HAL_DMA_IRQHandler+0x1ec>
 8001514:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001518:	e008      	b.n	800152c <HAL_DMA_IRQHandler+0x1ec>
 800151a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800151e:	e005      	b.n	800152c <HAL_DMA_IRQHandler+0x1ec>
 8001520:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001524:	e002      	b.n	800152c <HAL_DMA_IRQHandler+0x1ec>
 8001526:	2340      	movs	r3, #64	; 0x40
 8001528:	e000      	b.n	800152c <HAL_DMA_IRQHandler+0x1ec>
 800152a:	2304      	movs	r3, #4
 800152c:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001532:	2b00      	cmp	r3, #0
 8001534:	f000 814c 	beq.w	80017d0 <HAL_DMA_IRQHandler+0x490>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800153c:	6878      	ldr	r0, [r7, #4]
 800153e:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001540:	e146      	b.n	80017d0 <HAL_DMA_IRQHandler+0x490>
 8001542:	bf00      	nop
 8001544:	40020080 	.word	0x40020080
 8001548:	40020400 	.word	0x40020400
 800154c:	40020008 	.word	0x40020008
 8001550:	4002001c 	.word	0x4002001c
 8001554:	40020030 	.word	0x40020030
 8001558:	40020044 	.word	0x40020044
 800155c:	40020058 	.word	0x40020058
 8001560:	4002006c 	.word	0x4002006c
 8001564:	40020408 	.word	0x40020408
 8001568:	4002041c 	.word	0x4002041c
 800156c:	40020430 	.word	0x40020430
 8001570:	40020444 	.word	0x40020444
 8001574:	40020000 	.word	0x40020000
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800157c:	2202      	movs	r2, #2
 800157e:	409a      	lsls	r2, r3
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	4013      	ands	r3, r2
 8001584:	2b00      	cmp	r3, #0
 8001586:	f000 80f3 	beq.w	8001770 <HAL_DMA_IRQHandler+0x430>
 800158a:	68bb      	ldr	r3, [r7, #8]
 800158c:	f003 0302 	and.w	r3, r3, #2
 8001590:	2b00      	cmp	r3, #0
 8001592:	f000 80ed 	beq.w	8001770 <HAL_DMA_IRQHandler+0x430>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	f003 0320 	and.w	r3, r3, #32
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d10b      	bne.n	80015bc <HAL_DMA_IRQHandler+0x27c>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	687a      	ldr	r2, [r7, #4]
 80015aa:	6812      	ldr	r2, [r2, #0]
 80015ac:	6812      	ldr	r2, [r2, #0]
 80015ae:	f022 020a 	bic.w	r2, r2, #10
 80015b2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	2201      	movs	r2, #1
 80015b8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	461a      	mov	r2, r3
 80015c2:	4b86      	ldr	r3, [pc, #536]	; (80017dc <HAL_DMA_IRQHandler+0x49c>)
 80015c4:	429a      	cmp	r2, r3
 80015c6:	d963      	bls.n	8001690 <HAL_DMA_IRQHandler+0x350>
 80015c8:	4a85      	ldr	r2, [pc, #532]	; (80017e0 <HAL_DMA_IRQHandler+0x4a0>)
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	4619      	mov	r1, r3
 80015d0:	4b84      	ldr	r3, [pc, #528]	; (80017e4 <HAL_DMA_IRQHandler+0x4a4>)
 80015d2:	4299      	cmp	r1, r3
 80015d4:	d059      	beq.n	800168a <HAL_DMA_IRQHandler+0x34a>
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	4619      	mov	r1, r3
 80015dc:	4b82      	ldr	r3, [pc, #520]	; (80017e8 <HAL_DMA_IRQHandler+0x4a8>)
 80015de:	4299      	cmp	r1, r3
 80015e0:	d051      	beq.n	8001686 <HAL_DMA_IRQHandler+0x346>
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	4619      	mov	r1, r3
 80015e8:	4b80      	ldr	r3, [pc, #512]	; (80017ec <HAL_DMA_IRQHandler+0x4ac>)
 80015ea:	4299      	cmp	r1, r3
 80015ec:	d048      	beq.n	8001680 <HAL_DMA_IRQHandler+0x340>
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	4619      	mov	r1, r3
 80015f4:	4b7e      	ldr	r3, [pc, #504]	; (80017f0 <HAL_DMA_IRQHandler+0x4b0>)
 80015f6:	4299      	cmp	r1, r3
 80015f8:	d03f      	beq.n	800167a <HAL_DMA_IRQHandler+0x33a>
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	4619      	mov	r1, r3
 8001600:	4b7c      	ldr	r3, [pc, #496]	; (80017f4 <HAL_DMA_IRQHandler+0x4b4>)
 8001602:	4299      	cmp	r1, r3
 8001604:	d036      	beq.n	8001674 <HAL_DMA_IRQHandler+0x334>
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	4619      	mov	r1, r3
 800160c:	4b7a      	ldr	r3, [pc, #488]	; (80017f8 <HAL_DMA_IRQHandler+0x4b8>)
 800160e:	4299      	cmp	r1, r3
 8001610:	d02d      	beq.n	800166e <HAL_DMA_IRQHandler+0x32e>
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	4619      	mov	r1, r3
 8001618:	4b70      	ldr	r3, [pc, #448]	; (80017dc <HAL_DMA_IRQHandler+0x49c>)
 800161a:	4299      	cmp	r1, r3
 800161c:	d024      	beq.n	8001668 <HAL_DMA_IRQHandler+0x328>
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	4619      	mov	r1, r3
 8001624:	4b75      	ldr	r3, [pc, #468]	; (80017fc <HAL_DMA_IRQHandler+0x4bc>)
 8001626:	4299      	cmp	r1, r3
 8001628:	d01c      	beq.n	8001664 <HAL_DMA_IRQHandler+0x324>
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	4619      	mov	r1, r3
 8001630:	4b73      	ldr	r3, [pc, #460]	; (8001800 <HAL_DMA_IRQHandler+0x4c0>)
 8001632:	4299      	cmp	r1, r3
 8001634:	d014      	beq.n	8001660 <HAL_DMA_IRQHandler+0x320>
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	4619      	mov	r1, r3
 800163c:	4b71      	ldr	r3, [pc, #452]	; (8001804 <HAL_DMA_IRQHandler+0x4c4>)
 800163e:	4299      	cmp	r1, r3
 8001640:	d00b      	beq.n	800165a <HAL_DMA_IRQHandler+0x31a>
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	4619      	mov	r1, r3
 8001648:	4b6f      	ldr	r3, [pc, #444]	; (8001808 <HAL_DMA_IRQHandler+0x4c8>)
 800164a:	4299      	cmp	r1, r3
 800164c:	d102      	bne.n	8001654 <HAL_DMA_IRQHandler+0x314>
 800164e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001652:	e01b      	b.n	800168c <HAL_DMA_IRQHandler+0x34c>
 8001654:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001658:	e018      	b.n	800168c <HAL_DMA_IRQHandler+0x34c>
 800165a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800165e:	e015      	b.n	800168c <HAL_DMA_IRQHandler+0x34c>
 8001660:	2320      	movs	r3, #32
 8001662:	e013      	b.n	800168c <HAL_DMA_IRQHandler+0x34c>
 8001664:	2302      	movs	r3, #2
 8001666:	e011      	b.n	800168c <HAL_DMA_IRQHandler+0x34c>
 8001668:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800166c:	e00e      	b.n	800168c <HAL_DMA_IRQHandler+0x34c>
 800166e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001672:	e00b      	b.n	800168c <HAL_DMA_IRQHandler+0x34c>
 8001674:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001678:	e008      	b.n	800168c <HAL_DMA_IRQHandler+0x34c>
 800167a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800167e:	e005      	b.n	800168c <HAL_DMA_IRQHandler+0x34c>
 8001680:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001684:	e002      	b.n	800168c <HAL_DMA_IRQHandler+0x34c>
 8001686:	2320      	movs	r3, #32
 8001688:	e000      	b.n	800168c <HAL_DMA_IRQHandler+0x34c>
 800168a:	2302      	movs	r3, #2
 800168c:	6053      	str	r3, [r2, #4]
 800168e:	e062      	b.n	8001756 <HAL_DMA_IRQHandler+0x416>
 8001690:	4a5e      	ldr	r2, [pc, #376]	; (800180c <HAL_DMA_IRQHandler+0x4cc>)
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	4619      	mov	r1, r3
 8001698:	4b52      	ldr	r3, [pc, #328]	; (80017e4 <HAL_DMA_IRQHandler+0x4a4>)
 800169a:	4299      	cmp	r1, r3
 800169c:	d059      	beq.n	8001752 <HAL_DMA_IRQHandler+0x412>
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	4619      	mov	r1, r3
 80016a4:	4b50      	ldr	r3, [pc, #320]	; (80017e8 <HAL_DMA_IRQHandler+0x4a8>)
 80016a6:	4299      	cmp	r1, r3
 80016a8:	d051      	beq.n	800174e <HAL_DMA_IRQHandler+0x40e>
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	4619      	mov	r1, r3
 80016b0:	4b4e      	ldr	r3, [pc, #312]	; (80017ec <HAL_DMA_IRQHandler+0x4ac>)
 80016b2:	4299      	cmp	r1, r3
 80016b4:	d048      	beq.n	8001748 <HAL_DMA_IRQHandler+0x408>
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	4619      	mov	r1, r3
 80016bc:	4b4c      	ldr	r3, [pc, #304]	; (80017f0 <HAL_DMA_IRQHandler+0x4b0>)
 80016be:	4299      	cmp	r1, r3
 80016c0:	d03f      	beq.n	8001742 <HAL_DMA_IRQHandler+0x402>
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	4619      	mov	r1, r3
 80016c8:	4b4a      	ldr	r3, [pc, #296]	; (80017f4 <HAL_DMA_IRQHandler+0x4b4>)
 80016ca:	4299      	cmp	r1, r3
 80016cc:	d036      	beq.n	800173c <HAL_DMA_IRQHandler+0x3fc>
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	4619      	mov	r1, r3
 80016d4:	4b48      	ldr	r3, [pc, #288]	; (80017f8 <HAL_DMA_IRQHandler+0x4b8>)
 80016d6:	4299      	cmp	r1, r3
 80016d8:	d02d      	beq.n	8001736 <HAL_DMA_IRQHandler+0x3f6>
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	4619      	mov	r1, r3
 80016e0:	4b3e      	ldr	r3, [pc, #248]	; (80017dc <HAL_DMA_IRQHandler+0x49c>)
 80016e2:	4299      	cmp	r1, r3
 80016e4:	d024      	beq.n	8001730 <HAL_DMA_IRQHandler+0x3f0>
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	4619      	mov	r1, r3
 80016ec:	4b43      	ldr	r3, [pc, #268]	; (80017fc <HAL_DMA_IRQHandler+0x4bc>)
 80016ee:	4299      	cmp	r1, r3
 80016f0:	d01c      	beq.n	800172c <HAL_DMA_IRQHandler+0x3ec>
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	4619      	mov	r1, r3
 80016f8:	4b41      	ldr	r3, [pc, #260]	; (8001800 <HAL_DMA_IRQHandler+0x4c0>)
 80016fa:	4299      	cmp	r1, r3
 80016fc:	d014      	beq.n	8001728 <HAL_DMA_IRQHandler+0x3e8>
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	4619      	mov	r1, r3
 8001704:	4b3f      	ldr	r3, [pc, #252]	; (8001804 <HAL_DMA_IRQHandler+0x4c4>)
 8001706:	4299      	cmp	r1, r3
 8001708:	d00b      	beq.n	8001722 <HAL_DMA_IRQHandler+0x3e2>
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	4619      	mov	r1, r3
 8001710:	4b3d      	ldr	r3, [pc, #244]	; (8001808 <HAL_DMA_IRQHandler+0x4c8>)
 8001712:	4299      	cmp	r1, r3
 8001714:	d102      	bne.n	800171c <HAL_DMA_IRQHandler+0x3dc>
 8001716:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800171a:	e01b      	b.n	8001754 <HAL_DMA_IRQHandler+0x414>
 800171c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001720:	e018      	b.n	8001754 <HAL_DMA_IRQHandler+0x414>
 8001722:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001726:	e015      	b.n	8001754 <HAL_DMA_IRQHandler+0x414>
 8001728:	2320      	movs	r3, #32
 800172a:	e013      	b.n	8001754 <HAL_DMA_IRQHandler+0x414>
 800172c:	2302      	movs	r3, #2
 800172e:	e011      	b.n	8001754 <HAL_DMA_IRQHandler+0x414>
 8001730:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001734:	e00e      	b.n	8001754 <HAL_DMA_IRQHandler+0x414>
 8001736:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800173a:	e00b      	b.n	8001754 <HAL_DMA_IRQHandler+0x414>
 800173c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001740:	e008      	b.n	8001754 <HAL_DMA_IRQHandler+0x414>
 8001742:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001746:	e005      	b.n	8001754 <HAL_DMA_IRQHandler+0x414>
 8001748:	f44f 7300 	mov.w	r3, #512	; 0x200
 800174c:	e002      	b.n	8001754 <HAL_DMA_IRQHandler+0x414>
 800174e:	2320      	movs	r3, #32
 8001750:	e000      	b.n	8001754 <HAL_DMA_IRQHandler+0x414>
 8001752:	2302      	movs	r3, #2
 8001754:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	2200      	movs	r2, #0
 800175a:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001762:	2b00      	cmp	r3, #0
 8001764:	d034      	beq.n	80017d0 <HAL_DMA_IRQHandler+0x490>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800176a:	6878      	ldr	r0, [r7, #4]
 800176c:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800176e:	e02f      	b.n	80017d0 <HAL_DMA_IRQHandler+0x490>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001774:	2208      	movs	r2, #8
 8001776:	409a      	lsls	r2, r3
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	4013      	ands	r3, r2
 800177c:	2b00      	cmp	r3, #0
 800177e:	d028      	beq.n	80017d2 <HAL_DMA_IRQHandler+0x492>
 8001780:	68bb      	ldr	r3, [r7, #8]
 8001782:	f003 0308 	and.w	r3, r3, #8
 8001786:	2b00      	cmp	r3, #0
 8001788:	d023      	beq.n	80017d2 <HAL_DMA_IRQHandler+0x492>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	687a      	ldr	r2, [r7, #4]
 8001790:	6812      	ldr	r2, [r2, #0]
 8001792:	6812      	ldr	r2, [r2, #0]
 8001794:	f022 020e 	bic.w	r2, r2, #14
 8001798:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800179e:	687a      	ldr	r2, [r7, #4]
 80017a0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80017a2:	2101      	movs	r1, #1
 80017a4:	fa01 f202 	lsl.w	r2, r1, r2
 80017a8:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	2201      	movs	r2, #1
 80017ae:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	2201      	movs	r2, #1
 80017b4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	2200      	movs	r2, #0
 80017bc:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d004      	beq.n	80017d2 <HAL_DMA_IRQHandler+0x492>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017cc:	6878      	ldr	r0, [r7, #4]
 80017ce:	4798      	blx	r3
    }
  }
  return;
 80017d0:	bf00      	nop
 80017d2:	bf00      	nop
}
 80017d4:	3710      	adds	r7, #16
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	bf00      	nop
 80017dc:	40020080 	.word	0x40020080
 80017e0:	40020400 	.word	0x40020400
 80017e4:	40020008 	.word	0x40020008
 80017e8:	4002001c 	.word	0x4002001c
 80017ec:	40020030 	.word	0x40020030
 80017f0:	40020044 	.word	0x40020044
 80017f4:	40020058 	.word	0x40020058
 80017f8:	4002006c 	.word	0x4002006c
 80017fc:	40020408 	.word	0x40020408
 8001800:	4002041c 	.word	0x4002041c
 8001804:	40020430 	.word	0x40020430
 8001808:	40020444 	.word	0x40020444
 800180c:	40020000 	.word	0x40020000

08001810 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001810:	b480      	push	{r7}
 8001812:	b085      	sub	sp, #20
 8001814:	af00      	add	r7, sp, #0
 8001816:	60f8      	str	r0, [r7, #12]
 8001818:	60b9      	str	r1, [r7, #8]
 800181a:	607a      	str	r2, [r7, #4]
 800181c:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001822:	68fa      	ldr	r2, [r7, #12]
 8001824:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001826:	2101      	movs	r1, #1
 8001828:	fa01 f202 	lsl.w	r2, r1, r2
 800182c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	683a      	ldr	r2, [r7, #0]
 8001834:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	685b      	ldr	r3, [r3, #4]
 800183a:	2b10      	cmp	r3, #16
 800183c:	d108      	bne.n	8001850 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	687a      	ldr	r2, [r7, #4]
 8001844:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	68ba      	ldr	r2, [r7, #8]
 800184c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800184e:	e007      	b.n	8001860 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	68ba      	ldr	r2, [r7, #8]
 8001856:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	687a      	ldr	r2, [r7, #4]
 800185e:	60da      	str	r2, [r3, #12]
}
 8001860:	bf00      	nop
 8001862:	3714      	adds	r7, #20
 8001864:	46bd      	mov	sp, r7
 8001866:	bc80      	pop	{r7}
 8001868:	4770      	bx	lr
	...

0800186c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800186c:	b480      	push	{r7}
 800186e:	b08b      	sub	sp, #44	; 0x2c
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
 8001874:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001876:	2300      	movs	r3, #0
 8001878:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent = 0x00U;
 800187a:	2300      	movs	r3, #0
 800187c:	61bb      	str	r3, [r7, #24]
  uint32_t temp = 0x00U;
 800187e:	2300      	movs	r3, #0
 8001880:	617b      	str	r3, [r7, #20]
  uint32_t config = 0x00U;
 8001882:	2300      	movs	r3, #0
 8001884:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset = 0U; /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */
 8001886:	2300      	movs	r3, #0
 8001888:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 800188a:	2300      	movs	r3, #0
 800188c:	627b      	str	r3, [r7, #36]	; 0x24
 800188e:	e127      	b.n	8001ae0 <HAL_GPIO_Init+0x274>
  {
    /* Get the IO position */
    ioposition = (0x01U << position);
 8001890:	2201      	movs	r2, #1
 8001892:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001894:	fa02 f303 	lsl.w	r3, r2, r3
 8001898:	61fb      	str	r3, [r7, #28]
    
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800189a:	683b      	ldr	r3, [r7, #0]
 800189c:	681a      	ldr	r2, [r3, #0]
 800189e:	69fb      	ldr	r3, [r7, #28]
 80018a0:	4013      	ands	r3, r2
 80018a2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80018a4:	69ba      	ldr	r2, [r7, #24]
 80018a6:	69fb      	ldr	r3, [r7, #28]
 80018a8:	429a      	cmp	r2, r3
 80018aa:	f040 8116 	bne.w	8001ada <HAL_GPIO_Init+0x26e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80018ae:	683b      	ldr	r3, [r7, #0]
 80018b0:	685b      	ldr	r3, [r3, #4]
 80018b2:	2b12      	cmp	r3, #18
 80018b4:	d034      	beq.n	8001920 <HAL_GPIO_Init+0xb4>
 80018b6:	2b12      	cmp	r3, #18
 80018b8:	d80d      	bhi.n	80018d6 <HAL_GPIO_Init+0x6a>
 80018ba:	2b02      	cmp	r3, #2
 80018bc:	d02b      	beq.n	8001916 <HAL_GPIO_Init+0xaa>
 80018be:	2b02      	cmp	r3, #2
 80018c0:	d804      	bhi.n	80018cc <HAL_GPIO_Init+0x60>
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d031      	beq.n	800192a <HAL_GPIO_Init+0xbe>
 80018c6:	2b01      	cmp	r3, #1
 80018c8:	d01c      	beq.n	8001904 <HAL_GPIO_Init+0x98>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;
        
        /* Parameters are checked with assert_param */
        default:
          break;
 80018ca:	e048      	b.n	800195e <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 80018cc:	2b03      	cmp	r3, #3
 80018ce:	d043      	beq.n	8001958 <HAL_GPIO_Init+0xec>
 80018d0:	2b11      	cmp	r3, #17
 80018d2:	d01b      	beq.n	800190c <HAL_GPIO_Init+0xa0>
          break;
 80018d4:	e043      	b.n	800195e <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 80018d6:	4a87      	ldr	r2, [pc, #540]	; (8001af4 <HAL_GPIO_Init+0x288>)
 80018d8:	4293      	cmp	r3, r2
 80018da:	d026      	beq.n	800192a <HAL_GPIO_Init+0xbe>
 80018dc:	4a85      	ldr	r2, [pc, #532]	; (8001af4 <HAL_GPIO_Init+0x288>)
 80018de:	4293      	cmp	r3, r2
 80018e0:	d806      	bhi.n	80018f0 <HAL_GPIO_Init+0x84>
 80018e2:	4a85      	ldr	r2, [pc, #532]	; (8001af8 <HAL_GPIO_Init+0x28c>)
 80018e4:	4293      	cmp	r3, r2
 80018e6:	d020      	beq.n	800192a <HAL_GPIO_Init+0xbe>
 80018e8:	4a84      	ldr	r2, [pc, #528]	; (8001afc <HAL_GPIO_Init+0x290>)
 80018ea:	4293      	cmp	r3, r2
 80018ec:	d01d      	beq.n	800192a <HAL_GPIO_Init+0xbe>
          break;
 80018ee:	e036      	b.n	800195e <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 80018f0:	4a83      	ldr	r2, [pc, #524]	; (8001b00 <HAL_GPIO_Init+0x294>)
 80018f2:	4293      	cmp	r3, r2
 80018f4:	d019      	beq.n	800192a <HAL_GPIO_Init+0xbe>
 80018f6:	4a83      	ldr	r2, [pc, #524]	; (8001b04 <HAL_GPIO_Init+0x298>)
 80018f8:	4293      	cmp	r3, r2
 80018fa:	d016      	beq.n	800192a <HAL_GPIO_Init+0xbe>
 80018fc:	4a82      	ldr	r2, [pc, #520]	; (8001b08 <HAL_GPIO_Init+0x29c>)
 80018fe:	4293      	cmp	r3, r2
 8001900:	d013      	beq.n	800192a <HAL_GPIO_Init+0xbe>
          break;
 8001902:	e02c      	b.n	800195e <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001904:	683b      	ldr	r3, [r7, #0]
 8001906:	68db      	ldr	r3, [r3, #12]
 8001908:	623b      	str	r3, [r7, #32]
          break;
 800190a:	e028      	b.n	800195e <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800190c:	683b      	ldr	r3, [r7, #0]
 800190e:	68db      	ldr	r3, [r3, #12]
 8001910:	3304      	adds	r3, #4
 8001912:	623b      	str	r3, [r7, #32]
          break;
 8001914:	e023      	b.n	800195e <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001916:	683b      	ldr	r3, [r7, #0]
 8001918:	68db      	ldr	r3, [r3, #12]
 800191a:	3308      	adds	r3, #8
 800191c:	623b      	str	r3, [r7, #32]
          break;
 800191e:	e01e      	b.n	800195e <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	68db      	ldr	r3, [r3, #12]
 8001924:	330c      	adds	r3, #12
 8001926:	623b      	str	r3, [r7, #32]
          break;
 8001928:	e019      	b.n	800195e <HAL_GPIO_Init+0xf2>
          if(GPIO_Init->Pull == GPIO_NOPULL)
 800192a:	683b      	ldr	r3, [r7, #0]
 800192c:	689b      	ldr	r3, [r3, #8]
 800192e:	2b00      	cmp	r3, #0
 8001930:	d102      	bne.n	8001938 <HAL_GPIO_Init+0xcc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001932:	2304      	movs	r3, #4
 8001934:	623b      	str	r3, [r7, #32]
          break; 
 8001936:	e012      	b.n	800195e <HAL_GPIO_Init+0xf2>
          else if(GPIO_Init->Pull == GPIO_PULLUP)
 8001938:	683b      	ldr	r3, [r7, #0]
 800193a:	689b      	ldr	r3, [r3, #8]
 800193c:	2b01      	cmp	r3, #1
 800193e:	d105      	bne.n	800194c <HAL_GPIO_Init+0xe0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001940:	2308      	movs	r3, #8
 8001942:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	69fa      	ldr	r2, [r7, #28]
 8001948:	611a      	str	r2, [r3, #16]
          break; 
 800194a:	e008      	b.n	800195e <HAL_GPIO_Init+0xf2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800194c:	2308      	movs	r3, #8
 800194e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	69fa      	ldr	r2, [r7, #28]
 8001954:	615a      	str	r2, [r3, #20]
          break; 
 8001956:	e002      	b.n	800195e <HAL_GPIO_Init+0xf2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001958:	2300      	movs	r3, #0
 800195a:	623b      	str	r3, [r7, #32]
          break;
 800195c:	bf00      	nop
      }
      
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800195e:	69bb      	ldr	r3, [r7, #24]
 8001960:	2bff      	cmp	r3, #255	; 0xff
 8001962:	d801      	bhi.n	8001968 <HAL_GPIO_Init+0xfc>
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	e001      	b.n	800196c <HAL_GPIO_Init+0x100>
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	3304      	adds	r3, #4
 800196c:	60fb      	str	r3, [r7, #12]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 800196e:	69bb      	ldr	r3, [r7, #24]
 8001970:	2bff      	cmp	r3, #255	; 0xff
 8001972:	d802      	bhi.n	800197a <HAL_GPIO_Init+0x10e>
 8001974:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001976:	009b      	lsls	r3, r3, #2
 8001978:	e002      	b.n	8001980 <HAL_GPIO_Init+0x114>
 800197a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800197c:	3b08      	subs	r3, #8
 800197e:	009b      	lsls	r3, r3, #2
 8001980:	613b      	str	r3, [r7, #16]
      
      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset ), (config << registeroffset));
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	681a      	ldr	r2, [r3, #0]
 8001986:	210f      	movs	r1, #15
 8001988:	693b      	ldr	r3, [r7, #16]
 800198a:	fa01 f303 	lsl.w	r3, r1, r3
 800198e:	43db      	mvns	r3, r3
 8001990:	401a      	ands	r2, r3
 8001992:	6a39      	ldr	r1, [r7, #32]
 8001994:	693b      	ldr	r3, [r7, #16]
 8001996:	fa01 f303 	lsl.w	r3, r1, r3
 800199a:	431a      	orrs	r2, r3
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	601a      	str	r2, [r3, #0]
      
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 80019a0:	683b      	ldr	r3, [r7, #0]
 80019a2:	685b      	ldr	r3, [r3, #4]
 80019a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	f000 8096 	beq.w	8001ada <HAL_GPIO_Init+0x26e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80019ae:	4a57      	ldr	r2, [pc, #348]	; (8001b0c <HAL_GPIO_Init+0x2a0>)
 80019b0:	4b56      	ldr	r3, [pc, #344]	; (8001b0c <HAL_GPIO_Init+0x2a0>)
 80019b2:	699b      	ldr	r3, [r3, #24]
 80019b4:	f043 0301 	orr.w	r3, r3, #1
 80019b8:	6193      	str	r3, [r2, #24]
 80019ba:	4b54      	ldr	r3, [pc, #336]	; (8001b0c <HAL_GPIO_Init+0x2a0>)
 80019bc:	699b      	ldr	r3, [r3, #24]
 80019be:	f003 0301 	and.w	r3, r3, #1
 80019c2:	60bb      	str	r3, [r7, #8]
 80019c4:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2U];
 80019c6:	4a52      	ldr	r2, [pc, #328]	; (8001b10 <HAL_GPIO_Init+0x2a4>)
 80019c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019ca:	089b      	lsrs	r3, r3, #2
 80019cc:	3302      	adds	r3, #2
 80019ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019d2:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80019d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019d6:	f003 0303 	and.w	r3, r3, #3
 80019da:	009b      	lsls	r3, r3, #2
 80019dc:	220f      	movs	r2, #15
 80019de:	fa02 f303 	lsl.w	r3, r2, r3
 80019e2:	43db      	mvns	r3, r3
 80019e4:	697a      	ldr	r2, [r7, #20]
 80019e6:	4013      	ands	r3, r2
 80019e8:	617b      	str	r3, [r7, #20]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	4a49      	ldr	r2, [pc, #292]	; (8001b14 <HAL_GPIO_Init+0x2a8>)
 80019ee:	4293      	cmp	r3, r2
 80019f0:	d013      	beq.n	8001a1a <HAL_GPIO_Init+0x1ae>
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	4a48      	ldr	r2, [pc, #288]	; (8001b18 <HAL_GPIO_Init+0x2ac>)
 80019f6:	4293      	cmp	r3, r2
 80019f8:	d00d      	beq.n	8001a16 <HAL_GPIO_Init+0x1aa>
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	4a47      	ldr	r2, [pc, #284]	; (8001b1c <HAL_GPIO_Init+0x2b0>)
 80019fe:	4293      	cmp	r3, r2
 8001a00:	d007      	beq.n	8001a12 <HAL_GPIO_Init+0x1a6>
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	4a46      	ldr	r2, [pc, #280]	; (8001b20 <HAL_GPIO_Init+0x2b4>)
 8001a06:	4293      	cmp	r3, r2
 8001a08:	d101      	bne.n	8001a0e <HAL_GPIO_Init+0x1a2>
 8001a0a:	2303      	movs	r3, #3
 8001a0c:	e006      	b.n	8001a1c <HAL_GPIO_Init+0x1b0>
 8001a0e:	2304      	movs	r3, #4
 8001a10:	e004      	b.n	8001a1c <HAL_GPIO_Init+0x1b0>
 8001a12:	2302      	movs	r3, #2
 8001a14:	e002      	b.n	8001a1c <HAL_GPIO_Init+0x1b0>
 8001a16:	2301      	movs	r3, #1
 8001a18:	e000      	b.n	8001a1c <HAL_GPIO_Init+0x1b0>
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001a1e:	f002 0203 	and.w	r2, r2, #3
 8001a22:	0092      	lsls	r2, r2, #2
 8001a24:	4093      	lsls	r3, r2
 8001a26:	697a      	ldr	r2, [r7, #20]
 8001a28:	4313      	orrs	r3, r2
 8001a2a:	617b      	str	r3, [r7, #20]
        AFIO->EXTICR[position >> 2U] = temp;
 8001a2c:	4938      	ldr	r1, [pc, #224]	; (8001b10 <HAL_GPIO_Init+0x2a4>)
 8001a2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a30:	089b      	lsrs	r3, r3, #2
 8001a32:	3302      	adds	r3, #2
 8001a34:	697a      	ldr	r2, [r7, #20]
 8001a36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        

        /* Configure the interrupt mask */
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	685b      	ldr	r3, [r3, #4]
 8001a3e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d006      	beq.n	8001a54 <HAL_GPIO_Init+0x1e8>
        {
          SET_BIT(EXTI->IMR, iocurrent); 
 8001a46:	4937      	ldr	r1, [pc, #220]	; (8001b24 <HAL_GPIO_Init+0x2b8>)
 8001a48:	4b36      	ldr	r3, [pc, #216]	; (8001b24 <HAL_GPIO_Init+0x2b8>)
 8001a4a:	681a      	ldr	r2, [r3, #0]
 8001a4c:	69bb      	ldr	r3, [r7, #24]
 8001a4e:	4313      	orrs	r3, r2
 8001a50:	600b      	str	r3, [r1, #0]
 8001a52:	e006      	b.n	8001a62 <HAL_GPIO_Init+0x1f6>
        } 
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent); 
 8001a54:	4933      	ldr	r1, [pc, #204]	; (8001b24 <HAL_GPIO_Init+0x2b8>)
 8001a56:	4b33      	ldr	r3, [pc, #204]	; (8001b24 <HAL_GPIO_Init+0x2b8>)
 8001a58:	681a      	ldr	r2, [r3, #0]
 8001a5a:	69bb      	ldr	r3, [r7, #24]
 8001a5c:	43db      	mvns	r3, r3
 8001a5e:	4013      	ands	r3, r2
 8001a60:	600b      	str	r3, [r1, #0]
        } 
        
        /* Configure the event mask */
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001a62:	683b      	ldr	r3, [r7, #0]
 8001a64:	685b      	ldr	r3, [r3, #4]
 8001a66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d006      	beq.n	8001a7c <HAL_GPIO_Init+0x210>
        {
          SET_BIT(EXTI->EMR, iocurrent); 
 8001a6e:	492d      	ldr	r1, [pc, #180]	; (8001b24 <HAL_GPIO_Init+0x2b8>)
 8001a70:	4b2c      	ldr	r3, [pc, #176]	; (8001b24 <HAL_GPIO_Init+0x2b8>)
 8001a72:	685a      	ldr	r2, [r3, #4]
 8001a74:	69bb      	ldr	r3, [r7, #24]
 8001a76:	4313      	orrs	r3, r2
 8001a78:	604b      	str	r3, [r1, #4]
 8001a7a:	e006      	b.n	8001a8a <HAL_GPIO_Init+0x21e>
        } 
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent); 
 8001a7c:	4929      	ldr	r1, [pc, #164]	; (8001b24 <HAL_GPIO_Init+0x2b8>)
 8001a7e:	4b29      	ldr	r3, [pc, #164]	; (8001b24 <HAL_GPIO_Init+0x2b8>)
 8001a80:	685a      	ldr	r2, [r3, #4]
 8001a82:	69bb      	ldr	r3, [r7, #24]
 8001a84:	43db      	mvns	r3, r3
 8001a86:	4013      	ands	r3, r2
 8001a88:	604b      	str	r3, [r1, #4]
        }
        
        /* Enable or disable the rising trigger */
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001a8a:	683b      	ldr	r3, [r7, #0]
 8001a8c:	685b      	ldr	r3, [r3, #4]
 8001a8e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d006      	beq.n	8001aa4 <HAL_GPIO_Init+0x238>
        {
          SET_BIT(EXTI->RTSR, iocurrent); 
 8001a96:	4923      	ldr	r1, [pc, #140]	; (8001b24 <HAL_GPIO_Init+0x2b8>)
 8001a98:	4b22      	ldr	r3, [pc, #136]	; (8001b24 <HAL_GPIO_Init+0x2b8>)
 8001a9a:	689a      	ldr	r2, [r3, #8]
 8001a9c:	69bb      	ldr	r3, [r7, #24]
 8001a9e:	4313      	orrs	r3, r2
 8001aa0:	608b      	str	r3, [r1, #8]
 8001aa2:	e006      	b.n	8001ab2 <HAL_GPIO_Init+0x246>
        } 
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent); 
 8001aa4:	491f      	ldr	r1, [pc, #124]	; (8001b24 <HAL_GPIO_Init+0x2b8>)
 8001aa6:	4b1f      	ldr	r3, [pc, #124]	; (8001b24 <HAL_GPIO_Init+0x2b8>)
 8001aa8:	689a      	ldr	r2, [r3, #8]
 8001aaa:	69bb      	ldr	r3, [r7, #24]
 8001aac:	43db      	mvns	r3, r3
 8001aae:	4013      	ands	r3, r2
 8001ab0:	608b      	str	r3, [r1, #8]
        }
        
        /* Enable or disable the falling trigger */
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001ab2:	683b      	ldr	r3, [r7, #0]
 8001ab4:	685b      	ldr	r3, [r3, #4]
 8001ab6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d006      	beq.n	8001acc <HAL_GPIO_Init+0x260>
        {
          SET_BIT(EXTI->FTSR, iocurrent); 
 8001abe:	4919      	ldr	r1, [pc, #100]	; (8001b24 <HAL_GPIO_Init+0x2b8>)
 8001ac0:	4b18      	ldr	r3, [pc, #96]	; (8001b24 <HAL_GPIO_Init+0x2b8>)
 8001ac2:	68da      	ldr	r2, [r3, #12]
 8001ac4:	69bb      	ldr	r3, [r7, #24]
 8001ac6:	4313      	orrs	r3, r2
 8001ac8:	60cb      	str	r3, [r1, #12]
 8001aca:	e006      	b.n	8001ada <HAL_GPIO_Init+0x26e>
        } 
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent); 
 8001acc:	4915      	ldr	r1, [pc, #84]	; (8001b24 <HAL_GPIO_Init+0x2b8>)
 8001ace:	4b15      	ldr	r3, [pc, #84]	; (8001b24 <HAL_GPIO_Init+0x2b8>)
 8001ad0:	68da      	ldr	r2, [r3, #12]
 8001ad2:	69bb      	ldr	r3, [r7, #24]
 8001ad4:	43db      	mvns	r3, r3
 8001ad6:	4013      	ands	r3, r2
 8001ad8:	60cb      	str	r3, [r1, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 8001ada:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001adc:	3301      	adds	r3, #1
 8001ade:	627b      	str	r3, [r7, #36]	; 0x24
 8001ae0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ae2:	2b0f      	cmp	r3, #15
 8001ae4:	f67f aed4 	bls.w	8001890 <HAL_GPIO_Init+0x24>
        }
      }
    }
  }
}
 8001ae8:	bf00      	nop
 8001aea:	372c      	adds	r7, #44	; 0x2c
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bc80      	pop	{r7}
 8001af0:	4770      	bx	lr
 8001af2:	bf00      	nop
 8001af4:	10210000 	.word	0x10210000
 8001af8:	10110000 	.word	0x10110000
 8001afc:	10120000 	.word	0x10120000
 8001b00:	10310000 	.word	0x10310000
 8001b04:	10320000 	.word	0x10320000
 8001b08:	10220000 	.word	0x10220000
 8001b0c:	40021000 	.word	0x40021000
 8001b10:	40010000 	.word	0x40010000
 8001b14:	40010800 	.word	0x40010800
 8001b18:	40010c00 	.word	0x40010c00
 8001b1c:	40011000 	.word	0x40011000
 8001b20:	40011400 	.word	0x40011400
 8001b24:	40010400 	.word	0x40010400

08001b28 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	b085      	sub	sp, #20
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
 8001b30:	460b      	mov	r3, r1
 8001b32:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	689a      	ldr	r2, [r3, #8]
 8001b38:	887b      	ldrh	r3, [r7, #2]
 8001b3a:	4013      	ands	r3, r2
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d002      	beq.n	8001b46 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001b40:	2301      	movs	r3, #1
 8001b42:	73fb      	strb	r3, [r7, #15]
 8001b44:	e001      	b.n	8001b4a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001b46:	2300      	movs	r3, #0
 8001b48:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001b4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	3714      	adds	r7, #20
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bc80      	pop	{r7}
 8001b54:	4770      	bx	lr

08001b56 <HAL_GPIO_WritePin>:
  *            @arg GPIO_BIT_RESET: to clear the port pin
  *            @arg GPIO_BIT_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b56:	b480      	push	{r7}
 8001b58:	b083      	sub	sp, #12
 8001b5a:	af00      	add	r7, sp, #0
 8001b5c:	6078      	str	r0, [r7, #4]
 8001b5e:	460b      	mov	r3, r1
 8001b60:	807b      	strh	r3, [r7, #2]
 8001b62:	4613      	mov	r3, r2
 8001b64:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001b66:	787b      	ldrb	r3, [r7, #1]
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d003      	beq.n	8001b74 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001b6c:	887a      	ldrh	r2, [r7, #2]
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001b72:	e003      	b.n	8001b7c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001b74:	887b      	ldrh	r3, [r7, #2]
 8001b76:	041a      	lsls	r2, r3, #16
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	611a      	str	r2, [r3, #16]
}
 8001b7c:	bf00      	nop
 8001b7e:	370c      	adds	r7, #12
 8001b80:	46bd      	mov	sp, r7
 8001b82:	bc80      	pop	{r7}
 8001b84:	4770      	bx	lr
	...

08001b88 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b082      	sub	sp, #8
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	4603      	mov	r3, r0
 8001b90:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001b92:	4b08      	ldr	r3, [pc, #32]	; (8001bb4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001b94:	695a      	ldr	r2, [r3, #20]
 8001b96:	88fb      	ldrh	r3, [r7, #6]
 8001b98:	4013      	ands	r3, r2
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d006      	beq.n	8001bac <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001b9e:	4a05      	ldr	r2, [pc, #20]	; (8001bb4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001ba0:	88fb      	ldrh	r3, [r7, #6]
 8001ba2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001ba4:	88fb      	ldrh	r3, [r7, #6]
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	f010 f9c8 	bl	8011f3c <HAL_GPIO_EXTI_Callback>
  }
}
 8001bac:	bf00      	nop
 8001bae:	3708      	adds	r7, #8
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bd80      	pop	{r7, pc}
 8001bb4:	40010400 	.word	0x40010400

08001bb8 <HAL_HCD_Init>:
  * @brief  Initialize the host driver
  * @param  hhcd: HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{ 
 8001bb8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001bba:	b089      	sub	sp, #36	; 0x24
 8001bbc:	af06      	add	r7, sp, #24
 8001bbe:	6078      	str	r0, [r7, #4]
  /* Check the HCD handle allocation */
  if(hhcd == NULL)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d101      	bne.n	8001bca <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	e040      	b.n	8001c4c <HAL_HCD_Init+0x94>
  }
  
  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));
  
  if(hhcd->State == HAL_HCD_STATE_RESET)
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	f893 327d 	ldrb.w	r3, [r3, #637]	; 0x27d
 8001bd0:	b2db      	uxtb	r3, r3
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d106      	bne.n	8001be4 <HAL_HCD_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	2200      	movs	r2, #0
 8001bda:	f883 227c 	strb.w	r2, [r3, #636]	; 0x27c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8001bde:	6878      	ldr	r0, [r7, #4]
 8001be0:	f010 fe36 	bl	8012850 <HAL_HCD_MspInit>
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	2203      	movs	r2, #3
 8001be8:	f883 227d 	strb.w	r2, [r3, #637]	; 0x27d
  
  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	f004 fc81 	bl	80064f8 <USB_DisableGlobalInt>
  
  /* Init the Core (common init.) */
  USB_CoreInit(hhcd->Instance, hhcd->Init);
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	603b      	str	r3, [r7, #0]
 8001bfc:	687e      	ldr	r6, [r7, #4]
 8001bfe:	466d      	mov	r5, sp
 8001c00:	f106 0410 	add.w	r4, r6, #16
 8001c04:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c06:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c08:	6823      	ldr	r3, [r4, #0]
 8001c0a:	602b      	str	r3, [r5, #0]
 8001c0c:	1d33      	adds	r3, r6, #4
 8001c0e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c10:	6838      	ldr	r0, [r7, #0]
 8001c12:	f004 fc43 	bl	800649c <USB_CoreInit>
  
  /* Force Host Mode*/
  USB_SetCurrentMode(hhcd->Instance , USB_HOST_MODE);
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	2101      	movs	r1, #1
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	f004 fc7b 	bl	8006518 <USB_SetCurrentMode>
  
  /* Init Host */
  USB_HostInit(hhcd->Instance, hhcd->Init);
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	603b      	str	r3, [r7, #0]
 8001c28:	687e      	ldr	r6, [r7, #4]
 8001c2a:	466d      	mov	r5, sp
 8001c2c:	f106 0410 	add.w	r4, r6, #16
 8001c30:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c32:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c34:	6823      	ldr	r3, [r4, #0]
 8001c36:	602b      	str	r3, [r5, #0]
 8001c38:	1d33      	adds	r3, r6, #4
 8001c3a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c3c:	6838      	ldr	r0, [r7, #0]
 8001c3e:	f004 fd55 	bl	80066ec <USB_HostInit>
  
  hhcd->State= HAL_HCD_STATE_READY;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	2201      	movs	r2, #1
 8001c46:	f883 227d 	strb.w	r2, [r3, #637]	; 0x27d
  
  return HAL_OK;
 8001c4a:	2300      	movs	r3, #0
}
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	370c      	adds	r7, #12
 8001c50:	46bd      	mov	sp, r7
 8001c52:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001c54 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8001c54:	b590      	push	{r4, r7, lr}
 8001c56:	b089      	sub	sp, #36	; 0x24
 8001c58:	af04      	add	r7, sp, #16
 8001c5a:	6078      	str	r0, [r7, #4]
 8001c5c:	4608      	mov	r0, r1
 8001c5e:	4611      	mov	r1, r2
 8001c60:	461a      	mov	r2, r3
 8001c62:	4603      	mov	r3, r0
 8001c64:	70fb      	strb	r3, [r7, #3]
 8001c66:	460b      	mov	r3, r1
 8001c68:	70bb      	strb	r3, [r7, #2]
 8001c6a:	4613      	mov	r3, r2
 8001c6c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status = HAL_OK;
 8001c6e:	2300      	movs	r3, #0
 8001c70:	73fb      	strb	r3, [r7, #15]
  
  __HAL_LOCK(hhcd);
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	f893 327c 	ldrb.w	r3, [r3, #636]	; 0x27c
 8001c78:	2b01      	cmp	r3, #1
 8001c7a:	d101      	bne.n	8001c80 <HAL_HCD_HC_Init+0x2c>
 8001c7c:	2302      	movs	r3, #2
 8001c7e:	e06d      	b.n	8001d5c <HAL_HCD_HC_Init+0x108>
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	2201      	movs	r2, #1
 8001c84:	f883 227c 	strb.w	r2, [r3, #636]	; 0x27c
  
  hhcd->hc[ch_num].dev_addr = dev_address;
 8001c88:	78fa      	ldrb	r2, [r7, #3]
 8001c8a:	6879      	ldr	r1, [r7, #4]
 8001c8c:	4613      	mov	r3, r2
 8001c8e:	009b      	lsls	r3, r3, #2
 8001c90:	4413      	add	r3, r2
 8001c92:	00db      	lsls	r3, r3, #3
 8001c94:	440b      	add	r3, r1
 8001c96:	3324      	adds	r3, #36	; 0x24
 8001c98:	787a      	ldrb	r2, [r7, #1]
 8001c9a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8001c9c:	78fb      	ldrb	r3, [r7, #3]
 8001c9e:	6879      	ldr	r1, [r7, #4]
 8001ca0:	1c5a      	adds	r2, r3, #1
 8001ca2:	4613      	mov	r3, r2
 8001ca4:	009b      	lsls	r3, r3, #2
 8001ca6:	4413      	add	r3, r2
 8001ca8:	00db      	lsls	r3, r3, #3
 8001caa:	440b      	add	r3, r1
 8001cac:	3304      	adds	r3, #4
 8001cae:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8001cb0:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001cb2:	78fa      	ldrb	r2, [r7, #3]
 8001cb4:	6879      	ldr	r1, [r7, #4]
 8001cb6:	4613      	mov	r3, r2
 8001cb8:	009b      	lsls	r3, r3, #2
 8001cba:	4413      	add	r3, r2
 8001cbc:	00db      	lsls	r3, r3, #3
 8001cbe:	440b      	add	r3, r1
 8001cc0:	3325      	adds	r3, #37	; 0x25
 8001cc2:	78fa      	ldrb	r2, [r7, #3]
 8001cc4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8001cc6:	78fa      	ldrb	r2, [r7, #3]
 8001cc8:	6879      	ldr	r1, [r7, #4]
 8001cca:	4613      	mov	r3, r2
 8001ccc:	009b      	lsls	r3, r3, #2
 8001cce:	4413      	add	r3, r2
 8001cd0:	00db      	lsls	r3, r3, #3
 8001cd2:	440b      	add	r3, r1
 8001cd4:	332b      	adds	r3, #43	; 0x2b
 8001cd6:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8001cda:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8001cdc:	78fa      	ldrb	r2, [r7, #3]
 8001cde:	78bb      	ldrb	r3, [r7, #2]
 8001ce0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001ce4:	b2d8      	uxtb	r0, r3
 8001ce6:	6879      	ldr	r1, [r7, #4]
 8001ce8:	4613      	mov	r3, r2
 8001cea:	009b      	lsls	r3, r3, #2
 8001cec:	4413      	add	r3, r2
 8001cee:	00db      	lsls	r3, r3, #3
 8001cf0:	440b      	add	r3, r1
 8001cf2:	3326      	adds	r3, #38	; 0x26
 8001cf4:	4602      	mov	r2, r0
 8001cf6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_is_in = ((epnum & 0x80U) == 0x80U);
 8001cf8:	78fa      	ldrb	r2, [r7, #3]
 8001cfa:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8001cfe:	b2db      	uxtb	r3, r3
 8001d00:	09db      	lsrs	r3, r3, #7
 8001d02:	b2db      	uxtb	r3, r3
 8001d04:	4618      	mov	r0, r3
 8001d06:	6879      	ldr	r1, [r7, #4]
 8001d08:	4613      	mov	r3, r2
 8001d0a:	009b      	lsls	r3, r3, #2
 8001d0c:	4413      	add	r3, r2
 8001d0e:	00db      	lsls	r3, r3, #3
 8001d10:	440b      	add	r3, r1
 8001d12:	3327      	adds	r3, #39	; 0x27
 8001d14:	4602      	mov	r2, r0
 8001d16:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].speed = speed;
 8001d18:	78fa      	ldrb	r2, [r7, #3]
 8001d1a:	6879      	ldr	r1, [r7, #4]
 8001d1c:	4613      	mov	r3, r2
 8001d1e:	009b      	lsls	r3, r3, #2
 8001d20:	4413      	add	r3, r2
 8001d22:	00db      	lsls	r3, r3, #3
 8001d24:	440b      	add	r3, r1
 8001d26:	3328      	adds	r3, #40	; 0x28
 8001d28:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001d2c:	701a      	strb	r2, [r3, #0]
  
  status =  USB_HC_Init(hhcd->Instance,
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	6818      	ldr	r0, [r3, #0]
 8001d32:	787c      	ldrb	r4, [r7, #1]
 8001d34:	78ba      	ldrb	r2, [r7, #2]
 8001d36:	78f9      	ldrb	r1, [r7, #3]
 8001d38:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001d3a:	9302      	str	r3, [sp, #8]
 8001d3c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001d40:	9301      	str	r3, [sp, #4]
 8001d42:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001d46:	9300      	str	r3, [sp, #0]
 8001d48:	4623      	mov	r3, r4
 8001d4a:	f004 fe1f 	bl	800698c <USB_HC_Init>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	2200      	movs	r2, #0
 8001d56:	f883 227c 	strb.w	r2, [r3, #636]	; 0x27c
  
  return status;
 8001d5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	3714      	adds	r7, #20
 8001d60:	46bd      	mov	sp, r7
 8001d62:	bd90      	pop	{r4, r7, pc}

08001d64 <HAL_HCD_HC_Halt>:
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd,
                                  uint8_t ch_num)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b082      	sub	sp, #8
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
 8001d6c:	460b      	mov	r3, r1
 8001d6e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hhcd);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	f893 327c 	ldrb.w	r3, [r3, #636]	; 0x27c
 8001d76:	2b01      	cmp	r3, #1
 8001d78:	d101      	bne.n	8001d7e <HAL_HCD_HC_Halt+0x1a>
 8001d7a:	2302      	movs	r3, #2
 8001d7c:	e00f      	b.n	8001d9e <HAL_HCD_HC_Halt+0x3a>
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	2201      	movs	r2, #1
 8001d82:	f883 227c 	strb.w	r2, [r3, #636]	; 0x27c
  USB_HC_Halt(hhcd->Instance, ch_num);
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	78fa      	ldrb	r2, [r7, #3]
 8001d8c:	4611      	mov	r1, r2
 8001d8e:	4618      	mov	r0, r3
 8001d90:	f004 ffe4 	bl	8006d5c <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	2200      	movs	r2, #0
 8001d98:	f883 227c 	strb.w	r2, [r3, #636]	; 0x27c
  
  return HAL_OK;
 8001d9c:	2300      	movs	r3, #0
}
 8001d9e:	4618      	mov	r0, r3
 8001da0:	3708      	adds	r7, #8
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bd80      	pop	{r7, pc}
	...

08001da8 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,  
                                           uint8_t token, 
                                           uint8_t* pbuff, 
                                           uint16_t length,
                                           uint8_t do_ping) 
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b082      	sub	sp, #8
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
 8001db0:	4608      	mov	r0, r1
 8001db2:	4611      	mov	r1, r2
 8001db4:	461a      	mov	r2, r3
 8001db6:	4603      	mov	r3, r0
 8001db8:	70fb      	strb	r3, [r7, #3]
 8001dba:	460b      	mov	r3, r1
 8001dbc:	70bb      	strb	r3, [r7, #2]
 8001dbe:	4613      	mov	r3, r2
 8001dc0:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8001dc2:	78fa      	ldrb	r2, [r7, #3]
 8001dc4:	6879      	ldr	r1, [r7, #4]
 8001dc6:	4613      	mov	r3, r2
 8001dc8:	009b      	lsls	r3, r3, #2
 8001dca:	4413      	add	r3, r2
 8001dcc:	00db      	lsls	r3, r3, #3
 8001dce:	440b      	add	r3, r1
 8001dd0:	3327      	adds	r3, #39	; 0x27
 8001dd2:	78ba      	ldrb	r2, [r7, #2]
 8001dd4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type; 
 8001dd6:	78fa      	ldrb	r2, [r7, #3]
 8001dd8:	6879      	ldr	r1, [r7, #4]
 8001dda:	4613      	mov	r3, r2
 8001ddc:	009b      	lsls	r3, r3, #2
 8001dde:	4413      	add	r3, r2
 8001de0:	00db      	lsls	r3, r3, #3
 8001de2:	440b      	add	r3, r1
 8001de4:	332b      	adds	r3, #43	; 0x2b
 8001de6:	787a      	ldrb	r2, [r7, #1]
 8001de8:	701a      	strb	r2, [r3, #0]
  
  if(token == 0U)
 8001dea:	7c3b      	ldrb	r3, [r7, #16]
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d10b      	bne.n	8001e08 <HAL_HCD_HC_SubmitRequest+0x60>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8001df0:	78fb      	ldrb	r3, [r7, #3]
 8001df2:	6879      	ldr	r1, [r7, #4]
 8001df4:	1c5a      	adds	r2, r3, #1
 8001df6:	4613      	mov	r3, r2
 8001df8:	009b      	lsls	r3, r3, #2
 8001dfa:	4413      	add	r3, r2
 8001dfc:	00db      	lsls	r3, r3, #3
 8001dfe:	440b      	add	r3, r1
 8001e00:	3306      	adds	r3, #6
 8001e02:	2203      	movs	r2, #3
 8001e04:	701a      	strb	r2, [r3, #0]
 8001e06:	e00a      	b.n	8001e1e <HAL_HCD_HC_SubmitRequest+0x76>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001e08:	78fb      	ldrb	r3, [r7, #3]
 8001e0a:	6879      	ldr	r1, [r7, #4]
 8001e0c:	1c5a      	adds	r2, r3, #1
 8001e0e:	4613      	mov	r3, r2
 8001e10:	009b      	lsls	r3, r3, #2
 8001e12:	4413      	add	r3, r2
 8001e14:	00db      	lsls	r3, r3, #3
 8001e16:	440b      	add	r3, r1
 8001e18:	3306      	adds	r3, #6
 8001e1a:	2202      	movs	r2, #2
 8001e1c:	701a      	strb	r2, [r3, #0]
  }
  
  /* Manage Data Toggle */
  switch(ep_type)
 8001e1e:	787b      	ldrb	r3, [r7, #1]
 8001e20:	2b03      	cmp	r3, #3
 8001e22:	f200 8110 	bhi.w	8002046 <HAL_HCD_HC_SubmitRequest+0x29e>
 8001e26:	a201      	add	r2, pc, #4	; (adr r2, 8001e2c <HAL_HCD_HC_SubmitRequest+0x84>)
 8001e28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e2c:	08001e3d 	.word	0x08001e3d
 8001e30:	08002029 	.word	0x08002029
 8001e34:	08001ed9 	.word	0x08001ed9
 8001e38:	08001f97 	.word	0x08001f97
  {
  case EP_TYPE_CTRL:
    if((token == 1U) && (direction == 0U)) /*send data */
 8001e3c:	7c3b      	ldrb	r3, [r7, #16]
 8001e3e:	2b01      	cmp	r3, #1
 8001e40:	f040 80fe 	bne.w	8002040 <HAL_HCD_HC_SubmitRequest+0x298>
 8001e44:	78bb      	ldrb	r3, [r7, #2]
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	f040 80fa 	bne.w	8002040 <HAL_HCD_HC_SubmitRequest+0x298>
    {
      if (length == 0U)
 8001e4c:	8b3b      	ldrh	r3, [r7, #24]
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d109      	bne.n	8001e66 <HAL_HCD_HC_SubmitRequest+0xbe>
      { /* For Status OUT stage, Length==0, Status Out PID = 1 */
        hhcd->hc[ch_num].toggle_out = 1U;
 8001e52:	78fa      	ldrb	r2, [r7, #3]
 8001e54:	6879      	ldr	r1, [r7, #4]
 8001e56:	4613      	mov	r3, r2
 8001e58:	009b      	lsls	r3, r3, #2
 8001e5a:	4413      	add	r3, r2
 8001e5c:	00db      	lsls	r3, r3, #3
 8001e5e:	440b      	add	r3, r1
 8001e60:	333d      	adds	r3, #61	; 0x3d
 8001e62:	2201      	movs	r2, #1
 8001e64:	701a      	strb	r2, [r3, #0]
      }
      
      /* Set the Data Toggle bit as per the Flag */
      if ( hhcd->hc[ch_num].toggle_out == 0U)
 8001e66:	78fa      	ldrb	r2, [r7, #3]
 8001e68:	6879      	ldr	r1, [r7, #4]
 8001e6a:	4613      	mov	r3, r2
 8001e6c:	009b      	lsls	r3, r3, #2
 8001e6e:	4413      	add	r3, r2
 8001e70:	00db      	lsls	r3, r3, #3
 8001e72:	440b      	add	r3, r1
 8001e74:	333d      	adds	r3, #61	; 0x3d
 8001e76:	781b      	ldrb	r3, [r3, #0]
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d10b      	bne.n	8001e94 <HAL_HCD_HC_SubmitRequest+0xec>
      { /* Put the PID 0 */
        hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001e7c:	78fb      	ldrb	r3, [r7, #3]
 8001e7e:	6879      	ldr	r1, [r7, #4]
 8001e80:	1c5a      	adds	r2, r3, #1
 8001e82:	4613      	mov	r3, r2
 8001e84:	009b      	lsls	r3, r3, #2
 8001e86:	4413      	add	r3, r2
 8001e88:	00db      	lsls	r3, r3, #3
 8001e8a:	440b      	add	r3, r1
 8001e8c:	3306      	adds	r3, #6
 8001e8e:	2200      	movs	r2, #0
 8001e90:	701a      	strb	r2, [r3, #0]
 8001e92:	e00a      	b.n	8001eaa <HAL_HCD_HC_SubmitRequest+0x102>
      }
      else
      { /* Put the PID 1 */
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001e94:	78fb      	ldrb	r3, [r7, #3]
 8001e96:	6879      	ldr	r1, [r7, #4]
 8001e98:	1c5a      	adds	r2, r3, #1
 8001e9a:	4613      	mov	r3, r2
 8001e9c:	009b      	lsls	r3, r3, #2
 8001e9e:	4413      	add	r3, r2
 8001ea0:	00db      	lsls	r3, r3, #3
 8001ea2:	440b      	add	r3, r1
 8001ea4:	3306      	adds	r3, #6
 8001ea6:	2202      	movs	r2, #2
 8001ea8:	701a      	strb	r2, [r3, #0]
      }
      if(hhcd->hc[ch_num].urb_state  != URB_NOTREADY)
 8001eaa:	78fa      	ldrb	r2, [r7, #3]
 8001eac:	6879      	ldr	r1, [r7, #4]
 8001eae:	4613      	mov	r3, r2
 8001eb0:	009b      	lsls	r3, r3, #2
 8001eb2:	4413      	add	r3, r2
 8001eb4:	00db      	lsls	r3, r3, #3
 8001eb6:	440b      	add	r3, r1
 8001eb8:	3348      	adds	r3, #72	; 0x48
 8001eba:	781b      	ldrb	r3, [r3, #0]
 8001ebc:	2b02      	cmp	r3, #2
 8001ebe:	f000 80bf 	beq.w	8002040 <HAL_HCD_HC_SubmitRequest+0x298>
      {
        hhcd->hc[ch_num].do_ping = do_ping;
 8001ec2:	78fa      	ldrb	r2, [r7, #3]
 8001ec4:	6879      	ldr	r1, [r7, #4]
 8001ec6:	4613      	mov	r3, r2
 8001ec8:	009b      	lsls	r3, r3, #2
 8001eca:	4413      	add	r3, r2
 8001ecc:	00db      	lsls	r3, r3, #3
 8001ece:	440b      	add	r3, r1
 8001ed0:	3329      	adds	r3, #41	; 0x29
 8001ed2:	7f3a      	ldrb	r2, [r7, #28]
 8001ed4:	701a      	strb	r2, [r3, #0]
      }
    }
    break;
 8001ed6:	e0b3      	b.n	8002040 <HAL_HCD_HC_SubmitRequest+0x298>
  
  case EP_TYPE_BULK:
    if(direction == 0U)
 8001ed8:	78bb      	ldrb	r3, [r7, #2]
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d138      	bne.n	8001f50 <HAL_HCD_HC_SubmitRequest+0x1a8>
    {
      /* Set the Data Toggle bit as per the Flag */
      if ( hhcd->hc[ch_num].toggle_out == 0U)
 8001ede:	78fa      	ldrb	r2, [r7, #3]
 8001ee0:	6879      	ldr	r1, [r7, #4]
 8001ee2:	4613      	mov	r3, r2
 8001ee4:	009b      	lsls	r3, r3, #2
 8001ee6:	4413      	add	r3, r2
 8001ee8:	00db      	lsls	r3, r3, #3
 8001eea:	440b      	add	r3, r1
 8001eec:	333d      	adds	r3, #61	; 0x3d
 8001eee:	781b      	ldrb	r3, [r3, #0]
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d10b      	bne.n	8001f0c <HAL_HCD_HC_SubmitRequest+0x164>
      { /* Put the PID 0 */
        hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001ef4:	78fb      	ldrb	r3, [r7, #3]
 8001ef6:	6879      	ldr	r1, [r7, #4]
 8001ef8:	1c5a      	adds	r2, r3, #1
 8001efa:	4613      	mov	r3, r2
 8001efc:	009b      	lsls	r3, r3, #2
 8001efe:	4413      	add	r3, r2
 8001f00:	00db      	lsls	r3, r3, #3
 8001f02:	440b      	add	r3, r1
 8001f04:	3306      	adds	r3, #6
 8001f06:	2200      	movs	r2, #0
 8001f08:	701a      	strb	r2, [r3, #0]
 8001f0a:	e00a      	b.n	8001f22 <HAL_HCD_HC_SubmitRequest+0x17a>
      }
      else
      { /* Put the PID 1 */
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001f0c:	78fb      	ldrb	r3, [r7, #3]
 8001f0e:	6879      	ldr	r1, [r7, #4]
 8001f10:	1c5a      	adds	r2, r3, #1
 8001f12:	4613      	mov	r3, r2
 8001f14:	009b      	lsls	r3, r3, #2
 8001f16:	4413      	add	r3, r2
 8001f18:	00db      	lsls	r3, r3, #3
 8001f1a:	440b      	add	r3, r1
 8001f1c:	3306      	adds	r3, #6
 8001f1e:	2202      	movs	r2, #2
 8001f20:	701a      	strb	r2, [r3, #0]
      }
      if(hhcd->hc[ch_num].urb_state  != URB_NOTREADY)
 8001f22:	78fa      	ldrb	r2, [r7, #3]
 8001f24:	6879      	ldr	r1, [r7, #4]
 8001f26:	4613      	mov	r3, r2
 8001f28:	009b      	lsls	r3, r3, #2
 8001f2a:	4413      	add	r3, r2
 8001f2c:	00db      	lsls	r3, r3, #3
 8001f2e:	440b      	add	r3, r1
 8001f30:	3348      	adds	r3, #72	; 0x48
 8001f32:	781b      	ldrb	r3, [r3, #0]
 8001f34:	2b02      	cmp	r3, #2
 8001f36:	f000 8085 	beq.w	8002044 <HAL_HCD_HC_SubmitRequest+0x29c>
      {
        hhcd->hc[ch_num].do_ping = do_ping;
 8001f3a:	78fa      	ldrb	r2, [r7, #3]
 8001f3c:	6879      	ldr	r1, [r7, #4]
 8001f3e:	4613      	mov	r3, r2
 8001f40:	009b      	lsls	r3, r3, #2
 8001f42:	4413      	add	r3, r2
 8001f44:	00db      	lsls	r3, r3, #3
 8001f46:	440b      	add	r3, r1
 8001f48:	3329      	adds	r3, #41	; 0x29
 8001f4a:	7f3a      	ldrb	r2, [r7, #28]
 8001f4c:	701a      	strb	r2, [r3, #0]
      else
      {
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
      }
    }
    break;
 8001f4e:	e079      	b.n	8002044 <HAL_HCD_HC_SubmitRequest+0x29c>
      if( hhcd->hc[ch_num].toggle_in == 0U)
 8001f50:	78fa      	ldrb	r2, [r7, #3]
 8001f52:	6879      	ldr	r1, [r7, #4]
 8001f54:	4613      	mov	r3, r2
 8001f56:	009b      	lsls	r3, r3, #2
 8001f58:	4413      	add	r3, r2
 8001f5a:	00db      	lsls	r3, r3, #3
 8001f5c:	440b      	add	r3, r1
 8001f5e:	333c      	adds	r3, #60	; 0x3c
 8001f60:	781b      	ldrb	r3, [r3, #0]
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d10b      	bne.n	8001f7e <HAL_HCD_HC_SubmitRequest+0x1d6>
        hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001f66:	78fb      	ldrb	r3, [r7, #3]
 8001f68:	6879      	ldr	r1, [r7, #4]
 8001f6a:	1c5a      	adds	r2, r3, #1
 8001f6c:	4613      	mov	r3, r2
 8001f6e:	009b      	lsls	r3, r3, #2
 8001f70:	4413      	add	r3, r2
 8001f72:	00db      	lsls	r3, r3, #3
 8001f74:	440b      	add	r3, r1
 8001f76:	3306      	adds	r3, #6
 8001f78:	2200      	movs	r2, #0
 8001f7a:	701a      	strb	r2, [r3, #0]
    break;
 8001f7c:	e062      	b.n	8002044 <HAL_HCD_HC_SubmitRequest+0x29c>
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001f7e:	78fb      	ldrb	r3, [r7, #3]
 8001f80:	6879      	ldr	r1, [r7, #4]
 8001f82:	1c5a      	adds	r2, r3, #1
 8001f84:	4613      	mov	r3, r2
 8001f86:	009b      	lsls	r3, r3, #2
 8001f88:	4413      	add	r3, r2
 8001f8a:	00db      	lsls	r3, r3, #3
 8001f8c:	440b      	add	r3, r1
 8001f8e:	3306      	adds	r3, #6
 8001f90:	2202      	movs	r2, #2
 8001f92:	701a      	strb	r2, [r3, #0]
    break;
 8001f94:	e056      	b.n	8002044 <HAL_HCD_HC_SubmitRequest+0x29c>
  
  case EP_TYPE_INTR:
    if(direction == 0U)
 8001f96:	78bb      	ldrb	r3, [r7, #2]
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d122      	bne.n	8001fe2 <HAL_HCD_HC_SubmitRequest+0x23a>
    {
      /* Set the Data Toggle bit as per the Flag */
      if ( hhcd->hc[ch_num].toggle_out == 0U)
 8001f9c:	78fa      	ldrb	r2, [r7, #3]
 8001f9e:	6879      	ldr	r1, [r7, #4]
 8001fa0:	4613      	mov	r3, r2
 8001fa2:	009b      	lsls	r3, r3, #2
 8001fa4:	4413      	add	r3, r2
 8001fa6:	00db      	lsls	r3, r3, #3
 8001fa8:	440b      	add	r3, r1
 8001faa:	333d      	adds	r3, #61	; 0x3d
 8001fac:	781b      	ldrb	r3, [r3, #0]
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d10b      	bne.n	8001fca <HAL_HCD_HC_SubmitRequest+0x222>
      { /* Put the PID 0 */
        hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001fb2:	78fb      	ldrb	r3, [r7, #3]
 8001fb4:	6879      	ldr	r1, [r7, #4]
 8001fb6:	1c5a      	adds	r2, r3, #1
 8001fb8:	4613      	mov	r3, r2
 8001fba:	009b      	lsls	r3, r3, #2
 8001fbc:	4413      	add	r3, r2
 8001fbe:	00db      	lsls	r3, r3, #3
 8001fc0:	440b      	add	r3, r1
 8001fc2:	3306      	adds	r3, #6
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	701a      	strb	r2, [r3, #0]
      else
      {
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
      }
    }
    break;
 8001fc8:	e03d      	b.n	8002046 <HAL_HCD_HC_SubmitRequest+0x29e>
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001fca:	78fb      	ldrb	r3, [r7, #3]
 8001fcc:	6879      	ldr	r1, [r7, #4]
 8001fce:	1c5a      	adds	r2, r3, #1
 8001fd0:	4613      	mov	r3, r2
 8001fd2:	009b      	lsls	r3, r3, #2
 8001fd4:	4413      	add	r3, r2
 8001fd6:	00db      	lsls	r3, r3, #3
 8001fd8:	440b      	add	r3, r1
 8001fda:	3306      	adds	r3, #6
 8001fdc:	2202      	movs	r2, #2
 8001fde:	701a      	strb	r2, [r3, #0]
    break;
 8001fe0:	e031      	b.n	8002046 <HAL_HCD_HC_SubmitRequest+0x29e>
      if( hhcd->hc[ch_num].toggle_in == 0U)
 8001fe2:	78fa      	ldrb	r2, [r7, #3]
 8001fe4:	6879      	ldr	r1, [r7, #4]
 8001fe6:	4613      	mov	r3, r2
 8001fe8:	009b      	lsls	r3, r3, #2
 8001fea:	4413      	add	r3, r2
 8001fec:	00db      	lsls	r3, r3, #3
 8001fee:	440b      	add	r3, r1
 8001ff0:	333c      	adds	r3, #60	; 0x3c
 8001ff2:	781b      	ldrb	r3, [r3, #0]
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d10b      	bne.n	8002010 <HAL_HCD_HC_SubmitRequest+0x268>
        hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001ff8:	78fb      	ldrb	r3, [r7, #3]
 8001ffa:	6879      	ldr	r1, [r7, #4]
 8001ffc:	1c5a      	adds	r2, r3, #1
 8001ffe:	4613      	mov	r3, r2
 8002000:	009b      	lsls	r3, r3, #2
 8002002:	4413      	add	r3, r2
 8002004:	00db      	lsls	r3, r3, #3
 8002006:	440b      	add	r3, r1
 8002008:	3306      	adds	r3, #6
 800200a:	2200      	movs	r2, #0
 800200c:	701a      	strb	r2, [r3, #0]
    break;
 800200e:	e01a      	b.n	8002046 <HAL_HCD_HC_SubmitRequest+0x29e>
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002010:	78fb      	ldrb	r3, [r7, #3]
 8002012:	6879      	ldr	r1, [r7, #4]
 8002014:	1c5a      	adds	r2, r3, #1
 8002016:	4613      	mov	r3, r2
 8002018:	009b      	lsls	r3, r3, #2
 800201a:	4413      	add	r3, r2
 800201c:	00db      	lsls	r3, r3, #3
 800201e:	440b      	add	r3, r1
 8002020:	3306      	adds	r3, #6
 8002022:	2202      	movs	r2, #2
 8002024:	701a      	strb	r2, [r3, #0]
    break;
 8002026:	e00e      	b.n	8002046 <HAL_HCD_HC_SubmitRequest+0x29e>
  
  case EP_TYPE_ISOC: 
    hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002028:	78fb      	ldrb	r3, [r7, #3]
 800202a:	6879      	ldr	r1, [r7, #4]
 800202c:	1c5a      	adds	r2, r3, #1
 800202e:	4613      	mov	r3, r2
 8002030:	009b      	lsls	r3, r3, #2
 8002032:	4413      	add	r3, r2
 8002034:	00db      	lsls	r3, r3, #3
 8002036:	440b      	add	r3, r1
 8002038:	3306      	adds	r3, #6
 800203a:	2200      	movs	r2, #0
 800203c:	701a      	strb	r2, [r3, #0]
    break;
 800203e:	e002      	b.n	8002046 <HAL_HCD_HC_SubmitRequest+0x29e>
    break;
 8002040:	bf00      	nop
 8002042:	e000      	b.n	8002046 <HAL_HCD_HC_SubmitRequest+0x29e>
    break;
 8002044:	bf00      	nop
  }
  
  hhcd->hc[ch_num].xfer_buff = pbuff;
 8002046:	78fb      	ldrb	r3, [r7, #3]
 8002048:	6879      	ldr	r1, [r7, #4]
 800204a:	1c5a      	adds	r2, r3, #1
 800204c:	4613      	mov	r3, r2
 800204e:	009b      	lsls	r3, r3, #2
 8002050:	4413      	add	r3, r2
 8002052:	00db      	lsls	r3, r3, #3
 8002054:	440b      	add	r3, r1
 8002056:	3308      	adds	r3, #8
 8002058:	697a      	ldr	r2, [r7, #20]
 800205a:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 800205c:	78fa      	ldrb	r2, [r7, #3]
 800205e:	8b39      	ldrh	r1, [r7, #24]
 8002060:	6878      	ldr	r0, [r7, #4]
 8002062:	4613      	mov	r3, r2
 8002064:	009b      	lsls	r3, r3, #2
 8002066:	4413      	add	r3, r2
 8002068:	00db      	lsls	r3, r3, #3
 800206a:	4403      	add	r3, r0
 800206c:	3334      	adds	r3, #52	; 0x34
 800206e:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8002070:	78fa      	ldrb	r2, [r7, #3]
 8002072:	6879      	ldr	r1, [r7, #4]
 8002074:	4613      	mov	r3, r2
 8002076:	009b      	lsls	r3, r3, #2
 8002078:	4413      	add	r3, r2
 800207a:	00db      	lsls	r3, r3, #3
 800207c:	440b      	add	r3, r1
 800207e:	3348      	adds	r3, #72	; 0x48
 8002080:	2200      	movs	r2, #0
 8002082:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8002084:	78fa      	ldrb	r2, [r7, #3]
 8002086:	6879      	ldr	r1, [r7, #4]
 8002088:	4613      	mov	r3, r2
 800208a:	009b      	lsls	r3, r3, #2
 800208c:	4413      	add	r3, r2
 800208e:	00db      	lsls	r3, r3, #3
 8002090:	440b      	add	r3, r1
 8002092:	3338      	adds	r3, #56	; 0x38
 8002094:	2200      	movs	r2, #0
 8002096:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002098:	78fa      	ldrb	r2, [r7, #3]
 800209a:	6879      	ldr	r1, [r7, #4]
 800209c:	4613      	mov	r3, r2
 800209e:	009b      	lsls	r3, r3, #2
 80020a0:	4413      	add	r3, r2
 80020a2:	00db      	lsls	r3, r3, #3
 80020a4:	440b      	add	r3, r1
 80020a6:	3325      	adds	r3, #37	; 0x25
 80020a8:	78fa      	ldrb	r2, [r7, #3]
 80020aa:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 80020ac:	78fa      	ldrb	r2, [r7, #3]
 80020ae:	6879      	ldr	r1, [r7, #4]
 80020b0:	4613      	mov	r3, r2
 80020b2:	009b      	lsls	r3, r3, #2
 80020b4:	4413      	add	r3, r2
 80020b6:	00db      	lsls	r3, r3, #3
 80020b8:	440b      	add	r3, r1
 80020ba:	3349      	adds	r3, #73	; 0x49
 80020bc:	2200      	movs	r2, #0
 80020be:	701a      	strb	r2, [r3, #0]
  
  return USB_HC_StartXfer(hhcd->Instance, &(hhcd->hc[ch_num]));
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	6818      	ldr	r0, [r3, #0]
 80020c4:	78fa      	ldrb	r2, [r7, #3]
 80020c6:	4613      	mov	r3, r2
 80020c8:	009b      	lsls	r3, r3, #2
 80020ca:	4413      	add	r3, r2
 80020cc:	00db      	lsls	r3, r3, #3
 80020ce:	3320      	adds	r3, #32
 80020d0:	687a      	ldr	r2, [r7, #4]
 80020d2:	4413      	add	r3, r2
 80020d4:	3304      	adds	r3, #4
 80020d6:	4619      	mov	r1, r3
 80020d8:	f004 fd3c 	bl	8006b54 <USB_HC_StartXfer>
 80020dc:	4603      	mov	r3, r0
}
 80020de:	4618      	mov	r0, r3
 80020e0:	3708      	adds	r7, #8
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}
 80020e6:	bf00      	nop

080020e8 <HAL_HCD_IRQHandler>:
  * @brief  handle HCD interrupt request.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b086      	sub	sp, #24
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	613b      	str	r3, [r7, #16]
  
  uint32_t index = 0U, interrupt = 0U;
 80020f6:	2300      	movs	r3, #0
 80020f8:	617b      	str	r3, [r7, #20]
 80020fa:	2300      	movs	r3, #0
 80020fc:	60fb      	str	r3, [r7, #12]

  /* ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	4618      	mov	r0, r3
 8002104:	f004 fae4 	bl	80066d0 <USB_GetMode>
 8002108:	4603      	mov	r3, r0
 800210a:	2b01      	cmp	r3, #1
 800210c:	f040 80eb 	bne.w	80022e6 <HAL_HCD_IRQHandler+0x1fe>
  {
    /* Avoid spurious interrupt */
    if(__HAL_HCD_IS_INVALID_INTERRUPT(hhcd)) 
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	4618      	mov	r0, r3
 8002116:	f004 fac7 	bl	80066a8 <USB_ReadInterrupts>
 800211a:	4603      	mov	r3, r0
 800211c:	2b00      	cmp	r3, #0
 800211e:	f000 80e1 	beq.w	80022e4 <HAL_HCD_IRQHandler+0x1fc>
    {
      return;
    }
    
    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	4618      	mov	r0, r3
 8002128:	f004 fabe 	bl	80066a8 <USB_ReadInterrupts>
 800212c:	4603      	mov	r3, r0
 800212e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002132:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002136:	d104      	bne.n	8002142 <HAL_HCD_IRQHandler+0x5a>
    {
     /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8002140:	615a      	str	r2, [r3, #20]
    }
    
    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	4618      	mov	r0, r3
 8002148:	f004 faae 	bl	80066a8 <USB_ReadInterrupts>
 800214c:	4603      	mov	r3, r0
 800214e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002152:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002156:	d104      	bne.n	8002162 <HAL_HCD_IRQHandler+0x7a>
    {
     /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8002160:	615a      	str	r2, [r3, #20]
    }
    
    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	4618      	mov	r0, r3
 8002168:	f004 fa9e 	bl	80066a8 <USB_ReadInterrupts>
 800216c:	4603      	mov	r3, r0
 800216e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002172:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002176:	d104      	bne.n	8002182 <HAL_HCD_IRQHandler+0x9a>
    {
     /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8002180:	615a      	str	r2, [r3, #20]
    }
    
    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	4618      	mov	r0, r3
 8002188:	f004 fa8e 	bl	80066a8 <USB_ReadInterrupts>
 800218c:	4603      	mov	r3, r0
 800218e:	f003 0302 	and.w	r3, r3, #2
 8002192:	2b02      	cmp	r3, #2
 8002194:	d103      	bne.n	800219e <HAL_HCD_IRQHandler+0xb6>
    {
     /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	2202      	movs	r2, #2
 800219c:	615a      	str	r2, [r3, #20]
    }
    
    /* Handle Host Disconnect Interrupts */
    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	4618      	mov	r0, r3
 80021a4:	f004 fa80 	bl	80066a8 <USB_ReadInterrupts>
 80021a8:	4603      	mov	r3, r0
 80021aa:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80021ae:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80021b2:	d118      	bne.n	80021e6 <HAL_HCD_IRQHandler+0xfe>
    {
    
      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |\
 80021b4:	693b      	ldr	r3, [r7, #16]
 80021b6:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80021ba:	461a      	mov	r2, r3
 80021bc:	693b      	ldr	r3, [r7, #16]
 80021be:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80021c8:	6013      	str	r3, [r2, #0]
        USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG );
      
      /* Handle Host Port Interrupts */
      HAL_HCD_Disconnect_Callback(hhcd);
 80021ca:	6878      	ldr	r0, [r7, #4]
 80021cc:	f010 fb8e 	bl	80128ec <HAL_HCD_Disconnect_Callback>
      USB_InitFSLSPClkSel(hhcd->Instance ,HCFG_48_MHZ);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	2101      	movs	r1, #1
 80021d6:	4618      	mov	r0, r3
 80021d8:	f004 fb1e 	bl	8006818 <USB_InitFSLSPClkSel>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80021e4:	615a      	str	r2, [r3, #20]
    }
    
    /* Handle Host Port Interrupts */
    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4618      	mov	r0, r3
 80021ec:	f004 fa5c 	bl	80066a8 <USB_ReadInterrupts>
 80021f0:	4603      	mov	r3, r0
 80021f2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80021f6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80021fa:	d102      	bne.n	8002202 <HAL_HCD_IRQHandler+0x11a>
    {
      HCD_Port_IRQHandler (hhcd);
 80021fc:	6878      	ldr	r0, [r7, #4]
 80021fe:	f001 f81b 	bl	8003238 <HCD_Port_IRQHandler>
    }
    
    /* Handle Host SOF Interrupts */
    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	4618      	mov	r0, r3
 8002208:	f004 fa4e 	bl	80066a8 <USB_ReadInterrupts>
 800220c:	4603      	mov	r3, r0
 800220e:	f003 0308 	and.w	r3, r3, #8
 8002212:	2b08      	cmp	r3, #8
 8002214:	d106      	bne.n	8002224 <HAL_HCD_IRQHandler+0x13c>
    {
      HAL_HCD_SOF_Callback(hhcd);
 8002216:	6878      	ldr	r0, [r7, #4]
 8002218:	f010 fb4c 	bl	80128b4 <HAL_HCD_SOF_Callback>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	2208      	movs	r2, #8
 8002222:	615a      	str	r2, [r3, #20]
    }
    
    /* Handle Host channel Interrupts */
    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	4618      	mov	r0, r3
 800222a:	f004 fa3d 	bl	80066a8 <USB_ReadInterrupts>
 800222e:	4603      	mov	r3, r0
 8002230:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002234:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002238:	d136      	bne.n	80022a8 <HAL_HCD_IRQHandler+0x1c0>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	4618      	mov	r0, r3
 8002240:	f004 fd7e 	bl	8006d40 <USB_HC_ReadInterrupt>
 8002244:	60f8      	str	r0, [r7, #12]
      for (index = 0U; index < hhcd->Init.Host_channels ; index++)
 8002246:	2300      	movs	r3, #0
 8002248:	617b      	str	r3, [r7, #20]
 800224a:	e023      	b.n	8002294 <HAL_HCD_IRQHandler+0x1ac>
      {
        if (interrupt & (1 << index))
 800224c:	2201      	movs	r2, #1
 800224e:	697b      	ldr	r3, [r7, #20]
 8002250:	fa02 f303 	lsl.w	r3, r2, r3
 8002254:	461a      	mov	r2, r3
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	4013      	ands	r3, r2
 800225a:	2b00      	cmp	r3, #0
 800225c:	d017      	beq.n	800228e <HAL_HCD_IRQHandler+0x1a6>
        {
          if ((USBx_HC(index)->HCCHAR) &  USB_OTG_HCCHAR_EPDIR)
 800225e:	697b      	ldr	r3, [r7, #20]
 8002260:	015a      	lsls	r2, r3, #5
 8002262:	693b      	ldr	r3, [r7, #16]
 8002264:	4413      	add	r3, r2
 8002266:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002270:	2b00      	cmp	r3, #0
 8002272:	d006      	beq.n	8002282 <HAL_HCD_IRQHandler+0x19a>
          {
            HCD_HC_IN_IRQHandler (hhcd, index);
 8002274:	697b      	ldr	r3, [r7, #20]
 8002276:	b2db      	uxtb	r3, r3
 8002278:	4619      	mov	r1, r3
 800227a:	6878      	ldr	r0, [r7, #4]
 800227c:	f000 f8c8 	bl	8002410 <HCD_HC_IN_IRQHandler>
 8002280:	e005      	b.n	800228e <HAL_HCD_IRQHandler+0x1a6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler (hhcd, index);
 8002282:	697b      	ldr	r3, [r7, #20]
 8002284:	b2db      	uxtb	r3, r3
 8002286:	4619      	mov	r1, r3
 8002288:	6878      	ldr	r0, [r7, #4]
 800228a:	f000 fbe2 	bl	8002a52 <HCD_HC_OUT_IRQHandler>
      for (index = 0U; index < hhcd->Init.Host_channels ; index++)
 800228e:	697b      	ldr	r3, [r7, #20]
 8002290:	3301      	adds	r3, #1
 8002292:	617b      	str	r3, [r7, #20]
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	689a      	ldr	r2, [r3, #8]
 8002298:	697b      	ldr	r3, [r7, #20]
 800229a:	429a      	cmp	r2, r3
 800229c:	d8d6      	bhi.n	800224c <HAL_HCD_IRQHandler+0x164>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80022a6:	615a      	str	r2, [r3, #20]
    } 
    
    /* Handle Rx Queue Level Interrupts */
    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL))
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4618      	mov	r0, r3
 80022ae:	f004 f9fb 	bl	80066a8 <USB_ReadInterrupts>
 80022b2:	4603      	mov	r3, r0
 80022b4:	f003 0310 	and.w	r3, r3, #16
 80022b8:	2b10      	cmp	r3, #16
 80022ba:	d114      	bne.n	80022e6 <HAL_HCD_IRQHandler+0x1fe>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	687a      	ldr	r2, [r7, #4]
 80022c2:	6812      	ldr	r2, [r2, #0]
 80022c4:	6992      	ldr	r2, [r2, #24]
 80022c6:	f022 0210 	bic.w	r2, r2, #16
 80022ca:	619a      	str	r2, [r3, #24]
      
      HCD_RXQLVL_IRQHandler (hhcd);
 80022cc:	6878      	ldr	r0, [r7, #4]
 80022ce:	f000 fefd 	bl	80030cc <HCD_RXQLVL_IRQHandler>
      
      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	687a      	ldr	r2, [r7, #4]
 80022d8:	6812      	ldr	r2, [r2, #0]
 80022da:	6992      	ldr	r2, [r2, #24]
 80022dc:	f042 0210 	orr.w	r2, r2, #16
 80022e0:	619a      	str	r2, [r3, #24]
 80022e2:	e000      	b.n	80022e6 <HAL_HCD_IRQHandler+0x1fe>
      return;
 80022e4:	bf00      	nop
    }
  }
}
 80022e6:	3718      	adds	r7, #24
 80022e8:	46bd      	mov	sp, r7
 80022ea:	bd80      	pop	{r7, pc}

080022ec <HAL_HCD_Start>:
  * @brief  Start the host driver
  * @param  hhcd: HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b082      	sub	sp, #8
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	f893 327c 	ldrb.w	r3, [r3, #636]	; 0x27c
 80022fa:	2b01      	cmp	r3, #1
 80022fc:	d101      	bne.n	8002302 <HAL_HCD_Start+0x16>
 80022fe:	2302      	movs	r3, #2
 8002300:	e013      	b.n	800232a <HAL_HCD_Start+0x3e>
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	2201      	movs	r2, #1
 8002306:	f883 227c 	strb.w	r2, [r3, #636]	; 0x27c
  __HAL_HCD_ENABLE(hhcd);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	4618      	mov	r0, r3
 8002310:	f004 f8e2 	bl	80064d8 <USB_EnableGlobalInt>
  USB_DriveVbus(hhcd->Instance, 1U);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	2101      	movs	r1, #1
 800231a:	4618      	mov	r0, r3
 800231c:	f004 fadc 	bl	80068d8 <USB_DriveVbus>
  __HAL_UNLOCK(hhcd); 
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	2200      	movs	r2, #0
 8002324:	f883 227c 	strb.w	r2, [r3, #636]	; 0x27c
  return HAL_OK;
 8002328:	2300      	movs	r3, #0
}
 800232a:	4618      	mov	r0, r3
 800232c:	3708      	adds	r7, #8
 800232e:	46bd      	mov	sp, r7
 8002330:	bd80      	pop	{r7, pc}

08002332 <HAL_HCD_Stop>:
  * @param  hhcd: HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8002332:	b580      	push	{r7, lr}
 8002334:	b082      	sub	sp, #8
 8002336:	af00      	add	r7, sp, #0
 8002338:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd); 
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	f893 327c 	ldrb.w	r3, [r3, #636]	; 0x27c
 8002340:	2b01      	cmp	r3, #1
 8002342:	d101      	bne.n	8002348 <HAL_HCD_Stop+0x16>
 8002344:	2302      	movs	r3, #2
 8002346:	e00d      	b.n	8002364 <HAL_HCD_Stop+0x32>
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	2201      	movs	r2, #1
 800234c:	f883 227c 	strb.w	r2, [r3, #636]	; 0x27c
  USB_StopHost(hhcd->Instance);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4618      	mov	r0, r3
 8002356:	f004 fe0a 	bl	8006f6e <USB_StopHost>
  __HAL_UNLOCK(hhcd); 
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	2200      	movs	r2, #0
 800235e:	f883 227c 	strb.w	r2, [r3, #636]	; 0x27c
  return HAL_OK;
 8002362:	2300      	movs	r3, #0
}
 8002364:	4618      	mov	r0, r3
 8002366:	3708      	adds	r7, #8
 8002368:	46bd      	mov	sp, r7
 800236a:	bd80      	pop	{r7, pc}

0800236c <HAL_HCD_ResetPort>:
  * @brief  Reset the host port
  * @param  hhcd: HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b082      	sub	sp, #8
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	4618      	mov	r0, r3
 800237a:	f004 fa86 	bl	800688a <USB_ResetPort>
 800237e:	4603      	mov	r3, r0
}
 8002380:	4618      	mov	r0, r3
 8002382:	3708      	adds	r7, #8
 8002384:	46bd      	mov	sp, r7
 8002386:	bd80      	pop	{r7, pc}

08002388 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/ 
  *            URB_ERROR/
  *            URB_STALL/
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002388:	b480      	push	{r7}
 800238a:	b083      	sub	sp, #12
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
 8002390:	460b      	mov	r3, r1
 8002392:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8002394:	78fa      	ldrb	r2, [r7, #3]
 8002396:	6879      	ldr	r1, [r7, #4]
 8002398:	4613      	mov	r3, r2
 800239a:	009b      	lsls	r3, r3, #2
 800239c:	4413      	add	r3, r2
 800239e:	00db      	lsls	r3, r3, #3
 80023a0:	440b      	add	r3, r1
 80023a2:	3348      	adds	r3, #72	; 0x48
 80023a4:	781b      	ldrb	r3, [r3, #0]
}
 80023a6:	4618      	mov	r0, r3
 80023a8:	370c      	adds	r7, #12
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bc80      	pop	{r7}
 80023ae:	4770      	bx	lr

080023b0 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum: Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80023b0:	b480      	push	{r7}
 80023b2:	b083      	sub	sp, #12
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
 80023b8:	460b      	mov	r3, r1
 80023ba:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 80023bc:	78fa      	ldrb	r2, [r7, #3]
 80023be:	6879      	ldr	r1, [r7, #4]
 80023c0:	4613      	mov	r3, r2
 80023c2:	009b      	lsls	r3, r3, #2
 80023c4:	4413      	add	r3, r2
 80023c6:	00db      	lsls	r3, r3, #3
 80023c8:	440b      	add	r3, r1
 80023ca:	3338      	adds	r3, #56	; 0x38
 80023cc:	681b      	ldr	r3, [r3, #0]
}
 80023ce:	4618      	mov	r0, r3
 80023d0:	370c      	adds	r7, #12
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bc80      	pop	{r7}
 80023d6:	4770      	bx	lr

080023d8 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number
  * @param  hhcd: HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b082      	sub	sp, #8
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	4618      	mov	r0, r3
 80023e6:	f004 fac3 	bl	8006970 <USB_GetCurrentFrame>
 80023ea:	4603      	mov	r3, r0
}
 80023ec:	4618      	mov	r0, r3
 80023ee:	3708      	adds	r7, #8
 80023f0:	46bd      	mov	sp, r7
 80023f2:	bd80      	pop	{r7, pc}

080023f4 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed
  * @param  hhcd: HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b082      	sub	sp, #8
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4618      	mov	r0, r3
 8002402:	f004 faa1 	bl	8006948 <USB_GetHostSpeed>
 8002406:	4603      	mov	r3, r0
}
 8002408:	4618      	mov	r0, r3
 800240a:	3708      	adds	r7, #8
 800240c:	46bd      	mov	sp, r7
 800240e:	bd80      	pop	{r7, pc}

08002410 <HCD_HC_IN_IRQHandler>:
  * @param  chnum: Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler (HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002410:	b590      	push	{r4, r7, lr}
 8002412:	b085      	sub	sp, #20
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
 8002418:	460b      	mov	r3, r1
 800241a:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg = 0U;
 8002422:	2300      	movs	r3, #0
 8002424:	60bb      	str	r3, [r7, #8]
  
  if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_AHBERR)
 8002426:	78fb      	ldrb	r3, [r7, #3]
 8002428:	015a      	lsls	r2, r3, #5
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	4413      	add	r3, r2
 800242e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002432:	689b      	ldr	r3, [r3, #8]
 8002434:	f003 0304 	and.w	r3, r3, #4
 8002438:	2b00      	cmp	r3, #0
 800243a:	d01a      	beq.n	8002472 <HCD_HC_IN_IRQHandler+0x62>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 800243c:	78fb      	ldrb	r3, [r7, #3]
 800243e:	015a      	lsls	r2, r3, #5
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	4413      	add	r3, r2
 8002444:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002448:	461a      	mov	r2, r3
 800244a:	2304      	movs	r3, #4
 800244c:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum);
 800244e:	78fb      	ldrb	r3, [r7, #3]
 8002450:	015a      	lsls	r2, r3, #5
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	4413      	add	r3, r2
 8002456:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800245a:	4619      	mov	r1, r3
 800245c:	78fb      	ldrb	r3, [r7, #3]
 800245e:	015a      	lsls	r2, r3, #5
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	4413      	add	r3, r2
 8002464:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002468:	68db      	ldr	r3, [r3, #12]
 800246a:	f043 0302 	orr.w	r3, r3, #2
 800246e:	60cb      	str	r3, [r1, #12]
 8002470:	e094      	b.n	800259c <HCD_HC_IN_IRQHandler+0x18c>
  }  
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_ACK)
 8002472:	78fb      	ldrb	r3, [r7, #3]
 8002474:	015a      	lsls	r2, r3, #5
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	4413      	add	r3, r2
 800247a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800247e:	689b      	ldr	r3, [r3, #8]
 8002480:	f003 0320 	and.w	r3, r3, #32
 8002484:	2b00      	cmp	r3, #0
 8002486:	d009      	beq.n	800249c <HCD_HC_IN_IRQHandler+0x8c>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002488:	78fb      	ldrb	r3, [r7, #3]
 800248a:	015a      	lsls	r2, r3, #5
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	4413      	add	r3, r2
 8002490:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002494:	461a      	mov	r2, r3
 8002496:	2320      	movs	r3, #32
 8002498:	6093      	str	r3, [r2, #8]
 800249a:	e07f      	b.n	800259c <HCD_HC_IN_IRQHandler+0x18c>
  }
  
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_STALL)
 800249c:	78fb      	ldrb	r3, [r7, #3]
 800249e:	015a      	lsls	r2, r3, #5
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	4413      	add	r3, r2
 80024a4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024a8:	689b      	ldr	r3, [r3, #8]
 80024aa:	f003 0308 	and.w	r3, r3, #8
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d034      	beq.n	800251c <HCD_HC_IN_IRQHandler+0x10c>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum);
 80024b2:	78fb      	ldrb	r3, [r7, #3]
 80024b4:	015a      	lsls	r2, r3, #5
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	4413      	add	r3, r2
 80024ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024be:	4619      	mov	r1, r3
 80024c0:	78fb      	ldrb	r3, [r7, #3]
 80024c2:	015a      	lsls	r2, r3, #5
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	4413      	add	r3, r2
 80024c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024cc:	68db      	ldr	r3, [r3, #12]
 80024ce:	f043 0302 	orr.w	r3, r3, #2
 80024d2:	60cb      	str	r3, [r1, #12]
    hhcd->hc[chnum].state = HC_STALL;
 80024d4:	78fa      	ldrb	r2, [r7, #3]
 80024d6:	6879      	ldr	r1, [r7, #4]
 80024d8:	4613      	mov	r3, r2
 80024da:	009b      	lsls	r3, r3, #2
 80024dc:	4413      	add	r3, r2
 80024de:	00db      	lsls	r3, r3, #3
 80024e0:	440b      	add	r3, r1
 80024e2:	3349      	adds	r3, #73	; 0x49
 80024e4:	2205      	movs	r2, #5
 80024e6:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80024e8:	78fb      	ldrb	r3, [r7, #3]
 80024ea:	015a      	lsls	r2, r3, #5
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	4413      	add	r3, r2
 80024f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024f4:	461a      	mov	r2, r3
 80024f6:	2310      	movs	r3, #16
 80024f8:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80024fa:	78fb      	ldrb	r3, [r7, #3]
 80024fc:	015a      	lsls	r2, r3, #5
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	4413      	add	r3, r2
 8002502:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002506:	461a      	mov	r2, r3
 8002508:	2308      	movs	r3, #8
 800250a:	6093      	str	r3, [r2, #8]
    USB_HC_Halt(hhcd->Instance, chnum);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	78fa      	ldrb	r2, [r7, #3]
 8002512:	4611      	mov	r1, r2
 8002514:	4618      	mov	r0, r3
 8002516:	f004 fc21 	bl	8006d5c <USB_HC_Halt>
 800251a:	e03f      	b.n	800259c <HCD_HC_IN_IRQHandler+0x18c>
  }
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_DTERR)
 800251c:	78fb      	ldrb	r3, [r7, #3]
 800251e:	015a      	lsls	r2, r3, #5
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	4413      	add	r3, r2
 8002524:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002528:	689b      	ldr	r3, [r3, #8]
 800252a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800252e:	2b00      	cmp	r3, #0
 8002530:	d034      	beq.n	800259c <HCD_HC_IN_IRQHandler+0x18c>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum);
 8002532:	78fb      	ldrb	r3, [r7, #3]
 8002534:	015a      	lsls	r2, r3, #5
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	4413      	add	r3, r2
 800253a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800253e:	4619      	mov	r1, r3
 8002540:	78fb      	ldrb	r3, [r7, #3]
 8002542:	015a      	lsls	r2, r3, #5
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	4413      	add	r3, r2
 8002548:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800254c:	68db      	ldr	r3, [r3, #12]
 800254e:	f043 0302 	orr.w	r3, r3, #2
 8002552:	60cb      	str	r3, [r1, #12]
    USB_HC_Halt(hhcd->Instance, chnum);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	78fa      	ldrb	r2, [r7, #3]
 800255a:	4611      	mov	r1, r2
 800255c:	4618      	mov	r0, r3
 800255e:	f004 fbfd 	bl	8006d5c <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002562:	78fb      	ldrb	r3, [r7, #3]
 8002564:	015a      	lsls	r2, r3, #5
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	4413      	add	r3, r2
 800256a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800256e:	461a      	mov	r2, r3
 8002570:	2310      	movs	r3, #16
 8002572:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8002574:	78fa      	ldrb	r2, [r7, #3]
 8002576:	6879      	ldr	r1, [r7, #4]
 8002578:	4613      	mov	r3, r2
 800257a:	009b      	lsls	r3, r3, #2
 800257c:	4413      	add	r3, r2
 800257e:	00db      	lsls	r3, r3, #3
 8002580:	440b      	add	r3, r1
 8002582:	3349      	adds	r3, #73	; 0x49
 8002584:	2208      	movs	r2, #8
 8002586:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8002588:	78fb      	ldrb	r3, [r7, #3]
 800258a:	015a      	lsls	r2, r3, #5
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	4413      	add	r3, r2
 8002590:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002594:	461a      	mov	r2, r3
 8002596:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800259a:	6093      	str	r3, [r2, #8]
  }
  
  if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_FRMOR)
 800259c:	78fb      	ldrb	r3, [r7, #3]
 800259e:	015a      	lsls	r2, r3, #5
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	4413      	add	r3, r2
 80025a4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80025a8:	689b      	ldr	r3, [r3, #8]
 80025aa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d022      	beq.n	80025f8 <HCD_HC_IN_IRQHandler+0x1e8>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum);
 80025b2:	78fb      	ldrb	r3, [r7, #3]
 80025b4:	015a      	lsls	r2, r3, #5
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	4413      	add	r3, r2
 80025ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80025be:	4619      	mov	r1, r3
 80025c0:	78fb      	ldrb	r3, [r7, #3]
 80025c2:	015a      	lsls	r2, r3, #5
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	4413      	add	r3, r2
 80025c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80025cc:	68db      	ldr	r3, [r3, #12]
 80025ce:	f043 0302 	orr.w	r3, r3, #2
 80025d2:	60cb      	str	r3, [r1, #12]
    USB_HC_Halt(hhcd->Instance, chnum);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	78fa      	ldrb	r2, [r7, #3]
 80025da:	4611      	mov	r1, r2
 80025dc:	4618      	mov	r0, r3
 80025de:	f004 fbbd 	bl	8006d5c <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80025e2:	78fb      	ldrb	r3, [r7, #3]
 80025e4:	015a      	lsls	r2, r3, #5
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	4413      	add	r3, r2
 80025ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80025ee:	461a      	mov	r2, r3
 80025f0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80025f4:	6093      	str	r3, [r2, #8]
      USBx_HC(chnum)->HCCHAR = tmpreg;
    }
    hhcd->hc[chnum].state = HC_NAK;
     __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
  }
}
 80025f6:	e228      	b.n	8002a4a <HCD_HC_IN_IRQHandler+0x63a>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_XFRC)
 80025f8:	78fb      	ldrb	r3, [r7, #3]
 80025fa:	015a      	lsls	r2, r3, #5
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	4413      	add	r3, r2
 8002600:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002604:	689b      	ldr	r3, [r3, #8]
 8002606:	f003 0301 	and.w	r3, r3, #1
 800260a:	2b00      	cmp	r3, #0
 800260c:	f000 80a0 	beq.w	8002750 <HCD_HC_IN_IRQHandler+0x340>
    hhcd->hc[chnum].state = HC_XFRC;
 8002610:	78fa      	ldrb	r2, [r7, #3]
 8002612:	6879      	ldr	r1, [r7, #4]
 8002614:	4613      	mov	r3, r2
 8002616:	009b      	lsls	r3, r3, #2
 8002618:	4413      	add	r3, r2
 800261a:	00db      	lsls	r3, r3, #3
 800261c:	440b      	add	r3, r1
 800261e:	3349      	adds	r3, #73	; 0x49
 8002620:	2201      	movs	r2, #1
 8002622:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8002624:	78fa      	ldrb	r2, [r7, #3]
 8002626:	6879      	ldr	r1, [r7, #4]
 8002628:	4613      	mov	r3, r2
 800262a:	009b      	lsls	r3, r3, #2
 800262c:	4413      	add	r3, r2
 800262e:	00db      	lsls	r3, r3, #3
 8002630:	440b      	add	r3, r1
 8002632:	3344      	adds	r3, #68	; 0x44
 8002634:	2200      	movs	r2, #0
 8002636:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8002638:	78fb      	ldrb	r3, [r7, #3]
 800263a:	015a      	lsls	r2, r3, #5
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	4413      	add	r3, r2
 8002640:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002644:	461a      	mov	r2, r3
 8002646:	2301      	movs	r3, #1
 8002648:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL)||
 800264a:	78fa      	ldrb	r2, [r7, #3]
 800264c:	6879      	ldr	r1, [r7, #4]
 800264e:	4613      	mov	r3, r2
 8002650:	009b      	lsls	r3, r3, #2
 8002652:	4413      	add	r3, r2
 8002654:	00db      	lsls	r3, r3, #3
 8002656:	440b      	add	r3, r1
 8002658:	332b      	adds	r3, #43	; 0x2b
 800265a:	781b      	ldrb	r3, [r3, #0]
 800265c:	2b00      	cmp	r3, #0
 800265e:	d00a      	beq.n	8002676 <HCD_HC_IN_IRQHandler+0x266>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002660:	78fa      	ldrb	r2, [r7, #3]
 8002662:	6879      	ldr	r1, [r7, #4]
 8002664:	4613      	mov	r3, r2
 8002666:	009b      	lsls	r3, r3, #2
 8002668:	4413      	add	r3, r2
 800266a:	00db      	lsls	r3, r3, #3
 800266c:	440b      	add	r3, r1
 800266e:	332b      	adds	r3, #43	; 0x2b
 8002670:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL)||
 8002672:	2b02      	cmp	r3, #2
 8002674:	d121      	bne.n	80026ba <HCD_HC_IN_IRQHandler+0x2aa>
      __HAL_HCD_UNMASK_HALT_HC_INT(chnum);
 8002676:	78fb      	ldrb	r3, [r7, #3]
 8002678:	015a      	lsls	r2, r3, #5
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	4413      	add	r3, r2
 800267e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002682:	4619      	mov	r1, r3
 8002684:	78fb      	ldrb	r3, [r7, #3]
 8002686:	015a      	lsls	r2, r3, #5
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	4413      	add	r3, r2
 800268c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002690:	68db      	ldr	r3, [r3, #12]
 8002692:	f043 0302 	orr.w	r3, r3, #2
 8002696:	60cb      	str	r3, [r1, #12]
      USB_HC_Halt(hhcd->Instance, chnum);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	78fa      	ldrb	r2, [r7, #3]
 800269e:	4611      	mov	r1, r2
 80026a0:	4618      	mov	r0, r3
 80026a2:	f004 fb5b 	bl	8006d5c <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80026a6:	78fb      	ldrb	r3, [r7, #3]
 80026a8:	015a      	lsls	r2, r3, #5
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	4413      	add	r3, r2
 80026ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80026b2:	461a      	mov	r2, r3
 80026b4:	2310      	movs	r3, #16
 80026b6:	6093      	str	r3, [r2, #8]
 80026b8:	e033      	b.n	8002722 <HCD_HC_IN_IRQHandler+0x312>
    else if(hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 80026ba:	78fa      	ldrb	r2, [r7, #3]
 80026bc:	6879      	ldr	r1, [r7, #4]
 80026be:	4613      	mov	r3, r2
 80026c0:	009b      	lsls	r3, r3, #2
 80026c2:	4413      	add	r3, r2
 80026c4:	00db      	lsls	r3, r3, #3
 80026c6:	440b      	add	r3, r1
 80026c8:	332b      	adds	r3, #43	; 0x2b
 80026ca:	781b      	ldrb	r3, [r3, #0]
 80026cc:	2b03      	cmp	r3, #3
 80026ce:	d128      	bne.n	8002722 <HCD_HC_IN_IRQHandler+0x312>
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80026d0:	78fb      	ldrb	r3, [r7, #3]
 80026d2:	015a      	lsls	r2, r3, #5
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	4413      	add	r3, r2
 80026d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80026dc:	4619      	mov	r1, r3
 80026de:	78fb      	ldrb	r3, [r7, #3]
 80026e0:	015a      	lsls	r2, r3, #5
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	4413      	add	r3, r2
 80026e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80026f0:	600b      	str	r3, [r1, #0]
      hhcd->hc[chnum].urb_state = URB_DONE; 
 80026f2:	78fa      	ldrb	r2, [r7, #3]
 80026f4:	6879      	ldr	r1, [r7, #4]
 80026f6:	4613      	mov	r3, r2
 80026f8:	009b      	lsls	r3, r3, #2
 80026fa:	4413      	add	r3, r2
 80026fc:	00db      	lsls	r3, r3, #3
 80026fe:	440b      	add	r3, r1
 8002700:	3348      	adds	r3, #72	; 0x48
 8002702:	2201      	movs	r2, #1
 8002704:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002706:	78fa      	ldrb	r2, [r7, #3]
 8002708:	6879      	ldr	r1, [r7, #4]
 800270a:	4613      	mov	r3, r2
 800270c:	009b      	lsls	r3, r3, #2
 800270e:	4413      	add	r3, r2
 8002710:	00db      	lsls	r3, r3, #3
 8002712:	440b      	add	r3, r1
 8002714:	3348      	adds	r3, #72	; 0x48
 8002716:	781a      	ldrb	r2, [r3, #0]
 8002718:	78fb      	ldrb	r3, [r7, #3]
 800271a:	4619      	mov	r1, r3
 800271c:	6878      	ldr	r0, [r7, #4]
 800271e:	f010 f8f3 	bl	8012908 <HAL_HCD_HC_NotifyURBChange_Callback>
    hhcd->hc[chnum].toggle_in ^= 1U;
 8002722:	78fa      	ldrb	r2, [r7, #3]
 8002724:	78f9      	ldrb	r1, [r7, #3]
 8002726:	6878      	ldr	r0, [r7, #4]
 8002728:	460b      	mov	r3, r1
 800272a:	009b      	lsls	r3, r3, #2
 800272c:	440b      	add	r3, r1
 800272e:	00db      	lsls	r3, r3, #3
 8002730:	4403      	add	r3, r0
 8002732:	333c      	adds	r3, #60	; 0x3c
 8002734:	781b      	ldrb	r3, [r3, #0]
 8002736:	f083 0301 	eor.w	r3, r3, #1
 800273a:	b2d8      	uxtb	r0, r3
 800273c:	6879      	ldr	r1, [r7, #4]
 800273e:	4613      	mov	r3, r2
 8002740:	009b      	lsls	r3, r3, #2
 8002742:	4413      	add	r3, r2
 8002744:	00db      	lsls	r3, r3, #3
 8002746:	440b      	add	r3, r1
 8002748:	333c      	adds	r3, #60	; 0x3c
 800274a:	4602      	mov	r2, r0
 800274c:	701a      	strb	r2, [r3, #0]
}
 800274e:	e17c      	b.n	8002a4a <HCD_HC_IN_IRQHandler+0x63a>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_CHH)
 8002750:	78fb      	ldrb	r3, [r7, #3]
 8002752:	015a      	lsls	r2, r3, #5
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	4413      	add	r3, r2
 8002758:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800275c:	689b      	ldr	r3, [r3, #8]
 800275e:	f003 0302 	and.w	r3, r3, #2
 8002762:	2b00      	cmp	r3, #0
 8002764:	f000 80b7 	beq.w	80028d6 <HCD_HC_IN_IRQHandler+0x4c6>
    __HAL_HCD_MASK_HALT_HC_INT(chnum);
 8002768:	78fb      	ldrb	r3, [r7, #3]
 800276a:	015a      	lsls	r2, r3, #5
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	4413      	add	r3, r2
 8002770:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002774:	4619      	mov	r1, r3
 8002776:	78fb      	ldrb	r3, [r7, #3]
 8002778:	015a      	lsls	r2, r3, #5
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	4413      	add	r3, r2
 800277e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002782:	68db      	ldr	r3, [r3, #12]
 8002784:	f023 0302 	bic.w	r3, r3, #2
 8002788:	60cb      	str	r3, [r1, #12]
    if(hhcd->hc[chnum].state == HC_XFRC)
 800278a:	78fa      	ldrb	r2, [r7, #3]
 800278c:	6879      	ldr	r1, [r7, #4]
 800278e:	4613      	mov	r3, r2
 8002790:	009b      	lsls	r3, r3, #2
 8002792:	4413      	add	r3, r2
 8002794:	00db      	lsls	r3, r3, #3
 8002796:	440b      	add	r3, r1
 8002798:	3349      	adds	r3, #73	; 0x49
 800279a:	781b      	ldrb	r3, [r3, #0]
 800279c:	2b01      	cmp	r3, #1
 800279e:	d10a      	bne.n	80027b6 <HCD_HC_IN_IRQHandler+0x3a6>
      hhcd->hc[chnum].urb_state  = URB_DONE;
 80027a0:	78fa      	ldrb	r2, [r7, #3]
 80027a2:	6879      	ldr	r1, [r7, #4]
 80027a4:	4613      	mov	r3, r2
 80027a6:	009b      	lsls	r3, r3, #2
 80027a8:	4413      	add	r3, r2
 80027aa:	00db      	lsls	r3, r3, #3
 80027ac:	440b      	add	r3, r1
 80027ae:	3348      	adds	r3, #72	; 0x48
 80027b0:	2201      	movs	r2, #1
 80027b2:	701a      	strb	r2, [r3, #0]
 80027b4:	e077      	b.n	80028a6 <HCD_HC_IN_IRQHandler+0x496>
    else if (hhcd->hc[chnum].state == HC_STALL) 
 80027b6:	78fa      	ldrb	r2, [r7, #3]
 80027b8:	6879      	ldr	r1, [r7, #4]
 80027ba:	4613      	mov	r3, r2
 80027bc:	009b      	lsls	r3, r3, #2
 80027be:	4413      	add	r3, r2
 80027c0:	00db      	lsls	r3, r3, #3
 80027c2:	440b      	add	r3, r1
 80027c4:	3349      	adds	r3, #73	; 0x49
 80027c6:	781b      	ldrb	r3, [r3, #0]
 80027c8:	2b05      	cmp	r3, #5
 80027ca:	d10a      	bne.n	80027e2 <HCD_HC_IN_IRQHandler+0x3d2>
      hhcd->hc[chnum].urb_state  = URB_STALL;
 80027cc:	78fa      	ldrb	r2, [r7, #3]
 80027ce:	6879      	ldr	r1, [r7, #4]
 80027d0:	4613      	mov	r3, r2
 80027d2:	009b      	lsls	r3, r3, #2
 80027d4:	4413      	add	r3, r2
 80027d6:	00db      	lsls	r3, r3, #3
 80027d8:	440b      	add	r3, r1
 80027da:	3348      	adds	r3, #72	; 0x48
 80027dc:	2205      	movs	r2, #5
 80027de:	701a      	strb	r2, [r3, #0]
 80027e0:	e061      	b.n	80028a6 <HCD_HC_IN_IRQHandler+0x496>
    else if((hhcd->hc[chnum].state == HC_XACTERR) ||
 80027e2:	78fa      	ldrb	r2, [r7, #3]
 80027e4:	6879      	ldr	r1, [r7, #4]
 80027e6:	4613      	mov	r3, r2
 80027e8:	009b      	lsls	r3, r3, #2
 80027ea:	4413      	add	r3, r2
 80027ec:	00db      	lsls	r3, r3, #3
 80027ee:	440b      	add	r3, r1
 80027f0:	3349      	adds	r3, #73	; 0x49
 80027f2:	781b      	ldrb	r3, [r3, #0]
 80027f4:	2b06      	cmp	r3, #6
 80027f6:	d00a      	beq.n	800280e <HCD_HC_IN_IRQHandler+0x3fe>
            (hhcd->hc[chnum].state == HC_DATATGLERR))
 80027f8:	78fa      	ldrb	r2, [r7, #3]
 80027fa:	6879      	ldr	r1, [r7, #4]
 80027fc:	4613      	mov	r3, r2
 80027fe:	009b      	lsls	r3, r3, #2
 8002800:	4413      	add	r3, r2
 8002802:	00db      	lsls	r3, r3, #3
 8002804:	440b      	add	r3, r1
 8002806:	3349      	adds	r3, #73	; 0x49
 8002808:	781b      	ldrb	r3, [r3, #0]
    else if((hhcd->hc[chnum].state == HC_XACTERR) ||
 800280a:	2b08      	cmp	r3, #8
 800280c:	d14b      	bne.n	80028a6 <HCD_HC_IN_IRQHandler+0x496>
      if(hhcd->hc[chnum].ErrCnt++ > 3U)
 800280e:	78fa      	ldrb	r2, [r7, #3]
 8002810:	6879      	ldr	r1, [r7, #4]
 8002812:	4613      	mov	r3, r2
 8002814:	009b      	lsls	r3, r3, #2
 8002816:	4413      	add	r3, r2
 8002818:	00db      	lsls	r3, r3, #3
 800281a:	440b      	add	r3, r1
 800281c:	3344      	adds	r3, #68	; 0x44
 800281e:	6819      	ldr	r1, [r3, #0]
 8002820:	1c48      	adds	r0, r1, #1
 8002822:	687c      	ldr	r4, [r7, #4]
 8002824:	4613      	mov	r3, r2
 8002826:	009b      	lsls	r3, r3, #2
 8002828:	4413      	add	r3, r2
 800282a:	00db      	lsls	r3, r3, #3
 800282c:	4423      	add	r3, r4
 800282e:	3344      	adds	r3, #68	; 0x44
 8002830:	6018      	str	r0, [r3, #0]
 8002832:	2903      	cmp	r1, #3
 8002834:	d914      	bls.n	8002860 <HCD_HC_IN_IRQHandler+0x450>
        hhcd->hc[chnum].ErrCnt = 0U;
 8002836:	78fa      	ldrb	r2, [r7, #3]
 8002838:	6879      	ldr	r1, [r7, #4]
 800283a:	4613      	mov	r3, r2
 800283c:	009b      	lsls	r3, r3, #2
 800283e:	4413      	add	r3, r2
 8002840:	00db      	lsls	r3, r3, #3
 8002842:	440b      	add	r3, r1
 8002844:	3344      	adds	r3, #68	; 0x44
 8002846:	2200      	movs	r2, #0
 8002848:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 800284a:	78fa      	ldrb	r2, [r7, #3]
 800284c:	6879      	ldr	r1, [r7, #4]
 800284e:	4613      	mov	r3, r2
 8002850:	009b      	lsls	r3, r3, #2
 8002852:	4413      	add	r3, r2
 8002854:	00db      	lsls	r3, r3, #3
 8002856:	440b      	add	r3, r1
 8002858:	3348      	adds	r3, #72	; 0x48
 800285a:	2204      	movs	r2, #4
 800285c:	701a      	strb	r2, [r3, #0]
 800285e:	e009      	b.n	8002874 <HCD_HC_IN_IRQHandler+0x464>
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002860:	78fa      	ldrb	r2, [r7, #3]
 8002862:	6879      	ldr	r1, [r7, #4]
 8002864:	4613      	mov	r3, r2
 8002866:	009b      	lsls	r3, r3, #2
 8002868:	4413      	add	r3, r2
 800286a:	00db      	lsls	r3, r3, #3
 800286c:	440b      	add	r3, r1
 800286e:	3348      	adds	r3, #72	; 0x48
 8002870:	2202      	movs	r2, #2
 8002872:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(chnum)->HCCHAR;
 8002874:	78fb      	ldrb	r3, [r7, #3]
 8002876:	015a      	lsls	r2, r3, #5
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	4413      	add	r3, r2
 800287c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002884:	68bb      	ldr	r3, [r7, #8]
 8002886:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800288a:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 800288c:	68bb      	ldr	r3, [r7, #8]
 800288e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002892:	60bb      	str	r3, [r7, #8]
      USBx_HC(chnum)->HCCHAR = tmpreg;
 8002894:	78fb      	ldrb	r3, [r7, #3]
 8002896:	015a      	lsls	r2, r3, #5
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	4413      	add	r3, r2
 800289c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028a0:	461a      	mov	r2, r3
 80028a2:	68bb      	ldr	r3, [r7, #8]
 80028a4:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80028a6:	78fb      	ldrb	r3, [r7, #3]
 80028a8:	015a      	lsls	r2, r3, #5
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	4413      	add	r3, r2
 80028ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028b2:	461a      	mov	r2, r3
 80028b4:	2302      	movs	r3, #2
 80028b6:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80028b8:	78fa      	ldrb	r2, [r7, #3]
 80028ba:	6879      	ldr	r1, [r7, #4]
 80028bc:	4613      	mov	r3, r2
 80028be:	009b      	lsls	r3, r3, #2
 80028c0:	4413      	add	r3, r2
 80028c2:	00db      	lsls	r3, r3, #3
 80028c4:	440b      	add	r3, r1
 80028c6:	3348      	adds	r3, #72	; 0x48
 80028c8:	781a      	ldrb	r2, [r3, #0]
 80028ca:	78fb      	ldrb	r3, [r7, #3]
 80028cc:	4619      	mov	r1, r3
 80028ce:	6878      	ldr	r0, [r7, #4]
 80028d0:	f010 f81a 	bl	8012908 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80028d4:	e0b9      	b.n	8002a4a <HCD_HC_IN_IRQHandler+0x63a>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_TXERR)
 80028d6:	78fb      	ldrb	r3, [r7, #3]
 80028d8:	015a      	lsls	r2, r3, #5
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	4413      	add	r3, r2
 80028de:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028e2:	689b      	ldr	r3, [r3, #8]
 80028e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d03d      	beq.n	8002968 <HCD_HC_IN_IRQHandler+0x558>
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum);
 80028ec:	78fb      	ldrb	r3, [r7, #3]
 80028ee:	015a      	lsls	r2, r3, #5
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	4413      	add	r3, r2
 80028f4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028f8:	4619      	mov	r1, r3
 80028fa:	78fb      	ldrb	r3, [r7, #3]
 80028fc:	015a      	lsls	r2, r3, #5
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	4413      	add	r3, r2
 8002902:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002906:	68db      	ldr	r3, [r3, #12]
 8002908:	f043 0302 	orr.w	r3, r3, #2
 800290c:	60cb      	str	r3, [r1, #12]
     hhcd->hc[chnum].ErrCnt++;
 800290e:	78fa      	ldrb	r2, [r7, #3]
 8002910:	6879      	ldr	r1, [r7, #4]
 8002912:	4613      	mov	r3, r2
 8002914:	009b      	lsls	r3, r3, #2
 8002916:	4413      	add	r3, r2
 8002918:	00db      	lsls	r3, r3, #3
 800291a:	440b      	add	r3, r1
 800291c:	3344      	adds	r3, #68	; 0x44
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	1c59      	adds	r1, r3, #1
 8002922:	6878      	ldr	r0, [r7, #4]
 8002924:	4613      	mov	r3, r2
 8002926:	009b      	lsls	r3, r3, #2
 8002928:	4413      	add	r3, r2
 800292a:	00db      	lsls	r3, r3, #3
 800292c:	4403      	add	r3, r0
 800292e:	3344      	adds	r3, #68	; 0x44
 8002930:	6019      	str	r1, [r3, #0]
     hhcd->hc[chnum].state = HC_XACTERR;
 8002932:	78fa      	ldrb	r2, [r7, #3]
 8002934:	6879      	ldr	r1, [r7, #4]
 8002936:	4613      	mov	r3, r2
 8002938:	009b      	lsls	r3, r3, #2
 800293a:	4413      	add	r3, r2
 800293c:	00db      	lsls	r3, r3, #3
 800293e:	440b      	add	r3, r1
 8002940:	3349      	adds	r3, #73	; 0x49
 8002942:	2206      	movs	r2, #6
 8002944:	701a      	strb	r2, [r3, #0]
     USB_HC_Halt(hhcd->Instance, chnum);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	78fa      	ldrb	r2, [r7, #3]
 800294c:	4611      	mov	r1, r2
 800294e:	4618      	mov	r0, r3
 8002950:	f004 fa04 	bl	8006d5c <USB_HC_Halt>
     __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8002954:	78fb      	ldrb	r3, [r7, #3]
 8002956:	015a      	lsls	r2, r3, #5
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	4413      	add	r3, r2
 800295c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002960:	461a      	mov	r2, r3
 8002962:	2380      	movs	r3, #128	; 0x80
 8002964:	6093      	str	r3, [r2, #8]
}
 8002966:	e070      	b.n	8002a4a <HCD_HC_IN_IRQHandler+0x63a>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_NAK)
 8002968:	78fb      	ldrb	r3, [r7, #3]
 800296a:	015a      	lsls	r2, r3, #5
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	4413      	add	r3, r2
 8002970:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002974:	689b      	ldr	r3, [r3, #8]
 8002976:	f003 0310 	and.w	r3, r3, #16
 800297a:	2b00      	cmp	r3, #0
 800297c:	d065      	beq.n	8002a4a <HCD_HC_IN_IRQHandler+0x63a>
    if(hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 800297e:	78fa      	ldrb	r2, [r7, #3]
 8002980:	6879      	ldr	r1, [r7, #4]
 8002982:	4613      	mov	r3, r2
 8002984:	009b      	lsls	r3, r3, #2
 8002986:	4413      	add	r3, r2
 8002988:	00db      	lsls	r3, r3, #3
 800298a:	440b      	add	r3, r1
 800298c:	332b      	adds	r3, #43	; 0x2b
 800298e:	781b      	ldrb	r3, [r3, #0]
 8002990:	2b03      	cmp	r3, #3
 8002992:	d118      	bne.n	80029c6 <HCD_HC_IN_IRQHandler+0x5b6>
      __HAL_HCD_UNMASK_HALT_HC_INT(chnum);
 8002994:	78fb      	ldrb	r3, [r7, #3]
 8002996:	015a      	lsls	r2, r3, #5
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	4413      	add	r3, r2
 800299c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80029a0:	4619      	mov	r1, r3
 80029a2:	78fb      	ldrb	r3, [r7, #3]
 80029a4:	015a      	lsls	r2, r3, #5
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	4413      	add	r3, r2
 80029aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80029ae:	68db      	ldr	r3, [r3, #12]
 80029b0:	f043 0302 	orr.w	r3, r3, #2
 80029b4:	60cb      	str	r3, [r1, #12]
      USB_HC_Halt(hhcd->Instance, chnum);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	78fa      	ldrb	r2, [r7, #3]
 80029bc:	4611      	mov	r1, r2
 80029be:	4618      	mov	r0, r3
 80029c0:	f004 f9cc 	bl	8006d5c <USB_HC_Halt>
 80029c4:	e02e      	b.n	8002a24 <HCD_HC_IN_IRQHandler+0x614>
    else if  ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL)||
 80029c6:	78fa      	ldrb	r2, [r7, #3]
 80029c8:	6879      	ldr	r1, [r7, #4]
 80029ca:	4613      	mov	r3, r2
 80029cc:	009b      	lsls	r3, r3, #2
 80029ce:	4413      	add	r3, r2
 80029d0:	00db      	lsls	r3, r3, #3
 80029d2:	440b      	add	r3, r1
 80029d4:	332b      	adds	r3, #43	; 0x2b
 80029d6:	781b      	ldrb	r3, [r3, #0]
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d00a      	beq.n	80029f2 <HCD_HC_IN_IRQHandler+0x5e2>
              (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80029dc:	78fa      	ldrb	r2, [r7, #3]
 80029de:	6879      	ldr	r1, [r7, #4]
 80029e0:	4613      	mov	r3, r2
 80029e2:	009b      	lsls	r3, r3, #2
 80029e4:	4413      	add	r3, r2
 80029e6:	00db      	lsls	r3, r3, #3
 80029e8:	440b      	add	r3, r1
 80029ea:	332b      	adds	r3, #43	; 0x2b
 80029ec:	781b      	ldrb	r3, [r3, #0]
    else if  ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL)||
 80029ee:	2b02      	cmp	r3, #2
 80029f0:	d118      	bne.n	8002a24 <HCD_HC_IN_IRQHandler+0x614>
      tmpreg = USBx_HC(chnum)->HCCHAR;
 80029f2:	78fb      	ldrb	r3, [r7, #3]
 80029f4:	015a      	lsls	r2, r3, #5
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	4413      	add	r3, r2
 80029fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002a02:	68bb      	ldr	r3, [r7, #8]
 8002a04:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002a08:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002a0a:	68bb      	ldr	r3, [r7, #8]
 8002a0c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002a10:	60bb      	str	r3, [r7, #8]
      USBx_HC(chnum)->HCCHAR = tmpreg;
 8002a12:	78fb      	ldrb	r3, [r7, #3]
 8002a14:	015a      	lsls	r2, r3, #5
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	4413      	add	r3, r2
 8002a1a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a1e:	461a      	mov	r2, r3
 8002a20:	68bb      	ldr	r3, [r7, #8]
 8002a22:	6013      	str	r3, [r2, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8002a24:	78fa      	ldrb	r2, [r7, #3]
 8002a26:	6879      	ldr	r1, [r7, #4]
 8002a28:	4613      	mov	r3, r2
 8002a2a:	009b      	lsls	r3, r3, #2
 8002a2c:	4413      	add	r3, r2
 8002a2e:	00db      	lsls	r3, r3, #3
 8002a30:	440b      	add	r3, r1
 8002a32:	3349      	adds	r3, #73	; 0x49
 8002a34:	2203      	movs	r2, #3
 8002a36:	701a      	strb	r2, [r3, #0]
     __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002a38:	78fb      	ldrb	r3, [r7, #3]
 8002a3a:	015a      	lsls	r2, r3, #5
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	4413      	add	r3, r2
 8002a40:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a44:	461a      	mov	r2, r3
 8002a46:	2310      	movs	r3, #16
 8002a48:	6093      	str	r3, [r2, #8]
}
 8002a4a:	bf00      	nop
 8002a4c:	3714      	adds	r7, #20
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bd90      	pop	{r4, r7, pc}

08002a52 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum: Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler (HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002a52:	b590      	push	{r4, r7, lr}
 8002a54:	b085      	sub	sp, #20
 8002a56:	af00      	add	r7, sp, #0
 8002a58:	6078      	str	r0, [r7, #4]
 8002a5a:	460b      	mov	r3, r1
 8002a5c:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg = 0U;
 8002a64:	2300      	movs	r3, #0
 8002a66:	60bb      	str	r3, [r7, #8]
  
  if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_AHBERR)
 8002a68:	78fb      	ldrb	r3, [r7, #3]
 8002a6a:	015a      	lsls	r2, r3, #5
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	4413      	add	r3, r2
 8002a70:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a74:	689b      	ldr	r3, [r3, #8]
 8002a76:	f003 0304 	and.w	r3, r3, #4
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d01a      	beq.n	8002ab4 <HCD_HC_OUT_IRQHandler+0x62>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8002a7e:	78fb      	ldrb	r3, [r7, #3]
 8002a80:	015a      	lsls	r2, r3, #5
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	4413      	add	r3, r2
 8002a86:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a8a:	461a      	mov	r2, r3
 8002a8c:	2304      	movs	r3, #4
 8002a8e:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum);
 8002a90:	78fb      	ldrb	r3, [r7, #3]
 8002a92:	015a      	lsls	r2, r3, #5
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	4413      	add	r3, r2
 8002a98:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a9c:	4619      	mov	r1, r3
 8002a9e:	78fb      	ldrb	r3, [r7, #3]
 8002aa0:	015a      	lsls	r2, r3, #5
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	4413      	add	r3, r2
 8002aa6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002aaa:	68db      	ldr	r3, [r3, #12]
 8002aac:	f043 0302 	orr.w	r3, r3, #2
 8002ab0:	60cb      	str	r3, [r1, #12]
    }
    
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
  }
}
 8002ab2:	e306      	b.n	80030c2 <HCD_HC_OUT_IRQHandler+0x670>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_ACK)
 8002ab4:	78fb      	ldrb	r3, [r7, #3]
 8002ab6:	015a      	lsls	r2, r3, #5
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	4413      	add	r3, r2
 8002abc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002ac0:	689b      	ldr	r3, [r3, #8]
 8002ac2:	f003 0320 	and.w	r3, r3, #32
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d041      	beq.n	8002b4e <HCD_HC_OUT_IRQHandler+0xfc>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002aca:	78fb      	ldrb	r3, [r7, #3]
 8002acc:	015a      	lsls	r2, r3, #5
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	4413      	add	r3, r2
 8002ad2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002ad6:	461a      	mov	r2, r3
 8002ad8:	2320      	movs	r3, #32
 8002ada:	6093      	str	r3, [r2, #8]
    if( hhcd->hc[chnum].do_ping == 1U)
 8002adc:	78fa      	ldrb	r2, [r7, #3]
 8002ade:	6879      	ldr	r1, [r7, #4]
 8002ae0:	4613      	mov	r3, r2
 8002ae2:	009b      	lsls	r3, r3, #2
 8002ae4:	4413      	add	r3, r2
 8002ae6:	00db      	lsls	r3, r3, #3
 8002ae8:	440b      	add	r3, r1
 8002aea:	3329      	adds	r3, #41	; 0x29
 8002aec:	781b      	ldrb	r3, [r3, #0]
 8002aee:	2b01      	cmp	r3, #1
 8002af0:	f040 82e7 	bne.w	80030c2 <HCD_HC_OUT_IRQHandler+0x670>
      hhcd->hc[chnum].state = HC_NYET;
 8002af4:	78fa      	ldrb	r2, [r7, #3]
 8002af6:	6879      	ldr	r1, [r7, #4]
 8002af8:	4613      	mov	r3, r2
 8002afa:	009b      	lsls	r3, r3, #2
 8002afc:	4413      	add	r3, r2
 8002afe:	00db      	lsls	r3, r3, #3
 8002b00:	440b      	add	r3, r1
 8002b02:	3349      	adds	r3, #73	; 0x49
 8002b04:	2204      	movs	r2, #4
 8002b06:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(chnum);
 8002b08:	78fb      	ldrb	r3, [r7, #3]
 8002b0a:	015a      	lsls	r2, r3, #5
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	4413      	add	r3, r2
 8002b10:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b14:	4619      	mov	r1, r3
 8002b16:	78fb      	ldrb	r3, [r7, #3]
 8002b18:	015a      	lsls	r2, r3, #5
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	4413      	add	r3, r2
 8002b1e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b22:	68db      	ldr	r3, [r3, #12]
 8002b24:	f043 0302 	orr.w	r3, r3, #2
 8002b28:	60cb      	str	r3, [r1, #12]
      USB_HC_Halt(hhcd->Instance, chnum);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	78fa      	ldrb	r2, [r7, #3]
 8002b30:	4611      	mov	r1, r2
 8002b32:	4618      	mov	r0, r3
 8002b34:	f004 f912 	bl	8006d5c <USB_HC_Halt>
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8002b38:	78fa      	ldrb	r2, [r7, #3]
 8002b3a:	6879      	ldr	r1, [r7, #4]
 8002b3c:	4613      	mov	r3, r2
 8002b3e:	009b      	lsls	r3, r3, #2
 8002b40:	4413      	add	r3, r2
 8002b42:	00db      	lsls	r3, r3, #3
 8002b44:	440b      	add	r3, r1
 8002b46:	3348      	adds	r3, #72	; 0x48
 8002b48:	2202      	movs	r2, #2
 8002b4a:	701a      	strb	r2, [r3, #0]
}
 8002b4c:	e2b9      	b.n	80030c2 <HCD_HC_OUT_IRQHandler+0x670>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_NYET)
 8002b4e:	78fb      	ldrb	r3, [r7, #3]
 8002b50:	015a      	lsls	r2, r3, #5
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	4413      	add	r3, r2
 8002b56:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b5a:	689b      	ldr	r3, [r3, #8]
 8002b5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d035      	beq.n	8002bd0 <HCD_HC_OUT_IRQHandler+0x17e>
    hhcd->hc[chnum].state = HC_NYET;
 8002b64:	78fa      	ldrb	r2, [r7, #3]
 8002b66:	6879      	ldr	r1, [r7, #4]
 8002b68:	4613      	mov	r3, r2
 8002b6a:	009b      	lsls	r3, r3, #2
 8002b6c:	4413      	add	r3, r2
 8002b6e:	00db      	lsls	r3, r3, #3
 8002b70:	440b      	add	r3, r1
 8002b72:	3349      	adds	r3, #73	; 0x49
 8002b74:	2204      	movs	r2, #4
 8002b76:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt= 0U;
 8002b78:	78fa      	ldrb	r2, [r7, #3]
 8002b7a:	6879      	ldr	r1, [r7, #4]
 8002b7c:	4613      	mov	r3, r2
 8002b7e:	009b      	lsls	r3, r3, #2
 8002b80:	4413      	add	r3, r2
 8002b82:	00db      	lsls	r3, r3, #3
 8002b84:	440b      	add	r3, r1
 8002b86:	3344      	adds	r3, #68	; 0x44
 8002b88:	2200      	movs	r2, #0
 8002b8a:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum);
 8002b8c:	78fb      	ldrb	r3, [r7, #3]
 8002b8e:	015a      	lsls	r2, r3, #5
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	4413      	add	r3, r2
 8002b94:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b98:	4619      	mov	r1, r3
 8002b9a:	78fb      	ldrb	r3, [r7, #3]
 8002b9c:	015a      	lsls	r2, r3, #5
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	4413      	add	r3, r2
 8002ba2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002ba6:	68db      	ldr	r3, [r3, #12]
 8002ba8:	f043 0302 	orr.w	r3, r3, #2
 8002bac:	60cb      	str	r3, [r1, #12]
    USB_HC_Halt(hhcd->Instance, chnum);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	78fa      	ldrb	r2, [r7, #3]
 8002bb4:	4611      	mov	r1, r2
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	f004 f8d0 	bl	8006d5c <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002bbc:	78fb      	ldrb	r3, [r7, #3]
 8002bbe:	015a      	lsls	r2, r3, #5
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	4413      	add	r3, r2
 8002bc4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002bc8:	461a      	mov	r2, r3
 8002bca:	2340      	movs	r3, #64	; 0x40
 8002bcc:	6093      	str	r3, [r2, #8]
}
 8002bce:	e278      	b.n	80030c2 <HCD_HC_OUT_IRQHandler+0x670>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_FRMOR)
 8002bd0:	78fb      	ldrb	r3, [r7, #3]
 8002bd2:	015a      	lsls	r2, r3, #5
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	4413      	add	r3, r2
 8002bd8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002bdc:	689b      	ldr	r3, [r3, #8]
 8002bde:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d022      	beq.n	8002c2c <HCD_HC_OUT_IRQHandler+0x1da>
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum);
 8002be6:	78fb      	ldrb	r3, [r7, #3]
 8002be8:	015a      	lsls	r2, r3, #5
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	4413      	add	r3, r2
 8002bee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002bf2:	4619      	mov	r1, r3
 8002bf4:	78fb      	ldrb	r3, [r7, #3]
 8002bf6:	015a      	lsls	r2, r3, #5
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	4413      	add	r3, r2
 8002bfc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c00:	68db      	ldr	r3, [r3, #12]
 8002c02:	f043 0302 	orr.w	r3, r3, #2
 8002c06:	60cb      	str	r3, [r1, #12]
    USB_HC_Halt(hhcd->Instance, chnum);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	78fa      	ldrb	r2, [r7, #3]
 8002c0e:	4611      	mov	r1, r2
 8002c10:	4618      	mov	r0, r3
 8002c12:	f004 f8a3 	bl	8006d5c <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8002c16:	78fb      	ldrb	r3, [r7, #3]
 8002c18:	015a      	lsls	r2, r3, #5
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	4413      	add	r3, r2
 8002c1e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c22:	461a      	mov	r2, r3
 8002c24:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002c28:	6093      	str	r3, [r2, #8]
}
 8002c2a:	e24a      	b.n	80030c2 <HCD_HC_OUT_IRQHandler+0x670>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_XFRC)
 8002c2c:	78fb      	ldrb	r3, [r7, #3]
 8002c2e:	015a      	lsls	r2, r3, #5
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	4413      	add	r3, r2
 8002c34:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c38:	689b      	ldr	r3, [r3, #8]
 8002c3a:	f003 0301 	and.w	r3, r3, #1
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d035      	beq.n	8002cae <HCD_HC_OUT_IRQHandler+0x25c>
    hhcd->hc[chnum].ErrCnt = 0U;
 8002c42:	78fa      	ldrb	r2, [r7, #3]
 8002c44:	6879      	ldr	r1, [r7, #4]
 8002c46:	4613      	mov	r3, r2
 8002c48:	009b      	lsls	r3, r3, #2
 8002c4a:	4413      	add	r3, r2
 8002c4c:	00db      	lsls	r3, r3, #3
 8002c4e:	440b      	add	r3, r1
 8002c50:	3344      	adds	r3, #68	; 0x44
 8002c52:	2200      	movs	r2, #0
 8002c54:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum);
 8002c56:	78fb      	ldrb	r3, [r7, #3]
 8002c58:	015a      	lsls	r2, r3, #5
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	4413      	add	r3, r2
 8002c5e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c62:	4619      	mov	r1, r3
 8002c64:	78fb      	ldrb	r3, [r7, #3]
 8002c66:	015a      	lsls	r2, r3, #5
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	4413      	add	r3, r2
 8002c6c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c70:	68db      	ldr	r3, [r3, #12]
 8002c72:	f043 0302 	orr.w	r3, r3, #2
 8002c76:	60cb      	str	r3, [r1, #12]
    USB_HC_Halt(hhcd->Instance, chnum);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	78fa      	ldrb	r2, [r7, #3]
 8002c7e:	4611      	mov	r1, r2
 8002c80:	4618      	mov	r0, r3
 8002c82:	f004 f86b 	bl	8006d5c <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8002c86:	78fb      	ldrb	r3, [r7, #3]
 8002c88:	015a      	lsls	r2, r3, #5
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	4413      	add	r3, r2
 8002c8e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c92:	461a      	mov	r2, r3
 8002c94:	2301      	movs	r3, #1
 8002c96:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8002c98:	78fa      	ldrb	r2, [r7, #3]
 8002c9a:	6879      	ldr	r1, [r7, #4]
 8002c9c:	4613      	mov	r3, r2
 8002c9e:	009b      	lsls	r3, r3, #2
 8002ca0:	4413      	add	r3, r2
 8002ca2:	00db      	lsls	r3, r3, #3
 8002ca4:	440b      	add	r3, r1
 8002ca6:	3349      	adds	r3, #73	; 0x49
 8002ca8:	2201      	movs	r2, #1
 8002caa:	701a      	strb	r2, [r3, #0]
}
 8002cac:	e209      	b.n	80030c2 <HCD_HC_OUT_IRQHandler+0x670>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_STALL)
 8002cae:	78fb      	ldrb	r3, [r7, #3]
 8002cb0:	015a      	lsls	r2, r3, #5
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	4413      	add	r3, r2
 8002cb6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002cba:	689b      	ldr	r3, [r3, #8]
 8002cbc:	f003 0308 	and.w	r3, r3, #8
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d02b      	beq.n	8002d1c <HCD_HC_OUT_IRQHandler+0x2ca>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8002cc4:	78fb      	ldrb	r3, [r7, #3]
 8002cc6:	015a      	lsls	r2, r3, #5
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	4413      	add	r3, r2
 8002ccc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002cd0:	461a      	mov	r2, r3
 8002cd2:	2308      	movs	r3, #8
 8002cd4:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum);
 8002cd6:	78fb      	ldrb	r3, [r7, #3]
 8002cd8:	015a      	lsls	r2, r3, #5
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	4413      	add	r3, r2
 8002cde:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002ce2:	4619      	mov	r1, r3
 8002ce4:	78fb      	ldrb	r3, [r7, #3]
 8002ce6:	015a      	lsls	r2, r3, #5
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	4413      	add	r3, r2
 8002cec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002cf0:	68db      	ldr	r3, [r3, #12]
 8002cf2:	f043 0302 	orr.w	r3, r3, #2
 8002cf6:	60cb      	str	r3, [r1, #12]
    USB_HC_Halt(hhcd->Instance, chnum);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	78fa      	ldrb	r2, [r7, #3]
 8002cfe:	4611      	mov	r1, r2
 8002d00:	4618      	mov	r0, r3
 8002d02:	f004 f82b 	bl	8006d5c <USB_HC_Halt>
    hhcd->hc[chnum].state = HC_STALL;
 8002d06:	78fa      	ldrb	r2, [r7, #3]
 8002d08:	6879      	ldr	r1, [r7, #4]
 8002d0a:	4613      	mov	r3, r2
 8002d0c:	009b      	lsls	r3, r3, #2
 8002d0e:	4413      	add	r3, r2
 8002d10:	00db      	lsls	r3, r3, #3
 8002d12:	440b      	add	r3, r1
 8002d14:	3349      	adds	r3, #73	; 0x49
 8002d16:	2205      	movs	r2, #5
 8002d18:	701a      	strb	r2, [r3, #0]
}
 8002d1a:	e1d2      	b.n	80030c2 <HCD_HC_OUT_IRQHandler+0x670>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_NAK)
 8002d1c:	78fb      	ldrb	r3, [r7, #3]
 8002d1e:	015a      	lsls	r2, r3, #5
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	4413      	add	r3, r2
 8002d24:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d28:	689b      	ldr	r3, [r3, #8]
 8002d2a:	f003 0310 	and.w	r3, r3, #16
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d035      	beq.n	8002d9e <HCD_HC_OUT_IRQHandler+0x34c>
    hhcd->hc[chnum].ErrCnt = 0U;
 8002d32:	78fa      	ldrb	r2, [r7, #3]
 8002d34:	6879      	ldr	r1, [r7, #4]
 8002d36:	4613      	mov	r3, r2
 8002d38:	009b      	lsls	r3, r3, #2
 8002d3a:	4413      	add	r3, r2
 8002d3c:	00db      	lsls	r3, r3, #3
 8002d3e:	440b      	add	r3, r1
 8002d40:	3344      	adds	r3, #68	; 0x44
 8002d42:	2200      	movs	r2, #0
 8002d44:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum);
 8002d46:	78fb      	ldrb	r3, [r7, #3]
 8002d48:	015a      	lsls	r2, r3, #5
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	4413      	add	r3, r2
 8002d4e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d52:	4619      	mov	r1, r3
 8002d54:	78fb      	ldrb	r3, [r7, #3]
 8002d56:	015a      	lsls	r2, r3, #5
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	4413      	add	r3, r2
 8002d5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d60:	68db      	ldr	r3, [r3, #12]
 8002d62:	f043 0302 	orr.w	r3, r3, #2
 8002d66:	60cb      	str	r3, [r1, #12]
    USB_HC_Halt(hhcd->Instance, chnum);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	78fa      	ldrb	r2, [r7, #3]
 8002d6e:	4611      	mov	r1, r2
 8002d70:	4618      	mov	r0, r3
 8002d72:	f003 fff3 	bl	8006d5c <USB_HC_Halt>
    hhcd->hc[chnum].state = HC_NAK;
 8002d76:	78fa      	ldrb	r2, [r7, #3]
 8002d78:	6879      	ldr	r1, [r7, #4]
 8002d7a:	4613      	mov	r3, r2
 8002d7c:	009b      	lsls	r3, r3, #2
 8002d7e:	4413      	add	r3, r2
 8002d80:	00db      	lsls	r3, r3, #3
 8002d82:	440b      	add	r3, r1
 8002d84:	3349      	adds	r3, #73	; 0x49
 8002d86:	2203      	movs	r2, #3
 8002d88:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002d8a:	78fb      	ldrb	r3, [r7, #3]
 8002d8c:	015a      	lsls	r2, r3, #5
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	4413      	add	r3, r2
 8002d92:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d96:	461a      	mov	r2, r3
 8002d98:	2310      	movs	r3, #16
 8002d9a:	6093      	str	r3, [r2, #8]
}
 8002d9c:	e191      	b.n	80030c2 <HCD_HC_OUT_IRQHandler+0x670>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_TXERR)
 8002d9e:	78fb      	ldrb	r3, [r7, #3]
 8002da0:	015a      	lsls	r2, r3, #5
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	4413      	add	r3, r2
 8002da6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002daa:	689b      	ldr	r3, [r3, #8]
 8002dac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d02b      	beq.n	8002e0c <HCD_HC_OUT_IRQHandler+0x3ba>
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum); 
 8002db4:	78fb      	ldrb	r3, [r7, #3]
 8002db6:	015a      	lsls	r2, r3, #5
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	4413      	add	r3, r2
 8002dbc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002dc0:	4619      	mov	r1, r3
 8002dc2:	78fb      	ldrb	r3, [r7, #3]
 8002dc4:	015a      	lsls	r2, r3, #5
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	4413      	add	r3, r2
 8002dca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002dce:	68db      	ldr	r3, [r3, #12]
 8002dd0:	f043 0302 	orr.w	r3, r3, #2
 8002dd4:	60cb      	str	r3, [r1, #12]
    USB_HC_Halt(hhcd->Instance, chnum);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	78fa      	ldrb	r2, [r7, #3]
 8002ddc:	4611      	mov	r1, r2
 8002dde:	4618      	mov	r0, r3
 8002de0:	f003 ffbc 	bl	8006d5c <USB_HC_Halt>
    hhcd->hc[chnum].state = HC_XACTERR;
 8002de4:	78fa      	ldrb	r2, [r7, #3]
 8002de6:	6879      	ldr	r1, [r7, #4]
 8002de8:	4613      	mov	r3, r2
 8002dea:	009b      	lsls	r3, r3, #2
 8002dec:	4413      	add	r3, r2
 8002dee:	00db      	lsls	r3, r3, #3
 8002df0:	440b      	add	r3, r1
 8002df2:	3349      	adds	r3, #73	; 0x49
 8002df4:	2206      	movs	r2, #6
 8002df6:	701a      	strb	r2, [r3, #0]
     __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8002df8:	78fb      	ldrb	r3, [r7, #3]
 8002dfa:	015a      	lsls	r2, r3, #5
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	4413      	add	r3, r2
 8002e00:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002e04:	461a      	mov	r2, r3
 8002e06:	2380      	movs	r3, #128	; 0x80
 8002e08:	6093      	str	r3, [r2, #8]
}
 8002e0a:	e15a      	b.n	80030c2 <HCD_HC_OUT_IRQHandler+0x670>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_DTERR)
 8002e0c:	78fb      	ldrb	r3, [r7, #3]
 8002e0e:	015a      	lsls	r2, r3, #5
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	4413      	add	r3, r2
 8002e14:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002e18:	689b      	ldr	r3, [r3, #8]
 8002e1a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d035      	beq.n	8002e8e <HCD_HC_OUT_IRQHandler+0x43c>
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum);
 8002e22:	78fb      	ldrb	r3, [r7, #3]
 8002e24:	015a      	lsls	r2, r3, #5
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	4413      	add	r3, r2
 8002e2a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002e2e:	4619      	mov	r1, r3
 8002e30:	78fb      	ldrb	r3, [r7, #3]
 8002e32:	015a      	lsls	r2, r3, #5
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	4413      	add	r3, r2
 8002e38:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002e3c:	68db      	ldr	r3, [r3, #12]
 8002e3e:	f043 0302 	orr.w	r3, r3, #2
 8002e42:	60cb      	str	r3, [r1, #12]
    USB_HC_Halt(hhcd->Instance, chnum);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	78fa      	ldrb	r2, [r7, #3]
 8002e4a:	4611      	mov	r1, r2
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	f003 ff85 	bl	8006d5c <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002e52:	78fb      	ldrb	r3, [r7, #3]
 8002e54:	015a      	lsls	r2, r3, #5
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	4413      	add	r3, r2
 8002e5a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002e5e:	461a      	mov	r2, r3
 8002e60:	2310      	movs	r3, #16
 8002e62:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8002e64:	78fb      	ldrb	r3, [r7, #3]
 8002e66:	015a      	lsls	r2, r3, #5
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	4413      	add	r3, r2
 8002e6c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002e70:	461a      	mov	r2, r3
 8002e72:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002e76:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8002e78:	78fa      	ldrb	r2, [r7, #3]
 8002e7a:	6879      	ldr	r1, [r7, #4]
 8002e7c:	4613      	mov	r3, r2
 8002e7e:	009b      	lsls	r3, r3, #2
 8002e80:	4413      	add	r3, r2
 8002e82:	00db      	lsls	r3, r3, #3
 8002e84:	440b      	add	r3, r1
 8002e86:	3349      	adds	r3, #73	; 0x49
 8002e88:	2208      	movs	r2, #8
 8002e8a:	701a      	strb	r2, [r3, #0]
}
 8002e8c:	e119      	b.n	80030c2 <HCD_HC_OUT_IRQHandler+0x670>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_CHH)
 8002e8e:	78fb      	ldrb	r3, [r7, #3]
 8002e90:	015a      	lsls	r2, r3, #5
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	4413      	add	r3, r2
 8002e96:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002e9a:	689b      	ldr	r3, [r3, #8]
 8002e9c:	f003 0302 	and.w	r3, r3, #2
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	f000 810e 	beq.w	80030c2 <HCD_HC_OUT_IRQHandler+0x670>
    __HAL_HCD_MASK_HALT_HC_INT(chnum);
 8002ea6:	78fb      	ldrb	r3, [r7, #3]
 8002ea8:	015a      	lsls	r2, r3, #5
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	4413      	add	r3, r2
 8002eae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002eb2:	4619      	mov	r1, r3
 8002eb4:	78fb      	ldrb	r3, [r7, #3]
 8002eb6:	015a      	lsls	r2, r3, #5
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	4413      	add	r3, r2
 8002ebc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002ec0:	68db      	ldr	r3, [r3, #12]
 8002ec2:	f023 0302 	bic.w	r3, r3, #2
 8002ec6:	60cb      	str	r3, [r1, #12]
    if(hhcd->hc[chnum].state == HC_XFRC)
 8002ec8:	78fa      	ldrb	r2, [r7, #3]
 8002eca:	6879      	ldr	r1, [r7, #4]
 8002ecc:	4613      	mov	r3, r2
 8002ece:	009b      	lsls	r3, r3, #2
 8002ed0:	4413      	add	r3, r2
 8002ed2:	00db      	lsls	r3, r3, #3
 8002ed4:	440b      	add	r3, r1
 8002ed6:	3349      	adds	r3, #73	; 0x49
 8002ed8:	781b      	ldrb	r3, [r3, #0]
 8002eda:	2b01      	cmp	r3, #1
 8002edc:	d12c      	bne.n	8002f38 <HCD_HC_OUT_IRQHandler+0x4e6>
      hhcd->hc[chnum].urb_state  = URB_DONE;
 8002ede:	78fa      	ldrb	r2, [r7, #3]
 8002ee0:	6879      	ldr	r1, [r7, #4]
 8002ee2:	4613      	mov	r3, r2
 8002ee4:	009b      	lsls	r3, r3, #2
 8002ee6:	4413      	add	r3, r2
 8002ee8:	00db      	lsls	r3, r3, #3
 8002eea:	440b      	add	r3, r1
 8002eec:	3348      	adds	r3, #72	; 0x48
 8002eee:	2201      	movs	r2, #1
 8002ef0:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ep_type == EP_TYPE_BULK)
 8002ef2:	78fa      	ldrb	r2, [r7, #3]
 8002ef4:	6879      	ldr	r1, [r7, #4]
 8002ef6:	4613      	mov	r3, r2
 8002ef8:	009b      	lsls	r3, r3, #2
 8002efa:	4413      	add	r3, r2
 8002efc:	00db      	lsls	r3, r3, #3
 8002efe:	440b      	add	r3, r1
 8002f00:	332b      	adds	r3, #43	; 0x2b
 8002f02:	781b      	ldrb	r3, [r3, #0]
 8002f04:	2b02      	cmp	r3, #2
 8002f06:	f040 80c5 	bne.w	8003094 <HCD_HC_OUT_IRQHandler+0x642>
        hhcd->hc[chnum].toggle_out ^= 1U;
 8002f0a:	78fa      	ldrb	r2, [r7, #3]
 8002f0c:	78f9      	ldrb	r1, [r7, #3]
 8002f0e:	6878      	ldr	r0, [r7, #4]
 8002f10:	460b      	mov	r3, r1
 8002f12:	009b      	lsls	r3, r3, #2
 8002f14:	440b      	add	r3, r1
 8002f16:	00db      	lsls	r3, r3, #3
 8002f18:	4403      	add	r3, r0
 8002f1a:	333d      	adds	r3, #61	; 0x3d
 8002f1c:	781b      	ldrb	r3, [r3, #0]
 8002f1e:	f083 0301 	eor.w	r3, r3, #1
 8002f22:	b2d8      	uxtb	r0, r3
 8002f24:	6879      	ldr	r1, [r7, #4]
 8002f26:	4613      	mov	r3, r2
 8002f28:	009b      	lsls	r3, r3, #2
 8002f2a:	4413      	add	r3, r2
 8002f2c:	00db      	lsls	r3, r3, #3
 8002f2e:	440b      	add	r3, r1
 8002f30:	333d      	adds	r3, #61	; 0x3d
 8002f32:	4602      	mov	r2, r0
 8002f34:	701a      	strb	r2, [r3, #0]
 8002f36:	e0ad      	b.n	8003094 <HCD_HC_OUT_IRQHandler+0x642>
    else if (hhcd->hc[chnum].state == HC_NAK)
 8002f38:	78fa      	ldrb	r2, [r7, #3]
 8002f3a:	6879      	ldr	r1, [r7, #4]
 8002f3c:	4613      	mov	r3, r2
 8002f3e:	009b      	lsls	r3, r3, #2
 8002f40:	4413      	add	r3, r2
 8002f42:	00db      	lsls	r3, r3, #3
 8002f44:	440b      	add	r3, r1
 8002f46:	3349      	adds	r3, #73	; 0x49
 8002f48:	781b      	ldrb	r3, [r3, #0]
 8002f4a:	2b03      	cmp	r3, #3
 8002f4c:	d10a      	bne.n	8002f64 <HCD_HC_OUT_IRQHandler+0x512>
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8002f4e:	78fa      	ldrb	r2, [r7, #3]
 8002f50:	6879      	ldr	r1, [r7, #4]
 8002f52:	4613      	mov	r3, r2
 8002f54:	009b      	lsls	r3, r3, #2
 8002f56:	4413      	add	r3, r2
 8002f58:	00db      	lsls	r3, r3, #3
 8002f5a:	440b      	add	r3, r1
 8002f5c:	3348      	adds	r3, #72	; 0x48
 8002f5e:	2202      	movs	r2, #2
 8002f60:	701a      	strb	r2, [r3, #0]
 8002f62:	e097      	b.n	8003094 <HCD_HC_OUT_IRQHandler+0x642>
    else if (hhcd->hc[chnum].state == HC_NYET)
 8002f64:	78fa      	ldrb	r2, [r7, #3]
 8002f66:	6879      	ldr	r1, [r7, #4]
 8002f68:	4613      	mov	r3, r2
 8002f6a:	009b      	lsls	r3, r3, #2
 8002f6c:	4413      	add	r3, r2
 8002f6e:	00db      	lsls	r3, r3, #3
 8002f70:	440b      	add	r3, r1
 8002f72:	3349      	adds	r3, #73	; 0x49
 8002f74:	781b      	ldrb	r3, [r3, #0]
 8002f76:	2b04      	cmp	r3, #4
 8002f78:	d114      	bne.n	8002fa4 <HCD_HC_OUT_IRQHandler+0x552>
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8002f7a:	78fa      	ldrb	r2, [r7, #3]
 8002f7c:	6879      	ldr	r1, [r7, #4]
 8002f7e:	4613      	mov	r3, r2
 8002f80:	009b      	lsls	r3, r3, #2
 8002f82:	4413      	add	r3, r2
 8002f84:	00db      	lsls	r3, r3, #3
 8002f86:	440b      	add	r3, r1
 8002f88:	3348      	adds	r3, #72	; 0x48
 8002f8a:	2202      	movs	r2, #2
 8002f8c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].do_ping = 0U;
 8002f8e:	78fa      	ldrb	r2, [r7, #3]
 8002f90:	6879      	ldr	r1, [r7, #4]
 8002f92:	4613      	mov	r3, r2
 8002f94:	009b      	lsls	r3, r3, #2
 8002f96:	4413      	add	r3, r2
 8002f98:	00db      	lsls	r3, r3, #3
 8002f9a:	440b      	add	r3, r1
 8002f9c:	3329      	adds	r3, #41	; 0x29
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	701a      	strb	r2, [r3, #0]
 8002fa2:	e077      	b.n	8003094 <HCD_HC_OUT_IRQHandler+0x642>
    else if (hhcd->hc[chnum].state == HC_STALL)
 8002fa4:	78fa      	ldrb	r2, [r7, #3]
 8002fa6:	6879      	ldr	r1, [r7, #4]
 8002fa8:	4613      	mov	r3, r2
 8002faa:	009b      	lsls	r3, r3, #2
 8002fac:	4413      	add	r3, r2
 8002fae:	00db      	lsls	r3, r3, #3
 8002fb0:	440b      	add	r3, r1
 8002fb2:	3349      	adds	r3, #73	; 0x49
 8002fb4:	781b      	ldrb	r3, [r3, #0]
 8002fb6:	2b05      	cmp	r3, #5
 8002fb8:	d10a      	bne.n	8002fd0 <HCD_HC_OUT_IRQHandler+0x57e>
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8002fba:	78fa      	ldrb	r2, [r7, #3]
 8002fbc:	6879      	ldr	r1, [r7, #4]
 8002fbe:	4613      	mov	r3, r2
 8002fc0:	009b      	lsls	r3, r3, #2
 8002fc2:	4413      	add	r3, r2
 8002fc4:	00db      	lsls	r3, r3, #3
 8002fc6:	440b      	add	r3, r1
 8002fc8:	3348      	adds	r3, #72	; 0x48
 8002fca:	2205      	movs	r2, #5
 8002fcc:	701a      	strb	r2, [r3, #0]
 8002fce:	e061      	b.n	8003094 <HCD_HC_OUT_IRQHandler+0x642>
    else if((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002fd0:	78fa      	ldrb	r2, [r7, #3]
 8002fd2:	6879      	ldr	r1, [r7, #4]
 8002fd4:	4613      	mov	r3, r2
 8002fd6:	009b      	lsls	r3, r3, #2
 8002fd8:	4413      	add	r3, r2
 8002fda:	00db      	lsls	r3, r3, #3
 8002fdc:	440b      	add	r3, r1
 8002fde:	3349      	adds	r3, #73	; 0x49
 8002fe0:	781b      	ldrb	r3, [r3, #0]
 8002fe2:	2b06      	cmp	r3, #6
 8002fe4:	d00a      	beq.n	8002ffc <HCD_HC_OUT_IRQHandler+0x5aa>
            (hhcd->hc[chnum].state == HC_DATATGLERR))
 8002fe6:	78fa      	ldrb	r2, [r7, #3]
 8002fe8:	6879      	ldr	r1, [r7, #4]
 8002fea:	4613      	mov	r3, r2
 8002fec:	009b      	lsls	r3, r3, #2
 8002fee:	4413      	add	r3, r2
 8002ff0:	00db      	lsls	r3, r3, #3
 8002ff2:	440b      	add	r3, r1
 8002ff4:	3349      	adds	r3, #73	; 0x49
 8002ff6:	781b      	ldrb	r3, [r3, #0]
    else if((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002ff8:	2b08      	cmp	r3, #8
 8002ffa:	d14b      	bne.n	8003094 <HCD_HC_OUT_IRQHandler+0x642>
      if(hhcd->hc[chnum].ErrCnt++ > 3U)
 8002ffc:	78fa      	ldrb	r2, [r7, #3]
 8002ffe:	6879      	ldr	r1, [r7, #4]
 8003000:	4613      	mov	r3, r2
 8003002:	009b      	lsls	r3, r3, #2
 8003004:	4413      	add	r3, r2
 8003006:	00db      	lsls	r3, r3, #3
 8003008:	440b      	add	r3, r1
 800300a:	3344      	adds	r3, #68	; 0x44
 800300c:	6819      	ldr	r1, [r3, #0]
 800300e:	1c48      	adds	r0, r1, #1
 8003010:	687c      	ldr	r4, [r7, #4]
 8003012:	4613      	mov	r3, r2
 8003014:	009b      	lsls	r3, r3, #2
 8003016:	4413      	add	r3, r2
 8003018:	00db      	lsls	r3, r3, #3
 800301a:	4423      	add	r3, r4
 800301c:	3344      	adds	r3, #68	; 0x44
 800301e:	6018      	str	r0, [r3, #0]
 8003020:	2903      	cmp	r1, #3
 8003022:	d914      	bls.n	800304e <HCD_HC_OUT_IRQHandler+0x5fc>
        hhcd->hc[chnum].ErrCnt = 0U;
 8003024:	78fa      	ldrb	r2, [r7, #3]
 8003026:	6879      	ldr	r1, [r7, #4]
 8003028:	4613      	mov	r3, r2
 800302a:	009b      	lsls	r3, r3, #2
 800302c:	4413      	add	r3, r2
 800302e:	00db      	lsls	r3, r3, #3
 8003030:	440b      	add	r3, r1
 8003032:	3344      	adds	r3, #68	; 0x44
 8003034:	2200      	movs	r2, #0
 8003036:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003038:	78fa      	ldrb	r2, [r7, #3]
 800303a:	6879      	ldr	r1, [r7, #4]
 800303c:	4613      	mov	r3, r2
 800303e:	009b      	lsls	r3, r3, #2
 8003040:	4413      	add	r3, r2
 8003042:	00db      	lsls	r3, r3, #3
 8003044:	440b      	add	r3, r1
 8003046:	3348      	adds	r3, #72	; 0x48
 8003048:	2204      	movs	r2, #4
 800304a:	701a      	strb	r2, [r3, #0]
 800304c:	e009      	b.n	8003062 <HCD_HC_OUT_IRQHandler+0x610>
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800304e:	78fa      	ldrb	r2, [r7, #3]
 8003050:	6879      	ldr	r1, [r7, #4]
 8003052:	4613      	mov	r3, r2
 8003054:	009b      	lsls	r3, r3, #2
 8003056:	4413      	add	r3, r2
 8003058:	00db      	lsls	r3, r3, #3
 800305a:	440b      	add	r3, r1
 800305c:	3348      	adds	r3, #72	; 0x48
 800305e:	2202      	movs	r2, #2
 8003060:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(chnum)->HCCHAR;
 8003062:	78fb      	ldrb	r3, [r7, #3]
 8003064:	015a      	lsls	r2, r3, #5
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	4413      	add	r3, r2
 800306a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003072:	68bb      	ldr	r3, [r7, #8]
 8003074:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003078:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 800307a:	68bb      	ldr	r3, [r7, #8]
 800307c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003080:	60bb      	str	r3, [r7, #8]
      USBx_HC(chnum)->HCCHAR = tmpreg;
 8003082:	78fb      	ldrb	r3, [r7, #3]
 8003084:	015a      	lsls	r2, r3, #5
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	4413      	add	r3, r2
 800308a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800308e:	461a      	mov	r2, r3
 8003090:	68bb      	ldr	r3, [r7, #8]
 8003092:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8003094:	78fb      	ldrb	r3, [r7, #3]
 8003096:	015a      	lsls	r2, r3, #5
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	4413      	add	r3, r2
 800309c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80030a0:	461a      	mov	r2, r3
 80030a2:	2302      	movs	r3, #2
 80030a4:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80030a6:	78fa      	ldrb	r2, [r7, #3]
 80030a8:	6879      	ldr	r1, [r7, #4]
 80030aa:	4613      	mov	r3, r2
 80030ac:	009b      	lsls	r3, r3, #2
 80030ae:	4413      	add	r3, r2
 80030b0:	00db      	lsls	r3, r3, #3
 80030b2:	440b      	add	r3, r1
 80030b4:	3348      	adds	r3, #72	; 0x48
 80030b6:	781a      	ldrb	r2, [r3, #0]
 80030b8:	78fb      	ldrb	r3, [r7, #3]
 80030ba:	4619      	mov	r1, r3
 80030bc:	6878      	ldr	r0, [r7, #4]
 80030be:	f00f fc23 	bl	8012908 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80030c2:	bf00      	nop
 80030c4:	3714      	adds	r7, #20
 80030c6:	46bd      	mov	sp, r7
 80030c8:	bd90      	pop	{r4, r7, pc}
	...

080030cc <HCD_RXQLVL_IRQHandler>:
  * @brief  This function handles Rx Queue Level interrupt requests.
  * @param  hhcd: HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler  (HCD_HandleTypeDef *hhcd)
{
 80030cc:	b590      	push	{r4, r7, lr}
 80030ce:	b089      	sub	sp, #36	; 0x24
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	61fb      	str	r3, [r7, #28]
  uint8_t                       channelnum =0U;
 80030da:	2300      	movs	r3, #0
 80030dc:	76fb      	strb	r3, [r7, #27]
  uint32_t                      pktsts;
  uint32_t                      pktcnt; 
  uint32_t                      temp = 0U;
 80030de:	2300      	movs	r3, #0
 80030e0:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg = 0U;
 80030e2:	2300      	movs	r3, #0
 80030e4:	613b      	str	r3, [r7, #16]
  
  temp = hhcd->Instance->GRXSTSP;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	6a1b      	ldr	r3, [r3, #32]
 80030ec:	617b      	str	r3, [r7, #20]
  channelnum = temp &  USB_OTG_GRXSTSP_EPNUM;
 80030ee:	697b      	ldr	r3, [r7, #20]
 80030f0:	b2db      	uxtb	r3, r3
 80030f2:	f003 030f 	and.w	r3, r3, #15
 80030f6:	76fb      	strb	r3, [r7, #27]
  pktsts = (temp &  USB_OTG_GRXSTSP_PKTSTS) >> 17U;
 80030f8:	697b      	ldr	r3, [r7, #20]
 80030fa:	0c5b      	lsrs	r3, r3, #17
 80030fc:	f003 030f 	and.w	r3, r3, #15
 8003100:	60fb      	str	r3, [r7, #12]
  pktcnt = (temp &  USB_OTG_GRXSTSP_BCNT) >> 4U;
 8003102:	697b      	ldr	r3, [r7, #20]
 8003104:	091b      	lsrs	r3, r3, #4
 8003106:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800310a:	60bb      	str	r3, [r7, #8]
  
  switch (pktsts)
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	2b02      	cmp	r3, #2
 8003110:	d003      	beq.n	800311a <HCD_RXQLVL_IRQHandler+0x4e>
 8003112:	2b05      	cmp	r3, #5
 8003114:	f000 8087 	beq.w	8003226 <HCD_RXQLVL_IRQHandler+0x15a>
    break;
  
  case GRXSTS_PKTSTS_IN_XFER_COMP:
  case GRXSTS_PKTSTS_CH_HALTED:
  default:
    break;
 8003118:	e088      	b.n	800322c <HCD_RXQLVL_IRQHandler+0x160>
    if ((pktcnt > 0U) && (hhcd->hc[channelnum].xfer_buff != (void  *)0U))
 800311a:	68bb      	ldr	r3, [r7, #8]
 800311c:	2b00      	cmp	r3, #0
 800311e:	f000 8084 	beq.w	800322a <HCD_RXQLVL_IRQHandler+0x15e>
 8003122:	7efb      	ldrb	r3, [r7, #27]
 8003124:	6879      	ldr	r1, [r7, #4]
 8003126:	1c5a      	adds	r2, r3, #1
 8003128:	4613      	mov	r3, r2
 800312a:	009b      	lsls	r3, r3, #2
 800312c:	4413      	add	r3, r2
 800312e:	00db      	lsls	r3, r3, #3
 8003130:	440b      	add	r3, r1
 8003132:	3308      	adds	r3, #8
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	2b00      	cmp	r3, #0
 8003138:	d077      	beq.n	800322a <HCD_RXQLVL_IRQHandler+0x15e>
      USB_ReadPacket(hhcd->Instance, hhcd->hc[channelnum].xfer_buff, pktcnt);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6818      	ldr	r0, [r3, #0]
 800313e:	7efb      	ldrb	r3, [r7, #27]
 8003140:	6879      	ldr	r1, [r7, #4]
 8003142:	1c5a      	adds	r2, r3, #1
 8003144:	4613      	mov	r3, r2
 8003146:	009b      	lsls	r3, r3, #2
 8003148:	4413      	add	r3, r2
 800314a:	00db      	lsls	r3, r3, #3
 800314c:	440b      	add	r3, r1
 800314e:	3308      	adds	r3, #8
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	68ba      	ldr	r2, [r7, #8]
 8003154:	b292      	uxth	r2, r2
 8003156:	4619      	mov	r1, r3
 8003158:	f003 fa7d 	bl	8006656 <USB_ReadPacket>
      hhcd->hc[channelnum].xfer_buff += pktcnt;
 800315c:	7efc      	ldrb	r4, [r7, #27]
 800315e:	7efb      	ldrb	r3, [r7, #27]
 8003160:	6879      	ldr	r1, [r7, #4]
 8003162:	1c5a      	adds	r2, r3, #1
 8003164:	4613      	mov	r3, r2
 8003166:	009b      	lsls	r3, r3, #2
 8003168:	4413      	add	r3, r2
 800316a:	00db      	lsls	r3, r3, #3
 800316c:	440b      	add	r3, r1
 800316e:	3308      	adds	r3, #8
 8003170:	681a      	ldr	r2, [r3, #0]
 8003172:	68bb      	ldr	r3, [r7, #8]
 8003174:	18d1      	adds	r1, r2, r3
 8003176:	6878      	ldr	r0, [r7, #4]
 8003178:	1c62      	adds	r2, r4, #1
 800317a:	4613      	mov	r3, r2
 800317c:	009b      	lsls	r3, r3, #2
 800317e:	4413      	add	r3, r2
 8003180:	00db      	lsls	r3, r3, #3
 8003182:	4403      	add	r3, r0
 8003184:	3308      	adds	r3, #8
 8003186:	6019      	str	r1, [r3, #0]
      hhcd->hc[channelnum].xfer_count  += pktcnt;
 8003188:	7efa      	ldrb	r2, [r7, #27]
 800318a:	7ef9      	ldrb	r1, [r7, #27]
 800318c:	6878      	ldr	r0, [r7, #4]
 800318e:	460b      	mov	r3, r1
 8003190:	009b      	lsls	r3, r3, #2
 8003192:	440b      	add	r3, r1
 8003194:	00db      	lsls	r3, r3, #3
 8003196:	4403      	add	r3, r0
 8003198:	3338      	adds	r3, #56	; 0x38
 800319a:	6819      	ldr	r1, [r3, #0]
 800319c:	68bb      	ldr	r3, [r7, #8]
 800319e:	4419      	add	r1, r3
 80031a0:	6878      	ldr	r0, [r7, #4]
 80031a2:	4613      	mov	r3, r2
 80031a4:	009b      	lsls	r3, r3, #2
 80031a6:	4413      	add	r3, r2
 80031a8:	00db      	lsls	r3, r3, #3
 80031aa:	4403      	add	r3, r0
 80031ac:	3338      	adds	r3, #56	; 0x38
 80031ae:	6019      	str	r1, [r3, #0]
      if((USBx_HC(channelnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) > 0U)
 80031b0:	7efb      	ldrb	r3, [r7, #27]
 80031b2:	015a      	lsls	r2, r3, #5
 80031b4:	69fb      	ldr	r3, [r7, #28]
 80031b6:	4413      	add	r3, r2
 80031b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80031bc:	691a      	ldr	r2, [r3, #16]
 80031be:	4b1d      	ldr	r3, [pc, #116]	; (8003234 <HCD_RXQLVL_IRQHandler+0x168>)
 80031c0:	4013      	ands	r3, r2
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d031      	beq.n	800322a <HCD_RXQLVL_IRQHandler+0x15e>
        tmpreg = USBx_HC(channelnum)->HCCHAR;
 80031c6:	7efb      	ldrb	r3, [r7, #27]
 80031c8:	015a      	lsls	r2, r3, #5
 80031ca:	69fb      	ldr	r3, [r7, #28]
 80031cc:	4413      	add	r3, r2
 80031ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80031d6:	693b      	ldr	r3, [r7, #16]
 80031d8:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80031dc:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80031de:	693b      	ldr	r3, [r7, #16]
 80031e0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80031e4:	613b      	str	r3, [r7, #16]
        USBx_HC(channelnum)->HCCHAR = tmpreg;
 80031e6:	7efb      	ldrb	r3, [r7, #27]
 80031e8:	015a      	lsls	r2, r3, #5
 80031ea:	69fb      	ldr	r3, [r7, #28]
 80031ec:	4413      	add	r3, r2
 80031ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80031f2:	461a      	mov	r2, r3
 80031f4:	693b      	ldr	r3, [r7, #16]
 80031f6:	6013      	str	r3, [r2, #0]
        hhcd->hc[channelnum].toggle_in ^= 1U;
 80031f8:	7efa      	ldrb	r2, [r7, #27]
 80031fa:	7ef9      	ldrb	r1, [r7, #27]
 80031fc:	6878      	ldr	r0, [r7, #4]
 80031fe:	460b      	mov	r3, r1
 8003200:	009b      	lsls	r3, r3, #2
 8003202:	440b      	add	r3, r1
 8003204:	00db      	lsls	r3, r3, #3
 8003206:	4403      	add	r3, r0
 8003208:	333c      	adds	r3, #60	; 0x3c
 800320a:	781b      	ldrb	r3, [r3, #0]
 800320c:	f083 0301 	eor.w	r3, r3, #1
 8003210:	b2d8      	uxtb	r0, r3
 8003212:	6879      	ldr	r1, [r7, #4]
 8003214:	4613      	mov	r3, r2
 8003216:	009b      	lsls	r3, r3, #2
 8003218:	4413      	add	r3, r2
 800321a:	00db      	lsls	r3, r3, #3
 800321c:	440b      	add	r3, r1
 800321e:	333c      	adds	r3, #60	; 0x3c
 8003220:	4602      	mov	r2, r0
 8003222:	701a      	strb	r2, [r3, #0]
    break;
 8003224:	e001      	b.n	800322a <HCD_RXQLVL_IRQHandler+0x15e>
    break;
 8003226:	bf00      	nop
 8003228:	e000      	b.n	800322c <HCD_RXQLVL_IRQHandler+0x160>
    break;
 800322a:	bf00      	nop
  }
}
 800322c:	bf00      	nop
 800322e:	3724      	adds	r7, #36	; 0x24
 8003230:	46bd      	mov	sp, r7
 8003232:	bd90      	pop	{r4, r7, pc}
 8003234:	1ff80000 	.word	0x1ff80000

08003238 <HCD_Port_IRQHandler>:
  * @brief  This function handles Host Port interrupt requests.
  * @param  hhcd: HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler (HCD_HandleTypeDef *hhcd)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b086      	sub	sp, #24
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;  
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	617b      	str	r3, [r7, #20]
  __IO uint32_t hprt0 = 0, hprt0_dup = 0U;
 8003246:	2300      	movs	r3, #0
 8003248:	613b      	str	r3, [r7, #16]
 800324a:	2300      	movs	r3, #0
 800324c:	60fb      	str	r3, [r7, #12]
  
  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 800324e:	697b      	ldr	r3, [r7, #20]
 8003250:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	613b      	str	r3, [r7, #16]
  hprt0_dup = USBx_HPRT0;
 8003258:	697b      	ldr	r3, [r7, #20]
 800325a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	60fb      	str	r3, [r7, #12]
  
  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |\
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8003268:	60fb      	str	r3, [r7, #12]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG );
  
  /* Check whether Port Connect Detected */
  if((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 800326a:	693b      	ldr	r3, [r7, #16]
 800326c:	f003 0302 	and.w	r3, r3, #2
 8003270:	2b02      	cmp	r3, #2
 8003272:	d113      	bne.n	800329c <HCD_Port_IRQHandler+0x64>
  {
    if((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8003274:	693b      	ldr	r3, [r7, #16]
 8003276:	f003 0301 	and.w	r3, r3, #1
 800327a:	2b01      	cmp	r3, #1
 800327c:	d10a      	bne.n	8003294 <HCD_Port_IRQHandler+0x5c>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	687a      	ldr	r2, [r7, #4]
 8003284:	6812      	ldr	r2, [r2, #0]
 8003286:	6992      	ldr	r2, [r2, #24]
 8003288:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 800328c:	619a      	str	r2, [r3, #24]
      HAL_HCD_Connect_Callback(hhcd);
 800328e:	6878      	ldr	r0, [r7, #4]
 8003290:	f00f fb1e 	bl	80128d0 <HAL_HCD_Connect_Callback>
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	f043 0302 	orr.w	r3, r3, #2
 800329a:	60fb      	str	r3, [r7, #12]
  }
  
  /* Check whether Port Enable Changed */
  if((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 800329c:	693b      	ldr	r3, [r7, #16]
 800329e:	f003 0308 	and.w	r3, r3, #8
 80032a2:	2b08      	cmp	r3, #8
 80032a4:	d132      	bne.n	800330c <HCD_Port_IRQHandler+0xd4>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	f043 0308 	orr.w	r3, r3, #8
 80032ac:	60fb      	str	r3, [r7, #12]
    
    if((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80032ae:	693b      	ldr	r3, [r7, #16]
 80032b0:	f003 0304 	and.w	r3, r3, #4
 80032b4:	2b04      	cmp	r3, #4
 80032b6:	d116      	bne.n	80032e6 <HCD_Port_IRQHandler+0xae>
    {
      if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17U))
 80032b8:	693b      	ldr	r3, [r7, #16]
 80032ba:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 80032be:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80032c2:	d106      	bne.n	80032d2 <HCD_Port_IRQHandler+0x9a>
      {
        USB_InitFSLSPClkSel(hhcd->Instance ,HCFG_6_MHZ );
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	2102      	movs	r1, #2
 80032ca:	4618      	mov	r0, r3
 80032cc:	f003 faa4 	bl	8006818 <USB_InitFSLSPClkSel>
 80032d0:	e005      	b.n	80032de <HCD_Port_IRQHandler+0xa6>
      }
      else
      {
        USB_InitFSLSPClkSel(hhcd->Instance ,HCFG_48_MHZ );
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	2101      	movs	r1, #1
 80032d8:	4618      	mov	r0, r3
 80032da:	f003 fa9d 	bl	8006818 <USB_InitFSLSPClkSel>
      }
      HAL_HCD_Connect_Callback(hhcd);
 80032de:	6878      	ldr	r0, [r7, #4]
 80032e0:	f00f faf6 	bl	80128d0 <HAL_HCD_Connect_Callback>
 80032e4:	e012      	b.n	800330c <HCD_Port_IRQHandler+0xd4>
    }
    else
    {
      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |\
 80032e6:	697b      	ldr	r3, [r7, #20]
 80032e8:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80032ec:	461a      	mov	r2, r3
 80032ee:	697b      	ldr	r3, [r7, #20]
 80032f0:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80032fa:	6013      	str	r3, [r2, #0]
        USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG );
      
      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT); 
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	687a      	ldr	r2, [r7, #4]
 8003302:	6812      	ldr	r2, [r2, #0]
 8003304:	6992      	ldr	r2, [r2, #24]
 8003306:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 800330a:	619a      	str	r2, [r3, #24]
    }
  }
  
  /* Check For an over current */
  if((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 800330c:	693b      	ldr	r3, [r7, #16]
 800330e:	f003 0320 	and.w	r3, r3, #32
 8003312:	2b20      	cmp	r3, #32
 8003314:	d103      	bne.n	800331e <HCD_Port_IRQHandler+0xe6>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	f043 0320 	orr.w	r3, r3, #32
 800331c:	60fb      	str	r3, [r7, #12]
  }
  
  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 800331e:	697b      	ldr	r3, [r7, #20]
 8003320:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003324:	461a      	mov	r2, r3
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	6013      	str	r3, [r2, #0]
}
 800332a:	bf00      	nop
 800332c:	3718      	adds	r7, #24
 800332e:	46bd      	mov	sp, r7
 8003330:	bd80      	pop	{r7, pc}
	...

08003334 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003334:	b480      	push	{r7}
 8003336:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8003338:	4b03      	ldr	r3, [pc, #12]	; (8003348 <HAL_PWR_EnableBkUpAccess+0x14>)
 800333a:	2201      	movs	r2, #1
 800333c:	601a      	str	r2, [r3, #0]
}
 800333e:	bf00      	nop
 8003340:	46bd      	mov	sp, r7
 8003342:	bc80      	pop	{r7}
 8003344:	4770      	bx	lr
 8003346:	bf00      	nop
 8003348:	420e0020 	.word	0x420e0020

0800334c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b086      	sub	sp, #24
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 8003354:	2300      	movs	r3, #0
 8003356:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f003 0301 	and.w	r3, r3, #1
 8003360:	2b00      	cmp	r3, #0
 8003362:	f000 8087 	beq.w	8003474 <HAL_RCC_OscConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003366:	4b92      	ldr	r3, [pc, #584]	; (80035b0 <HAL_RCC_OscConfig+0x264>)
 8003368:	685b      	ldr	r3, [r3, #4]
 800336a:	f003 030c 	and.w	r3, r3, #12
 800336e:	2b04      	cmp	r3, #4
 8003370:	d00c      	beq.n	800338c <HAL_RCC_OscConfig+0x40>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003372:	4b8f      	ldr	r3, [pc, #572]	; (80035b0 <HAL_RCC_OscConfig+0x264>)
 8003374:	685b      	ldr	r3, [r3, #4]
 8003376:	f003 030c 	and.w	r3, r3, #12
 800337a:	2b08      	cmp	r3, #8
 800337c:	d112      	bne.n	80033a4 <HAL_RCC_OscConfig+0x58>
 800337e:	4b8c      	ldr	r3, [pc, #560]	; (80035b0 <HAL_RCC_OscConfig+0x264>)
 8003380:	685b      	ldr	r3, [r3, #4]
 8003382:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003386:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800338a:	d10b      	bne.n	80033a4 <HAL_RCC_OscConfig+0x58>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800338c:	4b88      	ldr	r3, [pc, #544]	; (80035b0 <HAL_RCC_OscConfig+0x264>)
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003394:	2b00      	cmp	r3, #0
 8003396:	d06c      	beq.n	8003472 <HAL_RCC_OscConfig+0x126>
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	689b      	ldr	r3, [r3, #8]
 800339c:	2b00      	cmp	r3, #0
 800339e:	d168      	bne.n	8003472 <HAL_RCC_OscConfig+0x126>
      {
        return HAL_ERROR;
 80033a0:	2301      	movs	r3, #1
 80033a2:	e2c5      	b.n	8003930 <HAL_RCC_OscConfig+0x5e4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	689b      	ldr	r3, [r3, #8]
 80033a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80033ac:	d106      	bne.n	80033bc <HAL_RCC_OscConfig+0x70>
 80033ae:	4a80      	ldr	r2, [pc, #512]	; (80035b0 <HAL_RCC_OscConfig+0x264>)
 80033b0:	4b7f      	ldr	r3, [pc, #508]	; (80035b0 <HAL_RCC_OscConfig+0x264>)
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80033b8:	6013      	str	r3, [r2, #0]
 80033ba:	e02e      	b.n	800341a <HAL_RCC_OscConfig+0xce>
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	689b      	ldr	r3, [r3, #8]
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d10c      	bne.n	80033de <HAL_RCC_OscConfig+0x92>
 80033c4:	4a7a      	ldr	r2, [pc, #488]	; (80035b0 <HAL_RCC_OscConfig+0x264>)
 80033c6:	4b7a      	ldr	r3, [pc, #488]	; (80035b0 <HAL_RCC_OscConfig+0x264>)
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80033ce:	6013      	str	r3, [r2, #0]
 80033d0:	4a77      	ldr	r2, [pc, #476]	; (80035b0 <HAL_RCC_OscConfig+0x264>)
 80033d2:	4b77      	ldr	r3, [pc, #476]	; (80035b0 <HAL_RCC_OscConfig+0x264>)
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80033da:	6013      	str	r3, [r2, #0]
 80033dc:	e01d      	b.n	800341a <HAL_RCC_OscConfig+0xce>
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	689b      	ldr	r3, [r3, #8]
 80033e2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80033e6:	d10c      	bne.n	8003402 <HAL_RCC_OscConfig+0xb6>
 80033e8:	4a71      	ldr	r2, [pc, #452]	; (80035b0 <HAL_RCC_OscConfig+0x264>)
 80033ea:	4b71      	ldr	r3, [pc, #452]	; (80035b0 <HAL_RCC_OscConfig+0x264>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80033f2:	6013      	str	r3, [r2, #0]
 80033f4:	4a6e      	ldr	r2, [pc, #440]	; (80035b0 <HAL_RCC_OscConfig+0x264>)
 80033f6:	4b6e      	ldr	r3, [pc, #440]	; (80035b0 <HAL_RCC_OscConfig+0x264>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80033fe:	6013      	str	r3, [r2, #0]
 8003400:	e00b      	b.n	800341a <HAL_RCC_OscConfig+0xce>
 8003402:	4a6b      	ldr	r2, [pc, #428]	; (80035b0 <HAL_RCC_OscConfig+0x264>)
 8003404:	4b6a      	ldr	r3, [pc, #424]	; (80035b0 <HAL_RCC_OscConfig+0x264>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800340c:	6013      	str	r3, [r2, #0]
 800340e:	4a68      	ldr	r2, [pc, #416]	; (80035b0 <HAL_RCC_OscConfig+0x264>)
 8003410:	4b67      	ldr	r3, [pc, #412]	; (80035b0 <HAL_RCC_OscConfig+0x264>)
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003418:	6013      	str	r3, [r2, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	689b      	ldr	r3, [r3, #8]
 800341e:	2b00      	cmp	r3, #0
 8003420:	d013      	beq.n	800344a <HAL_RCC_OscConfig+0xfe>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003422:	f7fd fd33 	bl	8000e8c <HAL_GetTick>
 8003426:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003428:	e008      	b.n	800343c <HAL_RCC_OscConfig+0xf0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800342a:	f7fd fd2f 	bl	8000e8c <HAL_GetTick>
 800342e:	4602      	mov	r2, r0
 8003430:	693b      	ldr	r3, [r7, #16]
 8003432:	1ad3      	subs	r3, r2, r3
 8003434:	2b64      	cmp	r3, #100	; 0x64
 8003436:	d901      	bls.n	800343c <HAL_RCC_OscConfig+0xf0>
          {
            return HAL_TIMEOUT;
 8003438:	2303      	movs	r3, #3
 800343a:	e279      	b.n	8003930 <HAL_RCC_OscConfig+0x5e4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800343c:	4b5c      	ldr	r3, [pc, #368]	; (80035b0 <HAL_RCC_OscConfig+0x264>)
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003444:	2b00      	cmp	r3, #0
 8003446:	d0f0      	beq.n	800342a <HAL_RCC_OscConfig+0xde>
 8003448:	e014      	b.n	8003474 <HAL_RCC_OscConfig+0x128>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800344a:	f7fd fd1f 	bl	8000e8c <HAL_GetTick>
 800344e:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003450:	e008      	b.n	8003464 <HAL_RCC_OscConfig+0x118>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003452:	f7fd fd1b 	bl	8000e8c <HAL_GetTick>
 8003456:	4602      	mov	r2, r0
 8003458:	693b      	ldr	r3, [r7, #16]
 800345a:	1ad3      	subs	r3, r2, r3
 800345c:	2b64      	cmp	r3, #100	; 0x64
 800345e:	d901      	bls.n	8003464 <HAL_RCC_OscConfig+0x118>
          {
            return HAL_TIMEOUT;
 8003460:	2303      	movs	r3, #3
 8003462:	e265      	b.n	8003930 <HAL_RCC_OscConfig+0x5e4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003464:	4b52      	ldr	r3, [pc, #328]	; (80035b0 <HAL_RCC_OscConfig+0x264>)
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800346c:	2b00      	cmp	r3, #0
 800346e:	d1f0      	bne.n	8003452 <HAL_RCC_OscConfig+0x106>
 8003470:	e000      	b.n	8003474 <HAL_RCC_OscConfig+0x128>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003472:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f003 0302 	and.w	r3, r3, #2
 800347c:	2b00      	cmp	r3, #0
 800347e:	d063      	beq.n	8003548 <HAL_RCC_OscConfig+0x1fc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003480:	4b4b      	ldr	r3, [pc, #300]	; (80035b0 <HAL_RCC_OscConfig+0x264>)
 8003482:	685b      	ldr	r3, [r3, #4]
 8003484:	f003 030c 	and.w	r3, r3, #12
 8003488:	2b00      	cmp	r3, #0
 800348a:	d00b      	beq.n	80034a4 <HAL_RCC_OscConfig+0x158>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800348c:	4b48      	ldr	r3, [pc, #288]	; (80035b0 <HAL_RCC_OscConfig+0x264>)
 800348e:	685b      	ldr	r3, [r3, #4]
 8003490:	f003 030c 	and.w	r3, r3, #12
 8003494:	2b08      	cmp	r3, #8
 8003496:	d11c      	bne.n	80034d2 <HAL_RCC_OscConfig+0x186>
 8003498:	4b45      	ldr	r3, [pc, #276]	; (80035b0 <HAL_RCC_OscConfig+0x264>)
 800349a:	685b      	ldr	r3, [r3, #4]
 800349c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d116      	bne.n	80034d2 <HAL_RCC_OscConfig+0x186>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80034a4:	4b42      	ldr	r3, [pc, #264]	; (80035b0 <HAL_RCC_OscConfig+0x264>)
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f003 0302 	and.w	r3, r3, #2
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d005      	beq.n	80034bc <HAL_RCC_OscConfig+0x170>
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	695b      	ldr	r3, [r3, #20]
 80034b4:	2b01      	cmp	r3, #1
 80034b6:	d001      	beq.n	80034bc <HAL_RCC_OscConfig+0x170>
      {
        return HAL_ERROR;
 80034b8:	2301      	movs	r3, #1
 80034ba:	e239      	b.n	8003930 <HAL_RCC_OscConfig+0x5e4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034bc:	493c      	ldr	r1, [pc, #240]	; (80035b0 <HAL_RCC_OscConfig+0x264>)
 80034be:	4b3c      	ldr	r3, [pc, #240]	; (80035b0 <HAL_RCC_OscConfig+0x264>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	699b      	ldr	r3, [r3, #24]
 80034ca:	00db      	lsls	r3, r3, #3
 80034cc:	4313      	orrs	r3, r2
 80034ce:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80034d0:	e03a      	b.n	8003548 <HAL_RCC_OscConfig+0x1fc>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	695b      	ldr	r3, [r3, #20]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d020      	beq.n	800351c <HAL_RCC_OscConfig+0x1d0>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80034da:	4b36      	ldr	r3, [pc, #216]	; (80035b4 <HAL_RCC_OscConfig+0x268>)
 80034dc:	2201      	movs	r2, #1
 80034de:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034e0:	f7fd fcd4 	bl	8000e8c <HAL_GetTick>
 80034e4:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034e6:	e008      	b.n	80034fa <HAL_RCC_OscConfig+0x1ae>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80034e8:	f7fd fcd0 	bl	8000e8c <HAL_GetTick>
 80034ec:	4602      	mov	r2, r0
 80034ee:	693b      	ldr	r3, [r7, #16]
 80034f0:	1ad3      	subs	r3, r2, r3
 80034f2:	2b02      	cmp	r3, #2
 80034f4:	d901      	bls.n	80034fa <HAL_RCC_OscConfig+0x1ae>
          {
            return HAL_TIMEOUT;
 80034f6:	2303      	movs	r3, #3
 80034f8:	e21a      	b.n	8003930 <HAL_RCC_OscConfig+0x5e4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034fa:	4b2d      	ldr	r3, [pc, #180]	; (80035b0 <HAL_RCC_OscConfig+0x264>)
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f003 0302 	and.w	r3, r3, #2
 8003502:	2b00      	cmp	r3, #0
 8003504:	d0f0      	beq.n	80034e8 <HAL_RCC_OscConfig+0x19c>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003506:	492a      	ldr	r1, [pc, #168]	; (80035b0 <HAL_RCC_OscConfig+0x264>)
 8003508:	4b29      	ldr	r3, [pc, #164]	; (80035b0 <HAL_RCC_OscConfig+0x264>)
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	699b      	ldr	r3, [r3, #24]
 8003514:	00db      	lsls	r3, r3, #3
 8003516:	4313      	orrs	r3, r2
 8003518:	600b      	str	r3, [r1, #0]
 800351a:	e015      	b.n	8003548 <HAL_RCC_OscConfig+0x1fc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800351c:	4b25      	ldr	r3, [pc, #148]	; (80035b4 <HAL_RCC_OscConfig+0x268>)
 800351e:	2200      	movs	r2, #0
 8003520:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003522:	f7fd fcb3 	bl	8000e8c <HAL_GetTick>
 8003526:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003528:	e008      	b.n	800353c <HAL_RCC_OscConfig+0x1f0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800352a:	f7fd fcaf 	bl	8000e8c <HAL_GetTick>
 800352e:	4602      	mov	r2, r0
 8003530:	693b      	ldr	r3, [r7, #16]
 8003532:	1ad3      	subs	r3, r2, r3
 8003534:	2b02      	cmp	r3, #2
 8003536:	d901      	bls.n	800353c <HAL_RCC_OscConfig+0x1f0>
          {
            return HAL_TIMEOUT;
 8003538:	2303      	movs	r3, #3
 800353a:	e1f9      	b.n	8003930 <HAL_RCC_OscConfig+0x5e4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800353c:	4b1c      	ldr	r3, [pc, #112]	; (80035b0 <HAL_RCC_OscConfig+0x264>)
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f003 0302 	and.w	r3, r3, #2
 8003544:	2b00      	cmp	r3, #0
 8003546:	d1f0      	bne.n	800352a <HAL_RCC_OscConfig+0x1de>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f003 0308 	and.w	r3, r3, #8
 8003550:	2b00      	cmp	r3, #0
 8003552:	d039      	beq.n	80035c8 <HAL_RCC_OscConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	69db      	ldr	r3, [r3, #28]
 8003558:	2b00      	cmp	r3, #0
 800355a:	d019      	beq.n	8003590 <HAL_RCC_OscConfig+0x244>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800355c:	4b16      	ldr	r3, [pc, #88]	; (80035b8 <HAL_RCC_OscConfig+0x26c>)
 800355e:	2201      	movs	r2, #1
 8003560:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003562:	f7fd fc93 	bl	8000e8c <HAL_GetTick>
 8003566:	6138      	str	r0, [r7, #16]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003568:	e008      	b.n	800357c <HAL_RCC_OscConfig+0x230>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800356a:	f7fd fc8f 	bl	8000e8c <HAL_GetTick>
 800356e:	4602      	mov	r2, r0
 8003570:	693b      	ldr	r3, [r7, #16]
 8003572:	1ad3      	subs	r3, r2, r3
 8003574:	2b02      	cmp	r3, #2
 8003576:	d901      	bls.n	800357c <HAL_RCC_OscConfig+0x230>
        {
          return HAL_TIMEOUT;
 8003578:	2303      	movs	r3, #3
 800357a:	e1d9      	b.n	8003930 <HAL_RCC_OscConfig+0x5e4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800357c:	4b0c      	ldr	r3, [pc, #48]	; (80035b0 <HAL_RCC_OscConfig+0x264>)
 800357e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003580:	f003 0302 	and.w	r3, r3, #2
 8003584:	2b00      	cmp	r3, #0
 8003586:	d0f0      	beq.n	800356a <HAL_RCC_OscConfig+0x21e>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
          should be added.*/
      RCC_Delay(1);
 8003588:	2001      	movs	r0, #1
 800358a:	f000 fbc5 	bl	8003d18 <RCC_Delay>
 800358e:	e01b      	b.n	80035c8 <HAL_RCC_OscConfig+0x27c>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003590:	4b09      	ldr	r3, [pc, #36]	; (80035b8 <HAL_RCC_OscConfig+0x26c>)
 8003592:	2200      	movs	r2, #0
 8003594:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003596:	f7fd fc79 	bl	8000e8c <HAL_GetTick>
 800359a:	6138      	str	r0, [r7, #16]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800359c:	e00e      	b.n	80035bc <HAL_RCC_OscConfig+0x270>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800359e:	f7fd fc75 	bl	8000e8c <HAL_GetTick>
 80035a2:	4602      	mov	r2, r0
 80035a4:	693b      	ldr	r3, [r7, #16]
 80035a6:	1ad3      	subs	r3, r2, r3
 80035a8:	2b02      	cmp	r3, #2
 80035aa:	d907      	bls.n	80035bc <HAL_RCC_OscConfig+0x270>
        {
          return HAL_TIMEOUT;
 80035ac:	2303      	movs	r3, #3
 80035ae:	e1bf      	b.n	8003930 <HAL_RCC_OscConfig+0x5e4>
 80035b0:	40021000 	.word	0x40021000
 80035b4:	42420000 	.word	0x42420000
 80035b8:	42420480 	.word	0x42420480
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80035bc:	4b9b      	ldr	r3, [pc, #620]	; (800382c <HAL_RCC_OscConfig+0x4e0>)
 80035be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035c0:	f003 0302 	and.w	r3, r3, #2
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d1ea      	bne.n	800359e <HAL_RCC_OscConfig+0x252>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f003 0304 	and.w	r3, r3, #4
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	f000 80a6 	beq.w	8003722 <HAL_RCC_OscConfig+0x3d6>
  {
    FlagStatus       pwrclkchanged = RESET;
 80035d6:	2300      	movs	r3, #0
 80035d8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80035da:	4b94      	ldr	r3, [pc, #592]	; (800382c <HAL_RCC_OscConfig+0x4e0>)
 80035dc:	69db      	ldr	r3, [r3, #28]
 80035de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d10d      	bne.n	8003602 <HAL_RCC_OscConfig+0x2b6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80035e6:	4a91      	ldr	r2, [pc, #580]	; (800382c <HAL_RCC_OscConfig+0x4e0>)
 80035e8:	4b90      	ldr	r3, [pc, #576]	; (800382c <HAL_RCC_OscConfig+0x4e0>)
 80035ea:	69db      	ldr	r3, [r3, #28]
 80035ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80035f0:	61d3      	str	r3, [r2, #28]
 80035f2:	4b8e      	ldr	r3, [pc, #568]	; (800382c <HAL_RCC_OscConfig+0x4e0>)
 80035f4:	69db      	ldr	r3, [r3, #28]
 80035f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035fa:	60fb      	str	r3, [r7, #12]
 80035fc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80035fe:	2301      	movs	r3, #1
 8003600:	75fb      	strb	r3, [r7, #23]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003602:	4b8b      	ldr	r3, [pc, #556]	; (8003830 <HAL_RCC_OscConfig+0x4e4>)
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800360a:	2b00      	cmp	r3, #0
 800360c:	d118      	bne.n	8003640 <HAL_RCC_OscConfig+0x2f4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800360e:	4a88      	ldr	r2, [pc, #544]	; (8003830 <HAL_RCC_OscConfig+0x4e4>)
 8003610:	4b87      	ldr	r3, [pc, #540]	; (8003830 <HAL_RCC_OscConfig+0x4e4>)
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003618:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800361a:	f7fd fc37 	bl	8000e8c <HAL_GetTick>
 800361e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003620:	e008      	b.n	8003634 <HAL_RCC_OscConfig+0x2e8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003622:	f7fd fc33 	bl	8000e8c <HAL_GetTick>
 8003626:	4602      	mov	r2, r0
 8003628:	693b      	ldr	r3, [r7, #16]
 800362a:	1ad3      	subs	r3, r2, r3
 800362c:	2b64      	cmp	r3, #100	; 0x64
 800362e:	d901      	bls.n	8003634 <HAL_RCC_OscConfig+0x2e8>
        {
          return HAL_TIMEOUT;
 8003630:	2303      	movs	r3, #3
 8003632:	e17d      	b.n	8003930 <HAL_RCC_OscConfig+0x5e4>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003634:	4b7e      	ldr	r3, [pc, #504]	; (8003830 <HAL_RCC_OscConfig+0x4e4>)
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800363c:	2b00      	cmp	r3, #0
 800363e:	d0f0      	beq.n	8003622 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	691b      	ldr	r3, [r3, #16]
 8003644:	2b01      	cmp	r3, #1
 8003646:	d106      	bne.n	8003656 <HAL_RCC_OscConfig+0x30a>
 8003648:	4a78      	ldr	r2, [pc, #480]	; (800382c <HAL_RCC_OscConfig+0x4e0>)
 800364a:	4b78      	ldr	r3, [pc, #480]	; (800382c <HAL_RCC_OscConfig+0x4e0>)
 800364c:	6a1b      	ldr	r3, [r3, #32]
 800364e:	f043 0301 	orr.w	r3, r3, #1
 8003652:	6213      	str	r3, [r2, #32]
 8003654:	e02d      	b.n	80036b2 <HAL_RCC_OscConfig+0x366>
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	691b      	ldr	r3, [r3, #16]
 800365a:	2b00      	cmp	r3, #0
 800365c:	d10c      	bne.n	8003678 <HAL_RCC_OscConfig+0x32c>
 800365e:	4a73      	ldr	r2, [pc, #460]	; (800382c <HAL_RCC_OscConfig+0x4e0>)
 8003660:	4b72      	ldr	r3, [pc, #456]	; (800382c <HAL_RCC_OscConfig+0x4e0>)
 8003662:	6a1b      	ldr	r3, [r3, #32]
 8003664:	f023 0301 	bic.w	r3, r3, #1
 8003668:	6213      	str	r3, [r2, #32]
 800366a:	4a70      	ldr	r2, [pc, #448]	; (800382c <HAL_RCC_OscConfig+0x4e0>)
 800366c:	4b6f      	ldr	r3, [pc, #444]	; (800382c <HAL_RCC_OscConfig+0x4e0>)
 800366e:	6a1b      	ldr	r3, [r3, #32]
 8003670:	f023 0304 	bic.w	r3, r3, #4
 8003674:	6213      	str	r3, [r2, #32]
 8003676:	e01c      	b.n	80036b2 <HAL_RCC_OscConfig+0x366>
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	691b      	ldr	r3, [r3, #16]
 800367c:	2b05      	cmp	r3, #5
 800367e:	d10c      	bne.n	800369a <HAL_RCC_OscConfig+0x34e>
 8003680:	4a6a      	ldr	r2, [pc, #424]	; (800382c <HAL_RCC_OscConfig+0x4e0>)
 8003682:	4b6a      	ldr	r3, [pc, #424]	; (800382c <HAL_RCC_OscConfig+0x4e0>)
 8003684:	6a1b      	ldr	r3, [r3, #32]
 8003686:	f043 0304 	orr.w	r3, r3, #4
 800368a:	6213      	str	r3, [r2, #32]
 800368c:	4a67      	ldr	r2, [pc, #412]	; (800382c <HAL_RCC_OscConfig+0x4e0>)
 800368e:	4b67      	ldr	r3, [pc, #412]	; (800382c <HAL_RCC_OscConfig+0x4e0>)
 8003690:	6a1b      	ldr	r3, [r3, #32]
 8003692:	f043 0301 	orr.w	r3, r3, #1
 8003696:	6213      	str	r3, [r2, #32]
 8003698:	e00b      	b.n	80036b2 <HAL_RCC_OscConfig+0x366>
 800369a:	4a64      	ldr	r2, [pc, #400]	; (800382c <HAL_RCC_OscConfig+0x4e0>)
 800369c:	4b63      	ldr	r3, [pc, #396]	; (800382c <HAL_RCC_OscConfig+0x4e0>)
 800369e:	6a1b      	ldr	r3, [r3, #32]
 80036a0:	f023 0301 	bic.w	r3, r3, #1
 80036a4:	6213      	str	r3, [r2, #32]
 80036a6:	4a61      	ldr	r2, [pc, #388]	; (800382c <HAL_RCC_OscConfig+0x4e0>)
 80036a8:	4b60      	ldr	r3, [pc, #384]	; (800382c <HAL_RCC_OscConfig+0x4e0>)
 80036aa:	6a1b      	ldr	r3, [r3, #32]
 80036ac:	f023 0304 	bic.w	r3, r3, #4
 80036b0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	691b      	ldr	r3, [r3, #16]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d015      	beq.n	80036e6 <HAL_RCC_OscConfig+0x39a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036ba:	f7fd fbe7 	bl	8000e8c <HAL_GetTick>
 80036be:	6138      	str	r0, [r7, #16]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036c0:	e00a      	b.n	80036d8 <HAL_RCC_OscConfig+0x38c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80036c2:	f7fd fbe3 	bl	8000e8c <HAL_GetTick>
 80036c6:	4602      	mov	r2, r0
 80036c8:	693b      	ldr	r3, [r7, #16]
 80036ca:	1ad3      	subs	r3, r2, r3
 80036cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80036d0:	4293      	cmp	r3, r2
 80036d2:	d901      	bls.n	80036d8 <HAL_RCC_OscConfig+0x38c>
        {
          return HAL_TIMEOUT;
 80036d4:	2303      	movs	r3, #3
 80036d6:	e12b      	b.n	8003930 <HAL_RCC_OscConfig+0x5e4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036d8:	4b54      	ldr	r3, [pc, #336]	; (800382c <HAL_RCC_OscConfig+0x4e0>)
 80036da:	6a1b      	ldr	r3, [r3, #32]
 80036dc:	f003 0302 	and.w	r3, r3, #2
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d0ee      	beq.n	80036c2 <HAL_RCC_OscConfig+0x376>
 80036e4:	e014      	b.n	8003710 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036e6:	f7fd fbd1 	bl	8000e8c <HAL_GetTick>
 80036ea:	6138      	str	r0, [r7, #16]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80036ec:	e00a      	b.n	8003704 <HAL_RCC_OscConfig+0x3b8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80036ee:	f7fd fbcd 	bl	8000e8c <HAL_GetTick>
 80036f2:	4602      	mov	r2, r0
 80036f4:	693b      	ldr	r3, [r7, #16]
 80036f6:	1ad3      	subs	r3, r2, r3
 80036f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80036fc:	4293      	cmp	r3, r2
 80036fe:	d901      	bls.n	8003704 <HAL_RCC_OscConfig+0x3b8>
        {
          return HAL_TIMEOUT;
 8003700:	2303      	movs	r3, #3
 8003702:	e115      	b.n	8003930 <HAL_RCC_OscConfig+0x5e4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003704:	4b49      	ldr	r3, [pc, #292]	; (800382c <HAL_RCC_OscConfig+0x4e0>)
 8003706:	6a1b      	ldr	r3, [r3, #32]
 8003708:	f003 0302 	and.w	r3, r3, #2
 800370c:	2b00      	cmp	r3, #0
 800370e:	d1ee      	bne.n	80036ee <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003710:	7dfb      	ldrb	r3, [r7, #23]
 8003712:	2b01      	cmp	r3, #1
 8003714:	d105      	bne.n	8003722 <HAL_RCC_OscConfig+0x3d6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003716:	4a45      	ldr	r2, [pc, #276]	; (800382c <HAL_RCC_OscConfig+0x4e0>)
 8003718:	4b44      	ldr	r3, [pc, #272]	; (800382c <HAL_RCC_OscConfig+0x4e0>)
 800371a:	69db      	ldr	r3, [r3, #28]
 800371c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003720:	61d3      	str	r3, [r2, #28]

#if defined(RCC_CR_PLL2ON)
  /*-------------------------------- PLL2 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL2(RCC_OscInitStruct->PLL2.PLL2State));
  if ((RCC_OscInitStruct->PLL2.PLL2State) != RCC_PLL2_NONE)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003726:	2b00      	cmp	r3, #0
 8003728:	f000 808c 	beq.w	8003844 <HAL_RCC_OscConfig+0x4f8>
  {
    /* This bit can not be cleared if the PLL2 clock is used indirectly as system 
      clock (i.e. it is used as PLL clock entry that is used as system clock). */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 800372c:	4b3f      	ldr	r3, [pc, #252]	; (800382c <HAL_RCC_OscConfig+0x4e0>)
 800372e:	685b      	ldr	r3, [r3, #4]
 8003730:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003734:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003738:	d10e      	bne.n	8003758 <HAL_RCC_OscConfig+0x40c>
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 800373a:	4b3c      	ldr	r3, [pc, #240]	; (800382c <HAL_RCC_OscConfig+0x4e0>)
 800373c:	685b      	ldr	r3, [r3, #4]
 800373e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8003742:	2b08      	cmp	r3, #8
 8003744:	d108      	bne.n	8003758 <HAL_RCC_OscConfig+0x40c>
        ((READ_BIT(RCC->CFGR2,RCC_CFGR2_PREDIV1SRC)) == RCC_CFGR2_PREDIV1SRC_PLL2))
 8003746:	4b39      	ldr	r3, [pc, #228]	; (800382c <HAL_RCC_OscConfig+0x4e0>)
 8003748:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800374a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 800374e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003752:	d101      	bne.n	8003758 <HAL_RCC_OscConfig+0x40c>
    {
      return HAL_ERROR;
 8003754:	2301      	movs	r3, #1
 8003756:	e0eb      	b.n	8003930 <HAL_RCC_OscConfig+0x5e4>
    }
    else
    {
      if((RCC_OscInitStruct->PLL2.PLL2State) == RCC_PLL2_ON)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800375c:	2b02      	cmp	r3, #2
 800375e:	d14e      	bne.n	80037fe <HAL_RCC_OscConfig+0x4b2>
        assert_param(IS_RCC_PLL2_MUL(RCC_OscInitStruct->PLL2.PLL2MUL));
        assert_param(IS_RCC_HSE_PREDIV2(RCC_OscInitStruct->PLL2.HSEPrediv2Value));

        /* Prediv2 can be written only when the PLLI2S is disabled. */
        /* Return an error only if new value is different from the programmed value */
        if (HAL_IS_BIT_SET(RCC->CR,RCC_CR_PLL3ON) && \
 8003760:	4b32      	ldr	r3, [pc, #200]	; (800382c <HAL_RCC_OscConfig+0x4e0>)
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003768:	2b00      	cmp	r3, #0
 800376a:	d009      	beq.n	8003780 <HAL_RCC_OscConfig+0x434>
          (__HAL_RCC_HSE_GET_PREDIV2() != RCC_OscInitStruct->PLL2.HSEPrediv2Value))
 800376c:	4b2f      	ldr	r3, [pc, #188]	; (800382c <HAL_RCC_OscConfig+0x4e0>)
 800376e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003770:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	6b5b      	ldr	r3, [r3, #52]	; 0x34
        if (HAL_IS_BIT_SET(RCC->CR,RCC_CR_PLL3ON) && \
 8003778:	429a      	cmp	r2, r3
 800377a:	d001      	beq.n	8003780 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_ERROR;
 800377c:	2301      	movs	r3, #1
 800377e:	e0d7      	b.n	8003930 <HAL_RCC_OscConfig+0x5e4>
        }
        
        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 8003780:	4b2c      	ldr	r3, [pc, #176]	; (8003834 <HAL_RCC_OscConfig+0x4e8>)
 8003782:	2200      	movs	r2, #0
 8003784:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003786:	f7fd fb81 	bl	8000e8c <HAL_GetTick>
 800378a:	6138      	str	r0, [r7, #16]
        
        /* Wait till PLL2 is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 800378c:	e008      	b.n	80037a0 <HAL_RCC_OscConfig+0x454>
        {
          if((HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800378e:	f7fd fb7d 	bl	8000e8c <HAL_GetTick>
 8003792:	4602      	mov	r2, r0
 8003794:	693b      	ldr	r3, [r7, #16]
 8003796:	1ad3      	subs	r3, r2, r3
 8003798:	2b64      	cmp	r3, #100	; 0x64
 800379a:	d901      	bls.n	80037a0 <HAL_RCC_OscConfig+0x454>
          {
            return HAL_TIMEOUT;
 800379c:	2303      	movs	r3, #3
 800379e:	e0c7      	b.n	8003930 <HAL_RCC_OscConfig+0x5e4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 80037a0:	4b22      	ldr	r3, [pc, #136]	; (800382c <HAL_RCC_OscConfig+0x4e0>)
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d1f0      	bne.n	800378e <HAL_RCC_OscConfig+0x442>
          }
        }
        
        /* Configure the HSE prediv2 factor --------------------------------*/
        __HAL_RCC_HSE_PREDIV2_CONFIG(RCC_OscInitStruct->PLL2.HSEPrediv2Value);
 80037ac:	491f      	ldr	r1, [pc, #124]	; (800382c <HAL_RCC_OscConfig+0x4e0>)
 80037ae:	4b1f      	ldr	r3, [pc, #124]	; (800382c <HAL_RCC_OscConfig+0x4e0>)
 80037b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037b2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80037ba:	4313      	orrs	r3, r2
 80037bc:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Configure the main PLL2 multiplication factors. */
        __HAL_RCC_PLL2_CONFIG(RCC_OscInitStruct->PLL2.PLL2MUL);
 80037be:	491b      	ldr	r1, [pc, #108]	; (800382c <HAL_RCC_OscConfig+0x4e0>)
 80037c0:	4b1a      	ldr	r3, [pc, #104]	; (800382c <HAL_RCC_OscConfig+0x4e0>)
 80037c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037c4:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037cc:	4313      	orrs	r3, r2
 80037ce:	62cb      	str	r3, [r1, #44]	; 0x2c
        
        /* Enable the main PLL2. */
        __HAL_RCC_PLL2_ENABLE();
 80037d0:	4b18      	ldr	r3, [pc, #96]	; (8003834 <HAL_RCC_OscConfig+0x4e8>)
 80037d2:	2201      	movs	r2, #1
 80037d4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037d6:	f7fd fb59 	bl	8000e8c <HAL_GetTick>
 80037da:	6138      	str	r0, [r7, #16]
        
        /* Wait till PLL2 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 80037dc:	e008      	b.n	80037f0 <HAL_RCC_OscConfig+0x4a4>
        {
          if((HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80037de:	f7fd fb55 	bl	8000e8c <HAL_GetTick>
 80037e2:	4602      	mov	r2, r0
 80037e4:	693b      	ldr	r3, [r7, #16]
 80037e6:	1ad3      	subs	r3, r2, r3
 80037e8:	2b64      	cmp	r3, #100	; 0x64
 80037ea:	d901      	bls.n	80037f0 <HAL_RCC_OscConfig+0x4a4>
          {
            return HAL_TIMEOUT;
 80037ec:	2303      	movs	r3, #3
 80037ee:	e09f      	b.n	8003930 <HAL_RCC_OscConfig+0x5e4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 80037f0:	4b0e      	ldr	r3, [pc, #56]	; (800382c <HAL_RCC_OscConfig+0x4e0>)
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d0f0      	beq.n	80037de <HAL_RCC_OscConfig+0x492>
 80037fc:	e022      	b.n	8003844 <HAL_RCC_OscConfig+0x4f8>
        }
      }
      else
      {
       /* Set PREDIV1 source to HSE */
        CLEAR_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC);
 80037fe:	4a0b      	ldr	r2, [pc, #44]	; (800382c <HAL_RCC_OscConfig+0x4e0>)
 8003800:	4b0a      	ldr	r3, [pc, #40]	; (800382c <HAL_RCC_OscConfig+0x4e0>)
 8003802:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003804:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003808:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 800380a:	4b0a      	ldr	r3, [pc, #40]	; (8003834 <HAL_RCC_OscConfig+0x4e8>)
 800380c:	2200      	movs	r2, #0
 800380e:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003810:	f7fd fb3c 	bl	8000e8c <HAL_GetTick>
 8003814:	6138      	str	r0, [r7, #16]
        
        /* Wait till PLL2 is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8003816:	e00f      	b.n	8003838 <HAL_RCC_OscConfig+0x4ec>
        {
          if((HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8003818:	f7fd fb38 	bl	8000e8c <HAL_GetTick>
 800381c:	4602      	mov	r2, r0
 800381e:	693b      	ldr	r3, [r7, #16]
 8003820:	1ad3      	subs	r3, r2, r3
 8003822:	2b64      	cmp	r3, #100	; 0x64
 8003824:	d908      	bls.n	8003838 <HAL_RCC_OscConfig+0x4ec>
          {
            return HAL_TIMEOUT;
 8003826:	2303      	movs	r3, #3
 8003828:	e082      	b.n	8003930 <HAL_RCC_OscConfig+0x5e4>
 800382a:	bf00      	nop
 800382c:	40021000 	.word	0x40021000
 8003830:	40007000 	.word	0x40007000
 8003834:	42420068 	.word	0x42420068
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8003838:	4b3f      	ldr	r3, [pc, #252]	; (8003938 <HAL_RCC_OscConfig+0x5ec>)
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003840:	2b00      	cmp	r3, #0
 8003842:	d1e9      	bne.n	8003818 <HAL_RCC_OscConfig+0x4cc>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	6a1b      	ldr	r3, [r3, #32]
 8003848:	2b00      	cmp	r3, #0
 800384a:	d070      	beq.n	800392e <HAL_RCC_OscConfig+0x5e2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800384c:	4b3a      	ldr	r3, [pc, #232]	; (8003938 <HAL_RCC_OscConfig+0x5ec>)
 800384e:	685b      	ldr	r3, [r3, #4]
 8003850:	f003 030c 	and.w	r3, r3, #12
 8003854:	2b08      	cmp	r3, #8
 8003856:	d068      	beq.n	800392a <HAL_RCC_OscConfig+0x5de>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6a1b      	ldr	r3, [r3, #32]
 800385c:	2b02      	cmp	r3, #2
 800385e:	d14d      	bne.n	80038fc <HAL_RCC_OscConfig+0x5b0>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003860:	4b36      	ldr	r3, [pc, #216]	; (800393c <HAL_RCC_OscConfig+0x5f0>)
 8003862:	2200      	movs	r2, #0
 8003864:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003866:	f7fd fb11 	bl	8000e8c <HAL_GetTick>
 800386a:	6138      	str	r0, [r7, #16]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800386c:	e008      	b.n	8003880 <HAL_RCC_OscConfig+0x534>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800386e:	f7fd fb0d 	bl	8000e8c <HAL_GetTick>
 8003872:	4602      	mov	r2, r0
 8003874:	693b      	ldr	r3, [r7, #16]
 8003876:	1ad3      	subs	r3, r2, r3
 8003878:	2b02      	cmp	r3, #2
 800387a:	d901      	bls.n	8003880 <HAL_RCC_OscConfig+0x534>
          {
            return HAL_TIMEOUT;
 800387c:	2303      	movs	r3, #3
 800387e:	e057      	b.n	8003930 <HAL_RCC_OscConfig+0x5e4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003880:	4b2d      	ldr	r3, [pc, #180]	; (8003938 <HAL_RCC_OscConfig+0x5ec>)
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003888:	2b00      	cmp	r3, #0
 800388a:	d1f0      	bne.n	800386e <HAL_RCC_OscConfig+0x522>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003890:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003894:	d10f      	bne.n	80038b6 <HAL_RCC_OscConfig+0x56a>
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
#if defined(RCC_CFGR2_PREDIV1SRC)
          assert_param(IS_RCC_PREDIV1_SOURCE(RCC_OscInitStruct->Prediv1Source));
          
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
 8003896:	4928      	ldr	r1, [pc, #160]	; (8003938 <HAL_RCC_OscConfig+0x5ec>)
 8003898:	4b27      	ldr	r3, [pc, #156]	; (8003938 <HAL_RCC_OscConfig+0x5ec>)
 800389a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	685b      	ldr	r3, [r3, #4]
 80038a0:	4313      	orrs	r3, r2
 80038a2:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80038a4:	4924      	ldr	r1, [pc, #144]	; (8003938 <HAL_RCC_OscConfig+0x5ec>)
 80038a6:	4b24      	ldr	r3, [pc, #144]	; (8003938 <HAL_RCC_OscConfig+0x5ec>)
 80038a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038aa:	f023 020f 	bic.w	r2, r3, #15
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	68db      	ldr	r3, [r3, #12]
 80038b2:	4313      	orrs	r3, r2
 80038b4:	62cb      	str	r3, [r1, #44]	; 0x2c
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80038b6:	4820      	ldr	r0, [pc, #128]	; (8003938 <HAL_RCC_OscConfig+0x5ec>)
 80038b8:	4b1f      	ldr	r3, [pc, #124]	; (8003938 <HAL_RCC_OscConfig+0x5ec>)
 80038ba:	685b      	ldr	r3, [r3, #4]
 80038bc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038c8:	430b      	orrs	r3, r1
 80038ca:	4313      	orrs	r3, r2
 80038cc:	6043      	str	r3, [r0, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80038ce:	4b1b      	ldr	r3, [pc, #108]	; (800393c <HAL_RCC_OscConfig+0x5f0>)
 80038d0:	2201      	movs	r2, #1
 80038d2:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038d4:	f7fd fada 	bl	8000e8c <HAL_GetTick>
 80038d8:	6138      	str	r0, [r7, #16]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80038da:	e008      	b.n	80038ee <HAL_RCC_OscConfig+0x5a2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80038dc:	f7fd fad6 	bl	8000e8c <HAL_GetTick>
 80038e0:	4602      	mov	r2, r0
 80038e2:	693b      	ldr	r3, [r7, #16]
 80038e4:	1ad3      	subs	r3, r2, r3
 80038e6:	2b02      	cmp	r3, #2
 80038e8:	d901      	bls.n	80038ee <HAL_RCC_OscConfig+0x5a2>
          {
            return HAL_TIMEOUT;
 80038ea:	2303      	movs	r3, #3
 80038ec:	e020      	b.n	8003930 <HAL_RCC_OscConfig+0x5e4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80038ee:	4b12      	ldr	r3, [pc, #72]	; (8003938 <HAL_RCC_OscConfig+0x5ec>)
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d0f0      	beq.n	80038dc <HAL_RCC_OscConfig+0x590>
 80038fa:	e018      	b.n	800392e <HAL_RCC_OscConfig+0x5e2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038fc:	4b0f      	ldr	r3, [pc, #60]	; (800393c <HAL_RCC_OscConfig+0x5f0>)
 80038fe:	2200      	movs	r2, #0
 8003900:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003902:	f7fd fac3 	bl	8000e8c <HAL_GetTick>
 8003906:	6138      	str	r0, [r7, #16]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003908:	e008      	b.n	800391c <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800390a:	f7fd fabf 	bl	8000e8c <HAL_GetTick>
 800390e:	4602      	mov	r2, r0
 8003910:	693b      	ldr	r3, [r7, #16]
 8003912:	1ad3      	subs	r3, r2, r3
 8003914:	2b02      	cmp	r3, #2
 8003916:	d901      	bls.n	800391c <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 8003918:	2303      	movs	r3, #3
 800391a:	e009      	b.n	8003930 <HAL_RCC_OscConfig+0x5e4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800391c:	4b06      	ldr	r3, [pc, #24]	; (8003938 <HAL_RCC_OscConfig+0x5ec>)
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003924:	2b00      	cmp	r3, #0
 8003926:	d1f0      	bne.n	800390a <HAL_RCC_OscConfig+0x5be>
 8003928:	e001      	b.n	800392e <HAL_RCC_OscConfig+0x5e2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800392a:	2301      	movs	r3, #1
 800392c:	e000      	b.n	8003930 <HAL_RCC_OscConfig+0x5e4>
    }
  }
  
  return HAL_OK;
 800392e:	2300      	movs	r3, #0
}
 8003930:	4618      	mov	r0, r3
 8003932:	3718      	adds	r7, #24
 8003934:	46bd      	mov	sp, r7
 8003936:	bd80      	pop	{r7, pc}
 8003938:	40021000 	.word	0x40021000
 800393c:	42420060 	.word	0x42420060

08003940 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003940:	b580      	push	{r7, lr}
 8003942:	b084      	sub	sp, #16
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
 8003948:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800394a:	2300      	movs	r3, #0
 800394c:	60fb      	str	r3, [r7, #12]
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800394e:	4b72      	ldr	r3, [pc, #456]	; (8003b18 <HAL_RCC_ClockConfig+0x1d8>)
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f003 0207 	and.w	r2, r3, #7
 8003956:	683b      	ldr	r3, [r7, #0]
 8003958:	429a      	cmp	r2, r3
 800395a:	d210      	bcs.n	800397e <HAL_RCC_ClockConfig+0x3e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800395c:	496e      	ldr	r1, [pc, #440]	; (8003b18 <HAL_RCC_ClockConfig+0x1d8>)
 800395e:	4b6e      	ldr	r3, [pc, #440]	; (8003b18 <HAL_RCC_ClockConfig+0x1d8>)
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f023 0207 	bic.w	r2, r3, #7
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	4313      	orrs	r3, r2
 800396a:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800396c:	4b6a      	ldr	r3, [pc, #424]	; (8003b18 <HAL_RCC_ClockConfig+0x1d8>)
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f003 0207 	and.w	r2, r3, #7
 8003974:	683b      	ldr	r3, [r7, #0]
 8003976:	429a      	cmp	r2, r3
 8003978:	d001      	beq.n	800397e <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 800397a:	2301      	movs	r3, #1
 800397c:	e0c8      	b.n	8003b10 <HAL_RCC_ClockConfig+0x1d0>
    }
  }

#endif /* FLASH_ACR_LATENCY */
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f003 0302 	and.w	r3, r3, #2
 8003986:	2b00      	cmp	r3, #0
 8003988:	d008      	beq.n	800399c <HAL_RCC_ClockConfig+0x5c>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800398a:	4964      	ldr	r1, [pc, #400]	; (8003b1c <HAL_RCC_ClockConfig+0x1dc>)
 800398c:	4b63      	ldr	r3, [pc, #396]	; (8003b1c <HAL_RCC_ClockConfig+0x1dc>)
 800398e:	685b      	ldr	r3, [r3, #4]
 8003990:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	689b      	ldr	r3, [r3, #8]
 8003998:	4313      	orrs	r3, r2
 800399a:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f003 0301 	and.w	r3, r3, #1
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d06a      	beq.n	8003a7e <HAL_RCC_ClockConfig+0x13e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	685b      	ldr	r3, [r3, #4]
 80039ac:	2b01      	cmp	r3, #1
 80039ae:	d107      	bne.n	80039c0 <HAL_RCC_ClockConfig+0x80>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039b0:	4b5a      	ldr	r3, [pc, #360]	; (8003b1c <HAL_RCC_ClockConfig+0x1dc>)
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d115      	bne.n	80039e8 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 80039bc:	2301      	movs	r3, #1
 80039be:	e0a7      	b.n	8003b10 <HAL_RCC_ClockConfig+0x1d0>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	685b      	ldr	r3, [r3, #4]
 80039c4:	2b02      	cmp	r3, #2
 80039c6:	d107      	bne.n	80039d8 <HAL_RCC_ClockConfig+0x98>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039c8:	4b54      	ldr	r3, [pc, #336]	; (8003b1c <HAL_RCC_ClockConfig+0x1dc>)
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d109      	bne.n	80039e8 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 80039d4:	2301      	movs	r3, #1
 80039d6:	e09b      	b.n	8003b10 <HAL_RCC_ClockConfig+0x1d0>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039d8:	4b50      	ldr	r3, [pc, #320]	; (8003b1c <HAL_RCC_ClockConfig+0x1dc>)
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f003 0302 	and.w	r3, r3, #2
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d101      	bne.n	80039e8 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 80039e4:	2301      	movs	r3, #1
 80039e6:	e093      	b.n	8003b10 <HAL_RCC_ClockConfig+0x1d0>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80039e8:	494c      	ldr	r1, [pc, #304]	; (8003b1c <HAL_RCC_ClockConfig+0x1dc>)
 80039ea:	4b4c      	ldr	r3, [pc, #304]	; (8003b1c <HAL_RCC_ClockConfig+0x1dc>)
 80039ec:	685b      	ldr	r3, [r3, #4]
 80039ee:	f023 0203 	bic.w	r2, r3, #3
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	685b      	ldr	r3, [r3, #4]
 80039f6:	4313      	orrs	r3, r2
 80039f8:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80039fa:	f7fd fa47 	bl	8000e8c <HAL_GetTick>
 80039fe:	60f8      	str	r0, [r7, #12]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	685b      	ldr	r3, [r3, #4]
 8003a04:	2b01      	cmp	r3, #1
 8003a06:	d112      	bne.n	8003a2e <HAL_RCC_ClockConfig+0xee>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003a08:	e00a      	b.n	8003a20 <HAL_RCC_ClockConfig+0xe0>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a0a:	f7fd fa3f 	bl	8000e8c <HAL_GetTick>
 8003a0e:	4602      	mov	r2, r0
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	1ad3      	subs	r3, r2, r3
 8003a14:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a18:	4293      	cmp	r3, r2
 8003a1a:	d901      	bls.n	8003a20 <HAL_RCC_ClockConfig+0xe0>
        {
          return HAL_TIMEOUT;
 8003a1c:	2303      	movs	r3, #3
 8003a1e:	e077      	b.n	8003b10 <HAL_RCC_ClockConfig+0x1d0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003a20:	4b3e      	ldr	r3, [pc, #248]	; (8003b1c <HAL_RCC_ClockConfig+0x1dc>)
 8003a22:	685b      	ldr	r3, [r3, #4]
 8003a24:	f003 030c 	and.w	r3, r3, #12
 8003a28:	2b04      	cmp	r3, #4
 8003a2a:	d1ee      	bne.n	8003a0a <HAL_RCC_ClockConfig+0xca>
 8003a2c:	e027      	b.n	8003a7e <HAL_RCC_ClockConfig+0x13e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	685b      	ldr	r3, [r3, #4]
 8003a32:	2b02      	cmp	r3, #2
 8003a34:	d11d      	bne.n	8003a72 <HAL_RCC_ClockConfig+0x132>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003a36:	e00a      	b.n	8003a4e <HAL_RCC_ClockConfig+0x10e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a38:	f7fd fa28 	bl	8000e8c <HAL_GetTick>
 8003a3c:	4602      	mov	r2, r0
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	1ad3      	subs	r3, r2, r3
 8003a42:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a46:	4293      	cmp	r3, r2
 8003a48:	d901      	bls.n	8003a4e <HAL_RCC_ClockConfig+0x10e>
        {
          return HAL_TIMEOUT;
 8003a4a:	2303      	movs	r3, #3
 8003a4c:	e060      	b.n	8003b10 <HAL_RCC_ClockConfig+0x1d0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003a4e:	4b33      	ldr	r3, [pc, #204]	; (8003b1c <HAL_RCC_ClockConfig+0x1dc>)
 8003a50:	685b      	ldr	r3, [r3, #4]
 8003a52:	f003 030c 	and.w	r3, r3, #12
 8003a56:	2b08      	cmp	r3, #8
 8003a58:	d1ee      	bne.n	8003a38 <HAL_RCC_ClockConfig+0xf8>
 8003a5a:	e010      	b.n	8003a7e <HAL_RCC_ClockConfig+0x13e>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a5c:	f7fd fa16 	bl	8000e8c <HAL_GetTick>
 8003a60:	4602      	mov	r2, r0
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	1ad3      	subs	r3, r2, r3
 8003a66:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a6a:	4293      	cmp	r3, r2
 8003a6c:	d901      	bls.n	8003a72 <HAL_RCC_ClockConfig+0x132>
        {
          return HAL_TIMEOUT;
 8003a6e:	2303      	movs	r3, #3
 8003a70:	e04e      	b.n	8003b10 <HAL_RCC_ClockConfig+0x1d0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003a72:	4b2a      	ldr	r3, [pc, #168]	; (8003b1c <HAL_RCC_ClockConfig+0x1dc>)
 8003a74:	685b      	ldr	r3, [r3, #4]
 8003a76:	f003 030c 	and.w	r3, r3, #12
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d1ee      	bne.n	8003a5c <HAL_RCC_ClockConfig+0x11c>
      }
    }      
  }    
#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8003a7e:	4b26      	ldr	r3, [pc, #152]	; (8003b18 <HAL_RCC_ClockConfig+0x1d8>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f003 0207 	and.w	r2, r3, #7
 8003a86:	683b      	ldr	r3, [r7, #0]
 8003a88:	429a      	cmp	r2, r3
 8003a8a:	d910      	bls.n	8003aae <HAL_RCC_ClockConfig+0x16e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a8c:	4922      	ldr	r1, [pc, #136]	; (8003b18 <HAL_RCC_ClockConfig+0x1d8>)
 8003a8e:	4b22      	ldr	r3, [pc, #136]	; (8003b18 <HAL_RCC_ClockConfig+0x1d8>)
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f023 0207 	bic.w	r2, r3, #7
 8003a96:	683b      	ldr	r3, [r7, #0]
 8003a98:	4313      	orrs	r3, r2
 8003a9a:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003a9c:	4b1e      	ldr	r3, [pc, #120]	; (8003b18 <HAL_RCC_ClockConfig+0x1d8>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f003 0207 	and.w	r2, r3, #7
 8003aa4:	683b      	ldr	r3, [r7, #0]
 8003aa6:	429a      	cmp	r2, r3
 8003aa8:	d001      	beq.n	8003aae <HAL_RCC_ClockConfig+0x16e>
    {
      return HAL_ERROR;
 8003aaa:	2301      	movs	r3, #1
 8003aac:	e030      	b.n	8003b10 <HAL_RCC_ClockConfig+0x1d0>
    }
  }    
#endif /* FLASH_ACR_LATENCY */

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f003 0304 	and.w	r3, r3, #4
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d008      	beq.n	8003acc <HAL_RCC_ClockConfig+0x18c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003aba:	4918      	ldr	r1, [pc, #96]	; (8003b1c <HAL_RCC_ClockConfig+0x1dc>)
 8003abc:	4b17      	ldr	r3, [pc, #92]	; (8003b1c <HAL_RCC_ClockConfig+0x1dc>)
 8003abe:	685b      	ldr	r3, [r3, #4]
 8003ac0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	68db      	ldr	r3, [r3, #12]
 8003ac8:	4313      	orrs	r3, r2
 8003aca:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f003 0308 	and.w	r3, r3, #8
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d009      	beq.n	8003aec <HAL_RCC_ClockConfig+0x1ac>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003ad8:	4910      	ldr	r1, [pc, #64]	; (8003b1c <HAL_RCC_ClockConfig+0x1dc>)
 8003ada:	4b10      	ldr	r3, [pc, #64]	; (8003b1c <HAL_RCC_ClockConfig+0x1dc>)
 8003adc:	685b      	ldr	r3, [r3, #4]
 8003ade:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	691b      	ldr	r3, [r3, #16]
 8003ae6:	00db      	lsls	r3, r3, #3
 8003ae8:	4313      	orrs	r3, r2
 8003aea:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003aec:	f000 f81c 	bl	8003b28 <HAL_RCC_GetSysClockFreq>
 8003af0:	4601      	mov	r1, r0
 8003af2:	4b0a      	ldr	r3, [pc, #40]	; (8003b1c <HAL_RCC_ClockConfig+0x1dc>)
 8003af4:	685b      	ldr	r3, [r3, #4]
 8003af6:	091b      	lsrs	r3, r3, #4
 8003af8:	f003 030f 	and.w	r3, r3, #15
 8003afc:	4a08      	ldr	r2, [pc, #32]	; (8003b20 <HAL_RCC_ClockConfig+0x1e0>)
 8003afe:	5cd3      	ldrb	r3, [r2, r3]
 8003b00:	fa21 f303 	lsr.w	r3, r1, r3
 8003b04:	4a07      	ldr	r2, [pc, #28]	; (8003b24 <HAL_RCC_ClockConfig+0x1e4>)
 8003b06:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8003b08:	2000      	movs	r0, #0
 8003b0a:	f00e fd25 	bl	8012558 <HAL_InitTick>
  
  return HAL_OK;
 8003b0e:	2300      	movs	r3, #0
}
 8003b10:	4618      	mov	r0, r3
 8003b12:	3710      	adds	r7, #16
 8003b14:	46bd      	mov	sp, r7
 8003b16:	bd80      	pop	{r7, pc}
 8003b18:	40022000 	.word	0x40022000
 8003b1c:	40021000 	.word	0x40021000
 8003b20:	08017520 	.word	0x08017520
 8003b24:	20000170 	.word	0x20000170

08003b28 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b28:	b490      	push	{r4, r7}
 8003b2a:	b090      	sub	sp, #64	; 0x40
 8003b2c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
 8003b2e:	4b43      	ldr	r3, [pc, #268]	; (8003c3c <HAL_RCC_GetSysClockFreq+0x114>)
 8003b30:	f107 0414 	add.w	r4, r7, #20
 8003b34:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003b36:	c407      	stmia	r4!, {r0, r1, r2}
 8003b38:	8023      	strh	r3, [r4, #0]
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
 8003b3a:	4b41      	ldr	r3, [pc, #260]	; (8003c40 <HAL_RCC_GetSysClockFreq+0x118>)
 8003b3c:	1d3c      	adds	r4, r7, #4
 8003b3e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003b40:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003b44:	2300      	movs	r3, #0
 8003b46:	637b      	str	r3, [r7, #52]	; 0x34
 8003b48:	2300      	movs	r3, #0
 8003b4a:	633b      	str	r3, [r7, #48]	; 0x30
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003b50:	2300      	movs	r3, #0
 8003b52:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t sysclockfreq = 0U;
 8003b54:	2300      	movs	r3, #0
 8003b56:	63bb      	str	r3, [r7, #56]	; 0x38
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
 8003b58:	2300      	movs	r3, #0
 8003b5a:	62bb      	str	r3, [r7, #40]	; 0x28
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	627b      	str	r3, [r7, #36]	; 0x24
#endif /*RCC_CFGR2_PREDIV1SRC*/
  
  tmpreg = RCC->CFGR;
 8003b60:	4b38      	ldr	r3, [pc, #224]	; (8003c44 <HAL_RCC_GetSysClockFreq+0x11c>)
 8003b62:	685b      	ldr	r3, [r3, #4]
 8003b64:	637b      	str	r3, [r7, #52]	; 0x34
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003b66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003b68:	f003 030c 	and.w	r3, r3, #12
 8003b6c:	2b04      	cmp	r3, #4
 8003b6e:	d002      	beq.n	8003b76 <HAL_RCC_GetSysClockFreq+0x4e>
 8003b70:	2b08      	cmp	r3, #8
 8003b72:	d003      	beq.n	8003b7c <HAL_RCC_GetSysClockFreq+0x54>
 8003b74:	e058      	b.n	8003c28 <HAL_RCC_GetSysClockFreq+0x100>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003b76:	4b34      	ldr	r3, [pc, #208]	; (8003c48 <HAL_RCC_GetSysClockFreq+0x120>)
 8003b78:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003b7a:	e058      	b.n	8003c2e <HAL_RCC_GetSysClockFreq+0x106>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003b7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003b7e:	0c9b      	lsrs	r3, r3, #18
 8003b80:	f003 030f 	and.w	r3, r3, #15
 8003b84:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8003b88:	4413      	add	r3, r2
 8003b8a:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8003b8e:	62fb      	str	r3, [r7, #44]	; 0x2c
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003b90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003b92:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d03e      	beq.n	8003c18 <HAL_RCC_GetSysClockFreq+0xf0>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 8003b9a:	4b2a      	ldr	r3, [pc, #168]	; (8003c44 <HAL_RCC_GetSysClockFreq+0x11c>)
 8003b9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b9e:	f003 030f 	and.w	r3, r3, #15
 8003ba2:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8003ba6:	4413      	add	r3, r2
 8003ba8:	f813 3c3c 	ldrb.w	r3, [r3, #-60]
 8003bac:	633b      	str	r3, [r7, #48]	; 0x30
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
#endif /*RCC_CFGR2_PREDIV1*/
#if defined(RCC_CFGR2_PREDIV1SRC)

        if(HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
 8003bae:	4b25      	ldr	r3, [pc, #148]	; (8003c44 <HAL_RCC_GetSysClockFreq+0x11c>)
 8003bb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bb2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d01c      	beq.n	8003bf4 <HAL_RCC_GetSysClockFreq+0xcc>
        {
          /* PLL2 selected as Prediv1 source */
          /* PLLCLK = PLL2CLK / PREDIV1 * PLLMUL with PLL2CLK = HSE/PREDIV2 * PLL2MUL */
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 8003bba:	4b22      	ldr	r3, [pc, #136]	; (8003c44 <HAL_RCC_GetSysClockFreq+0x11c>)
 8003bbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bbe:	091b      	lsrs	r3, r3, #4
 8003bc0:	f003 030f 	and.w	r3, r3, #15
 8003bc4:	3301      	adds	r3, #1
 8003bc6:	62bb      	str	r3, [r7, #40]	; 0x28
          pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> RCC_CFGR2_PLL2MUL_Pos) + 2;
 8003bc8:	4b1e      	ldr	r3, [pc, #120]	; (8003c44 <HAL_RCC_GetSysClockFreq+0x11c>)
 8003bca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bcc:	0a1b      	lsrs	r3, r3, #8
 8003bce:	f003 030f 	and.w	r3, r3, #15
 8003bd2:	3302      	adds	r3, #2
 8003bd4:	627b      	str	r3, [r7, #36]	; 0x24
          pllclk = (uint32_t)((((HSE_VALUE / prediv2) * pll2mul) / prediv) * pllmul);
 8003bd6:	4a1c      	ldr	r2, [pc, #112]	; (8003c48 <HAL_RCC_GetSysClockFreq+0x120>)
 8003bd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bda:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bde:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003be0:	fb02 f203 	mul.w	r2, r2, r3
 8003be4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003be6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bea:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003bec:	fb02 f303 	mul.w	r3, r2, r3
 8003bf0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003bf2:	e007      	b.n	8003c04 <HAL_RCC_GetSysClockFreq+0xdc>
        }
        else
        {
          /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
          pllclk = (uint32_t)((HSE_VALUE / prediv) * pllmul);
 8003bf4:	4a14      	ldr	r2, [pc, #80]	; (8003c48 <HAL_RCC_GetSysClockFreq+0x120>)
 8003bf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bf8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bfc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003bfe:	fb02 f303 	mul.w	r3, r2, r3
 8003c02:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        
        /* If PLLMUL was set to 13 means that it was to cover the case PLLMUL 6.5 (avoid using float) */
        /* In this case need to divide pllclk by 2 */
        if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
 8003c04:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8003c08:	461a      	mov	r2, r3
 8003c0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c0c:	429a      	cmp	r2, r3
 8003c0e:	d108      	bne.n	8003c22 <HAL_RCC_GetSysClockFreq+0xfa>
        {
            pllclk = pllclk / 2;
 8003c10:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c12:	085b      	lsrs	r3, r3, #1
 8003c14:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003c16:	e004      	b.n	8003c22 <HAL_RCC_GetSysClockFreq+0xfa>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003c18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c1a:	4a0c      	ldr	r2, [pc, #48]	; (8003c4c <HAL_RCC_GetSysClockFreq+0x124>)
 8003c1c:	fb02 f303 	mul.w	r3, r2, r3
 8003c20:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      sysclockfreq = pllclk;
 8003c22:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c24:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003c26:	e002      	b.n	8003c2e <HAL_RCC_GetSysClockFreq+0x106>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003c28:	4b09      	ldr	r3, [pc, #36]	; (8003c50 <HAL_RCC_GetSysClockFreq+0x128>)
 8003c2a:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003c2c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003c2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8003c30:	4618      	mov	r0, r3
 8003c32:	3740      	adds	r7, #64	; 0x40
 8003c34:	46bd      	mov	sp, r7
 8003c36:	bc90      	pop	{r4, r7}
 8003c38:	4770      	bx	lr
 8003c3a:	bf00      	nop
 8003c3c:	08016b90 	.word	0x08016b90
 8003c40:	08016ba0 	.word	0x08016ba0
 8003c44:	40021000 	.word	0x40021000
 8003c48:	017d7840 	.word	0x017d7840
 8003c4c:	003d0900 	.word	0x003d0900
 8003c50:	007a1200 	.word	0x007a1200

08003c54 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003c54:	b480      	push	{r7}
 8003c56:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003c58:	4b02      	ldr	r3, [pc, #8]	; (8003c64 <HAL_RCC_GetHCLKFreq+0x10>)
 8003c5a:	681b      	ldr	r3, [r3, #0]
}
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	46bd      	mov	sp, r7
 8003c60:	bc80      	pop	{r7}
 8003c62:	4770      	bx	lr
 8003c64:	20000170 	.word	0x20000170

08003c68 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003c6c:	f7ff fff2 	bl	8003c54 <HAL_RCC_GetHCLKFreq>
 8003c70:	4601      	mov	r1, r0
 8003c72:	4b05      	ldr	r3, [pc, #20]	; (8003c88 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003c74:	685b      	ldr	r3, [r3, #4]
 8003c76:	0a1b      	lsrs	r3, r3, #8
 8003c78:	f003 0307 	and.w	r3, r3, #7
 8003c7c:	4a03      	ldr	r2, [pc, #12]	; (8003c8c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003c7e:	5cd3      	ldrb	r3, [r2, r3]
 8003c80:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8003c84:	4618      	mov	r0, r3
 8003c86:	bd80      	pop	{r7, pc}
 8003c88:	40021000 	.word	0x40021000
 8003c8c:	08017530 	.word	0x08017530

08003c90 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003c94:	f7ff ffde 	bl	8003c54 <HAL_RCC_GetHCLKFreq>
 8003c98:	4601      	mov	r1, r0
 8003c9a:	4b05      	ldr	r3, [pc, #20]	; (8003cb0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003c9c:	685b      	ldr	r3, [r3, #4]
 8003c9e:	0adb      	lsrs	r3, r3, #11
 8003ca0:	f003 0307 	and.w	r3, r3, #7
 8003ca4:	4a03      	ldr	r2, [pc, #12]	; (8003cb4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003ca6:	5cd3      	ldrb	r3, [r2, r3]
 8003ca8:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8003cac:	4618      	mov	r0, r3
 8003cae:	bd80      	pop	{r7, pc}
 8003cb0:	40021000 	.word	0x40021000
 8003cb4:	08017530 	.word	0x08017530

08003cb8 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003cb8:	b480      	push	{r7}
 8003cba:	b083      	sub	sp, #12
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]
 8003cc0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	220f      	movs	r2, #15
 8003cc6:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003cc8:	4b11      	ldr	r3, [pc, #68]	; (8003d10 <HAL_RCC_GetClockConfig+0x58>)
 8003cca:	685b      	ldr	r3, [r3, #4]
 8003ccc:	f003 0203 	and.w	r2, r3, #3
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8003cd4:	4b0e      	ldr	r3, [pc, #56]	; (8003d10 <HAL_RCC_GetClockConfig+0x58>)
 8003cd6:	685b      	ldr	r3, [r3, #4]
 8003cd8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 8003ce0:	4b0b      	ldr	r3, [pc, #44]	; (8003d10 <HAL_RCC_GetClockConfig+0x58>)
 8003ce2:	685b      	ldr	r3, [r3, #4]
 8003ce4:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	60da      	str	r2, [r3, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8003cec:	4b08      	ldr	r3, [pc, #32]	; (8003d10 <HAL_RCC_GetClockConfig+0x58>)
 8003cee:	685b      	ldr	r3, [r3, #4]
 8003cf0:	08db      	lsrs	r3, r3, #3
 8003cf2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	611a      	str	r2, [r3, #16]
  
#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 8003cfa:	4b06      	ldr	r3, [pc, #24]	; (8003d14 <HAL_RCC_GetClockConfig+0x5c>)
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f003 0207 	and.w	r2, r3, #7
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0; 
#endif
}
 8003d06:	bf00      	nop
 8003d08:	370c      	adds	r7, #12
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	bc80      	pop	{r7}
 8003d0e:	4770      	bx	lr
 8003d10:	40021000 	.word	0x40021000
 8003d14:	40022000 	.word	0x40022000

08003d18 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003d18:	b480      	push	{r7}
 8003d1a:	b085      	sub	sp, #20
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003d20:	4b0a      	ldr	r3, [pc, #40]	; (8003d4c <RCC_Delay+0x34>)
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	4a0a      	ldr	r2, [pc, #40]	; (8003d50 <RCC_Delay+0x38>)
 8003d26:	fba2 2303 	umull	r2, r3, r2, r3
 8003d2a:	0a5b      	lsrs	r3, r3, #9
 8003d2c:	687a      	ldr	r2, [r7, #4]
 8003d2e:	fb02 f303 	mul.w	r3, r2, r3
 8003d32:	60fb      	str	r3, [r7, #12]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8003d34:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	1e5a      	subs	r2, r3, #1
 8003d3a:	60fa      	str	r2, [r7, #12]
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d1f9      	bne.n	8003d34 <RCC_Delay+0x1c>
}
 8003d40:	bf00      	nop
 8003d42:	3714      	adds	r7, #20
 8003d44:	46bd      	mov	sp, r7
 8003d46:	bc80      	pop	{r7}
 8003d48:	4770      	bx	lr
 8003d4a:	bf00      	nop
 8003d4c:	20000170 	.word	0x20000170
 8003d50:	10624dd3 	.word	0x10624dd3

08003d54 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	b088      	sub	sp, #32
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003d5c:	2300      	movs	r3, #0
 8003d5e:	617b      	str	r3, [r7, #20]
 8003d60:	2300      	movs	r3, #0
 8003d62:	613b      	str	r3, [r7, #16]
#if defined(STM32F105xC) || defined(STM32F107xC)
  uint32_t  pllactive = 0U;
 8003d64:	2300      	movs	r3, #0
 8003d66:	61fb      	str	r3, [r7, #28]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f003 0301 	and.w	r3, r3, #1
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d07d      	beq.n	8003e70 <HAL_RCCEx_PeriphCLKConfig+0x11c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8003d74:	2300      	movs	r3, #0
 8003d76:	76fb      	strb	r3, [r7, #27]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d78:	4b8b      	ldr	r3, [pc, #556]	; (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003d7a:	69db      	ldr	r3, [r3, #28]
 8003d7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d10d      	bne.n	8003da0 <HAL_RCCEx_PeriphCLKConfig+0x4c>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003d84:	4a88      	ldr	r2, [pc, #544]	; (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003d86:	4b88      	ldr	r3, [pc, #544]	; (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003d88:	69db      	ldr	r3, [r3, #28]
 8003d8a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d8e:	61d3      	str	r3, [r2, #28]
 8003d90:	4b85      	ldr	r3, [pc, #532]	; (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003d92:	69db      	ldr	r3, [r3, #28]
 8003d94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d98:	60fb      	str	r3, [r7, #12]
 8003d9a:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003d9c:	2301      	movs	r3, #1
 8003d9e:	76fb      	strb	r3, [r7, #27]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003da0:	4b82      	ldr	r3, [pc, #520]	; (8003fac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d118      	bne.n	8003dde <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003dac:	4a7f      	ldr	r2, [pc, #508]	; (8003fac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003dae:	4b7f      	ldr	r3, [pc, #508]	; (8003fac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003db6:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003db8:	f7fd f868 	bl	8000e8c <HAL_GetTick>
 8003dbc:	6178      	str	r0, [r7, #20]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003dbe:	e008      	b.n	8003dd2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003dc0:	f7fd f864 	bl	8000e8c <HAL_GetTick>
 8003dc4:	4602      	mov	r2, r0
 8003dc6:	697b      	ldr	r3, [r7, #20]
 8003dc8:	1ad3      	subs	r3, r2, r3
 8003dca:	2b64      	cmp	r3, #100	; 0x64
 8003dcc:	d901      	bls.n	8003dd2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
        {
          return HAL_TIMEOUT;
 8003dce:	2303      	movs	r3, #3
 8003dd0:	e0e5      	b.n	8003f9e <HAL_RCCEx_PeriphCLKConfig+0x24a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003dd2:	4b76      	ldr	r3, [pc, #472]	; (8003fac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d0f0      	beq.n	8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x6c>
        }
      }
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003dde:	4b72      	ldr	r3, [pc, #456]	; (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003de0:	6a1b      	ldr	r3, [r3, #32]
 8003de2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003de6:	613b      	str	r3, [r7, #16]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003de8:	693b      	ldr	r3, [r7, #16]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d02e      	beq.n	8003e4c <HAL_RCCEx_PeriphCLKConfig+0xf8>
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	685b      	ldr	r3, [r3, #4]
 8003df2:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8003df6:	693b      	ldr	r3, [r7, #16]
 8003df8:	429a      	cmp	r2, r3
 8003dfa:	d027      	beq.n	8003e4c <HAL_RCCEx_PeriphCLKConfig+0xf8>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003dfc:	4b6a      	ldr	r3, [pc, #424]	; (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003dfe:	6a1b      	ldr	r3, [r3, #32]
 8003e00:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e04:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003e06:	4b6a      	ldr	r3, [pc, #424]	; (8003fb0 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8003e08:	2201      	movs	r2, #1
 8003e0a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003e0c:	4b68      	ldr	r3, [pc, #416]	; (8003fb0 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8003e0e:	2200      	movs	r2, #0
 8003e10:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003e12:	4a65      	ldr	r2, [pc, #404]	; (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003e14:	693b      	ldr	r3, [r7, #16]
 8003e16:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003e18:	693b      	ldr	r3, [r7, #16]
 8003e1a:	f003 0301 	and.w	r3, r3, #1
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d014      	beq.n	8003e4c <HAL_RCCEx_PeriphCLKConfig+0xf8>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e22:	f7fd f833 	bl	8000e8c <HAL_GetTick>
 8003e26:	6178      	str	r0, [r7, #20]
      
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e28:	e00a      	b.n	8003e40 <HAL_RCCEx_PeriphCLKConfig+0xec>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e2a:	f7fd f82f 	bl	8000e8c <HAL_GetTick>
 8003e2e:	4602      	mov	r2, r0
 8003e30:	697b      	ldr	r3, [r7, #20]
 8003e32:	1ad3      	subs	r3, r2, r3
 8003e34:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e38:	4293      	cmp	r3, r2
 8003e3a:	d901      	bls.n	8003e40 <HAL_RCCEx_PeriphCLKConfig+0xec>
          {
            return HAL_TIMEOUT;
 8003e3c:	2303      	movs	r3, #3
 8003e3e:	e0ae      	b.n	8003f9e <HAL_RCCEx_PeriphCLKConfig+0x24a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e40:	4b59      	ldr	r3, [pc, #356]	; (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003e42:	6a1b      	ldr	r3, [r3, #32]
 8003e44:	f003 0302 	and.w	r3, r3, #2
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d0ee      	beq.n	8003e2a <HAL_RCCEx_PeriphCLKConfig+0xd6>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003e4c:	4956      	ldr	r1, [pc, #344]	; (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003e4e:	4b56      	ldr	r3, [pc, #344]	; (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003e50:	6a1b      	ldr	r3, [r3, #32]
 8003e52:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	685b      	ldr	r3, [r3, #4]
 8003e5a:	4313      	orrs	r3, r2
 8003e5c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003e5e:	7efb      	ldrb	r3, [r7, #27]
 8003e60:	2b01      	cmp	r3, #1
 8003e62:	d105      	bne.n	8003e70 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e64:	4a50      	ldr	r2, [pc, #320]	; (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003e66:	4b50      	ldr	r3, [pc, #320]	; (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003e68:	69db      	ldr	r3, [r3, #28]
 8003e6a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003e6e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f003 0302 	and.w	r3, r3, #2
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d008      	beq.n	8003e8e <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003e7c:	494a      	ldr	r1, [pc, #296]	; (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003e7e:	4b4a      	ldr	r3, [pc, #296]	; (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003e80:	685b      	ldr	r3, [r3, #4]
 8003e82:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	689b      	ldr	r3, [r3, #8]
 8003e8a:	4313      	orrs	r3, r2
 8003e8c:	604b      	str	r3, [r1, #4]
  }

#if defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ I2S2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f003 0304 	and.w	r3, r3, #4
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d008      	beq.n	8003eac <HAL_RCCEx_PeriphCLKConfig+0x158>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8003e9a:	4943      	ldr	r1, [pc, #268]	; (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003e9c:	4b42      	ldr	r3, [pc, #264]	; (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003e9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ea0:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	68db      	ldr	r3, [r3, #12]
 8003ea8:	4313      	orrs	r3, r2
 8003eaa:	62cb      	str	r3, [r1, #44]	; 0x2c
  }

  /*------------------------------ I2S3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S3) == RCC_PERIPHCLK_I2S3)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f003 0308 	and.w	r3, r3, #8
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d008      	beq.n	8003eca <HAL_RCCEx_PeriphCLKConfig+0x176>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S3CLKSOURCE(PeriphClkInit->I2s3ClockSelection));
    
    /* Configure the I2S3 clock source */
    __HAL_RCC_I2S3_CONFIG(PeriphClkInit->I2s3ClockSelection);
 8003eb8:	493b      	ldr	r1, [pc, #236]	; (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003eba:	4b3b      	ldr	r3, [pc, #236]	; (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003ebc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ebe:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	691b      	ldr	r3, [r3, #16]
 8003ec6:	4313      	orrs	r3, r2
 8003ec8:	62cb      	str	r3, [r1, #44]	; 0x2c
  }

  /*------------------------------ PLL I2S Configuration ----------------------*/ 
  /* Check that PLLI2S need to be enabled */
  if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_I2S2SRC) || HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_I2S3SRC))
 8003eca:	4b37      	ldr	r3, [pc, #220]	; (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003ecc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ece:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d105      	bne.n	8003ee2 <HAL_RCCEx_PeriphCLKConfig+0x18e>
 8003ed6:	4b34      	ldr	r3, [pc, #208]	; (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003ed8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003eda:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d001      	beq.n	8003ee6 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Update flag to indicate that PLL I2S should be active */
    pllactive = 1;
 8003ee2:	2301      	movs	r3, #1
 8003ee4:	61fb      	str	r3, [r7, #28]
  }

  /* Check if PLL I2S need to be enabled */
  if (pllactive == 1)
 8003ee6:	69fb      	ldr	r3, [r7, #28]
 8003ee8:	2b01      	cmp	r3, #1
 8003eea:	d148      	bne.n	8003f7e <HAL_RCCEx_PeriphCLKConfig+0x22a>
  {
    /* Enable PLL I2S only if not active */
    if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_PLL3ON))
 8003eec:	4b2e      	ldr	r3, [pc, #184]	; (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d138      	bne.n	8003f6a <HAL_RCCEx_PeriphCLKConfig+0x216>
      assert_param(IS_RCC_PLLI2S_MUL(PeriphClkInit->PLLI2S.PLLI2SMUL));
      assert_param(IS_RCC_HSE_PREDIV2(PeriphClkInit->PLLI2S.HSEPrediv2Value));

      /* Prediv2 can be written only when the PLL2 is disabled. */
      /* Return an error only if new value is different from the programmed value */
      if (HAL_IS_BIT_SET(RCC->CR,RCC_CR_PLL2ON) && \
 8003ef8:	4b2b      	ldr	r3, [pc, #172]	; (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d009      	beq.n	8003f18 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        (__HAL_RCC_HSE_GET_PREDIV2() != PeriphClkInit->PLLI2S.HSEPrediv2Value))
 8003f04:	4b28      	ldr	r3, [pc, #160]	; (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003f06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f08:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	699b      	ldr	r3, [r3, #24]
      if (HAL_IS_BIT_SET(RCC->CR,RCC_CR_PLL2ON) && \
 8003f10:	429a      	cmp	r2, r3
 8003f12:	d001      	beq.n	8003f18 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
      {
        return HAL_ERROR;
 8003f14:	2301      	movs	r3, #1
 8003f16:	e042      	b.n	8003f9e <HAL_RCCEx_PeriphCLKConfig+0x24a>
      }

      /* Configure the HSE prediv2 factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV2_CONFIG(PeriphClkInit->PLLI2S.HSEPrediv2Value);
 8003f18:	4923      	ldr	r1, [pc, #140]	; (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003f1a:	4b23      	ldr	r3, [pc, #140]	; (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003f1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f1e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	699b      	ldr	r3, [r3, #24]
 8003f26:	4313      	orrs	r3, r2
 8003f28:	62cb      	str	r3, [r1, #44]	; 0x2c

      /* Configure the main PLLI2S multiplication factors. */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SMUL);
 8003f2a:	491f      	ldr	r1, [pc, #124]	; (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003f2c:	4b1e      	ldr	r3, [pc, #120]	; (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003f2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f30:	f423 4270 	bic.w	r2, r3, #61440	; 0xf000
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	695b      	ldr	r3, [r3, #20]
 8003f38:	4313      	orrs	r3, r2
 8003f3a:	62cb      	str	r3, [r1, #44]	; 0x2c
      
      /* Enable the main PLLI2S. */
      __HAL_RCC_PLLI2S_ENABLE();
 8003f3c:	4b1d      	ldr	r3, [pc, #116]	; (8003fb4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f3e:	2201      	movs	r2, #1
 8003f40:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f42:	f7fc ffa3 	bl	8000e8c <HAL_GetTick>
 8003f46:	6178      	str	r0, [r7, #20]
      
      /* Wait till PLLI2S is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003f48:	e008      	b.n	8003f5c <HAL_RCCEx_PeriphCLKConfig+0x208>
      {
        if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003f4a:	f7fc ff9f 	bl	8000e8c <HAL_GetTick>
 8003f4e:	4602      	mov	r2, r0
 8003f50:	697b      	ldr	r3, [r7, #20]
 8003f52:	1ad3      	subs	r3, r2, r3
 8003f54:	2b64      	cmp	r3, #100	; 0x64
 8003f56:	d901      	bls.n	8003f5c <HAL_RCCEx_PeriphCLKConfig+0x208>
        {
          return HAL_TIMEOUT;
 8003f58:	2303      	movs	r3, #3
 8003f5a:	e020      	b.n	8003f9e <HAL_RCCEx_PeriphCLKConfig+0x24a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003f5c:	4b12      	ldr	r3, [pc, #72]	; (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d0f0      	beq.n	8003f4a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 8003f68:	e009      	b.n	8003f7e <HAL_RCCEx_PeriphCLKConfig+0x22a>
      }
    }
    else
    {
      /* Return an error only if user wants to change the PLLI2SMUL whereas PLLI2S is active */
      if (READ_BIT(RCC->CFGR2, RCC_CFGR2_PLL3MUL) != PeriphClkInit->PLLI2S.PLLI2SMUL)
 8003f6a:	4b0f      	ldr	r3, [pc, #60]	; (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003f6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f6e:	f403 4270 	and.w	r2, r3, #61440	; 0xf000
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	695b      	ldr	r3, [r3, #20]
 8003f76:	429a      	cmp	r2, r3
 8003f78:	d001      	beq.n	8003f7e <HAL_RCCEx_PeriphCLKConfig+0x22a>
      {
          return HAL_ERROR;
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	e00f      	b.n	8003f9e <HAL_RCCEx_PeriphCLKConfig+0x24a>

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f003 0310 	and.w	r3, r3, #16
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d008      	beq.n	8003f9c <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003f8a:	4907      	ldr	r1, [pc, #28]	; (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003f8c:	4b06      	ldr	r3, [pc, #24]	; (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003f8e:	685b      	ldr	r3, [r3, #4]
 8003f90:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	69db      	ldr	r3, [r3, #28]
 8003f98:	4313      	orrs	r3, r2
 8003f9a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003f9c:	2300      	movs	r3, #0
}
 8003f9e:	4618      	mov	r0, r3
 8003fa0:	3720      	adds	r7, #32
 8003fa2:	46bd      	mov	sp, r7
 8003fa4:	bd80      	pop	{r7, pc}
 8003fa6:	bf00      	nop
 8003fa8:	40021000 	.word	0x40021000
 8003fac:	40007000 	.word	0x40007000
 8003fb0:	42420440 	.word	0x42420440
 8003fb4:	42420070 	.word	0x42420070

08003fb8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003fb8:	b590      	push	{r4, r7, lr}
 8003fba:	b093      	sub	sp, #76	; 0x4c
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
#if defined(STM32F105xC) || defined(STM32F107xC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
 8003fc0:	4ba9      	ldr	r3, [pc, #676]	; (8004268 <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 8003fc2:	f107 0418 	add.w	r4, r7, #24
 8003fc6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003fc8:	c407      	stmia	r4!, {r0, r1, r2}
 8003fca:	8023      	strh	r3, [r4, #0]
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
 8003fcc:	4ba7      	ldr	r3, [pc, #668]	; (800426c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8003fce:	f107 0408 	add.w	r4, r7, #8
 8003fd2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003fd4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8003fd8:	2300      	movs	r3, #0
 8003fda:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003fdc:	2300      	movs	r3, #0
 8003fde:	647b      	str	r3, [r7, #68]	; 0x44
 8003fe0:	2300      	movs	r3, #0
 8003fe2:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
 8003fe4:	2300      	movs	r3, #0
 8003fe6:	637b      	str	r3, [r7, #52]	; 0x34
 8003fe8:	2300      	movs	r3, #0
 8003fea:	633b      	str	r3, [r7, #48]	; 0x30
 8003fec:	2300      	movs	r3, #0
 8003fee:	62fb      	str	r3, [r7, #44]	; 0x2c
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  const uint8_t aPredivFactorTable[2] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	62bb      	str	r3, [r7, #40]	; 0x28
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	643b      	str	r3, [r7, #64]	; 0x40

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
  
  switch (PeriphClk)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	3b01      	subs	r3, #1
 8003ffc:	2b0f      	cmp	r3, #15
 8003ffe:	f200 8126 	bhi.w	800424e <HAL_RCCEx_GetPeriphCLKFreq+0x296>
 8004002:	a201      	add	r2, pc, #4	; (adr r2, 8004008 <HAL_RCCEx_GetPeriphCLKFreq+0x50>)
 8004004:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004008:	080041c9 	.word	0x080041c9
 800400c:	08004233 	.word	0x08004233
 8004010:	0800424f 	.word	0x0800424f
 8004014:	08004127 	.word	0x08004127
 8004018:	0800424f 	.word	0x0800424f
 800401c:	0800424f 	.word	0x0800424f
 8004020:	0800424f 	.word	0x0800424f
 8004024:	08004179 	.word	0x08004179
 8004028:	0800424f 	.word	0x0800424f
 800402c:	0800424f 	.word	0x0800424f
 8004030:	0800424f 	.word	0x0800424f
 8004034:	0800424f 	.word	0x0800424f
 8004038:	0800424f 	.word	0x0800424f
 800403c:	0800424f 	.word	0x0800424f
 8004040:	0800424f 	.word	0x0800424f
 8004044:	08004049 	.word	0x08004049
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  case RCC_PERIPHCLK_USB:  
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 8004048:	4b89      	ldr	r3, [pc, #548]	; (8004270 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800404a:	685b      	ldr	r3, [r3, #4]
 800404c:	62bb      	str	r3, [r7, #40]	; 0x28
  
      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR,RCC_CR_PLLON))
 800404e:	4b88      	ldr	r3, [pc, #544]	; (8004270 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004056:	2b00      	cmp	r3, #0
 8004058:	f000 80fb 	beq.w	8004252 <HAL_RCCEx_GetPeriphCLKFreq+0x29a>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800405c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800405e:	0c9b      	lsrs	r3, r3, #18
 8004060:	f003 030f 	and.w	r3, r3, #15
 8004064:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004068:	4413      	add	r3, r2
 800406a:	f813 3c30 	ldrb.w	r3, [r3, #-48]
 800406e:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004070:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004072:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004076:	2b00      	cmp	r3, #0
 8004078:	d03e      	beq.n	80040f8 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 800407a:	4b7d      	ldr	r3, [pc, #500]	; (8004270 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800407c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800407e:	f003 030f 	and.w	r3, r3, #15
 8004082:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004086:	4413      	add	r3, r2
 8004088:	f813 3c40 	ldrb.w	r3, [r3, #-64]
 800408c:	63fb      	str	r3, [r7, #60]	; 0x3c
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
#endif /* STM32F105xC || STM32F107xC || STM32F100xB || STM32F100xE */

#if defined(STM32F105xC) || defined(STM32F107xC)
          if(HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
 800408e:	4b78      	ldr	r3, [pc, #480]	; (8004270 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8004090:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004092:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004096:	2b00      	cmp	r3, #0
 8004098:	d01c      	beq.n	80040d4 <HAL_RCCEx_GetPeriphCLKFreq+0x11c>
          {
            /* PLL2 selected as Prediv1 source */
            /* PLLCLK = PLL2CLK / PREDIV1 * PLLMUL with PLL2CLK = HSE/PREDIV2 * PLL2MUL */
            prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 800409a:	4b75      	ldr	r3, [pc, #468]	; (8004270 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800409c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800409e:	091b      	lsrs	r3, r3, #4
 80040a0:	f003 030f 	and.w	r3, r3, #15
 80040a4:	3301      	adds	r3, #1
 80040a6:	62fb      	str	r3, [r7, #44]	; 0x2c
            pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> RCC_CFGR2_PLL2MUL_Pos) + 2;
 80040a8:	4b71      	ldr	r3, [pc, #452]	; (8004270 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80040aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040ac:	0a1b      	lsrs	r3, r3, #8
 80040ae:	f003 030f 	and.w	r3, r3, #15
 80040b2:	3302      	adds	r3, #2
 80040b4:	637b      	str	r3, [r7, #52]	; 0x34
            pllclk = (uint32_t)((((HSE_VALUE / prediv2) * pll2mul) / prediv1) * pllmul);
 80040b6:	4a6f      	ldr	r2, [pc, #444]	; (8004274 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 80040b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80040be:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80040c0:	fb02 f203 	mul.w	r2, r2, r3
 80040c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80040c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80040ca:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80040cc:	fb02 f303 	mul.w	r3, r2, r3
 80040d0:	647b      	str	r3, [r7, #68]	; 0x44
 80040d2:	e007      	b.n	80040e4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
          }
          else
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80040d4:	4a67      	ldr	r2, [pc, #412]	; (8004274 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 80040d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80040d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80040dc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80040de:	fb02 f303 	mul.w	r3, r2, r3
 80040e2:	647b      	str	r3, [r7, #68]	; 0x44
          }
          
          /* If PLLMUL was set to 13 means that it was to cover the case PLLMUL 6.5 (avoid using float) */
          /* In this case need to divide pllclk by 2 */
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
 80040e4:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80040e8:	461a      	mov	r2, r3
 80040ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040ec:	429a      	cmp	r2, r3
 80040ee:	d108      	bne.n	8004102 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
          {
              pllclk = pllclk / 2;
 80040f0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80040f2:	085b      	lsrs	r3, r3, #1
 80040f4:	647b      	str	r3, [r7, #68]	; 0x44
 80040f6:	e004      	b.n	8004102 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80040f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040fa:	4a5f      	ldr	r2, [pc, #380]	; (8004278 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 80040fc:	fb02 f303 	mul.w	r3, r2, r3
 8004100:	647b      	str	r3, [r7, #68]	; 0x44
        }

        /* Calcul of the USB frequency*/
#if defined(STM32F105xC) || defined(STM32F107xC)
        /* USBCLK = PLLVCO = (2 x PLLCLK) / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL_DIV2)
 8004102:	4b5b      	ldr	r3, [pc, #364]	; (8004270 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8004104:	685b      	ldr	r3, [r3, #4]
 8004106:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800410a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800410e:	d102      	bne.n	8004116 <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
        {
          /* Prescaler of 2 selected for USB */ 
          frequency = pllclk;
 8004110:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004112:	643b      	str	r3, [r7, #64]	; 0x40
          /* Prescaler of 1.5 selected for USB */ 
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 8004114:	e09d      	b.n	8004252 <HAL_RCCEx_GetPeriphCLKFreq+0x29a>
          frequency = (2 * pllclk) / 3;
 8004116:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004118:	005b      	lsls	r3, r3, #1
 800411a:	4a58      	ldr	r2, [pc, #352]	; (800427c <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 800411c:	fba2 2303 	umull	r2, r3, r2, r3
 8004120:	085b      	lsrs	r3, r3, #1
 8004122:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8004124:	e095      	b.n	8004252 <HAL_RCCEx_GetPeriphCLKFreq+0x29a>
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
#else
      if (__HAL_RCC_GET_I2S2_SOURCE() == RCC_I2S2CLKSOURCE_SYSCLK)
 8004126:	4b52      	ldr	r3, [pc, #328]	; (8004270 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8004128:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800412a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800412e:	2b00      	cmp	r3, #0
 8004130:	d103      	bne.n	800413a <HAL_RCCEx_GetPeriphCLKFreq+0x182>
      {
        /* SYSCLK used as source clock for I2S2 */
        frequency = HAL_RCC_GetSysClockFreq();
 8004132:	f7ff fcf9 	bl	8003b28 <HAL_RCC_GetSysClockFreq>
 8004136:	6438      	str	r0, [r7, #64]	; 0x40
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8004138:	e08d      	b.n	8004256 <HAL_RCCEx_GetPeriphCLKFreq+0x29e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON))
 800413a:	4b4d      	ldr	r3, [pc, #308]	; (8004270 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004142:	2b00      	cmp	r3, #0
 8004144:	f000 8087 	beq.w	8004256 <HAL_RCCEx_GetPeriphCLKFreq+0x29e>
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 8004148:	4b49      	ldr	r3, [pc, #292]	; (8004270 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800414a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800414c:	091b      	lsrs	r3, r3, #4
 800414e:	f003 030f 	and.w	r3, r3, #15
 8004152:	3301      	adds	r3, #1
 8004154:	62fb      	str	r3, [r7, #44]	; 0x2c
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
 8004156:	4b46      	ldr	r3, [pc, #280]	; (8004270 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8004158:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800415a:	0b1b      	lsrs	r3, r3, #12
 800415c:	f003 030f 	and.w	r3, r3, #15
 8004160:	3302      	adds	r3, #2
 8004162:	633b      	str	r3, [r7, #48]	; 0x30
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
 8004164:	4a43      	ldr	r2, [pc, #268]	; (8004274 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8004166:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004168:	fbb2 f3f3 	udiv	r3, r2, r3
 800416c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800416e:	fb02 f303 	mul.w	r3, r2, r3
 8004172:	005b      	lsls	r3, r3, #1
 8004174:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8004176:	e06e      	b.n	8004256 <HAL_RCCEx_GetPeriphCLKFreq+0x29e>
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
#else
      if (__HAL_RCC_GET_I2S3_SOURCE() == RCC_I2S3CLKSOURCE_SYSCLK)
 8004178:	4b3d      	ldr	r3, [pc, #244]	; (8004270 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800417a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800417c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004180:	2b00      	cmp	r3, #0
 8004182:	d103      	bne.n	800418c <HAL_RCCEx_GetPeriphCLKFreq+0x1d4>
      {
        /* SYSCLK used as source clock for I2S3 */
        frequency = HAL_RCC_GetSysClockFreq();
 8004184:	f7ff fcd0 	bl	8003b28 <HAL_RCC_GetSysClockFreq>
 8004188:	6438      	str	r0, [r7, #64]	; 0x40
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 800418a:	e066      	b.n	800425a <HAL_RCCEx_GetPeriphCLKFreq+0x2a2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON))
 800418c:	4b38      	ldr	r3, [pc, #224]	; (8004270 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004194:	2b00      	cmp	r3, #0
 8004196:	d060      	beq.n	800425a <HAL_RCCEx_GetPeriphCLKFreq+0x2a2>
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 8004198:	4b35      	ldr	r3, [pc, #212]	; (8004270 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800419a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800419c:	091b      	lsrs	r3, r3, #4
 800419e:	f003 030f 	and.w	r3, r3, #15
 80041a2:	3301      	adds	r3, #1
 80041a4:	62fb      	str	r3, [r7, #44]	; 0x2c
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
 80041a6:	4b32      	ldr	r3, [pc, #200]	; (8004270 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80041a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041aa:	0b1b      	lsrs	r3, r3, #12
 80041ac:	f003 030f 	and.w	r3, r3, #15
 80041b0:	3302      	adds	r3, #2
 80041b2:	633b      	str	r3, [r7, #48]	; 0x30
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
 80041b4:	4a2f      	ldr	r2, [pc, #188]	; (8004274 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 80041b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80041bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80041be:	fb02 f303 	mul.w	r3, r2, r3
 80041c2:	005b      	lsls	r3, r3, #1
 80041c4:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 80041c6:	e048      	b.n	800425a <HAL_RCCEx_GetPeriphCLKFreq+0x2a2>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
  case RCC_PERIPHCLK_RTC:  
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 80041c8:	4b29      	ldr	r3, [pc, #164]	; (8004270 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80041ca:	6a1b      	ldr	r3, [r3, #32]
 80041cc:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80041ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041d0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80041d4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80041d8:	d108      	bne.n	80041ec <HAL_RCCEx_GetPeriphCLKFreq+0x234>
 80041da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041dc:	f003 0302 	and.w	r3, r3, #2
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d003      	beq.n	80041ec <HAL_RCCEx_GetPeriphCLKFreq+0x234>
      {
        frequency = LSE_VALUE;
 80041e4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80041e8:	643b      	str	r3, [r7, #64]	; 0x40
 80041ea:	e021      	b.n	8004230 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80041ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80041f2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80041f6:	d109      	bne.n	800420c <HAL_RCCEx_GetPeriphCLKFreq+0x254>
 80041f8:	4b1d      	ldr	r3, [pc, #116]	; (8004270 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80041fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041fc:	f003 0302 	and.w	r3, r3, #2
 8004200:	2b00      	cmp	r3, #0
 8004202:	d003      	beq.n	800420c <HAL_RCCEx_GetPeriphCLKFreq+0x254>
      {
        frequency = LSI_VALUE;
 8004204:	f649 4340 	movw	r3, #40000	; 0x9c40
 8004208:	643b      	str	r3, [r7, #64]	; 0x40
 800420a:	e011      	b.n	8004230 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 800420c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800420e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004212:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004216:	d108      	bne.n	800422a <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 8004218:	4b15      	ldr	r3, [pc, #84]	; (8004270 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004220:	2b00      	cmp	r3, #0
 8004222:	d002      	beq.n	800422a <HAL_RCCEx_GetPeriphCLKFreq+0x272>
      {
        frequency = HSE_VALUE / 128U;
 8004224:	4b16      	ldr	r3, [pc, #88]	; (8004280 <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>)
 8004226:	643b      	str	r3, [r7, #64]	; 0x40
 8004228:	e002      	b.n	8004230 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
      }
      /* Clock not enabled for RTC*/
      else
      {
        frequency = 0U;
 800422a:	2300      	movs	r3, #0
 800422c:	643b      	str	r3, [r7, #64]	; 0x40
      }
      break;
 800422e:	e015      	b.n	800425c <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>
 8004230:	e014      	b.n	800425c <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>
    }
  case RCC_PERIPHCLK_ADC:  
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8004232:	f7ff fd2d 	bl	8003c90 <HAL_RCC_GetPCLK2Freq>
 8004236:	4602      	mov	r2, r0
 8004238:	4b0d      	ldr	r3, [pc, #52]	; (8004270 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800423a:	685b      	ldr	r3, [r3, #4]
 800423c:	0b9b      	lsrs	r3, r3, #14
 800423e:	f003 0303 	and.w	r3, r3, #3
 8004242:	3301      	adds	r3, #1
 8004244:	005b      	lsls	r3, r3, #1
 8004246:	fbb2 f3f3 	udiv	r3, r2, r3
 800424a:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 800424c:	e006      	b.n	800425c <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>
    }
  default: 
    {
      break;
 800424e:	bf00      	nop
 8004250:	e004      	b.n	800425c <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>
      break;
 8004252:	bf00      	nop
 8004254:	e002      	b.n	800425c <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>
      break;
 8004256:	bf00      	nop
 8004258:	e000      	b.n	800425c <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>
      break;
 800425a:	bf00      	nop
    }
  }
  return(frequency);
 800425c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
}
 800425e:	4618      	mov	r0, r3
 8004260:	374c      	adds	r7, #76	; 0x4c
 8004262:	46bd      	mov	sp, r7
 8004264:	bd90      	pop	{r4, r7, pc}
 8004266:	bf00      	nop
 8004268:	08016bb0 	.word	0x08016bb0
 800426c:	08016bc0 	.word	0x08016bc0
 8004270:	40021000 	.word	0x40021000
 8004274:	017d7840 	.word	0x017d7840
 8004278:	003d0900 	.word	0x003d0900
 800427c:	aaaaaaab 	.word	0xaaaaaaab
 8004280:	0002faf0 	.word	0x0002faf0

08004284 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	b084      	sub	sp, #16
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 800428c:	2300      	movs	r3, #0
 800428e:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if(hrtc == NULL)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2b00      	cmp	r3, #0
 8004294:	d101      	bne.n	800429a <HAL_RTC_Init+0x16>
  {
     return HAL_ERROR;
 8004296:	2301      	movs	r3, #1
 8004298:	e084      	b.n	80043a4 <HAL_RTC_Init+0x120>
  /* Check the parameters */
  assert_param(IS_RTC_ALL_INSTANCE(hrtc->Instance));
  assert_param(IS_RTC_CALIB_OUTPUT(hrtc->Init.OutPut));
  assert_param(IS_RTC_ASYNCH_PREDIV(hrtc->Init.AsynchPrediv));
    
  if(hrtc->State == HAL_RTC_STATE_RESET)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	7c5b      	ldrb	r3, [r3, #17]
 800429e:	b2db      	uxtb	r3, r3
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d105      	bne.n	80042b0 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2200      	movs	r2, #0
 80042a8:	741a      	strb	r2, [r3, #16]
    
    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80042aa:	6878      	ldr	r0, [r7, #4]
 80042ac:	f00d ff12 	bl	80120d4 <HAL_RTC_MspInit>
  }
  
  /* Set RTC state */  
  hrtc->State = HAL_RTC_STATE_BUSY;  
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2202      	movs	r2, #2
 80042b4:	745a      	strb	r2, [r3, #17]
       
  /* Waiting for synchro */
  if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80042b6:	6878      	ldr	r0, [r7, #4]
 80042b8:	f000 faf4 	bl	80048a4 <HAL_RTC_WaitForSynchro>
 80042bc:	4603      	mov	r3, r0
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d004      	beq.n	80042cc <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	2204      	movs	r2, #4
 80042c6:	745a      	strb	r2, [r3, #17]
    
    return HAL_ERROR;
 80042c8:	2301      	movs	r3, #1
 80042ca:	e06b      	b.n	80043a4 <HAL_RTC_Init+0x120>
  } 

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80042cc:	6878      	ldr	r0, [r7, #4]
 80042ce:	f000 fbad 	bl	8004a2c <RTC_EnterInitMode>
 80042d2:	4603      	mov	r3, r0
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d004      	beq.n	80042e2 <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2204      	movs	r2, #4
 80042dc:	745a      	strb	r2, [r3, #17]
    
    return HAL_ERROR;
 80042de:	2301      	movs	r3, #1
 80042e0:	e060      	b.n	80043a4 <HAL_RTC_Init+0x120>
  } 
  else
  { 
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	687a      	ldr	r2, [r7, #4]
 80042e8:	6812      	ldr	r2, [r2, #0]
 80042ea:	6852      	ldr	r2, [r2, #4]
 80042ec:	f022 0207 	bic.w	r2, r2, #7
 80042f0:	605a      	str	r2, [r3, #4]
    
    if(hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	689b      	ldr	r3, [r3, #8]
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d005      	beq.n	8004306 <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 80042fa:	4a2c      	ldr	r2, [pc, #176]	; (80043ac <HAL_RTC_Init+0x128>)
 80042fc:	4b2b      	ldr	r3, [pc, #172]	; (80043ac <HAL_RTC_Init+0x128>)
 80042fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004300:	f023 0301 	bic.w	r3, r3, #1
 8004304:	6313      	str	r3, [r2, #48]	; 0x30
    }
    
    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8004306:	4929      	ldr	r1, [pc, #164]	; (80043ac <HAL_RTC_Init+0x128>)
 8004308:	4b28      	ldr	r3, [pc, #160]	; (80043ac <HAL_RTC_Init+0x128>)
 800430a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800430c:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	689b      	ldr	r3, [r3, #8]
 8004314:	4313      	orrs	r3, r2
 8004316:	62cb      	str	r3, [r1, #44]	; 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	685b      	ldr	r3, [r3, #4]
 800431c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004320:	d003      	beq.n	800432a <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	685b      	ldr	r3, [r3, #4]
 8004326:	60fb      	str	r3, [r7, #12]
 8004328:	e00e      	b.n	8004348 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 800432a:	2001      	movs	r0, #1
 800432c:	f7ff fe44 	bl	8003fb8 <HAL_RCCEx_GetPeriphCLKFreq>
 8004330:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	2b00      	cmp	r3, #0
 8004336:	d104      	bne.n	8004342 <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2204      	movs	r2, #4
 800433c:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 800433e:	2301      	movs	r3, #1
 8004340:	e030      	b.n	80043a4 <HAL_RTC_Init+0x120>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	3b01      	subs	r3, #1
 8004346:	60fb      	str	r3, [r7, #12]
      }
    }
    
    /* Configure the RTC_PRLH / RTC_PRLL */
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	687a      	ldr	r2, [r7, #4]
 800434e:	6812      	ldr	r2, [r2, #0]
 8004350:	6892      	ldr	r2, [r2, #8]
 8004352:	f022 010f 	bic.w	r1, r2, #15
 8004356:	68fa      	ldr	r2, [r7, #12]
 8004358:	0c12      	lsrs	r2, r2, #16
 800435a:	430a      	orrs	r2, r1
 800435c:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681a      	ldr	r2, [r3, #0]
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	68db      	ldr	r3, [r3, #12]
 8004368:	0c1b      	lsrs	r3, r3, #16
 800436a:	041b      	lsls	r3, r3, #16
 800436c:	68f9      	ldr	r1, [r7, #12]
 800436e:	b289      	uxth	r1, r1
 8004370:	430b      	orrs	r3, r1
 8004372:	60d3      	str	r3, [r2, #12]
      
    /* Wait for synchro */
    if(RTC_ExitInitMode(hrtc) != HAL_OK)
 8004374:	6878      	ldr	r0, [r7, #4]
 8004376:	f000 fb81 	bl	8004a7c <RTC_ExitInitMode>
 800437a:	4603      	mov	r3, r0
 800437c:	2b00      	cmp	r3, #0
 800437e:	d004      	beq.n	800438a <HAL_RTC_Init+0x106>
    {       
      hrtc->State = HAL_RTC_STATE_ERROR;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2204      	movs	r2, #4
 8004384:	745a      	strb	r2, [r3, #17]
      
      return HAL_ERROR;
 8004386:	2301      	movs	r3, #1
 8004388:	e00c      	b.n	80043a4 <HAL_RTC_Init+0x120>
    }
    
    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2200      	movs	r2, #0
 800438e:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	2201      	movs	r2, #1
 8004394:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	2201      	movs	r2, #1
 800439a:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2201      	movs	r2, #1
 80043a0:	745a      	strb	r2, [r3, #17]
    
    return HAL_OK;
 80043a2:	2300      	movs	r3, #0
  }
}
 80043a4:	4618      	mov	r0, r3
 80043a6:	3710      	adds	r7, #16
 80043a8:	46bd      	mov	sp, r7
 80043aa:	bd80      	pop	{r7, pc}
 80043ac:	40006c00 	.word	0x40006c00

080043b0 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format 
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80043b0:	b590      	push	{r4, r7, lr}
 80043b2:	b087      	sub	sp, #28
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	60f8      	str	r0, [r7, #12]
 80043b8:	60b9      	str	r1, [r7, #8]
 80043ba:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 80043bc:	2300      	movs	r3, #0
 80043be:	617b      	str	r3, [r7, #20]
 80043c0:	2300      	movs	r3, #0
 80043c2:	613b      	str	r3, [r7, #16]
  
  /* Check input parameters */
  if((hrtc == NULL) || (sTime == NULL))
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d002      	beq.n	80043d0 <HAL_RTC_SetTime+0x20>
 80043ca:	68bb      	ldr	r3, [r7, #8]
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d101      	bne.n	80043d4 <HAL_RTC_SetTime+0x24>
  {
     return HAL_ERROR;
 80043d0:	2301      	movs	r3, #1
 80043d2:	e080      	b.n	80044d6 <HAL_RTC_SetTime+0x126>
  
 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  
  /* Process Locked */ 
  __HAL_LOCK(hrtc);
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	7c1b      	ldrb	r3, [r3, #16]
 80043d8:	2b01      	cmp	r3, #1
 80043da:	d101      	bne.n	80043e0 <HAL_RTC_SetTime+0x30>
 80043dc:	2302      	movs	r3, #2
 80043de:	e07a      	b.n	80044d6 <HAL_RTC_SetTime+0x126>
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	2201      	movs	r2, #1
 80043e4:	741a      	strb	r2, [r3, #16]
  
  hrtc->State = HAL_RTC_STATE_BUSY;
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	2202      	movs	r2, #2
 80043ea:	745a      	strb	r2, [r3, #17]
  
  if(Format == RTC_FORMAT_BIN)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d113      	bne.n	800441a <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 80043f2:	68bb      	ldr	r3, [r7, #8]
 80043f4:	781b      	ldrb	r3, [r3, #0]
 80043f6:	461a      	mov	r2, r3
 80043f8:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 80043fc:	fb03 f202 	mul.w	r2, r3, r2
                        ((uint32_t)sTime->Minutes * 60U) + \
 8004400:	68bb      	ldr	r3, [r7, #8]
 8004402:	785b      	ldrb	r3, [r3, #1]
 8004404:	4619      	mov	r1, r3
 8004406:	460b      	mov	r3, r1
 8004408:	011b      	lsls	r3, r3, #4
 800440a:	1a5b      	subs	r3, r3, r1
 800440c:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 800440e:	4413      	add	r3, r2
                        ((uint32_t)sTime->Seconds));  
 8004410:	68ba      	ldr	r2, [r7, #8]
 8004412:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8004414:	4413      	add	r3, r2
 8004416:	617b      	str	r3, [r7, #20]
 8004418:	e01e      	b.n	8004458 <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 800441a:	68bb      	ldr	r3, [r7, #8]
 800441c:	781b      	ldrb	r3, [r3, #0]
 800441e:	4618      	mov	r0, r3
 8004420:	f000 fb71 	bl	8004b06 <RTC_Bcd2ToByte>
 8004424:	4603      	mov	r3, r0
 8004426:	461a      	mov	r2, r3
 8004428:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 800442c:	fb03 f402 	mul.w	r4, r3, r2
              ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 8004430:	68bb      	ldr	r3, [r7, #8]
 8004432:	785b      	ldrb	r3, [r3, #1]
 8004434:	4618      	mov	r0, r3
 8004436:	f000 fb66 	bl	8004b06 <RTC_Bcd2ToByte>
 800443a:	4603      	mov	r3, r0
 800443c:	461a      	mov	r2, r3
 800443e:	4613      	mov	r3, r2
 8004440:	011b      	lsls	r3, r3, #4
 8004442:	1a9b      	subs	r3, r3, r2
 8004444:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8004446:	441c      	add	r4, r3
              ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));   
 8004448:	68bb      	ldr	r3, [r7, #8]
 800444a:	789b      	ldrb	r3, [r3, #2]
 800444c:	4618      	mov	r0, r3
 800444e:	f000 fb5a 	bl	8004b06 <RTC_Bcd2ToByte>
 8004452:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8004454:	4423      	add	r3, r4
 8004456:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8004458:	6979      	ldr	r1, [r7, #20]
 800445a:	68f8      	ldr	r0, [r7, #12]
 800445c:	f000 fa7f 	bl	800495e <RTC_WriteTimeCounter>
 8004460:	4603      	mov	r3, r0
 8004462:	2b00      	cmp	r3, #0
 8004464:	d007      	beq.n	8004476 <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	2204      	movs	r2, #4
 800446a:	745a      	strb	r2, [r3, #17]
    
    /* Process Unlocked */ 
    __HAL_UNLOCK(hrtc);
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	2200      	movs	r2, #0
 8004470:	741a      	strb	r2, [r3, #16]
    
    return HAL_ERROR;
 8004472:	2301      	movs	r3, #1
 8004474:	e02f      	b.n	80044d6 <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	68fa      	ldr	r2, [r7, #12]
 800447c:	6812      	ldr	r2, [r2, #0]
 800447e:	6852      	ldr	r2, [r2, #4]
 8004480:	f022 0205 	bic.w	r2, r2, #5
 8004484:	605a      	str	r2, [r3, #4]
    
    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8004486:	68f8      	ldr	r0, [r7, #12]
 8004488:	f000 fa90 	bl	80049ac <RTC_ReadAlarmCounter>
 800448c:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 800448e:	693b      	ldr	r3, [r7, #16]
 8004490:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004494:	d018      	beq.n	80044c8 <HAL_RTC_SetTime+0x118>
    {
      if(counter_alarm < counter_time)
 8004496:	693a      	ldr	r2, [r7, #16]
 8004498:	697b      	ldr	r3, [r7, #20]
 800449a:	429a      	cmp	r2, r3
 800449c:	d214      	bcs.n	80044c8 <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 800449e:	693b      	ldr	r3, [r7, #16]
 80044a0:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 80044a4:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80044a8:	613b      	str	r3, [r7, #16]
        
        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 80044aa:	6939      	ldr	r1, [r7, #16]
 80044ac:	68f8      	ldr	r0, [r7, #12]
 80044ae:	f000 fa96 	bl	80049de <RTC_WriteAlarmCounter>
 80044b2:	4603      	mov	r3, r0
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d007      	beq.n	80044c8 <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	2204      	movs	r2, #4
 80044bc:	745a      	strb	r2, [r3, #17]
          
          /* Process Unlocked */ 
          __HAL_UNLOCK(hrtc);
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	2200      	movs	r2, #0
 80044c2:	741a      	strb	r2, [r3, #16]
          
          return HAL_ERROR;
 80044c4:	2301      	movs	r3, #1
 80044c6:	e006      	b.n	80044d6 <HAL_RTC_SetTime+0x126>
        }
      }
    }
    
    hrtc->State = HAL_RTC_STATE_READY;
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	2201      	movs	r2, #1
 80044cc:	745a      	strb	r2, [r3, #17]
  
   __HAL_UNLOCK(hrtc); 
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	2200      	movs	r2, #0
 80044d2:	741a      	strb	r2, [r3, #16]
     
   return HAL_OK;
 80044d4:	2300      	movs	r3, #0
  }
}
 80044d6:	4618      	mov	r0, r3
 80044d8:	371c      	adds	r7, #28
 80044da:	46bd      	mov	sp, r7
 80044dc:	bd90      	pop	{r4, r7, pc}
	...

080044e0 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format 
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b088      	sub	sp, #32
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	60f8      	str	r0, [r7, #12]
 80044e8:	60b9      	str	r1, [r7, #8]
 80044ea:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 80044ec:	2300      	movs	r3, #0
 80044ee:	61bb      	str	r3, [r7, #24]
 80044f0:	2300      	movs	r3, #0
 80044f2:	61fb      	str	r3, [r7, #28]
 80044f4:	2300      	movs	r3, #0
 80044f6:	617b      	str	r3, [r7, #20]
 80044f8:	2300      	movs	r3, #0
 80044fa:	613b      	str	r3, [r7, #16]
  
  /* Check input parameters */
  if((hrtc == NULL) || (sTime == NULL))
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d002      	beq.n	8004508 <HAL_RTC_GetTime+0x28>
 8004502:	68bb      	ldr	r3, [r7, #8]
 8004504:	2b00      	cmp	r3, #0
 8004506:	d101      	bne.n	800450c <HAL_RTC_GetTime+0x2c>
  {
     return HAL_ERROR;
 8004508:	2301      	movs	r3, #1
 800450a:	e0b5      	b.n	8004678 <HAL_RTC_GetTime+0x198>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	685b      	ldr	r3, [r3, #4]
 8004512:	f003 0304 	and.w	r3, r3, #4
 8004516:	2b00      	cmp	r3, #0
 8004518:	d001      	beq.n	800451e <HAL_RTC_GetTime+0x3e>
  {
      return HAL_ERROR;
 800451a:	2301      	movs	r3, #1
 800451c:	e0ac      	b.n	8004678 <HAL_RTC_GetTime+0x198>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 800451e:	68f8      	ldr	r0, [r7, #12]
 8004520:	f000 f9ed 	bl	80048fe <RTC_ReadTimeCounter>
 8004524:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8004526:	69bb      	ldr	r3, [r7, #24]
 8004528:	4a55      	ldr	r2, [pc, #340]	; (8004680 <HAL_RTC_GetTime+0x1a0>)
 800452a:	fba2 2303 	umull	r2, r3, r2, r3
 800452e:	0adb      	lsrs	r3, r3, #11
 8004530:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 8004532:	69ba      	ldr	r2, [r7, #24]
 8004534:	4b52      	ldr	r3, [pc, #328]	; (8004680 <HAL_RTC_GetTime+0x1a0>)
 8004536:	fba3 1302 	umull	r1, r3, r3, r2
 800453a:	0adb      	lsrs	r3, r3, #11
 800453c:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8004540:	fb01 f303 	mul.w	r3, r1, r3
 8004544:	1ad3      	subs	r3, r2, r3
 8004546:	4a4f      	ldr	r2, [pc, #316]	; (8004684 <HAL_RTC_GetTime+0x1a4>)
 8004548:	fba2 2303 	umull	r2, r3, r2, r3
 800454c:	095b      	lsrs	r3, r3, #5
 800454e:	b2da      	uxtb	r2, r3
 8004550:	68bb      	ldr	r3, [r7, #8]
 8004552:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 8004554:	69bb      	ldr	r3, [r7, #24]
 8004556:	4a4a      	ldr	r2, [pc, #296]	; (8004680 <HAL_RTC_GetTime+0x1a0>)
 8004558:	fba2 1203 	umull	r1, r2, r2, r3
 800455c:	0ad2      	lsrs	r2, r2, #11
 800455e:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8004562:	fb01 f202 	mul.w	r2, r1, r2
 8004566:	1a9a      	subs	r2, r3, r2
 8004568:	4b46      	ldr	r3, [pc, #280]	; (8004684 <HAL_RTC_GetTime+0x1a4>)
 800456a:	fba3 1302 	umull	r1, r3, r3, r2
 800456e:	0959      	lsrs	r1, r3, #5
 8004570:	460b      	mov	r3, r1
 8004572:	011b      	lsls	r3, r3, #4
 8004574:	1a5b      	subs	r3, r3, r1
 8004576:	009b      	lsls	r3, r3, #2
 8004578:	1ad1      	subs	r1, r2, r3
 800457a:	b2ca      	uxtb	r2, r1
 800457c:	68bb      	ldr	r3, [r7, #8]
 800457e:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 8004580:	693b      	ldr	r3, [r7, #16]
 8004582:	2b17      	cmp	r3, #23
 8004584:	d955      	bls.n	8004632 <HAL_RTC_GetTime+0x152>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 8004586:	693b      	ldr	r3, [r7, #16]
 8004588:	4a3f      	ldr	r2, [pc, #252]	; (8004688 <HAL_RTC_GetTime+0x1a8>)
 800458a:	fba2 2303 	umull	r2, r3, r2, r3
 800458e:	091b      	lsrs	r3, r3, #4
 8004590:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);    
 8004592:	6939      	ldr	r1, [r7, #16]
 8004594:	4b3c      	ldr	r3, [pc, #240]	; (8004688 <HAL_RTC_GetTime+0x1a8>)
 8004596:	fba3 2301 	umull	r2, r3, r3, r1
 800459a:	091a      	lsrs	r2, r3, #4
 800459c:	4613      	mov	r3, r2
 800459e:	005b      	lsls	r3, r3, #1
 80045a0:	4413      	add	r3, r2
 80045a2:	00db      	lsls	r3, r3, #3
 80045a4:	1aca      	subs	r2, r1, r3
 80045a6:	b2d2      	uxtb	r2, r2
 80045a8:	68bb      	ldr	r3, [r7, #8]
 80045aa:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 80045ac:	68f8      	ldr	r0, [r7, #12]
 80045ae:	f000 f9fd 	bl	80049ac <RTC_ReadAlarmCounter>
 80045b2:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 80045b4:	69fb      	ldr	r3, [r7, #28]
 80045b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045ba:	d008      	beq.n	80045ce <HAL_RTC_GetTime+0xee>
 80045bc:	69fa      	ldr	r2, [r7, #28]
 80045be:	69bb      	ldr	r3, [r7, #24]
 80045c0:	429a      	cmp	r2, r3
 80045c2:	d904      	bls.n	80045ce <HAL_RTC_GetTime+0xee>
    {
      counter_alarm -= counter_time;
 80045c4:	69fa      	ldr	r2, [r7, #28]
 80045c6:	69bb      	ldr	r3, [r7, #24]
 80045c8:	1ad3      	subs	r3, r2, r3
 80045ca:	61fb      	str	r3, [r7, #28]
 80045cc:	e002      	b.n	80045d4 <HAL_RTC_GetTime+0xf4>
    }
    else 
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 80045ce:	f04f 33ff 	mov.w	r3, #4294967295
 80045d2:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 80045d4:	697b      	ldr	r3, [r7, #20]
 80045d6:	4a2d      	ldr	r2, [pc, #180]	; (800468c <HAL_RTC_GetTime+0x1ac>)
 80045d8:	fb02 f303 	mul.w	r3, r2, r3
 80045dc:	69ba      	ldr	r2, [r7, #24]
 80045de:	1ad3      	subs	r3, r2, r3
 80045e0:	61bb      	str	r3, [r7, #24]
    
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 80045e2:	69b9      	ldr	r1, [r7, #24]
 80045e4:	68f8      	ldr	r0, [r7, #12]
 80045e6:	f000 f9ba 	bl	800495e <RTC_WriteTimeCounter>
 80045ea:	4603      	mov	r3, r0
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d001      	beq.n	80045f4 <HAL_RTC_GetTime+0x114>
    {
      return HAL_ERROR;
 80045f0:	2301      	movs	r3, #1
 80045f2:	e041      	b.n	8004678 <HAL_RTC_GetTime+0x198>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 80045f4:	69fb      	ldr	r3, [r7, #28]
 80045f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045fa:	d00c      	beq.n	8004616 <HAL_RTC_GetTime+0x136>
    {
      counter_alarm += counter_time;
 80045fc:	69fa      	ldr	r2, [r7, #28]
 80045fe:	69bb      	ldr	r3, [r7, #24]
 8004600:	4413      	add	r3, r2
 8004602:	61fb      	str	r3, [r7, #28]
      
      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8004604:	69f9      	ldr	r1, [r7, #28]
 8004606:	68f8      	ldr	r0, [r7, #12]
 8004608:	f000 f9e9 	bl	80049de <RTC_WriteAlarmCounter>
 800460c:	4603      	mov	r3, r0
 800460e:	2b00      	cmp	r3, #0
 8004610:	d00a      	beq.n	8004628 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8004612:	2301      	movs	r3, #1
 8004614:	e030      	b.n	8004678 <HAL_RTC_GetTime+0x198>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8004616:	69f9      	ldr	r1, [r7, #28]
 8004618:	68f8      	ldr	r0, [r7, #12]
 800461a:	f000 f9e0 	bl	80049de <RTC_WriteAlarmCounter>
 800461e:	4603      	mov	r3, r0
 8004620:	2b00      	cmp	r3, #0
 8004622:	d001      	beq.n	8004628 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8004624:	2301      	movs	r3, #1
 8004626:	e027      	b.n	8004678 <HAL_RTC_GetTime+0x198>
      }
    }
    
    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 8004628:	6979      	ldr	r1, [r7, #20]
 800462a:	68f8      	ldr	r0, [r7, #12]
 800462c:	f000 fa88 	bl	8004b40 <RTC_DateUpdate>
 8004630:	e003      	b.n	800463a <HAL_RTC_GetTime+0x15a>
  }
  else 
  {
    sTime->Hours = hours;    
 8004632:	693b      	ldr	r3, [r7, #16]
 8004634:	b2da      	uxtb	r2, r3
 8004636:	68bb      	ldr	r3, [r7, #8]
 8004638:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if(Format != RTC_FORMAT_BIN)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	2b00      	cmp	r3, #0
 800463e:	d01a      	beq.n	8004676 <HAL_RTC_GetTime+0x196>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 8004640:	68bb      	ldr	r3, [r7, #8]
 8004642:	781b      	ldrb	r3, [r3, #0]
 8004644:	4618      	mov	r0, r3
 8004646:	f000 fa41 	bl	8004acc <RTC_ByteToBcd2>
 800464a:	4603      	mov	r3, r0
 800464c:	461a      	mov	r2, r3
 800464e:	68bb      	ldr	r3, [r7, #8]
 8004650:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 8004652:	68bb      	ldr	r3, [r7, #8]
 8004654:	785b      	ldrb	r3, [r3, #1]
 8004656:	4618      	mov	r0, r3
 8004658:	f000 fa38 	bl	8004acc <RTC_ByteToBcd2>
 800465c:	4603      	mov	r3, r0
 800465e:	461a      	mov	r2, r3
 8004660:	68bb      	ldr	r3, [r7, #8]
 8004662:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);  
 8004664:	68bb      	ldr	r3, [r7, #8]
 8004666:	789b      	ldrb	r3, [r3, #2]
 8004668:	4618      	mov	r0, r3
 800466a:	f000 fa2f 	bl	8004acc <RTC_ByteToBcd2>
 800466e:	4603      	mov	r3, r0
 8004670:	461a      	mov	r2, r3
 8004672:	68bb      	ldr	r3, [r7, #8]
 8004674:	709a      	strb	r2, [r3, #2]
  }
  
  return HAL_OK;
 8004676:	2300      	movs	r3, #0
}
 8004678:	4618      	mov	r0, r3
 800467a:	3720      	adds	r7, #32
 800467c:	46bd      	mov	sp, r7
 800467e:	bd80      	pop	{r7, pc}
 8004680:	91a2b3c5 	.word	0x91a2b3c5
 8004684:	88888889 	.word	0x88888889
 8004688:	aaaaaaab 	.word	0xaaaaaaab
 800468c:	00015180 	.word	0x00015180

08004690 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format 
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b088      	sub	sp, #32
 8004694:	af00      	add	r7, sp, #0
 8004696:	60f8      	str	r0, [r7, #12]
 8004698:	60b9      	str	r1, [r7, #8]
 800469a:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 800469c:	2300      	movs	r3, #0
 800469e:	61fb      	str	r3, [r7, #28]
 80046a0:	2300      	movs	r3, #0
 80046a2:	61bb      	str	r3, [r7, #24]
 80046a4:	2300      	movs	r3, #0
 80046a6:	617b      	str	r3, [r7, #20]
  
  /* Check input parameters */
  if((hrtc == NULL) || (sDate == NULL))
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d002      	beq.n	80046b4 <HAL_RTC_SetDate+0x24>
 80046ae:	68bb      	ldr	r3, [r7, #8]
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d101      	bne.n	80046b8 <HAL_RTC_SetDate+0x28>
  {
     return HAL_ERROR;
 80046b4:	2301      	movs	r3, #1
 80046b6:	e097      	b.n	80047e8 <HAL_RTC_SetDate+0x158>
  
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  
 /* Process Locked */ 
 __HAL_LOCK(hrtc);
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	7c1b      	ldrb	r3, [r3, #16]
 80046bc:	2b01      	cmp	r3, #1
 80046be:	d101      	bne.n	80046c4 <HAL_RTC_SetDate+0x34>
 80046c0:	2302      	movs	r3, #2
 80046c2:	e091      	b.n	80047e8 <HAL_RTC_SetDate+0x158>
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	2201      	movs	r2, #1
 80046c8:	741a      	strb	r2, [r3, #16]
  
  hrtc->State = HAL_RTC_STATE_BUSY; 
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	2202      	movs	r2, #2
 80046ce:	745a      	strb	r2, [r3, #17]
  
  if(Format == RTC_FORMAT_BIN)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d10c      	bne.n	80046f0 <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date)); 

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 80046d6:	68bb      	ldr	r3, [r7, #8]
 80046d8:	78da      	ldrb	r2, [r3, #3]
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 80046de:	68bb      	ldr	r3, [r7, #8]
 80046e0:	785a      	ldrb	r2, [r3, #1]
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 80046e6:	68bb      	ldr	r3, [r7, #8]
 80046e8:	789a      	ldrb	r2, [r3, #2]
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	739a      	strb	r2, [r3, #14]
 80046ee:	e01a      	b.n	8004726 <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));
    
    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 80046f0:	68bb      	ldr	r3, [r7, #8]
 80046f2:	78db      	ldrb	r3, [r3, #3]
 80046f4:	4618      	mov	r0, r3
 80046f6:	f000 fa06 	bl	8004b06 <RTC_Bcd2ToByte>
 80046fa:	4603      	mov	r3, r0
 80046fc:	461a      	mov	r2, r3
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 8004702:	68bb      	ldr	r3, [r7, #8]
 8004704:	785b      	ldrb	r3, [r3, #1]
 8004706:	4618      	mov	r0, r3
 8004708:	f000 f9fd 	bl	8004b06 <RTC_Bcd2ToByte>
 800470c:	4603      	mov	r3, r0
 800470e:	461a      	mov	r2, r3
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8004714:	68bb      	ldr	r3, [r7, #8]
 8004716:	789b      	ldrb	r3, [r3, #2]
 8004718:	4618      	mov	r0, r3
 800471a:	f000 f9f4 	bl	8004b06 <RTC_Bcd2ToByte>
 800471e:	4603      	mov	r3, r0
 8004720:	461a      	mov	r2, r3
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	7bdb      	ldrb	r3, [r3, #15]
 800472a:	4618      	mov	r0, r3
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	7b59      	ldrb	r1, [r3, #13]
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	7b9b      	ldrb	r3, [r3, #14]
 8004734:	461a      	mov	r2, r3
 8004736:	f000 fae7 	bl	8004d08 <RTC_WeekDayNum>
 800473a:	4603      	mov	r3, r0
 800473c:	461a      	mov	r2, r3
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	7b1a      	ldrb	r2, [r3, #12]
 8004746:	68bb      	ldr	r3, [r7, #8]
 8004748:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 800474a:	68f8      	ldr	r0, [r7, #12]
 800474c:	f000 f8d7 	bl	80048fe <RTC_ReadTimeCounter>
 8004750:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8004752:	69fb      	ldr	r3, [r7, #28]
 8004754:	4a26      	ldr	r2, [pc, #152]	; (80047f0 <HAL_RTC_SetDate+0x160>)
 8004756:	fba2 2303 	umull	r2, r3, r2, r3
 800475a:	0adb      	lsrs	r3, r3, #11
 800475c:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 800475e:	697b      	ldr	r3, [r7, #20]
 8004760:	2b18      	cmp	r3, #24
 8004762:	d93a      	bls.n	80047da <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 8004764:	697b      	ldr	r3, [r7, #20]
 8004766:	4a23      	ldr	r2, [pc, #140]	; (80047f4 <HAL_RTC_SetDate+0x164>)
 8004768:	fba2 2303 	umull	r2, r3, r2, r3
 800476c:	091b      	lsrs	r3, r3, #4
 800476e:	4a22      	ldr	r2, [pc, #136]	; (80047f8 <HAL_RTC_SetDate+0x168>)
 8004770:	fb02 f303 	mul.w	r3, r2, r3
 8004774:	69fa      	ldr	r2, [r7, #28]
 8004776:	1ad3      	subs	r3, r2, r3
 8004778:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 800477a:	69f9      	ldr	r1, [r7, #28]
 800477c:	68f8      	ldr	r0, [r7, #12]
 800477e:	f000 f8ee 	bl	800495e <RTC_WriteTimeCounter>
 8004782:	4603      	mov	r3, r0
 8004784:	2b00      	cmp	r3, #0
 8004786:	d007      	beq.n	8004798 <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	2204      	movs	r2, #4
 800478c:	745a      	strb	r2, [r3, #17]
      
      /* Process Unlocked */ 
      __HAL_UNLOCK(hrtc);
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	2200      	movs	r2, #0
 8004792:	741a      	strb	r2, [r3, #16]
      
      return HAL_ERROR;
 8004794:	2301      	movs	r3, #1
 8004796:	e027      	b.n	80047e8 <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8004798:	68f8      	ldr	r0, [r7, #12]
 800479a:	f000 f907 	bl	80049ac <RTC_ReadAlarmCounter>
 800479e:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 80047a0:	69bb      	ldr	r3, [r7, #24]
 80047a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047a6:	d018      	beq.n	80047da <HAL_RTC_SetDate+0x14a>
    {
      if(counter_alarm < counter_time)
 80047a8:	69ba      	ldr	r2, [r7, #24]
 80047aa:	69fb      	ldr	r3, [r7, #28]
 80047ac:	429a      	cmp	r2, r3
 80047ae:	d214      	bcs.n	80047da <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 80047b0:	69bb      	ldr	r3, [r7, #24]
 80047b2:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 80047b6:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80047ba:	61bb      	str	r3, [r7, #24]
        
        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 80047bc:	69b9      	ldr	r1, [r7, #24]
 80047be:	68f8      	ldr	r0, [r7, #12]
 80047c0:	f000 f90d 	bl	80049de <RTC_WriteAlarmCounter>
 80047c4:	4603      	mov	r3, r0
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d007      	beq.n	80047da <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	2204      	movs	r2, #4
 80047ce:	745a      	strb	r2, [r3, #17]
          
          /* Process Unlocked */ 
          __HAL_UNLOCK(hrtc);
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	2200      	movs	r2, #0
 80047d4:	741a      	strb	r2, [r3, #16]
          
          return HAL_ERROR;
 80047d6:	2301      	movs	r3, #1
 80047d8:	e006      	b.n	80047e8 <HAL_RTC_SetDate+0x158>
    }
    

  }

  hrtc->State = HAL_RTC_STATE_READY ;
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	2201      	movs	r2, #1
 80047de:	745a      	strb	r2, [r3, #17]
  
  /* Process Unlocked */ 
  __HAL_UNLOCK(hrtc);
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	2200      	movs	r2, #0
 80047e4:	741a      	strb	r2, [r3, #16]
  
  return HAL_OK;    
 80047e6:	2300      	movs	r3, #0
}
 80047e8:	4618      	mov	r0, r3
 80047ea:	3720      	adds	r7, #32
 80047ec:	46bd      	mov	sp, r7
 80047ee:	bd80      	pop	{r7, pc}
 80047f0:	91a2b3c5 	.word	0x91a2b3c5
 80047f4:	aaaaaaab 	.word	0xaaaaaaab
 80047f8:	00015180 	.word	0x00015180

080047fc <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format 
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80047fc:	b580      	push	{r7, lr}
 80047fe:	b086      	sub	sp, #24
 8004800:	af00      	add	r7, sp, #0
 8004802:	60f8      	str	r0, [r7, #12]
 8004804:	60b9      	str	r1, [r7, #8]
 8004806:	607a      	str	r2, [r7, #4]
  RTC_TimeTypeDef stime = {0U};
 8004808:	f107 0314 	add.w	r3, r7, #20
 800480c:	2100      	movs	r1, #0
 800480e:	460a      	mov	r2, r1
 8004810:	801a      	strh	r2, [r3, #0]
 8004812:	460a      	mov	r2, r1
 8004814:	709a      	strb	r2, [r3, #2]
  
  /* Check input parameters */
  if((hrtc == NULL) || (sDate == NULL))
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	2b00      	cmp	r3, #0
 800481a:	d002      	beq.n	8004822 <HAL_RTC_GetDate+0x26>
 800481c:	68bb      	ldr	r3, [r7, #8]
 800481e:	2b00      	cmp	r3, #0
 8004820:	d101      	bne.n	8004826 <HAL_RTC_GetDate+0x2a>
  {
     return HAL_ERROR;
 8004822:	2301      	movs	r3, #1
 8004824:	e03a      	b.n	800489c <HAL_RTC_GetDate+0xa0>
  
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  
  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 8004826:	f107 0314 	add.w	r3, r7, #20
 800482a:	2200      	movs	r2, #0
 800482c:	4619      	mov	r1, r3
 800482e:	68f8      	ldr	r0, [r7, #12]
 8004830:	f7ff fe56 	bl	80044e0 <HAL_RTC_GetTime>
 8004834:	4603      	mov	r3, r0
 8004836:	2b00      	cmp	r3, #0
 8004838:	d001      	beq.n	800483e <HAL_RTC_GetDate+0x42>
  {
    return HAL_ERROR;
 800483a:	2301      	movs	r3, #1
 800483c:	e02e      	b.n	800489c <HAL_RTC_GetDate+0xa0>
  }

  /* Fill the structure fields with the read parameters */
  sDate->WeekDay  = hrtc->DateToUpdate.WeekDay;
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	7b1a      	ldrb	r2, [r3, #12]
 8004842:	68bb      	ldr	r3, [r7, #8]
 8004844:	701a      	strb	r2, [r3, #0]
  sDate->Year     = hrtc->DateToUpdate.Year;
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	7bda      	ldrb	r2, [r3, #15]
 800484a:	68bb      	ldr	r3, [r7, #8]
 800484c:	70da      	strb	r2, [r3, #3]
  sDate->Month    = hrtc->DateToUpdate.Month;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	7b5a      	ldrb	r2, [r3, #13]
 8004852:	68bb      	ldr	r3, [r7, #8]
 8004854:	705a      	strb	r2, [r3, #1]
  sDate->Date     = hrtc->DateToUpdate.Date;
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	7b9a      	ldrb	r2, [r3, #14]
 800485a:	68bb      	ldr	r3, [r7, #8]
 800485c:	709a      	strb	r2, [r3, #2]

  /* Check the input parameters format */
  if(Format != RTC_FORMAT_BIN)
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	2b00      	cmp	r3, #0
 8004862:	d01a      	beq.n	800489a <HAL_RTC_GetDate+0x9e>
  {    
    /* Convert the date structure parameters to BCD format */
    sDate->Year   = (uint8_t)RTC_ByteToBcd2(sDate->Year);
 8004864:	68bb      	ldr	r3, [r7, #8]
 8004866:	78db      	ldrb	r3, [r3, #3]
 8004868:	4618      	mov	r0, r3
 800486a:	f000 f92f 	bl	8004acc <RTC_ByteToBcd2>
 800486e:	4603      	mov	r3, r0
 8004870:	461a      	mov	r2, r3
 8004872:	68bb      	ldr	r3, [r7, #8]
 8004874:	70da      	strb	r2, [r3, #3]
    sDate->Month  = (uint8_t)RTC_ByteToBcd2(sDate->Month);
 8004876:	68bb      	ldr	r3, [r7, #8]
 8004878:	785b      	ldrb	r3, [r3, #1]
 800487a:	4618      	mov	r0, r3
 800487c:	f000 f926 	bl	8004acc <RTC_ByteToBcd2>
 8004880:	4603      	mov	r3, r0
 8004882:	461a      	mov	r2, r3
 8004884:	68bb      	ldr	r3, [r7, #8]
 8004886:	705a      	strb	r2, [r3, #1]
    sDate->Date   = (uint8_t)RTC_ByteToBcd2(sDate->Date);  
 8004888:	68bb      	ldr	r3, [r7, #8]
 800488a:	789b      	ldrb	r3, [r3, #2]
 800488c:	4618      	mov	r0, r3
 800488e:	f000 f91d 	bl	8004acc <RTC_ByteToBcd2>
 8004892:	4603      	mov	r3, r0
 8004894:	461a      	mov	r2, r3
 8004896:	68bb      	ldr	r3, [r7, #8]
 8004898:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800489a:	2300      	movs	r3, #0
}
 800489c:	4618      	mov	r0, r3
 800489e:	3718      	adds	r7, #24
 80048a0:	46bd      	mov	sp, r7
 80048a2:	bd80      	pop	{r7, pc}

080048a4 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 80048a4:	b580      	push	{r7, lr}
 80048a6:	b084      	sub	sp, #16
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80048ac:	2300      	movs	r3, #0
 80048ae:	60fb      	str	r3, [r7, #12]
  
  /* Check input parameters */
  if(hrtc == NULL)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d101      	bne.n	80048ba <HAL_RTC_WaitForSynchro+0x16>
  {
     return HAL_ERROR;
 80048b6:	2301      	movs	r3, #1
 80048b8:	e01d      	b.n	80048f6 <HAL_RTC_WaitForSynchro+0x52>
  }
  
  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	687a      	ldr	r2, [r7, #4]
 80048c0:	6812      	ldr	r2, [r2, #0]
 80048c2:	6852      	ldr	r2, [r2, #4]
 80048c4:	f022 0208 	bic.w	r2, r2, #8
 80048c8:	605a      	str	r2, [r3, #4]
  
  tickstart = HAL_GetTick();
 80048ca:	f7fc fadf 	bl	8000e8c <HAL_GetTick>
 80048ce:	60f8      	str	r0, [r7, #12]
  
  /* Wait the registers to be synchronised */
  while((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 80048d0:	e009      	b.n	80048e6 <HAL_RTC_WaitForSynchro+0x42>
  {
    if((HAL_GetTick() - tickstart ) >  RTC_TIMEOUT_VALUE)
 80048d2:	f7fc fadb 	bl	8000e8c <HAL_GetTick>
 80048d6:	4602      	mov	r2, r0
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	1ad3      	subs	r3, r2, r3
 80048dc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80048e0:	d901      	bls.n	80048e6 <HAL_RTC_WaitForSynchro+0x42>
    {       
      return HAL_TIMEOUT;
 80048e2:	2303      	movs	r3, #3
 80048e4:	e007      	b.n	80048f6 <HAL_RTC_WaitForSynchro+0x52>
  while((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	685b      	ldr	r3, [r3, #4]
 80048ec:	f003 0308 	and.w	r3, r3, #8
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d0ee      	beq.n	80048d2 <HAL_RTC_WaitForSynchro+0x2e>
    } 
  }
  
  return HAL_OK;
 80048f4:	2300      	movs	r3, #0
}
 80048f6:	4618      	mov	r0, r3
 80048f8:	3710      	adds	r7, #16
 80048fa:	46bd      	mov	sp, r7
 80048fc:	bd80      	pop	{r7, pc}

080048fe <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef* hrtc)
{
 80048fe:	b480      	push	{r7}
 8004900:	b087      	sub	sp, #28
 8004902:	af00      	add	r7, sp, #0
 8004904:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 8004906:	2300      	movs	r3, #0
 8004908:	827b      	strh	r3, [r7, #18]
 800490a:	2300      	movs	r3, #0
 800490c:	823b      	strh	r3, [r7, #16]
 800490e:	2300      	movs	r3, #0
 8004910:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 8004912:	2300      	movs	r3, #0
 8004914:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	699b      	ldr	r3, [r3, #24]
 800491c:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	69db      	ldr	r3, [r3, #28]
 8004924:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	699b      	ldr	r3, [r3, #24]
 800492c:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 800492e:	8a7a      	ldrh	r2, [r7, #18]
 8004930:	8a3b      	ldrh	r3, [r7, #16]
 8004932:	429a      	cmp	r2, r3
 8004934:	d008      	beq.n	8004948 <RTC_ReadTimeCounter+0x4a>
  { /* In this case the counter roll over during reading of CNTL and CNTH registers, 
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 8004936:	8a3b      	ldrh	r3, [r7, #16]
 8004938:	041a      	lsls	r2, r3, #16
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	69db      	ldr	r3, [r3, #28]
 8004940:	b29b      	uxth	r3, r3
 8004942:	4313      	orrs	r3, r2
 8004944:	617b      	str	r3, [r7, #20]
 8004946:	e004      	b.n	8004952 <RTC_ReadTimeCounter+0x54>
  }
  else
  { /* No counter roll over during reading of CNTL and CNTH registers, counter 
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 8004948:	8a7b      	ldrh	r3, [r7, #18]
 800494a:	041a      	lsls	r2, r3, #16
 800494c:	89fb      	ldrh	r3, [r7, #14]
 800494e:	4313      	orrs	r3, r2
 8004950:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 8004952:	697b      	ldr	r3, [r7, #20]
}
 8004954:	4618      	mov	r0, r3
 8004956:	371c      	adds	r7, #28
 8004958:	46bd      	mov	sp, r7
 800495a:	bc80      	pop	{r7}
 800495c:	4770      	bx	lr

0800495e <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef* hrtc, uint32_t TimeCounter)
{
 800495e:	b580      	push	{r7, lr}
 8004960:	b084      	sub	sp, #16
 8004962:	af00      	add	r7, sp, #0
 8004964:	6078      	str	r0, [r7, #4]
 8004966:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004968:	2300      	movs	r3, #0
 800496a:	73fb      	strb	r3, [r7, #15]
  
  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800496c:	6878      	ldr	r0, [r7, #4]
 800496e:	f000 f85d 	bl	8004a2c <RTC_EnterInitMode>
 8004972:	4603      	mov	r3, r0
 8004974:	2b00      	cmp	r3, #0
 8004976:	d002      	beq.n	800497e <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 8004978:	2301      	movs	r3, #1
 800497a:	73fb      	strb	r3, [r7, #15]
 800497c:	e011      	b.n	80049a2 <RTC_WriteTimeCounter+0x44>
  } 
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	683a      	ldr	r2, [r7, #0]
 8004984:	0c12      	lsrs	r2, r2, #16
 8004986:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	683a      	ldr	r2, [r7, #0]
 800498e:	b292      	uxth	r2, r2
 8004990:	61da      	str	r2, [r3, #28]
    
    /* Wait for synchro */
    if(RTC_ExitInitMode(hrtc) != HAL_OK)
 8004992:	6878      	ldr	r0, [r7, #4]
 8004994:	f000 f872 	bl	8004a7c <RTC_ExitInitMode>
 8004998:	4603      	mov	r3, r0
 800499a:	2b00      	cmp	r3, #0
 800499c:	d001      	beq.n	80049a2 <RTC_WriteTimeCounter+0x44>
    {       
      status = HAL_ERROR;
 800499e:	2301      	movs	r3, #1
 80049a0:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80049a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80049a4:	4618      	mov	r0, r3
 80049a6:	3710      	adds	r7, #16
 80049a8:	46bd      	mov	sp, r7
 80049aa:	bd80      	pop	{r7, pc}

080049ac <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef* hrtc)
{
 80049ac:	b480      	push	{r7}
 80049ae:	b085      	sub	sp, #20
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 80049b4:	2300      	movs	r3, #0
 80049b6:	81fb      	strh	r3, [r7, #14]
 80049b8:	2300      	movs	r3, #0
 80049ba:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	6a1b      	ldr	r3, [r3, #32]
 80049c2:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049ca:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 80049cc:	89fb      	ldrh	r3, [r7, #14]
 80049ce:	041a      	lsls	r2, r3, #16
 80049d0:	89bb      	ldrh	r3, [r7, #12]
 80049d2:	4313      	orrs	r3, r2
}
 80049d4:	4618      	mov	r0, r3
 80049d6:	3714      	adds	r7, #20
 80049d8:	46bd      	mov	sp, r7
 80049da:	bc80      	pop	{r7}
 80049dc:	4770      	bx	lr

080049de <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef* hrtc, uint32_t AlarmCounter)
{
 80049de:	b580      	push	{r7, lr}
 80049e0:	b084      	sub	sp, #16
 80049e2:	af00      	add	r7, sp, #0
 80049e4:	6078      	str	r0, [r7, #4]
 80049e6:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80049e8:	2300      	movs	r3, #0
 80049ea:	73fb      	strb	r3, [r7, #15]
  
  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80049ec:	6878      	ldr	r0, [r7, #4]
 80049ee:	f000 f81d 	bl	8004a2c <RTC_EnterInitMode>
 80049f2:	4603      	mov	r3, r0
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d002      	beq.n	80049fe <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 80049f8:	2301      	movs	r3, #1
 80049fa:	73fb      	strb	r3, [r7, #15]
 80049fc:	e011      	b.n	8004a22 <RTC_WriteAlarmCounter+0x44>
  } 
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	683a      	ldr	r2, [r7, #0]
 8004a04:	0c12      	lsrs	r2, r2, #16
 8004a06:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	683a      	ldr	r2, [r7, #0]
 8004a0e:	b292      	uxth	r2, r2
 8004a10:	625a      	str	r2, [r3, #36]	; 0x24
    
    /* Wait for synchro */
    if(RTC_ExitInitMode(hrtc) != HAL_OK)
 8004a12:	6878      	ldr	r0, [r7, #4]
 8004a14:	f000 f832 	bl	8004a7c <RTC_ExitInitMode>
 8004a18:	4603      	mov	r3, r0
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d001      	beq.n	8004a22 <RTC_WriteAlarmCounter+0x44>
    {       
      status = HAL_ERROR;
 8004a1e:	2301      	movs	r3, #1
 8004a20:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8004a22:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a24:	4618      	mov	r0, r3
 8004a26:	3710      	adds	r7, #16
 8004a28:	46bd      	mov	sp, r7
 8004a2a:	bd80      	pop	{r7, pc}

08004a2c <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b084      	sub	sp, #16
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004a34:	2300      	movs	r3, #0
 8004a36:	60fb      	str	r3, [r7, #12]
  
  tickstart = HAL_GetTick();
 8004a38:	f7fc fa28 	bl	8000e8c <HAL_GetTick>
 8004a3c:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8004a3e:	e009      	b.n	8004a54 <RTC_EnterInitMode+0x28>
  {
    if((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8004a40:	f7fc fa24 	bl	8000e8c <HAL_GetTick>
 8004a44:	4602      	mov	r2, r0
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	1ad3      	subs	r3, r2, r3
 8004a4a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004a4e:	d901      	bls.n	8004a54 <RTC_EnterInitMode+0x28>
    {       
      return HAL_TIMEOUT;
 8004a50:	2303      	movs	r3, #3
 8004a52:	e00f      	b.n	8004a74 <RTC_EnterInitMode+0x48>
  while((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	685b      	ldr	r3, [r3, #4]
 8004a5a:	f003 0320 	and.w	r3, r3, #32
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d0ee      	beq.n	8004a40 <RTC_EnterInitMode+0x14>
    } 
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	687a      	ldr	r2, [r7, #4]
 8004a68:	6812      	ldr	r2, [r2, #0]
 8004a6a:	6852      	ldr	r2, [r2, #4]
 8004a6c:	f042 0210 	orr.w	r2, r2, #16
 8004a70:	605a      	str	r2, [r3, #4]
  
  
  return HAL_OK;  
 8004a72:	2300      	movs	r3, #0
}
 8004a74:	4618      	mov	r0, r3
 8004a76:	3710      	adds	r7, #16
 8004a78:	46bd      	mov	sp, r7
 8004a7a:	bd80      	pop	{r7, pc}

08004a7c <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef* hrtc)
{
 8004a7c:	b580      	push	{r7, lr}
 8004a7e:	b084      	sub	sp, #16
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004a84:	2300      	movs	r3, #0
 8004a86:	60fb      	str	r3, [r7, #12]
  
  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	687a      	ldr	r2, [r7, #4]
 8004a8e:	6812      	ldr	r2, [r2, #0]
 8004a90:	6852      	ldr	r2, [r2, #4]
 8004a92:	f022 0210 	bic.w	r2, r2, #16
 8004a96:	605a      	str	r2, [r3, #4]
  
  tickstart = HAL_GetTick();
 8004a98:	f7fc f9f8 	bl	8000e8c <HAL_GetTick>
 8004a9c:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8004a9e:	e009      	b.n	8004ab4 <RTC_ExitInitMode+0x38>
  {
    if((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8004aa0:	f7fc f9f4 	bl	8000e8c <HAL_GetTick>
 8004aa4:	4602      	mov	r2, r0
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	1ad3      	subs	r3, r2, r3
 8004aaa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004aae:	d901      	bls.n	8004ab4 <RTC_ExitInitMode+0x38>
    {       
      return HAL_TIMEOUT;
 8004ab0:	2303      	movs	r3, #3
 8004ab2:	e007      	b.n	8004ac4 <RTC_ExitInitMode+0x48>
  while((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	685b      	ldr	r3, [r3, #4]
 8004aba:	f003 0320 	and.w	r3, r3, #32
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d0ee      	beq.n	8004aa0 <RTC_ExitInitMode+0x24>
    } 
  }
  
  return HAL_OK;  
 8004ac2:	2300      	movs	r3, #0
}
 8004ac4:	4618      	mov	r0, r3
 8004ac6:	3710      	adds	r7, #16
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	bd80      	pop	{r7, pc}

08004acc <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8004acc:	b480      	push	{r7}
 8004ace:	b085      	sub	sp, #20
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	4603      	mov	r3, r0
 8004ad4:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8004ad6:	2300      	movs	r3, #0
 8004ad8:	60fb      	str	r3, [r7, #12]
  
  while(Value >= 10U)
 8004ada:	e005      	b.n	8004ae8 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	3301      	adds	r3, #1
 8004ae0:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8004ae2:	79fb      	ldrb	r3, [r7, #7]
 8004ae4:	3b0a      	subs	r3, #10
 8004ae6:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 8004ae8:	79fb      	ldrb	r3, [r7, #7]
 8004aea:	2b09      	cmp	r3, #9
 8004aec:	d8f6      	bhi.n	8004adc <RTC_ByteToBcd2+0x10>
  }
  
  return  ((uint8_t)(bcdhigh << 4U) | Value);
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	b2db      	uxtb	r3, r3
 8004af2:	011b      	lsls	r3, r3, #4
 8004af4:	b2da      	uxtb	r2, r3
 8004af6:	79fb      	ldrb	r3, [r7, #7]
 8004af8:	4313      	orrs	r3, r2
 8004afa:	b2db      	uxtb	r3, r3
}
 8004afc:	4618      	mov	r0, r3
 8004afe:	3714      	adds	r7, #20
 8004b00:	46bd      	mov	sp, r7
 8004b02:	bc80      	pop	{r7}
 8004b04:	4770      	bx	lr

08004b06 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8004b06:	b480      	push	{r7}
 8004b08:	b085      	sub	sp, #20
 8004b0a:	af00      	add	r7, sp, #0
 8004b0c:	4603      	mov	r3, r0
 8004b0e:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8004b10:	2300      	movs	r3, #0
 8004b12:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 8004b14:	79fb      	ldrb	r3, [r7, #7]
 8004b16:	091b      	lsrs	r3, r3, #4
 8004b18:	b2db      	uxtb	r3, r3
 8004b1a:	461a      	mov	r2, r3
 8004b1c:	4613      	mov	r3, r2
 8004b1e:	009b      	lsls	r3, r3, #2
 8004b20:	4413      	add	r3, r2
 8004b22:	005b      	lsls	r3, r3, #1
 8004b24:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8004b26:	79fb      	ldrb	r3, [r7, #7]
 8004b28:	f003 030f 	and.w	r3, r3, #15
 8004b2c:	b2da      	uxtb	r2, r3
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	b2db      	uxtb	r3, r3
 8004b32:	4413      	add	r3, r2
 8004b34:	b2db      	uxtb	r3, r3
}
 8004b36:	4618      	mov	r0, r3
 8004b38:	3714      	adds	r7, #20
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	bc80      	pop	{r7}
 8004b3e:	4770      	bx	lr

08004b40 <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef* hrtc, uint32_t DayElapsed)
{
 8004b40:	b590      	push	{r4, r7, lr}
 8004b42:	b089      	sub	sp, #36	; 0x24
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	6078      	str	r0, [r7, #4]
 8004b48:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 8004b4a:	2300      	movs	r3, #0
 8004b4c:	61fb      	str	r3, [r7, #28]
 8004b4e:	2300      	movs	r3, #0
 8004b50:	61bb      	str	r3, [r7, #24]
 8004b52:	2300      	movs	r3, #0
 8004b54:	617b      	str	r3, [r7, #20]
  uint32_t loop = 0U;
 8004b56:	2300      	movs	r3, #0
 8004b58:	613b      	str	r3, [r7, #16]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	7bdb      	ldrb	r3, [r3, #15]
 8004b5e:	61fb      	str	r3, [r7, #28]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	7b5b      	ldrb	r3, [r3, #13]
 8004b64:	61bb      	str	r3, [r7, #24]
  day = hrtc->DateToUpdate.Date;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	7b9b      	ldrb	r3, [r3, #14]
 8004b6a:	617b      	str	r3, [r7, #20]

  for (loop = 0U; loop < DayElapsed; loop++)
 8004b6c:	2300      	movs	r3, #0
 8004b6e:	613b      	str	r3, [r7, #16]
 8004b70:	e06f      	b.n	8004c52 <RTC_DateUpdate+0x112>
  {
    if((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 8004b72:	69bb      	ldr	r3, [r7, #24]
 8004b74:	2b01      	cmp	r3, #1
 8004b76:	d011      	beq.n	8004b9c <RTC_DateUpdate+0x5c>
 8004b78:	69bb      	ldr	r3, [r7, #24]
 8004b7a:	2b03      	cmp	r3, #3
 8004b7c:	d00e      	beq.n	8004b9c <RTC_DateUpdate+0x5c>
 8004b7e:	69bb      	ldr	r3, [r7, #24]
 8004b80:	2b05      	cmp	r3, #5
 8004b82:	d00b      	beq.n	8004b9c <RTC_DateUpdate+0x5c>
 8004b84:	69bb      	ldr	r3, [r7, #24]
 8004b86:	2b07      	cmp	r3, #7
 8004b88:	d008      	beq.n	8004b9c <RTC_DateUpdate+0x5c>
 8004b8a:	69bb      	ldr	r3, [r7, #24]
 8004b8c:	2b08      	cmp	r3, #8
 8004b8e:	d005      	beq.n	8004b9c <RTC_DateUpdate+0x5c>
       (month == 8U) || (month == 10U) || (month == 12U))
 8004b90:	69bb      	ldr	r3, [r7, #24]
 8004b92:	2b0a      	cmp	r3, #10
 8004b94:	d002      	beq.n	8004b9c <RTC_DateUpdate+0x5c>
 8004b96:	69bb      	ldr	r3, [r7, #24]
 8004b98:	2b0c      	cmp	r3, #12
 8004b9a:	d117      	bne.n	8004bcc <RTC_DateUpdate+0x8c>
    {
      if(day < 31U)
 8004b9c:	697b      	ldr	r3, [r7, #20]
 8004b9e:	2b1e      	cmp	r3, #30
 8004ba0:	d803      	bhi.n	8004baa <RTC_DateUpdate+0x6a>
      {
        day++;
 8004ba2:	697b      	ldr	r3, [r7, #20]
 8004ba4:	3301      	adds	r3, #1
 8004ba6:	617b      	str	r3, [r7, #20]
      if(day < 31U)
 8004ba8:	e050      	b.n	8004c4c <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if(month != 12U)
 8004baa:	69bb      	ldr	r3, [r7, #24]
 8004bac:	2b0c      	cmp	r3, #12
 8004bae:	d005      	beq.n	8004bbc <RTC_DateUpdate+0x7c>
        {
          month++;
 8004bb0:	69bb      	ldr	r3, [r7, #24]
 8004bb2:	3301      	adds	r3, #1
 8004bb4:	61bb      	str	r3, [r7, #24]
          day = 1U;
 8004bb6:	2301      	movs	r3, #1
 8004bb8:	617b      	str	r3, [r7, #20]
      if(day < 31U)
 8004bba:	e047      	b.n	8004c4c <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 8004bbc:	2301      	movs	r3, #1
 8004bbe:	61bb      	str	r3, [r7, #24]
          day = 1U;
 8004bc0:	2301      	movs	r3, #1
 8004bc2:	617b      	str	r3, [r7, #20]
          year++;
 8004bc4:	69fb      	ldr	r3, [r7, #28]
 8004bc6:	3301      	adds	r3, #1
 8004bc8:	61fb      	str	r3, [r7, #28]
      if(day < 31U)
 8004bca:	e03f      	b.n	8004c4c <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 8004bcc:	69bb      	ldr	r3, [r7, #24]
 8004bce:	2b04      	cmp	r3, #4
 8004bd0:	d008      	beq.n	8004be4 <RTC_DateUpdate+0xa4>
 8004bd2:	69bb      	ldr	r3, [r7, #24]
 8004bd4:	2b06      	cmp	r3, #6
 8004bd6:	d005      	beq.n	8004be4 <RTC_DateUpdate+0xa4>
 8004bd8:	69bb      	ldr	r3, [r7, #24]
 8004bda:	2b09      	cmp	r3, #9
 8004bdc:	d002      	beq.n	8004be4 <RTC_DateUpdate+0xa4>
 8004bde:	69bb      	ldr	r3, [r7, #24]
 8004be0:	2b0b      	cmp	r3, #11
 8004be2:	d10c      	bne.n	8004bfe <RTC_DateUpdate+0xbe>
    {
      if(day < 30U)
 8004be4:	697b      	ldr	r3, [r7, #20]
 8004be6:	2b1d      	cmp	r3, #29
 8004be8:	d803      	bhi.n	8004bf2 <RTC_DateUpdate+0xb2>
      {
        day++;
 8004bea:	697b      	ldr	r3, [r7, #20]
 8004bec:	3301      	adds	r3, #1
 8004bee:	617b      	str	r3, [r7, #20]
      if(day < 30U)
 8004bf0:	e02c      	b.n	8004c4c <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 8004bf2:	69bb      	ldr	r3, [r7, #24]
 8004bf4:	3301      	adds	r3, #1
 8004bf6:	61bb      	str	r3, [r7, #24]
        day = 1U;
 8004bf8:	2301      	movs	r3, #1
 8004bfa:	617b      	str	r3, [r7, #20]
      if(day < 30U)
 8004bfc:	e026      	b.n	8004c4c <RTC_DateUpdate+0x10c>
      }
    }
    else if(month == 2U)
 8004bfe:	69bb      	ldr	r3, [r7, #24]
 8004c00:	2b02      	cmp	r3, #2
 8004c02:	d123      	bne.n	8004c4c <RTC_DateUpdate+0x10c>
    {
      if(day < 28U)
 8004c04:	697b      	ldr	r3, [r7, #20]
 8004c06:	2b1b      	cmp	r3, #27
 8004c08:	d803      	bhi.n	8004c12 <RTC_DateUpdate+0xd2>
      {
        day++;
 8004c0a:	697b      	ldr	r3, [r7, #20]
 8004c0c:	3301      	adds	r3, #1
 8004c0e:	617b      	str	r3, [r7, #20]
 8004c10:	e01c      	b.n	8004c4c <RTC_DateUpdate+0x10c>
      }
      else if(day == 28U)
 8004c12:	697b      	ldr	r3, [r7, #20]
 8004c14:	2b1c      	cmp	r3, #28
 8004c16:	d111      	bne.n	8004c3c <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if(RTC_IsLeapYear(year))
 8004c18:	69fb      	ldr	r3, [r7, #28]
 8004c1a:	b29b      	uxth	r3, r3
 8004c1c:	4618      	mov	r0, r3
 8004c1e:	f000 f841 	bl	8004ca4 <RTC_IsLeapYear>
 8004c22:	4603      	mov	r3, r0
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d003      	beq.n	8004c30 <RTC_DateUpdate+0xf0>
        {
          day++;
 8004c28:	697b      	ldr	r3, [r7, #20]
 8004c2a:	3301      	adds	r3, #1
 8004c2c:	617b      	str	r3, [r7, #20]
 8004c2e:	e00d      	b.n	8004c4c <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 8004c30:	69bb      	ldr	r3, [r7, #24]
 8004c32:	3301      	adds	r3, #1
 8004c34:	61bb      	str	r3, [r7, #24]
          day = 1U;
 8004c36:	2301      	movs	r3, #1
 8004c38:	617b      	str	r3, [r7, #20]
 8004c3a:	e007      	b.n	8004c4c <RTC_DateUpdate+0x10c>
        }
      }
      else if(day == 29U)
 8004c3c:	697b      	ldr	r3, [r7, #20]
 8004c3e:	2b1d      	cmp	r3, #29
 8004c40:	d104      	bne.n	8004c4c <RTC_DateUpdate+0x10c>
      {
        month++;
 8004c42:	69bb      	ldr	r3, [r7, #24]
 8004c44:	3301      	adds	r3, #1
 8004c46:	61bb      	str	r3, [r7, #24]
        day = 1U;
 8004c48:	2301      	movs	r3, #1
 8004c4a:	617b      	str	r3, [r7, #20]
  for (loop = 0U; loop < DayElapsed; loop++)
 8004c4c:	693b      	ldr	r3, [r7, #16]
 8004c4e:	3301      	adds	r3, #1
 8004c50:	613b      	str	r3, [r7, #16]
 8004c52:	693a      	ldr	r2, [r7, #16]
 8004c54:	683b      	ldr	r3, [r7, #0]
 8004c56:	429a      	cmp	r2, r3
 8004c58:	d38b      	bcc.n	8004b72 <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	69fa      	ldr	r2, [r7, #28]
 8004c5e:	b2d2      	uxtb	r2, r2
 8004c60:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	69ba      	ldr	r2, [r7, #24]
 8004c66:	b2d2      	uxtb	r2, r2
 8004c68:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	697a      	ldr	r2, [r7, #20]
 8004c6e:	b2d2      	uxtb	r2, r2
 8004c70:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 8004c72:	687c      	ldr	r4, [r7, #4]
 8004c74:	69bb      	ldr	r3, [r7, #24]
 8004c76:	b2db      	uxtb	r3, r3
 8004c78:	697a      	ldr	r2, [r7, #20]
 8004c7a:	b2d2      	uxtb	r2, r2
 8004c7c:	4619      	mov	r1, r3
 8004c7e:	69f8      	ldr	r0, [r7, #28]
 8004c80:	f000 f842 	bl	8004d08 <RTC_WeekDayNum>
 8004c84:	4603      	mov	r3, r0
 8004c86:	7323      	strb	r3, [r4, #12]


  uint32_t dateToStore;

  memcpy(&dateToStore,&hrtc->DateToUpdate,4);
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	330c      	adds	r3, #12
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	60fb      	str	r3, [r7, #12]
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR2, dateToStore);
 8004c90:	68fa      	ldr	r2, [r7, #12]
 8004c92:	1d3b      	adds	r3, r7, #4
 8004c94:	2102      	movs	r1, #2
 8004c96:	4618      	mov	r0, r3
 8004c98:	f000 f8ae 	bl	8004df8 <HAL_RTCEx_BKUPWrite>

}
 8004c9c:	bf00      	nop
 8004c9e:	3724      	adds	r7, #36	; 0x24
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	bd90      	pop	{r4, r7, pc}

08004ca4 <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 8004ca4:	b480      	push	{r7}
 8004ca6:	b083      	sub	sp, #12
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	4603      	mov	r3, r0
 8004cac:	80fb      	strh	r3, [r7, #6]
  if((nYear % 4U) != 0U) 
 8004cae:	88fb      	ldrh	r3, [r7, #6]
 8004cb0:	f003 0303 	and.w	r3, r3, #3
 8004cb4:	b29b      	uxth	r3, r3
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d001      	beq.n	8004cbe <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 8004cba:	2300      	movs	r3, #0
 8004cbc:	e01d      	b.n	8004cfa <RTC_IsLeapYear+0x56>
  }
  
  if((nYear % 100U) != 0U) 
 8004cbe:	88fb      	ldrh	r3, [r7, #6]
 8004cc0:	4a10      	ldr	r2, [pc, #64]	; (8004d04 <RTC_IsLeapYear+0x60>)
 8004cc2:	fba2 1203 	umull	r1, r2, r2, r3
 8004cc6:	0952      	lsrs	r2, r2, #5
 8004cc8:	2164      	movs	r1, #100	; 0x64
 8004cca:	fb01 f202 	mul.w	r2, r1, r2
 8004cce:	1a9b      	subs	r3, r3, r2
 8004cd0:	b29b      	uxth	r3, r3
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d001      	beq.n	8004cda <RTC_IsLeapYear+0x36>
  {
    return 1U;
 8004cd6:	2301      	movs	r3, #1
 8004cd8:	e00f      	b.n	8004cfa <RTC_IsLeapYear+0x56>
  }
  
  if((nYear % 400U) == 0U)
 8004cda:	88fb      	ldrh	r3, [r7, #6]
 8004cdc:	4a09      	ldr	r2, [pc, #36]	; (8004d04 <RTC_IsLeapYear+0x60>)
 8004cde:	fba2 1203 	umull	r1, r2, r2, r3
 8004ce2:	09d2      	lsrs	r2, r2, #7
 8004ce4:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8004ce8:	fb01 f202 	mul.w	r2, r1, r2
 8004cec:	1a9b      	subs	r3, r3, r2
 8004cee:	b29b      	uxth	r3, r3
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d101      	bne.n	8004cf8 <RTC_IsLeapYear+0x54>
  {
    return 1U;
 8004cf4:	2301      	movs	r3, #1
 8004cf6:	e000      	b.n	8004cfa <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 8004cf8:	2300      	movs	r3, #0
  }
}
 8004cfa:	4618      	mov	r0, r3
 8004cfc:	370c      	adds	r7, #12
 8004cfe:	46bd      	mov	sp, r7
 8004d00:	bc80      	pop	{r7}
 8004d02:	4770      	bx	lr
 8004d04:	51eb851f 	.word	0x51eb851f

08004d08 <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 8004d08:	b480      	push	{r7}
 8004d0a:	b085      	sub	sp, #20
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
 8004d10:	460b      	mov	r3, r1
 8004d12:	70fb      	strb	r3, [r7, #3]
 8004d14:	4613      	mov	r3, r2
 8004d16:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 8004d18:	2300      	movs	r3, #0
 8004d1a:	60bb      	str	r3, [r7, #8]
 8004d1c:	2300      	movs	r3, #0
 8004d1e:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8004d26:	60bb      	str	r3, [r7, #8]
  
  if(nMonth < 3U)
 8004d28:	78fb      	ldrb	r3, [r7, #3]
 8004d2a:	2b02      	cmp	r3, #2
 8004d2c:	d82d      	bhi.n	8004d8a <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth)/9U) + nDay + 4U + year + ((year-1U)/4U) - ((year-1U)/100U) + ((year-1U)/400U)) % 7U;
 8004d2e:	78fa      	ldrb	r2, [r7, #3]
 8004d30:	4613      	mov	r3, r2
 8004d32:	005b      	lsls	r3, r3, #1
 8004d34:	4413      	add	r3, r2
 8004d36:	00db      	lsls	r3, r3, #3
 8004d38:	1a9b      	subs	r3, r3, r2
 8004d3a:	4a2c      	ldr	r2, [pc, #176]	; (8004dec <RTC_WeekDayNum+0xe4>)
 8004d3c:	fba2 2303 	umull	r2, r3, r2, r3
 8004d40:	085a      	lsrs	r2, r3, #1
 8004d42:	78bb      	ldrb	r3, [r7, #2]
 8004d44:	441a      	add	r2, r3
 8004d46:	68bb      	ldr	r3, [r7, #8]
 8004d48:	441a      	add	r2, r3
 8004d4a:	68bb      	ldr	r3, [r7, #8]
 8004d4c:	3b01      	subs	r3, #1
 8004d4e:	089b      	lsrs	r3, r3, #2
 8004d50:	441a      	add	r2, r3
 8004d52:	68bb      	ldr	r3, [r7, #8]
 8004d54:	3b01      	subs	r3, #1
 8004d56:	4926      	ldr	r1, [pc, #152]	; (8004df0 <RTC_WeekDayNum+0xe8>)
 8004d58:	fba1 1303 	umull	r1, r3, r1, r3
 8004d5c:	095b      	lsrs	r3, r3, #5
 8004d5e:	1ad2      	subs	r2, r2, r3
 8004d60:	68bb      	ldr	r3, [r7, #8]
 8004d62:	3b01      	subs	r3, #1
 8004d64:	4922      	ldr	r1, [pc, #136]	; (8004df0 <RTC_WeekDayNum+0xe8>)
 8004d66:	fba1 1303 	umull	r1, r3, r1, r3
 8004d6a:	09db      	lsrs	r3, r3, #7
 8004d6c:	4413      	add	r3, r2
 8004d6e:	1d1a      	adds	r2, r3, #4
 8004d70:	4b20      	ldr	r3, [pc, #128]	; (8004df4 <RTC_WeekDayNum+0xec>)
 8004d72:	fba3 1302 	umull	r1, r3, r3, r2
 8004d76:	1ad1      	subs	r1, r2, r3
 8004d78:	0849      	lsrs	r1, r1, #1
 8004d7a:	440b      	add	r3, r1
 8004d7c:	0899      	lsrs	r1, r3, #2
 8004d7e:	460b      	mov	r3, r1
 8004d80:	00db      	lsls	r3, r3, #3
 8004d82:	1a5b      	subs	r3, r3, r1
 8004d84:	1ad3      	subs	r3, r2, r3
 8004d86:	60fb      	str	r3, [r7, #12]
 8004d88:	e029      	b.n	8004dde <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth)/9U) + nDay + 4U + year + (year/4U) - (year/100U) + (year/400U) - 2U ) % 7U; 
 8004d8a:	78fa      	ldrb	r2, [r7, #3]
 8004d8c:	4613      	mov	r3, r2
 8004d8e:	005b      	lsls	r3, r3, #1
 8004d90:	4413      	add	r3, r2
 8004d92:	00db      	lsls	r3, r3, #3
 8004d94:	1a9b      	subs	r3, r3, r2
 8004d96:	4a15      	ldr	r2, [pc, #84]	; (8004dec <RTC_WeekDayNum+0xe4>)
 8004d98:	fba2 2303 	umull	r2, r3, r2, r3
 8004d9c:	085a      	lsrs	r2, r3, #1
 8004d9e:	78bb      	ldrb	r3, [r7, #2]
 8004da0:	441a      	add	r2, r3
 8004da2:	68bb      	ldr	r3, [r7, #8]
 8004da4:	441a      	add	r2, r3
 8004da6:	68bb      	ldr	r3, [r7, #8]
 8004da8:	089b      	lsrs	r3, r3, #2
 8004daa:	441a      	add	r2, r3
 8004dac:	68bb      	ldr	r3, [r7, #8]
 8004dae:	4910      	ldr	r1, [pc, #64]	; (8004df0 <RTC_WeekDayNum+0xe8>)
 8004db0:	fba1 1303 	umull	r1, r3, r1, r3
 8004db4:	095b      	lsrs	r3, r3, #5
 8004db6:	1ad2      	subs	r2, r2, r3
 8004db8:	68bb      	ldr	r3, [r7, #8]
 8004dba:	490d      	ldr	r1, [pc, #52]	; (8004df0 <RTC_WeekDayNum+0xe8>)
 8004dbc:	fba1 1303 	umull	r1, r3, r1, r3
 8004dc0:	09db      	lsrs	r3, r3, #7
 8004dc2:	4413      	add	r3, r2
 8004dc4:	1c9a      	adds	r2, r3, #2
 8004dc6:	4b0b      	ldr	r3, [pc, #44]	; (8004df4 <RTC_WeekDayNum+0xec>)
 8004dc8:	fba3 1302 	umull	r1, r3, r3, r2
 8004dcc:	1ad1      	subs	r1, r2, r3
 8004dce:	0849      	lsrs	r1, r1, #1
 8004dd0:	440b      	add	r3, r1
 8004dd2:	0899      	lsrs	r1, r3, #2
 8004dd4:	460b      	mov	r3, r1
 8004dd6:	00db      	lsls	r3, r3, #3
 8004dd8:	1a5b      	subs	r3, r3, r1
 8004dda:	1ad3      	subs	r3, r2, r3
 8004ddc:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	b2db      	uxtb	r3, r3
}
 8004de2:	4618      	mov	r0, r3
 8004de4:	3714      	adds	r7, #20
 8004de6:	46bd      	mov	sp, r7
 8004de8:	bc80      	pop	{r7}
 8004dea:	4770      	bx	lr
 8004dec:	38e38e39 	.word	0x38e38e39
 8004df0:	51eb851f 	.word	0x51eb851f
 8004df4:	24924925 	.word	0x24924925

08004df8 <HAL_RTCEx_BKUPWrite>:
  *                                 specify the register (depending devices).
  * @param  Data: Data to be written in the specified RTC Backup data register.                     
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8004df8:	b480      	push	{r7}
 8004dfa:	b087      	sub	sp, #28
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	60f8      	str	r0, [r7, #12]
 8004e00:	60b9      	str	r1, [r7, #8]
 8004e02:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8004e04:	2300      	movs	r3, #0
 8004e06:	617b      	str	r3, [r7, #20]
  UNUSED(hrtc);

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));
  
  tmp = (uint32_t)BKP_BASE; 
 8004e08:	4b07      	ldr	r3, [pc, #28]	; (8004e28 <HAL_RTCEx_BKUPWrite+0x30>)
 8004e0a:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8004e0c:	68bb      	ldr	r3, [r7, #8]
 8004e0e:	009b      	lsls	r3, r3, #2
 8004e10:	697a      	ldr	r2, [r7, #20]
 8004e12:	4413      	add	r3, r2
 8004e14:	617b      	str	r3, [r7, #20]

  *(__IO uint32_t *) tmp = (Data & BKP_DR1_D);
 8004e16:	697b      	ldr	r3, [r7, #20]
 8004e18:	687a      	ldr	r2, [r7, #4]
 8004e1a:	b292      	uxth	r2, r2
 8004e1c:	601a      	str	r2, [r3, #0]
}
 8004e1e:	bf00      	nop
 8004e20:	371c      	adds	r7, #28
 8004e22:	46bd      	mov	sp, r7
 8004e24:	bc80      	pop	{r7}
 8004e26:	4770      	bx	lr
 8004e28:	40006c00 	.word	0x40006c00

08004e2c <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx where x can be from 1 to 10 (or 42) to 
  *                                 specify the register (depending devices).
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8004e2c:	b480      	push	{r7}
 8004e2e:	b085      	sub	sp, #20
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	6078      	str	r0, [r7, #4]
 8004e34:	6039      	str	r1, [r7, #0]
  uint32_t backupregister = 0U;
 8004e36:	2300      	movs	r3, #0
 8004e38:	60fb      	str	r3, [r7, #12]
  uint32_t pvalue = 0U;
 8004e3a:	2300      	movs	r3, #0
 8004e3c:	60bb      	str	r3, [r7, #8]
  UNUSED(hrtc);

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  backupregister = (uint32_t)BKP_BASE; 
 8004e3e:	4b08      	ldr	r3, [pc, #32]	; (8004e60 <HAL_RTCEx_BKUPRead+0x34>)
 8004e40:	60fb      	str	r3, [r7, #12]
  backupregister += (BackupRegister * 4U);
 8004e42:	683b      	ldr	r3, [r7, #0]
 8004e44:	009b      	lsls	r3, r3, #2
 8004e46:	68fa      	ldr	r2, [r7, #12]
 8004e48:	4413      	add	r3, r2
 8004e4a:	60fb      	str	r3, [r7, #12]
  
  pvalue = (*(__IO uint32_t *)(backupregister)) & BKP_DR1_D;
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	b29b      	uxth	r3, r3
 8004e52:	60bb      	str	r3, [r7, #8]

  /* Read the specified register */
  return pvalue;
 8004e54:	68bb      	ldr	r3, [r7, #8]
}
 8004e56:	4618      	mov	r0, r3
 8004e58:	3714      	adds	r7, #20
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	bc80      	pop	{r7}
 8004e5e:	4770      	bx	lr
 8004e60:	40006c00 	.word	0x40006c00

08004e64 <HAL_SPI_TransmitReceive>:
  * @param  Size: amount of data to be sent and received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout)
{
 8004e64:	b580      	push	{r7, lr}
 8004e66:	b08c      	sub	sp, #48	; 0x30
 8004e68:	af02      	add	r7, sp, #8
 8004e6a:	60f8      	str	r0, [r7, #12]
 8004e6c:	60b9      	str	r1, [r7, #8]
 8004e6e:	607a      	str	r2, [r7, #4]
 8004e70:	807b      	strh	r3, [r7, #2]
  uint32_t tmp = 0U, tmp1 = 0U;
 8004e72:	2300      	movs	r3, #0
 8004e74:	61fb      	str	r3, [r7, #28]
 8004e76:	2300      	movs	r3, #0
 8004e78:	61bb      	str	r3, [r7, #24]
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg1 = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	617b      	str	r3, [r7, #20]
  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t txallowed = 1U;
 8004e7e:	2301      	movs	r3, #1
 8004e80:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004e82:	2300      	movs	r3, #0
 8004e84:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004e8e:	2b01      	cmp	r3, #1
 8004e90:	d101      	bne.n	8004e96 <HAL_SPI_TransmitReceive+0x32>
 8004e92:	2302      	movs	r3, #2
 8004e94:	e181      	b.n	800519a <HAL_SPI_TransmitReceive+0x336>
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	2201      	movs	r2, #1
 8004e9a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004e9e:	f7fb fff5 	bl	8000e8c <HAL_GetTick>
 8004ea2:	6178      	str	r0, [r7, #20]
  
  tmp  = hspi->State;
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004eaa:	b2db      	uxtb	r3, r3
 8004eac:	61fb      	str	r3, [r7, #28]
  tmp1 = hspi->Init.Mode;
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	685b      	ldr	r3, [r3, #4]
 8004eb2:	61bb      	str	r3, [r7, #24]
  
  if(!((tmp == HAL_SPI_STATE_READY) || \
 8004eb4:	69fb      	ldr	r3, [r7, #28]
 8004eb6:	2b01      	cmp	r3, #1
 8004eb8:	d00e      	beq.n	8004ed8 <HAL_SPI_TransmitReceive+0x74>
 8004eba:	69bb      	ldr	r3, [r7, #24]
 8004ebc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004ec0:	d106      	bne.n	8004ed0 <HAL_SPI_TransmitReceive+0x6c>
    ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	689b      	ldr	r3, [r3, #8]
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d102      	bne.n	8004ed0 <HAL_SPI_TransmitReceive+0x6c>
 8004eca:	69fb      	ldr	r3, [r7, #28]
 8004ecc:	2b04      	cmp	r3, #4
 8004ece:	d003      	beq.n	8004ed8 <HAL_SPI_TransmitReceive+0x74>
  {
    errorcode = HAL_BUSY;
 8004ed0:	2302      	movs	r3, #2
 8004ed2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8004ed6:	e156      	b.n	8005186 <HAL_SPI_TransmitReceive+0x322>
  }

  if((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004ed8:	68bb      	ldr	r3, [r7, #8]
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d005      	beq.n	8004eea <HAL_SPI_TransmitReceive+0x86>
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d002      	beq.n	8004eea <HAL_SPI_TransmitReceive+0x86>
 8004ee4:	887b      	ldrh	r3, [r7, #2]
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d103      	bne.n	8004ef2 <HAL_SPI_TransmitReceive+0x8e>
  {
    errorcode = HAL_ERROR;
 8004eea:	2301      	movs	r3, #1
 8004eec:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8004ef0:	e149      	b.n	8005186 <HAL_SPI_TransmitReceive+0x322>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if(hspi->State == HAL_SPI_STATE_READY)
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004ef8:	b2db      	uxtb	r3, r3
 8004efa:	2b01      	cmp	r3, #1
 8004efc:	d103      	bne.n	8004f06 <HAL_SPI_TransmitReceive+0xa2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	2205      	movs	r2, #5
 8004f02:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	2200      	movs	r2, #0
 8004f0a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	687a      	ldr	r2, [r7, #4]
 8004f10:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	887a      	ldrh	r2, [r7, #2]
 8004f16:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	887a      	ldrh	r2, [r7, #2]
 8004f1c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	68ba      	ldr	r2, [r7, #8]
 8004f22:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	887a      	ldrh	r2, [r7, #2]
 8004f28:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	887a      	ldrh	r2, [r7, #2]
 8004f2e:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	2200      	movs	r2, #0
 8004f34:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	2200      	movs	r2, #0
 8004f3a:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f46:	2b40      	cmp	r3, #64	; 0x40
 8004f48:	d007      	beq.n	8004f5a <HAL_SPI_TransmitReceive+0xf6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	68fa      	ldr	r2, [r7, #12]
 8004f50:	6812      	ldr	r2, [r2, #0]
 8004f52:	6812      	ldr	r2, [r2, #0]
 8004f54:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004f58:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	68db      	ldr	r3, [r3, #12]
 8004f5e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004f62:	d171      	bne.n	8005048 <HAL_SPI_TransmitReceive+0x1e4>
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	685b      	ldr	r3, [r3, #4]
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d004      	beq.n	8004f76 <HAL_SPI_TransmitReceive+0x112>
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004f70:	b29b      	uxth	r3, r3
 8004f72:	2b01      	cmp	r3, #1
 8004f74:	d15d      	bne.n	8005032 <HAL_SPI_TransmitReceive+0x1ce>
    {
      hspi->Instance->DR = *((uint16_t *)pTxData);
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	68ba      	ldr	r2, [r7, #8]
 8004f7c:	8812      	ldrh	r2, [r2, #0]
 8004f7e:	60da      	str	r2, [r3, #12]
      pTxData += sizeof(uint16_t);
 8004f80:	68bb      	ldr	r3, [r7, #8]
 8004f82:	3302      	adds	r3, #2
 8004f84:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004f8a:	b29b      	uxth	r3, r3
 8004f8c:	3b01      	subs	r3, #1
 8004f8e:	b29a      	uxth	r2, r3
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004f94:	e04d      	b.n	8005032 <HAL_SPI_TransmitReceive+0x1ce>
    {
      /* Check TXE flag */
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8004f96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d01c      	beq.n	8004fd6 <HAL_SPI_TransmitReceive+0x172>
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004fa0:	b29b      	uxth	r3, r3
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d017      	beq.n	8004fd6 <HAL_SPI_TransmitReceive+0x172>
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	689b      	ldr	r3, [r3, #8]
 8004fac:	f003 0302 	and.w	r3, r3, #2
 8004fb0:	2b02      	cmp	r3, #2
 8004fb2:	d110      	bne.n	8004fd6 <HAL_SPI_TransmitReceive+0x172>
      {
        hspi->Instance->DR = *((uint16_t *)pTxData);
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	68ba      	ldr	r2, [r7, #8]
 8004fba:	8812      	ldrh	r2, [r2, #0]
 8004fbc:	60da      	str	r2, [r3, #12]
        pTxData += sizeof(uint16_t);
 8004fbe:	68bb      	ldr	r3, [r7, #8]
 8004fc0:	3302      	adds	r3, #2
 8004fc2:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004fc8:	b29b      	uxth	r3, r3
 8004fca:	3b01      	subs	r3, #1
 8004fcc:	b29a      	uxth	r2, r3
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */ 
        txallowed = 0U;
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004fda:	b29b      	uxth	r3, r3
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d018      	beq.n	8005012 <HAL_SPI_TransmitReceive+0x1ae>
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	689b      	ldr	r3, [r3, #8]
 8004fe6:	f003 0301 	and.w	r3, r3, #1
 8004fea:	2b01      	cmp	r3, #1
 8004fec:	d111      	bne.n	8005012 <HAL_SPI_TransmitReceive+0x1ae>
      {
        *((uint16_t *)pRxData) = hspi->Instance->DR;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	68db      	ldr	r3, [r3, #12]
 8004ff4:	b29a      	uxth	r2, r3
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	801a      	strh	r2, [r3, #0]
        pRxData += sizeof(uint16_t);
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	3302      	adds	r3, #2
 8004ffe:	607b      	str	r3, [r7, #4]
        hspi->RxXferCount--;
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005004:	b29b      	uxth	r3, r3
 8005006:	3b01      	subs	r3, #1
 8005008:	b29a      	uxth	r2, r3
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */ 
        txallowed = 1U;
 800500e:	2301      	movs	r3, #1
 8005010:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 8005012:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005014:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005018:	d00b      	beq.n	8005032 <HAL_SPI_TransmitReceive+0x1ce>
 800501a:	f7fb ff37 	bl	8000e8c <HAL_GetTick>
 800501e:	4602      	mov	r2, r0
 8005020:	697b      	ldr	r3, [r7, #20]
 8005022:	1ad2      	subs	r2, r2, r3
 8005024:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005026:	429a      	cmp	r2, r3
 8005028:	d303      	bcc.n	8005032 <HAL_SPI_TransmitReceive+0x1ce>
      {
        errorcode = HAL_TIMEOUT;
 800502a:	2303      	movs	r3, #3
 800502c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8005030:	e0a9      	b.n	8005186 <HAL_SPI_TransmitReceive+0x322>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005036:	b29b      	uxth	r3, r3
 8005038:	2b00      	cmp	r3, #0
 800503a:	d1ac      	bne.n	8004f96 <HAL_SPI_TransmitReceive+0x132>
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005040:	b29b      	uxth	r3, r3
 8005042:	2b00      	cmp	r3, #0
 8005044:	d1a7      	bne.n	8004f96 <HAL_SPI_TransmitReceive+0x132>
 8005046:	e071      	b.n	800512c <HAL_SPI_TransmitReceive+0x2c8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	685b      	ldr	r3, [r3, #4]
 800504c:	2b00      	cmp	r3, #0
 800504e:	d004      	beq.n	800505a <HAL_SPI_TransmitReceive+0x1f6>
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005054:	b29b      	uxth	r3, r3
 8005056:	2b01      	cmp	r3, #1
 8005058:	d15e      	bne.n	8005118 <HAL_SPI_TransmitReceive+0x2b4>
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pTxData);
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	330c      	adds	r3, #12
 8005060:	68ba      	ldr	r2, [r7, #8]
 8005062:	7812      	ldrb	r2, [r2, #0]
 8005064:	701a      	strb	r2, [r3, #0]
      pTxData += sizeof(uint8_t);
 8005066:	68bb      	ldr	r3, [r7, #8]
 8005068:	3301      	adds	r3, #1
 800506a:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005070:	b29b      	uxth	r3, r3
 8005072:	3b01      	subs	r3, #1
 8005074:	b29a      	uxth	r2, r3
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800507a:	e04d      	b.n	8005118 <HAL_SPI_TransmitReceive+0x2b4>
    {
      /* check TXE flag */
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 800507c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800507e:	2b00      	cmp	r3, #0
 8005080:	d01d      	beq.n	80050be <HAL_SPI_TransmitReceive+0x25a>
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005086:	b29b      	uxth	r3, r3
 8005088:	2b00      	cmp	r3, #0
 800508a:	d018      	beq.n	80050be <HAL_SPI_TransmitReceive+0x25a>
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	689b      	ldr	r3, [r3, #8]
 8005092:	f003 0302 	and.w	r3, r3, #2
 8005096:	2b02      	cmp	r3, #2
 8005098:	d111      	bne.n	80050be <HAL_SPI_TransmitReceive+0x25a>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f103 020c 	add.w	r2, r3, #12
 80050a2:	68bb      	ldr	r3, [r7, #8]
 80050a4:	1c59      	adds	r1, r3, #1
 80050a6:	60b9      	str	r1, [r7, #8]
 80050a8:	781b      	ldrb	r3, [r3, #0]
 80050aa:	7013      	strb	r3, [r2, #0]
        hspi->TxXferCount--;
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80050b0:	b29b      	uxth	r3, r3
 80050b2:	3b01      	subs	r3, #1
 80050b4:	b29a      	uxth	r2, r3
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */ 
        txallowed = 0U;
 80050ba:	2300      	movs	r3, #0
 80050bc:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80050c2:	b29b      	uxth	r3, r3
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d017      	beq.n	80050f8 <HAL_SPI_TransmitReceive+0x294>
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	689b      	ldr	r3, [r3, #8]
 80050ce:	f003 0301 	and.w	r3, r3, #1
 80050d2:	2b01      	cmp	r3, #1
 80050d4:	d110      	bne.n	80050f8 <HAL_SPI_TransmitReceive+0x294>
      {
        (*(uint8_t *)pRxData++) = hspi->Instance->DR;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	1c5a      	adds	r2, r3, #1
 80050da:	607a      	str	r2, [r7, #4]
 80050dc:	68fa      	ldr	r2, [r7, #12]
 80050de:	6812      	ldr	r2, [r2, #0]
 80050e0:	68d2      	ldr	r2, [r2, #12]
 80050e2:	b2d2      	uxtb	r2, r2
 80050e4:	701a      	strb	r2, [r3, #0]
        hspi->RxXferCount--;
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80050ea:	b29b      	uxth	r3, r3
 80050ec:	3b01      	subs	r3, #1
 80050ee:	b29a      	uxth	r2, r3
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */ 
        txallowed = 1U;
 80050f4:	2301      	movs	r3, #1
 80050f6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 80050f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050fe:	d00b      	beq.n	8005118 <HAL_SPI_TransmitReceive+0x2b4>
 8005100:	f7fb fec4 	bl	8000e8c <HAL_GetTick>
 8005104:	4602      	mov	r2, r0
 8005106:	697b      	ldr	r3, [r7, #20]
 8005108:	1ad2      	subs	r2, r2, r3
 800510a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800510c:	429a      	cmp	r2, r3
 800510e:	d303      	bcc.n	8005118 <HAL_SPI_TransmitReceive+0x2b4>
      {
        errorcode = HAL_TIMEOUT;
 8005110:	2303      	movs	r3, #3
 8005112:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8005116:	e036      	b.n	8005186 <HAL_SPI_TransmitReceive+0x322>
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800511c:	b29b      	uxth	r3, r3
 800511e:	2b00      	cmp	r3, #0
 8005120:	d1ac      	bne.n	800507c <HAL_SPI_TransmitReceive+0x218>
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005126:	b29b      	uxth	r3, r3
 8005128:	2b00      	cmp	r3, #0
 800512a:	d1a7      	bne.n	800507c <HAL_SPI_TransmitReceive+0x218>
    }
  }
#endif /* USE_SPI_CRC */

  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 800512c:	697b      	ldr	r3, [r7, #20]
 800512e:	9300      	str	r3, [sp, #0]
 8005130:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005132:	2201      	movs	r2, #1
 8005134:	2102      	movs	r1, #2
 8005136:	68f8      	ldr	r0, [r7, #12]
 8005138:	f000 fad6 	bl	80056e8 <SPI_WaitFlagStateUntilTimeout>
 800513c:	4603      	mov	r3, r0
 800513e:	2b00      	cmp	r3, #0
 8005140:	d003      	beq.n	800514a <HAL_SPI_TransmitReceive+0x2e6>
  {
    errorcode = HAL_TIMEOUT;
 8005142:	2303      	movs	r3, #3
 8005144:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8005148:	e01d      	b.n	8005186 <HAL_SPI_TransmitReceive+0x322>
  }
  
  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 800514a:	697a      	ldr	r2, [r7, #20]
 800514c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800514e:	68f8      	ldr	r0, [r7, #12]
 8005150:	f000 fb33 	bl	80057ba <SPI_CheckFlag_BSY>
 8005154:	4603      	mov	r3, r0
 8005156:	2b00      	cmp	r3, #0
 8005158:	d006      	beq.n	8005168 <HAL_SPI_TransmitReceive+0x304>
  {
    errorcode = HAL_ERROR;
 800515a:	2301      	movs	r3, #1
 800515c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	2220      	movs	r2, #32
 8005164:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8005166:	e00e      	b.n	8005186 <HAL_SPI_TransmitReceive+0x322>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	689b      	ldr	r3, [r3, #8]
 800516c:	2b00      	cmp	r3, #0
 800516e:	d10a      	bne.n	8005186 <HAL_SPI_TransmitReceive+0x322>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005170:	2300      	movs	r3, #0
 8005172:	613b      	str	r3, [r7, #16]
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	68db      	ldr	r3, [r3, #12]
 800517a:	613b      	str	r3, [r7, #16]
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	689b      	ldr	r3, [r3, #8]
 8005182:	613b      	str	r3, [r7, #16]
 8005184:	693b      	ldr	r3, [r7, #16]
  }
  
error :
  hspi->State = HAL_SPI_STATE_READY;
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	2201      	movs	r2, #1
 800518a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	2200      	movs	r2, #0
 8005192:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005196:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800519a:	4618      	mov	r0, r3
 800519c:	3728      	adds	r7, #40	; 0x28
 800519e:	46bd      	mov	sp, r7
 80051a0:	bd80      	pop	{r7, pc}
	...

080051a4 <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size: amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 80051a4:	b580      	push	{r7, lr}
 80051a6:	b086      	sub	sp, #24
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	60f8      	str	r0, [r7, #12]
 80051ac:	60b9      	str	r1, [r7, #8]
 80051ae:	4613      	mov	r3, r2
 80051b0:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80051b2:	2300      	movs	r3, #0
 80051b4:	75fb      	strb	r3, [r7, #23]

  if((hspi->Init.Direction == SPI_DIRECTION_2LINES)&&(hspi->Init.Mode == SPI_MODE_MASTER))
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	689b      	ldr	r3, [r3, #8]
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d110      	bne.n	80051e0 <HAL_SPI_Receive_DMA+0x3c>
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	685b      	ldr	r3, [r3, #4]
 80051c2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80051c6:	d10b      	bne.n	80051e0 <HAL_SPI_Receive_DMA+0x3c>
  {
     hspi->State = HAL_SPI_STATE_BUSY_RX;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	2204      	movs	r2, #4
 80051cc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
     /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
     return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 80051d0:	88fb      	ldrh	r3, [r7, #6]
 80051d2:	68ba      	ldr	r2, [r7, #8]
 80051d4:	68b9      	ldr	r1, [r7, #8]
 80051d6:	68f8      	ldr	r0, [r7, #12]
 80051d8:	f000 f894 	bl	8005304 <HAL_SPI_TransmitReceive_DMA>
 80051dc:	4603      	mov	r3, r0
 80051de:	e087      	b.n	80052f0 <HAL_SPI_Receive_DMA+0x14c>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80051e6:	2b01      	cmp	r3, #1
 80051e8:	d101      	bne.n	80051ee <HAL_SPI_Receive_DMA+0x4a>
 80051ea:	2302      	movs	r3, #2
 80051ec:	e080      	b.n	80052f0 <HAL_SPI_Receive_DMA+0x14c>
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	2201      	movs	r2, #1
 80051f2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if(hspi->State != HAL_SPI_STATE_READY)
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80051fc:	b2db      	uxtb	r3, r3
 80051fe:	2b01      	cmp	r3, #1
 8005200:	d002      	beq.n	8005208 <HAL_SPI_Receive_DMA+0x64>
  {
    errorcode = HAL_BUSY;
 8005202:	2302      	movs	r3, #2
 8005204:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005206:	e06e      	b.n	80052e6 <HAL_SPI_Receive_DMA+0x142>
  }

  if((pData == NULL) || (Size == 0U))
 8005208:	68bb      	ldr	r3, [r7, #8]
 800520a:	2b00      	cmp	r3, #0
 800520c:	d002      	beq.n	8005214 <HAL_SPI_Receive_DMA+0x70>
 800520e:	88fb      	ldrh	r3, [r7, #6]
 8005210:	2b00      	cmp	r3, #0
 8005212:	d102      	bne.n	800521a <HAL_SPI_Receive_DMA+0x76>
  {
    errorcode = HAL_ERROR;
 8005214:	2301      	movs	r3, #1
 8005216:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005218:	e065      	b.n	80052e6 <HAL_SPI_Receive_DMA+0x142>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	2204      	movs	r2, #4
 800521e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	2200      	movs	r2, #0
 8005226:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	68ba      	ldr	r2, [r7, #8]
 800522c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	88fa      	ldrh	r2, [r7, #6]
 8005232:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	88fa      	ldrh	r2, [r7, #6]
 8005238:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	2200      	movs	r2, #0
 800523e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	2200      	movs	r2, #0
 8005244:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->TxXferSize  = 0U;
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	2200      	movs	r2, #0
 800524a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	2200      	movs	r2, #0
 8005250:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Configure communication direction : 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	689b      	ldr	r3, [r3, #8]
 8005256:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800525a:	d107      	bne.n	800526c <HAL_SPI_Receive_DMA+0xc8>
  {
    SPI_1LINE_RX(hspi);
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	68fa      	ldr	r2, [r7, #12]
 8005262:	6812      	ldr	r2, [r2, #0]
 8005264:	6812      	ldr	r2, [r2, #0]
 8005266:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800526a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005270:	4a21      	ldr	r2, [pc, #132]	; (80052f8 <HAL_SPI_Receive_DMA+0x154>)
 8005272:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005278:	4a20      	ldr	r2, [pc, #128]	; (80052fc <HAL_SPI_Receive_DMA+0x158>)
 800527a:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005280:	4a1f      	ldr	r2, [pc, #124]	; (8005300 <HAL_SPI_Receive_DMA+0x15c>)
 8005282:	631a      	str	r2, [r3, #48]	; 0x30

 /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005288:	2200      	movs	r2, #0
 800528a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the Rx DMA Stream */
  HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount);
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	330c      	adds	r3, #12
 8005296:	4619      	mov	r1, r3
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800529c:	461a      	mov	r2, r3
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80052a2:	b29b      	uxth	r3, r3
 80052a4:	f7fb ffc0 	bl	8001228 <HAL_DMA_Start_IT>

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052b2:	2b40      	cmp	r3, #64	; 0x40
 80052b4:	d007      	beq.n	80052c6 <HAL_SPI_Receive_DMA+0x122>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	68fa      	ldr	r2, [r7, #12]
 80052bc:	6812      	ldr	r2, [r2, #0]
 80052be:	6812      	ldr	r2, [r2, #0]
 80052c0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80052c4:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	68fa      	ldr	r2, [r7, #12]
 80052cc:	6812      	ldr	r2, [r2, #0]
 80052ce:	6852      	ldr	r2, [r2, #4]
 80052d0:	f042 0220 	orr.w	r2, r2, #32
 80052d4:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	68fa      	ldr	r2, [r7, #12]
 80052dc:	6812      	ldr	r2, [r2, #0]
 80052de:	6852      	ldr	r2, [r2, #4]
 80052e0:	f042 0201 	orr.w	r2, r2, #1
 80052e4:	605a      	str	r2, [r3, #4]

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	2200      	movs	r2, #0
 80052ea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80052ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80052f0:	4618      	mov	r0, r3
 80052f2:	3718      	adds	r7, #24
 80052f4:	46bd      	mov	sp, r7
 80052f6:	bd80      	pop	{r7, pc}
 80052f8:	08005671 	.word	0x08005671
 80052fc:	0800556b 	.word	0x0800556b
 8005300:	080056a9 	.word	0x080056a9

08005304 <HAL_SPI_TransmitReceive_DMA>:
  * @note   When the CRC feature is enabled the pRxData Length must be Size + 1
  * @param  Size: amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 8005304:	b580      	push	{r7, lr}
 8005306:	b088      	sub	sp, #32
 8005308:	af00      	add	r7, sp, #0
 800530a:	60f8      	str	r0, [r7, #12]
 800530c:	60b9      	str	r1, [r7, #8]
 800530e:	607a      	str	r2, [r7, #4]
 8005310:	807b      	strh	r3, [r7, #2]
  uint32_t tmp = 0U, tmp1 = 0U;
 8005312:	2300      	movs	r3, #0
 8005314:	61bb      	str	r3, [r7, #24]
 8005316:	2300      	movs	r3, #0
 8005318:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800531a:	2300      	movs	r3, #0
 800531c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005324:	2b01      	cmp	r3, #1
 8005326:	d101      	bne.n	800532c <HAL_SPI_TransmitReceive_DMA+0x28>
 8005328:	2302      	movs	r3, #2
 800532a:	e0c4      	b.n	80054b6 <HAL_SPI_TransmitReceive_DMA+0x1b2>
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	2201      	movs	r2, #1
 8005330:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  tmp  = hspi->State;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800533a:	b2db      	uxtb	r3, r3
 800533c:	61bb      	str	r3, [r7, #24]
  tmp1 = hspi->Init.Mode;
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	685b      	ldr	r3, [r3, #4]
 8005342:	617b      	str	r3, [r7, #20]
  if(!((tmp == HAL_SPI_STATE_READY) ||
 8005344:	69bb      	ldr	r3, [r7, #24]
 8005346:	2b01      	cmp	r3, #1
 8005348:	d00d      	beq.n	8005366 <HAL_SPI_TransmitReceive_DMA+0x62>
 800534a:	697b      	ldr	r3, [r7, #20]
 800534c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005350:	d106      	bne.n	8005360 <HAL_SPI_TransmitReceive_DMA+0x5c>
      ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	689b      	ldr	r3, [r3, #8]
 8005356:	2b00      	cmp	r3, #0
 8005358:	d102      	bne.n	8005360 <HAL_SPI_TransmitReceive_DMA+0x5c>
 800535a:	69bb      	ldr	r3, [r7, #24]
 800535c:	2b04      	cmp	r3, #4
 800535e:	d002      	beq.n	8005366 <HAL_SPI_TransmitReceive_DMA+0x62>
  {
    errorcode = HAL_BUSY;
 8005360:	2302      	movs	r3, #2
 8005362:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005364:	e0a2      	b.n	80054ac <HAL_SPI_TransmitReceive_DMA+0x1a8>
  }

  if((pTxData == NULL ) || (pRxData == NULL ) || (Size == 0U))
 8005366:	68bb      	ldr	r3, [r7, #8]
 8005368:	2b00      	cmp	r3, #0
 800536a:	d005      	beq.n	8005378 <HAL_SPI_TransmitReceive_DMA+0x74>
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2b00      	cmp	r3, #0
 8005370:	d002      	beq.n	8005378 <HAL_SPI_TransmitReceive_DMA+0x74>
 8005372:	887b      	ldrh	r3, [r7, #2]
 8005374:	2b00      	cmp	r3, #0
 8005376:	d102      	bne.n	800537e <HAL_SPI_TransmitReceive_DMA+0x7a>
  {
    errorcode = HAL_ERROR;
 8005378:	2301      	movs	r3, #1
 800537a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800537c:	e096      	b.n	80054ac <HAL_SPI_TransmitReceive_DMA+0x1a8>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if(hspi->State == HAL_SPI_STATE_READY)
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005384:	b2db      	uxtb	r3, r3
 8005386:	2b01      	cmp	r3, #1
 8005388:	d103      	bne.n	8005392 <HAL_SPI_TransmitReceive_DMA+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	2205      	movs	r2, #5
 800538e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	2200      	movs	r2, #0
 8005396:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t*)pTxData;
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	68ba      	ldr	r2, [r7, #8]
 800539c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	887a      	ldrh	r2, [r7, #2]
 80053a2:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	887a      	ldrh	r2, [r7, #2]
 80053a8:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t*)pRxData;
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	687a      	ldr	r2, [r7, #4]
 80053ae:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	887a      	ldrh	r2, [r7, #2]
 80053b4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	887a      	ldrh	r2, [r7, #2]
 80053ba:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	2200      	movs	r2, #0
 80053c0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	2200      	movs	r2, #0
 80053c6:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if(hspi->State == HAL_SPI_STATE_BUSY_RX)
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80053ce:	b2db      	uxtb	r3, r3
 80053d0:	2b04      	cmp	r3, #4
 80053d2:	d108      	bne.n	80053e6 <HAL_SPI_TransmitReceive_DMA+0xe2>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80053d8:	4a39      	ldr	r2, [pc, #228]	; (80054c0 <HAL_SPI_TransmitReceive_DMA+0x1bc>)
 80053da:	62da      	str	r2, [r3, #44]	; 0x2c
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80053e0:	4a38      	ldr	r2, [pc, #224]	; (80054c4 <HAL_SPI_TransmitReceive_DMA+0x1c0>)
 80053e2:	629a      	str	r2, [r3, #40]	; 0x28
 80053e4:	e007      	b.n	80053f6 <HAL_SPI_TransmitReceive_DMA+0xf2>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80053ea:	4a37      	ldr	r2, [pc, #220]	; (80054c8 <HAL_SPI_TransmitReceive_DMA+0x1c4>)
 80053ec:	62da      	str	r2, [r3, #44]	; 0x2c
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80053f2:	4a36      	ldr	r2, [pc, #216]	; (80054cc <HAL_SPI_TransmitReceive_DMA+0x1c8>)
 80053f4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80053fa:	4a35      	ldr	r2, [pc, #212]	; (80054d0 <HAL_SPI_TransmitReceive_DMA+0x1cc>)
 80053fc:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005402:	2200      	movs	r2, #0
 8005404:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the Rx DMA Stream */
  HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount);
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	330c      	adds	r3, #12
 8005410:	4619      	mov	r1, r3
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005416:	461a      	mov	r2, r3
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800541c:	b29b      	uxth	r3, r3
 800541e:	f7fb ff03 	bl	8001228 <HAL_DMA_Start_IT>

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	68fa      	ldr	r2, [r7, #12]
 8005428:	6812      	ldr	r2, [r2, #0]
 800542a:	6852      	ldr	r2, [r2, #4]
 800542c:	f042 0201 	orr.w	r2, r2, #1
 8005430:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005436:	2200      	movs	r2, #0
 8005438:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi->hdmatx->XferCpltCallback     = NULL;
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800543e:	2200      	movs	r2, #0
 8005440:	629a      	str	r2, [r3, #40]	; 0x28
  hspi->hdmatx->XferErrorCallback    = NULL;
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005446:	2200      	movs	r2, #0
 8005448:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->hdmatx->XferAbortCallback    = NULL;
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800544e:	2200      	movs	r2, #0
 8005450:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the Tx DMA Stream */
  HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR, hspi->TxXferCount);
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800545a:	4619      	mov	r1, r3
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	330c      	adds	r3, #12
 8005462:	461a      	mov	r2, r3
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005468:	b29b      	uxth	r3, r3
 800546a:	f7fb fedd 	bl	8001228 <HAL_DMA_Start_IT>

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005478:	2b40      	cmp	r3, #64	; 0x40
 800547a:	d007      	beq.n	800548c <HAL_SPI_TransmitReceive_DMA+0x188>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	68fa      	ldr	r2, [r7, #12]
 8005482:	6812      	ldr	r2, [r2, #0]
 8005484:	6812      	ldr	r2, [r2, #0]
 8005486:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800548a:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	68fa      	ldr	r2, [r7, #12]
 8005492:	6812      	ldr	r2, [r2, #0]
 8005494:	6852      	ldr	r2, [r2, #4]
 8005496:	f042 0220 	orr.w	r2, r2, #32
 800549a:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	68fa      	ldr	r2, [r7, #12]
 80054a2:	6812      	ldr	r2, [r2, #0]
 80054a4:	6852      	ldr	r2, [r2, #4]
 80054a6:	f042 0202 	orr.w	r2, r2, #2
 80054aa:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	2200      	movs	r2, #0
 80054b0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80054b4:	7ffb      	ldrb	r3, [r7, #31]
}
 80054b6:	4618      	mov	r0, r3
 80054b8:	3720      	adds	r7, #32
 80054ba:	46bd      	mov	sp, r7
 80054bc:	bd80      	pop	{r7, pc}
 80054be:	bf00      	nop
 80054c0:	08005671 	.word	0x08005671
 80054c4:	0800556b 	.word	0x0800556b
 80054c8:	0800568d 	.word	0x0800568d
 80054cc:	080055ef 	.word	0x080055ef
 80054d0:	080056a9 	.word	0x080056a9

080054d4 <HAL_SPI_DMAStop>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DMAStop(SPI_HandleTypeDef *hspi)
{
 80054d4:	b580      	push	{r7, lr}
 80054d6:	b082      	sub	sp, #8
 80054d8:	af00      	add	r7, sp, #0
 80054da:	6078      	str	r0, [r7, #4]
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_SPI_TxCpltCallback() or HAL_SPI_RxCpltCallback() or HAL_SPI_TxRxCpltCallback()
     */

  /* Abort the SPI DMA tx Stream */
  if(hspi->hdmatx != NULL)
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d004      	beq.n	80054ee <HAL_SPI_DMAStop+0x1a>
  {
    HAL_DMA_Abort(hspi->hdmatx);
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80054e8:	4618      	mov	r0, r3
 80054ea:	f7fb fefc 	bl	80012e6 <HAL_DMA_Abort>
  }
  /* Abort the SPI DMA rx Stream */
  if(hspi->hdmarx != NULL)
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d004      	beq.n	8005500 <HAL_SPI_DMAStop+0x2c>
  {
    HAL_DMA_Abort(hspi->hdmarx);
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80054fa:	4618      	mov	r0, r3
 80054fc:	f7fb fef3 	bl	80012e6 <HAL_DMA_Abort>
  }

  /* Disable the SPI DMA Tx & Rx requests */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	687a      	ldr	r2, [r7, #4]
 8005506:	6812      	ldr	r2, [r2, #0]
 8005508:	6852      	ldr	r2, [r2, #4]
 800550a:	f022 0203 	bic.w	r2, r2, #3
 800550e:	605a      	str	r2, [r3, #4]
  hspi->State = HAL_SPI_STATE_READY;
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	2201      	movs	r2, #1
 8005514:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  return HAL_OK;
 8005518:	2300      	movs	r3, #0
}
 800551a:	4618      	mov	r0, r3
 800551c:	3708      	adds	r7, #8
 800551e:	46bd      	mov	sp, r7
 8005520:	bd80      	pop	{r7, pc}

08005522 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005522:	b480      	push	{r7}
 8005524:	b083      	sub	sp, #12
 8005526:	af00      	add	r7, sp, #0
 8005528:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hspi);
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
  */
}
 800552a:	bf00      	nop
 800552c:	370c      	adds	r7, #12
 800552e:	46bd      	mov	sp, r7
 8005530:	bc80      	pop	{r7}
 8005532:	4770      	bx	lr

08005534 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005534:	b480      	push	{r7}
 8005536:	b083      	sub	sp, #12
 8005538:	af00      	add	r7, sp, #0
 800553a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hspi);
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
  */
}
 800553c:	bf00      	nop
 800553e:	370c      	adds	r7, #12
 8005540:	46bd      	mov	sp, r7
 8005542:	bc80      	pop	{r7}
 8005544:	4770      	bx	lr

08005546 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005546:	b480      	push	{r7}
 8005548:	b083      	sub	sp, #12
 800554a:	af00      	add	r7, sp, #0
 800554c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hspi);
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
  */
}
 800554e:	bf00      	nop
 8005550:	370c      	adds	r7, #12
 8005552:	46bd      	mov	sp, r7
 8005554:	bc80      	pop	{r7}
 8005556:	4770      	bx	lr

08005558 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
 __weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005558:	b480      	push	{r7}
 800555a:	b083      	sub	sp, #12
 800555c:	af00      	add	r7, sp, #0
 800555e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
  */
}
 8005560:	bf00      	nop
 8005562:	370c      	adds	r7, #12
 8005564:	46bd      	mov	sp, r7
 8005566:	bc80      	pop	{r7}
 8005568:	4770      	bx	lr

0800556a <SPI_DMAReceiveCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800556a:	b580      	push	{r7, lr}
 800556c:	b084      	sub	sp, #16
 800556e:	af00      	add	r7, sp, #0
 8005570:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef* hspi = ( SPI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005576:	60fb      	str	r3, [r7, #12]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
#endif /* USE_SPI_CRC */
 
  if((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f003 0320 	and.w	r3, r3, #32
 8005582:	2b20      	cmp	r3, #32
 8005584:	d02d      	beq.n	80055e2 <SPI_DMAReceiveCplt+0x78>
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	68fa      	ldr	r2, [r7, #12]
 800558c:	6812      	ldr	r2, [r2, #0]
 800558e:	6852      	ldr	r2, [r2, #4]
 8005590:	f022 0203 	bic.w	r2, r2, #3
 8005594:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	685b      	ldr	r3, [r3, #4]
 800559a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800559e:	d111      	bne.n	80055c4 <SPI_DMAReceiveCplt+0x5a>
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	689b      	ldr	r3, [r3, #8]
 80055a4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80055a8:	d004      	beq.n	80055b4 <SPI_DMAReceiveCplt+0x4a>
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	689b      	ldr	r3, [r3, #8]
 80055ae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80055b2:	d107      	bne.n	80055c4 <SPI_DMAReceiveCplt+0x5a>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	68fa      	ldr	r2, [r7, #12]
 80055ba:	6812      	ldr	r2, [r2, #0]
 80055bc:	6812      	ldr	r2, [r2, #0]
 80055be:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80055c2:	601a      	str	r2, [r3, #0]
    }

    hspi->RxXferCount = 0U;
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	2200      	movs	r2, #0
 80055c8:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	2201      	movs	r2, #1
 80055ce:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
      }
    }
#endif /* USE_SPI_CRC */

    if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d003      	beq.n	80055e2 <SPI_DMAReceiveCplt+0x78>
    {
      HAL_SPI_ErrorCallback(hspi);
 80055da:	68f8      	ldr	r0, [r7, #12]
 80055dc:	f7ff ffbc 	bl	8005558 <HAL_SPI_ErrorCallback>
      return;
 80055e0:	e002      	b.n	80055e8 <SPI_DMAReceiveCplt+0x7e>
    }
  }
  HAL_SPI_RxCpltCallback(hspi);
 80055e2:	68f8      	ldr	r0, [r7, #12]
 80055e4:	f00c fcba 	bl	8011f5c <HAL_SPI_RxCpltCallback>
}
 80055e8:	3710      	adds	r7, #16
 80055ea:	46bd      	mov	sp, r7
 80055ec:	bd80      	pop	{r7, pc}

080055ee <SPI_DMATransmitReceiveCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80055ee:	b580      	push	{r7, lr}
 80055f0:	b084      	sub	sp, #16
 80055f2:	af00      	add	r7, sp, #0
 80055f4:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef* hspi = ( SPI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055fa:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart = 0U;
 80055fc:	2300      	movs	r3, #0
 80055fe:	60bb      	str	r3, [r7, #8]
#if (USE_SPI_CRC != 0U)
  __IO int16_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005600:	f7fb fc44 	bl	8000e8c <HAL_GetTick>
 8005604:	60b8      	str	r0, [r7, #8]

  if((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	f003 0320 	and.w	r3, r3, #32
 8005610:	2b20      	cmp	r3, #32
 8005612:	d027      	beq.n	8005664 <SPI_DMATransmitReceiveCplt+0x76>
      /* To avoid GCC warning */
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */
    /* Check the end of the transaction */
    if(SPI_CheckFlag_BSY(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005614:	68ba      	ldr	r2, [r7, #8]
 8005616:	2164      	movs	r1, #100	; 0x64
 8005618:	68f8      	ldr	r0, [r7, #12]
 800561a:	f000 f8ce 	bl	80057ba <SPI_CheckFlag_BSY>
 800561e:	4603      	mov	r3, r0
 8005620:	2b00      	cmp	r3, #0
 8005622:	d005      	beq.n	8005630 <SPI_DMATransmitReceiveCplt+0x42>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005628:	f043 0220 	orr.w	r2, r3, #32
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	68fa      	ldr	r2, [r7, #12]
 8005636:	6812      	ldr	r2, [r2, #0]
 8005638:	6852      	ldr	r2, [r2, #4]
 800563a:	f022 0203 	bic.w	r2, r2, #3
 800563e:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	2200      	movs	r2, #0
 8005644:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->RxXferCount = 0U;
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	2200      	movs	r2, #0
 800564a:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	2201      	movs	r2, #1
 8005650:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
      }
    }
#endif /* USE_SPI_CRC */

    if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005658:	2b00      	cmp	r3, #0
 800565a:	d003      	beq.n	8005664 <SPI_DMATransmitReceiveCplt+0x76>
    {
      HAL_SPI_ErrorCallback(hspi);
 800565c:	68f8      	ldr	r0, [r7, #12]
 800565e:	f7ff ff7b 	bl	8005558 <HAL_SPI_ErrorCallback>
      return;
 8005662:	e002      	b.n	800566a <SPI_DMATransmitReceiveCplt+0x7c>
    }
  }
  HAL_SPI_TxRxCpltCallback(hspi);
 8005664:	68f8      	ldr	r0, [r7, #12]
 8005666:	f7ff ff5c 	bl	8005522 <HAL_SPI_TxRxCpltCallback>
}
 800566a:	3710      	adds	r7, #16
 800566c:	46bd      	mov	sp, r7
 800566e:	bd80      	pop	{r7, pc}

08005670 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005670:	b580      	push	{r7, lr}
 8005672:	b084      	sub	sp, #16
 8005674:	af00      	add	r7, sp, #0
 8005676:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef* hspi = ( SPI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800567c:	60fb      	str	r3, [r7, #12]

  HAL_SPI_RxHalfCpltCallback(hspi);
 800567e:	68f8      	ldr	r0, [r7, #12]
 8005680:	f7ff ff58 	bl	8005534 <HAL_SPI_RxHalfCpltCallback>
}
 8005684:	bf00      	nop
 8005686:	3710      	adds	r7, #16
 8005688:	46bd      	mov	sp, r7
 800568a:	bd80      	pop	{r7, pc}

0800568c <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800568c:	b580      	push	{r7, lr}
 800568e:	b084      	sub	sp, #16
 8005690:	af00      	add	r7, sp, #0
 8005692:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef* hspi = ( SPI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005698:	60fb      	str	r3, [r7, #12]

  HAL_SPI_TxRxHalfCpltCallback(hspi);
 800569a:	68f8      	ldr	r0, [r7, #12]
 800569c:	f7ff ff53 	bl	8005546 <HAL_SPI_TxRxHalfCpltCallback>
}
 80056a0:	bf00      	nop
 80056a2:	3710      	adds	r7, #16
 80056a4:	46bd      	mov	sp, r7
 80056a6:	bd80      	pop	{r7, pc}

080056a8 <SPI_DMAError>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 80056a8:	b580      	push	{r7, lr}
 80056aa:	b084      	sub	sp, #16
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef* hspi = (SPI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056b4:	60fb      	str	r3, [r7, #12]

/* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	68fa      	ldr	r2, [r7, #12]
 80056bc:	6812      	ldr	r2, [r2, #0]
 80056be:	6852      	ldr	r2, [r2, #4]
 80056c0:	f022 0203 	bic.w	r2, r2, #3
 80056c4:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80056ca:	f043 0210 	orr.w	r2, r3, #16
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	2201      	movs	r2, #1
 80056d6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  HAL_SPI_ErrorCallback(hspi);
 80056da:	68f8      	ldr	r0, [r7, #12]
 80056dc:	f7ff ff3c 	bl	8005558 <HAL_SPI_ErrorCallback>
}
 80056e0:	bf00      	nop
 80056e2:	3710      	adds	r7, #16
 80056e4:	46bd      	mov	sp, r7
 80056e6:	bd80      	pop	{r7, pc}

080056e8 <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 80056e8:	b580      	push	{r7, lr}
 80056ea:	b084      	sub	sp, #16
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	60f8      	str	r0, [r7, #12]
 80056f0:	60b9      	str	r1, [r7, #8]
 80056f2:	607a      	str	r2, [r7, #4]
 80056f4:	603b      	str	r3, [r7, #0]
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 80056f6:	e04d      	b.n	8005794 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if(Timeout != HAL_MAX_DELAY)
 80056f8:	683b      	ldr	r3, [r7, #0]
 80056fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056fe:	d049      	beq.n	8005794 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 8005700:	683b      	ldr	r3, [r7, #0]
 8005702:	2b00      	cmp	r3, #0
 8005704:	d007      	beq.n	8005716 <SPI_WaitFlagStateUntilTimeout+0x2e>
 8005706:	f7fb fbc1 	bl	8000e8c <HAL_GetTick>
 800570a:	4602      	mov	r2, r0
 800570c:	69bb      	ldr	r3, [r7, #24]
 800570e:	1ad2      	subs	r2, r2, r3
 8005710:	683b      	ldr	r3, [r7, #0]
 8005712:	429a      	cmp	r2, r3
 8005714:	d33e      	bcc.n	8005794 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	68fa      	ldr	r2, [r7, #12]
 800571c:	6812      	ldr	r2, [r2, #0]
 800571e:	6852      	ldr	r2, [r2, #4]
 8005720:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005724:	605a      	str	r2, [r3, #4]

        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	685b      	ldr	r3, [r3, #4]
 800572a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800572e:	d111      	bne.n	8005754 <SPI_WaitFlagStateUntilTimeout+0x6c>
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	689b      	ldr	r3, [r3, #8]
 8005734:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005738:	d004      	beq.n	8005744 <SPI_WaitFlagStateUntilTimeout+0x5c>
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	689b      	ldr	r3, [r3, #8]
 800573e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005742:	d107      	bne.n	8005754 <SPI_WaitFlagStateUntilTimeout+0x6c>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	68fa      	ldr	r2, [r7, #12]
 800574a:	6812      	ldr	r2, [r2, #0]
 800574c:	6812      	ldr	r2, [r2, #0]
 800574e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005752:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005758:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800575c:	d110      	bne.n	8005780 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	681a      	ldr	r2, [r3, #0]
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	6819      	ldr	r1, [r3, #0]
 8005768:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 800576c:	400b      	ands	r3, r1
 800576e:	6013      	str	r3, [r2, #0]
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	68fa      	ldr	r2, [r7, #12]
 8005776:	6812      	ldr	r2, [r2, #0]
 8005778:	6812      	ldr	r2, [r2, #0]
 800577a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800577e:	601a      	str	r2, [r3, #0]
        }

        hspi->State= HAL_SPI_STATE_READY;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	2201      	movs	r2, #1
 8005784:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	2200      	movs	r2, #0
 800578c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005790:	2303      	movs	r3, #3
 8005792:	e00e      	b.n	80057b2 <SPI_WaitFlagStateUntilTimeout+0xca>
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	689a      	ldr	r2, [r3, #8]
 800579a:	68bb      	ldr	r3, [r7, #8]
 800579c:	401a      	ands	r2, r3
 800579e:	68bb      	ldr	r3, [r7, #8]
 80057a0:	429a      	cmp	r2, r3
 80057a2:	d101      	bne.n	80057a8 <SPI_WaitFlagStateUntilTimeout+0xc0>
 80057a4:	2201      	movs	r2, #1
 80057a6:	e000      	b.n	80057aa <SPI_WaitFlagStateUntilTimeout+0xc2>
 80057a8:	2200      	movs	r2, #0
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	429a      	cmp	r2, r3
 80057ae:	d1a3      	bne.n	80056f8 <SPI_WaitFlagStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 80057b0:	2300      	movs	r3, #0
}
 80057b2:	4618      	mov	r0, r3
 80057b4:	3710      	adds	r7, #16
 80057b6:	46bd      	mov	sp, r7
 80057b8:	bd80      	pop	{r7, pc}

080057ba <SPI_CheckFlag_BSY>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80057ba:	b580      	push	{r7, lr}
 80057bc:	b086      	sub	sp, #24
 80057be:	af02      	add	r7, sp, #8
 80057c0:	60f8      	str	r0, [r7, #12]
 80057c2:	60b9      	str	r1, [r7, #8]
 80057c4:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	9300      	str	r3, [sp, #0]
 80057ca:	68bb      	ldr	r3, [r7, #8]
 80057cc:	2200      	movs	r2, #0
 80057ce:	2180      	movs	r1, #128	; 0x80
 80057d0:	68f8      	ldr	r0, [r7, #12]
 80057d2:	f7ff ff89 	bl	80056e8 <SPI_WaitFlagStateUntilTimeout>
 80057d6:	4603      	mov	r3, r0
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d007      	beq.n	80057ec <SPI_CheckFlag_BSY+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057e0:	f043 0220 	orr.w	r2, r3, #32
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80057e8:	2303      	movs	r3, #3
 80057ea:	e000      	b.n	80057ee <SPI_CheckFlag_BSY+0x34>
  }
  return HAL_OK;
 80057ec:	2300      	movs	r3, #0
}
 80057ee:	4618      	mov	r0, r3
 80057f0:	3710      	adds	r7, #16
 80057f2:	46bd      	mov	sp, r7
 80057f4:	bd80      	pop	{r7, pc}

080057f6 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *                the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80057f6:	b580      	push	{r7, lr}
 80057f8:	b082      	sub	sp, #8
 80057fa:	af00      	add	r7, sp, #0
 80057fc:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	2b00      	cmp	r3, #0
 8005802:	d101      	bne.n	8005808 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005804:	2301      	movs	r3, #1
 8005806:	e056      	b.n	80058b6 <HAL_SPI_Init+0xc0>
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2200      	movs	r2, #0
 800580c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005814:	b2db      	uxtb	r3, r3
 8005816:	2b00      	cmp	r3, #0
 8005818:	d102      	bne.n	8005820 <HAL_SPI_Init+0x2a>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800581a:	6878      	ldr	r0, [r7, #4]
 800581c:	f00c fc7e 	bl	801211c <HAL_SPI_MspInit>
  }
  
  hspi->State = HAL_SPI_STATE_BUSY;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2202      	movs	r2, #2
 8005824:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disble the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	687a      	ldr	r2, [r7, #4]
 800582e:	6812      	ldr	r2, [r2, #0]
 8005830:	6812      	ldr	r2, [r2, #0]
 8005832:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005836:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	687a      	ldr	r2, [r7, #4]
 800583e:	6851      	ldr	r1, [r2, #4]
 8005840:	687a      	ldr	r2, [r7, #4]
 8005842:	6892      	ldr	r2, [r2, #8]
 8005844:	4311      	orrs	r1, r2
 8005846:	687a      	ldr	r2, [r7, #4]
 8005848:	68d2      	ldr	r2, [r2, #12]
 800584a:	4311      	orrs	r1, r2
 800584c:	687a      	ldr	r2, [r7, #4]
 800584e:	6912      	ldr	r2, [r2, #16]
 8005850:	4311      	orrs	r1, r2
 8005852:	687a      	ldr	r2, [r7, #4]
 8005854:	6952      	ldr	r2, [r2, #20]
 8005856:	4311      	orrs	r1, r2
 8005858:	687a      	ldr	r2, [r7, #4]
 800585a:	6992      	ldr	r2, [r2, #24]
 800585c:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8005860:	4311      	orrs	r1, r2
 8005862:	687a      	ldr	r2, [r7, #4]
 8005864:	69d2      	ldr	r2, [r2, #28]
 8005866:	4311      	orrs	r1, r2
 8005868:	687a      	ldr	r2, [r7, #4]
 800586a:	6a12      	ldr	r2, [r2, #32]
 800586c:	4311      	orrs	r1, r2
 800586e:	687a      	ldr	r2, [r7, #4]
 8005870:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8005872:	430a      	orrs	r2, r1
 8005874:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	687a      	ldr	r2, [r7, #4]
 800587c:	6992      	ldr	r2, [r2, #24]
 800587e:	0c12      	lsrs	r2, r2, #16
 8005880:	f002 0104 	and.w	r1, r2, #4
 8005884:	687a      	ldr	r2, [r7, #4]
 8005886:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005888:	430a      	orrs	r2, r1
 800588a:	605a      	str	r2, [r3, #4]

  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	687a      	ldr	r2, [r7, #4]
 8005892:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8005894:	611a      	str	r2, [r3, #16]

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	687a      	ldr	r2, [r7, #4]
 800589c:	6812      	ldr	r2, [r2, #0]
 800589e:	69d2      	ldr	r2, [r2, #28]
 80058a0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80058a4:	61da      	str	r2, [r3, #28]
#else
  uCRCErrorWorkaroundCheck = 0U;
#endif /* STM32F101xE || STM32F103xE */
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	2200      	movs	r2, #0
 80058aa:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2201      	movs	r2, #1
 80058b0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  
  return HAL_OK;
 80058b4:	2300      	movs	r3, #0
}
 80058b6:	4618      	mov	r0, r3
 80058b8:	3708      	adds	r7, #8
 80058ba:	46bd      	mov	sp, r7
 80058bc:	bd80      	pop	{r7, pc}

080058be <HAL_TIM_Base_Init>:
  *         parameters in the TIM_HandleTypeDef and create the associated handle.
  * @param  htim : TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80058be:	b580      	push	{r7, lr}
 80058c0:	b082      	sub	sp, #8
 80058c2:	af00      	add	r7, sp, #0
 80058c4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d101      	bne.n	80058d0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80058cc:	2301      	movs	r3, #1
 80058ce:	e01d      	b.n	800590c <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80058d6:	b2db      	uxtb	r3, r3
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d106      	bne.n	80058ea <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	2200      	movs	r2, #0
 80058e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80058e4:	6878      	ldr	r0, [r7, #4]
 80058e6:	f00c fce7 	bl	80122b8 <HAL_TIM_Base_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	2202      	movs	r2, #2
 80058ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681a      	ldr	r2, [r3, #0]
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	3304      	adds	r3, #4
 80058fa:	4619      	mov	r1, r3
 80058fc:	4610      	mov	r0, r2
 80058fe:	f000 f94f 	bl	8005ba0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	2201      	movs	r2, #1
 8005906:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800590a:	2300      	movs	r3, #0
}
 800590c:	4618      	mov	r0, r3
 800590e:	3708      	adds	r7, #8
 8005910:	46bd      	mov	sp, r7
 8005912:	bd80      	pop	{r7, pc}

08005914 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim : TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005914:	b480      	push	{r7}
 8005916:	b083      	sub	sp, #12
 8005918:	af00      	add	r7, sp, #0
 800591a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	687a      	ldr	r2, [r7, #4]
 8005922:	6812      	ldr	r2, [r2, #0]
 8005924:	68d2      	ldr	r2, [r2, #12]
 8005926:	f042 0201 	orr.w	r2, r2, #1
 800592a:	60da      	str	r2, [r3, #12]

   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	687a      	ldr	r2, [r7, #4]
 8005932:	6812      	ldr	r2, [r2, #0]
 8005934:	6812      	ldr	r2, [r2, #0]
 8005936:	f042 0201 	orr.w	r2, r2, #1
 800593a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800593c:	2300      	movs	r3, #0
}
 800593e:	4618      	mov	r0, r3
 8005940:	370c      	adds	r7, #12
 8005942:	46bd      	mov	sp, r7
 8005944:	bc80      	pop	{r7}
 8005946:	4770      	bx	lr

08005948 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim : TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005948:	b580      	push	{r7, lr}
 800594a:	b082      	sub	sp, #8
 800594c:	af00      	add	r7, sp, #0
 800594e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	691b      	ldr	r3, [r3, #16]
 8005956:	f003 0302 	and.w	r3, r3, #2
 800595a:	2b02      	cmp	r3, #2
 800595c:	d122      	bne.n	80059a4 <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	68db      	ldr	r3, [r3, #12]
 8005964:	f003 0302 	and.w	r3, r3, #2
 8005968:	2b02      	cmp	r3, #2
 800596a:	d11b      	bne.n	80059a4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	f06f 0202 	mvn.w	r2, #2
 8005974:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	2201      	movs	r2, #1
 800597a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	699b      	ldr	r3, [r3, #24]
 8005982:	f003 0303 	and.w	r3, r3, #3
 8005986:	2b00      	cmp	r3, #0
 8005988:	d003      	beq.n	8005992 <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 800598a:	6878      	ldr	r0, [r7, #4]
 800598c:	f000 f8ed 	bl	8005b6a <HAL_TIM_IC_CaptureCallback>
 8005990:	e005      	b.n	800599e <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005992:	6878      	ldr	r0, [r7, #4]
 8005994:	f000 f8e0 	bl	8005b58 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005998:	6878      	ldr	r0, [r7, #4]
 800599a:	f000 f8ef 	bl	8005b7c <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	2200      	movs	r2, #0
 80059a2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	691b      	ldr	r3, [r3, #16]
 80059aa:	f003 0304 	and.w	r3, r3, #4
 80059ae:	2b04      	cmp	r3, #4
 80059b0:	d122      	bne.n	80059f8 <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	68db      	ldr	r3, [r3, #12]
 80059b8:	f003 0304 	and.w	r3, r3, #4
 80059bc:	2b04      	cmp	r3, #4
 80059be:	d11b      	bne.n	80059f8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	f06f 0204 	mvn.w	r2, #4
 80059c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	2202      	movs	r2, #2
 80059ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	699b      	ldr	r3, [r3, #24]
 80059d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d003      	beq.n	80059e6 <HAL_TIM_IRQHandler+0x9e>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 80059de:	6878      	ldr	r0, [r7, #4]
 80059e0:	f000 f8c3 	bl	8005b6a <HAL_TIM_IC_CaptureCallback>
 80059e4:	e005      	b.n	80059f2 <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80059e6:	6878      	ldr	r0, [r7, #4]
 80059e8:	f000 f8b6 	bl	8005b58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059ec:	6878      	ldr	r0, [r7, #4]
 80059ee:	f000 f8c5 	bl	8005b7c <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	2200      	movs	r2, #0
 80059f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	691b      	ldr	r3, [r3, #16]
 80059fe:	f003 0308 	and.w	r3, r3, #8
 8005a02:	2b08      	cmp	r3, #8
 8005a04:	d122      	bne.n	8005a4c <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	68db      	ldr	r3, [r3, #12]
 8005a0c:	f003 0308 	and.w	r3, r3, #8
 8005a10:	2b08      	cmp	r3, #8
 8005a12:	d11b      	bne.n	8005a4c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f06f 0208 	mvn.w	r2, #8
 8005a1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	2204      	movs	r2, #4
 8005a22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	69db      	ldr	r3, [r3, #28]
 8005a2a:	f003 0303 	and.w	r3, r3, #3
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d003      	beq.n	8005a3a <HAL_TIM_IRQHandler+0xf2>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8005a32:	6878      	ldr	r0, [r7, #4]
 8005a34:	f000 f899 	bl	8005b6a <HAL_TIM_IC_CaptureCallback>
 8005a38:	e005      	b.n	8005a46 <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a3a:	6878      	ldr	r0, [r7, #4]
 8005a3c:	f000 f88c 	bl	8005b58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a40:	6878      	ldr	r0, [r7, #4]
 8005a42:	f000 f89b 	bl	8005b7c <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	2200      	movs	r2, #0
 8005a4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	691b      	ldr	r3, [r3, #16]
 8005a52:	f003 0310 	and.w	r3, r3, #16
 8005a56:	2b10      	cmp	r3, #16
 8005a58:	d122      	bne.n	8005aa0 <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	68db      	ldr	r3, [r3, #12]
 8005a60:	f003 0310 	and.w	r3, r3, #16
 8005a64:	2b10      	cmp	r3, #16
 8005a66:	d11b      	bne.n	8005aa0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	f06f 0210 	mvn.w	r2, #16
 8005a70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	2208      	movs	r2, #8
 8005a76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	69db      	ldr	r3, [r3, #28]
 8005a7e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d003      	beq.n	8005a8e <HAL_TIM_IRQHandler+0x146>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8005a86:	6878      	ldr	r0, [r7, #4]
 8005a88:	f000 f86f 	bl	8005b6a <HAL_TIM_IC_CaptureCallback>
 8005a8c:	e005      	b.n	8005a9a <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a8e:	6878      	ldr	r0, [r7, #4]
 8005a90:	f000 f862 	bl	8005b58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a94:	6878      	ldr	r0, [r7, #4]
 8005a96:	f000 f871 	bl	8005b7c <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	2200      	movs	r2, #0
 8005a9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	691b      	ldr	r3, [r3, #16]
 8005aa6:	f003 0301 	and.w	r3, r3, #1
 8005aaa:	2b01      	cmp	r3, #1
 8005aac:	d10e      	bne.n	8005acc <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	68db      	ldr	r3, [r3, #12]
 8005ab4:	f003 0301 	and.w	r3, r3, #1
 8005ab8:	2b01      	cmp	r3, #1
 8005aba:	d107      	bne.n	8005acc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f06f 0201 	mvn.w	r2, #1
 8005ac4:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8005ac6:	6878      	ldr	r0, [r7, #4]
 8005ac8:	f00c fa94 	bl	8011ff4 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	691b      	ldr	r3, [r3, #16]
 8005ad2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ad6:	2b80      	cmp	r3, #128	; 0x80
 8005ad8:	d10e      	bne.n	8005af8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	68db      	ldr	r3, [r3, #12]
 8005ae0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ae4:	2b80      	cmp	r3, #128	; 0x80
 8005ae6:	d107      	bne.n	8005af8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005af0:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8005af2:	6878      	ldr	r0, [r7, #4]
 8005af4:	f000 f8cd 	bl	8005c92 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	691b      	ldr	r3, [r3, #16]
 8005afe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b02:	2b40      	cmp	r3, #64	; 0x40
 8005b04:	d10e      	bne.n	8005b24 <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	68db      	ldr	r3, [r3, #12]
 8005b0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b10:	2b40      	cmp	r3, #64	; 0x40
 8005b12:	d107      	bne.n	8005b24 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005b1c:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8005b1e:	6878      	ldr	r0, [r7, #4]
 8005b20:	f000 f835 	bl	8005b8e <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	691b      	ldr	r3, [r3, #16]
 8005b2a:	f003 0320 	and.w	r3, r3, #32
 8005b2e:	2b20      	cmp	r3, #32
 8005b30:	d10e      	bne.n	8005b50 <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	68db      	ldr	r3, [r3, #12]
 8005b38:	f003 0320 	and.w	r3, r3, #32
 8005b3c:	2b20      	cmp	r3, #32
 8005b3e:	d107      	bne.n	8005b50 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	f06f 0220 	mvn.w	r2, #32
 8005b48:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8005b4a:	6878      	ldr	r0, [r7, #4]
 8005b4c:	f000 f898 	bl	8005c80 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 8005b50:	bf00      	nop
 8005b52:	3708      	adds	r7, #8
 8005b54:	46bd      	mov	sp, r7
 8005b56:	bd80      	pop	{r7, pc}

08005b58 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non blocking mode 
  * @param  htim : TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005b58:	b480      	push	{r7}
 8005b5a:	b083      	sub	sp, #12
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005b60:	bf00      	nop
 8005b62:	370c      	adds	r7, #12
 8005b64:	46bd      	mov	sp, r7
 8005b66:	bc80      	pop	{r7}
 8005b68:	4770      	bx	lr

08005b6a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non blocking mode 
  * @param  htim : TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005b6a:	b480      	push	{r7}
 8005b6c:	b083      	sub	sp, #12
 8005b6e:	af00      	add	r7, sp, #0
 8005b70:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005b72:	bf00      	nop
 8005b74:	370c      	adds	r7, #12
 8005b76:	46bd      	mov	sp, r7
 8005b78:	bc80      	pop	{r7}
 8005b7a:	4770      	bx	lr

08005b7c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005b7c:	b480      	push	{r7}
 8005b7e:	b083      	sub	sp, #12
 8005b80:	af00      	add	r7, sp, #0
 8005b82:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005b84:	bf00      	nop
 8005b86:	370c      	adds	r7, #12
 8005b88:	46bd      	mov	sp, r7
 8005b8a:	bc80      	pop	{r7}
 8005b8c:	4770      	bx	lr

08005b8e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005b8e:	b480      	push	{r7}
 8005b90:	b083      	sub	sp, #12
 8005b92:	af00      	add	r7, sp, #0
 8005b94:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005b96:	bf00      	nop
 8005b98:	370c      	adds	r7, #12
 8005b9a:	46bd      	mov	sp, r7
 8005b9c:	bc80      	pop	{r7}
 8005b9e:	4770      	bx	lr

08005ba0 <TIM_Base_SetConfig>:
  * @param  TIMx : TIM periheral
  * @param  Structure : TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005ba0:	b480      	push	{r7}
 8005ba2:	b085      	sub	sp, #20
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	6078      	str	r0, [r7, #4]
 8005ba8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 8005baa:	2300      	movs	r3, #0
 8005bac:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	4a2e      	ldr	r2, [pc, #184]	; (8005c70 <TIM_Base_SetConfig+0xd0>)
 8005bb8:	4293      	cmp	r3, r2
 8005bba:	d00f      	beq.n	8005bdc <TIM_Base_SetConfig+0x3c>
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005bc2:	d00b      	beq.n	8005bdc <TIM_Base_SetConfig+0x3c>
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	4a2b      	ldr	r2, [pc, #172]	; (8005c74 <TIM_Base_SetConfig+0xd4>)
 8005bc8:	4293      	cmp	r3, r2
 8005bca:	d007      	beq.n	8005bdc <TIM_Base_SetConfig+0x3c>
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	4a2a      	ldr	r2, [pc, #168]	; (8005c78 <TIM_Base_SetConfig+0xd8>)
 8005bd0:	4293      	cmp	r3, r2
 8005bd2:	d003      	beq.n	8005bdc <TIM_Base_SetConfig+0x3c>
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	4a29      	ldr	r2, [pc, #164]	; (8005c7c <TIM_Base_SetConfig+0xdc>)
 8005bd8:	4293      	cmp	r3, r2
 8005bda:	d108      	bne.n	8005bee <TIM_Base_SetConfig+0x4e>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005be2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005be4:	683b      	ldr	r3, [r7, #0]
 8005be6:	685b      	ldr	r3, [r3, #4]
 8005be8:	68fa      	ldr	r2, [r7, #12]
 8005bea:	4313      	orrs	r3, r2
 8005bec:	60fb      	str	r3, [r7, #12]
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	4a1f      	ldr	r2, [pc, #124]	; (8005c70 <TIM_Base_SetConfig+0xd0>)
 8005bf2:	4293      	cmp	r3, r2
 8005bf4:	d00f      	beq.n	8005c16 <TIM_Base_SetConfig+0x76>
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005bfc:	d00b      	beq.n	8005c16 <TIM_Base_SetConfig+0x76>
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	4a1c      	ldr	r2, [pc, #112]	; (8005c74 <TIM_Base_SetConfig+0xd4>)
 8005c02:	4293      	cmp	r3, r2
 8005c04:	d007      	beq.n	8005c16 <TIM_Base_SetConfig+0x76>
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	4a1b      	ldr	r2, [pc, #108]	; (8005c78 <TIM_Base_SetConfig+0xd8>)
 8005c0a:	4293      	cmp	r3, r2
 8005c0c:	d003      	beq.n	8005c16 <TIM_Base_SetConfig+0x76>
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	4a1a      	ldr	r2, [pc, #104]	; (8005c7c <TIM_Base_SetConfig+0xdc>)
 8005c12:	4293      	cmp	r3, r2
 8005c14:	d108      	bne.n	8005c28 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c1c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005c1e:	683b      	ldr	r3, [r7, #0]
 8005c20:	68db      	ldr	r3, [r3, #12]
 8005c22:	68fa      	ldr	r2, [r7, #12]
 8005c24:	4313      	orrs	r3, r2
 8005c26:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  tmpcr1 &= ~TIM_CR1_ARPE;
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005c2e:	60fb      	str	r3, [r7, #12]
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8005c30:	683b      	ldr	r3, [r7, #0]
 8005c32:	695b      	ldr	r3, [r3, #20]
 8005c34:	68fa      	ldr	r2, [r7, #12]
 8005c36:	4313      	orrs	r3, r2
 8005c38:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	68fa      	ldr	r2, [r7, #12]
 8005c3e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005c40:	683b      	ldr	r3, [r7, #0]
 8005c42:	689a      	ldr	r2, [r3, #8]
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8005c48:	683b      	ldr	r3, [r7, #0]
 8005c4a:	681a      	ldr	r2, [r3, #0]
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	4a07      	ldr	r2, [pc, #28]	; (8005c70 <TIM_Base_SetConfig+0xd0>)
 8005c54:	4293      	cmp	r3, r2
 8005c56:	d103      	bne.n	8005c60 <TIM_Base_SetConfig+0xc0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005c58:	683b      	ldr	r3, [r7, #0]
 8005c5a:	691a      	ldr	r2, [r3, #16]
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2201      	movs	r2, #1
 8005c64:	615a      	str	r2, [r3, #20]
}
 8005c66:	bf00      	nop
 8005c68:	3714      	adds	r7, #20
 8005c6a:	46bd      	mov	sp, r7
 8005c6c:	bc80      	pop	{r7}
 8005c6e:	4770      	bx	lr
 8005c70:	40012c00 	.word	0x40012c00
 8005c74:	40000400 	.word	0x40000400
 8005c78:	40000800 	.word	0x40000800
 8005c7c:	40000c00 	.word	0x40000c00

08005c80 <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8005c80:	b480      	push	{r7}
 8005c82:	b083      	sub	sp, #12
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 8005c88:	bf00      	nop
 8005c8a:	370c      	adds	r7, #12
 8005c8c:	46bd      	mov	sp, r7
 8005c8e:	bc80      	pop	{r7}
 8005c90:	4770      	bx	lr

08005c92 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005c92:	b480      	push	{r7}
 8005c94:	b083      	sub	sp, #12
 8005c96:	af00      	add	r7, sp, #0
 8005c98:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005c9a:	bf00      	nop
 8005c9c:	370c      	adds	r7, #12
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	bc80      	pop	{r7}
 8005ca2:	4770      	bx	lr

08005ca4 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005ca4:	b580      	push	{r7, lr}
 8005ca6:	b082      	sub	sp, #8
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d101      	bne.n	8005cb6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005cb2:	2301      	movs	r3, #1
 8005cb4:	e03f      	b.n	8005d36 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005cbc:	b2db      	uxtb	r3, r3
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d106      	bne.n	8005cd0 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8005cca:	6878      	ldr	r0, [r7, #4]
 8005ccc:	f00c fb12 	bl	80122f4 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	2224      	movs	r2, #36	; 0x24
 8005cd4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	687a      	ldr	r2, [r7, #4]
 8005cde:	6812      	ldr	r2, [r2, #0]
 8005ce0:	68d2      	ldr	r2, [r2, #12]
 8005ce2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005ce6:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005ce8:	6878      	ldr	r0, [r7, #4]
 8005cea:	f000 fabf 	bl	800626c <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	687a      	ldr	r2, [r7, #4]
 8005cf4:	6812      	ldr	r2, [r2, #0]
 8005cf6:	6912      	ldr	r2, [r2, #16]
 8005cf8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005cfc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	687a      	ldr	r2, [r7, #4]
 8005d04:	6812      	ldr	r2, [r2, #0]
 8005d06:	6952      	ldr	r2, [r2, #20]
 8005d08:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005d0c:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	687a      	ldr	r2, [r7, #4]
 8005d14:	6812      	ldr	r2, [r2, #0]
 8005d16:	68d2      	ldr	r2, [r2, #12]
 8005d18:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005d1c:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	2200      	movs	r2, #0
 8005d22:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	2220      	movs	r2, #32
 8005d28:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	2220      	movs	r2, #32
 8005d30:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 8005d34:	2300      	movs	r3, #0
}
 8005d36:	4618      	mov	r0, r3
 8005d38:	3708      	adds	r7, #8
 8005d3a:	46bd      	mov	sp, r7
 8005d3c:	bd80      	pop	{r7, pc}

08005d3e <HAL_UART_Transmit>:
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d3e:	b580      	push	{r7, lr}
 8005d40:	b088      	sub	sp, #32
 8005d42:	af02      	add	r7, sp, #8
 8005d44:	60f8      	str	r0, [r7, #12]
 8005d46:	60b9      	str	r1, [r7, #8]
 8005d48:	603b      	str	r3, [r7, #0]
 8005d4a:	4613      	mov	r3, r2
 8005d4c:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 8005d4e:	2300      	movs	r3, #0
 8005d50:	617b      	str	r3, [r7, #20]
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005d58:	b2db      	uxtb	r3, r3
 8005d5a:	2b20      	cmp	r3, #32
 8005d5c:	f040 8082 	bne.w	8005e64 <HAL_UART_Transmit+0x126>
  {
    if((pData == NULL) || (Size == 0U))
 8005d60:	68bb      	ldr	r3, [r7, #8]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d002      	beq.n	8005d6c <HAL_UART_Transmit+0x2e>
 8005d66:	88fb      	ldrh	r3, [r7, #6]
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d101      	bne.n	8005d70 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8005d6c:	2301      	movs	r3, #1
 8005d6e:	e07a      	b.n	8005e66 <HAL_UART_Transmit+0x128>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005d76:	2b01      	cmp	r3, #1
 8005d78:	d101      	bne.n	8005d7e <HAL_UART_Transmit+0x40>
 8005d7a:	2302      	movs	r3, #2
 8005d7c:	e073      	b.n	8005e66 <HAL_UART_Transmit+0x128>
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	2201      	movs	r2, #1
 8005d82:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	2200      	movs	r2, #0
 8005d8a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	2221      	movs	r2, #33	; 0x21
 8005d90:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8005d94:	f7fb f87a 	bl	8000e8c <HAL_GetTick>
 8005d98:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	88fa      	ldrh	r2, [r7, #6]
 8005d9e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	88fa      	ldrh	r2, [r7, #6]
 8005da4:	84da      	strh	r2, [r3, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 8005da6:	e041      	b.n	8005e2c <HAL_UART_Transmit+0xee>
    {
      huart->TxXferCount--;
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005dac:	b29b      	uxth	r3, r3
 8005dae:	3b01      	subs	r3, #1
 8005db0:	b29a      	uxth	r2, r3
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	84da      	strh	r2, [r3, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	689b      	ldr	r3, [r3, #8]
 8005dba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005dbe:	d121      	bne.n	8005e04 <HAL_UART_Transmit+0xc6>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005dc0:	683b      	ldr	r3, [r7, #0]
 8005dc2:	9300      	str	r3, [sp, #0]
 8005dc4:	697b      	ldr	r3, [r7, #20]
 8005dc6:	2200      	movs	r2, #0
 8005dc8:	2180      	movs	r1, #128	; 0x80
 8005dca:	68f8      	ldr	r0, [r7, #12]
 8005dcc:	f000 f9d2 	bl	8006174 <UART_WaitOnFlagUntilTimeout>
 8005dd0:	4603      	mov	r3, r0
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d001      	beq.n	8005dda <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 8005dd6:	2303      	movs	r3, #3
 8005dd8:	e045      	b.n	8005e66 <HAL_UART_Transmit+0x128>
        }
        tmp = (uint16_t*) pData;
 8005dda:	68bb      	ldr	r3, [r7, #8]
 8005ddc:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	693a      	ldr	r2, [r7, #16]
 8005de4:	8812      	ldrh	r2, [r2, #0]
 8005de6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005dea:	605a      	str	r2, [r3, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	691b      	ldr	r3, [r3, #16]
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d103      	bne.n	8005dfc <HAL_UART_Transmit+0xbe>
        {
          pData +=2U;
 8005df4:	68bb      	ldr	r3, [r7, #8]
 8005df6:	3302      	adds	r3, #2
 8005df8:	60bb      	str	r3, [r7, #8]
 8005dfa:	e017      	b.n	8005e2c <HAL_UART_Transmit+0xee>
        }
        else
        {
          pData +=1U;
 8005dfc:	68bb      	ldr	r3, [r7, #8]
 8005dfe:	3301      	adds	r3, #1
 8005e00:	60bb      	str	r3, [r7, #8]
 8005e02:	e013      	b.n	8005e2c <HAL_UART_Transmit+0xee>
        }
      }
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005e04:	683b      	ldr	r3, [r7, #0]
 8005e06:	9300      	str	r3, [sp, #0]
 8005e08:	697b      	ldr	r3, [r7, #20]
 8005e0a:	2200      	movs	r2, #0
 8005e0c:	2180      	movs	r1, #128	; 0x80
 8005e0e:	68f8      	ldr	r0, [r7, #12]
 8005e10:	f000 f9b0 	bl	8006174 <UART_WaitOnFlagUntilTimeout>
 8005e14:	4603      	mov	r3, r0
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d001      	beq.n	8005e1e <HAL_UART_Transmit+0xe0>
        {
          return HAL_TIMEOUT;
 8005e1a:	2303      	movs	r3, #3
 8005e1c:	e023      	b.n	8005e66 <HAL_UART_Transmit+0x128>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	681a      	ldr	r2, [r3, #0]
 8005e22:	68bb      	ldr	r3, [r7, #8]
 8005e24:	1c59      	adds	r1, r3, #1
 8005e26:	60b9      	str	r1, [r7, #8]
 8005e28:	781b      	ldrb	r3, [r3, #0]
 8005e2a:	6053      	str	r3, [r2, #4]
    while(huart->TxXferCount > 0U)
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005e30:	b29b      	uxth	r3, r3
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d1b8      	bne.n	8005da8 <HAL_UART_Transmit+0x6a>
      }
    }

    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005e36:	683b      	ldr	r3, [r7, #0]
 8005e38:	9300      	str	r3, [sp, #0]
 8005e3a:	697b      	ldr	r3, [r7, #20]
 8005e3c:	2200      	movs	r2, #0
 8005e3e:	2140      	movs	r1, #64	; 0x40
 8005e40:	68f8      	ldr	r0, [r7, #12]
 8005e42:	f000 f997 	bl	8006174 <UART_WaitOnFlagUntilTimeout>
 8005e46:	4603      	mov	r3, r0
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d001      	beq.n	8005e50 <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8005e4c:	2303      	movs	r3, #3
 8005e4e:	e00a      	b.n	8005e66 <HAL_UART_Transmit+0x128>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	2220      	movs	r2, #32
 8005e54:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	2200      	movs	r2, #0
 8005e5c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8005e60:	2300      	movs	r3, #0
 8005e62:	e000      	b.n	8005e66 <HAL_UART_Transmit+0x128>
  }
  else
  {
    return HAL_BUSY;
 8005e64:	2302      	movs	r3, #2
  }
}
 8005e66:	4618      	mov	r0, r3
 8005e68:	3718      	adds	r7, #24
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	bd80      	pop	{r7, pc}
	...

08005e70 <HAL_UART_Receive_DMA>:
  * @param  Size: Amount of data to be received
  * @note   When the UART parity is enabled (PCE = 1) the data received contain the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005e70:	b580      	push	{r7, lr}
 8005e72:	b086      	sub	sp, #24
 8005e74:	af00      	add	r7, sp, #0
 8005e76:	60f8      	str	r0, [r7, #12]
 8005e78:	60b9      	str	r1, [r7, #8]
 8005e7a:	4613      	mov	r3, r2
 8005e7c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;
  
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY) 
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005e84:	b2db      	uxtb	r3, r3
 8005e86:	2b20      	cmp	r3, #32
 8005e88:	d166      	bne.n	8005f58 <HAL_UART_Receive_DMA+0xe8>
  {
    if((pData == NULL) || (Size == 0U))
 8005e8a:	68bb      	ldr	r3, [r7, #8]
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d002      	beq.n	8005e96 <HAL_UART_Receive_DMA+0x26>
 8005e90:	88fb      	ldrh	r3, [r7, #6]
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d101      	bne.n	8005e9a <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8005e96:	2301      	movs	r3, #1
 8005e98:	e05f      	b.n	8005f5a <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005ea0:	2b01      	cmp	r3, #1
 8005ea2:	d101      	bne.n	8005ea8 <HAL_UART_Receive_DMA+0x38>
 8005ea4:	2302      	movs	r3, #2
 8005ea6:	e058      	b.n	8005f5a <HAL_UART_Receive_DMA+0xea>
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	2201      	movs	r2, #1
 8005eac:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8005eb0:	68ba      	ldr	r2, [r7, #8]
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	88fa      	ldrh	r2, [r7, #6]
 8005eba:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	2200      	movs	r2, #0
 8005ec0:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	2222      	movs	r2, #34	; 0x22
 8005ec6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ece:	4a25      	ldr	r2, [pc, #148]	; (8005f64 <HAL_UART_Receive_DMA+0xf4>)
 8005ed0:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ed6:	4a24      	ldr	r2, [pc, #144]	; (8005f68 <HAL_UART_Receive_DMA+0xf8>)
 8005ed8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ede:	4a23      	ldr	r2, [pc, #140]	; (8005f6c <HAL_UART_Receive_DMA+0xfc>)
 8005ee0:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ee6:	2200      	movs	r2, #0
 8005ee8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the DMA channel */
    tmp = (uint32_t*)&pData;
 8005eea:	f107 0308 	add.w	r3, r7, #8
 8005eee:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t*)tmp, Size);
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	3304      	adds	r3, #4
 8005efa:	4619      	mov	r1, r3
 8005efc:	697b      	ldr	r3, [r7, #20]
 8005efe:	681a      	ldr	r2, [r3, #0]
 8005f00:	88fb      	ldrh	r3, [r7, #6]
 8005f02:	f7fb f991 	bl	8001228 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 8005f06:	2300      	movs	r3, #0
 8005f08:	613b      	str	r3, [r7, #16]
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	613b      	str	r3, [r7, #16]
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	685b      	ldr	r3, [r3, #4]
 8005f18:	613b      	str	r3, [r7, #16]
 8005f1a:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	2200      	movs	r2, #0
 8005f20:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	68fa      	ldr	r2, [r7, #12]
 8005f2a:	6812      	ldr	r2, [r2, #0]
 8005f2c:	68d2      	ldr	r2, [r2, #12]
 8005f2e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005f32:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	68fa      	ldr	r2, [r7, #12]
 8005f3a:	6812      	ldr	r2, [r2, #0]
 8005f3c:	6952      	ldr	r2, [r2, #20]
 8005f3e:	f042 0201 	orr.w	r2, r2, #1
 8005f42:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit 
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	68fa      	ldr	r2, [r7, #12]
 8005f4a:	6812      	ldr	r2, [r2, #0]
 8005f4c:	6952      	ldr	r2, [r2, #20]
 8005f4e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005f52:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8005f54:	2300      	movs	r3, #0
 8005f56:	e000      	b.n	8005f5a <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8005f58:	2302      	movs	r3, #2
  }
}
 8005f5a:	4618      	mov	r0, r3
 8005f5c:	3718      	adds	r7, #24
 8005f5e:	46bd      	mov	sp, r7
 8005f60:	bd80      	pop	{r7, pc}
 8005f62:	bf00      	nop
 8005f64:	0800605d 	.word	0x0800605d
 8005f68:	080060c5 	.word	0x080060c5
 8005f6c:	080060e1 	.word	0x080060e1

08005f70 <HAL_UART_DMAStop>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8005f70:	b580      	push	{r7, lr}
 8005f72:	b084      	sub	sp, #16
 8005f74:	af00      	add	r7, sp, #0
 8005f76:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005f78:	2300      	movs	r3, #0
 8005f7a:	60fb      	str	r3, [r7, #12]
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	695b      	ldr	r3, [r3, #20]
 8005f82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	bf14      	ite	ne
 8005f8a:	2301      	movne	r3, #1
 8005f8c:	2300      	moveq	r3, #0
 8005f8e:	b2db      	uxtb	r3, r3
 8005f90:	60fb      	str	r3, [r7, #12]
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005f98:	b2db      	uxtb	r3, r3
 8005f9a:	2b21      	cmp	r3, #33	; 0x21
 8005f9c:	d116      	bne.n	8005fcc <HAL_UART_DMAStop+0x5c>
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d013      	beq.n	8005fcc <HAL_UART_DMAStop+0x5c>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	687a      	ldr	r2, [r7, #4]
 8005faa:	6812      	ldr	r2, [r2, #0]
 8005fac:	6952      	ldr	r2, [r2, #20]
 8005fae:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005fb2:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Tx channel */
    if(huart->hdmatx != NULL)
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d004      	beq.n	8005fc6 <HAL_UART_DMAStop+0x56>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fc0:	4618      	mov	r0, r3
 8005fc2:	f7fb f990 	bl	80012e6 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 8005fc6:	6878      	ldr	r0, [r7, #4]
 8005fc8:	f000 f91e 	bl	8006208 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	695b      	ldr	r3, [r3, #20]
 8005fd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	bf14      	ite	ne
 8005fda:	2301      	movne	r3, #1
 8005fdc:	2300      	moveq	r3, #0
 8005fde:	b2db      	uxtb	r3, r3
 8005fe0:	60fb      	str	r3, [r7, #12]
  if((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005fe8:	b2db      	uxtb	r3, r3
 8005fea:	2b22      	cmp	r3, #34	; 0x22
 8005fec:	d116      	bne.n	800601c <HAL_UART_DMAStop+0xac>
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d013      	beq.n	800601c <HAL_UART_DMAStop+0xac>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	687a      	ldr	r2, [r7, #4]
 8005ffa:	6812      	ldr	r2, [r2, #0]
 8005ffc:	6952      	ldr	r2, [r2, #20]
 8005ffe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006002:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Rx channel */
    if(huart->hdmarx != NULL)
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006008:	2b00      	cmp	r3, #0
 800600a:	d004      	beq.n	8006016 <HAL_UART_DMAStop+0xa6>
    {
      HAL_DMA_Abort(huart->hdmarx);
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006010:	4618      	mov	r0, r3
 8006012:	f7fb f968 	bl	80012e6 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8006016:	6878      	ldr	r0, [r7, #4]
 8006018:	f000 f90b 	bl	8006232 <UART_EndRxTransfer>
  }

  return HAL_OK;
 800601c:	2300      	movs	r3, #0
}
 800601e:	4618      	mov	r0, r3
 8006020:	3710      	adds	r7, #16
 8006022:	46bd      	mov	sp, r7
 8006024:	bd80      	pop	{r7, pc}

08006026 <HAL_UART_RxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006026:	b480      	push	{r7}
 8006028:	b083      	sub	sp, #12
 800602a:	af00      	add	r7, sp, #0
 800602c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800602e:	bf00      	nop
 8006030:	370c      	adds	r7, #12
 8006032:	46bd      	mov	sp, r7
 8006034:	bc80      	pop	{r7}
 8006036:	4770      	bx	lr

08006038 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006038:	b480      	push	{r7}
 800603a:	b083      	sub	sp, #12
 800603c:	af00      	add	r7, sp, #0
 800603e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8006040:	bf00      	nop
 8006042:	370c      	adds	r7, #12
 8006044:	46bd      	mov	sp, r7
 8006046:	bc80      	pop	{r7}
 8006048:	4770      	bx	lr

0800604a <HAL_UART_ErrorCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800604a:	b480      	push	{r7}
 800604c:	b083      	sub	sp, #12
 800604e:	af00      	add	r7, sp, #0
 8006050:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart); 
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */ 
}
 8006052:	bf00      	nop
 8006054:	370c      	adds	r7, #12
 8006056:	46bd      	mov	sp, r7
 8006058:	bc80      	pop	{r7}
 800605a:	4770      	bx	lr

0800605c <UART_DMAReceiveCplt>:
  * @brief  DMA UART receive process complete callback. 
  * @param  hdma: DMA handle
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800605c:	b580      	push	{r7, lr}
 800605e:	b084      	sub	sp, #16
 8006060:	af00      	add	r7, sp, #0
 8006062:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006068:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f003 0320 	and.w	r3, r3, #32
 8006074:	2b00      	cmp	r3, #0
 8006076:	d11e      	bne.n	80060b6 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	2200      	movs	r2, #0
 800607c:	85da      	strh	r2, [r3, #46]	; 0x2e
  
    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	68fa      	ldr	r2, [r7, #12]
 8006084:	6812      	ldr	r2, [r2, #0]
 8006086:	68d2      	ldr	r2, [r2, #12]
 8006088:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800608c:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	68fa      	ldr	r2, [r7, #12]
 8006094:	6812      	ldr	r2, [r2, #0]
 8006096:	6952      	ldr	r2, [r2, #20]
 8006098:	f022 0201 	bic.w	r2, r2, #1
 800609c:	615a      	str	r2, [r3, #20]
    
    /* Disable the DMA transfer for the receiver request by setting the DMAR bit 
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	68fa      	ldr	r2, [r7, #12]
 80060a4:	6812      	ldr	r2, [r2, #0]
 80060a6:	6952      	ldr	r2, [r2, #20]
 80060a8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80060ac:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	2220      	movs	r2, #32
 80060b2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  }
  HAL_UART_RxCpltCallback(huart);
 80060b6:	68f8      	ldr	r0, [r7, #12]
 80060b8:	f7ff ffb5 	bl	8006026 <HAL_UART_RxCpltCallback>
}
 80060bc:	bf00      	nop
 80060be:	3710      	adds	r7, #16
 80060c0:	46bd      	mov	sp, r7
 80060c2:	bd80      	pop	{r7, pc}

080060c4 <UART_DMARxHalfCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80060c4:	b580      	push	{r7, lr}
 80060c6:	b084      	sub	sp, #16
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060d0:	60fb      	str	r3, [r7, #12]
  HAL_UART_RxHalfCpltCallback(huart); 
 80060d2:	68f8      	ldr	r0, [r7, #12]
 80060d4:	f7ff ffb0 	bl	8006038 <HAL_UART_RxHalfCpltCallback>
}
 80060d8:	bf00      	nop
 80060da:	3710      	adds	r7, #16
 80060dc:	46bd      	mov	sp, r7
 80060de:	bd80      	pop	{r7, pc}

080060e0 <UART_DMAError>:
  * @brief  DMA UART communication error callback.
  * @param  hdma: DMA handle
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80060e0:	b580      	push	{r7, lr}
 80060e2:	b084      	sub	sp, #16
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80060e8:	2300      	movs	r3, #0
 80060ea:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060f0:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80060f2:	68bb      	ldr	r3, [r7, #8]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	695b      	ldr	r3, [r3, #20]
 80060f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	bf14      	ite	ne
 8006100:	2301      	movne	r3, #1
 8006102:	2300      	moveq	r3, #0
 8006104:	b2db      	uxtb	r3, r3
 8006106:	60fb      	str	r3, [r7, #12]
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006108:	68bb      	ldr	r3, [r7, #8]
 800610a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800610e:	b2db      	uxtb	r3, r3
 8006110:	2b21      	cmp	r3, #33	; 0x21
 8006112:	d108      	bne.n	8006126 <UART_DMAError+0x46>
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	2b00      	cmp	r3, #0
 8006118:	d005      	beq.n	8006126 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0U;
 800611a:	68bb      	ldr	r3, [r7, #8]
 800611c:	2200      	movs	r2, #0
 800611e:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8006120:	68b8      	ldr	r0, [r7, #8]
 8006122:	f000 f871 	bl	8006208 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR); 
 8006126:	68bb      	ldr	r3, [r7, #8]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	695b      	ldr	r3, [r3, #20]
 800612c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006130:	2b00      	cmp	r3, #0
 8006132:	bf14      	ite	ne
 8006134:	2301      	movne	r3, #1
 8006136:	2300      	moveq	r3, #0
 8006138:	b2db      	uxtb	r3, r3
 800613a:	60fb      	str	r3, [r7, #12]
  if((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800613c:	68bb      	ldr	r3, [r7, #8]
 800613e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006142:	b2db      	uxtb	r3, r3
 8006144:	2b22      	cmp	r3, #34	; 0x22
 8006146:	d108      	bne.n	800615a <UART_DMAError+0x7a>
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	2b00      	cmp	r3, #0
 800614c:	d005      	beq.n	800615a <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0U;
 800614e:	68bb      	ldr	r3, [r7, #8]
 8006150:	2200      	movs	r2, #0
 8006152:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8006154:	68b8      	ldr	r0, [r7, #8]
 8006156:	f000 f86c 	bl	8006232 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800615a:	68bb      	ldr	r3, [r7, #8]
 800615c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800615e:	f043 0210 	orr.w	r2, r3, #16
 8006162:	68bb      	ldr	r3, [r7, #8]
 8006164:	63da      	str	r2, [r3, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 8006166:	68b8      	ldr	r0, [r7, #8]
 8006168:	f7ff ff6f 	bl	800604a <HAL_UART_ErrorCallback>
}
 800616c:	bf00      	nop
 800616e:	3710      	adds	r7, #16
 8006170:	46bd      	mov	sp, r7
 8006172:	bd80      	pop	{r7, pc}

08006174 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8006174:	b580      	push	{r7, lr}
 8006176:	b084      	sub	sp, #16
 8006178:	af00      	add	r7, sp, #0
 800617a:	60f8      	str	r0, [r7, #12]
 800617c:	60b9      	str	r1, [r7, #8]
 800617e:	603b      	str	r3, [r7, #0]
 8006180:	4613      	mov	r3, r2
 8006182:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8006184:	e02c      	b.n	80061e0 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8006186:	69bb      	ldr	r3, [r7, #24]
 8006188:	f1b3 3fff 	cmp.w	r3, #4294967295
 800618c:	d028      	beq.n	80061e0 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 800618e:	69bb      	ldr	r3, [r7, #24]
 8006190:	2b00      	cmp	r3, #0
 8006192:	d007      	beq.n	80061a4 <UART_WaitOnFlagUntilTimeout+0x30>
 8006194:	f7fa fe7a 	bl	8000e8c <HAL_GetTick>
 8006198:	4602      	mov	r2, r0
 800619a:	683b      	ldr	r3, [r7, #0]
 800619c:	1ad2      	subs	r2, r2, r3
 800619e:	69bb      	ldr	r3, [r7, #24]
 80061a0:	429a      	cmp	r2, r3
 80061a2:	d91d      	bls.n	80061e0 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	68fa      	ldr	r2, [r7, #12]
 80061aa:	6812      	ldr	r2, [r2, #0]
 80061ac:	68d2      	ldr	r2, [r2, #12]
 80061ae:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80061b2:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	68fa      	ldr	r2, [r7, #12]
 80061ba:	6812      	ldr	r2, [r2, #0]
 80061bc:	6952      	ldr	r2, [r2, #20]
 80061be:	f022 0201 	bic.w	r2, r2, #1
 80061c2:	615a      	str	r2, [r3, #20]
        
        huart->gState  = HAL_UART_STATE_READY;
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	2220      	movs	r2, #32
 80061c8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	2220      	movs	r2, #32
 80061d0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        
        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	2200      	movs	r2, #0
 80061d8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        
        return HAL_TIMEOUT;
 80061dc:	2303      	movs	r3, #3
 80061de:	e00f      	b.n	8006200 <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	681a      	ldr	r2, [r3, #0]
 80061e6:	68bb      	ldr	r3, [r7, #8]
 80061e8:	401a      	ands	r2, r3
 80061ea:	68bb      	ldr	r3, [r7, #8]
 80061ec:	429a      	cmp	r2, r3
 80061ee:	bf0c      	ite	eq
 80061f0:	2301      	moveq	r3, #1
 80061f2:	2300      	movne	r3, #0
 80061f4:	b2db      	uxtb	r3, r3
 80061f6:	461a      	mov	r2, r3
 80061f8:	79fb      	ldrb	r3, [r7, #7]
 80061fa:	429a      	cmp	r2, r3
 80061fc:	d0c3      	beq.n	8006186 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 80061fe:	2300      	movs	r3, #0
}
 8006200:	4618      	mov	r0, r3
 8006202:	3710      	adds	r7, #16
 8006204:	46bd      	mov	sp, r7
 8006206:	bd80      	pop	{r7, pc}

08006208 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006208:	b480      	push	{r7}
 800620a:	b083      	sub	sp, #12
 800620c:	af00      	add	r7, sp, #0
 800620e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	687a      	ldr	r2, [r7, #4]
 8006216:	6812      	ldr	r2, [r2, #0]
 8006218:	68d2      	ldr	r2, [r2, #12]
 800621a:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800621e:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	2220      	movs	r2, #32
 8006224:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8006228:	bf00      	nop
 800622a:	370c      	adds	r7, #12
 800622c:	46bd      	mov	sp, r7
 800622e:	bc80      	pop	{r7}
 8006230:	4770      	bx	lr

08006232 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006232:	b480      	push	{r7}
 8006234:	b083      	sub	sp, #12
 8006236:	af00      	add	r7, sp, #0
 8006238:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	687a      	ldr	r2, [r7, #4]
 8006240:	6812      	ldr	r2, [r2, #0]
 8006242:	68d2      	ldr	r2, [r2, #12]
 8006244:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006248:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	687a      	ldr	r2, [r7, #4]
 8006250:	6812      	ldr	r2, [r2, #0]
 8006252:	6952      	ldr	r2, [r2, #20]
 8006254:	f022 0201 	bic.w	r2, r2, #1
 8006258:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	2220      	movs	r2, #32
 800625e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8006262:	bf00      	nop
 8006264:	370c      	adds	r7, #12
 8006266:	46bd      	mov	sp, r7
 8006268:	bc80      	pop	{r7}
 800626a:	4770      	bx	lr

0800626c <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800626c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800626e:	b085      	sub	sp, #20
 8006270:	af00      	add	r7, sp, #0
 8006272:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8006274:	2300      	movs	r3, #0
 8006276:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	687a      	ldr	r2, [r7, #4]
 800627e:	6812      	ldr	r2, [r2, #0]
 8006280:	6912      	ldr	r2, [r2, #16]
 8006282:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 8006286:	687a      	ldr	r2, [r7, #4]
 8006288:	68d2      	ldr	r2, [r2, #12]
 800628a:	430a      	orrs	r2, r1
 800628c:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	689a      	ldr	r2, [r3, #8]
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	691b      	ldr	r3, [r3, #16]
 8006296:	431a      	orrs	r2, r3
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	695b      	ldr	r3, [r3, #20]
 800629c:	4313      	orrs	r3, r2
 800629e:	68fa      	ldr	r2, [r7, #12]
 80062a0:	4313      	orrs	r3, r2
 80062a2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681a      	ldr	r2, [r3, #0]
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	68db      	ldr	r3, [r3, #12]
 80062ae:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80062b2:	f023 030c 	bic.w	r3, r3, #12
 80062b6:	68f9      	ldr	r1, [r7, #12]
 80062b8:	430b      	orrs	r3, r1
 80062ba:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	687a      	ldr	r2, [r7, #4]
 80062c2:	6812      	ldr	r2, [r2, #0]
 80062c4:	6952      	ldr	r2, [r2, #20]
 80062c6:	f422 7140 	bic.w	r1, r2, #768	; 0x300
 80062ca:	687a      	ldr	r2, [r7, #4]
 80062cc:	6992      	ldr	r2, [r2, #24]
 80062ce:	430a      	orrs	r2, r1
 80062d0:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	4a6f      	ldr	r2, [pc, #444]	; (8006494 <UART_SetConfig+0x228>)
 80062d8:	4293      	cmp	r3, r2
 80062da:	d16b      	bne.n	80063b4 <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681c      	ldr	r4, [r3, #0]
 80062e0:	f7fd fcd6 	bl	8003c90 <HAL_RCC_GetPCLK2Freq>
 80062e4:	4602      	mov	r2, r0
 80062e6:	4613      	mov	r3, r2
 80062e8:	009b      	lsls	r3, r3, #2
 80062ea:	4413      	add	r3, r2
 80062ec:	009a      	lsls	r2, r3, #2
 80062ee:	441a      	add	r2, r3
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	685b      	ldr	r3, [r3, #4]
 80062f4:	009b      	lsls	r3, r3, #2
 80062f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80062fa:	4a67      	ldr	r2, [pc, #412]	; (8006498 <UART_SetConfig+0x22c>)
 80062fc:	fba2 2303 	umull	r2, r3, r2, r3
 8006300:	095b      	lsrs	r3, r3, #5
 8006302:	011d      	lsls	r5, r3, #4
 8006304:	f7fd fcc4 	bl	8003c90 <HAL_RCC_GetPCLK2Freq>
 8006308:	4602      	mov	r2, r0
 800630a:	4613      	mov	r3, r2
 800630c:	009b      	lsls	r3, r3, #2
 800630e:	4413      	add	r3, r2
 8006310:	009a      	lsls	r2, r3, #2
 8006312:	441a      	add	r2, r3
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	685b      	ldr	r3, [r3, #4]
 8006318:	009b      	lsls	r3, r3, #2
 800631a:	fbb2 f6f3 	udiv	r6, r2, r3
 800631e:	f7fd fcb7 	bl	8003c90 <HAL_RCC_GetPCLK2Freq>
 8006322:	4602      	mov	r2, r0
 8006324:	4613      	mov	r3, r2
 8006326:	009b      	lsls	r3, r3, #2
 8006328:	4413      	add	r3, r2
 800632a:	009a      	lsls	r2, r3, #2
 800632c:	441a      	add	r2, r3
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	685b      	ldr	r3, [r3, #4]
 8006332:	009b      	lsls	r3, r3, #2
 8006334:	fbb2 f3f3 	udiv	r3, r2, r3
 8006338:	4a57      	ldr	r2, [pc, #348]	; (8006498 <UART_SetConfig+0x22c>)
 800633a:	fba2 2303 	umull	r2, r3, r2, r3
 800633e:	095b      	lsrs	r3, r3, #5
 8006340:	2264      	movs	r2, #100	; 0x64
 8006342:	fb02 f303 	mul.w	r3, r2, r3
 8006346:	1af3      	subs	r3, r6, r3
 8006348:	011b      	lsls	r3, r3, #4
 800634a:	3332      	adds	r3, #50	; 0x32
 800634c:	4a52      	ldr	r2, [pc, #328]	; (8006498 <UART_SetConfig+0x22c>)
 800634e:	fba2 2303 	umull	r2, r3, r2, r3
 8006352:	095b      	lsrs	r3, r3, #5
 8006354:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006358:	441d      	add	r5, r3
 800635a:	f7fd fc99 	bl	8003c90 <HAL_RCC_GetPCLK2Freq>
 800635e:	4602      	mov	r2, r0
 8006360:	4613      	mov	r3, r2
 8006362:	009b      	lsls	r3, r3, #2
 8006364:	4413      	add	r3, r2
 8006366:	009a      	lsls	r2, r3, #2
 8006368:	441a      	add	r2, r3
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	685b      	ldr	r3, [r3, #4]
 800636e:	009b      	lsls	r3, r3, #2
 8006370:	fbb2 f6f3 	udiv	r6, r2, r3
 8006374:	f7fd fc8c 	bl	8003c90 <HAL_RCC_GetPCLK2Freq>
 8006378:	4602      	mov	r2, r0
 800637a:	4613      	mov	r3, r2
 800637c:	009b      	lsls	r3, r3, #2
 800637e:	4413      	add	r3, r2
 8006380:	009a      	lsls	r2, r3, #2
 8006382:	441a      	add	r2, r3
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	685b      	ldr	r3, [r3, #4]
 8006388:	009b      	lsls	r3, r3, #2
 800638a:	fbb2 f3f3 	udiv	r3, r2, r3
 800638e:	4a42      	ldr	r2, [pc, #264]	; (8006498 <UART_SetConfig+0x22c>)
 8006390:	fba2 2303 	umull	r2, r3, r2, r3
 8006394:	095b      	lsrs	r3, r3, #5
 8006396:	2264      	movs	r2, #100	; 0x64
 8006398:	fb02 f303 	mul.w	r3, r2, r3
 800639c:	1af3      	subs	r3, r6, r3
 800639e:	011b      	lsls	r3, r3, #4
 80063a0:	3332      	adds	r3, #50	; 0x32
 80063a2:	4a3d      	ldr	r2, [pc, #244]	; (8006498 <UART_SetConfig+0x22c>)
 80063a4:	fba2 2303 	umull	r2, r3, r2, r3
 80063a8:	095b      	lsrs	r3, r3, #5
 80063aa:	f003 030f 	and.w	r3, r3, #15
 80063ae:	442b      	add	r3, r5
 80063b0:	60a3      	str	r3, [r4, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 80063b2:	e06a      	b.n	800648a <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681c      	ldr	r4, [r3, #0]
 80063b8:	f7fd fc56 	bl	8003c68 <HAL_RCC_GetPCLK1Freq>
 80063bc:	4602      	mov	r2, r0
 80063be:	4613      	mov	r3, r2
 80063c0:	009b      	lsls	r3, r3, #2
 80063c2:	4413      	add	r3, r2
 80063c4:	009a      	lsls	r2, r3, #2
 80063c6:	441a      	add	r2, r3
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	685b      	ldr	r3, [r3, #4]
 80063cc:	009b      	lsls	r3, r3, #2
 80063ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80063d2:	4a31      	ldr	r2, [pc, #196]	; (8006498 <UART_SetConfig+0x22c>)
 80063d4:	fba2 2303 	umull	r2, r3, r2, r3
 80063d8:	095b      	lsrs	r3, r3, #5
 80063da:	011d      	lsls	r5, r3, #4
 80063dc:	f7fd fc44 	bl	8003c68 <HAL_RCC_GetPCLK1Freq>
 80063e0:	4602      	mov	r2, r0
 80063e2:	4613      	mov	r3, r2
 80063e4:	009b      	lsls	r3, r3, #2
 80063e6:	4413      	add	r3, r2
 80063e8:	009a      	lsls	r2, r3, #2
 80063ea:	441a      	add	r2, r3
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	685b      	ldr	r3, [r3, #4]
 80063f0:	009b      	lsls	r3, r3, #2
 80063f2:	fbb2 f6f3 	udiv	r6, r2, r3
 80063f6:	f7fd fc37 	bl	8003c68 <HAL_RCC_GetPCLK1Freq>
 80063fa:	4602      	mov	r2, r0
 80063fc:	4613      	mov	r3, r2
 80063fe:	009b      	lsls	r3, r3, #2
 8006400:	4413      	add	r3, r2
 8006402:	009a      	lsls	r2, r3, #2
 8006404:	441a      	add	r2, r3
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	685b      	ldr	r3, [r3, #4]
 800640a:	009b      	lsls	r3, r3, #2
 800640c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006410:	4a21      	ldr	r2, [pc, #132]	; (8006498 <UART_SetConfig+0x22c>)
 8006412:	fba2 2303 	umull	r2, r3, r2, r3
 8006416:	095b      	lsrs	r3, r3, #5
 8006418:	2264      	movs	r2, #100	; 0x64
 800641a:	fb02 f303 	mul.w	r3, r2, r3
 800641e:	1af3      	subs	r3, r6, r3
 8006420:	011b      	lsls	r3, r3, #4
 8006422:	3332      	adds	r3, #50	; 0x32
 8006424:	4a1c      	ldr	r2, [pc, #112]	; (8006498 <UART_SetConfig+0x22c>)
 8006426:	fba2 2303 	umull	r2, r3, r2, r3
 800642a:	095b      	lsrs	r3, r3, #5
 800642c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006430:	441d      	add	r5, r3
 8006432:	f7fd fc19 	bl	8003c68 <HAL_RCC_GetPCLK1Freq>
 8006436:	4602      	mov	r2, r0
 8006438:	4613      	mov	r3, r2
 800643a:	009b      	lsls	r3, r3, #2
 800643c:	4413      	add	r3, r2
 800643e:	009a      	lsls	r2, r3, #2
 8006440:	441a      	add	r2, r3
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	685b      	ldr	r3, [r3, #4]
 8006446:	009b      	lsls	r3, r3, #2
 8006448:	fbb2 f6f3 	udiv	r6, r2, r3
 800644c:	f7fd fc0c 	bl	8003c68 <HAL_RCC_GetPCLK1Freq>
 8006450:	4602      	mov	r2, r0
 8006452:	4613      	mov	r3, r2
 8006454:	009b      	lsls	r3, r3, #2
 8006456:	4413      	add	r3, r2
 8006458:	009a      	lsls	r2, r3, #2
 800645a:	441a      	add	r2, r3
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	685b      	ldr	r3, [r3, #4]
 8006460:	009b      	lsls	r3, r3, #2
 8006462:	fbb2 f3f3 	udiv	r3, r2, r3
 8006466:	4a0c      	ldr	r2, [pc, #48]	; (8006498 <UART_SetConfig+0x22c>)
 8006468:	fba2 2303 	umull	r2, r3, r2, r3
 800646c:	095b      	lsrs	r3, r3, #5
 800646e:	2264      	movs	r2, #100	; 0x64
 8006470:	fb02 f303 	mul.w	r3, r2, r3
 8006474:	1af3      	subs	r3, r6, r3
 8006476:	011b      	lsls	r3, r3, #4
 8006478:	3332      	adds	r3, #50	; 0x32
 800647a:	4a07      	ldr	r2, [pc, #28]	; (8006498 <UART_SetConfig+0x22c>)
 800647c:	fba2 2303 	umull	r2, r3, r2, r3
 8006480:	095b      	lsrs	r3, r3, #5
 8006482:	f003 030f 	and.w	r3, r3, #15
 8006486:	442b      	add	r3, r5
 8006488:	60a3      	str	r3, [r4, #8]
}
 800648a:	bf00      	nop
 800648c:	3714      	adds	r7, #20
 800648e:	46bd      	mov	sp, r7
 8006490:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006492:	bf00      	nop
 8006494:	40013800 	.word	0x40013800
 8006498:	51eb851f 	.word	0x51eb851f

0800649c <USB_CoreInit>:
  * @param  cfg : pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800649c:	b084      	sub	sp, #16
 800649e:	b580      	push	{r7, lr}
 80064a0:	b082      	sub	sp, #8
 80064a2:	af00      	add	r7, sp, #0
 80064a4:	6078      	str	r0, [r7, #4]
 80064a6:	f107 0014 	add.w	r0, r7, #20
 80064aa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	68db      	ldr	r3, [r3, #12]
 80064b2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	60da      	str	r2, [r3, #12]
  
  /* Reset after a PHY select and set Host mode */
  USB_CoreReset(USBx);
 80064ba:	6878      	ldr	r0, [r7, #4]
 80064bc:	f000 fdde 	bl	800707c <USB_CoreReset>
  
  /* Deactivate the power down*/
  USBx->GCCFG = USB_OTG_GCCFG_PWRDWN;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80064c6:	639a      	str	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 80064c8:	2300      	movs	r3, #0
}
 80064ca:	4618      	mov	r0, r3
 80064cc:	3708      	adds	r7, #8
 80064ce:	46bd      	mov	sp, r7
 80064d0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80064d4:	b004      	add	sp, #16
 80064d6:	4770      	bx	lr

080064d8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80064d8:	b480      	push	{r7}
 80064da:	b083      	sub	sp, #12
 80064dc:	af00      	add	r7, sp, #0
 80064de:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	689b      	ldr	r3, [r3, #8]
 80064e4:	f043 0201 	orr.w	r2, r3, #1
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80064ec:	2300      	movs	r3, #0
}
 80064ee:	4618      	mov	r0, r3
 80064f0:	370c      	adds	r7, #12
 80064f2:	46bd      	mov	sp, r7
 80064f4:	bc80      	pop	{r7}
 80064f6:	4770      	bx	lr

080064f8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80064f8:	b480      	push	{r7}
 80064fa:	b083      	sub	sp, #12
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	689b      	ldr	r3, [r3, #8]
 8006504:	f023 0201 	bic.w	r2, r3, #1
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800650c:	2300      	movs	r3, #0
}
 800650e:	4618      	mov	r0, r3
 8006510:	370c      	adds	r7, #12
 8006512:	46bd      	mov	sp, r7
 8006514:	bc80      	pop	{r7}
 8006516:	4770      	bx	lr

08006518 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx , USB_ModeTypeDef mode)
{
 8006518:	b580      	push	{r7, lr}
 800651a:	b082      	sub	sp, #8
 800651c:	af00      	add	r7, sp, #0
 800651e:	6078      	str	r0, [r7, #4]
 8006520:	460b      	mov	r3, r1
 8006522:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD); 
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	68db      	ldr	r3, [r3, #12]
 8006528:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	60da      	str	r2, [r3, #12]
  
  if ( mode == USB_HOST_MODE)
 8006530:	78fb      	ldrb	r3, [r7, #3]
 8006532:	2b01      	cmp	r3, #1
 8006534:	d106      	bne.n	8006544 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	68db      	ldr	r3, [r3, #12]
 800653a:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	60da      	str	r2, [r3, #12]
 8006542:	e008      	b.n	8006556 <USB_SetCurrentMode+0x3e>
  }
  else if (mode == USB_DEVICE_MODE)
 8006544:	78fb      	ldrb	r3, [r7, #3]
 8006546:	2b00      	cmp	r3, #0
 8006548:	d105      	bne.n	8006556 <USB_SetCurrentMode+0x3e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD; 
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	68db      	ldr	r3, [r3, #12]
 800654e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	60da      	str	r2, [r3, #12]
  }
  HAL_Delay(50);
 8006556:	2032      	movs	r0, #50	; 0x32
 8006558:	f7fa fca2 	bl	8000ea0 <HAL_Delay>
  
  return HAL_OK;
 800655c:	2300      	movs	r3, #0
}
 800655e:	4618      	mov	r0, r3
 8006560:	3708      	adds	r7, #8
 8006562:	46bd      	mov	sp, r7
 8006564:	bd80      	pop	{r7, pc}
	...

08006568 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo (USB_OTG_GlobalTypeDef *USBx, uint32_t num )
{
 8006568:	b480      	push	{r7}
 800656a:	b085      	sub	sp, #20
 800656c:	af00      	add	r7, sp, #0
 800656e:	6078      	str	r0, [r7, #4]
 8006570:	6039      	str	r1, [r7, #0]
  uint32_t count = 0;
 8006572:	2300      	movs	r3, #0
 8006574:	60fb      	str	r3, [r7, #12]
  
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH |(uint32_t)(num << 6)); 
 8006576:	683b      	ldr	r3, [r7, #0]
 8006578:	019b      	lsls	r3, r3, #6
 800657a:	f043 0220 	orr.w	r2, r3, #32
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	611a      	str	r2, [r3, #16]
  
  do
  {
    if (++count > 200000)
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	3301      	adds	r3, #1
 8006586:	60fb      	str	r3, [r7, #12]
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	4a08      	ldr	r2, [pc, #32]	; (80065ac <USB_FlushTxFifo+0x44>)
 800658c:	4293      	cmp	r3, r2
 800658e:	d901      	bls.n	8006594 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8006590:	2303      	movs	r3, #3
 8006592:	e006      	b.n	80065a2 <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	691b      	ldr	r3, [r3, #16]
 8006598:	f003 0320 	and.w	r3, r3, #32
 800659c:	2b20      	cmp	r3, #32
 800659e:	d0f0      	beq.n	8006582 <USB_FlushTxFifo+0x1a>
  
  return HAL_OK;
 80065a0:	2300      	movs	r3, #0
}
 80065a2:	4618      	mov	r0, r3
 80065a4:	3714      	adds	r7, #20
 80065a6:	46bd      	mov	sp, r7
 80065a8:	bc80      	pop	{r7}
 80065aa:	4770      	bx	lr
 80065ac:	00030d40 	.word	0x00030d40

080065b0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80065b0:	b480      	push	{r7}
 80065b2:	b085      	sub	sp, #20
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 80065b8:	2300      	movs	r3, #0
 80065ba:	60fb      	str	r3, [r7, #12]
  
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	2210      	movs	r2, #16
 80065c0:	611a      	str	r2, [r3, #16]
  
  do
  {
    if (++count > 200000)
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	3301      	adds	r3, #1
 80065c6:	60fb      	str	r3, [r7, #12]
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	4a08      	ldr	r2, [pc, #32]	; (80065ec <USB_FlushRxFifo+0x3c>)
 80065cc:	4293      	cmp	r3, r2
 80065ce:	d901      	bls.n	80065d4 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 80065d0:	2303      	movs	r3, #3
 80065d2:	e006      	b.n	80065e2 <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	691b      	ldr	r3, [r3, #16]
 80065d8:	f003 0310 	and.w	r3, r3, #16
 80065dc:	2b10      	cmp	r3, #16
 80065de:	d0f0      	beq.n	80065c2 <USB_FlushRxFifo+0x12>
  
  return HAL_OK;
 80065e0:	2300      	movs	r3, #0
}
 80065e2:	4618      	mov	r0, r3
 80065e4:	3714      	adds	r7, #20
 80065e6:	46bd      	mov	sp, r7
 80065e8:	bc80      	pop	{r7}
 80065ea:	4770      	bx	lr
 80065ec:	00030d40 	.word	0x00030d40

080065f0 <USB_WritePacket>:
  * @param  ch_ep_num : endpoint or host channel number
  * @param  len : Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len)
{
 80065f0:	b480      	push	{r7}
 80065f2:	b087      	sub	sp, #28
 80065f4:	af00      	add	r7, sp, #0
 80065f6:	60f8      	str	r0, [r7, #12]
 80065f8:	60b9      	str	r1, [r7, #8]
 80065fa:	4611      	mov	r1, r2
 80065fc:	461a      	mov	r2, r3
 80065fe:	460b      	mov	r3, r1
 8006600:	71fb      	strb	r3, [r7, #7]
 8006602:	4613      	mov	r3, r2
 8006604:	80bb      	strh	r3, [r7, #4]
  uint32_t count32b = 0 , index = 0;
 8006606:	2300      	movs	r3, #0
 8006608:	613b      	str	r3, [r7, #16]
 800660a:	2300      	movs	r3, #0
 800660c:	617b      	str	r3, [r7, #20]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(USBx);

  count32b =  (len + 3) / 4;
 800660e:	88bb      	ldrh	r3, [r7, #4]
 8006610:	3303      	adds	r3, #3
 8006612:	2b00      	cmp	r3, #0
 8006614:	da00      	bge.n	8006618 <USB_WritePacket+0x28>
 8006616:	3303      	adds	r3, #3
 8006618:	109b      	asrs	r3, r3, #2
 800661a:	613b      	str	r3, [r7, #16]
  for (index = 0; index < count32b; index++, src += 4)
 800661c:	2300      	movs	r3, #0
 800661e:	617b      	str	r3, [r7, #20]
 8006620:	e00f      	b.n	8006642 <USB_WritePacket+0x52>
  {
    USBx_DFIFO(ch_ep_num) = *((__packed uint32_t *)src);
 8006622:	79fb      	ldrb	r3, [r7, #7]
 8006624:	031a      	lsls	r2, r3, #12
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	4413      	add	r3, r2
 800662a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800662e:	461a      	mov	r2, r3
 8006630:	68bb      	ldr	r3, [r7, #8]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	6013      	str	r3, [r2, #0]
  for (index = 0; index < count32b; index++, src += 4)
 8006636:	697b      	ldr	r3, [r7, #20]
 8006638:	3301      	adds	r3, #1
 800663a:	617b      	str	r3, [r7, #20]
 800663c:	68bb      	ldr	r3, [r7, #8]
 800663e:	3304      	adds	r3, #4
 8006640:	60bb      	str	r3, [r7, #8]
 8006642:	697a      	ldr	r2, [r7, #20]
 8006644:	693b      	ldr	r3, [r7, #16]
 8006646:	429a      	cmp	r2, r3
 8006648:	d3eb      	bcc.n	8006622 <USB_WritePacket+0x32>
  }
  return HAL_OK;
 800664a:	2300      	movs	r3, #0
}
 800664c:	4618      	mov	r0, r3
 800664e:	371c      	adds	r7, #28
 8006650:	46bd      	mov	sp, r7
 8006652:	bc80      	pop	{r7}
 8006654:	4770      	bx	lr

08006656 <USB_ReadPacket>:
  * @param  dest : destination pointer
  * @param  len : Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006656:	b480      	push	{r7}
 8006658:	b087      	sub	sp, #28
 800665a:	af00      	add	r7, sp, #0
 800665c:	60f8      	str	r0, [r7, #12]
 800665e:	60b9      	str	r1, [r7, #8]
 8006660:	4613      	mov	r3, r2
 8006662:	80fb      	strh	r3, [r7, #6]
  uint32_t index = 0;
 8006664:	2300      	movs	r3, #0
 8006666:	617b      	str	r3, [r7, #20]
  uint32_t count32b = (len + 3) / 4;
 8006668:	88fb      	ldrh	r3, [r7, #6]
 800666a:	3303      	adds	r3, #3
 800666c:	2b00      	cmp	r3, #0
 800666e:	da00      	bge.n	8006672 <USB_ReadPacket+0x1c>
 8006670:	3303      	adds	r3, #3
 8006672:	109b      	asrs	r3, r3, #2
 8006674:	613b      	str	r3, [r7, #16]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(USBx);

  for ( index = 0; index < count32b; index++, dest += 4 )
 8006676:	2300      	movs	r3, #0
 8006678:	617b      	str	r3, [r7, #20]
 800667a:	e00b      	b.n	8006694 <USB_ReadPacket+0x3e>
  {
    *(__packed uint32_t *)dest = USBx_DFIFO(0);
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006682:	681a      	ldr	r2, [r3, #0]
 8006684:	68bb      	ldr	r3, [r7, #8]
 8006686:	601a      	str	r2, [r3, #0]
  for ( index = 0; index < count32b; index++, dest += 4 )
 8006688:	697b      	ldr	r3, [r7, #20]
 800668a:	3301      	adds	r3, #1
 800668c:	617b      	str	r3, [r7, #20]
 800668e:	68bb      	ldr	r3, [r7, #8]
 8006690:	3304      	adds	r3, #4
 8006692:	60bb      	str	r3, [r7, #8]
 8006694:	697a      	ldr	r2, [r7, #20]
 8006696:	693b      	ldr	r3, [r7, #16]
 8006698:	429a      	cmp	r2, r3
 800669a:	d3ef      	bcc.n	800667c <USB_ReadPacket+0x26>
    
  }
  return ((void *)dest);
 800669c:	68bb      	ldr	r3, [r7, #8]
}
 800669e:	4618      	mov	r0, r3
 80066a0:	371c      	adds	r7, #28
 80066a2:	46bd      	mov	sp, r7
 80066a4:	bc80      	pop	{r7}
 80066a6:	4770      	bx	lr

080066a8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx : Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts (USB_OTG_GlobalTypeDef *USBx)
{
 80066a8:	b480      	push	{r7}
 80066aa:	b085      	sub	sp, #20
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80066b0:	2300      	movs	r3, #0
 80066b2:	60fb      	str	r3, [r7, #12]
  
  tmpreg = USBx->GINTSTS;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	695b      	ldr	r3, [r3, #20]
 80066b8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	699b      	ldr	r3, [r3, #24]
 80066be:	68fa      	ldr	r2, [r7, #12]
 80066c0:	4013      	ands	r3, r2
 80066c2:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 80066c4:	68fb      	ldr	r3, [r7, #12]
}
 80066c6:	4618      	mov	r0, r3
 80066c8:	3714      	adds	r7, #20
 80066ca:	46bd      	mov	sp, r7
 80066cc:	bc80      	pop	{r7}
 80066ce:	4770      	bx	lr

080066d0 <USB_GetMode>:
  *          This parameter can be one of the these values:
  *           0 : Host 
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80066d0:	b480      	push	{r7}
 80066d2:	b083      	sub	sp, #12
 80066d4:	af00      	add	r7, sp, #0
 80066d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(USBx);

  return ((USBx->GINTSTS ) & 0x1);
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	695b      	ldr	r3, [r3, #20]
 80066dc:	f003 0301 	and.w	r3, r3, #1
}
 80066e0:	4618      	mov	r0, r3
 80066e2:	370c      	adds	r7, #12
 80066e4:	46bd      	mov	sp, r7
 80066e6:	bc80      	pop	{r7}
 80066e8:	4770      	bx	lr
	...

080066ec <USB_HostInit>:
  * @param  cfg  : pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit (USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80066ec:	b084      	sub	sp, #16
 80066ee:	b580      	push	{r7, lr}
 80066f0:	b084      	sub	sp, #16
 80066f2:	af00      	add	r7, sp, #0
 80066f4:	6078      	str	r0, [r7, #4]
 80066f6:	f107 001c 	add.w	r0, r7, #28
 80066fa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t index = 0;
 80066fe:	2300      	movs	r3, #0
 8006700:	60fb      	str	r3, [r7, #12]
  
  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0;
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006708:	461a      	mov	r2, r3
 800670a:	2300      	movs	r3, #0
 800670c:	6013      	str	r3, [r2, #0]
  
  /* no VBUS sensing*/
  USBx->GCCFG &=~ (USB_OTG_GCCFG_VBUSASEN);
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006712:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &=~ (USB_OTG_GCCFG_VBUSBSEN);
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800671e:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Disable the FS/LS support mode only */
  if((cfg.speed == USB_OTG_SPEED_FULL)&&
 8006726:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006728:	2b03      	cmp	r3, #3
 800672a:	d10f      	bne.n	800674c <USB_HostInit+0x60>
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006732:	d00b      	beq.n	800674c <USB_HostInit+0x60>
     (USBx != USB_OTG_FS))
  {
    USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS; 
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800673a:	461a      	mov	r2, r3
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	f043 0304 	orr.w	r3, r3, #4
 8006748:	6013      	str	r3, [r2, #0]
 800674a:	e00a      	b.n	8006762 <USB_HostInit+0x76>
  }
  else
  {
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);  
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006752:	461a      	mov	r2, r3
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	f023 0304 	bic.w	r3, r3, #4
 8006760:	6013      	str	r3, [r2, #0]
  }
  
  /* Make sure the FIFOs are flushed. */
  USB_FlushTxFifo(USBx, 0x10 ); /* all Tx FIFOs */
 8006762:	2110      	movs	r1, #16
 8006764:	6878      	ldr	r0, [r7, #4]
 8006766:	f7ff feff 	bl	8006568 <USB_FlushTxFifo>
  USB_FlushRxFifo(USBx);
 800676a:	6878      	ldr	r0, [r7, #4]
 800676c:	f7ff ff20 	bl	80065b0 <USB_FlushRxFifo>
  
  /* Clear all pending HC Interrupts */
  for (index = 0; index < cfg.Host_channels; index++)
 8006770:	2300      	movs	r3, #0
 8006772:	60fb      	str	r3, [r7, #12]
 8006774:	e015      	b.n	80067a2 <USB_HostInit+0xb6>
  {
    USBx_HC(index)->HCINT = 0xFFFFFFFF;
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	015a      	lsls	r2, r3, #5
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	4413      	add	r3, r2
 800677e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006782:	461a      	mov	r2, r3
 8006784:	f04f 33ff 	mov.w	r3, #4294967295
 8006788:	6093      	str	r3, [r2, #8]
    USBx_HC(index)->HCINTMSK = 0;
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	015a      	lsls	r2, r3, #5
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	4413      	add	r3, r2
 8006792:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006796:	461a      	mov	r2, r3
 8006798:	2300      	movs	r3, #0
 800679a:	60d3      	str	r3, [r2, #12]
  for (index = 0; index < cfg.Host_channels; index++)
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	3301      	adds	r3, #1
 80067a0:	60fb      	str	r3, [r7, #12]
 80067a2:	6a3a      	ldr	r2, [r7, #32]
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	429a      	cmp	r2, r3
 80067a8:	d8e5      	bhi.n	8006776 <USB_HostInit+0x8a>
  }
  
  /* Enable VBUS driving */
  USB_DriveVbus(USBx, 1);
 80067aa:	2101      	movs	r1, #1
 80067ac:	6878      	ldr	r0, [r7, #4]
 80067ae:	f000 f893 	bl	80068d8 <USB_DriveVbus>
  
  HAL_Delay(200);
 80067b2:	20c8      	movs	r0, #200	; 0xc8
 80067b4:	f7fa fb74 	bl	8000ea0 <HAL_Delay>
  
  /* Disable all interrupts. */
  USBx->GINTMSK = 0;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	2200      	movs	r2, #0
 80067bc:	619a      	str	r2, [r3, #24]
  
  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFF;
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	f04f 32ff 	mov.w	r2, #4294967295
 80067c4:	615a      	str	r2, [r3, #20]
  
  if(USBx == USB_OTG_FS)
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80067cc:	d109      	bne.n	80067e2 <USB_HostInit+0xf6>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = (uint32_t )0x80; 
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	2280      	movs	r2, #128	; 0x80
 80067d2:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t )(((0x60 << 16)& USB_OTG_NPTXFD) | 0x80);
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	4a0d      	ldr	r2, [pc, #52]	; (800680c <USB_HostInit+0x120>)
 80067d8:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t )(((0x40 << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0);
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	4a0c      	ldr	r2, [pc, #48]	; (8006810 <USB_HostInit+0x124>)
 80067de:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }
  
  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	699b      	ldr	r3, [r3, #24]
 80067e6:	f043 0210 	orr.w	r2, r3, #16
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	619a      	str	r2, [r3, #24]
  
  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM |\
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	699a      	ldr	r2, [r3, #24]
 80067f2:	4b08      	ldr	r3, [pc, #32]	; (8006814 <USB_HostInit+0x128>)
 80067f4:	4313      	orrs	r3, r2
 80067f6:	687a      	ldr	r2, [r7, #4]
 80067f8:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             |USB_OTG_GINTSTS_DISCINT|\
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);
  
  return HAL_OK;
 80067fa:	2300      	movs	r3, #0
}
 80067fc:	4618      	mov	r0, r3
 80067fe:	3710      	adds	r7, #16
 8006800:	46bd      	mov	sp, r7
 8006802:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006806:	b004      	add	sp, #16
 8006808:	4770      	bx	lr
 800680a:	bf00      	nop
 800680c:	00600080 	.word	0x00600080
 8006810:	004000e0 	.word	0x004000e0
 8006814:	a3200008 	.word	0xa3200008

08006818 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock 
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock 
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx , uint8_t freq)
{
 8006818:	b480      	push	{r7}
 800681a:	b083      	sub	sp, #12
 800681c:	af00      	add	r7, sp, #0
 800681e:	6078      	str	r0, [r7, #4]
 8006820:	460b      	mov	r3, r1
 8006822:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(USBx);

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800682a:	461a      	mov	r2, r3
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	f023 0303 	bic.w	r3, r3, #3
 8006838:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (freq & USB_OTG_HCFG_FSLSPCS);
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006840:	4619      	mov	r1, r3
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006848:	681a      	ldr	r2, [r3, #0]
 800684a:	78fb      	ldrb	r3, [r7, #3]
 800684c:	f003 0303 	and.w	r3, r3, #3
 8006850:	4313      	orrs	r3, r2
 8006852:	600b      	str	r3, [r1, #0]
  
  if (freq ==  HCFG_48_MHZ)
 8006854:	78fb      	ldrb	r3, [r7, #3]
 8006856:	2b01      	cmp	r3, #1
 8006858:	d107      	bne.n	800686a <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = (uint32_t)48000;
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006860:	461a      	mov	r2, r3
 8006862:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8006866:	6053      	str	r3, [r2, #4]
 8006868:	e009      	b.n	800687e <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq ==  HCFG_6_MHZ)
 800686a:	78fb      	ldrb	r3, [r7, #3]
 800686c:	2b02      	cmp	r3, #2
 800686e:	d106      	bne.n	800687e <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = (uint32_t)6000;
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006876:	461a      	mov	r2, r3
 8006878:	f241 7370 	movw	r3, #6000	; 0x1770
 800687c:	6053      	str	r3, [r2, #4]
  }
  return HAL_OK;
 800687e:	2300      	movs	r3, #0
}
 8006880:	4618      	mov	r0, r3
 8006882:	370c      	adds	r7, #12
 8006884:	46bd      	mov	sp, r7
 8006886:	bc80      	pop	{r7}
 8006888:	4770      	bx	lr

0800688a <USB_ResetPort>:
  * @retval HAL status
  * @note : (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 800688a:	b580      	push	{r7, lr}
 800688c:	b084      	sub	sp, #16
 800688e:	af00      	add	r7, sp, #0
 8006890:	6078      	str	r0, [r7, #4]
  __IO uint32_t hprt0 = 0;
 8006892:	2300      	movs	r3, #0
 8006894:	60fb      	str	r3, [r7, #12]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(USBx);

  hprt0 = USBx_HPRT0;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	60fb      	str	r3, [r7, #12]
  
  hprt0 &= ~(USB_OTG_HPRT_PENA    | USB_OTG_HPRT_PCDET |\
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80068a6:	60fb      	str	r3, [r7, #12]
    USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG );
  
  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);  
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80068ae:	461a      	mov	r2, r3
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80068b6:	6013      	str	r3, [r2, #0]
  HAL_Delay (10);                                /* See Note #1 */
 80068b8:	200a      	movs	r0, #10
 80068ba:	f7fa faf1 	bl	8000ea0 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0); 
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80068c4:	461a      	mov	r2, r3
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80068cc:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 80068ce:	2300      	movs	r3, #0
}
 80068d0:	4618      	mov	r0, r3
 80068d2:	3710      	adds	r7, #16
 80068d4:	46bd      	mov	sp, r7
 80068d6:	bd80      	pop	{r7, pc}

080068d8 <USB_DriveVbus>:
  *           0 : VBUS Active 
  *           1 : VBUS Inactive
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DriveVbus (USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 80068d8:	b480      	push	{r7}
 80068da:	b085      	sub	sp, #20
 80068dc:	af00      	add	r7, sp, #0
 80068de:	6078      	str	r0, [r7, #4]
 80068e0:	460b      	mov	r3, r1
 80068e2:	70fb      	strb	r3, [r7, #3]
  __IO uint32_t hprt0 = 0;
 80068e4:	2300      	movs	r3, #0
 80068e6:	60fb      	str	r3, [r7, #12]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(USBx);

  hprt0 = USBx_HPRT0;
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	60fb      	str	r3, [r7, #12]
  hprt0 &= ~(USB_OTG_HPRT_PENA    | USB_OTG_HPRT_PCDET |\
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80068f8:	60fb      	str	r3, [r7, #12]
          USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG );
  
  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0 ) && (state == 1 ))
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006900:	2b00      	cmp	r3, #0
 8006902:	d10a      	bne.n	800691a <USB_DriveVbus+0x42>
 8006904:	78fb      	ldrb	r3, [r7, #3]
 8006906:	2b01      	cmp	r3, #1
 8006908:	d107      	bne.n	800691a <USB_DriveVbus+0x42>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006910:	461a      	mov	r2, r3
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006918:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0 ))
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006920:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006924:	d10a      	bne.n	800693c <USB_DriveVbus+0x64>
 8006926:	78fb      	ldrb	r3, [r7, #3]
 8006928:	2b00      	cmp	r3, #0
 800692a:	d107      	bne.n	800693c <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006932:	461a      	mov	r2, r3
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800693a:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800693c:	2300      	movs	r3, #0
}
 800693e:	4618      	mov	r0, r3
 8006940:	3714      	adds	r7, #20
 8006942:	46bd      	mov	sp, r7
 8006944:	bc80      	pop	{r7}
 8006946:	4770      	bx	lr

08006948 <USB_GetHostSpeed>:
  *          This parameter can be one of the these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  *            @arg USB_OTG_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed (USB_OTG_GlobalTypeDef *USBx)
{
 8006948:	b480      	push	{r7}
 800694a:	b085      	sub	sp, #20
 800694c:	af00      	add	r7, sp, #0
 800694e:	6078      	str	r0, [r7, #4]
  __IO uint32_t hprt0 = 0;
 8006950:	2300      	movs	r3, #0
 8006952:	60fb      	str	r3, [r7, #12]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(USBx);

  hprt0 = USBx_HPRT0;
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	60fb      	str	r3, [r7, #12]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	0c5b      	lsrs	r3, r3, #17
 8006962:	f003 0303 	and.w	r3, r3, #3
}
 8006966:	4618      	mov	r0, r3
 8006968:	3714      	adds	r7, #20
 800696a:	46bd      	mov	sp, r7
 800696c:	bc80      	pop	{r7}
 800696e:	4770      	bx	lr

08006970 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx : Selected device
  * @retval current frame number
*/
uint32_t USB_GetCurrentFrame (USB_OTG_GlobalTypeDef *USBx)
{
 8006970:	b480      	push	{r7}
 8006972:	b083      	sub	sp, #12
 8006974:	af00      	add	r7, sp, #0
 8006976:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(USBx);

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800697e:	689b      	ldr	r3, [r3, #8]
 8006980:	b29b      	uxth	r3, r3
}
 8006982:	4618      	mov	r0, r3
 8006984:	370c      	adds	r7, #12
 8006986:	46bd      	mov	sp, r7
 8006988:	bc80      	pop	{r7}
 800698a:	4770      	bx	lr

0800698c <USB_HC_Init>:
                              uint8_t epnum,
                              uint8_t dev_address,
                              uint8_t speed,
                              uint8_t ep_type,
                              uint16_t mps)
{
 800698c:	b480      	push	{r7}
 800698e:	b083      	sub	sp, #12
 8006990:	af00      	add	r7, sp, #0
 8006992:	6078      	str	r0, [r7, #4]
 8006994:	4608      	mov	r0, r1
 8006996:	4611      	mov	r1, r2
 8006998:	461a      	mov	r2, r3
 800699a:	4603      	mov	r3, r0
 800699c:	70fb      	strb	r3, [r7, #3]
 800699e:	460b      	mov	r3, r1
 80069a0:	70bb      	strb	r3, [r7, #2]
 80069a2:	4613      	mov	r3, r2
 80069a4:	707b      	strb	r3, [r7, #1]
  /* Clear old interrupt conditions for this host channel. */
  USBx_HC(ch_num)->HCINT = 0xFFFFFFFF;
 80069a6:	78fb      	ldrb	r3, [r7, #3]
 80069a8:	015a      	lsls	r2, r3, #5
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	4413      	add	r3, r2
 80069ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80069b2:	461a      	mov	r2, r3
 80069b4:	f04f 33ff 	mov.w	r3, #4294967295
 80069b8:	6093      	str	r3, [r2, #8]
  
  /* Enable channel interrupts required for this transfer. */
  switch (ep_type) 
 80069ba:	7d3b      	ldrb	r3, [r7, #20]
 80069bc:	2b03      	cmp	r3, #3
 80069be:	d870      	bhi.n	8006aa2 <USB_HC_Init+0x116>
 80069c0:	a201      	add	r2, pc, #4	; (adr r2, 80069c8 <USB_HC_Init+0x3c>)
 80069c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069c6:	bf00      	nop
 80069c8:	080069d9 	.word	0x080069d9
 80069cc:	08006a59 	.word	0x08006a59
 80069d0:	080069d9 	.word	0x080069d9
 80069d4:	08006a19 	.word	0x08006a19
  {
  case EP_TYPE_CTRL:
  case EP_TYPE_BULK:
    USBx_HC(ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |\
 80069d8:	78fb      	ldrb	r3, [r7, #3]
 80069da:	015a      	lsls	r2, r3, #5
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	4413      	add	r3, r2
 80069e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80069e4:	461a      	mov	r2, r3
 80069e6:	f240 439d 	movw	r3, #1181	; 0x49d
 80069ea:	60d3      	str	r3, [r2, #12]
                                USB_OTG_HCINTMSK_TXERRM |\
                                USB_OTG_HCINTMSK_DTERRM |\
                                USB_OTG_HCINTMSK_AHBERR |\
                                USB_OTG_HCINTMSK_NAKM ;
  
    if (epnum & 0x80) 
 80069ec:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	da51      	bge.n	8006a98 <USB_HC_Init+0x10c>
    {
      USBx_HC(ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80069f4:	78fb      	ldrb	r3, [r7, #3]
 80069f6:	015a      	lsls	r2, r3, #5
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	4413      	add	r3, r2
 80069fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006a00:	4619      	mov	r1, r3
 8006a02:	78fb      	ldrb	r3, [r7, #3]
 8006a04:	015a      	lsls	r2, r3, #5
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	4413      	add	r3, r2
 8006a0a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006a0e:	68db      	ldr	r3, [r3, #12]
 8006a10:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006a14:	60cb      	str	r3, [r1, #12]
    }
    break;
 8006a16:	e03f      	b.n	8006a98 <USB_HC_Init+0x10c>
  
  case EP_TYPE_INTR:
    USBx_HC(ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |\
 8006a18:	78fb      	ldrb	r3, [r7, #3]
 8006a1a:	015a      	lsls	r2, r3, #5
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	4413      	add	r3, r2
 8006a20:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006a24:	461a      	mov	r2, r3
 8006a26:	f240 639d 	movw	r3, #1693	; 0x69d
 8006a2a:	60d3      	str	r3, [r2, #12]
                                USB_OTG_HCINTMSK_DTERRM |\
                                USB_OTG_HCINTMSK_NAKM   |\
                                USB_OTG_HCINTMSK_AHBERR |\
                                USB_OTG_HCINTMSK_FRMORM ;
    
    if (epnum & 0x80) 
 8006a2c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	da33      	bge.n	8006a9c <USB_HC_Init+0x110>
    {
      USBx_HC(ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8006a34:	78fb      	ldrb	r3, [r7, #3]
 8006a36:	015a      	lsls	r2, r3, #5
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	4413      	add	r3, r2
 8006a3c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006a40:	4619      	mov	r1, r3
 8006a42:	78fb      	ldrb	r3, [r7, #3]
 8006a44:	015a      	lsls	r2, r3, #5
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	4413      	add	r3, r2
 8006a4a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006a4e:	68db      	ldr	r3, [r3, #12]
 8006a50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006a54:	60cb      	str	r3, [r1, #12]
    }
    
    break;
 8006a56:	e021      	b.n	8006a9c <USB_HC_Init+0x110>
  
  case EP_TYPE_ISOC:
    USBx_HC(ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |\
 8006a58:	78fb      	ldrb	r3, [r7, #3]
 8006a5a:	015a      	lsls	r2, r3, #5
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	4413      	add	r3, r2
 8006a60:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006a64:	461a      	mov	r2, r3
 8006a66:	f240 2325 	movw	r3, #549	; 0x225
 8006a6a:	60d3      	str	r3, [r2, #12]
                                USB_OTG_HCINTMSK_ACKM   |\
                                USB_OTG_HCINTMSK_AHBERR |\
                                USB_OTG_HCINTMSK_FRMORM ;
    
    if (epnum & 0x80) 
 8006a6c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	da15      	bge.n	8006aa0 <USB_HC_Init+0x114>
    {
      USBx_HC(ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8006a74:	78fb      	ldrb	r3, [r7, #3]
 8006a76:	015a      	lsls	r2, r3, #5
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	4413      	add	r3, r2
 8006a7c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006a80:	4619      	mov	r1, r3
 8006a82:	78fb      	ldrb	r3, [r7, #3]
 8006a84:	015a      	lsls	r2, r3, #5
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	4413      	add	r3, r2
 8006a8a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006a8e:	68db      	ldr	r3, [r3, #12]
 8006a90:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8006a94:	60cb      	str	r3, [r1, #12]
    }
    break;
 8006a96:	e003      	b.n	8006aa0 <USB_HC_Init+0x114>
    break;
 8006a98:	bf00      	nop
 8006a9a:	e002      	b.n	8006aa2 <USB_HC_Init+0x116>
    break;
 8006a9c:	bf00      	nop
 8006a9e:	e000      	b.n	8006aa2 <USB_HC_Init+0x116>
    break;
 8006aa0:	bf00      	nop
  }
  
  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= (1 << ch_num);
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006aa8:	4618      	mov	r0, r3
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006ab0:	699b      	ldr	r3, [r3, #24]
 8006ab2:	78fa      	ldrb	r2, [r7, #3]
 8006ab4:	2101      	movs	r1, #1
 8006ab6:	fa01 f202 	lsl.w	r2, r1, r2
 8006aba:	4313      	orrs	r3, r2
 8006abc:	6183      	str	r3, [r0, #24]
  
  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	699b      	ldr	r3, [r3, #24]
 8006ac2:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	619a      	str	r2, [r3, #24]
  
  /* Program the HCCHAR register */
  USBx_HC(ch_num)->HCCHAR = (((dev_address << 22) & USB_OTG_HCCHAR_DAD)  |\
 8006aca:	78fb      	ldrb	r3, [r7, #3]
 8006acc:	015a      	lsls	r2, r3, #5
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	4413      	add	r3, r2
 8006ad2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006ad6:	4619      	mov	r1, r3
 8006ad8:	787b      	ldrb	r3, [r7, #1]
 8006ada:	059b      	lsls	r3, r3, #22
 8006adc:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                             (((epnum & 0x7F)<< 11) & USB_OTG_HCCHAR_EPNUM)|\
 8006ae0:	78bb      	ldrb	r3, [r7, #2]
 8006ae2:	02db      	lsls	r3, r3, #11
 8006ae4:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC(ch_num)->HCCHAR = (((dev_address << 22) & USB_OTG_HCCHAR_DAD)  |\
 8006ae8:	431a      	orrs	r2, r3
                             ((((epnum & 0x80) == 0x80)<< 15) & USB_OTG_HCCHAR_EPDIR)|\
 8006aea:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	da02      	bge.n	8006af8 <USB_HC_Init+0x16c>
 8006af2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006af6:	e000      	b.n	8006afa <USB_HC_Init+0x16e>
 8006af8:	2300      	movs	r3, #0
                             (((epnum & 0x7F)<< 11) & USB_OTG_HCCHAR_EPNUM)|\
 8006afa:	431a      	orrs	r2, r3
                             (((speed == HPRT0_PRTSPD_LOW_SPEED)<< 17) & USB_OTG_HCCHAR_LSDEV)|\
 8006afc:	7c3b      	ldrb	r3, [r7, #16]
 8006afe:	2b02      	cmp	r3, #2
 8006b00:	d102      	bne.n	8006b08 <USB_HC_Init+0x17c>
 8006b02:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006b06:	e000      	b.n	8006b0a <USB_HC_Init+0x17e>
 8006b08:	2300      	movs	r3, #0
                             ((((epnum & 0x80) == 0x80)<< 15) & USB_OTG_HCCHAR_EPDIR)|\
 8006b0a:	431a      	orrs	r2, r3
                             ((ep_type << 18) & USB_OTG_HCCHAR_EPTYP)|\
 8006b0c:	7d3b      	ldrb	r3, [r7, #20]
 8006b0e:	049b      	lsls	r3, r3, #18
 8006b10:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                             (((speed == HPRT0_PRTSPD_LOW_SPEED)<< 17) & USB_OTG_HCCHAR_LSDEV)|\
 8006b14:	431a      	orrs	r2, r3
                             (mps & USB_OTG_HCCHAR_MPSIZ));
 8006b16:	8b3b      	ldrh	r3, [r7, #24]
 8006b18:	f3c3 030a 	ubfx	r3, r3, #0, #11
                             ((ep_type << 18) & USB_OTG_HCCHAR_EPTYP)|\
 8006b1c:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCCHAR = (((dev_address << 22) & USB_OTG_HCCHAR_DAD)  |\
 8006b1e:	600b      	str	r3, [r1, #0]
  
  if (ep_type == EP_TYPE_INTR)
 8006b20:	7d3b      	ldrb	r3, [r7, #20]
 8006b22:	2b03      	cmp	r3, #3
 8006b24:	d110      	bne.n	8006b48 <USB_HC_Init+0x1bc>
  {
    USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 8006b26:	78fb      	ldrb	r3, [r7, #3]
 8006b28:	015a      	lsls	r2, r3, #5
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	4413      	add	r3, r2
 8006b2e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006b32:	4619      	mov	r1, r3
 8006b34:	78fb      	ldrb	r3, [r7, #3]
 8006b36:	015a      	lsls	r2, r3, #5
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	4413      	add	r3, r2
 8006b3c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006b46:	600b      	str	r3, [r1, #0]
  }
  
  return HAL_OK;
 8006b48:	2300      	movs	r3, #0
}
 8006b4a:	4618      	mov	r0, r3
 8006b4c:	370c      	adds	r7, #12
 8006b4e:	46bd      	mov	sp, r7
 8006b50:	bc80      	pop	{r7}
 8006b52:	4770      	bx	lr

08006b54 <USB_HC_StartXfer>:
#pragma O0
#elif defined (__GNUC__) /*!< GNU Compiler */
#pragma GCC optimize ("O0")
#endif /* __CC_ARM */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc)
{
 8006b54:	b580      	push	{r7, lr}
 8006b56:	b086      	sub	sp, #24
 8006b58:	af00      	add	r7, sp, #0
 8006b5a:	6078      	str	r0, [r7, #4]
 8006b5c:	6039      	str	r1, [r7, #0]
  uint8_t  is_oddframe = 0;
 8006b5e:	2300      	movs	r3, #0
 8006b60:	757b      	strb	r3, [r7, #21]
  uint16_t len_words = 0;
 8006b62:	2300      	movs	r3, #0
 8006b64:	827b      	strh	r3, [r7, #18]
  uint16_t num_packets = 0;
 8006b66:	2300      	movs	r3, #0
 8006b68:	82fb      	strh	r3, [r7, #22]
  uint16_t max_hc_pkt_count = 256;
 8006b6a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006b6e:	823b      	strh	r3, [r7, #16]
  uint32_t tmpreg = 0;
 8006b70:	2300      	movs	r3, #0
 8006b72:	60fb      	str	r3, [r7, #12]
  
  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0)
 8006b74:	683b      	ldr	r3, [r7, #0]
 8006b76:	691b      	ldr	r3, [r3, #16]
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d019      	beq.n	8006bb0 <USB_HC_StartXfer+0x5c>
  {
    num_packets = (hc->xfer_len + hc->max_packet - 1) / hc->max_packet;
 8006b7c:	683b      	ldr	r3, [r7, #0]
 8006b7e:	691b      	ldr	r3, [r3, #16]
 8006b80:	683a      	ldr	r2, [r7, #0]
 8006b82:	8912      	ldrh	r2, [r2, #8]
 8006b84:	4413      	add	r3, r2
 8006b86:	3b01      	subs	r3, #1
 8006b88:	683a      	ldr	r2, [r7, #0]
 8006b8a:	8912      	ldrh	r2, [r2, #8]
 8006b8c:	fbb3 f3f2 	udiv	r3, r3, r2
 8006b90:	82fb      	strh	r3, [r7, #22]
    
    if (num_packets > max_hc_pkt_count)
 8006b92:	8afa      	ldrh	r2, [r7, #22]
 8006b94:	8a3b      	ldrh	r3, [r7, #16]
 8006b96:	429a      	cmp	r2, r3
 8006b98:	d90c      	bls.n	8006bb4 <USB_HC_StartXfer+0x60>
    {
      num_packets = max_hc_pkt_count;
 8006b9a:	8a3b      	ldrh	r3, [r7, #16]
 8006b9c:	82fb      	strh	r3, [r7, #22]
      hc->xfer_len = num_packets * hc->max_packet;
 8006b9e:	8afb      	ldrh	r3, [r7, #22]
 8006ba0:	683a      	ldr	r2, [r7, #0]
 8006ba2:	8912      	ldrh	r2, [r2, #8]
 8006ba4:	fb02 f303 	mul.w	r3, r2, r3
 8006ba8:	461a      	mov	r2, r3
 8006baa:	683b      	ldr	r3, [r7, #0]
 8006bac:	611a      	str	r2, [r3, #16]
 8006bae:	e001      	b.n	8006bb4 <USB_HC_StartXfer+0x60>
    }
  }
  else
  {
    num_packets = 1;
 8006bb0:	2301      	movs	r3, #1
 8006bb2:	82fb      	strh	r3, [r7, #22]
  }
  if (hc->ep_is_in)
 8006bb4:	683b      	ldr	r3, [r7, #0]
 8006bb6:	78db      	ldrb	r3, [r3, #3]
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d007      	beq.n	8006bcc <USB_HC_StartXfer+0x78>
  {
    hc->xfer_len = num_packets * hc->max_packet;
 8006bbc:	8afb      	ldrh	r3, [r7, #22]
 8006bbe:	683a      	ldr	r2, [r7, #0]
 8006bc0:	8912      	ldrh	r2, [r2, #8]
 8006bc2:	fb02 f303 	mul.w	r3, r2, r3
 8006bc6:	461a      	mov	r2, r3
 8006bc8:	683b      	ldr	r3, [r7, #0]
 8006bca:	611a      	str	r2, [r3, #16]
  }
  
  /* Initialize the HCTSIZn register */
  USBx_HC(hc->ch_num)->HCTSIZ = (((hc->xfer_len) & USB_OTG_HCTSIZ_XFRSIZ)) |\
 8006bcc:	683b      	ldr	r3, [r7, #0]
 8006bce:	785b      	ldrb	r3, [r3, #1]
 8006bd0:	015a      	lsls	r2, r3, #5
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	4413      	add	r3, r2
 8006bd6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006bda:	4619      	mov	r1, r3
 8006bdc:	683b      	ldr	r3, [r7, #0]
 8006bde:	691b      	ldr	r3, [r3, #16]
 8006be0:	f3c3 0212 	ubfx	r2, r3, #0, #19
    ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |\
 8006be4:	8afb      	ldrh	r3, [r7, #22]
 8006be6:	04db      	lsls	r3, r3, #19
 8006be8:	4618      	mov	r0, r3
 8006bea:	4b54      	ldr	r3, [pc, #336]	; (8006d3c <USB_HC_StartXfer+0x1e8>)
 8006bec:	4003      	ands	r3, r0
  USBx_HC(hc->ch_num)->HCTSIZ = (((hc->xfer_len) & USB_OTG_HCTSIZ_XFRSIZ)) |\
 8006bee:	431a      	orrs	r2, r3
      (((hc->data_pid) << 29) & USB_OTG_HCTSIZ_DPID);
 8006bf0:	683b      	ldr	r3, [r7, #0]
 8006bf2:	7a9b      	ldrb	r3, [r3, #10]
 8006bf4:	075b      	lsls	r3, r3, #29
 8006bf6:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
    ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |\
 8006bfa:	4313      	orrs	r3, r2
  USBx_HC(hc->ch_num)->HCTSIZ = (((hc->xfer_len) & USB_OTG_HCTSIZ_XFRSIZ)) |\
 8006bfc:	610b      	str	r3, [r1, #16]
  
  is_oddframe = (USBx_HOST->HFNUM & 0x01) ? 0 : 1;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006c04:	689b      	ldr	r3, [r3, #8]
 8006c06:	f003 0301 	and.w	r3, r3, #1
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	bf0c      	ite	eq
 8006c0e:	2301      	moveq	r3, #1
 8006c10:	2300      	movne	r3, #0
 8006c12:	b2db      	uxtb	r3, r3
 8006c14:	757b      	strb	r3, [r7, #21]
  USBx_HC(hc->ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8006c16:	683b      	ldr	r3, [r7, #0]
 8006c18:	785b      	ldrb	r3, [r3, #1]
 8006c1a:	015a      	lsls	r2, r3, #5
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	4413      	add	r3, r2
 8006c20:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006c24:	4619      	mov	r1, r3
 8006c26:	683b      	ldr	r3, [r7, #0]
 8006c28:	785b      	ldrb	r3, [r3, #1]
 8006c2a:	015a      	lsls	r2, r3, #5
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	4413      	add	r3, r2
 8006c30:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8006c3a:	600b      	str	r3, [r1, #0]
  USBx_HC(hc->ch_num)->HCCHAR |= (is_oddframe << 29);
 8006c3c:	683b      	ldr	r3, [r7, #0]
 8006c3e:	785b      	ldrb	r3, [r3, #1]
 8006c40:	015a      	lsls	r2, r3, #5
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	4413      	add	r3, r2
 8006c46:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006c4a:	4619      	mov	r1, r3
 8006c4c:	683b      	ldr	r3, [r7, #0]
 8006c4e:	785b      	ldrb	r3, [r3, #1]
 8006c50:	015a      	lsls	r2, r3, #5
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	4413      	add	r3, r2
 8006c56:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	7d7a      	ldrb	r2, [r7, #21]
 8006c5e:	0752      	lsls	r2, r2, #29
 8006c60:	4313      	orrs	r3, r2
 8006c62:	600b      	str	r3, [r1, #0]
  
  /* Set host channel enable */
  tmpreg = USBx_HC(hc->ch_num)->HCCHAR;
 8006c64:	683b      	ldr	r3, [r7, #0]
 8006c66:	785b      	ldrb	r3, [r3, #1]
 8006c68:	015a      	lsls	r2, r3, #5
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	4413      	add	r3, r2
 8006c6e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	60fb      	str	r3, [r7, #12]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006c7c:	60fb      	str	r3, [r7, #12]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006c84:	60fb      	str	r3, [r7, #12]
  USBx_HC(hc->ch_num)->HCCHAR = tmpreg;
 8006c86:	683b      	ldr	r3, [r7, #0]
 8006c88:	785b      	ldrb	r3, [r3, #1]
 8006c8a:	015a      	lsls	r2, r3, #5
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	4413      	add	r3, r2
 8006c90:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006c94:	461a      	mov	r2, r3
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	6013      	str	r3, [r2, #0]
  
  if((hc->ep_is_in == 0) && (hc->xfer_len > 0))
 8006c9a:	683b      	ldr	r3, [r7, #0]
 8006c9c:	78db      	ldrb	r3, [r3, #3]
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d147      	bne.n	8006d32 <USB_HC_StartXfer+0x1de>
 8006ca2:	683b      	ldr	r3, [r7, #0]
 8006ca4:	691b      	ldr	r3, [r3, #16]
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d043      	beq.n	8006d32 <USB_HC_StartXfer+0x1de>
  {
    switch(hc->ep_type) 
 8006caa:	683b      	ldr	r3, [r7, #0]
 8006cac:	79db      	ldrb	r3, [r3, #7]
 8006cae:	2b03      	cmp	r3, #3
 8006cb0:	d830      	bhi.n	8006d14 <USB_HC_StartXfer+0x1c0>
 8006cb2:	a201      	add	r2, pc, #4	; (adr r2, 8006cb8 <USB_HC_StartXfer+0x164>)
 8006cb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cb8:	08006cc9 	.word	0x08006cc9
 8006cbc:	08006ced 	.word	0x08006ced
 8006cc0:	08006cc9 	.word	0x08006cc9
 8006cc4:	08006ced 	.word	0x08006ced
    {
      /* Non periodic transfer */
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      len_words = (hc->xfer_len + 3) / 4;
 8006cc8:	683b      	ldr	r3, [r7, #0]
 8006cca:	691b      	ldr	r3, [r3, #16]
 8006ccc:	3303      	adds	r3, #3
 8006cce:	089b      	lsrs	r3, r3, #2
 8006cd0:	827b      	strh	r3, [r7, #18]
      
      /* check if there is enough space in FIFO space */
      if(len_words > (USBx->HNPTXSTS & 0xFFFF))
 8006cd2:	8a7a      	ldrh	r2, [r7, #18]
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cd8:	b29b      	uxth	r3, r3
 8006cda:	429a      	cmp	r2, r3
 8006cdc:	d91c      	bls.n	8006d18 <USB_HC_StartXfer+0x1c4>
      {
        /* need to process data in nptxfempty interrupt */
        USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	699b      	ldr	r3, [r3, #24]
 8006ce2:	f043 0220 	orr.w	r2, r3, #32
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	619a      	str	r2, [r3, #24]
      }
      break;
 8006cea:	e015      	b.n	8006d18 <USB_HC_StartXfer+0x1c4>
      
      /* Periodic transfer */
    case EP_TYPE_INTR:
    case EP_TYPE_ISOC:
      len_words = (hc->xfer_len + 3) / 4;
 8006cec:	683b      	ldr	r3, [r7, #0]
 8006cee:	691b      	ldr	r3, [r3, #16]
 8006cf0:	3303      	adds	r3, #3
 8006cf2:	089b      	lsrs	r3, r3, #2
 8006cf4:	827b      	strh	r3, [r7, #18]
      /* check if there is enough space in FIFO space */
      if(len_words > (USBx_HOST->HPTXSTS & 0xFFFF)) /* split the transfer */
 8006cf6:	8a7a      	ldrh	r2, [r7, #18]
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006cfe:	691b      	ldr	r3, [r3, #16]
 8006d00:	b29b      	uxth	r3, r3
 8006d02:	429a      	cmp	r2, r3
 8006d04:	d90a      	bls.n	8006d1c <USB_HC_StartXfer+0x1c8>
      {
        /* need to process data in ptxfempty interrupt */
        USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;          
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	699b      	ldr	r3, [r3, #24]
 8006d0a:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	619a      	str	r2, [r3, #24]
      }
      break;
 8006d12:	e003      	b.n	8006d1c <USB_HC_StartXfer+0x1c8>
      
    default:
      break;
 8006d14:	bf00      	nop
 8006d16:	e002      	b.n	8006d1e <USB_HC_StartXfer+0x1ca>
      break;
 8006d18:	bf00      	nop
 8006d1a:	e000      	b.n	8006d1e <USB_HC_StartXfer+0x1ca>
      break;
 8006d1c:	bf00      	nop
    }
    
    /* Write packet into the Tx FIFO. */
    USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, hc->xfer_len);
 8006d1e:	683b      	ldr	r3, [r7, #0]
 8006d20:	68d9      	ldr	r1, [r3, #12]
 8006d22:	683b      	ldr	r3, [r7, #0]
 8006d24:	785a      	ldrb	r2, [r3, #1]
 8006d26:	683b      	ldr	r3, [r7, #0]
 8006d28:	691b      	ldr	r3, [r3, #16]
 8006d2a:	b29b      	uxth	r3, r3
 8006d2c:	6878      	ldr	r0, [r7, #4]
 8006d2e:	f7ff fc5f 	bl	80065f0 <USB_WritePacket>
  }
  
  return HAL_OK;
 8006d32:	2300      	movs	r3, #0
}
 8006d34:	4618      	mov	r0, r3
 8006d36:	3718      	adds	r7, #24
 8006d38:	46bd      	mov	sp, r7
 8006d3a:	bd80      	pop	{r7, pc}
 8006d3c:	1ff80000 	.word	0x1ff80000

08006d40 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx : Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt (USB_OTG_GlobalTypeDef *USBx)
{
 8006d40:	b480      	push	{r7}
 8006d42:	b083      	sub	sp, #12
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(USBx);

  return ((USBx_HOST->HAINT) & 0xFFFF);
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006d4e:	695b      	ldr	r3, [r3, #20]
 8006d50:	b29b      	uxth	r3, r3
}
 8006d52:	4618      	mov	r0, r3
 8006d54:	370c      	adds	r7, #12
 8006d56:	46bd      	mov	sp, r7
 8006d58:	bc80      	pop	{r7}
 8006d5a:	4770      	bx	lr

08006d5c <USB_HC_Halt>:
  * @param  hc_num : Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx , uint8_t hc_num)
{
 8006d5c:	b480      	push	{r7}
 8006d5e:	b085      	sub	sp, #20
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	6078      	str	r0, [r7, #4]
 8006d64:	460b      	mov	r3, r1
 8006d66:	70fb      	strb	r3, [r7, #3]
  uint32_t count = 0;
 8006d68:	2300      	movs	r3, #0
 8006d6a:	60fb      	str	r3, [r7, #12]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(USBx);

  /* Check for space in the request queue to issue the halt. */
  if (((((USBx_HC(hc_num)->HCCHAR) & USB_OTG_HCCHAR_EPTYP) >> 18) == HCCHAR_CTRL) ||
 8006d6c:	78fb      	ldrb	r3, [r7, #3]
 8006d6e:	015a      	lsls	r2, r3, #5
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	4413      	add	r3, r2
 8006d74:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	0c9b      	lsrs	r3, r3, #18
 8006d7c:	f003 0303 	and.w	r3, r3, #3
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d00b      	beq.n	8006d9c <USB_HC_Halt+0x40>
     (((((USBx_HC(hc_num)->HCCHAR) & USB_OTG_HCCHAR_EPTYP) >> 18) == HCCHAR_BULK)))
 8006d84:	78fb      	ldrb	r3, [r7, #3]
 8006d86:	015a      	lsls	r2, r3, #5
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	4413      	add	r3, r2
 8006d8c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	0c9b      	lsrs	r3, r3, #18
 8006d94:	f003 0303 	and.w	r3, r3, #3
  if (((((USBx_HC(hc_num)->HCCHAR) & USB_OTG_HCCHAR_EPTYP) >> 18) == HCCHAR_CTRL) ||
 8006d98:	2b02      	cmp	r3, #2
 8006d9a:	d170      	bne.n	8006e7e <USB_HC_Halt+0x122>
  {
    USBx_HC(hc_num)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8006d9c:	78fb      	ldrb	r3, [r7, #3]
 8006d9e:	015a      	lsls	r2, r3, #5
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	4413      	add	r3, r2
 8006da4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006da8:	4619      	mov	r1, r3
 8006daa:	78fb      	ldrb	r3, [r7, #3]
 8006dac:	015a      	lsls	r2, r3, #5
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	4413      	add	r3, r2
 8006db2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006dbc:	600b      	str	r3, [r1, #0]
    
    if ((USBx->HNPTXSTS & 0xFFFF) == 0)
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006dc2:	b29b      	uxth	r3, r3
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d146      	bne.n	8006e56 <USB_HC_Halt+0xfa>
    {
      USBx_HC(hc_num)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8006dc8:	78fb      	ldrb	r3, [r7, #3]
 8006dca:	015a      	lsls	r2, r3, #5
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	4413      	add	r3, r2
 8006dd0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006dd4:	4619      	mov	r1, r3
 8006dd6:	78fb      	ldrb	r3, [r7, #3]
 8006dd8:	015a      	lsls	r2, r3, #5
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	4413      	add	r3, r2
 8006dde:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006de8:	600b      	str	r3, [r1, #0]
      USBx_HC(hc_num)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006dea:	78fb      	ldrb	r3, [r7, #3]
 8006dec:	015a      	lsls	r2, r3, #5
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	4413      	add	r3, r2
 8006df2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006df6:	4619      	mov	r1, r3
 8006df8:	78fb      	ldrb	r3, [r7, #3]
 8006dfa:	015a      	lsls	r2, r3, #5
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	4413      	add	r3, r2
 8006e00:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006e0a:	600b      	str	r3, [r1, #0]
      USBx_HC(hc_num)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8006e0c:	78fb      	ldrb	r3, [r7, #3]
 8006e0e:	015a      	lsls	r2, r3, #5
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	4413      	add	r3, r2
 8006e14:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006e18:	4619      	mov	r1, r3
 8006e1a:	78fb      	ldrb	r3, [r7, #3]
 8006e1c:	015a      	lsls	r2, r3, #5
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	4413      	add	r3, r2
 8006e22:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006e2c:	600b      	str	r3, [r1, #0]
      do
      {
        if (++count > 1000)
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	3301      	adds	r3, #1
 8006e32:	60fb      	str	r3, [r7, #12]
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006e3a:	d81e      	bhi.n	8006e7a <USB_HC_Halt+0x11e>
        {
          break;
        }
      } 
      while ((USBx_HC(hc_num)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8006e3c:	78fb      	ldrb	r3, [r7, #3]
 8006e3e:	015a      	lsls	r2, r3, #5
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	4413      	add	r3, r2
 8006e44:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006e4e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006e52:	d0ec      	beq.n	8006e2e <USB_HC_Halt+0xd2>
    if ((USBx->HNPTXSTS & 0xFFFF) == 0)
 8006e54:	e085      	b.n	8006f62 <USB_HC_Halt+0x206>
    }
    else
    {
      USBx_HC(hc_num)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006e56:	78fb      	ldrb	r3, [r7, #3]
 8006e58:	015a      	lsls	r2, r3, #5
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	4413      	add	r3, r2
 8006e5e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006e62:	4619      	mov	r1, r3
 8006e64:	78fb      	ldrb	r3, [r7, #3]
 8006e66:	015a      	lsls	r2, r3, #5
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	4413      	add	r3, r2
 8006e6c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006e76:	600b      	str	r3, [r1, #0]
    if ((USBx->HNPTXSTS & 0xFFFF) == 0)
 8006e78:	e073      	b.n	8006f62 <USB_HC_Halt+0x206>
          break;
 8006e7a:	bf00      	nop
    if ((USBx->HNPTXSTS & 0xFFFF) == 0)
 8006e7c:	e071      	b.n	8006f62 <USB_HC_Halt+0x206>
    }
  }
  else
  {
    USBx_HC(hc_num)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8006e7e:	78fb      	ldrb	r3, [r7, #3]
 8006e80:	015a      	lsls	r2, r3, #5
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	4413      	add	r3, r2
 8006e86:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006e8a:	4619      	mov	r1, r3
 8006e8c:	78fb      	ldrb	r3, [r7, #3]
 8006e8e:	015a      	lsls	r2, r3, #5
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	4413      	add	r3, r2
 8006e94:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006e9e:	600b      	str	r3, [r1, #0]
    
    if ((USBx_HOST->HPTXSTS & 0xFFFF) == 0)
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006ea6:	691b      	ldr	r3, [r3, #16]
 8006ea8:	b29b      	uxth	r3, r3
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d146      	bne.n	8006f3c <USB_HC_Halt+0x1e0>
    {
      USBx_HC(hc_num)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8006eae:	78fb      	ldrb	r3, [r7, #3]
 8006eb0:	015a      	lsls	r2, r3, #5
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	4413      	add	r3, r2
 8006eb6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006eba:	4619      	mov	r1, r3
 8006ebc:	78fb      	ldrb	r3, [r7, #3]
 8006ebe:	015a      	lsls	r2, r3, #5
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	4413      	add	r3, r2
 8006ec4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006ece:	600b      	str	r3, [r1, #0]
      USBx_HC(hc_num)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006ed0:	78fb      	ldrb	r3, [r7, #3]
 8006ed2:	015a      	lsls	r2, r3, #5
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	4413      	add	r3, r2
 8006ed8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006edc:	4619      	mov	r1, r3
 8006ede:	78fb      	ldrb	r3, [r7, #3]
 8006ee0:	015a      	lsls	r2, r3, #5
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	4413      	add	r3, r2
 8006ee6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006ef0:	600b      	str	r3, [r1, #0]
      USBx_HC(hc_num)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8006ef2:	78fb      	ldrb	r3, [r7, #3]
 8006ef4:	015a      	lsls	r2, r3, #5
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	4413      	add	r3, r2
 8006efa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006efe:	4619      	mov	r1, r3
 8006f00:	78fb      	ldrb	r3, [r7, #3]
 8006f02:	015a      	lsls	r2, r3, #5
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	4413      	add	r3, r2
 8006f08:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006f12:	600b      	str	r3, [r1, #0]
      do
      {
        if (++count > 1000)
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	3301      	adds	r3, #1
 8006f18:	60fb      	str	r3, [r7, #12]
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006f20:	d81e      	bhi.n	8006f60 <USB_HC_Halt+0x204>
        {
          break;
        }
      } 
      while ((USBx_HC(hc_num)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8006f22:	78fb      	ldrb	r3, [r7, #3]
 8006f24:	015a      	lsls	r2, r3, #5
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	4413      	add	r3, r2
 8006f2a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006f34:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006f38:	d0ec      	beq.n	8006f14 <USB_HC_Halt+0x1b8>
 8006f3a:	e012      	b.n	8006f62 <USB_HC_Halt+0x206>
    }
    else
    {
       USBx_HC(hc_num)->HCCHAR |= USB_OTG_HCCHAR_CHENA; 
 8006f3c:	78fb      	ldrb	r3, [r7, #3]
 8006f3e:	015a      	lsls	r2, r3, #5
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	4413      	add	r3, r2
 8006f44:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006f48:	4619      	mov	r1, r3
 8006f4a:	78fb      	ldrb	r3, [r7, #3]
 8006f4c:	015a      	lsls	r2, r3, #5
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	4413      	add	r3, r2
 8006f52:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006f5c:	600b      	str	r3, [r1, #0]
 8006f5e:	e000      	b.n	8006f62 <USB_HC_Halt+0x206>
          break;
 8006f60:	bf00      	nop
    }
  }
  
  return HAL_OK;
 8006f62:	2300      	movs	r3, #0
}
 8006f64:	4618      	mov	r0, r3
 8006f66:	3714      	adds	r7, #20
 8006f68:	46bd      	mov	sp, r7
 8006f6a:	bc80      	pop	{r7}
 8006f6c:	4770      	bx	lr

08006f6e <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx : Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8006f6e:	b580      	push	{r7, lr}
 8006f70:	b086      	sub	sp, #24
 8006f72:	af00      	add	r7, sp, #0
 8006f74:	6078      	str	r0, [r7, #4]
  uint8_t index;
  uint32_t count = 0;
 8006f76:	2300      	movs	r3, #0
 8006f78:	613b      	str	r3, [r7, #16]
  uint32_t value = 0;
 8006f7a:	2300      	movs	r3, #0
 8006f7c:	60fb      	str	r3, [r7, #12]
  
  USB_DisableGlobalInt(USBx);
 8006f7e:	6878      	ldr	r0, [r7, #4]
 8006f80:	f7ff faba 	bl	80064f8 <USB_DisableGlobalInt>
  
    /* Flush FIFO */
  USB_FlushTxFifo(USBx, 0x10);
 8006f84:	2110      	movs	r1, #16
 8006f86:	6878      	ldr	r0, [r7, #4]
 8006f88:	f7ff faee 	bl	8006568 <USB_FlushTxFifo>
  USB_FlushRxFifo(USBx);
 8006f8c:	6878      	ldr	r0, [r7, #4]
 8006f8e:	f7ff fb0f 	bl	80065b0 <USB_FlushRxFifo>
  
  /* Flush out any leftover queued requests. */
  for (index = 0; index <= 15; index++)
 8006f92:	2300      	movs	r3, #0
 8006f94:	75fb      	strb	r3, [r7, #23]
 8006f96:	e01f      	b.n	8006fd8 <USB_StopHost+0x6a>
  {
    value = USBx_HC(index)->HCCHAR;
 8006f98:	7dfb      	ldrb	r3, [r7, #23]
 8006f9a:	015a      	lsls	r2, r3, #5
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	4413      	add	r3, r2
 8006fa0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	60fb      	str	r3, [r7, #12]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006fae:	60fb      	str	r3, [r7, #12]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006fb6:	60fb      	str	r3, [r7, #12]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006fbe:	60fb      	str	r3, [r7, #12]
    USBx_HC(index)->HCCHAR = value;
 8006fc0:	7dfb      	ldrb	r3, [r7, #23]
 8006fc2:	015a      	lsls	r2, r3, #5
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	4413      	add	r3, r2
 8006fc8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006fcc:	461a      	mov	r2, r3
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	6013      	str	r3, [r2, #0]
  for (index = 0; index <= 15; index++)
 8006fd2:	7dfb      	ldrb	r3, [r7, #23]
 8006fd4:	3301      	adds	r3, #1
 8006fd6:	75fb      	strb	r3, [r7, #23]
 8006fd8:	7dfb      	ldrb	r3, [r7, #23]
 8006fda:	2b0f      	cmp	r3, #15
 8006fdc:	d9dc      	bls.n	8006f98 <USB_StopHost+0x2a>
  }
  
  /* Halt all channels to put them into a known state. */
  for (index = 0; index <= 15; index++)
 8006fde:	2300      	movs	r3, #0
 8006fe0:	75fb      	strb	r3, [r7, #23]
 8006fe2:	e034      	b.n	800704e <USB_StopHost+0xe0>
  {
    value = USBx_HC(index)->HCCHAR ;
 8006fe4:	7dfb      	ldrb	r3, [r7, #23]
 8006fe6:	015a      	lsls	r2, r3, #5
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	4413      	add	r3, r2
 8006fec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	60fb      	str	r3, [r7, #12]
    value |= USB_OTG_HCCHAR_CHDIS;
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006ffa:	60fb      	str	r3, [r7, #12]
    value |= USB_OTG_HCCHAR_CHENA;
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007002:	60fb      	str	r3, [r7, #12]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800700a:	60fb      	str	r3, [r7, #12]
    USBx_HC(index)->HCCHAR = value;
 800700c:	7dfb      	ldrb	r3, [r7, #23]
 800700e:	015a      	lsls	r2, r3, #5
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	4413      	add	r3, r2
 8007014:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007018:	461a      	mov	r2, r3
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	6013      	str	r3, [r2, #0]
    
    do
    {
      if (++count > 1000)
 800701e:	693b      	ldr	r3, [r7, #16]
 8007020:	3301      	adds	r3, #1
 8007022:	613b      	str	r3, [r7, #16]
 8007024:	693b      	ldr	r3, [r7, #16]
 8007026:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800702a:	d80c      	bhi.n	8007046 <USB_StopHost+0xd8>
      {
        break;
      }
    }
    while ((USBx_HC(index)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800702c:	7dfb      	ldrb	r3, [r7, #23]
 800702e:	015a      	lsls	r2, r3, #5
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	4413      	add	r3, r2
 8007034:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800703e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007042:	d0ec      	beq.n	800701e <USB_StopHost+0xb0>
 8007044:	e000      	b.n	8007048 <USB_StopHost+0xda>
        break;
 8007046:	bf00      	nop
  for (index = 0; index <= 15; index++)
 8007048:	7dfb      	ldrb	r3, [r7, #23]
 800704a:	3301      	adds	r3, #1
 800704c:	75fb      	strb	r3, [r7, #23]
 800704e:	7dfb      	ldrb	r3, [r7, #23]
 8007050:	2b0f      	cmp	r3, #15
 8007052:	d9c7      	bls.n	8006fe4 <USB_StopHost+0x76>
  }
  
  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFF;
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800705a:	461a      	mov	r2, r3
 800705c:	f04f 33ff 	mov.w	r3, #4294967295
 8007060:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFF;
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	f04f 32ff 	mov.w	r2, #4294967295
 8007068:	615a      	str	r2, [r3, #20]
  USB_EnableGlobalInt(USBx);
 800706a:	6878      	ldr	r0, [r7, #4]
 800706c:	f7ff fa34 	bl	80064d8 <USB_EnableGlobalInt>
  
  return HAL_OK;
 8007070:	2300      	movs	r3, #0
}
 8007072:	4618      	mov	r0, r3
 8007074:	3718      	adds	r7, #24
 8007076:	46bd      	mov	sp, r7
 8007078:	bd80      	pop	{r7, pc}
	...

0800707c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx : Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800707c:	b480      	push	{r7}
 800707e:	b085      	sub	sp, #20
 8007080:	af00      	add	r7, sp, #0
 8007082:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8007084:	2300      	movs	r3, #0
 8007086:	60fb      	str	r3, [r7, #12]
  
  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000)
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	3301      	adds	r3, #1
 800708c:	60fb      	str	r3, [r7, #12]
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	4a12      	ldr	r2, [pc, #72]	; (80070dc <USB_CoreReset+0x60>)
 8007092:	4293      	cmp	r3, r2
 8007094:	d901      	bls.n	800709a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007096:	2303      	movs	r3, #3
 8007098:	e01b      	b.n	80070d2 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0);
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	691b      	ldr	r3, [r3, #16]
 800709e:	2b00      	cmp	r3, #0
 80070a0:	daf2      	bge.n	8007088 <USB_CoreReset+0xc>
  
  /* Core Soft Reset */
  count = 0;
 80070a2:	2300      	movs	r3, #0
 80070a4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	691b      	ldr	r3, [r3, #16]
 80070aa:	f043 0201 	orr.w	r2, r3, #1
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	611a      	str	r2, [r3, #16]
  
  do
  {
    if (++count > 200000)
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	3301      	adds	r3, #1
 80070b6:	60fb      	str	r3, [r7, #12]
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	4a08      	ldr	r2, [pc, #32]	; (80070dc <USB_CoreReset+0x60>)
 80070bc:	4293      	cmp	r3, r2
 80070be:	d901      	bls.n	80070c4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80070c0:	2303      	movs	r3, #3
 80070c2:	e006      	b.n	80070d2 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	691b      	ldr	r3, [r3, #16]
 80070c8:	f003 0301 	and.w	r3, r3, #1
 80070cc:	2b01      	cmp	r3, #1
 80070ce:	d0f0      	beq.n	80070b2 <USB_CoreReset+0x36>
  
  return HAL_OK;
 80070d0:	2300      	movs	r3, #0
}
 80070d2:	4618      	mov	r0, r3
 80070d4:	3714      	adds	r7, #20
 80070d6:	46bd      	mov	sp, r7
 80070d8:	bc80      	pop	{r7}
 80070da:	4770      	bx	lr
 80070dc:	00030d40 	.word	0x00030d40

080070e0 <USBH_MSC_InterfaceInit>:
  *         The function init the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_InterfaceInit (USBH_HandleTypeDef *phost)
{	 
 80070e0:	b590      	push	{r4, r7, lr}
 80070e2:	b089      	sub	sp, #36	; 0x24
 80070e4:	af04      	add	r7, sp, #16
 80070e6:	6078      	str	r0, [r7, #4]
  uint8_t interface = 0; 
 80070e8:	2300      	movs	r3, #0
 80070ea:	73bb      	strb	r3, [r7, #14]
  USBH_StatusTypeDef status = USBH_FAIL ;
 80070ec:	2302      	movs	r3, #2
 80070ee:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle;
  
  interface = USBH_FindInterface(phost, phost->pActiveClass->ClassCode, MSC_TRANSPARENT, MSC_BOT);
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 80070f6:	7919      	ldrb	r1, [r3, #4]
 80070f8:	2350      	movs	r3, #80	; 0x50
 80070fa:	2206      	movs	r2, #6
 80070fc:	6878      	ldr	r0, [r7, #4]
 80070fe:	f001 fe91 	bl	8008e24 <USBH_FindInterface>
 8007102:	4603      	mov	r3, r0
 8007104:	73bb      	strb	r3, [r7, #14]
  
  if(interface == 0xFF) /* Not Valid Interface */
 8007106:	7bbb      	ldrb	r3, [r7, #14]
 8007108:	2bff      	cmp	r3, #255	; 0xff
 800710a:	d110      	bne.n	800712e <USBH_MSC_InterfaceInit+0x4e>
  {
    USBH_DbgLog ("Cannot Find the interface for %s class.", phost->pActiveClass->Name);
 800710c:	4890      	ldr	r0, [pc, #576]	; (8007350 <USBH_MSC_InterfaceInit+0x270>)
 800710e:	f00d fb77 	bl	8014800 <iprintf>
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	4619      	mov	r1, r3
 800711c:	488d      	ldr	r0, [pc, #564]	; (8007354 <USBH_MSC_InterfaceInit+0x274>)
 800711e:	f00d fb6f 	bl	8014800 <iprintf>
 8007122:	200a      	movs	r0, #10
 8007124:	f00d fb84 	bl	8014830 <putchar>
    status = USBH_FAIL;      
 8007128:	2302      	movs	r3, #2
 800712a:	73fb      	strb	r3, [r7, #15]
 800712c:	e10b      	b.n	8007346 <USBH_MSC_InterfaceInit+0x266>
  }
  else
  {
    USBH_SelectInterface (phost, interface);
 800712e:	7bbb      	ldrb	r3, [r7, #14]
 8007130:	4619      	mov	r1, r3
 8007132:	6878      	ldr	r0, [r7, #4]
 8007134:	f001 fe0e 	bl	8008d54 <USBH_SelectInterface>
    
    phost->pActiveClass->pData = (MSC_HandleTypeDef *)USBH_malloc (sizeof(MSC_HandleTypeDef));
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	f8d3 4374 	ldr.w	r4, [r3, #884]	; 0x374
 800713e:	f44f 7080 	mov.w	r0, #256	; 0x100
 8007142:	f00d fa7d 	bl	8014640 <malloc>
 8007146:	4603      	mov	r3, r0
 8007148:	61e3      	str	r3, [r4, #28]
    MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 8007150:	69db      	ldr	r3, [r3, #28]
 8007152:	60bb      	str	r3, [r7, #8]
    
    if(phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].bEndpointAddress & 0x80)
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800715a:	4619      	mov	r1, r3
 800715c:	687a      	ldr	r2, [r7, #4]
 800715e:	231a      	movs	r3, #26
 8007160:	fb03 f301 	mul.w	r3, r3, r1
 8007164:	4413      	add	r3, r2
 8007166:	f503 7352 	add.w	r3, r3, #840	; 0x348
 800716a:	781b      	ldrb	r3, [r3, #0]
 800716c:	b25b      	sxtb	r3, r3
 800716e:	2b00      	cmp	r3, #0
 8007170:	da1c      	bge.n	80071ac <USBH_MSC_InterfaceInit+0xcc>
    {
      MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].bEndpointAddress);
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8007178:	4619      	mov	r1, r3
 800717a:	687a      	ldr	r2, [r7, #4]
 800717c:	231a      	movs	r3, #26
 800717e:	fb03 f301 	mul.w	r3, r3, r1
 8007182:	4413      	add	r3, r2
 8007184:	f503 7352 	add.w	r3, r3, #840	; 0x348
 8007188:	781a      	ldrb	r2, [r3, #0]
 800718a:	68bb      	ldr	r3, [r7, #8]
 800718c:	71da      	strb	r2, [r3, #7]
      MSC_Handle->InEpSize  = phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].wMaxPacketSize;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8007194:	4619      	mov	r1, r3
 8007196:	687a      	ldr	r2, [r7, #4]
 8007198:	231a      	movs	r3, #26
 800719a:	fb03 f301 	mul.w	r3, r3, r1
 800719e:	4413      	add	r3, r2
 80071a0:	f203 334a 	addw	r3, r3, #842	; 0x34a
 80071a4:	881a      	ldrh	r2, [r3, #0]
 80071a6:	68bb      	ldr	r3, [r7, #8]
 80071a8:	815a      	strh	r2, [r3, #10]
 80071aa:	e01b      	b.n	80071e4 <USBH_MSC_InterfaceInit+0x104>
    }
    else
    {
      MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].bEndpointAddress);
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 80071b2:	4619      	mov	r1, r3
 80071b4:	687a      	ldr	r2, [r7, #4]
 80071b6:	231a      	movs	r3, #26
 80071b8:	fb03 f301 	mul.w	r3, r3, r1
 80071bc:	4413      	add	r3, r2
 80071be:	f503 7352 	add.w	r3, r3, #840	; 0x348
 80071c2:	781a      	ldrb	r2, [r3, #0]
 80071c4:	68bb      	ldr	r3, [r7, #8]
 80071c6:	719a      	strb	r2, [r3, #6]
      MSC_Handle->OutEpSize  = phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].wMaxPacketSize;      
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 80071ce:	4619      	mov	r1, r3
 80071d0:	687a      	ldr	r2, [r7, #4]
 80071d2:	231a      	movs	r3, #26
 80071d4:	fb03 f301 	mul.w	r3, r3, r1
 80071d8:	4413      	add	r3, r2
 80071da:	f203 334a 	addw	r3, r3, #842	; 0x34a
 80071de:	881a      	ldrh	r2, [r3, #0]
 80071e0:	68bb      	ldr	r3, [r7, #8]
 80071e2:	811a      	strh	r2, [r3, #8]
    }
    
    if(phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].bEndpointAddress & 0x80)
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 80071ea:	4619      	mov	r1, r3
 80071ec:	687a      	ldr	r2, [r7, #4]
 80071ee:	231a      	movs	r3, #26
 80071f0:	fb03 f301 	mul.w	r3, r3, r1
 80071f4:	4413      	add	r3, r2
 80071f6:	f503 7354 	add.w	r3, r3, #848	; 0x350
 80071fa:	781b      	ldrb	r3, [r3, #0]
 80071fc:	b25b      	sxtb	r3, r3
 80071fe:	2b00      	cmp	r3, #0
 8007200:	da1c      	bge.n	800723c <USBH_MSC_InterfaceInit+0x15c>
    {
      MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].bEndpointAddress);
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8007208:	4619      	mov	r1, r3
 800720a:	687a      	ldr	r2, [r7, #4]
 800720c:	231a      	movs	r3, #26
 800720e:	fb03 f301 	mul.w	r3, r3, r1
 8007212:	4413      	add	r3, r2
 8007214:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8007218:	781a      	ldrb	r2, [r3, #0]
 800721a:	68bb      	ldr	r3, [r7, #8]
 800721c:	71da      	strb	r2, [r3, #7]
      MSC_Handle->InEpSize  = phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].wMaxPacketSize;      
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8007224:	4619      	mov	r1, r3
 8007226:	687a      	ldr	r2, [r7, #4]
 8007228:	231a      	movs	r3, #26
 800722a:	fb03 f301 	mul.w	r3, r3, r1
 800722e:	4413      	add	r3, r2
 8007230:	f203 3352 	addw	r3, r3, #850	; 0x352
 8007234:	881a      	ldrh	r2, [r3, #0]
 8007236:	68bb      	ldr	r3, [r7, #8]
 8007238:	815a      	strh	r2, [r3, #10]
 800723a:	e01b      	b.n	8007274 <USBH_MSC_InterfaceInit+0x194>
    }
    else
    {
      MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].bEndpointAddress);
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8007242:	4619      	mov	r1, r3
 8007244:	687a      	ldr	r2, [r7, #4]
 8007246:	231a      	movs	r3, #26
 8007248:	fb03 f301 	mul.w	r3, r3, r1
 800724c:	4413      	add	r3, r2
 800724e:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8007252:	781a      	ldrb	r2, [r3, #0]
 8007254:	68bb      	ldr	r3, [r7, #8]
 8007256:	719a      	strb	r2, [r3, #6]
      MSC_Handle->OutEpSize  = phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].wMaxPacketSize;      
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800725e:	4619      	mov	r1, r3
 8007260:	687a      	ldr	r2, [r7, #4]
 8007262:	231a      	movs	r3, #26
 8007264:	fb03 f301 	mul.w	r3, r3, r1
 8007268:	4413      	add	r3, r2
 800726a:	f203 3352 	addw	r3, r3, #850	; 0x352
 800726e:	881a      	ldrh	r2, [r3, #0]
 8007270:	68bb      	ldr	r3, [r7, #8]
 8007272:	811a      	strh	r2, [r3, #8]
    }
    
    MSC_Handle->current_lun = 0;
 8007274:	68bb      	ldr	r3, [r7, #8]
 8007276:	2200      	movs	r2, #0
 8007278:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
    MSC_Handle->rw_lun = 0;
 800727c:	68bb      	ldr	r3, [r7, #8]
 800727e:	2200      	movs	r2, #0
 8007280:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa
    MSC_Handle->state = MSC_INIT;
 8007284:	68bb      	ldr	r3, [r7, #8]
 8007286:	2200      	movs	r2, #0
 8007288:	731a      	strb	r2, [r3, #12]
    MSC_Handle->error = MSC_OK;
 800728a:	68bb      	ldr	r3, [r7, #8]
 800728c:	2200      	movs	r2, #0
 800728e:	735a      	strb	r2, [r3, #13]
    MSC_Handle->req_state = MSC_REQ_IDLE;
 8007290:	68bb      	ldr	r3, [r7, #8]
 8007292:	2200      	movs	r2, #0
 8007294:	739a      	strb	r2, [r3, #14]
    MSC_Handle->OutPipe = USBH_AllocPipe(phost, MSC_Handle->OutEp);
 8007296:	68bb      	ldr	r3, [r7, #8]
 8007298:	799b      	ldrb	r3, [r3, #6]
 800729a:	4619      	mov	r1, r3
 800729c:	6878      	ldr	r0, [r7, #4]
 800729e:	f003 f820 	bl	800a2e2 <USBH_AllocPipe>
 80072a2:	4603      	mov	r3, r0
 80072a4:	461a      	mov	r2, r3
 80072a6:	68bb      	ldr	r3, [r7, #8]
 80072a8:	715a      	strb	r2, [r3, #5]
    MSC_Handle->InPipe = USBH_AllocPipe(phost, MSC_Handle->InEp);
 80072aa:	68bb      	ldr	r3, [r7, #8]
 80072ac:	79db      	ldrb	r3, [r3, #7]
 80072ae:	4619      	mov	r1, r3
 80072b0:	6878      	ldr	r0, [r7, #4]
 80072b2:	f003 f816 	bl	800a2e2 <USBH_AllocPipe>
 80072b6:	4603      	mov	r3, r0
 80072b8:	461a      	mov	r2, r3
 80072ba:	68bb      	ldr	r3, [r7, #8]
 80072bc:	711a      	strb	r2, [r3, #4]

    USBH_MSC_BOT_Init(phost);
 80072be:	6878      	ldr	r0, [r7, #4]
 80072c0:	f000 ff06 	bl	80080d0 <USBH_MSC_BOT_Init>
    
    /* De-Initialize LUNs information */
    USBH_memset(MSC_Handle->unit, 0, sizeof(MSC_Handle->unit));
 80072c4:	68bb      	ldr	r3, [r7, #8]
 80072c6:	3390      	adds	r3, #144	; 0x90
 80072c8:	2268      	movs	r2, #104	; 0x68
 80072ca:	2100      	movs	r1, #0
 80072cc:	4618      	mov	r0, r3
 80072ce:	f00d f9e4 	bl	801469a <memset>
    
    /* Open the new channels */
    USBH_OpenPipe  (phost,
 80072d2:	68bb      	ldr	r3, [r7, #8]
 80072d4:	7959      	ldrb	r1, [r3, #5]
 80072d6:	68bb      	ldr	r3, [r7, #8]
 80072d8:	7998      	ldrb	r0, [r3, #6]
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80072e6:	68ba      	ldr	r2, [r7, #8]
 80072e8:	8912      	ldrh	r2, [r2, #8]
 80072ea:	9202      	str	r2, [sp, #8]
 80072ec:	2202      	movs	r2, #2
 80072ee:	9201      	str	r2, [sp, #4]
 80072f0:	9300      	str	r3, [sp, #0]
 80072f2:	4623      	mov	r3, r4
 80072f4:	4602      	mov	r2, r0
 80072f6:	6878      	ldr	r0, [r7, #4]
 80072f8:	f002 ffc4 	bl	800a284 <USBH_OpenPipe>
                    phost->device.address,
                    phost->device.speed,
                    USB_EP_TYPE_BULK,
                    MSC_Handle->OutEpSize);  
    
    USBH_OpenPipe  (phost,
 80072fc:	68bb      	ldr	r3, [r7, #8]
 80072fe:	7919      	ldrb	r1, [r3, #4]
 8007300:	68bb      	ldr	r3, [r7, #8]
 8007302:	79d8      	ldrb	r0, [r3, #7]
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007310:	68ba      	ldr	r2, [r7, #8]
 8007312:	8952      	ldrh	r2, [r2, #10]
 8007314:	9202      	str	r2, [sp, #8]
 8007316:	2202      	movs	r2, #2
 8007318:	9201      	str	r2, [sp, #4]
 800731a:	9300      	str	r3, [sp, #0]
 800731c:	4623      	mov	r3, r4
 800731e:	4602      	mov	r2, r0
 8007320:	6878      	ldr	r0, [r7, #4]
 8007322:	f002 ffaf 	bl	800a284 <USBH_OpenPipe>
                    phost->device.speed,
                    USB_EP_TYPE_BULK,
                    MSC_Handle->InEpSize);     
    
    
    USBH_LL_SetToggle  (phost, MSC_Handle->InPipe,0);
 8007326:	68bb      	ldr	r3, [r7, #8]
 8007328:	791b      	ldrb	r3, [r3, #4]
 800732a:	2200      	movs	r2, #0
 800732c:	4619      	mov	r1, r3
 800732e:	6878      	ldr	r0, [r7, #4]
 8007330:	f00b fcf4 	bl	8012d1c <USBH_LL_SetToggle>
    USBH_LL_SetToggle  (phost, MSC_Handle->OutPipe,0);
 8007334:	68bb      	ldr	r3, [r7, #8]
 8007336:	795b      	ldrb	r3, [r3, #5]
 8007338:	2200      	movs	r2, #0
 800733a:	4619      	mov	r1, r3
 800733c:	6878      	ldr	r0, [r7, #4]
 800733e:	f00b fced 	bl	8012d1c <USBH_LL_SetToggle>
    status = USBH_OK; 
 8007342:	2300      	movs	r3, #0
 8007344:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 8007346:	7bfb      	ldrb	r3, [r7, #15]
}
 8007348:	4618      	mov	r0, r3
 800734a:	3714      	adds	r7, #20
 800734c:	46bd      	mov	sp, r7
 800734e:	bd90      	pop	{r4, r7, pc}
 8007350:	08016bd4 	.word	0x08016bd4
 8007354:	08016be0 	.word	0x08016be0

08007358 <USBH_MSC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_InterfaceDeInit (USBH_HandleTypeDef *phost)
{
 8007358:	b580      	push	{r7, lr}
 800735a:	b084      	sub	sp, #16
 800735c:	af00      	add	r7, sp, #0
 800735e:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 8007366:	69db      	ldr	r3, [r3, #28]
 8007368:	60fb      	str	r3, [r7, #12]

  if ( MSC_Handle->OutPipe)
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	795b      	ldrb	r3, [r3, #5]
 800736e:	2b00      	cmp	r3, #0
 8007370:	d00e      	beq.n	8007390 <USBH_MSC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, MSC_Handle->OutPipe);
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	795b      	ldrb	r3, [r3, #5]
 8007376:	4619      	mov	r1, r3
 8007378:	6878      	ldr	r0, [r7, #4]
 800737a:	f002 ffa2 	bl	800a2c2 <USBH_ClosePipe>
    USBH_FreePipe  (phost, MSC_Handle->OutPipe);
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	795b      	ldrb	r3, [r3, #5]
 8007382:	4619      	mov	r1, r3
 8007384:	6878      	ldr	r0, [r7, #4]
 8007386:	f002 ffcc 	bl	800a322 <USBH_FreePipe>
    MSC_Handle->OutPipe = 0;     /* Reset the Channel as Free */
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	2200      	movs	r2, #0
 800738e:	715a      	strb	r2, [r3, #5]
  }
  
  if ( MSC_Handle->InPipe)
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	791b      	ldrb	r3, [r3, #4]
 8007394:	2b00      	cmp	r3, #0
 8007396:	d00e      	beq.n	80073b6 <USBH_MSC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, MSC_Handle->InPipe);
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	791b      	ldrb	r3, [r3, #4]
 800739c:	4619      	mov	r1, r3
 800739e:	6878      	ldr	r0, [r7, #4]
 80073a0:	f002 ff8f 	bl	800a2c2 <USBH_ClosePipe>
    USBH_FreePipe  (phost, MSC_Handle->InPipe);
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	791b      	ldrb	r3, [r3, #4]
 80073a8:	4619      	mov	r1, r3
 80073aa:	6878      	ldr	r0, [r7, #4]
 80073ac:	f002 ffb9 	bl	800a322 <USBH_FreePipe>
    MSC_Handle->InPipe = 0;     /* Reset the Channel as Free */
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	2200      	movs	r2, #0
 80073b4:	711a      	strb	r2, [r3, #4]
  } 

  if(phost->pActiveClass->pData)
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 80073bc:	69db      	ldr	r3, [r3, #28]
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d00b      	beq.n	80073da <USBH_MSC_InterfaceDeInit+0x82>
  {
    USBH_free (phost->pActiveClass->pData);
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 80073c8:	69db      	ldr	r3, [r3, #28]
 80073ca:	4618      	mov	r0, r3
 80073cc:	f00d f940 	bl	8014650 <free>
    phost->pActiveClass->pData = 0;
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 80073d6:	2200      	movs	r2, #0
 80073d8:	61da      	str	r2, [r3, #28]
  }
  
  return USBH_OK;
 80073da:	2300      	movs	r3, #0
}
 80073dc:	4618      	mov	r0, r3
 80073de:	3710      	adds	r7, #16
 80073e0:	46bd      	mov	sp, r7
 80073e2:	bd80      	pop	{r7, pc}

080073e4 <USBH_MSC_ClassRequest>:
  *         for MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_ClassRequest(USBH_HandleTypeDef *phost)
{   
 80073e4:	b580      	push	{r7, lr}
 80073e6:	b084      	sub	sp, #16
 80073e8:	af00      	add	r7, sp, #0
 80073ea:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;  
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 80073f2:	69db      	ldr	r3, [r3, #28]
 80073f4:	60bb      	str	r3, [r7, #8]
  USBH_StatusTypeDef status = USBH_BUSY;
 80073f6:	2301      	movs	r3, #1
 80073f8:	73fb      	strb	r3, [r7, #15]
  uint8_t i;
  
  /* Switch MSC REQ state machine */
  switch (MSC_Handle->req_state)
 80073fa:	68bb      	ldr	r3, [r7, #8]
 80073fc:	7b9b      	ldrb	r3, [r3, #14]
 80073fe:	2b02      	cmp	r3, #2
 8007400:	d004      	beq.n	800740c <USBH_MSC_ClassRequest+0x28>
 8007402:	2b03      	cmp	r3, #3
 8007404:	d042      	beq.n	800748c <USBH_MSC_ClassRequest+0xa8>
 8007406:	2b00      	cmp	r3, #0
 8007408:	d000      	beq.n	800740c <USBH_MSC_ClassRequest+0x28>
      MSC_Handle->req_state = MSC_Handle->prev_req_state; 
    }    
    break;
    
  default:
    break;
 800740a:	e04e      	b.n	80074aa <USBH_MSC_ClassRequest+0xc6>
    status = USBH_MSC_BOT_REQ_GetMaxLUN(phost, (uint8_t *)&MSC_Handle->max_lun);
 800740c:	68bb      	ldr	r3, [r7, #8]
 800740e:	4619      	mov	r1, r3
 8007410:	6878      	ldr	r0, [r7, #4]
 8007412:	f000 fe3e 	bl	8008092 <USBH_MSC_BOT_REQ_GetMaxLUN>
 8007416:	4603      	mov	r3, r0
 8007418:	73fb      	strb	r3, [r7, #15]
    if(status == USBH_NOT_SUPPORTED)
 800741a:	7bfb      	ldrb	r3, [r7, #15]
 800741c:	2b03      	cmp	r3, #3
 800741e:	d104      	bne.n	800742a <USBH_MSC_ClassRequest+0x46>
      MSC_Handle->max_lun = 0;
 8007420:	68bb      	ldr	r3, [r7, #8]
 8007422:	2200      	movs	r2, #0
 8007424:	601a      	str	r2, [r3, #0]
      status = USBH_OK;
 8007426:	2300      	movs	r3, #0
 8007428:	73fb      	strb	r3, [r7, #15]
    if(status == USBH_OK)
 800742a:	7bfb      	ldrb	r3, [r7, #15]
 800742c:	2b00      	cmp	r3, #0
 800742e:	d139      	bne.n	80074a4 <USBH_MSC_ClassRequest+0xc0>
      MSC_Handle->max_lun = (uint8_t )(MSC_Handle->max_lun) + 1;
 8007430:	68bb      	ldr	r3, [r7, #8]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	b2db      	uxtb	r3, r3
 8007436:	3301      	adds	r3, #1
 8007438:	461a      	mov	r2, r3
 800743a:	68bb      	ldr	r3, [r7, #8]
 800743c:	601a      	str	r2, [r3, #0]
      USBH_UsrLog ("Number of supported LUN: %lu", (int32_t)(MSC_Handle->max_lun));
 800743e:	68bb      	ldr	r3, [r7, #8]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	4619      	mov	r1, r3
 8007444:	481b      	ldr	r0, [pc, #108]	; (80074b4 <USBH_MSC_ClassRequest+0xd0>)
 8007446:	f00d f9db 	bl	8014800 <iprintf>
 800744a:	200a      	movs	r0, #10
 800744c:	f00d f9f0 	bl	8014830 <putchar>
      for(i = 0; i < MSC_Handle->max_lun; i++)
 8007450:	2300      	movs	r3, #0
 8007452:	73bb      	strb	r3, [r7, #14]
 8007454:	e014      	b.n	8007480 <USBH_MSC_ClassRequest+0x9c>
        MSC_Handle->unit[i].prev_ready_state = USBH_FAIL;
 8007456:	7bbb      	ldrb	r3, [r7, #14]
 8007458:	68ba      	ldr	r2, [r7, #8]
 800745a:	2134      	movs	r1, #52	; 0x34
 800745c:	fb01 f303 	mul.w	r3, r1, r3
 8007460:	4413      	add	r3, r2
 8007462:	3392      	adds	r3, #146	; 0x92
 8007464:	2202      	movs	r2, #2
 8007466:	701a      	strb	r2, [r3, #0]
        MSC_Handle->unit[i].state_changed = 0;
 8007468:	7bbb      	ldrb	r3, [r7, #14]
 800746a:	68ba      	ldr	r2, [r7, #8]
 800746c:	2134      	movs	r1, #52	; 0x34
 800746e:	fb01 f303 	mul.w	r3, r1, r3
 8007472:	4413      	add	r3, r2
 8007474:	33c1      	adds	r3, #193	; 0xc1
 8007476:	2200      	movs	r2, #0
 8007478:	701a      	strb	r2, [r3, #0]
      for(i = 0; i < MSC_Handle->max_lun; i++)
 800747a:	7bbb      	ldrb	r3, [r7, #14]
 800747c:	3301      	adds	r3, #1
 800747e:	73bb      	strb	r3, [r7, #14]
 8007480:	7bba      	ldrb	r2, [r7, #14]
 8007482:	68bb      	ldr	r3, [r7, #8]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	429a      	cmp	r2, r3
 8007488:	d3e5      	bcc.n	8007456 <USBH_MSC_ClassRequest+0x72>
    break;
 800748a:	e00b      	b.n	80074a4 <USBH_MSC_ClassRequest+0xc0>
    if(USBH_ClrFeature(phost, 0x00) == USBH_OK)
 800748c:	2100      	movs	r1, #0
 800748e:	6878      	ldr	r0, [r7, #4]
 8007490:	f002 fa45 	bl	800991e <USBH_ClrFeature>
 8007494:	4603      	mov	r3, r0
 8007496:	2b00      	cmp	r3, #0
 8007498:	d106      	bne.n	80074a8 <USBH_MSC_ClassRequest+0xc4>
      MSC_Handle->req_state = MSC_Handle->prev_req_state; 
 800749a:	68bb      	ldr	r3, [r7, #8]
 800749c:	7bda      	ldrb	r2, [r3, #15]
 800749e:	68bb      	ldr	r3, [r7, #8]
 80074a0:	739a      	strb	r2, [r3, #14]
    break;
 80074a2:	e001      	b.n	80074a8 <USBH_MSC_ClassRequest+0xc4>
    break;
 80074a4:	bf00      	nop
 80074a6:	e000      	b.n	80074aa <USBH_MSC_ClassRequest+0xc6>
    break;
 80074a8:	bf00      	nop
  }
  
  return status; 
 80074aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80074ac:	4618      	mov	r0, r3
 80074ae:	3710      	adds	r7, #16
 80074b0:	46bd      	mov	sp, r7
 80074b2:	bd80      	pop	{r7, pc}
 80074b4:	08016c08 	.word	0x08016c08

080074b8 <USBH_MSC_Process>:
  *         The function is for managing state machine for MSC data transfers 
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_Process(USBH_HandleTypeDef *phost)
{
 80074b8:	b580      	push	{r7, lr}
 80074ba:	b086      	sub	sp, #24
 80074bc:	af00      	add	r7, sp, #0
 80074be:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 80074c6:	69db      	ldr	r3, [r3, #28]
 80074c8:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY ;
 80074ca:	2301      	movs	r3, #1
 80074cc:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY ;  
 80074ce:	2301      	movs	r3, #1
 80074d0:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ready_status = USBH_BUSY ;
 80074d2:	2301      	movs	r3, #1
 80074d4:	73bb      	strb	r3, [r7, #14]
  
  switch (MSC_Handle->state)
 80074d6:	693b      	ldr	r3, [r7, #16]
 80074d8:	7b1b      	ldrb	r3, [r3, #12]
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d003      	beq.n	80074e6 <USBH_MSC_Process+0x2e>
 80074de:	2b01      	cmp	r3, #1
 80074e0:	f000 8365 	beq.w	8007bae <USBH_MSC_Process+0x6f6>
  case MSC_IDLE:
    error = USBH_OK;  
    break;
    
  default:
    break; 
 80074e4:	e366      	b.n	8007bb4 <USBH_MSC_Process+0x6fc>
    if(MSC_Handle->current_lun < MSC_Handle->max_lun)
 80074e6:	693b      	ldr	r3, [r7, #16]
 80074e8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80074ec:	461a      	mov	r2, r3
 80074ee:	693b      	ldr	r3, [r7, #16]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	429a      	cmp	r2, r3
 80074f4:	f080 8345 	bcs.w	8007b82 <USBH_MSC_Process+0x6ca>
      MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 80074f8:	693b      	ldr	r3, [r7, #16]
 80074fa:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80074fe:	4619      	mov	r1, r3
 8007500:	693a      	ldr	r2, [r7, #16]
 8007502:	2334      	movs	r3, #52	; 0x34
 8007504:	fb03 f301 	mul.w	r3, r3, r1
 8007508:	4413      	add	r3, r2
 800750a:	3391      	adds	r3, #145	; 0x91
 800750c:	2201      	movs	r2, #1
 800750e:	701a      	strb	r2, [r3, #0]
      switch (MSC_Handle->unit[MSC_Handle->current_lun].state)
 8007510:	693b      	ldr	r3, [r7, #16]
 8007512:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8007516:	4619      	mov	r1, r3
 8007518:	693a      	ldr	r2, [r7, #16]
 800751a:	2334      	movs	r3, #52	; 0x34
 800751c:	fb03 f301 	mul.w	r3, r3, r1
 8007520:	4413      	add	r3, r2
 8007522:	3390      	adds	r3, #144	; 0x90
 8007524:	781b      	ldrb	r3, [r3, #0]
 8007526:	2b08      	cmp	r3, #8
 8007528:	f200 8319 	bhi.w	8007b5e <USBH_MSC_Process+0x6a6>
 800752c:	a201      	add	r2, pc, #4	; (adr r2, 8007534 <USBH_MSC_Process+0x7c>)
 800752e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007532:	bf00      	nop
 8007534:	08007559 	.word	0x08007559
 8007538:	08007b5f 	.word	0x08007b5f
 800753c:	0800769f 	.word	0x0800769f
 8007540:	08007855 	.word	0x08007855
 8007544:	08007591 	.word	0x08007591
 8007548:	080079c1 	.word	0x080079c1
 800754c:	08007b5f 	.word	0x08007b5f
 8007550:	08007b5f 	.word	0x08007b5f
 8007554:	08007b4d 	.word	0x08007b4d
        USBH_UsrLog ("LUN #%d: ", MSC_Handle->current_lun);
 8007558:	693b      	ldr	r3, [r7, #16]
 800755a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800755e:	4619      	mov	r1, r3
 8007560:	48b6      	ldr	r0, [pc, #728]	; (800783c <USBH_MSC_Process+0x384>)
 8007562:	f00d f94d 	bl	8014800 <iprintf>
 8007566:	200a      	movs	r0, #10
 8007568:	f00d f962 	bl	8014830 <putchar>
        MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_INQUIRY;
 800756c:	693b      	ldr	r3, [r7, #16]
 800756e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8007572:	4619      	mov	r1, r3
 8007574:	693a      	ldr	r2, [r7, #16]
 8007576:	2334      	movs	r3, #52	; 0x34
 8007578:	fb03 f301 	mul.w	r3, r3, r1
 800757c:	4413      	add	r3, r2
 800757e:	3390      	adds	r3, #144	; 0x90
 8007580:	2204      	movs	r2, #4
 8007582:	701a      	strb	r2, [r3, #0]
        MSC_Handle->timer = phost->Timer;
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	f8d3 23b8 	ldr.w	r2, [r3, #952]	; 0x3b8
 800758a:	693b      	ldr	r3, [r7, #16]
 800758c:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
        scsi_status = USBH_MSC_SCSI_Inquiry(phost, MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].inquiry);
 8007590:	693b      	ldr	r3, [r7, #16]
 8007592:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8007596:	b2d9      	uxtb	r1, r3
 8007598:	693b      	ldr	r3, [r7, #16]
 800759a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800759e:	461a      	mov	r2, r3
 80075a0:	2334      	movs	r3, #52	; 0x34
 80075a2:	fb03 f302 	mul.w	r3, r3, r2
 80075a6:	3398      	adds	r3, #152	; 0x98
 80075a8:	693a      	ldr	r2, [r7, #16]
 80075aa:	4413      	add	r3, r2
 80075ac:	3307      	adds	r3, #7
 80075ae:	461a      	mov	r2, r3
 80075b0:	6878      	ldr	r0, [r7, #4]
 80075b2:	f001 f900 	bl	80087b6 <USBH_MSC_SCSI_Inquiry>
 80075b6:	4603      	mov	r3, r0
 80075b8:	73fb      	strb	r3, [r7, #15]
        if( scsi_status == USBH_OK)
 80075ba:	7bfb      	ldrb	r3, [r7, #15]
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d141      	bne.n	8007644 <USBH_MSC_Process+0x18c>
          USBH_UsrLog ("Inquiry Vendor  : %s", MSC_Handle->unit[MSC_Handle->current_lun].inquiry.vendor_id);
 80075c0:	693b      	ldr	r3, [r7, #16]
 80075c2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80075c6:	461a      	mov	r2, r3
 80075c8:	2334      	movs	r3, #52	; 0x34
 80075ca:	fb03 f302 	mul.w	r3, r3, r2
 80075ce:	3398      	adds	r3, #152	; 0x98
 80075d0:	693a      	ldr	r2, [r7, #16]
 80075d2:	4413      	add	r3, r2
 80075d4:	330a      	adds	r3, #10
 80075d6:	4619      	mov	r1, r3
 80075d8:	4899      	ldr	r0, [pc, #612]	; (8007840 <USBH_MSC_Process+0x388>)
 80075da:	f00d f911 	bl	8014800 <iprintf>
 80075de:	200a      	movs	r0, #10
 80075e0:	f00d f926 	bl	8014830 <putchar>
          USBH_UsrLog ("Inquiry Product : %s", MSC_Handle->unit[MSC_Handle->current_lun].inquiry.product_id);
 80075e4:	693b      	ldr	r3, [r7, #16]
 80075e6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80075ea:	461a      	mov	r2, r3
 80075ec:	2334      	movs	r3, #52	; 0x34
 80075ee:	fb03 f302 	mul.w	r3, r3, r2
 80075f2:	33a0      	adds	r3, #160	; 0xa0
 80075f4:	693a      	ldr	r2, [r7, #16]
 80075f6:	4413      	add	r3, r2
 80075f8:	330b      	adds	r3, #11
 80075fa:	4619      	mov	r1, r3
 80075fc:	4891      	ldr	r0, [pc, #580]	; (8007844 <USBH_MSC_Process+0x38c>)
 80075fe:	f00d f8ff 	bl	8014800 <iprintf>
 8007602:	200a      	movs	r0, #10
 8007604:	f00d f914 	bl	8014830 <putchar>
          USBH_UsrLog ("Inquiry Version : %s", MSC_Handle->unit[MSC_Handle->current_lun].inquiry.revision_id);
 8007608:	693b      	ldr	r3, [r7, #16]
 800760a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800760e:	461a      	mov	r2, r3
 8007610:	2334      	movs	r3, #52	; 0x34
 8007612:	fb03 f302 	mul.w	r3, r3, r2
 8007616:	33b0      	adds	r3, #176	; 0xb0
 8007618:	693a      	ldr	r2, [r7, #16]
 800761a:	4413      	add	r3, r2
 800761c:	330c      	adds	r3, #12
 800761e:	4619      	mov	r1, r3
 8007620:	4889      	ldr	r0, [pc, #548]	; (8007848 <USBH_MSC_Process+0x390>)
 8007622:	f00d f8ed 	bl	8014800 <iprintf>
 8007626:	200a      	movs	r0, #10
 8007628:	f00d f902 	bl	8014830 <putchar>
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;        
 800762c:	693b      	ldr	r3, [r7, #16]
 800762e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8007632:	4619      	mov	r1, r3
 8007634:	693a      	ldr	r2, [r7, #16]
 8007636:	2334      	movs	r3, #52	; 0x34
 8007638:	fb03 f301 	mul.w	r3, r3, r1
 800763c:	4413      	add	r3, r2
 800763e:	3390      	adds	r3, #144	; 0x90
 8007640:	2202      	movs	r2, #2
 8007642:	701a      	strb	r2, [r3, #0]
        if( scsi_status == USBH_FAIL)
 8007644:	7bfb      	ldrb	r3, [r7, #15]
 8007646:	2b02      	cmp	r3, #2
 8007648:	d10c      	bne.n	8007664 <USBH_MSC_Process+0x1ac>
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;         
 800764a:	693b      	ldr	r3, [r7, #16]
 800764c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8007650:	4619      	mov	r1, r3
 8007652:	693a      	ldr	r2, [r7, #16]
 8007654:	2334      	movs	r3, #52	; 0x34
 8007656:	fb03 f301 	mul.w	r3, r3, r1
 800765a:	4413      	add	r3, r2
 800765c:	3390      	adds	r3, #144	; 0x90
 800765e:	2205      	movs	r2, #5
 8007660:	701a      	strb	r2, [r3, #0]
        break;    
 8007662:	e27e      	b.n	8007b62 <USBH_MSC_Process+0x6aa>
        else if(scsi_status == USBH_UNRECOVERED_ERROR)
 8007664:	7bfb      	ldrb	r3, [r7, #15]
 8007666:	2b04      	cmp	r3, #4
 8007668:	f040 827b 	bne.w	8007b62 <USBH_MSC_Process+0x6aa>
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800766c:	693b      	ldr	r3, [r7, #16]
 800766e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8007672:	4619      	mov	r1, r3
 8007674:	693a      	ldr	r2, [r7, #16]
 8007676:	2334      	movs	r3, #52	; 0x34
 8007678:	fb03 f301 	mul.w	r3, r3, r1
 800767c:	4413      	add	r3, r2
 800767e:	3390      	adds	r3, #144	; 0x90
 8007680:	2201      	movs	r2, #1
 8007682:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 8007684:	693b      	ldr	r3, [r7, #16]
 8007686:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800768a:	4619      	mov	r1, r3
 800768c:	693a      	ldr	r2, [r7, #16]
 800768e:	2334      	movs	r3, #52	; 0x34
 8007690:	fb03 f301 	mul.w	r3, r3, r1
 8007694:	4413      	add	r3, r2
 8007696:	3391      	adds	r3, #145	; 0x91
 8007698:	2202      	movs	r2, #2
 800769a:	701a      	strb	r2, [r3, #0]
        break;    
 800769c:	e261      	b.n	8007b62 <USBH_MSC_Process+0x6aa>
        ready_status = USBH_MSC_SCSI_TestUnitReady(phost, MSC_Handle->current_lun);
 800769e:	693b      	ldr	r3, [r7, #16]
 80076a0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80076a4:	b2db      	uxtb	r3, r3
 80076a6:	4619      	mov	r1, r3
 80076a8:	6878      	ldr	r0, [r7, #4]
 80076aa:	f000 ffc5 	bl	8008638 <USBH_MSC_SCSI_TestUnitReady>
 80076ae:	4603      	mov	r3, r0
 80076b0:	73bb      	strb	r3, [r7, #14]
        if( ready_status == USBH_OK)
 80076b2:	7bbb      	ldrb	r3, [r7, #14]
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d14f      	bne.n	8007758 <USBH_MSC_Process+0x2a0>
          if( MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_OK)
 80076b8:	693b      	ldr	r3, [r7, #16]
 80076ba:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80076be:	4619      	mov	r1, r3
 80076c0:	693a      	ldr	r2, [r7, #16]
 80076c2:	2334      	movs	r3, #52	; 0x34
 80076c4:	fb03 f301 	mul.w	r3, r3, r1
 80076c8:	4413      	add	r3, r2
 80076ca:	3392      	adds	r3, #146	; 0x92
 80076cc:	781b      	ldrb	r3, [r3, #0]
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d012      	beq.n	80076f8 <USBH_MSC_Process+0x240>
            MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1;
 80076d2:	693b      	ldr	r3, [r7, #16]
 80076d4:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80076d8:	4619      	mov	r1, r3
 80076da:	693a      	ldr	r2, [r7, #16]
 80076dc:	2334      	movs	r3, #52	; 0x34
 80076de:	fb03 f301 	mul.w	r3, r3, r1
 80076e2:	4413      	add	r3, r2
 80076e4:	33c1      	adds	r3, #193	; 0xc1
 80076e6:	2201      	movs	r2, #1
 80076e8:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog ("MSC Device ready");
 80076ea:	4858      	ldr	r0, [pc, #352]	; (800784c <USBH_MSC_Process+0x394>)
 80076ec:	f00d f888 	bl	8014800 <iprintf>
 80076f0:	200a      	movs	r0, #10
 80076f2:	f00d f89d 	bl	8014830 <putchar>
 80076f6:	e00b      	b.n	8007710 <USBH_MSC_Process+0x258>
            MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0;
 80076f8:	693b      	ldr	r3, [r7, #16]
 80076fa:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80076fe:	4619      	mov	r1, r3
 8007700:	693a      	ldr	r2, [r7, #16]
 8007702:	2334      	movs	r3, #52	; 0x34
 8007704:	fb03 f301 	mul.w	r3, r3, r1
 8007708:	4413      	add	r3, r2
 800770a:	33c1      	adds	r3, #193	; 0xc1
 800770c:	2200      	movs	r2, #0
 800770e:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_CAPACITY10;
 8007710:	693b      	ldr	r3, [r7, #16]
 8007712:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8007716:	4619      	mov	r1, r3
 8007718:	693a      	ldr	r2, [r7, #16]
 800771a:	2334      	movs	r3, #52	; 0x34
 800771c:	fb03 f301 	mul.w	r3, r3, r1
 8007720:	4413      	add	r3, r2
 8007722:	3390      	adds	r3, #144	; 0x90
 8007724:	2203      	movs	r2, #3
 8007726:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 8007728:	693b      	ldr	r3, [r7, #16]
 800772a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800772e:	4619      	mov	r1, r3
 8007730:	693a      	ldr	r2, [r7, #16]
 8007732:	2334      	movs	r3, #52	; 0x34
 8007734:	fb03 f301 	mul.w	r3, r3, r1
 8007738:	4413      	add	r3, r2
 800773a:	3391      	adds	r3, #145	; 0x91
 800773c:	2200      	movs	r2, #0
 800773e:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_OK;
 8007740:	693b      	ldr	r3, [r7, #16]
 8007742:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8007746:	4619      	mov	r1, r3
 8007748:	693a      	ldr	r2, [r7, #16]
 800774a:	2334      	movs	r3, #52	; 0x34
 800774c:	fb03 f301 	mul.w	r3, r3, r1
 8007750:	4413      	add	r3, r2
 8007752:	3392      	adds	r3, #146	; 0x92
 8007754:	2200      	movs	r2, #0
 8007756:	701a      	strb	r2, [r3, #0]
        if( ready_status == USBH_FAIL)
 8007758:	7bbb      	ldrb	r3, [r7, #14]
 800775a:	2b02      	cmp	r3, #2
 800775c:	d150      	bne.n	8007800 <USBH_MSC_Process+0x348>
          if( MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_FAIL)
 800775e:	693b      	ldr	r3, [r7, #16]
 8007760:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8007764:	4619      	mov	r1, r3
 8007766:	693a      	ldr	r2, [r7, #16]
 8007768:	2334      	movs	r3, #52	; 0x34
 800776a:	fb03 f301 	mul.w	r3, r3, r1
 800776e:	4413      	add	r3, r2
 8007770:	3392      	adds	r3, #146	; 0x92
 8007772:	781b      	ldrb	r3, [r3, #0]
 8007774:	2b02      	cmp	r3, #2
 8007776:	d012      	beq.n	800779e <USBH_MSC_Process+0x2e6>
            MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1;
 8007778:	693b      	ldr	r3, [r7, #16]
 800777a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800777e:	4619      	mov	r1, r3
 8007780:	693a      	ldr	r2, [r7, #16]
 8007782:	2334      	movs	r3, #52	; 0x34
 8007784:	fb03 f301 	mul.w	r3, r3, r1
 8007788:	4413      	add	r3, r2
 800778a:	33c1      	adds	r3, #193	; 0xc1
 800778c:	2201      	movs	r2, #1
 800778e:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog ("MSC Device NOT ready");
 8007790:	482f      	ldr	r0, [pc, #188]	; (8007850 <USBH_MSC_Process+0x398>)
 8007792:	f00d f835 	bl	8014800 <iprintf>
 8007796:	200a      	movs	r0, #10
 8007798:	f00d f84a 	bl	8014830 <putchar>
 800779c:	e00b      	b.n	80077b6 <USBH_MSC_Process+0x2fe>
            MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0;
 800779e:	693b      	ldr	r3, [r7, #16]
 80077a0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80077a4:	4619      	mov	r1, r3
 80077a6:	693a      	ldr	r2, [r7, #16]
 80077a8:	2334      	movs	r3, #52	; 0x34
 80077aa:	fb03 f301 	mul.w	r3, r3, r1
 80077ae:	4413      	add	r3, r2
 80077b0:	33c1      	adds	r3, #193	; 0xc1
 80077b2:	2200      	movs	r2, #0
 80077b4:	701a      	strb	r2, [r3, #0]
            MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE; 
 80077b6:	693b      	ldr	r3, [r7, #16]
 80077b8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80077bc:	4619      	mov	r1, r3
 80077be:	693a      	ldr	r2, [r7, #16]
 80077c0:	2334      	movs	r3, #52	; 0x34
 80077c2:	fb03 f301 	mul.w	r3, r3, r1
 80077c6:	4413      	add	r3, r2
 80077c8:	3390      	adds	r3, #144	; 0x90
 80077ca:	2205      	movs	r2, #5
 80077cc:	701a      	strb	r2, [r3, #0]
            MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 80077ce:	693b      	ldr	r3, [r7, #16]
 80077d0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80077d4:	4619      	mov	r1, r3
 80077d6:	693a      	ldr	r2, [r7, #16]
 80077d8:	2334      	movs	r3, #52	; 0x34
 80077da:	fb03 f301 	mul.w	r3, r3, r1
 80077de:	4413      	add	r3, r2
 80077e0:	3391      	adds	r3, #145	; 0x91
 80077e2:	2201      	movs	r2, #1
 80077e4:	701a      	strb	r2, [r3, #0]
            MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_FAIL;
 80077e6:	693b      	ldr	r3, [r7, #16]
 80077e8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80077ec:	4619      	mov	r1, r3
 80077ee:	693a      	ldr	r2, [r7, #16]
 80077f0:	2334      	movs	r3, #52	; 0x34
 80077f2:	fb03 f301 	mul.w	r3, r3, r1
 80077f6:	4413      	add	r3, r2
 80077f8:	3392      	adds	r3, #146	; 0x92
 80077fa:	2202      	movs	r2, #2
 80077fc:	701a      	strb	r2, [r3, #0]
        break;
 80077fe:	e1b2      	b.n	8007b66 <USBH_MSC_Process+0x6ae>
        else if(ready_status == USBH_UNRECOVERED_ERROR)
 8007800:	7bbb      	ldrb	r3, [r7, #14]
 8007802:	2b04      	cmp	r3, #4
 8007804:	f040 81af 	bne.w	8007b66 <USBH_MSC_Process+0x6ae>
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 8007808:	693b      	ldr	r3, [r7, #16]
 800780a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800780e:	4619      	mov	r1, r3
 8007810:	693a      	ldr	r2, [r7, #16]
 8007812:	2334      	movs	r3, #52	; 0x34
 8007814:	fb03 f301 	mul.w	r3, r3, r1
 8007818:	4413      	add	r3, r2
 800781a:	3390      	adds	r3, #144	; 0x90
 800781c:	2201      	movs	r2, #1
 800781e:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 8007820:	693b      	ldr	r3, [r7, #16]
 8007822:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8007826:	4619      	mov	r1, r3
 8007828:	693a      	ldr	r2, [r7, #16]
 800782a:	2334      	movs	r3, #52	; 0x34
 800782c:	fb03 f301 	mul.w	r3, r3, r1
 8007830:	4413      	add	r3, r2
 8007832:	3391      	adds	r3, #145	; 0x91
 8007834:	2202      	movs	r2, #2
 8007836:	701a      	strb	r2, [r3, #0]
        break;
 8007838:	e195      	b.n	8007b66 <USBH_MSC_Process+0x6ae>
 800783a:	bf00      	nop
 800783c:	08016c28 	.word	0x08016c28
 8007840:	08016c34 	.word	0x08016c34
 8007844:	08016c4c 	.word	0x08016c4c
 8007848:	08016c64 	.word	0x08016c64
 800784c:	08016c7c 	.word	0x08016c7c
 8007850:	08016c90 	.word	0x08016c90
        scsi_status = USBH_MSC_SCSI_ReadCapacity(phost,MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].capacity) ;
 8007854:	693b      	ldr	r3, [r7, #16]
 8007856:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800785a:	b2d9      	uxtb	r1, r3
 800785c:	693b      	ldr	r3, [r7, #16]
 800785e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8007862:	461a      	mov	r2, r3
 8007864:	2334      	movs	r3, #52	; 0x34
 8007866:	fb03 f302 	mul.w	r3, r3, r2
 800786a:	3390      	adds	r3, #144	; 0x90
 800786c:	693a      	ldr	r2, [r7, #16]
 800786e:	4413      	add	r3, r2
 8007870:	3304      	adds	r3, #4
 8007872:	461a      	mov	r2, r3
 8007874:	6878      	ldr	r0, [r7, #4]
 8007876:	f000 ff22 	bl	80086be <USBH_MSC_SCSI_ReadCapacity>
 800787a:	4603      	mov	r3, r0
 800787c:	73fb      	strb	r3, [r7, #15]
        if(scsi_status == USBH_OK)
 800787e:	7bfb      	ldrb	r3, [r7, #15]
 8007880:	2b00      	cmp	r3, #0
 8007882:	d170      	bne.n	8007966 <USBH_MSC_Process+0x4ae>
          if(MSC_Handle->unit[MSC_Handle->current_lun].state_changed == 1)
 8007884:	693b      	ldr	r3, [r7, #16]
 8007886:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800788a:	4619      	mov	r1, r3
 800788c:	693a      	ldr	r2, [r7, #16]
 800788e:	2334      	movs	r3, #52	; 0x34
 8007890:	fb03 f301 	mul.w	r3, r3, r1
 8007894:	4413      	add	r3, r2
 8007896:	33c1      	adds	r3, #193	; 0xc1
 8007898:	781b      	ldrb	r3, [r3, #0]
 800789a:	2b01      	cmp	r3, #1
 800789c:	d142      	bne.n	8007924 <USBH_MSC_Process+0x46c>
            USBH_UsrLog ("MSC Device capacity : %lu Bytes", \
 800789e:	693b      	ldr	r3, [r7, #16]
 80078a0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80078a4:	4619      	mov	r1, r3
 80078a6:	693a      	ldr	r2, [r7, #16]
 80078a8:	2334      	movs	r3, #52	; 0x34
 80078aa:	fb03 f301 	mul.w	r3, r3, r1
 80078ae:	4413      	add	r3, r2
 80078b0:	3394      	adds	r3, #148	; 0x94
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	693a      	ldr	r2, [r7, #16]
 80078b6:	f8b2 20f8 	ldrh.w	r2, [r2, #248]	; 0xf8
 80078ba:	4610      	mov	r0, r2
 80078bc:	6939      	ldr	r1, [r7, #16]
 80078be:	2234      	movs	r2, #52	; 0x34
 80078c0:	fb02 f200 	mul.w	r2, r2, r0
 80078c4:	440a      	add	r2, r1
 80078c6:	3298      	adds	r2, #152	; 0x98
 80078c8:	8812      	ldrh	r2, [r2, #0]
 80078ca:	fb02 f303 	mul.w	r3, r2, r3
 80078ce:	4619      	mov	r1, r3
 80078d0:	48bb      	ldr	r0, [pc, #748]	; (8007bc0 <USBH_MSC_Process+0x708>)
 80078d2:	f00c ff95 	bl	8014800 <iprintf>
 80078d6:	200a      	movs	r0, #10
 80078d8:	f00c ffaa 	bl	8014830 <putchar>
            USBH_UsrLog ("Block number : %lu", (int32_t)(MSC_Handle->unit[MSC_Handle->current_lun].capacity.block_nbr));
 80078dc:	693b      	ldr	r3, [r7, #16]
 80078de:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80078e2:	4619      	mov	r1, r3
 80078e4:	693a      	ldr	r2, [r7, #16]
 80078e6:	2334      	movs	r3, #52	; 0x34
 80078e8:	fb03 f301 	mul.w	r3, r3, r1
 80078ec:	4413      	add	r3, r2
 80078ee:	3394      	adds	r3, #148	; 0x94
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	4619      	mov	r1, r3
 80078f4:	48b3      	ldr	r0, [pc, #716]	; (8007bc4 <USBH_MSC_Process+0x70c>)
 80078f6:	f00c ff83 	bl	8014800 <iprintf>
 80078fa:	200a      	movs	r0, #10
 80078fc:	f00c ff98 	bl	8014830 <putchar>
            USBH_UsrLog ("Block Size   : %lu", (int32_t)(MSC_Handle->unit[MSC_Handle->current_lun].capacity.block_size));
 8007900:	693b      	ldr	r3, [r7, #16]
 8007902:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8007906:	4619      	mov	r1, r3
 8007908:	693a      	ldr	r2, [r7, #16]
 800790a:	2334      	movs	r3, #52	; 0x34
 800790c:	fb03 f301 	mul.w	r3, r3, r1
 8007910:	4413      	add	r3, r2
 8007912:	3398      	adds	r3, #152	; 0x98
 8007914:	881b      	ldrh	r3, [r3, #0]
 8007916:	4619      	mov	r1, r3
 8007918:	48ab      	ldr	r0, [pc, #684]	; (8007bc8 <USBH_MSC_Process+0x710>)
 800791a:	f00c ff71 	bl	8014800 <iprintf>
 800791e:	200a      	movs	r0, #10
 8007920:	f00c ff86 	bl	8014830 <putchar>
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 8007924:	693b      	ldr	r3, [r7, #16]
 8007926:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800792a:	4619      	mov	r1, r3
 800792c:	693a      	ldr	r2, [r7, #16]
 800792e:	2334      	movs	r3, #52	; 0x34
 8007930:	fb03 f301 	mul.w	r3, r3, r1
 8007934:	4413      	add	r3, r2
 8007936:	3390      	adds	r3, #144	; 0x90
 8007938:	2201      	movs	r2, #1
 800793a:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 800793c:	693b      	ldr	r3, [r7, #16]
 800793e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8007942:	4619      	mov	r1, r3
 8007944:	693a      	ldr	r2, [r7, #16]
 8007946:	2334      	movs	r3, #52	; 0x34
 8007948:	fb03 f301 	mul.w	r3, r3, r1
 800794c:	4413      	add	r3, r2
 800794e:	3391      	adds	r3, #145	; 0x91
 8007950:	2200      	movs	r2, #0
 8007952:	701a      	strb	r2, [r3, #0]
          MSC_Handle->current_lun++;
 8007954:	693b      	ldr	r3, [r7, #16]
 8007956:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800795a:	3301      	adds	r3, #1
 800795c:	b29a      	uxth	r2, r3
 800795e:	693b      	ldr	r3, [r7, #16]
 8007960:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
        break;
 8007964:	e101      	b.n	8007b6a <USBH_MSC_Process+0x6b2>
        else if( scsi_status == USBH_FAIL)
 8007966:	7bfb      	ldrb	r3, [r7, #15]
 8007968:	2b02      	cmp	r3, #2
 800796a:	d10c      	bne.n	8007986 <USBH_MSC_Process+0x4ce>
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 800796c:	693b      	ldr	r3, [r7, #16]
 800796e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8007972:	4619      	mov	r1, r3
 8007974:	693a      	ldr	r2, [r7, #16]
 8007976:	2334      	movs	r3, #52	; 0x34
 8007978:	fb03 f301 	mul.w	r3, r3, r1
 800797c:	4413      	add	r3, r2
 800797e:	3390      	adds	r3, #144	; 0x90
 8007980:	2205      	movs	r2, #5
 8007982:	701a      	strb	r2, [r3, #0]
        break;
 8007984:	e0f1      	b.n	8007b6a <USBH_MSC_Process+0x6b2>
        else if(scsi_status == USBH_UNRECOVERED_ERROR)
 8007986:	7bfb      	ldrb	r3, [r7, #15]
 8007988:	2b04      	cmp	r3, #4
 800798a:	f040 80ee 	bne.w	8007b6a <USBH_MSC_Process+0x6b2>
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800798e:	693b      	ldr	r3, [r7, #16]
 8007990:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8007994:	4619      	mov	r1, r3
 8007996:	693a      	ldr	r2, [r7, #16]
 8007998:	2334      	movs	r3, #52	; 0x34
 800799a:	fb03 f301 	mul.w	r3, r3, r1
 800799e:	4413      	add	r3, r2
 80079a0:	3390      	adds	r3, #144	; 0x90
 80079a2:	2201      	movs	r2, #1
 80079a4:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 80079a6:	693b      	ldr	r3, [r7, #16]
 80079a8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80079ac:	4619      	mov	r1, r3
 80079ae:	693a      	ldr	r2, [r7, #16]
 80079b0:	2334      	movs	r3, #52	; 0x34
 80079b2:	fb03 f301 	mul.w	r3, r3, r1
 80079b6:	4413      	add	r3, r2
 80079b8:	3391      	adds	r3, #145	; 0x91
 80079ba:	2202      	movs	r2, #2
 80079bc:	701a      	strb	r2, [r3, #0]
        break;
 80079be:	e0d4      	b.n	8007b6a <USBH_MSC_Process+0x6b2>
        scsi_status = USBH_MSC_SCSI_RequestSense(phost,  MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].sense);
 80079c0:	693b      	ldr	r3, [r7, #16]
 80079c2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80079c6:	b2d9      	uxtb	r1, r3
 80079c8:	693b      	ldr	r3, [r7, #16]
 80079ca:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80079ce:	461a      	mov	r2, r3
 80079d0:	2334      	movs	r3, #52	; 0x34
 80079d2:	fb03 f302 	mul.w	r3, r3, r2
 80079d6:	3398      	adds	r3, #152	; 0x98
 80079d8:	693a      	ldr	r2, [r7, #16]
 80079da:	4413      	add	r3, r2
 80079dc:	3304      	adds	r3, #4
 80079de:	461a      	mov	r2, r3
 80079e0:	6878      	ldr	r0, [r7, #4]
 80079e2:	f000 ff8a 	bl	80088fa <USBH_MSC_SCSI_RequestSense>
 80079e6:	4603      	mov	r3, r0
 80079e8:	73fb      	strb	r3, [r7, #15]
        if( scsi_status == USBH_OK)
 80079ea:	7bfb      	ldrb	r3, [r7, #15]
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d17b      	bne.n	8007ae8 <USBH_MSC_Process+0x630>
          if((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 80079f0:	693b      	ldr	r3, [r7, #16]
 80079f2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80079f6:	4619      	mov	r1, r3
 80079f8:	693a      	ldr	r2, [r7, #16]
 80079fa:	2334      	movs	r3, #52	; 0x34
 80079fc:	fb03 f301 	mul.w	r3, r3, r1
 8007a00:	4413      	add	r3, r2
 8007a02:	339c      	adds	r3, #156	; 0x9c
 8007a04:	781b      	ldrb	r3, [r3, #0]
 8007a06:	2b06      	cmp	r3, #6
 8007a08:	d00c      	beq.n	8007a24 <USBH_MSC_Process+0x56c>
             (MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_NOT_READY) )   
 8007a0a:	693b      	ldr	r3, [r7, #16]
 8007a0c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8007a10:	4619      	mov	r1, r3
 8007a12:	693a      	ldr	r2, [r7, #16]
 8007a14:	2334      	movs	r3, #52	; 0x34
 8007a16:	fb03 f301 	mul.w	r3, r3, r1
 8007a1a:	4413      	add	r3, r2
 8007a1c:	339c      	adds	r3, #156	; 0x9c
 8007a1e:	781b      	ldrb	r3, [r3, #0]
          if((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 8007a20:	2b02      	cmp	r3, #2
 8007a22:	d117      	bne.n	8007a54 <USBH_MSC_Process+0x59c>
            if((phost->Timer - MSC_Handle->timer) < 10000)
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	f8d3 23b8 	ldr.w	r2, [r3, #952]	; 0x3b8
 8007a2a:	693b      	ldr	r3, [r7, #16]
 8007a2c:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8007a30:	1ad3      	subs	r3, r2, r3
 8007a32:	f242 720f 	movw	r2, #9999	; 0x270f
 8007a36:	4293      	cmp	r3, r2
 8007a38:	d80c      	bhi.n	8007a54 <USBH_MSC_Process+0x59c>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 8007a3a:	693b      	ldr	r3, [r7, #16]
 8007a3c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8007a40:	4619      	mov	r1, r3
 8007a42:	693a      	ldr	r2, [r7, #16]
 8007a44:	2334      	movs	r3, #52	; 0x34
 8007a46:	fb03 f301 	mul.w	r3, r3, r1
 8007a4a:	4413      	add	r3, r2
 8007a4c:	3390      	adds	r3, #144	; 0x90
 8007a4e:	2202      	movs	r2, #2
 8007a50:	701a      	strb	r2, [r3, #0]
              break;
 8007a52:	e08d      	b.n	8007b70 <USBH_MSC_Process+0x6b8>
          USBH_UsrLog ("Sense Key  : %x", MSC_Handle->unit[MSC_Handle->current_lun].sense.key);
 8007a54:	693b      	ldr	r3, [r7, #16]
 8007a56:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8007a5a:	4619      	mov	r1, r3
 8007a5c:	693a      	ldr	r2, [r7, #16]
 8007a5e:	2334      	movs	r3, #52	; 0x34
 8007a60:	fb03 f301 	mul.w	r3, r3, r1
 8007a64:	4413      	add	r3, r2
 8007a66:	339c      	adds	r3, #156	; 0x9c
 8007a68:	781b      	ldrb	r3, [r3, #0]
 8007a6a:	4619      	mov	r1, r3
 8007a6c:	4857      	ldr	r0, [pc, #348]	; (8007bcc <USBH_MSC_Process+0x714>)
 8007a6e:	f00c fec7 	bl	8014800 <iprintf>
 8007a72:	200a      	movs	r0, #10
 8007a74:	f00c fedc 	bl	8014830 <putchar>
          USBH_UsrLog ("Additional Sense Code : %x", MSC_Handle->unit[MSC_Handle->current_lun].sense.asc);
 8007a78:	693b      	ldr	r3, [r7, #16]
 8007a7a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8007a7e:	4619      	mov	r1, r3
 8007a80:	693a      	ldr	r2, [r7, #16]
 8007a82:	2334      	movs	r3, #52	; 0x34
 8007a84:	fb03 f301 	mul.w	r3, r3, r1
 8007a88:	4413      	add	r3, r2
 8007a8a:	339d      	adds	r3, #157	; 0x9d
 8007a8c:	781b      	ldrb	r3, [r3, #0]
 8007a8e:	4619      	mov	r1, r3
 8007a90:	484f      	ldr	r0, [pc, #316]	; (8007bd0 <USBH_MSC_Process+0x718>)
 8007a92:	f00c feb5 	bl	8014800 <iprintf>
 8007a96:	200a      	movs	r0, #10
 8007a98:	f00c feca 	bl	8014830 <putchar>
          USBH_UsrLog ("Additional Sense Code Qualifier: %x", MSC_Handle->unit[MSC_Handle->current_lun].sense.ascq);
 8007a9c:	693b      	ldr	r3, [r7, #16]
 8007a9e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8007aa2:	4619      	mov	r1, r3
 8007aa4:	693a      	ldr	r2, [r7, #16]
 8007aa6:	2334      	movs	r3, #52	; 0x34
 8007aa8:	fb03 f301 	mul.w	r3, r3, r1
 8007aac:	4413      	add	r3, r2
 8007aae:	339e      	adds	r3, #158	; 0x9e
 8007ab0:	781b      	ldrb	r3, [r3, #0]
 8007ab2:	4619      	mov	r1, r3
 8007ab4:	4847      	ldr	r0, [pc, #284]	; (8007bd4 <USBH_MSC_Process+0x71c>)
 8007ab6:	f00c fea3 	bl	8014800 <iprintf>
 8007aba:	200a      	movs	r0, #10
 8007abc:	f00c feb8 	bl	8014830 <putchar>
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 8007ac0:	693b      	ldr	r3, [r7, #16]
 8007ac2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8007ac6:	4619      	mov	r1, r3
 8007ac8:	693a      	ldr	r2, [r7, #16]
 8007aca:	2334      	movs	r3, #52	; 0x34
 8007acc:	fb03 f301 	mul.w	r3, r3, r1
 8007ad0:	4413      	add	r3, r2
 8007ad2:	3390      	adds	r3, #144	; 0x90
 8007ad4:	2201      	movs	r2, #1
 8007ad6:	701a      	strb	r2, [r3, #0]
          MSC_Handle->current_lun++;
 8007ad8:	693b      	ldr	r3, [r7, #16]
 8007ada:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8007ade:	3301      	adds	r3, #1
 8007ae0:	b29a      	uxth	r2, r3
 8007ae2:	693b      	ldr	r3, [r7, #16]
 8007ae4:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
        if( scsi_status == USBH_FAIL)
 8007ae8:	7bfb      	ldrb	r3, [r7, #15]
 8007aea:	2b02      	cmp	r3, #2
 8007aec:	d112      	bne.n	8007b14 <USBH_MSC_Process+0x65c>
          USBH_UsrLog ("MSC Device NOT ready");
 8007aee:	483a      	ldr	r0, [pc, #232]	; (8007bd8 <USBH_MSC_Process+0x720>)
 8007af0:	f00c fe86 	bl	8014800 <iprintf>
 8007af4:	200a      	movs	r0, #10
 8007af6:	f00c fe9b 	bl	8014830 <putchar>
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_UNRECOVERED_ERROR; 
 8007afa:	693b      	ldr	r3, [r7, #16]
 8007afc:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8007b00:	4619      	mov	r1, r3
 8007b02:	693a      	ldr	r2, [r7, #16]
 8007b04:	2334      	movs	r3, #52	; 0x34
 8007b06:	fb03 f301 	mul.w	r3, r3, r1
 8007b0a:	4413      	add	r3, r2
 8007b0c:	3390      	adds	r3, #144	; 0x90
 8007b0e:	2208      	movs	r2, #8
 8007b10:	701a      	strb	r2, [r3, #0]
        break;  
 8007b12:	e02c      	b.n	8007b6e <USBH_MSC_Process+0x6b6>
        else if(scsi_status == USBH_UNRECOVERED_ERROR)
 8007b14:	7bfb      	ldrb	r3, [r7, #15]
 8007b16:	2b04      	cmp	r3, #4
 8007b18:	d129      	bne.n	8007b6e <USBH_MSC_Process+0x6b6>
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 8007b1a:	693b      	ldr	r3, [r7, #16]
 8007b1c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8007b20:	4619      	mov	r1, r3
 8007b22:	693a      	ldr	r2, [r7, #16]
 8007b24:	2334      	movs	r3, #52	; 0x34
 8007b26:	fb03 f301 	mul.w	r3, r3, r1
 8007b2a:	4413      	add	r3, r2
 8007b2c:	3390      	adds	r3, #144	; 0x90
 8007b2e:	2201      	movs	r2, #1
 8007b30:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;   
 8007b32:	693b      	ldr	r3, [r7, #16]
 8007b34:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8007b38:	4619      	mov	r1, r3
 8007b3a:	693a      	ldr	r2, [r7, #16]
 8007b3c:	2334      	movs	r3, #52	; 0x34
 8007b3e:	fb03 f301 	mul.w	r3, r3, r1
 8007b42:	4413      	add	r3, r2
 8007b44:	3391      	adds	r3, #145	; 0x91
 8007b46:	2202      	movs	r2, #2
 8007b48:	701a      	strb	r2, [r3, #0]
        break;  
 8007b4a:	e010      	b.n	8007b6e <USBH_MSC_Process+0x6b6>
        MSC_Handle->current_lun++;
 8007b4c:	693b      	ldr	r3, [r7, #16]
 8007b4e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8007b52:	3301      	adds	r3, #1
 8007b54:	b29a      	uxth	r2, r3
 8007b56:	693b      	ldr	r3, [r7, #16]
 8007b58:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
        break;  
 8007b5c:	e008      	b.n	8007b70 <USBH_MSC_Process+0x6b8>
        break;
 8007b5e:	bf00      	nop
 8007b60:	e006      	b.n	8007b70 <USBH_MSC_Process+0x6b8>
        break;    
 8007b62:	bf00      	nop
 8007b64:	e004      	b.n	8007b70 <USBH_MSC_Process+0x6b8>
        break;
 8007b66:	bf00      	nop
 8007b68:	e002      	b.n	8007b70 <USBH_MSC_Process+0x6b8>
        break;
 8007b6a:	bf00      	nop
 8007b6c:	e000      	b.n	8007b70 <USBH_MSC_Process+0x6b8>
        break;  
 8007b6e:	bf00      	nop
    osMessagePut ( phost->os_event, USBH_CLASS_EVENT, 0);
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8007b76:	2200      	movs	r2, #0
 8007b78:	2104      	movs	r1, #4
 8007b7a:	4618      	mov	r0, r3
 8007b7c:	f005 fb56 	bl	800d22c <osMessagePut>
    break;
 8007b80:	e018      	b.n	8007bb4 <USBH_MSC_Process+0x6fc>
      MSC_Handle->current_lun = 0;
 8007b82:	693b      	ldr	r3, [r7, #16]
 8007b84:	2200      	movs	r2, #0
 8007b86:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
    MSC_Handle->state = MSC_IDLE;
 8007b8a:	693b      	ldr	r3, [r7, #16]
 8007b8c:	2201      	movs	r2, #1
 8007b8e:	731a      	strb	r2, [r3, #12]
    osMessagePut ( phost->os_event, USBH_CLASS_EVENT, 0);
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8007b96:	2200      	movs	r2, #0
 8007b98:	2104      	movs	r1, #4
 8007b9a:	4618      	mov	r0, r3
 8007b9c:	f005 fb46 	bl	800d22c <osMessagePut>
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);     
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007ba6:	2102      	movs	r1, #2
 8007ba8:	6878      	ldr	r0, [r7, #4]
 8007baa:	4798      	blx	r3
    break;
 8007bac:	e002      	b.n	8007bb4 <USBH_MSC_Process+0x6fc>
    error = USBH_OK;  
 8007bae:	2300      	movs	r3, #0
 8007bb0:	75fb      	strb	r3, [r7, #23]
    break;
 8007bb2:	bf00      	nop
  }
  return error;
 8007bb4:	7dfb      	ldrb	r3, [r7, #23]
}
 8007bb6:	4618      	mov	r0, r3
 8007bb8:	3718      	adds	r7, #24
 8007bba:	46bd      	mov	sp, r7
 8007bbc:	bd80      	pop	{r7, pc}
 8007bbe:	bf00      	nop
 8007bc0:	08016ca8 	.word	0x08016ca8
 8007bc4:	08016cc8 	.word	0x08016cc8
 8007bc8:	08016cdc 	.word	0x08016cdc
 8007bcc:	08016cf0 	.word	0x08016cf0
 8007bd0:	08016d00 	.word	0x08016d00
 8007bd4:	08016d1c 	.word	0x08016d1c
 8007bd8:	08016c90 	.word	0x08016c90

08007bdc <USBH_MSC_SOFProcess>:
  *         The function is for SOF state
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8007bdc:	b480      	push	{r7}
 8007bde:	b083      	sub	sp, #12
 8007be0:	af00      	add	r7, sp, #0
 8007be2:	6078      	str	r0, [r7, #4]

  return USBH_OK;
 8007be4:	2300      	movs	r3, #0
}
 8007be6:	4618      	mov	r0, r3
 8007be8:	370c      	adds	r7, #12
 8007bea:	46bd      	mov	sp, r7
 8007bec:	bc80      	pop	{r7}
 8007bee:	4770      	bx	lr

08007bf0 <USBH_MSC_RdWrProcess>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_RdWrProcess(USBH_HandleTypeDef *phost, uint8_t lun)
{
 8007bf0:	b580      	push	{r7, lr}
 8007bf2:	b088      	sub	sp, #32
 8007bf4:	af02      	add	r7, sp, #8
 8007bf6:	6078      	str	r0, [r7, #4]
 8007bf8:	460b      	mov	r3, r1
 8007bfa:	70fb      	strb	r3, [r7, #3]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 8007c02:	69db      	ldr	r3, [r3, #28]
 8007c04:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY ;
 8007c06:	2301      	movs	r3, #1
 8007c08:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY ;  
 8007c0a:	2301      	movs	r3, #1
 8007c0c:	73fb      	strb	r3, [r7, #15]
  
  /* Switch MSC REQ state machine */
  switch (MSC_Handle->unit[lun].state)
 8007c0e:	78fb      	ldrb	r3, [r7, #3]
 8007c10:	693a      	ldr	r2, [r7, #16]
 8007c12:	2134      	movs	r1, #52	; 0x34
 8007c14:	fb01 f303 	mul.w	r3, r1, r3
 8007c18:	4413      	add	r3, r2
 8007c1a:	3390      	adds	r3, #144	; 0x90
 8007c1c:	781b      	ldrb	r3, [r3, #0]
 8007c1e:	2b06      	cmp	r3, #6
 8007c20:	d004      	beq.n	8007c2c <USBH_MSC_RdWrProcess+0x3c>
 8007c22:	2b07      	cmp	r3, #7
 8007c24:	d03f      	beq.n	8007ca6 <USBH_MSC_RdWrProcess+0xb6>
 8007c26:	2b05      	cmp	r3, #5
 8007c28:	d07a      	beq.n	8007d20 <USBH_MSC_RdWrProcess+0x130>
    osMessagePut ( phost->os_event, USBH_CLASS_EVENT, 0);
#endif       
    break;  
    
  default:
    break;  
 8007c2a:	e0ed      	b.n	8007e08 <USBH_MSC_RdWrProcess+0x218>
    scsi_status = USBH_MSC_SCSI_Read(phost,lun, 0, NULL, 0) ;
 8007c2c:	78f9      	ldrb	r1, [r7, #3]
 8007c2e:	2300      	movs	r3, #0
 8007c30:	9300      	str	r3, [sp, #0]
 8007c32:	2300      	movs	r3, #0
 8007c34:	2200      	movs	r2, #0
 8007c36:	6878      	ldr	r0, [r7, #4]
 8007c38:	f000 ff3e 	bl	8008ab8 <USBH_MSC_SCSI_Read>
 8007c3c:	4603      	mov	r3, r0
 8007c3e:	73fb      	strb	r3, [r7, #15]
    if(scsi_status == USBH_OK)
 8007c40:	7bfb      	ldrb	r3, [r7, #15]
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d10b      	bne.n	8007c5e <USBH_MSC_RdWrProcess+0x6e>
      MSC_Handle->unit[lun].state = MSC_IDLE;
 8007c46:	78fb      	ldrb	r3, [r7, #3]
 8007c48:	693a      	ldr	r2, [r7, #16]
 8007c4a:	2134      	movs	r1, #52	; 0x34
 8007c4c:	fb01 f303 	mul.w	r3, r1, r3
 8007c50:	4413      	add	r3, r2
 8007c52:	3390      	adds	r3, #144	; 0x90
 8007c54:	2201      	movs	r2, #1
 8007c56:	701a      	strb	r2, [r3, #0]
      error = USBH_OK;     
 8007c58:	2300      	movs	r3, #0
 8007c5a:	75fb      	strb	r3, [r7, #23]
 8007c5c:	e01a      	b.n	8007c94 <USBH_MSC_RdWrProcess+0xa4>
    else if( scsi_status == USBH_FAIL)
 8007c5e:	7bfb      	ldrb	r3, [r7, #15]
 8007c60:	2b02      	cmp	r3, #2
 8007c62:	d109      	bne.n	8007c78 <USBH_MSC_RdWrProcess+0x88>
      MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;  
 8007c64:	78fb      	ldrb	r3, [r7, #3]
 8007c66:	693a      	ldr	r2, [r7, #16]
 8007c68:	2134      	movs	r1, #52	; 0x34
 8007c6a:	fb01 f303 	mul.w	r3, r1, r3
 8007c6e:	4413      	add	r3, r2
 8007c70:	3390      	adds	r3, #144	; 0x90
 8007c72:	2205      	movs	r2, #5
 8007c74:	701a      	strb	r2, [r3, #0]
 8007c76:	e00d      	b.n	8007c94 <USBH_MSC_RdWrProcess+0xa4>
    else if(scsi_status == USBH_UNRECOVERED_ERROR)
 8007c78:	7bfb      	ldrb	r3, [r7, #15]
 8007c7a:	2b04      	cmp	r3, #4
 8007c7c:	d10a      	bne.n	8007c94 <USBH_MSC_RdWrProcess+0xa4>
      MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 8007c7e:	78fb      	ldrb	r3, [r7, #3]
 8007c80:	693a      	ldr	r2, [r7, #16]
 8007c82:	2134      	movs	r1, #52	; 0x34
 8007c84:	fb01 f303 	mul.w	r3, r1, r3
 8007c88:	4413      	add	r3, r2
 8007c8a:	3390      	adds	r3, #144	; 0x90
 8007c8c:	2208      	movs	r2, #8
 8007c8e:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 8007c90:	2302      	movs	r3, #2
 8007c92:	75fb      	strb	r3, [r7, #23]
    osMessagePut ( phost->os_event, USBH_CLASS_EVENT, 0);
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8007c9a:	2200      	movs	r2, #0
 8007c9c:	2104      	movs	r1, #4
 8007c9e:	4618      	mov	r0, r3
 8007ca0:	f005 fac4 	bl	800d22c <osMessagePut>
    break;     
 8007ca4:	e0b0      	b.n	8007e08 <USBH_MSC_RdWrProcess+0x218>
    scsi_status = USBH_MSC_SCSI_Write(phost,lun, 0, NULL, 0) ;
 8007ca6:	78f9      	ldrb	r1, [r7, #3]
 8007ca8:	2300      	movs	r3, #0
 8007caa:	9300      	str	r3, [sp, #0]
 8007cac:	2300      	movs	r3, #0
 8007cae:	2200      	movs	r2, #0
 8007cb0:	6878      	ldr	r0, [r7, #4]
 8007cb2:	f000 fe9b 	bl	80089ec <USBH_MSC_SCSI_Write>
 8007cb6:	4603      	mov	r3, r0
 8007cb8:	73fb      	strb	r3, [r7, #15]
    if(scsi_status == USBH_OK)
 8007cba:	7bfb      	ldrb	r3, [r7, #15]
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d10b      	bne.n	8007cd8 <USBH_MSC_RdWrProcess+0xe8>
        MSC_Handle->unit[lun].state = MSC_IDLE;
 8007cc0:	78fb      	ldrb	r3, [r7, #3]
 8007cc2:	693a      	ldr	r2, [r7, #16]
 8007cc4:	2134      	movs	r1, #52	; 0x34
 8007cc6:	fb01 f303 	mul.w	r3, r1, r3
 8007cca:	4413      	add	r3, r2
 8007ccc:	3390      	adds	r3, #144	; 0x90
 8007cce:	2201      	movs	r2, #1
 8007cd0:	701a      	strb	r2, [r3, #0]
        error = USBH_OK;             
 8007cd2:	2300      	movs	r3, #0
 8007cd4:	75fb      	strb	r3, [r7, #23]
 8007cd6:	e01a      	b.n	8007d0e <USBH_MSC_RdWrProcess+0x11e>
    else if( scsi_status == USBH_FAIL)
 8007cd8:	7bfb      	ldrb	r3, [r7, #15]
 8007cda:	2b02      	cmp	r3, #2
 8007cdc:	d109      	bne.n	8007cf2 <USBH_MSC_RdWrProcess+0x102>
      MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;  
 8007cde:	78fb      	ldrb	r3, [r7, #3]
 8007ce0:	693a      	ldr	r2, [r7, #16]
 8007ce2:	2134      	movs	r1, #52	; 0x34
 8007ce4:	fb01 f303 	mul.w	r3, r1, r3
 8007ce8:	4413      	add	r3, r2
 8007cea:	3390      	adds	r3, #144	; 0x90
 8007cec:	2205      	movs	r2, #5
 8007cee:	701a      	strb	r2, [r3, #0]
 8007cf0:	e00d      	b.n	8007d0e <USBH_MSC_RdWrProcess+0x11e>
    else if(scsi_status == USBH_UNRECOVERED_ERROR)
 8007cf2:	7bfb      	ldrb	r3, [r7, #15]
 8007cf4:	2b04      	cmp	r3, #4
 8007cf6:	d10a      	bne.n	8007d0e <USBH_MSC_RdWrProcess+0x11e>
      MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 8007cf8:	78fb      	ldrb	r3, [r7, #3]
 8007cfa:	693a      	ldr	r2, [r7, #16]
 8007cfc:	2134      	movs	r1, #52	; 0x34
 8007cfe:	fb01 f303 	mul.w	r3, r1, r3
 8007d02:	4413      	add	r3, r2
 8007d04:	3390      	adds	r3, #144	; 0x90
 8007d06:	2208      	movs	r2, #8
 8007d08:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 8007d0a:	2302      	movs	r3, #2
 8007d0c:	75fb      	strb	r3, [r7, #23]
    osMessagePut ( phost->os_event, USBH_CLASS_EVENT, 0);
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8007d14:	2200      	movs	r2, #0
 8007d16:	2104      	movs	r1, #4
 8007d18:	4618      	mov	r0, r3
 8007d1a:	f005 fa87 	bl	800d22c <osMessagePut>
    break; 
 8007d1e:	e073      	b.n	8007e08 <USBH_MSC_RdWrProcess+0x218>
    scsi_status = USBH_MSC_SCSI_RequestSense(phost, lun, &MSC_Handle->unit[lun].sense);
 8007d20:	78fb      	ldrb	r3, [r7, #3]
 8007d22:	2234      	movs	r2, #52	; 0x34
 8007d24:	fb02 f303 	mul.w	r3, r2, r3
 8007d28:	3398      	adds	r3, #152	; 0x98
 8007d2a:	693a      	ldr	r2, [r7, #16]
 8007d2c:	4413      	add	r3, r2
 8007d2e:	1d1a      	adds	r2, r3, #4
 8007d30:	78fb      	ldrb	r3, [r7, #3]
 8007d32:	4619      	mov	r1, r3
 8007d34:	6878      	ldr	r0, [r7, #4]
 8007d36:	f000 fde0 	bl	80088fa <USBH_MSC_SCSI_RequestSense>
 8007d3a:	4603      	mov	r3, r0
 8007d3c:	73fb      	strb	r3, [r7, #15]
    if( scsi_status == USBH_OK)
 8007d3e:	7bfb      	ldrb	r3, [r7, #15]
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d140      	bne.n	8007dc6 <USBH_MSC_RdWrProcess+0x1d6>
      USBH_UsrLog ("Sense Key  : %x", MSC_Handle->unit[lun].sense.key);
 8007d44:	78fb      	ldrb	r3, [r7, #3]
 8007d46:	693a      	ldr	r2, [r7, #16]
 8007d48:	2134      	movs	r1, #52	; 0x34
 8007d4a:	fb01 f303 	mul.w	r3, r1, r3
 8007d4e:	4413      	add	r3, r2
 8007d50:	339c      	adds	r3, #156	; 0x9c
 8007d52:	781b      	ldrb	r3, [r3, #0]
 8007d54:	4619      	mov	r1, r3
 8007d56:	482f      	ldr	r0, [pc, #188]	; (8007e14 <USBH_MSC_RdWrProcess+0x224>)
 8007d58:	f00c fd52 	bl	8014800 <iprintf>
 8007d5c:	200a      	movs	r0, #10
 8007d5e:	f00c fd67 	bl	8014830 <putchar>
      USBH_UsrLog ("Additional Sense Code : %x", MSC_Handle->unit[lun].sense.asc);
 8007d62:	78fb      	ldrb	r3, [r7, #3]
 8007d64:	693a      	ldr	r2, [r7, #16]
 8007d66:	2134      	movs	r1, #52	; 0x34
 8007d68:	fb01 f303 	mul.w	r3, r1, r3
 8007d6c:	4413      	add	r3, r2
 8007d6e:	339d      	adds	r3, #157	; 0x9d
 8007d70:	781b      	ldrb	r3, [r3, #0]
 8007d72:	4619      	mov	r1, r3
 8007d74:	4828      	ldr	r0, [pc, #160]	; (8007e18 <USBH_MSC_RdWrProcess+0x228>)
 8007d76:	f00c fd43 	bl	8014800 <iprintf>
 8007d7a:	200a      	movs	r0, #10
 8007d7c:	f00c fd58 	bl	8014830 <putchar>
      USBH_UsrLog ("Additional Sense Code Qualifier: %x", MSC_Handle->unit[lun].sense.ascq);
 8007d80:	78fb      	ldrb	r3, [r7, #3]
 8007d82:	693a      	ldr	r2, [r7, #16]
 8007d84:	2134      	movs	r1, #52	; 0x34
 8007d86:	fb01 f303 	mul.w	r3, r1, r3
 8007d8a:	4413      	add	r3, r2
 8007d8c:	339e      	adds	r3, #158	; 0x9e
 8007d8e:	781b      	ldrb	r3, [r3, #0]
 8007d90:	4619      	mov	r1, r3
 8007d92:	4822      	ldr	r0, [pc, #136]	; (8007e1c <USBH_MSC_RdWrProcess+0x22c>)
 8007d94:	f00c fd34 	bl	8014800 <iprintf>
 8007d98:	200a      	movs	r0, #10
 8007d9a:	f00c fd49 	bl	8014830 <putchar>
      MSC_Handle->unit[lun].state = MSC_IDLE;
 8007d9e:	78fb      	ldrb	r3, [r7, #3]
 8007da0:	693a      	ldr	r2, [r7, #16]
 8007da2:	2134      	movs	r1, #52	; 0x34
 8007da4:	fb01 f303 	mul.w	r3, r1, r3
 8007da8:	4413      	add	r3, r2
 8007daa:	3390      	adds	r3, #144	; 0x90
 8007dac:	2201      	movs	r2, #1
 8007dae:	701a      	strb	r2, [r3, #0]
      MSC_Handle->unit[lun].error = MSC_ERROR;
 8007db0:	78fb      	ldrb	r3, [r7, #3]
 8007db2:	693a      	ldr	r2, [r7, #16]
 8007db4:	2134      	movs	r1, #52	; 0x34
 8007db6:	fb01 f303 	mul.w	r3, r1, r3
 8007dba:	4413      	add	r3, r2
 8007dbc:	3391      	adds	r3, #145	; 0x91
 8007dbe:	2202      	movs	r2, #2
 8007dc0:	701a      	strb	r2, [r3, #0]
      error = USBH_FAIL;
 8007dc2:	2302      	movs	r3, #2
 8007dc4:	75fb      	strb	r3, [r7, #23]
    if( scsi_status == USBH_FAIL)
 8007dc6:	7bfb      	ldrb	r3, [r7, #15]
 8007dc8:	2b02      	cmp	r3, #2
 8007dca:	d106      	bne.n	8007dda <USBH_MSC_RdWrProcess+0x1ea>
      USBH_UsrLog ("MSC Device NOT ready");
 8007dcc:	4814      	ldr	r0, [pc, #80]	; (8007e20 <USBH_MSC_RdWrProcess+0x230>)
 8007dce:	f00c fd17 	bl	8014800 <iprintf>
 8007dd2:	200a      	movs	r0, #10
 8007dd4:	f00c fd2c 	bl	8014830 <putchar>
 8007dd8:	e00d      	b.n	8007df6 <USBH_MSC_RdWrProcess+0x206>
    else if(scsi_status == USBH_UNRECOVERED_ERROR)
 8007dda:	7bfb      	ldrb	r3, [r7, #15]
 8007ddc:	2b04      	cmp	r3, #4
 8007dde:	d10a      	bne.n	8007df6 <USBH_MSC_RdWrProcess+0x206>
      MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;  
 8007de0:	78fb      	ldrb	r3, [r7, #3]
 8007de2:	693a      	ldr	r2, [r7, #16]
 8007de4:	2134      	movs	r1, #52	; 0x34
 8007de6:	fb01 f303 	mul.w	r3, r1, r3
 8007dea:	4413      	add	r3, r2
 8007dec:	3390      	adds	r3, #144	; 0x90
 8007dee:	2208      	movs	r2, #8
 8007df0:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 8007df2:	2302      	movs	r3, #2
 8007df4:	75fb      	strb	r3, [r7, #23]
    osMessagePut ( phost->os_event, USBH_CLASS_EVENT, 0);
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8007dfc:	2200      	movs	r2, #0
 8007dfe:	2104      	movs	r1, #4
 8007e00:	4618      	mov	r0, r3
 8007e02:	f005 fa13 	bl	800d22c <osMessagePut>
    break;  
 8007e06:	bf00      	nop
    
  }
  return error;
 8007e08:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e0a:	4618      	mov	r0, r3
 8007e0c:	3718      	adds	r7, #24
 8007e0e:	46bd      	mov	sp, r7
 8007e10:	bd80      	pop	{r7, pc}
 8007e12:	bf00      	nop
 8007e14:	08016cf0 	.word	0x08016cf0
 8007e18:	08016d00 	.word	0x08016d00
 8007e1c:	08016d1c 	.word	0x08016d1c
 8007e20:	08016c90 	.word	0x08016c90

08007e24 <USBH_MSC_UnitIsReady>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval Lun status (0: not ready / 1: ready)
  */
uint8_t  USBH_MSC_UnitIsReady (USBH_HandleTypeDef *phost, uint8_t lun)
{
 8007e24:	b480      	push	{r7}
 8007e26:	b085      	sub	sp, #20
 8007e28:	af00      	add	r7, sp, #0
 8007e2a:	6078      	str	r0, [r7, #4]
 8007e2c:	460b      	mov	r3, r1
 8007e2e:	70fb      	strb	r3, [r7, #3]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;  
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 8007e36:	69db      	ldr	r3, [r3, #28]
 8007e38:	60fb      	str	r3, [r7, #12]
  
  if(phost->gState == HOST_CLASS)
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	781b      	ldrb	r3, [r3, #0]
 8007e3e:	b2db      	uxtb	r3, r3
 8007e40:	2b0a      	cmp	r3, #10
 8007e42:	d10d      	bne.n	8007e60 <USBH_MSC_UnitIsReady+0x3c>
  {
    return (MSC_Handle->unit[lun].error == MSC_OK);
 8007e44:	78fb      	ldrb	r3, [r7, #3]
 8007e46:	68fa      	ldr	r2, [r7, #12]
 8007e48:	2134      	movs	r1, #52	; 0x34
 8007e4a:	fb01 f303 	mul.w	r3, r1, r3
 8007e4e:	4413      	add	r3, r2
 8007e50:	3391      	adds	r3, #145	; 0x91
 8007e52:	781b      	ldrb	r3, [r3, #0]
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	bf0c      	ite	eq
 8007e58:	2301      	moveq	r3, #1
 8007e5a:	2300      	movne	r3, #0
 8007e5c:	b2db      	uxtb	r3, r3
 8007e5e:	e000      	b.n	8007e62 <USBH_MSC_UnitIsReady+0x3e>
  }
  else
  {
    return 0;
 8007e60:	2300      	movs	r3, #0
  }
}
 8007e62:	4618      	mov	r0, r3
 8007e64:	3714      	adds	r7, #20
 8007e66:	46bd      	mov	sp, r7
 8007e68:	bc80      	pop	{r7}
 8007e6a:	4770      	bx	lr

08007e6c <USBH_MSC_GetLUNInfo>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_GetLUNInfo(USBH_HandleTypeDef *phost, uint8_t lun, MSC_LUNTypeDef *info)
{
 8007e6c:	b580      	push	{r7, lr}
 8007e6e:	b086      	sub	sp, #24
 8007e70:	af00      	add	r7, sp, #0
 8007e72:	60f8      	str	r0, [r7, #12]
 8007e74:	460b      	mov	r3, r1
 8007e76:	607a      	str	r2, [r7, #4]
 8007e78:	72fb      	strb	r3, [r7, #11]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;    
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 8007e80:	69db      	ldr	r3, [r3, #28]
 8007e82:	617b      	str	r3, [r7, #20]
  if(phost->gState == HOST_CLASS)
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	781b      	ldrb	r3, [r3, #0]
 8007e88:	b2db      	uxtb	r3, r3
 8007e8a:	2b0a      	cmp	r3, #10
 8007e8c:	d10d      	bne.n	8007eaa <USBH_MSC_GetLUNInfo+0x3e>
  {
    USBH_memcpy(info,&MSC_Handle->unit[lun], sizeof(MSC_LUNTypeDef));
 8007e8e:	7afb      	ldrb	r3, [r7, #11]
 8007e90:	2234      	movs	r2, #52	; 0x34
 8007e92:	fb02 f303 	mul.w	r3, r2, r3
 8007e96:	3390      	adds	r3, #144	; 0x90
 8007e98:	697a      	ldr	r2, [r7, #20]
 8007e9a:	4413      	add	r3, r2
 8007e9c:	2234      	movs	r2, #52	; 0x34
 8007e9e:	4619      	mov	r1, r3
 8007ea0:	6878      	ldr	r0, [r7, #4]
 8007ea2:	f00c fbef 	bl	8014684 <memcpy>
    return USBH_OK;
 8007ea6:	2300      	movs	r3, #0
 8007ea8:	e000      	b.n	8007eac <USBH_MSC_GetLUNInfo+0x40>
  }
  else
  {
    return USBH_FAIL;
 8007eaa:	2302      	movs	r3, #2
  }
}
 8007eac:	4618      	mov	r0, r3
 8007eae:	3718      	adds	r7, #24
 8007eb0:	46bd      	mov	sp, r7
 8007eb2:	bd80      	pop	{r7, pc}

08007eb4 <USBH_MSC_Read>:
USBH_StatusTypeDef USBH_MSC_Read(USBH_HandleTypeDef *phost,
                                     uint8_t lun,
                                     uint32_t address,
                                     uint8_t *pbuf,
                                     uint32_t length)
{
 8007eb4:	b580      	push	{r7, lr}
 8007eb6:	b088      	sub	sp, #32
 8007eb8:	af02      	add	r7, sp, #8
 8007eba:	60f8      	str	r0, [r7, #12]
 8007ebc:	607a      	str	r2, [r7, #4]
 8007ebe:	603b      	str	r3, [r7, #0]
 8007ec0:	460b      	mov	r3, r1
 8007ec2:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;   
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 8007eca:	69db      	ldr	r3, [r3, #28]
 8007ecc:	617b      	str	r3, [r7, #20]
  
  if ((phost->device.is_connected == 0) || 
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8007ed4:	b2db      	uxtb	r3, r3
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d00e      	beq.n	8007ef8 <USBH_MSC_Read+0x44>
      (phost->gState != HOST_CLASS) || 
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	781b      	ldrb	r3, [r3, #0]
 8007ede:	b2db      	uxtb	r3, r3
  if ((phost->device.is_connected == 0) || 
 8007ee0:	2b0a      	cmp	r3, #10
 8007ee2:	d109      	bne.n	8007ef8 <USBH_MSC_Read+0x44>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 8007ee4:	7afb      	ldrb	r3, [r7, #11]
 8007ee6:	697a      	ldr	r2, [r7, #20]
 8007ee8:	2134      	movs	r1, #52	; 0x34
 8007eea:	fb01 f303 	mul.w	r3, r1, r3
 8007eee:	4413      	add	r3, r2
 8007ef0:	3390      	adds	r3, #144	; 0x90
 8007ef2:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) || 
 8007ef4:	2b01      	cmp	r3, #1
 8007ef6:	d001      	beq.n	8007efc <USBH_MSC_Read+0x48>
  {
    return  USBH_FAIL;
 8007ef8:	2302      	movs	r3, #2
 8007efa:	e040      	b.n	8007f7e <USBH_MSC_Read+0xca>
  }
  MSC_Handle->state = MSC_READ;
 8007efc:	697b      	ldr	r3, [r7, #20]
 8007efe:	2206      	movs	r2, #6
 8007f00:	731a      	strb	r2, [r3, #12]
  MSC_Handle->unit[lun].state = MSC_READ;
 8007f02:	7afb      	ldrb	r3, [r7, #11]
 8007f04:	697a      	ldr	r2, [r7, #20]
 8007f06:	2134      	movs	r1, #52	; 0x34
 8007f08:	fb01 f303 	mul.w	r3, r1, r3
 8007f0c:	4413      	add	r3, r2
 8007f0e:	3390      	adds	r3, #144	; 0x90
 8007f10:	2206      	movs	r2, #6
 8007f12:	701a      	strb	r2, [r3, #0]
  MSC_Handle->rw_lun = lun;
 8007f14:	7afb      	ldrb	r3, [r7, #11]
 8007f16:	b29a      	uxth	r2, r3
 8007f18:	697b      	ldr	r3, [r7, #20]
 8007f1a:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa
  USBH_MSC_SCSI_Read(phost,
 8007f1e:	7af9      	ldrb	r1, [r7, #11]
 8007f20:	6a3b      	ldr	r3, [r7, #32]
 8007f22:	9300      	str	r3, [sp, #0]
 8007f24:	683b      	ldr	r3, [r7, #0]
 8007f26:	687a      	ldr	r2, [r7, #4]
 8007f28:	68f8      	ldr	r0, [r7, #12]
 8007f2a:	f000 fdc5 	bl	8008ab8 <USBH_MSC_SCSI_Read>
                     lun,
                     address,
                     pbuf,
                     length);
  
  timeout = phost->Timer;
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	f8d3 33b8 	ldr.w	r3, [r3, #952]	; 0x3b8
 8007f34:	613b      	str	r3, [r7, #16]
  
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 8007f36:	e016      	b.n	8007f66 <USBH_MSC_Read+0xb2>
  {
    if(((phost->Timer - timeout) > (10000 * length)) || (phost->device.is_connected == 0))
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	f8d3 23b8 	ldr.w	r2, [r3, #952]	; 0x3b8
 8007f3e:	693b      	ldr	r3, [r7, #16]
 8007f40:	1ad2      	subs	r2, r2, r3
 8007f42:	6a3b      	ldr	r3, [r7, #32]
 8007f44:	f242 7110 	movw	r1, #10000	; 0x2710
 8007f48:	fb01 f303 	mul.w	r3, r1, r3
 8007f4c:	429a      	cmp	r2, r3
 8007f4e:	d805      	bhi.n	8007f5c <USBH_MSC_Read+0xa8>
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8007f56:	b2db      	uxtb	r3, r3
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d104      	bne.n	8007f66 <USBH_MSC_Read+0xb2>
    {
      MSC_Handle->state = MSC_IDLE;
 8007f5c:	697b      	ldr	r3, [r7, #20]
 8007f5e:	2201      	movs	r2, #1
 8007f60:	731a      	strb	r2, [r3, #12]
      return USBH_FAIL;
 8007f62:	2302      	movs	r3, #2
 8007f64:	e00b      	b.n	8007f7e <USBH_MSC_Read+0xca>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 8007f66:	7afb      	ldrb	r3, [r7, #11]
 8007f68:	4619      	mov	r1, r3
 8007f6a:	68f8      	ldr	r0, [r7, #12]
 8007f6c:	f7ff fe40 	bl	8007bf0 <USBH_MSC_RdWrProcess>
 8007f70:	4603      	mov	r3, r0
 8007f72:	2b01      	cmp	r3, #1
 8007f74:	d0e0      	beq.n	8007f38 <USBH_MSC_Read+0x84>
    }
  }
  MSC_Handle->state = MSC_IDLE;
 8007f76:	697b      	ldr	r3, [r7, #20]
 8007f78:	2201      	movs	r2, #1
 8007f7a:	731a      	strb	r2, [r3, #12]
  return USBH_OK;
 8007f7c:	2300      	movs	r3, #0
}
 8007f7e:	4618      	mov	r0, r3
 8007f80:	3718      	adds	r7, #24
 8007f82:	46bd      	mov	sp, r7
 8007f84:	bd80      	pop	{r7, pc}

08007f86 <USBH_MSC_Write>:
USBH_StatusTypeDef USBH_MSC_Write(USBH_HandleTypeDef *phost,
                                     uint8_t lun,
                                     uint32_t address,
                                     uint8_t *pbuf,
                                     uint32_t length)
{
 8007f86:	b580      	push	{r7, lr}
 8007f88:	b088      	sub	sp, #32
 8007f8a:	af02      	add	r7, sp, #8
 8007f8c:	60f8      	str	r0, [r7, #12]
 8007f8e:	607a      	str	r2, [r7, #4]
 8007f90:	603b      	str	r3, [r7, #0]
 8007f92:	460b      	mov	r3, r1
 8007f94:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;   
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 8007f9c:	69db      	ldr	r3, [r3, #28]
 8007f9e:	617b      	str	r3, [r7, #20]
  
  if ((phost->device.is_connected == 0) || 
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8007fa6:	b2db      	uxtb	r3, r3
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d00e      	beq.n	8007fca <USBH_MSC_Write+0x44>
      (phost->gState != HOST_CLASS) || 
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	781b      	ldrb	r3, [r3, #0]
 8007fb0:	b2db      	uxtb	r3, r3
  if ((phost->device.is_connected == 0) || 
 8007fb2:	2b0a      	cmp	r3, #10
 8007fb4:	d109      	bne.n	8007fca <USBH_MSC_Write+0x44>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 8007fb6:	7afb      	ldrb	r3, [r7, #11]
 8007fb8:	697a      	ldr	r2, [r7, #20]
 8007fba:	2134      	movs	r1, #52	; 0x34
 8007fbc:	fb01 f303 	mul.w	r3, r1, r3
 8007fc0:	4413      	add	r3, r2
 8007fc2:	3390      	adds	r3, #144	; 0x90
 8007fc4:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) || 
 8007fc6:	2b01      	cmp	r3, #1
 8007fc8:	d001      	beq.n	8007fce <USBH_MSC_Write+0x48>
  {
    return  USBH_FAIL;
 8007fca:	2302      	movs	r3, #2
 8007fcc:	e040      	b.n	8008050 <USBH_MSC_Write+0xca>
  }
  MSC_Handle->state = MSC_WRITE;
 8007fce:	697b      	ldr	r3, [r7, #20]
 8007fd0:	2207      	movs	r2, #7
 8007fd2:	731a      	strb	r2, [r3, #12]
  MSC_Handle->unit[lun].state = MSC_WRITE;
 8007fd4:	7afb      	ldrb	r3, [r7, #11]
 8007fd6:	697a      	ldr	r2, [r7, #20]
 8007fd8:	2134      	movs	r1, #52	; 0x34
 8007fda:	fb01 f303 	mul.w	r3, r1, r3
 8007fde:	4413      	add	r3, r2
 8007fe0:	3390      	adds	r3, #144	; 0x90
 8007fe2:	2207      	movs	r2, #7
 8007fe4:	701a      	strb	r2, [r3, #0]
  MSC_Handle->rw_lun = lun;
 8007fe6:	7afb      	ldrb	r3, [r7, #11]
 8007fe8:	b29a      	uxth	r2, r3
 8007fea:	697b      	ldr	r3, [r7, #20]
 8007fec:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa
  USBH_MSC_SCSI_Write(phost,
 8007ff0:	7af9      	ldrb	r1, [r7, #11]
 8007ff2:	6a3b      	ldr	r3, [r7, #32]
 8007ff4:	9300      	str	r3, [sp, #0]
 8007ff6:	683b      	ldr	r3, [r7, #0]
 8007ff8:	687a      	ldr	r2, [r7, #4]
 8007ffa:	68f8      	ldr	r0, [r7, #12]
 8007ffc:	f000 fcf6 	bl	80089ec <USBH_MSC_SCSI_Write>
                     lun,
                     address,
                     pbuf,
                     length);
  
  timeout = phost->Timer;
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	f8d3 33b8 	ldr.w	r3, [r3, #952]	; 0x3b8
 8008006:	613b      	str	r3, [r7, #16]
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 8008008:	e016      	b.n	8008038 <USBH_MSC_Write+0xb2>
  {
    if(((phost->Timer - timeout) >  (10000 * length)) || (phost->device.is_connected == 0))
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	f8d3 23b8 	ldr.w	r2, [r3, #952]	; 0x3b8
 8008010:	693b      	ldr	r3, [r7, #16]
 8008012:	1ad2      	subs	r2, r2, r3
 8008014:	6a3b      	ldr	r3, [r7, #32]
 8008016:	f242 7110 	movw	r1, #10000	; 0x2710
 800801a:	fb01 f303 	mul.w	r3, r1, r3
 800801e:	429a      	cmp	r2, r3
 8008020:	d805      	bhi.n	800802e <USBH_MSC_Write+0xa8>
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008028:	b2db      	uxtb	r3, r3
 800802a:	2b00      	cmp	r3, #0
 800802c:	d104      	bne.n	8008038 <USBH_MSC_Write+0xb2>
    {
      MSC_Handle->state = MSC_IDLE;
 800802e:	697b      	ldr	r3, [r7, #20]
 8008030:	2201      	movs	r2, #1
 8008032:	731a      	strb	r2, [r3, #12]
      return USBH_FAIL;
 8008034:	2302      	movs	r3, #2
 8008036:	e00b      	b.n	8008050 <USBH_MSC_Write+0xca>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 8008038:	7afb      	ldrb	r3, [r7, #11]
 800803a:	4619      	mov	r1, r3
 800803c:	68f8      	ldr	r0, [r7, #12]
 800803e:	f7ff fdd7 	bl	8007bf0 <USBH_MSC_RdWrProcess>
 8008042:	4603      	mov	r3, r0
 8008044:	2b01      	cmp	r3, #1
 8008046:	d0e0      	beq.n	800800a <USBH_MSC_Write+0x84>
    }
  }
  MSC_Handle->state = MSC_IDLE;
 8008048:	697b      	ldr	r3, [r7, #20]
 800804a:	2201      	movs	r2, #1
 800804c:	731a      	strb	r2, [r3, #12]
  return USBH_OK;
 800804e:	2300      	movs	r3, #0
}
 8008050:	4618      	mov	r0, r3
 8008052:	3718      	adds	r7, #24
 8008054:	46bd      	mov	sp, r7
 8008056:	bd80      	pop	{r7, pc}

08008058 <USBH_MSC_BOT_REQ_Reset>:
  *         The function the MSC BOT Reset request.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_Reset(USBH_HandleTypeDef *phost)
{
 8008058:	b580      	push	{r7, lr}
 800805a:	b082      	sub	sp, #8
 800805c:	af00      	add	r7, sp, #0
 800805e:	6078      	str	r0, [r7, #4]
  
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS | \
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	2221      	movs	r2, #33	; 0x21
 8008064:	741a      	strb	r2, [r3, #16]
                              USB_REQ_RECIPIENT_INTERFACE;
  
  phost->Control.setup.b.bRequest = USB_REQ_BOT_RESET;
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	22ff      	movs	r2, #255	; 0xff
 800806a:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0;
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	2200      	movs	r2, #0
 8008070:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0;
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	2200      	movs	r2, #0
 8008076:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 0;           
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	2200      	movs	r2, #0
 800807c:	82da      	strh	r2, [r3, #22]
  
  return USBH_CtlReq(phost, 0 , 0 );  
 800807e:	2200      	movs	r2, #0
 8008080:	2100      	movs	r1, #0
 8008082:	6878      	ldr	r0, [r7, #4]
 8008084:	f001 fe2a 	bl	8009cdc <USBH_CtlReq>
 8008088:	4603      	mov	r3, r0
}
 800808a:	4618      	mov	r0, r3
 800808c:	3708      	adds	r7, #8
 800808e:	46bd      	mov	sp, r7
 8008090:	bd80      	pop	{r7, pc}

08008092 <USBH_MSC_BOT_REQ_GetMaxLUN>:
  * @param  phost: Host handle
  * @param  Maxlun: pointer to Maxlun variable
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_GetMaxLUN(USBH_HandleTypeDef *phost, uint8_t *Maxlun)
{
 8008092:	b580      	push	{r7, lr}
 8008094:	b082      	sub	sp, #8
 8008096:	af00      	add	r7, sp, #0
 8008098:	6078      	str	r0, [r7, #4]
 800809a:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	22a1      	movs	r2, #161	; 0xa1
 80080a0:	741a      	strb	r2, [r3, #16]
                              USB_REQ_RECIPIENT_INTERFACE;
  
  phost->Control.setup.b.bRequest = USB_REQ_GET_MAX_LUN;
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	22fe      	movs	r2, #254	; 0xfe
 80080a6:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0;
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	2200      	movs	r2, #0
 80080ac:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0;
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	2200      	movs	r2, #0
 80080b2:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 1;           
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	2201      	movs	r2, #1
 80080b8:	82da      	strh	r2, [r3, #22]
  
  return USBH_CtlReq(phost, Maxlun , 1 ); 
 80080ba:	2201      	movs	r2, #1
 80080bc:	6839      	ldr	r1, [r7, #0]
 80080be:	6878      	ldr	r0, [r7, #4]
 80080c0:	f001 fe0c 	bl	8009cdc <USBH_CtlReq>
 80080c4:	4603      	mov	r3, r0
}
 80080c6:	4618      	mov	r0, r3
 80080c8:	3708      	adds	r7, #8
 80080ca:	46bd      	mov	sp, r7
 80080cc:	bd80      	pop	{r7, pc}
	...

080080d0 <USBH_MSC_BOT_Init>:
  *         The function Initializes the BOT protocol.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Init(USBH_HandleTypeDef *phost)
{
 80080d0:	b480      	push	{r7}
 80080d2:	b085      	sub	sp, #20
 80080d4:	af00      	add	r7, sp, #0
 80080d6:	6078      	str	r0, [r7, #4]
  
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 80080de:	69db      	ldr	r3, [r3, #28]
 80080e0:	60fb      	str	r3, [r7, #12]
  
  MSC_Handle->hbot.cbw.field.Signature = BOT_CBW_SIGNATURE;
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	4a09      	ldr	r2, [pc, #36]	; (800810c <USBH_MSC_BOT_Init+0x3c>)
 80080e6:	655a      	str	r2, [r3, #84]	; 0x54
  MSC_Handle->hbot.cbw.field.Tag = BOT_CBW_TAG;
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	4a09      	ldr	r2, [pc, #36]	; (8008110 <USBH_MSC_BOT_Init+0x40>)
 80080ec:	659a      	str	r2, [r3, #88]	; 0x58
  MSC_Handle->hbot.state = BOT_SEND_CBW;    
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	2201      	movs	r2, #1
 80080f2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;   
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	2201      	movs	r2, #1
 80080fa:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
  
  return USBH_OK;
 80080fe:	2300      	movs	r3, #0
}
 8008100:	4618      	mov	r0, r3
 8008102:	3714      	adds	r7, #20
 8008104:	46bd      	mov	sp, r7
 8008106:	bc80      	pop	{r7}
 8008108:	4770      	bx	lr
 800810a:	bf00      	nop
 800810c:	43425355 	.word	0x43425355
 8008110:	20304050 	.word	0x20304050

08008114 <USBH_MSC_BOT_Process>:
  * @param  phost: Host handle
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Process (USBH_HandleTypeDef *phost, uint8_t lun)
{
 8008114:	b580      	push	{r7, lr}
 8008116:	b088      	sub	sp, #32
 8008118:	af02      	add	r7, sp, #8
 800811a:	6078      	str	r0, [r7, #4]
 800811c:	460b      	mov	r3, r1
 800811e:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef   status = USBH_BUSY;
 8008120:	2301      	movs	r3, #1
 8008122:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef   error  = USBH_BUSY;  
 8008124:	2301      	movs	r3, #1
 8008126:	75bb      	strb	r3, [r7, #22]
  BOT_CSWStatusTypeDef CSW_Status = BOT_CSW_CMD_FAILED;
 8008128:	2301      	movs	r3, #1
 800812a:	757b      	strb	r3, [r7, #21]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800812c:	2300      	movs	r3, #0
 800812e:	753b      	strb	r3, [r7, #20]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 8008136:	69db      	ldr	r3, [r3, #28]
 8008138:	613b      	str	r3, [r7, #16]
  uint8_t toggle = 0;
 800813a:	2300      	movs	r3, #0
 800813c:	73fb      	strb	r3, [r7, #15]
  
  switch (MSC_Handle->hbot.state)
 800813e:	693b      	ldr	r3, [r7, #16]
 8008140:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008144:	3b01      	subs	r3, #1
 8008146:	2b0a      	cmp	r3, #10
 8008148:	f200 81f1 	bhi.w	800852e <USBH_MSC_BOT_Process+0x41a>
 800814c:	a201      	add	r2, pc, #4	; (adr r2, 8008154 <USBH_MSC_BOT_Process+0x40>)
 800814e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008152:	bf00      	nop
 8008154:	08008181 	.word	0x08008181
 8008158:	080081ab 	.word	0x080081ab
 800815c:	08008245 	.word	0x08008245
 8008160:	08008263 	.word	0x08008263
 8008164:	08008307 	.word	0x08008307
 8008168:	0800832b 	.word	0x0800832b
 800816c:	080083f5 	.word	0x080083f5
 8008170:	08008411 	.word	0x08008411
 8008174:	08008483 	.word	0x08008483
 8008178:	080084b3 	.word	0x080084b3
 800817c:	08008515 	.word	0x08008515
  {
  case BOT_SEND_CBW:
    MSC_Handle->hbot.cbw.field.LUN = lun;
 8008180:	693b      	ldr	r3, [r7, #16]
 8008182:	78fa      	ldrb	r2, [r7, #3]
 8008184:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
    MSC_Handle->hbot.state = BOT_SEND_CBW_WAIT;    
 8008188:	693b      	ldr	r3, [r7, #16]
 800818a:	2202      	movs	r2, #2
 800818c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    USBH_BulkSendData (phost,
                       MSC_Handle->hbot.cbw.data, 
 8008190:	693b      	ldr	r3, [r7, #16]
 8008192:	f103 0154 	add.w	r1, r3, #84	; 0x54
    USBH_BulkSendData (phost,
 8008196:	693b      	ldr	r3, [r7, #16]
 8008198:	795a      	ldrb	r2, [r3, #5]
 800819a:	2301      	movs	r3, #1
 800819c:	9300      	str	r3, [sp, #0]
 800819e:	4613      	mov	r3, r2
 80081a0:	221f      	movs	r2, #31
 80081a2:	6878      	ldr	r0, [r7, #4]
 80081a4:	f002 f82b 	bl	800a1fe <USBH_BulkSendData>
                       BOT_CBW_LENGTH, 
                       MSC_Handle->OutPipe,
                       1);
    
    break;
 80081a8:	e1d0      	b.n	800854c <USBH_MSC_BOT_Process+0x438>
    
  case BOT_SEND_CBW_WAIT:
    
    URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe); 
 80081aa:	693b      	ldr	r3, [r7, #16]
 80081ac:	795b      	ldrb	r3, [r3, #5]
 80081ae:	4619      	mov	r1, r3
 80081b0:	6878      	ldr	r0, [r7, #4]
 80081b2:	f00a fd89 	bl	8012cc8 <USBH_LL_GetURBState>
 80081b6:	4603      	mov	r3, r0
 80081b8:	753b      	strb	r3, [r7, #20]
    
    if(URB_Status == USBH_URB_DONE)
 80081ba:	7d3b      	ldrb	r3, [r7, #20]
 80081bc:	2b01      	cmp	r3, #1
 80081be:	d120      	bne.n	8008202 <USBH_MSC_BOT_Process+0xee>
    { 
      if ( MSC_Handle->hbot.cbw.field.DataTransferLength != 0 )
 80081c0:	693b      	ldr	r3, [r7, #16]
 80081c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d00f      	beq.n	80081e8 <USBH_MSC_BOT_Process+0xd4>
      {
        /* If there is Data Transfer Stage */
        if (((MSC_Handle->hbot.cbw.field.Flags) & USB_REQ_DIR_MASK) == USB_D2H)
 80081c8:	693b      	ldr	r3, [r7, #16]
 80081ca:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 80081ce:	b25b      	sxtb	r3, r3
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	da04      	bge.n	80081de <USBH_MSC_BOT_Process+0xca>
        {
          /* Data Direction is IN */
          MSC_Handle->hbot.state = BOT_DATA_IN;
 80081d4:	693b      	ldr	r3, [r7, #16]
 80081d6:	2203      	movs	r2, #3
 80081d8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 80081dc:	e008      	b.n	80081f0 <USBH_MSC_BOT_Process+0xdc>
        }
        else
        {
          /* Data Direction is OUT */
          MSC_Handle->hbot.state = BOT_DATA_OUT;
 80081de:	693b      	ldr	r3, [r7, #16]
 80081e0:	2205      	movs	r2, #5
 80081e2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 80081e6:	e003      	b.n	80081f0 <USBH_MSC_BOT_Process+0xdc>
        } 
      }
      
      else
      {/* If there is NO Data Transfer Stage */
        MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 80081e8:	693b      	ldr	r3, [r7, #16]
 80081ea:	2207      	movs	r2, #7
 80081ec:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      }
#if (USBH_USE_OS == 1)
    osMessagePut ( phost->os_event, USBH_URB_EVENT, 0);
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 80081f6:	2200      	movs	r2, #0
 80081f8:	2102      	movs	r1, #2
 80081fa:	4618      	mov	r0, r3
 80081fc:	f005 f816 	bl	800d22c <osMessagePut>
      MSC_Handle->hbot.state  = BOT_ERROR_OUT;
#if (USBH_USE_OS == 1)
    osMessagePut ( phost->os_event, USBH_URB_EVENT, 0);
#endif       
    }
    break;
 8008200:	e197      	b.n	8008532 <USBH_MSC_BOT_Process+0x41e>
    else if(URB_Status == USBH_URB_NOTREADY)
 8008202:	7d3b      	ldrb	r3, [r7, #20]
 8008204:	2b02      	cmp	r3, #2
 8008206:	d10c      	bne.n	8008222 <USBH_MSC_BOT_Process+0x10e>
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 8008208:	693b      	ldr	r3, [r7, #16]
 800820a:	2201      	movs	r2, #1
 800820c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    osMessagePut ( phost->os_event, USBH_URB_EVENT, 0);
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8008216:	2200      	movs	r2, #0
 8008218:	2102      	movs	r1, #2
 800821a:	4618      	mov	r0, r3
 800821c:	f005 f806 	bl	800d22c <osMessagePut>
    break;
 8008220:	e187      	b.n	8008532 <USBH_MSC_BOT_Process+0x41e>
    else if(URB_Status == USBH_URB_STALL)
 8008222:	7d3b      	ldrb	r3, [r7, #20]
 8008224:	2b05      	cmp	r3, #5
 8008226:	f040 8184 	bne.w	8008532 <USBH_MSC_BOT_Process+0x41e>
      MSC_Handle->hbot.state  = BOT_ERROR_OUT;
 800822a:	693b      	ldr	r3, [r7, #16]
 800822c:	220a      	movs	r2, #10
 800822e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    osMessagePut ( phost->os_event, USBH_URB_EVENT, 0);
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8008238:	2200      	movs	r2, #0
 800823a:	2102      	movs	r1, #2
 800823c:	4618      	mov	r0, r3
 800823e:	f004 fff5 	bl	800d22c <osMessagePut>
    break;
 8008242:	e176      	b.n	8008532 <USBH_MSC_BOT_Process+0x41e>
    
  case BOT_DATA_IN:   
    /* Send first packet */        
    USBH_BulkReceiveData (phost,
 8008244:	693b      	ldr	r3, [r7, #16]
 8008246:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800824a:	693b      	ldr	r3, [r7, #16]
 800824c:	895a      	ldrh	r2, [r3, #10]
 800824e:	693b      	ldr	r3, [r7, #16]
 8008250:	791b      	ldrb	r3, [r3, #4]
 8008252:	6878      	ldr	r0, [r7, #4]
 8008254:	f001 fff8 	bl	800a248 <USBH_BulkReceiveData>
                          MSC_Handle->hbot.pbuf, 
                          MSC_Handle->InEpSize , 
                          MSC_Handle->InPipe);
    
    MSC_Handle->hbot.state  = BOT_DATA_IN_WAIT;
 8008258:	693b      	ldr	r3, [r7, #16]
 800825a:	2204      	movs	r2, #4
 800825c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    
    break;   
 8008260:	e174      	b.n	800854c <USBH_MSC_BOT_Process+0x438>
    
  case BOT_DATA_IN_WAIT:  
    
    URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe); 
 8008262:	693b      	ldr	r3, [r7, #16]
 8008264:	791b      	ldrb	r3, [r3, #4]
 8008266:	4619      	mov	r1, r3
 8008268:	6878      	ldr	r0, [r7, #4]
 800826a:	f00a fd2d 	bl	8012cc8 <USBH_LL_GetURBState>
 800826e:	4603      	mov	r3, r0
 8008270:	753b      	strb	r3, [r7, #20]
    
    if(URB_Status == USBH_URB_DONE) 
 8008272:	7d3b      	ldrb	r3, [r7, #20]
 8008274:	2b01      	cmp	r3, #1
 8008276:	d135      	bne.n	80082e4 <USBH_MSC_BOT_Process+0x1d0>
    {
      /* Adjust Data pointer and data length */
      if(MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->InEpSize)
 8008278:	693b      	ldr	r3, [r7, #16]
 800827a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800827c:	693a      	ldr	r2, [r7, #16]
 800827e:	8952      	ldrh	r2, [r2, #10]
 8008280:	4293      	cmp	r3, r2
 8008282:	d910      	bls.n	80082a6 <USBH_MSC_BOT_Process+0x192>
      {
          MSC_Handle->hbot.pbuf += MSC_Handle->InEpSize;
 8008284:	693b      	ldr	r3, [r7, #16]
 8008286:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800828a:	693a      	ldr	r2, [r7, #16]
 800828c:	8952      	ldrh	r2, [r2, #10]
 800828e:	441a      	add	r2, r3
 8008290:	693b      	ldr	r3, [r7, #16]
 8008292:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->InEpSize;  
 8008296:	693b      	ldr	r3, [r7, #16]
 8008298:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800829a:	693a      	ldr	r2, [r7, #16]
 800829c:	8952      	ldrh	r2, [r2, #10]
 800829e:	1a9a      	subs	r2, r3, r2
 80082a0:	693b      	ldr	r3, [r7, #16]
 80082a2:	65da      	str	r2, [r3, #92]	; 0x5c
 80082a4:	e002      	b.n	80082ac <USBH_MSC_BOT_Process+0x198>
      }
      else
      {
        MSC_Handle->hbot.cbw.field.DataTransferLength = 0;
 80082a6:	693b      	ldr	r3, [r7, #16]
 80082a8:	2200      	movs	r2, #0
 80082aa:	65da      	str	r2, [r3, #92]	; 0x5c
      }
        
      /* More Data To be Received */
      if(MSC_Handle->hbot.cbw.field.DataTransferLength > 0)
 80082ac:	693b      	ldr	r3, [r7, #16]
 80082ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d00a      	beq.n	80082ca <USBH_MSC_BOT_Process+0x1b6>
      {
        /* Send next packet */        
        USBH_BulkReceiveData (phost,
 80082b4:	693b      	ldr	r3, [r7, #16]
 80082b6:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 80082ba:	693b      	ldr	r3, [r7, #16]
 80082bc:	895a      	ldrh	r2, [r3, #10]
 80082be:	693b      	ldr	r3, [r7, #16]
 80082c0:	791b      	ldrb	r3, [r3, #4]
 80082c2:	6878      	ldr	r0, [r7, #4]
 80082c4:	f001 ffc0 	bl	800a248 <USBH_BulkReceiveData>
      
#if (USBH_USE_OS == 1)
    osMessagePut ( phost->os_event, USBH_URB_EVENT, 0);
#endif       
    }     
    break;  
 80082c8:	e135      	b.n	8008536 <USBH_MSC_BOT_Process+0x422>
        MSC_Handle->hbot.state  = BOT_RECEIVE_CSW;
 80082ca:	693b      	ldr	r3, [r7, #16]
 80082cc:	2207      	movs	r2, #7
 80082ce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        osMessagePut ( phost->os_event, USBH_URB_EVENT, 0);
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 80082d8:	2200      	movs	r2, #0
 80082da:	2102      	movs	r1, #2
 80082dc:	4618      	mov	r0, r3
 80082de:	f004 ffa5 	bl	800d22c <osMessagePut>
    break;  
 80082e2:	e128      	b.n	8008536 <USBH_MSC_BOT_Process+0x422>
    else if(URB_Status == USBH_URB_STALL)
 80082e4:	7d3b      	ldrb	r3, [r7, #20]
 80082e6:	2b05      	cmp	r3, #5
 80082e8:	f040 8125 	bne.w	8008536 <USBH_MSC_BOT_Process+0x422>
      MSC_Handle->hbot.state  = BOT_ERROR_IN;
 80082ec:	693b      	ldr	r3, [r7, #16]
 80082ee:	2209      	movs	r2, #9
 80082f0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    osMessagePut ( phost->os_event, USBH_URB_EVENT, 0);
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 80082fa:	2200      	movs	r2, #0
 80082fc:	2102      	movs	r1, #2
 80082fe:	4618      	mov	r0, r3
 8008300:	f004 ff94 	bl	800d22c <osMessagePut>
    break;  
 8008304:	e117      	b.n	8008536 <USBH_MSC_BOT_Process+0x422>
    
  case BOT_DATA_OUT:
    
    USBH_BulkSendData (phost,
 8008306:	693b      	ldr	r3, [r7, #16]
 8008308:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800830c:	693b      	ldr	r3, [r7, #16]
 800830e:	891a      	ldrh	r2, [r3, #8]
 8008310:	693b      	ldr	r3, [r7, #16]
 8008312:	7958      	ldrb	r0, [r3, #5]
 8008314:	2301      	movs	r3, #1
 8008316:	9300      	str	r3, [sp, #0]
 8008318:	4603      	mov	r3, r0
 800831a:	6878      	ldr	r0, [r7, #4]
 800831c:	f001 ff6f 	bl	800a1fe <USBH_BulkSendData>
                       MSC_Handle->OutEpSize , 
                       MSC_Handle->OutPipe,
                       1);
    
    
    MSC_Handle->hbot.state  = BOT_DATA_OUT_WAIT;
 8008320:	693b      	ldr	r3, [r7, #16]
 8008322:	2206      	movs	r2, #6
 8008324:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 8008328:	e110      	b.n	800854c <USBH_MSC_BOT_Process+0x438>
    
  case BOT_DATA_OUT_WAIT:
    URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);     
 800832a:	693b      	ldr	r3, [r7, #16]
 800832c:	795b      	ldrb	r3, [r3, #5]
 800832e:	4619      	mov	r1, r3
 8008330:	6878      	ldr	r0, [r7, #4]
 8008332:	f00a fcc9 	bl	8012cc8 <USBH_LL_GetURBState>
 8008336:	4603      	mov	r3, r0
 8008338:	753b      	strb	r3, [r7, #20]
    
    if(URB_Status == USBH_URB_DONE)
 800833a:	7d3b      	ldrb	r3, [r7, #20]
 800833c:	2b01      	cmp	r3, #1
 800833e:	d138      	bne.n	80083b2 <USBH_MSC_BOT_Process+0x29e>
    {
      /* Adjust Data pointer and data length */
      if(MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->OutEpSize)
 8008340:	693b      	ldr	r3, [r7, #16]
 8008342:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008344:	693a      	ldr	r2, [r7, #16]
 8008346:	8912      	ldrh	r2, [r2, #8]
 8008348:	4293      	cmp	r3, r2
 800834a:	d910      	bls.n	800836e <USBH_MSC_BOT_Process+0x25a>
      {
          MSC_Handle->hbot.pbuf += MSC_Handle->OutEpSize;
 800834c:	693b      	ldr	r3, [r7, #16]
 800834e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008352:	693a      	ldr	r2, [r7, #16]
 8008354:	8912      	ldrh	r2, [r2, #8]
 8008356:	441a      	add	r2, r3
 8008358:	693b      	ldr	r3, [r7, #16]
 800835a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->OutEpSize; 
 800835e:	693b      	ldr	r3, [r7, #16]
 8008360:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008362:	693a      	ldr	r2, [r7, #16]
 8008364:	8912      	ldrh	r2, [r2, #8]
 8008366:	1a9a      	subs	r2, r3, r2
 8008368:	693b      	ldr	r3, [r7, #16]
 800836a:	65da      	str	r2, [r3, #92]	; 0x5c
 800836c:	e002      	b.n	8008374 <USBH_MSC_BOT_Process+0x260>
      }
      else
      {
        MSC_Handle->hbot.cbw.field.DataTransferLength = 0;
 800836e:	693b      	ldr	r3, [r7, #16]
 8008370:	2200      	movs	r2, #0
 8008372:	65da      	str	r2, [r3, #92]	; 0x5c
      } 
      
      /* More Data To be Sent */
      if(MSC_Handle->hbot.cbw.field.DataTransferLength > 0)
 8008374:	693b      	ldr	r3, [r7, #16]
 8008376:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008378:	2b00      	cmp	r3, #0
 800837a:	d00d      	beq.n	8008398 <USBH_MSC_BOT_Process+0x284>
      {
        USBH_BulkSendData (phost,
 800837c:	693b      	ldr	r3, [r7, #16]
 800837e:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 8008382:	693b      	ldr	r3, [r7, #16]
 8008384:	891a      	ldrh	r2, [r3, #8]
 8008386:	693b      	ldr	r3, [r7, #16]
 8008388:	7958      	ldrb	r0, [r3, #5]
 800838a:	2301      	movs	r3, #1
 800838c:	9300      	str	r3, [sp, #0]
 800838e:	4603      	mov	r3, r0
 8008390:	6878      	ldr	r0, [r7, #4]
 8008392:	f001 ff34 	bl	800a1fe <USBH_BulkSendData>
 8008396:	e003      	b.n	80083a0 <USBH_MSC_BOT_Process+0x28c>
                           1);
      }
      else
      {
        /* If value was 0, and successful transfer, then change the state */
        MSC_Handle->hbot.state  = BOT_RECEIVE_CSW;
 8008398:	693b      	ldr	r3, [r7, #16]
 800839a:	2207      	movs	r2, #7
 800839c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      }  
#if (USBH_USE_OS == 1)
    osMessagePut ( phost->os_event, USBH_URB_EVENT, 0);
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 80083a6:	2200      	movs	r2, #0
 80083a8:	2102      	movs	r1, #2
 80083aa:	4618      	mov	r0, r3
 80083ac:	f004 ff3e 	bl	800d22c <osMessagePut>
      */      
#if (USBH_USE_OS == 1)
      osMessagePut ( phost->os_event, USBH_URB_EVENT, 0);
#endif       
    }
    break;
 80083b0:	e0c3      	b.n	800853a <USBH_MSC_BOT_Process+0x426>
    else if(URB_Status == USBH_URB_NOTREADY)
 80083b2:	7d3b      	ldrb	r3, [r7, #20]
 80083b4:	2b02      	cmp	r3, #2
 80083b6:	d10c      	bne.n	80083d2 <USBH_MSC_BOT_Process+0x2be>
      MSC_Handle->hbot.state  = BOT_DATA_OUT;
 80083b8:	693b      	ldr	r3, [r7, #16]
 80083ba:	2205      	movs	r2, #5
 80083bc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    osMessagePut ( phost->os_event, USBH_URB_EVENT, 0);
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 80083c6:	2200      	movs	r2, #0
 80083c8:	2102      	movs	r1, #2
 80083ca:	4618      	mov	r0, r3
 80083cc:	f004 ff2e 	bl	800d22c <osMessagePut>
    break;
 80083d0:	e0b3      	b.n	800853a <USBH_MSC_BOT_Process+0x426>
    else if(URB_Status == USBH_URB_STALL)
 80083d2:	7d3b      	ldrb	r3, [r7, #20]
 80083d4:	2b05      	cmp	r3, #5
 80083d6:	f040 80b0 	bne.w	800853a <USBH_MSC_BOT_Process+0x426>
      MSC_Handle->hbot.state  = BOT_ERROR_OUT;
 80083da:	693b      	ldr	r3, [r7, #16]
 80083dc:	220a      	movs	r2, #10
 80083de:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      osMessagePut ( phost->os_event, USBH_URB_EVENT, 0);
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 80083e8:	2200      	movs	r2, #0
 80083ea:	2102      	movs	r1, #2
 80083ec:	4618      	mov	r0, r3
 80083ee:	f004 ff1d 	bl	800d22c <osMessagePut>
    break;
 80083f2:	e0a2      	b.n	800853a <USBH_MSC_BOT_Process+0x426>
    
  case BOT_RECEIVE_CSW:
    
    USBH_BulkReceiveData (phost,
                          MSC_Handle->hbot.csw.data, 
 80083f4:	693b      	ldr	r3, [r7, #16]
 80083f6:	f103 0178 	add.w	r1, r3, #120	; 0x78
    USBH_BulkReceiveData (phost,
 80083fa:	693b      	ldr	r3, [r7, #16]
 80083fc:	791b      	ldrb	r3, [r3, #4]
 80083fe:	220d      	movs	r2, #13
 8008400:	6878      	ldr	r0, [r7, #4]
 8008402:	f001 ff21 	bl	800a248 <USBH_BulkReceiveData>
                          BOT_CSW_LENGTH , 
                          MSC_Handle->InPipe);
    
    MSC_Handle->hbot.state  = BOT_RECEIVE_CSW_WAIT;
 8008406:	693b      	ldr	r3, [r7, #16]
 8008408:	2208      	movs	r2, #8
 800840a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800840e:	e09d      	b.n	800854c <USBH_MSC_BOT_Process+0x438>
    
  case BOT_RECEIVE_CSW_WAIT:
    
    URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe); 
 8008410:	693b      	ldr	r3, [r7, #16]
 8008412:	791b      	ldrb	r3, [r3, #4]
 8008414:	4619      	mov	r1, r3
 8008416:	6878      	ldr	r0, [r7, #4]
 8008418:	f00a fc56 	bl	8012cc8 <USBH_LL_GetURBState>
 800841c:	4603      	mov	r3, r0
 800841e:	753b      	strb	r3, [r7, #20]
    
    /* Decode CSW */
    if(URB_Status == USBH_URB_DONE)
 8008420:	7d3b      	ldrb	r3, [r7, #20]
 8008422:	2b01      	cmp	r3, #1
 8008424:	d11d      	bne.n	8008462 <USBH_MSC_BOT_Process+0x34e>
    {
      MSC_Handle->hbot.state = BOT_SEND_CBW;    
 8008426:	693b      	ldr	r3, [r7, #16]
 8008428:	2201      	movs	r2, #1
 800842a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;        
 800842e:	693b      	ldr	r3, [r7, #16]
 8008430:	2201      	movs	r2, #1
 8008432:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      CSW_Status = USBH_MSC_DecodeCSW(phost);
 8008436:	6878      	ldr	r0, [r7, #4]
 8008438:	f000 f8ba 	bl	80085b0 <USBH_MSC_DecodeCSW>
 800843c:	4603      	mov	r3, r0
 800843e:	757b      	strb	r3, [r7, #21]
      
      if(CSW_Status == BOT_CSW_CMD_PASSED)
 8008440:	7d7b      	ldrb	r3, [r7, #21]
 8008442:	2b00      	cmp	r3, #0
 8008444:	d102      	bne.n	800844c <USBH_MSC_BOT_Process+0x338>
      {
        status = USBH_OK;
 8008446:	2300      	movs	r3, #0
 8008448:	75fb      	strb	r3, [r7, #23]
 800844a:	e001      	b.n	8008450 <USBH_MSC_BOT_Process+0x33c>
      }
      else
      {
        status = USBH_FAIL;
 800844c:	2302      	movs	r3, #2
 800844e:	75fb      	strb	r3, [r7, #23]
      }
#if (USBH_USE_OS == 1)
      osMessagePut ( phost->os_event, USBH_URB_EVENT, 0);
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8008456:	2200      	movs	r2, #0
 8008458:	2102      	movs	r1, #2
 800845a:	4618      	mov	r0, r3
 800845c:	f004 fee6 	bl	800d22c <osMessagePut>
      MSC_Handle->hbot.state  = BOT_ERROR_IN;
#if (USBH_USE_OS == 1)
      osMessagePut ( phost->os_event, USBH_URB_EVENT, 0);
#endif       
    }
    break;
 8008460:	e06d      	b.n	800853e <USBH_MSC_BOT_Process+0x42a>
    else if(URB_Status == USBH_URB_STALL)     
 8008462:	7d3b      	ldrb	r3, [r7, #20]
 8008464:	2b05      	cmp	r3, #5
 8008466:	d16a      	bne.n	800853e <USBH_MSC_BOT_Process+0x42a>
      MSC_Handle->hbot.state  = BOT_ERROR_IN;
 8008468:	693b      	ldr	r3, [r7, #16]
 800846a:	2209      	movs	r2, #9
 800846c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      osMessagePut ( phost->os_event, USBH_URB_EVENT, 0);
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8008476:	2200      	movs	r2, #0
 8008478:	2102      	movs	r1, #2
 800847a:	4618      	mov	r0, r3
 800847c:	f004 fed6 	bl	800d22c <osMessagePut>
    break;
 8008480:	e05d      	b.n	800853e <USBH_MSC_BOT_Process+0x42a>
    
  case BOT_ERROR_IN: 
    error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_IN);
 8008482:	78fb      	ldrb	r3, [r7, #3]
 8008484:	2200      	movs	r2, #0
 8008486:	4619      	mov	r1, r3
 8008488:	6878      	ldr	r0, [r7, #4]
 800848a:	f000 f865 	bl	8008558 <USBH_MSC_BOT_Abort>
 800848e:	4603      	mov	r3, r0
 8008490:	75bb      	strb	r3, [r7, #22]
    
    if (error == USBH_OK)
 8008492:	7dbb      	ldrb	r3, [r7, #22]
 8008494:	2b00      	cmp	r3, #0
 8008496:	d104      	bne.n	80084a2 <USBH_MSC_BOT_Process+0x38e>
    {
      MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 8008498:	693b      	ldr	r3, [r7, #16]
 800849a:	2207      	movs	r2, #7
 800849c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    else if (error == USBH_UNRECOVERED_ERROR)
    {
      /* This means that there is a STALL Error limit, Do Reset Recovery */
      MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
    }
    break;
 80084a0:	e04f      	b.n	8008542 <USBH_MSC_BOT_Process+0x42e>
    else if (error == USBH_UNRECOVERED_ERROR)
 80084a2:	7dbb      	ldrb	r3, [r7, #22]
 80084a4:	2b04      	cmp	r3, #4
 80084a6:	d14c      	bne.n	8008542 <USBH_MSC_BOT_Process+0x42e>
      MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 80084a8:	693b      	ldr	r3, [r7, #16]
 80084aa:	220b      	movs	r2, #11
 80084ac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 80084b0:	e047      	b.n	8008542 <USBH_MSC_BOT_Process+0x42e>
    
  case BOT_ERROR_OUT: 
    error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_OUT);
 80084b2:	78fb      	ldrb	r3, [r7, #3]
 80084b4:	2201      	movs	r2, #1
 80084b6:	4619      	mov	r1, r3
 80084b8:	6878      	ldr	r0, [r7, #4]
 80084ba:	f000 f84d 	bl	8008558 <USBH_MSC_BOT_Abort>
 80084be:	4603      	mov	r3, r0
 80084c0:	75bb      	strb	r3, [r7, #22]
    
    if ( error == USBH_OK)
 80084c2:	7dbb      	ldrb	r3, [r7, #22]
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d11d      	bne.n	8008504 <USBH_MSC_BOT_Process+0x3f0>
    { 
      
      toggle = USBH_LL_GetToggle(phost, MSC_Handle->OutPipe); 
 80084c8:	693b      	ldr	r3, [r7, #16]
 80084ca:	795b      	ldrb	r3, [r3, #5]
 80084cc:	4619      	mov	r1, r3
 80084ce:	6878      	ldr	r0, [r7, #4]
 80084d0:	f00a fc56 	bl	8012d80 <USBH_LL_GetToggle>
 80084d4:	4603      	mov	r3, r0
 80084d6:	73fb      	strb	r3, [r7, #15]
      USBH_LL_SetToggle(phost, MSC_Handle->OutPipe, 1- toggle);   
 80084d8:	693b      	ldr	r3, [r7, #16]
 80084da:	7959      	ldrb	r1, [r3, #5]
 80084dc:	7bfb      	ldrb	r3, [r7, #15]
 80084de:	f1c3 0301 	rsb	r3, r3, #1
 80084e2:	b2db      	uxtb	r3, r3
 80084e4:	461a      	mov	r2, r3
 80084e6:	6878      	ldr	r0, [r7, #4]
 80084e8:	f00a fc18 	bl	8012d1c <USBH_LL_SetToggle>
      USBH_LL_SetToggle(phost, MSC_Handle->InPipe, 0);  
 80084ec:	693b      	ldr	r3, [r7, #16]
 80084ee:	791b      	ldrb	r3, [r3, #4]
 80084f0:	2200      	movs	r2, #0
 80084f2:	4619      	mov	r1, r3
 80084f4:	6878      	ldr	r0, [r7, #4]
 80084f6:	f00a fc11 	bl	8012d1c <USBH_LL_SetToggle>
      MSC_Handle->hbot.state = BOT_ERROR_IN;        
 80084fa:	693b      	ldr	r3, [r7, #16]
 80084fc:	2209      	movs	r2, #9
 80084fe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    }
    else if (error == USBH_UNRECOVERED_ERROR)
    {
      MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
    }
    break;
 8008502:	e020      	b.n	8008546 <USBH_MSC_BOT_Process+0x432>
    else if (error == USBH_UNRECOVERED_ERROR)
 8008504:	7dbb      	ldrb	r3, [r7, #22]
 8008506:	2b04      	cmp	r3, #4
 8008508:	d11d      	bne.n	8008546 <USBH_MSC_BOT_Process+0x432>
      MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 800850a:	693b      	ldr	r3, [r7, #16]
 800850c:	220b      	movs	r2, #11
 800850e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 8008512:	e018      	b.n	8008546 <USBH_MSC_BOT_Process+0x432>
    
    
  case BOT_UNRECOVERED_ERROR: 
    status = USBH_MSC_BOT_REQ_Reset(phost);
 8008514:	6878      	ldr	r0, [r7, #4]
 8008516:	f7ff fd9f 	bl	8008058 <USBH_MSC_BOT_REQ_Reset>
 800851a:	4603      	mov	r3, r0
 800851c:	75fb      	strb	r3, [r7, #23]
    if ( status == USBH_OK)
 800851e:	7dfb      	ldrb	r3, [r7, #23]
 8008520:	2b00      	cmp	r3, #0
 8008522:	d112      	bne.n	800854a <USBH_MSC_BOT_Process+0x436>
    {
      MSC_Handle->hbot.state = BOT_SEND_CBW; 
 8008524:	693b      	ldr	r3, [r7, #16]
 8008526:	2201      	movs	r2, #1
 8008528:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    }
    break;
 800852c:	e00d      	b.n	800854a <USBH_MSC_BOT_Process+0x436>
    
  default:      
    break;
 800852e:	bf00      	nop
 8008530:	e00c      	b.n	800854c <USBH_MSC_BOT_Process+0x438>
    break;
 8008532:	bf00      	nop
 8008534:	e00a      	b.n	800854c <USBH_MSC_BOT_Process+0x438>
    break;  
 8008536:	bf00      	nop
 8008538:	e008      	b.n	800854c <USBH_MSC_BOT_Process+0x438>
    break;
 800853a:	bf00      	nop
 800853c:	e006      	b.n	800854c <USBH_MSC_BOT_Process+0x438>
    break;
 800853e:	bf00      	nop
 8008540:	e004      	b.n	800854c <USBH_MSC_BOT_Process+0x438>
    break;
 8008542:	bf00      	nop
 8008544:	e002      	b.n	800854c <USBH_MSC_BOT_Process+0x438>
    break;
 8008546:	bf00      	nop
 8008548:	e000      	b.n	800854c <USBH_MSC_BOT_Process+0x438>
    break;
 800854a:	bf00      	nop
  }
  return status;
 800854c:	7dfb      	ldrb	r3, [r7, #23]
}
 800854e:	4618      	mov	r0, r3
 8008550:	3718      	adds	r7, #24
 8008552:	46bd      	mov	sp, r7
 8008554:	bd80      	pop	{r7, pc}
 8008556:	bf00      	nop

08008558 <USBH_MSC_BOT_Abort>:
  * @param  lun: Logical Unit Number
  * @param  dir: direction (0: out / 1 : in)
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_BOT_Abort(USBH_HandleTypeDef *phost, uint8_t lun, uint8_t dir)
{
 8008558:	b580      	push	{r7, lr}
 800855a:	b084      	sub	sp, #16
 800855c:	af00      	add	r7, sp, #0
 800855e:	6078      	str	r0, [r7, #4]
 8008560:	460b      	mov	r3, r1
 8008562:	70fb      	strb	r3, [r7, #3]
 8008564:	4613      	mov	r3, r2
 8008566:	70bb      	strb	r3, [r7, #2]
  USBH_StatusTypeDef status = USBH_FAIL;
 8008568:	2302      	movs	r3, #2
 800856a:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 8008572:	69db      	ldr	r3, [r3, #28]
 8008574:	60bb      	str	r3, [r7, #8]
  
  switch (dir)
 8008576:	78bb      	ldrb	r3, [r7, #2]
 8008578:	2b00      	cmp	r3, #0
 800857a:	d002      	beq.n	8008582 <USBH_MSC_BOT_Abort+0x2a>
 800857c:	2b01      	cmp	r3, #1
 800857e:	d009      	beq.n	8008594 <USBH_MSC_BOT_Abort+0x3c>
    /*send ClrFeature on Bulk OUT endpoint */
    status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
    break;
    
  default:
    break;
 8008580:	e011      	b.n	80085a6 <USBH_MSC_BOT_Abort+0x4e>
    status = USBH_ClrFeature(phost, MSC_Handle->InEp);
 8008582:	68bb      	ldr	r3, [r7, #8]
 8008584:	79db      	ldrb	r3, [r3, #7]
 8008586:	4619      	mov	r1, r3
 8008588:	6878      	ldr	r0, [r7, #4]
 800858a:	f001 f9c8 	bl	800991e <USBH_ClrFeature>
 800858e:	4603      	mov	r3, r0
 8008590:	73fb      	strb	r3, [r7, #15]
    break;
 8008592:	e008      	b.n	80085a6 <USBH_MSC_BOT_Abort+0x4e>
    status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
 8008594:	68bb      	ldr	r3, [r7, #8]
 8008596:	799b      	ldrb	r3, [r3, #6]
 8008598:	4619      	mov	r1, r3
 800859a:	6878      	ldr	r0, [r7, #4]
 800859c:	f001 f9bf 	bl	800991e <USBH_ClrFeature>
 80085a0:	4603      	mov	r3, r0
 80085a2:	73fb      	strb	r3, [r7, #15]
    break;
 80085a4:	bf00      	nop
  }
  return status;
 80085a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80085a8:	4618      	mov	r0, r3
 80085aa:	3710      	adds	r7, #16
 80085ac:	46bd      	mov	sp, r7
 80085ae:	bd80      	pop	{r7, pc}

080085b0 <USBH_MSC_DecodeCSW>:
  *     2. the CSW is 13 (Dh) bytes in length,
  *     3. dCSWTag matches the dCBWTag from the corresponding CBW.
  */

static BOT_CSWStatusTypeDef USBH_MSC_DecodeCSW(USBH_HandleTypeDef *phost)
{
 80085b0:	b580      	push	{r7, lr}
 80085b2:	b084      	sub	sp, #16
 80085b4:	af00      	add	r7, sp, #0
 80085b6:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 80085be:	69db      	ldr	r3, [r3, #28]
 80085c0:	60bb      	str	r3, [r7, #8]
  BOT_CSWStatusTypeDef status = BOT_CSW_CMD_FAILED;
 80085c2:	2301      	movs	r3, #1
 80085c4:	73fb      	strb	r3, [r7, #15]
  
    /*Checking if the transfer length is different than 13*/    
    if(USBH_LL_GetLastXferSize(phost, MSC_Handle->InPipe) != BOT_CSW_LENGTH)
 80085c6:	68bb      	ldr	r3, [r7, #8]
 80085c8:	791b      	ldrb	r3, [r3, #4]
 80085ca:	4619      	mov	r1, r3
 80085cc:	6878      	ldr	r0, [r7, #4]
 80085ce:	f00a faa3 	bl	8012b18 <USBH_LL_GetLastXferSize>
 80085d2:	4603      	mov	r3, r0
 80085d4:	2b0d      	cmp	r3, #13
 80085d6:	d002      	beq.n	80085de <USBH_MSC_DecodeCSW+0x2e>
      Device intends to transfer no data)
      (11) Ho > Do  (Host expects to send data to the device,
      Device intends to receive data from the host)*/
      
      
      status = BOT_CSW_PHASE_ERROR;
 80085d8:	2302      	movs	r3, #2
 80085da:	73fb      	strb	r3, [r7, #15]
 80085dc:	e024      	b.n	8008628 <USBH_MSC_DecodeCSW+0x78>
    }
    else
    { /* CSW length is Correct */
      
      /* Check validity of the CSW Signature and CSWStatus */
      if(MSC_Handle->hbot.csw.field.Signature == BOT_CSW_SIGNATURE)
 80085de:	68bb      	ldr	r3, [r7, #8]
 80085e0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80085e2:	4a14      	ldr	r2, [pc, #80]	; (8008634 <USBH_MSC_DecodeCSW+0x84>)
 80085e4:	4293      	cmp	r3, r2
 80085e6:	d11d      	bne.n	8008624 <USBH_MSC_DecodeCSW+0x74>
      {/* Check Condition 1. dCSWSignature is equal to 53425355h */
        
        if(MSC_Handle->hbot.csw.field.Tag == MSC_Handle->hbot.cbw.field.Tag)
 80085e8:	68bb      	ldr	r3, [r7, #8]
 80085ea:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 80085ec:	68bb      	ldr	r3, [r7, #8]
 80085ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80085f0:	429a      	cmp	r2, r3
 80085f2:	d119      	bne.n	8008628 <USBH_MSC_DecodeCSW+0x78>
        {
          /* Check Condition 3. dCSWTag matches the dCBWTag from the 
          corresponding CBW */

          if(MSC_Handle->hbot.csw.field.Status == 0) 
 80085f4:	68bb      	ldr	r3, [r7, #8]
 80085f6:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d102      	bne.n	8008604 <USBH_MSC_DecodeCSW+0x54>
            (12) Ho = Do (Host expects to send data to the device, 
            Device intends to receive data from the host)
            
            */
            
            status = BOT_CSW_CMD_PASSED;
 80085fe:	2300      	movs	r3, #0
 8008600:	73fb      	strb	r3, [r7, #15]
 8008602:	e011      	b.n	8008628 <USBH_MSC_DecodeCSW+0x78>
          }
          else if(MSC_Handle->hbot.csw.field.Status == 1)
 8008604:	68bb      	ldr	r3, [r7, #8]
 8008606:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800860a:	2b01      	cmp	r3, #1
 800860c:	d102      	bne.n	8008614 <USBH_MSC_DecodeCSW+0x64>
          {
            status = BOT_CSW_CMD_FAILED;
 800860e:	2301      	movs	r3, #1
 8008610:	73fb      	strb	r3, [r7, #15]
 8008612:	e009      	b.n	8008628 <USBH_MSC_DecodeCSW+0x78>
          }
          
          else if(MSC_Handle->hbot.csw.field.Status == 2)
 8008614:	68bb      	ldr	r3, [r7, #8]
 8008616:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800861a:	2b02      	cmp	r3, #2
 800861c:	d104      	bne.n	8008628 <USBH_MSC_DecodeCSW+0x78>
            Di Device intends to send data to the host)
            (13) Ho < Do (Host expects to send data to the device, 
            Device intends to receive data from the host)
            */
            
            status = BOT_CSW_PHASE_ERROR;
 800861e:	2302      	movs	r3, #2
 8008620:	73fb      	strb	r3, [r7, #15]
 8008622:	e001      	b.n	8008628 <USBH_MSC_DecodeCSW+0x78>
      else
      {
        /* If the CSW Signature is not valid, We sall return the Phase Error to
        Upper Layers for Reset Recovery */
        
        status = BOT_CSW_PHASE_ERROR;
 8008624:	2302      	movs	r3, #2
 8008626:	73fb      	strb	r3, [r7, #15]
      }
    } /* CSW Length Check*/
    
  return status;
 8008628:	7bfb      	ldrb	r3, [r7, #15]
}
 800862a:	4618      	mov	r0, r3
 800862c:	3710      	adds	r7, #16
 800862e:	46bd      	mov	sp, r7
 8008630:	bd80      	pop	{r7, pc}
 8008632:	bf00      	nop
 8008634:	53425355 	.word	0x53425355

08008638 <USBH_MSC_SCSI_TestUnitReady>:
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_TestUnitReady (USBH_HandleTypeDef *phost, 
                                                uint8_t lun)
{
 8008638:	b580      	push	{r7, lr}
 800863a:	b084      	sub	sp, #16
 800863c:	af00      	add	r7, sp, #0
 800863e:	6078      	str	r0, [r7, #4]
 8008640:	460b      	mov	r3, r1
 8008642:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 8008644:	2302      	movs	r3, #2
 8008646:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 800864e:	69db      	ldr	r3, [r3, #28]
 8008650:	60bb      	str	r3, [r7, #8]
  
  switch(MSC_Handle->hbot.cmd_state)
 8008652:	68bb      	ldr	r3, [r7, #8]
 8008654:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8008658:	2b01      	cmp	r3, #1
 800865a:	d002      	beq.n	8008662 <USBH_MSC_SCSI_TestUnitReady+0x2a>
 800865c:	2b02      	cmp	r3, #2
 800865e:	d021      	beq.n	80086a4 <USBH_MSC_SCSI_TestUnitReady+0x6c>
  case BOT_CMD_WAIT: 
    error = USBH_MSC_BOT_Process(phost, lun);
    break;
    
  default:
    break;
 8008660:	e028      	b.n	80086b4 <USBH_MSC_SCSI_TestUnitReady+0x7c>
    MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_MODE_TEST_UNIT_READY;     
 8008662:	68bb      	ldr	r3, [r7, #8]
 8008664:	2200      	movs	r2, #0
 8008666:	65da      	str	r2, [r3, #92]	; 0x5c
    MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 8008668:	68bb      	ldr	r3, [r7, #8]
 800866a:	2200      	movs	r2, #0
 800866c:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
    MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 8008670:	68bb      	ldr	r3, [r7, #8]
 8008672:	220a      	movs	r2, #10
 8008674:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
    USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 8008678:	68bb      	ldr	r3, [r7, #8]
 800867a:	3363      	adds	r3, #99	; 0x63
 800867c:	2210      	movs	r2, #16
 800867e:	2100      	movs	r1, #0
 8008680:	4618      	mov	r0, r3
 8008682:	f00c f80a 	bl	801469a <memset>
    MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_TEST_UNIT_READY; 
 8008686:	68bb      	ldr	r3, [r7, #8]
 8008688:	2200      	movs	r2, #0
 800868a:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
    MSC_Handle->hbot.state = BOT_SEND_CBW;
 800868e:	68bb      	ldr	r3, [r7, #8]
 8008690:	2201      	movs	r2, #1
 8008692:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 8008696:	68bb      	ldr	r3, [r7, #8]
 8008698:	2202      	movs	r2, #2
 800869a:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
    error = USBH_BUSY; 
 800869e:	2301      	movs	r3, #1
 80086a0:	73fb      	strb	r3, [r7, #15]
    break;
 80086a2:	e007      	b.n	80086b4 <USBH_MSC_SCSI_TestUnitReady+0x7c>
    error = USBH_MSC_BOT_Process(phost, lun);
 80086a4:	78fb      	ldrb	r3, [r7, #3]
 80086a6:	4619      	mov	r1, r3
 80086a8:	6878      	ldr	r0, [r7, #4]
 80086aa:	f7ff fd33 	bl	8008114 <USBH_MSC_BOT_Process>
 80086ae:	4603      	mov	r3, r0
 80086b0:	73fb      	strb	r3, [r7, #15]
    break;
 80086b2:	bf00      	nop
  }
  
  return error;
 80086b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80086b6:	4618      	mov	r0, r3
 80086b8:	3710      	adds	r7, #16
 80086ba:	46bd      	mov	sp, r7
 80086bc:	bd80      	pop	{r7, pc}

080086be <USBH_MSC_SCSI_ReadCapacity>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_ReadCapacity (USBH_HandleTypeDef *phost, 
                                               uint8_t lun,
                                               SCSI_CapacityTypeDef *capacity)
{
 80086be:	b580      	push	{r7, lr}
 80086c0:	b086      	sub	sp, #24
 80086c2:	af00      	add	r7, sp, #0
 80086c4:	60f8      	str	r0, [r7, #12]
 80086c6:	460b      	mov	r3, r1
 80086c8:	607a      	str	r2, [r7, #4]
 80086ca:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_BUSY ;
 80086cc:	2301      	movs	r3, #1
 80086ce:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 80086d6:	69db      	ldr	r3, [r3, #28]
 80086d8:	613b      	str	r3, [r7, #16]
  
  switch(MSC_Handle->hbot.cmd_state)
 80086da:	693b      	ldr	r3, [r7, #16]
 80086dc:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 80086e0:	2b01      	cmp	r3, #1
 80086e2:	d002      	beq.n	80086ea <USBH_MSC_SCSI_ReadCapacity+0x2c>
 80086e4:	2b02      	cmp	r3, #2
 80086e6:	d027      	beq.n	8008738 <USBH_MSC_SCSI_ReadCapacity+0x7a>
      capacity->block_size = MSC_Handle->hbot.pbuf[7] | (MSC_Handle->hbot.pbuf[6] << 8); 
    }
    break;
    
  default:
    break;
 80086e8:	e060      	b.n	80087ac <USBH_MSC_SCSI_ReadCapacity+0xee>
    MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_READ_CAPACITY10;
 80086ea:	693b      	ldr	r3, [r7, #16]
 80086ec:	2208      	movs	r2, #8
 80086ee:	65da      	str	r2, [r3, #92]	; 0x5c
    MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 80086f0:	693b      	ldr	r3, [r7, #16]
 80086f2:	2280      	movs	r2, #128	; 0x80
 80086f4:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
    MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 80086f8:	693b      	ldr	r3, [r7, #16]
 80086fa:	220a      	movs	r2, #10
 80086fc:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
    USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 8008700:	693b      	ldr	r3, [r7, #16]
 8008702:	3363      	adds	r3, #99	; 0x63
 8008704:	2210      	movs	r2, #16
 8008706:	2100      	movs	r1, #0
 8008708:	4618      	mov	r0, r3
 800870a:	f00b ffc6 	bl	801469a <memset>
    MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ_CAPACITY10; 
 800870e:	693b      	ldr	r3, [r7, #16]
 8008710:	2225      	movs	r2, #37	; 0x25
 8008712:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
    MSC_Handle->hbot.state = BOT_SEND_CBW;
 8008716:	693b      	ldr	r3, [r7, #16]
 8008718:	2201      	movs	r2, #1
 800871a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800871e:	693b      	ldr	r3, [r7, #16]
 8008720:	2202      	movs	r2, #2
 8008722:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
    MSC_Handle->hbot.pbuf = (uint8_t *)MSC_Handle->hbot.data;
 8008726:	693b      	ldr	r3, [r7, #16]
 8008728:	f103 0210 	add.w	r2, r3, #16
 800872c:	693b      	ldr	r3, [r7, #16]
 800872e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    error = USBH_BUSY; 
 8008732:	2301      	movs	r3, #1
 8008734:	75fb      	strb	r3, [r7, #23]
    break;
 8008736:	e039      	b.n	80087ac <USBH_MSC_SCSI_ReadCapacity+0xee>
    error = USBH_MSC_BOT_Process(phost, lun);
 8008738:	7afb      	ldrb	r3, [r7, #11]
 800873a:	4619      	mov	r1, r3
 800873c:	68f8      	ldr	r0, [r7, #12]
 800873e:	f7ff fce9 	bl	8008114 <USBH_MSC_BOT_Process>
 8008742:	4603      	mov	r3, r0
 8008744:	75fb      	strb	r3, [r7, #23]
    if(error == USBH_OK)
 8008746:	7dfb      	ldrb	r3, [r7, #23]
 8008748:	2b00      	cmp	r3, #0
 800874a:	d12e      	bne.n	80087aa <USBH_MSC_SCSI_ReadCapacity+0xec>
      capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | (MSC_Handle->hbot.pbuf[2] << 8) |\
 800874c:	693b      	ldr	r3, [r7, #16]
 800874e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008752:	3303      	adds	r3, #3
 8008754:	781b      	ldrb	r3, [r3, #0]
 8008756:	461a      	mov	r2, r3
 8008758:	693b      	ldr	r3, [r7, #16]
 800875a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800875e:	3302      	adds	r3, #2
 8008760:	781b      	ldrb	r3, [r3, #0]
 8008762:	021b      	lsls	r3, r3, #8
 8008764:	431a      	orrs	r2, r3
                           (MSC_Handle->hbot.pbuf[1] << 16) | (MSC_Handle->hbot.pbuf[0] << 24);
 8008766:	693b      	ldr	r3, [r7, #16]
 8008768:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800876c:	3301      	adds	r3, #1
 800876e:	781b      	ldrb	r3, [r3, #0]
 8008770:	041b      	lsls	r3, r3, #16
      capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | (MSC_Handle->hbot.pbuf[2] << 8) |\
 8008772:	431a      	orrs	r2, r3
                           (MSC_Handle->hbot.pbuf[1] << 16) | (MSC_Handle->hbot.pbuf[0] << 24);
 8008774:	693b      	ldr	r3, [r7, #16]
 8008776:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800877a:	781b      	ldrb	r3, [r3, #0]
 800877c:	061b      	lsls	r3, r3, #24
 800877e:	4313      	orrs	r3, r2
 8008780:	461a      	mov	r2, r3
      capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | (MSC_Handle->hbot.pbuf[2] << 8) |\
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	601a      	str	r2, [r3, #0]
      capacity->block_size = MSC_Handle->hbot.pbuf[7] | (MSC_Handle->hbot.pbuf[6] << 8); 
 8008786:	693b      	ldr	r3, [r7, #16]
 8008788:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800878c:	3307      	adds	r3, #7
 800878e:	781b      	ldrb	r3, [r3, #0]
 8008790:	b21a      	sxth	r2, r3
 8008792:	693b      	ldr	r3, [r7, #16]
 8008794:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008798:	3306      	adds	r3, #6
 800879a:	781b      	ldrb	r3, [r3, #0]
 800879c:	021b      	lsls	r3, r3, #8
 800879e:	b21b      	sxth	r3, r3
 80087a0:	4313      	orrs	r3, r2
 80087a2:	b21b      	sxth	r3, r3
 80087a4:	b29a      	uxth	r2, r3
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	809a      	strh	r2, [r3, #4]
    break;
 80087aa:	bf00      	nop
  }
  
  return error;
 80087ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80087ae:	4618      	mov	r0, r3
 80087b0:	3718      	adds	r7, #24
 80087b2:	46bd      	mov	sp, r7
 80087b4:	bd80      	pop	{r7, pc}

080087b6 <USBH_MSC_SCSI_Inquiry>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_Inquiry (USBH_HandleTypeDef *phost, 
                                               uint8_t lun, 
                                               SCSI_StdInquiryDataTypeDef *inquiry)
{
 80087b6:	b580      	push	{r7, lr}
 80087b8:	b086      	sub	sp, #24
 80087ba:	af00      	add	r7, sp, #0
 80087bc:	60f8      	str	r0, [r7, #12]
 80087be:	460b      	mov	r3, r1
 80087c0:	607a      	str	r2, [r7, #4]
 80087c2:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 80087c4:	2302      	movs	r3, #2
 80087c6:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 80087ce:	69db      	ldr	r3, [r3, #28]
 80087d0:	613b      	str	r3, [r7, #16]
  switch(MSC_Handle->hbot.cmd_state)
 80087d2:	693b      	ldr	r3, [r7, #16]
 80087d4:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 80087d8:	2b01      	cmp	r3, #1
 80087da:	d002      	beq.n	80087e2 <USBH_MSC_SCSI_Inquiry+0x2c>
 80087dc:	2b02      	cmp	r3, #2
 80087de:	d03d      	beq.n	800885c <USBH_MSC_SCSI_Inquiry+0xa6>
      USBH_memcpy (inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4);    
    }
    break;
    
  default:
    break;
 80087e0:	e086      	b.n	80088f0 <USBH_MSC_SCSI_Inquiry+0x13a>
    MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_INQUIRY;
 80087e2:	693b      	ldr	r3, [r7, #16]
 80087e4:	2224      	movs	r2, #36	; 0x24
 80087e6:	65da      	str	r2, [r3, #92]	; 0x5c
    MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 80087e8:	693b      	ldr	r3, [r7, #16]
 80087ea:	2280      	movs	r2, #128	; 0x80
 80087ec:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
    MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 80087f0:	693b      	ldr	r3, [r7, #16]
 80087f2:	220a      	movs	r2, #10
 80087f4:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
    USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_LENGTH);
 80087f8:	693b      	ldr	r3, [r7, #16]
 80087fa:	3363      	adds	r3, #99	; 0x63
 80087fc:	220a      	movs	r2, #10
 80087fe:	2100      	movs	r1, #0
 8008800:	4618      	mov	r0, r3
 8008802:	f00b ff4a 	bl	801469a <memset>
    MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_INQUIRY; 
 8008806:	693b      	ldr	r3, [r7, #16]
 8008808:	2212      	movs	r2, #18
 800880a:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
    MSC_Handle->hbot.cbw.field.CB[1]  = (lun << 5);    
 800880e:	7afb      	ldrb	r3, [r7, #11]
 8008810:	015b      	lsls	r3, r3, #5
 8008812:	b2da      	uxtb	r2, r3
 8008814:	693b      	ldr	r3, [r7, #16]
 8008816:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
    MSC_Handle->hbot.cbw.field.CB[2]  = 0;    
 800881a:	693b      	ldr	r3, [r7, #16]
 800881c:	2200      	movs	r2, #0
 800881e:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
    MSC_Handle->hbot.cbw.field.CB[3]  = 0;    
 8008822:	693b      	ldr	r3, [r7, #16]
 8008824:	2200      	movs	r2, #0
 8008826:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
    MSC_Handle->hbot.cbw.field.CB[4]  = 0x24;    
 800882a:	693b      	ldr	r3, [r7, #16]
 800882c:	2224      	movs	r2, #36	; 0x24
 800882e:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
    MSC_Handle->hbot.cbw.field.CB[5]  = 0;    
 8008832:	693b      	ldr	r3, [r7, #16]
 8008834:	2200      	movs	r2, #0
 8008836:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
    MSC_Handle->hbot.state = BOT_SEND_CBW;
 800883a:	693b      	ldr	r3, [r7, #16]
 800883c:	2201      	movs	r2, #1
 800883e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 8008842:	693b      	ldr	r3, [r7, #16]
 8008844:	2202      	movs	r2, #2
 8008846:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
    MSC_Handle->hbot.pbuf = (uint8_t *)MSC_Handle->hbot.data;
 800884a:	693b      	ldr	r3, [r7, #16]
 800884c:	f103 0210 	add.w	r2, r3, #16
 8008850:	693b      	ldr	r3, [r7, #16]
 8008852:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    error = USBH_BUSY; 
 8008856:	2301      	movs	r3, #1
 8008858:	75fb      	strb	r3, [r7, #23]
    break;
 800885a:	e049      	b.n	80088f0 <USBH_MSC_SCSI_Inquiry+0x13a>
    error = USBH_MSC_BOT_Process(phost, lun);
 800885c:	7afb      	ldrb	r3, [r7, #11]
 800885e:	4619      	mov	r1, r3
 8008860:	68f8      	ldr	r0, [r7, #12]
 8008862:	f7ff fc57 	bl	8008114 <USBH_MSC_BOT_Process>
 8008866:	4603      	mov	r3, r0
 8008868:	75fb      	strb	r3, [r7, #23]
    if(error == USBH_OK)
 800886a:	7dfb      	ldrb	r3, [r7, #23]
 800886c:	2b00      	cmp	r3, #0
 800886e:	d13e      	bne.n	80088ee <USBH_MSC_SCSI_Inquiry+0x138>
      USBH_memset(inquiry, 0, sizeof(SCSI_StdInquiryDataTypeDef));
 8008870:	2222      	movs	r2, #34	; 0x22
 8008872:	2100      	movs	r1, #0
 8008874:	6878      	ldr	r0, [r7, #4]
 8008876:	f00b ff10 	bl	801469a <memset>
      inquiry->DeviceType = MSC_Handle->hbot.pbuf[0] & 0x1F;
 800887a:	693b      	ldr	r3, [r7, #16]
 800887c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008880:	781b      	ldrb	r3, [r3, #0]
 8008882:	f003 031f 	and.w	r3, r3, #31
 8008886:	b2da      	uxtb	r2, r3
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	705a      	strb	r2, [r3, #1]
      inquiry->PeripheralQualifier = MSC_Handle->hbot.pbuf[0] >> 5;  
 800888c:	693b      	ldr	r3, [r7, #16]
 800888e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008892:	781b      	ldrb	r3, [r3, #0]
 8008894:	095b      	lsrs	r3, r3, #5
 8008896:	b2da      	uxtb	r2, r3
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	701a      	strb	r2, [r3, #0]
      inquiry->RemovableMedia = (MSC_Handle->hbot.pbuf[1] & 0x80)== 0x80;
 800889c:	693b      	ldr	r3, [r7, #16]
 800889e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80088a2:	3301      	adds	r3, #1
 80088a4:	781b      	ldrb	r3, [r3, #0]
 80088a6:	b25b      	sxtb	r3, r3
 80088a8:	b2db      	uxtb	r3, r3
 80088aa:	09db      	lsrs	r3, r3, #7
 80088ac:	b2db      	uxtb	r3, r3
 80088ae:	461a      	mov	r2, r3
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	709a      	strb	r2, [r3, #2]
      USBH_memcpy (inquiry->vendor_id, &MSC_Handle->hbot.pbuf[8], 8);
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	1cd8      	adds	r0, r3, #3
 80088b8:	693b      	ldr	r3, [r7, #16]
 80088ba:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80088be:	3308      	adds	r3, #8
 80088c0:	2208      	movs	r2, #8
 80088c2:	4619      	mov	r1, r3
 80088c4:	f00b fede 	bl	8014684 <memcpy>
      USBH_memcpy (inquiry->product_id, &MSC_Handle->hbot.pbuf[16], 16);
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	f103 000c 	add.w	r0, r3, #12
 80088ce:	693b      	ldr	r3, [r7, #16]
 80088d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80088d4:	3310      	adds	r3, #16
 80088d6:	2210      	movs	r2, #16
 80088d8:	4619      	mov	r1, r3
 80088da:	f00b fed3 	bl	8014684 <memcpy>
      USBH_memcpy (inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4);    
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	331d      	adds	r3, #29
 80088e2:	693a      	ldr	r2, [r7, #16]
 80088e4:	f8d2 208c 	ldr.w	r2, [r2, #140]	; 0x8c
 80088e8:	3220      	adds	r2, #32
 80088ea:	6812      	ldr	r2, [r2, #0]
 80088ec:	601a      	str	r2, [r3, #0]
    break;
 80088ee:	bf00      	nop
  }
  
  return error;
 80088f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80088f2:	4618      	mov	r0, r3
 80088f4:	3718      	adds	r7, #24
 80088f6:	46bd      	mov	sp, r7
 80088f8:	bd80      	pop	{r7, pc}

080088fa <USBH_MSC_SCSI_RequestSense>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_RequestSense (USBH_HandleTypeDef *phost, 
                                               uint8_t lun, 
                                               SCSI_SenseTypeDef *sense_data)
{
 80088fa:	b580      	push	{r7, lr}
 80088fc:	b086      	sub	sp, #24
 80088fe:	af00      	add	r7, sp, #0
 8008900:	60f8      	str	r0, [r7, #12]
 8008902:	460b      	mov	r3, r1
 8008904:	607a      	str	r2, [r7, #4]
 8008906:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 8008908:	2302      	movs	r3, #2
 800890a:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 8008912:	69db      	ldr	r3, [r3, #28]
 8008914:	613b      	str	r3, [r7, #16]
  
  switch(MSC_Handle->hbot.cmd_state)
 8008916:	693b      	ldr	r3, [r7, #16]
 8008918:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800891c:	2b01      	cmp	r3, #1
 800891e:	d002      	beq.n	8008926 <USBH_MSC_SCSI_RequestSense+0x2c>
 8008920:	2b02      	cmp	r3, #2
 8008922:	d03d      	beq.n	80089a0 <USBH_MSC_SCSI_RequestSense+0xa6>
      sense_data->ascq = MSC_Handle->hbot.pbuf[13];
    }
    break;
    
  default:
    break;
 8008924:	e05d      	b.n	80089e2 <USBH_MSC_SCSI_RequestSense+0xe8>
    MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_REQUEST_SENSE;
 8008926:	693b      	ldr	r3, [r7, #16]
 8008928:	220e      	movs	r2, #14
 800892a:	65da      	str	r2, [r3, #92]	; 0x5c
    MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800892c:	693b      	ldr	r3, [r7, #16]
 800892e:	2280      	movs	r2, #128	; 0x80
 8008930:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
    MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 8008934:	693b      	ldr	r3, [r7, #16]
 8008936:	220a      	movs	r2, #10
 8008938:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
    USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800893c:	693b      	ldr	r3, [r7, #16]
 800893e:	3363      	adds	r3, #99	; 0x63
 8008940:	2210      	movs	r2, #16
 8008942:	2100      	movs	r1, #0
 8008944:	4618      	mov	r0, r3
 8008946:	f00b fea8 	bl	801469a <memset>
    MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_REQUEST_SENSE; 
 800894a:	693b      	ldr	r3, [r7, #16]
 800894c:	2203      	movs	r2, #3
 800894e:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
    MSC_Handle->hbot.cbw.field.CB[1]  = (lun << 5); 
 8008952:	7afb      	ldrb	r3, [r7, #11]
 8008954:	015b      	lsls	r3, r3, #5
 8008956:	b2da      	uxtb	r2, r3
 8008958:	693b      	ldr	r3, [r7, #16]
 800895a:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
    MSC_Handle->hbot.cbw.field.CB[2]  = 0; 
 800895e:	693b      	ldr	r3, [r7, #16]
 8008960:	2200      	movs	r2, #0
 8008962:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
    MSC_Handle->hbot.cbw.field.CB[3]  = 0; 
 8008966:	693b      	ldr	r3, [r7, #16]
 8008968:	2200      	movs	r2, #0
 800896a:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
    MSC_Handle->hbot.cbw.field.CB[4]  = DATA_LEN_REQUEST_SENSE;
 800896e:	693b      	ldr	r3, [r7, #16]
 8008970:	220e      	movs	r2, #14
 8008972:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
    MSC_Handle->hbot.cbw.field.CB[5]  = 0;       
 8008976:	693b      	ldr	r3, [r7, #16]
 8008978:	2200      	movs	r2, #0
 800897a:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
    MSC_Handle->hbot.state = BOT_SEND_CBW;
 800897e:	693b      	ldr	r3, [r7, #16]
 8008980:	2201      	movs	r2, #1
 8008982:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 8008986:	693b      	ldr	r3, [r7, #16]
 8008988:	2202      	movs	r2, #2
 800898a:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
    MSC_Handle->hbot.pbuf = (uint8_t *)MSC_Handle->hbot.data;
 800898e:	693b      	ldr	r3, [r7, #16]
 8008990:	f103 0210 	add.w	r2, r3, #16
 8008994:	693b      	ldr	r3, [r7, #16]
 8008996:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    error = USBH_BUSY; 
 800899a:	2301      	movs	r3, #1
 800899c:	75fb      	strb	r3, [r7, #23]
    break;
 800899e:	e020      	b.n	80089e2 <USBH_MSC_SCSI_RequestSense+0xe8>
    error = USBH_MSC_BOT_Process(phost, lun);
 80089a0:	7afb      	ldrb	r3, [r7, #11]
 80089a2:	4619      	mov	r1, r3
 80089a4:	68f8      	ldr	r0, [r7, #12]
 80089a6:	f7ff fbb5 	bl	8008114 <USBH_MSC_BOT_Process>
 80089aa:	4603      	mov	r3, r0
 80089ac:	75fb      	strb	r3, [r7, #23]
    if(error == USBH_OK)
 80089ae:	7dfb      	ldrb	r3, [r7, #23]
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d115      	bne.n	80089e0 <USBH_MSC_SCSI_RequestSense+0xe6>
      sense_data->key  = MSC_Handle->hbot.pbuf[2] & 0x0F;  
 80089b4:	693b      	ldr	r3, [r7, #16]
 80089b6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80089ba:	3302      	adds	r3, #2
 80089bc:	781b      	ldrb	r3, [r3, #0]
 80089be:	f003 030f 	and.w	r3, r3, #15
 80089c2:	b2da      	uxtb	r2, r3
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	701a      	strb	r2, [r3, #0]
      sense_data->asc  = MSC_Handle->hbot.pbuf[12];
 80089c8:	693b      	ldr	r3, [r7, #16]
 80089ca:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80089ce:	7b1a      	ldrb	r2, [r3, #12]
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	705a      	strb	r2, [r3, #1]
      sense_data->ascq = MSC_Handle->hbot.pbuf[13];
 80089d4:	693b      	ldr	r3, [r7, #16]
 80089d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80089da:	7b5a      	ldrb	r2, [r3, #13]
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	709a      	strb	r2, [r3, #2]
    break;
 80089e0:	bf00      	nop
  }
  
  return error;
 80089e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80089e4:	4618      	mov	r0, r3
 80089e6:	3718      	adds	r7, #24
 80089e8:	46bd      	mov	sp, r7
 80089ea:	bd80      	pop	{r7, pc}

080089ec <USBH_MSC_SCSI_Write>:
USBH_StatusTypeDef USBH_MSC_SCSI_Write(USBH_HandleTypeDef *phost,
                                     uint8_t lun,
                                     uint32_t address,
                                     uint8_t *pbuf,
                                     uint32_t length)
{
 80089ec:	b580      	push	{r7, lr}
 80089ee:	b086      	sub	sp, #24
 80089f0:	af00      	add	r7, sp, #0
 80089f2:	60f8      	str	r0, [r7, #12]
 80089f4:	607a      	str	r2, [r7, #4]
 80089f6:	603b      	str	r3, [r7, #0]
 80089f8:	460b      	mov	r3, r1
 80089fa:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 80089fc:	2302      	movs	r3, #2
 80089fe:	75fb      	strb	r3, [r7, #23]

  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 8008a06:	69db      	ldr	r3, [r3, #28]
 8008a08:	613b      	str	r3, [r7, #16]
  
  switch(MSC_Handle->hbot.cmd_state)
 8008a0a:	693b      	ldr	r3, [r7, #16]
 8008a0c:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8008a10:	2b01      	cmp	r3, #1
 8008a12:	d002      	beq.n	8008a1a <USBH_MSC_SCSI_Write+0x2e>
 8008a14:	2b02      	cmp	r3, #2
 8008a16:	d042      	beq.n	8008a9e <USBH_MSC_SCSI_Write+0xb2>
  case BOT_CMD_WAIT: 
    error = USBH_MSC_BOT_Process(phost, lun);
    break;
    
  default:
    break;
 8008a18:	e049      	b.n	8008aae <USBH_MSC_SCSI_Write+0xc2>
    MSC_Handle->hbot.cbw.field.DataTransferLength = length * 512;
 8008a1a:	6a3b      	ldr	r3, [r7, #32]
 8008a1c:	025a      	lsls	r2, r3, #9
 8008a1e:	693b      	ldr	r3, [r7, #16]
 8008a20:	65da      	str	r2, [r3, #92]	; 0x5c
    MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 8008a22:	693b      	ldr	r3, [r7, #16]
 8008a24:	2200      	movs	r2, #0
 8008a26:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
    MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 8008a2a:	693b      	ldr	r3, [r7, #16]
 8008a2c:	220a      	movs	r2, #10
 8008a2e:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
    USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 8008a32:	693b      	ldr	r3, [r7, #16]
 8008a34:	3363      	adds	r3, #99	; 0x63
 8008a36:	2210      	movs	r2, #16
 8008a38:	2100      	movs	r1, #0
 8008a3a:	4618      	mov	r0, r3
 8008a3c:	f00b fe2d 	bl	801469a <memset>
    MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_WRITE10; 
 8008a40:	693b      	ldr	r3, [r7, #16]
 8008a42:	222a      	movs	r2, #42	; 0x2a
 8008a44:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
    MSC_Handle->hbot.cbw.field.CB[2]  = (((uint8_t*)&address)[3]);
 8008a48:	79fa      	ldrb	r2, [r7, #7]
 8008a4a:	693b      	ldr	r3, [r7, #16]
 8008a4c:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
    MSC_Handle->hbot.cbw.field.CB[3]  = (((uint8_t*)&address)[2]);
 8008a50:	79ba      	ldrb	r2, [r7, #6]
 8008a52:	693b      	ldr	r3, [r7, #16]
 8008a54:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
    MSC_Handle->hbot.cbw.field.CB[4]  = (((uint8_t*)&address)[1]);
 8008a58:	797a      	ldrb	r2, [r7, #5]
 8008a5a:	693b      	ldr	r3, [r7, #16]
 8008a5c:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
    MSC_Handle->hbot.cbw.field.CB[5]  = (((uint8_t*)&address)[0]);
 8008a60:	1d3b      	adds	r3, r7, #4
 8008a62:	781a      	ldrb	r2, [r3, #0]
 8008a64:	693b      	ldr	r3, [r7, #16]
 8008a66:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
    MSC_Handle->hbot.cbw.field.CB[7]  = (((uint8_t *)&length)[1]) ; 
 8008a6a:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8008a6e:	693b      	ldr	r3, [r7, #16]
 8008a70:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
    MSC_Handle->hbot.cbw.field.CB[8]  = (((uint8_t *)&length)[0]) ; 
 8008a74:	f107 0320 	add.w	r3, r7, #32
 8008a78:	781a      	ldrb	r2, [r3, #0]
 8008a7a:	693b      	ldr	r3, [r7, #16]
 8008a7c:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
    MSC_Handle->hbot.state = BOT_SEND_CBW;
 8008a80:	693b      	ldr	r3, [r7, #16]
 8008a82:	2201      	movs	r2, #1
 8008a84:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 8008a88:	693b      	ldr	r3, [r7, #16]
 8008a8a:	2202      	movs	r2, #2
 8008a8c:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
    MSC_Handle->hbot.pbuf = pbuf;
 8008a90:	693b      	ldr	r3, [r7, #16]
 8008a92:	683a      	ldr	r2, [r7, #0]
 8008a94:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    error = USBH_BUSY; 
 8008a98:	2301      	movs	r3, #1
 8008a9a:	75fb      	strb	r3, [r7, #23]
    break;
 8008a9c:	e007      	b.n	8008aae <USBH_MSC_SCSI_Write+0xc2>
    error = USBH_MSC_BOT_Process(phost, lun);
 8008a9e:	7afb      	ldrb	r3, [r7, #11]
 8008aa0:	4619      	mov	r1, r3
 8008aa2:	68f8      	ldr	r0, [r7, #12]
 8008aa4:	f7ff fb36 	bl	8008114 <USBH_MSC_BOT_Process>
 8008aa8:	4603      	mov	r3, r0
 8008aaa:	75fb      	strb	r3, [r7, #23]
    break;
 8008aac:	bf00      	nop
  }
  
  return error;
 8008aae:	7dfb      	ldrb	r3, [r7, #23]
}
 8008ab0:	4618      	mov	r0, r3
 8008ab2:	3718      	adds	r7, #24
 8008ab4:	46bd      	mov	sp, r7
 8008ab6:	bd80      	pop	{r7, pc}

08008ab8 <USBH_MSC_SCSI_Read>:
USBH_StatusTypeDef USBH_MSC_SCSI_Read(USBH_HandleTypeDef *phost,
                                     uint8_t lun,
                                     uint32_t address,
                                     uint8_t *pbuf,
                                     uint32_t length)
{
 8008ab8:	b580      	push	{r7, lr}
 8008aba:	b086      	sub	sp, #24
 8008abc:	af00      	add	r7, sp, #0
 8008abe:	60f8      	str	r0, [r7, #12]
 8008ac0:	607a      	str	r2, [r7, #4]
 8008ac2:	603b      	str	r3, [r7, #0]
 8008ac4:	460b      	mov	r3, r1
 8008ac6:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 8008ac8:	2302      	movs	r3, #2
 8008aca:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 8008ad2:	69db      	ldr	r3, [r3, #28]
 8008ad4:	613b      	str	r3, [r7, #16]
  
  switch(MSC_Handle->hbot.cmd_state)
 8008ad6:	693b      	ldr	r3, [r7, #16]
 8008ad8:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8008adc:	2b01      	cmp	r3, #1
 8008ade:	d002      	beq.n	8008ae6 <USBH_MSC_SCSI_Read+0x2e>
 8008ae0:	2b02      	cmp	r3, #2
 8008ae2:	d042      	beq.n	8008b6a <USBH_MSC_SCSI_Read+0xb2>
  case BOT_CMD_WAIT: 
    error = USBH_MSC_BOT_Process(phost, lun);
    break;
    
  default:
    break;
 8008ae4:	e049      	b.n	8008b7a <USBH_MSC_SCSI_Read+0xc2>
    MSC_Handle->hbot.cbw.field.DataTransferLength = length * 512;
 8008ae6:	6a3b      	ldr	r3, [r7, #32]
 8008ae8:	025a      	lsls	r2, r3, #9
 8008aea:	693b      	ldr	r3, [r7, #16]
 8008aec:	65da      	str	r2, [r3, #92]	; 0x5c
    MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 8008aee:	693b      	ldr	r3, [r7, #16]
 8008af0:	2280      	movs	r2, #128	; 0x80
 8008af2:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
    MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 8008af6:	693b      	ldr	r3, [r7, #16]
 8008af8:	220a      	movs	r2, #10
 8008afa:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
    USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 8008afe:	693b      	ldr	r3, [r7, #16]
 8008b00:	3363      	adds	r3, #99	; 0x63
 8008b02:	2210      	movs	r2, #16
 8008b04:	2100      	movs	r1, #0
 8008b06:	4618      	mov	r0, r3
 8008b08:	f00b fdc7 	bl	801469a <memset>
    MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ10; 
 8008b0c:	693b      	ldr	r3, [r7, #16]
 8008b0e:	2228      	movs	r2, #40	; 0x28
 8008b10:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
    MSC_Handle->hbot.cbw.field.CB[2]  = (((uint8_t*)&address)[3]);
 8008b14:	79fa      	ldrb	r2, [r7, #7]
 8008b16:	693b      	ldr	r3, [r7, #16]
 8008b18:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
    MSC_Handle->hbot.cbw.field.CB[3]  = (((uint8_t*)&address)[2]);
 8008b1c:	79ba      	ldrb	r2, [r7, #6]
 8008b1e:	693b      	ldr	r3, [r7, #16]
 8008b20:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
    MSC_Handle->hbot.cbw.field.CB[4]  = (((uint8_t*)&address)[1]);
 8008b24:	797a      	ldrb	r2, [r7, #5]
 8008b26:	693b      	ldr	r3, [r7, #16]
 8008b28:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
    MSC_Handle->hbot.cbw.field.CB[5]  = (((uint8_t*)&address)[0]);
 8008b2c:	1d3b      	adds	r3, r7, #4
 8008b2e:	781a      	ldrb	r2, [r3, #0]
 8008b30:	693b      	ldr	r3, [r7, #16]
 8008b32:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
    MSC_Handle->hbot.cbw.field.CB[7]  = (((uint8_t *)&length)[1]) ; 
 8008b36:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8008b3a:	693b      	ldr	r3, [r7, #16]
 8008b3c:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
    MSC_Handle->hbot.cbw.field.CB[8]  = (((uint8_t *)&length)[0]) ; 
 8008b40:	f107 0320 	add.w	r3, r7, #32
 8008b44:	781a      	ldrb	r2, [r3, #0]
 8008b46:	693b      	ldr	r3, [r7, #16]
 8008b48:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
    MSC_Handle->hbot.state = BOT_SEND_CBW;
 8008b4c:	693b      	ldr	r3, [r7, #16]
 8008b4e:	2201      	movs	r2, #1
 8008b50:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 8008b54:	693b      	ldr	r3, [r7, #16]
 8008b56:	2202      	movs	r2, #2
 8008b58:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
    MSC_Handle->hbot.pbuf = pbuf;
 8008b5c:	693b      	ldr	r3, [r7, #16]
 8008b5e:	683a      	ldr	r2, [r7, #0]
 8008b60:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    error = USBH_BUSY; 
 8008b64:	2301      	movs	r3, #1
 8008b66:	75fb      	strb	r3, [r7, #23]
    break;
 8008b68:	e007      	b.n	8008b7a <USBH_MSC_SCSI_Read+0xc2>
    error = USBH_MSC_BOT_Process(phost, lun);
 8008b6a:	7afb      	ldrb	r3, [r7, #11]
 8008b6c:	4619      	mov	r1, r3
 8008b6e:	68f8      	ldr	r0, [r7, #12]
 8008b70:	f7ff fad0 	bl	8008114 <USBH_MSC_BOT_Process>
 8008b74:	4603      	mov	r3, r0
 8008b76:	75fb      	strb	r3, [r7, #23]
    break;
 8008b78:	bf00      	nop
  }
  
  return error;
 8008b7a:	7dfb      	ldrb	r3, [r7, #23]
}
 8008b7c:	4618      	mov	r0, r3
 8008b7e:	3718      	adds	r7, #24
 8008b80:	46bd      	mov	sp, r7
 8008b82:	bd80      	pop	{r7, pc}

08008b84 <USBH_Init>:
  * @param  phost: Host Handle
  * @param  pUsrFunc: User Callback
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost, void (*pUsrFunc)(USBH_HandleTypeDef *phost, uint8_t ), uint8_t id)
{
 8008b84:	b5b0      	push	{r4, r5, r7, lr}
 8008b86:	b08c      	sub	sp, #48	; 0x30
 8008b88:	af00      	add	r7, sp, #0
 8008b8a:	60f8      	str	r0, [r7, #12]
 8008b8c:	60b9      	str	r1, [r7, #8]
 8008b8e:	4613      	mov	r3, r2
 8008b90:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if(phost == NULL)
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d10a      	bne.n	8008bae <USBH_Init+0x2a>
  {
    USBH_ErrLog("Invalid Host handle");
 8008b98:	4825      	ldr	r0, [pc, #148]	; (8008c30 <USBH_Init+0xac>)
 8008b9a:	f00b fe31 	bl	8014800 <iprintf>
 8008b9e:	4825      	ldr	r0, [pc, #148]	; (8008c34 <USBH_Init+0xb0>)
 8008ba0:	f00b fe2e 	bl	8014800 <iprintf>
 8008ba4:	200a      	movs	r0, #10
 8008ba6:	f00b fe43 	bl	8014830 <putchar>
    return USBH_FAIL; 
 8008baa:	2302      	movs	r3, #2
 8008bac:	e03c      	b.n	8008c28 <USBH_Init+0xa4>
  }
  
  /* Set DRiver ID */
  phost->id = id;
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	79fa      	ldrb	r2, [r7, #7]
 8008bb2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  
  /* Unlink class*/
  phost->pActiveClass = NULL;
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	2200      	movs	r2, #0
 8008bba:	f8c3 2374 	str.w	r2, [r3, #884]	; 0x374
  phost->ClassNumber = 0;
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	2200      	movs	r2, #0
 8008bc2:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
  
  /* Restore default states and prepare EP0 */ 
  DeInitStateMachine(phost);
 8008bc6:	68f8      	ldr	r0, [r7, #12]
 8008bc8:	f000 f83a 	bl	8008c40 <DeInitStateMachine>
  
  /* Assign User process */
  if(pUsrFunc != NULL)
 8008bcc:	68bb      	ldr	r3, [r7, #8]
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d003      	beq.n	8008bda <USBH_Init+0x56>
  {
    phost->pUser = pUsrFunc;
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	68ba      	ldr	r2, [r7, #8]
 8008bd6:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  }
  
#if (USBH_USE_OS == 1) 
  
  /* Create USB Host Queue */
  osMessageQDef(USBH_Queue, 10, uint16_t);
 8008bda:	4a17      	ldr	r2, [pc, #92]	; (8008c38 <USBH_Init+0xb4>)
 8008bdc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8008be0:	e892 0003 	ldmia.w	r2, {r0, r1}
 8008be4:	e883 0003 	stmia.w	r3, {r0, r1}
  phost->os_event = osMessageCreate (osMessageQ(USBH_Queue), NULL); 
 8008be8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8008bec:	2100      	movs	r1, #0
 8008bee:	4618      	mov	r0, r3
 8008bf0:	f004 fb09 	bl	800d206 <osMessageCreate>
 8008bf4:	4602      	mov	r2, r0
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
  
  /*Create USB Host Task */
#if defined (USBH_PROCESS_STACK_SIZE)
  osThreadDef(USBH_Thread, USBH_Process_OS, USBH_PROCESS_PRIO, 0, USBH_PROCESS_STACK_SIZE);
 8008bfc:	4b0f      	ldr	r3, [pc, #60]	; (8008c3c <USBH_Init+0xb8>)
 8008bfe:	f107 0414 	add.w	r4, r7, #20
 8008c02:	461d      	mov	r5, r3
 8008c04:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008c06:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008c08:	682b      	ldr	r3, [r5, #0]
 8008c0a:	6023      	str	r3, [r4, #0]
#else
  osThreadDef(USBH_Thread, USBH_Process_OS, USBH_PROCESS_PRIO, 0, 8 * configMINIMAL_STACK_SIZE);
#endif  
  phost->thread = osThreadCreate (osThread(USBH_Thread), phost);
 8008c0c:	f107 0314 	add.w	r3, r7, #20
 8008c10:	68f9      	ldr	r1, [r7, #12]
 8008c12:	4618      	mov	r0, r3
 8008c14:	f004 fabc 	bl	800d190 <osThreadCreate>
 8008c18:	4602      	mov	r2, r0
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	f8c3 23cc 	str.w	r2, [r3, #972]	; 0x3cc
#endif  
  
  /* Initialize low level driver */
  USBH_LL_Init(phost);
 8008c20:	68f8      	ldr	r0, [r7, #12]
 8008c22:	f009 fe83 	bl	801292c <USBH_LL_Init>
  return USBH_OK;
 8008c26:	2300      	movs	r3, #0
}
 8008c28:	4618      	mov	r0, r3
 8008c2a:	3730      	adds	r7, #48	; 0x30
 8008c2c:	46bd      	mov	sp, r7
 8008c2e:	bdb0      	pop	{r4, r5, r7, pc}
 8008c30:	08016d40 	.word	0x08016d40
 8008c34:	08016d48 	.word	0x08016d48
 8008c38:	08016d5c 	.word	0x08016d5c
 8008c3c:	08016d70 	.word	0x08016d70

08008c40 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef  DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8008c40:	b480      	push	{r7}
 8008c42:	b085      	sub	sp, #20
 8008c44:	af00      	add	r7, sp, #0
 8008c46:	6078      	str	r0, [r7, #4]
  uint32_t i = 0;
 8008c48:	2300      	movs	r3, #0
 8008c4a:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 8008c4c:	e009      	b.n	8008c62 <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0;
 8008c4e:	687a      	ldr	r2, [r7, #4]
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	33de      	adds	r3, #222	; 0xde
 8008c54:	009b      	lsls	r3, r3, #2
 8008c56:	4413      	add	r3, r2
 8008c58:	2200      	movs	r2, #0
 8008c5a:	605a      	str	r2, [r3, #4]
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	3301      	adds	r3, #1
 8008c60:	60fb      	str	r3, [r7, #12]
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	2b0e      	cmp	r3, #14
 8008c66:	d9f2      	bls.n	8008c4e <DeInitStateMachine+0xe>
  }
  
  for(i = 0; i< USBH_MAX_DATA_BUFFER; i++)
 8008c68:	2300      	movs	r3, #0
 8008c6a:	60fb      	str	r3, [r7, #12]
 8008c6c:	e009      	b.n	8008c82 <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0;
 8008c6e:	687a      	ldr	r2, [r7, #4]
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	4413      	add	r3, r2
 8008c74:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8008c78:	2200      	movs	r2, #0
 8008c7a:	701a      	strb	r2, [r3, #0]
  for(i = 0; i< USBH_MAX_DATA_BUFFER; i++)
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	3301      	adds	r3, #1
 8008c80:	60fb      	str	r3, [r7, #12]
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008c88:	d3f1      	bcc.n	8008c6e <DeInitStateMachine+0x2e>
  }
  
  phost->gState = HOST_IDLE;
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	2200      	movs	r2, #0
 8008c8e:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	2200      	movs	r2, #0
 8008c94:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	2201      	movs	r2, #1
 8008c9a:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0;  
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	2200      	movs	r2, #0
 8008ca0:	f8c3 23b8 	str.w	r2, [r3, #952]	; 0x3b8
  
  phost->Control.state = CTRL_SETUP;
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	2201      	movs	r2, #1
 8008ca8:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;  
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	2240      	movs	r2, #64	; 0x40
 8008cae:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0;
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	2200      	movs	r2, #0
 8008cb4:	765a      	strb	r2, [r3, #25]
  
  phost->device.address = USBH_ADDRESS_DEFAULT;
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	2200      	movs	r2, #0
 8008cba:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed   = USBH_SPEED_FULL;
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	2201      	movs	r2, #1
 8008cc2:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  
  return USBH_OK;
 8008cc6:	2300      	movs	r3, #0
}
 8008cc8:	4618      	mov	r0, r3
 8008cca:	3714      	adds	r7, #20
 8008ccc:	46bd      	mov	sp, r7
 8008cce:	bc80      	pop	{r7}
 8008cd0:	4770      	bx	lr
	...

08008cd4 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8008cd4:	b580      	push	{r7, lr}
 8008cd6:	b084      	sub	sp, #16
 8008cd8:	af00      	add	r7, sp, #0
 8008cda:	6078      	str	r0, [r7, #4]
 8008cdc:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef   status = USBH_OK;
 8008cde:	2300      	movs	r3, #0
 8008ce0:	73fb      	strb	r3, [r7, #15]
  
  if(pclass != 0)
 8008ce2:	683b      	ldr	r3, [r7, #0]
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d01f      	beq.n	8008d28 <USBH_RegisterClass+0x54>
  {
    if(phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d10e      	bne.n	8008d10 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8008cf8:	1c59      	adds	r1, r3, #1
 8008cfa:	687a      	ldr	r2, [r7, #4]
 8008cfc:	f8c2 1378 	str.w	r1, [r2, #888]	; 0x378
 8008d00:	687a      	ldr	r2, [r7, #4]
 8008d02:	33dc      	adds	r3, #220	; 0xdc
 8008d04:	6839      	ldr	r1, [r7, #0]
 8008d06:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8008d0a:	2300      	movs	r3, #0
 8008d0c:	73fb      	strb	r3, [r7, #15]
 8008d0e:	e016      	b.n	8008d3e <USBH_RegisterClass+0x6a>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
 8008d10:	480d      	ldr	r0, [pc, #52]	; (8008d48 <USBH_RegisterClass+0x74>)
 8008d12:	f00b fd75 	bl	8014800 <iprintf>
 8008d16:	480d      	ldr	r0, [pc, #52]	; (8008d4c <USBH_RegisterClass+0x78>)
 8008d18:	f00b fd72 	bl	8014800 <iprintf>
 8008d1c:	200a      	movs	r0, #10
 8008d1e:	f00b fd87 	bl	8014830 <putchar>
      status = USBH_FAIL; 
 8008d22:	2302      	movs	r3, #2
 8008d24:	73fb      	strb	r3, [r7, #15]
 8008d26:	e00a      	b.n	8008d3e <USBH_RegisterClass+0x6a>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
 8008d28:	4807      	ldr	r0, [pc, #28]	; (8008d48 <USBH_RegisterClass+0x74>)
 8008d2a:	f00b fd69 	bl	8014800 <iprintf>
 8008d2e:	4808      	ldr	r0, [pc, #32]	; (8008d50 <USBH_RegisterClass+0x7c>)
 8008d30:	f00b fd66 	bl	8014800 <iprintf>
 8008d34:	200a      	movs	r0, #10
 8008d36:	f00b fd7b 	bl	8014830 <putchar>
    status = USBH_FAIL; 
 8008d3a:	2302      	movs	r3, #2
 8008d3c:	73fb      	strb	r3, [r7, #15]
  }
  
  return status;
 8008d3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d40:	4618      	mov	r0, r3
 8008d42:	3710      	adds	r7, #16
 8008d44:	46bd      	mov	sp, r7
 8008d46:	bd80      	pop	{r7, pc}
 8008d48:	08016d40 	.word	0x08016d40
 8008d4c:	08016d84 	.word	0x08016d84
 8008d50:	08016da0 	.word	0x08016da0

08008d54 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8008d54:	b580      	push	{r7, lr}
 8008d56:	b084      	sub	sp, #16
 8008d58:	af00      	add	r7, sp, #0
 8008d5a:	6078      	str	r0, [r7, #4]
 8008d5c:	460b      	mov	r3, r1
 8008d5e:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef   status = USBH_OK;
 8008d60:	2300      	movs	r3, #0
 8008d62:	73fb      	strb	r3, [r7, #15]
  
  if(interface < phost->device.CfgDesc.bNumInterfaces)
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 8008d6a:	78fa      	ldrb	r2, [r7, #3]
 8008d6c:	429a      	cmp	r2, r3
 8008d6e:	d23c      	bcs.n	8008dea <USBH_SelectInterface+0x96>
  {
    phost->device.current_interface = interface;
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	78fa      	ldrb	r2, [r7, #3]
 8008d74:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
    USBH_UsrLog ("Switching to Interface (#%d)", interface);
 8008d78:	78fb      	ldrb	r3, [r7, #3]
 8008d7a:	4619      	mov	r1, r3
 8008d7c:	4823      	ldr	r0, [pc, #140]	; (8008e0c <USBH_SelectInterface+0xb8>)
 8008d7e:	f00b fd3f 	bl	8014800 <iprintf>
 8008d82:	200a      	movs	r0, #10
 8008d84:	f00b fd54 	bl	8014830 <putchar>
    USBH_UsrLog ("Class    : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceClass );
 8008d88:	78fb      	ldrb	r3, [r7, #3]
 8008d8a:	687a      	ldr	r2, [r7, #4]
 8008d8c:	211a      	movs	r1, #26
 8008d8e:	fb01 f303 	mul.w	r3, r1, r3
 8008d92:	4413      	add	r3, r2
 8008d94:	f203 3341 	addw	r3, r3, #833	; 0x341
 8008d98:	781b      	ldrb	r3, [r3, #0]
 8008d9a:	4619      	mov	r1, r3
 8008d9c:	481c      	ldr	r0, [pc, #112]	; (8008e10 <USBH_SelectInterface+0xbc>)
 8008d9e:	f00b fd2f 	bl	8014800 <iprintf>
 8008da2:	200a      	movs	r0, #10
 8008da4:	f00b fd44 	bl	8014830 <putchar>
    USBH_UsrLog ("SubClass : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceSubClass );
 8008da8:	78fb      	ldrb	r3, [r7, #3]
 8008daa:	687a      	ldr	r2, [r7, #4]
 8008dac:	211a      	movs	r1, #26
 8008dae:	fb01 f303 	mul.w	r3, r1, r3
 8008db2:	4413      	add	r3, r2
 8008db4:	f203 3342 	addw	r3, r3, #834	; 0x342
 8008db8:	781b      	ldrb	r3, [r3, #0]
 8008dba:	4619      	mov	r1, r3
 8008dbc:	4815      	ldr	r0, [pc, #84]	; (8008e14 <USBH_SelectInterface+0xc0>)
 8008dbe:	f00b fd1f 	bl	8014800 <iprintf>
 8008dc2:	200a      	movs	r0, #10
 8008dc4:	f00b fd34 	bl	8014830 <putchar>
    USBH_UsrLog ("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol );                 
 8008dc8:	78fb      	ldrb	r3, [r7, #3]
 8008dca:	687a      	ldr	r2, [r7, #4]
 8008dcc:	211a      	movs	r1, #26
 8008dce:	fb01 f303 	mul.w	r3, r1, r3
 8008dd2:	4413      	add	r3, r2
 8008dd4:	f203 3343 	addw	r3, r3, #835	; 0x343
 8008dd8:	781b      	ldrb	r3, [r3, #0]
 8008dda:	4619      	mov	r1, r3
 8008ddc:	480e      	ldr	r0, [pc, #56]	; (8008e18 <USBH_SelectInterface+0xc4>)
 8008dde:	f00b fd0f 	bl	8014800 <iprintf>
 8008de2:	200a      	movs	r0, #10
 8008de4:	f00b fd24 	bl	8014830 <putchar>
 8008de8:	e00a      	b.n	8008e00 <USBH_SelectInterface+0xac>
  }
  else
  {
    USBH_ErrLog ("Cannot Select This Interface.");
 8008dea:	480c      	ldr	r0, [pc, #48]	; (8008e1c <USBH_SelectInterface+0xc8>)
 8008dec:	f00b fd08 	bl	8014800 <iprintf>
 8008df0:	480b      	ldr	r0, [pc, #44]	; (8008e20 <USBH_SelectInterface+0xcc>)
 8008df2:	f00b fd05 	bl	8014800 <iprintf>
 8008df6:	200a      	movs	r0, #10
 8008df8:	f00b fd1a 	bl	8014830 <putchar>
    status = USBH_FAIL; 
 8008dfc:	2302      	movs	r3, #2
 8008dfe:	73fb      	strb	r3, [r7, #15]
  }
  return status;  
 8008e00:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e02:	4618      	mov	r0, r3
 8008e04:	3710      	adds	r7, #16
 8008e06:	46bd      	mov	sp, r7
 8008e08:	bd80      	pop	{r7, pc}
 8008e0a:	bf00      	nop
 8008e0c:	08016db8 	.word	0x08016db8
 8008e10:	08016dd8 	.word	0x08016dd8
 8008e14:	08016de8 	.word	0x08016de8
 8008e18:	08016df8 	.word	0x08016df8
 8008e1c:	08016d40 	.word	0x08016d40
 8008e20:	08016e08 	.word	0x08016e08

08008e24 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8008e24:	b480      	push	{r7}
 8008e26:	b087      	sub	sp, #28
 8008e28:	af00      	add	r7, sp, #0
 8008e2a:	6078      	str	r0, [r7, #4]
 8008e2c:	4608      	mov	r0, r1
 8008e2e:	4611      	mov	r1, r2
 8008e30:	461a      	mov	r2, r3
 8008e32:	4603      	mov	r3, r0
 8008e34:	70fb      	strb	r3, [r7, #3]
 8008e36:	460b      	mov	r3, r1
 8008e38:	70bb      	strb	r3, [r7, #2]
 8008e3a:	4613      	mov	r3, r2
 8008e3c:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_CfgDescTypeDef          *pcfg ;
  int8_t                        if_ix = 0;
 8008e3e:	2300      	movs	r3, #0
 8008e40:	75fb      	strb	r3, [r7, #23]
  
  pif = (USBH_InterfaceDescTypeDef *)0;
 8008e42:	2300      	movs	r3, #0
 8008e44:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;  
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	f203 3332 	addw	r3, r3, #818	; 0x332
 8008e4c:	60fb      	str	r3, [r7, #12]
  
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8008e4e:	e029      	b.n	8008ea4 <USBH_FindInterface+0x80>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8008e50:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008e54:	221a      	movs	r2, #26
 8008e56:	fb02 f303 	mul.w	r3, r2, r3
 8008e5a:	3308      	adds	r3, #8
 8008e5c:	68fa      	ldr	r2, [r7, #12]
 8008e5e:	4413      	add	r3, r2
 8008e60:	3302      	adds	r3, #2
 8008e62:	613b      	str	r3, [r7, #16]
    if(((pif->bInterfaceClass == Class) || (Class == 0xFF))&&
 8008e64:	693b      	ldr	r3, [r7, #16]
 8008e66:	795b      	ldrb	r3, [r3, #5]
 8008e68:	78fa      	ldrb	r2, [r7, #3]
 8008e6a:	429a      	cmp	r2, r3
 8008e6c:	d002      	beq.n	8008e74 <USBH_FindInterface+0x50>
 8008e6e:	78fb      	ldrb	r3, [r7, #3]
 8008e70:	2bff      	cmp	r3, #255	; 0xff
 8008e72:	d111      	bne.n	8008e98 <USBH_FindInterface+0x74>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFF))&&
 8008e74:	693b      	ldr	r3, [r7, #16]
 8008e76:	799b      	ldrb	r3, [r3, #6]
    if(((pif->bInterfaceClass == Class) || (Class == 0xFF))&&
 8008e78:	78ba      	ldrb	r2, [r7, #2]
 8008e7a:	429a      	cmp	r2, r3
 8008e7c:	d002      	beq.n	8008e84 <USBH_FindInterface+0x60>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFF))&&
 8008e7e:	78bb      	ldrb	r3, [r7, #2]
 8008e80:	2bff      	cmp	r3, #255	; 0xff
 8008e82:	d109      	bne.n	8008e98 <USBH_FindInterface+0x74>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFF)))
 8008e84:	693b      	ldr	r3, [r7, #16]
 8008e86:	79db      	ldrb	r3, [r3, #7]
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFF))&&
 8008e88:	787a      	ldrb	r2, [r7, #1]
 8008e8a:	429a      	cmp	r2, r3
 8008e8c:	d002      	beq.n	8008e94 <USBH_FindInterface+0x70>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFF)))
 8008e8e:	787b      	ldrb	r3, [r7, #1]
 8008e90:	2bff      	cmp	r3, #255	; 0xff
 8008e92:	d101      	bne.n	8008e98 <USBH_FindInterface+0x74>
    {
      return  if_ix;
 8008e94:	7dfb      	ldrb	r3, [r7, #23]
 8008e96:	e00a      	b.n	8008eae <USBH_FindInterface+0x8a>
    }
    if_ix++;
 8008e98:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008e9c:	b2db      	uxtb	r3, r3
 8008e9e:	3301      	adds	r3, #1
 8008ea0:	b2db      	uxtb	r3, r3
 8008ea2:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8008ea4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008ea8:	2b01      	cmp	r3, #1
 8008eaa:	ddd1      	ble.n	8008e50 <USBH_FindInterface+0x2c>
  }
  return 0xFF;
 8008eac:	23ff      	movs	r3, #255	; 0xff
}
 8008eae:	4618      	mov	r0, r3
 8008eb0:	371c      	adds	r7, #28
 8008eb2:	46bd      	mov	sp, r7
 8008eb4:	bc80      	pop	{r7}
 8008eb6:	4770      	bx	lr

08008eb8 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start  (USBH_HandleTypeDef *phost)
{
 8008eb8:	b580      	push	{r7, lr}
 8008eba:	b082      	sub	sp, #8
 8008ebc:	af00      	add	r7, sp, #0
 8008ebe:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 8008ec0:	6878      	ldr	r0, [r7, #4]
 8008ec2:	f009 fd6d 	bl	80129a0 <USBH_LL_Start>
  
  /* Activate VBUS on the port */ 
  USBH_LL_DriverVBUS (phost, TRUE);
 8008ec6:	2101      	movs	r1, #1
 8008ec8:	6878      	ldr	r0, [r7, #4]
 8008eca:	f009 ff10 	bl	8012cee <USBH_LL_DriverVBUS>
  
  return USBH_OK;  
 8008ece:	2300      	movs	r3, #0
}
 8008ed0:	4618      	mov	r0, r3
 8008ed2:	3708      	adds	r7, #8
 8008ed4:	46bd      	mov	sp, r7
 8008ed6:	bd80      	pop	{r7, pc}

08008ed8 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 8008ed8:	b580      	push	{r7, lr}
 8008eda:	b088      	sub	sp, #32
 8008edc:	af04      	add	r7, sp, #16
 8008ede:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8008ee0:	2302      	movs	r3, #2
 8008ee2:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0;
 8008ee4:	2300      	movs	r3, #0
 8008ee6:	73fb      	strb	r3, [r7, #15]
  
  switch (phost->gState)
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	781b      	ldrb	r3, [r3, #0]
 8008eec:	b2db      	uxtb	r3, r3
 8008eee:	2b0a      	cmp	r3, #10
 8008ef0:	f200 8193 	bhi.w	800921a <USBH_Process+0x342>
 8008ef4:	a201      	add	r2, pc, #4	; (adr r2, 8008efc <USBH_Process+0x24>)
 8008ef6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008efa:	bf00      	nop
 8008efc:	08008f29 	.word	0x08008f29
 8008f00:	0800921b 	.word	0x0800921b
 8008f04:	08008f5b 	.word	0x08008f5b
 8008f08:	080091f5 	.word	0x080091f5
 8008f0c:	0800921b 	.word	0x0800921b
 8008f10:	08009005 	.word	0x08009005
 8008f14:	08009189 	.word	0x08009189
 8008f18:	0800904d 	.word	0x0800904d
 8008f1c:	0800907d 	.word	0x0800907d
 8008f20:	080090a9 	.word	0x080090a9
 8008f24:	080091dd 	.word	0x080091dd
  {
  case HOST_IDLE :
    
    if (phost->device.is_connected)  
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008f2e:	b2db      	uxtb	r3, r3
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	f000 8174 	beq.w	800921e <USBH_Process+0x346>
    {
      /* Wait for 200 ms after connection */
      phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT; 
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	2201      	movs	r2, #1
 8008f3a:	701a      	strb	r2, [r3, #0]
      USBH_Delay(200); 
 8008f3c:	20c8      	movs	r0, #200	; 0xc8
 8008f3e:	f009 ff51 	bl	8012de4 <USBH_Delay>
      USBH_LL_ResetPort(phost);
 8008f42:	6878      	ldr	r0, [r7, #4]
 8008f44:	f009 fdb6 	bl	8012ab4 <USBH_LL_ResetPort>
#if (USBH_USE_OS == 1)
      osMessagePut ( phost->os_event, USBH_PORT_EVENT, 0);
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8008f4e:	2200      	movs	r2, #0
 8008f50:	2101      	movs	r1, #1
 8008f52:	4618      	mov	r0, r3
 8008f54:	f004 f96a 	bl	800d22c <osMessagePut>
#endif
    }
    break;
 8008f58:	e161      	b.n	800921e <USBH_Process+0x346>
  case HOST_DEV_WAIT_FOR_ATTACHMENT:
    break;    
    
  case HOST_DEV_ATTACHED :
    
    USBH_UsrLog("USB Device Attached");  
 8008f5a:	48ba      	ldr	r0, [pc, #744]	; (8009244 <USBH_Process+0x36c>)
 8008f5c:	f00b fc50 	bl	8014800 <iprintf>
 8008f60:	200a      	movs	r0, #10
 8008f62:	f00b fc65 	bl	8014830 <putchar>
      
    /* Wait for 100 ms after Reset */
    USBH_Delay(100); 
 8008f66:	2064      	movs	r0, #100	; 0x64
 8008f68:	f009 ff3c 	bl	8012de4 <USBH_Delay>
          
    phost->device.speed = USBH_LL_GetSpeed(phost);
 8008f6c:	6878      	ldr	r0, [r7, #4]
 8008f6e:	f009 fd7b 	bl	8012a68 <USBH_LL_GetSpeed>
 8008f72:	4603      	mov	r3, r0
 8008f74:	461a      	mov	r2, r3
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
    
    phost->gState = HOST_ENUMERATION;
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	2205      	movs	r2, #5
 8008f80:	701a      	strb	r2, [r3, #0]
    
    phost->Control.pipe_out = USBH_AllocPipe (phost, 0x00);
 8008f82:	2100      	movs	r1, #0
 8008f84:	6878      	ldr	r0, [r7, #4]
 8008f86:	f001 f9ac 	bl	800a2e2 <USBH_AllocPipe>
 8008f8a:	4603      	mov	r3, r0
 8008f8c:	461a      	mov	r2, r3
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	715a      	strb	r2, [r3, #5]
    phost->Control.pipe_in  = USBH_AllocPipe (phost, 0x80);    
 8008f92:	2180      	movs	r1, #128	; 0x80
 8008f94:	6878      	ldr	r0, [r7, #4]
 8008f96:	f001 f9a4 	bl	800a2e2 <USBH_AllocPipe>
 8008f9a:	4603      	mov	r3, r0
 8008f9c:	461a      	mov	r2, r3
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	711a      	strb	r2, [r3, #4]
    
    
    /* Open Control pipes */
    USBH_OpenPipe (phost,
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	7919      	ldrb	r1, [r3, #4]
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                   phost->Control.pipe_in,
                   0x80,
                   phost->device.address,
                   phost->device.speed,
                   USBH_EP_CONTROL,
                   phost->Control.pipe_size); 
 8008fb2:	687a      	ldr	r2, [r7, #4]
 8008fb4:	7992      	ldrb	r2, [r2, #6]
    USBH_OpenPipe (phost,
 8008fb6:	b292      	uxth	r2, r2
 8008fb8:	9202      	str	r2, [sp, #8]
 8008fba:	2200      	movs	r2, #0
 8008fbc:	9201      	str	r2, [sp, #4]
 8008fbe:	9300      	str	r3, [sp, #0]
 8008fc0:	4603      	mov	r3, r0
 8008fc2:	2280      	movs	r2, #128	; 0x80
 8008fc4:	6878      	ldr	r0, [r7, #4]
 8008fc6:	f001 f95d 	bl	800a284 <USBH_OpenPipe>
    
    /* Open Control pipes */
    USBH_OpenPipe (phost,
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	7959      	ldrb	r1, [r3, #5]
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                   phost->Control.pipe_out,
                   0x00,
                   phost->device.address,
                   phost->device.speed,
                   USBH_EP_CONTROL,
                   phost->Control.pipe_size);
 8008fda:	687a      	ldr	r2, [r7, #4]
 8008fdc:	7992      	ldrb	r2, [r2, #6]
    USBH_OpenPipe (phost,
 8008fde:	b292      	uxth	r2, r2
 8008fe0:	9202      	str	r2, [sp, #8]
 8008fe2:	2200      	movs	r2, #0
 8008fe4:	9201      	str	r2, [sp, #4]
 8008fe6:	9300      	str	r3, [sp, #0]
 8008fe8:	4603      	mov	r3, r0
 8008fea:	2200      	movs	r2, #0
 8008fec:	6878      	ldr	r0, [r7, #4]
 8008fee:	f001 f949 	bl	800a284 <USBH_OpenPipe>
    
#if (USBH_USE_OS == 1)
    osMessagePut ( phost->os_event, USBH_PORT_EVENT, 0);
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8008ff8:	2200      	movs	r2, #0
 8008ffa:	2101      	movs	r1, #1
 8008ffc:	4618      	mov	r0, r3
 8008ffe:	f004 f915 	bl	800d22c <osMessagePut>
#endif    
    
    break;
 8009002:	e119      	b.n	8009238 <USBH_Process+0x360>
    
  case HOST_ENUMERATION:     
    /* Check for enumeration status */  
    if ( USBH_HandleEnum(phost) == USBH_OK)
 8009004:	6878      	ldr	r0, [r7, #4]
 8009006:	f000 f931 	bl	800926c <USBH_HandleEnum>
 800900a:	4603      	mov	r3, r0
 800900c:	2b00      	cmp	r3, #0
 800900e:	f040 8108 	bne.w	8009222 <USBH_Process+0x34a>
    { 
      /* The function shall return USBH_OK when full enumeration is complete */
      USBH_UsrLog ("Enumeration done.");
 8009012:	488d      	ldr	r0, [pc, #564]	; (8009248 <USBH_Process+0x370>)
 8009014:	f00b fbf4 	bl	8014800 <iprintf>
 8009018:	200a      	movs	r0, #10
 800901a:	f00b fc09 	bl	8014830 <putchar>
      phost->device.current_interface = 0;
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	2200      	movs	r2, #0
 8009022:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
      if(phost->device.DevDesc.bNumConfigurations == 1)
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	f893 3331 	ldrb.w	r3, [r3, #817]	; 0x331
 800902c:	2b01      	cmp	r3, #1
 800902e:	d109      	bne.n	8009044 <USBH_Process+0x16c>
      {
        USBH_UsrLog ("This device has only 1 configuration.");
 8009030:	4886      	ldr	r0, [pc, #536]	; (800924c <USBH_Process+0x374>)
 8009032:	f00b fbe5 	bl	8014800 <iprintf>
 8009036:	200a      	movs	r0, #10
 8009038:	f00b fbfa 	bl	8014830 <putchar>
        phost->gState  = HOST_SET_CONFIGURATION;        
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	2208      	movs	r2, #8
 8009040:	701a      	strb	r2, [r3, #0]
      {
        phost->gState  = HOST_INPUT; 
      }
          
    }
    break;
 8009042:	e0ee      	b.n	8009222 <USBH_Process+0x34a>
        phost->gState  = HOST_INPUT; 
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	2207      	movs	r2, #7
 8009048:	701a      	strb	r2, [r3, #0]
    break;
 800904a:	e0ea      	b.n	8009222 <USBH_Process+0x34a>
    
  case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if(phost->pUser != NULL)
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8009052:	2b00      	cmp	r3, #0
 8009054:	f000 80e7 	beq.w	8009226 <USBH_Process+0x34e>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800905e:	2101      	movs	r1, #1
 8009060:	6878      	ldr	r0, [r7, #4]
 8009062:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	2208      	movs	r2, #8
 8009068:	701a      	strb	r2, [r3, #0]
        
#if (USBH_USE_OS == 1)
        osMessagePut ( phost->os_event, USBH_STATE_CHANGED_EVENT, 0);
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8009070:	2200      	movs	r2, #0
 8009072:	2105      	movs	r1, #5
 8009074:	4618      	mov	r0, r3
 8009076:	f004 f8d9 	bl	800d22c <osMessagePut>
#endif         
      }
    }
    break;
 800907a:	e0d4      	b.n	8009226 <USBH_Process+0x34e>
    
  case HOST_SET_CONFIGURATION:
    /* set configuration */
    if (USBH_SetCfg(phost, phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 8009082:	b29b      	uxth	r3, r3
 8009084:	4619      	mov	r1, r3
 8009086:	6878      	ldr	r0, [r7, #4]
 8009088:	f000 fc26 	bl	80098d8 <USBH_SetCfg>
 800908c:	4603      	mov	r3, r0
 800908e:	2b00      	cmp	r3, #0
 8009090:	f040 80cb 	bne.w	800922a <USBH_Process+0x352>
    {
      phost->gState  = HOST_CHECK_CLASS;
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	2209      	movs	r2, #9
 8009098:	701a      	strb	r2, [r3, #0]
      USBH_UsrLog ("Default configuration set.");
 800909a:	486d      	ldr	r0, [pc, #436]	; (8009250 <USBH_Process+0x378>)
 800909c:	f00b fbb0 	bl	8014800 <iprintf>
 80090a0:	200a      	movs	r0, #10
 80090a2:	f00b fbc5 	bl	8014830 <putchar>
      
    }      
    
    break;
 80090a6:	e0c0      	b.n	800922a <USBH_Process+0x352>
    
  case HOST_CHECK_CLASS:
    
    if(phost->ClassNumber == 0)
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d106      	bne.n	80090c0 <USBH_Process+0x1e8>
    {
      USBH_UsrLog ("No Class has been registered.");
 80090b2:	4868      	ldr	r0, [pc, #416]	; (8009254 <USBH_Process+0x37c>)
 80090b4:	f00b fba4 	bl	8014800 <iprintf>
 80090b8:	200a      	movs	r0, #10
 80090ba:	f00b fbb9 	bl	8014830 <putchar>
 80090be:	e05a      	b.n	8009176 <USBH_Process+0x29e>
    }
    else
    {
      phost->pActiveClass = NULL;
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	2200      	movs	r2, #0
 80090c4:	f8c3 2374 	str.w	r2, [r3, #884]	; 0x374
      
      for (idx = 0; idx < USBH_MAX_NUM_SUPPORTED_CLASS ; idx ++)
 80090c8:	2300      	movs	r3, #0
 80090ca:	73fb      	strb	r3, [r7, #15]
 80090cc:	e015      	b.n	80090fa <USBH_Process+0x222>
      {
        if(phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 80090ce:	7bfa      	ldrb	r2, [r7, #15]
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	32dc      	adds	r2, #220	; 0xdc
 80090d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80090d8:	791a      	ldrb	r2, [r3, #4]
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	f893 3341 	ldrb.w	r3, [r3, #833]	; 0x341
 80090e0:	429a      	cmp	r2, r3
 80090e2:	d107      	bne.n	80090f4 <USBH_Process+0x21c>
        {
          phost->pActiveClass = phost->pClass[idx];
 80090e4:	7bfa      	ldrb	r2, [r7, #15]
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	32dc      	adds	r2, #220	; 0xdc
 80090ea:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	f8c3 2374 	str.w	r2, [r3, #884]	; 0x374
      for (idx = 0; idx < USBH_MAX_NUM_SUPPORTED_CLASS ; idx ++)
 80090f4:	7bfb      	ldrb	r3, [r7, #15]
 80090f6:	3301      	adds	r3, #1
 80090f8:	73fb      	strb	r3, [r7, #15]
 80090fa:	7bfb      	ldrb	r3, [r7, #15]
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	d0e6      	beq.n	80090ce <USBH_Process+0x1f6>
        }
      }
      
      if(phost->pActiveClass != NULL)
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 8009106:	2b00      	cmp	r3, #0
 8009108:	d02c      	beq.n	8009164 <USBH_Process+0x28c>
      {
        if(phost->pActiveClass->Init(phost)== USBH_OK)
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 8009110:	689b      	ldr	r3, [r3, #8]
 8009112:	6878      	ldr	r0, [r7, #4]
 8009114:	4798      	blx	r3
 8009116:	4603      	mov	r3, r0
 8009118:	2b00      	cmp	r3, #0
 800911a:	d114      	bne.n	8009146 <USBH_Process+0x26e>
        {
          phost->gState  = HOST_CLASS_REQUEST; 
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	2206      	movs	r2, #6
 8009120:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog ("%s class started.", phost->pActiveClass->Name);
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	4619      	mov	r1, r3
 800912c:	484a      	ldr	r0, [pc, #296]	; (8009258 <USBH_Process+0x380>)
 800912e:	f00b fb67 	bl	8014800 <iprintf>
 8009132:	200a      	movs	r0, #10
 8009134:	f00b fb7c 	bl	8014830 <putchar>
          
          /* Inform user that a class has been activated */
          phost->pUser(phost, HOST_USER_CLASS_SELECTED);   
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800913e:	2103      	movs	r1, #3
 8009140:	6878      	ldr	r0, [r7, #4]
 8009142:	4798      	blx	r3
 8009144:	e017      	b.n	8009176 <USBH_Process+0x29e>
        }
        else
        {
          phost->gState  = HOST_ABORT_STATE;
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	220c      	movs	r2, #12
 800914a:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog ("Device not supporting %s class.", phost->pActiveClass->Name);
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	4619      	mov	r1, r3
 8009156:	4841      	ldr	r0, [pc, #260]	; (800925c <USBH_Process+0x384>)
 8009158:	f00b fb52 	bl	8014800 <iprintf>
 800915c:	200a      	movs	r0, #10
 800915e:	f00b fb67 	bl	8014830 <putchar>
 8009162:	e008      	b.n	8009176 <USBH_Process+0x29e>
        }
      }
      else
      {
        phost->gState  = HOST_ABORT_STATE;
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	220c      	movs	r2, #12
 8009168:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog ("No registered class for this device.");
 800916a:	483d      	ldr	r0, [pc, #244]	; (8009260 <USBH_Process+0x388>)
 800916c:	f00b fb48 	bl	8014800 <iprintf>
 8009170:	200a      	movs	r0, #10
 8009172:	f00b fb5d 	bl	8014830 <putchar>
      }
    }
    
#if (USBH_USE_OS == 1)
    osMessagePut ( phost->os_event, USBH_STATE_CHANGED_EVENT, 0);
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800917c:	2200      	movs	r2, #0
 800917e:	2105      	movs	r1, #5
 8009180:	4618      	mov	r0, r3
 8009182:	f004 f853 	bl	800d22c <osMessagePut>
#endif 
    break;    
 8009186:	e057      	b.n	8009238 <USBH_Process+0x360>
    
  case HOST_CLASS_REQUEST:  
    /* process class standard control requests state machine */
    if(phost->pActiveClass != NULL)
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 800918e:	2b00      	cmp	r3, #0
 8009190:	d00f      	beq.n	80091b2 <USBH_Process+0x2da>
    {
      status = phost->pActiveClass->Requests(phost);
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 8009198:	691b      	ldr	r3, [r3, #16]
 800919a:	6878      	ldr	r0, [r7, #4]
 800919c:	4798      	blx	r3
 800919e:	4603      	mov	r3, r0
 80091a0:	73bb      	strb	r3, [r7, #14]
      
      if(status == USBH_OK)
 80091a2:	7bbb      	ldrb	r3, [r7, #14]
 80091a4:	b2db      	uxtb	r3, r3
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d141      	bne.n	800922e <USBH_Process+0x356>
      {
        phost->gState  = HOST_CLASS;        
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	220a      	movs	r2, #10
 80091ae:	701a      	strb	r2, [r3, #0]
#if (USBH_USE_OS == 1)
    osMessagePut ( phost->os_event, USBH_STATE_CHANGED_EVENT, 0);
#endif       
    }
    
    break;    
 80091b0:	e03d      	b.n	800922e <USBH_Process+0x356>
      phost->gState  = HOST_ABORT_STATE;
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	220c      	movs	r2, #12
 80091b6:	701a      	strb	r2, [r3, #0]
      USBH_ErrLog ("Invalid Class Driver.");
 80091b8:	482a      	ldr	r0, [pc, #168]	; (8009264 <USBH_Process+0x38c>)
 80091ba:	f00b fb21 	bl	8014800 <iprintf>
 80091be:	482a      	ldr	r0, [pc, #168]	; (8009268 <USBH_Process+0x390>)
 80091c0:	f00b fb1e 	bl	8014800 <iprintf>
 80091c4:	200a      	movs	r0, #10
 80091c6:	f00b fb33 	bl	8014830 <putchar>
    osMessagePut ( phost->os_event, USBH_STATE_CHANGED_EVENT, 0);
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 80091d0:	2200      	movs	r2, #0
 80091d2:	2105      	movs	r1, #5
 80091d4:	4618      	mov	r0, r3
 80091d6:	f004 f829 	bl	800d22c <osMessagePut>
    break;    
 80091da:	e028      	b.n	800922e <USBH_Process+0x356>
  case HOST_CLASS:   
    /* process class state machine */
    if(phost->pActiveClass != NULL)
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d025      	beq.n	8009232 <USBH_Process+0x35a>
    { 
      phost->pActiveClass->BgndProcess(phost);
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 80091ec:	695b      	ldr	r3, [r3, #20]
 80091ee:	6878      	ldr	r0, [r7, #4]
 80091f0:	4798      	blx	r3
    }
    break;       
 80091f2:	e01e      	b.n	8009232 <USBH_Process+0x35a>

  case HOST_DEV_DISCONNECTED :
    
    DeInitStateMachine(phost);  
 80091f4:	6878      	ldr	r0, [r7, #4]
 80091f6:	f7ff fd23 	bl	8008c40 <DeInitStateMachine>
    
    /* Re-Initilaize Host for new Enumeration */
    if(phost->pActiveClass != NULL)
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 8009200:	2b00      	cmp	r3, #0
 8009202:	d018      	beq.n	8009236 <USBH_Process+0x35e>
    {
      phost->pActiveClass->DeInit(phost); 
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 800920a:	68db      	ldr	r3, [r3, #12]
 800920c:	6878      	ldr	r0, [r7, #4]
 800920e:	4798      	blx	r3
      phost->pActiveClass = NULL;
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	2200      	movs	r2, #0
 8009214:	f8c3 2374 	str.w	r2, [r3, #884]	; 0x374
    }     
    break;
 8009218:	e00d      	b.n	8009236 <USBH_Process+0x35e>
    
  case HOST_ABORT_STATE:
  default :
    break;
 800921a:	bf00      	nop
 800921c:	e00c      	b.n	8009238 <USBH_Process+0x360>
    break;
 800921e:	bf00      	nop
 8009220:	e00a      	b.n	8009238 <USBH_Process+0x360>
    break;
 8009222:	bf00      	nop
 8009224:	e008      	b.n	8009238 <USBH_Process+0x360>
    break;
 8009226:	bf00      	nop
 8009228:	e006      	b.n	8009238 <USBH_Process+0x360>
    break;
 800922a:	bf00      	nop
 800922c:	e004      	b.n	8009238 <USBH_Process+0x360>
    break;    
 800922e:	bf00      	nop
 8009230:	e002      	b.n	8009238 <USBH_Process+0x360>
    break;       
 8009232:	bf00      	nop
 8009234:	e000      	b.n	8009238 <USBH_Process+0x360>
    break;
 8009236:	bf00      	nop
  }
 return USBH_OK;  
 8009238:	2300      	movs	r3, #0
}
 800923a:	4618      	mov	r0, r3
 800923c:	3710      	adds	r7, #16
 800923e:	46bd      	mov	sp, r7
 8009240:	bd80      	pop	{r7, pc}
 8009242:	bf00      	nop
 8009244:	08016e28 	.word	0x08016e28
 8009248:	08016e3c 	.word	0x08016e3c
 800924c:	08016e50 	.word	0x08016e50
 8009250:	08016e78 	.word	0x08016e78
 8009254:	08016e94 	.word	0x08016e94
 8009258:	08016eb4 	.word	0x08016eb4
 800925c:	08016ec8 	.word	0x08016ec8
 8009260:	08016ee8 	.word	0x08016ee8
 8009264:	08016d40 	.word	0x08016d40
 8009268:	08016f10 	.word	0x08016f10

0800926c <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum (USBH_HandleTypeDef *phost)
{
 800926c:	b580      	push	{r7, lr}
 800926e:	b088      	sub	sp, #32
 8009270:	af04      	add	r7, sp, #16
 8009272:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;  
 8009274:	2301      	movs	r3, #1
 8009276:	73fb      	strb	r3, [r7, #15]
  
  switch (phost->EnumState)
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	785b      	ldrb	r3, [r3, #1]
 800927c:	2b07      	cmp	r3, #7
 800927e:	f200 8169 	bhi.w	8009554 <USBH_HandleEnum+0x2e8>
 8009282:	a201      	add	r2, pc, #4	; (adr r2, 8009288 <USBH_HandleEnum+0x1c>)
 8009284:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009288:	080092a9 	.word	0x080092a9
 800928c:	0800931b 	.word	0x0800931b
 8009290:	0800935b 	.word	0x0800935b
 8009294:	080093e5 	.word	0x080093e5
 8009298:	080093fd 	.word	0x080093fd
 800929c:	0800941b 	.word	0x0800941b
 80092a0:	08009491 	.word	0x08009491
 80092a4:	080094f5 	.word	0x080094f5
  {
  case ENUM_IDLE:  
    /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
    if ( USBH_Get_DevDesc(phost, 8) == USBH_OK)
 80092a8:	2108      	movs	r1, #8
 80092aa:	6878      	ldr	r0, [r7, #4]
 80092ac:	f000 fa44 	bl	8009738 <USBH_Get_DevDesc>
 80092b0:	4603      	mov	r3, r0
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	f040 8150 	bne.w	8009558 <USBH_HandleEnum+0x2ec>
    {
      phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	f893 2327 	ldrb.w	r2, [r3, #807]	; 0x327
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	719a      	strb	r2, [r3, #6]

      phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	2201      	movs	r2, #1
 80092c6:	705a      	strb	r2, [r3, #1]
      
      /* modify control channels configuration for MaxPacket size */
      USBH_OpenPipe (phost,
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	7919      	ldrb	r1, [r3, #4]
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_in,
                           0x80,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           phost->Control.pipe_size); 
 80092d8:	687a      	ldr	r2, [r7, #4]
 80092da:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 80092dc:	b292      	uxth	r2, r2
 80092de:	9202      	str	r2, [sp, #8]
 80092e0:	2200      	movs	r2, #0
 80092e2:	9201      	str	r2, [sp, #4]
 80092e4:	9300      	str	r3, [sp, #0]
 80092e6:	4603      	mov	r3, r0
 80092e8:	2280      	movs	r2, #128	; 0x80
 80092ea:	6878      	ldr	r0, [r7, #4]
 80092ec:	f000 ffca 	bl	800a284 <USBH_OpenPipe>
      
      /* Open Control pipes */
      USBH_OpenPipe (phost,
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	7959      	ldrb	r1, [r3, #5]
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_out,
                           0x00,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           phost->Control.pipe_size);           
 8009300:	687a      	ldr	r2, [r7, #4]
 8009302:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 8009304:	b292      	uxth	r2, r2
 8009306:	9202      	str	r2, [sp, #8]
 8009308:	2200      	movs	r2, #0
 800930a:	9201      	str	r2, [sp, #4]
 800930c:	9300      	str	r3, [sp, #0]
 800930e:	4603      	mov	r3, r0
 8009310:	2200      	movs	r2, #0
 8009312:	6878      	ldr	r0, [r7, #4]
 8009314:	f000 ffb6 	bl	800a284 <USBH_OpenPipe>
      
    }
    break;
 8009318:	e11e      	b.n	8009558 <USBH_HandleEnum+0x2ec>
    
  case ENUM_GET_FULL_DEV_DESC:  
    /* Get FULL Device Desc  */
    if ( USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE)== USBH_OK)
 800931a:	2112      	movs	r1, #18
 800931c:	6878      	ldr	r0, [r7, #4]
 800931e:	f000 fa0b 	bl	8009738 <USBH_Get_DevDesc>
 8009322:	4603      	mov	r3, r0
 8009324:	2b00      	cmp	r3, #0
 8009326:	f040 8119 	bne.w	800955c <USBH_HandleEnum+0x2f0>
    {
      USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct );  
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	f8b3 332a 	ldrh.w	r3, [r3, #810]	; 0x32a
 8009330:	4619      	mov	r1, r3
 8009332:	4893      	ldr	r0, [pc, #588]	; (8009580 <USBH_HandleEnum+0x314>)
 8009334:	f00b fa64 	bl	8014800 <iprintf>
 8009338:	200a      	movs	r0, #10
 800933a:	f00b fa79 	bl	8014830 <putchar>
      USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor );  
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	f8b3 3328 	ldrh.w	r3, [r3, #808]	; 0x328
 8009344:	4619      	mov	r1, r3
 8009346:	488f      	ldr	r0, [pc, #572]	; (8009584 <USBH_HandleEnum+0x318>)
 8009348:	f00b fa5a 	bl	8014800 <iprintf>
 800934c:	200a      	movs	r0, #10
 800934e:	f00b fa6f 	bl	8014830 <putchar>
      
      phost->EnumState = ENUM_SET_ADDR;
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	2202      	movs	r2, #2
 8009356:	705a      	strb	r2, [r3, #1]
       
    }
    break;
 8009358:	e100      	b.n	800955c <USBH_HandleEnum+0x2f0>
   
  case ENUM_SET_ADDR: 
    /* set address */
    if ( USBH_SetAddress(phost, USBH_DEVICE_ADDRESS) == USBH_OK)
 800935a:	2101      	movs	r1, #1
 800935c:	6878      	ldr	r0, [r7, #4]
 800935e:	f000 fa97 	bl	8009890 <USBH_SetAddress>
 8009362:	4603      	mov	r3, r0
 8009364:	2b00      	cmp	r3, #0
 8009366:	f040 80fb 	bne.w	8009560 <USBH_HandleEnum+0x2f4>
    {
      USBH_Delay(2);
 800936a:	2002      	movs	r0, #2
 800936c:	f009 fd3a 	bl	8012de4 <USBH_Delay>
      phost->device.address = USBH_DEVICE_ADDRESS;
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	2201      	movs	r2, #1
 8009374:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
      
      /* user callback for device address assigned */
      USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	f893 331c 	ldrb.w	r3, [r3, #796]	; 0x31c
 800937e:	4619      	mov	r1, r3
 8009380:	4881      	ldr	r0, [pc, #516]	; (8009588 <USBH_HandleEnum+0x31c>)
 8009382:	f00b fa3d 	bl	8014800 <iprintf>
 8009386:	200a      	movs	r0, #10
 8009388:	f00b fa52 	bl	8014830 <putchar>
      phost->EnumState = ENUM_GET_CFG_DESC;
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	2203      	movs	r2, #3
 8009390:	705a      	strb	r2, [r3, #1]
      
      /* modify control channels to update device address */
      USBH_OpenPipe (phost,
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	7919      	ldrb	r1, [r3, #4]
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_in,
                           0x80,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           phost->Control.pipe_size); 
 80093a2:	687a      	ldr	r2, [r7, #4]
 80093a4:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 80093a6:	b292      	uxth	r2, r2
 80093a8:	9202      	str	r2, [sp, #8]
 80093aa:	2200      	movs	r2, #0
 80093ac:	9201      	str	r2, [sp, #4]
 80093ae:	9300      	str	r3, [sp, #0]
 80093b0:	4603      	mov	r3, r0
 80093b2:	2280      	movs	r2, #128	; 0x80
 80093b4:	6878      	ldr	r0, [r7, #4]
 80093b6:	f000 ff65 	bl	800a284 <USBH_OpenPipe>
      
      /* Open Control pipes */
      USBH_OpenPipe (phost,
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	7959      	ldrb	r1, [r3, #5]
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_out,
                           0x00,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           phost->Control.pipe_size);        
 80093ca:	687a      	ldr	r2, [r7, #4]
 80093cc:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 80093ce:	b292      	uxth	r2, r2
 80093d0:	9202      	str	r2, [sp, #8]
 80093d2:	2200      	movs	r2, #0
 80093d4:	9201      	str	r2, [sp, #4]
 80093d6:	9300      	str	r3, [sp, #0]
 80093d8:	4603      	mov	r3, r0
 80093da:	2200      	movs	r2, #0
 80093dc:	6878      	ldr	r0, [r7, #4]
 80093de:	f000 ff51 	bl	800a284 <USBH_OpenPipe>
    }
    break;
 80093e2:	e0bd      	b.n	8009560 <USBH_HandleEnum+0x2f4>
    
  case ENUM_GET_CFG_DESC:  
    /* get standard configuration descriptor */
    if ( USBH_Get_CfgDesc(phost, 
 80093e4:	2109      	movs	r1, #9
 80093e6:	6878      	ldr	r0, [r7, #4]
 80093e8:	f000 f9ce 	bl	8009788 <USBH_Get_CfgDesc>
 80093ec:	4603      	mov	r3, r0
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	f040 80b8 	bne.w	8009564 <USBH_HandleEnum+0x2f8>
                          USB_CONFIGURATION_DESC_SIZE) == USBH_OK)
    {
      phost->EnumState = ENUM_GET_FULL_CFG_DESC;        
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	2204      	movs	r2, #4
 80093f8:	705a      	strb	r2, [r3, #1]
    }
    break;
 80093fa:	e0b3      	b.n	8009564 <USBH_HandleEnum+0x2f8>
    
  case ENUM_GET_FULL_CFG_DESC:  
    /* get FULL config descriptor (config, interface, endpoints) */
    if (USBH_Get_CfgDesc(phost, 
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	f8b3 3334 	ldrh.w	r3, [r3, #820]	; 0x334
 8009402:	4619      	mov	r1, r3
 8009404:	6878      	ldr	r0, [r7, #4]
 8009406:	f000 f9bf 	bl	8009788 <USBH_Get_CfgDesc>
 800940a:	4603      	mov	r3, r0
 800940c:	2b00      	cmp	r3, #0
 800940e:	f040 80ab 	bne.w	8009568 <USBH_HandleEnum+0x2fc>
                         phost->device.CfgDesc.wTotalLength) == USBH_OK)
    {
      phost->EnumState = ENUM_GET_MFC_STRING_DESC;       
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	2205      	movs	r2, #5
 8009416:	705a      	strb	r2, [r3, #1]
    }
    break;
 8009418:	e0a6      	b.n	8009568 <USBH_HandleEnum+0x2fc>
    
  case ENUM_GET_MFC_STRING_DESC:  
    if (phost->device.DevDesc.iManufacturer != 0)
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	f893 332e 	ldrb.w	r3, [r3, #814]	; 0x32e
 8009420:	2b00      	cmp	r3, #0
 8009422:	d023      	beq.n	800946c <USBH_HandleEnum+0x200>
    { /* Check that Manufacturer String is available */
      
      if ( USBH_Get_StringDesc(phost,
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	f893 132e 	ldrb.w	r1, [r3, #814]	; 0x32e
                               phost->device.DevDesc.iManufacturer, 
                                phost->device.Data , 
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	f503 728e 	add.w	r2, r3, #284	; 0x11c
      if ( USBH_Get_StringDesc(phost,
 8009430:	23ff      	movs	r3, #255	; 0xff
 8009432:	6878      	ldr	r0, [r7, #4]
 8009434:	f000 f9cc 	bl	80097d0 <USBH_Get_StringDesc>
 8009438:	4603      	mov	r3, r0
 800943a:	2b00      	cmp	r3, #0
 800943c:	f040 8096 	bne.w	800956c <USBH_HandleEnum+0x300>
                               0xff) == USBH_OK)
      {
        /* User callback for Manufacturing string */
        USBH_UsrLog("Manufacturer : %s",  (char *)phost->device.Data);
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8009446:	4619      	mov	r1, r3
 8009448:	4850      	ldr	r0, [pc, #320]	; (800958c <USBH_HandleEnum+0x320>)
 800944a:	f00b f9d9 	bl	8014800 <iprintf>
 800944e:	200a      	movs	r0, #10
 8009450:	f00b f9ee 	bl	8014830 <putchar>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	2206      	movs	r2, #6
 8009458:	705a      	strb	r2, [r3, #1]
        
#if (USBH_USE_OS == 1)
    osMessagePut ( phost->os_event, USBH_STATE_CHANGED_EVENT, 0);
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8009460:	2200      	movs	r2, #0
 8009462:	2105      	movs	r1, #5
 8009464:	4618      	mov	r0, r3
 8009466:	f003 fee1 	bl	800d22c <osMessagePut>
     phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC; 
#if (USBH_USE_OS == 1)
    osMessagePut ( phost->os_event, USBH_STATE_CHANGED_EVENT, 0);
#endif       
    }
    break;
 800946a:	e07f      	b.n	800956c <USBH_HandleEnum+0x300>
     USBH_UsrLog("Manufacturer : N/A");      
 800946c:	4848      	ldr	r0, [pc, #288]	; (8009590 <USBH_HandleEnum+0x324>)
 800946e:	f00b f9c7 	bl	8014800 <iprintf>
 8009472:	200a      	movs	r0, #10
 8009474:	f00b f9dc 	bl	8014830 <putchar>
     phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC; 
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	2206      	movs	r2, #6
 800947c:	705a      	strb	r2, [r3, #1]
    osMessagePut ( phost->os_event, USBH_STATE_CHANGED_EVENT, 0);
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8009484:	2200      	movs	r2, #0
 8009486:	2105      	movs	r1, #5
 8009488:	4618      	mov	r0, r3
 800948a:	f003 fecf 	bl	800d22c <osMessagePut>
    break;
 800948e:	e06d      	b.n	800956c <USBH_HandleEnum+0x300>
    
  case ENUM_GET_PRODUCT_STRING_DESC:   
    if (phost->device.DevDesc.iProduct != 0)
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	f893 332f 	ldrb.w	r3, [r3, #815]	; 0x32f
 8009496:	2b00      	cmp	r3, #0
 8009498:	d01a      	beq.n	80094d0 <USBH_HandleEnum+0x264>
    { /* Check that Product string is available */
      if ( USBH_Get_StringDesc(phost,
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	f893 132f 	ldrb.w	r1, [r3, #815]	; 0x32f
                               phost->device.DevDesc.iProduct, 
                               phost->device.Data, 
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	f503 728e 	add.w	r2, r3, #284	; 0x11c
      if ( USBH_Get_StringDesc(phost,
 80094a6:	23ff      	movs	r3, #255	; 0xff
 80094a8:	6878      	ldr	r0, [r7, #4]
 80094aa:	f000 f991 	bl	80097d0 <USBH_Get_StringDesc>
 80094ae:	4603      	mov	r3, r0
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	d15d      	bne.n	8009570 <USBH_HandleEnum+0x304>
                               0xff) == USBH_OK)
      {
        /* User callback for Product string */
        USBH_UsrLog("Product : %s",  (char *)phost->device.Data);
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 80094ba:	4619      	mov	r1, r3
 80094bc:	4835      	ldr	r0, [pc, #212]	; (8009594 <USBH_HandleEnum+0x328>)
 80094be:	f00b f99f 	bl	8014800 <iprintf>
 80094c2:	200a      	movs	r0, #10
 80094c4:	f00b f9b4 	bl	8014830 <putchar>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;        
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	2207      	movs	r2, #7
 80094cc:	705a      	strb	r2, [r3, #1]
      phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC; 
#if (USBH_USE_OS == 1)
    osMessagePut ( phost->os_event, USBH_STATE_CHANGED_EVENT, 0);
#endif        
    } 
    break;
 80094ce:	e04f      	b.n	8009570 <USBH_HandleEnum+0x304>
      USBH_UsrLog("Product : N/A");
 80094d0:	4831      	ldr	r0, [pc, #196]	; (8009598 <USBH_HandleEnum+0x32c>)
 80094d2:	f00b f995 	bl	8014800 <iprintf>
 80094d6:	200a      	movs	r0, #10
 80094d8:	f00b f9aa 	bl	8014830 <putchar>
      phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC; 
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	2207      	movs	r2, #7
 80094e0:	705a      	strb	r2, [r3, #1]
    osMessagePut ( phost->os_event, USBH_STATE_CHANGED_EVENT, 0);
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 80094e8:	2200      	movs	r2, #0
 80094ea:	2105      	movs	r1, #5
 80094ec:	4618      	mov	r0, r3
 80094ee:	f003 fe9d 	bl	800d22c <osMessagePut>
    break;
 80094f2:	e03d      	b.n	8009570 <USBH_HandleEnum+0x304>
    
  case ENUM_GET_SERIALNUM_STRING_DESC:   
    if (phost->device.DevDesc.iSerialNumber != 0)
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d019      	beq.n	8009532 <USBH_HandleEnum+0x2c6>
    { /* Check that Serial number string is available */    
      if ( USBH_Get_StringDesc(phost,
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	f893 1330 	ldrb.w	r1, [r3, #816]	; 0x330
                               phost->device.DevDesc.iSerialNumber, 
                               phost->device.Data, 
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	f503 728e 	add.w	r2, r3, #284	; 0x11c
      if ( USBH_Get_StringDesc(phost,
 800950a:	23ff      	movs	r3, #255	; 0xff
 800950c:	6878      	ldr	r0, [r7, #4]
 800950e:	f000 f95f 	bl	80097d0 <USBH_Get_StringDesc>
 8009512:	4603      	mov	r3, r0
 8009514:	2b00      	cmp	r3, #0
 8009516:	d12d      	bne.n	8009574 <USBH_HandleEnum+0x308>
                               0xff) == USBH_OK)
      {
        /* User callback for Serial number string */
         USBH_UsrLog("Serial Number : %s",  (char *)phost->device.Data);
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800951e:	4619      	mov	r1, r3
 8009520:	481e      	ldr	r0, [pc, #120]	; (800959c <USBH_HandleEnum+0x330>)
 8009522:	f00b f96d 	bl	8014800 <iprintf>
 8009526:	200a      	movs	r0, #10
 8009528:	f00b f982 	bl	8014830 <putchar>
        Status = USBH_OK;
 800952c:	2300      	movs	r3, #0
 800952e:	73fb      	strb	r3, [r7, #15]
      Status = USBH_OK;
#if (USBH_USE_OS == 1)
    osMessagePut ( phost->os_event, USBH_STATE_CHANGED_EVENT, 0);
#endif        
    }  
    break;
 8009530:	e020      	b.n	8009574 <USBH_HandleEnum+0x308>
      USBH_UsrLog("Serial Number : N/A"); 
 8009532:	481b      	ldr	r0, [pc, #108]	; (80095a0 <USBH_HandleEnum+0x334>)
 8009534:	f00b f964 	bl	8014800 <iprintf>
 8009538:	200a      	movs	r0, #10
 800953a:	f00b f979 	bl	8014830 <putchar>
      Status = USBH_OK;
 800953e:	2300      	movs	r3, #0
 8009540:	73fb      	strb	r3, [r7, #15]
    osMessagePut ( phost->os_event, USBH_STATE_CHANGED_EVENT, 0);
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8009548:	2200      	movs	r2, #0
 800954a:	2105      	movs	r1, #5
 800954c:	4618      	mov	r0, r3
 800954e:	f003 fe6d 	bl	800d22c <osMessagePut>
    break;
 8009552:	e00f      	b.n	8009574 <USBH_HandleEnum+0x308>
    
  default:
    break;
 8009554:	bf00      	nop
 8009556:	e00e      	b.n	8009576 <USBH_HandleEnum+0x30a>
    break;
 8009558:	bf00      	nop
 800955a:	e00c      	b.n	8009576 <USBH_HandleEnum+0x30a>
    break;
 800955c:	bf00      	nop
 800955e:	e00a      	b.n	8009576 <USBH_HandleEnum+0x30a>
    break;
 8009560:	bf00      	nop
 8009562:	e008      	b.n	8009576 <USBH_HandleEnum+0x30a>
    break;
 8009564:	bf00      	nop
 8009566:	e006      	b.n	8009576 <USBH_HandleEnum+0x30a>
    break;
 8009568:	bf00      	nop
 800956a:	e004      	b.n	8009576 <USBH_HandleEnum+0x30a>
    break;
 800956c:	bf00      	nop
 800956e:	e002      	b.n	8009576 <USBH_HandleEnum+0x30a>
    break;
 8009570:	bf00      	nop
 8009572:	e000      	b.n	8009576 <USBH_HandleEnum+0x30a>
    break;
 8009574:	bf00      	nop
  }  
  return Status;
 8009576:	7bfb      	ldrb	r3, [r7, #15]
}
 8009578:	4618      	mov	r0, r3
 800957a:	3710      	adds	r7, #16
 800957c:	46bd      	mov	sp, r7
 800957e:	bd80      	pop	{r7, pc}
 8009580:	08016f28 	.word	0x08016f28
 8009584:	08016f34 	.word	0x08016f34
 8009588:	08016f40 	.word	0x08016f40
 800958c:	08016f58 	.word	0x08016f58
 8009590:	08016f6c 	.word	0x08016f6c
 8009594:	08016f80 	.word	0x08016f80
 8009598:	08016f90 	.word	0x08016f90
 800959c:	08016fa0 	.word	0x08016fa0
 80095a0:	08016fb4 	.word	0x08016fb4

080095a4 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer  (USBH_HandleTypeDef *phost, uint32_t time)
{
 80095a4:	b480      	push	{r7}
 80095a6:	b083      	sub	sp, #12
 80095a8:	af00      	add	r7, sp, #0
 80095aa:	6078      	str	r0, [r7, #4]
 80095ac:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	683a      	ldr	r2, [r7, #0]
 80095b2:	f8c3 23b8 	str.w	r2, [r3, #952]	; 0x3b8
}
 80095b6:	bf00      	nop
 80095b8:	370c      	adds	r7, #12
 80095ba:	46bd      	mov	sp, r7
 80095bc:	bc80      	pop	{r7}
 80095be:	4770      	bx	lr

080095c0 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer  (USBH_HandleTypeDef *phost)
{
 80095c0:	b580      	push	{r7, lr}
 80095c2:	b082      	sub	sp, #8
 80095c4:	af00      	add	r7, sp, #0
 80095c6:	6078      	str	r0, [r7, #4]
  phost->Timer ++;
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	f8d3 33b8 	ldr.w	r3, [r3, #952]	; 0x3b8
 80095ce:	1c5a      	adds	r2, r3, #1
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	f8c3 23b8 	str.w	r2, [r3, #952]	; 0x3b8
  USBH_HandleSof(phost);
 80095d6:	6878      	ldr	r0, [r7, #4]
 80095d8:	f000 f804 	bl	80095e4 <USBH_HandleSof>
}
 80095dc:	bf00      	nop
 80095de:	3708      	adds	r7, #8
 80095e0:	46bd      	mov	sp, r7
 80095e2:	bd80      	pop	{r7, pc}

080095e4 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_HandleSof  (USBH_HandleTypeDef *phost)
{
 80095e4:	b580      	push	{r7, lr}
 80095e6:	b082      	sub	sp, #8
 80095e8:	af00      	add	r7, sp, #0
 80095ea:	6078      	str	r0, [r7, #4]
  if((phost->gState == HOST_CLASS)&&(phost->pActiveClass != NULL))
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	781b      	ldrb	r3, [r3, #0]
 80095f0:	b2db      	uxtb	r3, r3
 80095f2:	2b0a      	cmp	r3, #10
 80095f4:	d10a      	bne.n	800960c <USBH_HandleSof+0x28>
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d005      	beq.n	800960c <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 8009606:	699b      	ldr	r3, [r3, #24]
 8009608:	6878      	ldr	r0, [r7, #4]
 800960a:	4798      	blx	r3
  }
}
 800960c:	bf00      	nop
 800960e:	3708      	adds	r7, #8
 8009610:	46bd      	mov	sp, r7
 8009612:	bd80      	pop	{r7, pc}

08009614 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect  (USBH_HandleTypeDef *phost)
{
 8009614:	b580      	push	{r7, lr}
 8009616:	b082      	sub	sp, #8
 8009618:	af00      	add	r7, sp, #0
 800961a:	6078      	str	r0, [r7, #4]
  if(phost->gState == HOST_IDLE )
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	781b      	ldrb	r3, [r3, #0]
 8009620:	b2db      	uxtb	r3, r3
 8009622:	2b00      	cmp	r3, #0
 8009624:	d10f      	bne.n	8009646 <USBH_LL_Connect+0x32>
  {
    phost->device.is_connected = 1;
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	2201      	movs	r2, #1
 800962a:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
    
    if(phost->pUser != NULL)
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8009634:	2b00      	cmp	r3, #0
 8009636:	d00e      	beq.n	8009656 <USBH_LL_Connect+0x42>
    {    
      phost->pUser(phost, HOST_USER_CONNECTION);
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800963e:	2104      	movs	r1, #4
 8009640:	6878      	ldr	r0, [r7, #4]
 8009642:	4798      	blx	r3
 8009644:	e007      	b.n	8009656 <USBH_LL_Connect+0x42>
    }
  } 
  else if(phost->gState == HOST_DEV_WAIT_FOR_ATTACHMENT )
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	781b      	ldrb	r3, [r3, #0]
 800964a:	b2db      	uxtb	r3, r3
 800964c:	2b01      	cmp	r3, #1
 800964e:	d102      	bne.n	8009656 <USBH_LL_Connect+0x42>
  {
    phost->gState = HOST_DEV_ATTACHED ;
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	2202      	movs	r2, #2
 8009654:	701a      	strb	r2, [r3, #0]
  }
#if (USBH_USE_OS == 1)
  osMessagePut ( phost->os_event, USBH_PORT_EVENT, 0);
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800965c:	2200      	movs	r2, #0
 800965e:	2101      	movs	r1, #1
 8009660:	4618      	mov	r0, r3
 8009662:	f003 fde3 	bl	800d22c <osMessagePut>
#endif 
  
  return USBH_OK;
 8009666:	2300      	movs	r3, #0
}
 8009668:	4618      	mov	r0, r3
 800966a:	3708      	adds	r7, #8
 800966c:	46bd      	mov	sp, r7
 800966e:	bd80      	pop	{r7, pc}

08009670 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect  (USBH_HandleTypeDef *phost)
{
 8009670:	b580      	push	{r7, lr}
 8009672:	b082      	sub	sp, #8
 8009674:	af00      	add	r7, sp, #0
 8009676:	6078      	str	r0, [r7, #4]
  /*Stop Host */ 
  USBH_LL_Stop(phost);  
 8009678:	6878      	ldr	r0, [r7, #4]
 800967a:	f009 f9c3 	bl	8012a04 <USBH_LL_Stop>
  
  /* FRee Control Pipes */
  USBH_FreePipe  (phost, phost->Control.pipe_in);
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	791b      	ldrb	r3, [r3, #4]
 8009682:	4619      	mov	r1, r3
 8009684:	6878      	ldr	r0, [r7, #4]
 8009686:	f000 fe4c 	bl	800a322 <USBH_FreePipe>
  USBH_FreePipe  (phost, phost->Control.pipe_out);  
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	795b      	ldrb	r3, [r3, #5]
 800968e:	4619      	mov	r1, r3
 8009690:	6878      	ldr	r0, [r7, #4]
 8009692:	f000 fe46 	bl	800a322 <USBH_FreePipe>
   
  phost->device.is_connected = 0; 
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	2200      	movs	r2, #0
 800969a:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
   
  if(phost->pUser != NULL)
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d005      	beq.n	80096b4 <USBH_LL_Disconnect+0x44>
  {    
    phost->pUser(phost, HOST_USER_DISCONNECTION);
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80096ae:	2105      	movs	r1, #5
 80096b0:	6878      	ldr	r0, [r7, #4]
 80096b2:	4798      	blx	r3
  }
  USBH_UsrLog("USB Device disconnected"); 
 80096b4:	480c      	ldr	r0, [pc, #48]	; (80096e8 <USBH_LL_Disconnect+0x78>)
 80096b6:	f00b f8a3 	bl	8014800 <iprintf>
 80096ba:	200a      	movs	r0, #10
 80096bc:	f00b f8b8 	bl	8014830 <putchar>
  
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 80096c0:	6878      	ldr	r0, [r7, #4]
 80096c2:	f009 f96d 	bl	80129a0 <USBH_LL_Start>
  
  phost->gState = HOST_DEV_DISCONNECTED;
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	2203      	movs	r2, #3
 80096ca:	701a      	strb	r2, [r3, #0]
  
#if (USBH_USE_OS == 1)
  osMessagePut ( phost->os_event, USBH_PORT_EVENT, 0);
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 80096d2:	2200      	movs	r2, #0
 80096d4:	2101      	movs	r1, #1
 80096d6:	4618      	mov	r0, r3
 80096d8:	f003 fda8 	bl	800d22c <osMessagePut>
#endif 
  
  return USBH_OK;
 80096dc:	2300      	movs	r3, #0
}
 80096de:	4618      	mov	r0, r3
 80096e0:	3708      	adds	r7, #8
 80096e2:	46bd      	mov	sp, r7
 80096e4:	bd80      	pop	{r7, pc}
 80096e6:	bf00      	nop
 80096e8:	08016fc8 	.word	0x08016fc8

080096ec <USBH_Process_OS>:
  * @brief  USB Host Thread task
  * @param  pvParameters not used
  * @retval None
  */
static void USBH_Process_OS(void const * argument)
{
 80096ec:	b580      	push	{r7, lr}
 80096ee:	b086      	sub	sp, #24
 80096f0:	af00      	add	r7, sp, #0
 80096f2:	6078      	str	r0, [r7, #4]
  osEvent event;
  
  for(;;)
  {
    event = osMessageGet(((USBH_HandleTypeDef *)argument)->os_event, osWaitForever );
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	f8d3 13c8 	ldr.w	r1, [r3, #968]	; 0x3c8
 80096fa:	f107 030c 	add.w	r3, r7, #12
 80096fe:	f04f 32ff 	mov.w	r2, #4294967295
 8009702:	4618      	mov	r0, r3
 8009704:	f003 fdd2 	bl	800d2ac <osMessageGet>
    
    if( event.status == osEventMessage )
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	2b10      	cmp	r3, #16
 800970c:	d1f2      	bne.n	80096f4 <USBH_Process_OS+0x8>
    {
      USBH_Process((USBH_HandleTypeDef *)argument);
 800970e:	6878      	ldr	r0, [r7, #4]
 8009710:	f7ff fbe2 	bl	8008ed8 <USBH_Process>
    event = osMessageGet(((USBH_HandleTypeDef *)argument)->os_event, osWaitForever );
 8009714:	e7ee      	b.n	80096f4 <USBH_Process_OS+0x8>

08009716 <USBH_LL_NotifyURBChange>:
*         Notify URB state Change
* @param  phost: Host handle
* @retval USBH Status
*/
USBH_StatusTypeDef  USBH_LL_NotifyURBChange (USBH_HandleTypeDef *phost)
{
 8009716:	b580      	push	{r7, lr}
 8009718:	b082      	sub	sp, #8
 800971a:	af00      	add	r7, sp, #0
 800971c:	6078      	str	r0, [r7, #4]
  osMessagePut ( phost->os_event, USBH_URB_EVENT, 0);
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8009724:	2200      	movs	r2, #0
 8009726:	2102      	movs	r1, #2
 8009728:	4618      	mov	r0, r3
 800972a:	f003 fd7f 	bl	800d22c <osMessagePut>
  return USBH_OK;
 800972e:	2300      	movs	r3, #0
}
 8009730:	4618      	mov	r0, r3
 8009732:	3708      	adds	r7, #8
 8009734:	46bd      	mov	sp, r7
 8009736:	bd80      	pop	{r7, pc}

08009738 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 8009738:	b580      	push	{r7, lr}
 800973a:	b086      	sub	sp, #24
 800973c:	af02      	add	r7, sp, #8
 800973e:	6078      	str	r0, [r7, #4]
 8009740:	460b      	mov	r3, r1
 8009742:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;
  
  if((status = USBH_GetDescriptor(phost,
                                  USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,                          
                                  USB_DESC_DEVICE, 
                                  phost->device.Data,
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if((status = USBH_GetDescriptor(phost,
 800974a:	78fb      	ldrb	r3, [r7, #3]
 800974c:	b29b      	uxth	r3, r3
 800974e:	9300      	str	r3, [sp, #0]
 8009750:	4613      	mov	r3, r2
 8009752:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009756:	2100      	movs	r1, #0
 8009758:	6878      	ldr	r0, [r7, #4]
 800975a:	f000 f864 	bl	8009826 <USBH_GetDescriptor>
 800975e:	4603      	mov	r3, r0
 8009760:	73fb      	strb	r3, [r7, #15]
 8009762:	7bfb      	ldrb	r3, [r7, #15]
 8009764:	2b00      	cmp	r3, #0
 8009766:	d10a      	bne.n	800977e <USBH_Get_DevDesc+0x46>
                                  length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */       
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data, length);
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	f503 7048 	add.w	r0, r3, #800	; 0x320
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8009774:	78fa      	ldrb	r2, [r7, #3]
 8009776:	b292      	uxth	r2, r2
 8009778:	4619      	mov	r1, r3
 800977a:	f000 f8f4 	bl	8009966 <USBH_ParseDevDesc>
  }
  return status;      
 800977e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009780:	4618      	mov	r0, r3
 8009782:	3710      	adds	r7, #16
 8009784:	46bd      	mov	sp, r7
 8009786:	bd80      	pop	{r7, pc}

08009788 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,                      
                             uint16_t length)

{
 8009788:	b580      	push	{r7, lr}
 800978a:	b086      	sub	sp, #24
 800978c:	af02      	add	r7, sp, #8
 800978e:	6078      	str	r0, [r7, #4]
 8009790:	460b      	mov	r3, r1
 8009792:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData;
#if (USBH_KEEP_CFG_DESCRIPTOR == 1)  
  pData = phost->device.CfgDesc_Raw;
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	331c      	adds	r3, #28
 8009798:	60fb      	str	r3, [r7, #12]
#else
  pData = phost->device.Data;
#endif  
  if((status = USBH_GetDescriptor(phost,
 800979a:	887b      	ldrh	r3, [r7, #2]
 800979c:	9300      	str	r3, [sp, #0]
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80097a4:	2100      	movs	r1, #0
 80097a6:	6878      	ldr	r0, [r7, #4]
 80097a8:	f000 f83d 	bl	8009826 <USBH_GetDescriptor>
 80097ac:	4603      	mov	r3, r0
 80097ae:	72fb      	strb	r3, [r7, #11]
 80097b0:	7afb      	ldrb	r3, [r7, #11]
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	d107      	bne.n	80097c6 <USBH_Get_CfgDesc+0x3e>
                                  pData,
                                  length)) == USBH_OK)
  {
    
    /* Commands successfully sent and Response Received  */       
    USBH_ParseCfgDesc (&phost->device.CfgDesc,
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	f203 3332 	addw	r3, r3, #818	; 0x332
 80097bc:	887a      	ldrh	r2, [r7, #2]
 80097be:	68f9      	ldr	r1, [r7, #12]
 80097c0:	4618      	mov	r0, r3
 80097c2:	f000 f93f 	bl	8009a44 <USBH_ParseCfgDesc>
                       pData,
                       length); 
    
  }
  return status;
 80097c6:	7afb      	ldrb	r3, [r7, #11]
}
 80097c8:	4618      	mov	r0, r3
 80097ca:	3710      	adds	r7, #16
 80097cc:	46bd      	mov	sp, r7
 80097ce:	bd80      	pop	{r7, pc}

080097d0 <USBH_Get_StringDesc>:
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                uint8_t string_index, 
                                uint8_t *buff, 
                                uint16_t length)
{
 80097d0:	b580      	push	{r7, lr}
 80097d2:	b088      	sub	sp, #32
 80097d4:	af02      	add	r7, sp, #8
 80097d6:	60f8      	str	r0, [r7, #12]
 80097d8:	607a      	str	r2, [r7, #4]
 80097da:	461a      	mov	r2, r3
 80097dc:	460b      	mov	r3, r1
 80097de:	72fb      	strb	r3, [r7, #11]
 80097e0:	4613      	mov	r3, r2
 80097e2:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;
  if((status = USBH_GetDescriptor(phost,
 80097e4:	7afb      	ldrb	r3, [r7, #11]
 80097e6:	b29b      	uxth	r3, r3
 80097e8:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80097ec:	b29a      	uxth	r2, r3
                                  USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,                                    
                                  USB_DESC_STRING | string_index, 
                                  phost->device.Data,
 80097ee:	68fb      	ldr	r3, [r7, #12]
 80097f0:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if((status = USBH_GetDescriptor(phost,
 80097f4:	893b      	ldrh	r3, [r7, #8]
 80097f6:	9300      	str	r3, [sp, #0]
 80097f8:	460b      	mov	r3, r1
 80097fa:	2100      	movs	r1, #0
 80097fc:	68f8      	ldr	r0, [r7, #12]
 80097fe:	f000 f812 	bl	8009826 <USBH_GetDescriptor>
 8009802:	4603      	mov	r3, r0
 8009804:	75fb      	strb	r3, [r7, #23]
 8009806:	7dfb      	ldrb	r3, [r7, #23]
 8009808:	2b00      	cmp	r3, #0
 800980a:	d107      	bne.n	800981c <USBH_Get_StringDesc+0x4c>
                                  length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */       
    USBH_ParseStringDesc(phost->device.Data,buff, length);    
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8009812:	893a      	ldrh	r2, [r7, #8]
 8009814:	6879      	ldr	r1, [r7, #4]
 8009816:	4618      	mov	r0, r3
 8009818:	f000 fa14 	bl	8009c44 <USBH_ParseStringDesc>
  }
  return status;
 800981c:	7dfb      	ldrb	r3, [r7, #23]
}
 800981e:	4618      	mov	r0, r3
 8009820:	3718      	adds	r7, #24
 8009822:	46bd      	mov	sp, r7
 8009824:	bd80      	pop	{r7, pc}

08009826 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,                          
                               uint8_t  req_type,
                               uint16_t value_idx, 
                               uint8_t* buff, 
                               uint16_t length )
{ 
 8009826:	b580      	push	{r7, lr}
 8009828:	b084      	sub	sp, #16
 800982a:	af00      	add	r7, sp, #0
 800982c:	60f8      	str	r0, [r7, #12]
 800982e:	607b      	str	r3, [r7, #4]
 8009830:	460b      	mov	r3, r1
 8009832:	72fb      	strb	r3, [r7, #11]
 8009834:	4613      	mov	r3, r2
 8009836:	813b      	strh	r3, [r7, #8]
  if(phost->RequestState == CMD_SEND)
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	789b      	ldrb	r3, [r3, #2]
 800983c:	2b01      	cmp	r3, #1
 800983e:	d11c      	bne.n	800987a <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8009840:	7afb      	ldrb	r3, [r7, #11]
 8009842:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009846:	b2da      	uxtb	r2, r3
 8009848:	68fb      	ldr	r3, [r7, #12]
 800984a:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	2206      	movs	r2, #6
 8009850:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	893a      	ldrh	r2, [r7, #8]
 8009856:	825a      	strh	r2, [r3, #18]
    
    if ((value_idx & 0xff00) == USB_DESC_STRING)
 8009858:	893b      	ldrh	r3, [r7, #8]
 800985a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800985e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009862:	d104      	bne.n	800986e <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409;
 8009864:	68fb      	ldr	r3, [r7, #12]
 8009866:	f240 4209 	movw	r2, #1033	; 0x409
 800986a:	829a      	strh	r2, [r3, #20]
 800986c:	e002      	b.n	8009874 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0;
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	2200      	movs	r2, #0
 8009872:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length; 
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	8b3a      	ldrh	r2, [r7, #24]
 8009878:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, buff , length );     
 800987a:	8b3b      	ldrh	r3, [r7, #24]
 800987c:	461a      	mov	r2, r3
 800987e:	6879      	ldr	r1, [r7, #4]
 8009880:	68f8      	ldr	r0, [r7, #12]
 8009882:	f000 fa2b 	bl	8009cdc <USBH_CtlReq>
 8009886:	4603      	mov	r3, r0
}
 8009888:	4618      	mov	r0, r3
 800988a:	3710      	adds	r7, #16
 800988c:	46bd      	mov	sp, r7
 800988e:	bd80      	pop	{r7, pc}

08009890 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost, 
                                   uint8_t DeviceAddress)
{
 8009890:	b580      	push	{r7, lr}
 8009892:	b082      	sub	sp, #8
 8009894:	af00      	add	r7, sp, #0
 8009896:	6078      	str	r0, [r7, #4]
 8009898:	460b      	mov	r3, r1
 800989a:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	789b      	ldrb	r3, [r3, #2]
 80098a0:	2b01      	cmp	r3, #1
 80098a2:	d10f      	bne.n	80098c4 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	2200      	movs	r2, #0
 80098a8:	741a      	strb	r2, [r3, #16]
      USB_REQ_TYPE_STANDARD;
    
    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	2205      	movs	r2, #5
 80098ae:	745a      	strb	r2, [r3, #17]
    
    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 80098b0:	78fb      	ldrb	r3, [r7, #3]
 80098b2:	b29a      	uxth	r2, r3
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0;
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	2200      	movs	r2, #0
 80098bc:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0;
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	2200      	movs	r2, #0
 80098c2:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0 , 0 );
 80098c4:	2200      	movs	r2, #0
 80098c6:	2100      	movs	r1, #0
 80098c8:	6878      	ldr	r0, [r7, #4]
 80098ca:	f000 fa07 	bl	8009cdc <USBH_CtlReq>
 80098ce:	4603      	mov	r3, r0
}
 80098d0:	4618      	mov	r0, r3
 80098d2:	3708      	adds	r7, #8
 80098d4:	46bd      	mov	sp, r7
 80098d6:	bd80      	pop	{r7, pc}

080098d8 <USBH_SetCfg>:
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, 
                               uint16_t cfg_idx)
{
 80098d8:	b580      	push	{r7, lr}
 80098da:	b082      	sub	sp, #8
 80098dc:	af00      	add	r7, sp, #0
 80098de:	6078      	str	r0, [r7, #4]
 80098e0:	460b      	mov	r3, r1
 80098e2:	807b      	strh	r3, [r7, #2]
  if(phost->RequestState == CMD_SEND)
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	789b      	ldrb	r3, [r3, #2]
 80098e8:	2b01      	cmp	r3, #1
 80098ea:	d10e      	bne.n	800990a <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE |\
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	2200      	movs	r2, #0
 80098f0:	741a      	strb	r2, [r3, #16]
      USB_REQ_TYPE_STANDARD;
    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	2209      	movs	r2, #9
 80098f6:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	887a      	ldrh	r2, [r7, #2]
 80098fc:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0;
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	2200      	movs	r2, #0
 8009902:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0; 
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	2200      	movs	r2, #0
 8009908:	82da      	strh	r2, [r3, #22]
  }
  
  return USBH_CtlReq(phost, 0 , 0 );      
 800990a:	2200      	movs	r2, #0
 800990c:	2100      	movs	r1, #0
 800990e:	6878      	ldr	r0, [r7, #4]
 8009910:	f000 f9e4 	bl	8009cdc <USBH_CtlReq>
 8009914:	4603      	mov	r3, r0
}
 8009916:	4618      	mov	r0, r3
 8009918:	3708      	adds	r7, #8
 800991a:	46bd      	mov	sp, r7
 800991c:	bd80      	pop	{r7, pc}

0800991e <USBH_ClrFeature>:
  * @param  hc_num: Host channel number 
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost,
                                   uint8_t ep_num) 
{
 800991e:	b580      	push	{r7, lr}
 8009920:	b082      	sub	sp, #8
 8009922:	af00      	add	r7, sp, #0
 8009924:	6078      	str	r0, [r7, #4]
 8009926:	460b      	mov	r3, r1
 8009928:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	789b      	ldrb	r3, [r3, #2]
 800992e:	2b01      	cmp	r3, #1
 8009930:	d10f      	bne.n	8009952 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | 
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	2202      	movs	r2, #2
 8009936:	741a      	strb	r2, [r3, #16]
      USB_REQ_RECIPIENT_ENDPOINT |
        USB_REQ_TYPE_STANDARD;
    
    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	2201      	movs	r2, #1
 800993c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	2200      	movs	r2, #0
 8009942:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8009944:	78fb      	ldrb	r3, [r7, #3]
 8009946:	b29a      	uxth	r2, r3
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0;           
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	2200      	movs	r2, #0
 8009950:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0 , 0 );   
 8009952:	2200      	movs	r2, #0
 8009954:	2100      	movs	r1, #0
 8009956:	6878      	ldr	r0, [r7, #4]
 8009958:	f000 f9c0 	bl	8009cdc <USBH_CtlReq>
 800995c:	4603      	mov	r3, r0
}
 800995e:	4618      	mov	r0, r3
 8009960:	3708      	adds	r7, #8
 8009962:	46bd      	mov	sp, r7
 8009964:	bd80      	pop	{r7, pc}

08009966 <USBH_ParseDevDesc>:
  * @retval None
  */
static void  USBH_ParseDevDesc (USBH_DevDescTypeDef* dev_desc,
                                uint8_t *buf, 
                                uint16_t length)
{
 8009966:	b480      	push	{r7}
 8009968:	b085      	sub	sp, #20
 800996a:	af00      	add	r7, sp, #0
 800996c:	60f8      	str	r0, [r7, #12]
 800996e:	60b9      	str	r1, [r7, #8]
 8009970:	4613      	mov	r3, r2
 8009972:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t  *) (buf +  0);
 8009974:	68bb      	ldr	r3, [r7, #8]
 8009976:	781a      	ldrb	r2, [r3, #0]
 8009978:	68fb      	ldr	r3, [r7, #12]
 800997a:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t  *) (buf +  1);
 800997c:	68bb      	ldr	r3, [r7, #8]
 800997e:	785a      	ldrb	r2, [r3, #1]
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16 (buf +  2);
 8009984:	68bb      	ldr	r3, [r7, #8]
 8009986:	3302      	adds	r3, #2
 8009988:	781b      	ldrb	r3, [r3, #0]
 800998a:	b29a      	uxth	r2, r3
 800998c:	68bb      	ldr	r3, [r7, #8]
 800998e:	3303      	adds	r3, #3
 8009990:	781b      	ldrb	r3, [r3, #0]
 8009992:	b29b      	uxth	r3, r3
 8009994:	021b      	lsls	r3, r3, #8
 8009996:	b29b      	uxth	r3, r3
 8009998:	4413      	add	r3, r2
 800999a:	b29a      	uxth	r2, r3
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t  *) (buf +  4);
 80099a0:	68bb      	ldr	r3, [r7, #8]
 80099a2:	791a      	ldrb	r2, [r3, #4]
 80099a4:	68fb      	ldr	r3, [r7, #12]
 80099a6:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t  *) (buf +  5);
 80099a8:	68bb      	ldr	r3, [r7, #8]
 80099aa:	795a      	ldrb	r2, [r3, #5]
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t  *) (buf +  6);
 80099b0:	68bb      	ldr	r3, [r7, #8]
 80099b2:	799a      	ldrb	r2, [r3, #6]
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t  *) (buf +  7);
 80099b8:	68bb      	ldr	r3, [r7, #8]
 80099ba:	79da      	ldrb	r2, [r3, #7]
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	71da      	strb	r2, [r3, #7]
  
  if (length > 8)
 80099c0:	88fb      	ldrh	r3, [r7, #6]
 80099c2:	2b08      	cmp	r3, #8
 80099c4:	d939      	bls.n	8009a3a <USBH_ParseDevDesc+0xd4>
  { /* For 1st time after device connection, Host may issue only 8 bytes for 
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16 (buf +  8);
 80099c6:	68bb      	ldr	r3, [r7, #8]
 80099c8:	3308      	adds	r3, #8
 80099ca:	781b      	ldrb	r3, [r3, #0]
 80099cc:	b29a      	uxth	r2, r3
 80099ce:	68bb      	ldr	r3, [r7, #8]
 80099d0:	3309      	adds	r3, #9
 80099d2:	781b      	ldrb	r3, [r3, #0]
 80099d4:	b29b      	uxth	r3, r3
 80099d6:	021b      	lsls	r3, r3, #8
 80099d8:	b29b      	uxth	r3, r3
 80099da:	4413      	add	r3, r2
 80099dc:	b29a      	uxth	r2, r3
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16 (buf + 10);
 80099e2:	68bb      	ldr	r3, [r7, #8]
 80099e4:	330a      	adds	r3, #10
 80099e6:	781b      	ldrb	r3, [r3, #0]
 80099e8:	b29a      	uxth	r2, r3
 80099ea:	68bb      	ldr	r3, [r7, #8]
 80099ec:	330b      	adds	r3, #11
 80099ee:	781b      	ldrb	r3, [r3, #0]
 80099f0:	b29b      	uxth	r3, r3
 80099f2:	021b      	lsls	r3, r3, #8
 80099f4:	b29b      	uxth	r3, r3
 80099f6:	4413      	add	r3, r2
 80099f8:	b29a      	uxth	r2, r3
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16 (buf + 12);
 80099fe:	68bb      	ldr	r3, [r7, #8]
 8009a00:	330c      	adds	r3, #12
 8009a02:	781b      	ldrb	r3, [r3, #0]
 8009a04:	b29a      	uxth	r2, r3
 8009a06:	68bb      	ldr	r3, [r7, #8]
 8009a08:	330d      	adds	r3, #13
 8009a0a:	781b      	ldrb	r3, [r3, #0]
 8009a0c:	b29b      	uxth	r3, r3
 8009a0e:	021b      	lsls	r3, r3, #8
 8009a10:	b29b      	uxth	r3, r3
 8009a12:	4413      	add	r3, r2
 8009a14:	b29a      	uxth	r2, r3
 8009a16:	68fb      	ldr	r3, [r7, #12]
 8009a18:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t  *) (buf + 14);
 8009a1a:	68bb      	ldr	r3, [r7, #8]
 8009a1c:	7b9a      	ldrb	r2, [r3, #14]
 8009a1e:	68fb      	ldr	r3, [r7, #12]
 8009a20:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t  *) (buf + 15);
 8009a22:	68bb      	ldr	r3, [r7, #8]
 8009a24:	7bda      	ldrb	r2, [r3, #15]
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t  *) (buf + 16);
 8009a2a:	68bb      	ldr	r3, [r7, #8]
 8009a2c:	7c1a      	ldrb	r2, [r3, #16]
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t  *) (buf + 17);
 8009a32:	68bb      	ldr	r3, [r7, #8]
 8009a34:	7c5a      	ldrb	r2, [r3, #17]
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	745a      	strb	r2, [r3, #17]
  }
}
 8009a3a:	bf00      	nop
 8009a3c:	3714      	adds	r7, #20
 8009a3e:	46bd      	mov	sp, r7
 8009a40:	bc80      	pop	{r7}
 8009a42:	4770      	bx	lr

08009a44 <USBH_ParseCfgDesc>:
  * @retval None
  */
static void USBH_ParseCfgDesc (USBH_CfgDescTypeDef* cfg_desc,
                               uint8_t *buf, 
                               uint16_t length)
{  
 8009a44:	b580      	push	{r7, lr}
 8009a46:	b08a      	sub	sp, #40	; 0x28
 8009a48:	af00      	add	r7, sp, #0
 8009a4a:	60f8      	str	r0, [r7, #12]
 8009a4c:	60b9      	str	r1, [r7, #8]
 8009a4e:	4613      	mov	r3, r2
 8009a50:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;  
  USBH_DescHeader_t             *pdesc = (USBH_DescHeader_t *)buf;
 8009a52:	68bb      	ldr	r3, [r7, #8]
 8009a54:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                      ptr;
  int8_t                        if_ix = 0;
 8009a56:	2300      	movs	r3, #0
 8009a58:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  int8_t                        ep_ix = 0;  
 8009a5c:	2300      	movs	r3, #0
 8009a5e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  
  pdesc   = (USBH_DescHeader_t *)buf;
 8009a62:	68bb      	ldr	r3, [r7, #8]
 8009a64:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t  *) (buf + 0);
 8009a66:	68bb      	ldr	r3, [r7, #8]
 8009a68:	781a      	ldrb	r2, [r3, #0]
 8009a6a:	68fb      	ldr	r3, [r7, #12]
 8009a6c:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t  *) (buf + 1);
 8009a6e:	68bb      	ldr	r3, [r7, #8]
 8009a70:	785a      	ldrb	r2, [r3, #1]
 8009a72:	68fb      	ldr	r3, [r7, #12]
 8009a74:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16 (buf + 2);
 8009a76:	68bb      	ldr	r3, [r7, #8]
 8009a78:	3302      	adds	r3, #2
 8009a7a:	781b      	ldrb	r3, [r3, #0]
 8009a7c:	b29a      	uxth	r2, r3
 8009a7e:	68bb      	ldr	r3, [r7, #8]
 8009a80:	3303      	adds	r3, #3
 8009a82:	781b      	ldrb	r3, [r3, #0]
 8009a84:	b29b      	uxth	r3, r3
 8009a86:	021b      	lsls	r3, r3, #8
 8009a88:	b29b      	uxth	r3, r3
 8009a8a:	4413      	add	r3, r2
 8009a8c:	b29a      	uxth	r2, r3
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t  *) (buf + 4);
 8009a92:	68bb      	ldr	r3, [r7, #8]
 8009a94:	791a      	ldrb	r2, [r3, #4]
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t  *) (buf + 5);
 8009a9a:	68bb      	ldr	r3, [r7, #8]
 8009a9c:	795a      	ldrb	r2, [r3, #5]
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t  *) (buf + 6);
 8009aa2:	68bb      	ldr	r3, [r7, #8]
 8009aa4:	799a      	ldrb	r2, [r3, #6]
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t  *) (buf + 7);
 8009aaa:	68bb      	ldr	r3, [r7, #8]
 8009aac:	79da      	ldrb	r2, [r3, #7]
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t  *) (buf + 8);    
 8009ab2:	68bb      	ldr	r3, [r7, #8]
 8009ab4:	7a1a      	ldrb	r2, [r3, #8]
 8009ab6:	68fb      	ldr	r3, [r7, #12]
 8009ab8:	721a      	strb	r2, [r3, #8]
  
  
  if (length > USB_CONFIGURATION_DESC_SIZE)
 8009aba:	88fb      	ldrh	r3, [r7, #6]
 8009abc:	2b09      	cmp	r3, #9
 8009abe:	d963      	bls.n	8009b88 <USBH_ParseCfgDesc+0x144>
  {
    ptr = USB_LEN_CFG_DESC;
 8009ac0:	2309      	movs	r3, #9
 8009ac2:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 8009ac4:	2300      	movs	r3, #0
 8009ac6:	61fb      	str	r3, [r7, #28]
    
    
    while ((if_ix < USBH_MAX_NUM_INTERFACES ) && (ptr < cfg_desc->wTotalLength))
 8009ac8:	e055      	b.n	8009b76 <USBH_ParseCfgDesc+0x132>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)pdesc, &ptr);
 8009aca:	f107 0316 	add.w	r3, r7, #22
 8009ace:	4619      	mov	r1, r3
 8009ad0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009ad2:	f000 f8e9 	bl	8009ca8 <USBH_GetNextDesc>
 8009ad6:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE) 
 8009ad8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ada:	785b      	ldrb	r3, [r3, #1]
 8009adc:	2b04      	cmp	r3, #4
 8009ade:	d14a      	bne.n	8009b76 <USBH_ParseCfgDesc+0x132>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 8009ae0:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8009ae4:	221a      	movs	r2, #26
 8009ae6:	fb02 f303 	mul.w	r3, r2, r3
 8009aea:	3308      	adds	r3, #8
 8009aec:	68fa      	ldr	r2, [r7, #12]
 8009aee:	4413      	add	r3, r2
 8009af0:	3302      	adds	r3, #2
 8009af2:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc (pif, (uint8_t *)pdesc);            
 8009af4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009af6:	69f8      	ldr	r0, [r7, #28]
 8009af8:	f000 f84a 	bl	8009b90 <USBH_ParseInterfaceDesc>
        
        ep_ix = 0;
 8009afc:	2300      	movs	r3, #0
 8009afe:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;        
 8009b02:	2300      	movs	r3, #0
 8009b04:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8009b06:	e024      	b.n	8009b52 <USBH_ParseCfgDesc+0x10e>
        {
          pdesc = USBH_GetNextDesc((uint8_t*) pdesc, &ptr);
 8009b08:	f107 0316 	add.w	r3, r7, #22
 8009b0c:	4619      	mov	r1, r3
 8009b0e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009b10:	f000 f8ca 	bl	8009ca8 <USBH_GetNextDesc>
 8009b14:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT) 
 8009b16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b18:	785b      	ldrb	r3, [r3, #1]
 8009b1a:	2b05      	cmp	r3, #5
 8009b1c:	d119      	bne.n	8009b52 <USBH_ParseCfgDesc+0x10e>
          {  
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8009b1e:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8009b22:	f997 2022 	ldrsb.w	r2, [r7, #34]	; 0x22
 8009b26:	3201      	adds	r2, #1
 8009b28:	00d2      	lsls	r2, r2, #3
 8009b2a:	211a      	movs	r1, #26
 8009b2c:	fb01 f303 	mul.w	r3, r1, r3
 8009b30:	4413      	add	r3, r2
 8009b32:	3308      	adds	r3, #8
 8009b34:	68fa      	ldr	r2, [r7, #12]
 8009b36:	4413      	add	r3, r2
 8009b38:	3304      	adds	r3, #4
 8009b3a:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc (pep, (uint8_t *)pdesc);
 8009b3c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009b3e:	69b8      	ldr	r0, [r7, #24]
 8009b40:	f000 f854 	bl	8009bec <USBH_ParseEPDesc>
            ep_ix++;
 8009b44:	f997 3022 	ldrsb.w	r3, [r7, #34]	; 0x22
 8009b48:	b2db      	uxtb	r3, r3
 8009b4a:	3301      	adds	r3, #1
 8009b4c:	b2db      	uxtb	r3, r3
 8009b4e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8009b52:	f997 3022 	ldrsb.w	r3, [r7, #34]	; 0x22
 8009b56:	69fa      	ldr	r2, [r7, #28]
 8009b58:	7912      	ldrb	r2, [r2, #4]
 8009b5a:	4293      	cmp	r3, r2
 8009b5c:	da04      	bge.n	8009b68 <USBH_ParseCfgDesc+0x124>
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	885a      	ldrh	r2, [r3, #2]
 8009b62:	8afb      	ldrh	r3, [r7, #22]
 8009b64:	429a      	cmp	r2, r3
 8009b66:	d8cf      	bhi.n	8009b08 <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 8009b68:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8009b6c:	b2db      	uxtb	r3, r3
 8009b6e:	3301      	adds	r3, #1
 8009b70:	b2db      	uxtb	r3, r3
 8009b72:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES ) && (ptr < cfg_desc->wTotalLength))
 8009b76:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8009b7a:	2b01      	cmp	r3, #1
 8009b7c:	dc04      	bgt.n	8009b88 <USBH_ParseCfgDesc+0x144>
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	885a      	ldrh	r2, [r3, #2]
 8009b82:	8afb      	ldrh	r3, [r7, #22]
 8009b84:	429a      	cmp	r2, r3
 8009b86:	d8a0      	bhi.n	8009aca <USBH_ParseCfgDesc+0x86>
      }
    }
  }  
}
 8009b88:	bf00      	nop
 8009b8a:	3728      	adds	r7, #40	; 0x28
 8009b8c:	46bd      	mov	sp, r7
 8009b8e:	bd80      	pop	{r7, pc}

08009b90 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc (USBH_InterfaceDescTypeDef *if_descriptor, 
                                      uint8_t *buf)
{
 8009b90:	b480      	push	{r7}
 8009b92:	b083      	sub	sp, #12
 8009b94:	af00      	add	r7, sp, #0
 8009b96:	6078      	str	r0, [r7, #4]
 8009b98:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t  *) (buf + 0);
 8009b9a:	683b      	ldr	r3, [r7, #0]
 8009b9c:	781a      	ldrb	r2, [r3, #0]
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t  *) (buf + 1);
 8009ba2:	683b      	ldr	r3, [r7, #0]
 8009ba4:	785a      	ldrb	r2, [r3, #1]
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t  *) (buf + 2);
 8009baa:	683b      	ldr	r3, [r7, #0]
 8009bac:	789a      	ldrb	r2, [r3, #2]
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t  *) (buf + 3);
 8009bb2:	683b      	ldr	r3, [r7, #0]
 8009bb4:	78da      	ldrb	r2, [r3, #3]
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t  *) (buf + 4);
 8009bba:	683b      	ldr	r3, [r7, #0]
 8009bbc:	791a      	ldrb	r2, [r3, #4]
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t  *) (buf + 5);
 8009bc2:	683b      	ldr	r3, [r7, #0]
 8009bc4:	795a      	ldrb	r2, [r3, #5]
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t  *) (buf + 6);
 8009bca:	683b      	ldr	r3, [r7, #0]
 8009bcc:	799a      	ldrb	r2, [r3, #6]
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t  *) (buf + 7);
 8009bd2:	683b      	ldr	r3, [r7, #0]
 8009bd4:	79da      	ldrb	r2, [r3, #7]
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t  *) (buf + 8);
 8009bda:	683b      	ldr	r3, [r7, #0]
 8009bdc:	7a1a      	ldrb	r2, [r3, #8]
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	721a      	strb	r2, [r3, #8]
}
 8009be2:	bf00      	nop
 8009be4:	370c      	adds	r7, #12
 8009be6:	46bd      	mov	sp, r7
 8009be8:	bc80      	pop	{r7}
 8009bea:	4770      	bx	lr

08009bec <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc (USBH_EpDescTypeDef  *ep_descriptor, 
                               uint8_t *buf)
{
 8009bec:	b480      	push	{r7}
 8009bee:	b083      	sub	sp, #12
 8009bf0:	af00      	add	r7, sp, #0
 8009bf2:	6078      	str	r0, [r7, #4]
 8009bf4:	6039      	str	r1, [r7, #0]
  
  ep_descriptor->bLength          = *(uint8_t  *) (buf + 0);
 8009bf6:	683b      	ldr	r3, [r7, #0]
 8009bf8:	781a      	ldrb	r2, [r3, #0]
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t  *) (buf + 1);
 8009bfe:	683b      	ldr	r3, [r7, #0]
 8009c00:	785a      	ldrb	r2, [r3, #1]
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t  *) (buf + 2);
 8009c06:	683b      	ldr	r3, [r7, #0]
 8009c08:	789a      	ldrb	r2, [r3, #2]
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t  *) (buf + 3);
 8009c0e:	683b      	ldr	r3, [r7, #0]
 8009c10:	78da      	ldrb	r2, [r3, #3]
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16 (buf + 4);
 8009c16:	683b      	ldr	r3, [r7, #0]
 8009c18:	3304      	adds	r3, #4
 8009c1a:	781b      	ldrb	r3, [r3, #0]
 8009c1c:	b29a      	uxth	r2, r3
 8009c1e:	683b      	ldr	r3, [r7, #0]
 8009c20:	3305      	adds	r3, #5
 8009c22:	781b      	ldrb	r3, [r3, #0]
 8009c24:	b29b      	uxth	r3, r3
 8009c26:	021b      	lsls	r3, r3, #8
 8009c28:	b29b      	uxth	r3, r3
 8009c2a:	4413      	add	r3, r2
 8009c2c:	b29a      	uxth	r2, r3
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t  *) (buf + 6);
 8009c32:	683b      	ldr	r3, [r7, #0]
 8009c34:	799a      	ldrb	r2, [r3, #6]
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	719a      	strb	r2, [r3, #6]
}
 8009c3a:	bf00      	nop
 8009c3c:	370c      	adds	r7, #12
 8009c3e:	46bd      	mov	sp, r7
 8009c40:	bc80      	pop	{r7}
 8009c42:	4770      	bx	lr

08009c44 <USBH_ParseStringDesc>:
  * @retval None
  */
static void USBH_ParseStringDesc (uint8_t* psrc, 
                                  uint8_t* pdest, 
                                  uint16_t length)
{
 8009c44:	b480      	push	{r7}
 8009c46:	b087      	sub	sp, #28
 8009c48:	af00      	add	r7, sp, #0
 8009c4a:	60f8      	str	r0, [r7, #12]
 8009c4c:	60b9      	str	r1, [r7, #8]
 8009c4e:	4613      	mov	r3, r2
 8009c50:	80fb      	strh	r3, [r7, #6]
  */
  
  /* Check which is lower size, the Size of string or the length of bytes read 
  from the device */
  
  if ( psrc[1] == USB_DESC_TYPE_STRING)
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	3301      	adds	r3, #1
 8009c56:	781b      	ldrb	r3, [r3, #0]
 8009c58:	2b03      	cmp	r3, #3
 8009c5a:	d120      	bne.n	8009c9e <USBH_ParseStringDesc+0x5a>
  { /* Make sure the Descriptor is String Type */
    
    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */      
    strlength = ( ( (psrc[0]-2) <= length) ? (psrc[0]-2) :length); 
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	781b      	ldrb	r3, [r3, #0]
 8009c60:	1e9a      	subs	r2, r3, #2
 8009c62:	88fb      	ldrh	r3, [r7, #6]
 8009c64:	4293      	cmp	r3, r2
 8009c66:	bfa8      	it	ge
 8009c68:	4613      	movge	r3, r2
 8009c6a:	82bb      	strh	r3, [r7, #20]
    psrc += 2; /* Adjust the offset ignoring the String Len and Descriptor type */
 8009c6c:	68fb      	ldr	r3, [r7, #12]
 8009c6e:	3302      	adds	r3, #2
 8009c70:	60fb      	str	r3, [r7, #12]
    
    for (idx = 0; idx < strlength; idx+=2 )
 8009c72:	2300      	movs	r3, #0
 8009c74:	82fb      	strh	r3, [r7, #22]
 8009c76:	e00b      	b.n	8009c90 <USBH_ParseStringDesc+0x4c>
    {/* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8009c78:	8afb      	ldrh	r3, [r7, #22]
 8009c7a:	68fa      	ldr	r2, [r7, #12]
 8009c7c:	4413      	add	r3, r2
 8009c7e:	781a      	ldrb	r2, [r3, #0]
 8009c80:	68bb      	ldr	r3, [r7, #8]
 8009c82:	701a      	strb	r2, [r3, #0]
      pdest++;
 8009c84:	68bb      	ldr	r3, [r7, #8]
 8009c86:	3301      	adds	r3, #1
 8009c88:	60bb      	str	r3, [r7, #8]
    for (idx = 0; idx < strlength; idx+=2 )
 8009c8a:	8afb      	ldrh	r3, [r7, #22]
 8009c8c:	3302      	adds	r3, #2
 8009c8e:	82fb      	strh	r3, [r7, #22]
 8009c90:	8afa      	ldrh	r2, [r7, #22]
 8009c92:	8abb      	ldrh	r3, [r7, #20]
 8009c94:	429a      	cmp	r2, r3
 8009c96:	d3ef      	bcc.n	8009c78 <USBH_ParseStringDesc+0x34>
    }  
    *pdest = 0; /* mark end of string */  
 8009c98:	68bb      	ldr	r3, [r7, #8]
 8009c9a:	2200      	movs	r2, #0
 8009c9c:	701a      	strb	r2, [r3, #0]
  }
}
 8009c9e:	bf00      	nop
 8009ca0:	371c      	adds	r7, #28
 8009ca2:	46bd      	mov	sp, r7
 8009ca4:	bc80      	pop	{r7}
 8009ca6:	4770      	bx	lr

08009ca8 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc (uint8_t   *pbuf, uint16_t  *ptr)
{
 8009ca8:	b480      	push	{r7}
 8009caa:	b085      	sub	sp, #20
 8009cac:	af00      	add	r7, sp, #0
 8009cae:	6078      	str	r0, [r7, #4]
 8009cb0:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;
 
  *ptr += ((USBH_DescHeader_t *)pbuf)->bLength;  
 8009cb2:	683b      	ldr	r3, [r7, #0]
 8009cb4:	881a      	ldrh	r2, [r3, #0]
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	781b      	ldrb	r3, [r3, #0]
 8009cba:	b29b      	uxth	r3, r3
 8009cbc:	4413      	add	r3, r2
 8009cbe:	b29a      	uxth	r2, r3
 8009cc0:	683b      	ldr	r3, [r7, #0]
 8009cc2:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)((uint8_t *)pbuf + \
         ((USBH_DescHeader_t *)pbuf)->bLength);
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	781b      	ldrb	r3, [r3, #0]
 8009cc8:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)((uint8_t *)pbuf + \
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	4413      	add	r3, r2
 8009cce:	60fb      	str	r3, [r7, #12]
 
  return(pnext);
 8009cd0:	68fb      	ldr	r3, [r7, #12]
}
 8009cd2:	4618      	mov	r0, r3
 8009cd4:	3714      	adds	r7, #20
 8009cd6:	46bd      	mov	sp, r7
 8009cd8:	bc80      	pop	{r7}
 8009cda:	4770      	bx	lr

08009cdc <USBH_CtlReq>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq     (USBH_HandleTypeDef *phost, 
                             uint8_t             *buff,
                             uint16_t            length)
{
 8009cdc:	b580      	push	{r7, lr}
 8009cde:	b086      	sub	sp, #24
 8009ce0:	af00      	add	r7, sp, #0
 8009ce2:	60f8      	str	r0, [r7, #12]
 8009ce4:	60b9      	str	r1, [r7, #8]
 8009ce6:	4613      	mov	r3, r2
 8009ce8:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8009cea:	2301      	movs	r3, #1
 8009cec:	75fb      	strb	r3, [r7, #23]
  
  switch (phost->RequestState)
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	789b      	ldrb	r3, [r3, #2]
 8009cf2:	2b01      	cmp	r3, #1
 8009cf4:	d002      	beq.n	8009cfc <USBH_CtlReq+0x20>
 8009cf6:	2b02      	cmp	r3, #2
 8009cf8:	d017      	beq.n	8009d2a <USBH_CtlReq+0x4e>
      status = USBH_FAIL;
    }   
    break;
    
  default:
    break; 
 8009cfa:	e030      	b.n	8009d5e <USBH_CtlReq+0x82>
    phost->Control.buff = buff; 
 8009cfc:	68fb      	ldr	r3, [r7, #12]
 8009cfe:	68ba      	ldr	r2, [r7, #8]
 8009d00:	609a      	str	r2, [r3, #8]
    phost->Control.length = length;
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	88fa      	ldrh	r2, [r7, #6]
 8009d06:	819a      	strh	r2, [r3, #12]
    phost->Control.state = CTRL_SETUP;  
 8009d08:	68fb      	ldr	r3, [r7, #12]
 8009d0a:	2201      	movs	r2, #1
 8009d0c:	761a      	strb	r2, [r3, #24]
    phost->RequestState = CMD_WAIT;
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	2202      	movs	r2, #2
 8009d12:	709a      	strb	r2, [r3, #2]
    status = USBH_BUSY;
 8009d14:	2301      	movs	r3, #1
 8009d16:	75fb      	strb	r3, [r7, #23]
    osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8009d1e:	2200      	movs	r2, #0
 8009d20:	2103      	movs	r1, #3
 8009d22:	4618      	mov	r0, r3
 8009d24:	f003 fa82 	bl	800d22c <osMessagePut>
    break;
 8009d28:	e019      	b.n	8009d5e <USBH_CtlReq+0x82>
    status = USBH_HandleControl(phost);
 8009d2a:	68f8      	ldr	r0, [r7, #12]
 8009d2c:	f000 f81c 	bl	8009d68 <USBH_HandleControl>
 8009d30:	4603      	mov	r3, r0
 8009d32:	75fb      	strb	r3, [r7, #23]
     if (status == USBH_OK) 
 8009d34:	7dfb      	ldrb	r3, [r7, #23]
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	d108      	bne.n	8009d4c <USBH_CtlReq+0x70>
      phost->RequestState = CMD_SEND;
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	2201      	movs	r2, #1
 8009d3e:	709a      	strb	r2, [r3, #2]
      phost->Control.state =CTRL_IDLE;  
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	2200      	movs	r2, #0
 8009d44:	761a      	strb	r2, [r3, #24]
      status = USBH_OK;      
 8009d46:	2300      	movs	r3, #0
 8009d48:	75fb      	strb	r3, [r7, #23]
    break;
 8009d4a:	e007      	b.n	8009d5c <USBH_CtlReq+0x80>
    else if  (status == USBH_FAIL)
 8009d4c:	7dfb      	ldrb	r3, [r7, #23]
 8009d4e:	2b02      	cmp	r3, #2
 8009d50:	d104      	bne.n	8009d5c <USBH_CtlReq+0x80>
      phost->RequestState = CMD_SEND;
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	2201      	movs	r2, #1
 8009d56:	709a      	strb	r2, [r3, #2]
      status = USBH_FAIL;
 8009d58:	2302      	movs	r3, #2
 8009d5a:	75fb      	strb	r3, [r7, #23]
    break;
 8009d5c:	bf00      	nop
  }
  return status;
 8009d5e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009d60:	4618      	mov	r0, r3
 8009d62:	3718      	adds	r7, #24
 8009d64:	46bd      	mov	sp, r7
 8009d66:	bd80      	pop	{r7, pc}

08009d68 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl (USBH_HandleTypeDef *phost)
{
 8009d68:	b580      	push	{r7, lr}
 8009d6a:	b086      	sub	sp, #24
 8009d6c:	af02      	add	r7, sp, #8
 8009d6e:	6078      	str	r0, [r7, #4]
  uint8_t direction;  
  USBH_StatusTypeDef status = USBH_BUSY;
 8009d70:	2301      	movs	r3, #1
 8009d72:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8009d74:	2300      	movs	r3, #0
 8009d76:	73bb      	strb	r3, [r7, #14]
  
  switch (phost->Control.state)
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	7e1b      	ldrb	r3, [r3, #24]
 8009d7c:	3b01      	subs	r3, #1
 8009d7e:	2b0a      	cmp	r3, #10
 8009d80:	f200 81cb 	bhi.w	800a11a <USBH_HandleControl+0x3b2>
 8009d84:	a201      	add	r2, pc, #4	; (adr r2, 8009d8c <USBH_HandleControl+0x24>)
 8009d86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d8a:	bf00      	nop
 8009d8c:	08009db9 	.word	0x08009db9
 8009d90:	08009dd3 	.word	0x08009dd3
 8009d94:	08009e57 	.word	0x08009e57
 8009d98:	08009e7d 	.word	0x08009e7d
 8009d9c:	08009ee5 	.word	0x08009ee5
 8009da0:	08009f11 	.word	0x08009f11
 8009da4:	08009fa3 	.word	0x08009fa3
 8009da8:	08009fc5 	.word	0x08009fc5
 8009dac:	0800a033 	.word	0x0800a033
 8009db0:	0800a05b 	.word	0x0800a05b
 8009db4:	0800a0c9 	.word	0x0800a0c9
  {
  case CTRL_SETUP:
    /* send a SETUP packet */
    USBH_CtlSendSetup     (phost, 
	                   (uint8_t *)phost->Control.setup.d8 , 
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	f103 0110 	add.w	r1, r3, #16
    USBH_CtlSendSetup     (phost, 
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	795b      	ldrb	r3, [r3, #5]
 8009dc2:	461a      	mov	r2, r3
 8009dc4:	6878      	ldr	r0, [r7, #4]
 8009dc6:	f000 f9bd 	bl	800a144 <USBH_CtlSendSetup>
	                   phost->Control.pipe_out); 
    
    phost->Control.state = CTRL_SETUP_WAIT; 
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	2202      	movs	r2, #2
 8009dce:	761a      	strb	r2, [r3, #24]
    break; 
 8009dd0:	e1ae      	b.n	800a130 <USBH_HandleControl+0x3c8>
    
  case CTRL_SETUP_WAIT:
    
    URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out); 
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	795b      	ldrb	r3, [r3, #5]
 8009dd6:	4619      	mov	r1, r3
 8009dd8:	6878      	ldr	r0, [r7, #4]
 8009dda:	f008 ff75 	bl	8012cc8 <USBH_LL_GetURBState>
 8009dde:	4603      	mov	r3, r0
 8009de0:	73bb      	strb	r3, [r7, #14]
    /* case SETUP packet sent successfully */
    if(URB_Status == USBH_URB_DONE)
 8009de2:	7bbb      	ldrb	r3, [r7, #14]
 8009de4:	2b01      	cmp	r3, #1
 8009de6:	d126      	bne.n	8009e36 <USBH_HandleControl+0xce>
    { 
      direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	7c1b      	ldrb	r3, [r3, #16]
 8009dec:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8009df0:	737b      	strb	r3, [r7, #13]
      
      /* check if there is a data stage */
      if (phost->Control.setup.b.wLength.w != 0 )
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	8adb      	ldrh	r3, [r3, #22]
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d00a      	beq.n	8009e10 <USBH_HandleControl+0xa8>
      {        
        if (direction == USB_D2H)
 8009dfa:	7b7b      	ldrb	r3, [r7, #13]
 8009dfc:	2b80      	cmp	r3, #128	; 0x80
 8009dfe:	d103      	bne.n	8009e08 <USBH_HandleControl+0xa0>
        {
          /* Data Direction is IN */
          phost->Control.state = CTRL_DATA_IN;
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	2203      	movs	r2, #3
 8009e04:	761a      	strb	r2, [r3, #24]
 8009e06:	e00d      	b.n	8009e24 <USBH_HandleControl+0xbc>
        }
        else
        {
          /* Data Direction is OUT */
          phost->Control.state = CTRL_DATA_OUT;
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	2205      	movs	r2, #5
 8009e0c:	761a      	strb	r2, [r3, #24]
 8009e0e:	e009      	b.n	8009e24 <USBH_HandleControl+0xbc>
      }
      /* No DATA stage */
      else
      {
        /* If there is No Data Transfer Stage */
        if (direction == USB_D2H)
 8009e10:	7b7b      	ldrb	r3, [r7, #13]
 8009e12:	2b80      	cmp	r3, #128	; 0x80
 8009e14:	d103      	bne.n	8009e1e <USBH_HandleControl+0xb6>
        {
          /* Data Direction is IN */
          phost->Control.state = CTRL_STATUS_OUT;
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	2209      	movs	r2, #9
 8009e1a:	761a      	strb	r2, [r3, #24]
 8009e1c:	e002      	b.n	8009e24 <USBH_HandleControl+0xbc>
        }
        else
        {
          /* Data Direction is OUT */
          phost->Control.state = CTRL_STATUS_IN;
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	2207      	movs	r2, #7
 8009e22:	761a      	strb	r2, [r3, #24]
        } 
      }          
#if (USBH_USE_OS == 1)
      osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8009e2a:	2200      	movs	r2, #0
 8009e2c:	2103      	movs	r1, #3
 8009e2e:	4618      	mov	r0, r3
 8009e30:	f003 f9fc 	bl	800d22c <osMessagePut>
      phost->Control.state = CTRL_ERROR;
#if (USBH_USE_OS == 1)
    osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
#endif      
    }    
    break;
 8009e34:	e173      	b.n	800a11e <USBH_HandleControl+0x3b6>
    else if(URB_Status == USBH_URB_ERROR)
 8009e36:	7bbb      	ldrb	r3, [r7, #14]
 8009e38:	2b04      	cmp	r3, #4
 8009e3a:	f040 8170 	bne.w	800a11e <USBH_HandleControl+0x3b6>
      phost->Control.state = CTRL_ERROR;
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	220b      	movs	r2, #11
 8009e42:	761a      	strb	r2, [r3, #24]
    osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8009e4a:	2200      	movs	r2, #0
 8009e4c:	2103      	movs	r1, #3
 8009e4e:	4618      	mov	r0, r3
 8009e50:	f003 f9ec 	bl	800d22c <osMessagePut>
    break;
 8009e54:	e163      	b.n	800a11e <USBH_HandleControl+0x3b6>
    
  case CTRL_DATA_IN:  
    /* Issue an IN token */ 
     phost->Control.timer = phost->Timer;
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	f8d3 33b8 	ldr.w	r3, [r3, #952]	; 0x3b8
 8009e5c:	b29a      	uxth	r2, r3
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	81da      	strh	r2, [r3, #14]
    USBH_CtlReceiveData(phost,
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	6899      	ldr	r1, [r3, #8]
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	899a      	ldrh	r2, [r3, #12]
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	791b      	ldrb	r3, [r3, #4]
 8009e6e:	6878      	ldr	r0, [r7, #4]
 8009e70:	f000 f9a7 	bl	800a1c2 <USBH_CtlReceiveData>
                        phost->Control.buff, 
                        phost->Control.length,
                        phost->Control.pipe_in);
 
    phost->Control.state = CTRL_DATA_IN_WAIT;
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	2204      	movs	r2, #4
 8009e78:	761a      	strb	r2, [r3, #24]
    break;    
 8009e7a:	e159      	b.n	800a130 <USBH_HandleControl+0x3c8>
    
  case CTRL_DATA_IN_WAIT:
    
    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in); 
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	791b      	ldrb	r3, [r3, #4]
 8009e80:	4619      	mov	r1, r3
 8009e82:	6878      	ldr	r0, [r7, #4]
 8009e84:	f008 ff20 	bl	8012cc8 <USBH_LL_GetURBState>
 8009e88:	4603      	mov	r3, r0
 8009e8a:	73bb      	strb	r3, [r7, #14]
    
    /* check is DATA packet transferred successfully */
    if  (URB_Status == USBH_URB_DONE)
 8009e8c:	7bbb      	ldrb	r3, [r7, #14]
 8009e8e:	2b01      	cmp	r3, #1
 8009e90:	d10a      	bne.n	8009ea8 <USBH_HandleControl+0x140>
    { 
      phost->Control.state = CTRL_STATUS_OUT;
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	2209      	movs	r2, #9
 8009e96:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1)
    osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8009e9e:	2200      	movs	r2, #0
 8009ea0:	2103      	movs	r1, #3
 8009ea2:	4618      	mov	r0, r3
 8009ea4:	f003 f9c2 	bl	800d22c <osMessagePut>
#endif      
    }
   
    /* manage error cases*/
    if  (URB_Status == USBH_URB_STALL) 
 8009ea8:	7bbb      	ldrb	r3, [r7, #14]
 8009eaa:	2b05      	cmp	r3, #5
 8009eac:	d10a      	bne.n	8009ec4 <USBH_HandleControl+0x15c>
    { 
      /* In stall case, return to previous machine state*/
      status = USBH_NOT_SUPPORTED;
 8009eae:	2303      	movs	r3, #3
 8009eb0:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1)
    osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8009eb8:	2200      	movs	r2, #0
 8009eba:	2103      	movs	r1, #3
 8009ebc:	4618      	mov	r0, r3
 8009ebe:	f003 f9b5 	bl	800d22c <osMessagePut>
      phost->Control.state = CTRL_ERROR;  
#if (USBH_USE_OS == 1)
    osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
#endif      
    }
    break;
 8009ec2:	e12e      	b.n	800a122 <USBH_HandleControl+0x3ba>
    else if (URB_Status == USBH_URB_ERROR)
 8009ec4:	7bbb      	ldrb	r3, [r7, #14]
 8009ec6:	2b04      	cmp	r3, #4
 8009ec8:	f040 812b 	bne.w	800a122 <USBH_HandleControl+0x3ba>
      phost->Control.state = CTRL_ERROR;  
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	220b      	movs	r2, #11
 8009ed0:	761a      	strb	r2, [r3, #24]
    osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8009ed8:	2200      	movs	r2, #0
 8009eda:	2103      	movs	r1, #3
 8009edc:	4618      	mov	r0, r3
 8009ede:	f003 f9a5 	bl	800d22c <osMessagePut>
    break;
 8009ee2:	e11e      	b.n	800a122 <USBH_HandleControl+0x3ba>
    
  case CTRL_DATA_OUT:
    
    USBH_CtlSendData (phost,
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	6899      	ldr	r1, [r3, #8]
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	899a      	ldrh	r2, [r3, #12]
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	7958      	ldrb	r0, [r3, #5]
 8009ef0:	2301      	movs	r3, #1
 8009ef2:	9300      	str	r3, [sp, #0]
 8009ef4:	4603      	mov	r3, r0
 8009ef6:	6878      	ldr	r0, [r7, #4]
 8009ef8:	f000 f93e 	bl	800a178 <USBH_CtlSendData>
                      phost->Control.buff, 
                      phost->Control.length , 
                      phost->Control.pipe_out,
                      1);
     phost->Control.timer = phost->Timer;
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	f8d3 33b8 	ldr.w	r3, [r3, #952]	; 0x3b8
 8009f02:	b29a      	uxth	r2, r3
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_DATA_OUT_WAIT;
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	2206      	movs	r2, #6
 8009f0c:	761a      	strb	r2, [r3, #24]
    break;
 8009f0e:	e10f      	b.n	800a130 <USBH_HandleControl+0x3c8>
    
  case CTRL_DATA_OUT_WAIT:
    
    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);     
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	795b      	ldrb	r3, [r3, #5]
 8009f14:	4619      	mov	r1, r3
 8009f16:	6878      	ldr	r0, [r7, #4]
 8009f18:	f008 fed6 	bl	8012cc8 <USBH_LL_GetURBState>
 8009f1c:	4603      	mov	r3, r0
 8009f1e:	73bb      	strb	r3, [r7, #14]
    
    if  (URB_Status == USBH_URB_DONE)
 8009f20:	7bbb      	ldrb	r3, [r7, #14]
 8009f22:	2b01      	cmp	r3, #1
 8009f24:	d10b      	bne.n	8009f3e <USBH_HandleControl+0x1d6>
    { /* If the Setup Pkt is sent successful, then change the state */
      phost->Control.state = CTRL_STATUS_IN;
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	2207      	movs	r2, #7
 8009f2a:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1)
      osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8009f32:	2200      	movs	r2, #0
 8009f34:	2103      	movs	r1, #3
 8009f36:	4618      	mov	r0, r3
 8009f38:	f003 f978 	bl	800d22c <osMessagePut>
      
#if (USBH_USE_OS == 1)
    osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
#endif      
    } 
    break;
 8009f3c:	e0f3      	b.n	800a126 <USBH_HandleControl+0x3be>
    else if  (URB_Status == USBH_URB_STALL) 
 8009f3e:	7bbb      	ldrb	r3, [r7, #14]
 8009f40:	2b05      	cmp	r3, #5
 8009f42:	d10d      	bne.n	8009f60 <USBH_HandleControl+0x1f8>
      phost->Control.state = CTRL_STALLED; 
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	220c      	movs	r2, #12
 8009f48:	761a      	strb	r2, [r3, #24]
      status = USBH_NOT_SUPPORTED;
 8009f4a:	2303      	movs	r3, #3
 8009f4c:	73fb      	strb	r3, [r7, #15]
    osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8009f54:	2200      	movs	r2, #0
 8009f56:	2103      	movs	r1, #3
 8009f58:	4618      	mov	r0, r3
 8009f5a:	f003 f967 	bl	800d22c <osMessagePut>
    break;
 8009f5e:	e0e2      	b.n	800a126 <USBH_HandleControl+0x3be>
    else if  (URB_Status == USBH_URB_NOTREADY)
 8009f60:	7bbb      	ldrb	r3, [r7, #14]
 8009f62:	2b02      	cmp	r3, #2
 8009f64:	d10b      	bne.n	8009f7e <USBH_HandleControl+0x216>
      phost->Control.state = CTRL_DATA_OUT;
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	2205      	movs	r2, #5
 8009f6a:	761a      	strb	r2, [r3, #24]
    osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8009f72:	2200      	movs	r2, #0
 8009f74:	2103      	movs	r1, #3
 8009f76:	4618      	mov	r0, r3
 8009f78:	f003 f958 	bl	800d22c <osMessagePut>
    break;
 8009f7c:	e0d3      	b.n	800a126 <USBH_HandleControl+0x3be>
    else if (URB_Status == USBH_URB_ERROR)
 8009f7e:	7bbb      	ldrb	r3, [r7, #14]
 8009f80:	2b04      	cmp	r3, #4
 8009f82:	f040 80d0 	bne.w	800a126 <USBH_HandleControl+0x3be>
      phost->Control.state = CTRL_ERROR;  
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	220b      	movs	r2, #11
 8009f8a:	761a      	strb	r2, [r3, #24]
      status = USBH_FAIL;    
 8009f8c:	2302      	movs	r3, #2
 8009f8e:	73fb      	strb	r3, [r7, #15]
    osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8009f96:	2200      	movs	r2, #0
 8009f98:	2103      	movs	r1, #3
 8009f9a:	4618      	mov	r0, r3
 8009f9c:	f003 f946 	bl	800d22c <osMessagePut>
    break;
 8009fa0:	e0c1      	b.n	800a126 <USBH_HandleControl+0x3be>
    
    
  case CTRL_STATUS_IN:
    /* Send 0 bytes out packet */
    USBH_CtlReceiveData (phost,
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	791b      	ldrb	r3, [r3, #4]
 8009fa6:	2200      	movs	r2, #0
 8009fa8:	2100      	movs	r1, #0
 8009faa:	6878      	ldr	r0, [r7, #4]
 8009fac:	f000 f909 	bl	800a1c2 <USBH_CtlReceiveData>
                         0,
                         0,
                         phost->Control.pipe_in);
    phost->Control.timer = phost->Timer;
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	f8d3 33b8 	ldr.w	r3, [r3, #952]	; 0x3b8
 8009fb6:	b29a      	uxth	r2, r3
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_STATUS_IN_WAIT;
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	2208      	movs	r2, #8
 8009fc0:	761a      	strb	r2, [r3, #24]
    
    break;
 8009fc2:	e0b5      	b.n	800a130 <USBH_HandleControl+0x3c8>
    
  case CTRL_STATUS_IN_WAIT:
    
    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in); 
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	791b      	ldrb	r3, [r3, #4]
 8009fc8:	4619      	mov	r1, r3
 8009fca:	6878      	ldr	r0, [r7, #4]
 8009fcc:	f008 fe7c 	bl	8012cc8 <USBH_LL_GetURBState>
 8009fd0:	4603      	mov	r3, r0
 8009fd2:	73bb      	strb	r3, [r7, #14]
    
    if  ( URB_Status == USBH_URB_DONE)
 8009fd4:	7bbb      	ldrb	r3, [r7, #14]
 8009fd6:	2b01      	cmp	r3, #1
 8009fd8:	d10d      	bne.n	8009ff6 <USBH_HandleControl+0x28e>
    { /* Control transfers completed, Exit the State Machine */
      phost->Control.state = CTRL_COMPLETE;
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	220d      	movs	r2, #13
 8009fde:	761a      	strb	r2, [r3, #24]
      status = USBH_OK;
 8009fe0:	2300      	movs	r3, #0
 8009fe2:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1)
    osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8009fea:	2200      	movs	r2, #0
 8009fec:	2103      	movs	r1, #3
 8009fee:	4618      	mov	r0, r3
 8009ff0:	f003 f91c 	bl	800d22c <osMessagePut>
      
#if (USBH_USE_OS == 1)
    osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
#endif      
    }
    break;
 8009ff4:	e099      	b.n	800a12a <USBH_HandleControl+0x3c2>
    else if (URB_Status == USBH_URB_ERROR)
 8009ff6:	7bbb      	ldrb	r3, [r7, #14]
 8009ff8:	2b04      	cmp	r3, #4
 8009ffa:	d10b      	bne.n	800a014 <USBH_HandleControl+0x2ac>
      phost->Control.state = CTRL_ERROR;
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	220b      	movs	r2, #11
 800a000:	761a      	strb	r2, [r3, #24]
    osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800a008:	2200      	movs	r2, #0
 800a00a:	2103      	movs	r1, #3
 800a00c:	4618      	mov	r0, r3
 800a00e:	f003 f90d 	bl	800d22c <osMessagePut>
    break;
 800a012:	e08a      	b.n	800a12a <USBH_HandleControl+0x3c2>
     else if(URB_Status == USBH_URB_STALL)
 800a014:	7bbb      	ldrb	r3, [r7, #14]
 800a016:	2b05      	cmp	r3, #5
 800a018:	f040 8087 	bne.w	800a12a <USBH_HandleControl+0x3c2>
      status = USBH_NOT_SUPPORTED;
 800a01c:	2303      	movs	r3, #3
 800a01e:	73fb      	strb	r3, [r7, #15]
    osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800a026:	2200      	movs	r2, #0
 800a028:	2103      	movs	r1, #3
 800a02a:	4618      	mov	r0, r3
 800a02c:	f003 f8fe 	bl	800d22c <osMessagePut>
    break;
 800a030:	e07b      	b.n	800a12a <USBH_HandleControl+0x3c2>
    
  case CTRL_STATUS_OUT:
    USBH_CtlSendData (phost,
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	795a      	ldrb	r2, [r3, #5]
 800a036:	2301      	movs	r3, #1
 800a038:	9300      	str	r3, [sp, #0]
 800a03a:	4613      	mov	r3, r2
 800a03c:	2200      	movs	r2, #0
 800a03e:	2100      	movs	r1, #0
 800a040:	6878      	ldr	r0, [r7, #4]
 800a042:	f000 f899 	bl	800a178 <USBH_CtlSendData>
                      0,
                      0,
                      phost->Control.pipe_out,
                      1);
     phost->Control.timer = phost->Timer;
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	f8d3 33b8 	ldr.w	r3, [r3, #952]	; 0x3b8
 800a04c:	b29a      	uxth	r2, r3
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	220a      	movs	r2, #10
 800a056:	761a      	strb	r2, [r3, #24]
    break;
 800a058:	e06a      	b.n	800a130 <USBH_HandleControl+0x3c8>
    
  case CTRL_STATUS_OUT_WAIT: 
    
    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);  
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	795b      	ldrb	r3, [r3, #5]
 800a05e:	4619      	mov	r1, r3
 800a060:	6878      	ldr	r0, [r7, #4]
 800a062:	f008 fe31 	bl	8012cc8 <USBH_LL_GetURBState>
 800a066:	4603      	mov	r3, r0
 800a068:	73bb      	strb	r3, [r7, #14]
    if  (URB_Status == USBH_URB_DONE)
 800a06a:	7bbb      	ldrb	r3, [r7, #14]
 800a06c:	2b01      	cmp	r3, #1
 800a06e:	d10d      	bne.n	800a08c <USBH_HandleControl+0x324>
    { 
      status = USBH_OK;      
 800a070:	2300      	movs	r3, #0
 800a072:	73fb      	strb	r3, [r7, #15]
      phost->Control.state = CTRL_COMPLETE; 
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	220d      	movs	r2, #13
 800a078:	761a      	strb	r2, [r3, #24]
      
#if (USBH_USE_OS == 1)
    osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800a080:	2200      	movs	r2, #0
 800a082:	2103      	movs	r1, #3
 800a084:	4618      	mov	r0, r3
 800a086:	f003 f8d1 	bl	800d22c <osMessagePut>
      
#if (USBH_USE_OS == 1)
    osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
#endif      
    }
    break;
 800a08a:	e050      	b.n	800a12e <USBH_HandleControl+0x3c6>
    else if  (URB_Status == USBH_URB_NOTREADY)
 800a08c:	7bbb      	ldrb	r3, [r7, #14]
 800a08e:	2b02      	cmp	r3, #2
 800a090:	d10b      	bne.n	800a0aa <USBH_HandleControl+0x342>
      phost->Control.state = CTRL_STATUS_OUT;
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	2209      	movs	r2, #9
 800a096:	761a      	strb	r2, [r3, #24]
    osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800a09e:	2200      	movs	r2, #0
 800a0a0:	2103      	movs	r1, #3
 800a0a2:	4618      	mov	r0, r3
 800a0a4:	f003 f8c2 	bl	800d22c <osMessagePut>
    break;
 800a0a8:	e041      	b.n	800a12e <USBH_HandleControl+0x3c6>
    else if (URB_Status == USBH_URB_ERROR)
 800a0aa:	7bbb      	ldrb	r3, [r7, #14]
 800a0ac:	2b04      	cmp	r3, #4
 800a0ae:	d13e      	bne.n	800a12e <USBH_HandleControl+0x3c6>
      phost->Control.state = CTRL_ERROR; 
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	220b      	movs	r2, #11
 800a0b4:	761a      	strb	r2, [r3, #24]
    osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800a0bc:	2200      	movs	r2, #0
 800a0be:	2103      	movs	r1, #3
 800a0c0:	4618      	mov	r0, r3
 800a0c2:	f003 f8b3 	bl	800d22c <osMessagePut>
    break;
 800a0c6:	e032      	b.n	800a12e <USBH_HandleControl+0x3c6>
    PID; i.e., recovery actions via some other pipe are not required for control
    endpoints. For the Default Control Pipe, a device reset will ultimately be 
    required to clear the halt or error condition if the next Setup PID is not 
    accepted.
    */
    if (++ phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	7e5b      	ldrb	r3, [r3, #25]
 800a0cc:	3301      	adds	r3, #1
 800a0ce:	b2da      	uxtb	r2, r3
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	765a      	strb	r2, [r3, #25]
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	7e5b      	ldrb	r3, [r3, #25]
 800a0d8:	2b02      	cmp	r3, #2
 800a0da:	d809      	bhi.n	800a0f0 <USBH_HandleControl+0x388>
    {
      /* try to recover control */
      USBH_LL_Stop(phost);
 800a0dc:	6878      	ldr	r0, [r7, #4]
 800a0de:	f008 fc91 	bl	8012a04 <USBH_LL_Stop>
         
      /* Do the transmission again, starting from SETUP Packet */
      phost->Control.state = CTRL_SETUP; 
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	2201      	movs	r2, #1
 800a0e6:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_SEND;
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	2201      	movs	r2, #1
 800a0ec:	709a      	strb	r2, [r3, #2]
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
      phost->Control.errorcount = 0;
      USBH_ErrLog("Control error");
      status = USBH_FAIL;
    }
    break;
 800a0ee:	e01f      	b.n	800a130 <USBH_HandleControl+0x3c8>
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800a0f6:	2106      	movs	r1, #6
 800a0f8:	6878      	ldr	r0, [r7, #4]
 800a0fa:	4798      	blx	r3
      phost->Control.errorcount = 0;
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	2200      	movs	r2, #0
 800a100:	765a      	strb	r2, [r3, #25]
      USBH_ErrLog("Control error");
 800a102:	480e      	ldr	r0, [pc, #56]	; (800a13c <USBH_HandleControl+0x3d4>)
 800a104:	f00a fb7c 	bl	8014800 <iprintf>
 800a108:	480d      	ldr	r0, [pc, #52]	; (800a140 <USBH_HandleControl+0x3d8>)
 800a10a:	f00a fb79 	bl	8014800 <iprintf>
 800a10e:	200a      	movs	r0, #10
 800a110:	f00a fb8e 	bl	8014830 <putchar>
      status = USBH_FAIL;
 800a114:	2302      	movs	r3, #2
 800a116:	73fb      	strb	r3, [r7, #15]
    break;
 800a118:	e00a      	b.n	800a130 <USBH_HandleControl+0x3c8>
    
  default:
    break;
 800a11a:	bf00      	nop
 800a11c:	e008      	b.n	800a130 <USBH_HandleControl+0x3c8>
    break;
 800a11e:	bf00      	nop
 800a120:	e006      	b.n	800a130 <USBH_HandleControl+0x3c8>
    break;
 800a122:	bf00      	nop
 800a124:	e004      	b.n	800a130 <USBH_HandleControl+0x3c8>
    break;
 800a126:	bf00      	nop
 800a128:	e002      	b.n	800a130 <USBH_HandleControl+0x3c8>
    break;
 800a12a:	bf00      	nop
 800a12c:	e000      	b.n	800a130 <USBH_HandleControl+0x3c8>
    break;
 800a12e:	bf00      	nop
  }
  return status;
 800a130:	7bfb      	ldrb	r3, [r7, #15]
}
 800a132:	4618      	mov	r0, r3
 800a134:	3710      	adds	r7, #16
 800a136:	46bd      	mov	sp, r7
 800a138:	bd80      	pop	{r7, pc}
 800a13a:	bf00      	nop
 800a13c:	08016fe0 	.word	0x08016fe0
 800a140:	08016fe8 	.word	0x08016fe8

0800a144 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup (USBH_HandleTypeDef *phost, 
                                uint8_t *buff, 
                                uint8_t pipe_num)
{
 800a144:	b580      	push	{r7, lr}
 800a146:	b088      	sub	sp, #32
 800a148:	af04      	add	r7, sp, #16
 800a14a:	60f8      	str	r0, [r7, #12]
 800a14c:	60b9      	str	r1, [r7, #8]
 800a14e:	4613      	mov	r3, r2
 800a150:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800a152:	79f9      	ldrb	r1, [r7, #7]
 800a154:	2300      	movs	r3, #0
 800a156:	9303      	str	r3, [sp, #12]
 800a158:	2308      	movs	r3, #8
 800a15a:	9302      	str	r3, [sp, #8]
 800a15c:	68bb      	ldr	r3, [r7, #8]
 800a15e:	9301      	str	r3, [sp, #4]
 800a160:	2300      	movs	r3, #0
 800a162:	9300      	str	r3, [sp, #0]
 800a164:	2300      	movs	r3, #0
 800a166:	2200      	movs	r2, #0
 800a168:	68f8      	ldr	r0, [r7, #12]
 800a16a:	f008 fd65 	bl	8012c38 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */ 
                          0);
  return USBH_OK;  
 800a16e:	2300      	movs	r3, #0
}
 800a170:	4618      	mov	r0, r3
 800a172:	3710      	adds	r7, #16
 800a174:	46bd      	mov	sp, r7
 800a176:	bd80      	pop	{r7, pc}

0800a178 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData (USBH_HandleTypeDef *phost, 
                                uint8_t *buff, 
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping )
{
 800a178:	b580      	push	{r7, lr}
 800a17a:	b088      	sub	sp, #32
 800a17c:	af04      	add	r7, sp, #16
 800a17e:	60f8      	str	r0, [r7, #12]
 800a180:	60b9      	str	r1, [r7, #8]
 800a182:	4611      	mov	r1, r2
 800a184:	461a      	mov	r2, r3
 800a186:	460b      	mov	r3, r1
 800a188:	80fb      	strh	r3, [r7, #6]
 800a18a:	4613      	mov	r3, r2
 800a18c:	717b      	strb	r3, [r7, #5]
  if(phost->device.speed != USBH_SPEED_HIGH)
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800a194:	2b00      	cmp	r3, #0
 800a196:	d001      	beq.n	800a19c <USBH_CtlSendData+0x24>
  {
    do_ping = 0;
 800a198:	2300      	movs	r3, #0
 800a19a:	763b      	strb	r3, [r7, #24]
  }
  
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800a19c:	7979      	ldrb	r1, [r7, #5]
 800a19e:	7e3b      	ldrb	r3, [r7, #24]
 800a1a0:	9303      	str	r3, [sp, #12]
 800a1a2:	88fb      	ldrh	r3, [r7, #6]
 800a1a4:	9302      	str	r3, [sp, #8]
 800a1a6:	68bb      	ldr	r3, [r7, #8]
 800a1a8:	9301      	str	r3, [sp, #4]
 800a1aa:	2301      	movs	r3, #1
 800a1ac:	9300      	str	r3, [sp, #0]
 800a1ae:	2300      	movs	r3, #0
 800a1b0:	2200      	movs	r2, #0
 800a1b2:	68f8      	ldr	r0, [r7, #12]
 800a1b4:	f008 fd40 	bl	8012c38 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */ 
                          do_ping);             /* do ping (HS Only)*/
  
  return USBH_OK;
 800a1b8:	2300      	movs	r3, #0
}
 800a1ba:	4618      	mov	r0, r3
 800a1bc:	3710      	adds	r7, #16
 800a1be:	46bd      	mov	sp, r7
 800a1c0:	bd80      	pop	{r7, pc}

0800a1c2 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost, 
                                uint8_t* buff, 
                                uint16_t length,
                                uint8_t pipe_num)
{
 800a1c2:	b580      	push	{r7, lr}
 800a1c4:	b088      	sub	sp, #32
 800a1c6:	af04      	add	r7, sp, #16
 800a1c8:	60f8      	str	r0, [r7, #12]
 800a1ca:	60b9      	str	r1, [r7, #8]
 800a1cc:	4611      	mov	r1, r2
 800a1ce:	461a      	mov	r2, r3
 800a1d0:	460b      	mov	r3, r1
 800a1d2:	80fb      	strh	r3, [r7, #6]
 800a1d4:	4613      	mov	r3, r2
 800a1d6:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800a1d8:	7979      	ldrb	r1, [r7, #5]
 800a1da:	2300      	movs	r3, #0
 800a1dc:	9303      	str	r3, [sp, #12]
 800a1de:	88fb      	ldrh	r3, [r7, #6]
 800a1e0:	9302      	str	r3, [sp, #8]
 800a1e2:	68bb      	ldr	r3, [r7, #8]
 800a1e4:	9301      	str	r3, [sp, #4]
 800a1e6:	2301      	movs	r3, #1
 800a1e8:	9300      	str	r3, [sp, #0]
 800a1ea:	2300      	movs	r3, #0
 800a1ec:	2201      	movs	r2, #1
 800a1ee:	68f8      	ldr	r0, [r7, #12]
 800a1f0:	f008 fd22 	bl	8012c38 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */                          
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */ 
                          0);
  return USBH_OK;
 800a1f4:	2300      	movs	r3, #0
  
}
 800a1f6:	4618      	mov	r0, r3
 800a1f8:	3710      	adds	r7, #16
 800a1fa:	46bd      	mov	sp, r7
 800a1fc:	bd80      	pop	{r7, pc}

0800a1fe <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData (USBH_HandleTypeDef *phost, 
                                uint8_t *buff, 
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping )
{ 
 800a1fe:	b580      	push	{r7, lr}
 800a200:	b088      	sub	sp, #32
 800a202:	af04      	add	r7, sp, #16
 800a204:	60f8      	str	r0, [r7, #12]
 800a206:	60b9      	str	r1, [r7, #8]
 800a208:	4611      	mov	r1, r2
 800a20a:	461a      	mov	r2, r3
 800a20c:	460b      	mov	r3, r1
 800a20e:	80fb      	strh	r3, [r7, #6]
 800a210:	4613      	mov	r3, r2
 800a212:	717b      	strb	r3, [r7, #5]
  if(phost->device.speed != USBH_SPEED_HIGH)
 800a214:	68fb      	ldr	r3, [r7, #12]
 800a216:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	d001      	beq.n	800a222 <USBH_BulkSendData+0x24>
  {
    do_ping = 0;
 800a21e:	2300      	movs	r3, #0
 800a220:	763b      	strb	r3, [r7, #24]
  }
  
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800a222:	7979      	ldrb	r1, [r7, #5]
 800a224:	7e3b      	ldrb	r3, [r7, #24]
 800a226:	9303      	str	r3, [sp, #12]
 800a228:	88fb      	ldrh	r3, [r7, #6]
 800a22a:	9302      	str	r3, [sp, #8]
 800a22c:	68bb      	ldr	r3, [r7, #8]
 800a22e:	9301      	str	r3, [sp, #4]
 800a230:	2301      	movs	r3, #1
 800a232:	9300      	str	r3, [sp, #0]
 800a234:	2302      	movs	r3, #2
 800a236:	2200      	movs	r2, #0
 800a238:	68f8      	ldr	r0, [r7, #12]
 800a23a:	f008 fcfd 	bl	8012c38 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */                          
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */  
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800a23e:	2300      	movs	r3, #0
}
 800a240:	4618      	mov	r0, r3
 800a242:	3710      	adds	r7, #16
 800a244:	46bd      	mov	sp, r7
 800a246:	bd80      	pop	{r7, pc}

0800a248 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost, 
                                uint8_t *buff, 
                                uint16_t length,
                                uint8_t pipe_num)
{
 800a248:	b580      	push	{r7, lr}
 800a24a:	b088      	sub	sp, #32
 800a24c:	af04      	add	r7, sp, #16
 800a24e:	60f8      	str	r0, [r7, #12]
 800a250:	60b9      	str	r1, [r7, #8]
 800a252:	4611      	mov	r1, r2
 800a254:	461a      	mov	r2, r3
 800a256:	460b      	mov	r3, r1
 800a258:	80fb      	strh	r3, [r7, #6]
 800a25a:	4613      	mov	r3, r2
 800a25c:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800a25e:	7979      	ldrb	r1, [r7, #5]
 800a260:	2300      	movs	r3, #0
 800a262:	9303      	str	r3, [sp, #12]
 800a264:	88fb      	ldrh	r3, [r7, #6]
 800a266:	9302      	str	r3, [sp, #8]
 800a268:	68bb      	ldr	r3, [r7, #8]
 800a26a:	9301      	str	r3, [sp, #4]
 800a26c:	2301      	movs	r3, #1
 800a26e:	9300      	str	r3, [sp, #0]
 800a270:	2302      	movs	r3, #2
 800a272:	2201      	movs	r2, #1
 800a274:	68f8      	ldr	r0, [r7, #12]
 800a276:	f008 fcdf 	bl	8012c38 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */                          
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */  
                          0);
  return USBH_OK;
 800a27a:	2300      	movs	r3, #0
}
 800a27c:	4618      	mov	r0, r3
 800a27e:	3710      	adds	r7, #16
 800a280:	46bd      	mov	sp, r7
 800a282:	bd80      	pop	{r7, pc}

0800a284 <USBH_OpenPipe>:
                            uint8_t epnum,
                            uint8_t dev_address,
                            uint8_t speed,
                            uint8_t ep_type,
                            uint16_t mps)
{
 800a284:	b580      	push	{r7, lr}
 800a286:	b086      	sub	sp, #24
 800a288:	af04      	add	r7, sp, #16
 800a28a:	6078      	str	r0, [r7, #4]
 800a28c:	4608      	mov	r0, r1
 800a28e:	4611      	mov	r1, r2
 800a290:	461a      	mov	r2, r3
 800a292:	4603      	mov	r3, r0
 800a294:	70fb      	strb	r3, [r7, #3]
 800a296:	460b      	mov	r3, r1
 800a298:	70bb      	strb	r3, [r7, #2]
 800a29a:	4613      	mov	r3, r2
 800a29c:	707b      	strb	r3, [r7, #1]

  USBH_LL_OpenPipe(phost,
 800a29e:	7878      	ldrb	r0, [r7, #1]
 800a2a0:	78ba      	ldrb	r2, [r7, #2]
 800a2a2:	78f9      	ldrb	r1, [r7, #3]
 800a2a4:	8b3b      	ldrh	r3, [r7, #24]
 800a2a6:	9302      	str	r3, [sp, #8]
 800a2a8:	7d3b      	ldrb	r3, [r7, #20]
 800a2aa:	9301      	str	r3, [sp, #4]
 800a2ac:	7c3b      	ldrb	r3, [r7, #16]
 800a2ae:	9300      	str	r3, [sp, #0]
 800a2b0:	4603      	mov	r3, r0
 800a2b2:	6878      	ldr	r0, [r7, #4]
 800a2b4:	f008 fc44 	bl	8012b40 <USBH_LL_OpenPipe>
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  
  return USBH_OK; 
 800a2b8:	2300      	movs	r3, #0

}
 800a2ba:	4618      	mov	r0, r3
 800a2bc:	3708      	adds	r7, #8
 800a2be:	46bd      	mov	sp, r7
 800a2c0:	bd80      	pop	{r7, pc}

0800a2c2 <USBH_ClosePipe>:
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe  (USBH_HandleTypeDef *phost,
                            uint8_t pipe_num)
{
 800a2c2:	b580      	push	{r7, lr}
 800a2c4:	b082      	sub	sp, #8
 800a2c6:	af00      	add	r7, sp, #0
 800a2c8:	6078      	str	r0, [r7, #4]
 800a2ca:	460b      	mov	r3, r1
 800a2cc:	70fb      	strb	r3, [r7, #3]

  USBH_LL_ClosePipe(phost, pipe_num);
 800a2ce:	78fb      	ldrb	r3, [r7, #3]
 800a2d0:	4619      	mov	r1, r3
 800a2d2:	6878      	ldr	r0, [r7, #4]
 800a2d4:	f008 fc7a 	bl	8012bcc <USBH_LL_ClosePipe>
  
  return USBH_OK; 
 800a2d8:	2300      	movs	r3, #0

}
 800a2da:	4618      	mov	r0, r3
 800a2dc:	3708      	adds	r7, #8
 800a2de:	46bd      	mov	sp, r7
 800a2e0:	bd80      	pop	{r7, pc}

0800a2e2 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe  (USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800a2e2:	b580      	push	{r7, lr}
 800a2e4:	b084      	sub	sp, #16
 800a2e6:	af00      	add	r7, sp, #0
 800a2e8:	6078      	str	r0, [r7, #4]
 800a2ea:	460b      	mov	r3, r1
 800a2ec:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;
  
  pipe =  USBH_GetFreePipe(phost);
 800a2ee:	6878      	ldr	r0, [r7, #4]
 800a2f0:	f000 f835 	bl	800a35e <USBH_GetFreePipe>
 800a2f4:	4603      	mov	r3, r0
 800a2f6:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFF)
 800a2f8:	89fb      	ldrh	r3, [r7, #14]
 800a2fa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800a2fe:	4293      	cmp	r3, r2
 800a300:	d009      	beq.n	800a316 <USBH_AllocPipe+0x34>
  {
	phost->Pipes[pipe] = 0x8000 | ep_addr;
 800a302:	89fb      	ldrh	r3, [r7, #14]
 800a304:	78fa      	ldrb	r2, [r7, #3]
 800a306:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800a30a:	4611      	mov	r1, r2
 800a30c:	687a      	ldr	r2, [r7, #4]
 800a30e:	33de      	adds	r3, #222	; 0xde
 800a310:	009b      	lsls	r3, r3, #2
 800a312:	4413      	add	r3, r2
 800a314:	6059      	str	r1, [r3, #4]
  }
  return pipe;
 800a316:	89fb      	ldrh	r3, [r7, #14]
 800a318:	b2db      	uxtb	r3, r3
}
 800a31a:	4618      	mov	r0, r3
 800a31c:	3710      	adds	r7, #16
 800a31e:	46bd      	mov	sp, r7
 800a320:	bd80      	pop	{r7, pc}

0800a322 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed 
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe  (USBH_HandleTypeDef *phost, uint8_t idx)
{
 800a322:	b480      	push	{r7}
 800a324:	b083      	sub	sp, #12
 800a326:	af00      	add	r7, sp, #0
 800a328:	6078      	str	r0, [r7, #4]
 800a32a:	460b      	mov	r3, r1
 800a32c:	70fb      	strb	r3, [r7, #3]
   if(idx < 11)
 800a32e:	78fb      	ldrb	r3, [r7, #3]
 800a330:	2b0a      	cmp	r3, #10
 800a332:	d80e      	bhi.n	800a352 <USBH_FreePipe+0x30>
   {
	 phost->Pipes[idx] &= 0x7FFF;
 800a334:	78f8      	ldrb	r0, [r7, #3]
 800a336:	78fb      	ldrb	r3, [r7, #3]
 800a338:	687a      	ldr	r2, [r7, #4]
 800a33a:	33de      	adds	r3, #222	; 0xde
 800a33c:	009b      	lsls	r3, r3, #2
 800a33e:	4413      	add	r3, r2
 800a340:	685b      	ldr	r3, [r3, #4]
 800a342:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800a346:	6879      	ldr	r1, [r7, #4]
 800a348:	f100 03de 	add.w	r3, r0, #222	; 0xde
 800a34c:	009b      	lsls	r3, r3, #2
 800a34e:	440b      	add	r3, r1
 800a350:	605a      	str	r2, [r3, #4]
   }
   return USBH_OK;
 800a352:	2300      	movs	r3, #0
}
 800a354:	4618      	mov	r0, r3
 800a356:	370c      	adds	r7, #12
 800a358:	46bd      	mov	sp, r7
 800a35a:	bc80      	pop	{r7}
 800a35c:	4770      	bx	lr

0800a35e <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe (USBH_HandleTypeDef *phost)
{
 800a35e:	b480      	push	{r7}
 800a360:	b085      	sub	sp, #20
 800a362:	af00      	add	r7, sp, #0
 800a364:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0;
 800a366:	2300      	movs	r3, #0
 800a368:	73fb      	strb	r3, [r7, #15]
  
  for (idx = 0 ; idx < 11 ; idx++)
 800a36a:	2300      	movs	r3, #0
 800a36c:	73fb      	strb	r3, [r7, #15]
 800a36e:	e00f      	b.n	800a390 <USBH_GetFreePipe+0x32>
  {
	if ((phost->Pipes[idx] & 0x8000) == 0)
 800a370:	7bfb      	ldrb	r3, [r7, #15]
 800a372:	687a      	ldr	r2, [r7, #4]
 800a374:	33de      	adds	r3, #222	; 0xde
 800a376:	009b      	lsls	r3, r3, #2
 800a378:	4413      	add	r3, r2
 800a37a:	685b      	ldr	r3, [r3, #4]
 800a37c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a380:	2b00      	cmp	r3, #0
 800a382:	d102      	bne.n	800a38a <USBH_GetFreePipe+0x2c>
	{
	   return idx;
 800a384:	7bfb      	ldrb	r3, [r7, #15]
 800a386:	b29b      	uxth	r3, r3
 800a388:	e007      	b.n	800a39a <USBH_GetFreePipe+0x3c>
  for (idx = 0 ; idx < 11 ; idx++)
 800a38a:	7bfb      	ldrb	r3, [r7, #15]
 800a38c:	3301      	adds	r3, #1
 800a38e:	73fb      	strb	r3, [r7, #15]
 800a390:	7bfb      	ldrb	r3, [r7, #15]
 800a392:	2b0a      	cmp	r3, #10
 800a394:	d9ec      	bls.n	800a370 <USBH_GetFreePipe+0x12>
	} 
  }
  return 0xFFFF;
 800a396:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800a39a:	4618      	mov	r0, r3
 800a39c:	3714      	adds	r7, #20
 800a39e:	46bd      	mov	sp, r7
 800a3a0:	bc80      	pop	{r7}
 800a3a2:	4770      	bx	lr

0800a3a4 <USBH_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : lun id
  * @retval DSTATUS: Operation status
  */
DSTATUS USBH_initialize(BYTE lun)
{
 800a3a4:	b480      	push	{r7}
 800a3a6:	b083      	sub	sp, #12
 800a3a8:	af00      	add	r7, sp, #0
 800a3aa:	4603      	mov	r3, r0
 800a3ac:	71fb      	strb	r3, [r7, #7]
  return RES_OK;
 800a3ae:	2300      	movs	r3, #0
}
 800a3b0:	4618      	mov	r0, r3
 800a3b2:	370c      	adds	r7, #12
 800a3b4:	46bd      	mov	sp, r7
 800a3b6:	bc80      	pop	{r7}
 800a3b8:	4770      	bx	lr
	...

0800a3bc <USBH_status>:
  * @brief  Gets Disk Status
  * @param  lun : lun id
  * @retval DSTATUS: Operation status
  */
DSTATUS USBH_status(BYTE lun)
{
 800a3bc:	b580      	push	{r7, lr}
 800a3be:	b084      	sub	sp, #16
 800a3c0:	af00      	add	r7, sp, #0
 800a3c2:	4603      	mov	r3, r0
 800a3c4:	71fb      	strb	r3, [r7, #7]
  DRESULT res = RES_ERROR;
 800a3c6:	2301      	movs	r3, #1
 800a3c8:	73fb      	strb	r3, [r7, #15]
  
  if(USBH_MSC_UnitIsReady(&HOST_HANDLE, lun))
 800a3ca:	79fb      	ldrb	r3, [r7, #7]
 800a3cc:	4619      	mov	r1, r3
 800a3ce:	4808      	ldr	r0, [pc, #32]	; (800a3f0 <USBH_status+0x34>)
 800a3d0:	f7fd fd28 	bl	8007e24 <USBH_MSC_UnitIsReady>
 800a3d4:	4603      	mov	r3, r0
 800a3d6:	2b00      	cmp	r3, #0
 800a3d8:	d002      	beq.n	800a3e0 <USBH_status+0x24>
  {
    res = RES_OK;
 800a3da:	2300      	movs	r3, #0
 800a3dc:	73fb      	strb	r3, [r7, #15]
 800a3de:	e001      	b.n	800a3e4 <USBH_status+0x28>
  }
  else
  {
    res = RES_ERROR;
 800a3e0:	2301      	movs	r3, #1
 800a3e2:	73fb      	strb	r3, [r7, #15]
  }
  
  return res;
 800a3e4:	7bfb      	ldrb	r3, [r7, #15]
}
 800a3e6:	4618      	mov	r0, r3
 800a3e8:	3710      	adds	r7, #16
 800a3ea:	46bd      	mov	sp, r7
 800a3ec:	bd80      	pop	{r7, pc}
 800a3ee:	bf00      	nop
 800a3f0:	2000149c 	.word	0x2000149c

0800a3f4 <USBH_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT USBH_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800a3f4:	b580      	push	{r7, lr}
 800a3f6:	b094      	sub	sp, #80	; 0x50
 800a3f8:	af02      	add	r7, sp, #8
 800a3fa:	60b9      	str	r1, [r7, #8]
 800a3fc:	607a      	str	r2, [r7, #4]
 800a3fe:	603b      	str	r3, [r7, #0]
 800a400:	4603      	mov	r3, r0
 800a402:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800a404:	2301      	movs	r3, #1
 800a406:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  MSC_LUNTypeDef info;
  USBH_StatusTypeDef  status = USBH_OK;
 800a40a:	2300      	movs	r3, #0
 800a40c:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46

  if ((DWORD)buff & 3) /* DMA Alignment issue, do single up to aligned buffer */
 800a410:	68bb      	ldr	r3, [r7, #8]
 800a412:	f003 0303 	and.w	r3, r3, #3
 800a416:	2b00      	cmp	r3, #0
 800a418:	d002      	beq.n	800a420 <USBH_read+0x2c>
      {
        break;
      }
    }
#else
    return res;
 800a41a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800a41e:	e033      	b.n	800a488 <USBH_read+0x94>
#endif
  }
  else
  {
    status = USBH_MSC_Read(&HOST_HANDLE, lun, sector, buff, count);
 800a420:	7bf9      	ldrb	r1, [r7, #15]
 800a422:	683b      	ldr	r3, [r7, #0]
 800a424:	9300      	str	r3, [sp, #0]
 800a426:	68bb      	ldr	r3, [r7, #8]
 800a428:	687a      	ldr	r2, [r7, #4]
 800a42a:	4819      	ldr	r0, [pc, #100]	; (800a490 <USBH_read+0x9c>)
 800a42c:	f7fd fd42 	bl	8007eb4 <USBH_MSC_Read>
 800a430:	4603      	mov	r3, r0
 800a432:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
  }
  
  if(status == USBH_OK)
 800a436:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d103      	bne.n	800a446 <USBH_read+0x52>
  {
    res = RES_OK;
 800a43e:	2300      	movs	r3, #0
 800a440:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800a444:	e01e      	b.n	800a484 <USBH_read+0x90>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&HOST_HANDLE, lun, &info); 
 800a446:	f107 0210 	add.w	r2, r7, #16
 800a44a:	7bfb      	ldrb	r3, [r7, #15]
 800a44c:	4619      	mov	r1, r3
 800a44e:	4810      	ldr	r0, [pc, #64]	; (800a490 <USBH_read+0x9c>)
 800a450:	f7fd fd0c 	bl	8007e6c <USBH_MSC_GetLUNInfo>
    
    switch (info.sense.asc)
 800a454:	7f7b      	ldrb	r3, [r7, #29]
 800a456:	2b28      	cmp	r3, #40	; 0x28
 800a458:	d003      	beq.n	800a462 <USBH_read+0x6e>
 800a45a:	2b3a      	cmp	r3, #58	; 0x3a
 800a45c:	d001      	beq.n	800a462 <USBH_read+0x6e>
 800a45e:	2b04      	cmp	r3, #4
 800a460:	d10c      	bne.n	800a47c <USBH_read+0x88>
    {
    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE: 
      USBH_ErrLog ("USB Disk is not ready!");  
 800a462:	480c      	ldr	r0, [pc, #48]	; (800a494 <USBH_read+0xa0>)
 800a464:	f00a f9cc 	bl	8014800 <iprintf>
 800a468:	480b      	ldr	r0, [pc, #44]	; (800a498 <USBH_read+0xa4>)
 800a46a:	f00a f9c9 	bl	8014800 <iprintf>
 800a46e:	200a      	movs	r0, #10
 800a470:	f00a f9de 	bl	8014830 <putchar>
      res = RES_NOTRDY;
 800a474:	2303      	movs	r3, #3
 800a476:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break; 
 800a47a:	e003      	b.n	800a484 <USBH_read+0x90>
      
    default:
      res = RES_ERROR;
 800a47c:	2301      	movs	r3, #1
 800a47e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 800a482:	bf00      	nop
    }
  }
  
  return res;
 800a484:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 800a488:	4618      	mov	r0, r3
 800a48a:	3748      	adds	r7, #72	; 0x48
 800a48c:	46bd      	mov	sp, r7
 800a48e:	bd80      	pop	{r7, pc}
 800a490:	2000149c 	.word	0x2000149c
 800a494:	08016ff8 	.word	0x08016ff8
 800a498:	08017000 	.word	0x08017000

0800a49c <USBH_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT USBH_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800a49c:	b580      	push	{r7, lr}
 800a49e:	b094      	sub	sp, #80	; 0x50
 800a4a0:	af02      	add	r7, sp, #8
 800a4a2:	60b9      	str	r1, [r7, #8]
 800a4a4:	607a      	str	r2, [r7, #4]
 800a4a6:	603b      	str	r3, [r7, #0]
 800a4a8:	4603      	mov	r3, r0
 800a4aa:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR; 
 800a4ac:	2301      	movs	r3, #1
 800a4ae:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  MSC_LUNTypeDef info;
  USBH_StatusTypeDef  status = USBH_OK;  
 800a4b2:	2300      	movs	r3, #0
 800a4b4:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46

  if ((DWORD)buff & 3) /* DMA Alignment issue, do single up to aligned buffer */
 800a4b8:	68bb      	ldr	r3, [r7, #8]
 800a4ba:	f003 0303 	and.w	r3, r3, #3
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	d002      	beq.n	800a4c8 <USBH_write+0x2c>
      {
        break;
      }
    }
#else
    return res;
 800a4c2:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800a4c6:	e046      	b.n	800a556 <USBH_write+0xba>
#endif
  }
  else
  {
    status = USBH_MSC_Write(&HOST_HANDLE, lun, sector, (BYTE *)buff, count);
 800a4c8:	7bf9      	ldrb	r1, [r7, #15]
 800a4ca:	683b      	ldr	r3, [r7, #0]
 800a4cc:	9300      	str	r3, [sp, #0]
 800a4ce:	68bb      	ldr	r3, [r7, #8]
 800a4d0:	687a      	ldr	r2, [r7, #4]
 800a4d2:	4823      	ldr	r0, [pc, #140]	; (800a560 <USBH_write+0xc4>)
 800a4d4:	f7fd fd57 	bl	8007f86 <USBH_MSC_Write>
 800a4d8:	4603      	mov	r3, r0
 800a4da:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
  }
  
  if(status == USBH_OK)
 800a4de:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800a4e2:	2b00      	cmp	r3, #0
 800a4e4:	d103      	bne.n	800a4ee <USBH_write+0x52>
  {
    res = RES_OK;
 800a4e6:	2300      	movs	r3, #0
 800a4e8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800a4ec:	e031      	b.n	800a552 <USBH_write+0xb6>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&HOST_HANDLE, lun, &info); 
 800a4ee:	f107 0210 	add.w	r2, r7, #16
 800a4f2:	7bfb      	ldrb	r3, [r7, #15]
 800a4f4:	4619      	mov	r1, r3
 800a4f6:	481a      	ldr	r0, [pc, #104]	; (800a560 <USBH_write+0xc4>)
 800a4f8:	f7fd fcb8 	bl	8007e6c <USBH_MSC_GetLUNInfo>
    
    switch (info.sense.asc)
 800a4fc:	7f7b      	ldrb	r3, [r7, #29]
 800a4fe:	2b27      	cmp	r3, #39	; 0x27
 800a500:	d009      	beq.n	800a516 <USBH_write+0x7a>
 800a502:	2b27      	cmp	r3, #39	; 0x27
 800a504:	dc02      	bgt.n	800a50c <USBH_write+0x70>
 800a506:	2b04      	cmp	r3, #4
 800a508:	d012      	beq.n	800a530 <USBH_write+0x94>
 800a50a:	e01e      	b.n	800a54a <USBH_write+0xae>
 800a50c:	2b28      	cmp	r3, #40	; 0x28
 800a50e:	d00f      	beq.n	800a530 <USBH_write+0x94>
 800a510:	2b3a      	cmp	r3, #58	; 0x3a
 800a512:	d00d      	beq.n	800a530 <USBH_write+0x94>
 800a514:	e019      	b.n	800a54a <USBH_write+0xae>
    {
    case SCSI_ASC_WRITE_PROTECTED:
      USBH_ErrLog("USB Disk is Write protected!");
 800a516:	4813      	ldr	r0, [pc, #76]	; (800a564 <USBH_write+0xc8>)
 800a518:	f00a f972 	bl	8014800 <iprintf>
 800a51c:	4812      	ldr	r0, [pc, #72]	; (800a568 <USBH_write+0xcc>)
 800a51e:	f00a f96f 	bl	8014800 <iprintf>
 800a522:	200a      	movs	r0, #10
 800a524:	f00a f984 	bl	8014830 <putchar>
      res = RES_WRPRT;
 800a528:	2302      	movs	r3, #2
 800a52a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 800a52e:	e010      	b.n	800a552 <USBH_write+0xb6>
      
    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
      USBH_ErrLog("USB Disk is not ready!");      
 800a530:	480c      	ldr	r0, [pc, #48]	; (800a564 <USBH_write+0xc8>)
 800a532:	f00a f965 	bl	8014800 <iprintf>
 800a536:	480d      	ldr	r0, [pc, #52]	; (800a56c <USBH_write+0xd0>)
 800a538:	f00a f962 	bl	8014800 <iprintf>
 800a53c:	200a      	movs	r0, #10
 800a53e:	f00a f977 	bl	8014830 <putchar>
      res = RES_NOTRDY;
 800a542:	2303      	movs	r3, #3
 800a544:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break; 
 800a548:	e003      	b.n	800a552 <USBH_write+0xb6>
      
    default:
      res = RES_ERROR;
 800a54a:	2301      	movs	r3, #1
 800a54c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 800a550:	bf00      	nop
    }
  }
  
  return res;   
 800a552:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 800a556:	4618      	mov	r0, r3
 800a558:	3748      	adds	r7, #72	; 0x48
 800a55a:	46bd      	mov	sp, r7
 800a55c:	bd80      	pop	{r7, pc}
 800a55e:	bf00      	nop
 800a560:	2000149c 	.word	0x2000149c
 800a564:	08016ff8 	.word	0x08016ff8
 800a568:	08017018 	.word	0x08017018
 800a56c:	08017000 	.word	0x08017000

0800a570 <USBH_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT USBH_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800a570:	b580      	push	{r7, lr}
 800a572:	b090      	sub	sp, #64	; 0x40
 800a574:	af00      	add	r7, sp, #0
 800a576:	4603      	mov	r3, r0
 800a578:	603a      	str	r2, [r7, #0]
 800a57a:	71fb      	strb	r3, [r7, #7]
 800a57c:	460b      	mov	r3, r1
 800a57e:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800a580:	2301      	movs	r3, #1
 800a582:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  MSC_LUNTypeDef info;
  
  switch (cmd)
 800a586:	79bb      	ldrb	r3, [r7, #6]
 800a588:	2b03      	cmp	r3, #3
 800a58a:	d850      	bhi.n	800a62e <USBH_ioctl+0xbe>
 800a58c:	a201      	add	r2, pc, #4	; (adr r2, 800a594 <USBH_ioctl+0x24>)
 800a58e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a592:	bf00      	nop
 800a594:	0800a5a5 	.word	0x0800a5a5
 800a598:	0800a5ad 	.word	0x0800a5ad
 800a59c:	0800a5d7 	.word	0x0800a5d7
 800a5a0:	0800a603 	.word	0x0800a603
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC: 
    res = RES_OK;
 800a5a4:	2300      	movs	r3, #0
 800a5a6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 800a5aa:	e043      	b.n	800a634 <USBH_ioctl+0xc4>
    
  /* Get number of sectors on the disk (DWORD) */  
  case GET_SECTOR_COUNT : 
    if(USBH_MSC_GetLUNInfo(&HOST_HANDLE, lun, &info) == USBH_OK)
 800a5ac:	f107 0208 	add.w	r2, r7, #8
 800a5b0:	79fb      	ldrb	r3, [r7, #7]
 800a5b2:	4619      	mov	r1, r3
 800a5b4:	4822      	ldr	r0, [pc, #136]	; (800a640 <USBH_ioctl+0xd0>)
 800a5b6:	f7fd fc59 	bl	8007e6c <USBH_MSC_GetLUNInfo>
 800a5ba:	4603      	mov	r3, r0
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	d106      	bne.n	800a5ce <USBH_ioctl+0x5e>
    {
      *(DWORD*)buff = info.capacity.block_nbr;
 800a5c0:	68fa      	ldr	r2, [r7, #12]
 800a5c2:	683b      	ldr	r3, [r7, #0]
 800a5c4:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 800a5c6:	2300      	movs	r3, #0
 800a5c8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 800a5cc:	e032      	b.n	800a634 <USBH_ioctl+0xc4>
      res = RES_ERROR;
 800a5ce:	2301      	movs	r3, #1
 800a5d0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 800a5d4:	e02e      	b.n	800a634 <USBH_ioctl+0xc4>
    
  /* Get R/W sector size (WORD) */  
  case GET_SECTOR_SIZE :	
    if(USBH_MSC_GetLUNInfo(&HOST_HANDLE, lun, &info) == USBH_OK)
 800a5d6:	f107 0208 	add.w	r2, r7, #8
 800a5da:	79fb      	ldrb	r3, [r7, #7]
 800a5dc:	4619      	mov	r1, r3
 800a5de:	4818      	ldr	r0, [pc, #96]	; (800a640 <USBH_ioctl+0xd0>)
 800a5e0:	f7fd fc44 	bl	8007e6c <USBH_MSC_GetLUNInfo>
 800a5e4:	4603      	mov	r3, r0
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	d107      	bne.n	800a5fa <USBH_ioctl+0x8a>
    {
      *(DWORD*)buff = info.capacity.block_size;
 800a5ea:	8a3b      	ldrh	r3, [r7, #16]
 800a5ec:	461a      	mov	r2, r3
 800a5ee:	683b      	ldr	r3, [r7, #0]
 800a5f0:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 800a5f2:	2300      	movs	r3, #0
 800a5f4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 800a5f8:	e01c      	b.n	800a634 <USBH_ioctl+0xc4>
      res = RES_ERROR;
 800a5fa:	2301      	movs	r3, #1
 800a5fc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 800a600:	e018      	b.n	800a634 <USBH_ioctl+0xc4>
    
    /* Get erase block size in unit of sector (DWORD) */ 
  case GET_BLOCK_SIZE : 
    
    if(USBH_MSC_GetLUNInfo(&HOST_HANDLE, lun, &info) == USBH_OK)
 800a602:	f107 0208 	add.w	r2, r7, #8
 800a606:	79fb      	ldrb	r3, [r7, #7]
 800a608:	4619      	mov	r1, r3
 800a60a:	480d      	ldr	r0, [pc, #52]	; (800a640 <USBH_ioctl+0xd0>)
 800a60c:	f7fd fc2e 	bl	8007e6c <USBH_MSC_GetLUNInfo>
 800a610:	4603      	mov	r3, r0
 800a612:	2b00      	cmp	r3, #0
 800a614:	d107      	bne.n	800a626 <USBH_ioctl+0xb6>
    {
      *(DWORD*)buff = info.capacity.block_size;
 800a616:	8a3b      	ldrh	r3, [r7, #16]
 800a618:	461a      	mov	r2, r3
 800a61a:	683b      	ldr	r3, [r7, #0]
 800a61c:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 800a61e:	2300      	movs	r3, #0
 800a620:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 800a624:	e006      	b.n	800a634 <USBH_ioctl+0xc4>
      res = RES_ERROR;
 800a626:	2301      	movs	r3, #1
 800a628:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 800a62c:	e002      	b.n	800a634 <USBH_ioctl+0xc4>
    
  default:
    res = RES_PARERR;
 800a62e:	2304      	movs	r3, #4
 800a630:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  }
  
  return res;
 800a634:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 800a638:	4618      	mov	r0, r3
 800a63a:	3740      	adds	r7, #64	; 0x40
 800a63c:	46bd      	mov	sp, r7
 800a63e:	bd80      	pop	{r7, pc}
 800a640:	2000149c 	.word	0x2000149c

0800a644 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800a644:	b480      	push	{r7}
 800a646:	b087      	sub	sp, #28
 800a648:	af00      	add	r7, sp, #0
 800a64a:	60f8      	str	r0, [r7, #12]
 800a64c:	60b9      	str	r1, [r7, #8]
 800a64e:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800a650:	68fb      	ldr	r3, [r7, #12]
 800a652:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800a654:	68bb      	ldr	r3, [r7, #8]
 800a656:	613b      	str	r3, [r7, #16]
		*(int*)d = *(int*)s;
		d += sizeof (int); s += sizeof (int);
		cnt -= sizeof (int);
	}
#endif
	while (cnt--)
 800a658:	e007      	b.n	800a66a <mem_cpy+0x26>
		*d++ = *s++;
 800a65a:	697b      	ldr	r3, [r7, #20]
 800a65c:	1c5a      	adds	r2, r3, #1
 800a65e:	617a      	str	r2, [r7, #20]
 800a660:	693a      	ldr	r2, [r7, #16]
 800a662:	1c51      	adds	r1, r2, #1
 800a664:	6139      	str	r1, [r7, #16]
 800a666:	7812      	ldrb	r2, [r2, #0]
 800a668:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	1e5a      	subs	r2, r3, #1
 800a66e:	607a      	str	r2, [r7, #4]
 800a670:	2b00      	cmp	r3, #0
 800a672:	d1f2      	bne.n	800a65a <mem_cpy+0x16>
}
 800a674:	bf00      	nop
 800a676:	371c      	adds	r7, #28
 800a678:	46bd      	mov	sp, r7
 800a67a:	bc80      	pop	{r7}
 800a67c:	4770      	bx	lr

0800a67e <mem_set>:

/* Fill memory */
static
void mem_set (void* dst, int val, UINT cnt) {
 800a67e:	b480      	push	{r7}
 800a680:	b087      	sub	sp, #28
 800a682:	af00      	add	r7, sp, #0
 800a684:	60f8      	str	r0, [r7, #12]
 800a686:	60b9      	str	r1, [r7, #8]
 800a688:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800a68a:	68fb      	ldr	r3, [r7, #12]
 800a68c:	617b      	str	r3, [r7, #20]

	while (cnt--)
 800a68e:	e005      	b.n	800a69c <mem_set+0x1e>
		*d++ = (BYTE)val;
 800a690:	697b      	ldr	r3, [r7, #20]
 800a692:	1c5a      	adds	r2, r3, #1
 800a694:	617a      	str	r2, [r7, #20]
 800a696:	68ba      	ldr	r2, [r7, #8]
 800a698:	b2d2      	uxtb	r2, r2
 800a69a:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	1e5a      	subs	r2, r3, #1
 800a6a0:	607a      	str	r2, [r7, #4]
 800a6a2:	2b00      	cmp	r3, #0
 800a6a4:	d1f4      	bne.n	800a690 <mem_set+0x12>
}
 800a6a6:	bf00      	nop
 800a6a8:	371c      	adds	r7, #28
 800a6aa:	46bd      	mov	sp, r7
 800a6ac:	bc80      	pop	{r7}
 800a6ae:	4770      	bx	lr

0800a6b0 <mem_cmp>:

/* Compare memory to memory */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {
 800a6b0:	b480      	push	{r7}
 800a6b2:	b089      	sub	sp, #36	; 0x24
 800a6b4:	af00      	add	r7, sp, #0
 800a6b6:	60f8      	str	r0, [r7, #12]
 800a6b8:	60b9      	str	r1, [r7, #8]
 800a6ba:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800a6bc:	68fb      	ldr	r3, [r7, #12]
 800a6be:	61fb      	str	r3, [r7, #28]
 800a6c0:	68bb      	ldr	r3, [r7, #8]
 800a6c2:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800a6c4:	2300      	movs	r3, #0
 800a6c6:	617b      	str	r3, [r7, #20]

	while (cnt-- && (r = *d++ - *s++) == 0) ;
 800a6c8:	bf00      	nop
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	1e5a      	subs	r2, r3, #1
 800a6ce:	607a      	str	r2, [r7, #4]
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	d00d      	beq.n	800a6f0 <mem_cmp+0x40>
 800a6d4:	69fb      	ldr	r3, [r7, #28]
 800a6d6:	1c5a      	adds	r2, r3, #1
 800a6d8:	61fa      	str	r2, [r7, #28]
 800a6da:	781b      	ldrb	r3, [r3, #0]
 800a6dc:	4619      	mov	r1, r3
 800a6de:	69bb      	ldr	r3, [r7, #24]
 800a6e0:	1c5a      	adds	r2, r3, #1
 800a6e2:	61ba      	str	r2, [r7, #24]
 800a6e4:	781b      	ldrb	r3, [r3, #0]
 800a6e6:	1acb      	subs	r3, r1, r3
 800a6e8:	617b      	str	r3, [r7, #20]
 800a6ea:	697b      	ldr	r3, [r7, #20]
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	d0ec      	beq.n	800a6ca <mem_cmp+0x1a>
	return r;
 800a6f0:	697b      	ldr	r3, [r7, #20]
}
 800a6f2:	4618      	mov	r0, r3
 800a6f4:	3724      	adds	r7, #36	; 0x24
 800a6f6:	46bd      	mov	sp, r7
 800a6f8:	bc80      	pop	{r7}
 800a6fa:	4770      	bx	lr

0800a6fc <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {
 800a6fc:	b480      	push	{r7}
 800a6fe:	b083      	sub	sp, #12
 800a700:	af00      	add	r7, sp, #0
 800a702:	6078      	str	r0, [r7, #4]
 800a704:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800a706:	e002      	b.n	800a70e <chk_chr+0x12>
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	3301      	adds	r3, #1
 800a70c:	607b      	str	r3, [r7, #4]
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	781b      	ldrb	r3, [r3, #0]
 800a712:	2b00      	cmp	r3, #0
 800a714:	d005      	beq.n	800a722 <chk_chr+0x26>
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	781b      	ldrb	r3, [r3, #0]
 800a71a:	461a      	mov	r2, r3
 800a71c:	683b      	ldr	r3, [r7, #0]
 800a71e:	429a      	cmp	r2, r3
 800a720:	d1f2      	bne.n	800a708 <chk_chr+0xc>
	return *str;
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	781b      	ldrb	r3, [r3, #0]
}
 800a726:	4618      	mov	r0, r3
 800a728:	370c      	adds	r7, #12
 800a72a:	46bd      	mov	sp, r7
 800a72c:	bc80      	pop	{r7}
 800a72e:	4770      	bx	lr

0800a730 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800a730:	b480      	push	{r7}
 800a732:	b085      	sub	sp, #20
 800a734:	af00      	add	r7, sp, #0
 800a736:	6078      	str	r0, [r7, #4]
 800a738:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800a73a:	2300      	movs	r3, #0
 800a73c:	60bb      	str	r3, [r7, #8]
 800a73e:	68bb      	ldr	r3, [r7, #8]
 800a740:	60fb      	str	r3, [r7, #12]
 800a742:	e038      	b.n	800a7b6 <chk_lock+0x86>
		if (Files[i].fs) {	/* Existing entry */
 800a744:	492f      	ldr	r1, [pc, #188]	; (800a804 <chk_lock+0xd4>)
 800a746:	68fa      	ldr	r2, [r7, #12]
 800a748:	4613      	mov	r3, r2
 800a74a:	005b      	lsls	r3, r3, #1
 800a74c:	4413      	add	r3, r2
 800a74e:	009b      	lsls	r3, r3, #2
 800a750:	440b      	add	r3, r1
 800a752:	681b      	ldr	r3, [r3, #0]
 800a754:	2b00      	cmp	r3, #0
 800a756:	d029      	beq.n	800a7ac <chk_lock+0x7c>
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 800a758:	492a      	ldr	r1, [pc, #168]	; (800a804 <chk_lock+0xd4>)
 800a75a:	68fa      	ldr	r2, [r7, #12]
 800a75c:	4613      	mov	r3, r2
 800a75e:	005b      	lsls	r3, r3, #1
 800a760:	4413      	add	r3, r2
 800a762:	009b      	lsls	r3, r3, #2
 800a764:	440b      	add	r3, r1
 800a766:	681a      	ldr	r2, [r3, #0]
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a76e:	429a      	cmp	r2, r3
 800a770:	d11e      	bne.n	800a7b0 <chk_lock+0x80>
				Files[i].clu == dp->sclust &&
 800a772:	4924      	ldr	r1, [pc, #144]	; (800a804 <chk_lock+0xd4>)
 800a774:	68fa      	ldr	r2, [r7, #12]
 800a776:	4613      	mov	r3, r2
 800a778:	005b      	lsls	r3, r3, #1
 800a77a:	4413      	add	r3, r2
 800a77c:	009b      	lsls	r3, r3, #2
 800a77e:	440b      	add	r3, r1
 800a780:	3304      	adds	r3, #4
 800a782:	681a      	ldr	r2, [r3, #0]
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 800a78a:	429a      	cmp	r2, r3
 800a78c:	d110      	bne.n	800a7b0 <chk_lock+0x80>
				Files[i].idx == dp->index) break;
 800a78e:	491d      	ldr	r1, [pc, #116]	; (800a804 <chk_lock+0xd4>)
 800a790:	68fa      	ldr	r2, [r7, #12]
 800a792:	4613      	mov	r3, r2
 800a794:	005b      	lsls	r3, r3, #1
 800a796:	4413      	add	r3, r2
 800a798:	009b      	lsls	r3, r3, #2
 800a79a:	440b      	add	r3, r1
 800a79c:	3308      	adds	r3, #8
 800a79e:	881a      	ldrh	r2, [r3, #0]
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	f8b3 3206 	ldrh.w	r3, [r3, #518]	; 0x206
				Files[i].clu == dp->sclust &&
 800a7a6:	429a      	cmp	r2, r3
 800a7a8:	d102      	bne.n	800a7b0 <chk_lock+0x80>
				Files[i].idx == dp->index) break;
 800a7aa:	e007      	b.n	800a7bc <chk_lock+0x8c>
		} else {			/* Blank entry */
			be = 1;
 800a7ac:	2301      	movs	r3, #1
 800a7ae:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800a7b0:	68fb      	ldr	r3, [r7, #12]
 800a7b2:	3301      	adds	r3, #1
 800a7b4:	60fb      	str	r3, [r7, #12]
 800a7b6:	68fb      	ldr	r3, [r7, #12]
 800a7b8:	2b01      	cmp	r3, #1
 800a7ba:	d9c3      	bls.n	800a744 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK)	/* The object is not opened */
 800a7bc:	68fb      	ldr	r3, [r7, #12]
 800a7be:	2b02      	cmp	r3, #2
 800a7c0:	d109      	bne.n	800a7d6 <chk_lock+0xa6>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800a7c2:	68bb      	ldr	r3, [r7, #8]
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	d102      	bne.n	800a7ce <chk_lock+0x9e>
 800a7c8:	683b      	ldr	r3, [r7, #0]
 800a7ca:	2b02      	cmp	r3, #2
 800a7cc:	d101      	bne.n	800a7d2 <chk_lock+0xa2>
 800a7ce:	2300      	movs	r3, #0
 800a7d0:	e013      	b.n	800a7fa <chk_lock+0xca>
 800a7d2:	2312      	movs	r3, #18
 800a7d4:	e011      	b.n	800a7fa <chk_lock+0xca>

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800a7d6:	683b      	ldr	r3, [r7, #0]
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	d10b      	bne.n	800a7f4 <chk_lock+0xc4>
 800a7dc:	4909      	ldr	r1, [pc, #36]	; (800a804 <chk_lock+0xd4>)
 800a7de:	68fa      	ldr	r2, [r7, #12]
 800a7e0:	4613      	mov	r3, r2
 800a7e2:	005b      	lsls	r3, r3, #1
 800a7e4:	4413      	add	r3, r2
 800a7e6:	009b      	lsls	r3, r3, #2
 800a7e8:	440b      	add	r3, r1
 800a7ea:	330a      	adds	r3, #10
 800a7ec:	881b      	ldrh	r3, [r3, #0]
 800a7ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a7f2:	d101      	bne.n	800a7f8 <chk_lock+0xc8>
 800a7f4:	2310      	movs	r3, #16
 800a7f6:	e000      	b.n	800a7fa <chk_lock+0xca>
 800a7f8:	2300      	movs	r3, #0
}
 800a7fa:	4618      	mov	r0, r3
 800a7fc:	3714      	adds	r7, #20
 800a7fe:	46bd      	mov	sp, r7
 800a800:	bc80      	pop	{r7}
 800a802:	4770      	bx	lr
 800a804:	200003b8 	.word	0x200003b8

0800a808 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800a808:	b480      	push	{r7}
 800a80a:	b083      	sub	sp, #12
 800a80c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800a80e:	2300      	movs	r3, #0
 800a810:	607b      	str	r3, [r7, #4]
 800a812:	e002      	b.n	800a81a <enq_lock+0x12>
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	3301      	adds	r3, #1
 800a818:	607b      	str	r3, [r7, #4]
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	2b01      	cmp	r3, #1
 800a81e:	d809      	bhi.n	800a834 <enq_lock+0x2c>
 800a820:	490a      	ldr	r1, [pc, #40]	; (800a84c <enq_lock+0x44>)
 800a822:	687a      	ldr	r2, [r7, #4]
 800a824:	4613      	mov	r3, r2
 800a826:	005b      	lsls	r3, r3, #1
 800a828:	4413      	add	r3, r2
 800a82a:	009b      	lsls	r3, r3, #2
 800a82c:	440b      	add	r3, r1
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	2b00      	cmp	r3, #0
 800a832:	d1ef      	bne.n	800a814 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	2b02      	cmp	r3, #2
 800a838:	bf14      	ite	ne
 800a83a:	2301      	movne	r3, #1
 800a83c:	2300      	moveq	r3, #0
 800a83e:	b2db      	uxtb	r3, r3
}
 800a840:	4618      	mov	r0, r3
 800a842:	370c      	adds	r7, #12
 800a844:	46bd      	mov	sp, r7
 800a846:	bc80      	pop	{r7}
 800a848:	4770      	bx	lr
 800a84a:	bf00      	nop
 800a84c:	200003b8 	.word	0x200003b8

0800a850 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800a850:	b480      	push	{r7}
 800a852:	b085      	sub	sp, #20
 800a854:	af00      	add	r7, sp, #0
 800a856:	6078      	str	r0, [r7, #4]
 800a858:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800a85a:	2300      	movs	r3, #0
 800a85c:	60fb      	str	r3, [r7, #12]
 800a85e:	e02b      	b.n	800a8b8 <inc_lock+0x68>
		if (Files[i].fs == dp->fs &&
 800a860:	4955      	ldr	r1, [pc, #340]	; (800a9b8 <inc_lock+0x168>)
 800a862:	68fa      	ldr	r2, [r7, #12]
 800a864:	4613      	mov	r3, r2
 800a866:	005b      	lsls	r3, r3, #1
 800a868:	4413      	add	r3, r2
 800a86a:	009b      	lsls	r3, r3, #2
 800a86c:	440b      	add	r3, r1
 800a86e:	681a      	ldr	r2, [r3, #0]
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a876:	429a      	cmp	r2, r3
 800a878:	d11b      	bne.n	800a8b2 <inc_lock+0x62>
			Files[i].clu == dp->sclust &&
 800a87a:	494f      	ldr	r1, [pc, #316]	; (800a9b8 <inc_lock+0x168>)
 800a87c:	68fa      	ldr	r2, [r7, #12]
 800a87e:	4613      	mov	r3, r2
 800a880:	005b      	lsls	r3, r3, #1
 800a882:	4413      	add	r3, r2
 800a884:	009b      	lsls	r3, r3, #2
 800a886:	440b      	add	r3, r1
 800a888:	3304      	adds	r3, #4
 800a88a:	681a      	ldr	r2, [r3, #0]
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
		if (Files[i].fs == dp->fs &&
 800a892:	429a      	cmp	r2, r3
 800a894:	d10d      	bne.n	800a8b2 <inc_lock+0x62>
			Files[i].idx == dp->index) break;
 800a896:	4948      	ldr	r1, [pc, #288]	; (800a9b8 <inc_lock+0x168>)
 800a898:	68fa      	ldr	r2, [r7, #12]
 800a89a:	4613      	mov	r3, r2
 800a89c:	005b      	lsls	r3, r3, #1
 800a89e:	4413      	add	r3, r2
 800a8a0:	009b      	lsls	r3, r3, #2
 800a8a2:	440b      	add	r3, r1
 800a8a4:	3308      	adds	r3, #8
 800a8a6:	881a      	ldrh	r2, [r3, #0]
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	f8b3 3206 	ldrh.w	r3, [r3, #518]	; 0x206
			Files[i].clu == dp->sclust &&
 800a8ae:	429a      	cmp	r2, r3
 800a8b0:	d006      	beq.n	800a8c0 <inc_lock+0x70>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800a8b2:	68fb      	ldr	r3, [r7, #12]
 800a8b4:	3301      	adds	r3, #1
 800a8b6:	60fb      	str	r3, [r7, #12]
 800a8b8:	68fb      	ldr	r3, [r7, #12]
 800a8ba:	2b01      	cmp	r3, #1
 800a8bc:	d9d0      	bls.n	800a860 <inc_lock+0x10>
 800a8be:	e000      	b.n	800a8c2 <inc_lock+0x72>
			Files[i].idx == dp->index) break;
 800a8c0:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800a8c2:	68fb      	ldr	r3, [r7, #12]
 800a8c4:	2b02      	cmp	r3, #2
 800a8c6:	d145      	bne.n	800a954 <inc_lock+0x104>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800a8c8:	2300      	movs	r3, #0
 800a8ca:	60fb      	str	r3, [r7, #12]
 800a8cc:	e002      	b.n	800a8d4 <inc_lock+0x84>
 800a8ce:	68fb      	ldr	r3, [r7, #12]
 800a8d0:	3301      	adds	r3, #1
 800a8d2:	60fb      	str	r3, [r7, #12]
 800a8d4:	68fb      	ldr	r3, [r7, #12]
 800a8d6:	2b01      	cmp	r3, #1
 800a8d8:	d809      	bhi.n	800a8ee <inc_lock+0x9e>
 800a8da:	4937      	ldr	r1, [pc, #220]	; (800a9b8 <inc_lock+0x168>)
 800a8dc:	68fa      	ldr	r2, [r7, #12]
 800a8de:	4613      	mov	r3, r2
 800a8e0:	005b      	lsls	r3, r3, #1
 800a8e2:	4413      	add	r3, r2
 800a8e4:	009b      	lsls	r3, r3, #2
 800a8e6:	440b      	add	r3, r1
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	d1ef      	bne.n	800a8ce <inc_lock+0x7e>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	2b02      	cmp	r3, #2
 800a8f2:	d101      	bne.n	800a8f8 <inc_lock+0xa8>
 800a8f4:	2300      	movs	r3, #0
 800a8f6:	e05a      	b.n	800a9ae <inc_lock+0x15e>
		Files[i].fs = dp->fs;
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	f8d3 1200 	ldr.w	r1, [r3, #512]	; 0x200
 800a8fe:	482e      	ldr	r0, [pc, #184]	; (800a9b8 <inc_lock+0x168>)
 800a900:	68fa      	ldr	r2, [r7, #12]
 800a902:	4613      	mov	r3, r2
 800a904:	005b      	lsls	r3, r3, #1
 800a906:	4413      	add	r3, r2
 800a908:	009b      	lsls	r3, r3, #2
 800a90a:	4403      	add	r3, r0
 800a90c:	6019      	str	r1, [r3, #0]
		Files[i].clu = dp->sclust;
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	f8d3 1208 	ldr.w	r1, [r3, #520]	; 0x208
 800a914:	4828      	ldr	r0, [pc, #160]	; (800a9b8 <inc_lock+0x168>)
 800a916:	68fa      	ldr	r2, [r7, #12]
 800a918:	4613      	mov	r3, r2
 800a91a:	005b      	lsls	r3, r3, #1
 800a91c:	4413      	add	r3, r2
 800a91e:	009b      	lsls	r3, r3, #2
 800a920:	4403      	add	r3, r0
 800a922:	3304      	adds	r3, #4
 800a924:	6019      	str	r1, [r3, #0]
		Files[i].idx = dp->index;
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	f8b3 0206 	ldrh.w	r0, [r3, #518]	; 0x206
 800a92c:	4922      	ldr	r1, [pc, #136]	; (800a9b8 <inc_lock+0x168>)
 800a92e:	68fa      	ldr	r2, [r7, #12]
 800a930:	4613      	mov	r3, r2
 800a932:	005b      	lsls	r3, r3, #1
 800a934:	4413      	add	r3, r2
 800a936:	009b      	lsls	r3, r3, #2
 800a938:	440b      	add	r3, r1
 800a93a:	3308      	adds	r3, #8
 800a93c:	4602      	mov	r2, r0
 800a93e:	801a      	strh	r2, [r3, #0]
		Files[i].ctr = 0;
 800a940:	491d      	ldr	r1, [pc, #116]	; (800a9b8 <inc_lock+0x168>)
 800a942:	68fa      	ldr	r2, [r7, #12]
 800a944:	4613      	mov	r3, r2
 800a946:	005b      	lsls	r3, r3, #1
 800a948:	4413      	add	r3, r2
 800a94a:	009b      	lsls	r3, r3, #2
 800a94c:	440b      	add	r3, r1
 800a94e:	330a      	adds	r3, #10
 800a950:	2200      	movs	r2, #0
 800a952:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800a954:	683b      	ldr	r3, [r7, #0]
 800a956:	2b00      	cmp	r3, #0
 800a958:	d00c      	beq.n	800a974 <inc_lock+0x124>
 800a95a:	4917      	ldr	r1, [pc, #92]	; (800a9b8 <inc_lock+0x168>)
 800a95c:	68fa      	ldr	r2, [r7, #12]
 800a95e:	4613      	mov	r3, r2
 800a960:	005b      	lsls	r3, r3, #1
 800a962:	4413      	add	r3, r2
 800a964:	009b      	lsls	r3, r3, #2
 800a966:	440b      	add	r3, r1
 800a968:	330a      	adds	r3, #10
 800a96a:	881b      	ldrh	r3, [r3, #0]
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	d001      	beq.n	800a974 <inc_lock+0x124>
 800a970:	2300      	movs	r3, #0
 800a972:	e01c      	b.n	800a9ae <inc_lock+0x15e>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800a974:	683b      	ldr	r3, [r7, #0]
 800a976:	2b00      	cmp	r3, #0
 800a978:	d10b      	bne.n	800a992 <inc_lock+0x142>
 800a97a:	490f      	ldr	r1, [pc, #60]	; (800a9b8 <inc_lock+0x168>)
 800a97c:	68fa      	ldr	r2, [r7, #12]
 800a97e:	4613      	mov	r3, r2
 800a980:	005b      	lsls	r3, r3, #1
 800a982:	4413      	add	r3, r2
 800a984:	009b      	lsls	r3, r3, #2
 800a986:	440b      	add	r3, r1
 800a988:	330a      	adds	r3, #10
 800a98a:	881b      	ldrh	r3, [r3, #0]
 800a98c:	3301      	adds	r3, #1
 800a98e:	b299      	uxth	r1, r3
 800a990:	e001      	b.n	800a996 <inc_lock+0x146>
 800a992:	f44f 7180 	mov.w	r1, #256	; 0x100
 800a996:	4808      	ldr	r0, [pc, #32]	; (800a9b8 <inc_lock+0x168>)
 800a998:	68fa      	ldr	r2, [r7, #12]
 800a99a:	4613      	mov	r3, r2
 800a99c:	005b      	lsls	r3, r3, #1
 800a99e:	4413      	add	r3, r2
 800a9a0:	009b      	lsls	r3, r3, #2
 800a9a2:	4403      	add	r3, r0
 800a9a4:	330a      	adds	r3, #10
 800a9a6:	460a      	mov	r2, r1
 800a9a8:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800a9aa:	68fb      	ldr	r3, [r7, #12]
 800a9ac:	3301      	adds	r3, #1
}
 800a9ae:	4618      	mov	r0, r3
 800a9b0:	3714      	adds	r7, #20
 800a9b2:	46bd      	mov	sp, r7
 800a9b4:	bc80      	pop	{r7}
 800a9b6:	4770      	bx	lr
 800a9b8:	200003b8 	.word	0x200003b8

0800a9bc <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800a9bc:	b480      	push	{r7}
 800a9be:	b085      	sub	sp, #20
 800a9c0:	af00      	add	r7, sp, #0
 800a9c2:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	3b01      	subs	r3, #1
 800a9c8:	607b      	str	r3, [r7, #4]
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	2b01      	cmp	r3, #1
 800a9ce:	d82e      	bhi.n	800aa2e <dec_lock+0x72>
		n = Files[i].ctr;
 800a9d0:	491b      	ldr	r1, [pc, #108]	; (800aa40 <dec_lock+0x84>)
 800a9d2:	687a      	ldr	r2, [r7, #4]
 800a9d4:	4613      	mov	r3, r2
 800a9d6:	005b      	lsls	r3, r3, #1
 800a9d8:	4413      	add	r3, r2
 800a9da:	009b      	lsls	r3, r3, #2
 800a9dc:	440b      	add	r3, r1
 800a9de:	330a      	adds	r3, #10
 800a9e0:	881b      	ldrh	r3, [r3, #0]
 800a9e2:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800a9e4:	89fb      	ldrh	r3, [r7, #14]
 800a9e6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a9ea:	d101      	bne.n	800a9f0 <dec_lock+0x34>
 800a9ec:	2300      	movs	r3, #0
 800a9ee:	81fb      	strh	r3, [r7, #14]
		if (n) n--;					/* Decrement read mode open count */
 800a9f0:	89fb      	ldrh	r3, [r7, #14]
 800a9f2:	2b00      	cmp	r3, #0
 800a9f4:	d002      	beq.n	800a9fc <dec_lock+0x40>
 800a9f6:	89fb      	ldrh	r3, [r7, #14]
 800a9f8:	3b01      	subs	r3, #1
 800a9fa:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800a9fc:	4910      	ldr	r1, [pc, #64]	; (800aa40 <dec_lock+0x84>)
 800a9fe:	687a      	ldr	r2, [r7, #4]
 800aa00:	4613      	mov	r3, r2
 800aa02:	005b      	lsls	r3, r3, #1
 800aa04:	4413      	add	r3, r2
 800aa06:	009b      	lsls	r3, r3, #2
 800aa08:	440b      	add	r3, r1
 800aa0a:	330a      	adds	r3, #10
 800aa0c:	89fa      	ldrh	r2, [r7, #14]
 800aa0e:	801a      	strh	r2, [r3, #0]
		if (!n) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800aa10:	89fb      	ldrh	r3, [r7, #14]
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	d108      	bne.n	800aa28 <dec_lock+0x6c>
 800aa16:	490a      	ldr	r1, [pc, #40]	; (800aa40 <dec_lock+0x84>)
 800aa18:	687a      	ldr	r2, [r7, #4]
 800aa1a:	4613      	mov	r3, r2
 800aa1c:	005b      	lsls	r3, r3, #1
 800aa1e:	4413      	add	r3, r2
 800aa20:	009b      	lsls	r3, r3, #2
 800aa22:	440b      	add	r3, r1
 800aa24:	2200      	movs	r2, #0
 800aa26:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800aa28:	2300      	movs	r3, #0
 800aa2a:	737b      	strb	r3, [r7, #13]
 800aa2c:	e001      	b.n	800aa32 <dec_lock+0x76>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800aa2e:	2302      	movs	r3, #2
 800aa30:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800aa32:	7b7b      	ldrb	r3, [r7, #13]
}
 800aa34:	4618      	mov	r0, r3
 800aa36:	3714      	adds	r7, #20
 800aa38:	46bd      	mov	sp, r7
 800aa3a:	bc80      	pop	{r7}
 800aa3c:	4770      	bx	lr
 800aa3e:	bf00      	nop
 800aa40:	200003b8 	.word	0x200003b8

0800aa44 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800aa44:	b480      	push	{r7}
 800aa46:	b085      	sub	sp, #20
 800aa48:	af00      	add	r7, sp, #0
 800aa4a:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800aa4c:	2300      	movs	r3, #0
 800aa4e:	60fb      	str	r3, [r7, #12]
 800aa50:	e016      	b.n	800aa80 <clear_lock+0x3c>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800aa52:	490f      	ldr	r1, [pc, #60]	; (800aa90 <clear_lock+0x4c>)
 800aa54:	68fa      	ldr	r2, [r7, #12]
 800aa56:	4613      	mov	r3, r2
 800aa58:	005b      	lsls	r3, r3, #1
 800aa5a:	4413      	add	r3, r2
 800aa5c:	009b      	lsls	r3, r3, #2
 800aa5e:	440b      	add	r3, r1
 800aa60:	681a      	ldr	r2, [r3, #0]
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	429a      	cmp	r2, r3
 800aa66:	d108      	bne.n	800aa7a <clear_lock+0x36>
 800aa68:	4909      	ldr	r1, [pc, #36]	; (800aa90 <clear_lock+0x4c>)
 800aa6a:	68fa      	ldr	r2, [r7, #12]
 800aa6c:	4613      	mov	r3, r2
 800aa6e:	005b      	lsls	r3, r3, #1
 800aa70:	4413      	add	r3, r2
 800aa72:	009b      	lsls	r3, r3, #2
 800aa74:	440b      	add	r3, r1
 800aa76:	2200      	movs	r2, #0
 800aa78:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800aa7a:	68fb      	ldr	r3, [r7, #12]
 800aa7c:	3301      	adds	r3, #1
 800aa7e:	60fb      	str	r3, [r7, #12]
 800aa80:	68fb      	ldr	r3, [r7, #12]
 800aa82:	2b01      	cmp	r3, #1
 800aa84:	d9e5      	bls.n	800aa52 <clear_lock+0xe>
	}
}
 800aa86:	bf00      	nop
 800aa88:	3714      	adds	r7, #20
 800aa8a:	46bd      	mov	sp, r7
 800aa8c:	bc80      	pop	{r7}
 800aa8e:	4770      	bx	lr
 800aa90:	200003b8 	.word	0x200003b8

0800aa94 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (
	FATFS* fs		/* File system object */
)
{
 800aa94:	b580      	push	{r7, lr}
 800aa96:	b086      	sub	sp, #24
 800aa98:	af00      	add	r7, sp, #0
 800aa9a:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800aa9c:	2300      	movs	r3, #0
 800aa9e:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	f893 3204 	ldrb.w	r3, [r3, #516]	; 0x204
 800aaa6:	2b00      	cmp	r3, #0
 800aaa8:	d038      	beq.n	800ab1c <sync_window+0x88>
		wsect = fs->winsect;	/* Current sector number */
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 800aab0:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win.d8, wsect, 1) != RES_OK) {
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 800aab8:	6879      	ldr	r1, [r7, #4]
 800aaba:	2301      	movs	r3, #1
 800aabc:	697a      	ldr	r2, [r7, #20]
 800aabe:	f009 fa5d 	bl	8013f7c <disk_write>
 800aac2:	4603      	mov	r3, r0
 800aac4:	2b00      	cmp	r3, #0
 800aac6:	d002      	beq.n	800aace <sync_window+0x3a>
			res = FR_DISK_ERR;
 800aac8:	2301      	movs	r3, #1
 800aaca:	73fb      	strb	r3, [r7, #15]
 800aacc:	e026      	b.n	800ab1c <sync_window+0x88>
		} else {
			fs->wflag = 0;
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	2200      	movs	r2, #0
 800aad2:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 800aadc:	697a      	ldr	r2, [r7, #20]
 800aade:	1ad2      	subs	r2, r2, r3
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800aae6:	429a      	cmp	r2, r3
 800aae8:	d218      	bcs.n	800ab1c <sync_window+0x88>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 800aaf0:	613b      	str	r3, [r7, #16]
 800aaf2:	e010      	b.n	800ab16 <sync_window+0x82>
					wsect += fs->fsize;
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800aafa:	697a      	ldr	r2, [r7, #20]
 800aafc:	4413      	add	r3, r2
 800aafe:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win.d8, wsect, 1);
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 800ab06:	6879      	ldr	r1, [r7, #4]
 800ab08:	2301      	movs	r3, #1
 800ab0a:	697a      	ldr	r2, [r7, #20]
 800ab0c:	f009 fa36 	bl	8013f7c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800ab10:	693b      	ldr	r3, [r7, #16]
 800ab12:	3b01      	subs	r3, #1
 800ab14:	613b      	str	r3, [r7, #16]
 800ab16:	693b      	ldr	r3, [r7, #16]
 800ab18:	2b01      	cmp	r3, #1
 800ab1a:	d8eb      	bhi.n	800aaf4 <sync_window+0x60>
				}
			}
		}
	}
	return res;
 800ab1c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab1e:	4618      	mov	r0, r3
 800ab20:	3718      	adds	r7, #24
 800ab22:	46bd      	mov	sp, r7
 800ab24:	bd80      	pop	{r7, pc}

0800ab26 <move_window>:
static
FRESULT move_window (
	FATFS* fs,		/* File system object */
	DWORD sector	/* Sector number to make appearance in the fs->win[].d8 */
)
{
 800ab26:	b580      	push	{r7, lr}
 800ab28:	b084      	sub	sp, #16
 800ab2a:	af00      	add	r7, sp, #0
 800ab2c:	6078      	str	r0, [r7, #4]
 800ab2e:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800ab30:	2300      	movs	r3, #0
 800ab32:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	f8d3 222c 	ldr.w	r2, [r3, #556]	; 0x22c
 800ab3a:	683b      	ldr	r3, [r7, #0]
 800ab3c:	429a      	cmp	r2, r3
 800ab3e:	d01b      	beq.n	800ab78 <move_window+0x52>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800ab40:	6878      	ldr	r0, [r7, #4]
 800ab42:	f7ff ffa7 	bl	800aa94 <sync_window>
 800ab46:	4603      	mov	r3, r0
 800ab48:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800ab4a:	7bfb      	ldrb	r3, [r7, #15]
 800ab4c:	2b00      	cmp	r3, #0
 800ab4e:	d113      	bne.n	800ab78 <move_window+0x52>
			if (disk_read(fs->drv, fs->win.d8, sector, 1) != RES_OK) {
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 800ab56:	6879      	ldr	r1, [r7, #4]
 800ab58:	2301      	movs	r3, #1
 800ab5a:	683a      	ldr	r2, [r7, #0]
 800ab5c:	f009 f974 	bl	8013e48 <disk_read>
 800ab60:	4603      	mov	r3, r0
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	d004      	beq.n	800ab70 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800ab66:	f04f 33ff 	mov.w	r3, #4294967295
 800ab6a:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800ab6c:	2301      	movs	r3, #1
 800ab6e:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	683a      	ldr	r2, [r7, #0]
 800ab74:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
		}
	}
	return res;
 800ab78:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab7a:	4618      	mov	r0, r3
 800ab7c:	3710      	adds	r7, #16
 800ab7e:	46bd      	mov	sp, r7
 800ab80:	bd80      	pop	{r7, pc}

0800ab82 <sync_fs>:
#if !_FS_READONLY
static
FRESULT sync_fs (	/* FR_OK: successful, FR_DISK_ERR: failed */
	FATFS* fs		/* File system object */
)
{
 800ab82:	b580      	push	{r7, lr}
 800ab84:	b084      	sub	sp, #16
 800ab86:	af00      	add	r7, sp, #0
 800ab88:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800ab8a:	6878      	ldr	r0, [r7, #4]
 800ab8c:	f7ff ff82 	bl	800aa94 <sync_window>
 800ab90:	4603      	mov	r3, r0
 800ab92:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800ab94:	7bfb      	ldrb	r3, [r7, #15]
 800ab96:	2b00      	cmp	r3, #0
 800ab98:	f040 809b 	bne.w	800acd2 <sync_fs+0x150>
		/* Update FSINFO sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800aba2:	2b03      	cmp	r3, #3
 800aba4:	f040 8088 	bne.w	800acb8 <sync_fs+0x136>
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	f893 3205 	ldrb.w	r3, [r3, #517]	; 0x205
 800abae:	2b01      	cmp	r3, #1
 800abb0:	f040 8082 	bne.w	800acb8 <sync_fs+0x136>
			/* Create FSINFO structure */
			mem_set(fs->win.d8, 0, SS(fs));
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	f44f 7200 	mov.w	r2, #512	; 0x200
 800abba:	2100      	movs	r1, #0
 800abbc:	4618      	mov	r0, r3
 800abbe:	f7ff fd5e 	bl	800a67e <mem_set>
			ST_WORD(fs->win.d8 + BS_55AA, 0xAA55);
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	2255      	movs	r2, #85	; 0x55
 800abc6:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	22aa      	movs	r2, #170	; 0xaa
 800abce:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
			ST_DWORD(fs->win.d8 + FSI_LeadSig, 0x41615252);
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	2252      	movs	r2, #82	; 0x52
 800abd6:	701a      	strb	r2, [r3, #0]
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	2252      	movs	r2, #82	; 0x52
 800abdc:	705a      	strb	r2, [r3, #1]
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	2261      	movs	r2, #97	; 0x61
 800abe2:	709a      	strb	r2, [r3, #2]
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	2241      	movs	r2, #65	; 0x41
 800abe8:	70da      	strb	r2, [r3, #3]
			ST_DWORD(fs->win.d8 + FSI_StrucSig, 0x61417272);
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	2272      	movs	r2, #114	; 0x72
 800abee:	f883 21e4 	strb.w	r2, [r3, #484]	; 0x1e4
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	2272      	movs	r2, #114	; 0x72
 800abf6:	f883 21e5 	strb.w	r2, [r3, #485]	; 0x1e5
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	2241      	movs	r2, #65	; 0x41
 800abfe:	f883 21e6 	strb.w	r2, [r3, #486]	; 0x1e6
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	2261      	movs	r2, #97	; 0x61
 800ac06:	f883 21e7 	strb.w	r2, [r3, #487]	; 0x1e7
			ST_DWORD(fs->win.d8 + FSI_Free_Count, fs->free_clust);
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800ac10:	b2da      	uxtb	r2, r3
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	f883 21e8 	strb.w	r2, [r3, #488]	; 0x1e8
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800ac1e:	b29b      	uxth	r3, r3
 800ac20:	0a1b      	lsrs	r3, r3, #8
 800ac22:	b29b      	uxth	r3, r3
 800ac24:	b2da      	uxtb	r2, r3
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	f883 21e9 	strb.w	r2, [r3, #489]	; 0x1e9
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800ac32:	0c1b      	lsrs	r3, r3, #16
 800ac34:	b2da      	uxtb	r2, r3
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	f883 21ea 	strb.w	r2, [r3, #490]	; 0x1ea
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800ac42:	0e1b      	lsrs	r3, r3, #24
 800ac44:	b2da      	uxtb	r2, r3
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	f883 21eb 	strb.w	r2, [r3, #491]	; 0x1eb
			ST_DWORD(fs->win.d8 + FSI_Nxt_Free, fs->last_clust);
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800ac52:	b2da      	uxtb	r2, r3
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	f883 21ec 	strb.w	r2, [r3, #492]	; 0x1ec
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800ac60:	b29b      	uxth	r3, r3
 800ac62:	0a1b      	lsrs	r3, r3, #8
 800ac64:	b29b      	uxth	r3, r3
 800ac66:	b2da      	uxtb	r2, r3
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	f883 21ed 	strb.w	r2, [r3, #493]	; 0x1ed
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800ac74:	0c1b      	lsrs	r3, r3, #16
 800ac76:	b2da      	uxtb	r2, r3
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	f883 21ee 	strb.w	r2, [r3, #494]	; 0x1ee
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800ac84:	0e1b      	lsrs	r3, r3, #24
 800ac86:	b2da      	uxtb	r2, r3
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	f883 21ef 	strb.w	r2, [r3, #495]	; 0x1ef
			/* Write it into the FSINFO sector */
			fs->winsect = fs->volbase + 1;
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 800ac94:	1c5a      	adds	r2, r3, #1
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
			disk_write(fs->drv, fs->win.d8, fs->winsect, 1);
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 800aca2:	6879      	ldr	r1, [r7, #4]
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	f8d3 222c 	ldr.w	r2, [r3, #556]	; 0x22c
 800acaa:	2301      	movs	r3, #1
 800acac:	f009 f966 	bl	8013f7c <disk_write>
			fs->fsi_flag = 0;
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	2200      	movs	r2, #0
 800acb4:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK)
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 800acbe:	2200      	movs	r2, #0
 800acc0:	2100      	movs	r1, #0
 800acc2:	4618      	mov	r0, r3
 800acc4:	f009 fa06 	bl	80140d4 <disk_ioctl>
 800acc8:	4603      	mov	r3, r0
 800acca:	2b00      	cmp	r3, #0
 800accc:	d001      	beq.n	800acd2 <sync_fs+0x150>
			res = FR_DISK_ERR;
 800acce:	2301      	movs	r3, #1
 800acd0:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800acd2:	7bfb      	ldrb	r3, [r7, #15]
}
 800acd4:	4618      	mov	r0, r3
 800acd6:	3710      	adds	r7, #16
 800acd8:	46bd      	mov	sp, r7
 800acda:	bd80      	pop	{r7, pc}

0800acdc <clust2sect>:

DWORD clust2sect (	/* !=0: Sector number, 0: Failed - invalid cluster# */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800acdc:	b480      	push	{r7}
 800acde:	b083      	sub	sp, #12
 800ace0:	af00      	add	r7, sp, #0
 800ace2:	6078      	str	r0, [r7, #4]
 800ace4:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800ace6:	683b      	ldr	r3, [r7, #0]
 800ace8:	3b02      	subs	r3, #2
 800acea:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800acf2:	1e9a      	subs	r2, r3, #2
 800acf4:	683b      	ldr	r3, [r7, #0]
 800acf6:	429a      	cmp	r2, r3
 800acf8:	d801      	bhi.n	800acfe <clust2sect+0x22>
 800acfa:	2300      	movs	r3, #0
 800acfc:	e00a      	b.n	800ad14 <clust2sect+0x38>
	return clst * fs->csize + fs->database;
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 800ad04:	461a      	mov	r2, r3
 800ad06:	683b      	ldr	r3, [r7, #0]
 800ad08:	fb03 f202 	mul.w	r2, r3, r2
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 800ad12:	4413      	add	r3, r2
}
 800ad14:	4618      	mov	r0, r3
 800ad16:	370c      	adds	r7, #12
 800ad18:	46bd      	mov	sp, r7
 800ad1a:	bc80      	pop	{r7}
 800ad1c:	4770      	bx	lr

0800ad1e <get_fat>:

DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x0FFFFFFF:Cluster status */
	FATFS* fs,	/* File system object */
	DWORD clst	/* FAT index number (cluster number) to get the value */
)
{
 800ad1e:	b580      	push	{r7, lr}
 800ad20:	b086      	sub	sp, #24
 800ad22:	af00      	add	r7, sp, #0
 800ad24:	6078      	str	r0, [r7, #4]
 800ad26:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	BYTE *p;
	DWORD val;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 800ad28:	683b      	ldr	r3, [r7, #0]
 800ad2a:	2b01      	cmp	r3, #1
 800ad2c:	d905      	bls.n	800ad3a <get_fat+0x1c>
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800ad34:	683b      	ldr	r3, [r7, #0]
 800ad36:	429a      	cmp	r2, r3
 800ad38:	d802      	bhi.n	800ad40 <get_fat+0x22>
		val = 1;	/* Internal error */
 800ad3a:	2301      	movs	r3, #1
 800ad3c:	617b      	str	r3, [r7, #20]
 800ad3e:	e0a0      	b.n	800ae82 <get_fat+0x164>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800ad40:	f04f 33ff 	mov.w	r3, #4294967295
 800ad44:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800ad4c:	2b02      	cmp	r3, #2
 800ad4e:	d044      	beq.n	800adda <get_fat+0xbc>
 800ad50:	2b03      	cmp	r3, #3
 800ad52:	d063      	beq.n	800ae1c <get_fat+0xfe>
 800ad54:	2b01      	cmp	r3, #1
 800ad56:	f040 808a 	bne.w	800ae6e <get_fat+0x150>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800ad5a:	683b      	ldr	r3, [r7, #0]
 800ad5c:	613b      	str	r3, [r7, #16]
 800ad5e:	693b      	ldr	r3, [r7, #16]
 800ad60:	085b      	lsrs	r3, r3, #1
 800ad62:	693a      	ldr	r2, [r7, #16]
 800ad64:	4413      	add	r3, r2
 800ad66:	613b      	str	r3, [r7, #16]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 800ad6e:	693b      	ldr	r3, [r7, #16]
 800ad70:	0a5b      	lsrs	r3, r3, #9
 800ad72:	4413      	add	r3, r2
 800ad74:	4619      	mov	r1, r3
 800ad76:	6878      	ldr	r0, [r7, #4]
 800ad78:	f7ff fed5 	bl	800ab26 <move_window>
 800ad7c:	4603      	mov	r3, r0
 800ad7e:	2b00      	cmp	r3, #0
 800ad80:	d178      	bne.n	800ae74 <get_fat+0x156>
			wc = fs->win.d8[bc++ % SS(fs)];
 800ad82:	693b      	ldr	r3, [r7, #16]
 800ad84:	1c5a      	adds	r2, r3, #1
 800ad86:	613a      	str	r2, [r7, #16]
 800ad88:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ad8c:	687a      	ldr	r2, [r7, #4]
 800ad8e:	5cd3      	ldrb	r3, [r2, r3]
 800ad90:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 800ad98:	693b      	ldr	r3, [r7, #16]
 800ad9a:	0a5b      	lsrs	r3, r3, #9
 800ad9c:	4413      	add	r3, r2
 800ad9e:	4619      	mov	r1, r3
 800ada0:	6878      	ldr	r0, [r7, #4]
 800ada2:	f7ff fec0 	bl	800ab26 <move_window>
 800ada6:	4603      	mov	r3, r0
 800ada8:	2b00      	cmp	r3, #0
 800adaa:	d165      	bne.n	800ae78 <get_fat+0x15a>
			wc |= fs->win.d8[bc % SS(fs)] << 8;
 800adac:	693b      	ldr	r3, [r7, #16]
 800adae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800adb2:	687a      	ldr	r2, [r7, #4]
 800adb4:	5cd3      	ldrb	r3, [r2, r3]
 800adb6:	021b      	lsls	r3, r3, #8
 800adb8:	461a      	mov	r2, r3
 800adba:	68fb      	ldr	r3, [r7, #12]
 800adbc:	4313      	orrs	r3, r2
 800adbe:	60fb      	str	r3, [r7, #12]
			val = clst & 1 ? wc >> 4 : (wc & 0xFFF);
 800adc0:	683b      	ldr	r3, [r7, #0]
 800adc2:	f003 0301 	and.w	r3, r3, #1
 800adc6:	2b00      	cmp	r3, #0
 800adc8:	d002      	beq.n	800add0 <get_fat+0xb2>
 800adca:	68fb      	ldr	r3, [r7, #12]
 800adcc:	091b      	lsrs	r3, r3, #4
 800adce:	e002      	b.n	800add6 <get_fat+0xb8>
 800add0:	68fb      	ldr	r3, [r7, #12]
 800add2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800add6:	617b      	str	r3, [r7, #20]
			break;
 800add8:	e053      	b.n	800ae82 <get_fat+0x164>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 800ade0:	683b      	ldr	r3, [r7, #0]
 800ade2:	0a1b      	lsrs	r3, r3, #8
 800ade4:	4413      	add	r3, r2
 800ade6:	4619      	mov	r1, r3
 800ade8:	6878      	ldr	r0, [r7, #4]
 800adea:	f7ff fe9c 	bl	800ab26 <move_window>
 800adee:	4603      	mov	r3, r0
 800adf0:	2b00      	cmp	r3, #0
 800adf2:	d143      	bne.n	800ae7c <get_fat+0x15e>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 800adf4:	683b      	ldr	r3, [r7, #0]
 800adf6:	005b      	lsls	r3, r3, #1
 800adf8:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800adfc:	687a      	ldr	r2, [r7, #4]
 800adfe:	4413      	add	r3, r2
 800ae00:	60bb      	str	r3, [r7, #8]
			val = LD_WORD(p);
 800ae02:	68bb      	ldr	r3, [r7, #8]
 800ae04:	3301      	adds	r3, #1
 800ae06:	781b      	ldrb	r3, [r3, #0]
 800ae08:	021b      	lsls	r3, r3, #8
 800ae0a:	b21a      	sxth	r2, r3
 800ae0c:	68bb      	ldr	r3, [r7, #8]
 800ae0e:	781b      	ldrb	r3, [r3, #0]
 800ae10:	b21b      	sxth	r3, r3
 800ae12:	4313      	orrs	r3, r2
 800ae14:	b21b      	sxth	r3, r3
 800ae16:	b29b      	uxth	r3, r3
 800ae18:	617b      	str	r3, [r7, #20]
			break;
 800ae1a:	e032      	b.n	800ae82 <get_fat+0x164>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 800ae22:	683b      	ldr	r3, [r7, #0]
 800ae24:	09db      	lsrs	r3, r3, #7
 800ae26:	4413      	add	r3, r2
 800ae28:	4619      	mov	r1, r3
 800ae2a:	6878      	ldr	r0, [r7, #4]
 800ae2c:	f7ff fe7b 	bl	800ab26 <move_window>
 800ae30:	4603      	mov	r3, r0
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	d124      	bne.n	800ae80 <get_fat+0x162>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 800ae36:	683b      	ldr	r3, [r7, #0]
 800ae38:	009b      	lsls	r3, r3, #2
 800ae3a:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800ae3e:	687a      	ldr	r2, [r7, #4]
 800ae40:	4413      	add	r3, r2
 800ae42:	60bb      	str	r3, [r7, #8]
			val = LD_DWORD(p) & 0x0FFFFFFF;
 800ae44:	68bb      	ldr	r3, [r7, #8]
 800ae46:	3303      	adds	r3, #3
 800ae48:	781b      	ldrb	r3, [r3, #0]
 800ae4a:	061a      	lsls	r2, r3, #24
 800ae4c:	68bb      	ldr	r3, [r7, #8]
 800ae4e:	3302      	adds	r3, #2
 800ae50:	781b      	ldrb	r3, [r3, #0]
 800ae52:	041b      	lsls	r3, r3, #16
 800ae54:	4313      	orrs	r3, r2
 800ae56:	68ba      	ldr	r2, [r7, #8]
 800ae58:	3201      	adds	r2, #1
 800ae5a:	7812      	ldrb	r2, [r2, #0]
 800ae5c:	0212      	lsls	r2, r2, #8
 800ae5e:	4313      	orrs	r3, r2
 800ae60:	68ba      	ldr	r2, [r7, #8]
 800ae62:	7812      	ldrb	r2, [r2, #0]
 800ae64:	4313      	orrs	r3, r2
 800ae66:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800ae6a:	617b      	str	r3, [r7, #20]
			break;
 800ae6c:	e009      	b.n	800ae82 <get_fat+0x164>

		default:
			val = 1;	/* Internal error */
 800ae6e:	2301      	movs	r3, #1
 800ae70:	617b      	str	r3, [r7, #20]
 800ae72:	e006      	b.n	800ae82 <get_fat+0x164>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800ae74:	bf00      	nop
 800ae76:	e004      	b.n	800ae82 <get_fat+0x164>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800ae78:	bf00      	nop
 800ae7a:	e002      	b.n	800ae82 <get_fat+0x164>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800ae7c:	bf00      	nop
 800ae7e:	e000      	b.n	800ae82 <get_fat+0x164>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800ae80:	bf00      	nop
		}
	}

	return val;
 800ae82:	697b      	ldr	r3, [r7, #20]
}
 800ae84:	4618      	mov	r0, r3
 800ae86:	3718      	adds	r7, #24
 800ae88:	46bd      	mov	sp, r7
 800ae8a:	bd80      	pop	{r7, pc}

0800ae8c <put_fat>:
FRESULT put_fat (
	FATFS* fs,	/* File system object */
	DWORD clst,	/* FAT index number (cluster number) to be changed */
	DWORD val	/* New value to be set to the entry */
)
{
 800ae8c:	b580      	push	{r7, lr}
 800ae8e:	b088      	sub	sp, #32
 800ae90:	af00      	add	r7, sp, #0
 800ae92:	60f8      	str	r0, [r7, #12]
 800ae94:	60b9      	str	r1, [r7, #8]
 800ae96:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 800ae98:	68bb      	ldr	r3, [r7, #8]
 800ae9a:	2b01      	cmp	r3, #1
 800ae9c:	d905      	bls.n	800aeaa <put_fat+0x1e>
 800ae9e:	68fb      	ldr	r3, [r7, #12]
 800aea0:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800aea4:	68bb      	ldr	r3, [r7, #8]
 800aea6:	429a      	cmp	r2, r3
 800aea8:	d802      	bhi.n	800aeb0 <put_fat+0x24>
		res = FR_INT_ERR;
 800aeaa:	2302      	movs	r3, #2
 800aeac:	77fb      	strb	r3, [r7, #31]
 800aeae:	e0f3      	b.n	800b098 <put_fat+0x20c>

	} else {
		switch (fs->fs_type) {
 800aeb0:	68fb      	ldr	r3, [r7, #12]
 800aeb2:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800aeb6:	2b02      	cmp	r3, #2
 800aeb8:	d074      	beq.n	800afa4 <put_fat+0x118>
 800aeba:	2b03      	cmp	r3, #3
 800aebc:	f000 8099 	beq.w	800aff2 <put_fat+0x166>
 800aec0:	2b01      	cmp	r3, #1
 800aec2:	f040 80df 	bne.w	800b084 <put_fat+0x1f8>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800aec6:	68bb      	ldr	r3, [r7, #8]
 800aec8:	61bb      	str	r3, [r7, #24]
 800aeca:	69bb      	ldr	r3, [r7, #24]
 800aecc:	085b      	lsrs	r3, r3, #1
 800aece:	69ba      	ldr	r2, [r7, #24]
 800aed0:	4413      	add	r3, r2
 800aed2:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800aed4:	68fb      	ldr	r3, [r7, #12]
 800aed6:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 800aeda:	69bb      	ldr	r3, [r7, #24]
 800aedc:	0a5b      	lsrs	r3, r3, #9
 800aede:	4413      	add	r3, r2
 800aee0:	4619      	mov	r1, r3
 800aee2:	68f8      	ldr	r0, [r7, #12]
 800aee4:	f7ff fe1f 	bl	800ab26 <move_window>
 800aee8:	4603      	mov	r3, r0
 800aeea:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800aeec:	7ffb      	ldrb	r3, [r7, #31]
 800aeee:	2b00      	cmp	r3, #0
 800aef0:	f040 80cb 	bne.w	800b08a <put_fat+0x1fe>
			p = &fs->win.d8[bc++ % SS(fs)];
 800aef4:	69bb      	ldr	r3, [r7, #24]
 800aef6:	1c5a      	adds	r2, r3, #1
 800aef8:	61ba      	str	r2, [r7, #24]
 800aefa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aefe:	68fa      	ldr	r2, [r7, #12]
 800af00:	4413      	add	r3, r2
 800af02:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800af04:	68bb      	ldr	r3, [r7, #8]
 800af06:	f003 0301 	and.w	r3, r3, #1
 800af0a:	2b00      	cmp	r3, #0
 800af0c:	d00d      	beq.n	800af2a <put_fat+0x9e>
 800af0e:	697b      	ldr	r3, [r7, #20]
 800af10:	781b      	ldrb	r3, [r3, #0]
 800af12:	b25b      	sxtb	r3, r3
 800af14:	f003 030f 	and.w	r3, r3, #15
 800af18:	b25a      	sxtb	r2, r3
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	b2db      	uxtb	r3, r3
 800af1e:	011b      	lsls	r3, r3, #4
 800af20:	b25b      	sxtb	r3, r3
 800af22:	4313      	orrs	r3, r2
 800af24:	b25b      	sxtb	r3, r3
 800af26:	b2db      	uxtb	r3, r3
 800af28:	e001      	b.n	800af2e <put_fat+0xa2>
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	b2db      	uxtb	r3, r3
 800af2e:	697a      	ldr	r2, [r7, #20]
 800af30:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800af32:	68fb      	ldr	r3, [r7, #12]
 800af34:	2201      	movs	r2, #1
 800af36:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800af3a:	68fb      	ldr	r3, [r7, #12]
 800af3c:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 800af40:	69bb      	ldr	r3, [r7, #24]
 800af42:	0a5b      	lsrs	r3, r3, #9
 800af44:	4413      	add	r3, r2
 800af46:	4619      	mov	r1, r3
 800af48:	68f8      	ldr	r0, [r7, #12]
 800af4a:	f7ff fdec 	bl	800ab26 <move_window>
 800af4e:	4603      	mov	r3, r0
 800af50:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800af52:	7ffb      	ldrb	r3, [r7, #31]
 800af54:	2b00      	cmp	r3, #0
 800af56:	f040 809a 	bne.w	800b08e <put_fat+0x202>
			p = &fs->win.d8[bc % SS(fs)];
 800af5a:	69bb      	ldr	r3, [r7, #24]
 800af5c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800af60:	68fa      	ldr	r2, [r7, #12]
 800af62:	4413      	add	r3, r2
 800af64:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800af66:	68bb      	ldr	r3, [r7, #8]
 800af68:	f003 0301 	and.w	r3, r3, #1
 800af6c:	2b00      	cmp	r3, #0
 800af6e:	d003      	beq.n	800af78 <put_fat+0xec>
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	091b      	lsrs	r3, r3, #4
 800af74:	b2db      	uxtb	r3, r3
 800af76:	e00e      	b.n	800af96 <put_fat+0x10a>
 800af78:	697b      	ldr	r3, [r7, #20]
 800af7a:	781b      	ldrb	r3, [r3, #0]
 800af7c:	b25b      	sxtb	r3, r3
 800af7e:	f023 030f 	bic.w	r3, r3, #15
 800af82:	b25a      	sxtb	r2, r3
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	0a1b      	lsrs	r3, r3, #8
 800af88:	b25b      	sxtb	r3, r3
 800af8a:	f003 030f 	and.w	r3, r3, #15
 800af8e:	b25b      	sxtb	r3, r3
 800af90:	4313      	orrs	r3, r2
 800af92:	b25b      	sxtb	r3, r3
 800af94:	b2db      	uxtb	r3, r3
 800af96:	697a      	ldr	r2, [r7, #20]
 800af98:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800af9a:	68fb      	ldr	r3, [r7, #12]
 800af9c:	2201      	movs	r2, #1
 800af9e:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			break;
 800afa2:	e079      	b.n	800b098 <put_fat+0x20c>

		case FS_FAT16 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800afa4:	68fb      	ldr	r3, [r7, #12]
 800afa6:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 800afaa:	68bb      	ldr	r3, [r7, #8]
 800afac:	0a1b      	lsrs	r3, r3, #8
 800afae:	4413      	add	r3, r2
 800afb0:	4619      	mov	r1, r3
 800afb2:	68f8      	ldr	r0, [r7, #12]
 800afb4:	f7ff fdb7 	bl	800ab26 <move_window>
 800afb8:	4603      	mov	r3, r0
 800afba:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800afbc:	7ffb      	ldrb	r3, [r7, #31]
 800afbe:	2b00      	cmp	r3, #0
 800afc0:	d167      	bne.n	800b092 <put_fat+0x206>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 800afc2:	68bb      	ldr	r3, [r7, #8]
 800afc4:	005b      	lsls	r3, r3, #1
 800afc6:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800afca:	68fa      	ldr	r2, [r7, #12]
 800afcc:	4413      	add	r3, r2
 800afce:	617b      	str	r3, [r7, #20]
			ST_WORD(p, (WORD)val);
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	b2da      	uxtb	r2, r3
 800afd4:	697b      	ldr	r3, [r7, #20]
 800afd6:	701a      	strb	r2, [r3, #0]
 800afd8:	697b      	ldr	r3, [r7, #20]
 800afda:	3301      	adds	r3, #1
 800afdc:	687a      	ldr	r2, [r7, #4]
 800afde:	b292      	uxth	r2, r2
 800afe0:	0a12      	lsrs	r2, r2, #8
 800afe2:	b292      	uxth	r2, r2
 800afe4:	b2d2      	uxtb	r2, r2
 800afe6:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 800afe8:	68fb      	ldr	r3, [r7, #12]
 800afea:	2201      	movs	r2, #1
 800afec:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			break;
 800aff0:	e052      	b.n	800b098 <put_fat+0x20c>

		case FS_FAT32 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800aff2:	68fb      	ldr	r3, [r7, #12]
 800aff4:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 800aff8:	68bb      	ldr	r3, [r7, #8]
 800affa:	09db      	lsrs	r3, r3, #7
 800affc:	4413      	add	r3, r2
 800affe:	4619      	mov	r1, r3
 800b000:	68f8      	ldr	r0, [r7, #12]
 800b002:	f7ff fd90 	bl	800ab26 <move_window>
 800b006:	4603      	mov	r3, r0
 800b008:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b00a:	7ffb      	ldrb	r3, [r7, #31]
 800b00c:	2b00      	cmp	r3, #0
 800b00e:	d142      	bne.n	800b096 <put_fat+0x20a>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 800b010:	68bb      	ldr	r3, [r7, #8]
 800b012:	009b      	lsls	r3, r3, #2
 800b014:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800b018:	68fa      	ldr	r2, [r7, #12]
 800b01a:	4413      	add	r3, r2
 800b01c:	617b      	str	r3, [r7, #20]
			val |= LD_DWORD(p) & 0xF0000000;
 800b01e:	697b      	ldr	r3, [r7, #20]
 800b020:	3303      	adds	r3, #3
 800b022:	781b      	ldrb	r3, [r3, #0]
 800b024:	061a      	lsls	r2, r3, #24
 800b026:	697b      	ldr	r3, [r7, #20]
 800b028:	3302      	adds	r3, #2
 800b02a:	781b      	ldrb	r3, [r3, #0]
 800b02c:	041b      	lsls	r3, r3, #16
 800b02e:	4313      	orrs	r3, r2
 800b030:	697a      	ldr	r2, [r7, #20]
 800b032:	3201      	adds	r2, #1
 800b034:	7812      	ldrb	r2, [r2, #0]
 800b036:	0212      	lsls	r2, r2, #8
 800b038:	4313      	orrs	r3, r2
 800b03a:	697a      	ldr	r2, [r7, #20]
 800b03c:	7812      	ldrb	r2, [r2, #0]
 800b03e:	4313      	orrs	r3, r2
 800b040:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800b044:	687a      	ldr	r2, [r7, #4]
 800b046:	4313      	orrs	r3, r2
 800b048:	607b      	str	r3, [r7, #4]
			ST_DWORD(p, val);
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	b2da      	uxtb	r2, r3
 800b04e:	697b      	ldr	r3, [r7, #20]
 800b050:	701a      	strb	r2, [r3, #0]
 800b052:	697b      	ldr	r3, [r7, #20]
 800b054:	3301      	adds	r3, #1
 800b056:	687a      	ldr	r2, [r7, #4]
 800b058:	b292      	uxth	r2, r2
 800b05a:	0a12      	lsrs	r2, r2, #8
 800b05c:	b292      	uxth	r2, r2
 800b05e:	b2d2      	uxtb	r2, r2
 800b060:	701a      	strb	r2, [r3, #0]
 800b062:	697b      	ldr	r3, [r7, #20]
 800b064:	3302      	adds	r3, #2
 800b066:	687a      	ldr	r2, [r7, #4]
 800b068:	0c12      	lsrs	r2, r2, #16
 800b06a:	b2d2      	uxtb	r2, r2
 800b06c:	701a      	strb	r2, [r3, #0]
 800b06e:	697b      	ldr	r3, [r7, #20]
 800b070:	3303      	adds	r3, #3
 800b072:	687a      	ldr	r2, [r7, #4]
 800b074:	0e12      	lsrs	r2, r2, #24
 800b076:	b2d2      	uxtb	r2, r2
 800b078:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 800b07a:	68fb      	ldr	r3, [r7, #12]
 800b07c:	2201      	movs	r2, #1
 800b07e:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			break;
 800b082:	e009      	b.n	800b098 <put_fat+0x20c>

		default :
			res = FR_INT_ERR;
 800b084:	2302      	movs	r3, #2
 800b086:	77fb      	strb	r3, [r7, #31]
 800b088:	e006      	b.n	800b098 <put_fat+0x20c>
			if (res != FR_OK) break;
 800b08a:	bf00      	nop
 800b08c:	e004      	b.n	800b098 <put_fat+0x20c>
			if (res != FR_OK) break;
 800b08e:	bf00      	nop
 800b090:	e002      	b.n	800b098 <put_fat+0x20c>
			if (res != FR_OK) break;
 800b092:	bf00      	nop
 800b094:	e000      	b.n	800b098 <put_fat+0x20c>
			if (res != FR_OK) break;
 800b096:	bf00      	nop
		}
	}

	return res;
 800b098:	7ffb      	ldrb	r3, [r7, #31]
}
 800b09a:	4618      	mov	r0, r3
 800b09c:	3720      	adds	r7, #32
 800b09e:	46bd      	mov	sp, r7
 800b0a0:	bd80      	pop	{r7, pc}

0800b0a2 <remove_chain>:
static
FRESULT remove_chain (
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to remove a chain from */
)
{
 800b0a2:	b580      	push	{r7, lr}
 800b0a4:	b084      	sub	sp, #16
 800b0a6:	af00      	add	r7, sp, #0
 800b0a8:	6078      	str	r0, [r7, #4]
 800b0aa:	6039      	str	r1, [r7, #0]
	DWORD nxt;
#if _USE_TRIM
	DWORD scl = clst, ecl = clst, rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 800b0ac:	683b      	ldr	r3, [r7, #0]
 800b0ae:	2b01      	cmp	r3, #1
 800b0b0:	d905      	bls.n	800b0be <remove_chain+0x1c>
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800b0b8:	683b      	ldr	r3, [r7, #0]
 800b0ba:	429a      	cmp	r2, r3
 800b0bc:	d802      	bhi.n	800b0c4 <remove_chain+0x22>
		res = FR_INT_ERR;
 800b0be:	2302      	movs	r3, #2
 800b0c0:	73fb      	strb	r3, [r7, #15]
 800b0c2:	e043      	b.n	800b14c <remove_chain+0xaa>

	} else {
		res = FR_OK;
 800b0c4:	2300      	movs	r3, #0
 800b0c6:	73fb      	strb	r3, [r7, #15]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 800b0c8:	e036      	b.n	800b138 <remove_chain+0x96>
			nxt = get_fat(fs, clst);			/* Get cluster status */
 800b0ca:	6839      	ldr	r1, [r7, #0]
 800b0cc:	6878      	ldr	r0, [r7, #4]
 800b0ce:	f7ff fe26 	bl	800ad1e <get_fat>
 800b0d2:	60b8      	str	r0, [r7, #8]
			if (nxt == 0) break;				/* Empty cluster? */
 800b0d4:	68bb      	ldr	r3, [r7, #8]
 800b0d6:	2b00      	cmp	r3, #0
 800b0d8:	d035      	beq.n	800b146 <remove_chain+0xa4>
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
 800b0da:	68bb      	ldr	r3, [r7, #8]
 800b0dc:	2b01      	cmp	r3, #1
 800b0de:	d102      	bne.n	800b0e6 <remove_chain+0x44>
 800b0e0:	2302      	movs	r3, #2
 800b0e2:	73fb      	strb	r3, [r7, #15]
 800b0e4:	e032      	b.n	800b14c <remove_chain+0xaa>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
 800b0e6:	68bb      	ldr	r3, [r7, #8]
 800b0e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b0ec:	d102      	bne.n	800b0f4 <remove_chain+0x52>
 800b0ee:	2301      	movs	r3, #1
 800b0f0:	73fb      	strb	r3, [r7, #15]
 800b0f2:	e02b      	b.n	800b14c <remove_chain+0xaa>
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
 800b0f4:	2200      	movs	r2, #0
 800b0f6:	6839      	ldr	r1, [r7, #0]
 800b0f8:	6878      	ldr	r0, [r7, #4]
 800b0fa:	f7ff fec7 	bl	800ae8c <put_fat>
 800b0fe:	4603      	mov	r3, r0
 800b100:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 800b102:	7bfb      	ldrb	r3, [r7, #15]
 800b104:	2b00      	cmp	r3, #0
 800b106:	d120      	bne.n	800b14a <remove_chain+0xa8>
			if (fs->free_clust != 0xFFFFFFFF) {	/* Update FSINFO */
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800b10e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b112:	d00f      	beq.n	800b134 <remove_chain+0x92>
				fs->free_clust++;
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800b11a:	1c5a      	adds	r2, r3, #1
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
				fs->fsi_flag |= 1;
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	f893 3205 	ldrb.w	r3, [r3, #517]	; 0x205
 800b128:	f043 0301 	orr.w	r3, r3, #1
 800b12c:	b2da      	uxtb	r2, r3
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
				rt[1] = clust2sect(fs, ecl) + fs->csize - 1;	/* End sector */
				disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Erase the block */
				scl = ecl = nxt;
			}
#endif
			clst = nxt;	/* Next cluster */
 800b134:	68bb      	ldr	r3, [r7, #8]
 800b136:	603b      	str	r3, [r7, #0]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800b13e:	683b      	ldr	r3, [r7, #0]
 800b140:	429a      	cmp	r2, r3
 800b142:	d8c2      	bhi.n	800b0ca <remove_chain+0x28>
 800b144:	e002      	b.n	800b14c <remove_chain+0xaa>
			if (nxt == 0) break;				/* Empty cluster? */
 800b146:	bf00      	nop
 800b148:	e000      	b.n	800b14c <remove_chain+0xaa>
			if (res != FR_OK) break;
 800b14a:	bf00      	nop
		}
	}

	return res;
 800b14c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b14e:	4618      	mov	r0, r3
 800b150:	3710      	adds	r7, #16
 800b152:	46bd      	mov	sp, r7
 800b154:	bd80      	pop	{r7, pc}

0800b156 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to stretch. 0 means create a new chain. */
)
{
 800b156:	b580      	push	{r7, lr}
 800b158:	b086      	sub	sp, #24
 800b15a:	af00      	add	r7, sp, #0
 800b15c:	6078      	str	r0, [r7, #4]
 800b15e:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;


	if (clst == 0) {		/* Create a new chain */
 800b160:	683b      	ldr	r3, [r7, #0]
 800b162:	2b00      	cmp	r3, #0
 800b164:	d10f      	bne.n	800b186 <create_chain+0x30>
		scl = fs->last_clust;			/* Get suggested start point */
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800b16c:	613b      	str	r3, [r7, #16]
		if (!scl || scl >= fs->n_fatent) scl = 1;
 800b16e:	693b      	ldr	r3, [r7, #16]
 800b170:	2b00      	cmp	r3, #0
 800b172:	d005      	beq.n	800b180 <create_chain+0x2a>
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800b17a:	693b      	ldr	r3, [r7, #16]
 800b17c:	429a      	cmp	r2, r3
 800b17e:	d81c      	bhi.n	800b1ba <create_chain+0x64>
 800b180:	2301      	movs	r3, #1
 800b182:	613b      	str	r3, [r7, #16]
 800b184:	e019      	b.n	800b1ba <create_chain+0x64>
	}
	else {					/* Stretch the current chain */
		cs = get_fat(fs, clst);			/* Check the cluster status */
 800b186:	6839      	ldr	r1, [r7, #0]
 800b188:	6878      	ldr	r0, [r7, #4]
 800b18a:	f7ff fdc8 	bl	800ad1e <get_fat>
 800b18e:	60b8      	str	r0, [r7, #8]
		if (cs < 2) return 1;			/* Invalid value */
 800b190:	68bb      	ldr	r3, [r7, #8]
 800b192:	2b01      	cmp	r3, #1
 800b194:	d801      	bhi.n	800b19a <create_chain+0x44>
 800b196:	2301      	movs	r3, #1
 800b198:	e076      	b.n	800b288 <create_chain+0x132>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800b19a:	68bb      	ldr	r3, [r7, #8]
 800b19c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b1a0:	d101      	bne.n	800b1a6 <create_chain+0x50>
 800b1a2:	68bb      	ldr	r3, [r7, #8]
 800b1a4:	e070      	b.n	800b288 <create_chain+0x132>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800b1ac:	68bb      	ldr	r3, [r7, #8]
 800b1ae:	429a      	cmp	r2, r3
 800b1b0:	d901      	bls.n	800b1b6 <create_chain+0x60>
 800b1b2:	68bb      	ldr	r3, [r7, #8]
 800b1b4:	e068      	b.n	800b288 <create_chain+0x132>
		scl = clst;
 800b1b6:	683b      	ldr	r3, [r7, #0]
 800b1b8:	613b      	str	r3, [r7, #16]
	}

	ncl = scl;				/* Start cluster */
 800b1ba:	693b      	ldr	r3, [r7, #16]
 800b1bc:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl++;							/* Next cluster */
 800b1be:	697b      	ldr	r3, [r7, #20]
 800b1c0:	3301      	adds	r3, #1
 800b1c2:	617b      	str	r3, [r7, #20]
		if (ncl >= fs->n_fatent) {		/* Check wrap around */
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800b1ca:	697b      	ldr	r3, [r7, #20]
 800b1cc:	429a      	cmp	r2, r3
 800b1ce:	d807      	bhi.n	800b1e0 <create_chain+0x8a>
			ncl = 2;
 800b1d0:	2302      	movs	r3, #2
 800b1d2:	617b      	str	r3, [r7, #20]
			if (ncl > scl) return 0;	/* No free cluster */
 800b1d4:	697a      	ldr	r2, [r7, #20]
 800b1d6:	693b      	ldr	r3, [r7, #16]
 800b1d8:	429a      	cmp	r2, r3
 800b1da:	d901      	bls.n	800b1e0 <create_chain+0x8a>
 800b1dc:	2300      	movs	r3, #0
 800b1de:	e053      	b.n	800b288 <create_chain+0x132>
		}
		cs = get_fat(fs, ncl);			/* Get the cluster status */
 800b1e0:	6979      	ldr	r1, [r7, #20]
 800b1e2:	6878      	ldr	r0, [r7, #4]
 800b1e4:	f7ff fd9b 	bl	800ad1e <get_fat>
 800b1e8:	60b8      	str	r0, [r7, #8]
		if (cs == 0) break;				/* Found a free cluster */
 800b1ea:	68bb      	ldr	r3, [r7, #8]
 800b1ec:	2b00      	cmp	r3, #0
 800b1ee:	d00e      	beq.n	800b20e <create_chain+0xb8>
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
 800b1f0:	68bb      	ldr	r3, [r7, #8]
 800b1f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b1f6:	d002      	beq.n	800b1fe <create_chain+0xa8>
 800b1f8:	68bb      	ldr	r3, [r7, #8]
 800b1fa:	2b01      	cmp	r3, #1
 800b1fc:	d101      	bne.n	800b202 <create_chain+0xac>
			return cs;
 800b1fe:	68bb      	ldr	r3, [r7, #8]
 800b200:	e042      	b.n	800b288 <create_chain+0x132>
		if (ncl == scl) return 0;		/* No free cluster */
 800b202:	697a      	ldr	r2, [r7, #20]
 800b204:	693b      	ldr	r3, [r7, #16]
 800b206:	429a      	cmp	r2, r3
 800b208:	d1d9      	bne.n	800b1be <create_chain+0x68>
 800b20a:	2300      	movs	r3, #0
 800b20c:	e03c      	b.n	800b288 <create_chain+0x132>
		if (cs == 0) break;				/* Found a free cluster */
 800b20e:	bf00      	nop
	}

	res = put_fat(fs, ncl, 0x0FFFFFFF);	/* Mark the new cluster "last link" */
 800b210:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
 800b214:	6979      	ldr	r1, [r7, #20]
 800b216:	6878      	ldr	r0, [r7, #4]
 800b218:	f7ff fe38 	bl	800ae8c <put_fat>
 800b21c:	4603      	mov	r3, r0
 800b21e:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK && clst != 0) {
 800b220:	7bfb      	ldrb	r3, [r7, #15]
 800b222:	2b00      	cmp	r3, #0
 800b224:	d109      	bne.n	800b23a <create_chain+0xe4>
 800b226:	683b      	ldr	r3, [r7, #0]
 800b228:	2b00      	cmp	r3, #0
 800b22a:	d006      	beq.n	800b23a <create_chain+0xe4>
		res = put_fat(fs, clst, ncl);	/* Link it to the previous one if needed */
 800b22c:	697a      	ldr	r2, [r7, #20]
 800b22e:	6839      	ldr	r1, [r7, #0]
 800b230:	6878      	ldr	r0, [r7, #4]
 800b232:	f7ff fe2b 	bl	800ae8c <put_fat>
 800b236:	4603      	mov	r3, r0
 800b238:	73fb      	strb	r3, [r7, #15]
	}
	if (res == FR_OK) {
 800b23a:	7bfb      	ldrb	r3, [r7, #15]
 800b23c:	2b00      	cmp	r3, #0
 800b23e:	d11a      	bne.n	800b276 <create_chain+0x120>
		fs->last_clust = ncl;			/* Update FSINFO */
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	697a      	ldr	r2, [r7, #20]
 800b244:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
		if (fs->free_clust != 0xFFFFFFFF) {
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800b24e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b252:	d018      	beq.n	800b286 <create_chain+0x130>
			fs->free_clust--;
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800b25a:	1e5a      	subs	r2, r3, #1
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			fs->fsi_flag |= 1;
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	f893 3205 	ldrb.w	r3, [r3, #517]	; 0x205
 800b268:	f043 0301 	orr.w	r3, r3, #1
 800b26c:	b2da      	uxtb	r2, r3
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
 800b274:	e007      	b.n	800b286 <create_chain+0x130>
		}
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;
 800b276:	7bfb      	ldrb	r3, [r7, #15]
 800b278:	2b01      	cmp	r3, #1
 800b27a:	d102      	bne.n	800b282 <create_chain+0x12c>
 800b27c:	f04f 33ff 	mov.w	r3, #4294967295
 800b280:	e000      	b.n	800b284 <create_chain+0x12e>
 800b282:	2301      	movs	r3, #1
 800b284:	617b      	str	r3, [r7, #20]
	}

	return ncl;		/* Return new cluster number or error code */
 800b286:	697b      	ldr	r3, [r7, #20]
}
 800b288:	4618      	mov	r0, r3
 800b28a:	3718      	adds	r7, #24
 800b28c:	46bd      	mov	sp, r7
 800b28e:	bd80      	pop	{r7, pc}

0800b290 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	DWORD ofs		/* File offset to be converted to cluster# */
)
{
 800b290:	b480      	push	{r7}
 800b292:	b087      	sub	sp, #28
 800b294:	af00      	add	r7, sp, #0
 800b296:	6078      	str	r0, [r7, #4]
 800b298:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 800b2a0:	3304      	adds	r3, #4
 800b2a2:	613b      	str	r3, [r7, #16]
	cl = ofs / SS(fp->fs) / fp->fs->csize;	/* Cluster order from top of the file */
 800b2a4:	683b      	ldr	r3, [r7, #0]
 800b2a6:	0a5b      	lsrs	r3, r3, #9
 800b2a8:	687a      	ldr	r2, [r7, #4]
 800b2aa:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 800b2ae:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 800b2b2:	fbb3 f3f2 	udiv	r3, r3, r2
 800b2b6:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800b2b8:	693b      	ldr	r3, [r7, #16]
 800b2ba:	1d1a      	adds	r2, r3, #4
 800b2bc:	613a      	str	r2, [r7, #16]
 800b2be:	681b      	ldr	r3, [r3, #0]
 800b2c0:	60fb      	str	r3, [r7, #12]
		if (!ncl) return 0;		/* End of table? (error) */
 800b2c2:	68fb      	ldr	r3, [r7, #12]
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	d101      	bne.n	800b2cc <clmt_clust+0x3c>
 800b2c8:	2300      	movs	r3, #0
 800b2ca:	e010      	b.n	800b2ee <clmt_clust+0x5e>
		if (cl < ncl) break;	/* In this fragment? */
 800b2cc:	697a      	ldr	r2, [r7, #20]
 800b2ce:	68fb      	ldr	r3, [r7, #12]
 800b2d0:	429a      	cmp	r2, r3
 800b2d2:	d307      	bcc.n	800b2e4 <clmt_clust+0x54>
		cl -= ncl; tbl++;		/* Next fragment */
 800b2d4:	697a      	ldr	r2, [r7, #20]
 800b2d6:	68fb      	ldr	r3, [r7, #12]
 800b2d8:	1ad3      	subs	r3, r2, r3
 800b2da:	617b      	str	r3, [r7, #20]
 800b2dc:	693b      	ldr	r3, [r7, #16]
 800b2de:	3304      	adds	r3, #4
 800b2e0:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800b2e2:	e7e9      	b.n	800b2b8 <clmt_clust+0x28>
		if (cl < ncl) break;	/* In this fragment? */
 800b2e4:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800b2e6:	693b      	ldr	r3, [r7, #16]
 800b2e8:	681a      	ldr	r2, [r3, #0]
 800b2ea:	697b      	ldr	r3, [r7, #20]
 800b2ec:	4413      	add	r3, r2
}
 800b2ee:	4618      	mov	r0, r3
 800b2f0:	371c      	adds	r7, #28
 800b2f2:	46bd      	mov	sp, r7
 800b2f4:	bc80      	pop	{r7}
 800b2f6:	4770      	bx	lr

0800b2f8 <dir_sdi>:
static
FRESULT dir_sdi (
	DIR* dp,		/* Pointer to directory object */
	UINT idx		/* Index of directory table */
)
{
 800b2f8:	b580      	push	{r7, lr}
 800b2fa:	b086      	sub	sp, #24
 800b2fc:	af00      	add	r7, sp, #0
 800b2fe:	6078      	str	r0, [r7, #4]
 800b300:	6039      	str	r1, [r7, #0]
	DWORD clst, sect;
	UINT ic;


	dp->index = (WORD)idx;	/* Current index */
 800b302:	683b      	ldr	r3, [r7, #0]
 800b304:	b29a      	uxth	r2, r3
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	f8a3 2206 	strh.w	r2, [r3, #518]	; 0x206
	clst = dp->sclust;		/* Table start cluster (0:root) */
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 800b312:	617b      	str	r3, [r7, #20]
	if (clst == 1 || clst >= dp->fs->n_fatent)	/* Check start cluster range */
 800b314:	697b      	ldr	r3, [r7, #20]
 800b316:	2b01      	cmp	r3, #1
 800b318:	d007      	beq.n	800b32a <dir_sdi+0x32>
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800b320:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800b324:	697b      	ldr	r3, [r7, #20]
 800b326:	429a      	cmp	r2, r3
 800b328:	d801      	bhi.n	800b32e <dir_sdi+0x36>
		return FR_INT_ERR;
 800b32a:	2302      	movs	r3, #2
 800b32c:	e074      	b.n	800b418 <dir_sdi+0x120>
	if (!clst && dp->fs->fs_type == FS_FAT32)	/* Replace cluster# 0 with root cluster# if in FAT32 */
 800b32e:	697b      	ldr	r3, [r7, #20]
 800b330:	2b00      	cmp	r3, #0
 800b332:	d10c      	bne.n	800b34e <dir_sdi+0x56>
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800b33a:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800b33e:	2b03      	cmp	r3, #3
 800b340:	d105      	bne.n	800b34e <dir_sdi+0x56>
		clst = dp->fs->dirbase;
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800b348:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 800b34c:	617b      	str	r3, [r7, #20]

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800b34e:	697b      	ldr	r3, [r7, #20]
 800b350:	2b00      	cmp	r3, #0
 800b352:	d111      	bne.n	800b378 <dir_sdi+0x80>
		if (idx >= dp->fs->n_rootdir)	/* Is index out of range? */
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800b35a:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 800b35e:	461a      	mov	r2, r3
 800b360:	683b      	ldr	r3, [r7, #0]
 800b362:	429a      	cmp	r2, r3
 800b364:	d801      	bhi.n	800b36a <dir_sdi+0x72>
			return FR_INT_ERR;
 800b366:	2302      	movs	r3, #2
 800b368:	e056      	b.n	800b418 <dir_sdi+0x120>
		sect = dp->fs->dirbase;
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800b370:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 800b374:	613b      	str	r3, [r7, #16]
 800b376:	e032      	b.n	800b3de <dir_sdi+0xe6>
	}
	else {				/* Dynamic table (root-directory in FAT32 or sub-directory) */
		ic = SS(dp->fs) / SZ_DIRE * dp->fs->csize;	/* Entries per cluster */
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800b37e:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 800b382:	011b      	lsls	r3, r3, #4
 800b384:	60fb      	str	r3, [r7, #12]
		while (idx >= ic) {	/* Follow cluster chain */
 800b386:	e01e      	b.n	800b3c6 <dir_sdi+0xce>
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800b38e:	6979      	ldr	r1, [r7, #20]
 800b390:	4618      	mov	r0, r3
 800b392:	f7ff fcc4 	bl	800ad1e <get_fat>
 800b396:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800b398:	697b      	ldr	r3, [r7, #20]
 800b39a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b39e:	d101      	bne.n	800b3a4 <dir_sdi+0xac>
 800b3a0:	2301      	movs	r3, #1
 800b3a2:	e039      	b.n	800b418 <dir_sdi+0x120>
			if (clst < 2 || clst >= dp->fs->n_fatent)	/* Reached to end of table or internal error */
 800b3a4:	697b      	ldr	r3, [r7, #20]
 800b3a6:	2b01      	cmp	r3, #1
 800b3a8:	d907      	bls.n	800b3ba <dir_sdi+0xc2>
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800b3b0:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800b3b4:	697b      	ldr	r3, [r7, #20]
 800b3b6:	429a      	cmp	r2, r3
 800b3b8:	d801      	bhi.n	800b3be <dir_sdi+0xc6>
				return FR_INT_ERR;
 800b3ba:	2302      	movs	r3, #2
 800b3bc:	e02c      	b.n	800b418 <dir_sdi+0x120>
			idx -= ic;
 800b3be:	683a      	ldr	r2, [r7, #0]
 800b3c0:	68fb      	ldr	r3, [r7, #12]
 800b3c2:	1ad3      	subs	r3, r2, r3
 800b3c4:	603b      	str	r3, [r7, #0]
		while (idx >= ic) {	/* Follow cluster chain */
 800b3c6:	683a      	ldr	r2, [r7, #0]
 800b3c8:	68fb      	ldr	r3, [r7, #12]
 800b3ca:	429a      	cmp	r2, r3
 800b3cc:	d2dc      	bcs.n	800b388 <dir_sdi+0x90>
		}
		sect = clust2sect(dp->fs, clst);
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800b3d4:	6979      	ldr	r1, [r7, #20]
 800b3d6:	4618      	mov	r0, r3
 800b3d8:	f7ff fc80 	bl	800acdc <clust2sect>
 800b3dc:	6138      	str	r0, [r7, #16]
	}
	dp->clust = clst;	/* Current cluster# */
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	697a      	ldr	r2, [r7, #20]
 800b3e2:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
	if (!sect) return FR_INT_ERR;
 800b3e6:	693b      	ldr	r3, [r7, #16]
 800b3e8:	2b00      	cmp	r3, #0
 800b3ea:	d101      	bne.n	800b3f0 <dir_sdi+0xf8>
 800b3ec:	2302      	movs	r3, #2
 800b3ee:	e013      	b.n	800b418 <dir_sdi+0x120>
	dp->sect = sect + idx / (SS(dp->fs) / SZ_DIRE);					/* Sector# of the directory entry */
 800b3f0:	683b      	ldr	r3, [r7, #0]
 800b3f2:	091a      	lsrs	r2, r3, #4
 800b3f4:	693b      	ldr	r3, [r7, #16]
 800b3f6:	441a      	add	r2, r3
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
	dp->dir = dp->fs->win.d8 + (idx % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Ptr to the entry in the sector */
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800b404:	461a      	mov	r2, r3
 800b406:	683b      	ldr	r3, [r7, #0]
 800b408:	f003 030f 	and.w	r3, r3, #15
 800b40c:	015b      	lsls	r3, r3, #5
 800b40e:	441a      	add	r2, r3
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

	return FR_OK;
 800b416:	2300      	movs	r3, #0
}
 800b418:	4618      	mov	r0, r3
 800b41a:	3718      	adds	r7, #24
 800b41c:	46bd      	mov	sp, r7
 800b41e:	bd80      	pop	{r7, pc}

0800b420 <dir_next>:
static
FRESULT dir_next (	/* FR_OK:Succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800b420:	b590      	push	{r4, r7, lr}
 800b422:	b087      	sub	sp, #28
 800b424:	af00      	add	r7, sp, #0
 800b426:	6078      	str	r0, [r7, #4]
 800b428:	6039      	str	r1, [r7, #0]
#if !_FS_READONLY
	UINT c;
#endif


	i = dp->index + 1;
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	f8b3 3206 	ldrh.w	r3, [r3, #518]	; 0x206
 800b430:	3301      	adds	r3, #1
 800b432:	60fb      	str	r3, [r7, #12]
	if (!(i & 0xFFFF) || !dp->sect)	/* Report EOT when index has reached 65535 */
 800b434:	68fb      	ldr	r3, [r7, #12]
 800b436:	b29b      	uxth	r3, r3
 800b438:	2b00      	cmp	r3, #0
 800b43a:	d004      	beq.n	800b446 <dir_next+0x26>
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800b442:	2b00      	cmp	r3, #0
 800b444:	d101      	bne.n	800b44a <dir_next+0x2a>
		return FR_NO_FILE;
 800b446:	2304      	movs	r3, #4
 800b448:	e0dd      	b.n	800b606 <dir_next+0x1e6>

	if (!(i % (SS(dp->fs) / SZ_DIRE))) {	/* Sector changed? */
 800b44a:	68fb      	ldr	r3, [r7, #12]
 800b44c:	f003 030f 	and.w	r3, r3, #15
 800b450:	2b00      	cmp	r3, #0
 800b452:	f040 80c6 	bne.w	800b5e2 <dir_next+0x1c2>
		dp->sect++;					/* Next sector */
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800b45c:	1c5a      	adds	r2, r3, #1
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

		if (!dp->clust) {		/* Static table */
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800b46a:	2b00      	cmp	r3, #0
 800b46c:	d10b      	bne.n	800b486 <dir_next+0x66>
			if (i >= dp->fs->n_rootdir)	/* Report EOT if it reached end of static table */
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800b474:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 800b478:	461a      	mov	r2, r3
 800b47a:	68fb      	ldr	r3, [r7, #12]
 800b47c:	429a      	cmp	r2, r3
 800b47e:	f200 80b0 	bhi.w	800b5e2 <dir_next+0x1c2>
				return FR_NO_FILE;
 800b482:	2304      	movs	r3, #4
 800b484:	e0bf      	b.n	800b606 <dir_next+0x1e6>
		}
		else {					/* Dynamic table */
			if (((i / (SS(dp->fs) / SZ_DIRE)) & (dp->fs->csize - 1)) == 0) {	/* Cluster changed? */
 800b486:	68fb      	ldr	r3, [r7, #12]
 800b488:	091b      	lsrs	r3, r3, #4
 800b48a:	687a      	ldr	r2, [r7, #4]
 800b48c:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 800b490:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 800b494:	3a01      	subs	r2, #1
 800b496:	4013      	ands	r3, r2
 800b498:	2b00      	cmp	r3, #0
 800b49a:	f040 80a2 	bne.w	800b5e2 <dir_next+0x1c2>
				clst = get_fat(dp->fs, dp->clust);				/* Get next cluster */
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800b4aa:	4619      	mov	r1, r3
 800b4ac:	4610      	mov	r0, r2
 800b4ae:	f7ff fc36 	bl	800ad1e <get_fat>
 800b4b2:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;
 800b4b4:	697b      	ldr	r3, [r7, #20]
 800b4b6:	2b01      	cmp	r3, #1
 800b4b8:	d801      	bhi.n	800b4be <dir_next+0x9e>
 800b4ba:	2302      	movs	r3, #2
 800b4bc:	e0a3      	b.n	800b606 <dir_next+0x1e6>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 800b4be:	697b      	ldr	r3, [r7, #20]
 800b4c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b4c4:	d101      	bne.n	800b4ca <dir_next+0xaa>
 800b4c6:	2301      	movs	r3, #1
 800b4c8:	e09d      	b.n	800b606 <dir_next+0x1e6>
				if (clst >= dp->fs->n_fatent) {					/* If it reached end of dynamic table, */
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800b4d0:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800b4d4:	697b      	ldr	r3, [r7, #20]
 800b4d6:	429a      	cmp	r2, r3
 800b4d8:	d874      	bhi.n	800b5c4 <dir_next+0x1a4>
#if !_FS_READONLY
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT */
 800b4da:	683b      	ldr	r3, [r7, #0]
 800b4dc:	2b00      	cmp	r3, #0
 800b4de:	d101      	bne.n	800b4e4 <dir_next+0xc4>
 800b4e0:	2304      	movs	r3, #4
 800b4e2:	e090      	b.n	800b606 <dir_next+0x1e6>
					clst = create_chain(dp->fs, dp->clust);		/* Stretch cluster chain */
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800b4f0:	4619      	mov	r1, r3
 800b4f2:	4610      	mov	r0, r2
 800b4f4:	f7ff fe2f 	bl	800b156 <create_chain>
 800b4f8:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800b4fa:	697b      	ldr	r3, [r7, #20]
 800b4fc:	2b00      	cmp	r3, #0
 800b4fe:	d101      	bne.n	800b504 <dir_next+0xe4>
 800b500:	2307      	movs	r3, #7
 800b502:	e080      	b.n	800b606 <dir_next+0x1e6>
					if (clst == 1) return FR_INT_ERR;
 800b504:	697b      	ldr	r3, [r7, #20]
 800b506:	2b01      	cmp	r3, #1
 800b508:	d101      	bne.n	800b50e <dir_next+0xee>
 800b50a:	2302      	movs	r3, #2
 800b50c:	e07b      	b.n	800b606 <dir_next+0x1e6>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 800b50e:	697b      	ldr	r3, [r7, #20]
 800b510:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b514:	d101      	bne.n	800b51a <dir_next+0xfa>
 800b516:	2301      	movs	r3, #1
 800b518:	e075      	b.n	800b606 <dir_next+0x1e6>
					/* Clean-up stretched table */
					if (sync_window(dp->fs)) return FR_DISK_ERR;/* Flush disk access window */
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800b520:	4618      	mov	r0, r3
 800b522:	f7ff fab7 	bl	800aa94 <sync_window>
 800b526:	4603      	mov	r3, r0
 800b528:	2b00      	cmp	r3, #0
 800b52a:	d001      	beq.n	800b530 <dir_next+0x110>
 800b52c:	2301      	movs	r3, #1
 800b52e:	e06a      	b.n	800b606 <dir_next+0x1e6>
					mem_set(dp->fs->win.d8, 0, SS(dp->fs));		/* Clear window buffer */
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800b536:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b53a:	2100      	movs	r1, #0
 800b53c:	4618      	mov	r0, r3
 800b53e:	f7ff f89e 	bl	800a67e <mem_set>
					dp->fs->winsect = clust2sect(dp->fs, clst);	/* Cluster start sector */
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	f8d3 4200 	ldr.w	r4, [r3, #512]	; 0x200
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800b54e:	6979      	ldr	r1, [r7, #20]
 800b550:	4618      	mov	r0, r3
 800b552:	f7ff fbc3 	bl	800acdc <clust2sect>
 800b556:	4603      	mov	r3, r0
 800b558:	f8c4 322c 	str.w	r3, [r4, #556]	; 0x22c
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 800b55c:	2300      	movs	r3, #0
 800b55e:	613b      	str	r3, [r7, #16]
 800b560:	e01b      	b.n	800b59a <dir_next+0x17a>
						dp->fs->wflag = 1;
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800b568:	2201      	movs	r2, #1
 800b56a:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
						if (sync_window(dp->fs)) return FR_DISK_ERR;
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800b574:	4618      	mov	r0, r3
 800b576:	f7ff fa8d 	bl	800aa94 <sync_window>
 800b57a:	4603      	mov	r3, r0
 800b57c:	2b00      	cmp	r3, #0
 800b57e:	d001      	beq.n	800b584 <dir_next+0x164>
 800b580:	2301      	movs	r3, #1
 800b582:	e040      	b.n	800b606 <dir_next+0x1e6>
						dp->fs->winsect++;
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800b58a:	f8d3 222c 	ldr.w	r2, [r3, #556]	; 0x22c
 800b58e:	3201      	adds	r2, #1
 800b590:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 800b594:	693b      	ldr	r3, [r7, #16]
 800b596:	3301      	adds	r3, #1
 800b598:	613b      	str	r3, [r7, #16]
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800b5a0:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 800b5a4:	461a      	mov	r2, r3
 800b5a6:	693b      	ldr	r3, [r7, #16]
 800b5a8:	429a      	cmp	r2, r3
 800b5aa:	d8da      	bhi.n	800b562 <dir_next+0x142>
					}
					dp->fs->winsect -= c;						/* Rewind window offset */
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800b5b2:	687a      	ldr	r2, [r7, #4]
 800b5b4:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 800b5b8:	f8d2 122c 	ldr.w	r1, [r2, #556]	; 0x22c
 800b5bc:	693a      	ldr	r2, [r7, #16]
 800b5be:	1a8a      	subs	r2, r1, r2
 800b5c0:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
#else
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT (this is to suppress warning) */
					return FR_NO_FILE;							/* Report EOT */
#endif
				}
				dp->clust = clst;				/* Initialize data for new cluster */
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	697a      	ldr	r2, [r7, #20]
 800b5c8:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
				dp->sect = clust2sect(dp->fs, clst);
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800b5d2:	6979      	ldr	r1, [r7, #20]
 800b5d4:	4618      	mov	r0, r3
 800b5d6:	f7ff fb81 	bl	800acdc <clust2sect>
 800b5da:	4602      	mov	r2, r0
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			}
		}
	}

	dp->index = (WORD)i;	/* Current index */
 800b5e2:	68fb      	ldr	r3, [r7, #12]
 800b5e4:	b29a      	uxth	r2, r3
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	f8a3 2206 	strh.w	r2, [r3, #518]	; 0x206
	dp->dir = dp->fs->win.d8 + (i % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Current entry in the window */
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800b5f2:	461a      	mov	r2, r3
 800b5f4:	68fb      	ldr	r3, [r7, #12]
 800b5f6:	f003 030f 	and.w	r3, r3, #15
 800b5fa:	015b      	lsls	r3, r3, #5
 800b5fc:	441a      	add	r2, r3
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

	return FR_OK;
 800b604:	2300      	movs	r3, #0
}
 800b606:	4618      	mov	r0, r3
 800b608:	371c      	adds	r7, #28
 800b60a:	46bd      	mov	sp, r7
 800b60c:	bd90      	pop	{r4, r7, pc}

0800b60e <dir_alloc>:
static
FRESULT dir_alloc (
	DIR* dp,	/* Pointer to the directory object */
	UINT nent	/* Number of contiguous entries to allocate (1-21) */
)
{
 800b60e:	b580      	push	{r7, lr}
 800b610:	b084      	sub	sp, #16
 800b612:	af00      	add	r7, sp, #0
 800b614:	6078      	str	r0, [r7, #4]
 800b616:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;


	res = dir_sdi(dp, 0);
 800b618:	2100      	movs	r1, #0
 800b61a:	6878      	ldr	r0, [r7, #4]
 800b61c:	f7ff fe6c 	bl	800b2f8 <dir_sdi>
 800b620:	4603      	mov	r3, r0
 800b622:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800b624:	7bfb      	ldrb	r3, [r7, #15]
 800b626:	2b00      	cmp	r3, #0
 800b628:	d131      	bne.n	800b68e <dir_alloc+0x80>
		n = 0;
 800b62a:	2300      	movs	r3, #0
 800b62c:	60bb      	str	r3, [r7, #8]
		do {
			res = move_window(dp->fs, dp->sect);
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800b63a:	4619      	mov	r1, r3
 800b63c:	4610      	mov	r0, r2
 800b63e:	f7ff fa72 	bl	800ab26 <move_window>
 800b642:	4603      	mov	r3, r0
 800b644:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 800b646:	7bfb      	ldrb	r3, [r7, #15]
 800b648:	2b00      	cmp	r3, #0
 800b64a:	d11f      	bne.n	800b68c <dir_alloc+0x7e>
			if (dp->dir[0] == DDEM || dp->dir[0] == 0) {	/* Is it a free entry? */
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800b652:	781b      	ldrb	r3, [r3, #0]
 800b654:	2be5      	cmp	r3, #229	; 0xe5
 800b656:	d005      	beq.n	800b664 <dir_alloc+0x56>
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800b65e:	781b      	ldrb	r3, [r3, #0]
 800b660:	2b00      	cmp	r3, #0
 800b662:	d107      	bne.n	800b674 <dir_alloc+0x66>
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800b664:	68bb      	ldr	r3, [r7, #8]
 800b666:	3301      	adds	r3, #1
 800b668:	60bb      	str	r3, [r7, #8]
 800b66a:	68ba      	ldr	r2, [r7, #8]
 800b66c:	683b      	ldr	r3, [r7, #0]
 800b66e:	429a      	cmp	r2, r3
 800b670:	d102      	bne.n	800b678 <dir_alloc+0x6a>
 800b672:	e00c      	b.n	800b68e <dir_alloc+0x80>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800b674:	2300      	movs	r3, #0
 800b676:	60bb      	str	r3, [r7, #8]
			}
			res = dir_next(dp, 1);		/* Next entry with table stretch enabled */
 800b678:	2101      	movs	r1, #1
 800b67a:	6878      	ldr	r0, [r7, #4]
 800b67c:	f7ff fed0 	bl	800b420 <dir_next>
 800b680:	4603      	mov	r3, r0
 800b682:	73fb      	strb	r3, [r7, #15]
		} while (res == FR_OK);
 800b684:	7bfb      	ldrb	r3, [r7, #15]
 800b686:	2b00      	cmp	r3, #0
 800b688:	d0d1      	beq.n	800b62e <dir_alloc+0x20>
 800b68a:	e000      	b.n	800b68e <dir_alloc+0x80>
			if (res != FR_OK) break;
 800b68c:	bf00      	nop
	}
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800b68e:	7bfb      	ldrb	r3, [r7, #15]
 800b690:	2b04      	cmp	r3, #4
 800b692:	d101      	bne.n	800b698 <dir_alloc+0x8a>
 800b694:	2307      	movs	r3, #7
 800b696:	73fb      	strb	r3, [r7, #15]
	return res;
 800b698:	7bfb      	ldrb	r3, [r7, #15]
}
 800b69a:	4618      	mov	r0, r3
 800b69c:	3710      	adds	r7, #16
 800b69e:	46bd      	mov	sp, r7
 800b6a0:	bd80      	pop	{r7, pc}

0800b6a2 <ld_clust>:
static
DWORD ld_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir	/* Pointer to the directory entry */
)
{
 800b6a2:	b480      	push	{r7}
 800b6a4:	b085      	sub	sp, #20
 800b6a6:	af00      	add	r7, sp, #0
 800b6a8:	6078      	str	r0, [r7, #4]
 800b6aa:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = LD_WORD(dir + DIR_FstClusLO);
 800b6ac:	683b      	ldr	r3, [r7, #0]
 800b6ae:	331b      	adds	r3, #27
 800b6b0:	781b      	ldrb	r3, [r3, #0]
 800b6b2:	021b      	lsls	r3, r3, #8
 800b6b4:	b21a      	sxth	r2, r3
 800b6b6:	683b      	ldr	r3, [r7, #0]
 800b6b8:	331a      	adds	r3, #26
 800b6ba:	781b      	ldrb	r3, [r3, #0]
 800b6bc:	b21b      	sxth	r3, r3
 800b6be:	4313      	orrs	r3, r2
 800b6c0:	b21b      	sxth	r3, r3
 800b6c2:	b29b      	uxth	r3, r3
 800b6c4:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32)
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800b6cc:	2b03      	cmp	r3, #3
 800b6ce:	d10f      	bne.n	800b6f0 <ld_clust+0x4e>
		cl |= (DWORD)LD_WORD(dir + DIR_FstClusHI) << 16;
 800b6d0:	683b      	ldr	r3, [r7, #0]
 800b6d2:	3315      	adds	r3, #21
 800b6d4:	781b      	ldrb	r3, [r3, #0]
 800b6d6:	021b      	lsls	r3, r3, #8
 800b6d8:	b21a      	sxth	r2, r3
 800b6da:	683b      	ldr	r3, [r7, #0]
 800b6dc:	3314      	adds	r3, #20
 800b6de:	781b      	ldrb	r3, [r3, #0]
 800b6e0:	b21b      	sxth	r3, r3
 800b6e2:	4313      	orrs	r3, r2
 800b6e4:	b21b      	sxth	r3, r3
 800b6e6:	b29b      	uxth	r3, r3
 800b6e8:	041b      	lsls	r3, r3, #16
 800b6ea:	68fa      	ldr	r2, [r7, #12]
 800b6ec:	4313      	orrs	r3, r2
 800b6ee:	60fb      	str	r3, [r7, #12]

	return cl;
 800b6f0:	68fb      	ldr	r3, [r7, #12]
}
 800b6f2:	4618      	mov	r0, r3
 800b6f4:	3714      	adds	r7, #20
 800b6f6:	46bd      	mov	sp, r7
 800b6f8:	bc80      	pop	{r7}
 800b6fa:	4770      	bx	lr

0800b6fc <st_clust>:
static
void st_clust (
	BYTE* dir,	/* Pointer to the directory entry */
	DWORD cl	/* Value to be set */
)
{
 800b6fc:	b480      	push	{r7}
 800b6fe:	b083      	sub	sp, #12
 800b700:	af00      	add	r7, sp, #0
 800b702:	6078      	str	r0, [r7, #4]
 800b704:	6039      	str	r1, [r7, #0]
	ST_WORD(dir + DIR_FstClusLO, cl);
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	331a      	adds	r3, #26
 800b70a:	683a      	ldr	r2, [r7, #0]
 800b70c:	b2d2      	uxtb	r2, r2
 800b70e:	701a      	strb	r2, [r3, #0]
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	331b      	adds	r3, #27
 800b714:	683a      	ldr	r2, [r7, #0]
 800b716:	b292      	uxth	r2, r2
 800b718:	0a12      	lsrs	r2, r2, #8
 800b71a:	b292      	uxth	r2, r2
 800b71c:	b2d2      	uxtb	r2, r2
 800b71e:	701a      	strb	r2, [r3, #0]
	ST_WORD(dir + DIR_FstClusHI, cl >> 16);
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	3314      	adds	r3, #20
 800b724:	683a      	ldr	r2, [r7, #0]
 800b726:	0c12      	lsrs	r2, r2, #16
 800b728:	b2d2      	uxtb	r2, r2
 800b72a:	701a      	strb	r2, [r3, #0]
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	3315      	adds	r3, #21
 800b730:	683a      	ldr	r2, [r7, #0]
 800b732:	0c12      	lsrs	r2, r2, #16
 800b734:	b292      	uxth	r2, r2
 800b736:	0a12      	lsrs	r2, r2, #8
 800b738:	b292      	uxth	r2, r2
 800b73a:	b2d2      	uxtb	r2, r2
 800b73c:	701a      	strb	r2, [r3, #0]
}
 800b73e:	bf00      	nop
 800b740:	370c      	adds	r7, #12
 800b742:	46bd      	mov	sp, r7
 800b744:	bc80      	pop	{r7}
 800b746:	4770      	bx	lr

0800b748 <dir_find>:

static
FRESULT dir_find (
	DIR* dp			/* Pointer to the directory object linked to the file name */
)
{
 800b748:	b580      	push	{r7, lr}
 800b74a:	b086      	sub	sp, #24
 800b74c:	af00      	add	r7, sp, #0
 800b74e:	6078      	str	r0, [r7, #4]
	BYTE c, *dir;
#if _USE_LFN
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800b750:	2100      	movs	r1, #0
 800b752:	6878      	ldr	r0, [r7, #4]
 800b754:	f7ff fdd0 	bl	800b2f8 <dir_sdi>
 800b758:	4603      	mov	r3, r0
 800b75a:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800b75c:	7dfb      	ldrb	r3, [r7, #23]
 800b75e:	2b00      	cmp	r3, #0
 800b760:	d001      	beq.n	800b766 <dir_find+0x1e>
 800b762:	7dfb      	ldrb	r3, [r7, #23]
 800b764:	e03b      	b.n	800b7de <dir_find+0x96>

#if _USE_LFN
	ord = sum = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(dp->fs, dp->sect);
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800b772:	4619      	mov	r1, r3
 800b774:	4610      	mov	r0, r2
 800b776:	f7ff f9d6 	bl	800ab26 <move_window>
 800b77a:	4603      	mov	r3, r0
 800b77c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800b77e:	7dfb      	ldrb	r3, [r7, #23]
 800b780:	2b00      	cmp	r3, #0
 800b782:	d128      	bne.n	800b7d6 <dir_find+0x8e>
		dir = dp->dir;					/* Ptr to the directory entry of current index */
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800b78a:	613b      	str	r3, [r7, #16]
		c = dir[DIR_Name];
 800b78c:	693b      	ldr	r3, [r7, #16]
 800b78e:	781b      	ldrb	r3, [r3, #0]
 800b790:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800b792:	7bfb      	ldrb	r3, [r7, #15]
 800b794:	2b00      	cmp	r3, #0
 800b796:	d102      	bne.n	800b79e <dir_find+0x56>
 800b798:	2304      	movs	r3, #4
 800b79a:	75fb      	strb	r3, [r7, #23]
 800b79c:	e01e      	b.n	800b7dc <dir_find+0x94>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		if (!(dir[DIR_Attr] & AM_VOL) && !mem_cmp(dir, dp->fn, 11)) /* Is it a valid entry? */
 800b79e:	693b      	ldr	r3, [r7, #16]
 800b7a0:	330b      	adds	r3, #11
 800b7a2:	781b      	ldrb	r3, [r3, #0]
 800b7a4:	f003 0308 	and.w	r3, r3, #8
 800b7a8:	2b00      	cmp	r3, #0
 800b7aa:	d10a      	bne.n	800b7c2 <dir_find+0x7a>
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800b7b2:	220b      	movs	r2, #11
 800b7b4:	4619      	mov	r1, r3
 800b7b6:	6938      	ldr	r0, [r7, #16]
 800b7b8:	f7fe ff7a 	bl	800a6b0 <mem_cmp>
 800b7bc:	4603      	mov	r3, r0
 800b7be:	2b00      	cmp	r3, #0
 800b7c0:	d00b      	beq.n	800b7da <dir_find+0x92>
			break;
#endif
		res = dir_next(dp, 0);		/* Next entry */
 800b7c2:	2100      	movs	r1, #0
 800b7c4:	6878      	ldr	r0, [r7, #4]
 800b7c6:	f7ff fe2b 	bl	800b420 <dir_next>
 800b7ca:	4603      	mov	r3, r0
 800b7cc:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800b7ce:	7dfb      	ldrb	r3, [r7, #23]
 800b7d0:	2b00      	cmp	r3, #0
 800b7d2:	d0c8      	beq.n	800b766 <dir_find+0x1e>
 800b7d4:	e002      	b.n	800b7dc <dir_find+0x94>
		if (res != FR_OK) break;
 800b7d6:	bf00      	nop
 800b7d8:	e000      	b.n	800b7dc <dir_find+0x94>
			break;
 800b7da:	bf00      	nop

	return res;
 800b7dc:	7dfb      	ldrb	r3, [r7, #23]
}
 800b7de:	4618      	mov	r0, r3
 800b7e0:	3718      	adds	r7, #24
 800b7e2:	46bd      	mov	sp, r7
 800b7e4:	bd80      	pop	{r7, pc}

0800b7e6 <dir_register>:
#if !_FS_READONLY
static
FRESULT dir_register (	/* FR_OK:Successful, FR_DENIED:No free entry or too many SFN collision, FR_DISK_ERR:Disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800b7e6:	b580      	push	{r7, lr}
 800b7e8:	b084      	sub	sp, #16
 800b7ea:	af00      	add	r7, sp, #0
 800b7ec:	6078      	str	r0, [r7, #4]
				res = dir_next(dp, 0);	/* Next entry */
			} while (res == FR_OK && --nent);
		}
	}
#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800b7ee:	2101      	movs	r1, #1
 800b7f0:	6878      	ldr	r0, [r7, #4]
 800b7f2:	f7ff ff0c 	bl	800b60e <dir_alloc>
 800b7f6:	4603      	mov	r3, r0
 800b7f8:	73fb      	strb	r3, [r7, #15]
#endif

	if (res == FR_OK) {				/* Set SFN entry */
 800b7fa:	7bfb      	ldrb	r3, [r7, #15]
 800b7fc:	2b00      	cmp	r3, #0
 800b7fe:	d126      	bne.n	800b84e <dir_register+0x68>
		res = move_window(dp->fs, dp->sect);
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800b80c:	4619      	mov	r1, r3
 800b80e:	4610      	mov	r0, r2
 800b810:	f7ff f989 	bl	800ab26 <move_window>
 800b814:	4603      	mov	r3, r0
 800b816:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800b818:	7bfb      	ldrb	r3, [r7, #15]
 800b81a:	2b00      	cmp	r3, #0
 800b81c:	d117      	bne.n	800b84e <dir_register+0x68>
			mem_set(dp->dir, 0, SZ_DIRE);	/* Clean the entry */
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800b824:	2220      	movs	r2, #32
 800b826:	2100      	movs	r1, #0
 800b828:	4618      	mov	r0, r3
 800b82a:	f7fe ff28 	bl	800a67e <mem_set>
			mem_cpy(dp->dir, dp->fn, 11);	/* Put SFN */
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	f8d3 0214 	ldr.w	r0, [r3, #532]	; 0x214
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800b83a:	220b      	movs	r2, #11
 800b83c:	4619      	mov	r1, r3
 800b83e:	f7fe ff01 	bl	800a644 <mem_cpy>
#if _USE_LFN
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			dp->fs->wflag = 1;
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800b848:	2201      	movs	r2, #1
 800b84a:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
		}
	}

	return res;
 800b84e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b850:	4618      	mov	r0, r3
 800b852:	3710      	adds	r7, #16
 800b854:	46bd      	mov	sp, r7
 800b856:	bd80      	pop	{r7, pc}

0800b858 <create_name>:
static
FRESULT create_name (
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800b858:	b580      	push	{r7, lr}
 800b85a:	b088      	sub	sp, #32
 800b85c:	af00      	add	r7, sp, #0
 800b85e:	6078      	str	r0, [r7, #4]
 800b860:	6039      	str	r1, [r7, #0]
	BYTE b, c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
 800b862:	683b      	ldr	r3, [r7, #0]
 800b864:	681b      	ldr	r3, [r3, #0]
 800b866:	60fb      	str	r3, [r7, #12]
 800b868:	e002      	b.n	800b870 <create_name+0x18>
 800b86a:	68fb      	ldr	r3, [r7, #12]
 800b86c:	3301      	adds	r3, #1
 800b86e:	60fb      	str	r3, [r7, #12]
 800b870:	68fb      	ldr	r3, [r7, #12]
 800b872:	781b      	ldrb	r3, [r3, #0]
 800b874:	2b2f      	cmp	r3, #47	; 0x2f
 800b876:	d0f8      	beq.n	800b86a <create_name+0x12>
 800b878:	68fb      	ldr	r3, [r7, #12]
 800b87a:	781b      	ldrb	r3, [r3, #0]
 800b87c:	2b5c      	cmp	r3, #92	; 0x5c
 800b87e:	d0f4      	beq.n	800b86a <create_name+0x12>
	sfn = dp->fn;
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800b886:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800b888:	220b      	movs	r2, #11
 800b88a:	2120      	movs	r1, #32
 800b88c:	68b8      	ldr	r0, [r7, #8]
 800b88e:	f7fe fef6 	bl	800a67e <mem_set>
	si = i = b = 0; ni = 8;
 800b892:	2300      	movs	r3, #0
 800b894:	77fb      	strb	r3, [r7, #31]
 800b896:	2300      	movs	r3, #0
 800b898:	613b      	str	r3, [r7, #16]
 800b89a:	693b      	ldr	r3, [r7, #16]
 800b89c:	617b      	str	r3, [r7, #20]
 800b89e:	2308      	movs	r3, #8
 800b8a0:	61bb      	str	r3, [r7, #24]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800b8a2:	697b      	ldr	r3, [r7, #20]
 800b8a4:	1c5a      	adds	r2, r3, #1
 800b8a6:	617a      	str	r2, [r7, #20]
 800b8a8:	68fa      	ldr	r2, [r7, #12]
 800b8aa:	4413      	add	r3, r2
 800b8ac:	781b      	ldrb	r3, [r3, #0]
 800b8ae:	77bb      	strb	r3, [r7, #30]
		if (c <= ' ' || c == '/' || c == '\\') break;	/* Break on end of segment */
 800b8b0:	7fbb      	ldrb	r3, [r7, #30]
 800b8b2:	2b20      	cmp	r3, #32
 800b8b4:	d953      	bls.n	800b95e <create_name+0x106>
 800b8b6:	7fbb      	ldrb	r3, [r7, #30]
 800b8b8:	2b2f      	cmp	r3, #47	; 0x2f
 800b8ba:	d050      	beq.n	800b95e <create_name+0x106>
 800b8bc:	7fbb      	ldrb	r3, [r7, #30]
 800b8be:	2b5c      	cmp	r3, #92	; 0x5c
 800b8c0:	d04d      	beq.n	800b95e <create_name+0x106>
		if (c == '.' || i >= ni) {
 800b8c2:	7fbb      	ldrb	r3, [r7, #30]
 800b8c4:	2b2e      	cmp	r3, #46	; 0x2e
 800b8c6:	d003      	beq.n	800b8d0 <create_name+0x78>
 800b8c8:	693a      	ldr	r2, [r7, #16]
 800b8ca:	69bb      	ldr	r3, [r7, #24]
 800b8cc:	429a      	cmp	r2, r3
 800b8ce:	d30f      	bcc.n	800b8f0 <create_name+0x98>
			if (ni != 8 || c != '.') return FR_INVALID_NAME;
 800b8d0:	69bb      	ldr	r3, [r7, #24]
 800b8d2:	2b08      	cmp	r3, #8
 800b8d4:	d102      	bne.n	800b8dc <create_name+0x84>
 800b8d6:	7fbb      	ldrb	r3, [r7, #30]
 800b8d8:	2b2e      	cmp	r3, #46	; 0x2e
 800b8da:	d001      	beq.n	800b8e0 <create_name+0x88>
 800b8dc:	2306      	movs	r3, #6
 800b8de:	e073      	b.n	800b9c8 <create_name+0x170>
			i = 8; ni = 11;
 800b8e0:	2308      	movs	r3, #8
 800b8e2:	613b      	str	r3, [r7, #16]
 800b8e4:	230b      	movs	r3, #11
 800b8e6:	61bb      	str	r3, [r7, #24]
			b <<= 2; continue;
 800b8e8:	7ffb      	ldrb	r3, [r7, #31]
 800b8ea:	009b      	lsls	r3, r3, #2
 800b8ec:	77fb      	strb	r3, [r7, #31]
 800b8ee:	e035      	b.n	800b95c <create_name+0x104>
		}
		if (c >= 0x80) {				/* Extended character? */
 800b8f0:	f997 301e 	ldrsb.w	r3, [r7, #30]
 800b8f4:	2b00      	cmp	r3, #0
 800b8f6:	da08      	bge.n	800b90a <create_name+0xb2>
			b |= 3;						/* Eliminate NT flag */
 800b8f8:	7ffb      	ldrb	r3, [r7, #31]
 800b8fa:	f043 0303 	orr.w	r3, r3, #3
 800b8fe:	77fb      	strb	r3, [r7, #31]
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800b900:	7fbb      	ldrb	r3, [r7, #30]
 800b902:	3b80      	subs	r3, #128	; 0x80
 800b904:	4a32      	ldr	r2, [pc, #200]	; (800b9d0 <create_name+0x178>)
 800b906:	5cd3      	ldrb	r3, [r2, r3]
 800b908:	77bb      	strb	r3, [r7, #30]
			if (!IsDBCS2(d) || i >= ni - 1)	/* Reject invalid DBC */
				return FR_INVALID_NAME;
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c))	/* Reject illegal chrs for SFN */
 800b90a:	7fbb      	ldrb	r3, [r7, #30]
 800b90c:	4619      	mov	r1, r3
 800b90e:	4831      	ldr	r0, [pc, #196]	; (800b9d4 <create_name+0x17c>)
 800b910:	f7fe fef4 	bl	800a6fc <chk_chr>
 800b914:	4603      	mov	r3, r0
 800b916:	2b00      	cmp	r3, #0
 800b918:	d001      	beq.n	800b91e <create_name+0xc6>
				return FR_INVALID_NAME;
 800b91a:	2306      	movs	r3, #6
 800b91c:	e054      	b.n	800b9c8 <create_name+0x170>
			if (IsUpper(c)) {			/* ASCII large capital? */
 800b91e:	7fbb      	ldrb	r3, [r7, #30]
 800b920:	2b40      	cmp	r3, #64	; 0x40
 800b922:	d907      	bls.n	800b934 <create_name+0xdc>
 800b924:	7fbb      	ldrb	r3, [r7, #30]
 800b926:	2b5a      	cmp	r3, #90	; 0x5a
 800b928:	d804      	bhi.n	800b934 <create_name+0xdc>
				b |= 2;
 800b92a:	7ffb      	ldrb	r3, [r7, #31]
 800b92c:	f043 0302 	orr.w	r3, r3, #2
 800b930:	77fb      	strb	r3, [r7, #31]
 800b932:	e00c      	b.n	800b94e <create_name+0xf6>
			} else {
				if (IsLower(c)) {		/* ASCII small capital? */
 800b934:	7fbb      	ldrb	r3, [r7, #30]
 800b936:	2b60      	cmp	r3, #96	; 0x60
 800b938:	d909      	bls.n	800b94e <create_name+0xf6>
 800b93a:	7fbb      	ldrb	r3, [r7, #30]
 800b93c:	2b7a      	cmp	r3, #122	; 0x7a
 800b93e:	d806      	bhi.n	800b94e <create_name+0xf6>
					b |= 1; c -= 0x20;
 800b940:	7ffb      	ldrb	r3, [r7, #31]
 800b942:	f043 0301 	orr.w	r3, r3, #1
 800b946:	77fb      	strb	r3, [r7, #31]
 800b948:	7fbb      	ldrb	r3, [r7, #30]
 800b94a:	3b20      	subs	r3, #32
 800b94c:	77bb      	strb	r3, [r7, #30]
				}
			}
			sfn[i++] = c;
 800b94e:	693b      	ldr	r3, [r7, #16]
 800b950:	1c5a      	adds	r2, r3, #1
 800b952:	613a      	str	r2, [r7, #16]
 800b954:	68ba      	ldr	r2, [r7, #8]
 800b956:	4413      	add	r3, r2
 800b958:	7fba      	ldrb	r2, [r7, #30]
 800b95a:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800b95c:	e7a1      	b.n	800b8a2 <create_name+0x4a>
		}
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800b95e:	68fa      	ldr	r2, [r7, #12]
 800b960:	697b      	ldr	r3, [r7, #20]
 800b962:	441a      	add	r2, r3
 800b964:	683b      	ldr	r3, [r7, #0]
 800b966:	601a      	str	r2, [r3, #0]
	c = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
 800b968:	7fbb      	ldrb	r3, [r7, #30]
 800b96a:	2b20      	cmp	r3, #32
 800b96c:	d801      	bhi.n	800b972 <create_name+0x11a>
 800b96e:	2304      	movs	r3, #4
 800b970:	e000      	b.n	800b974 <create_name+0x11c>
 800b972:	2300      	movs	r3, #0
 800b974:	77bb      	strb	r3, [r7, #30]

	if (!i) return FR_INVALID_NAME;		/* Reject nul string */
 800b976:	693b      	ldr	r3, [r7, #16]
 800b978:	2b00      	cmp	r3, #0
 800b97a:	d101      	bne.n	800b980 <create_name+0x128>
 800b97c:	2306      	movs	r3, #6
 800b97e:	e023      	b.n	800b9c8 <create_name+0x170>
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* When first character collides with DDEM, replace it with RDDEM */
 800b980:	68bb      	ldr	r3, [r7, #8]
 800b982:	781b      	ldrb	r3, [r3, #0]
 800b984:	2be5      	cmp	r3, #229	; 0xe5
 800b986:	d102      	bne.n	800b98e <create_name+0x136>
 800b988:	68bb      	ldr	r3, [r7, #8]
 800b98a:	2205      	movs	r2, #5
 800b98c:	701a      	strb	r2, [r3, #0]

	if (ni == 8) b <<= 2;
 800b98e:	69bb      	ldr	r3, [r7, #24]
 800b990:	2b08      	cmp	r3, #8
 800b992:	d102      	bne.n	800b99a <create_name+0x142>
 800b994:	7ffb      	ldrb	r3, [r7, #31]
 800b996:	009b      	lsls	r3, r3, #2
 800b998:	77fb      	strb	r3, [r7, #31]
	if ((b & 0x03) == 0x01) c |= NS_EXT;	/* NT flag (Name extension has only small capital) */
 800b99a:	7ffb      	ldrb	r3, [r7, #31]
 800b99c:	f003 0303 	and.w	r3, r3, #3
 800b9a0:	2b01      	cmp	r3, #1
 800b9a2:	d103      	bne.n	800b9ac <create_name+0x154>
 800b9a4:	7fbb      	ldrb	r3, [r7, #30]
 800b9a6:	f043 0310 	orr.w	r3, r3, #16
 800b9aa:	77bb      	strb	r3, [r7, #30]
	if ((b & 0x0C) == 0x04) c |= NS_BODY;	/* NT flag (Name body has only small capital) */
 800b9ac:	7ffb      	ldrb	r3, [r7, #31]
 800b9ae:	f003 030c 	and.w	r3, r3, #12
 800b9b2:	2b04      	cmp	r3, #4
 800b9b4:	d103      	bne.n	800b9be <create_name+0x166>
 800b9b6:	7fbb      	ldrb	r3, [r7, #30]
 800b9b8:	f043 0308 	orr.w	r3, r3, #8
 800b9bc:	77bb      	strb	r3, [r7, #30]

	sfn[NSFLAG] = c;		/* Store NT flag, File name is created */
 800b9be:	68bb      	ldr	r3, [r7, #8]
 800b9c0:	330b      	adds	r3, #11
 800b9c2:	7fba      	ldrb	r2, [r7, #30]
 800b9c4:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800b9c6:	2300      	movs	r3, #0
#endif
}
 800b9c8:	4618      	mov	r0, r3
 800b9ca:	3720      	adds	r7, #32
 800b9cc:	46bd      	mov	sp, r7
 800b9ce:	bd80      	pop	{r7, pc}
 800b9d0:	080172a0 	.word	0x080172a0
 800b9d4:	08017038 	.word	0x08017038

0800b9d8 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800b9d8:	b580      	push	{r7, lr}
 800b9da:	b084      	sub	sp, #16
 800b9dc:	af00      	add	r7, sp, #0
 800b9de:	6078      	str	r0, [r7, #4]
 800b9e0:	6039      	str	r1, [r7, #0]
		path++;	dp->sclust = 0;				/* Strip it and start from the root directory */
	} else {								/* No heading separator */
		dp->sclust = dp->fs->cdir;			/* Start from the current directory */
	}
#else
	if (*path == '/' || *path == '\\')		/* Strip heading separator if exist */
 800b9e2:	683b      	ldr	r3, [r7, #0]
 800b9e4:	781b      	ldrb	r3, [r3, #0]
 800b9e6:	2b2f      	cmp	r3, #47	; 0x2f
 800b9e8:	d003      	beq.n	800b9f2 <follow_path+0x1a>
 800b9ea:	683b      	ldr	r3, [r7, #0]
 800b9ec:	781b      	ldrb	r3, [r3, #0]
 800b9ee:	2b5c      	cmp	r3, #92	; 0x5c
 800b9f0:	d102      	bne.n	800b9f8 <follow_path+0x20>
		path++;
 800b9f2:	683b      	ldr	r3, [r7, #0]
 800b9f4:	3301      	adds	r3, #1
 800b9f6:	603b      	str	r3, [r7, #0]
	dp->sclust = 0;							/* Always start from the root directory */
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	2200      	movs	r2, #0
 800b9fc:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800ba00:	683b      	ldr	r3, [r7, #0]
 800ba02:	781b      	ldrb	r3, [r3, #0]
 800ba04:	2b1f      	cmp	r3, #31
 800ba06:	d80a      	bhi.n	800ba1e <follow_path+0x46>
		res = dir_sdi(dp, 0);
 800ba08:	2100      	movs	r1, #0
 800ba0a:	6878      	ldr	r0, [r7, #4]
 800ba0c:	f7ff fc74 	bl	800b2f8 <dir_sdi>
 800ba10:	4603      	mov	r3, r0
 800ba12:	73fb      	strb	r3, [r7, #15]
		dp->dir = 0;
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	2200      	movs	r2, #0
 800ba18:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 800ba1c:	e045      	b.n	800baaa <follow_path+0xd2>
	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800ba1e:	463b      	mov	r3, r7
 800ba20:	4619      	mov	r1, r3
 800ba22:	6878      	ldr	r0, [r7, #4]
 800ba24:	f7ff ff18 	bl	800b858 <create_name>
 800ba28:	4603      	mov	r3, r0
 800ba2a:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 800ba2c:	7bfb      	ldrb	r3, [r7, #15]
 800ba2e:	2b00      	cmp	r3, #0
 800ba30:	d136      	bne.n	800baa0 <follow_path+0xc8>
			res = dir_find(dp);				/* Find an object with the sagment name */
 800ba32:	6878      	ldr	r0, [r7, #4]
 800ba34:	f7ff fe88 	bl	800b748 <dir_find>
 800ba38:	4603      	mov	r3, r0
 800ba3a:	73fb      	strb	r3, [r7, #15]
			ns = dp->fn[NSFLAG];
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800ba42:	7adb      	ldrb	r3, [r3, #11]
 800ba44:	73bb      	strb	r3, [r7, #14]
			if (res != FR_OK) {				/* Failed to find the object */
 800ba46:	7bfb      	ldrb	r3, [r7, #15]
 800ba48:	2b00      	cmp	r3, #0
 800ba4a:	d00a      	beq.n	800ba62 <follow_path+0x8a>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800ba4c:	7bfb      	ldrb	r3, [r7, #15]
 800ba4e:	2b04      	cmp	r3, #4
 800ba50:	d128      	bne.n	800baa4 <follow_path+0xcc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, */
						dp->sclust = 0; dp->dir = 0;	/* it is the root directory and stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						res = FR_OK;					/* Ended at the root directroy. Function completed. */
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800ba52:	7bbb      	ldrb	r3, [r7, #14]
 800ba54:	f003 0304 	and.w	r3, r3, #4
 800ba58:	2b00      	cmp	r3, #0
 800ba5a:	d123      	bne.n	800baa4 <follow_path+0xcc>
 800ba5c:	2305      	movs	r3, #5
 800ba5e:	73fb      	strb	r3, [r7, #15]
					}
				}
				break;
 800ba60:	e020      	b.n	800baa4 <follow_path+0xcc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800ba62:	7bbb      	ldrb	r3, [r7, #14]
 800ba64:	f003 0304 	and.w	r3, r3, #4
 800ba68:	2b00      	cmp	r3, #0
 800ba6a:	d11d      	bne.n	800baa8 <follow_path+0xd0>
			dir = dp->dir;						/* Follow the sub-directory */
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800ba72:	60bb      	str	r3, [r7, #8]
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* It is not a sub-directory and cannot follow */
 800ba74:	68bb      	ldr	r3, [r7, #8]
 800ba76:	330b      	adds	r3, #11
 800ba78:	781b      	ldrb	r3, [r3, #0]
 800ba7a:	f003 0310 	and.w	r3, r3, #16
 800ba7e:	2b00      	cmp	r3, #0
 800ba80:	d102      	bne.n	800ba88 <follow_path+0xb0>
				res = FR_NO_PATH; break;
 800ba82:	2305      	movs	r3, #5
 800ba84:	73fb      	strb	r3, [r7, #15]
 800ba86:	e010      	b.n	800baaa <follow_path+0xd2>
			}
			dp->sclust = ld_clust(dp->fs, dir);
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800ba8e:	68b9      	ldr	r1, [r7, #8]
 800ba90:	4618      	mov	r0, r3
 800ba92:	f7ff fe06 	bl	800b6a2 <ld_clust>
 800ba96:	4602      	mov	r2, r0
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800ba9e:	e7be      	b.n	800ba1e <follow_path+0x46>
			if (res != FR_OK) break;
 800baa0:	bf00      	nop
 800baa2:	e002      	b.n	800baaa <follow_path+0xd2>
				break;
 800baa4:	bf00      	nop
 800baa6:	e000      	b.n	800baaa <follow_path+0xd2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800baa8:	bf00      	nop
		}
	}

	return res;
 800baaa:	7bfb      	ldrb	r3, [r7, #15]
}
 800baac:	4618      	mov	r0, r3
 800baae:	3710      	adds	r7, #16
 800bab0:	46bd      	mov	sp, r7
 800bab2:	bd80      	pop	{r7, pc}

0800bab4 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800bab4:	b480      	push	{r7}
 800bab6:	b087      	sub	sp, #28
 800bab8:	af00      	add	r7, sp, #0
 800baba:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800babc:	f04f 33ff 	mov.w	r3, #4294967295
 800bac0:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	681b      	ldr	r3, [r3, #0]
 800bac6:	2b00      	cmp	r3, #0
 800bac8:	d031      	beq.n	800bb2e <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	681b      	ldr	r3, [r3, #0]
 800bace:	617b      	str	r3, [r7, #20]
 800bad0:	e002      	b.n	800bad8 <get_ldnumber+0x24>
 800bad2:	697b      	ldr	r3, [r7, #20]
 800bad4:	3301      	adds	r3, #1
 800bad6:	617b      	str	r3, [r7, #20]
 800bad8:	697b      	ldr	r3, [r7, #20]
 800bada:	781b      	ldrb	r3, [r3, #0]
 800badc:	2b20      	cmp	r3, #32
 800bade:	d903      	bls.n	800bae8 <get_ldnumber+0x34>
 800bae0:	697b      	ldr	r3, [r7, #20]
 800bae2:	781b      	ldrb	r3, [r3, #0]
 800bae4:	2b3a      	cmp	r3, #58	; 0x3a
 800bae6:	d1f4      	bne.n	800bad2 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800bae8:	697b      	ldr	r3, [r7, #20]
 800baea:	781b      	ldrb	r3, [r3, #0]
 800baec:	2b3a      	cmp	r3, #58	; 0x3a
 800baee:	d11c      	bne.n	800bb2a <get_ldnumber+0x76>
			tp = *path;
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	681b      	ldr	r3, [r3, #0]
 800baf4:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0'; 
 800baf6:	68fb      	ldr	r3, [r7, #12]
 800baf8:	1c5a      	adds	r2, r3, #1
 800bafa:	60fa      	str	r2, [r7, #12]
 800bafc:	781b      	ldrb	r3, [r3, #0]
 800bafe:	3b30      	subs	r3, #48	; 0x30
 800bb00:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800bb02:	68bb      	ldr	r3, [r7, #8]
 800bb04:	2b09      	cmp	r3, #9
 800bb06:	d80e      	bhi.n	800bb26 <get_ldnumber+0x72>
 800bb08:	68fa      	ldr	r2, [r7, #12]
 800bb0a:	697b      	ldr	r3, [r7, #20]
 800bb0c:	429a      	cmp	r2, r3
 800bb0e:	d10a      	bne.n	800bb26 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800bb10:	68bb      	ldr	r3, [r7, #8]
 800bb12:	2b00      	cmp	r3, #0
 800bb14:	d107      	bne.n	800bb26 <get_ldnumber+0x72>
					vol = (int)i;
 800bb16:	68bb      	ldr	r3, [r7, #8]
 800bb18:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800bb1a:	697b      	ldr	r3, [r7, #20]
 800bb1c:	3301      	adds	r3, #1
 800bb1e:	617b      	str	r3, [r7, #20]
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	697a      	ldr	r2, [r7, #20]
 800bb24:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800bb26:	693b      	ldr	r3, [r7, #16]
 800bb28:	e002      	b.n	800bb30 <get_ldnumber+0x7c>
		}
#if _FS_RPATH && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800bb2a:	2300      	movs	r3, #0
 800bb2c:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800bb2e:	693b      	ldr	r3, [r7, #16]
}
 800bb30:	4618      	mov	r0, r3
 800bb32:	371c      	adds	r7, #28
 800bb34:	46bd      	mov	sp, r7
 800bb36:	bc80      	pop	{r7}
 800bb38:	4770      	bx	lr
	...

0800bb3c <check_fs>:
static
BYTE check_fs (	/* 0:FAT boor sector, 1:Valid boor sector but not FAT, 2:Not a boot sector, 3:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to check if it is an FAT boot record or not */
)
{
 800bb3c:	b580      	push	{r7, lr}
 800bb3e:	b082      	sub	sp, #8
 800bb40:	af00      	add	r7, sp, #0
 800bb42:	6078      	str	r0, [r7, #4]
 800bb44:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	2200      	movs	r2, #0
 800bb4a:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	f04f 32ff 	mov.w	r2, #4294967295
 800bb54:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
	if (move_window(fs, sect) != FR_OK)			/* Load boot record */
 800bb58:	6839      	ldr	r1, [r7, #0]
 800bb5a:	6878      	ldr	r0, [r7, #4]
 800bb5c:	f7fe ffe3 	bl	800ab26 <move_window>
 800bb60:	4603      	mov	r3, r0
 800bb62:	2b00      	cmp	r3, #0
 800bb64:	d001      	beq.n	800bb6a <check_fs+0x2e>
		return 3;
 800bb66:	2303      	movs	r3, #3
 800bb68:	e04a      	b.n	800bc00 <check_fs+0xc4>

	if (LD_WORD(&fs->win.d8[BS_55AA]) != 0xAA55)	/* Check boot record signature (always placed at offset 510 even if the sector size is >512) */
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800bb70:	3301      	adds	r3, #1
 800bb72:	781b      	ldrb	r3, [r3, #0]
 800bb74:	021b      	lsls	r3, r3, #8
 800bb76:	b21a      	sxth	r2, r3
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 800bb7e:	b21b      	sxth	r3, r3
 800bb80:	4313      	orrs	r3, r2
 800bb82:	b21b      	sxth	r3, r3
 800bb84:	4a20      	ldr	r2, [pc, #128]	; (800bc08 <check_fs+0xcc>)
 800bb86:	4293      	cmp	r3, r2
 800bb88:	d001      	beq.n	800bb8e <check_fs+0x52>
		return 2;
 800bb8a:	2302      	movs	r3, #2
 800bb8c:	e038      	b.n	800bc00 <check_fs+0xc4>

	if ((LD_DWORD(&fs->win.d8[BS_FilSysType]) & 0xFFFFFF) == 0x544146)		/* Check "FAT" string */
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	3336      	adds	r3, #54	; 0x36
 800bb92:	3303      	adds	r3, #3
 800bb94:	781b      	ldrb	r3, [r3, #0]
 800bb96:	061a      	lsls	r2, r3, #24
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	3336      	adds	r3, #54	; 0x36
 800bb9c:	3302      	adds	r3, #2
 800bb9e:	781b      	ldrb	r3, [r3, #0]
 800bba0:	041b      	lsls	r3, r3, #16
 800bba2:	4313      	orrs	r3, r2
 800bba4:	687a      	ldr	r2, [r7, #4]
 800bba6:	3236      	adds	r2, #54	; 0x36
 800bba8:	3201      	adds	r2, #1
 800bbaa:	7812      	ldrb	r2, [r2, #0]
 800bbac:	0212      	lsls	r2, r2, #8
 800bbae:	4313      	orrs	r3, r2
 800bbb0:	687a      	ldr	r2, [r7, #4]
 800bbb2:	f892 2036 	ldrb.w	r2, [r2, #54]	; 0x36
 800bbb6:	4313      	orrs	r3, r2
 800bbb8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800bbbc:	4a13      	ldr	r2, [pc, #76]	; (800bc0c <check_fs+0xd0>)
 800bbbe:	4293      	cmp	r3, r2
 800bbc0:	d101      	bne.n	800bbc6 <check_fs+0x8a>
		return 0;
 800bbc2:	2300      	movs	r3, #0
 800bbc4:	e01c      	b.n	800bc00 <check_fs+0xc4>
	if ((LD_DWORD(&fs->win.d8[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	3352      	adds	r3, #82	; 0x52
 800bbca:	3303      	adds	r3, #3
 800bbcc:	781b      	ldrb	r3, [r3, #0]
 800bbce:	061a      	lsls	r2, r3, #24
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	3352      	adds	r3, #82	; 0x52
 800bbd4:	3302      	adds	r3, #2
 800bbd6:	781b      	ldrb	r3, [r3, #0]
 800bbd8:	041b      	lsls	r3, r3, #16
 800bbda:	4313      	orrs	r3, r2
 800bbdc:	687a      	ldr	r2, [r7, #4]
 800bbde:	3252      	adds	r2, #82	; 0x52
 800bbe0:	3201      	adds	r2, #1
 800bbe2:	7812      	ldrb	r2, [r2, #0]
 800bbe4:	0212      	lsls	r2, r2, #8
 800bbe6:	4313      	orrs	r3, r2
 800bbe8:	687a      	ldr	r2, [r7, #4]
 800bbea:	f892 2052 	ldrb.w	r2, [r2, #82]	; 0x52
 800bbee:	4313      	orrs	r3, r2
 800bbf0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800bbf4:	4a05      	ldr	r2, [pc, #20]	; (800bc0c <check_fs+0xd0>)
 800bbf6:	4293      	cmp	r3, r2
 800bbf8:	d101      	bne.n	800bbfe <check_fs+0xc2>
		return 0;
 800bbfa:	2300      	movs	r3, #0
 800bbfc:	e000      	b.n	800bc00 <check_fs+0xc4>

	return 1;
 800bbfe:	2301      	movs	r3, #1
}
 800bc00:	4618      	mov	r0, r3
 800bc02:	3708      	adds	r7, #8
 800bc04:	46bd      	mov	sp, r7
 800bc06:	bd80      	pop	{r7, pc}
 800bc08:	ffffaa55 	.word	0xffffaa55
 800bc0c:	00544146 	.word	0x00544146

0800bc10 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	BYTE wmode			/* !=0: Check write protection for write access */
)
{
 800bc10:	b580      	push	{r7, lr}
 800bc12:	b096      	sub	sp, #88	; 0x58
 800bc14:	af00      	add	r7, sp, #0
 800bc16:	60f8      	str	r0, [r7, #12]
 800bc18:	60b9      	str	r1, [r7, #8]
 800bc1a:	4613      	mov	r3, r2
 800bc1c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number from the path name */
	*rfs = 0;
 800bc1e:	68fb      	ldr	r3, [r7, #12]
 800bc20:	2200      	movs	r2, #0
 800bc22:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800bc24:	68b8      	ldr	r0, [r7, #8]
 800bc26:	f7ff ff45 	bl	800bab4 <get_ldnumber>
 800bc2a:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800bc2c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bc2e:	2b00      	cmp	r3, #0
 800bc30:	da01      	bge.n	800bc36 <find_volume+0x26>
 800bc32:	230b      	movs	r3, #11
 800bc34:	e2aa      	b.n	800c18c <find_volume+0x57c>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800bc36:	4a9e      	ldr	r2, [pc, #632]	; (800beb0 <find_volume+0x2a0>)
 800bc38:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bc3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bc3e:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800bc40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc42:	2b00      	cmp	r3, #0
 800bc44:	d101      	bne.n	800bc4a <find_volume+0x3a>
 800bc46:	230c      	movs	r3, #12
 800bc48:	e2a0      	b.n	800c18c <find_volume+0x57c>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800bc4a:	68fb      	ldr	r3, [r7, #12]
 800bc4c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800bc4e:	601a      	str	r2, [r3, #0]

	if (fs->fs_type) {					/* If the volume has been mounted */
 800bc50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc52:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800bc56:	2b00      	cmp	r3, #0
 800bc58:	d01b      	beq.n	800bc92 <find_volume+0x82>
		stat = disk_status(fs->drv);
 800bc5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc5c:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 800bc60:	4618      	mov	r0, r3
 800bc62:	f008 f8d5 	bl	8013e10 <disk_status>
 800bc66:	4603      	mov	r3, r0
 800bc68:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800bc6c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800bc70:	f003 0301 	and.w	r3, r3, #1
 800bc74:	2b00      	cmp	r3, #0
 800bc76:	d10c      	bne.n	800bc92 <find_volume+0x82>
			if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check write protection if needed */
 800bc78:	79fb      	ldrb	r3, [r7, #7]
 800bc7a:	2b00      	cmp	r3, #0
 800bc7c:	d007      	beq.n	800bc8e <find_volume+0x7e>
 800bc7e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800bc82:	f003 0304 	and.w	r3, r3, #4
 800bc86:	2b00      	cmp	r3, #0
 800bc88:	d001      	beq.n	800bc8e <find_volume+0x7e>
				return FR_WRITE_PROTECTED;
 800bc8a:	230a      	movs	r3, #10
 800bc8c:	e27e      	b.n	800c18c <find_volume+0x57c>
			return FR_OK;				/* The file system object is valid */
 800bc8e:	2300      	movs	r3, #0
 800bc90:	e27c      	b.n	800c18c <find_volume+0x57c>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800bc92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc94:	2200      	movs	r2, #0
 800bc96:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800bc9a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bc9c:	b2da      	uxtb	r2, r3
 800bc9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bca0:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800bca4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bca6:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 800bcaa:	4618      	mov	r0, r3
 800bcac:	f008 f8a4 	bl	8013df8 <disk_initialize>
 800bcb0:	4603      	mov	r3, r0
 800bcb2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 800bcb6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800bcba:	f003 0301 	and.w	r3, r3, #1
 800bcbe:	2b00      	cmp	r3, #0
 800bcc0:	d001      	beq.n	800bcc6 <find_volume+0xb6>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800bcc2:	2303      	movs	r3, #3
 800bcc4:	e262      	b.n	800c18c <find_volume+0x57c>
	if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check disk write protection if needed */
 800bcc6:	79fb      	ldrb	r3, [r7, #7]
 800bcc8:	2b00      	cmp	r3, #0
 800bcca:	d007      	beq.n	800bcdc <find_volume+0xcc>
 800bccc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800bcd0:	f003 0304 	and.w	r3, r3, #4
 800bcd4:	2b00      	cmp	r3, #0
 800bcd6:	d001      	beq.n	800bcdc <find_volume+0xcc>
		return FR_WRITE_PROTECTED;
 800bcd8:	230a      	movs	r3, #10
 800bcda:	e257      	b.n	800c18c <find_volume+0x57c>
#if _MAX_SS != _MIN_SS						/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK
		|| SS(fs) < _MIN_SS || SS(fs) > _MAX_SS) return FR_DISK_ERR;
#endif
	/* Find an FAT partition on the drive. Supports only generic partitioning, FDISK and SFD. */
	bsect = 0;
 800bcdc:	2300      	movs	r3, #0
 800bcde:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);					/* Load sector 0 and check if it is an FAT boot sector as SFD */
 800bce0:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800bce2:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800bce4:	f7ff ff2a 	bl	800bb3c <check_fs>
 800bce8:	4603      	mov	r3, r0
 800bcea:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 1 || (!fmt && (LD2PT(vol)))) {	/* Not an FAT boot sector or forced partition number */
 800bcee:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800bcf2:	2b01      	cmp	r3, #1
 800bcf4:	d155      	bne.n	800bda2 <find_volume+0x192>
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 800bcf6:	2300      	movs	r3, #0
 800bcf8:	643b      	str	r3, [r7, #64]	; 0x40
 800bcfa:	e029      	b.n	800bd50 <find_volume+0x140>
			pt = fs->win.d8 + MBR_Table + i * SZ_PTE;
 800bcfc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800bcfe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bd00:	011b      	lsls	r3, r3, #4
 800bd02:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800bd06:	4413      	add	r3, r2
 800bd08:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[4] ? LD_DWORD(&pt[8]) : 0;
 800bd0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd0c:	3304      	adds	r3, #4
 800bd0e:	781b      	ldrb	r3, [r3, #0]
 800bd10:	2b00      	cmp	r3, #0
 800bd12:	d012      	beq.n	800bd3a <find_volume+0x12a>
 800bd14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd16:	330b      	adds	r3, #11
 800bd18:	781b      	ldrb	r3, [r3, #0]
 800bd1a:	061a      	lsls	r2, r3, #24
 800bd1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd1e:	330a      	adds	r3, #10
 800bd20:	781b      	ldrb	r3, [r3, #0]
 800bd22:	041b      	lsls	r3, r3, #16
 800bd24:	4313      	orrs	r3, r2
 800bd26:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bd28:	3209      	adds	r2, #9
 800bd2a:	7812      	ldrb	r2, [r2, #0]
 800bd2c:	0212      	lsls	r2, r2, #8
 800bd2e:	4313      	orrs	r3, r2
 800bd30:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bd32:	3208      	adds	r2, #8
 800bd34:	7812      	ldrb	r2, [r2, #0]
 800bd36:	431a      	orrs	r2, r3
 800bd38:	e000      	b.n	800bd3c <find_volume+0x12c>
 800bd3a:	2200      	movs	r2, #0
 800bd3c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bd3e:	009b      	lsls	r3, r3, #2
 800bd40:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800bd44:	440b      	add	r3, r1
 800bd46:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 800bd4a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bd4c:	3301      	adds	r3, #1
 800bd4e:	643b      	str	r3, [r7, #64]	; 0x40
 800bd50:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bd52:	2b03      	cmp	r3, #3
 800bd54:	d9d2      	bls.n	800bcfc <find_volume+0xec>
		}
		i = LD2PT(vol);						/* Partition number: 0:auto, 1-4:forced */
 800bd56:	2300      	movs	r3, #0
 800bd58:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800bd5a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bd5c:	2b00      	cmp	r3, #0
 800bd5e:	d002      	beq.n	800bd66 <find_volume+0x156>
 800bd60:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bd62:	3b01      	subs	r3, #1
 800bd64:	643b      	str	r3, [r7, #64]	; 0x40
		do {								/* Find an FAT volume */
			bsect = br[i];
 800bd66:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bd68:	009b      	lsls	r3, r3, #2
 800bd6a:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800bd6e:	4413      	add	r3, r2
 800bd70:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800bd74:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 800bd76:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bd78:	2b00      	cmp	r3, #0
 800bd7a:	d005      	beq.n	800bd88 <find_volume+0x178>
 800bd7c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800bd7e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800bd80:	f7ff fedc 	bl	800bb3c <check_fs>
 800bd84:	4603      	mov	r3, r0
 800bd86:	e000      	b.n	800bd8a <find_volume+0x17a>
 800bd88:	2302      	movs	r3, #2
 800bd8a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (!LD2PT(vol) && fmt && ++i < 4);
 800bd8e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800bd92:	2b00      	cmp	r3, #0
 800bd94:	d005      	beq.n	800bda2 <find_volume+0x192>
 800bd96:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bd98:	3301      	adds	r3, #1
 800bd9a:	643b      	str	r3, [r7, #64]	; 0x40
 800bd9c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bd9e:	2b03      	cmp	r3, #3
 800bda0:	d9e1      	bls.n	800bd66 <find_volume+0x156>
	}
	if (fmt == 3) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800bda2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800bda6:	2b03      	cmp	r3, #3
 800bda8:	d101      	bne.n	800bdae <find_volume+0x19e>
 800bdaa:	2301      	movs	r3, #1
 800bdac:	e1ee      	b.n	800c18c <find_volume+0x57c>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
 800bdae:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800bdb2:	2b00      	cmp	r3, #0
 800bdb4:	d001      	beq.n	800bdba <find_volume+0x1aa>
 800bdb6:	230d      	movs	r3, #13
 800bdb8:	e1e8      	b.n	800c18c <find_volume+0x57c>

	/* An FAT volume is found. Following code initializes the file system object */

	if (LD_WORD(fs->win.d8 + BPB_BytsPerSec) != SS(fs))	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800bdba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bdbc:	7b1b      	ldrb	r3, [r3, #12]
 800bdbe:	021b      	lsls	r3, r3, #8
 800bdc0:	b21a      	sxth	r2, r3
 800bdc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bdc4:	7adb      	ldrb	r3, [r3, #11]
 800bdc6:	b21b      	sxth	r3, r3
 800bdc8:	4313      	orrs	r3, r2
 800bdca:	b21b      	sxth	r3, r3
 800bdcc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bdd0:	d001      	beq.n	800bdd6 <find_volume+0x1c6>
		return FR_NO_FILESYSTEM;
 800bdd2:	230d      	movs	r3, #13
 800bdd4:	e1da      	b.n	800c18c <find_volume+0x57c>

	fasize = LD_WORD(fs->win.d8 + BPB_FATSz16);			/* Number of sectors per FAT */
 800bdd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bdd8:	7ddb      	ldrb	r3, [r3, #23]
 800bdda:	021b      	lsls	r3, r3, #8
 800bddc:	b21a      	sxth	r2, r3
 800bdde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bde0:	7d9b      	ldrb	r3, [r3, #22]
 800bde2:	b21b      	sxth	r3, r3
 800bde4:	4313      	orrs	r3, r2
 800bde6:	b21b      	sxth	r3, r3
 800bde8:	b29b      	uxth	r3, r3
 800bdea:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (!fasize) fasize = LD_DWORD(fs->win.d8 + BPB_FATSz32);
 800bdec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bdee:	2b00      	cmp	r3, #0
 800bdf0:	d112      	bne.n	800be18 <find_volume+0x208>
 800bdf2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bdf4:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800bdf8:	061a      	lsls	r2, r3, #24
 800bdfa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bdfc:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800be00:	041b      	lsls	r3, r3, #16
 800be02:	4313      	orrs	r3, r2
 800be04:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800be06:	f892 2025 	ldrb.w	r2, [r2, #37]	; 0x25
 800be0a:	0212      	lsls	r2, r2, #8
 800be0c:	4313      	orrs	r3, r2
 800be0e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800be10:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 800be14:	4313      	orrs	r3, r2
 800be16:	64fb      	str	r3, [r7, #76]	; 0x4c
	fs->fsize = fasize;
 800be18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be1a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800be1c:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

	fs->n_fats = fs->win.d8[BPB_NumFATs];					/* Number of FAT copies */
 800be20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be22:	7c1a      	ldrb	r2, [r3, #16]
 800be24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be26:	f883 2203 	strb.w	r2, [r3, #515]	; 0x203
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 800be2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be2c:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 800be30:	2b01      	cmp	r3, #1
 800be32:	d006      	beq.n	800be42 <find_volume+0x232>
 800be34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be36:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 800be3a:	2b02      	cmp	r3, #2
 800be3c:	d001      	beq.n	800be42 <find_volume+0x232>
		return FR_NO_FILESYSTEM;
 800be3e:	230d      	movs	r3, #13
 800be40:	e1a4      	b.n	800c18c <find_volume+0x57c>
	fasize *= fs->n_fats;								/* Number of sectors for FAT area */
 800be42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be44:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 800be48:	461a      	mov	r2, r3
 800be4a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800be4c:	fb02 f303 	mul.w	r3, r2, r3
 800be50:	64fb      	str	r3, [r7, #76]	; 0x4c

	fs->csize = fs->win.d8[BPB_SecPerClus];				/* Number of sectors per cluster */
 800be52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be54:	7b5a      	ldrb	r2, [r3, #13]
 800be56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be58:	f883 2202 	strb.w	r2, [r3, #514]	; 0x202
	if (!fs->csize || (fs->csize & (fs->csize - 1)))	/* (Must be power of 2) */
 800be5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be5e:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 800be62:	2b00      	cmp	r3, #0
 800be64:	d00a      	beq.n	800be7c <find_volume+0x26c>
 800be66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be68:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 800be6c:	461a      	mov	r2, r3
 800be6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be70:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 800be74:	3b01      	subs	r3, #1
 800be76:	4013      	ands	r3, r2
 800be78:	2b00      	cmp	r3, #0
 800be7a:	d001      	beq.n	800be80 <find_volume+0x270>
		return FR_NO_FILESYSTEM;
 800be7c:	230d      	movs	r3, #13
 800be7e:	e185      	b.n	800c18c <find_volume+0x57c>

	fs->n_rootdir = LD_WORD(fs->win.d8 + BPB_RootEntCnt);	/* Number of root directory entries */
 800be80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be82:	7c9b      	ldrb	r3, [r3, #18]
 800be84:	021b      	lsls	r3, r3, #8
 800be86:	b21a      	sxth	r2, r3
 800be88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be8a:	7c5b      	ldrb	r3, [r3, #17]
 800be8c:	b21b      	sxth	r3, r3
 800be8e:	4313      	orrs	r3, r2
 800be90:	b21b      	sxth	r3, r3
 800be92:	b29a      	uxth	r2, r3
 800be94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be96:	f8a3 2208 	strh.w	r2, [r3, #520]	; 0x208
	if (fs->n_rootdir % (SS(fs) / SZ_DIRE))				/* (Must be sector aligned) */
 800be9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be9c:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 800bea0:	f003 030f 	and.w	r3, r3, #15
 800bea4:	b29b      	uxth	r3, r3
 800bea6:	2b00      	cmp	r3, #0
 800bea8:	d004      	beq.n	800beb4 <find_volume+0x2a4>
		return FR_NO_FILESYSTEM;
 800beaa:	230d      	movs	r3, #13
 800beac:	e16e      	b.n	800c18c <find_volume+0x57c>
 800beae:	bf00      	nop
 800beb0:	200003b0 	.word	0x200003b0

	tsect = LD_WORD(fs->win.d8 + BPB_TotSec16);			/* Number of sectors on the volume */
 800beb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800beb6:	7d1b      	ldrb	r3, [r3, #20]
 800beb8:	021b      	lsls	r3, r3, #8
 800beba:	b21a      	sxth	r2, r3
 800bebc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bebe:	7cdb      	ldrb	r3, [r3, #19]
 800bec0:	b21b      	sxth	r3, r3
 800bec2:	4313      	orrs	r3, r2
 800bec4:	b21b      	sxth	r3, r3
 800bec6:	b29b      	uxth	r3, r3
 800bec8:	64bb      	str	r3, [r7, #72]	; 0x48
	if (!tsect) tsect = LD_DWORD(fs->win.d8 + BPB_TotSec32);
 800beca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800becc:	2b00      	cmp	r3, #0
 800bece:	d112      	bne.n	800bef6 <find_volume+0x2e6>
 800bed0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bed2:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 800bed6:	061a      	lsls	r2, r3, #24
 800bed8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800beda:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 800bede:	041b      	lsls	r3, r3, #16
 800bee0:	4313      	orrs	r3, r2
 800bee2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800bee4:	f892 2021 	ldrb.w	r2, [r2, #33]	; 0x21
 800bee8:	0212      	lsls	r2, r2, #8
 800beea:	4313      	orrs	r3, r2
 800beec:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800beee:	f892 2020 	ldrb.w	r2, [r2, #32]
 800bef2:	4313      	orrs	r3, r2
 800bef4:	64bb      	str	r3, [r7, #72]	; 0x48

	nrsv = LD_WORD(fs->win.d8 + BPB_RsvdSecCnt);			/* Number of reserved sectors */
 800bef6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bef8:	7bdb      	ldrb	r3, [r3, #15]
 800befa:	021b      	lsls	r3, r3, #8
 800befc:	b21a      	sxth	r2, r3
 800befe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf00:	7b9b      	ldrb	r3, [r3, #14]
 800bf02:	b21b      	sxth	r3, r3
 800bf04:	4313      	orrs	r3, r2
 800bf06:	b21b      	sxth	r3, r3
 800bf08:	85fb      	strh	r3, [r7, #46]	; 0x2e
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (Must not be 0) */
 800bf0a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800bf0c:	2b00      	cmp	r3, #0
 800bf0e:	d101      	bne.n	800bf14 <find_volume+0x304>
 800bf10:	230d      	movs	r3, #13
 800bf12:	e13b      	b.n	800c18c <find_volume+0x57c>

	/* Determine the FAT sub type */
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIRE);	/* RSV + FAT + DIR */
 800bf14:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800bf16:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bf18:	4413      	add	r3, r2
 800bf1a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800bf1c:	f8b2 2208 	ldrh.w	r2, [r2, #520]	; 0x208
 800bf20:	0912      	lsrs	r2, r2, #4
 800bf22:	b292      	uxth	r2, r2
 800bf24:	4413      	add	r3, r2
 800bf26:	62bb      	str	r3, [r7, #40]	; 0x28
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800bf28:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800bf2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf2c:	429a      	cmp	r2, r3
 800bf2e:	d201      	bcs.n	800bf34 <find_volume+0x324>
 800bf30:	230d      	movs	r3, #13
 800bf32:	e12b      	b.n	800c18c <find_volume+0x57c>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
 800bf34:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800bf36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf38:	1ad3      	subs	r3, r2, r3
 800bf3a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800bf3c:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 800bf40:	fbb3 f3f2 	udiv	r3, r3, r2
 800bf44:	627b      	str	r3, [r7, #36]	; 0x24
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
 800bf46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf48:	2b00      	cmp	r3, #0
 800bf4a:	d101      	bne.n	800bf50 <find_volume+0x340>
 800bf4c:	230d      	movs	r3, #13
 800bf4e:	e11d      	b.n	800c18c <find_volume+0x57c>
	fmt = FS_FAT12;
 800bf50:	2301      	movs	r3, #1
 800bf52:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 800bf56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf58:	f640 72f5 	movw	r2, #4085	; 0xff5
 800bf5c:	4293      	cmp	r3, r2
 800bf5e:	d902      	bls.n	800bf66 <find_volume+0x356>
 800bf60:	2302      	movs	r3, #2
 800bf62:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
 800bf66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf68:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800bf6c:	4293      	cmp	r3, r2
 800bf6e:	d902      	bls.n	800bf76 <find_volume+0x366>
 800bf70:	2303      	movs	r3, #3
 800bf72:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	/* Boundaries and Limits */
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 800bf76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf78:	1c9a      	adds	r2, r3, #2
 800bf7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf7c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
	fs->volbase = bsect;								/* Volume start sector */
 800bf80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf82:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800bf84:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 800bf88:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800bf8a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bf8c:	441a      	add	r2, r3
 800bf8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf90:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
	fs->database = bsect + sysect;						/* Data start sector */
 800bf94:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800bf96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf98:	441a      	add	r2, r3
 800bf9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf9c:	f8c3 2228 	str.w	r2, [r3, #552]	; 0x228
	if (fmt == FS_FAT32) {
 800bfa0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800bfa4:	2b03      	cmp	r3, #3
 800bfa6:	d121      	bne.n	800bfec <find_volume+0x3dc>
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
 800bfa8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bfaa:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 800bfae:	2b00      	cmp	r3, #0
 800bfb0:	d001      	beq.n	800bfb6 <find_volume+0x3a6>
 800bfb2:	230d      	movs	r3, #13
 800bfb4:	e0ea      	b.n	800c18c <find_volume+0x57c>
		fs->dirbase = LD_DWORD(fs->win.d8 + BPB_RootClus);	/* Root directory start cluster */
 800bfb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bfb8:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800bfbc:	061a      	lsls	r2, r3, #24
 800bfbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bfc0:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 800bfc4:	041b      	lsls	r3, r3, #16
 800bfc6:	4313      	orrs	r3, r2
 800bfc8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800bfca:	f892 202d 	ldrb.w	r2, [r2, #45]	; 0x2d
 800bfce:	0212      	lsls	r2, r2, #8
 800bfd0:	4313      	orrs	r3, r2
 800bfd2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800bfd4:	f892 202c 	ldrb.w	r2, [r2, #44]	; 0x2c
 800bfd8:	431a      	orrs	r2, r3
 800bfda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bfdc:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
		szbfat = fs->n_fatent * 4;						/* (Needed FAT size) */
 800bfe0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bfe2:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800bfe6:	009b      	lsls	r3, r3, #2
 800bfe8:	647b      	str	r3, [r7, #68]	; 0x44
 800bfea:	e025      	b.n	800c038 <find_volume+0x428>
	} else {
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 800bfec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bfee:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 800bff2:	2b00      	cmp	r3, #0
 800bff4:	d101      	bne.n	800bffa <find_volume+0x3ea>
 800bff6:	230d      	movs	r3, #13
 800bff8:	e0c8      	b.n	800c18c <find_volume+0x57c>
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 800bffa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bffc:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 800c000:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c002:	441a      	add	r2, r3
 800c004:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c006:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800c00a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800c00e:	2b02      	cmp	r3, #2
 800c010:	d104      	bne.n	800c01c <find_volume+0x40c>
 800c012:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c014:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800c018:	005b      	lsls	r3, r3, #1
 800c01a:	e00c      	b.n	800c036 <find_volume+0x426>
 800c01c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c01e:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800c022:	4613      	mov	r3, r2
 800c024:	005b      	lsls	r3, r3, #1
 800c026:	4413      	add	r3, r2
 800c028:	085a      	lsrs	r2, r3, #1
 800c02a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c02c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800c030:	f003 0301 	and.w	r3, r3, #1
 800c034:	4413      	add	r3, r2
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
 800c036:	647b      	str	r3, [r7, #68]	; 0x44
	}
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than the size needed) */
 800c038:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c03a:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 800c03e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c040:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800c044:	0a5b      	lsrs	r3, r3, #9
 800c046:	429a      	cmp	r2, r3
 800c048:	d201      	bcs.n	800c04e <find_volume+0x43e>
		return FR_NO_FILESYSTEM;
 800c04a:	230d      	movs	r3, #13
 800c04c:	e09e      	b.n	800c18c <find_volume+0x57c>

#if !_FS_READONLY
	/* Initialize cluster allocation information */
	fs->last_clust = fs->free_clust = 0xFFFFFFFF;
 800c04e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c050:	f04f 32ff 	mov.w	r2, #4294967295
 800c054:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
 800c058:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c05a:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800c05e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c060:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

	/* Get fsinfo if available */
	fs->fsi_flag = 0x80;
 800c064:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c066:	2280      	movs	r2, #128	; 0x80
 800c068:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
#if (_FS_NOFSINFO & 3) != 3
	if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo is 1 */
 800c06c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800c070:	2b03      	cmp	r3, #3
 800c072:	d177      	bne.n	800c164 <find_volume+0x554>
		&& LD_WORD(fs->win.d8 + BPB_FSInfo) == 1
 800c074:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c076:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800c07a:	021b      	lsls	r3, r3, #8
 800c07c:	b21a      	sxth	r2, r3
 800c07e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c080:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800c084:	b21b      	sxth	r3, r3
 800c086:	4313      	orrs	r3, r2
 800c088:	b21b      	sxth	r3, r3
 800c08a:	2b01      	cmp	r3, #1
 800c08c:	d16a      	bne.n	800c164 <find_volume+0x554>
		&& move_window(fs, bsect + 1) == FR_OK)
 800c08e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c090:	3301      	adds	r3, #1
 800c092:	4619      	mov	r1, r3
 800c094:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800c096:	f7fe fd46 	bl	800ab26 <move_window>
 800c09a:	4603      	mov	r3, r0
 800c09c:	2b00      	cmp	r3, #0
 800c09e:	d161      	bne.n	800c164 <find_volume+0x554>
	{
		fs->fsi_flag = 0;
 800c0a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c0a2:	2200      	movs	r2, #0
 800c0a4:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
		if (LD_WORD(fs->win.d8 + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800c0a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c0aa:	f893 31ff 	ldrb.w	r3, [r3, #511]	; 0x1ff
 800c0ae:	021b      	lsls	r3, r3, #8
 800c0b0:	b21a      	sxth	r2, r3
 800c0b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c0b4:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 800c0b8:	b21b      	sxth	r3, r3
 800c0ba:	4313      	orrs	r3, r2
 800c0bc:	b21b      	sxth	r3, r3
 800c0be:	4a35      	ldr	r2, [pc, #212]	; (800c194 <find_volume+0x584>)
 800c0c0:	4293      	cmp	r3, r2
 800c0c2:	d14f      	bne.n	800c164 <find_volume+0x554>
			&& LD_DWORD(fs->win.d8 + FSI_LeadSig) == 0x41615252
 800c0c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c0c6:	78db      	ldrb	r3, [r3, #3]
 800c0c8:	061a      	lsls	r2, r3, #24
 800c0ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c0cc:	789b      	ldrb	r3, [r3, #2]
 800c0ce:	041b      	lsls	r3, r3, #16
 800c0d0:	4313      	orrs	r3, r2
 800c0d2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c0d4:	7852      	ldrb	r2, [r2, #1]
 800c0d6:	0212      	lsls	r2, r2, #8
 800c0d8:	4313      	orrs	r3, r2
 800c0da:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c0dc:	7812      	ldrb	r2, [r2, #0]
 800c0de:	4313      	orrs	r3, r2
 800c0e0:	4a2d      	ldr	r2, [pc, #180]	; (800c198 <find_volume+0x588>)
 800c0e2:	4293      	cmp	r3, r2
 800c0e4:	d13e      	bne.n	800c164 <find_volume+0x554>
			&& LD_DWORD(fs->win.d8 + FSI_StrucSig) == 0x61417272)
 800c0e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c0e8:	f893 31e7 	ldrb.w	r3, [r3, #487]	; 0x1e7
 800c0ec:	061a      	lsls	r2, r3, #24
 800c0ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c0f0:	f893 31e6 	ldrb.w	r3, [r3, #486]	; 0x1e6
 800c0f4:	041b      	lsls	r3, r3, #16
 800c0f6:	4313      	orrs	r3, r2
 800c0f8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c0fa:	f892 21e5 	ldrb.w	r2, [r2, #485]	; 0x1e5
 800c0fe:	0212      	lsls	r2, r2, #8
 800c100:	4313      	orrs	r3, r2
 800c102:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c104:	f892 21e4 	ldrb.w	r2, [r2, #484]	; 0x1e4
 800c108:	4313      	orrs	r3, r2
 800c10a:	4a24      	ldr	r2, [pc, #144]	; (800c19c <find_volume+0x58c>)
 800c10c:	4293      	cmp	r3, r2
 800c10e:	d129      	bne.n	800c164 <find_volume+0x554>
		{
#if (_FS_NOFSINFO & 1) == 0
			fs->free_clust = LD_DWORD(fs->win.d8 + FSI_Free_Count);
 800c110:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c112:	f893 31eb 	ldrb.w	r3, [r3, #491]	; 0x1eb
 800c116:	061a      	lsls	r2, r3, #24
 800c118:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c11a:	f893 31ea 	ldrb.w	r3, [r3, #490]	; 0x1ea
 800c11e:	041b      	lsls	r3, r3, #16
 800c120:	4313      	orrs	r3, r2
 800c122:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c124:	f892 21e9 	ldrb.w	r2, [r2, #489]	; 0x1e9
 800c128:	0212      	lsls	r2, r2, #8
 800c12a:	4313      	orrs	r3, r2
 800c12c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c12e:	f892 21e8 	ldrb.w	r2, [r2, #488]	; 0x1e8
 800c132:	431a      	orrs	r2, r3
 800c134:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c136:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
#endif
#if (_FS_NOFSINFO & 2) == 0
			fs->last_clust = LD_DWORD(fs->win.d8 + FSI_Nxt_Free);
 800c13a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c13c:	f893 31ef 	ldrb.w	r3, [r3, #495]	; 0x1ef
 800c140:	061a      	lsls	r2, r3, #24
 800c142:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c144:	f893 31ee 	ldrb.w	r3, [r3, #494]	; 0x1ee
 800c148:	041b      	lsls	r3, r3, #16
 800c14a:	4313      	orrs	r3, r2
 800c14c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c14e:	f892 21ed 	ldrb.w	r2, [r2, #493]	; 0x1ed
 800c152:	0212      	lsls	r2, r2, #8
 800c154:	4313      	orrs	r3, r2
 800c156:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c158:	f892 21ec 	ldrb.w	r2, [r2, #492]	; 0x1ec
 800c15c:	431a      	orrs	r2, r3
 800c15e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c160:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
#endif
		}
	}
#endif
#endif
	fs->fs_type = fmt;	/* FAT sub-type */
 800c164:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c166:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800c16a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
	fs->id = ++Fsid;	/* File system mount ID */
 800c16e:	4b0c      	ldr	r3, [pc, #48]	; (800c1a0 <find_volume+0x590>)
 800c170:	881b      	ldrh	r3, [r3, #0]
 800c172:	3301      	adds	r3, #1
 800c174:	b29a      	uxth	r2, r3
 800c176:	4b0a      	ldr	r3, [pc, #40]	; (800c1a0 <find_volume+0x590>)
 800c178:	801a      	strh	r2, [r3, #0]
 800c17a:	4b09      	ldr	r3, [pc, #36]	; (800c1a0 <find_volume+0x590>)
 800c17c:	881a      	ldrh	r2, [r3, #0]
 800c17e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c180:	f8a3 2206 	strh.w	r2, [r3, #518]	; 0x206
#if _FS_RPATH
	fs->cdir = 0;		/* Set current directory to root */
#endif
#if _FS_LOCK			/* Clear file lock semaphores */
	clear_lock(fs);
 800c184:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800c186:	f7fe fc5d 	bl	800aa44 <clear_lock>
#endif

	return FR_OK;
 800c18a:	2300      	movs	r3, #0
}
 800c18c:	4618      	mov	r0, r3
 800c18e:	3758      	adds	r7, #88	; 0x58
 800c190:	46bd      	mov	sp, r7
 800c192:	bd80      	pop	{r7, pc}
 800c194:	ffffaa55 	.word	0xffffaa55
 800c198:	41615252 	.word	0x41615252
 800c19c:	61417272 	.word	0x61417272
 800c1a0:	200003b4 	.word	0x200003b4

0800c1a4 <validate>:

static
FRESULT validate (	/* FR_OK(0): The object is valid, !=0: Invalid */
	void* obj		/* Pointer to the object FIL/DIR to check validity */
)
{
 800c1a4:	b580      	push	{r7, lr}
 800c1a6:	b084      	sub	sp, #16
 800c1a8:	af00      	add	r7, sp, #0
 800c1aa:	6078      	str	r0, [r7, #4]
	FIL *fil = (FIL*)obj;	/* Assuming offset of .fs and .id in the FIL/DIR structure is identical */
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	60fb      	str	r3, [r7, #12]


	if (!fil || !fil->fs || !fil->fs->fs_type || fil->fs->id != fil->id || (disk_status(fil->fs->drv) & STA_NOINIT))
 800c1b0:	68fb      	ldr	r3, [r7, #12]
 800c1b2:	2b00      	cmp	r3, #0
 800c1b4:	d022      	beq.n	800c1fc <validate+0x58>
 800c1b6:	68fb      	ldr	r3, [r7, #12]
 800c1b8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800c1bc:	2b00      	cmp	r3, #0
 800c1be:	d01d      	beq.n	800c1fc <validate+0x58>
 800c1c0:	68fb      	ldr	r3, [r7, #12]
 800c1c2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800c1c6:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800c1ca:	2b00      	cmp	r3, #0
 800c1cc:	d016      	beq.n	800c1fc <validate+0x58>
 800c1ce:	68fb      	ldr	r3, [r7, #12]
 800c1d0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800c1d4:	f8b3 2206 	ldrh.w	r2, [r3, #518]	; 0x206
 800c1d8:	68fb      	ldr	r3, [r7, #12]
 800c1da:	f8b3 3204 	ldrh.w	r3, [r3, #516]	; 0x204
 800c1de:	429a      	cmp	r2, r3
 800c1e0:	d10c      	bne.n	800c1fc <validate+0x58>
 800c1e2:	68fb      	ldr	r3, [r7, #12]
 800c1e4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800c1e8:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 800c1ec:	4618      	mov	r0, r3
 800c1ee:	f007 fe0f 	bl	8013e10 <disk_status>
 800c1f2:	4603      	mov	r3, r0
 800c1f4:	f003 0301 	and.w	r3, r3, #1
 800c1f8:	2b00      	cmp	r3, #0
 800c1fa:	d001      	beq.n	800c200 <validate+0x5c>
		return FR_INVALID_OBJECT;
 800c1fc:	2309      	movs	r3, #9
 800c1fe:	e000      	b.n	800c202 <validate+0x5e>

	ENTER_FF(fil->fs);		/* Lock file system */

	return FR_OK;
 800c200:	2300      	movs	r3, #0
}
 800c202:	4618      	mov	r0, r3
 800c204:	3710      	adds	r7, #16
 800c206:	46bd      	mov	sp, r7
 800c208:	bd80      	pop	{r7, pc}
	...

0800c20c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800c20c:	b580      	push	{r7, lr}
 800c20e:	b088      	sub	sp, #32
 800c210:	af00      	add	r7, sp, #0
 800c212:	60f8      	str	r0, [r7, #12]
 800c214:	60b9      	str	r1, [r7, #8]
 800c216:	4613      	mov	r3, r2
 800c218:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800c21a:	68bb      	ldr	r3, [r7, #8]
 800c21c:	613b      	str	r3, [r7, #16]


	vol = get_ldnumber(&rp);
 800c21e:	f107 0310 	add.w	r3, r7, #16
 800c222:	4618      	mov	r0, r3
 800c224:	f7ff fc46 	bl	800bab4 <get_ldnumber>
 800c228:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800c22a:	69fb      	ldr	r3, [r7, #28]
 800c22c:	2b00      	cmp	r3, #0
 800c22e:	da01      	bge.n	800c234 <f_mount+0x28>
 800c230:	230b      	movs	r3, #11
 800c232:	e02d      	b.n	800c290 <f_mount+0x84>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800c234:	4a18      	ldr	r2, [pc, #96]	; (800c298 <f_mount+0x8c>)
 800c236:	69fb      	ldr	r3, [r7, #28]
 800c238:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c23c:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800c23e:	69bb      	ldr	r3, [r7, #24]
 800c240:	2b00      	cmp	r3, #0
 800c242:	d006      	beq.n	800c252 <f_mount+0x46>
#if _FS_LOCK
		clear_lock(cfs);
 800c244:	69b8      	ldr	r0, [r7, #24]
 800c246:	f7fe fbfd 	bl	800aa44 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800c24a:	69bb      	ldr	r3, [r7, #24]
 800c24c:	2200      	movs	r2, #0
 800c24e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
	}

	if (fs) {
 800c252:	68fb      	ldr	r3, [r7, #12]
 800c254:	2b00      	cmp	r3, #0
 800c256:	d003      	beq.n	800c260 <f_mount+0x54>
		fs->fs_type = 0;				/* Clear new fs object */
 800c258:	68fb      	ldr	r3, [r7, #12]
 800c25a:	2200      	movs	r2, #0
 800c25c:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800c260:	68fa      	ldr	r2, [r7, #12]
 800c262:	490d      	ldr	r1, [pc, #52]	; (800c298 <f_mount+0x8c>)
 800c264:	69fb      	ldr	r3, [r7, #28]
 800c266:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800c26a:	68fb      	ldr	r3, [r7, #12]
 800c26c:	2b00      	cmp	r3, #0
 800c26e:	d002      	beq.n	800c276 <f_mount+0x6a>
 800c270:	79fb      	ldrb	r3, [r7, #7]
 800c272:	2b01      	cmp	r3, #1
 800c274:	d001      	beq.n	800c27a <f_mount+0x6e>
 800c276:	2300      	movs	r3, #0
 800c278:	e00a      	b.n	800c290 <f_mount+0x84>

	res = find_volume(&fs, &path, 0);	/* Force mounted the volume */
 800c27a:	f107 0108 	add.w	r1, r7, #8
 800c27e:	f107 030c 	add.w	r3, r7, #12
 800c282:	2200      	movs	r2, #0
 800c284:	4618      	mov	r0, r3
 800c286:	f7ff fcc3 	bl	800bc10 <find_volume>
 800c28a:	4603      	mov	r3, r0
 800c28c:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800c28e:	7dfb      	ldrb	r3, [r7, #23]
}
 800c290:	4618      	mov	r0, r3
 800c292:	3720      	adds	r7, #32
 800c294:	46bd      	mov	sp, r7
 800c296:	bd80      	pop	{r7, pc}
 800c298:	200003b0 	.word	0x200003b0

0800c29c <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800c29c:	b580      	push	{r7, lr}
 800c29e:	f5ad 7d14 	sub.w	sp, sp, #592	; 0x250
 800c2a2:	af00      	add	r7, sp, #0
 800c2a4:	f107 030c 	add.w	r3, r7, #12
 800c2a8:	6018      	str	r0, [r3, #0]
 800c2aa:	f107 0308 	add.w	r3, r7, #8
 800c2ae:	6019      	str	r1, [r3, #0]
 800c2b0:	1dfb      	adds	r3, r7, #7
 800c2b2:	701a      	strb	r2, [r3, #0]
#if !_FS_READONLY
	DWORD dw, cl;
#endif


	if (!fp) return FR_INVALID_OBJECT;
 800c2b4:	f107 030c 	add.w	r3, r7, #12
 800c2b8:	681b      	ldr	r3, [r3, #0]
 800c2ba:	2b00      	cmp	r3, #0
 800c2bc:	d101      	bne.n	800c2c2 <f_open+0x26>
 800c2be:	2309      	movs	r3, #9
 800c2c0:	e1f2      	b.n	800c6a8 <f_open+0x40c>
	fp->fs = 0;			/* Clear file object */
 800c2c2:	f107 030c 	add.w	r3, r7, #12
 800c2c6:	681b      	ldr	r3, [r3, #0]
 800c2c8:	2200      	movs	r2, #0
 800c2ca:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

	/* Get logical drive number */
#if !_FS_READONLY
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
 800c2ce:	1dfb      	adds	r3, r7, #7
 800c2d0:	1dfa      	adds	r2, r7, #7
 800c2d2:	7812      	ldrb	r2, [r2, #0]
 800c2d4:	f002 021f 	and.w	r2, r2, #31
 800c2d8:	701a      	strb	r2, [r3, #0]
	res = find_volume(&dj.fs, &path, (BYTE)(mode & ~FA_READ));
 800c2da:	1dfb      	adds	r3, r7, #7
 800c2dc:	781b      	ldrb	r3, [r3, #0]
 800c2de:	f023 0301 	bic.w	r3, r3, #1
 800c2e2:	b2da      	uxtb	r2, r3
 800c2e4:	f107 0108 	add.w	r1, r7, #8
 800c2e8:	f107 0320 	add.w	r3, r7, #32
 800c2ec:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800c2f0:	4618      	mov	r0, r3
 800c2f2:	f7ff fc8d 	bl	800bc10 <find_volume>
 800c2f6:	4603      	mov	r3, r0
 800c2f8:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
#else
	mode &= FA_READ;
	res = find_volume(&dj.fs, &path, 0);
#endif
	if (res == FR_OK) {
 800c2fc:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 800c300:	2b00      	cmp	r3, #0
 800c302:	f040 81cf 	bne.w	800c6a4 <f_open+0x408>
		INIT_BUF(dj);
 800c306:	f107 0320 	add.w	r3, r7, #32
 800c30a:	f107 0214 	add.w	r2, r7, #20
 800c30e:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
		res = follow_path(&dj, path);	/* Follow the file path */
 800c312:	f107 0308 	add.w	r3, r7, #8
 800c316:	681a      	ldr	r2, [r3, #0]
 800c318:	f107 0320 	add.w	r3, r7, #32
 800c31c:	4611      	mov	r1, r2
 800c31e:	4618      	mov	r0, r3
 800c320:	f7ff fb5a 	bl	800b9d8 <follow_path>
 800c324:	4603      	mov	r3, r0
 800c326:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
		dir = dj.dir;
 800c32a:	f107 0320 	add.w	r3, r7, #32
 800c32e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800c332:	f8c7 3248 	str.w	r3, [r7, #584]	; 0x248
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800c336:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 800c33a:	2b00      	cmp	r3, #0
 800c33c:	d11a      	bne.n	800c374 <f_open+0xd8>
			if (!dir)	/* Default directory itself */
 800c33e:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800c342:	2b00      	cmp	r3, #0
 800c344:	d103      	bne.n	800c34e <f_open+0xb2>
				res = FR_INVALID_NAME;
 800c346:	2306      	movs	r3, #6
 800c348:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 800c34c:	e012      	b.n	800c374 <f_open+0xd8>
#if _FS_LOCK
			else
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800c34e:	1dfb      	adds	r3, r7, #7
 800c350:	781b      	ldrb	r3, [r3, #0]
 800c352:	f023 0301 	bic.w	r3, r3, #1
 800c356:	2b00      	cmp	r3, #0
 800c358:	bf14      	ite	ne
 800c35a:	2301      	movne	r3, #1
 800c35c:	2300      	moveq	r3, #0
 800c35e:	b2db      	uxtb	r3, r3
 800c360:	461a      	mov	r2, r3
 800c362:	f107 0320 	add.w	r3, r7, #32
 800c366:	4611      	mov	r1, r2
 800c368:	4618      	mov	r0, r3
 800c36a:	f7fe f9e1 	bl	800a730 <chk_lock>
 800c36e:	4603      	mov	r3, r0
 800c370:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800c374:	1dfb      	adds	r3, r7, #7
 800c376:	781b      	ldrb	r3, [r3, #0]
 800c378:	f003 031c 	and.w	r3, r3, #28
 800c37c:	2b00      	cmp	r3, #0
 800c37e:	f000 80cc 	beq.w	800c51a <f_open+0x27e>
			if (res != FR_OK) {					/* No file, create new */
 800c382:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 800c386:	2b00      	cmp	r3, #0
 800c388:	d01f      	beq.n	800c3ca <f_open+0x12e>
				if (res == FR_NO_FILE)			/* There is no file to open, create a new entry */
 800c38a:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 800c38e:	2b04      	cmp	r3, #4
 800c390:	d10e      	bne.n	800c3b0 <f_open+0x114>
#if _FS_LOCK
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800c392:	f7fe fa39 	bl	800a808 <enq_lock>
 800c396:	4603      	mov	r3, r0
 800c398:	2b00      	cmp	r3, #0
 800c39a:	d006      	beq.n	800c3aa <f_open+0x10e>
 800c39c:	f107 0320 	add.w	r3, r7, #32
 800c3a0:	4618      	mov	r0, r3
 800c3a2:	f7ff fa20 	bl	800b7e6 <dir_register>
 800c3a6:	4603      	mov	r3, r0
 800c3a8:	e000      	b.n	800c3ac <f_open+0x110>
 800c3aa:	2312      	movs	r3, #18
 800c3ac:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
#else
					res = dir_register(&dj);
#endif
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800c3b0:	1dfb      	adds	r3, r7, #7
 800c3b2:	1dfa      	adds	r2, r7, #7
 800c3b4:	7812      	ldrb	r2, [r2, #0]
 800c3b6:	f042 0208 	orr.w	r2, r2, #8
 800c3ba:	701a      	strb	r2, [r3, #0]
				dir = dj.dir;					/* New entry */
 800c3bc:	f107 0320 	add.w	r3, r7, #32
 800c3c0:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800c3c4:	f8c7 3248 	str.w	r3, [r7, #584]	; 0x248
 800c3c8:	e014      	b.n	800c3f4 <f_open+0x158>
			}
			else {								/* Any object is already existing */
				if (dir[DIR_Attr] & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800c3ca:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800c3ce:	330b      	adds	r3, #11
 800c3d0:	781b      	ldrb	r3, [r3, #0]
 800c3d2:	f003 0311 	and.w	r3, r3, #17
 800c3d6:	2b00      	cmp	r3, #0
 800c3d8:	d003      	beq.n	800c3e2 <f_open+0x146>
					res = FR_DENIED;
 800c3da:	2307      	movs	r3, #7
 800c3dc:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 800c3e0:	e008      	b.n	800c3f4 <f_open+0x158>
				} else {
					if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
 800c3e2:	1dfb      	adds	r3, r7, #7
 800c3e4:	781b      	ldrb	r3, [r3, #0]
 800c3e6:	f003 0304 	and.w	r3, r3, #4
 800c3ea:	2b00      	cmp	r3, #0
 800c3ec:	d002      	beq.n	800c3f4 <f_open+0x158>
						res = FR_EXIST;
 800c3ee:	2308      	movs	r3, #8
 800c3f0:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800c3f4:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 800c3f8:	2b00      	cmp	r3, #0
 800c3fa:	f040 80af 	bne.w	800c55c <f_open+0x2c0>
 800c3fe:	1dfb      	adds	r3, r7, #7
 800c400:	781b      	ldrb	r3, [r3, #0]
 800c402:	f003 0308 	and.w	r3, r3, #8
 800c406:	2b00      	cmp	r3, #0
 800c408:	f000 80a8 	beq.w	800c55c <f_open+0x2c0>
				dw = GET_FATTIME();				/* Created time */
 800c40c:	f007 fecc 	bl	80141a8 <get_fattime>
 800c410:	f8c7 0244 	str.w	r0, [r7, #580]	; 0x244
				ST_DWORD(dir + DIR_CrtTime, dw);
 800c414:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800c418:	330e      	adds	r3, #14
 800c41a:	f8d7 2244 	ldr.w	r2, [r7, #580]	; 0x244
 800c41e:	b2d2      	uxtb	r2, r2
 800c420:	701a      	strb	r2, [r3, #0]
 800c422:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800c426:	330f      	adds	r3, #15
 800c428:	f8d7 2244 	ldr.w	r2, [r7, #580]	; 0x244
 800c42c:	b292      	uxth	r2, r2
 800c42e:	0a12      	lsrs	r2, r2, #8
 800c430:	b292      	uxth	r2, r2
 800c432:	b2d2      	uxtb	r2, r2
 800c434:	701a      	strb	r2, [r3, #0]
 800c436:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800c43a:	3310      	adds	r3, #16
 800c43c:	f8d7 2244 	ldr.w	r2, [r7, #580]	; 0x244
 800c440:	0c12      	lsrs	r2, r2, #16
 800c442:	b2d2      	uxtb	r2, r2
 800c444:	701a      	strb	r2, [r3, #0]
 800c446:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800c44a:	3311      	adds	r3, #17
 800c44c:	f8d7 2244 	ldr.w	r2, [r7, #580]	; 0x244
 800c450:	0e12      	lsrs	r2, r2, #24
 800c452:	b2d2      	uxtb	r2, r2
 800c454:	701a      	strb	r2, [r3, #0]
				dir[DIR_Attr] = 0;				/* Reset attribute */
 800c456:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800c45a:	330b      	adds	r3, #11
 800c45c:	2200      	movs	r2, #0
 800c45e:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, 0);/* size = 0 */
 800c460:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800c464:	331c      	adds	r3, #28
 800c466:	2200      	movs	r2, #0
 800c468:	701a      	strb	r2, [r3, #0]
 800c46a:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800c46e:	331d      	adds	r3, #29
 800c470:	2200      	movs	r2, #0
 800c472:	701a      	strb	r2, [r3, #0]
 800c474:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800c478:	331e      	adds	r3, #30
 800c47a:	2200      	movs	r2, #0
 800c47c:	701a      	strb	r2, [r3, #0]
 800c47e:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800c482:	331f      	adds	r3, #31
 800c484:	2200      	movs	r2, #0
 800c486:	701a      	strb	r2, [r3, #0]
				cl = ld_clust(dj.fs, dir);		/* Get start cluster */
 800c488:	f107 0320 	add.w	r3, r7, #32
 800c48c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800c490:	f8d7 1248 	ldr.w	r1, [r7, #584]	; 0x248
 800c494:	4618      	mov	r0, r3
 800c496:	f7ff f904 	bl	800b6a2 <ld_clust>
 800c49a:	f8c7 0240 	str.w	r0, [r7, #576]	; 0x240
				st_clust(dir, 0);				/* cluster = 0 */
 800c49e:	2100      	movs	r1, #0
 800c4a0:	f8d7 0248 	ldr.w	r0, [r7, #584]	; 0x248
 800c4a4:	f7ff f92a 	bl	800b6fc <st_clust>
				dj.fs->wflag = 1;
 800c4a8:	f107 0320 	add.w	r3, r7, #32
 800c4ac:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800c4b0:	2201      	movs	r2, #1
 800c4b2:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
				if (cl) {						/* Remove the cluster chain if exist */
 800c4b6:	f8d7 3240 	ldr.w	r3, [r7, #576]	; 0x240
 800c4ba:	2b00      	cmp	r3, #0
 800c4bc:	d04e      	beq.n	800c55c <f_open+0x2c0>
					dw = dj.fs->winsect;
 800c4be:	f107 0320 	add.w	r3, r7, #32
 800c4c2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800c4c6:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 800c4ca:	f8c7 3244 	str.w	r3, [r7, #580]	; 0x244
					res = remove_chain(dj.fs, cl);
 800c4ce:	f107 0320 	add.w	r3, r7, #32
 800c4d2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800c4d6:	f8d7 1240 	ldr.w	r1, [r7, #576]	; 0x240
 800c4da:	4618      	mov	r0, r3
 800c4dc:	f7fe fde1 	bl	800b0a2 <remove_chain>
 800c4e0:	4603      	mov	r3, r0
 800c4e2:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
					if (res == FR_OK) {
 800c4e6:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 800c4ea:	2b00      	cmp	r3, #0
 800c4ec:	d136      	bne.n	800c55c <f_open+0x2c0>
						dj.fs->last_clust = cl - 1;	/* Reuse the cluster hole */
 800c4ee:	f107 0320 	add.w	r3, r7, #32
 800c4f2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800c4f6:	f8d7 2240 	ldr.w	r2, [r7, #576]	; 0x240
 800c4fa:	3a01      	subs	r2, #1
 800c4fc:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
						res = move_window(dj.fs, dw);
 800c500:	f107 0320 	add.w	r3, r7, #32
 800c504:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800c508:	f8d7 1244 	ldr.w	r1, [r7, #580]	; 0x244
 800c50c:	4618      	mov	r0, r3
 800c50e:	f7fe fb0a 	bl	800ab26 <move_window>
 800c512:	4603      	mov	r3, r0
 800c514:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 800c518:	e020      	b.n	800c55c <f_open+0x2c0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Follow succeeded */
 800c51a:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 800c51e:	2b00      	cmp	r3, #0
 800c520:	d11c      	bne.n	800c55c <f_open+0x2c0>
				if (dir[DIR_Attr] & AM_DIR) {	/* It is a directory */
 800c522:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800c526:	330b      	adds	r3, #11
 800c528:	781b      	ldrb	r3, [r3, #0]
 800c52a:	f003 0310 	and.w	r3, r3, #16
 800c52e:	2b00      	cmp	r3, #0
 800c530:	d003      	beq.n	800c53a <f_open+0x29e>
					res = FR_NO_FILE;
 800c532:	2304      	movs	r3, #4
 800c534:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 800c538:	e010      	b.n	800c55c <f_open+0x2c0>
				} else {
					if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
 800c53a:	1dfb      	adds	r3, r7, #7
 800c53c:	781b      	ldrb	r3, [r3, #0]
 800c53e:	f003 0302 	and.w	r3, r3, #2
 800c542:	2b00      	cmp	r3, #0
 800c544:	d00a      	beq.n	800c55c <f_open+0x2c0>
 800c546:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800c54a:	330b      	adds	r3, #11
 800c54c:	781b      	ldrb	r3, [r3, #0]
 800c54e:	f003 0301 	and.w	r3, r3, #1
 800c552:	2b00      	cmp	r3, #0
 800c554:	d002      	beq.n	800c55c <f_open+0x2c0>
						res = FR_DENIED;
 800c556:	2307      	movs	r3, #7
 800c558:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
				}
			}
		}
		if (res == FR_OK) {
 800c55c:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 800c560:	2b00      	cmp	r3, #0
 800c562:	d13d      	bne.n	800c5e0 <f_open+0x344>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800c564:	1dfb      	adds	r3, r7, #7
 800c566:	781b      	ldrb	r3, [r3, #0]
 800c568:	f003 0308 	and.w	r3, r3, #8
 800c56c:	2b00      	cmp	r3, #0
 800c56e:	d005      	beq.n	800c57c <f_open+0x2e0>
				mode |= FA__WRITTEN;
 800c570:	1dfb      	adds	r3, r7, #7
 800c572:	1dfa      	adds	r2, r7, #7
 800c574:	7812      	ldrb	r2, [r2, #0]
 800c576:	f042 0220 	orr.w	r2, r2, #32
 800c57a:	701a      	strb	r2, [r3, #0]
			fp->dir_sect = dj.fs->winsect;		/* Pointer to the directory entry */
 800c57c:	f107 0320 	add.w	r3, r7, #32
 800c580:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800c584:	f8d3 222c 	ldr.w	r2, [r3, #556]	; 0x22c
 800c588:	f107 030c 	add.w	r3, r7, #12
 800c58c:	681b      	ldr	r3, [r3, #0]
 800c58e:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
			fp->dir_ptr = dir;
 800c592:	f107 030c 	add.w	r3, r7, #12
 800c596:	681b      	ldr	r3, [r3, #0]
 800c598:	f8d7 2248 	ldr.w	r2, [r7, #584]	; 0x248
 800c59c:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
#if _FS_LOCK
			fp->lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800c5a0:	1dfb      	adds	r3, r7, #7
 800c5a2:	781b      	ldrb	r3, [r3, #0]
 800c5a4:	f023 0301 	bic.w	r3, r3, #1
 800c5a8:	2b00      	cmp	r3, #0
 800c5aa:	bf14      	ite	ne
 800c5ac:	2301      	movne	r3, #1
 800c5ae:	2300      	moveq	r3, #0
 800c5b0:	b2db      	uxtb	r3, r3
 800c5b2:	461a      	mov	r2, r3
 800c5b4:	f107 0320 	add.w	r3, r7, #32
 800c5b8:	4611      	mov	r1, r2
 800c5ba:	4618      	mov	r0, r3
 800c5bc:	f7fe f948 	bl	800a850 <inc_lock>
 800c5c0:	4602      	mov	r2, r0
 800c5c2:	f107 030c 	add.w	r3, r7, #12
 800c5c6:	681b      	ldr	r3, [r3, #0]
 800c5c8:	f8c3 2228 	str.w	r2, [r3, #552]	; 0x228
			if (!fp->lockid) res = FR_INT_ERR;
 800c5cc:	f107 030c 	add.w	r3, r7, #12
 800c5d0:	681b      	ldr	r3, [r3, #0]
 800c5d2:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 800c5d6:	2b00      	cmp	r3, #0
 800c5d8:	d102      	bne.n	800c5e0 <f_open+0x344>
 800c5da:	2302      	movs	r3, #2
 800c5dc:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
			}
		}
#endif
		FREE_BUF();

		if (res == FR_OK) {
 800c5e0:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 800c5e4:	2b00      	cmp	r3, #0
 800c5e6:	d15d      	bne.n	800c6a4 <f_open+0x408>
			fp->flag = mode;					/* File access mode */
 800c5e8:	f107 030c 	add.w	r3, r7, #12
 800c5ec:	681b      	ldr	r3, [r3, #0]
 800c5ee:	1dfa      	adds	r2, r7, #7
 800c5f0:	7812      	ldrb	r2, [r2, #0]
 800c5f2:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
			fp->err = 0;						/* Clear error flag */
 800c5f6:	f107 030c 	add.w	r3, r7, #12
 800c5fa:	681b      	ldr	r3, [r3, #0]
 800c5fc:	2200      	movs	r2, #0
 800c5fe:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
			fp->sclust = ld_clust(dj.fs, dir);	/* File start cluster */
 800c602:	f107 0320 	add.w	r3, r7, #32
 800c606:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800c60a:	f8d7 1248 	ldr.w	r1, [r7, #584]	; 0x248
 800c60e:	4618      	mov	r0, r3
 800c610:	f7ff f847 	bl	800b6a2 <ld_clust>
 800c614:	4602      	mov	r2, r0
 800c616:	f107 030c 	add.w	r3, r7, #12
 800c61a:	681b      	ldr	r3, [r3, #0]
 800c61c:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			fp->fsize = LD_DWORD(dir + DIR_FileSize);	/* File size */
 800c620:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800c624:	331f      	adds	r3, #31
 800c626:	781b      	ldrb	r3, [r3, #0]
 800c628:	061a      	lsls	r2, r3, #24
 800c62a:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800c62e:	331e      	adds	r3, #30
 800c630:	781b      	ldrb	r3, [r3, #0]
 800c632:	041b      	lsls	r3, r3, #16
 800c634:	4313      	orrs	r3, r2
 800c636:	f8d7 2248 	ldr.w	r2, [r7, #584]	; 0x248
 800c63a:	321d      	adds	r2, #29
 800c63c:	7812      	ldrb	r2, [r2, #0]
 800c63e:	0212      	lsls	r2, r2, #8
 800c640:	4313      	orrs	r3, r2
 800c642:	f8d7 2248 	ldr.w	r2, [r7, #584]	; 0x248
 800c646:	321c      	adds	r2, #28
 800c648:	7812      	ldrb	r2, [r2, #0]
 800c64a:	431a      	orrs	r2, r3
 800c64c:	f107 030c 	add.w	r3, r7, #12
 800c650:	681b      	ldr	r3, [r3, #0]
 800c652:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
			fp->fptr = 0;						/* File pointer */
 800c656:	f107 030c 	add.w	r3, r7, #12
 800c65a:	681b      	ldr	r3, [r3, #0]
 800c65c:	2200      	movs	r2, #0
 800c65e:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
			fp->dsect = 0;
 800c662:	f107 030c 	add.w	r3, r7, #12
 800c666:	681b      	ldr	r3, [r3, #0]
 800c668:	2200      	movs	r2, #0
 800c66a:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
#if _USE_FASTSEEK
			fp->cltbl = 0;						/* Normal seek mode */
 800c66e:	f107 030c 	add.w	r3, r7, #12
 800c672:	681b      	ldr	r3, [r3, #0]
 800c674:	2200      	movs	r2, #0
 800c676:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
#endif
			fp->fs = dj.fs;	 					/* Validate file object */
 800c67a:	f107 0320 	add.w	r3, r7, #32
 800c67e:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800c682:	f107 030c 	add.w	r3, r7, #12
 800c686:	681b      	ldr	r3, [r3, #0]
 800c688:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
			fp->id = fp->fs->id;
 800c68c:	f107 030c 	add.w	r3, r7, #12
 800c690:	681b      	ldr	r3, [r3, #0]
 800c692:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800c696:	f8b3 2206 	ldrh.w	r2, [r3, #518]	; 0x206
 800c69a:	f107 030c 	add.w	r3, r7, #12
 800c69e:	681b      	ldr	r3, [r3, #0]
 800c6a0:	f8a3 2204 	strh.w	r2, [r3, #516]	; 0x204
		}
	}

	LEAVE_FF(dj.fs, res);
 800c6a4:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
}
 800c6a8:	4618      	mov	r0, r3
 800c6aa:	f507 7714 	add.w	r7, r7, #592	; 0x250
 800c6ae:	46bd      	mov	sp, r7
 800c6b0:	bd80      	pop	{r7, pc}

0800c6b2 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void *buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800c6b2:	b580      	push	{r7, lr}
 800c6b4:	b08a      	sub	sp, #40	; 0x28
 800c6b6:	af00      	add	r7, sp, #0
 800c6b8:	60f8      	str	r0, [r7, #12]
 800c6ba:	60b9      	str	r1, [r7, #8]
 800c6bc:	607a      	str	r2, [r7, #4]
 800c6be:	603b      	str	r3, [r7, #0]
	FRESULT res;
	DWORD clst, sect;
	UINT wcnt, cc;
	const BYTE *wbuff = (const BYTE*)buff;
 800c6c0:	68bb      	ldr	r3, [r7, #8]
 800c6c2:	61bb      	str	r3, [r7, #24]
	BYTE csect;


	*bw = 0;	/* Clear write byte counter */
 800c6c4:	683b      	ldr	r3, [r7, #0]
 800c6c6:	2200      	movs	r2, #0
 800c6c8:	601a      	str	r2, [r3, #0]

	res = validate(fp);						/* Check validity */
 800c6ca:	68f8      	ldr	r0, [r7, #12]
 800c6cc:	f7ff fd6a 	bl	800c1a4 <validate>
 800c6d0:	4603      	mov	r3, r0
 800c6d2:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 800c6d4:	7dfb      	ldrb	r3, [r7, #23]
 800c6d6:	2b00      	cmp	r3, #0
 800c6d8:	d001      	beq.n	800c6de <f_write+0x2c>
 800c6da:	7dfb      	ldrb	r3, [r7, #23]
 800c6dc:	e192      	b.n	800ca04 <f_write+0x352>
	if (fp->err)							/* Check error */
 800c6de:	68fb      	ldr	r3, [r7, #12]
 800c6e0:	f893 3207 	ldrb.w	r3, [r3, #519]	; 0x207
 800c6e4:	2b00      	cmp	r3, #0
 800c6e6:	d003      	beq.n	800c6f0 <f_write+0x3e>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
 800c6e8:	68fb      	ldr	r3, [r7, #12]
 800c6ea:	f893 3207 	ldrb.w	r3, [r3, #519]	; 0x207
 800c6ee:	e189      	b.n	800ca04 <f_write+0x352>
	if (!(fp->flag & FA_WRITE))				/* Check access mode */
 800c6f0:	68fb      	ldr	r3, [r7, #12]
 800c6f2:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 800c6f6:	f003 0302 	and.w	r3, r3, #2
 800c6fa:	2b00      	cmp	r3, #0
 800c6fc:	d101      	bne.n	800c702 <f_write+0x50>
		LEAVE_FF(fp->fs, FR_DENIED);
 800c6fe:	2307      	movs	r3, #7
 800c700:	e180      	b.n	800ca04 <f_write+0x352>
	if (fp->fptr + btw < fp->fptr) btw = 0;	/* File size cannot reach 4GB */
 800c702:	68fb      	ldr	r3, [r7, #12]
 800c704:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	441a      	add	r2, r3
 800c70c:	68fb      	ldr	r3, [r7, #12]
 800c70e:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 800c712:	429a      	cmp	r2, r3
 800c714:	f080 8158 	bcs.w	800c9c8 <f_write+0x316>
 800c718:	2300      	movs	r3, #0
 800c71a:	607b      	str	r3, [r7, #4]

	for ( ;  btw;							/* Repeat until all data written */
 800c71c:	e154      	b.n	800c9c8 <f_write+0x316>
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
		if ((fp->fptr % SS(fp->fs)) == 0) {	/* On the sector boundary? */
 800c71e:	68fb      	ldr	r3, [r7, #12]
 800c720:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 800c724:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c728:	2b00      	cmp	r3, #0
 800c72a:	f040 8114 	bne.w	800c956 <f_write+0x2a4>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 800c72e:	68fb      	ldr	r3, [r7, #12]
 800c730:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 800c734:	0a5b      	lsrs	r3, r3, #9
 800c736:	b2da      	uxtb	r2, r3
 800c738:	68fb      	ldr	r3, [r7, #12]
 800c73a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800c73e:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 800c742:	3b01      	subs	r3, #1
 800c744:	b2db      	uxtb	r3, r3
 800c746:	4013      	ands	r3, r2
 800c748:	75bb      	strb	r3, [r7, #22]
			if (!csect) {					/* On the cluster boundary? */
 800c74a:	7dbb      	ldrb	r3, [r7, #22]
 800c74c:	2b00      	cmp	r3, #0
 800c74e:	d151      	bne.n	800c7f4 <f_write+0x142>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800c750:	68fb      	ldr	r3, [r7, #12]
 800c752:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 800c756:	2b00      	cmp	r3, #0
 800c758:	d10f      	bne.n	800c77a <f_write+0xc8>
					clst = fp->sclust;		/* Follow from the origin */
 800c75a:	68fb      	ldr	r3, [r7, #12]
 800c75c:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800c760:	627b      	str	r3, [r7, #36]	; 0x24
					if (clst == 0)			/* When no cluster is allocated, */
 800c762:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c764:	2b00      	cmp	r3, #0
 800c766:	d121      	bne.n	800c7ac <f_write+0xfa>
						clst = create_chain(fp->fs, 0);	/* Create a new cluster chain */
 800c768:	68fb      	ldr	r3, [r7, #12]
 800c76a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800c76e:	2100      	movs	r1, #0
 800c770:	4618      	mov	r0, r3
 800c772:	f7fe fcf0 	bl	800b156 <create_chain>
 800c776:	6278      	str	r0, [r7, #36]	; 0x24
 800c778:	e018      	b.n	800c7ac <f_write+0xfa>
				} else {					/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl)
 800c77a:	68fb      	ldr	r3, [r7, #12]
 800c77c:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 800c780:	2b00      	cmp	r3, #0
 800c782:	d008      	beq.n	800c796 <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800c784:	68fb      	ldr	r3, [r7, #12]
 800c786:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 800c78a:	4619      	mov	r1, r3
 800c78c:	68f8      	ldr	r0, [r7, #12]
 800c78e:	f7fe fd7f 	bl	800b290 <clmt_clust>
 800c792:	6278      	str	r0, [r7, #36]	; 0x24
 800c794:	e00a      	b.n	800c7ac <f_write+0xfa>
					else
#endif
						clst = create_chain(fp->fs, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800c796:	68fb      	ldr	r3, [r7, #12]
 800c798:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800c79c:	68fb      	ldr	r3, [r7, #12]
 800c79e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800c7a2:	4619      	mov	r1, r3
 800c7a4:	4610      	mov	r0, r2
 800c7a6:	f7fe fcd6 	bl	800b156 <create_chain>
 800c7aa:	6278      	str	r0, [r7, #36]	; 0x24
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800c7ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c7ae:	2b00      	cmp	r3, #0
 800c7b0:	f000 810f 	beq.w	800c9d2 <f_write+0x320>
				if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 800c7b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c7b6:	2b01      	cmp	r3, #1
 800c7b8:	d105      	bne.n	800c7c6 <f_write+0x114>
 800c7ba:	68fb      	ldr	r3, [r7, #12]
 800c7bc:	2202      	movs	r2, #2
 800c7be:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 800c7c2:	2302      	movs	r3, #2
 800c7c4:	e11e      	b.n	800ca04 <f_write+0x352>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 800c7c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c7c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c7cc:	d105      	bne.n	800c7da <f_write+0x128>
 800c7ce:	68fb      	ldr	r3, [r7, #12]
 800c7d0:	2201      	movs	r2, #1
 800c7d2:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 800c7d6:	2301      	movs	r3, #1
 800c7d8:	e114      	b.n	800ca04 <f_write+0x352>
				fp->clust = clst;			/* Update current cluster */
 800c7da:	68fb      	ldr	r3, [r7, #12]
 800c7dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c7de:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
				if (fp->sclust == 0) fp->sclust = clst;	/* Set start cluster if the first write */
 800c7e2:	68fb      	ldr	r3, [r7, #12]
 800c7e4:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800c7e8:	2b00      	cmp	r3, #0
 800c7ea:	d103      	bne.n	800c7f4 <f_write+0x142>
 800c7ec:	68fb      	ldr	r3, [r7, #12]
 800c7ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c7f0:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			}
#if _FS_TINY
			if (fp->fs->winsect == fp->dsect && sync_window(fp->fs))	/* Write-back sector cache */
				ABORT(fp->fs, FR_DISK_ERR);
#else
			if (fp->flag & FA__DIRTY) {		/* Write-back sector cache */
 800c7f4:	68fb      	ldr	r3, [r7, #12]
 800c7f6:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 800c7fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c7fe:	2b00      	cmp	r3, #0
 800c800:	d01d      	beq.n	800c83e <f_write+0x18c>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 800c802:	68fb      	ldr	r3, [r7, #12]
 800c804:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800c808:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 800c80c:	68f9      	ldr	r1, [r7, #12]
 800c80e:	68fb      	ldr	r3, [r7, #12]
 800c810:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 800c814:	2301      	movs	r3, #1
 800c816:	f007 fbb1 	bl	8013f7c <disk_write>
 800c81a:	4603      	mov	r3, r0
 800c81c:	2b00      	cmp	r3, #0
 800c81e:	d005      	beq.n	800c82c <f_write+0x17a>
					ABORT(fp->fs, FR_DISK_ERR);
 800c820:	68fb      	ldr	r3, [r7, #12]
 800c822:	2201      	movs	r2, #1
 800c824:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 800c828:	2301      	movs	r3, #1
 800c82a:	e0eb      	b.n	800ca04 <f_write+0x352>
				fp->flag &= ~FA__DIRTY;
 800c82c:	68fb      	ldr	r3, [r7, #12]
 800c82e:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 800c832:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c836:	b2da      	uxtb	r2, r3
 800c838:	68fb      	ldr	r3, [r7, #12]
 800c83a:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
			}
#endif
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 800c83e:	68fb      	ldr	r3, [r7, #12]
 800c840:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800c844:	68fb      	ldr	r3, [r7, #12]
 800c846:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800c84a:	4619      	mov	r1, r3
 800c84c:	4610      	mov	r0, r2
 800c84e:	f7fe fa45 	bl	800acdc <clust2sect>
 800c852:	6138      	str	r0, [r7, #16]
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 800c854:	693b      	ldr	r3, [r7, #16]
 800c856:	2b00      	cmp	r3, #0
 800c858:	d105      	bne.n	800c866 <f_write+0x1b4>
 800c85a:	68fb      	ldr	r3, [r7, #12]
 800c85c:	2202      	movs	r2, #2
 800c85e:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 800c862:	2302      	movs	r3, #2
 800c864:	e0ce      	b.n	800ca04 <f_write+0x352>
			sect += csect;
 800c866:	7dbb      	ldrb	r3, [r7, #22]
 800c868:	693a      	ldr	r2, [r7, #16]
 800c86a:	4413      	add	r3, r2
 800c86c:	613b      	str	r3, [r7, #16]
			cc = btw / SS(fp->fs);			/* When remaining bytes >= sector size, */
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	0a5b      	lsrs	r3, r3, #9
 800c872:	61fb      	str	r3, [r7, #28]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800c874:	69fb      	ldr	r3, [r7, #28]
 800c876:	2b00      	cmp	r3, #0
 800c878:	d048      	beq.n	800c90c <f_write+0x25a>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 800c87a:	7dba      	ldrb	r2, [r7, #22]
 800c87c:	69fb      	ldr	r3, [r7, #28]
 800c87e:	4413      	add	r3, r2
 800c880:	68fa      	ldr	r2, [r7, #12]
 800c882:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 800c886:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 800c88a:	4293      	cmp	r3, r2
 800c88c:	d908      	bls.n	800c8a0 <f_write+0x1ee>
					cc = fp->fs->csize - csect;
 800c88e:	68fb      	ldr	r3, [r7, #12]
 800c890:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800c894:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 800c898:	461a      	mov	r2, r3
 800c89a:	7dbb      	ldrb	r3, [r7, #22]
 800c89c:	1ad3      	subs	r3, r2, r3
 800c89e:	61fb      	str	r3, [r7, #28]
				if (disk_write(fp->fs->drv, wbuff, sect, cc) != RES_OK)
 800c8a0:	68fb      	ldr	r3, [r7, #12]
 800c8a2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800c8a6:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 800c8aa:	69fb      	ldr	r3, [r7, #28]
 800c8ac:	693a      	ldr	r2, [r7, #16]
 800c8ae:	69b9      	ldr	r1, [r7, #24]
 800c8b0:	f007 fb64 	bl	8013f7c <disk_write>
 800c8b4:	4603      	mov	r3, r0
 800c8b6:	2b00      	cmp	r3, #0
 800c8b8:	d005      	beq.n	800c8c6 <f_write+0x214>
					ABORT(fp->fs, FR_DISK_ERR);
 800c8ba:	68fb      	ldr	r3, [r7, #12]
 800c8bc:	2201      	movs	r2, #1
 800c8be:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 800c8c2:	2301      	movs	r3, #1
 800c8c4:	e09e      	b.n	800ca04 <f_write+0x352>
				if (fp->fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fp->fs->win.d8, wbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), SS(fp->fs));
					fp->fs->wflag = 0;
				}
#else
				if (fp->dsect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800c8c6:	68fb      	ldr	r3, [r7, #12]
 800c8c8:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 800c8cc:	693b      	ldr	r3, [r7, #16]
 800c8ce:	1ad2      	subs	r2, r2, r3
 800c8d0:	69fb      	ldr	r3, [r7, #28]
 800c8d2:	429a      	cmp	r2, r3
 800c8d4:	d216      	bcs.n	800c904 <f_write+0x252>
					mem_cpy(fp->buf.d8, wbuff + ((fp->dsect - sect) * SS(fp->fs)), SS(fp->fs));
 800c8d6:	68f8      	ldr	r0, [r7, #12]
 800c8d8:	68fb      	ldr	r3, [r7, #12]
 800c8da:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 800c8de:	693b      	ldr	r3, [r7, #16]
 800c8e0:	1ad3      	subs	r3, r2, r3
 800c8e2:	025b      	lsls	r3, r3, #9
 800c8e4:	69ba      	ldr	r2, [r7, #24]
 800c8e6:	4413      	add	r3, r2
 800c8e8:	f44f 7200 	mov.w	r2, #512	; 0x200
 800c8ec:	4619      	mov	r1, r3
 800c8ee:	f7fd fea9 	bl	800a644 <mem_cpy>
					fp->flag &= ~FA__DIRTY;
 800c8f2:	68fb      	ldr	r3, [r7, #12]
 800c8f4:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 800c8f8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c8fc:	b2da      	uxtb	r2, r3
 800c8fe:	68fb      	ldr	r3, [r7, #12]
 800c900:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
				}
#endif
#endif
				wcnt = SS(fp->fs) * cc;		/* Number of bytes transferred */
 800c904:	69fb      	ldr	r3, [r7, #28]
 800c906:	025b      	lsls	r3, r3, #9
 800c908:	623b      	str	r3, [r7, #32]
				continue;
 800c90a:	e047      	b.n	800c99c <f_write+0x2ea>
			if (fp->fptr >= fp->fsize) {	/* Avoid silly cache filling at growing edge */
				if (sync_window(fp->fs)) ABORT(fp->fs, FR_DISK_ERR);
				fp->fs->winsect = sect;
			}
#else
			if (fp->dsect != sect) {		/* Fill sector cache with file data */
 800c90c:	68fb      	ldr	r3, [r7, #12]
 800c90e:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 800c912:	693b      	ldr	r3, [r7, #16]
 800c914:	429a      	cmp	r2, r3
 800c916:	d01a      	beq.n	800c94e <f_write+0x29c>
				if (fp->fptr < fp->fsize &&
 800c918:	68fb      	ldr	r3, [r7, #12]
 800c91a:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800c91e:	68fb      	ldr	r3, [r7, #12]
 800c920:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800c924:	429a      	cmp	r2, r3
 800c926:	d212      	bcs.n	800c94e <f_write+0x29c>
					disk_read(fp->fs->drv, fp->buf.d8, sect, 1) != RES_OK)
 800c928:	68fb      	ldr	r3, [r7, #12]
 800c92a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800c92e:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 800c932:	68f9      	ldr	r1, [r7, #12]
 800c934:	2301      	movs	r3, #1
 800c936:	693a      	ldr	r2, [r7, #16]
 800c938:	f007 fa86 	bl	8013e48 <disk_read>
 800c93c:	4603      	mov	r3, r0
				if (fp->fptr < fp->fsize &&
 800c93e:	2b00      	cmp	r3, #0
 800c940:	d005      	beq.n	800c94e <f_write+0x29c>
						ABORT(fp->fs, FR_DISK_ERR);
 800c942:	68fb      	ldr	r3, [r7, #12]
 800c944:	2201      	movs	r2, #1
 800c946:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 800c94a:	2301      	movs	r3, #1
 800c94c:	e05a      	b.n	800ca04 <f_write+0x352>
			}
#endif
			fp->dsect = sect;
 800c94e:	68fb      	ldr	r3, [r7, #12]
 800c950:	693a      	ldr	r2, [r7, #16]
 800c952:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
		}
		wcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));/* Put partial sector into file I/O buffer */
 800c956:	68fb      	ldr	r3, [r7, #12]
 800c958:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 800c95c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c960:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800c964:	623b      	str	r3, [r7, #32]
		if (wcnt > btw) wcnt = btw;
 800c966:	6a3a      	ldr	r2, [r7, #32]
 800c968:	687b      	ldr	r3, [r7, #4]
 800c96a:	429a      	cmp	r2, r3
 800c96c:	d901      	bls.n	800c972 <f_write+0x2c0>
 800c96e:	687b      	ldr	r3, [r7, #4]
 800c970:	623b      	str	r3, [r7, #32]
		if (move_window(fp->fs, fp->dsect) != FR_OK)	/* Move sector window */
			ABORT(fp->fs, FR_DISK_ERR);
		mem_cpy(&fp->fs->win.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
		fp->fs->wflag = 1;
#else
		mem_cpy(&fp->buf.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
 800c972:	68fb      	ldr	r3, [r7, #12]
 800c974:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 800c978:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c97c:	68fa      	ldr	r2, [r7, #12]
 800c97e:	4413      	add	r3, r2
 800c980:	6a3a      	ldr	r2, [r7, #32]
 800c982:	69b9      	ldr	r1, [r7, #24]
 800c984:	4618      	mov	r0, r3
 800c986:	f7fd fe5d 	bl	800a644 <mem_cpy>
		fp->flag |= FA__DIRTY;
 800c98a:	68fb      	ldr	r3, [r7, #12]
 800c98c:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 800c990:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c994:	b2da      	uxtb	r2, r3
 800c996:	68fb      	ldr	r3, [r7, #12]
 800c998:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
 800c99c:	69ba      	ldr	r2, [r7, #24]
 800c99e:	6a3b      	ldr	r3, [r7, #32]
 800c9a0:	4413      	add	r3, r2
 800c9a2:	61bb      	str	r3, [r7, #24]
 800c9a4:	68fb      	ldr	r3, [r7, #12]
 800c9a6:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800c9aa:	6a3b      	ldr	r3, [r7, #32]
 800c9ac:	441a      	add	r2, r3
 800c9ae:	68fb      	ldr	r3, [r7, #12]
 800c9b0:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
 800c9b4:	683b      	ldr	r3, [r7, #0]
 800c9b6:	681a      	ldr	r2, [r3, #0]
 800c9b8:	6a3b      	ldr	r3, [r7, #32]
 800c9ba:	441a      	add	r2, r3
 800c9bc:	683b      	ldr	r3, [r7, #0]
 800c9be:	601a      	str	r2, [r3, #0]
 800c9c0:	687a      	ldr	r2, [r7, #4]
 800c9c2:	6a3b      	ldr	r3, [r7, #32]
 800c9c4:	1ad3      	subs	r3, r2, r3
 800c9c6:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800c9c8:	687b      	ldr	r3, [r7, #4]
 800c9ca:	2b00      	cmp	r3, #0
 800c9cc:	f47f aea7 	bne.w	800c71e <f_write+0x6c>
 800c9d0:	e000      	b.n	800c9d4 <f_write+0x322>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800c9d2:	bf00      	nop
#endif
	}

	if (fp->fptr > fp->fsize) fp->fsize = fp->fptr;	/* Update file size if needed */
 800c9d4:	68fb      	ldr	r3, [r7, #12]
 800c9d6:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800c9da:	68fb      	ldr	r3, [r7, #12]
 800c9dc:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800c9e0:	429a      	cmp	r2, r3
 800c9e2:	d905      	bls.n	800c9f0 <f_write+0x33e>
 800c9e4:	68fb      	ldr	r3, [r7, #12]
 800c9e6:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800c9ea:	68fb      	ldr	r3, [r7, #12]
 800c9ec:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
	fp->flag |= FA__WRITTEN;						/* Set file change flag */
 800c9f0:	68fb      	ldr	r3, [r7, #12]
 800c9f2:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 800c9f6:	f043 0320 	orr.w	r3, r3, #32
 800c9fa:	b2da      	uxtb	r2, r3
 800c9fc:	68fb      	ldr	r3, [r7, #12]
 800c9fe:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206

	LEAVE_FF(fp->fs, FR_OK);
 800ca02:	2300      	movs	r3, #0
}
 800ca04:	4618      	mov	r0, r3
 800ca06:	3728      	adds	r7, #40	; 0x28
 800ca08:	46bd      	mov	sp, r7
 800ca0a:	bd80      	pop	{r7, pc}

0800ca0c <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800ca0c:	b580      	push	{r7, lr}
 800ca0e:	b086      	sub	sp, #24
 800ca10:	af00      	add	r7, sp, #0
 800ca12:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DWORD tm;
	BYTE *dir;


	res = validate(fp);					/* Check validity of the object */
 800ca14:	6878      	ldr	r0, [r7, #4]
 800ca16:	f7ff fbc5 	bl	800c1a4 <validate>
 800ca1a:	4603      	mov	r3, r0
 800ca1c:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800ca1e:	7dfb      	ldrb	r3, [r7, #23]
 800ca20:	2b00      	cmp	r3, #0
 800ca22:	f040 80a8 	bne.w	800cb76 <f_sync+0x16a>
		if (fp->flag & FA__WRITTEN) {	/* Has the file been written? */
 800ca26:	687b      	ldr	r3, [r7, #4]
 800ca28:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 800ca2c:	f003 0320 	and.w	r3, r3, #32
 800ca30:	2b00      	cmp	r3, #0
 800ca32:	f000 80a0 	beq.w	800cb76 <f_sync+0x16a>
			/* Write-back dirty buffer */
#if !_FS_TINY
			if (fp->flag & FA__DIRTY) {
 800ca36:	687b      	ldr	r3, [r7, #4]
 800ca38:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 800ca3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ca40:	2b00      	cmp	r3, #0
 800ca42:	d019      	beq.n	800ca78 <f_sync+0x6c>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800ca4a:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 800ca4e:	6879      	ldr	r1, [r7, #4]
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 800ca56:	2301      	movs	r3, #1
 800ca58:	f007 fa90 	bl	8013f7c <disk_write>
 800ca5c:	4603      	mov	r3, r0
 800ca5e:	2b00      	cmp	r3, #0
 800ca60:	d001      	beq.n	800ca66 <f_sync+0x5a>
					LEAVE_FF(fp->fs, FR_DISK_ERR);
 800ca62:	2301      	movs	r3, #1
 800ca64:	e088      	b.n	800cb78 <f_sync+0x16c>
				fp->flag &= ~FA__DIRTY;
 800ca66:	687b      	ldr	r3, [r7, #4]
 800ca68:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 800ca6c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ca70:	b2da      	uxtb	r2, r3
 800ca72:	687b      	ldr	r3, [r7, #4]
 800ca74:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
			}
#endif
			/* Update the directory entry */
			res = move_window(fp->fs, fp->dir_sect);
 800ca78:	687b      	ldr	r3, [r7, #4]
 800ca7a:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800ca7e:	687b      	ldr	r3, [r7, #4]
 800ca80:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 800ca84:	4619      	mov	r1, r3
 800ca86:	4610      	mov	r0, r2
 800ca88:	f7fe f84d 	bl	800ab26 <move_window>
 800ca8c:	4603      	mov	r3, r0
 800ca8e:	75fb      	strb	r3, [r7, #23]
			if (res == FR_OK) {
 800ca90:	7dfb      	ldrb	r3, [r7, #23]
 800ca92:	2b00      	cmp	r3, #0
 800ca94:	d16f      	bne.n	800cb76 <f_sync+0x16a>
				dir = fp->dir_ptr;
 800ca96:	687b      	ldr	r3, [r7, #4]
 800ca98:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 800ca9c:	613b      	str	r3, [r7, #16]
				dir[DIR_Attr] |= AM_ARC;					/* Set archive bit */
 800ca9e:	693b      	ldr	r3, [r7, #16]
 800caa0:	330b      	adds	r3, #11
 800caa2:	693a      	ldr	r2, [r7, #16]
 800caa4:	320b      	adds	r2, #11
 800caa6:	7812      	ldrb	r2, [r2, #0]
 800caa8:	f042 0220 	orr.w	r2, r2, #32
 800caac:	b2d2      	uxtb	r2, r2
 800caae:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, fp->fsize);	/* Update file size */
 800cab0:	693b      	ldr	r3, [r7, #16]
 800cab2:	331c      	adds	r3, #28
 800cab4:	687a      	ldr	r2, [r7, #4]
 800cab6:	f8d2 220c 	ldr.w	r2, [r2, #524]	; 0x20c
 800caba:	b2d2      	uxtb	r2, r2
 800cabc:	701a      	strb	r2, [r3, #0]
 800cabe:	693b      	ldr	r3, [r7, #16]
 800cac0:	331d      	adds	r3, #29
 800cac2:	687a      	ldr	r2, [r7, #4]
 800cac4:	f8d2 220c 	ldr.w	r2, [r2, #524]	; 0x20c
 800cac8:	b292      	uxth	r2, r2
 800caca:	0a12      	lsrs	r2, r2, #8
 800cacc:	b292      	uxth	r2, r2
 800cace:	b2d2      	uxtb	r2, r2
 800cad0:	701a      	strb	r2, [r3, #0]
 800cad2:	693b      	ldr	r3, [r7, #16]
 800cad4:	331e      	adds	r3, #30
 800cad6:	687a      	ldr	r2, [r7, #4]
 800cad8:	f8d2 220c 	ldr.w	r2, [r2, #524]	; 0x20c
 800cadc:	0c12      	lsrs	r2, r2, #16
 800cade:	b2d2      	uxtb	r2, r2
 800cae0:	701a      	strb	r2, [r3, #0]
 800cae2:	693b      	ldr	r3, [r7, #16]
 800cae4:	331f      	adds	r3, #31
 800cae6:	687a      	ldr	r2, [r7, #4]
 800cae8:	f8d2 220c 	ldr.w	r2, [r2, #524]	; 0x20c
 800caec:	0e12      	lsrs	r2, r2, #24
 800caee:	b2d2      	uxtb	r2, r2
 800caf0:	701a      	strb	r2, [r3, #0]
				st_clust(dir, fp->sclust);					/* Update start cluster */
 800caf2:	687b      	ldr	r3, [r7, #4]
 800caf4:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800caf8:	4619      	mov	r1, r3
 800cafa:	6938      	ldr	r0, [r7, #16]
 800cafc:	f7fe fdfe 	bl	800b6fc <st_clust>
				tm = GET_FATTIME();							/* Update updated time */
 800cb00:	f007 fb52 	bl	80141a8 <get_fattime>
 800cb04:	60f8      	str	r0, [r7, #12]
				ST_DWORD(dir + DIR_WrtTime, tm);
 800cb06:	693b      	ldr	r3, [r7, #16]
 800cb08:	3316      	adds	r3, #22
 800cb0a:	68fa      	ldr	r2, [r7, #12]
 800cb0c:	b2d2      	uxtb	r2, r2
 800cb0e:	701a      	strb	r2, [r3, #0]
 800cb10:	693b      	ldr	r3, [r7, #16]
 800cb12:	3317      	adds	r3, #23
 800cb14:	68fa      	ldr	r2, [r7, #12]
 800cb16:	b292      	uxth	r2, r2
 800cb18:	0a12      	lsrs	r2, r2, #8
 800cb1a:	b292      	uxth	r2, r2
 800cb1c:	b2d2      	uxtb	r2, r2
 800cb1e:	701a      	strb	r2, [r3, #0]
 800cb20:	693b      	ldr	r3, [r7, #16]
 800cb22:	3318      	adds	r3, #24
 800cb24:	68fa      	ldr	r2, [r7, #12]
 800cb26:	0c12      	lsrs	r2, r2, #16
 800cb28:	b2d2      	uxtb	r2, r2
 800cb2a:	701a      	strb	r2, [r3, #0]
 800cb2c:	693b      	ldr	r3, [r7, #16]
 800cb2e:	3319      	adds	r3, #25
 800cb30:	68fa      	ldr	r2, [r7, #12]
 800cb32:	0e12      	lsrs	r2, r2, #24
 800cb34:	b2d2      	uxtb	r2, r2
 800cb36:	701a      	strb	r2, [r3, #0]
				ST_WORD(dir + DIR_LstAccDate, 0);
 800cb38:	693b      	ldr	r3, [r7, #16]
 800cb3a:	3312      	adds	r3, #18
 800cb3c:	2200      	movs	r2, #0
 800cb3e:	701a      	strb	r2, [r3, #0]
 800cb40:	693b      	ldr	r3, [r7, #16]
 800cb42:	3313      	adds	r3, #19
 800cb44:	2200      	movs	r2, #0
 800cb46:	701a      	strb	r2, [r3, #0]
				fp->flag &= ~FA__WRITTEN;
 800cb48:	687b      	ldr	r3, [r7, #4]
 800cb4a:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 800cb4e:	f023 0320 	bic.w	r3, r3, #32
 800cb52:	b2da      	uxtb	r2, r3
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
				fp->fs->wflag = 1;
 800cb5a:	687b      	ldr	r3, [r7, #4]
 800cb5c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800cb60:	2201      	movs	r2, #1
 800cb62:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
				res = sync_fs(fp->fs);
 800cb66:	687b      	ldr	r3, [r7, #4]
 800cb68:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800cb6c:	4618      	mov	r0, r3
 800cb6e:	f7fe f808 	bl	800ab82 <sync_fs>
 800cb72:	4603      	mov	r3, r0
 800cb74:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	LEAVE_FF(fp->fs, res);
 800cb76:	7dfb      	ldrb	r3, [r7, #23]
}
 800cb78:	4618      	mov	r0, r3
 800cb7a:	3718      	adds	r7, #24
 800cb7c:	46bd      	mov	sp, r7
 800cb7e:	bd80      	pop	{r7, pc}

0800cb80 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL *fp		/* Pointer to the file object to be closed */
)
{
 800cb80:	b580      	push	{r7, lr}
 800cb82:	b084      	sub	sp, #16
 800cb84:	af00      	add	r7, sp, #0
 800cb86:	6078      	str	r0, [r7, #4]
	FRESULT res;


#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800cb88:	6878      	ldr	r0, [r7, #4]
 800cb8a:	f7ff ff3f 	bl	800ca0c <f_sync>
 800cb8e:	4603      	mov	r3, r0
 800cb90:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800cb92:	7bfb      	ldrb	r3, [r7, #15]
 800cb94:	2b00      	cmp	r3, #0
 800cb96:	d116      	bne.n	800cbc6 <f_close+0x46>
#endif
	{
		res = validate(fp);				/* Lock volume */
 800cb98:	6878      	ldr	r0, [r7, #4]
 800cb9a:	f7ff fb03 	bl	800c1a4 <validate>
 800cb9e:	4603      	mov	r3, r0
 800cba0:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800cba2:	7bfb      	ldrb	r3, [r7, #15]
 800cba4:	2b00      	cmp	r3, #0
 800cba6:	d10e      	bne.n	800cbc6 <f_close+0x46>
#if _FS_REENTRANT
			FATFS *fs = fp->fs;
#endif
#if _FS_LOCK
			res = dec_lock(fp->lockid);	/* Decrement file open counter */
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 800cbae:	4618      	mov	r0, r3
 800cbb0:	f7fd ff04 	bl	800a9bc <dec_lock>
 800cbb4:	4603      	mov	r3, r0
 800cbb6:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800cbb8:	7bfb      	ldrb	r3, [r7, #15]
 800cbba:	2b00      	cmp	r3, #0
 800cbbc:	d103      	bne.n	800cbc6 <f_close+0x46>
#endif
				fp->fs = 0;				/* Invalidate file object */
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	2200      	movs	r2, #0
 800cbc2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800cbc6:	7bfb      	ldrb	r3, [r7, #15]
}
 800cbc8:	4618      	mov	r0, r3
 800cbca:	3710      	adds	r7, #16
 800cbcc:	46bd      	mov	sp, r7
 800cbce:	bd80      	pop	{r7, pc}

0800cbd0 <putc_bfd>:
static
void putc_bfd (
	putbuff* pb,
	TCHAR c
)
{
 800cbd0:	b580      	push	{r7, lr}
 800cbd2:	b084      	sub	sp, #16
 800cbd4:	af00      	add	r7, sp, #0
 800cbd6:	6078      	str	r0, [r7, #4]
 800cbd8:	460b      	mov	r3, r1
 800cbda:	70fb      	strb	r3, [r7, #3]
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n')	 /* LF -> CRLF conversion */
 800cbdc:	78fb      	ldrb	r3, [r7, #3]
 800cbde:	2b0a      	cmp	r3, #10
 800cbe0:	d103      	bne.n	800cbea <putc_bfd+0x1a>
		putc_bfd(pb, '\r');
 800cbe2:	210d      	movs	r1, #13
 800cbe4:	6878      	ldr	r0, [r7, #4]
 800cbe6:	f7ff fff3 	bl	800cbd0 <putc_bfd>

	i = pb->idx;	/* Buffer write index (-1:error) */
 800cbea:	687b      	ldr	r3, [r7, #4]
 800cbec:	685b      	ldr	r3, [r3, #4]
 800cbee:	60fb      	str	r3, [r7, #12]
	if (i < 0) return;
 800cbf0:	68fb      	ldr	r3, [r7, #12]
 800cbf2:	2b00      	cmp	r3, #0
 800cbf4:	db25      	blt.n	800cc42 <putc_bfd+0x72>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 800cbf6:	68fb      	ldr	r3, [r7, #12]
 800cbf8:	1c5a      	adds	r2, r3, #1
 800cbfa:	60fa      	str	r2, [r7, #12]
 800cbfc:	687a      	ldr	r2, [r7, #4]
 800cbfe:	4413      	add	r3, r2
 800cc00:	78fa      	ldrb	r2, [r7, #3]
 800cc02:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 800cc04:	68fb      	ldr	r3, [r7, #12]
 800cc06:	2b3c      	cmp	r3, #60	; 0x3c
 800cc08:	dd12      	ble.n	800cc30 <putc_bfd+0x60>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	6818      	ldr	r0, [r3, #0]
 800cc0e:	687b      	ldr	r3, [r7, #4]
 800cc10:	f103 010c 	add.w	r1, r3, #12
 800cc14:	68fa      	ldr	r2, [r7, #12]
 800cc16:	f107 0308 	add.w	r3, r7, #8
 800cc1a:	f7ff fd4a 	bl	800c6b2 <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 800cc1e:	68ba      	ldr	r2, [r7, #8]
 800cc20:	68fb      	ldr	r3, [r7, #12]
 800cc22:	429a      	cmp	r2, r3
 800cc24:	d101      	bne.n	800cc2a <putc_bfd+0x5a>
 800cc26:	2300      	movs	r3, #0
 800cc28:	e001      	b.n	800cc2e <putc_bfd+0x5e>
 800cc2a:	f04f 33ff 	mov.w	r3, #4294967295
 800cc2e:	60fb      	str	r3, [r7, #12]
	}
	pb->idx = i;
 800cc30:	687b      	ldr	r3, [r7, #4]
 800cc32:	68fa      	ldr	r2, [r7, #12]
 800cc34:	605a      	str	r2, [r3, #4]
	pb->nchr++;
 800cc36:	687b      	ldr	r3, [r7, #4]
 800cc38:	689b      	ldr	r3, [r3, #8]
 800cc3a:	1c5a      	adds	r2, r3, #1
 800cc3c:	687b      	ldr	r3, [r7, #4]
 800cc3e:	609a      	str	r2, [r3, #8]
 800cc40:	e000      	b.n	800cc44 <putc_bfd+0x74>
	if (i < 0) return;
 800cc42:	bf00      	nop
}
 800cc44:	3710      	adds	r7, #16
 800cc46:	46bd      	mov	sp, r7
 800cc48:	bd80      	pop	{r7, pc}
	...

0800cc4c <f_printf>:
int f_printf (
	FIL* fp,			/* Pointer to the file object */
	const TCHAR* fmt,	/* Pointer to the format string */
	...					/* Optional arguments... */
)
{
 800cc4c:	b40e      	push	{r1, r2, r3}
 800cc4e:	b590      	push	{r4, r7, lr}
 800cc50:	b0a2      	sub	sp, #136	; 0x88
 800cc52:	af00      	add	r7, sp, #0
 800cc54:	6078      	str	r0, [r7, #4]
	DWORD v;
	TCHAR c, d, s[16], *p;
	putbuff pb;


	pb.fp = fp;				/* Initialize output buffer */
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	60bb      	str	r3, [r7, #8]
	pb.nchr = pb.idx = 0;
 800cc5a:	2300      	movs	r3, #0
 800cc5c:	60fb      	str	r3, [r7, #12]
 800cc5e:	68fb      	ldr	r3, [r7, #12]
 800cc60:	613b      	str	r3, [r7, #16]

	va_start(arp, fmt);
 800cc62:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800cc66:	66bb      	str	r3, [r7, #104]	; 0x68

	for (;;) {
		c = *fmt++;
 800cc68:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800cc6c:	1c5a      	adds	r2, r3, #1
 800cc6e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800cc72:	781b      	ldrb	r3, [r3, #0]
 800cc74:	f887 3073 	strb.w	r3, [r7, #115]	; 0x73
		if (c == 0) break;			/* End of string */
 800cc78:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 800cc7c:	2b00      	cmp	r3, #0
 800cc7e:	f000 81d9 	beq.w	800d034 <f_printf+0x3e8>
		if (c != '%') {				/* Non escape character */
 800cc82:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 800cc86:	2b25      	cmp	r3, #37	; 0x25
 800cc88:	d008      	beq.n	800cc9c <f_printf+0x50>
			putc_bfd(&pb, c);
 800cc8a:	f897 2073 	ldrb.w	r2, [r7, #115]	; 0x73
 800cc8e:	f107 0308 	add.w	r3, r7, #8
 800cc92:	4611      	mov	r1, r2
 800cc94:	4618      	mov	r0, r3
 800cc96:	f7ff ff9b 	bl	800cbd0 <putc_bfd>
			continue;
 800cc9a:	e1ca      	b.n	800d032 <f_printf+0x3e6>
		}
		w = f = 0;
 800cc9c:	2300      	movs	r3, #0
 800cc9e:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
 800cca2:	2300      	movs	r3, #0
 800cca4:	67bb      	str	r3, [r7, #120]	; 0x78
		c = *fmt++;
 800cca6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800ccaa:	1c5a      	adds	r2, r3, #1
 800ccac:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800ccb0:	781b      	ldrb	r3, [r3, #0]
 800ccb2:	f887 3073 	strb.w	r3, [r7, #115]	; 0x73
		if (c == '0') {				/* Flag: '0' padding */
 800ccb6:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 800ccba:	2b30      	cmp	r3, #48	; 0x30
 800ccbc:	d10b      	bne.n	800ccd6 <f_printf+0x8a>
			f = 1; c = *fmt++;
 800ccbe:	2301      	movs	r3, #1
 800ccc0:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
 800ccc4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800ccc8:	1c5a      	adds	r2, r3, #1
 800ccca:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800ccce:	781b      	ldrb	r3, [r3, #0]
 800ccd0:	f887 3073 	strb.w	r3, [r7, #115]	; 0x73
 800ccd4:	e022      	b.n	800cd1c <f_printf+0xd0>
		} else {
			if (c == '-') {			/* Flag: left justified */
 800ccd6:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 800ccda:	2b2d      	cmp	r3, #45	; 0x2d
 800ccdc:	d11e      	bne.n	800cd1c <f_printf+0xd0>
				f = 2; c = *fmt++;
 800ccde:	2302      	movs	r3, #2
 800cce0:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
 800cce4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800cce8:	1c5a      	adds	r2, r3, #1
 800ccea:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800ccee:	781b      	ldrb	r3, [r3, #0]
 800ccf0:	f887 3073 	strb.w	r3, [r7, #115]	; 0x73
			}
		}
		while (IsDigit(c)) {		/* Precision */
 800ccf4:	e012      	b.n	800cd1c <f_printf+0xd0>
			w = w * 10 + c - '0';
 800ccf6:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800ccf8:	4613      	mov	r3, r2
 800ccfa:	009b      	lsls	r3, r3, #2
 800ccfc:	4413      	add	r3, r2
 800ccfe:	005b      	lsls	r3, r3, #1
 800cd00:	461a      	mov	r2, r3
 800cd02:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 800cd06:	4413      	add	r3, r2
 800cd08:	3b30      	subs	r3, #48	; 0x30
 800cd0a:	67bb      	str	r3, [r7, #120]	; 0x78
			c = *fmt++;
 800cd0c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800cd10:	1c5a      	adds	r2, r3, #1
 800cd12:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800cd16:	781b      	ldrb	r3, [r3, #0]
 800cd18:	f887 3073 	strb.w	r3, [r7, #115]	; 0x73
		while (IsDigit(c)) {		/* Precision */
 800cd1c:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 800cd20:	2b2f      	cmp	r3, #47	; 0x2f
 800cd22:	d903      	bls.n	800cd2c <f_printf+0xe0>
 800cd24:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 800cd28:	2b39      	cmp	r3, #57	; 0x39
 800cd2a:	d9e4      	bls.n	800ccf6 <f_printf+0xaa>
		}
		if (c == 'l' || c == 'L') {	/* Prefix: Size is long int */
 800cd2c:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 800cd30:	2b6c      	cmp	r3, #108	; 0x6c
 800cd32:	d003      	beq.n	800cd3c <f_printf+0xf0>
 800cd34:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 800cd38:	2b4c      	cmp	r3, #76	; 0x4c
 800cd3a:	d10d      	bne.n	800cd58 <f_printf+0x10c>
			f |= 4; c = *fmt++;
 800cd3c:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 800cd40:	f043 0304 	orr.w	r3, r3, #4
 800cd44:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
 800cd48:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800cd4c:	1c5a      	adds	r2, r3, #1
 800cd4e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800cd52:	781b      	ldrb	r3, [r3, #0]
 800cd54:	f887 3073 	strb.w	r3, [r7, #115]	; 0x73
		}
		if (!c) break;
 800cd58:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 800cd5c:	2b00      	cmp	r3, #0
 800cd5e:	f000 816b 	beq.w	800d038 <f_printf+0x3ec>
		d = c;
 800cd62:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 800cd66:	f887 3072 	strb.w	r3, [r7, #114]	; 0x72
		if (IsLower(d)) d -= 0x20;
 800cd6a:	f897 3072 	ldrb.w	r3, [r7, #114]	; 0x72
 800cd6e:	2b60      	cmp	r3, #96	; 0x60
 800cd70:	d908      	bls.n	800cd84 <f_printf+0x138>
 800cd72:	f897 3072 	ldrb.w	r3, [r7, #114]	; 0x72
 800cd76:	2b7a      	cmp	r3, #122	; 0x7a
 800cd78:	d804      	bhi.n	800cd84 <f_printf+0x138>
 800cd7a:	f897 3072 	ldrb.w	r3, [r7, #114]	; 0x72
 800cd7e:	3b20      	subs	r3, #32
 800cd80:	f887 3072 	strb.w	r3, [r7, #114]	; 0x72
		switch (d) {				/* Type is... */
 800cd84:	f897 3072 	ldrb.w	r3, [r7, #114]	; 0x72
 800cd88:	3b42      	subs	r3, #66	; 0x42
 800cd8a:	2b16      	cmp	r3, #22
 800cd8c:	f200 808f 	bhi.w	800ceae <f_printf+0x262>
 800cd90:	a201      	add	r2, pc, #4	; (adr r2, 800cd98 <f_printf+0x14c>)
 800cd92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cd96:	bf00      	nop
 800cd98:	0800ce8f 	.word	0x0800ce8f
 800cd9c:	0800ce77 	.word	0x0800ce77
 800cda0:	0800ce9f 	.word	0x0800ce9f
 800cda4:	0800ceaf 	.word	0x0800ceaf
 800cda8:	0800ceaf 	.word	0x0800ceaf
 800cdac:	0800ceaf 	.word	0x0800ceaf
 800cdb0:	0800ceaf 	.word	0x0800ceaf
 800cdb4:	0800ceaf 	.word	0x0800ceaf
 800cdb8:	0800ceaf 	.word	0x0800ceaf
 800cdbc:	0800ceaf 	.word	0x0800ceaf
 800cdc0:	0800ceaf 	.word	0x0800ceaf
 800cdc4:	0800ceaf 	.word	0x0800ceaf
 800cdc8:	0800ceaf 	.word	0x0800ceaf
 800cdcc:	0800ce97 	.word	0x0800ce97
 800cdd0:	0800ceaf 	.word	0x0800ceaf
 800cdd4:	0800ceaf 	.word	0x0800ceaf
 800cdd8:	0800ceaf 	.word	0x0800ceaf
 800cddc:	0800cdf5 	.word	0x0800cdf5
 800cde0:	0800ceaf 	.word	0x0800ceaf
 800cde4:	0800ce9f 	.word	0x0800ce9f
 800cde8:	0800ceaf 	.word	0x0800ceaf
 800cdec:	0800ceaf 	.word	0x0800ceaf
 800cdf0:	0800cea7 	.word	0x0800cea7
		case 'S' :					/* String */
			p = va_arg(arp, TCHAR*);
 800cdf4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800cdf6:	1d1a      	adds	r2, r3, #4
 800cdf8:	66ba      	str	r2, [r7, #104]	; 0x68
 800cdfa:	681b      	ldr	r3, [r3, #0]
 800cdfc:	66fb      	str	r3, [r7, #108]	; 0x6c
			for (j = 0; p[j]; j++) ;
 800cdfe:	2300      	movs	r3, #0
 800ce00:	67fb      	str	r3, [r7, #124]	; 0x7c
 800ce02:	e002      	b.n	800ce0a <f_printf+0x1be>
 800ce04:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800ce06:	3301      	adds	r3, #1
 800ce08:	67fb      	str	r3, [r7, #124]	; 0x7c
 800ce0a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800ce0c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800ce0e:	4413      	add	r3, r2
 800ce10:	781b      	ldrb	r3, [r3, #0]
 800ce12:	2b00      	cmp	r3, #0
 800ce14:	d1f6      	bne.n	800ce04 <f_printf+0x1b8>
			if (!(f & 2)) {
 800ce16:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 800ce1a:	f003 0302 	and.w	r3, r3, #2
 800ce1e:	2b00      	cmp	r3, #0
 800ce20:	d117      	bne.n	800ce52 <f_printf+0x206>
				while (j++ < w) putc_bfd(&pb, ' ');
 800ce22:	e005      	b.n	800ce30 <f_printf+0x1e4>
 800ce24:	f107 0308 	add.w	r3, r7, #8
 800ce28:	2120      	movs	r1, #32
 800ce2a:	4618      	mov	r0, r3
 800ce2c:	f7ff fed0 	bl	800cbd0 <putc_bfd>
 800ce30:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800ce32:	1c5a      	adds	r2, r3, #1
 800ce34:	67fa      	str	r2, [r7, #124]	; 0x7c
 800ce36:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800ce38:	4293      	cmp	r3, r2
 800ce3a:	d3f3      	bcc.n	800ce24 <f_printf+0x1d8>
			}
			while (*p) putc_bfd(&pb, *p++);
 800ce3c:	e009      	b.n	800ce52 <f_printf+0x206>
 800ce3e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ce40:	1c5a      	adds	r2, r3, #1
 800ce42:	66fa      	str	r2, [r7, #108]	; 0x6c
 800ce44:	781a      	ldrb	r2, [r3, #0]
 800ce46:	f107 0308 	add.w	r3, r7, #8
 800ce4a:	4611      	mov	r1, r2
 800ce4c:	4618      	mov	r0, r3
 800ce4e:	f7ff febf 	bl	800cbd0 <putc_bfd>
 800ce52:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ce54:	781b      	ldrb	r3, [r3, #0]
 800ce56:	2b00      	cmp	r3, #0
 800ce58:	d1f1      	bne.n	800ce3e <f_printf+0x1f2>
			while (j++ < w) putc_bfd(&pb, ' ');
 800ce5a:	e005      	b.n	800ce68 <f_printf+0x21c>
 800ce5c:	f107 0308 	add.w	r3, r7, #8
 800ce60:	2120      	movs	r1, #32
 800ce62:	4618      	mov	r0, r3
 800ce64:	f7ff feb4 	bl	800cbd0 <putc_bfd>
 800ce68:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800ce6a:	1c5a      	adds	r2, r3, #1
 800ce6c:	67fa      	str	r2, [r7, #124]	; 0x7c
 800ce6e:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800ce70:	4293      	cmp	r3, r2
 800ce72:	d3f3      	bcc.n	800ce5c <f_printf+0x210>
			continue;
 800ce74:	e0dd      	b.n	800d032 <f_printf+0x3e6>
		case 'C' :					/* Character */
			putc_bfd(&pb, (TCHAR)va_arg(arp, int)); continue;
 800ce76:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800ce78:	1d1a      	adds	r2, r3, #4
 800ce7a:	66ba      	str	r2, [r7, #104]	; 0x68
 800ce7c:	681b      	ldr	r3, [r3, #0]
 800ce7e:	b2da      	uxtb	r2, r3
 800ce80:	f107 0308 	add.w	r3, r7, #8
 800ce84:	4611      	mov	r1, r2
 800ce86:	4618      	mov	r0, r3
 800ce88:	f7ff fea2 	bl	800cbd0 <putc_bfd>
 800ce8c:	e0d1      	b.n	800d032 <f_printf+0x3e6>
		case 'B' :					/* Binary */
			r = 2; break;
 800ce8e:	2302      	movs	r3, #2
 800ce90:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
 800ce94:	e014      	b.n	800cec0 <f_printf+0x274>
		case 'O' :					/* Octal */
			r = 8; break;
 800ce96:	2308      	movs	r3, #8
 800ce98:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
 800ce9c:	e010      	b.n	800cec0 <f_printf+0x274>
		case 'D' :					/* Signed decimal */
		case 'U' :					/* Unsigned decimal */
			r = 10; break;
 800ce9e:	230a      	movs	r3, #10
 800cea0:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
 800cea4:	e00c      	b.n	800cec0 <f_printf+0x274>
		case 'X' :					/* Hexdecimal */
			r = 16; break;
 800cea6:	2310      	movs	r3, #16
 800cea8:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
 800ceac:	e008      	b.n	800cec0 <f_printf+0x274>
		default:					/* Unknown type (pass-through) */
			putc_bfd(&pb, c); continue;
 800ceae:	f897 2073 	ldrb.w	r2, [r7, #115]	; 0x73
 800ceb2:	f107 0308 	add.w	r3, r7, #8
 800ceb6:	4611      	mov	r1, r2
 800ceb8:	4618      	mov	r0, r3
 800ceba:	f7ff fe89 	bl	800cbd0 <putc_bfd>
 800cebe:	e0b8      	b.n	800d032 <f_printf+0x3e6>
		}

		/* Get an argument and put it in numeral */
		v = (f & 4) ? (DWORD)va_arg(arp, long) : ((d == 'D') ? (DWORD)(long)va_arg(arp, int) : (DWORD)va_arg(arp, unsigned int));
 800cec0:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 800cec4:	f003 0304 	and.w	r3, r3, #4
 800cec8:	2b00      	cmp	r3, #0
 800ceca:	d004      	beq.n	800ced6 <f_printf+0x28a>
 800cecc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800cece:	1d1a      	adds	r2, r3, #4
 800ced0:	66ba      	str	r2, [r7, #104]	; 0x68
 800ced2:	681b      	ldr	r3, [r3, #0]
 800ced4:	e00c      	b.n	800cef0 <f_printf+0x2a4>
 800ced6:	f897 3072 	ldrb.w	r3, [r7, #114]	; 0x72
 800ceda:	2b44      	cmp	r3, #68	; 0x44
 800cedc:	d104      	bne.n	800cee8 <f_printf+0x29c>
 800cede:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800cee0:	1d1a      	adds	r2, r3, #4
 800cee2:	66ba      	str	r2, [r7, #104]	; 0x68
 800cee4:	681b      	ldr	r3, [r3, #0]
 800cee6:	e003      	b.n	800cef0 <f_printf+0x2a4>
 800cee8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800ceea:	1d1a      	adds	r2, r3, #4
 800ceec:	66ba      	str	r2, [r7, #104]	; 0x68
 800ceee:	681b      	ldr	r3, [r3, #0]
 800cef0:	677b      	str	r3, [r7, #116]	; 0x74
		if (d == 'D' && (v & 0x80000000)) {
 800cef2:	f897 3072 	ldrb.w	r3, [r7, #114]	; 0x72
 800cef6:	2b44      	cmp	r3, #68	; 0x44
 800cef8:	d10b      	bne.n	800cf12 <f_printf+0x2c6>
 800cefa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800cefc:	2b00      	cmp	r3, #0
 800cefe:	da08      	bge.n	800cf12 <f_printf+0x2c6>
			v = 0 - v;
 800cf00:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800cf02:	425b      	negs	r3, r3
 800cf04:	677b      	str	r3, [r7, #116]	; 0x74
			f |= 8;
 800cf06:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 800cf0a:	f043 0308 	orr.w	r3, r3, #8
 800cf0e:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
		}
		i = 0;
 800cf12:	2300      	movs	r3, #0
 800cf14:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
		do {
			d = (TCHAR)(v % r); v /= r;
 800cf18:	f897 2086 	ldrb.w	r2, [r7, #134]	; 0x86
 800cf1c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800cf1e:	fbb3 f1f2 	udiv	r1, r3, r2
 800cf22:	fb02 f201 	mul.w	r2, r2, r1
 800cf26:	1a9b      	subs	r3, r3, r2
 800cf28:	f887 3072 	strb.w	r3, [r7, #114]	; 0x72
 800cf2c:	f897 3086 	ldrb.w	r3, [r7, #134]	; 0x86
 800cf30:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800cf32:	fbb2 f3f3 	udiv	r3, r2, r3
 800cf36:	677b      	str	r3, [r7, #116]	; 0x74
			if (d > 9) d += (c == 'x') ? 0x27 : 0x07;
 800cf38:	f897 3072 	ldrb.w	r3, [r7, #114]	; 0x72
 800cf3c:	2b09      	cmp	r3, #9
 800cf3e:	d90b      	bls.n	800cf58 <f_printf+0x30c>
 800cf40:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 800cf44:	2b78      	cmp	r3, #120	; 0x78
 800cf46:	d101      	bne.n	800cf4c <f_printf+0x300>
 800cf48:	2227      	movs	r2, #39	; 0x27
 800cf4a:	e000      	b.n	800cf4e <f_printf+0x302>
 800cf4c:	2207      	movs	r2, #7
 800cf4e:	f897 3072 	ldrb.w	r3, [r7, #114]	; 0x72
 800cf52:	4413      	add	r3, r2
 800cf54:	f887 3072 	strb.w	r3, [r7, #114]	; 0x72
			s[i++] = d + '0';
 800cf58:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800cf5c:	1c5a      	adds	r2, r3, #1
 800cf5e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800cf62:	f897 2072 	ldrb.w	r2, [r7, #114]	; 0x72
 800cf66:	3230      	adds	r2, #48	; 0x30
 800cf68:	b2d2      	uxtb	r2, r2
 800cf6a:	f107 0188 	add.w	r1, r7, #136	; 0x88
 800cf6e:	440b      	add	r3, r1
 800cf70:	f803 2c34 	strb.w	r2, [r3, #-52]
		} while (v && i < sizeof s / sizeof s[0]);
 800cf74:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800cf76:	2b00      	cmp	r3, #0
 800cf78:	d003      	beq.n	800cf82 <f_printf+0x336>
 800cf7a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800cf7e:	2b0f      	cmp	r3, #15
 800cf80:	d9ca      	bls.n	800cf18 <f_printf+0x2cc>
		if (f & 8) s[i++] = '-';
 800cf82:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 800cf86:	f003 0308 	and.w	r3, r3, #8
 800cf8a:	2b00      	cmp	r3, #0
 800cf8c:	d00a      	beq.n	800cfa4 <f_printf+0x358>
 800cf8e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800cf92:	1c5a      	adds	r2, r3, #1
 800cf94:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800cf98:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800cf9c:	4413      	add	r3, r2
 800cf9e:	222d      	movs	r2, #45	; 0x2d
 800cfa0:	f803 2c34 	strb.w	r2, [r3, #-52]
		j = i; d = (f & 1) ? '0' : ' ';
 800cfa4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800cfa8:	67fb      	str	r3, [r7, #124]	; 0x7c
 800cfaa:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 800cfae:	f003 0301 	and.w	r3, r3, #1
 800cfb2:	2b00      	cmp	r3, #0
 800cfb4:	d001      	beq.n	800cfba <f_printf+0x36e>
 800cfb6:	2330      	movs	r3, #48	; 0x30
 800cfb8:	e000      	b.n	800cfbc <f_printf+0x370>
 800cfba:	2320      	movs	r3, #32
 800cfbc:	f887 3072 	strb.w	r3, [r7, #114]	; 0x72
		while (!(f & 2) && j++ < w) putc_bfd(&pb, d);
 800cfc0:	e007      	b.n	800cfd2 <f_printf+0x386>
 800cfc2:	f897 2072 	ldrb.w	r2, [r7, #114]	; 0x72
 800cfc6:	f107 0308 	add.w	r3, r7, #8
 800cfca:	4611      	mov	r1, r2
 800cfcc:	4618      	mov	r0, r3
 800cfce:	f7ff fdff 	bl	800cbd0 <putc_bfd>
 800cfd2:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 800cfd6:	f003 0302 	and.w	r3, r3, #2
 800cfda:	2b00      	cmp	r3, #0
 800cfdc:	d105      	bne.n	800cfea <f_printf+0x39e>
 800cfde:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800cfe0:	1c5a      	adds	r2, r3, #1
 800cfe2:	67fa      	str	r2, [r7, #124]	; 0x7c
 800cfe4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800cfe6:	4293      	cmp	r3, r2
 800cfe8:	d3eb      	bcc.n	800cfc2 <f_printf+0x376>
		do putc_bfd(&pb, s[--i]); while (i);
 800cfea:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800cfee:	3b01      	subs	r3, #1
 800cff0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800cff4:	f107 0254 	add.w	r2, r7, #84	; 0x54
 800cff8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800cffc:	4413      	add	r3, r2
 800cffe:	781a      	ldrb	r2, [r3, #0]
 800d000:	f107 0308 	add.w	r3, r7, #8
 800d004:	4611      	mov	r1, r2
 800d006:	4618      	mov	r0, r3
 800d008:	f7ff fde2 	bl	800cbd0 <putc_bfd>
 800d00c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800d010:	2b00      	cmp	r3, #0
 800d012:	d1ea      	bne.n	800cfea <f_printf+0x39e>
		while (j++ < w) putc_bfd(&pb, d);
 800d014:	e007      	b.n	800d026 <f_printf+0x3da>
 800d016:	f897 2072 	ldrb.w	r2, [r7, #114]	; 0x72
 800d01a:	f107 0308 	add.w	r3, r7, #8
 800d01e:	4611      	mov	r1, r2
 800d020:	4618      	mov	r0, r3
 800d022:	f7ff fdd5 	bl	800cbd0 <putc_bfd>
 800d026:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800d028:	1c5a      	adds	r2, r3, #1
 800d02a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800d02c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800d02e:	4293      	cmp	r3, r2
 800d030:	d3f1      	bcc.n	800d016 <f_printf+0x3ca>
		c = *fmt++;
 800d032:	e619      	b.n	800cc68 <f_printf+0x1c>
		if (c == 0) break;			/* End of string */
 800d034:	bf00      	nop
 800d036:	e000      	b.n	800d03a <f_printf+0x3ee>
		if (!c) break;
 800d038:	bf00      	nop
	}

	va_end(arp);

	if (   pb.idx >= 0		/* Flush buffered characters to the file */
 800d03a:	68fb      	ldr	r3, [r7, #12]
 800d03c:	2b00      	cmp	r3, #0
 800d03e:	db16      	blt.n	800d06e <f_printf+0x422>
		&& f_write(pb.fp, pb.buf, (UINT)pb.idx, &nw) == FR_OK
 800d040:	68b8      	ldr	r0, [r7, #8]
 800d042:	68fb      	ldr	r3, [r7, #12]
 800d044:	461c      	mov	r4, r3
 800d046:	f107 0264 	add.w	r2, r7, #100	; 0x64
 800d04a:	f107 0308 	add.w	r3, r7, #8
 800d04e:	f103 010c 	add.w	r1, r3, #12
 800d052:	4613      	mov	r3, r2
 800d054:	4622      	mov	r2, r4
 800d056:	f7ff fb2c 	bl	800c6b2 <f_write>
 800d05a:	4603      	mov	r3, r0
 800d05c:	2b00      	cmp	r3, #0
 800d05e:	d106      	bne.n	800d06e <f_printf+0x422>
		&& (UINT)pb.idx == nw) return pb.nchr;
 800d060:	68fb      	ldr	r3, [r7, #12]
 800d062:	461a      	mov	r2, r3
 800d064:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d066:	429a      	cmp	r2, r3
 800d068:	d101      	bne.n	800d06e <f_printf+0x422>
 800d06a:	693b      	ldr	r3, [r7, #16]
 800d06c:	e001      	b.n	800d072 <f_printf+0x426>
	return EOF;
 800d06e:	f04f 33ff 	mov.w	r3, #4294967295
}
 800d072:	4618      	mov	r0, r3
 800d074:	3788      	adds	r7, #136	; 0x88
 800d076:	46bd      	mov	sp, r7
 800d078:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 800d07c:	b003      	add	sp, #12
 800d07e:	4770      	bx	lr

0800d080 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800d080:	b480      	push	{r7}
 800d082:	b087      	sub	sp, #28
 800d084:	af00      	add	r7, sp, #0
 800d086:	60f8      	str	r0, [r7, #12]
 800d088:	60b9      	str	r1, [r7, #8]
 800d08a:	4613      	mov	r3, r2
 800d08c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800d08e:	2301      	movs	r3, #1
 800d090:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800d092:	2300      	movs	r3, #0
 800d094:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 800d096:	4b1e      	ldr	r3, [pc, #120]	; (800d110 <FATFS_LinkDriverEx+0x90>)
 800d098:	7a5b      	ldrb	r3, [r3, #9]
 800d09a:	b2db      	uxtb	r3, r3
 800d09c:	2b01      	cmp	r3, #1
 800d09e:	d831      	bhi.n	800d104 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800d0a0:	4b1b      	ldr	r3, [pc, #108]	; (800d110 <FATFS_LinkDriverEx+0x90>)
 800d0a2:	7a5b      	ldrb	r3, [r3, #9]
 800d0a4:	b2db      	uxtb	r3, r3
 800d0a6:	461a      	mov	r2, r3
 800d0a8:	4b19      	ldr	r3, [pc, #100]	; (800d110 <FATFS_LinkDriverEx+0x90>)
 800d0aa:	2100      	movs	r1, #0
 800d0ac:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 800d0ae:	4b18      	ldr	r3, [pc, #96]	; (800d110 <FATFS_LinkDriverEx+0x90>)
 800d0b0:	7a5b      	ldrb	r3, [r3, #9]
 800d0b2:	b2db      	uxtb	r3, r3
 800d0b4:	4a16      	ldr	r2, [pc, #88]	; (800d110 <FATFS_LinkDriverEx+0x90>)
 800d0b6:	009b      	lsls	r3, r3, #2
 800d0b8:	4413      	add	r3, r2
 800d0ba:	68fa      	ldr	r2, [r7, #12]
 800d0bc:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 800d0be:	4b14      	ldr	r3, [pc, #80]	; (800d110 <FATFS_LinkDriverEx+0x90>)
 800d0c0:	7a5b      	ldrb	r3, [r3, #9]
 800d0c2:	b2db      	uxtb	r3, r3
 800d0c4:	461a      	mov	r2, r3
 800d0c6:	4b12      	ldr	r3, [pc, #72]	; (800d110 <FATFS_LinkDriverEx+0x90>)
 800d0c8:	4413      	add	r3, r2
 800d0ca:	79fa      	ldrb	r2, [r7, #7]
 800d0cc:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800d0ce:	4b10      	ldr	r3, [pc, #64]	; (800d110 <FATFS_LinkDriverEx+0x90>)
 800d0d0:	7a5b      	ldrb	r3, [r3, #9]
 800d0d2:	b2db      	uxtb	r3, r3
 800d0d4:	1c5a      	adds	r2, r3, #1
 800d0d6:	b2d1      	uxtb	r1, r2
 800d0d8:	4a0d      	ldr	r2, [pc, #52]	; (800d110 <FATFS_LinkDriverEx+0x90>)
 800d0da:	7251      	strb	r1, [r2, #9]
 800d0dc:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800d0de:	7dbb      	ldrb	r3, [r7, #22]
 800d0e0:	3330      	adds	r3, #48	; 0x30
 800d0e2:	b2da      	uxtb	r2, r3
 800d0e4:	68bb      	ldr	r3, [r7, #8]
 800d0e6:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800d0e8:	68bb      	ldr	r3, [r7, #8]
 800d0ea:	3301      	adds	r3, #1
 800d0ec:	223a      	movs	r2, #58	; 0x3a
 800d0ee:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800d0f0:	68bb      	ldr	r3, [r7, #8]
 800d0f2:	3302      	adds	r3, #2
 800d0f4:	222f      	movs	r2, #47	; 0x2f
 800d0f6:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800d0f8:	68bb      	ldr	r3, [r7, #8]
 800d0fa:	3303      	adds	r3, #3
 800d0fc:	2200      	movs	r2, #0
 800d0fe:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800d100:	2300      	movs	r3, #0
 800d102:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 800d104:	7dfb      	ldrb	r3, [r7, #23]
}
 800d106:	4618      	mov	r0, r3
 800d108:	371c      	adds	r7, #28
 800d10a:	46bd      	mov	sp, r7
 800d10c:	bc80      	pop	{r7}
 800d10e:	4770      	bx	lr
 800d110:	200003d0 	.word	0x200003d0

0800d114 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 800d114:	b580      	push	{r7, lr}
 800d116:	b082      	sub	sp, #8
 800d118:	af00      	add	r7, sp, #0
 800d11a:	6078      	str	r0, [r7, #4]
 800d11c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800d11e:	2200      	movs	r2, #0
 800d120:	6839      	ldr	r1, [r7, #0]
 800d122:	6878      	ldr	r0, [r7, #4]
 800d124:	f7ff ffac 	bl	800d080 <FATFS_LinkDriverEx>
 800d128:	4603      	mov	r3, r0
}
 800d12a:	4618      	mov	r0, r3
 800d12c:	3708      	adds	r7, #8
 800d12e:	46bd      	mov	sp, r7
 800d130:	bd80      	pop	{r7, pc}

0800d132 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800d132:	b480      	push	{r7}
 800d134:	b085      	sub	sp, #20
 800d136:	af00      	add	r7, sp, #0
 800d138:	4603      	mov	r3, r0
 800d13a:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800d13c:	2300      	movs	r3, #0
 800d13e:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800d140:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800d144:	2b84      	cmp	r3, #132	; 0x84
 800d146:	d005      	beq.n	800d154 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800d148:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800d14c:	68fb      	ldr	r3, [r7, #12]
 800d14e:	4413      	add	r3, r2
 800d150:	3303      	adds	r3, #3
 800d152:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800d154:	68fb      	ldr	r3, [r7, #12]
}
 800d156:	4618      	mov	r0, r3
 800d158:	3714      	adds	r7, #20
 800d15a:	46bd      	mov	sp, r7
 800d15c:	bc80      	pop	{r7}
 800d15e:	4770      	bx	lr

0800d160 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800d160:	b480      	push	{r7}
 800d162:	b083      	sub	sp, #12
 800d164:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d166:	f3ef 8305 	mrs	r3, IPSR
 800d16a:	607b      	str	r3, [r7, #4]
  return(result);
 800d16c:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800d16e:	2b00      	cmp	r3, #0
 800d170:	bf14      	ite	ne
 800d172:	2301      	movne	r3, #1
 800d174:	2300      	moveq	r3, #0
 800d176:	b2db      	uxtb	r3, r3
}
 800d178:	4618      	mov	r0, r3
 800d17a:	370c      	adds	r7, #12
 800d17c:	46bd      	mov	sp, r7
 800d17e:	bc80      	pop	{r7}
 800d180:	4770      	bx	lr

0800d182 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800d182:	b580      	push	{r7, lr}
 800d184:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800d186:	f001 fa79 	bl	800e67c <vTaskStartScheduler>
  
  return osOK;
 800d18a:	2300      	movs	r3, #0
}
 800d18c:	4618      	mov	r0, r3
 800d18e:	bd80      	pop	{r7, pc}

0800d190 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800d190:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d192:	b087      	sub	sp, #28
 800d194:	af02      	add	r7, sp, #8
 800d196:	6078      	str	r0, [r7, #4]
 800d198:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800d19a:	687b      	ldr	r3, [r7, #4]
 800d19c:	685c      	ldr	r4, [r3, #4]
 800d19e:	687b      	ldr	r3, [r7, #4]
 800d1a0:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800d1a2:	687b      	ldr	r3, [r7, #4]
 800d1a4:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800d1a6:	b29e      	uxth	r6, r3
 800d1a8:	687b      	ldr	r3, [r7, #4]
 800d1aa:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800d1ae:	4618      	mov	r0, r3
 800d1b0:	f7ff ffbf 	bl	800d132 <makeFreeRtosPriority>
 800d1b4:	4602      	mov	r2, r0
 800d1b6:	f107 030c 	add.w	r3, r7, #12
 800d1ba:	9301      	str	r3, [sp, #4]
 800d1bc:	9200      	str	r2, [sp, #0]
 800d1be:	683b      	ldr	r3, [r7, #0]
 800d1c0:	4632      	mov	r2, r6
 800d1c2:	4629      	mov	r1, r5
 800d1c4:	4620      	mov	r0, r4
 800d1c6:	f001 f86e 	bl	800e2a6 <xTaskCreate>
 800d1ca:	4603      	mov	r3, r0
 800d1cc:	2b01      	cmp	r3, #1
 800d1ce:	d001      	beq.n	800d1d4 <osThreadCreate+0x44>
                   &handle) != pdPASS)  {
    return NULL;
 800d1d0:	2300      	movs	r3, #0
 800d1d2:	e000      	b.n	800d1d6 <osThreadCreate+0x46>
  }     
#endif
  
  return handle;
 800d1d4:	68fb      	ldr	r3, [r7, #12]
}
 800d1d6:	4618      	mov	r0, r3
 800d1d8:	3714      	adds	r7, #20
 800d1da:	46bd      	mov	sp, r7
 800d1dc:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800d1de <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800d1de:	b580      	push	{r7, lr}
 800d1e0:	b084      	sub	sp, #16
 800d1e2:	af00      	add	r7, sp, #0
 800d1e4:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800d1e6:	687b      	ldr	r3, [r7, #4]
 800d1e8:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800d1ea:	68fb      	ldr	r3, [r7, #12]
 800d1ec:	2b00      	cmp	r3, #0
 800d1ee:	d001      	beq.n	800d1f4 <osDelay+0x16>
 800d1f0:	68fb      	ldr	r3, [r7, #12]
 800d1f2:	e000      	b.n	800d1f6 <osDelay+0x18>
 800d1f4:	2301      	movs	r3, #1
 800d1f6:	4618      	mov	r0, r3
 800d1f8:	f001 fa0c 	bl	800e614 <vTaskDelay>
  
  return osOK;
 800d1fc:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800d1fe:	4618      	mov	r0, r3
 800d200:	3710      	adds	r7, #16
 800d202:	46bd      	mov	sp, r7
 800d204:	bd80      	pop	{r7, pc}

0800d206 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800d206:	b580      	push	{r7, lr}
 800d208:	b082      	sub	sp, #8
 800d20a:	af00      	add	r7, sp, #0
 800d20c:	6078      	str	r0, [r7, #4]
 800d20e:	6039      	str	r1, [r7, #0]
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
  }
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800d210:	687b      	ldr	r3, [r7, #4]
 800d212:	6818      	ldr	r0, [r3, #0]
 800d214:	687b      	ldr	r3, [r7, #4]
 800d216:	685b      	ldr	r3, [r3, #4]
 800d218:	2200      	movs	r2, #0
 800d21a:	4619      	mov	r1, r3
 800d21c:	f000 fbbe 	bl	800d99c <xQueueGenericCreate>
 800d220:	4603      	mov	r3, r0
#endif
}
 800d222:	4618      	mov	r0, r3
 800d224:	3708      	adds	r7, #8
 800d226:	46bd      	mov	sp, r7
 800d228:	bd80      	pop	{r7, pc}
	...

0800d22c <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 800d22c:	b580      	push	{r7, lr}
 800d22e:	b086      	sub	sp, #24
 800d230:	af00      	add	r7, sp, #0
 800d232:	60f8      	str	r0, [r7, #12]
 800d234:	60b9      	str	r1, [r7, #8]
 800d236:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 800d238:	2300      	movs	r3, #0
 800d23a:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 800d23c:	687b      	ldr	r3, [r7, #4]
 800d23e:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 800d240:	697b      	ldr	r3, [r7, #20]
 800d242:	2b00      	cmp	r3, #0
 800d244:	d101      	bne.n	800d24a <osMessagePut+0x1e>
    ticks = 1;
 800d246:	2301      	movs	r3, #1
 800d248:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 800d24a:	f7ff ff89 	bl	800d160 <inHandlerMode>
 800d24e:	4603      	mov	r3, r0
 800d250:	2b00      	cmp	r3, #0
 800d252:	d018      	beq.n	800d286 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 800d254:	f107 0210 	add.w	r2, r7, #16
 800d258:	f107 0108 	add.w	r1, r7, #8
 800d25c:	2300      	movs	r3, #0
 800d25e:	68f8      	ldr	r0, [r7, #12]
 800d260:	f000 fcee 	bl	800dc40 <xQueueGenericSendFromISR>
 800d264:	4603      	mov	r3, r0
 800d266:	2b01      	cmp	r3, #1
 800d268:	d001      	beq.n	800d26e <osMessagePut+0x42>
      return osErrorOS;
 800d26a:	23ff      	movs	r3, #255	; 0xff
 800d26c:	e018      	b.n	800d2a0 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800d26e:	693b      	ldr	r3, [r7, #16]
 800d270:	2b00      	cmp	r3, #0
 800d272:	d014      	beq.n	800d29e <osMessagePut+0x72>
 800d274:	4b0c      	ldr	r3, [pc, #48]	; (800d2a8 <osMessagePut+0x7c>)
 800d276:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d27a:	601a      	str	r2, [r3, #0]
 800d27c:	f3bf 8f4f 	dsb	sy
 800d280:	f3bf 8f6f 	isb	sy
 800d284:	e00b      	b.n	800d29e <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 800d286:	f107 0108 	add.w	r1, r7, #8
 800d28a:	2300      	movs	r3, #0
 800d28c:	697a      	ldr	r2, [r7, #20]
 800d28e:	68f8      	ldr	r0, [r7, #12]
 800d290:	f000 fbdc 	bl	800da4c <xQueueGenericSend>
 800d294:	4603      	mov	r3, r0
 800d296:	2b01      	cmp	r3, #1
 800d298:	d001      	beq.n	800d29e <osMessagePut+0x72>
      return osErrorOS;
 800d29a:	23ff      	movs	r3, #255	; 0xff
 800d29c:	e000      	b.n	800d2a0 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 800d29e:	2300      	movs	r3, #0
}
 800d2a0:	4618      	mov	r0, r3
 800d2a2:	3718      	adds	r7, #24
 800d2a4:	46bd      	mov	sp, r7
 800d2a6:	bd80      	pop	{r7, pc}
 800d2a8:	e000ed04 	.word	0xe000ed04

0800d2ac <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 800d2ac:	b590      	push	{r4, r7, lr}
 800d2ae:	b08b      	sub	sp, #44	; 0x2c
 800d2b0:	af00      	add	r7, sp, #0
 800d2b2:	60f8      	str	r0, [r7, #12]
 800d2b4:	60b9      	str	r1, [r7, #8]
 800d2b6:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 800d2b8:	68bb      	ldr	r3, [r7, #8]
 800d2ba:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 800d2bc:	2300      	movs	r3, #0
 800d2be:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 800d2c0:	68bb      	ldr	r3, [r7, #8]
 800d2c2:	2b00      	cmp	r3, #0
 800d2c4:	d10a      	bne.n	800d2dc <osMessageGet+0x30>
    event.status = osErrorParameter;
 800d2c6:	2380      	movs	r3, #128	; 0x80
 800d2c8:	617b      	str	r3, [r7, #20]
    return event;
 800d2ca:	68fb      	ldr	r3, [r7, #12]
 800d2cc:	461c      	mov	r4, r3
 800d2ce:	f107 0314 	add.w	r3, r7, #20
 800d2d2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d2d6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800d2da:	e054      	b.n	800d386 <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 800d2dc:	2300      	movs	r3, #0
 800d2de:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 800d2e0:	2300      	movs	r3, #0
 800d2e2:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 800d2e4:	687b      	ldr	r3, [r7, #4]
 800d2e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d2ea:	d103      	bne.n	800d2f4 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 800d2ec:	f04f 33ff 	mov.w	r3, #4294967295
 800d2f0:	627b      	str	r3, [r7, #36]	; 0x24
 800d2f2:	e009      	b.n	800d308 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 800d2f4:	687b      	ldr	r3, [r7, #4]
 800d2f6:	2b00      	cmp	r3, #0
 800d2f8:	d006      	beq.n	800d308 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 800d2fa:	687b      	ldr	r3, [r7, #4]
 800d2fc:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 800d2fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d300:	2b00      	cmp	r3, #0
 800d302:	d101      	bne.n	800d308 <osMessageGet+0x5c>
      ticks = 1;
 800d304:	2301      	movs	r3, #1
 800d306:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 800d308:	f7ff ff2a 	bl	800d160 <inHandlerMode>
 800d30c:	4603      	mov	r3, r0
 800d30e:	2b00      	cmp	r3, #0
 800d310:	d01c      	beq.n	800d34c <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 800d312:	f107 0220 	add.w	r2, r7, #32
 800d316:	f107 0314 	add.w	r3, r7, #20
 800d31a:	3304      	adds	r3, #4
 800d31c:	4619      	mov	r1, r3
 800d31e:	68b8      	ldr	r0, [r7, #8]
 800d320:	f000 fe34 	bl	800df8c <xQueueReceiveFromISR>
 800d324:	4603      	mov	r3, r0
 800d326:	2b01      	cmp	r3, #1
 800d328:	d102      	bne.n	800d330 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 800d32a:	2310      	movs	r3, #16
 800d32c:	617b      	str	r3, [r7, #20]
 800d32e:	e001      	b.n	800d334 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 800d330:	2300      	movs	r3, #0
 800d332:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 800d334:	6a3b      	ldr	r3, [r7, #32]
 800d336:	2b00      	cmp	r3, #0
 800d338:	d01d      	beq.n	800d376 <osMessageGet+0xca>
 800d33a:	4b15      	ldr	r3, [pc, #84]	; (800d390 <osMessageGet+0xe4>)
 800d33c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d340:	601a      	str	r2, [r3, #0]
 800d342:	f3bf 8f4f 	dsb	sy
 800d346:	f3bf 8f6f 	isb	sy
 800d34a:	e014      	b.n	800d376 <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 800d34c:	f107 0314 	add.w	r3, r7, #20
 800d350:	1d19      	adds	r1, r3, #4
 800d352:	2300      	movs	r3, #0
 800d354:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d356:	68b8      	ldr	r0, [r7, #8]
 800d358:	f000 fd06 	bl	800dd68 <xQueueGenericReceive>
 800d35c:	4603      	mov	r3, r0
 800d35e:	2b01      	cmp	r3, #1
 800d360:	d102      	bne.n	800d368 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 800d362:	2310      	movs	r3, #16
 800d364:	617b      	str	r3, [r7, #20]
 800d366:	e006      	b.n	800d376 <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 800d368:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d36a:	2b00      	cmp	r3, #0
 800d36c:	d101      	bne.n	800d372 <osMessageGet+0xc6>
 800d36e:	2300      	movs	r3, #0
 800d370:	e000      	b.n	800d374 <osMessageGet+0xc8>
 800d372:	2340      	movs	r3, #64	; 0x40
 800d374:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 800d376:	68fb      	ldr	r3, [r7, #12]
 800d378:	461c      	mov	r4, r3
 800d37a:	f107 0314 	add.w	r3, r7, #20
 800d37e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d382:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800d386:	68f8      	ldr	r0, [r7, #12]
 800d388:	372c      	adds	r7, #44	; 0x2c
 800d38a:	46bd      	mov	sp, r7
 800d38c:	bd90      	pop	{r4, r7, pc}
 800d38e:	bf00      	nop
 800d390:	e000ed04 	.word	0xe000ed04

0800d394 <osSystickHandler>:
* @brief  Handles the tick increment
* @param  none.
* @retval none.
*/
void osSystickHandler(void)
{
 800d394:	b580      	push	{r7, lr}
 800d396:	af00      	add	r7, sp, #0

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800d398:	f001 fd50 	bl	800ee3c <xTaskGetSchedulerState>
 800d39c:	4603      	mov	r3, r0
 800d39e:	2b01      	cmp	r3, #1
 800d3a0:	d001      	beq.n	800d3a6 <osSystickHandler+0x12>
  {
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
 800d3a2:	f000 f9f9 	bl	800d798 <xPortSysTickHandler>
#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  }
#endif  /* INCLUDE_xTaskGetSchedulerState */  
}
 800d3a6:	bf00      	nop
 800d3a8:	bd80      	pop	{r7, pc}

0800d3aa <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800d3aa:	b480      	push	{r7}
 800d3ac:	b083      	sub	sp, #12
 800d3ae:	af00      	add	r7, sp, #0
 800d3b0:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d3b2:	687b      	ldr	r3, [r7, #4]
 800d3b4:	f103 0208 	add.w	r2, r3, #8
 800d3b8:	687b      	ldr	r3, [r7, #4]
 800d3ba:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800d3bc:	687b      	ldr	r3, [r7, #4]
 800d3be:	f04f 32ff 	mov.w	r2, #4294967295
 800d3c2:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d3c4:	687b      	ldr	r3, [r7, #4]
 800d3c6:	f103 0208 	add.w	r2, r3, #8
 800d3ca:	687b      	ldr	r3, [r7, #4]
 800d3cc:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	f103 0208 	add.w	r2, r3, #8
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	2200      	movs	r2, #0
 800d3dc:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800d3de:	bf00      	nop
 800d3e0:	370c      	adds	r7, #12
 800d3e2:	46bd      	mov	sp, r7
 800d3e4:	bc80      	pop	{r7}
 800d3e6:	4770      	bx	lr

0800d3e8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800d3e8:	b480      	push	{r7}
 800d3ea:	b083      	sub	sp, #12
 800d3ec:	af00      	add	r7, sp, #0
 800d3ee:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800d3f0:	687b      	ldr	r3, [r7, #4]
 800d3f2:	2200      	movs	r2, #0
 800d3f4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800d3f6:	bf00      	nop
 800d3f8:	370c      	adds	r7, #12
 800d3fa:	46bd      	mov	sp, r7
 800d3fc:	bc80      	pop	{r7}
 800d3fe:	4770      	bx	lr

0800d400 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800d400:	b480      	push	{r7}
 800d402:	b085      	sub	sp, #20
 800d404:	af00      	add	r7, sp, #0
 800d406:	6078      	str	r0, [r7, #4]
 800d408:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800d40a:	687b      	ldr	r3, [r7, #4]
 800d40c:	685b      	ldr	r3, [r3, #4]
 800d40e:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800d410:	683b      	ldr	r3, [r7, #0]
 800d412:	68fa      	ldr	r2, [r7, #12]
 800d414:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800d416:	68fb      	ldr	r3, [r7, #12]
 800d418:	689a      	ldr	r2, [r3, #8]
 800d41a:	683b      	ldr	r3, [r7, #0]
 800d41c:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800d41e:	68fb      	ldr	r3, [r7, #12]
 800d420:	689b      	ldr	r3, [r3, #8]
 800d422:	683a      	ldr	r2, [r7, #0]
 800d424:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800d426:	68fb      	ldr	r3, [r7, #12]
 800d428:	683a      	ldr	r2, [r7, #0]
 800d42a:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800d42c:	683b      	ldr	r3, [r7, #0]
 800d42e:	687a      	ldr	r2, [r7, #4]
 800d430:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800d432:	687b      	ldr	r3, [r7, #4]
 800d434:	681b      	ldr	r3, [r3, #0]
 800d436:	1c5a      	adds	r2, r3, #1
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	601a      	str	r2, [r3, #0]
}
 800d43c:	bf00      	nop
 800d43e:	3714      	adds	r7, #20
 800d440:	46bd      	mov	sp, r7
 800d442:	bc80      	pop	{r7}
 800d444:	4770      	bx	lr

0800d446 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800d446:	b480      	push	{r7}
 800d448:	b085      	sub	sp, #20
 800d44a:	af00      	add	r7, sp, #0
 800d44c:	6078      	str	r0, [r7, #4]
 800d44e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800d450:	683b      	ldr	r3, [r7, #0]
 800d452:	681b      	ldr	r3, [r3, #0]
 800d454:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800d456:	68bb      	ldr	r3, [r7, #8]
 800d458:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d45c:	d103      	bne.n	800d466 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800d45e:	687b      	ldr	r3, [r7, #4]
 800d460:	691b      	ldr	r3, [r3, #16]
 800d462:	60fb      	str	r3, [r7, #12]
 800d464:	e00c      	b.n	800d480 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d466:	687b      	ldr	r3, [r7, #4]
 800d468:	3308      	adds	r3, #8
 800d46a:	60fb      	str	r3, [r7, #12]
 800d46c:	e002      	b.n	800d474 <vListInsert+0x2e>
 800d46e:	68fb      	ldr	r3, [r7, #12]
 800d470:	685b      	ldr	r3, [r3, #4]
 800d472:	60fb      	str	r3, [r7, #12]
 800d474:	68fb      	ldr	r3, [r7, #12]
 800d476:	685b      	ldr	r3, [r3, #4]
 800d478:	681a      	ldr	r2, [r3, #0]
 800d47a:	68bb      	ldr	r3, [r7, #8]
 800d47c:	429a      	cmp	r2, r3
 800d47e:	d9f6      	bls.n	800d46e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800d480:	68fb      	ldr	r3, [r7, #12]
 800d482:	685a      	ldr	r2, [r3, #4]
 800d484:	683b      	ldr	r3, [r7, #0]
 800d486:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800d488:	683b      	ldr	r3, [r7, #0]
 800d48a:	685b      	ldr	r3, [r3, #4]
 800d48c:	683a      	ldr	r2, [r7, #0]
 800d48e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800d490:	683b      	ldr	r3, [r7, #0]
 800d492:	68fa      	ldr	r2, [r7, #12]
 800d494:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800d496:	68fb      	ldr	r3, [r7, #12]
 800d498:	683a      	ldr	r2, [r7, #0]
 800d49a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800d49c:	683b      	ldr	r3, [r7, #0]
 800d49e:	687a      	ldr	r2, [r7, #4]
 800d4a0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800d4a2:	687b      	ldr	r3, [r7, #4]
 800d4a4:	681b      	ldr	r3, [r3, #0]
 800d4a6:	1c5a      	adds	r2, r3, #1
 800d4a8:	687b      	ldr	r3, [r7, #4]
 800d4aa:	601a      	str	r2, [r3, #0]
}
 800d4ac:	bf00      	nop
 800d4ae:	3714      	adds	r7, #20
 800d4b0:	46bd      	mov	sp, r7
 800d4b2:	bc80      	pop	{r7}
 800d4b4:	4770      	bx	lr

0800d4b6 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800d4b6:	b480      	push	{r7}
 800d4b8:	b085      	sub	sp, #20
 800d4ba:	af00      	add	r7, sp, #0
 800d4bc:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800d4be:	687b      	ldr	r3, [r7, #4]
 800d4c0:	691b      	ldr	r3, [r3, #16]
 800d4c2:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800d4c4:	687b      	ldr	r3, [r7, #4]
 800d4c6:	685b      	ldr	r3, [r3, #4]
 800d4c8:	687a      	ldr	r2, [r7, #4]
 800d4ca:	6892      	ldr	r2, [r2, #8]
 800d4cc:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800d4ce:	687b      	ldr	r3, [r7, #4]
 800d4d0:	689b      	ldr	r3, [r3, #8]
 800d4d2:	687a      	ldr	r2, [r7, #4]
 800d4d4:	6852      	ldr	r2, [r2, #4]
 800d4d6:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800d4d8:	68fb      	ldr	r3, [r7, #12]
 800d4da:	685a      	ldr	r2, [r3, #4]
 800d4dc:	687b      	ldr	r3, [r7, #4]
 800d4de:	429a      	cmp	r2, r3
 800d4e0:	d103      	bne.n	800d4ea <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800d4e2:	687b      	ldr	r3, [r7, #4]
 800d4e4:	689a      	ldr	r2, [r3, #8]
 800d4e6:	68fb      	ldr	r3, [r7, #12]
 800d4e8:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800d4ea:	687b      	ldr	r3, [r7, #4]
 800d4ec:	2200      	movs	r2, #0
 800d4ee:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800d4f0:	68fb      	ldr	r3, [r7, #12]
 800d4f2:	681b      	ldr	r3, [r3, #0]
 800d4f4:	1e5a      	subs	r2, r3, #1
 800d4f6:	68fb      	ldr	r3, [r7, #12]
 800d4f8:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800d4fa:	68fb      	ldr	r3, [r7, #12]
 800d4fc:	681b      	ldr	r3, [r3, #0]
}
 800d4fe:	4618      	mov	r0, r3
 800d500:	3714      	adds	r7, #20
 800d502:	46bd      	mov	sp, r7
 800d504:	bc80      	pop	{r7}
 800d506:	4770      	bx	lr

0800d508 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800d508:	b480      	push	{r7}
 800d50a:	b085      	sub	sp, #20
 800d50c:	af00      	add	r7, sp, #0
 800d50e:	60f8      	str	r0, [r7, #12]
 800d510:	60b9      	str	r1, [r7, #8]
 800d512:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800d514:	68fb      	ldr	r3, [r7, #12]
 800d516:	3b04      	subs	r3, #4
 800d518:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800d51a:	68fb      	ldr	r3, [r7, #12]
 800d51c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800d520:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d522:	68fb      	ldr	r3, [r7, #12]
 800d524:	3b04      	subs	r3, #4
 800d526:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800d528:	68bb      	ldr	r3, [r7, #8]
 800d52a:	f023 0201 	bic.w	r2, r3, #1
 800d52e:	68fb      	ldr	r3, [r7, #12]
 800d530:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d532:	68fb      	ldr	r3, [r7, #12]
 800d534:	3b04      	subs	r3, #4
 800d536:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800d538:	4a08      	ldr	r2, [pc, #32]	; (800d55c <pxPortInitialiseStack+0x54>)
 800d53a:	68fb      	ldr	r3, [r7, #12]
 800d53c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800d53e:	68fb      	ldr	r3, [r7, #12]
 800d540:	3b14      	subs	r3, #20
 800d542:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800d544:	687a      	ldr	r2, [r7, #4]
 800d546:	68fb      	ldr	r3, [r7, #12]
 800d548:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800d54a:	68fb      	ldr	r3, [r7, #12]
 800d54c:	3b20      	subs	r3, #32
 800d54e:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800d550:	68fb      	ldr	r3, [r7, #12]
}
 800d552:	4618      	mov	r0, r3
 800d554:	3714      	adds	r7, #20
 800d556:	46bd      	mov	sp, r7
 800d558:	bc80      	pop	{r7}
 800d55a:	4770      	bx	lr
 800d55c:	0800d561 	.word	0x0800d561

0800d560 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800d560:	b480      	push	{r7}
 800d562:	b083      	sub	sp, #12
 800d564:	af00      	add	r7, sp, #0
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800d566:	4b0c      	ldr	r3, [pc, #48]	; (800d598 <prvTaskExitError+0x38>)
 800d568:	681b      	ldr	r3, [r3, #0]
 800d56a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d56e:	d009      	beq.n	800d584 <prvTaskExitError+0x24>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800d570:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d574:	f383 8811 	msr	BASEPRI, r3
 800d578:	f3bf 8f6f 	isb	sy
 800d57c:	f3bf 8f4f 	dsb	sy
 800d580:	607b      	str	r3, [r7, #4]
 800d582:	e7fe      	b.n	800d582 <prvTaskExitError+0x22>
 800d584:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d588:	f383 8811 	msr	BASEPRI, r3
 800d58c:	f3bf 8f6f 	isb	sy
 800d590:	f3bf 8f4f 	dsb	sy
 800d594:	603b      	str	r3, [r7, #0]
	portDISABLE_INTERRUPTS();
	for( ;; );
 800d596:	e7fe      	b.n	800d596 <prvTaskExitError+0x36>
 800d598:	20000020 	.word	0x20000020
 800d59c:	00000000 	.word	0x00000000

0800d5a0 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800d5a0:	4b07      	ldr	r3, [pc, #28]	; (800d5c0 <pxCurrentTCBConst2>)
 800d5a2:	6819      	ldr	r1, [r3, #0]
 800d5a4:	6808      	ldr	r0, [r1, #0]
 800d5a6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800d5aa:	f380 8809 	msr	PSP, r0
 800d5ae:	f3bf 8f6f 	isb	sy
 800d5b2:	f04f 0000 	mov.w	r0, #0
 800d5b6:	f380 8811 	msr	BASEPRI, r0
 800d5ba:	f04e 0e0d 	orr.w	lr, lr, #13
 800d5be:	4770      	bx	lr

0800d5c0 <pxCurrentTCBConst2>:
 800d5c0:	200003e4 	.word	0x200003e4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800d5c4:	bf00      	nop
 800d5c6:	bf00      	nop

0800d5c8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 800d5c8:	4806      	ldr	r0, [pc, #24]	; (800d5e4 <prvPortStartFirstTask+0x1c>)
 800d5ca:	6800      	ldr	r0, [r0, #0]
 800d5cc:	6800      	ldr	r0, [r0, #0]
 800d5ce:	f380 8808 	msr	MSP, r0
 800d5d2:	b662      	cpsie	i
 800d5d4:	b661      	cpsie	f
 800d5d6:	f3bf 8f4f 	dsb	sy
 800d5da:	f3bf 8f6f 	isb	sy
 800d5de:	df00      	svc	0
 800d5e0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800d5e2:	bf00      	nop
 800d5e4:	e000ed08 	.word	0xe000ed08

0800d5e8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800d5e8:	b580      	push	{r7, lr}
 800d5ea:	b084      	sub	sp, #16
 800d5ec:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800d5ee:	4b28      	ldr	r3, [pc, #160]	; (800d690 <xPortStartScheduler+0xa8>)
 800d5f0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800d5f2:	68fb      	ldr	r3, [r7, #12]
 800d5f4:	781b      	ldrb	r3, [r3, #0]
 800d5f6:	b2db      	uxtb	r3, r3
 800d5f8:	60bb      	str	r3, [r7, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800d5fa:	68fb      	ldr	r3, [r7, #12]
 800d5fc:	22ff      	movs	r2, #255	; 0xff
 800d5fe:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800d600:	68fb      	ldr	r3, [r7, #12]
 800d602:	781b      	ldrb	r3, [r3, #0]
 800d604:	b2db      	uxtb	r3, r3
 800d606:	71fb      	strb	r3, [r7, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800d608:	79fb      	ldrb	r3, [r7, #7]
 800d60a:	b2db      	uxtb	r3, r3
 800d60c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800d610:	b2da      	uxtb	r2, r3
 800d612:	4b20      	ldr	r3, [pc, #128]	; (800d694 <xPortStartScheduler+0xac>)
 800d614:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800d616:	4b20      	ldr	r3, [pc, #128]	; (800d698 <xPortStartScheduler+0xb0>)
 800d618:	2207      	movs	r2, #7
 800d61a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d61c:	e009      	b.n	800d632 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800d61e:	4b1e      	ldr	r3, [pc, #120]	; (800d698 <xPortStartScheduler+0xb0>)
 800d620:	681b      	ldr	r3, [r3, #0]
 800d622:	3b01      	subs	r3, #1
 800d624:	4a1c      	ldr	r2, [pc, #112]	; (800d698 <xPortStartScheduler+0xb0>)
 800d626:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800d628:	79fb      	ldrb	r3, [r7, #7]
 800d62a:	b2db      	uxtb	r3, r3
 800d62c:	005b      	lsls	r3, r3, #1
 800d62e:	b2db      	uxtb	r3, r3
 800d630:	71fb      	strb	r3, [r7, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d632:	79fb      	ldrb	r3, [r7, #7]
 800d634:	b2db      	uxtb	r3, r3
 800d636:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d63a:	2b80      	cmp	r3, #128	; 0x80
 800d63c:	d0ef      	beq.n	800d61e <xPortStartScheduler+0x36>
		}

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800d63e:	4b16      	ldr	r3, [pc, #88]	; (800d698 <xPortStartScheduler+0xb0>)
 800d640:	681b      	ldr	r3, [r3, #0]
 800d642:	021b      	lsls	r3, r3, #8
 800d644:	4a14      	ldr	r2, [pc, #80]	; (800d698 <xPortStartScheduler+0xb0>)
 800d646:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800d648:	4b13      	ldr	r3, [pc, #76]	; (800d698 <xPortStartScheduler+0xb0>)
 800d64a:	681b      	ldr	r3, [r3, #0]
 800d64c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800d650:	4a11      	ldr	r2, [pc, #68]	; (800d698 <xPortStartScheduler+0xb0>)
 800d652:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800d654:	68bb      	ldr	r3, [r7, #8]
 800d656:	b2da      	uxtb	r2, r3
 800d658:	68fb      	ldr	r3, [r7, #12]
 800d65a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800d65c:	4a0f      	ldr	r2, [pc, #60]	; (800d69c <xPortStartScheduler+0xb4>)
 800d65e:	4b0f      	ldr	r3, [pc, #60]	; (800d69c <xPortStartScheduler+0xb4>)
 800d660:	681b      	ldr	r3, [r3, #0]
 800d662:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800d666:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800d668:	4a0c      	ldr	r2, [pc, #48]	; (800d69c <xPortStartScheduler+0xb4>)
 800d66a:	4b0c      	ldr	r3, [pc, #48]	; (800d69c <xPortStartScheduler+0xb4>)
 800d66c:	681b      	ldr	r3, [r3, #0]
 800d66e:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800d672:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800d674:	f000 f8b0 	bl	800d7d8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800d678:	4b09      	ldr	r3, [pc, #36]	; (800d6a0 <xPortStartScheduler+0xb8>)
 800d67a:	2200      	movs	r2, #0
 800d67c:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800d67e:	f7ff ffa3 	bl	800d5c8 <prvPortStartFirstTask>

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
 800d682:	f7ff ff6d 	bl	800d560 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800d686:	2300      	movs	r3, #0
}
 800d688:	4618      	mov	r0, r3
 800d68a:	3710      	adds	r7, #16
 800d68c:	46bd      	mov	sp, r7
 800d68e:	bd80      	pop	{r7, pc}
 800d690:	e000e400 	.word	0xe000e400
 800d694:	200003dc 	.word	0x200003dc
 800d698:	200003e0 	.word	0x200003e0
 800d69c:	e000ed20 	.word	0xe000ed20
 800d6a0:	20000020 	.word	0x20000020

0800d6a4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800d6a4:	b480      	push	{r7}
 800d6a6:	b083      	sub	sp, #12
 800d6a8:	af00      	add	r7, sp, #0
 800d6aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d6ae:	f383 8811 	msr	BASEPRI, r3
 800d6b2:	f3bf 8f6f 	isb	sy
 800d6b6:	f3bf 8f4f 	dsb	sy
 800d6ba:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800d6bc:	4b0e      	ldr	r3, [pc, #56]	; (800d6f8 <vPortEnterCritical+0x54>)
 800d6be:	681b      	ldr	r3, [r3, #0]
 800d6c0:	3301      	adds	r3, #1
 800d6c2:	4a0d      	ldr	r2, [pc, #52]	; (800d6f8 <vPortEnterCritical+0x54>)
 800d6c4:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800d6c6:	4b0c      	ldr	r3, [pc, #48]	; (800d6f8 <vPortEnterCritical+0x54>)
 800d6c8:	681b      	ldr	r3, [r3, #0]
 800d6ca:	2b01      	cmp	r3, #1
 800d6cc:	d10e      	bne.n	800d6ec <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800d6ce:	4b0b      	ldr	r3, [pc, #44]	; (800d6fc <vPortEnterCritical+0x58>)
 800d6d0:	681b      	ldr	r3, [r3, #0]
 800d6d2:	b2db      	uxtb	r3, r3
 800d6d4:	2b00      	cmp	r3, #0
 800d6d6:	d009      	beq.n	800d6ec <vPortEnterCritical+0x48>
 800d6d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d6dc:	f383 8811 	msr	BASEPRI, r3
 800d6e0:	f3bf 8f6f 	isb	sy
 800d6e4:	f3bf 8f4f 	dsb	sy
 800d6e8:	603b      	str	r3, [r7, #0]
 800d6ea:	e7fe      	b.n	800d6ea <vPortEnterCritical+0x46>
	}
}
 800d6ec:	bf00      	nop
 800d6ee:	370c      	adds	r7, #12
 800d6f0:	46bd      	mov	sp, r7
 800d6f2:	bc80      	pop	{r7}
 800d6f4:	4770      	bx	lr
 800d6f6:	bf00      	nop
 800d6f8:	20000020 	.word	0x20000020
 800d6fc:	e000ed04 	.word	0xe000ed04

0800d700 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800d700:	b480      	push	{r7}
 800d702:	b083      	sub	sp, #12
 800d704:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800d706:	4b10      	ldr	r3, [pc, #64]	; (800d748 <vPortExitCritical+0x48>)
 800d708:	681b      	ldr	r3, [r3, #0]
 800d70a:	2b00      	cmp	r3, #0
 800d70c:	d109      	bne.n	800d722 <vPortExitCritical+0x22>
 800d70e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d712:	f383 8811 	msr	BASEPRI, r3
 800d716:	f3bf 8f6f 	isb	sy
 800d71a:	f3bf 8f4f 	dsb	sy
 800d71e:	607b      	str	r3, [r7, #4]
 800d720:	e7fe      	b.n	800d720 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 800d722:	4b09      	ldr	r3, [pc, #36]	; (800d748 <vPortExitCritical+0x48>)
 800d724:	681b      	ldr	r3, [r3, #0]
 800d726:	3b01      	subs	r3, #1
 800d728:	4a07      	ldr	r2, [pc, #28]	; (800d748 <vPortExitCritical+0x48>)
 800d72a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800d72c:	4b06      	ldr	r3, [pc, #24]	; (800d748 <vPortExitCritical+0x48>)
 800d72e:	681b      	ldr	r3, [r3, #0]
 800d730:	2b00      	cmp	r3, #0
 800d732:	d104      	bne.n	800d73e <vPortExitCritical+0x3e>
 800d734:	2300      	movs	r3, #0
 800d736:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800d738:	683b      	ldr	r3, [r7, #0]
 800d73a:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800d73e:	bf00      	nop
 800d740:	370c      	adds	r7, #12
 800d742:	46bd      	mov	sp, r7
 800d744:	bc80      	pop	{r7}
 800d746:	4770      	bx	lr
 800d748:	20000020 	.word	0x20000020
 800d74c:	00000000 	.word	0x00000000

0800d750 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800d750:	f3ef 8009 	mrs	r0, PSP
 800d754:	f3bf 8f6f 	isb	sy
 800d758:	4b0d      	ldr	r3, [pc, #52]	; (800d790 <pxCurrentTCBConst>)
 800d75a:	681a      	ldr	r2, [r3, #0]
 800d75c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800d760:	6010      	str	r0, [r2, #0]
 800d762:	e92d 4008 	stmdb	sp!, {r3, lr}
 800d766:	f04f 0050 	mov.w	r0, #80	; 0x50
 800d76a:	f380 8811 	msr	BASEPRI, r0
 800d76e:	f001 f931 	bl	800e9d4 <vTaskSwitchContext>
 800d772:	f04f 0000 	mov.w	r0, #0
 800d776:	f380 8811 	msr	BASEPRI, r0
 800d77a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800d77e:	6819      	ldr	r1, [r3, #0]
 800d780:	6808      	ldr	r0, [r1, #0]
 800d782:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800d786:	f380 8809 	msr	PSP, r0
 800d78a:	f3bf 8f6f 	isb	sy
 800d78e:	4770      	bx	lr

0800d790 <pxCurrentTCBConst>:
 800d790:	200003e4 	.word	0x200003e4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800d794:	bf00      	nop
 800d796:	bf00      	nop

0800d798 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800d798:	b580      	push	{r7, lr}
 800d79a:	b082      	sub	sp, #8
 800d79c:	af00      	add	r7, sp, #0
	__asm volatile
 800d79e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d7a2:	f383 8811 	msr	BASEPRI, r3
 800d7a6:	f3bf 8f6f 	isb	sy
 800d7aa:	f3bf 8f4f 	dsb	sy
 800d7ae:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800d7b0:	f001 f854 	bl	800e85c <xTaskIncrementTick>
 800d7b4:	4603      	mov	r3, r0
 800d7b6:	2b00      	cmp	r3, #0
 800d7b8:	d003      	beq.n	800d7c2 <xPortSysTickHandler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800d7ba:	4b06      	ldr	r3, [pc, #24]	; (800d7d4 <xPortSysTickHandler+0x3c>)
 800d7bc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d7c0:	601a      	str	r2, [r3, #0]
 800d7c2:	2300      	movs	r3, #0
 800d7c4:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d7c6:	683b      	ldr	r3, [r7, #0]
 800d7c8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800d7cc:	bf00      	nop
 800d7ce:	3708      	adds	r7, #8
 800d7d0:	46bd      	mov	sp, r7
 800d7d2:	bd80      	pop	{r7, pc}
 800d7d4:	e000ed04 	.word	0xe000ed04

0800d7d8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800d7d8:	b480      	push	{r7}
 800d7da:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800d7dc:	4a07      	ldr	r2, [pc, #28]	; (800d7fc <vPortSetupTimerInterrupt+0x24>)
 800d7de:	4b08      	ldr	r3, [pc, #32]	; (800d800 <vPortSetupTimerInterrupt+0x28>)
 800d7e0:	681b      	ldr	r3, [r3, #0]
 800d7e2:	4908      	ldr	r1, [pc, #32]	; (800d804 <vPortSetupTimerInterrupt+0x2c>)
 800d7e4:	fba1 1303 	umull	r1, r3, r1, r3
 800d7e8:	099b      	lsrs	r3, r3, #6
 800d7ea:	3b01      	subs	r3, #1
 800d7ec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800d7ee:	4b06      	ldr	r3, [pc, #24]	; (800d808 <vPortSetupTimerInterrupt+0x30>)
 800d7f0:	2207      	movs	r2, #7
 800d7f2:	601a      	str	r2, [r3, #0]
}
 800d7f4:	bf00      	nop
 800d7f6:	46bd      	mov	sp, r7
 800d7f8:	bc80      	pop	{r7}
 800d7fa:	4770      	bx	lr
 800d7fc:	e000e014 	.word	0xe000e014
 800d800:	20000170 	.word	0x20000170
 800d804:	10624dd3 	.word	0x10624dd3
 800d808:	e000e010 	.word	0xe000e010

0800d80c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800d80c:	b480      	push	{r7}
 800d80e:	b085      	sub	sp, #20
 800d810:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
 800d812:	f3ef 8305 	mrs	r3, IPSR
 800d816:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800d818:	68fb      	ldr	r3, [r7, #12]
 800d81a:	2b0f      	cmp	r3, #15
 800d81c:	d913      	bls.n	800d846 <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800d81e:	4a15      	ldr	r2, [pc, #84]	; (800d874 <vPortValidateInterruptPriority+0x68>)
 800d820:	68fb      	ldr	r3, [r7, #12]
 800d822:	4413      	add	r3, r2
 800d824:	781b      	ldrb	r3, [r3, #0]
 800d826:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800d828:	4b13      	ldr	r3, [pc, #76]	; (800d878 <vPortValidateInterruptPriority+0x6c>)
 800d82a:	781b      	ldrb	r3, [r3, #0]
 800d82c:	7afa      	ldrb	r2, [r7, #11]
 800d82e:	429a      	cmp	r2, r3
 800d830:	d209      	bcs.n	800d846 <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 800d832:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d836:	f383 8811 	msr	BASEPRI, r3
 800d83a:	f3bf 8f6f 	isb	sy
 800d83e:	f3bf 8f4f 	dsb	sy
 800d842:	607b      	str	r3, [r7, #4]
 800d844:	e7fe      	b.n	800d844 <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800d846:	4b0d      	ldr	r3, [pc, #52]	; (800d87c <vPortValidateInterruptPriority+0x70>)
 800d848:	681b      	ldr	r3, [r3, #0]
 800d84a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800d84e:	4b0c      	ldr	r3, [pc, #48]	; (800d880 <vPortValidateInterruptPriority+0x74>)
 800d850:	681b      	ldr	r3, [r3, #0]
 800d852:	429a      	cmp	r2, r3
 800d854:	d909      	bls.n	800d86a <vPortValidateInterruptPriority+0x5e>
 800d856:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d85a:	f383 8811 	msr	BASEPRI, r3
 800d85e:	f3bf 8f6f 	isb	sy
 800d862:	f3bf 8f4f 	dsb	sy
 800d866:	603b      	str	r3, [r7, #0]
 800d868:	e7fe      	b.n	800d868 <vPortValidateInterruptPriority+0x5c>
	}
 800d86a:	bf00      	nop
 800d86c:	3714      	adds	r7, #20
 800d86e:	46bd      	mov	sp, r7
 800d870:	bc80      	pop	{r7}
 800d872:	4770      	bx	lr
 800d874:	e000e3f0 	.word	0xe000e3f0
 800d878:	200003dc 	.word	0x200003dc
 800d87c:	e000ed0c 	.word	0xe000ed0c
 800d880:	200003e0 	.word	0x200003e0

0800d884 <pvPortMalloc>:
#endif

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800d884:	b580      	push	{r7, lr}
 800d886:	b084      	sub	sp, #16
 800d888:	af00      	add	r7, sp, #0
 800d88a:	6078      	str	r0, [r7, #4]
void *pvReturn;

	vTaskSuspendAll();
 800d88c:	f000 ff3c 	bl	800e708 <vTaskSuspendAll>
	{
		pvReturn = malloc( xWantedSize );
 800d890:	6878      	ldr	r0, [r7, #4]
 800d892:	f006 fed5 	bl	8014640 <malloc>
 800d896:	4603      	mov	r3, r0
 800d898:	60fb      	str	r3, [r7, #12]
		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800d89a:	f000 ff43 	bl	800e724 <xTaskResumeAll>
			vApplicationMallocFailedHook();
		}
	}
	#endif

	return pvReturn;
 800d89e:	68fb      	ldr	r3, [r7, #12]
}
 800d8a0:	4618      	mov	r0, r3
 800d8a2:	3710      	adds	r7, #16
 800d8a4:	46bd      	mov	sp, r7
 800d8a6:	bd80      	pop	{r7, pc}

0800d8a8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800d8a8:	b580      	push	{r7, lr}
 800d8aa:	b082      	sub	sp, #8
 800d8ac:	af00      	add	r7, sp, #0
 800d8ae:	6078      	str	r0, [r7, #4]
	if( pv )
 800d8b0:	687b      	ldr	r3, [r7, #4]
 800d8b2:	2b00      	cmp	r3, #0
 800d8b4:	d006      	beq.n	800d8c4 <vPortFree+0x1c>
	{
		vTaskSuspendAll();
 800d8b6:	f000 ff27 	bl	800e708 <vTaskSuspendAll>
		{
			free( pv );
 800d8ba:	6878      	ldr	r0, [r7, #4]
 800d8bc:	f006 fec8 	bl	8014650 <free>
			traceFREE( pv, 0 );
		}
		( void ) xTaskResumeAll();
 800d8c0:	f000 ff30 	bl	800e724 <xTaskResumeAll>
	}
}
 800d8c4:	bf00      	nop
 800d8c6:	3708      	adds	r7, #8
 800d8c8:	46bd      	mov	sp, r7
 800d8ca:	bd80      	pop	{r7, pc}

0800d8cc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800d8cc:	b580      	push	{r7, lr}
 800d8ce:	b084      	sub	sp, #16
 800d8d0:	af00      	add	r7, sp, #0
 800d8d2:	6078      	str	r0, [r7, #4]
 800d8d4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800d8d6:	687b      	ldr	r3, [r7, #4]
 800d8d8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800d8da:	68fb      	ldr	r3, [r7, #12]
 800d8dc:	2b00      	cmp	r3, #0
 800d8de:	d109      	bne.n	800d8f4 <xQueueGenericReset+0x28>
 800d8e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d8e4:	f383 8811 	msr	BASEPRI, r3
 800d8e8:	f3bf 8f6f 	isb	sy
 800d8ec:	f3bf 8f4f 	dsb	sy
 800d8f0:	60bb      	str	r3, [r7, #8]
 800d8f2:	e7fe      	b.n	800d8f2 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 800d8f4:	f7ff fed6 	bl	800d6a4 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800d8f8:	68fb      	ldr	r3, [r7, #12]
 800d8fa:	681a      	ldr	r2, [r3, #0]
 800d8fc:	68fb      	ldr	r3, [r7, #12]
 800d8fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d900:	68f9      	ldr	r1, [r7, #12]
 800d902:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800d904:	fb01 f303 	mul.w	r3, r1, r3
 800d908:	441a      	add	r2, r3
 800d90a:	68fb      	ldr	r3, [r7, #12]
 800d90c:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800d90e:	68fb      	ldr	r3, [r7, #12]
 800d910:	2200      	movs	r2, #0
 800d912:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800d914:	68fb      	ldr	r3, [r7, #12]
 800d916:	681a      	ldr	r2, [r3, #0]
 800d918:	68fb      	ldr	r3, [r7, #12]
 800d91a:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800d91c:	68fb      	ldr	r3, [r7, #12]
 800d91e:	681a      	ldr	r2, [r3, #0]
 800d920:	68fb      	ldr	r3, [r7, #12]
 800d922:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d924:	3b01      	subs	r3, #1
 800d926:	68f9      	ldr	r1, [r7, #12]
 800d928:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800d92a:	fb01 f303 	mul.w	r3, r1, r3
 800d92e:	441a      	add	r2, r3
 800d930:	68fb      	ldr	r3, [r7, #12]
 800d932:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800d934:	68fb      	ldr	r3, [r7, #12]
 800d936:	22ff      	movs	r2, #255	; 0xff
 800d938:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800d93c:	68fb      	ldr	r3, [r7, #12]
 800d93e:	22ff      	movs	r2, #255	; 0xff
 800d940:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800d944:	683b      	ldr	r3, [r7, #0]
 800d946:	2b00      	cmp	r3, #0
 800d948:	d114      	bne.n	800d974 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d94a:	68fb      	ldr	r3, [r7, #12]
 800d94c:	691b      	ldr	r3, [r3, #16]
 800d94e:	2b00      	cmp	r3, #0
 800d950:	d01a      	beq.n	800d988 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d952:	68fb      	ldr	r3, [r7, #12]
 800d954:	3310      	adds	r3, #16
 800d956:	4618      	mov	r0, r3
 800d958:	f001 f8ba 	bl	800ead0 <xTaskRemoveFromEventList>
 800d95c:	4603      	mov	r3, r0
 800d95e:	2b00      	cmp	r3, #0
 800d960:	d012      	beq.n	800d988 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800d962:	4b0d      	ldr	r3, [pc, #52]	; (800d998 <xQueueGenericReset+0xcc>)
 800d964:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d968:	601a      	str	r2, [r3, #0]
 800d96a:	f3bf 8f4f 	dsb	sy
 800d96e:	f3bf 8f6f 	isb	sy
 800d972:	e009      	b.n	800d988 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800d974:	68fb      	ldr	r3, [r7, #12]
 800d976:	3310      	adds	r3, #16
 800d978:	4618      	mov	r0, r3
 800d97a:	f7ff fd16 	bl	800d3aa <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800d97e:	68fb      	ldr	r3, [r7, #12]
 800d980:	3324      	adds	r3, #36	; 0x24
 800d982:	4618      	mov	r0, r3
 800d984:	f7ff fd11 	bl	800d3aa <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800d988:	f7ff feba 	bl	800d700 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800d98c:	2301      	movs	r3, #1
}
 800d98e:	4618      	mov	r0, r3
 800d990:	3710      	adds	r7, #16
 800d992:	46bd      	mov	sp, r7
 800d994:	bd80      	pop	{r7, pc}
 800d996:	bf00      	nop
 800d998:	e000ed04 	.word	0xe000ed04

0800d99c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800d99c:	b580      	push	{r7, lr}
 800d99e:	b08a      	sub	sp, #40	; 0x28
 800d9a0:	af02      	add	r7, sp, #8
 800d9a2:	60f8      	str	r0, [r7, #12]
 800d9a4:	60b9      	str	r1, [r7, #8]
 800d9a6:	4613      	mov	r3, r2
 800d9a8:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800d9aa:	68fb      	ldr	r3, [r7, #12]
 800d9ac:	2b00      	cmp	r3, #0
 800d9ae:	d109      	bne.n	800d9c4 <xQueueGenericCreate+0x28>
 800d9b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d9b4:	f383 8811 	msr	BASEPRI, r3
 800d9b8:	f3bf 8f6f 	isb	sy
 800d9bc:	f3bf 8f4f 	dsb	sy
 800d9c0:	613b      	str	r3, [r7, #16]
 800d9c2:	e7fe      	b.n	800d9c2 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800d9c4:	68bb      	ldr	r3, [r7, #8]
 800d9c6:	2b00      	cmp	r3, #0
 800d9c8:	d102      	bne.n	800d9d0 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800d9ca:	2300      	movs	r3, #0
 800d9cc:	61fb      	str	r3, [r7, #28]
 800d9ce:	e004      	b.n	800d9da <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d9d0:	68fb      	ldr	r3, [r7, #12]
 800d9d2:	68ba      	ldr	r2, [r7, #8]
 800d9d4:	fb02 f303 	mul.w	r3, r2, r3
 800d9d8:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800d9da:	69fb      	ldr	r3, [r7, #28]
 800d9dc:	3348      	adds	r3, #72	; 0x48
 800d9de:	4618      	mov	r0, r3
 800d9e0:	f7ff ff50 	bl	800d884 <pvPortMalloc>
 800d9e4:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800d9e6:	69bb      	ldr	r3, [r7, #24]
 800d9e8:	2b00      	cmp	r3, #0
 800d9ea:	d00b      	beq.n	800da04 <xQueueGenericCreate+0x68>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 800d9ec:	69bb      	ldr	r3, [r7, #24]
 800d9ee:	3348      	adds	r3, #72	; 0x48
 800d9f0:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800d9f2:	79fa      	ldrb	r2, [r7, #7]
 800d9f4:	69bb      	ldr	r3, [r7, #24]
 800d9f6:	9300      	str	r3, [sp, #0]
 800d9f8:	4613      	mov	r3, r2
 800d9fa:	697a      	ldr	r2, [r7, #20]
 800d9fc:	68b9      	ldr	r1, [r7, #8]
 800d9fe:	68f8      	ldr	r0, [r7, #12]
 800da00:	f000 f805 	bl	800da0e <prvInitialiseNewQueue>
		}

		return pxNewQueue;
 800da04:	69bb      	ldr	r3, [r7, #24]
	}
 800da06:	4618      	mov	r0, r3
 800da08:	3720      	adds	r7, #32
 800da0a:	46bd      	mov	sp, r7
 800da0c:	bd80      	pop	{r7, pc}

0800da0e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800da0e:	b580      	push	{r7, lr}
 800da10:	b084      	sub	sp, #16
 800da12:	af00      	add	r7, sp, #0
 800da14:	60f8      	str	r0, [r7, #12]
 800da16:	60b9      	str	r1, [r7, #8]
 800da18:	607a      	str	r2, [r7, #4]
 800da1a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800da1c:	68bb      	ldr	r3, [r7, #8]
 800da1e:	2b00      	cmp	r3, #0
 800da20:	d103      	bne.n	800da2a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800da22:	69bb      	ldr	r3, [r7, #24]
 800da24:	69ba      	ldr	r2, [r7, #24]
 800da26:	601a      	str	r2, [r3, #0]
 800da28:	e002      	b.n	800da30 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800da2a:	69bb      	ldr	r3, [r7, #24]
 800da2c:	687a      	ldr	r2, [r7, #4]
 800da2e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800da30:	69bb      	ldr	r3, [r7, #24]
 800da32:	68fa      	ldr	r2, [r7, #12]
 800da34:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800da36:	69bb      	ldr	r3, [r7, #24]
 800da38:	68ba      	ldr	r2, [r7, #8]
 800da3a:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800da3c:	2101      	movs	r1, #1
 800da3e:	69b8      	ldr	r0, [r7, #24]
 800da40:	f7ff ff44 	bl	800d8cc <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800da44:	bf00      	nop
 800da46:	3710      	adds	r7, #16
 800da48:	46bd      	mov	sp, r7
 800da4a:	bd80      	pop	{r7, pc}

0800da4c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800da4c:	b580      	push	{r7, lr}
 800da4e:	b08e      	sub	sp, #56	; 0x38
 800da50:	af00      	add	r7, sp, #0
 800da52:	60f8      	str	r0, [r7, #12]
 800da54:	60b9      	str	r1, [r7, #8]
 800da56:	607a      	str	r2, [r7, #4]
 800da58:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800da5a:	2300      	movs	r3, #0
 800da5c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800da5e:	68fb      	ldr	r3, [r7, #12]
 800da60:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800da62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da64:	2b00      	cmp	r3, #0
 800da66:	d109      	bne.n	800da7c <xQueueGenericSend+0x30>
 800da68:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da6c:	f383 8811 	msr	BASEPRI, r3
 800da70:	f3bf 8f6f 	isb	sy
 800da74:	f3bf 8f4f 	dsb	sy
 800da78:	62bb      	str	r3, [r7, #40]	; 0x28
 800da7a:	e7fe      	b.n	800da7a <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800da7c:	68bb      	ldr	r3, [r7, #8]
 800da7e:	2b00      	cmp	r3, #0
 800da80:	d103      	bne.n	800da8a <xQueueGenericSend+0x3e>
 800da82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800da86:	2b00      	cmp	r3, #0
 800da88:	d101      	bne.n	800da8e <xQueueGenericSend+0x42>
 800da8a:	2301      	movs	r3, #1
 800da8c:	e000      	b.n	800da90 <xQueueGenericSend+0x44>
 800da8e:	2300      	movs	r3, #0
 800da90:	2b00      	cmp	r3, #0
 800da92:	d109      	bne.n	800daa8 <xQueueGenericSend+0x5c>
 800da94:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da98:	f383 8811 	msr	BASEPRI, r3
 800da9c:	f3bf 8f6f 	isb	sy
 800daa0:	f3bf 8f4f 	dsb	sy
 800daa4:	627b      	str	r3, [r7, #36]	; 0x24
 800daa6:	e7fe      	b.n	800daa6 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800daa8:	683b      	ldr	r3, [r7, #0]
 800daaa:	2b02      	cmp	r3, #2
 800daac:	d103      	bne.n	800dab6 <xQueueGenericSend+0x6a>
 800daae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dab0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dab2:	2b01      	cmp	r3, #1
 800dab4:	d101      	bne.n	800daba <xQueueGenericSend+0x6e>
 800dab6:	2301      	movs	r3, #1
 800dab8:	e000      	b.n	800dabc <xQueueGenericSend+0x70>
 800daba:	2300      	movs	r3, #0
 800dabc:	2b00      	cmp	r3, #0
 800dabe:	d109      	bne.n	800dad4 <xQueueGenericSend+0x88>
 800dac0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dac4:	f383 8811 	msr	BASEPRI, r3
 800dac8:	f3bf 8f6f 	isb	sy
 800dacc:	f3bf 8f4f 	dsb	sy
 800dad0:	623b      	str	r3, [r7, #32]
 800dad2:	e7fe      	b.n	800dad2 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800dad4:	f001 f9b2 	bl	800ee3c <xTaskGetSchedulerState>
 800dad8:	4603      	mov	r3, r0
 800dada:	2b00      	cmp	r3, #0
 800dadc:	d102      	bne.n	800dae4 <xQueueGenericSend+0x98>
 800dade:	687b      	ldr	r3, [r7, #4]
 800dae0:	2b00      	cmp	r3, #0
 800dae2:	d101      	bne.n	800dae8 <xQueueGenericSend+0x9c>
 800dae4:	2301      	movs	r3, #1
 800dae6:	e000      	b.n	800daea <xQueueGenericSend+0x9e>
 800dae8:	2300      	movs	r3, #0
 800daea:	2b00      	cmp	r3, #0
 800daec:	d109      	bne.n	800db02 <xQueueGenericSend+0xb6>
 800daee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800daf2:	f383 8811 	msr	BASEPRI, r3
 800daf6:	f3bf 8f6f 	isb	sy
 800dafa:	f3bf 8f4f 	dsb	sy
 800dafe:	61fb      	str	r3, [r7, #28]
 800db00:	e7fe      	b.n	800db00 <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800db02:	f7ff fdcf 	bl	800d6a4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800db06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db08:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800db0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800db0e:	429a      	cmp	r2, r3
 800db10:	d302      	bcc.n	800db18 <xQueueGenericSend+0xcc>
 800db12:	683b      	ldr	r3, [r7, #0]
 800db14:	2b02      	cmp	r3, #2
 800db16:	d129      	bne.n	800db6c <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800db18:	683a      	ldr	r2, [r7, #0]
 800db1a:	68b9      	ldr	r1, [r7, #8]
 800db1c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800db1e:	f000 fab2 	bl	800e086 <prvCopyDataToQueue>
 800db22:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800db24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800db28:	2b00      	cmp	r3, #0
 800db2a:	d010      	beq.n	800db4e <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800db2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db2e:	3324      	adds	r3, #36	; 0x24
 800db30:	4618      	mov	r0, r3
 800db32:	f000 ffcd 	bl	800ead0 <xTaskRemoveFromEventList>
 800db36:	4603      	mov	r3, r0
 800db38:	2b00      	cmp	r3, #0
 800db3a:	d013      	beq.n	800db64 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800db3c:	4b3f      	ldr	r3, [pc, #252]	; (800dc3c <xQueueGenericSend+0x1f0>)
 800db3e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800db42:	601a      	str	r2, [r3, #0]
 800db44:	f3bf 8f4f 	dsb	sy
 800db48:	f3bf 8f6f 	isb	sy
 800db4c:	e00a      	b.n	800db64 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800db4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800db50:	2b00      	cmp	r3, #0
 800db52:	d007      	beq.n	800db64 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800db54:	4b39      	ldr	r3, [pc, #228]	; (800dc3c <xQueueGenericSend+0x1f0>)
 800db56:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800db5a:	601a      	str	r2, [r3, #0]
 800db5c:	f3bf 8f4f 	dsb	sy
 800db60:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800db64:	f7ff fdcc 	bl	800d700 <vPortExitCritical>
				return pdPASS;
 800db68:	2301      	movs	r3, #1
 800db6a:	e063      	b.n	800dc34 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800db6c:	687b      	ldr	r3, [r7, #4]
 800db6e:	2b00      	cmp	r3, #0
 800db70:	d103      	bne.n	800db7a <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800db72:	f7ff fdc5 	bl	800d700 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800db76:	2300      	movs	r3, #0
 800db78:	e05c      	b.n	800dc34 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800db7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800db7c:	2b00      	cmp	r3, #0
 800db7e:	d106      	bne.n	800db8e <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 800db80:	f107 0314 	add.w	r3, r7, #20
 800db84:	4618      	mov	r0, r3
 800db86:	f001 f805 	bl	800eb94 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800db8a:	2301      	movs	r3, #1
 800db8c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800db8e:	f7ff fdb7 	bl	800d700 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800db92:	f000 fdb9 	bl	800e708 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800db96:	f7ff fd85 	bl	800d6a4 <vPortEnterCritical>
 800db9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db9c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800dba0:	b25b      	sxtb	r3, r3
 800dba2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dba6:	d103      	bne.n	800dbb0 <xQueueGenericSend+0x164>
 800dba8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dbaa:	2200      	movs	r2, #0
 800dbac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800dbb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dbb2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800dbb6:	b25b      	sxtb	r3, r3
 800dbb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dbbc:	d103      	bne.n	800dbc6 <xQueueGenericSend+0x17a>
 800dbbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dbc0:	2200      	movs	r2, #0
 800dbc2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800dbc6:	f7ff fd9b 	bl	800d700 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800dbca:	1d3a      	adds	r2, r7, #4
 800dbcc:	f107 0314 	add.w	r3, r7, #20
 800dbd0:	4611      	mov	r1, r2
 800dbd2:	4618      	mov	r0, r3
 800dbd4:	f001 f800 	bl	800ebd8 <xTaskCheckForTimeOut>
 800dbd8:	4603      	mov	r3, r0
 800dbda:	2b00      	cmp	r3, #0
 800dbdc:	d124      	bne.n	800dc28 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800dbde:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800dbe0:	f000 fb49 	bl	800e276 <prvIsQueueFull>
 800dbe4:	4603      	mov	r3, r0
 800dbe6:	2b00      	cmp	r3, #0
 800dbe8:	d018      	beq.n	800dc1c <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800dbea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dbec:	3310      	adds	r3, #16
 800dbee:	687a      	ldr	r2, [r7, #4]
 800dbf0:	4611      	mov	r1, r2
 800dbf2:	4618      	mov	r0, r3
 800dbf4:	f000 ff48 	bl	800ea88 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800dbf8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800dbfa:	f000 fad4 	bl	800e1a6 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800dbfe:	f000 fd91 	bl	800e724 <xTaskResumeAll>
 800dc02:	4603      	mov	r3, r0
 800dc04:	2b00      	cmp	r3, #0
 800dc06:	f47f af7c 	bne.w	800db02 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 800dc0a:	4b0c      	ldr	r3, [pc, #48]	; (800dc3c <xQueueGenericSend+0x1f0>)
 800dc0c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dc10:	601a      	str	r2, [r3, #0]
 800dc12:	f3bf 8f4f 	dsb	sy
 800dc16:	f3bf 8f6f 	isb	sy
 800dc1a:	e772      	b.n	800db02 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800dc1c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800dc1e:	f000 fac2 	bl	800e1a6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800dc22:	f000 fd7f 	bl	800e724 <xTaskResumeAll>
 800dc26:	e76c      	b.n	800db02 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800dc28:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800dc2a:	f000 fabc 	bl	800e1a6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800dc2e:	f000 fd79 	bl	800e724 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800dc32:	2300      	movs	r3, #0
		}
	}
}
 800dc34:	4618      	mov	r0, r3
 800dc36:	3738      	adds	r7, #56	; 0x38
 800dc38:	46bd      	mov	sp, r7
 800dc3a:	bd80      	pop	{r7, pc}
 800dc3c:	e000ed04 	.word	0xe000ed04

0800dc40 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800dc40:	b580      	push	{r7, lr}
 800dc42:	b08e      	sub	sp, #56	; 0x38
 800dc44:	af00      	add	r7, sp, #0
 800dc46:	60f8      	str	r0, [r7, #12]
 800dc48:	60b9      	str	r1, [r7, #8]
 800dc4a:	607a      	str	r2, [r7, #4]
 800dc4c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800dc4e:	68fb      	ldr	r3, [r7, #12]
 800dc50:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800dc52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dc54:	2b00      	cmp	r3, #0
 800dc56:	d109      	bne.n	800dc6c <xQueueGenericSendFromISR+0x2c>
 800dc58:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc5c:	f383 8811 	msr	BASEPRI, r3
 800dc60:	f3bf 8f6f 	isb	sy
 800dc64:	f3bf 8f4f 	dsb	sy
 800dc68:	627b      	str	r3, [r7, #36]	; 0x24
 800dc6a:	e7fe      	b.n	800dc6a <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800dc6c:	68bb      	ldr	r3, [r7, #8]
 800dc6e:	2b00      	cmp	r3, #0
 800dc70:	d103      	bne.n	800dc7a <xQueueGenericSendFromISR+0x3a>
 800dc72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dc74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dc76:	2b00      	cmp	r3, #0
 800dc78:	d101      	bne.n	800dc7e <xQueueGenericSendFromISR+0x3e>
 800dc7a:	2301      	movs	r3, #1
 800dc7c:	e000      	b.n	800dc80 <xQueueGenericSendFromISR+0x40>
 800dc7e:	2300      	movs	r3, #0
 800dc80:	2b00      	cmp	r3, #0
 800dc82:	d109      	bne.n	800dc98 <xQueueGenericSendFromISR+0x58>
 800dc84:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc88:	f383 8811 	msr	BASEPRI, r3
 800dc8c:	f3bf 8f6f 	isb	sy
 800dc90:	f3bf 8f4f 	dsb	sy
 800dc94:	623b      	str	r3, [r7, #32]
 800dc96:	e7fe      	b.n	800dc96 <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800dc98:	683b      	ldr	r3, [r7, #0]
 800dc9a:	2b02      	cmp	r3, #2
 800dc9c:	d103      	bne.n	800dca6 <xQueueGenericSendFromISR+0x66>
 800dc9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dca0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dca2:	2b01      	cmp	r3, #1
 800dca4:	d101      	bne.n	800dcaa <xQueueGenericSendFromISR+0x6a>
 800dca6:	2301      	movs	r3, #1
 800dca8:	e000      	b.n	800dcac <xQueueGenericSendFromISR+0x6c>
 800dcaa:	2300      	movs	r3, #0
 800dcac:	2b00      	cmp	r3, #0
 800dcae:	d109      	bne.n	800dcc4 <xQueueGenericSendFromISR+0x84>
 800dcb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dcb4:	f383 8811 	msr	BASEPRI, r3
 800dcb8:	f3bf 8f6f 	isb	sy
 800dcbc:	f3bf 8f4f 	dsb	sy
 800dcc0:	61fb      	str	r3, [r7, #28]
 800dcc2:	e7fe      	b.n	800dcc2 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800dcc4:	f7ff fda2 	bl	800d80c <vPortValidateInterruptPriority>
	__asm volatile
 800dcc8:	f3ef 8211 	mrs	r2, BASEPRI
 800dccc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dcd0:	f383 8811 	msr	BASEPRI, r3
 800dcd4:	f3bf 8f6f 	isb	sy
 800dcd8:	f3bf 8f4f 	dsb	sy
 800dcdc:	61ba      	str	r2, [r7, #24]
 800dcde:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800dce0:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800dce2:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800dce4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dce6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800dce8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dcea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dcec:	429a      	cmp	r2, r3
 800dcee:	d302      	bcc.n	800dcf6 <xQueueGenericSendFromISR+0xb6>
 800dcf0:	683b      	ldr	r3, [r7, #0]
 800dcf2:	2b02      	cmp	r3, #2
 800dcf4:	d12c      	bne.n	800dd50 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800dcf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dcf8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800dcfc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800dd00:	683a      	ldr	r2, [r7, #0]
 800dd02:	68b9      	ldr	r1, [r7, #8]
 800dd04:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800dd06:	f000 f9be 	bl	800e086 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800dd0a:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800dd0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dd12:	d112      	bne.n	800dd3a <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800dd14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dd18:	2b00      	cmp	r3, #0
 800dd1a:	d016      	beq.n	800dd4a <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800dd1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd1e:	3324      	adds	r3, #36	; 0x24
 800dd20:	4618      	mov	r0, r3
 800dd22:	f000 fed5 	bl	800ead0 <xTaskRemoveFromEventList>
 800dd26:	4603      	mov	r3, r0
 800dd28:	2b00      	cmp	r3, #0
 800dd2a:	d00e      	beq.n	800dd4a <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800dd2c:	687b      	ldr	r3, [r7, #4]
 800dd2e:	2b00      	cmp	r3, #0
 800dd30:	d00b      	beq.n	800dd4a <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800dd32:	687b      	ldr	r3, [r7, #4]
 800dd34:	2201      	movs	r2, #1
 800dd36:	601a      	str	r2, [r3, #0]
 800dd38:	e007      	b.n	800dd4a <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800dd3a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800dd3e:	3301      	adds	r3, #1
 800dd40:	b2db      	uxtb	r3, r3
 800dd42:	b25a      	sxtb	r2, r3
 800dd44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd46:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800dd4a:	2301      	movs	r3, #1
 800dd4c:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800dd4e:	e001      	b.n	800dd54 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800dd50:	2300      	movs	r3, #0
 800dd52:	637b      	str	r3, [r7, #52]	; 0x34
 800dd54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dd56:	613b      	str	r3, [r7, #16]
	__asm volatile
 800dd58:	693b      	ldr	r3, [r7, #16]
 800dd5a:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800dd5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800dd60:	4618      	mov	r0, r3
 800dd62:	3738      	adds	r7, #56	; 0x38
 800dd64:	46bd      	mov	sp, r7
 800dd66:	bd80      	pop	{r7, pc}

0800dd68 <xQueueGenericReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
 800dd68:	b580      	push	{r7, lr}
 800dd6a:	b08e      	sub	sp, #56	; 0x38
 800dd6c:	af00      	add	r7, sp, #0
 800dd6e:	60f8      	str	r0, [r7, #12]
 800dd70:	60b9      	str	r1, [r7, #8]
 800dd72:	607a      	str	r2, [r7, #4]
 800dd74:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800dd76:	2300      	movs	r3, #0
 800dd78:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800dd7a:	68fb      	ldr	r3, [r7, #12]
 800dd7c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800dd7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd80:	2b00      	cmp	r3, #0
 800dd82:	d109      	bne.n	800dd98 <xQueueGenericReceive+0x30>
	__asm volatile
 800dd84:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd88:	f383 8811 	msr	BASEPRI, r3
 800dd8c:	f3bf 8f6f 	isb	sy
 800dd90:	f3bf 8f4f 	dsb	sy
 800dd94:	627b      	str	r3, [r7, #36]	; 0x24
 800dd96:	e7fe      	b.n	800dd96 <xQueueGenericReceive+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800dd98:	68bb      	ldr	r3, [r7, #8]
 800dd9a:	2b00      	cmp	r3, #0
 800dd9c:	d103      	bne.n	800dda6 <xQueueGenericReceive+0x3e>
 800dd9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dda0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dda2:	2b00      	cmp	r3, #0
 800dda4:	d101      	bne.n	800ddaa <xQueueGenericReceive+0x42>
 800dda6:	2301      	movs	r3, #1
 800dda8:	e000      	b.n	800ddac <xQueueGenericReceive+0x44>
 800ddaa:	2300      	movs	r3, #0
 800ddac:	2b00      	cmp	r3, #0
 800ddae:	d109      	bne.n	800ddc4 <xQueueGenericReceive+0x5c>
 800ddb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ddb4:	f383 8811 	msr	BASEPRI, r3
 800ddb8:	f3bf 8f6f 	isb	sy
 800ddbc:	f3bf 8f4f 	dsb	sy
 800ddc0:	623b      	str	r3, [r7, #32]
 800ddc2:	e7fe      	b.n	800ddc2 <xQueueGenericReceive+0x5a>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ddc4:	f001 f83a 	bl	800ee3c <xTaskGetSchedulerState>
 800ddc8:	4603      	mov	r3, r0
 800ddca:	2b00      	cmp	r3, #0
 800ddcc:	d102      	bne.n	800ddd4 <xQueueGenericReceive+0x6c>
 800ddce:	687b      	ldr	r3, [r7, #4]
 800ddd0:	2b00      	cmp	r3, #0
 800ddd2:	d101      	bne.n	800ddd8 <xQueueGenericReceive+0x70>
 800ddd4:	2301      	movs	r3, #1
 800ddd6:	e000      	b.n	800ddda <xQueueGenericReceive+0x72>
 800ddd8:	2300      	movs	r3, #0
 800ddda:	2b00      	cmp	r3, #0
 800dddc:	d109      	bne.n	800ddf2 <xQueueGenericReceive+0x8a>
 800ddde:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dde2:	f383 8811 	msr	BASEPRI, r3
 800dde6:	f3bf 8f6f 	isb	sy
 800ddea:	f3bf 8f4f 	dsb	sy
 800ddee:	61fb      	str	r3, [r7, #28]
 800ddf0:	e7fe      	b.n	800ddf0 <xQueueGenericReceive+0x88>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800ddf2:	f7ff fc57 	bl	800d6a4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ddf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ddf8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ddfa:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ddfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ddfe:	2b00      	cmp	r3, #0
 800de00:	d046      	beq.n	800de90 <xQueueGenericReceive+0x128>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 800de02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de04:	68db      	ldr	r3, [r3, #12]
 800de06:	62bb      	str	r3, [r7, #40]	; 0x28

				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800de08:	68b9      	ldr	r1, [r7, #8]
 800de0a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800de0c:	f000 f9a5 	bl	800e15a <prvCopyDataFromQueue>

				if( xJustPeeking == pdFALSE )
 800de10:	683b      	ldr	r3, [r7, #0]
 800de12:	2b00      	cmp	r3, #0
 800de14:	d121      	bne.n	800de5a <xQueueGenericReceive+0xf2>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 800de16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800de18:	1e5a      	subs	r2, r3, #1
 800de1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de1c:	639a      	str	r2, [r3, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800de1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de20:	681b      	ldr	r3, [r3, #0]
 800de22:	2b00      	cmp	r3, #0
 800de24:	d104      	bne.n	800de30 <xQueueGenericReceive+0xc8>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 800de26:	f001 f921 	bl	800f06c <pvTaskIncrementMutexHeldCount>
 800de2a:	4602      	mov	r2, r0
 800de2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de2e:	605a      	str	r2, [r3, #4]
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800de30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de32:	691b      	ldr	r3, [r3, #16]
 800de34:	2b00      	cmp	r3, #0
 800de36:	d027      	beq.n	800de88 <xQueueGenericReceive+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800de38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de3a:	3310      	adds	r3, #16
 800de3c:	4618      	mov	r0, r3
 800de3e:	f000 fe47 	bl	800ead0 <xTaskRemoveFromEventList>
 800de42:	4603      	mov	r3, r0
 800de44:	2b00      	cmp	r3, #0
 800de46:	d01f      	beq.n	800de88 <xQueueGenericReceive+0x120>
						{
							queueYIELD_IF_USING_PREEMPTION();
 800de48:	4b4f      	ldr	r3, [pc, #316]	; (800df88 <xQueueGenericReceive+0x220>)
 800de4a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800de4e:	601a      	str	r2, [r3, #0]
 800de50:	f3bf 8f4f 	dsb	sy
 800de54:	f3bf 8f6f 	isb	sy
 800de58:	e016      	b.n	800de88 <xQueueGenericReceive+0x120>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 800de5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de5c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800de5e:	60da      	str	r2, [r3, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800de60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800de64:	2b00      	cmp	r3, #0
 800de66:	d00f      	beq.n	800de88 <xQueueGenericReceive+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800de68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de6a:	3324      	adds	r3, #36	; 0x24
 800de6c:	4618      	mov	r0, r3
 800de6e:	f000 fe2f 	bl	800ead0 <xTaskRemoveFromEventList>
 800de72:	4603      	mov	r3, r0
 800de74:	2b00      	cmp	r3, #0
 800de76:	d007      	beq.n	800de88 <xQueueGenericReceive+0x120>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
 800de78:	4b43      	ldr	r3, [pc, #268]	; (800df88 <xQueueGenericReceive+0x220>)
 800de7a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800de7e:	601a      	str	r2, [r3, #0]
 800de80:	f3bf 8f4f 	dsb	sy
 800de84:	f3bf 8f6f 	isb	sy
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
 800de88:	f7ff fc3a 	bl	800d700 <vPortExitCritical>
				return pdPASS;
 800de8c:	2301      	movs	r3, #1
 800de8e:	e077      	b.n	800df80 <xQueueGenericReceive+0x218>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800de90:	687b      	ldr	r3, [r7, #4]
 800de92:	2b00      	cmp	r3, #0
 800de94:	d103      	bne.n	800de9e <xQueueGenericReceive+0x136>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800de96:	f7ff fc33 	bl	800d700 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800de9a:	2300      	movs	r3, #0
 800de9c:	e070      	b.n	800df80 <xQueueGenericReceive+0x218>
				}
				else if( xEntryTimeSet == pdFALSE )
 800de9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dea0:	2b00      	cmp	r3, #0
 800dea2:	d106      	bne.n	800deb2 <xQueueGenericReceive+0x14a>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 800dea4:	f107 0314 	add.w	r3, r7, #20
 800dea8:	4618      	mov	r0, r3
 800deaa:	f000 fe73 	bl	800eb94 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800deae:	2301      	movs	r3, #1
 800deb0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800deb2:	f7ff fc25 	bl	800d700 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800deb6:	f000 fc27 	bl	800e708 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800deba:	f7ff fbf3 	bl	800d6a4 <vPortEnterCritical>
 800debe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dec0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800dec4:	b25b      	sxtb	r3, r3
 800dec6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800deca:	d103      	bne.n	800ded4 <xQueueGenericReceive+0x16c>
 800decc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dece:	2200      	movs	r2, #0
 800ded0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ded4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ded6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800deda:	b25b      	sxtb	r3, r3
 800dedc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dee0:	d103      	bne.n	800deea <xQueueGenericReceive+0x182>
 800dee2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dee4:	2200      	movs	r2, #0
 800dee6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800deea:	f7ff fc09 	bl	800d700 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800deee:	1d3a      	adds	r2, r7, #4
 800def0:	f107 0314 	add.w	r3, r7, #20
 800def4:	4611      	mov	r1, r2
 800def6:	4618      	mov	r0, r3
 800def8:	f000 fe6e 	bl	800ebd8 <xTaskCheckForTimeOut>
 800defc:	4603      	mov	r3, r0
 800defe:	2b00      	cmp	r3, #0
 800df00:	d131      	bne.n	800df66 <xQueueGenericReceive+0x1fe>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800df02:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800df04:	f000 f9a1 	bl	800e24a <prvIsQueueEmpty>
 800df08:	4603      	mov	r3, r0
 800df0a:	2b00      	cmp	r3, #0
 800df0c:	d025      	beq.n	800df5a <xQueueGenericReceive+0x1f2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800df0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df10:	681b      	ldr	r3, [r3, #0]
 800df12:	2b00      	cmp	r3, #0
 800df14:	d108      	bne.n	800df28 <xQueueGenericReceive+0x1c0>
					{
						taskENTER_CRITICAL();
 800df16:	f7ff fbc5 	bl	800d6a4 <vPortEnterCritical>
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 800df1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df1c:	685b      	ldr	r3, [r3, #4]
 800df1e:	4618      	mov	r0, r3
 800df20:	f000 ffaa 	bl	800ee78 <vTaskPriorityInherit>
						}
						taskEXIT_CRITICAL();
 800df24:	f7ff fbec 	bl	800d700 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800df28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df2a:	3324      	adds	r3, #36	; 0x24
 800df2c:	687a      	ldr	r2, [r7, #4]
 800df2e:	4611      	mov	r1, r2
 800df30:	4618      	mov	r0, r3
 800df32:	f000 fda9 	bl	800ea88 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800df36:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800df38:	f000 f935 	bl	800e1a6 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800df3c:	f000 fbf2 	bl	800e724 <xTaskResumeAll>
 800df40:	4603      	mov	r3, r0
 800df42:	2b00      	cmp	r3, #0
 800df44:	f47f af55 	bne.w	800ddf2 <xQueueGenericReceive+0x8a>
				{
					portYIELD_WITHIN_API();
 800df48:	4b0f      	ldr	r3, [pc, #60]	; (800df88 <xQueueGenericReceive+0x220>)
 800df4a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800df4e:	601a      	str	r2, [r3, #0]
 800df50:	f3bf 8f4f 	dsb	sy
 800df54:	f3bf 8f6f 	isb	sy
 800df58:	e74b      	b.n	800ddf2 <xQueueGenericReceive+0x8a>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800df5a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800df5c:	f000 f923 	bl	800e1a6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800df60:	f000 fbe0 	bl	800e724 <xTaskResumeAll>
 800df64:	e745      	b.n	800ddf2 <xQueueGenericReceive+0x8a>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
 800df66:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800df68:	f000 f91d 	bl	800e1a6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800df6c:	f000 fbda 	bl	800e724 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800df70:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800df72:	f000 f96a 	bl	800e24a <prvIsQueueEmpty>
 800df76:	4603      	mov	r3, r0
 800df78:	2b00      	cmp	r3, #0
 800df7a:	f43f af3a 	beq.w	800ddf2 <xQueueGenericReceive+0x8a>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800df7e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800df80:	4618      	mov	r0, r3
 800df82:	3738      	adds	r7, #56	; 0x38
 800df84:	46bd      	mov	sp, r7
 800df86:	bd80      	pop	{r7, pc}
 800df88:	e000ed04 	.word	0xe000ed04

0800df8c <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800df8c:	b580      	push	{r7, lr}
 800df8e:	b08e      	sub	sp, #56	; 0x38
 800df90:	af00      	add	r7, sp, #0
 800df92:	60f8      	str	r0, [r7, #12]
 800df94:	60b9      	str	r1, [r7, #8]
 800df96:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800df98:	68fb      	ldr	r3, [r7, #12]
 800df9a:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800df9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df9e:	2b00      	cmp	r3, #0
 800dfa0:	d109      	bne.n	800dfb6 <xQueueReceiveFromISR+0x2a>
 800dfa2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dfa6:	f383 8811 	msr	BASEPRI, r3
 800dfaa:	f3bf 8f6f 	isb	sy
 800dfae:	f3bf 8f4f 	dsb	sy
 800dfb2:	623b      	str	r3, [r7, #32]
 800dfb4:	e7fe      	b.n	800dfb4 <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800dfb6:	68bb      	ldr	r3, [r7, #8]
 800dfb8:	2b00      	cmp	r3, #0
 800dfba:	d103      	bne.n	800dfc4 <xQueueReceiveFromISR+0x38>
 800dfbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dfbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dfc0:	2b00      	cmp	r3, #0
 800dfc2:	d101      	bne.n	800dfc8 <xQueueReceiveFromISR+0x3c>
 800dfc4:	2301      	movs	r3, #1
 800dfc6:	e000      	b.n	800dfca <xQueueReceiveFromISR+0x3e>
 800dfc8:	2300      	movs	r3, #0
 800dfca:	2b00      	cmp	r3, #0
 800dfcc:	d109      	bne.n	800dfe2 <xQueueReceiveFromISR+0x56>
 800dfce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dfd2:	f383 8811 	msr	BASEPRI, r3
 800dfd6:	f3bf 8f6f 	isb	sy
 800dfda:	f3bf 8f4f 	dsb	sy
 800dfde:	61fb      	str	r3, [r7, #28]
 800dfe0:	e7fe      	b.n	800dfe0 <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800dfe2:	f7ff fc13 	bl	800d80c <vPortValidateInterruptPriority>
	__asm volatile
 800dfe6:	f3ef 8211 	mrs	r2, BASEPRI
 800dfea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dfee:	f383 8811 	msr	BASEPRI, r3
 800dff2:	f3bf 8f6f 	isb	sy
 800dff6:	f3bf 8f4f 	dsb	sy
 800dffa:	61ba      	str	r2, [r7, #24]
 800dffc:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800dffe:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800e000:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e002:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e004:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e006:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800e008:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e00a:	2b00      	cmp	r3, #0
 800e00c:	d02f      	beq.n	800e06e <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800e00e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e010:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800e014:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800e018:	68b9      	ldr	r1, [r7, #8]
 800e01a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e01c:	f000 f89d 	bl	800e15a <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 800e020:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e022:	1e5a      	subs	r2, r3, #1
 800e024:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e026:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800e028:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800e02c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e030:	d112      	bne.n	800e058 <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e032:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e034:	691b      	ldr	r3, [r3, #16]
 800e036:	2b00      	cmp	r3, #0
 800e038:	d016      	beq.n	800e068 <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e03a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e03c:	3310      	adds	r3, #16
 800e03e:	4618      	mov	r0, r3
 800e040:	f000 fd46 	bl	800ead0 <xTaskRemoveFromEventList>
 800e044:	4603      	mov	r3, r0
 800e046:	2b00      	cmp	r3, #0
 800e048:	d00e      	beq.n	800e068 <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800e04a:	687b      	ldr	r3, [r7, #4]
 800e04c:	2b00      	cmp	r3, #0
 800e04e:	d00b      	beq.n	800e068 <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800e050:	687b      	ldr	r3, [r7, #4]
 800e052:	2201      	movs	r2, #1
 800e054:	601a      	str	r2, [r3, #0]
 800e056:	e007      	b.n	800e068 <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800e058:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e05c:	3301      	adds	r3, #1
 800e05e:	b2db      	uxtb	r3, r3
 800e060:	b25a      	sxtb	r2, r3
 800e062:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e064:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800e068:	2301      	movs	r3, #1
 800e06a:	637b      	str	r3, [r7, #52]	; 0x34
 800e06c:	e001      	b.n	800e072 <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
 800e06e:	2300      	movs	r3, #0
 800e070:	637b      	str	r3, [r7, #52]	; 0x34
 800e072:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e074:	613b      	str	r3, [r7, #16]
	__asm volatile
 800e076:	693b      	ldr	r3, [r7, #16]
 800e078:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800e07c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800e07e:	4618      	mov	r0, r3
 800e080:	3738      	adds	r7, #56	; 0x38
 800e082:	46bd      	mov	sp, r7
 800e084:	bd80      	pop	{r7, pc}

0800e086 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800e086:	b580      	push	{r7, lr}
 800e088:	b086      	sub	sp, #24
 800e08a:	af00      	add	r7, sp, #0
 800e08c:	60f8      	str	r0, [r7, #12]
 800e08e:	60b9      	str	r1, [r7, #8]
 800e090:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800e092:	2300      	movs	r3, #0
 800e094:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e096:	68fb      	ldr	r3, [r7, #12]
 800e098:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e09a:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800e09c:	68fb      	ldr	r3, [r7, #12]
 800e09e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e0a0:	2b00      	cmp	r3, #0
 800e0a2:	d10d      	bne.n	800e0c0 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800e0a4:	68fb      	ldr	r3, [r7, #12]
 800e0a6:	681b      	ldr	r3, [r3, #0]
 800e0a8:	2b00      	cmp	r3, #0
 800e0aa:	d14d      	bne.n	800e148 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800e0ac:	68fb      	ldr	r3, [r7, #12]
 800e0ae:	685b      	ldr	r3, [r3, #4]
 800e0b0:	4618      	mov	r0, r3
 800e0b2:	f000 ff57 	bl	800ef64 <xTaskPriorityDisinherit>
 800e0b6:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 800e0b8:	68fb      	ldr	r3, [r7, #12]
 800e0ba:	2200      	movs	r2, #0
 800e0bc:	605a      	str	r2, [r3, #4]
 800e0be:	e043      	b.n	800e148 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800e0c0:	687b      	ldr	r3, [r7, #4]
 800e0c2:	2b00      	cmp	r3, #0
 800e0c4:	d119      	bne.n	800e0fa <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 800e0c6:	68fb      	ldr	r3, [r7, #12]
 800e0c8:	6898      	ldr	r0, [r3, #8]
 800e0ca:	68fb      	ldr	r3, [r7, #12]
 800e0cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e0ce:	461a      	mov	r2, r3
 800e0d0:	68b9      	ldr	r1, [r7, #8]
 800e0d2:	f006 fad7 	bl	8014684 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800e0d6:	68fb      	ldr	r3, [r7, #12]
 800e0d8:	689a      	ldr	r2, [r3, #8]
 800e0da:	68fb      	ldr	r3, [r7, #12]
 800e0dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e0de:	441a      	add	r2, r3
 800e0e0:	68fb      	ldr	r3, [r7, #12]
 800e0e2:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800e0e4:	68fb      	ldr	r3, [r7, #12]
 800e0e6:	689a      	ldr	r2, [r3, #8]
 800e0e8:	68fb      	ldr	r3, [r7, #12]
 800e0ea:	685b      	ldr	r3, [r3, #4]
 800e0ec:	429a      	cmp	r2, r3
 800e0ee:	d32b      	bcc.n	800e148 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800e0f0:	68fb      	ldr	r3, [r7, #12]
 800e0f2:	681a      	ldr	r2, [r3, #0]
 800e0f4:	68fb      	ldr	r3, [r7, #12]
 800e0f6:	609a      	str	r2, [r3, #8]
 800e0f8:	e026      	b.n	800e148 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e0fa:	68fb      	ldr	r3, [r7, #12]
 800e0fc:	68d8      	ldr	r0, [r3, #12]
 800e0fe:	68fb      	ldr	r3, [r7, #12]
 800e100:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e102:	461a      	mov	r2, r3
 800e104:	68b9      	ldr	r1, [r7, #8]
 800e106:	f006 fabd 	bl	8014684 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800e10a:	68fb      	ldr	r3, [r7, #12]
 800e10c:	68da      	ldr	r2, [r3, #12]
 800e10e:	68fb      	ldr	r3, [r7, #12]
 800e110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e112:	425b      	negs	r3, r3
 800e114:	441a      	add	r2, r3
 800e116:	68fb      	ldr	r3, [r7, #12]
 800e118:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800e11a:	68fb      	ldr	r3, [r7, #12]
 800e11c:	68da      	ldr	r2, [r3, #12]
 800e11e:	68fb      	ldr	r3, [r7, #12]
 800e120:	681b      	ldr	r3, [r3, #0]
 800e122:	429a      	cmp	r2, r3
 800e124:	d207      	bcs.n	800e136 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 800e126:	68fb      	ldr	r3, [r7, #12]
 800e128:	685a      	ldr	r2, [r3, #4]
 800e12a:	68fb      	ldr	r3, [r7, #12]
 800e12c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e12e:	425b      	negs	r3, r3
 800e130:	441a      	add	r2, r3
 800e132:	68fb      	ldr	r3, [r7, #12]
 800e134:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800e136:	687b      	ldr	r3, [r7, #4]
 800e138:	2b02      	cmp	r3, #2
 800e13a:	d105      	bne.n	800e148 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800e13c:	693b      	ldr	r3, [r7, #16]
 800e13e:	2b00      	cmp	r3, #0
 800e140:	d002      	beq.n	800e148 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800e142:	693b      	ldr	r3, [r7, #16]
 800e144:	3b01      	subs	r3, #1
 800e146:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 800e148:	693b      	ldr	r3, [r7, #16]
 800e14a:	1c5a      	adds	r2, r3, #1
 800e14c:	68fb      	ldr	r3, [r7, #12]
 800e14e:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800e150:	697b      	ldr	r3, [r7, #20]
}
 800e152:	4618      	mov	r0, r3
 800e154:	3718      	adds	r7, #24
 800e156:	46bd      	mov	sp, r7
 800e158:	bd80      	pop	{r7, pc}

0800e15a <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800e15a:	b580      	push	{r7, lr}
 800e15c:	b082      	sub	sp, #8
 800e15e:	af00      	add	r7, sp, #0
 800e160:	6078      	str	r0, [r7, #4]
 800e162:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800e164:	687b      	ldr	r3, [r7, #4]
 800e166:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e168:	2b00      	cmp	r3, #0
 800e16a:	d018      	beq.n	800e19e <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800e16c:	687b      	ldr	r3, [r7, #4]
 800e16e:	68da      	ldr	r2, [r3, #12]
 800e170:	687b      	ldr	r3, [r7, #4]
 800e172:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e174:	441a      	add	r2, r3
 800e176:	687b      	ldr	r3, [r7, #4]
 800e178:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800e17a:	687b      	ldr	r3, [r7, #4]
 800e17c:	68da      	ldr	r2, [r3, #12]
 800e17e:	687b      	ldr	r3, [r7, #4]
 800e180:	685b      	ldr	r3, [r3, #4]
 800e182:	429a      	cmp	r2, r3
 800e184:	d303      	bcc.n	800e18e <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 800e186:	687b      	ldr	r3, [r7, #4]
 800e188:	681a      	ldr	r2, [r3, #0]
 800e18a:	687b      	ldr	r3, [r7, #4]
 800e18c:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 800e18e:	687b      	ldr	r3, [r7, #4]
 800e190:	68d9      	ldr	r1, [r3, #12]
 800e192:	687b      	ldr	r3, [r7, #4]
 800e194:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e196:	461a      	mov	r2, r3
 800e198:	6838      	ldr	r0, [r7, #0]
 800e19a:	f006 fa73 	bl	8014684 <memcpy>
	}
}
 800e19e:	bf00      	nop
 800e1a0:	3708      	adds	r7, #8
 800e1a2:	46bd      	mov	sp, r7
 800e1a4:	bd80      	pop	{r7, pc}

0800e1a6 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800e1a6:	b580      	push	{r7, lr}
 800e1a8:	b084      	sub	sp, #16
 800e1aa:	af00      	add	r7, sp, #0
 800e1ac:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800e1ae:	f7ff fa79 	bl	800d6a4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800e1b2:	687b      	ldr	r3, [r7, #4]
 800e1b4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e1b8:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800e1ba:	e011      	b.n	800e1e0 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800e1bc:	687b      	ldr	r3, [r7, #4]
 800e1be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e1c0:	2b00      	cmp	r3, #0
 800e1c2:	d012      	beq.n	800e1ea <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800e1c4:	687b      	ldr	r3, [r7, #4]
 800e1c6:	3324      	adds	r3, #36	; 0x24
 800e1c8:	4618      	mov	r0, r3
 800e1ca:	f000 fc81 	bl	800ead0 <xTaskRemoveFromEventList>
 800e1ce:	4603      	mov	r3, r0
 800e1d0:	2b00      	cmp	r3, #0
 800e1d2:	d001      	beq.n	800e1d8 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800e1d4:	f000 fd5e 	bl	800ec94 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800e1d8:	7bfb      	ldrb	r3, [r7, #15]
 800e1da:	3b01      	subs	r3, #1
 800e1dc:	b2db      	uxtb	r3, r3
 800e1de:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800e1e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e1e4:	2b00      	cmp	r3, #0
 800e1e6:	dce9      	bgt.n	800e1bc <prvUnlockQueue+0x16>
 800e1e8:	e000      	b.n	800e1ec <prvUnlockQueue+0x46>
					break;
 800e1ea:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800e1ec:	687b      	ldr	r3, [r7, #4]
 800e1ee:	22ff      	movs	r2, #255	; 0xff
 800e1f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800e1f4:	f7ff fa84 	bl	800d700 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800e1f8:	f7ff fa54 	bl	800d6a4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800e1fc:	687b      	ldr	r3, [r7, #4]
 800e1fe:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800e202:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800e204:	e011      	b.n	800e22a <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e206:	687b      	ldr	r3, [r7, #4]
 800e208:	691b      	ldr	r3, [r3, #16]
 800e20a:	2b00      	cmp	r3, #0
 800e20c:	d012      	beq.n	800e234 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e20e:	687b      	ldr	r3, [r7, #4]
 800e210:	3310      	adds	r3, #16
 800e212:	4618      	mov	r0, r3
 800e214:	f000 fc5c 	bl	800ead0 <xTaskRemoveFromEventList>
 800e218:	4603      	mov	r3, r0
 800e21a:	2b00      	cmp	r3, #0
 800e21c:	d001      	beq.n	800e222 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800e21e:	f000 fd39 	bl	800ec94 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800e222:	7bbb      	ldrb	r3, [r7, #14]
 800e224:	3b01      	subs	r3, #1
 800e226:	b2db      	uxtb	r3, r3
 800e228:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800e22a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e22e:	2b00      	cmp	r3, #0
 800e230:	dce9      	bgt.n	800e206 <prvUnlockQueue+0x60>
 800e232:	e000      	b.n	800e236 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800e234:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800e236:	687b      	ldr	r3, [r7, #4]
 800e238:	22ff      	movs	r2, #255	; 0xff
 800e23a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800e23e:	f7ff fa5f 	bl	800d700 <vPortExitCritical>
}
 800e242:	bf00      	nop
 800e244:	3710      	adds	r7, #16
 800e246:	46bd      	mov	sp, r7
 800e248:	bd80      	pop	{r7, pc}

0800e24a <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800e24a:	b580      	push	{r7, lr}
 800e24c:	b084      	sub	sp, #16
 800e24e:	af00      	add	r7, sp, #0
 800e250:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800e252:	f7ff fa27 	bl	800d6a4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800e256:	687b      	ldr	r3, [r7, #4]
 800e258:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e25a:	2b00      	cmp	r3, #0
 800e25c:	d102      	bne.n	800e264 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800e25e:	2301      	movs	r3, #1
 800e260:	60fb      	str	r3, [r7, #12]
 800e262:	e001      	b.n	800e268 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800e264:	2300      	movs	r3, #0
 800e266:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800e268:	f7ff fa4a 	bl	800d700 <vPortExitCritical>

	return xReturn;
 800e26c:	68fb      	ldr	r3, [r7, #12]
}
 800e26e:	4618      	mov	r0, r3
 800e270:	3710      	adds	r7, #16
 800e272:	46bd      	mov	sp, r7
 800e274:	bd80      	pop	{r7, pc}

0800e276 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800e276:	b580      	push	{r7, lr}
 800e278:	b084      	sub	sp, #16
 800e27a:	af00      	add	r7, sp, #0
 800e27c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800e27e:	f7ff fa11 	bl	800d6a4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800e282:	687b      	ldr	r3, [r7, #4]
 800e284:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e286:	687b      	ldr	r3, [r7, #4]
 800e288:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e28a:	429a      	cmp	r2, r3
 800e28c:	d102      	bne.n	800e294 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800e28e:	2301      	movs	r3, #1
 800e290:	60fb      	str	r3, [r7, #12]
 800e292:	e001      	b.n	800e298 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800e294:	2300      	movs	r3, #0
 800e296:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800e298:	f7ff fa32 	bl	800d700 <vPortExitCritical>

	return xReturn;
 800e29c:	68fb      	ldr	r3, [r7, #12]
}
 800e29e:	4618      	mov	r0, r3
 800e2a0:	3710      	adds	r7, #16
 800e2a2:	46bd      	mov	sp, r7
 800e2a4:	bd80      	pop	{r7, pc}

0800e2a6 <xTaskCreate>:
							const char * const pcName,
							const uint16_t usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800e2a6:	b580      	push	{r7, lr}
 800e2a8:	b08c      	sub	sp, #48	; 0x30
 800e2aa:	af04      	add	r7, sp, #16
 800e2ac:	60f8      	str	r0, [r7, #12]
 800e2ae:	60b9      	str	r1, [r7, #8]
 800e2b0:	603b      	str	r3, [r7, #0]
 800e2b2:	4613      	mov	r3, r2
 800e2b4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e2b6:	88fb      	ldrh	r3, [r7, #6]
 800e2b8:	009b      	lsls	r3, r3, #2
 800e2ba:	4618      	mov	r0, r3
 800e2bc:	f7ff fae2 	bl	800d884 <pvPortMalloc>
 800e2c0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800e2c2:	697b      	ldr	r3, [r7, #20]
 800e2c4:	2b00      	cmp	r3, #0
 800e2c6:	d00e      	beq.n	800e2e6 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800e2c8:	2054      	movs	r0, #84	; 0x54
 800e2ca:	f7ff fadb 	bl	800d884 <pvPortMalloc>
 800e2ce:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800e2d0:	69fb      	ldr	r3, [r7, #28]
 800e2d2:	2b00      	cmp	r3, #0
 800e2d4:	d003      	beq.n	800e2de <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800e2d6:	69fb      	ldr	r3, [r7, #28]
 800e2d8:	697a      	ldr	r2, [r7, #20]
 800e2da:	631a      	str	r2, [r3, #48]	; 0x30
 800e2dc:	e005      	b.n	800e2ea <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800e2de:	6978      	ldr	r0, [r7, #20]
 800e2e0:	f7ff fae2 	bl	800d8a8 <vPortFree>
 800e2e4:	e001      	b.n	800e2ea <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800e2e6:	2300      	movs	r3, #0
 800e2e8:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800e2ea:	69fb      	ldr	r3, [r7, #28]
 800e2ec:	2b00      	cmp	r3, #0
 800e2ee:	d013      	beq.n	800e318 <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800e2f0:	88fa      	ldrh	r2, [r7, #6]
 800e2f2:	2300      	movs	r3, #0
 800e2f4:	9303      	str	r3, [sp, #12]
 800e2f6:	69fb      	ldr	r3, [r7, #28]
 800e2f8:	9302      	str	r3, [sp, #8]
 800e2fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e2fc:	9301      	str	r3, [sp, #4]
 800e2fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e300:	9300      	str	r3, [sp, #0]
 800e302:	683b      	ldr	r3, [r7, #0]
 800e304:	68b9      	ldr	r1, [r7, #8]
 800e306:	68f8      	ldr	r0, [r7, #12]
 800e308:	f000 f80e 	bl	800e328 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800e30c:	69f8      	ldr	r0, [r7, #28]
 800e30e:	f000 f889 	bl	800e424 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800e312:	2301      	movs	r3, #1
 800e314:	61bb      	str	r3, [r7, #24]
 800e316:	e002      	b.n	800e31e <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800e318:	f04f 33ff 	mov.w	r3, #4294967295
 800e31c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800e31e:	69bb      	ldr	r3, [r7, #24]
	}
 800e320:	4618      	mov	r0, r3
 800e322:	3720      	adds	r7, #32
 800e324:	46bd      	mov	sp, r7
 800e326:	bd80      	pop	{r7, pc}

0800e328 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 800e328:	b580      	push	{r7, lr}
 800e32a:	b088      	sub	sp, #32
 800e32c:	af00      	add	r7, sp, #0
 800e32e:	60f8      	str	r0, [r7, #12]
 800e330:	60b9      	str	r1, [r7, #8]
 800e332:	607a      	str	r2, [r7, #4]
 800e334:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800e336:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e338:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e33a:	687b      	ldr	r3, [r7, #4]
 800e33c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800e340:	3b01      	subs	r3, #1
 800e342:	009b      	lsls	r3, r3, #2
 800e344:	4413      	add	r3, r2
 800e346:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800e348:	69bb      	ldr	r3, [r7, #24]
 800e34a:	f023 0307 	bic.w	r3, r3, #7
 800e34e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800e350:	69bb      	ldr	r3, [r7, #24]
 800e352:	f003 0307 	and.w	r3, r3, #7
 800e356:	2b00      	cmp	r3, #0
 800e358:	d009      	beq.n	800e36e <prvInitialiseNewTask+0x46>
	__asm volatile
 800e35a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e35e:	f383 8811 	msr	BASEPRI, r3
 800e362:	f3bf 8f6f 	isb	sy
 800e366:	f3bf 8f4f 	dsb	sy
 800e36a:	617b      	str	r3, [r7, #20]
 800e36c:	e7fe      	b.n	800e36c <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800e36e:	2300      	movs	r3, #0
 800e370:	61fb      	str	r3, [r7, #28]
 800e372:	e012      	b.n	800e39a <prvInitialiseNewTask+0x72>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800e374:	68ba      	ldr	r2, [r7, #8]
 800e376:	69fb      	ldr	r3, [r7, #28]
 800e378:	4413      	add	r3, r2
 800e37a:	7819      	ldrb	r1, [r3, #0]
 800e37c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e37e:	69fb      	ldr	r3, [r7, #28]
 800e380:	4413      	add	r3, r2
 800e382:	3334      	adds	r3, #52	; 0x34
 800e384:	460a      	mov	r2, r1
 800e386:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800e388:	68ba      	ldr	r2, [r7, #8]
 800e38a:	69fb      	ldr	r3, [r7, #28]
 800e38c:	4413      	add	r3, r2
 800e38e:	781b      	ldrb	r3, [r3, #0]
 800e390:	2b00      	cmp	r3, #0
 800e392:	d006      	beq.n	800e3a2 <prvInitialiseNewTask+0x7a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800e394:	69fb      	ldr	r3, [r7, #28]
 800e396:	3301      	adds	r3, #1
 800e398:	61fb      	str	r3, [r7, #28]
 800e39a:	69fb      	ldr	r3, [r7, #28]
 800e39c:	2b0f      	cmp	r3, #15
 800e39e:	d9e9      	bls.n	800e374 <prvInitialiseNewTask+0x4c>
 800e3a0:	e000      	b.n	800e3a4 <prvInitialiseNewTask+0x7c>
		{
			break;
 800e3a2:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800e3a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e3a6:	2200      	movs	r2, #0
 800e3a8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800e3ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e3ae:	2b06      	cmp	r3, #6
 800e3b0:	d901      	bls.n	800e3b6 <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800e3b2:	2306      	movs	r3, #6
 800e3b4:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800e3b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e3b8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e3ba:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800e3bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e3be:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e3c0:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800e3c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e3c4:	2200      	movs	r2, #0
 800e3c6:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800e3c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e3ca:	3304      	adds	r3, #4
 800e3cc:	4618      	mov	r0, r3
 800e3ce:	f7ff f80b 	bl	800d3e8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800e3d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e3d4:	3318      	adds	r3, #24
 800e3d6:	4618      	mov	r0, r3
 800e3d8:	f7ff f806 	bl	800d3e8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800e3dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e3de:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e3e0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e3e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e3e4:	f1c3 0207 	rsb	r2, r3, #7
 800e3e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e3ea:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800e3ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e3ee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e3f0:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800e3f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e3f4:	2200      	movs	r2, #0
 800e3f6:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800e3f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e3fa:	2200      	movs	r2, #0
 800e3fc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800e400:	683a      	ldr	r2, [r7, #0]
 800e402:	68f9      	ldr	r1, [r7, #12]
 800e404:	69b8      	ldr	r0, [r7, #24]
 800e406:	f7ff f87f 	bl	800d508 <pxPortInitialiseStack>
 800e40a:	4602      	mov	r2, r0
 800e40c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e40e:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 800e410:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e412:	2b00      	cmp	r3, #0
 800e414:	d002      	beq.n	800e41c <prvInitialiseNewTask+0xf4>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800e416:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e418:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e41a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e41c:	bf00      	nop
 800e41e:	3720      	adds	r7, #32
 800e420:	46bd      	mov	sp, r7
 800e422:	bd80      	pop	{r7, pc}

0800e424 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800e424:	b580      	push	{r7, lr}
 800e426:	b082      	sub	sp, #8
 800e428:	af00      	add	r7, sp, #0
 800e42a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800e42c:	f7ff f93a 	bl	800d6a4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800e430:	4b2a      	ldr	r3, [pc, #168]	; (800e4dc <prvAddNewTaskToReadyList+0xb8>)
 800e432:	681b      	ldr	r3, [r3, #0]
 800e434:	3301      	adds	r3, #1
 800e436:	4a29      	ldr	r2, [pc, #164]	; (800e4dc <prvAddNewTaskToReadyList+0xb8>)
 800e438:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800e43a:	4b29      	ldr	r3, [pc, #164]	; (800e4e0 <prvAddNewTaskToReadyList+0xbc>)
 800e43c:	681b      	ldr	r3, [r3, #0]
 800e43e:	2b00      	cmp	r3, #0
 800e440:	d109      	bne.n	800e456 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800e442:	4a27      	ldr	r2, [pc, #156]	; (800e4e0 <prvAddNewTaskToReadyList+0xbc>)
 800e444:	687b      	ldr	r3, [r7, #4]
 800e446:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800e448:	4b24      	ldr	r3, [pc, #144]	; (800e4dc <prvAddNewTaskToReadyList+0xb8>)
 800e44a:	681b      	ldr	r3, [r3, #0]
 800e44c:	2b01      	cmp	r3, #1
 800e44e:	d110      	bne.n	800e472 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800e450:	f000 fc44 	bl	800ecdc <prvInitialiseTaskLists>
 800e454:	e00d      	b.n	800e472 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800e456:	4b23      	ldr	r3, [pc, #140]	; (800e4e4 <prvAddNewTaskToReadyList+0xc0>)
 800e458:	681b      	ldr	r3, [r3, #0]
 800e45a:	2b00      	cmp	r3, #0
 800e45c:	d109      	bne.n	800e472 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800e45e:	4b20      	ldr	r3, [pc, #128]	; (800e4e0 <prvAddNewTaskToReadyList+0xbc>)
 800e460:	681b      	ldr	r3, [r3, #0]
 800e462:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e464:	687b      	ldr	r3, [r7, #4]
 800e466:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e468:	429a      	cmp	r2, r3
 800e46a:	d802      	bhi.n	800e472 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800e46c:	4a1c      	ldr	r2, [pc, #112]	; (800e4e0 <prvAddNewTaskToReadyList+0xbc>)
 800e46e:	687b      	ldr	r3, [r7, #4]
 800e470:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800e472:	4b1d      	ldr	r3, [pc, #116]	; (800e4e8 <prvAddNewTaskToReadyList+0xc4>)
 800e474:	681b      	ldr	r3, [r3, #0]
 800e476:	3301      	adds	r3, #1
 800e478:	4a1b      	ldr	r2, [pc, #108]	; (800e4e8 <prvAddNewTaskToReadyList+0xc4>)
 800e47a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800e47c:	687b      	ldr	r3, [r7, #4]
 800e47e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e480:	2201      	movs	r2, #1
 800e482:	409a      	lsls	r2, r3
 800e484:	4b19      	ldr	r3, [pc, #100]	; (800e4ec <prvAddNewTaskToReadyList+0xc8>)
 800e486:	681b      	ldr	r3, [r3, #0]
 800e488:	4313      	orrs	r3, r2
 800e48a:	4a18      	ldr	r2, [pc, #96]	; (800e4ec <prvAddNewTaskToReadyList+0xc8>)
 800e48c:	6013      	str	r3, [r2, #0]
 800e48e:	687b      	ldr	r3, [r7, #4]
 800e490:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e492:	4613      	mov	r3, r2
 800e494:	009b      	lsls	r3, r3, #2
 800e496:	4413      	add	r3, r2
 800e498:	009b      	lsls	r3, r3, #2
 800e49a:	4a15      	ldr	r2, [pc, #84]	; (800e4f0 <prvAddNewTaskToReadyList+0xcc>)
 800e49c:	441a      	add	r2, r3
 800e49e:	687b      	ldr	r3, [r7, #4]
 800e4a0:	3304      	adds	r3, #4
 800e4a2:	4619      	mov	r1, r3
 800e4a4:	4610      	mov	r0, r2
 800e4a6:	f7fe ffab 	bl	800d400 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800e4aa:	f7ff f929 	bl	800d700 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800e4ae:	4b0d      	ldr	r3, [pc, #52]	; (800e4e4 <prvAddNewTaskToReadyList+0xc0>)
 800e4b0:	681b      	ldr	r3, [r3, #0]
 800e4b2:	2b00      	cmp	r3, #0
 800e4b4:	d00e      	beq.n	800e4d4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800e4b6:	4b0a      	ldr	r3, [pc, #40]	; (800e4e0 <prvAddNewTaskToReadyList+0xbc>)
 800e4b8:	681b      	ldr	r3, [r3, #0]
 800e4ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e4bc:	687b      	ldr	r3, [r7, #4]
 800e4be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e4c0:	429a      	cmp	r2, r3
 800e4c2:	d207      	bcs.n	800e4d4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800e4c4:	4b0b      	ldr	r3, [pc, #44]	; (800e4f4 <prvAddNewTaskToReadyList+0xd0>)
 800e4c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e4ca:	601a      	str	r2, [r3, #0]
 800e4cc:	f3bf 8f4f 	dsb	sy
 800e4d0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e4d4:	bf00      	nop
 800e4d6:	3708      	adds	r7, #8
 800e4d8:	46bd      	mov	sp, r7
 800e4da:	bd80      	pop	{r7, pc}
 800e4dc:	200004e4 	.word	0x200004e4
 800e4e0:	200003e4 	.word	0x200003e4
 800e4e4:	200004f0 	.word	0x200004f0
 800e4e8:	20000500 	.word	0x20000500
 800e4ec:	200004ec 	.word	0x200004ec
 800e4f0:	200003e8 	.word	0x200003e8
 800e4f4:	e000ed04 	.word	0xe000ed04

0800e4f8 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 800e4f8:	b580      	push	{r7, lr}
 800e4fa:	b084      	sub	sp, #16
 800e4fc:	af00      	add	r7, sp, #0
 800e4fe:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800e500:	f7ff f8d0 	bl	800d6a4 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800e504:	687b      	ldr	r3, [r7, #4]
 800e506:	2b00      	cmp	r3, #0
 800e508:	d102      	bne.n	800e510 <vTaskDelete+0x18>
 800e50a:	4b38      	ldr	r3, [pc, #224]	; (800e5ec <vTaskDelete+0xf4>)
 800e50c:	681b      	ldr	r3, [r3, #0]
 800e50e:	e000      	b.n	800e512 <vTaskDelete+0x1a>
 800e510:	687b      	ldr	r3, [r7, #4]
 800e512:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e514:	68fb      	ldr	r3, [r7, #12]
 800e516:	3304      	adds	r3, #4
 800e518:	4618      	mov	r0, r3
 800e51a:	f7fe ffcc 	bl	800d4b6 <uxListRemove>
 800e51e:	4603      	mov	r3, r0
 800e520:	2b00      	cmp	r3, #0
 800e522:	d115      	bne.n	800e550 <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800e524:	68fb      	ldr	r3, [r7, #12]
 800e526:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e528:	4931      	ldr	r1, [pc, #196]	; (800e5f0 <vTaskDelete+0xf8>)
 800e52a:	4613      	mov	r3, r2
 800e52c:	009b      	lsls	r3, r3, #2
 800e52e:	4413      	add	r3, r2
 800e530:	009b      	lsls	r3, r3, #2
 800e532:	440b      	add	r3, r1
 800e534:	681b      	ldr	r3, [r3, #0]
 800e536:	2b00      	cmp	r3, #0
 800e538:	d10a      	bne.n	800e550 <vTaskDelete+0x58>
 800e53a:	68fb      	ldr	r3, [r7, #12]
 800e53c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e53e:	2201      	movs	r2, #1
 800e540:	fa02 f303 	lsl.w	r3, r2, r3
 800e544:	43da      	mvns	r2, r3
 800e546:	4b2b      	ldr	r3, [pc, #172]	; (800e5f4 <vTaskDelete+0xfc>)
 800e548:	681b      	ldr	r3, [r3, #0]
 800e54a:	4013      	ands	r3, r2
 800e54c:	4a29      	ldr	r2, [pc, #164]	; (800e5f4 <vTaskDelete+0xfc>)
 800e54e:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800e550:	68fb      	ldr	r3, [r7, #12]
 800e552:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e554:	2b00      	cmp	r3, #0
 800e556:	d004      	beq.n	800e562 <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e558:	68fb      	ldr	r3, [r7, #12]
 800e55a:	3318      	adds	r3, #24
 800e55c:	4618      	mov	r0, r3
 800e55e:	f7fe ffaa 	bl	800d4b6 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 800e562:	4b25      	ldr	r3, [pc, #148]	; (800e5f8 <vTaskDelete+0x100>)
 800e564:	681b      	ldr	r3, [r3, #0]
 800e566:	3301      	adds	r3, #1
 800e568:	4a23      	ldr	r2, [pc, #140]	; (800e5f8 <vTaskDelete+0x100>)
 800e56a:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 800e56c:	4b1f      	ldr	r3, [pc, #124]	; (800e5ec <vTaskDelete+0xf4>)
 800e56e:	681b      	ldr	r3, [r3, #0]
 800e570:	68fa      	ldr	r2, [r7, #12]
 800e572:	429a      	cmp	r2, r3
 800e574:	d10b      	bne.n	800e58e <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800e576:	68fb      	ldr	r3, [r7, #12]
 800e578:	3304      	adds	r3, #4
 800e57a:	4619      	mov	r1, r3
 800e57c:	481f      	ldr	r0, [pc, #124]	; (800e5fc <vTaskDelete+0x104>)
 800e57e:	f7fe ff3f 	bl	800d400 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 800e582:	4b1f      	ldr	r3, [pc, #124]	; (800e600 <vTaskDelete+0x108>)
 800e584:	681b      	ldr	r3, [r3, #0]
 800e586:	3301      	adds	r3, #1
 800e588:	4a1d      	ldr	r2, [pc, #116]	; (800e600 <vTaskDelete+0x108>)
 800e58a:	6013      	str	r3, [r2, #0]
 800e58c:	e009      	b.n	800e5a2 <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 800e58e:	4b1d      	ldr	r3, [pc, #116]	; (800e604 <vTaskDelete+0x10c>)
 800e590:	681b      	ldr	r3, [r3, #0]
 800e592:	3b01      	subs	r3, #1
 800e594:	4a1b      	ldr	r2, [pc, #108]	; (800e604 <vTaskDelete+0x10c>)
 800e596:	6013      	str	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
 800e598:	68f8      	ldr	r0, [r7, #12]
 800e59a:	f000 fc1b 	bl	800edd4 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 800e59e:	f000 fc29 	bl	800edf4 <prvResetNextTaskUnblockTime>
			}

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
 800e5a2:	f7ff f8ad 	bl	800d700 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 800e5a6:	4b18      	ldr	r3, [pc, #96]	; (800e608 <vTaskDelete+0x110>)
 800e5a8:	681b      	ldr	r3, [r3, #0]
 800e5aa:	2b00      	cmp	r3, #0
 800e5ac:	d01a      	beq.n	800e5e4 <vTaskDelete+0xec>
		{
			if( pxTCB == pxCurrentTCB )
 800e5ae:	4b0f      	ldr	r3, [pc, #60]	; (800e5ec <vTaskDelete+0xf4>)
 800e5b0:	681b      	ldr	r3, [r3, #0]
 800e5b2:	68fa      	ldr	r2, [r7, #12]
 800e5b4:	429a      	cmp	r2, r3
 800e5b6:	d115      	bne.n	800e5e4 <vTaskDelete+0xec>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 800e5b8:	4b14      	ldr	r3, [pc, #80]	; (800e60c <vTaskDelete+0x114>)
 800e5ba:	681b      	ldr	r3, [r3, #0]
 800e5bc:	2b00      	cmp	r3, #0
 800e5be:	d009      	beq.n	800e5d4 <vTaskDelete+0xdc>
 800e5c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e5c4:	f383 8811 	msr	BASEPRI, r3
 800e5c8:	f3bf 8f6f 	isb	sy
 800e5cc:	f3bf 8f4f 	dsb	sy
 800e5d0:	60bb      	str	r3, [r7, #8]
 800e5d2:	e7fe      	b.n	800e5d2 <vTaskDelete+0xda>
				portYIELD_WITHIN_API();
 800e5d4:	4b0e      	ldr	r3, [pc, #56]	; (800e610 <vTaskDelete+0x118>)
 800e5d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e5da:	601a      	str	r2, [r3, #0]
 800e5dc:	f3bf 8f4f 	dsb	sy
 800e5e0:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800e5e4:	bf00      	nop
 800e5e6:	3710      	adds	r7, #16
 800e5e8:	46bd      	mov	sp, r7
 800e5ea:	bd80      	pop	{r7, pc}
 800e5ec:	200003e4 	.word	0x200003e4
 800e5f0:	200003e8 	.word	0x200003e8
 800e5f4:	200004ec 	.word	0x200004ec
 800e5f8:	20000500 	.word	0x20000500
 800e5fc:	200004b8 	.word	0x200004b8
 800e600:	200004cc 	.word	0x200004cc
 800e604:	200004e4 	.word	0x200004e4
 800e608:	200004f0 	.word	0x200004f0
 800e60c:	2000050c 	.word	0x2000050c
 800e610:	e000ed04 	.word	0xe000ed04

0800e614 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800e614:	b580      	push	{r7, lr}
 800e616:	b084      	sub	sp, #16
 800e618:	af00      	add	r7, sp, #0
 800e61a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800e61c:	2300      	movs	r3, #0
 800e61e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800e620:	687b      	ldr	r3, [r7, #4]
 800e622:	2b00      	cmp	r3, #0
 800e624:	d016      	beq.n	800e654 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800e626:	4b13      	ldr	r3, [pc, #76]	; (800e674 <vTaskDelay+0x60>)
 800e628:	681b      	ldr	r3, [r3, #0]
 800e62a:	2b00      	cmp	r3, #0
 800e62c:	d009      	beq.n	800e642 <vTaskDelay+0x2e>
 800e62e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e632:	f383 8811 	msr	BASEPRI, r3
 800e636:	f3bf 8f6f 	isb	sy
 800e63a:	f3bf 8f4f 	dsb	sy
 800e63e:	60bb      	str	r3, [r7, #8]
 800e640:	e7fe      	b.n	800e640 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 800e642:	f000 f861 	bl	800e708 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800e646:	2100      	movs	r1, #0
 800e648:	6878      	ldr	r0, [r7, #4]
 800e64a:	f000 fd23 	bl	800f094 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800e64e:	f000 f869 	bl	800e724 <xTaskResumeAll>
 800e652:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800e654:	68fb      	ldr	r3, [r7, #12]
 800e656:	2b00      	cmp	r3, #0
 800e658:	d107      	bne.n	800e66a <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 800e65a:	4b07      	ldr	r3, [pc, #28]	; (800e678 <vTaskDelay+0x64>)
 800e65c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e660:	601a      	str	r2, [r3, #0]
 800e662:	f3bf 8f4f 	dsb	sy
 800e666:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800e66a:	bf00      	nop
 800e66c:	3710      	adds	r7, #16
 800e66e:	46bd      	mov	sp, r7
 800e670:	bd80      	pop	{r7, pc}
 800e672:	bf00      	nop
 800e674:	2000050c 	.word	0x2000050c
 800e678:	e000ed04 	.word	0xe000ed04

0800e67c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800e67c:	b580      	push	{r7, lr}
 800e67e:	b086      	sub	sp, #24
 800e680:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 800e682:	4b1b      	ldr	r3, [pc, #108]	; (800e6f0 <vTaskStartScheduler+0x74>)
 800e684:	9301      	str	r3, [sp, #4]
 800e686:	2300      	movs	r3, #0
 800e688:	9300      	str	r3, [sp, #0]
 800e68a:	2300      	movs	r3, #0
 800e68c:	2280      	movs	r2, #128	; 0x80
 800e68e:	4919      	ldr	r1, [pc, #100]	; (800e6f4 <vTaskStartScheduler+0x78>)
 800e690:	4819      	ldr	r0, [pc, #100]	; (800e6f8 <vTaskStartScheduler+0x7c>)
 800e692:	f7ff fe08 	bl	800e2a6 <xTaskCreate>
 800e696:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800e698:	68fb      	ldr	r3, [r7, #12]
 800e69a:	2b01      	cmp	r3, #1
 800e69c:	d115      	bne.n	800e6ca <vTaskStartScheduler+0x4e>
 800e69e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e6a2:	f383 8811 	msr	BASEPRI, r3
 800e6a6:	f3bf 8f6f 	isb	sy
 800e6aa:	f3bf 8f4f 	dsb	sy
 800e6ae:	60bb      	str	r3, [r7, #8]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800e6b0:	4b12      	ldr	r3, [pc, #72]	; (800e6fc <vTaskStartScheduler+0x80>)
 800e6b2:	f04f 32ff 	mov.w	r2, #4294967295
 800e6b6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800e6b8:	4b11      	ldr	r3, [pc, #68]	; (800e700 <vTaskStartScheduler+0x84>)
 800e6ba:	2201      	movs	r2, #1
 800e6bc:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800e6be:	4b11      	ldr	r3, [pc, #68]	; (800e704 <vTaskStartScheduler+0x88>)
 800e6c0:	2200      	movs	r2, #0
 800e6c2:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800e6c4:	f7fe ff90 	bl	800d5e8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800e6c8:	e00d      	b.n	800e6e6 <vTaskStartScheduler+0x6a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800e6ca:	68fb      	ldr	r3, [r7, #12]
 800e6cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e6d0:	d109      	bne.n	800e6e6 <vTaskStartScheduler+0x6a>
 800e6d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e6d6:	f383 8811 	msr	BASEPRI, r3
 800e6da:	f3bf 8f6f 	isb	sy
 800e6de:	f3bf 8f4f 	dsb	sy
 800e6e2:	607b      	str	r3, [r7, #4]
 800e6e4:	e7fe      	b.n	800e6e4 <vTaskStartScheduler+0x68>
}
 800e6e6:	bf00      	nop
 800e6e8:	3710      	adds	r7, #16
 800e6ea:	46bd      	mov	sp, r7
 800e6ec:	bd80      	pop	{r7, pc}
 800e6ee:	bf00      	nop
 800e6f0:	20000508 	.word	0x20000508
 800e6f4:	0801707c 	.word	0x0801707c
 800e6f8:	0800ecad 	.word	0x0800ecad
 800e6fc:	20000504 	.word	0x20000504
 800e700:	200004f0 	.word	0x200004f0
 800e704:	200004e8 	.word	0x200004e8

0800e708 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800e708:	b480      	push	{r7}
 800e70a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800e70c:	4b04      	ldr	r3, [pc, #16]	; (800e720 <vTaskSuspendAll+0x18>)
 800e70e:	681b      	ldr	r3, [r3, #0]
 800e710:	3301      	adds	r3, #1
 800e712:	4a03      	ldr	r2, [pc, #12]	; (800e720 <vTaskSuspendAll+0x18>)
 800e714:	6013      	str	r3, [r2, #0]
}
 800e716:	bf00      	nop
 800e718:	46bd      	mov	sp, r7
 800e71a:	bc80      	pop	{r7}
 800e71c:	4770      	bx	lr
 800e71e:	bf00      	nop
 800e720:	2000050c 	.word	0x2000050c

0800e724 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800e724:	b580      	push	{r7, lr}
 800e726:	b084      	sub	sp, #16
 800e728:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800e72a:	2300      	movs	r3, #0
 800e72c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800e72e:	2300      	movs	r3, #0
 800e730:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800e732:	4b41      	ldr	r3, [pc, #260]	; (800e838 <xTaskResumeAll+0x114>)
 800e734:	681b      	ldr	r3, [r3, #0]
 800e736:	2b00      	cmp	r3, #0
 800e738:	d109      	bne.n	800e74e <xTaskResumeAll+0x2a>
 800e73a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e73e:	f383 8811 	msr	BASEPRI, r3
 800e742:	f3bf 8f6f 	isb	sy
 800e746:	f3bf 8f4f 	dsb	sy
 800e74a:	603b      	str	r3, [r7, #0]
 800e74c:	e7fe      	b.n	800e74c <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800e74e:	f7fe ffa9 	bl	800d6a4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800e752:	4b39      	ldr	r3, [pc, #228]	; (800e838 <xTaskResumeAll+0x114>)
 800e754:	681b      	ldr	r3, [r3, #0]
 800e756:	3b01      	subs	r3, #1
 800e758:	4a37      	ldr	r2, [pc, #220]	; (800e838 <xTaskResumeAll+0x114>)
 800e75a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e75c:	4b36      	ldr	r3, [pc, #216]	; (800e838 <xTaskResumeAll+0x114>)
 800e75e:	681b      	ldr	r3, [r3, #0]
 800e760:	2b00      	cmp	r3, #0
 800e762:	d161      	bne.n	800e828 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800e764:	4b35      	ldr	r3, [pc, #212]	; (800e83c <xTaskResumeAll+0x118>)
 800e766:	681b      	ldr	r3, [r3, #0]
 800e768:	2b00      	cmp	r3, #0
 800e76a:	d05d      	beq.n	800e828 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e76c:	e02e      	b.n	800e7cc <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800e76e:	4b34      	ldr	r3, [pc, #208]	; (800e840 <xTaskResumeAll+0x11c>)
 800e770:	68db      	ldr	r3, [r3, #12]
 800e772:	68db      	ldr	r3, [r3, #12]
 800e774:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e776:	68fb      	ldr	r3, [r7, #12]
 800e778:	3318      	adds	r3, #24
 800e77a:	4618      	mov	r0, r3
 800e77c:	f7fe fe9b 	bl	800d4b6 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e780:	68fb      	ldr	r3, [r7, #12]
 800e782:	3304      	adds	r3, #4
 800e784:	4618      	mov	r0, r3
 800e786:	f7fe fe96 	bl	800d4b6 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800e78a:	68fb      	ldr	r3, [r7, #12]
 800e78c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e78e:	2201      	movs	r2, #1
 800e790:	409a      	lsls	r2, r3
 800e792:	4b2c      	ldr	r3, [pc, #176]	; (800e844 <xTaskResumeAll+0x120>)
 800e794:	681b      	ldr	r3, [r3, #0]
 800e796:	4313      	orrs	r3, r2
 800e798:	4a2a      	ldr	r2, [pc, #168]	; (800e844 <xTaskResumeAll+0x120>)
 800e79a:	6013      	str	r3, [r2, #0]
 800e79c:	68fb      	ldr	r3, [r7, #12]
 800e79e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e7a0:	4613      	mov	r3, r2
 800e7a2:	009b      	lsls	r3, r3, #2
 800e7a4:	4413      	add	r3, r2
 800e7a6:	009b      	lsls	r3, r3, #2
 800e7a8:	4a27      	ldr	r2, [pc, #156]	; (800e848 <xTaskResumeAll+0x124>)
 800e7aa:	441a      	add	r2, r3
 800e7ac:	68fb      	ldr	r3, [r7, #12]
 800e7ae:	3304      	adds	r3, #4
 800e7b0:	4619      	mov	r1, r3
 800e7b2:	4610      	mov	r0, r2
 800e7b4:	f7fe fe24 	bl	800d400 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e7b8:	68fb      	ldr	r3, [r7, #12]
 800e7ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e7bc:	4b23      	ldr	r3, [pc, #140]	; (800e84c <xTaskResumeAll+0x128>)
 800e7be:	681b      	ldr	r3, [r3, #0]
 800e7c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e7c2:	429a      	cmp	r2, r3
 800e7c4:	d302      	bcc.n	800e7cc <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 800e7c6:	4b22      	ldr	r3, [pc, #136]	; (800e850 <xTaskResumeAll+0x12c>)
 800e7c8:	2201      	movs	r2, #1
 800e7ca:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e7cc:	4b1c      	ldr	r3, [pc, #112]	; (800e840 <xTaskResumeAll+0x11c>)
 800e7ce:	681b      	ldr	r3, [r3, #0]
 800e7d0:	2b00      	cmp	r3, #0
 800e7d2:	d1cc      	bne.n	800e76e <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800e7d4:	68fb      	ldr	r3, [r7, #12]
 800e7d6:	2b00      	cmp	r3, #0
 800e7d8:	d001      	beq.n	800e7de <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800e7da:	f000 fb0b 	bl	800edf4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800e7de:	4b1d      	ldr	r3, [pc, #116]	; (800e854 <xTaskResumeAll+0x130>)
 800e7e0:	681b      	ldr	r3, [r3, #0]
 800e7e2:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800e7e4:	687b      	ldr	r3, [r7, #4]
 800e7e6:	2b00      	cmp	r3, #0
 800e7e8:	d010      	beq.n	800e80c <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800e7ea:	f000 f837 	bl	800e85c <xTaskIncrementTick>
 800e7ee:	4603      	mov	r3, r0
 800e7f0:	2b00      	cmp	r3, #0
 800e7f2:	d002      	beq.n	800e7fa <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 800e7f4:	4b16      	ldr	r3, [pc, #88]	; (800e850 <xTaskResumeAll+0x12c>)
 800e7f6:	2201      	movs	r2, #1
 800e7f8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800e7fa:	687b      	ldr	r3, [r7, #4]
 800e7fc:	3b01      	subs	r3, #1
 800e7fe:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800e800:	687b      	ldr	r3, [r7, #4]
 800e802:	2b00      	cmp	r3, #0
 800e804:	d1f1      	bne.n	800e7ea <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 800e806:	4b13      	ldr	r3, [pc, #76]	; (800e854 <xTaskResumeAll+0x130>)
 800e808:	2200      	movs	r2, #0
 800e80a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800e80c:	4b10      	ldr	r3, [pc, #64]	; (800e850 <xTaskResumeAll+0x12c>)
 800e80e:	681b      	ldr	r3, [r3, #0]
 800e810:	2b00      	cmp	r3, #0
 800e812:	d009      	beq.n	800e828 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800e814:	2301      	movs	r3, #1
 800e816:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800e818:	4b0f      	ldr	r3, [pc, #60]	; (800e858 <xTaskResumeAll+0x134>)
 800e81a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e81e:	601a      	str	r2, [r3, #0]
 800e820:	f3bf 8f4f 	dsb	sy
 800e824:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800e828:	f7fe ff6a 	bl	800d700 <vPortExitCritical>

	return xAlreadyYielded;
 800e82c:	68bb      	ldr	r3, [r7, #8]
}
 800e82e:	4618      	mov	r0, r3
 800e830:	3710      	adds	r7, #16
 800e832:	46bd      	mov	sp, r7
 800e834:	bd80      	pop	{r7, pc}
 800e836:	bf00      	nop
 800e838:	2000050c 	.word	0x2000050c
 800e83c:	200004e4 	.word	0x200004e4
 800e840:	200004a4 	.word	0x200004a4
 800e844:	200004ec 	.word	0x200004ec
 800e848:	200003e8 	.word	0x200003e8
 800e84c:	200003e4 	.word	0x200003e4
 800e850:	200004f8 	.word	0x200004f8
 800e854:	200004f4 	.word	0x200004f4
 800e858:	e000ed04 	.word	0xe000ed04

0800e85c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800e85c:	b580      	push	{r7, lr}
 800e85e:	b086      	sub	sp, #24
 800e860:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800e862:	2300      	movs	r3, #0
 800e864:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e866:	4b50      	ldr	r3, [pc, #320]	; (800e9a8 <xTaskIncrementTick+0x14c>)
 800e868:	681b      	ldr	r3, [r3, #0]
 800e86a:	2b00      	cmp	r3, #0
 800e86c:	f040 808c 	bne.w	800e988 <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + 1;
 800e870:	4b4e      	ldr	r3, [pc, #312]	; (800e9ac <xTaskIncrementTick+0x150>)
 800e872:	681b      	ldr	r3, [r3, #0]
 800e874:	3301      	adds	r3, #1
 800e876:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800e878:	4a4c      	ldr	r2, [pc, #304]	; (800e9ac <xTaskIncrementTick+0x150>)
 800e87a:	693b      	ldr	r3, [r7, #16]
 800e87c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U )
 800e87e:	693b      	ldr	r3, [r7, #16]
 800e880:	2b00      	cmp	r3, #0
 800e882:	d11f      	bne.n	800e8c4 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 800e884:	4b4a      	ldr	r3, [pc, #296]	; (800e9b0 <xTaskIncrementTick+0x154>)
 800e886:	681b      	ldr	r3, [r3, #0]
 800e888:	681b      	ldr	r3, [r3, #0]
 800e88a:	2b00      	cmp	r3, #0
 800e88c:	d009      	beq.n	800e8a2 <xTaskIncrementTick+0x46>
 800e88e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e892:	f383 8811 	msr	BASEPRI, r3
 800e896:	f3bf 8f6f 	isb	sy
 800e89a:	f3bf 8f4f 	dsb	sy
 800e89e:	603b      	str	r3, [r7, #0]
 800e8a0:	e7fe      	b.n	800e8a0 <xTaskIncrementTick+0x44>
 800e8a2:	4b43      	ldr	r3, [pc, #268]	; (800e9b0 <xTaskIncrementTick+0x154>)
 800e8a4:	681b      	ldr	r3, [r3, #0]
 800e8a6:	60fb      	str	r3, [r7, #12]
 800e8a8:	4b42      	ldr	r3, [pc, #264]	; (800e9b4 <xTaskIncrementTick+0x158>)
 800e8aa:	681b      	ldr	r3, [r3, #0]
 800e8ac:	4a40      	ldr	r2, [pc, #256]	; (800e9b0 <xTaskIncrementTick+0x154>)
 800e8ae:	6013      	str	r3, [r2, #0]
 800e8b0:	4a40      	ldr	r2, [pc, #256]	; (800e9b4 <xTaskIncrementTick+0x158>)
 800e8b2:	68fb      	ldr	r3, [r7, #12]
 800e8b4:	6013      	str	r3, [r2, #0]
 800e8b6:	4b40      	ldr	r3, [pc, #256]	; (800e9b8 <xTaskIncrementTick+0x15c>)
 800e8b8:	681b      	ldr	r3, [r3, #0]
 800e8ba:	3301      	adds	r3, #1
 800e8bc:	4a3e      	ldr	r2, [pc, #248]	; (800e9b8 <xTaskIncrementTick+0x15c>)
 800e8be:	6013      	str	r3, [r2, #0]
 800e8c0:	f000 fa98 	bl	800edf4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800e8c4:	4b3d      	ldr	r3, [pc, #244]	; (800e9bc <xTaskIncrementTick+0x160>)
 800e8c6:	681b      	ldr	r3, [r3, #0]
 800e8c8:	693a      	ldr	r2, [r7, #16]
 800e8ca:	429a      	cmp	r2, r3
 800e8cc:	d34d      	bcc.n	800e96a <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e8ce:	4b38      	ldr	r3, [pc, #224]	; (800e9b0 <xTaskIncrementTick+0x154>)
 800e8d0:	681b      	ldr	r3, [r3, #0]
 800e8d2:	681b      	ldr	r3, [r3, #0]
 800e8d4:	2b00      	cmp	r3, #0
 800e8d6:	d101      	bne.n	800e8dc <xTaskIncrementTick+0x80>
 800e8d8:	2301      	movs	r3, #1
 800e8da:	e000      	b.n	800e8de <xTaskIncrementTick+0x82>
 800e8dc:	2300      	movs	r3, #0
 800e8de:	2b00      	cmp	r3, #0
 800e8e0:	d004      	beq.n	800e8ec <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e8e2:	4b36      	ldr	r3, [pc, #216]	; (800e9bc <xTaskIncrementTick+0x160>)
 800e8e4:	f04f 32ff 	mov.w	r2, #4294967295
 800e8e8:	601a      	str	r2, [r3, #0]
					break;
 800e8ea:	e03e      	b.n	800e96a <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800e8ec:	4b30      	ldr	r3, [pc, #192]	; (800e9b0 <xTaskIncrementTick+0x154>)
 800e8ee:	681b      	ldr	r3, [r3, #0]
 800e8f0:	68db      	ldr	r3, [r3, #12]
 800e8f2:	68db      	ldr	r3, [r3, #12]
 800e8f4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800e8f6:	68bb      	ldr	r3, [r7, #8]
 800e8f8:	685b      	ldr	r3, [r3, #4]
 800e8fa:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800e8fc:	693a      	ldr	r2, [r7, #16]
 800e8fe:	687b      	ldr	r3, [r7, #4]
 800e900:	429a      	cmp	r2, r3
 800e902:	d203      	bcs.n	800e90c <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800e904:	4a2d      	ldr	r2, [pc, #180]	; (800e9bc <xTaskIncrementTick+0x160>)
 800e906:	687b      	ldr	r3, [r7, #4]
 800e908:	6013      	str	r3, [r2, #0]
						break;
 800e90a:	e02e      	b.n	800e96a <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e90c:	68bb      	ldr	r3, [r7, #8]
 800e90e:	3304      	adds	r3, #4
 800e910:	4618      	mov	r0, r3
 800e912:	f7fe fdd0 	bl	800d4b6 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800e916:	68bb      	ldr	r3, [r7, #8]
 800e918:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e91a:	2b00      	cmp	r3, #0
 800e91c:	d004      	beq.n	800e928 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e91e:	68bb      	ldr	r3, [r7, #8]
 800e920:	3318      	adds	r3, #24
 800e922:	4618      	mov	r0, r3
 800e924:	f7fe fdc7 	bl	800d4b6 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800e928:	68bb      	ldr	r3, [r7, #8]
 800e92a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e92c:	2201      	movs	r2, #1
 800e92e:	409a      	lsls	r2, r3
 800e930:	4b23      	ldr	r3, [pc, #140]	; (800e9c0 <xTaskIncrementTick+0x164>)
 800e932:	681b      	ldr	r3, [r3, #0]
 800e934:	4313      	orrs	r3, r2
 800e936:	4a22      	ldr	r2, [pc, #136]	; (800e9c0 <xTaskIncrementTick+0x164>)
 800e938:	6013      	str	r3, [r2, #0]
 800e93a:	68bb      	ldr	r3, [r7, #8]
 800e93c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e93e:	4613      	mov	r3, r2
 800e940:	009b      	lsls	r3, r3, #2
 800e942:	4413      	add	r3, r2
 800e944:	009b      	lsls	r3, r3, #2
 800e946:	4a1f      	ldr	r2, [pc, #124]	; (800e9c4 <xTaskIncrementTick+0x168>)
 800e948:	441a      	add	r2, r3
 800e94a:	68bb      	ldr	r3, [r7, #8]
 800e94c:	3304      	adds	r3, #4
 800e94e:	4619      	mov	r1, r3
 800e950:	4610      	mov	r0, r2
 800e952:	f7fe fd55 	bl	800d400 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e956:	68bb      	ldr	r3, [r7, #8]
 800e958:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e95a:	4b1b      	ldr	r3, [pc, #108]	; (800e9c8 <xTaskIncrementTick+0x16c>)
 800e95c:	681b      	ldr	r3, [r3, #0]
 800e95e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e960:	429a      	cmp	r2, r3
 800e962:	d3b4      	bcc.n	800e8ce <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 800e964:	2301      	movs	r3, #1
 800e966:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e968:	e7b1      	b.n	800e8ce <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800e96a:	4b17      	ldr	r3, [pc, #92]	; (800e9c8 <xTaskIncrementTick+0x16c>)
 800e96c:	681b      	ldr	r3, [r3, #0]
 800e96e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e970:	4914      	ldr	r1, [pc, #80]	; (800e9c4 <xTaskIncrementTick+0x168>)
 800e972:	4613      	mov	r3, r2
 800e974:	009b      	lsls	r3, r3, #2
 800e976:	4413      	add	r3, r2
 800e978:	009b      	lsls	r3, r3, #2
 800e97a:	440b      	add	r3, r1
 800e97c:	681b      	ldr	r3, [r3, #0]
 800e97e:	2b01      	cmp	r3, #1
 800e980:	d907      	bls.n	800e992 <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 800e982:	2301      	movs	r3, #1
 800e984:	617b      	str	r3, [r7, #20]
 800e986:	e004      	b.n	800e992 <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800e988:	4b10      	ldr	r3, [pc, #64]	; (800e9cc <xTaskIncrementTick+0x170>)
 800e98a:	681b      	ldr	r3, [r3, #0]
 800e98c:	3301      	adds	r3, #1
 800e98e:	4a0f      	ldr	r2, [pc, #60]	; (800e9cc <xTaskIncrementTick+0x170>)
 800e990:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800e992:	4b0f      	ldr	r3, [pc, #60]	; (800e9d0 <xTaskIncrementTick+0x174>)
 800e994:	681b      	ldr	r3, [r3, #0]
 800e996:	2b00      	cmp	r3, #0
 800e998:	d001      	beq.n	800e99e <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 800e99a:	2301      	movs	r3, #1
 800e99c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800e99e:	697b      	ldr	r3, [r7, #20]
}
 800e9a0:	4618      	mov	r0, r3
 800e9a2:	3718      	adds	r7, #24
 800e9a4:	46bd      	mov	sp, r7
 800e9a6:	bd80      	pop	{r7, pc}
 800e9a8:	2000050c 	.word	0x2000050c
 800e9ac:	200004e8 	.word	0x200004e8
 800e9b0:	2000049c 	.word	0x2000049c
 800e9b4:	200004a0 	.word	0x200004a0
 800e9b8:	200004fc 	.word	0x200004fc
 800e9bc:	20000504 	.word	0x20000504
 800e9c0:	200004ec 	.word	0x200004ec
 800e9c4:	200003e8 	.word	0x200003e8
 800e9c8:	200003e4 	.word	0x200003e4
 800e9cc:	200004f4 	.word	0x200004f4
 800e9d0:	200004f8 	.word	0x200004f8

0800e9d4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800e9d4:	b480      	push	{r7}
 800e9d6:	b087      	sub	sp, #28
 800e9d8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800e9da:	4b26      	ldr	r3, [pc, #152]	; (800ea74 <vTaskSwitchContext+0xa0>)
 800e9dc:	681b      	ldr	r3, [r3, #0]
 800e9de:	2b00      	cmp	r3, #0
 800e9e0:	d003      	beq.n	800e9ea <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800e9e2:	4b25      	ldr	r3, [pc, #148]	; (800ea78 <vTaskSwitchContext+0xa4>)
 800e9e4:	2201      	movs	r2, #1
 800e9e6:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800e9e8:	e03e      	b.n	800ea68 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 800e9ea:	4b23      	ldr	r3, [pc, #140]	; (800ea78 <vTaskSwitchContext+0xa4>)
 800e9ec:	2200      	movs	r2, #0
 800e9ee:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800e9f0:	4b22      	ldr	r3, [pc, #136]	; (800ea7c <vTaskSwitchContext+0xa8>)
 800e9f2:	681b      	ldr	r3, [r3, #0]
 800e9f4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 800e9f6:	68fb      	ldr	r3, [r7, #12]
 800e9f8:	fab3 f383 	clz	r3, r3
 800e9fc:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800e9fe:	7afb      	ldrb	r3, [r7, #11]
 800ea00:	f1c3 031f 	rsb	r3, r3, #31
 800ea04:	617b      	str	r3, [r7, #20]
 800ea06:	491e      	ldr	r1, [pc, #120]	; (800ea80 <vTaskSwitchContext+0xac>)
 800ea08:	697a      	ldr	r2, [r7, #20]
 800ea0a:	4613      	mov	r3, r2
 800ea0c:	009b      	lsls	r3, r3, #2
 800ea0e:	4413      	add	r3, r2
 800ea10:	009b      	lsls	r3, r3, #2
 800ea12:	440b      	add	r3, r1
 800ea14:	681b      	ldr	r3, [r3, #0]
 800ea16:	2b00      	cmp	r3, #0
 800ea18:	d109      	bne.n	800ea2e <vTaskSwitchContext+0x5a>
	__asm volatile
 800ea1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ea1e:	f383 8811 	msr	BASEPRI, r3
 800ea22:	f3bf 8f6f 	isb	sy
 800ea26:	f3bf 8f4f 	dsb	sy
 800ea2a:	607b      	str	r3, [r7, #4]
 800ea2c:	e7fe      	b.n	800ea2c <vTaskSwitchContext+0x58>
 800ea2e:	697a      	ldr	r2, [r7, #20]
 800ea30:	4613      	mov	r3, r2
 800ea32:	009b      	lsls	r3, r3, #2
 800ea34:	4413      	add	r3, r2
 800ea36:	009b      	lsls	r3, r3, #2
 800ea38:	4a11      	ldr	r2, [pc, #68]	; (800ea80 <vTaskSwitchContext+0xac>)
 800ea3a:	4413      	add	r3, r2
 800ea3c:	613b      	str	r3, [r7, #16]
 800ea3e:	693b      	ldr	r3, [r7, #16]
 800ea40:	685b      	ldr	r3, [r3, #4]
 800ea42:	685a      	ldr	r2, [r3, #4]
 800ea44:	693b      	ldr	r3, [r7, #16]
 800ea46:	605a      	str	r2, [r3, #4]
 800ea48:	693b      	ldr	r3, [r7, #16]
 800ea4a:	685a      	ldr	r2, [r3, #4]
 800ea4c:	693b      	ldr	r3, [r7, #16]
 800ea4e:	3308      	adds	r3, #8
 800ea50:	429a      	cmp	r2, r3
 800ea52:	d104      	bne.n	800ea5e <vTaskSwitchContext+0x8a>
 800ea54:	693b      	ldr	r3, [r7, #16]
 800ea56:	685b      	ldr	r3, [r3, #4]
 800ea58:	685a      	ldr	r2, [r3, #4]
 800ea5a:	693b      	ldr	r3, [r7, #16]
 800ea5c:	605a      	str	r2, [r3, #4]
 800ea5e:	693b      	ldr	r3, [r7, #16]
 800ea60:	685b      	ldr	r3, [r3, #4]
 800ea62:	68db      	ldr	r3, [r3, #12]
 800ea64:	4a07      	ldr	r2, [pc, #28]	; (800ea84 <vTaskSwitchContext+0xb0>)
 800ea66:	6013      	str	r3, [r2, #0]
}
 800ea68:	bf00      	nop
 800ea6a:	371c      	adds	r7, #28
 800ea6c:	46bd      	mov	sp, r7
 800ea6e:	bc80      	pop	{r7}
 800ea70:	4770      	bx	lr
 800ea72:	bf00      	nop
 800ea74:	2000050c 	.word	0x2000050c
 800ea78:	200004f8 	.word	0x200004f8
 800ea7c:	200004ec 	.word	0x200004ec
 800ea80:	200003e8 	.word	0x200003e8
 800ea84:	200003e4 	.word	0x200003e4

0800ea88 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800ea88:	b580      	push	{r7, lr}
 800ea8a:	b084      	sub	sp, #16
 800ea8c:	af00      	add	r7, sp, #0
 800ea8e:	6078      	str	r0, [r7, #4]
 800ea90:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800ea92:	687b      	ldr	r3, [r7, #4]
 800ea94:	2b00      	cmp	r3, #0
 800ea96:	d109      	bne.n	800eaac <vTaskPlaceOnEventList+0x24>
 800ea98:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ea9c:	f383 8811 	msr	BASEPRI, r3
 800eaa0:	f3bf 8f6f 	isb	sy
 800eaa4:	f3bf 8f4f 	dsb	sy
 800eaa8:	60fb      	str	r3, [r7, #12]
 800eaaa:	e7fe      	b.n	800eaaa <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800eaac:	4b07      	ldr	r3, [pc, #28]	; (800eacc <vTaskPlaceOnEventList+0x44>)
 800eaae:	681b      	ldr	r3, [r3, #0]
 800eab0:	3318      	adds	r3, #24
 800eab2:	4619      	mov	r1, r3
 800eab4:	6878      	ldr	r0, [r7, #4]
 800eab6:	f7fe fcc6 	bl	800d446 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800eaba:	2101      	movs	r1, #1
 800eabc:	6838      	ldr	r0, [r7, #0]
 800eabe:	f000 fae9 	bl	800f094 <prvAddCurrentTaskToDelayedList>
}
 800eac2:	bf00      	nop
 800eac4:	3710      	adds	r7, #16
 800eac6:	46bd      	mov	sp, r7
 800eac8:	bd80      	pop	{r7, pc}
 800eaca:	bf00      	nop
 800eacc:	200003e4 	.word	0x200003e4

0800ead0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800ead0:	b580      	push	{r7, lr}
 800ead2:	b086      	sub	sp, #24
 800ead4:	af00      	add	r7, sp, #0
 800ead6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800ead8:	687b      	ldr	r3, [r7, #4]
 800eada:	68db      	ldr	r3, [r3, #12]
 800eadc:	68db      	ldr	r3, [r3, #12]
 800eade:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800eae0:	693b      	ldr	r3, [r7, #16]
 800eae2:	2b00      	cmp	r3, #0
 800eae4:	d109      	bne.n	800eafa <xTaskRemoveFromEventList+0x2a>
 800eae6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eaea:	f383 8811 	msr	BASEPRI, r3
 800eaee:	f3bf 8f6f 	isb	sy
 800eaf2:	f3bf 8f4f 	dsb	sy
 800eaf6:	60fb      	str	r3, [r7, #12]
 800eaf8:	e7fe      	b.n	800eaf8 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800eafa:	693b      	ldr	r3, [r7, #16]
 800eafc:	3318      	adds	r3, #24
 800eafe:	4618      	mov	r0, r3
 800eb00:	f7fe fcd9 	bl	800d4b6 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800eb04:	4b1d      	ldr	r3, [pc, #116]	; (800eb7c <xTaskRemoveFromEventList+0xac>)
 800eb06:	681b      	ldr	r3, [r3, #0]
 800eb08:	2b00      	cmp	r3, #0
 800eb0a:	d11c      	bne.n	800eb46 <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800eb0c:	693b      	ldr	r3, [r7, #16]
 800eb0e:	3304      	adds	r3, #4
 800eb10:	4618      	mov	r0, r3
 800eb12:	f7fe fcd0 	bl	800d4b6 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800eb16:	693b      	ldr	r3, [r7, #16]
 800eb18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eb1a:	2201      	movs	r2, #1
 800eb1c:	409a      	lsls	r2, r3
 800eb1e:	4b18      	ldr	r3, [pc, #96]	; (800eb80 <xTaskRemoveFromEventList+0xb0>)
 800eb20:	681b      	ldr	r3, [r3, #0]
 800eb22:	4313      	orrs	r3, r2
 800eb24:	4a16      	ldr	r2, [pc, #88]	; (800eb80 <xTaskRemoveFromEventList+0xb0>)
 800eb26:	6013      	str	r3, [r2, #0]
 800eb28:	693b      	ldr	r3, [r7, #16]
 800eb2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800eb2c:	4613      	mov	r3, r2
 800eb2e:	009b      	lsls	r3, r3, #2
 800eb30:	4413      	add	r3, r2
 800eb32:	009b      	lsls	r3, r3, #2
 800eb34:	4a13      	ldr	r2, [pc, #76]	; (800eb84 <xTaskRemoveFromEventList+0xb4>)
 800eb36:	441a      	add	r2, r3
 800eb38:	693b      	ldr	r3, [r7, #16]
 800eb3a:	3304      	adds	r3, #4
 800eb3c:	4619      	mov	r1, r3
 800eb3e:	4610      	mov	r0, r2
 800eb40:	f7fe fc5e 	bl	800d400 <vListInsertEnd>
 800eb44:	e005      	b.n	800eb52 <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800eb46:	693b      	ldr	r3, [r7, #16]
 800eb48:	3318      	adds	r3, #24
 800eb4a:	4619      	mov	r1, r3
 800eb4c:	480e      	ldr	r0, [pc, #56]	; (800eb88 <xTaskRemoveFromEventList+0xb8>)
 800eb4e:	f7fe fc57 	bl	800d400 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800eb52:	693b      	ldr	r3, [r7, #16]
 800eb54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800eb56:	4b0d      	ldr	r3, [pc, #52]	; (800eb8c <xTaskRemoveFromEventList+0xbc>)
 800eb58:	681b      	ldr	r3, [r3, #0]
 800eb5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eb5c:	429a      	cmp	r2, r3
 800eb5e:	d905      	bls.n	800eb6c <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800eb60:	2301      	movs	r3, #1
 800eb62:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800eb64:	4b0a      	ldr	r3, [pc, #40]	; (800eb90 <xTaskRemoveFromEventList+0xc0>)
 800eb66:	2201      	movs	r2, #1
 800eb68:	601a      	str	r2, [r3, #0]
 800eb6a:	e001      	b.n	800eb70 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 800eb6c:	2300      	movs	r3, #0
 800eb6e:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 800eb70:	697b      	ldr	r3, [r7, #20]
}
 800eb72:	4618      	mov	r0, r3
 800eb74:	3718      	adds	r7, #24
 800eb76:	46bd      	mov	sp, r7
 800eb78:	bd80      	pop	{r7, pc}
 800eb7a:	bf00      	nop
 800eb7c:	2000050c 	.word	0x2000050c
 800eb80:	200004ec 	.word	0x200004ec
 800eb84:	200003e8 	.word	0x200003e8
 800eb88:	200004a4 	.word	0x200004a4
 800eb8c:	200003e4 	.word	0x200003e4
 800eb90:	200004f8 	.word	0x200004f8

0800eb94 <vTaskSetTimeOutState>:
	return xReturn;
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800eb94:	b480      	push	{r7}
 800eb96:	b085      	sub	sp, #20
 800eb98:	af00      	add	r7, sp, #0
 800eb9a:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 800eb9c:	687b      	ldr	r3, [r7, #4]
 800eb9e:	2b00      	cmp	r3, #0
 800eba0:	d109      	bne.n	800ebb6 <vTaskSetTimeOutState+0x22>
 800eba2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eba6:	f383 8811 	msr	BASEPRI, r3
 800ebaa:	f3bf 8f6f 	isb	sy
 800ebae:	f3bf 8f4f 	dsb	sy
 800ebb2:	60fb      	str	r3, [r7, #12]
 800ebb4:	e7fe      	b.n	800ebb4 <vTaskSetTimeOutState+0x20>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800ebb6:	4b06      	ldr	r3, [pc, #24]	; (800ebd0 <vTaskSetTimeOutState+0x3c>)
 800ebb8:	681a      	ldr	r2, [r3, #0]
 800ebba:	687b      	ldr	r3, [r7, #4]
 800ebbc:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800ebbe:	4b05      	ldr	r3, [pc, #20]	; (800ebd4 <vTaskSetTimeOutState+0x40>)
 800ebc0:	681a      	ldr	r2, [r3, #0]
 800ebc2:	687b      	ldr	r3, [r7, #4]
 800ebc4:	605a      	str	r2, [r3, #4]
}
 800ebc6:	bf00      	nop
 800ebc8:	3714      	adds	r7, #20
 800ebca:	46bd      	mov	sp, r7
 800ebcc:	bc80      	pop	{r7}
 800ebce:	4770      	bx	lr
 800ebd0:	200004fc 	.word	0x200004fc
 800ebd4:	200004e8 	.word	0x200004e8

0800ebd8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800ebd8:	b580      	push	{r7, lr}
 800ebda:	b086      	sub	sp, #24
 800ebdc:	af00      	add	r7, sp, #0
 800ebde:	6078      	str	r0, [r7, #4]
 800ebe0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800ebe2:	687b      	ldr	r3, [r7, #4]
 800ebe4:	2b00      	cmp	r3, #0
 800ebe6:	d109      	bne.n	800ebfc <xTaskCheckForTimeOut+0x24>
 800ebe8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ebec:	f383 8811 	msr	BASEPRI, r3
 800ebf0:	f3bf 8f6f 	isb	sy
 800ebf4:	f3bf 8f4f 	dsb	sy
 800ebf8:	60fb      	str	r3, [r7, #12]
 800ebfa:	e7fe      	b.n	800ebfa <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 800ebfc:	683b      	ldr	r3, [r7, #0]
 800ebfe:	2b00      	cmp	r3, #0
 800ec00:	d109      	bne.n	800ec16 <xTaskCheckForTimeOut+0x3e>
 800ec02:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ec06:	f383 8811 	msr	BASEPRI, r3
 800ec0a:	f3bf 8f6f 	isb	sy
 800ec0e:	f3bf 8f4f 	dsb	sy
 800ec12:	60bb      	str	r3, [r7, #8]
 800ec14:	e7fe      	b.n	800ec14 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 800ec16:	f7fe fd45 	bl	800d6a4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800ec1a:	4b1c      	ldr	r3, [pc, #112]	; (800ec8c <xTaskCheckForTimeOut+0xb4>)
 800ec1c:	681b      	ldr	r3, [r3, #0]
 800ec1e:	613b      	str	r3, [r7, #16]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800ec20:	683b      	ldr	r3, [r7, #0]
 800ec22:	681b      	ldr	r3, [r3, #0]
 800ec24:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ec28:	d102      	bne.n	800ec30 <xTaskCheckForTimeOut+0x58>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800ec2a:	2300      	movs	r3, #0
 800ec2c:	617b      	str	r3, [r7, #20]
 800ec2e:	e026      	b.n	800ec7e <xTaskCheckForTimeOut+0xa6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800ec30:	687b      	ldr	r3, [r7, #4]
 800ec32:	681a      	ldr	r2, [r3, #0]
 800ec34:	4b16      	ldr	r3, [pc, #88]	; (800ec90 <xTaskCheckForTimeOut+0xb8>)
 800ec36:	681b      	ldr	r3, [r3, #0]
 800ec38:	429a      	cmp	r2, r3
 800ec3a:	d007      	beq.n	800ec4c <xTaskCheckForTimeOut+0x74>
 800ec3c:	687b      	ldr	r3, [r7, #4]
 800ec3e:	685a      	ldr	r2, [r3, #4]
 800ec40:	693b      	ldr	r3, [r7, #16]
 800ec42:	429a      	cmp	r2, r3
 800ec44:	d802      	bhi.n	800ec4c <xTaskCheckForTimeOut+0x74>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800ec46:	2301      	movs	r3, #1
 800ec48:	617b      	str	r3, [r7, #20]
 800ec4a:	e018      	b.n	800ec7e <xTaskCheckForTimeOut+0xa6>
		}
		else if( ( ( TickType_t ) ( xConstTickCount - pxTimeOut->xTimeOnEntering ) ) < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800ec4c:	687b      	ldr	r3, [r7, #4]
 800ec4e:	685b      	ldr	r3, [r3, #4]
 800ec50:	693a      	ldr	r2, [r7, #16]
 800ec52:	1ad2      	subs	r2, r2, r3
 800ec54:	683b      	ldr	r3, [r7, #0]
 800ec56:	681b      	ldr	r3, [r3, #0]
 800ec58:	429a      	cmp	r2, r3
 800ec5a:	d20e      	bcs.n	800ec7a <xTaskCheckForTimeOut+0xa2>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount - pxTimeOut->xTimeOnEntering );
 800ec5c:	683b      	ldr	r3, [r7, #0]
 800ec5e:	681a      	ldr	r2, [r3, #0]
 800ec60:	687b      	ldr	r3, [r7, #4]
 800ec62:	6859      	ldr	r1, [r3, #4]
 800ec64:	693b      	ldr	r3, [r7, #16]
 800ec66:	1acb      	subs	r3, r1, r3
 800ec68:	441a      	add	r2, r3
 800ec6a:	683b      	ldr	r3, [r7, #0]
 800ec6c:	601a      	str	r2, [r3, #0]
			vTaskSetTimeOutState( pxTimeOut );
 800ec6e:	6878      	ldr	r0, [r7, #4]
 800ec70:	f7ff ff90 	bl	800eb94 <vTaskSetTimeOutState>
			xReturn = pdFALSE;
 800ec74:	2300      	movs	r3, #0
 800ec76:	617b      	str	r3, [r7, #20]
 800ec78:	e001      	b.n	800ec7e <xTaskCheckForTimeOut+0xa6>
		}
		else
		{
			xReturn = pdTRUE;
 800ec7a:	2301      	movs	r3, #1
 800ec7c:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 800ec7e:	f7fe fd3f 	bl	800d700 <vPortExitCritical>

	return xReturn;
 800ec82:	697b      	ldr	r3, [r7, #20]
}
 800ec84:	4618      	mov	r0, r3
 800ec86:	3718      	adds	r7, #24
 800ec88:	46bd      	mov	sp, r7
 800ec8a:	bd80      	pop	{r7, pc}
 800ec8c:	200004e8 	.word	0x200004e8
 800ec90:	200004fc 	.word	0x200004fc

0800ec94 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800ec94:	b480      	push	{r7}
 800ec96:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800ec98:	4b03      	ldr	r3, [pc, #12]	; (800eca8 <vTaskMissedYield+0x14>)
 800ec9a:	2201      	movs	r2, #1
 800ec9c:	601a      	str	r2, [r3, #0]
}
 800ec9e:	bf00      	nop
 800eca0:	46bd      	mov	sp, r7
 800eca2:	bc80      	pop	{r7}
 800eca4:	4770      	bx	lr
 800eca6:	bf00      	nop
 800eca8:	200004f8 	.word	0x200004f8

0800ecac <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800ecac:	b580      	push	{r7, lr}
 800ecae:	b082      	sub	sp, #8
 800ecb0:	af00      	add	r7, sp, #0
 800ecb2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800ecb4:	f000 f852 	bl	800ed5c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800ecb8:	4b06      	ldr	r3, [pc, #24]	; (800ecd4 <prvIdleTask+0x28>)
 800ecba:	681b      	ldr	r3, [r3, #0]
 800ecbc:	2b01      	cmp	r3, #1
 800ecbe:	d9f9      	bls.n	800ecb4 <prvIdleTask+0x8>
			{
				taskYIELD();
 800ecc0:	4b05      	ldr	r3, [pc, #20]	; (800ecd8 <prvIdleTask+0x2c>)
 800ecc2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ecc6:	601a      	str	r2, [r3, #0]
 800ecc8:	f3bf 8f4f 	dsb	sy
 800eccc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800ecd0:	e7f0      	b.n	800ecb4 <prvIdleTask+0x8>
 800ecd2:	bf00      	nop
 800ecd4:	200003e8 	.word	0x200003e8
 800ecd8:	e000ed04 	.word	0xe000ed04

0800ecdc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800ecdc:	b580      	push	{r7, lr}
 800ecde:	b082      	sub	sp, #8
 800ece0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ece2:	2300      	movs	r3, #0
 800ece4:	607b      	str	r3, [r7, #4]
 800ece6:	e00c      	b.n	800ed02 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800ece8:	687a      	ldr	r2, [r7, #4]
 800ecea:	4613      	mov	r3, r2
 800ecec:	009b      	lsls	r3, r3, #2
 800ecee:	4413      	add	r3, r2
 800ecf0:	009b      	lsls	r3, r3, #2
 800ecf2:	4a12      	ldr	r2, [pc, #72]	; (800ed3c <prvInitialiseTaskLists+0x60>)
 800ecf4:	4413      	add	r3, r2
 800ecf6:	4618      	mov	r0, r3
 800ecf8:	f7fe fb57 	bl	800d3aa <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ecfc:	687b      	ldr	r3, [r7, #4]
 800ecfe:	3301      	adds	r3, #1
 800ed00:	607b      	str	r3, [r7, #4]
 800ed02:	687b      	ldr	r3, [r7, #4]
 800ed04:	2b06      	cmp	r3, #6
 800ed06:	d9ef      	bls.n	800ece8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800ed08:	480d      	ldr	r0, [pc, #52]	; (800ed40 <prvInitialiseTaskLists+0x64>)
 800ed0a:	f7fe fb4e 	bl	800d3aa <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800ed0e:	480d      	ldr	r0, [pc, #52]	; (800ed44 <prvInitialiseTaskLists+0x68>)
 800ed10:	f7fe fb4b 	bl	800d3aa <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800ed14:	480c      	ldr	r0, [pc, #48]	; (800ed48 <prvInitialiseTaskLists+0x6c>)
 800ed16:	f7fe fb48 	bl	800d3aa <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800ed1a:	480c      	ldr	r0, [pc, #48]	; (800ed4c <prvInitialiseTaskLists+0x70>)
 800ed1c:	f7fe fb45 	bl	800d3aa <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800ed20:	480b      	ldr	r0, [pc, #44]	; (800ed50 <prvInitialiseTaskLists+0x74>)
 800ed22:	f7fe fb42 	bl	800d3aa <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800ed26:	4b0b      	ldr	r3, [pc, #44]	; (800ed54 <prvInitialiseTaskLists+0x78>)
 800ed28:	4a05      	ldr	r2, [pc, #20]	; (800ed40 <prvInitialiseTaskLists+0x64>)
 800ed2a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800ed2c:	4b0a      	ldr	r3, [pc, #40]	; (800ed58 <prvInitialiseTaskLists+0x7c>)
 800ed2e:	4a05      	ldr	r2, [pc, #20]	; (800ed44 <prvInitialiseTaskLists+0x68>)
 800ed30:	601a      	str	r2, [r3, #0]
}
 800ed32:	bf00      	nop
 800ed34:	3708      	adds	r7, #8
 800ed36:	46bd      	mov	sp, r7
 800ed38:	bd80      	pop	{r7, pc}
 800ed3a:	bf00      	nop
 800ed3c:	200003e8 	.word	0x200003e8
 800ed40:	20000474 	.word	0x20000474
 800ed44:	20000488 	.word	0x20000488
 800ed48:	200004a4 	.word	0x200004a4
 800ed4c:	200004b8 	.word	0x200004b8
 800ed50:	200004d0 	.word	0x200004d0
 800ed54:	2000049c 	.word	0x2000049c
 800ed58:	200004a0 	.word	0x200004a0

0800ed5c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800ed5c:	b580      	push	{r7, lr}
 800ed5e:	b082      	sub	sp, #8
 800ed60:	af00      	add	r7, sp, #0
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ed62:	e028      	b.n	800edb6 <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
 800ed64:	f7ff fcd0 	bl	800e708 <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 800ed68:	4b17      	ldr	r3, [pc, #92]	; (800edc8 <prvCheckTasksWaitingTermination+0x6c>)
 800ed6a:	681b      	ldr	r3, [r3, #0]
 800ed6c:	2b00      	cmp	r3, #0
 800ed6e:	bf0c      	ite	eq
 800ed70:	2301      	moveq	r3, #1
 800ed72:	2300      	movne	r3, #0
 800ed74:	b2db      	uxtb	r3, r3
 800ed76:	607b      	str	r3, [r7, #4]
			}
			( void ) xTaskResumeAll();
 800ed78:	f7ff fcd4 	bl	800e724 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
 800ed7c:	687b      	ldr	r3, [r7, #4]
 800ed7e:	2b00      	cmp	r3, #0
 800ed80:	d119      	bne.n	800edb6 <prvCheckTasksWaitingTermination+0x5a>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
 800ed82:	f7fe fc8f 	bl	800d6a4 <vPortEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800ed86:	4b10      	ldr	r3, [pc, #64]	; (800edc8 <prvCheckTasksWaitingTermination+0x6c>)
 800ed88:	68db      	ldr	r3, [r3, #12]
 800ed8a:	68db      	ldr	r3, [r3, #12]
 800ed8c:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ed8e:	683b      	ldr	r3, [r7, #0]
 800ed90:	3304      	adds	r3, #4
 800ed92:	4618      	mov	r0, r3
 800ed94:	f7fe fb8f 	bl	800d4b6 <uxListRemove>
					--uxCurrentNumberOfTasks;
 800ed98:	4b0c      	ldr	r3, [pc, #48]	; (800edcc <prvCheckTasksWaitingTermination+0x70>)
 800ed9a:	681b      	ldr	r3, [r3, #0]
 800ed9c:	3b01      	subs	r3, #1
 800ed9e:	4a0b      	ldr	r2, [pc, #44]	; (800edcc <prvCheckTasksWaitingTermination+0x70>)
 800eda0:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 800eda2:	4b0b      	ldr	r3, [pc, #44]	; (800edd0 <prvCheckTasksWaitingTermination+0x74>)
 800eda4:	681b      	ldr	r3, [r3, #0]
 800eda6:	3b01      	subs	r3, #1
 800eda8:	4a09      	ldr	r2, [pc, #36]	; (800edd0 <prvCheckTasksWaitingTermination+0x74>)
 800edaa:	6013      	str	r3, [r2, #0]
				}
				taskEXIT_CRITICAL();
 800edac:	f7fe fca8 	bl	800d700 <vPortExitCritical>

				prvDeleteTCB( pxTCB );
 800edb0:	6838      	ldr	r0, [r7, #0]
 800edb2:	f000 f80f 	bl	800edd4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800edb6:	4b06      	ldr	r3, [pc, #24]	; (800edd0 <prvCheckTasksWaitingTermination+0x74>)
 800edb8:	681b      	ldr	r3, [r3, #0]
 800edba:	2b00      	cmp	r3, #0
 800edbc:	d1d2      	bne.n	800ed64 <prvCheckTasksWaitingTermination+0x8>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800edbe:	bf00      	nop
 800edc0:	3708      	adds	r7, #8
 800edc2:	46bd      	mov	sp, r7
 800edc4:	bd80      	pop	{r7, pc}
 800edc6:	bf00      	nop
 800edc8:	200004b8 	.word	0x200004b8
 800edcc:	200004e4 	.word	0x200004e4
 800edd0:	200004cc 	.word	0x200004cc

0800edd4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800edd4:	b580      	push	{r7, lr}
 800edd6:	b082      	sub	sp, #8
 800edd8:	af00      	add	r7, sp, #0
 800edda:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 800eddc:	687b      	ldr	r3, [r7, #4]
 800edde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ede0:	4618      	mov	r0, r3
 800ede2:	f7fe fd61 	bl	800d8a8 <vPortFree>
			vPortFree( pxTCB );
 800ede6:	6878      	ldr	r0, [r7, #4]
 800ede8:	f7fe fd5e 	bl	800d8a8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	)
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800edec:	bf00      	nop
 800edee:	3708      	adds	r7, #8
 800edf0:	46bd      	mov	sp, r7
 800edf2:	bd80      	pop	{r7, pc}

0800edf4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800edf4:	b480      	push	{r7}
 800edf6:	b083      	sub	sp, #12
 800edf8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800edfa:	4b0e      	ldr	r3, [pc, #56]	; (800ee34 <prvResetNextTaskUnblockTime+0x40>)
 800edfc:	681b      	ldr	r3, [r3, #0]
 800edfe:	681b      	ldr	r3, [r3, #0]
 800ee00:	2b00      	cmp	r3, #0
 800ee02:	d101      	bne.n	800ee08 <prvResetNextTaskUnblockTime+0x14>
 800ee04:	2301      	movs	r3, #1
 800ee06:	e000      	b.n	800ee0a <prvResetNextTaskUnblockTime+0x16>
 800ee08:	2300      	movs	r3, #0
 800ee0a:	2b00      	cmp	r3, #0
 800ee0c:	d004      	beq.n	800ee18 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800ee0e:	4b0a      	ldr	r3, [pc, #40]	; (800ee38 <prvResetNextTaskUnblockTime+0x44>)
 800ee10:	f04f 32ff 	mov.w	r2, #4294967295
 800ee14:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800ee16:	e008      	b.n	800ee2a <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800ee18:	4b06      	ldr	r3, [pc, #24]	; (800ee34 <prvResetNextTaskUnblockTime+0x40>)
 800ee1a:	681b      	ldr	r3, [r3, #0]
 800ee1c:	68db      	ldr	r3, [r3, #12]
 800ee1e:	68db      	ldr	r3, [r3, #12]
 800ee20:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800ee22:	687b      	ldr	r3, [r7, #4]
 800ee24:	685b      	ldr	r3, [r3, #4]
 800ee26:	4a04      	ldr	r2, [pc, #16]	; (800ee38 <prvResetNextTaskUnblockTime+0x44>)
 800ee28:	6013      	str	r3, [r2, #0]
}
 800ee2a:	bf00      	nop
 800ee2c:	370c      	adds	r7, #12
 800ee2e:	46bd      	mov	sp, r7
 800ee30:	bc80      	pop	{r7}
 800ee32:	4770      	bx	lr
 800ee34:	2000049c 	.word	0x2000049c
 800ee38:	20000504 	.word	0x20000504

0800ee3c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800ee3c:	b480      	push	{r7}
 800ee3e:	b083      	sub	sp, #12
 800ee40:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800ee42:	4b0b      	ldr	r3, [pc, #44]	; (800ee70 <xTaskGetSchedulerState+0x34>)
 800ee44:	681b      	ldr	r3, [r3, #0]
 800ee46:	2b00      	cmp	r3, #0
 800ee48:	d102      	bne.n	800ee50 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800ee4a:	2301      	movs	r3, #1
 800ee4c:	607b      	str	r3, [r7, #4]
 800ee4e:	e008      	b.n	800ee62 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ee50:	4b08      	ldr	r3, [pc, #32]	; (800ee74 <xTaskGetSchedulerState+0x38>)
 800ee52:	681b      	ldr	r3, [r3, #0]
 800ee54:	2b00      	cmp	r3, #0
 800ee56:	d102      	bne.n	800ee5e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800ee58:	2302      	movs	r3, #2
 800ee5a:	607b      	str	r3, [r7, #4]
 800ee5c:	e001      	b.n	800ee62 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800ee5e:	2300      	movs	r3, #0
 800ee60:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800ee62:	687b      	ldr	r3, [r7, #4]
	}
 800ee64:	4618      	mov	r0, r3
 800ee66:	370c      	adds	r7, #12
 800ee68:	46bd      	mov	sp, r7
 800ee6a:	bc80      	pop	{r7}
 800ee6c:	4770      	bx	lr
 800ee6e:	bf00      	nop
 800ee70:	200004f0 	.word	0x200004f0
 800ee74:	2000050c 	.word	0x2000050c

0800ee78 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800ee78:	b580      	push	{r7, lr}
 800ee7a:	b084      	sub	sp, #16
 800ee7c:	af00      	add	r7, sp, #0
 800ee7e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800ee80:	687b      	ldr	r3, [r7, #4]
 800ee82:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
 800ee84:	687b      	ldr	r3, [r7, #4]
 800ee86:	2b00      	cmp	r3, #0
 800ee88:	d062      	beq.n	800ef50 <vTaskPriorityInherit+0xd8>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
 800ee8a:	68fb      	ldr	r3, [r7, #12]
 800ee8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ee8e:	4b32      	ldr	r3, [pc, #200]	; (800ef58 <vTaskPriorityInherit+0xe0>)
 800ee90:	681b      	ldr	r3, [r3, #0]
 800ee92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ee94:	429a      	cmp	r2, r3
 800ee96:	d25b      	bcs.n	800ef50 <vTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800ee98:	68fb      	ldr	r3, [r7, #12]
 800ee9a:	699b      	ldr	r3, [r3, #24]
 800ee9c:	2b00      	cmp	r3, #0
 800ee9e:	db06      	blt.n	800eeae <vTaskPriorityInherit+0x36>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800eea0:	4b2d      	ldr	r3, [pc, #180]	; (800ef58 <vTaskPriorityInherit+0xe0>)
 800eea2:	681b      	ldr	r3, [r3, #0]
 800eea4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eea6:	f1c3 0207 	rsb	r2, r3, #7
 800eeaa:	68fb      	ldr	r3, [r7, #12]
 800eeac:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800eeae:	68fb      	ldr	r3, [r7, #12]
 800eeb0:	6959      	ldr	r1, [r3, #20]
 800eeb2:	68fb      	ldr	r3, [r7, #12]
 800eeb4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800eeb6:	4613      	mov	r3, r2
 800eeb8:	009b      	lsls	r3, r3, #2
 800eeba:	4413      	add	r3, r2
 800eebc:	009b      	lsls	r3, r3, #2
 800eebe:	4a27      	ldr	r2, [pc, #156]	; (800ef5c <vTaskPriorityInherit+0xe4>)
 800eec0:	4413      	add	r3, r2
 800eec2:	4299      	cmp	r1, r3
 800eec4:	d101      	bne.n	800eeca <vTaskPriorityInherit+0x52>
 800eec6:	2301      	movs	r3, #1
 800eec8:	e000      	b.n	800eecc <vTaskPriorityInherit+0x54>
 800eeca:	2300      	movs	r3, #0
 800eecc:	2b00      	cmp	r3, #0
 800eece:	d03a      	beq.n	800ef46 <vTaskPriorityInherit+0xce>
				{
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800eed0:	68fb      	ldr	r3, [r7, #12]
 800eed2:	3304      	adds	r3, #4
 800eed4:	4618      	mov	r0, r3
 800eed6:	f7fe faee 	bl	800d4b6 <uxListRemove>
 800eeda:	4603      	mov	r3, r0
 800eedc:	2b00      	cmp	r3, #0
 800eede:	d115      	bne.n	800ef0c <vTaskPriorityInherit+0x94>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800eee0:	68fb      	ldr	r3, [r7, #12]
 800eee2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800eee4:	491d      	ldr	r1, [pc, #116]	; (800ef5c <vTaskPriorityInherit+0xe4>)
 800eee6:	4613      	mov	r3, r2
 800eee8:	009b      	lsls	r3, r3, #2
 800eeea:	4413      	add	r3, r2
 800eeec:	009b      	lsls	r3, r3, #2
 800eeee:	440b      	add	r3, r1
 800eef0:	681b      	ldr	r3, [r3, #0]
 800eef2:	2b00      	cmp	r3, #0
 800eef4:	d10a      	bne.n	800ef0c <vTaskPriorityInherit+0x94>
 800eef6:	68fb      	ldr	r3, [r7, #12]
 800eef8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eefa:	2201      	movs	r2, #1
 800eefc:	fa02 f303 	lsl.w	r3, r2, r3
 800ef00:	43da      	mvns	r2, r3
 800ef02:	4b17      	ldr	r3, [pc, #92]	; (800ef60 <vTaskPriorityInherit+0xe8>)
 800ef04:	681b      	ldr	r3, [r3, #0]
 800ef06:	4013      	ands	r3, r2
 800ef08:	4a15      	ldr	r2, [pc, #84]	; (800ef60 <vTaskPriorityInherit+0xe8>)
 800ef0a:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 800ef0c:	4b12      	ldr	r3, [pc, #72]	; (800ef58 <vTaskPriorityInherit+0xe0>)
 800ef0e:	681b      	ldr	r3, [r3, #0]
 800ef10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ef12:	68fb      	ldr	r3, [r7, #12]
 800ef14:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 800ef16:	68fb      	ldr	r3, [r7, #12]
 800ef18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ef1a:	2201      	movs	r2, #1
 800ef1c:	409a      	lsls	r2, r3
 800ef1e:	4b10      	ldr	r3, [pc, #64]	; (800ef60 <vTaskPriorityInherit+0xe8>)
 800ef20:	681b      	ldr	r3, [r3, #0]
 800ef22:	4313      	orrs	r3, r2
 800ef24:	4a0e      	ldr	r2, [pc, #56]	; (800ef60 <vTaskPriorityInherit+0xe8>)
 800ef26:	6013      	str	r3, [r2, #0]
 800ef28:	68fb      	ldr	r3, [r7, #12]
 800ef2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ef2c:	4613      	mov	r3, r2
 800ef2e:	009b      	lsls	r3, r3, #2
 800ef30:	4413      	add	r3, r2
 800ef32:	009b      	lsls	r3, r3, #2
 800ef34:	4a09      	ldr	r2, [pc, #36]	; (800ef5c <vTaskPriorityInherit+0xe4>)
 800ef36:	441a      	add	r2, r3
 800ef38:	68fb      	ldr	r3, [r7, #12]
 800ef3a:	3304      	adds	r3, #4
 800ef3c:	4619      	mov	r1, r3
 800ef3e:	4610      	mov	r0, r2
 800ef40:	f7fe fa5e 	bl	800d400 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ef44:	e004      	b.n	800ef50 <vTaskPriorityInherit+0xd8>
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 800ef46:	4b04      	ldr	r3, [pc, #16]	; (800ef58 <vTaskPriorityInherit+0xe0>)
 800ef48:	681b      	ldr	r3, [r3, #0]
 800ef4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ef4c:	68fb      	ldr	r3, [r7, #12]
 800ef4e:	62da      	str	r2, [r3, #44]	; 0x2c
	}
 800ef50:	bf00      	nop
 800ef52:	3710      	adds	r7, #16
 800ef54:	46bd      	mov	sp, r7
 800ef56:	bd80      	pop	{r7, pc}
 800ef58:	200003e4 	.word	0x200003e4
 800ef5c:	200003e8 	.word	0x200003e8
 800ef60:	200004ec 	.word	0x200004ec

0800ef64 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800ef64:	b580      	push	{r7, lr}
 800ef66:	b086      	sub	sp, #24
 800ef68:	af00      	add	r7, sp, #0
 800ef6a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800ef6c:	687b      	ldr	r3, [r7, #4]
 800ef6e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800ef70:	2300      	movs	r3, #0
 800ef72:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800ef74:	687b      	ldr	r3, [r7, #4]
 800ef76:	2b00      	cmp	r3, #0
 800ef78:	d06c      	beq.n	800f054 <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800ef7a:	4b39      	ldr	r3, [pc, #228]	; (800f060 <xTaskPriorityDisinherit+0xfc>)
 800ef7c:	681b      	ldr	r3, [r3, #0]
 800ef7e:	693a      	ldr	r2, [r7, #16]
 800ef80:	429a      	cmp	r2, r3
 800ef82:	d009      	beq.n	800ef98 <xTaskPriorityDisinherit+0x34>
 800ef84:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ef88:	f383 8811 	msr	BASEPRI, r3
 800ef8c:	f3bf 8f6f 	isb	sy
 800ef90:	f3bf 8f4f 	dsb	sy
 800ef94:	60fb      	str	r3, [r7, #12]
 800ef96:	e7fe      	b.n	800ef96 <xTaskPriorityDisinherit+0x32>

			configASSERT( pxTCB->uxMutexesHeld );
 800ef98:	693b      	ldr	r3, [r7, #16]
 800ef9a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ef9c:	2b00      	cmp	r3, #0
 800ef9e:	d109      	bne.n	800efb4 <xTaskPriorityDisinherit+0x50>
 800efa0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800efa4:	f383 8811 	msr	BASEPRI, r3
 800efa8:	f3bf 8f6f 	isb	sy
 800efac:	f3bf 8f4f 	dsb	sy
 800efb0:	60bb      	str	r3, [r7, #8]
 800efb2:	e7fe      	b.n	800efb2 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 800efb4:	693b      	ldr	r3, [r7, #16]
 800efb6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800efb8:	1e5a      	subs	r2, r3, #1
 800efba:	693b      	ldr	r3, [r7, #16]
 800efbc:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800efbe:	693b      	ldr	r3, [r7, #16]
 800efc0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800efc2:	693b      	ldr	r3, [r7, #16]
 800efc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800efc6:	429a      	cmp	r2, r3
 800efc8:	d044      	beq.n	800f054 <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800efca:	693b      	ldr	r3, [r7, #16]
 800efcc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800efce:	2b00      	cmp	r3, #0
 800efd0:	d140      	bne.n	800f054 <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800efd2:	693b      	ldr	r3, [r7, #16]
 800efd4:	3304      	adds	r3, #4
 800efd6:	4618      	mov	r0, r3
 800efd8:	f7fe fa6d 	bl	800d4b6 <uxListRemove>
 800efdc:	4603      	mov	r3, r0
 800efde:	2b00      	cmp	r3, #0
 800efe0:	d115      	bne.n	800f00e <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800efe2:	693b      	ldr	r3, [r7, #16]
 800efe4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800efe6:	491f      	ldr	r1, [pc, #124]	; (800f064 <xTaskPriorityDisinherit+0x100>)
 800efe8:	4613      	mov	r3, r2
 800efea:	009b      	lsls	r3, r3, #2
 800efec:	4413      	add	r3, r2
 800efee:	009b      	lsls	r3, r3, #2
 800eff0:	440b      	add	r3, r1
 800eff2:	681b      	ldr	r3, [r3, #0]
 800eff4:	2b00      	cmp	r3, #0
 800eff6:	d10a      	bne.n	800f00e <xTaskPriorityDisinherit+0xaa>
 800eff8:	693b      	ldr	r3, [r7, #16]
 800effa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800effc:	2201      	movs	r2, #1
 800effe:	fa02 f303 	lsl.w	r3, r2, r3
 800f002:	43da      	mvns	r2, r3
 800f004:	4b18      	ldr	r3, [pc, #96]	; (800f068 <xTaskPriorityDisinherit+0x104>)
 800f006:	681b      	ldr	r3, [r3, #0]
 800f008:	4013      	ands	r3, r2
 800f00a:	4a17      	ldr	r2, [pc, #92]	; (800f068 <xTaskPriorityDisinherit+0x104>)
 800f00c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800f00e:	693b      	ldr	r3, [r7, #16]
 800f010:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800f012:	693b      	ldr	r3, [r7, #16]
 800f014:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f016:	693b      	ldr	r3, [r7, #16]
 800f018:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f01a:	f1c3 0207 	rsb	r2, r3, #7
 800f01e:	693b      	ldr	r3, [r7, #16]
 800f020:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800f022:	693b      	ldr	r3, [r7, #16]
 800f024:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f026:	2201      	movs	r2, #1
 800f028:	409a      	lsls	r2, r3
 800f02a:	4b0f      	ldr	r3, [pc, #60]	; (800f068 <xTaskPriorityDisinherit+0x104>)
 800f02c:	681b      	ldr	r3, [r3, #0]
 800f02e:	4313      	orrs	r3, r2
 800f030:	4a0d      	ldr	r2, [pc, #52]	; (800f068 <xTaskPriorityDisinherit+0x104>)
 800f032:	6013      	str	r3, [r2, #0]
 800f034:	693b      	ldr	r3, [r7, #16]
 800f036:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f038:	4613      	mov	r3, r2
 800f03a:	009b      	lsls	r3, r3, #2
 800f03c:	4413      	add	r3, r2
 800f03e:	009b      	lsls	r3, r3, #2
 800f040:	4a08      	ldr	r2, [pc, #32]	; (800f064 <xTaskPriorityDisinherit+0x100>)
 800f042:	441a      	add	r2, r3
 800f044:	693b      	ldr	r3, [r7, #16]
 800f046:	3304      	adds	r3, #4
 800f048:	4619      	mov	r1, r3
 800f04a:	4610      	mov	r0, r2
 800f04c:	f7fe f9d8 	bl	800d400 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800f050:	2301      	movs	r3, #1
 800f052:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800f054:	697b      	ldr	r3, [r7, #20]
	}
 800f056:	4618      	mov	r0, r3
 800f058:	3718      	adds	r7, #24
 800f05a:	46bd      	mov	sp, r7
 800f05c:	bd80      	pop	{r7, pc}
 800f05e:	bf00      	nop
 800f060:	200003e4 	.word	0x200003e4
 800f064:	200003e8 	.word	0x200003e8
 800f068:	200004ec 	.word	0x200004ec

0800f06c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 800f06c:	b480      	push	{r7}
 800f06e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800f070:	4b07      	ldr	r3, [pc, #28]	; (800f090 <pvTaskIncrementMutexHeldCount+0x24>)
 800f072:	681b      	ldr	r3, [r3, #0]
 800f074:	2b00      	cmp	r3, #0
 800f076:	d004      	beq.n	800f082 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800f078:	4b05      	ldr	r3, [pc, #20]	; (800f090 <pvTaskIncrementMutexHeldCount+0x24>)
 800f07a:	681b      	ldr	r3, [r3, #0]
 800f07c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800f07e:	3201      	adds	r2, #1
 800f080:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800f082:	4b03      	ldr	r3, [pc, #12]	; (800f090 <pvTaskIncrementMutexHeldCount+0x24>)
 800f084:	681b      	ldr	r3, [r3, #0]
	}
 800f086:	4618      	mov	r0, r3
 800f088:	46bd      	mov	sp, r7
 800f08a:	bc80      	pop	{r7}
 800f08c:	4770      	bx	lr
 800f08e:	bf00      	nop
 800f090:	200003e4 	.word	0x200003e4

0800f094 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800f094:	b580      	push	{r7, lr}
 800f096:	b084      	sub	sp, #16
 800f098:	af00      	add	r7, sp, #0
 800f09a:	6078      	str	r0, [r7, #4]
 800f09c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800f09e:	4b29      	ldr	r3, [pc, #164]	; (800f144 <prvAddCurrentTaskToDelayedList+0xb0>)
 800f0a0:	681b      	ldr	r3, [r3, #0]
 800f0a2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f0a4:	4b28      	ldr	r3, [pc, #160]	; (800f148 <prvAddCurrentTaskToDelayedList+0xb4>)
 800f0a6:	681b      	ldr	r3, [r3, #0]
 800f0a8:	3304      	adds	r3, #4
 800f0aa:	4618      	mov	r0, r3
 800f0ac:	f7fe fa03 	bl	800d4b6 <uxListRemove>
 800f0b0:	4603      	mov	r3, r0
 800f0b2:	2b00      	cmp	r3, #0
 800f0b4:	d10b      	bne.n	800f0ce <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800f0b6:	4b24      	ldr	r3, [pc, #144]	; (800f148 <prvAddCurrentTaskToDelayedList+0xb4>)
 800f0b8:	681b      	ldr	r3, [r3, #0]
 800f0ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f0bc:	2201      	movs	r2, #1
 800f0be:	fa02 f303 	lsl.w	r3, r2, r3
 800f0c2:	43da      	mvns	r2, r3
 800f0c4:	4b21      	ldr	r3, [pc, #132]	; (800f14c <prvAddCurrentTaskToDelayedList+0xb8>)
 800f0c6:	681b      	ldr	r3, [r3, #0]
 800f0c8:	4013      	ands	r3, r2
 800f0ca:	4a20      	ldr	r2, [pc, #128]	; (800f14c <prvAddCurrentTaskToDelayedList+0xb8>)
 800f0cc:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800f0ce:	687b      	ldr	r3, [r7, #4]
 800f0d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f0d4:	d10a      	bne.n	800f0ec <prvAddCurrentTaskToDelayedList+0x58>
 800f0d6:	683b      	ldr	r3, [r7, #0]
 800f0d8:	2b00      	cmp	r3, #0
 800f0da:	d007      	beq.n	800f0ec <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f0dc:	4b1a      	ldr	r3, [pc, #104]	; (800f148 <prvAddCurrentTaskToDelayedList+0xb4>)
 800f0de:	681b      	ldr	r3, [r3, #0]
 800f0e0:	3304      	adds	r3, #4
 800f0e2:	4619      	mov	r1, r3
 800f0e4:	481a      	ldr	r0, [pc, #104]	; (800f150 <prvAddCurrentTaskToDelayedList+0xbc>)
 800f0e6:	f7fe f98b 	bl	800d400 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800f0ea:	e026      	b.n	800f13a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800f0ec:	68fa      	ldr	r2, [r7, #12]
 800f0ee:	687b      	ldr	r3, [r7, #4]
 800f0f0:	4413      	add	r3, r2
 800f0f2:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800f0f4:	4b14      	ldr	r3, [pc, #80]	; (800f148 <prvAddCurrentTaskToDelayedList+0xb4>)
 800f0f6:	681b      	ldr	r3, [r3, #0]
 800f0f8:	68ba      	ldr	r2, [r7, #8]
 800f0fa:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800f0fc:	68ba      	ldr	r2, [r7, #8]
 800f0fe:	68fb      	ldr	r3, [r7, #12]
 800f100:	429a      	cmp	r2, r3
 800f102:	d209      	bcs.n	800f118 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f104:	4b13      	ldr	r3, [pc, #76]	; (800f154 <prvAddCurrentTaskToDelayedList+0xc0>)
 800f106:	681a      	ldr	r2, [r3, #0]
 800f108:	4b0f      	ldr	r3, [pc, #60]	; (800f148 <prvAddCurrentTaskToDelayedList+0xb4>)
 800f10a:	681b      	ldr	r3, [r3, #0]
 800f10c:	3304      	adds	r3, #4
 800f10e:	4619      	mov	r1, r3
 800f110:	4610      	mov	r0, r2
 800f112:	f7fe f998 	bl	800d446 <vListInsert>
}
 800f116:	e010      	b.n	800f13a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f118:	4b0f      	ldr	r3, [pc, #60]	; (800f158 <prvAddCurrentTaskToDelayedList+0xc4>)
 800f11a:	681a      	ldr	r2, [r3, #0]
 800f11c:	4b0a      	ldr	r3, [pc, #40]	; (800f148 <prvAddCurrentTaskToDelayedList+0xb4>)
 800f11e:	681b      	ldr	r3, [r3, #0]
 800f120:	3304      	adds	r3, #4
 800f122:	4619      	mov	r1, r3
 800f124:	4610      	mov	r0, r2
 800f126:	f7fe f98e 	bl	800d446 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800f12a:	4b0c      	ldr	r3, [pc, #48]	; (800f15c <prvAddCurrentTaskToDelayedList+0xc8>)
 800f12c:	681b      	ldr	r3, [r3, #0]
 800f12e:	68ba      	ldr	r2, [r7, #8]
 800f130:	429a      	cmp	r2, r3
 800f132:	d202      	bcs.n	800f13a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800f134:	4a09      	ldr	r2, [pc, #36]	; (800f15c <prvAddCurrentTaskToDelayedList+0xc8>)
 800f136:	68bb      	ldr	r3, [r7, #8]
 800f138:	6013      	str	r3, [r2, #0]
}
 800f13a:	bf00      	nop
 800f13c:	3710      	adds	r7, #16
 800f13e:	46bd      	mov	sp, r7
 800f140:	bd80      	pop	{r7, pc}
 800f142:	bf00      	nop
 800f144:	200004e8 	.word	0x200004e8
 800f148:	200003e4 	.word	0x200003e4
 800f14c:	200004ec 	.word	0x200004ec
 800f150:	200004d0 	.word	0x200004d0
 800f154:	200004a0 	.word	0x200004a0
 800f158:	2000049c 	.word	0x2000049c
 800f15c:	20000504 	.word	0x20000504

0800f160 <WIZCHIP_READ>:

#if   (_WIZCHIP_ == 5500)
////////////////////////////////////////////////////

uint8_t  WIZCHIP_READ(uint32_t AddrSel)
{
 800f160:	b580      	push	{r7, lr}
 800f162:	b084      	sub	sp, #16
 800f164:	af00      	add	r7, sp, #0
 800f166:	6078      	str	r0, [r7, #4]
   uint8_t ret;
   uint8_t spi_data[3];

   WIZCHIP_CRITICAL_ENTER();
 800f168:	4b22      	ldr	r3, [pc, #136]	; (800f1f4 <WIZCHIP_READ+0x94>)
 800f16a:	689b      	ldr	r3, [r3, #8]
 800f16c:	4798      	blx	r3
   WIZCHIP.CS._select();
 800f16e:	4b21      	ldr	r3, [pc, #132]	; (800f1f4 <WIZCHIP_READ+0x94>)
 800f170:	691b      	ldr	r3, [r3, #16]
 800f172:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 800f174:	4b1f      	ldr	r3, [pc, #124]	; (800f1f4 <WIZCHIP_READ+0x94>)
 800f176:	6a1b      	ldr	r3, [r3, #32]
 800f178:	2b00      	cmp	r3, #0
 800f17a:	d003      	beq.n	800f184 <WIZCHIP_READ+0x24>
 800f17c:	4b1d      	ldr	r3, [pc, #116]	; (800f1f4 <WIZCHIP_READ+0x94>)
 800f17e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f180:	2b00      	cmp	r3, #0
 800f182:	d114      	bne.n	800f1ae <WIZCHIP_READ+0x4e>
   {
	   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 800f184:	4b1b      	ldr	r3, [pc, #108]	; (800f1f4 <WIZCHIP_READ+0x94>)
 800f186:	69db      	ldr	r3, [r3, #28]
 800f188:	687a      	ldr	r2, [r7, #4]
 800f18a:	0c12      	lsrs	r2, r2, #16
 800f18c:	b2d2      	uxtb	r2, r2
 800f18e:	4610      	mov	r0, r2
 800f190:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 800f192:	4b18      	ldr	r3, [pc, #96]	; (800f1f4 <WIZCHIP_READ+0x94>)
 800f194:	69db      	ldr	r3, [r3, #28]
 800f196:	687a      	ldr	r2, [r7, #4]
 800f198:	0a12      	lsrs	r2, r2, #8
 800f19a:	b2d2      	uxtb	r2, r2
 800f19c:	4610      	mov	r0, r2
 800f19e:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 800f1a0:	4b14      	ldr	r3, [pc, #80]	; (800f1f4 <WIZCHIP_READ+0x94>)
 800f1a2:	69db      	ldr	r3, [r3, #28]
 800f1a4:	687a      	ldr	r2, [r7, #4]
 800f1a6:	b2d2      	uxtb	r2, r2
 800f1a8:	4610      	mov	r0, r2
 800f1aa:	4798      	blx	r3
 800f1ac:	e011      	b.n	800f1d2 <WIZCHIP_READ+0x72>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 800f1ae:	687b      	ldr	r3, [r7, #4]
 800f1b0:	0c1b      	lsrs	r3, r3, #16
 800f1b2:	b2db      	uxtb	r3, r3
 800f1b4:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 800f1b6:	687b      	ldr	r3, [r7, #4]
 800f1b8:	0a1b      	lsrs	r3, r3, #8
 800f1ba:	b2db      	uxtb	r3, r3
 800f1bc:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 800f1be:	687b      	ldr	r3, [r7, #4]
 800f1c0:	b2db      	uxtb	r3, r3
 800f1c2:	73bb      	strb	r3, [r7, #14]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 800f1c4:	4b0b      	ldr	r3, [pc, #44]	; (800f1f4 <WIZCHIP_READ+0x94>)
 800f1c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f1c8:	f107 020c 	add.w	r2, r7, #12
 800f1cc:	2103      	movs	r1, #3
 800f1ce:	4610      	mov	r0, r2
 800f1d0:	4798      	blx	r3
   }
   ret = WIZCHIP.IF.SPI._read_byte();
 800f1d2:	4b08      	ldr	r3, [pc, #32]	; (800f1f4 <WIZCHIP_READ+0x94>)
 800f1d4:	699b      	ldr	r3, [r3, #24]
 800f1d6:	4798      	blx	r3
 800f1d8:	4603      	mov	r3, r0
 800f1da:	73fb      	strb	r3, [r7, #15]

   WIZCHIP.CS._deselect();
 800f1dc:	4b05      	ldr	r3, [pc, #20]	; (800f1f4 <WIZCHIP_READ+0x94>)
 800f1de:	695b      	ldr	r3, [r3, #20]
 800f1e0:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 800f1e2:	4b04      	ldr	r3, [pc, #16]	; (800f1f4 <WIZCHIP_READ+0x94>)
 800f1e4:	68db      	ldr	r3, [r3, #12]
 800f1e6:	4798      	blx	r3
   return ret;
 800f1e8:	7bfb      	ldrb	r3, [r7, #15]
}
 800f1ea:	4618      	mov	r0, r3
 800f1ec:	3710      	adds	r7, #16
 800f1ee:	46bd      	mov	sp, r7
 800f1f0:	bd80      	pop	{r7, pc}
 800f1f2:	bf00      	nop
 800f1f4:	20000028 	.word	0x20000028

0800f1f8 <WIZCHIP_WRITE>:

void     WIZCHIP_WRITE(uint32_t AddrSel, uint8_t wb )
{
 800f1f8:	b580      	push	{r7, lr}
 800f1fa:	b084      	sub	sp, #16
 800f1fc:	af00      	add	r7, sp, #0
 800f1fe:	6078      	str	r0, [r7, #4]
 800f200:	460b      	mov	r3, r1
 800f202:	70fb      	strb	r3, [r7, #3]
   uint8_t spi_data[4];

   WIZCHIP_CRITICAL_ENTER();
 800f204:	4b22      	ldr	r3, [pc, #136]	; (800f290 <WIZCHIP_WRITE+0x98>)
 800f206:	689b      	ldr	r3, [r3, #8]
 800f208:	4798      	blx	r3
   WIZCHIP.CS._select();
 800f20a:	4b21      	ldr	r3, [pc, #132]	; (800f290 <WIZCHIP_WRITE+0x98>)
 800f20c:	691b      	ldr	r3, [r3, #16]
 800f20e:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 800f210:	687b      	ldr	r3, [r7, #4]
 800f212:	f043 0304 	orr.w	r3, r3, #4
 800f216:	607b      	str	r3, [r7, #4]

   //if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 800f218:	4b1d      	ldr	r3, [pc, #116]	; (800f290 <WIZCHIP_WRITE+0x98>)
 800f21a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f21c:	2b00      	cmp	r3, #0
 800f21e:	d119      	bne.n	800f254 <WIZCHIP_WRITE+0x5c>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 800f220:	4b1b      	ldr	r3, [pc, #108]	; (800f290 <WIZCHIP_WRITE+0x98>)
 800f222:	69db      	ldr	r3, [r3, #28]
 800f224:	687a      	ldr	r2, [r7, #4]
 800f226:	0c12      	lsrs	r2, r2, #16
 800f228:	b2d2      	uxtb	r2, r2
 800f22a:	4610      	mov	r0, r2
 800f22c:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 800f22e:	4b18      	ldr	r3, [pc, #96]	; (800f290 <WIZCHIP_WRITE+0x98>)
 800f230:	69db      	ldr	r3, [r3, #28]
 800f232:	687a      	ldr	r2, [r7, #4]
 800f234:	0a12      	lsrs	r2, r2, #8
 800f236:	b2d2      	uxtb	r2, r2
 800f238:	4610      	mov	r0, r2
 800f23a:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 800f23c:	4b14      	ldr	r3, [pc, #80]	; (800f290 <WIZCHIP_WRITE+0x98>)
 800f23e:	69db      	ldr	r3, [r3, #28]
 800f240:	687a      	ldr	r2, [r7, #4]
 800f242:	b2d2      	uxtb	r2, r2
 800f244:	4610      	mov	r0, r2
 800f246:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte(wb);
 800f248:	4b11      	ldr	r3, [pc, #68]	; (800f290 <WIZCHIP_WRITE+0x98>)
 800f24a:	69db      	ldr	r3, [r3, #28]
 800f24c:	78fa      	ldrb	r2, [r7, #3]
 800f24e:	4610      	mov	r0, r2
 800f250:	4798      	blx	r3
 800f252:	e013      	b.n	800f27c <WIZCHIP_WRITE+0x84>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 800f254:	687b      	ldr	r3, [r7, #4]
 800f256:	0c1b      	lsrs	r3, r3, #16
 800f258:	b2db      	uxtb	r3, r3
 800f25a:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 800f25c:	687b      	ldr	r3, [r7, #4]
 800f25e:	0a1b      	lsrs	r3, r3, #8
 800f260:	b2db      	uxtb	r3, r3
 800f262:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 800f264:	687b      	ldr	r3, [r7, #4]
 800f266:	b2db      	uxtb	r3, r3
 800f268:	73bb      	strb	r3, [r7, #14]
		spi_data[3] = wb;
 800f26a:	78fb      	ldrb	r3, [r7, #3]
 800f26c:	73fb      	strb	r3, [r7, #15]
		WIZCHIP.IF.SPI._write_burst(spi_data, 4);
 800f26e:	4b08      	ldr	r3, [pc, #32]	; (800f290 <WIZCHIP_WRITE+0x98>)
 800f270:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f272:	f107 020c 	add.w	r2, r7, #12
 800f276:	2104      	movs	r1, #4
 800f278:	4610      	mov	r0, r2
 800f27a:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 800f27c:	4b04      	ldr	r3, [pc, #16]	; (800f290 <WIZCHIP_WRITE+0x98>)
 800f27e:	695b      	ldr	r3, [r3, #20]
 800f280:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 800f282:	4b03      	ldr	r3, [pc, #12]	; (800f290 <WIZCHIP_WRITE+0x98>)
 800f284:	68db      	ldr	r3, [r3, #12]
 800f286:	4798      	blx	r3
}
 800f288:	bf00      	nop
 800f28a:	3710      	adds	r7, #16
 800f28c:	46bd      	mov	sp, r7
 800f28e:	bd80      	pop	{r7, pc}
 800f290:	20000028 	.word	0x20000028

0800f294 <WIZCHIP_READ_BUF>:
         
void     WIZCHIP_READ_BUF (uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 800f294:	b590      	push	{r4, r7, lr}
 800f296:	b087      	sub	sp, #28
 800f298:	af00      	add	r7, sp, #0
 800f29a:	60f8      	str	r0, [r7, #12]
 800f29c:	60b9      	str	r1, [r7, #8]
 800f29e:	4613      	mov	r3, r2
 800f2a0:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 800f2a2:	4b2b      	ldr	r3, [pc, #172]	; (800f350 <WIZCHIP_READ_BUF+0xbc>)
 800f2a4:	689b      	ldr	r3, [r3, #8]
 800f2a6:	4798      	blx	r3
   WIZCHIP.CS._select();
 800f2a8:	4b29      	ldr	r3, [pc, #164]	; (800f350 <WIZCHIP_READ_BUF+0xbc>)
 800f2aa:	691b      	ldr	r3, [r3, #16]
 800f2ac:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 800f2ae:	4b28      	ldr	r3, [pc, #160]	; (800f350 <WIZCHIP_READ_BUF+0xbc>)
 800f2b0:	6a1b      	ldr	r3, [r3, #32]
 800f2b2:	2b00      	cmp	r3, #0
 800f2b4:	d003      	beq.n	800f2be <WIZCHIP_READ_BUF+0x2a>
 800f2b6:	4b26      	ldr	r3, [pc, #152]	; (800f350 <WIZCHIP_READ_BUF+0xbc>)
 800f2b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f2ba:	2b00      	cmp	r3, #0
 800f2bc:	d126      	bne.n	800f30c <WIZCHIP_READ_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 800f2be:	4b24      	ldr	r3, [pc, #144]	; (800f350 <WIZCHIP_READ_BUF+0xbc>)
 800f2c0:	69db      	ldr	r3, [r3, #28]
 800f2c2:	68fa      	ldr	r2, [r7, #12]
 800f2c4:	0c12      	lsrs	r2, r2, #16
 800f2c6:	b2d2      	uxtb	r2, r2
 800f2c8:	4610      	mov	r0, r2
 800f2ca:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 800f2cc:	4b20      	ldr	r3, [pc, #128]	; (800f350 <WIZCHIP_READ_BUF+0xbc>)
 800f2ce:	69db      	ldr	r3, [r3, #28]
 800f2d0:	68fa      	ldr	r2, [r7, #12]
 800f2d2:	0a12      	lsrs	r2, r2, #8
 800f2d4:	b2d2      	uxtb	r2, r2
 800f2d6:	4610      	mov	r0, r2
 800f2d8:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 800f2da:	4b1d      	ldr	r3, [pc, #116]	; (800f350 <WIZCHIP_READ_BUF+0xbc>)
 800f2dc:	69db      	ldr	r3, [r3, #28]
 800f2de:	68fa      	ldr	r2, [r7, #12]
 800f2e0:	b2d2      	uxtb	r2, r2
 800f2e2:	4610      	mov	r0, r2
 800f2e4:	4798      	blx	r3
		for(i = 0; i < len; i++)
 800f2e6:	2300      	movs	r3, #0
 800f2e8:	82fb      	strh	r3, [r7, #22]
 800f2ea:	e00a      	b.n	800f302 <WIZCHIP_READ_BUF+0x6e>
		   pBuf[i] = WIZCHIP.IF.SPI._read_byte();
 800f2ec:	8afb      	ldrh	r3, [r7, #22]
 800f2ee:	68ba      	ldr	r2, [r7, #8]
 800f2f0:	18d4      	adds	r4, r2, r3
 800f2f2:	4b17      	ldr	r3, [pc, #92]	; (800f350 <WIZCHIP_READ_BUF+0xbc>)
 800f2f4:	699b      	ldr	r3, [r3, #24]
 800f2f6:	4798      	blx	r3
 800f2f8:	4603      	mov	r3, r0
 800f2fa:	7023      	strb	r3, [r4, #0]
		for(i = 0; i < len; i++)
 800f2fc:	8afb      	ldrh	r3, [r7, #22]
 800f2fe:	3301      	adds	r3, #1
 800f300:	82fb      	strh	r3, [r7, #22]
 800f302:	8afa      	ldrh	r2, [r7, #22]
 800f304:	88fb      	ldrh	r3, [r7, #6]
 800f306:	429a      	cmp	r2, r3
 800f308:	d3f0      	bcc.n	800f2ec <WIZCHIP_READ_BUF+0x58>
   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 800f30a:	e017      	b.n	800f33c <WIZCHIP_READ_BUF+0xa8>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 800f30c:	68fb      	ldr	r3, [r7, #12]
 800f30e:	0c1b      	lsrs	r3, r3, #16
 800f310:	b2db      	uxtb	r3, r3
 800f312:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 800f314:	68fb      	ldr	r3, [r7, #12]
 800f316:	0a1b      	lsrs	r3, r3, #8
 800f318:	b2db      	uxtb	r3, r3
 800f31a:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 800f31c:	68fb      	ldr	r3, [r7, #12]
 800f31e:	b2db      	uxtb	r3, r3
 800f320:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 800f322:	4b0b      	ldr	r3, [pc, #44]	; (800f350 <WIZCHIP_READ_BUF+0xbc>)
 800f324:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f326:	f107 0210 	add.w	r2, r7, #16
 800f32a:	2103      	movs	r1, #3
 800f32c:	4610      	mov	r0, r2
 800f32e:	4798      	blx	r3
		WIZCHIP.IF.SPI._read_burst(pBuf, len);
 800f330:	4b07      	ldr	r3, [pc, #28]	; (800f350 <WIZCHIP_READ_BUF+0xbc>)
 800f332:	6a1b      	ldr	r3, [r3, #32]
 800f334:	88fa      	ldrh	r2, [r7, #6]
 800f336:	4611      	mov	r1, r2
 800f338:	68b8      	ldr	r0, [r7, #8]
 800f33a:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 800f33c:	4b04      	ldr	r3, [pc, #16]	; (800f350 <WIZCHIP_READ_BUF+0xbc>)
 800f33e:	695b      	ldr	r3, [r3, #20]
 800f340:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 800f342:	4b03      	ldr	r3, [pc, #12]	; (800f350 <WIZCHIP_READ_BUF+0xbc>)
 800f344:	68db      	ldr	r3, [r3, #12]
 800f346:	4798      	blx	r3
}
 800f348:	bf00      	nop
 800f34a:	371c      	adds	r7, #28
 800f34c:	46bd      	mov	sp, r7
 800f34e:	bd90      	pop	{r4, r7, pc}
 800f350:	20000028 	.word	0x20000028

0800f354 <WIZCHIP_WRITE_BUF>:

void     WIZCHIP_WRITE_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 800f354:	b580      	push	{r7, lr}
 800f356:	b086      	sub	sp, #24
 800f358:	af00      	add	r7, sp, #0
 800f35a:	60f8      	str	r0, [r7, #12]
 800f35c:	60b9      	str	r1, [r7, #8]
 800f35e:	4613      	mov	r3, r2
 800f360:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 800f362:	4b2b      	ldr	r3, [pc, #172]	; (800f410 <WIZCHIP_WRITE_BUF+0xbc>)
 800f364:	689b      	ldr	r3, [r3, #8]
 800f366:	4798      	blx	r3
   WIZCHIP.CS._select();
 800f368:	4b29      	ldr	r3, [pc, #164]	; (800f410 <WIZCHIP_WRITE_BUF+0xbc>)
 800f36a:	691b      	ldr	r3, [r3, #16]
 800f36c:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 800f36e:	68fb      	ldr	r3, [r7, #12]
 800f370:	f043 0304 	orr.w	r3, r3, #4
 800f374:	60fb      	str	r3, [r7, #12]

   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 800f376:	4b26      	ldr	r3, [pc, #152]	; (800f410 <WIZCHIP_WRITE_BUF+0xbc>)
 800f378:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f37a:	2b00      	cmp	r3, #0
 800f37c:	d126      	bne.n	800f3cc <WIZCHIP_WRITE_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 800f37e:	4b24      	ldr	r3, [pc, #144]	; (800f410 <WIZCHIP_WRITE_BUF+0xbc>)
 800f380:	69db      	ldr	r3, [r3, #28]
 800f382:	68fa      	ldr	r2, [r7, #12]
 800f384:	0c12      	lsrs	r2, r2, #16
 800f386:	b2d2      	uxtb	r2, r2
 800f388:	4610      	mov	r0, r2
 800f38a:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 800f38c:	4b20      	ldr	r3, [pc, #128]	; (800f410 <WIZCHIP_WRITE_BUF+0xbc>)
 800f38e:	69db      	ldr	r3, [r3, #28]
 800f390:	68fa      	ldr	r2, [r7, #12]
 800f392:	0a12      	lsrs	r2, r2, #8
 800f394:	b2d2      	uxtb	r2, r2
 800f396:	4610      	mov	r0, r2
 800f398:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 800f39a:	4b1d      	ldr	r3, [pc, #116]	; (800f410 <WIZCHIP_WRITE_BUF+0xbc>)
 800f39c:	69db      	ldr	r3, [r3, #28]
 800f39e:	68fa      	ldr	r2, [r7, #12]
 800f3a0:	b2d2      	uxtb	r2, r2
 800f3a2:	4610      	mov	r0, r2
 800f3a4:	4798      	blx	r3
		for(i = 0; i < len; i++)
 800f3a6:	2300      	movs	r3, #0
 800f3a8:	82fb      	strh	r3, [r7, #22]
 800f3aa:	e00a      	b.n	800f3c2 <WIZCHIP_WRITE_BUF+0x6e>
			WIZCHIP.IF.SPI._write_byte(pBuf[i]);
 800f3ac:	4b18      	ldr	r3, [pc, #96]	; (800f410 <WIZCHIP_WRITE_BUF+0xbc>)
 800f3ae:	69db      	ldr	r3, [r3, #28]
 800f3b0:	8afa      	ldrh	r2, [r7, #22]
 800f3b2:	68b9      	ldr	r1, [r7, #8]
 800f3b4:	440a      	add	r2, r1
 800f3b6:	7812      	ldrb	r2, [r2, #0]
 800f3b8:	4610      	mov	r0, r2
 800f3ba:	4798      	blx	r3
		for(i = 0; i < len; i++)
 800f3bc:	8afb      	ldrh	r3, [r7, #22]
 800f3be:	3301      	adds	r3, #1
 800f3c0:	82fb      	strh	r3, [r7, #22]
 800f3c2:	8afa      	ldrh	r2, [r7, #22]
 800f3c4:	88fb      	ldrh	r3, [r7, #6]
 800f3c6:	429a      	cmp	r2, r3
 800f3c8:	d3f0      	bcc.n	800f3ac <WIZCHIP_WRITE_BUF+0x58>
 800f3ca:	e017      	b.n	800f3fc <WIZCHIP_WRITE_BUF+0xa8>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 800f3cc:	68fb      	ldr	r3, [r7, #12]
 800f3ce:	0c1b      	lsrs	r3, r3, #16
 800f3d0:	b2db      	uxtb	r3, r3
 800f3d2:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 800f3d4:	68fb      	ldr	r3, [r7, #12]
 800f3d6:	0a1b      	lsrs	r3, r3, #8
 800f3d8:	b2db      	uxtb	r3, r3
 800f3da:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 800f3dc:	68fb      	ldr	r3, [r7, #12]
 800f3de:	b2db      	uxtb	r3, r3
 800f3e0:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 800f3e2:	4b0b      	ldr	r3, [pc, #44]	; (800f410 <WIZCHIP_WRITE_BUF+0xbc>)
 800f3e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f3e6:	f107 0210 	add.w	r2, r7, #16
 800f3ea:	2103      	movs	r1, #3
 800f3ec:	4610      	mov	r0, r2
 800f3ee:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_burst(pBuf, len);
 800f3f0:	4b07      	ldr	r3, [pc, #28]	; (800f410 <WIZCHIP_WRITE_BUF+0xbc>)
 800f3f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f3f4:	88fa      	ldrh	r2, [r7, #6]
 800f3f6:	4611      	mov	r1, r2
 800f3f8:	68b8      	ldr	r0, [r7, #8]
 800f3fa:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 800f3fc:	4b04      	ldr	r3, [pc, #16]	; (800f410 <WIZCHIP_WRITE_BUF+0xbc>)
 800f3fe:	695b      	ldr	r3, [r3, #20]
 800f400:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 800f402:	4b03      	ldr	r3, [pc, #12]	; (800f410 <WIZCHIP_WRITE_BUF+0xbc>)
 800f404:	68db      	ldr	r3, [r3, #12]
 800f406:	4798      	blx	r3
}
 800f408:	bf00      	nop
 800f40a:	3718      	adds	r7, #24
 800f40c:	46bd      	mov	sp, r7
 800f40e:	bd80      	pop	{r7, pc}
 800f410:	20000028 	.word	0x20000028

0800f414 <getSn_TX_FSR>:


uint16_t getSn_TX_FSR(uint8_t sn)
{
 800f414:	b590      	push	{r4, r7, lr}
 800f416:	b085      	sub	sp, #20
 800f418:	af00      	add	r7, sp, #0
 800f41a:	4603      	mov	r3, r0
 800f41c:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 800f41e:	2300      	movs	r3, #0
 800f420:	81fb      	strh	r3, [r7, #14]
 800f422:	2300      	movs	r3, #0
 800f424:	81bb      	strh	r3, [r7, #12]

   do
   {
      val1 = WIZCHIP_READ(Sn_TX_FSR(sn));
 800f426:	79fb      	ldrb	r3, [r7, #7]
 800f428:	009b      	lsls	r3, r3, #2
 800f42a:	3301      	adds	r3, #1
 800f42c:	00db      	lsls	r3, r3, #3
 800f42e:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 800f432:	4618      	mov	r0, r3
 800f434:	f7ff fe94 	bl	800f160 <WIZCHIP_READ>
 800f438:	4603      	mov	r3, r0
 800f43a:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 800f43c:	89bb      	ldrh	r3, [r7, #12]
 800f43e:	021b      	lsls	r3, r3, #8
 800f440:	b29c      	uxth	r4, r3
 800f442:	79fb      	ldrb	r3, [r7, #7]
 800f444:	009b      	lsls	r3, r3, #2
 800f446:	3301      	adds	r3, #1
 800f448:	00db      	lsls	r3, r3, #3
 800f44a:	f503 5304 	add.w	r3, r3, #8448	; 0x2100
 800f44e:	4618      	mov	r0, r3
 800f450:	f7ff fe86 	bl	800f160 <WIZCHIP_READ>
 800f454:	4603      	mov	r3, r0
 800f456:	b29b      	uxth	r3, r3
 800f458:	4423      	add	r3, r4
 800f45a:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 800f45c:	89bb      	ldrh	r3, [r7, #12]
 800f45e:	2b00      	cmp	r3, #0
 800f460:	d01a      	beq.n	800f498 <getSn_TX_FSR+0x84>
      {
        val = WIZCHIP_READ(Sn_TX_FSR(sn));
 800f462:	79fb      	ldrb	r3, [r7, #7]
 800f464:	009b      	lsls	r3, r3, #2
 800f466:	3301      	adds	r3, #1
 800f468:	00db      	lsls	r3, r3, #3
 800f46a:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 800f46e:	4618      	mov	r0, r3
 800f470:	f7ff fe76 	bl	800f160 <WIZCHIP_READ>
 800f474:	4603      	mov	r3, r0
 800f476:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 800f478:	89fb      	ldrh	r3, [r7, #14]
 800f47a:	021b      	lsls	r3, r3, #8
 800f47c:	b29c      	uxth	r4, r3
 800f47e:	79fb      	ldrb	r3, [r7, #7]
 800f480:	009b      	lsls	r3, r3, #2
 800f482:	3301      	adds	r3, #1
 800f484:	00db      	lsls	r3, r3, #3
 800f486:	f503 5304 	add.w	r3, r3, #8448	; 0x2100
 800f48a:	4618      	mov	r0, r3
 800f48c:	f7ff fe68 	bl	800f160 <WIZCHIP_READ>
 800f490:	4603      	mov	r3, r0
 800f492:	b29b      	uxth	r3, r3
 800f494:	4423      	add	r3, r4
 800f496:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 800f498:	89fa      	ldrh	r2, [r7, #14]
 800f49a:	89bb      	ldrh	r3, [r7, #12]
 800f49c:	429a      	cmp	r2, r3
 800f49e:	d1c2      	bne.n	800f426 <getSn_TX_FSR+0x12>
   return val;
 800f4a0:	89fb      	ldrh	r3, [r7, #14]
}
 800f4a2:	4618      	mov	r0, r3
 800f4a4:	3714      	adds	r7, #20
 800f4a6:	46bd      	mov	sp, r7
 800f4a8:	bd90      	pop	{r4, r7, pc}

0800f4aa <getSn_RX_RSR>:


uint16_t getSn_RX_RSR(uint8_t sn)
{
 800f4aa:	b590      	push	{r4, r7, lr}
 800f4ac:	b085      	sub	sp, #20
 800f4ae:	af00      	add	r7, sp, #0
 800f4b0:	4603      	mov	r3, r0
 800f4b2:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 800f4b4:	2300      	movs	r3, #0
 800f4b6:	81fb      	strh	r3, [r7, #14]
 800f4b8:	2300      	movs	r3, #0
 800f4ba:	81bb      	strh	r3, [r7, #12]

   do
   {
      val1 = WIZCHIP_READ(Sn_RX_RSR(sn));
 800f4bc:	79fb      	ldrb	r3, [r7, #7]
 800f4be:	009b      	lsls	r3, r3, #2
 800f4c0:	3301      	adds	r3, #1
 800f4c2:	00db      	lsls	r3, r3, #3
 800f4c4:	f503 5318 	add.w	r3, r3, #9728	; 0x2600
 800f4c8:	4618      	mov	r0, r3
 800f4ca:	f7ff fe49 	bl	800f160 <WIZCHIP_READ>
 800f4ce:	4603      	mov	r3, r0
 800f4d0:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 800f4d2:	89bb      	ldrh	r3, [r7, #12]
 800f4d4:	021b      	lsls	r3, r3, #8
 800f4d6:	b29c      	uxth	r4, r3
 800f4d8:	79fb      	ldrb	r3, [r7, #7]
 800f4da:	009b      	lsls	r3, r3, #2
 800f4dc:	3301      	adds	r3, #1
 800f4de:	00db      	lsls	r3, r3, #3
 800f4e0:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 800f4e4:	4618      	mov	r0, r3
 800f4e6:	f7ff fe3b 	bl	800f160 <WIZCHIP_READ>
 800f4ea:	4603      	mov	r3, r0
 800f4ec:	b29b      	uxth	r3, r3
 800f4ee:	4423      	add	r3, r4
 800f4f0:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 800f4f2:	89bb      	ldrh	r3, [r7, #12]
 800f4f4:	2b00      	cmp	r3, #0
 800f4f6:	d01a      	beq.n	800f52e <getSn_RX_RSR+0x84>
      {
        val = WIZCHIP_READ(Sn_RX_RSR(sn));
 800f4f8:	79fb      	ldrb	r3, [r7, #7]
 800f4fa:	009b      	lsls	r3, r3, #2
 800f4fc:	3301      	adds	r3, #1
 800f4fe:	00db      	lsls	r3, r3, #3
 800f500:	f503 5318 	add.w	r3, r3, #9728	; 0x2600
 800f504:	4618      	mov	r0, r3
 800f506:	f7ff fe2b 	bl	800f160 <WIZCHIP_READ>
 800f50a:	4603      	mov	r3, r0
 800f50c:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 800f50e:	89fb      	ldrh	r3, [r7, #14]
 800f510:	021b      	lsls	r3, r3, #8
 800f512:	b29c      	uxth	r4, r3
 800f514:	79fb      	ldrb	r3, [r7, #7]
 800f516:	009b      	lsls	r3, r3, #2
 800f518:	3301      	adds	r3, #1
 800f51a:	00db      	lsls	r3, r3, #3
 800f51c:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 800f520:	4618      	mov	r0, r3
 800f522:	f7ff fe1d 	bl	800f160 <WIZCHIP_READ>
 800f526:	4603      	mov	r3, r0
 800f528:	b29b      	uxth	r3, r3
 800f52a:	4423      	add	r3, r4
 800f52c:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 800f52e:	89fa      	ldrh	r2, [r7, #14]
 800f530:	89bb      	ldrh	r3, [r7, #12]
 800f532:	429a      	cmp	r2, r3
 800f534:	d1c2      	bne.n	800f4bc <getSn_RX_RSR+0x12>
   return val;
 800f536:	89fb      	ldrh	r3, [r7, #14]
}
 800f538:	4618      	mov	r0, r3
 800f53a:	3714      	adds	r7, #20
 800f53c:	46bd      	mov	sp, r7
 800f53e:	bd90      	pop	{r4, r7, pc}

0800f540 <wiz_send_data>:

void wiz_send_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 800f540:	b590      	push	{r4, r7, lr}
 800f542:	b085      	sub	sp, #20
 800f544:	af00      	add	r7, sp, #0
 800f546:	4603      	mov	r3, r0
 800f548:	6039      	str	r1, [r7, #0]
 800f54a:	71fb      	strb	r3, [r7, #7]
 800f54c:	4613      	mov	r3, r2
 800f54e:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 800f550:	2300      	movs	r3, #0
 800f552:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 800f554:	2300      	movs	r3, #0
 800f556:	60bb      	str	r3, [r7, #8]

   if(len == 0)  return;
 800f558:	88bb      	ldrh	r3, [r7, #4]
 800f55a:	2b00      	cmp	r3, #0
 800f55c:	d048      	beq.n	800f5f0 <wiz_send_data+0xb0>
   ptr = getSn_TX_WR(sn);
 800f55e:	79fb      	ldrb	r3, [r7, #7]
 800f560:	009b      	lsls	r3, r3, #2
 800f562:	3301      	adds	r3, #1
 800f564:	00db      	lsls	r3, r3, #3
 800f566:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 800f56a:	4618      	mov	r0, r3
 800f56c:	f7ff fdf8 	bl	800f160 <WIZCHIP_READ>
 800f570:	4603      	mov	r3, r0
 800f572:	b29b      	uxth	r3, r3
 800f574:	021b      	lsls	r3, r3, #8
 800f576:	b29c      	uxth	r4, r3
 800f578:	79fb      	ldrb	r3, [r7, #7]
 800f57a:	009b      	lsls	r3, r3, #2
 800f57c:	3301      	adds	r3, #1
 800f57e:	00db      	lsls	r3, r3, #3
 800f580:	f503 5314 	add.w	r3, r3, #9472	; 0x2500
 800f584:	4618      	mov	r0, r3
 800f586:	f7ff fdeb 	bl	800f160 <WIZCHIP_READ>
 800f58a:	4603      	mov	r3, r0
 800f58c:	b29b      	uxth	r3, r3
 800f58e:	4423      	add	r3, r4
 800f590:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = (ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
 800f592:	89fb      	ldrh	r3, [r7, #14]
 800f594:	021b      	lsls	r3, r3, #8
 800f596:	79fa      	ldrb	r2, [r7, #7]
 800f598:	0092      	lsls	r2, r2, #2
 800f59a:	3202      	adds	r2, #2
 800f59c:	00d2      	lsls	r2, r2, #3
 800f59e:	4413      	add	r3, r2
 800f5a0:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_WRITE_BUF(addrsel,wizdata, len);
 800f5a2:	88bb      	ldrh	r3, [r7, #4]
 800f5a4:	461a      	mov	r2, r3
 800f5a6:	6839      	ldr	r1, [r7, #0]
 800f5a8:	68b8      	ldr	r0, [r7, #8]
 800f5aa:	f7ff fed3 	bl	800f354 <WIZCHIP_WRITE_BUF>
   
   ptr += len;
 800f5ae:	89fa      	ldrh	r2, [r7, #14]
 800f5b0:	88bb      	ldrh	r3, [r7, #4]
 800f5b2:	4413      	add	r3, r2
 800f5b4:	81fb      	strh	r3, [r7, #14]
   setSn_TX_WR(sn,ptr);
 800f5b6:	79fb      	ldrb	r3, [r7, #7]
 800f5b8:	009b      	lsls	r3, r3, #2
 800f5ba:	3301      	adds	r3, #1
 800f5bc:	00db      	lsls	r3, r3, #3
 800f5be:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 800f5c2:	461a      	mov	r2, r3
 800f5c4:	89fb      	ldrh	r3, [r7, #14]
 800f5c6:	0a1b      	lsrs	r3, r3, #8
 800f5c8:	b29b      	uxth	r3, r3
 800f5ca:	b2db      	uxtb	r3, r3
 800f5cc:	4619      	mov	r1, r3
 800f5ce:	4610      	mov	r0, r2
 800f5d0:	f7ff fe12 	bl	800f1f8 <WIZCHIP_WRITE>
 800f5d4:	79fb      	ldrb	r3, [r7, #7]
 800f5d6:	009b      	lsls	r3, r3, #2
 800f5d8:	3301      	adds	r3, #1
 800f5da:	00db      	lsls	r3, r3, #3
 800f5dc:	f503 5314 	add.w	r3, r3, #9472	; 0x2500
 800f5e0:	461a      	mov	r2, r3
 800f5e2:	89fb      	ldrh	r3, [r7, #14]
 800f5e4:	b2db      	uxtb	r3, r3
 800f5e6:	4619      	mov	r1, r3
 800f5e8:	4610      	mov	r0, r2
 800f5ea:	f7ff fe05 	bl	800f1f8 <WIZCHIP_WRITE>
 800f5ee:	e000      	b.n	800f5f2 <wiz_send_data+0xb2>
   if(len == 0)  return;
 800f5f0:	bf00      	nop
}
 800f5f2:	3714      	adds	r7, #20
 800f5f4:	46bd      	mov	sp, r7
 800f5f6:	bd90      	pop	{r4, r7, pc}

0800f5f8 <wiz_recv_data>:

void wiz_recv_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 800f5f8:	b590      	push	{r4, r7, lr}
 800f5fa:	b085      	sub	sp, #20
 800f5fc:	af00      	add	r7, sp, #0
 800f5fe:	4603      	mov	r3, r0
 800f600:	6039      	str	r1, [r7, #0]
 800f602:	71fb      	strb	r3, [r7, #7]
 800f604:	4613      	mov	r3, r2
 800f606:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 800f608:	2300      	movs	r3, #0
 800f60a:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 800f60c:	2300      	movs	r3, #0
 800f60e:	60bb      	str	r3, [r7, #8]
   
   if(len == 0) return;
 800f610:	88bb      	ldrh	r3, [r7, #4]
 800f612:	2b00      	cmp	r3, #0
 800f614:	d048      	beq.n	800f6a8 <wiz_recv_data+0xb0>
   ptr = getSn_RX_RD(sn);
 800f616:	79fb      	ldrb	r3, [r7, #7]
 800f618:	009b      	lsls	r3, r3, #2
 800f61a:	3301      	adds	r3, #1
 800f61c:	00db      	lsls	r3, r3, #3
 800f61e:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 800f622:	4618      	mov	r0, r3
 800f624:	f7ff fd9c 	bl	800f160 <WIZCHIP_READ>
 800f628:	4603      	mov	r3, r0
 800f62a:	b29b      	uxth	r3, r3
 800f62c:	021b      	lsls	r3, r3, #8
 800f62e:	b29c      	uxth	r4, r3
 800f630:	79fb      	ldrb	r3, [r7, #7]
 800f632:	009b      	lsls	r3, r3, #2
 800f634:	3301      	adds	r3, #1
 800f636:	00db      	lsls	r3, r3, #3
 800f638:	f503 5324 	add.w	r3, r3, #10496	; 0x2900
 800f63c:	4618      	mov	r0, r3
 800f63e:	f7ff fd8f 	bl	800f160 <WIZCHIP_READ>
 800f642:	4603      	mov	r3, r0
 800f644:	b29b      	uxth	r3, r3
 800f646:	4423      	add	r3, r4
 800f648:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = ((ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
 800f64a:	89fb      	ldrh	r3, [r7, #14]
 800f64c:	021b      	lsls	r3, r3, #8
 800f64e:	79fa      	ldrb	r2, [r7, #7]
 800f650:	0092      	lsls	r2, r2, #2
 800f652:	3203      	adds	r2, #3
 800f654:	00d2      	lsls	r2, r2, #3
 800f656:	4413      	add	r3, r2
 800f658:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_READ_BUF(addrsel, wizdata, len);
 800f65a:	88bb      	ldrh	r3, [r7, #4]
 800f65c:	461a      	mov	r2, r3
 800f65e:	6839      	ldr	r1, [r7, #0]
 800f660:	68b8      	ldr	r0, [r7, #8]
 800f662:	f7ff fe17 	bl	800f294 <WIZCHIP_READ_BUF>
   ptr += len;
 800f666:	89fa      	ldrh	r2, [r7, #14]
 800f668:	88bb      	ldrh	r3, [r7, #4]
 800f66a:	4413      	add	r3, r2
 800f66c:	81fb      	strh	r3, [r7, #14]
   
   setSn_RX_RD(sn,ptr);
 800f66e:	79fb      	ldrb	r3, [r7, #7]
 800f670:	009b      	lsls	r3, r3, #2
 800f672:	3301      	adds	r3, #1
 800f674:	00db      	lsls	r3, r3, #3
 800f676:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 800f67a:	461a      	mov	r2, r3
 800f67c:	89fb      	ldrh	r3, [r7, #14]
 800f67e:	0a1b      	lsrs	r3, r3, #8
 800f680:	b29b      	uxth	r3, r3
 800f682:	b2db      	uxtb	r3, r3
 800f684:	4619      	mov	r1, r3
 800f686:	4610      	mov	r0, r2
 800f688:	f7ff fdb6 	bl	800f1f8 <WIZCHIP_WRITE>
 800f68c:	79fb      	ldrb	r3, [r7, #7]
 800f68e:	009b      	lsls	r3, r3, #2
 800f690:	3301      	adds	r3, #1
 800f692:	00db      	lsls	r3, r3, #3
 800f694:	f503 5324 	add.w	r3, r3, #10496	; 0x2900
 800f698:	461a      	mov	r2, r3
 800f69a:	89fb      	ldrh	r3, [r7, #14]
 800f69c:	b2db      	uxtb	r3, r3
 800f69e:	4619      	mov	r1, r3
 800f6a0:	4610      	mov	r0, r2
 800f6a2:	f7ff fda9 	bl	800f1f8 <WIZCHIP_WRITE>
 800f6a6:	e000      	b.n	800f6aa <wiz_recv_data+0xb2>
   if(len == 0) return;
 800f6a8:	bf00      	nop
}
 800f6aa:	3714      	adds	r7, #20
 800f6ac:	46bd      	mov	sp, r7
 800f6ae:	bd90      	pop	{r4, r7, pc}

0800f6b0 <socket>:
   }while(0);              \



int8_t socket(uint8_t sn, uint8_t protocol, uint16_t port, uint8_t flag)
{
 800f6b0:	b590      	push	{r4, r7, lr}
 800f6b2:	b085      	sub	sp, #20
 800f6b4:	af00      	add	r7, sp, #0
 800f6b6:	4604      	mov	r4, r0
 800f6b8:	4608      	mov	r0, r1
 800f6ba:	4611      	mov	r1, r2
 800f6bc:	461a      	mov	r2, r3
 800f6be:	4623      	mov	r3, r4
 800f6c0:	71fb      	strb	r3, [r7, #7]
 800f6c2:	4603      	mov	r3, r0
 800f6c4:	71bb      	strb	r3, [r7, #6]
 800f6c6:	460b      	mov	r3, r1
 800f6c8:	80bb      	strh	r3, [r7, #4]
 800f6ca:	4613      	mov	r3, r2
 800f6cc:	70fb      	strb	r3, [r7, #3]
	CHECK_SOCKNUM();
 800f6ce:	79fb      	ldrb	r3, [r7, #7]
 800f6d0:	2b08      	cmp	r3, #8
 800f6d2:	d902      	bls.n	800f6da <socket+0x2a>
 800f6d4:	f04f 33ff 	mov.w	r3, #4294967295
 800f6d8:	e0ee      	b.n	800f8b8 <socket+0x208>
	switch(protocol)
 800f6da:	79bb      	ldrb	r3, [r7, #6]
 800f6dc:	2b02      	cmp	r3, #2
 800f6de:	d014      	beq.n	800f70a <socket+0x5a>
 800f6e0:	2b04      	cmp	r3, #4
 800f6e2:	d012      	beq.n	800f70a <socket+0x5a>
 800f6e4:	2b01      	cmp	r3, #1
 800f6e6:	d10d      	bne.n	800f704 <socket+0x54>
		    /*
            uint8_t taddr[4];
            getSIPR(taddr);
            */
            uint32_t taddr;
            getSIPR((uint8_t*)&taddr);
 800f6e8:	f107 030c 	add.w	r3, r7, #12
 800f6ec:	2204      	movs	r2, #4
 800f6ee:	4619      	mov	r1, r3
 800f6f0:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 800f6f4:	f7ff fdce 	bl	800f294 <WIZCHIP_READ_BUF>
            if(taddr == 0) return SOCKERR_SOCKINIT;
 800f6f8:	68fb      	ldr	r3, [r7, #12]
 800f6fa:	2b00      	cmp	r3, #0
 800f6fc:	d105      	bne.n	800f70a <socket+0x5a>
 800f6fe:	f06f 0302 	mvn.w	r3, #2
 800f702:	e0d9      	b.n	800f8b8 <socket+0x208>
      case Sn_MR_IPRAW :
      case Sn_MR_PPPoE :
         break;
   #endif
      default :
         return SOCKERR_SOCKMODE;
 800f704:	f06f 0304 	mvn.w	r3, #4
 800f708:	e0d6      	b.n	800f8b8 <socket+0x208>
         break;
 800f70a:	bf00      	nop
	}
	//M20150601 : For SF_TCP_ALIGN & W5300
	//if((flag & 0x06) != 0) return SOCKERR_SOCKFLAG;
	if((flag & 0x04) != 0) return SOCKERR_SOCKFLAG;
 800f70c:	78fb      	ldrb	r3, [r7, #3]
 800f70e:	f003 0304 	and.w	r3, r3, #4
 800f712:	2b00      	cmp	r3, #0
 800f714:	d002      	beq.n	800f71c <socket+0x6c>
 800f716:	f06f 0305 	mvn.w	r3, #5
 800f71a:	e0cd      	b.n	800f8b8 <socket+0x208>
#if _WIZCHIP_ == 5200
   if(flag & 0x10) return SOCKERR_SOCKFLAG;
#endif
	   
	if(flag != 0)
 800f71c:	78fb      	ldrb	r3, [r7, #3]
 800f71e:	2b00      	cmp	r3, #0
 800f720:	d028      	beq.n	800f774 <socket+0xc4>
	{
   	switch(protocol)
 800f722:	79bb      	ldrb	r3, [r7, #6]
 800f724:	2b01      	cmp	r3, #1
 800f726:	d002      	beq.n	800f72e <socket+0x7e>
 800f728:	2b02      	cmp	r3, #2
 800f72a:	d008      	beq.n	800f73e <socket+0x8e>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
      	      }
   	      #endif
   	      break;
   	   default:
   	      break;
 800f72c:	e022      	b.n	800f774 <socket+0xc4>
   		     if((flag & (SF_TCP_NODELAY|SF_IO_NONBLOCK))==0) return SOCKERR_SOCKFLAG;
 800f72e:	78fb      	ldrb	r3, [r7, #3]
 800f730:	f003 0321 	and.w	r3, r3, #33	; 0x21
 800f734:	2b00      	cmp	r3, #0
 800f736:	d11a      	bne.n	800f76e <socket+0xbe>
 800f738:	f06f 0305 	mvn.w	r3, #5
 800f73c:	e0bc      	b.n	800f8b8 <socket+0x208>
   	      if(flag & SF_IGMP_VER2)
 800f73e:	78fb      	ldrb	r3, [r7, #3]
 800f740:	f003 0320 	and.w	r3, r3, #32
 800f744:	2b00      	cmp	r3, #0
 800f746:	d006      	beq.n	800f756 <socket+0xa6>
   	         if((flag & SF_MULTI_ENABLE)==0) return SOCKERR_SOCKFLAG;
 800f748:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800f74c:	2b00      	cmp	r3, #0
 800f74e:	db02      	blt.n	800f756 <socket+0xa6>
 800f750:	f06f 0305 	mvn.w	r3, #5
 800f754:	e0b0      	b.n	800f8b8 <socket+0x208>
      	      if(flag & SF_UNI_BLOCK)
 800f756:	78fb      	ldrb	r3, [r7, #3]
 800f758:	f003 0310 	and.w	r3, r3, #16
 800f75c:	2b00      	cmp	r3, #0
 800f75e:	d008      	beq.n	800f772 <socket+0xc2>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
 800f760:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800f764:	2b00      	cmp	r3, #0
 800f766:	db04      	blt.n	800f772 <socket+0xc2>
 800f768:	f06f 0305 	mvn.w	r3, #5
 800f76c:	e0a4      	b.n	800f8b8 <socket+0x208>
   	      break;
 800f76e:	bf00      	nop
 800f770:	e000      	b.n	800f774 <socket+0xc4>
   	      break;
 800f772:	bf00      	nop
   	}
   }
	close(sn);
 800f774:	79fb      	ldrb	r3, [r7, #7]
 800f776:	4618      	mov	r0, r3
 800f778:	f000 f8ac 	bl	800f8d4 <close>
	//M20150601
	#if _WIZCHIP_ == 5300
	   setSn_MR(sn, ((uint16_t)(protocol | (flag & 0xF0))) | (((uint16_t)(flag & 0x02)) << 7) );
    #else
	   setSn_MR(sn, (protocol | (flag & 0xF0)));
 800f77c:	79fb      	ldrb	r3, [r7, #7]
 800f77e:	009b      	lsls	r3, r3, #2
 800f780:	3301      	adds	r3, #1
 800f782:	00db      	lsls	r3, r3, #3
 800f784:	4618      	mov	r0, r3
 800f786:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800f78a:	f023 030f 	bic.w	r3, r3, #15
 800f78e:	b25a      	sxtb	r2, r3
 800f790:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800f794:	4313      	orrs	r3, r2
 800f796:	b25b      	sxtb	r3, r3
 800f798:	b2db      	uxtb	r3, r3
 800f79a:	4619      	mov	r1, r3
 800f79c:	f7ff fd2c 	bl	800f1f8 <WIZCHIP_WRITE>
    #endif
	if(!port)
 800f7a0:	88bb      	ldrh	r3, [r7, #4]
 800f7a2:	2b00      	cmp	r3, #0
 800f7a4:	d110      	bne.n	800f7c8 <socket+0x118>
	{
	   port = sock_any_port++;
 800f7a6:	4b46      	ldr	r3, [pc, #280]	; (800f8c0 <socket+0x210>)
 800f7a8:	881b      	ldrh	r3, [r3, #0]
 800f7aa:	1c5a      	adds	r2, r3, #1
 800f7ac:	b291      	uxth	r1, r2
 800f7ae:	4a44      	ldr	r2, [pc, #272]	; (800f8c0 <socket+0x210>)
 800f7b0:	8011      	strh	r1, [r2, #0]
 800f7b2:	80bb      	strh	r3, [r7, #4]
	   if(sock_any_port == 0xFFF0) sock_any_port = SOCK_ANY_PORT_NUM;
 800f7b4:	4b42      	ldr	r3, [pc, #264]	; (800f8c0 <socket+0x210>)
 800f7b6:	881b      	ldrh	r3, [r3, #0]
 800f7b8:	f64f 72f0 	movw	r2, #65520	; 0xfff0
 800f7bc:	4293      	cmp	r3, r2
 800f7be:	d103      	bne.n	800f7c8 <socket+0x118>
 800f7c0:	4b3f      	ldr	r3, [pc, #252]	; (800f8c0 <socket+0x210>)
 800f7c2:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 800f7c6:	801a      	strh	r2, [r3, #0]
	}
   setSn_PORT(sn,port);	
 800f7c8:	79fb      	ldrb	r3, [r7, #7]
 800f7ca:	009b      	lsls	r3, r3, #2
 800f7cc:	3301      	adds	r3, #1
 800f7ce:	00db      	lsls	r3, r3, #3
 800f7d0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800f7d4:	461a      	mov	r2, r3
 800f7d6:	88bb      	ldrh	r3, [r7, #4]
 800f7d8:	0a1b      	lsrs	r3, r3, #8
 800f7da:	b29b      	uxth	r3, r3
 800f7dc:	b2db      	uxtb	r3, r3
 800f7de:	4619      	mov	r1, r3
 800f7e0:	4610      	mov	r0, r2
 800f7e2:	f7ff fd09 	bl	800f1f8 <WIZCHIP_WRITE>
 800f7e6:	79fb      	ldrb	r3, [r7, #7]
 800f7e8:	009b      	lsls	r3, r3, #2
 800f7ea:	3301      	adds	r3, #1
 800f7ec:	00db      	lsls	r3, r3, #3
 800f7ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800f7f2:	461a      	mov	r2, r3
 800f7f4:	88bb      	ldrh	r3, [r7, #4]
 800f7f6:	b2db      	uxtb	r3, r3
 800f7f8:	4619      	mov	r1, r3
 800f7fa:	4610      	mov	r0, r2
 800f7fc:	f7ff fcfc 	bl	800f1f8 <WIZCHIP_WRITE>
   setSn_CR(sn,Sn_CR_OPEN);
 800f800:	79fb      	ldrb	r3, [r7, #7]
 800f802:	009b      	lsls	r3, r3, #2
 800f804:	3301      	adds	r3, #1
 800f806:	00db      	lsls	r3, r3, #3
 800f808:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800f80c:	2101      	movs	r1, #1
 800f80e:	4618      	mov	r0, r3
 800f810:	f7ff fcf2 	bl	800f1f8 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 800f814:	bf00      	nop
 800f816:	79fb      	ldrb	r3, [r7, #7]
 800f818:	009b      	lsls	r3, r3, #2
 800f81a:	3301      	adds	r3, #1
 800f81c:	00db      	lsls	r3, r3, #3
 800f81e:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800f822:	4618      	mov	r0, r3
 800f824:	f7ff fc9c 	bl	800f160 <WIZCHIP_READ>
 800f828:	4603      	mov	r3, r0
 800f82a:	2b00      	cmp	r3, #0
 800f82c:	d1f3      	bne.n	800f816 <socket+0x166>
   //A20150401 : For release the previous sock_io_mode
   sock_io_mode &= ~(1 <<sn);
 800f82e:	79fb      	ldrb	r3, [r7, #7]
 800f830:	2201      	movs	r2, #1
 800f832:	fa02 f303 	lsl.w	r3, r2, r3
 800f836:	b21b      	sxth	r3, r3
 800f838:	43db      	mvns	r3, r3
 800f83a:	b21a      	sxth	r2, r3
 800f83c:	4b21      	ldr	r3, [pc, #132]	; (800f8c4 <socket+0x214>)
 800f83e:	881b      	ldrh	r3, [r3, #0]
 800f840:	b21b      	sxth	r3, r3
 800f842:	4013      	ands	r3, r2
 800f844:	b21b      	sxth	r3, r3
 800f846:	b29a      	uxth	r2, r3
 800f848:	4b1e      	ldr	r3, [pc, #120]	; (800f8c4 <socket+0x214>)
 800f84a:	801a      	strh	r2, [r3, #0]
   //
	sock_io_mode |= ((flag & SF_IO_NONBLOCK) << sn);   
 800f84c:	78fb      	ldrb	r3, [r7, #3]
 800f84e:	f003 0201 	and.w	r2, r3, #1
 800f852:	79fb      	ldrb	r3, [r7, #7]
 800f854:	fa02 f303 	lsl.w	r3, r2, r3
 800f858:	b21a      	sxth	r2, r3
 800f85a:	4b1a      	ldr	r3, [pc, #104]	; (800f8c4 <socket+0x214>)
 800f85c:	881b      	ldrh	r3, [r3, #0]
 800f85e:	b21b      	sxth	r3, r3
 800f860:	4313      	orrs	r3, r2
 800f862:	b21b      	sxth	r3, r3
 800f864:	b29a      	uxth	r2, r3
 800f866:	4b17      	ldr	r3, [pc, #92]	; (800f8c4 <socket+0x214>)
 800f868:	801a      	strh	r2, [r3, #0]
   sock_is_sending &= ~(1<<sn);
 800f86a:	79fb      	ldrb	r3, [r7, #7]
 800f86c:	2201      	movs	r2, #1
 800f86e:	fa02 f303 	lsl.w	r3, r2, r3
 800f872:	b21b      	sxth	r3, r3
 800f874:	43db      	mvns	r3, r3
 800f876:	b21a      	sxth	r2, r3
 800f878:	4b13      	ldr	r3, [pc, #76]	; (800f8c8 <socket+0x218>)
 800f87a:	881b      	ldrh	r3, [r3, #0]
 800f87c:	b21b      	sxth	r3, r3
 800f87e:	4013      	ands	r3, r2
 800f880:	b21b      	sxth	r3, r3
 800f882:	b29a      	uxth	r2, r3
 800f884:	4b10      	ldr	r3, [pc, #64]	; (800f8c8 <socket+0x218>)
 800f886:	801a      	strh	r2, [r3, #0]
   sock_remained_size[sn] = 0;
 800f888:	79fb      	ldrb	r3, [r7, #7]
 800f88a:	4a10      	ldr	r2, [pc, #64]	; (800f8cc <socket+0x21c>)
 800f88c:	2100      	movs	r1, #0
 800f88e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   //M20150601 : repalce 0 with PACK_COMPLETED
   //sock_pack_info[sn] = 0;
   sock_pack_info[sn] = PACK_COMPLETED;
 800f892:	79fb      	ldrb	r3, [r7, #7]
 800f894:	4a0e      	ldr	r2, [pc, #56]	; (800f8d0 <socket+0x220>)
 800f896:	2100      	movs	r1, #0
 800f898:	54d1      	strb	r1, [r2, r3]
   //
   while(getSn_SR(sn) == SOCK_CLOSED);
 800f89a:	bf00      	nop
 800f89c:	79fb      	ldrb	r3, [r7, #7]
 800f89e:	009b      	lsls	r3, r3, #2
 800f8a0:	3301      	adds	r3, #1
 800f8a2:	00db      	lsls	r3, r3, #3
 800f8a4:	f503 7340 	add.w	r3, r3, #768	; 0x300
 800f8a8:	4618      	mov	r0, r3
 800f8aa:	f7ff fc59 	bl	800f160 <WIZCHIP_READ>
 800f8ae:	4603      	mov	r3, r0
 800f8b0:	2b00      	cmp	r3, #0
 800f8b2:	d0f3      	beq.n	800f89c <socket+0x1ec>
   return (int8_t)sn;
 800f8b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
}	   
 800f8b8:	4618      	mov	r0, r3
 800f8ba:	3714      	adds	r7, #20
 800f8bc:	46bd      	mov	sp, r7
 800f8be:	bd90      	pop	{r4, r7, pc}
 800f8c0:	20000024 	.word	0x20000024
 800f8c4:	20000510 	.word	0x20000510
 800f8c8:	20000512 	.word	0x20000512
 800f8cc:	20000514 	.word	0x20000514
 800f8d0:	20000524 	.word	0x20000524

0800f8d4 <close>:

int8_t close(uint8_t sn)
{
 800f8d4:	b580      	push	{r7, lr}
 800f8d6:	b082      	sub	sp, #8
 800f8d8:	af00      	add	r7, sp, #0
 800f8da:	4603      	mov	r3, r0
 800f8dc:	71fb      	strb	r3, [r7, #7]
	CHECK_SOCKNUM();
 800f8de:	79fb      	ldrb	r3, [r7, #7]
 800f8e0:	2b08      	cmp	r3, #8
 800f8e2:	d902      	bls.n	800f8ea <close+0x16>
 800f8e4:	f04f 33ff 	mov.w	r3, #4294967295
 800f8e8:	e055      	b.n	800f996 <close+0xc2>
      while(getSn_CR(sn) != 0);
      while(getSn_SR(sn) != SOCK_UDP);
      sendto(sn,destip,1,destip,0x3000); // send the dummy data to an unknown destination(0.0.0.1).
   };   
#endif 
	setSn_CR(sn,Sn_CR_CLOSE);
 800f8ea:	79fb      	ldrb	r3, [r7, #7]
 800f8ec:	009b      	lsls	r3, r3, #2
 800f8ee:	3301      	adds	r3, #1
 800f8f0:	00db      	lsls	r3, r3, #3
 800f8f2:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800f8f6:	2110      	movs	r1, #16
 800f8f8:	4618      	mov	r0, r3
 800f8fa:	f7ff fc7d 	bl	800f1f8 <WIZCHIP_WRITE>
   /* wait to process the command... */
	while( getSn_CR(sn) );
 800f8fe:	bf00      	nop
 800f900:	79fb      	ldrb	r3, [r7, #7]
 800f902:	009b      	lsls	r3, r3, #2
 800f904:	3301      	adds	r3, #1
 800f906:	00db      	lsls	r3, r3, #3
 800f908:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800f90c:	4618      	mov	r0, r3
 800f90e:	f7ff fc27 	bl	800f160 <WIZCHIP_READ>
 800f912:	4603      	mov	r3, r0
 800f914:	2b00      	cmp	r3, #0
 800f916:	d1f3      	bne.n	800f900 <close+0x2c>
	/* clear all interrupt of the socket. */
	setSn_IR(sn, 0xFF);
 800f918:	79fb      	ldrb	r3, [r7, #7]
 800f91a:	009b      	lsls	r3, r3, #2
 800f91c:	3301      	adds	r3, #1
 800f91e:	00db      	lsls	r3, r3, #3
 800f920:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800f924:	211f      	movs	r1, #31
 800f926:	4618      	mov	r0, r3
 800f928:	f7ff fc66 	bl	800f1f8 <WIZCHIP_WRITE>
	//A20150401 : Release the sock_io_mode of socket n.
	sock_io_mode &= ~(1<<sn);
 800f92c:	79fb      	ldrb	r3, [r7, #7]
 800f92e:	2201      	movs	r2, #1
 800f930:	fa02 f303 	lsl.w	r3, r2, r3
 800f934:	b21b      	sxth	r3, r3
 800f936:	43db      	mvns	r3, r3
 800f938:	b21a      	sxth	r2, r3
 800f93a:	4b19      	ldr	r3, [pc, #100]	; (800f9a0 <close+0xcc>)
 800f93c:	881b      	ldrh	r3, [r3, #0]
 800f93e:	b21b      	sxth	r3, r3
 800f940:	4013      	ands	r3, r2
 800f942:	b21b      	sxth	r3, r3
 800f944:	b29a      	uxth	r2, r3
 800f946:	4b16      	ldr	r3, [pc, #88]	; (800f9a0 <close+0xcc>)
 800f948:	801a      	strh	r2, [r3, #0]
	//
	sock_is_sending &= ~(1<<sn);
 800f94a:	79fb      	ldrb	r3, [r7, #7]
 800f94c:	2201      	movs	r2, #1
 800f94e:	fa02 f303 	lsl.w	r3, r2, r3
 800f952:	b21b      	sxth	r3, r3
 800f954:	43db      	mvns	r3, r3
 800f956:	b21a      	sxth	r2, r3
 800f958:	4b12      	ldr	r3, [pc, #72]	; (800f9a4 <close+0xd0>)
 800f95a:	881b      	ldrh	r3, [r3, #0]
 800f95c:	b21b      	sxth	r3, r3
 800f95e:	4013      	ands	r3, r2
 800f960:	b21b      	sxth	r3, r3
 800f962:	b29a      	uxth	r2, r3
 800f964:	4b0f      	ldr	r3, [pc, #60]	; (800f9a4 <close+0xd0>)
 800f966:	801a      	strh	r2, [r3, #0]
	sock_remained_size[sn] = 0;
 800f968:	79fb      	ldrb	r3, [r7, #7]
 800f96a:	4a0f      	ldr	r2, [pc, #60]	; (800f9a8 <close+0xd4>)
 800f96c:	2100      	movs	r1, #0
 800f96e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	sock_pack_info[sn] = 0;
 800f972:	79fb      	ldrb	r3, [r7, #7]
 800f974:	4a0d      	ldr	r2, [pc, #52]	; (800f9ac <close+0xd8>)
 800f976:	2100      	movs	r1, #0
 800f978:	54d1      	strb	r1, [r2, r3]
	while(getSn_SR(sn) != SOCK_CLOSED);
 800f97a:	bf00      	nop
 800f97c:	79fb      	ldrb	r3, [r7, #7]
 800f97e:	009b      	lsls	r3, r3, #2
 800f980:	3301      	adds	r3, #1
 800f982:	00db      	lsls	r3, r3, #3
 800f984:	f503 7340 	add.w	r3, r3, #768	; 0x300
 800f988:	4618      	mov	r0, r3
 800f98a:	f7ff fbe9 	bl	800f160 <WIZCHIP_READ>
 800f98e:	4603      	mov	r3, r0
 800f990:	2b00      	cmp	r3, #0
 800f992:	d1f3      	bne.n	800f97c <close+0xa8>
	return SOCK_OK;
 800f994:	2301      	movs	r3, #1
}
 800f996:	4618      	mov	r0, r3
 800f998:	3708      	adds	r7, #8
 800f99a:	46bd      	mov	sp, r7
 800f99c:	bd80      	pop	{r7, pc}
 800f99e:	bf00      	nop
 800f9a0:	20000510 	.word	0x20000510
 800f9a4:	20000512 	.word	0x20000512
 800f9a8:	20000514 	.word	0x20000514
 800f9ac:	20000524 	.word	0x20000524

0800f9b0 <listen>:

int8_t listen(uint8_t sn)
{
 800f9b0:	b580      	push	{r7, lr}
 800f9b2:	b082      	sub	sp, #8
 800f9b4:	af00      	add	r7, sp, #0
 800f9b6:	4603      	mov	r3, r0
 800f9b8:	71fb      	strb	r3, [r7, #7]
	CHECK_SOCKNUM();
 800f9ba:	79fb      	ldrb	r3, [r7, #7]
 800f9bc:	2b08      	cmp	r3, #8
 800f9be:	d902      	bls.n	800f9c6 <listen+0x16>
 800f9c0:	f04f 33ff 	mov.w	r3, #4294967295
 800f9c4:	e049      	b.n	800fa5a <listen+0xaa>
   CHECK_SOCKMODE(Sn_MR_TCP);
 800f9c6:	79fb      	ldrb	r3, [r7, #7]
 800f9c8:	009b      	lsls	r3, r3, #2
 800f9ca:	3301      	adds	r3, #1
 800f9cc:	00db      	lsls	r3, r3, #3
 800f9ce:	4618      	mov	r0, r3
 800f9d0:	f7ff fbc6 	bl	800f160 <WIZCHIP_READ>
 800f9d4:	4603      	mov	r3, r0
 800f9d6:	f003 030f 	and.w	r3, r3, #15
 800f9da:	2b01      	cmp	r3, #1
 800f9dc:	d002      	beq.n	800f9e4 <listen+0x34>
 800f9de:	f06f 0304 	mvn.w	r3, #4
 800f9e2:	e03a      	b.n	800fa5a <listen+0xaa>
	CHECK_SOCKINIT();
 800f9e4:	79fb      	ldrb	r3, [r7, #7]
 800f9e6:	009b      	lsls	r3, r3, #2
 800f9e8:	3301      	adds	r3, #1
 800f9ea:	00db      	lsls	r3, r3, #3
 800f9ec:	f503 7340 	add.w	r3, r3, #768	; 0x300
 800f9f0:	4618      	mov	r0, r3
 800f9f2:	f7ff fbb5 	bl	800f160 <WIZCHIP_READ>
 800f9f6:	4603      	mov	r3, r0
 800f9f8:	2b13      	cmp	r3, #19
 800f9fa:	d002      	beq.n	800fa02 <listen+0x52>
 800f9fc:	f06f 0302 	mvn.w	r3, #2
 800fa00:	e02b      	b.n	800fa5a <listen+0xaa>
	setSn_CR(sn,Sn_CR_LISTEN);
 800fa02:	79fb      	ldrb	r3, [r7, #7]
 800fa04:	009b      	lsls	r3, r3, #2
 800fa06:	3301      	adds	r3, #1
 800fa08:	00db      	lsls	r3, r3, #3
 800fa0a:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800fa0e:	2102      	movs	r1, #2
 800fa10:	4618      	mov	r0, r3
 800fa12:	f7ff fbf1 	bl	800f1f8 <WIZCHIP_WRITE>
	while(getSn_CR(sn));
 800fa16:	bf00      	nop
 800fa18:	79fb      	ldrb	r3, [r7, #7]
 800fa1a:	009b      	lsls	r3, r3, #2
 800fa1c:	3301      	adds	r3, #1
 800fa1e:	00db      	lsls	r3, r3, #3
 800fa20:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800fa24:	4618      	mov	r0, r3
 800fa26:	f7ff fb9b 	bl	800f160 <WIZCHIP_READ>
 800fa2a:	4603      	mov	r3, r0
 800fa2c:	2b00      	cmp	r3, #0
 800fa2e:	d1f3      	bne.n	800fa18 <listen+0x68>
   while(getSn_SR(sn) != SOCK_LISTEN)
 800fa30:	e006      	b.n	800fa40 <listen+0x90>
   {
         close(sn);
 800fa32:	79fb      	ldrb	r3, [r7, #7]
 800fa34:	4618      	mov	r0, r3
 800fa36:	f7ff ff4d 	bl	800f8d4 <close>
         return SOCKERR_SOCKCLOSED;
 800fa3a:	f06f 0303 	mvn.w	r3, #3
 800fa3e:	e00c      	b.n	800fa5a <listen+0xaa>
   while(getSn_SR(sn) != SOCK_LISTEN)
 800fa40:	79fb      	ldrb	r3, [r7, #7]
 800fa42:	009b      	lsls	r3, r3, #2
 800fa44:	3301      	adds	r3, #1
 800fa46:	00db      	lsls	r3, r3, #3
 800fa48:	f503 7340 	add.w	r3, r3, #768	; 0x300
 800fa4c:	4618      	mov	r0, r3
 800fa4e:	f7ff fb87 	bl	800f160 <WIZCHIP_READ>
 800fa52:	4603      	mov	r3, r0
 800fa54:	2b14      	cmp	r3, #20
 800fa56:	d1ec      	bne.n	800fa32 <listen+0x82>
   }
   return SOCK_OK;
 800fa58:	2301      	movs	r3, #1
}
 800fa5a:	4618      	mov	r0, r3
 800fa5c:	3708      	adds	r7, #8
 800fa5e:	46bd      	mov	sp, r7
 800fa60:	bd80      	pop	{r7, pc}
	...

0800fa64 <send>:
	}
	return SOCK_OK;
}

int32_t send(uint8_t sn, uint8_t * buf, uint16_t len)
{
 800fa64:	b580      	push	{r7, lr}
 800fa66:	b084      	sub	sp, #16
 800fa68:	af00      	add	r7, sp, #0
 800fa6a:	4603      	mov	r3, r0
 800fa6c:	6039      	str	r1, [r7, #0]
 800fa6e:	71fb      	strb	r3, [r7, #7]
 800fa70:	4613      	mov	r3, r2
 800fa72:	80bb      	strh	r3, [r7, #4]
   uint8_t tmp=0;
 800fa74:	2300      	movs	r3, #0
 800fa76:	73fb      	strb	r3, [r7, #15]
   uint16_t freesize=0;
 800fa78:	2300      	movs	r3, #0
 800fa7a:	81bb      	strh	r3, [r7, #12]
   
   CHECK_SOCKNUM();
 800fa7c:	79fb      	ldrb	r3, [r7, #7]
 800fa7e:	2b08      	cmp	r3, #8
 800fa80:	d902      	bls.n	800fa88 <send+0x24>
 800fa82:	f04f 33ff 	mov.w	r3, #4294967295
 800fa86:	e0de      	b.n	800fc46 <send+0x1e2>
   CHECK_SOCKMODE(Sn_MR_TCP);
 800fa88:	79fb      	ldrb	r3, [r7, #7]
 800fa8a:	009b      	lsls	r3, r3, #2
 800fa8c:	3301      	adds	r3, #1
 800fa8e:	00db      	lsls	r3, r3, #3
 800fa90:	4618      	mov	r0, r3
 800fa92:	f7ff fb65 	bl	800f160 <WIZCHIP_READ>
 800fa96:	4603      	mov	r3, r0
 800fa98:	f003 030f 	and.w	r3, r3, #15
 800fa9c:	2b01      	cmp	r3, #1
 800fa9e:	d002      	beq.n	800faa6 <send+0x42>
 800faa0:	f06f 0304 	mvn.w	r3, #4
 800faa4:	e0cf      	b.n	800fc46 <send+0x1e2>
   CHECK_SOCKDATA();
 800faa6:	88bb      	ldrh	r3, [r7, #4]
 800faa8:	2b00      	cmp	r3, #0
 800faaa:	d102      	bne.n	800fab2 <send+0x4e>
 800faac:	f06f 030d 	mvn.w	r3, #13
 800fab0:	e0c9      	b.n	800fc46 <send+0x1e2>
   tmp = getSn_SR(sn);
 800fab2:	79fb      	ldrb	r3, [r7, #7]
 800fab4:	009b      	lsls	r3, r3, #2
 800fab6:	3301      	adds	r3, #1
 800fab8:	00db      	lsls	r3, r3, #3
 800faba:	f503 7340 	add.w	r3, r3, #768	; 0x300
 800fabe:	4618      	mov	r0, r3
 800fac0:	f7ff fb4e 	bl	800f160 <WIZCHIP_READ>
 800fac4:	4603      	mov	r3, r0
 800fac6:	73fb      	strb	r3, [r7, #15]
   if(tmp != SOCK_ESTABLISHED && tmp != SOCK_CLOSE_WAIT) return SOCKERR_SOCKSTATUS;
 800fac8:	7bfb      	ldrb	r3, [r7, #15]
 800faca:	2b17      	cmp	r3, #23
 800facc:	d005      	beq.n	800fada <send+0x76>
 800face:	7bfb      	ldrb	r3, [r7, #15]
 800fad0:	2b1c      	cmp	r3, #28
 800fad2:	d002      	beq.n	800fada <send+0x76>
 800fad4:	f06f 0306 	mvn.w	r3, #6
 800fad8:	e0b5      	b.n	800fc46 <send+0x1e2>
   if( sock_is_sending & (1<<sn) )
 800fada:	4b5d      	ldr	r3, [pc, #372]	; (800fc50 <send+0x1ec>)
 800fadc:	881b      	ldrh	r3, [r3, #0]
 800fade:	461a      	mov	r2, r3
 800fae0:	79fb      	ldrb	r3, [r7, #7]
 800fae2:	fa42 f303 	asr.w	r3, r2, r3
 800fae6:	f003 0301 	and.w	r3, r3, #1
 800faea:	2b00      	cmp	r3, #0
 800faec:	d039      	beq.n	800fb62 <send+0xfe>
   {
      tmp = getSn_IR(sn);
 800faee:	79fb      	ldrb	r3, [r7, #7]
 800faf0:	009b      	lsls	r3, r3, #2
 800faf2:	3301      	adds	r3, #1
 800faf4:	00db      	lsls	r3, r3, #3
 800faf6:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800fafa:	4618      	mov	r0, r3
 800fafc:	f7ff fb30 	bl	800f160 <WIZCHIP_READ>
 800fb00:	4603      	mov	r3, r0
 800fb02:	f003 031f 	and.w	r3, r3, #31
 800fb06:	73fb      	strb	r3, [r7, #15]
      if(tmp & Sn_IR_SENDOK)
 800fb08:	7bfb      	ldrb	r3, [r7, #15]
 800fb0a:	f003 0310 	and.w	r3, r3, #16
 800fb0e:	2b00      	cmp	r3, #0
 800fb10:	d019      	beq.n	800fb46 <send+0xe2>
      {
         setSn_IR(sn, Sn_IR_SENDOK);
 800fb12:	79fb      	ldrb	r3, [r7, #7]
 800fb14:	009b      	lsls	r3, r3, #2
 800fb16:	3301      	adds	r3, #1
 800fb18:	00db      	lsls	r3, r3, #3
 800fb1a:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800fb1e:	2110      	movs	r1, #16
 800fb20:	4618      	mov	r0, r3
 800fb22:	f7ff fb69 	bl	800f1f8 <WIZCHIP_WRITE>
               setSn_CR(sn,Sn_CR_SEND);
               while(getSn_CR(sn));
               return SOCK_BUSY;
            }
         #endif
         sock_is_sending &= ~(1<<sn);         
 800fb26:	79fb      	ldrb	r3, [r7, #7]
 800fb28:	2201      	movs	r2, #1
 800fb2a:	fa02 f303 	lsl.w	r3, r2, r3
 800fb2e:	b21b      	sxth	r3, r3
 800fb30:	43db      	mvns	r3, r3
 800fb32:	b21a      	sxth	r2, r3
 800fb34:	4b46      	ldr	r3, [pc, #280]	; (800fc50 <send+0x1ec>)
 800fb36:	881b      	ldrh	r3, [r3, #0]
 800fb38:	b21b      	sxth	r3, r3
 800fb3a:	4013      	ands	r3, r2
 800fb3c:	b21b      	sxth	r3, r3
 800fb3e:	b29a      	uxth	r2, r3
 800fb40:	4b43      	ldr	r3, [pc, #268]	; (800fc50 <send+0x1ec>)
 800fb42:	801a      	strh	r2, [r3, #0]
 800fb44:	e00d      	b.n	800fb62 <send+0xfe>
      }
      else if(tmp & Sn_IR_TIMEOUT)
 800fb46:	7bfb      	ldrb	r3, [r7, #15]
 800fb48:	f003 0308 	and.w	r3, r3, #8
 800fb4c:	2b00      	cmp	r3, #0
 800fb4e:	d006      	beq.n	800fb5e <send+0xfa>
      {
         close(sn);
 800fb50:	79fb      	ldrb	r3, [r7, #7]
 800fb52:	4618      	mov	r0, r3
 800fb54:	f7ff febe 	bl	800f8d4 <close>
         return SOCKERR_TIMEOUT;
 800fb58:	f06f 030c 	mvn.w	r3, #12
 800fb5c:	e073      	b.n	800fc46 <send+0x1e2>
      }
      else return SOCK_BUSY;
 800fb5e:	2300      	movs	r3, #0
 800fb60:	e071      	b.n	800fc46 <send+0x1e2>
   }
   freesize = getSn_TxMAX(sn);
 800fb62:	79fb      	ldrb	r3, [r7, #7]
 800fb64:	009b      	lsls	r3, r3, #2
 800fb66:	3301      	adds	r3, #1
 800fb68:	00db      	lsls	r3, r3, #3
 800fb6a:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 800fb6e:	4618      	mov	r0, r3
 800fb70:	f7ff faf6 	bl	800f160 <WIZCHIP_READ>
 800fb74:	4603      	mov	r3, r0
 800fb76:	b29b      	uxth	r3, r3
 800fb78:	029b      	lsls	r3, r3, #10
 800fb7a:	81bb      	strh	r3, [r7, #12]
   if (len > freesize) len = freesize; // check size not to exceed MAX size.
 800fb7c:	88ba      	ldrh	r2, [r7, #4]
 800fb7e:	89bb      	ldrh	r3, [r7, #12]
 800fb80:	429a      	cmp	r2, r3
 800fb82:	d901      	bls.n	800fb88 <send+0x124>
 800fb84:	89bb      	ldrh	r3, [r7, #12]
 800fb86:	80bb      	strh	r3, [r7, #4]
   while(1)
   {
      freesize = getSn_TX_FSR(sn);
 800fb88:	79fb      	ldrb	r3, [r7, #7]
 800fb8a:	4618      	mov	r0, r3
 800fb8c:	f7ff fc42 	bl	800f414 <getSn_TX_FSR>
 800fb90:	4603      	mov	r3, r0
 800fb92:	81bb      	strh	r3, [r7, #12]
      tmp = getSn_SR(sn);
 800fb94:	79fb      	ldrb	r3, [r7, #7]
 800fb96:	009b      	lsls	r3, r3, #2
 800fb98:	3301      	adds	r3, #1
 800fb9a:	00db      	lsls	r3, r3, #3
 800fb9c:	f503 7340 	add.w	r3, r3, #768	; 0x300
 800fba0:	4618      	mov	r0, r3
 800fba2:	f7ff fadd 	bl	800f160 <WIZCHIP_READ>
 800fba6:	4603      	mov	r3, r0
 800fba8:	73fb      	strb	r3, [r7, #15]
      if ((tmp != SOCK_ESTABLISHED) && (tmp != SOCK_CLOSE_WAIT))
 800fbaa:	7bfb      	ldrb	r3, [r7, #15]
 800fbac:	2b17      	cmp	r3, #23
 800fbae:	d009      	beq.n	800fbc4 <send+0x160>
 800fbb0:	7bfb      	ldrb	r3, [r7, #15]
 800fbb2:	2b1c      	cmp	r3, #28
 800fbb4:	d006      	beq.n	800fbc4 <send+0x160>
      {
         close(sn);
 800fbb6:	79fb      	ldrb	r3, [r7, #7]
 800fbb8:	4618      	mov	r0, r3
 800fbba:	f7ff fe8b 	bl	800f8d4 <close>
         return SOCKERR_SOCKSTATUS;
 800fbbe:	f06f 0306 	mvn.w	r3, #6
 800fbc2:	e040      	b.n	800fc46 <send+0x1e2>
      }
      if( (sock_io_mode & (1<<sn)) && (len > freesize) ) return SOCK_BUSY;
 800fbc4:	4b23      	ldr	r3, [pc, #140]	; (800fc54 <send+0x1f0>)
 800fbc6:	881b      	ldrh	r3, [r3, #0]
 800fbc8:	461a      	mov	r2, r3
 800fbca:	79fb      	ldrb	r3, [r7, #7]
 800fbcc:	fa42 f303 	asr.w	r3, r2, r3
 800fbd0:	f003 0301 	and.w	r3, r3, #1
 800fbd4:	2b00      	cmp	r3, #0
 800fbd6:	d005      	beq.n	800fbe4 <send+0x180>
 800fbd8:	88ba      	ldrh	r2, [r7, #4]
 800fbda:	89bb      	ldrh	r3, [r7, #12]
 800fbdc:	429a      	cmp	r2, r3
 800fbde:	d901      	bls.n	800fbe4 <send+0x180>
 800fbe0:	2300      	movs	r3, #0
 800fbe2:	e030      	b.n	800fc46 <send+0x1e2>
      if(len <= freesize) break;
 800fbe4:	88ba      	ldrh	r2, [r7, #4]
 800fbe6:	89bb      	ldrh	r3, [r7, #12]
 800fbe8:	429a      	cmp	r2, r3
 800fbea:	d900      	bls.n	800fbee <send+0x18a>
      freesize = getSn_TX_FSR(sn);
 800fbec:	e7cc      	b.n	800fb88 <send+0x124>
      if(len <= freesize) break;
 800fbee:	bf00      	nop
   }
   wiz_send_data(sn, buf, len);
 800fbf0:	88ba      	ldrh	r2, [r7, #4]
 800fbf2:	79fb      	ldrb	r3, [r7, #7]
 800fbf4:	6839      	ldr	r1, [r7, #0]
 800fbf6:	4618      	mov	r0, r3
 800fbf8:	f7ff fca2 	bl	800f540 <wiz_send_data>

   #if _WIZCHIP_ == 5300
      setSn_TX_WRSR(sn,len);
   #endif
   
   setSn_CR(sn,Sn_CR_SEND);
 800fbfc:	79fb      	ldrb	r3, [r7, #7]
 800fbfe:	009b      	lsls	r3, r3, #2
 800fc00:	3301      	adds	r3, #1
 800fc02:	00db      	lsls	r3, r3, #3
 800fc04:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800fc08:	2120      	movs	r1, #32
 800fc0a:	4618      	mov	r0, r3
 800fc0c:	f7ff faf4 	bl	800f1f8 <WIZCHIP_WRITE>
   /* wait to process the command... */
   while(getSn_CR(sn));
 800fc10:	bf00      	nop
 800fc12:	79fb      	ldrb	r3, [r7, #7]
 800fc14:	009b      	lsls	r3, r3, #2
 800fc16:	3301      	adds	r3, #1
 800fc18:	00db      	lsls	r3, r3, #3
 800fc1a:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800fc1e:	4618      	mov	r0, r3
 800fc20:	f7ff fa9e 	bl	800f160 <WIZCHIP_READ>
 800fc24:	4603      	mov	r3, r0
 800fc26:	2b00      	cmp	r3, #0
 800fc28:	d1f3      	bne.n	800fc12 <send+0x1ae>
   sock_is_sending |= (1 << sn);
 800fc2a:	79fb      	ldrb	r3, [r7, #7]
 800fc2c:	2201      	movs	r2, #1
 800fc2e:	fa02 f303 	lsl.w	r3, r2, r3
 800fc32:	b21a      	sxth	r2, r3
 800fc34:	4b06      	ldr	r3, [pc, #24]	; (800fc50 <send+0x1ec>)
 800fc36:	881b      	ldrh	r3, [r3, #0]
 800fc38:	b21b      	sxth	r3, r3
 800fc3a:	4313      	orrs	r3, r2
 800fc3c:	b21b      	sxth	r3, r3
 800fc3e:	b29a      	uxth	r2, r3
 800fc40:	4b03      	ldr	r3, [pc, #12]	; (800fc50 <send+0x1ec>)
 800fc42:	801a      	strh	r2, [r3, #0]
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
 800fc44:	88bb      	ldrh	r3, [r7, #4]
}
 800fc46:	4618      	mov	r0, r3
 800fc48:	3710      	adds	r7, #16
 800fc4a:	46bd      	mov	sp, r7
 800fc4c:	bd80      	pop	{r7, pc}
 800fc4e:	bf00      	nop
 800fc50:	20000512 	.word	0x20000512
 800fc54:	20000510 	.word	0x20000510

0800fc58 <recv>:


int32_t recv(uint8_t sn, uint8_t * buf, uint16_t len)
{
 800fc58:	b590      	push	{r4, r7, lr}
 800fc5a:	b085      	sub	sp, #20
 800fc5c:	af00      	add	r7, sp, #0
 800fc5e:	4603      	mov	r3, r0
 800fc60:	6039      	str	r1, [r7, #0]
 800fc62:	71fb      	strb	r3, [r7, #7]
 800fc64:	4613      	mov	r3, r2
 800fc66:	80bb      	strh	r3, [r7, #4]
   uint8_t  tmp = 0;
 800fc68:	2300      	movs	r3, #0
 800fc6a:	73fb      	strb	r3, [r7, #15]
   uint16_t recvsize = 0;
 800fc6c:	2300      	movs	r3, #0
 800fc6e:	81bb      	strh	r3, [r7, #12]
#if   _WIZCHIP_ == 5300
   uint8_t head[2];
   uint16_t mr;
#endif
//
   CHECK_SOCKNUM();
 800fc70:	79fb      	ldrb	r3, [r7, #7]
 800fc72:	2b08      	cmp	r3, #8
 800fc74:	d902      	bls.n	800fc7c <recv+0x24>
 800fc76:	f04f 33ff 	mov.w	r3, #4294967295
 800fc7a:	e09c      	b.n	800fdb6 <recv+0x15e>
   CHECK_SOCKMODE(Sn_MR_TCP);
 800fc7c:	79fb      	ldrb	r3, [r7, #7]
 800fc7e:	009b      	lsls	r3, r3, #2
 800fc80:	3301      	adds	r3, #1
 800fc82:	00db      	lsls	r3, r3, #3
 800fc84:	4618      	mov	r0, r3
 800fc86:	f7ff fa6b 	bl	800f160 <WIZCHIP_READ>
 800fc8a:	4603      	mov	r3, r0
 800fc8c:	f003 030f 	and.w	r3, r3, #15
 800fc90:	2b01      	cmp	r3, #1
 800fc92:	d002      	beq.n	800fc9a <recv+0x42>
 800fc94:	f06f 0304 	mvn.w	r3, #4
 800fc98:	e08d      	b.n	800fdb6 <recv+0x15e>
   CHECK_SOCKDATA();
 800fc9a:	88bb      	ldrh	r3, [r7, #4]
 800fc9c:	2b00      	cmp	r3, #0
 800fc9e:	d102      	bne.n	800fca6 <recv+0x4e>
 800fca0:	f06f 030d 	mvn.w	r3, #13
 800fca4:	e087      	b.n	800fdb6 <recv+0x15e>
   
   recvsize = getSn_RxMAX(sn);
 800fca6:	79fb      	ldrb	r3, [r7, #7]
 800fca8:	009b      	lsls	r3, r3, #2
 800fcaa:	3301      	adds	r3, #1
 800fcac:	00db      	lsls	r3, r3, #3
 800fcae:	f503 53f0 	add.w	r3, r3, #7680	; 0x1e00
 800fcb2:	4618      	mov	r0, r3
 800fcb4:	f7ff fa54 	bl	800f160 <WIZCHIP_READ>
 800fcb8:	4603      	mov	r3, r0
 800fcba:	b29b      	uxth	r3, r3
 800fcbc:	029b      	lsls	r3, r3, #10
 800fcbe:	81bb      	strh	r3, [r7, #12]
   if(recvsize < len) len = recvsize;
 800fcc0:	89ba      	ldrh	r2, [r7, #12]
 800fcc2:	88bb      	ldrh	r3, [r7, #4]
 800fcc4:	429a      	cmp	r2, r3
 800fcc6:	d201      	bcs.n	800fccc <recv+0x74>
 800fcc8:	89bb      	ldrh	r3, [r7, #12]
 800fcca:	80bb      	strh	r3, [r7, #4]
   {
#endif
//
      while(1)
      {
         recvsize = getSn_RX_RSR(sn);
 800fccc:	79fb      	ldrb	r3, [r7, #7]
 800fcce:	4618      	mov	r0, r3
 800fcd0:	f7ff fbeb 	bl	800f4aa <getSn_RX_RSR>
 800fcd4:	4603      	mov	r3, r0
 800fcd6:	81bb      	strh	r3, [r7, #12]
         tmp = getSn_SR(sn);
 800fcd8:	79fb      	ldrb	r3, [r7, #7]
 800fcda:	009b      	lsls	r3, r3, #2
 800fcdc:	3301      	adds	r3, #1
 800fcde:	00db      	lsls	r3, r3, #3
 800fce0:	f503 7340 	add.w	r3, r3, #768	; 0x300
 800fce4:	4618      	mov	r0, r3
 800fce6:	f7ff fa3b 	bl	800f160 <WIZCHIP_READ>
 800fcea:	4603      	mov	r3, r0
 800fcec:	73fb      	strb	r3, [r7, #15]
         if (tmp != SOCK_ESTABLISHED)
 800fcee:	7bfb      	ldrb	r3, [r7, #15]
 800fcf0:	2b17      	cmp	r3, #23
 800fcf2:	d026      	beq.n	800fd42 <recv+0xea>
         {
            if(tmp == SOCK_CLOSE_WAIT)
 800fcf4:	7bfb      	ldrb	r3, [r7, #15]
 800fcf6:	2b1c      	cmp	r3, #28
 800fcf8:	d11c      	bne.n	800fd34 <recv+0xdc>
            {
               if(recvsize != 0) break;
 800fcfa:	89bb      	ldrh	r3, [r7, #12]
 800fcfc:	2b00      	cmp	r3, #0
 800fcfe:	d133      	bne.n	800fd68 <recv+0x110>
               else if(getSn_TX_FSR(sn) == getSn_TxMAX(sn))
 800fd00:	79fb      	ldrb	r3, [r7, #7]
 800fd02:	4618      	mov	r0, r3
 800fd04:	f7ff fb86 	bl	800f414 <getSn_TX_FSR>
 800fd08:	4603      	mov	r3, r0
 800fd0a:	461c      	mov	r4, r3
 800fd0c:	79fb      	ldrb	r3, [r7, #7]
 800fd0e:	009b      	lsls	r3, r3, #2
 800fd10:	3301      	adds	r3, #1
 800fd12:	00db      	lsls	r3, r3, #3
 800fd14:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 800fd18:	4618      	mov	r0, r3
 800fd1a:	f7ff fa21 	bl	800f160 <WIZCHIP_READ>
 800fd1e:	4603      	mov	r3, r0
 800fd20:	029b      	lsls	r3, r3, #10
 800fd22:	429c      	cmp	r4, r3
 800fd24:	d10d      	bne.n	800fd42 <recv+0xea>
               {
                  close(sn);
 800fd26:	79fb      	ldrb	r3, [r7, #7]
 800fd28:	4618      	mov	r0, r3
 800fd2a:	f7ff fdd3 	bl	800f8d4 <close>
                  return SOCKERR_SOCKSTATUS;
 800fd2e:	f06f 0306 	mvn.w	r3, #6
 800fd32:	e040      	b.n	800fdb6 <recv+0x15e>
               }
            }
            else
            {
               close(sn);
 800fd34:	79fb      	ldrb	r3, [r7, #7]
 800fd36:	4618      	mov	r0, r3
 800fd38:	f7ff fdcc 	bl	800f8d4 <close>
               return SOCKERR_SOCKSTATUS;
 800fd3c:	f06f 0306 	mvn.w	r3, #6
 800fd40:	e039      	b.n	800fdb6 <recv+0x15e>
            }
         }
         if((sock_io_mode & (1<<sn)) && (recvsize == 0)) return SOCK_BUSY;
 800fd42:	4b1f      	ldr	r3, [pc, #124]	; (800fdc0 <recv+0x168>)
 800fd44:	881b      	ldrh	r3, [r3, #0]
 800fd46:	461a      	mov	r2, r3
 800fd48:	79fb      	ldrb	r3, [r7, #7]
 800fd4a:	fa42 f303 	asr.w	r3, r2, r3
 800fd4e:	f003 0301 	and.w	r3, r3, #1
 800fd52:	2b00      	cmp	r3, #0
 800fd54:	d004      	beq.n	800fd60 <recv+0x108>
 800fd56:	89bb      	ldrh	r3, [r7, #12]
 800fd58:	2b00      	cmp	r3, #0
 800fd5a:	d101      	bne.n	800fd60 <recv+0x108>
 800fd5c:	2300      	movs	r3, #0
 800fd5e:	e02a      	b.n	800fdb6 <recv+0x15e>
         if(recvsize != 0) break;
 800fd60:	89bb      	ldrh	r3, [r7, #12]
 800fd62:	2b00      	cmp	r3, #0
 800fd64:	d102      	bne.n	800fd6c <recv+0x114>
         recvsize = getSn_RX_RSR(sn);
 800fd66:	e7b1      	b.n	800fccc <recv+0x74>
               if(recvsize != 0) break;
 800fd68:	bf00      	nop
 800fd6a:	e000      	b.n	800fd6e <recv+0x116>
         if(recvsize != 0) break;
 800fd6c:	bf00      	nop
   }
   else sock_pack_info[sn] = PACK_COMPLETED;
   if(getSn_MR(sn) & Sn_MR_ALIGN) sock_remained_size[sn] = 0;
   //len = recvsize;
#else   
   if(recvsize < len) len = recvsize;   
 800fd6e:	89ba      	ldrh	r2, [r7, #12]
 800fd70:	88bb      	ldrh	r3, [r7, #4]
 800fd72:	429a      	cmp	r2, r3
 800fd74:	d201      	bcs.n	800fd7a <recv+0x122>
 800fd76:	89bb      	ldrh	r3, [r7, #12]
 800fd78:	80bb      	strh	r3, [r7, #4]
   wiz_recv_data(sn, buf, len);
 800fd7a:	88ba      	ldrh	r2, [r7, #4]
 800fd7c:	79fb      	ldrb	r3, [r7, #7]
 800fd7e:	6839      	ldr	r1, [r7, #0]
 800fd80:	4618      	mov	r0, r3
 800fd82:	f7ff fc39 	bl	800f5f8 <wiz_recv_data>
   setSn_CR(sn,Sn_CR_RECV);
 800fd86:	79fb      	ldrb	r3, [r7, #7]
 800fd88:	009b      	lsls	r3, r3, #2
 800fd8a:	3301      	adds	r3, #1
 800fd8c:	00db      	lsls	r3, r3, #3
 800fd8e:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800fd92:	2140      	movs	r1, #64	; 0x40
 800fd94:	4618      	mov	r0, r3
 800fd96:	f7ff fa2f 	bl	800f1f8 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 800fd9a:	bf00      	nop
 800fd9c:	79fb      	ldrb	r3, [r7, #7]
 800fd9e:	009b      	lsls	r3, r3, #2
 800fda0:	3301      	adds	r3, #1
 800fda2:	00db      	lsls	r3, r3, #3
 800fda4:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800fda8:	4618      	mov	r0, r3
 800fdaa:	f7ff f9d9 	bl	800f160 <WIZCHIP_READ>
 800fdae:	4603      	mov	r3, r0
 800fdb0:	2b00      	cmp	r3, #0
 800fdb2:	d1f3      	bne.n	800fd9c <recv+0x144>
#endif
     
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
 800fdb4:	88bb      	ldrh	r3, [r7, #4]
}
 800fdb6:	4618      	mov	r0, r3
 800fdb8:	3714      	adds	r7, #20
 800fdba:	46bd      	mov	sp, r7
 800fdbc:	bd90      	pop	{r4, r7, pc}
 800fdbe:	bf00      	nop
 800fdc0:	20000510 	.word	0x20000510

0800fdc4 <wizchip_cris_enter>:
 * @brief Default function to enable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_enter(void)           {};
void 	  wizchip_cris_enter(void)           {}
 800fdc4:	b480      	push	{r7}
 800fdc6:	af00      	add	r7, sp, #0
 800fdc8:	bf00      	nop
 800fdca:	46bd      	mov	sp, r7
 800fdcc:	bc80      	pop	{r7}
 800fdce:	4770      	bx	lr

0800fdd0 <wizchip_cris_exit>:
 * @brief Default function to disable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_exit(void)          {};
void 	  wizchip_cris_exit(void)          {}
 800fdd0:	b480      	push	{r7}
 800fdd2:	af00      	add	r7, sp, #0
 800fdd4:	bf00      	nop
 800fdd6:	46bd      	mov	sp, r7
 800fdd8:	bc80      	pop	{r7}
 800fdda:	4770      	bx	lr

0800fddc <wizchip_cs_select>:
 * @brief Default function to select chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_select(void)            {};
void 	wizchip_cs_select(void)            {}
 800fddc:	b480      	push	{r7}
 800fdde:	af00      	add	r7, sp, #0
 800fde0:	bf00      	nop
 800fde2:	46bd      	mov	sp, r7
 800fde4:	bc80      	pop	{r7}
 800fde6:	4770      	bx	lr

0800fde8 <wizchip_cs_deselect>:
 * @brief Default function to deselect chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_deselect(void)          {};
void 	wizchip_cs_deselect(void)          {}
 800fde8:	b480      	push	{r7}
 800fdea:	af00      	add	r7, sp, #0
 800fdec:	bf00      	nop
 800fdee:	46bd      	mov	sp, r7
 800fdf0:	bc80      	pop	{r7}
 800fdf2:	4770      	bx	lr

0800fdf4 <wizchip_bus_readdata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
 //M20150601 : Rename the function for integrating with W5300
//uint8_t wizchip_bus_readbyte(uint32_t AddrSel) { return * ((volatile uint8_t *)((ptrdiff_t) AddrSel)); }
iodata_t wizchip_bus_readdata(uint32_t AddrSel) { return * ((volatile iodata_t *)((ptrdiff_t) AddrSel)); }
 800fdf4:	b480      	push	{r7}
 800fdf6:	b083      	sub	sp, #12
 800fdf8:	af00      	add	r7, sp, #0
 800fdfa:	6078      	str	r0, [r7, #4]
 800fdfc:	687b      	ldr	r3, [r7, #4]
 800fdfe:	781b      	ldrb	r3, [r3, #0]
 800fe00:	b2db      	uxtb	r3, r3
 800fe02:	4618      	mov	r0, r3
 800fe04:	370c      	adds	r7, #12
 800fe06:	46bd      	mov	sp, r7
 800fe08:	bc80      	pop	{r7}
 800fe0a:	4770      	bx	lr

0800fe0c <wizchip_bus_writedata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//M20150601 : Rename the function for integrating with W5300
//void 	wizchip_bus_writebyte(uint32_t AddrSel, uint8_t wb)  { *((volatile uint8_t*)((ptrdiff_t)AddrSel)) = wb; }
void 	wizchip_bus_writedata(uint32_t AddrSel, iodata_t wb)  { *((volatile iodata_t*)((ptrdiff_t)AddrSel)) = wb; }
 800fe0c:	b480      	push	{r7}
 800fe0e:	b083      	sub	sp, #12
 800fe10:	af00      	add	r7, sp, #0
 800fe12:	6078      	str	r0, [r7, #4]
 800fe14:	460b      	mov	r3, r1
 800fe16:	70fb      	strb	r3, [r7, #3]
 800fe18:	687b      	ldr	r3, [r7, #4]
 800fe1a:	78fa      	ldrb	r2, [r7, #3]
 800fe1c:	701a      	strb	r2, [r3, #0]
 800fe1e:	bf00      	nop
 800fe20:	370c      	adds	r7, #12
 800fe22:	46bd      	mov	sp, r7
 800fe24:	bc80      	pop	{r7}
 800fe26:	4770      	bx	lr

0800fe28 <wizchip_spi_readbyte>:
 * @brief Default function to read in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//uint8_t wizchip_spi_readbyte(void)        {return 0;};
uint8_t wizchip_spi_readbyte(void)        {return 0;}
 800fe28:	b480      	push	{r7}
 800fe2a:	af00      	add	r7, sp, #0
 800fe2c:	2300      	movs	r3, #0
 800fe2e:	4618      	mov	r0, r3
 800fe30:	46bd      	mov	sp, r7
 800fe32:	bc80      	pop	{r7}
 800fe34:	4770      	bx	lr

0800fe36 <wizchip_spi_writebyte>:
 * @brief Default function to write in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_writebyte(uint8_t wb) {};
void 	wizchip_spi_writebyte(uint8_t wb) {}
 800fe36:	b480      	push	{r7}
 800fe38:	b083      	sub	sp, #12
 800fe3a:	af00      	add	r7, sp, #0
 800fe3c:	4603      	mov	r3, r0
 800fe3e:	71fb      	strb	r3, [r7, #7]
 800fe40:	bf00      	nop
 800fe42:	370c      	adds	r7, #12
 800fe44:	46bd      	mov	sp, r7
 800fe46:	bc80      	pop	{r7}
 800fe48:	4770      	bx	lr
	...

0800fe4c <reg_wizchip_cs_cbfunc>:
      WIZCHIP.CRIS._exit  = cris_ex;
   }
}

void reg_wizchip_cs_cbfunc(void(*cs_sel)(void), void(*cs_desel)(void))
{
 800fe4c:	b480      	push	{r7}
 800fe4e:	b083      	sub	sp, #12
 800fe50:	af00      	add	r7, sp, #0
 800fe52:	6078      	str	r0, [r7, #4]
 800fe54:	6039      	str	r1, [r7, #0]
   if(!cs_sel || !cs_desel)
 800fe56:	687b      	ldr	r3, [r7, #4]
 800fe58:	2b00      	cmp	r3, #0
 800fe5a:	d002      	beq.n	800fe62 <reg_wizchip_cs_cbfunc+0x16>
 800fe5c:	683b      	ldr	r3, [r7, #0]
 800fe5e:	2b00      	cmp	r3, #0
 800fe60:	d106      	bne.n	800fe70 <reg_wizchip_cs_cbfunc+0x24>
   {
      WIZCHIP.CS._select   = wizchip_cs_select;
 800fe62:	4b09      	ldr	r3, [pc, #36]	; (800fe88 <reg_wizchip_cs_cbfunc+0x3c>)
 800fe64:	4a09      	ldr	r2, [pc, #36]	; (800fe8c <reg_wizchip_cs_cbfunc+0x40>)
 800fe66:	611a      	str	r2, [r3, #16]
      WIZCHIP.CS._deselect = wizchip_cs_deselect;
 800fe68:	4b07      	ldr	r3, [pc, #28]	; (800fe88 <reg_wizchip_cs_cbfunc+0x3c>)
 800fe6a:	4a09      	ldr	r2, [pc, #36]	; (800fe90 <reg_wizchip_cs_cbfunc+0x44>)
 800fe6c:	615a      	str	r2, [r3, #20]
 800fe6e:	e005      	b.n	800fe7c <reg_wizchip_cs_cbfunc+0x30>
   }
   else
   {
      WIZCHIP.CS._select   = cs_sel;
 800fe70:	4a05      	ldr	r2, [pc, #20]	; (800fe88 <reg_wizchip_cs_cbfunc+0x3c>)
 800fe72:	687b      	ldr	r3, [r7, #4]
 800fe74:	6113      	str	r3, [r2, #16]
      WIZCHIP.CS._deselect = cs_desel;
 800fe76:	4a04      	ldr	r2, [pc, #16]	; (800fe88 <reg_wizchip_cs_cbfunc+0x3c>)
 800fe78:	683b      	ldr	r3, [r7, #0]
 800fe7a:	6153      	str	r3, [r2, #20]
   }
}
 800fe7c:	bf00      	nop
 800fe7e:	370c      	adds	r7, #12
 800fe80:	46bd      	mov	sp, r7
 800fe82:	bc80      	pop	{r7}
 800fe84:	4770      	bx	lr
 800fe86:	bf00      	nop
 800fe88:	20000028 	.word	0x20000028
 800fe8c:	0800fddd 	.word	0x0800fddd
 800fe90:	0800fde9 	.word	0x0800fde9

0800fe94 <reg_wizchip_spi_cbfunc>:
      WIZCHIP.IF.BUS._write_data  = bus_wb;
   }
}

void reg_wizchip_spi_cbfunc(uint8_t (*spi_rb)(void), void (*spi_wb)(uint8_t wb))
{
 800fe94:	b480      	push	{r7}
 800fe96:	b083      	sub	sp, #12
 800fe98:	af00      	add	r7, sp, #0
 800fe9a:	6078      	str	r0, [r7, #4]
 800fe9c:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 800fe9e:	bf00      	nop
 800fea0:	4b0e      	ldr	r3, [pc, #56]	; (800fedc <reg_wizchip_spi_cbfunc+0x48>)
 800fea2:	881b      	ldrh	r3, [r3, #0]
 800fea4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800fea8:	2b00      	cmp	r3, #0
 800feaa:	d0f9      	beq.n	800fea0 <reg_wizchip_spi_cbfunc+0xc>
   
   if(!spi_rb || !spi_wb)
 800feac:	687b      	ldr	r3, [r7, #4]
 800feae:	2b00      	cmp	r3, #0
 800feb0:	d002      	beq.n	800feb8 <reg_wizchip_spi_cbfunc+0x24>
 800feb2:	683b      	ldr	r3, [r7, #0]
 800feb4:	2b00      	cmp	r3, #0
 800feb6:	d106      	bne.n	800fec6 <reg_wizchip_spi_cbfunc+0x32>
   {
      WIZCHIP.IF.SPI._read_byte   = wizchip_spi_readbyte;
 800feb8:	4b08      	ldr	r3, [pc, #32]	; (800fedc <reg_wizchip_spi_cbfunc+0x48>)
 800feba:	4a09      	ldr	r2, [pc, #36]	; (800fee0 <reg_wizchip_spi_cbfunc+0x4c>)
 800febc:	619a      	str	r2, [r3, #24]
      WIZCHIP.IF.SPI._write_byte  = wizchip_spi_writebyte;
 800febe:	4b07      	ldr	r3, [pc, #28]	; (800fedc <reg_wizchip_spi_cbfunc+0x48>)
 800fec0:	4a08      	ldr	r2, [pc, #32]	; (800fee4 <reg_wizchip_spi_cbfunc+0x50>)
 800fec2:	61da      	str	r2, [r3, #28]
 800fec4:	e005      	b.n	800fed2 <reg_wizchip_spi_cbfunc+0x3e>
   }
   else
   {
      WIZCHIP.IF.SPI._read_byte   = spi_rb;
 800fec6:	4a05      	ldr	r2, [pc, #20]	; (800fedc <reg_wizchip_spi_cbfunc+0x48>)
 800fec8:	687b      	ldr	r3, [r7, #4]
 800feca:	6193      	str	r3, [r2, #24]
      WIZCHIP.IF.SPI._write_byte  = spi_wb;
 800fecc:	4a03      	ldr	r2, [pc, #12]	; (800fedc <reg_wizchip_spi_cbfunc+0x48>)
 800fece:	683b      	ldr	r3, [r7, #0]
 800fed0:	61d3      	str	r3, [r2, #28]
   }
}
 800fed2:	bf00      	nop
 800fed4:	370c      	adds	r7, #12
 800fed6:	46bd      	mov	sp, r7
 800fed8:	bc80      	pop	{r7}
 800feda:	4770      	bx	lr
 800fedc:	20000028 	.word	0x20000028
 800fee0:	0800fe29 	.word	0x0800fe29
 800fee4:	0800fe37 	.word	0x0800fe37

0800fee8 <wizchip_sw_reset>:
   }
   return 0;
}

void wizchip_sw_reset(void)
{
 800fee8:	b580      	push	{r7, lr}
 800feea:	b086      	sub	sp, #24
 800feec:	af00      	add	r7, sp, #0
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   uint16_t mr = (uint16_t)getMR();
   setMR(mr | MR_IND);
#endif
//
   getSHAR(mac);
 800feee:	1d3b      	adds	r3, r7, #4
 800fef0:	2206      	movs	r2, #6
 800fef2:	4619      	mov	r1, r3
 800fef4:	f44f 6010 	mov.w	r0, #2304	; 0x900
 800fef8:	f7ff f9cc 	bl	800f294 <WIZCHIP_READ_BUF>
   getGAR(gw);  getSUBR(sn);  getSIPR(sip);
 800fefc:	f107 0314 	add.w	r3, r7, #20
 800ff00:	2204      	movs	r2, #4
 800ff02:	4619      	mov	r1, r3
 800ff04:	f44f 7080 	mov.w	r0, #256	; 0x100
 800ff08:	f7ff f9c4 	bl	800f294 <WIZCHIP_READ_BUF>
 800ff0c:	f107 0310 	add.w	r3, r7, #16
 800ff10:	2204      	movs	r2, #4
 800ff12:	4619      	mov	r1, r3
 800ff14:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 800ff18:	f7ff f9bc 	bl	800f294 <WIZCHIP_READ_BUF>
 800ff1c:	f107 030c 	add.w	r3, r7, #12
 800ff20:	2204      	movs	r2, #4
 800ff22:	4619      	mov	r1, r3
 800ff24:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 800ff28:	f7ff f9b4 	bl	800f294 <WIZCHIP_READ_BUF>
   setMR(MR_RST);
 800ff2c:	2180      	movs	r1, #128	; 0x80
 800ff2e:	2000      	movs	r0, #0
 800ff30:	f7ff f962 	bl	800f1f8 <WIZCHIP_WRITE>
   getMR(); // for delay
 800ff34:	2000      	movs	r0, #0
 800ff36:	f7ff f913 	bl	800f160 <WIZCHIP_READ>
//A2015051 : For indirect bus mode 
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   setMR(mr | MR_IND);
#endif
//
   setSHAR(mac);
 800ff3a:	1d3b      	adds	r3, r7, #4
 800ff3c:	2206      	movs	r2, #6
 800ff3e:	4619      	mov	r1, r3
 800ff40:	f44f 6010 	mov.w	r0, #2304	; 0x900
 800ff44:	f7ff fa06 	bl	800f354 <WIZCHIP_WRITE_BUF>
   setGAR(gw);
 800ff48:	f107 0314 	add.w	r3, r7, #20
 800ff4c:	2204      	movs	r2, #4
 800ff4e:	4619      	mov	r1, r3
 800ff50:	f44f 7080 	mov.w	r0, #256	; 0x100
 800ff54:	f7ff f9fe 	bl	800f354 <WIZCHIP_WRITE_BUF>
   setSUBR(sn);
 800ff58:	f107 0310 	add.w	r3, r7, #16
 800ff5c:	2204      	movs	r2, #4
 800ff5e:	4619      	mov	r1, r3
 800ff60:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 800ff64:	f7ff f9f6 	bl	800f354 <WIZCHIP_WRITE_BUF>
   setSIPR(sip);
 800ff68:	f107 030c 	add.w	r3, r7, #12
 800ff6c:	2204      	movs	r2, #4
 800ff6e:	4619      	mov	r1, r3
 800ff70:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 800ff74:	f7ff f9ee 	bl	800f354 <WIZCHIP_WRITE_BUF>
}
 800ff78:	bf00      	nop
 800ff7a:	3718      	adds	r7, #24
 800ff7c:	46bd      	mov	sp, r7
 800ff7e:	bd80      	pop	{r7, pc}

0800ff80 <wizchip_init>:

int8_t wizchip_init(uint8_t* txsize, uint8_t* rxsize)
{
 800ff80:	b580      	push	{r7, lr}
 800ff82:	b084      	sub	sp, #16
 800ff84:	af00      	add	r7, sp, #0
 800ff86:	6078      	str	r0, [r7, #4]
 800ff88:	6039      	str	r1, [r7, #0]
   int8_t i;
   int8_t tmp = 0;
 800ff8a:	2300      	movs	r3, #0
 800ff8c:	73bb      	strb	r3, [r7, #14]
   wizchip_sw_reset();
 800ff8e:	f7ff ffab 	bl	800fee8 <wizchip_sw_reset>
   if(txsize)
 800ff92:	687b      	ldr	r3, [r7, #4]
 800ff94:	2b00      	cmp	r3, #0
 800ff96:	d03b      	beq.n	8010010 <wizchip_init+0x90>
   {
      tmp = 0;
 800ff98:	2300      	movs	r3, #0
 800ff9a:	73bb      	strb	r3, [r7, #14]
         tmp += txsize[i];
         if(tmp > 128) return -1;
      }
      if(tmp % 8) return -1;
   #else      
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800ff9c:	2300      	movs	r3, #0
 800ff9e:	73fb      	strb	r3, [r7, #15]
 800ffa0:	e015      	b.n	800ffce <wizchip_init+0x4e>
      {
         tmp += txsize[i];
 800ffa2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ffa6:	687a      	ldr	r2, [r7, #4]
 800ffa8:	4413      	add	r3, r2
 800ffaa:	781a      	ldrb	r2, [r3, #0]
 800ffac:	7bbb      	ldrb	r3, [r7, #14]
 800ffae:	4413      	add	r3, r2
 800ffb0:	b2db      	uxtb	r3, r3
 800ffb2:	73bb      	strb	r3, [r7, #14]
         if(tmp > 16) return -1;
 800ffb4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ffb8:	2b10      	cmp	r3, #16
 800ffba:	dd02      	ble.n	800ffc2 <wizchip_init+0x42>
 800ffbc:	f04f 33ff 	mov.w	r3, #4294967295
 800ffc0:	e066      	b.n	8010090 <wizchip_init+0x110>
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800ffc2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ffc6:	b2db      	uxtb	r3, r3
 800ffc8:	3301      	adds	r3, #1
 800ffca:	b2db      	uxtb	r3, r3
 800ffcc:	73fb      	strb	r3, [r7, #15]
 800ffce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ffd2:	2b07      	cmp	r3, #7
 800ffd4:	dde5      	ble.n	800ffa2 <wizchip_init+0x22>
      }
   #endif
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800ffd6:	2300      	movs	r3, #0
 800ffd8:	73fb      	strb	r3, [r7, #15]
 800ffda:	e015      	b.n	8010008 <wizchip_init+0x88>
         setSn_TXBUF_SIZE(i, txsize[i]);
 800ffdc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ffe0:	009b      	lsls	r3, r3, #2
 800ffe2:	3301      	adds	r3, #1
 800ffe4:	00db      	lsls	r3, r3, #3
 800ffe6:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 800ffea:	4618      	mov	r0, r3
 800ffec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fff0:	687a      	ldr	r2, [r7, #4]
 800fff2:	4413      	add	r3, r2
 800fff4:	781b      	ldrb	r3, [r3, #0]
 800fff6:	4619      	mov	r1, r3
 800fff8:	f7ff f8fe 	bl	800f1f8 <WIZCHIP_WRITE>
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800fffc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010000:	b2db      	uxtb	r3, r3
 8010002:	3301      	adds	r3, #1
 8010004:	b2db      	uxtb	r3, r3
 8010006:	73fb      	strb	r3, [r7, #15]
 8010008:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801000c:	2b07      	cmp	r3, #7
 801000e:	dde5      	ble.n	800ffdc <wizchip_init+0x5c>
   }
   if(rxsize)
 8010010:	683b      	ldr	r3, [r7, #0]
 8010012:	2b00      	cmp	r3, #0
 8010014:	d03b      	beq.n	801008e <wizchip_init+0x10e>
   {
      tmp = 0;
 8010016:	2300      	movs	r3, #0
 8010018:	73bb      	strb	r3, [r7, #14]
         tmp += rxsize[i];
         if(tmp > 128) return -1;
      }
      if(tmp % 8) return -1;
   #else         
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 801001a:	2300      	movs	r3, #0
 801001c:	73fb      	strb	r3, [r7, #15]
 801001e:	e015      	b.n	801004c <wizchip_init+0xcc>
      {
         tmp += rxsize[i];
 8010020:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010024:	683a      	ldr	r2, [r7, #0]
 8010026:	4413      	add	r3, r2
 8010028:	781a      	ldrb	r2, [r3, #0]
 801002a:	7bbb      	ldrb	r3, [r7, #14]
 801002c:	4413      	add	r3, r2
 801002e:	b2db      	uxtb	r3, r3
 8010030:	73bb      	strb	r3, [r7, #14]
         if(tmp > 16) return -1;
 8010032:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010036:	2b10      	cmp	r3, #16
 8010038:	dd02      	ble.n	8010040 <wizchip_init+0xc0>
 801003a:	f04f 33ff 	mov.w	r3, #4294967295
 801003e:	e027      	b.n	8010090 <wizchip_init+0x110>
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8010040:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010044:	b2db      	uxtb	r3, r3
 8010046:	3301      	adds	r3, #1
 8010048:	b2db      	uxtb	r3, r3
 801004a:	73fb      	strb	r3, [r7, #15]
 801004c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010050:	2b07      	cmp	r3, #7
 8010052:	dde5      	ble.n	8010020 <wizchip_init+0xa0>
      }
   #endif

      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8010054:	2300      	movs	r3, #0
 8010056:	73fb      	strb	r3, [r7, #15]
 8010058:	e015      	b.n	8010086 <wizchip_init+0x106>
         setSn_RXBUF_SIZE(i, rxsize[i]);
 801005a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801005e:	009b      	lsls	r3, r3, #2
 8010060:	3301      	adds	r3, #1
 8010062:	00db      	lsls	r3, r3, #3
 8010064:	f503 53f0 	add.w	r3, r3, #7680	; 0x1e00
 8010068:	4618      	mov	r0, r3
 801006a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801006e:	683a      	ldr	r2, [r7, #0]
 8010070:	4413      	add	r3, r2
 8010072:	781b      	ldrb	r3, [r3, #0]
 8010074:	4619      	mov	r1, r3
 8010076:	f7ff f8bf 	bl	800f1f8 <WIZCHIP_WRITE>
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 801007a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801007e:	b2db      	uxtb	r3, r3
 8010080:	3301      	adds	r3, #1
 8010082:	b2db      	uxtb	r3, r3
 8010084:	73fb      	strb	r3, [r7, #15]
 8010086:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801008a:	2b07      	cmp	r3, #7
 801008c:	dde5      	ble.n	801005a <wizchip_init+0xda>
   }
   return 0;
 801008e:	2300      	movs	r3, #0
}
 8010090:	4618      	mov	r0, r3
 8010092:	3710      	adds	r7, #16
 8010094:	46bd      	mov	sp, r7
 8010096:	bd80      	pop	{r7, pc}

08010098 <wizchip_setnetinfo>:
}
#endif


void wizchip_setnetinfo(wiz_NetInfo* pnetinfo)
{
 8010098:	b580      	push	{r7, lr}
 801009a:	b082      	sub	sp, #8
 801009c:	af00      	add	r7, sp, #0
 801009e:	6078      	str	r0, [r7, #4]
   setSHAR(pnetinfo->mac);
 80100a0:	687b      	ldr	r3, [r7, #4]
 80100a2:	2206      	movs	r2, #6
 80100a4:	4619      	mov	r1, r3
 80100a6:	f44f 6010 	mov.w	r0, #2304	; 0x900
 80100aa:	f7ff f953 	bl	800f354 <WIZCHIP_WRITE_BUF>
   setGAR(pnetinfo->gw);
 80100ae:	687b      	ldr	r3, [r7, #4]
 80100b0:	330e      	adds	r3, #14
 80100b2:	2204      	movs	r2, #4
 80100b4:	4619      	mov	r1, r3
 80100b6:	f44f 7080 	mov.w	r0, #256	; 0x100
 80100ba:	f7ff f94b 	bl	800f354 <WIZCHIP_WRITE_BUF>
   setSUBR(pnetinfo->sn);
 80100be:	687b      	ldr	r3, [r7, #4]
 80100c0:	330a      	adds	r3, #10
 80100c2:	2204      	movs	r2, #4
 80100c4:	4619      	mov	r1, r3
 80100c6:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 80100ca:	f7ff f943 	bl	800f354 <WIZCHIP_WRITE_BUF>
   setSIPR(pnetinfo->ip);
 80100ce:	687b      	ldr	r3, [r7, #4]
 80100d0:	3306      	adds	r3, #6
 80100d2:	2204      	movs	r2, #4
 80100d4:	4619      	mov	r1, r3
 80100d6:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 80100da:	f7ff f93b 	bl	800f354 <WIZCHIP_WRITE_BUF>
   _DNS_[0] = pnetinfo->dns[0];
 80100de:	687b      	ldr	r3, [r7, #4]
 80100e0:	7c9a      	ldrb	r2, [r3, #18]
 80100e2:	4b0b      	ldr	r3, [pc, #44]	; (8010110 <wizchip_setnetinfo+0x78>)
 80100e4:	701a      	strb	r2, [r3, #0]
   _DNS_[1] = pnetinfo->dns[1];
 80100e6:	687b      	ldr	r3, [r7, #4]
 80100e8:	7cda      	ldrb	r2, [r3, #19]
 80100ea:	4b09      	ldr	r3, [pc, #36]	; (8010110 <wizchip_setnetinfo+0x78>)
 80100ec:	705a      	strb	r2, [r3, #1]
   _DNS_[2] = pnetinfo->dns[2];
 80100ee:	687b      	ldr	r3, [r7, #4]
 80100f0:	7d1a      	ldrb	r2, [r3, #20]
 80100f2:	4b07      	ldr	r3, [pc, #28]	; (8010110 <wizchip_setnetinfo+0x78>)
 80100f4:	709a      	strb	r2, [r3, #2]
   _DNS_[3] = pnetinfo->dns[3];
 80100f6:	687b      	ldr	r3, [r7, #4]
 80100f8:	7d5a      	ldrb	r2, [r3, #21]
 80100fa:	4b05      	ldr	r3, [pc, #20]	; (8010110 <wizchip_setnetinfo+0x78>)
 80100fc:	70da      	strb	r2, [r3, #3]
   _DHCP_   = pnetinfo->dhcp;
 80100fe:	687b      	ldr	r3, [r7, #4]
 8010100:	7d9a      	ldrb	r2, [r3, #22]
 8010102:	4b04      	ldr	r3, [pc, #16]	; (8010114 <wizchip_setnetinfo+0x7c>)
 8010104:	701a      	strb	r2, [r3, #0]
}
 8010106:	bf00      	nop
 8010108:	3708      	adds	r7, #8
 801010a:	46bd      	mov	sp, r7
 801010c:	bd80      	pop	{r7, pc}
 801010e:	bf00      	nop
 8010110:	2000052c 	.word	0x2000052c
 8010114:	20000530 	.word	0x20000530

08010118 <wizchip_getnetinfo>:

void wizchip_getnetinfo(wiz_NetInfo* pnetinfo)
{
 8010118:	b580      	push	{r7, lr}
 801011a:	b082      	sub	sp, #8
 801011c:	af00      	add	r7, sp, #0
 801011e:	6078      	str	r0, [r7, #4]
   getSHAR(pnetinfo->mac);
 8010120:	687b      	ldr	r3, [r7, #4]
 8010122:	2206      	movs	r2, #6
 8010124:	4619      	mov	r1, r3
 8010126:	f44f 6010 	mov.w	r0, #2304	; 0x900
 801012a:	f7ff f8b3 	bl	800f294 <WIZCHIP_READ_BUF>
   getGAR(pnetinfo->gw);
 801012e:	687b      	ldr	r3, [r7, #4]
 8010130:	330e      	adds	r3, #14
 8010132:	2204      	movs	r2, #4
 8010134:	4619      	mov	r1, r3
 8010136:	f44f 7080 	mov.w	r0, #256	; 0x100
 801013a:	f7ff f8ab 	bl	800f294 <WIZCHIP_READ_BUF>
   getSUBR(pnetinfo->sn);
 801013e:	687b      	ldr	r3, [r7, #4]
 8010140:	330a      	adds	r3, #10
 8010142:	2204      	movs	r2, #4
 8010144:	4619      	mov	r1, r3
 8010146:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 801014a:	f7ff f8a3 	bl	800f294 <WIZCHIP_READ_BUF>
   getSIPR(pnetinfo->ip);
 801014e:	687b      	ldr	r3, [r7, #4]
 8010150:	3306      	adds	r3, #6
 8010152:	2204      	movs	r2, #4
 8010154:	4619      	mov	r1, r3
 8010156:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 801015a:	f7ff f89b 	bl	800f294 <WIZCHIP_READ_BUF>
   pnetinfo->dns[0]= _DNS_[0];
 801015e:	4b0c      	ldr	r3, [pc, #48]	; (8010190 <wizchip_getnetinfo+0x78>)
 8010160:	781a      	ldrb	r2, [r3, #0]
 8010162:	687b      	ldr	r3, [r7, #4]
 8010164:	749a      	strb	r2, [r3, #18]
   pnetinfo->dns[1]= _DNS_[1];
 8010166:	4b0a      	ldr	r3, [pc, #40]	; (8010190 <wizchip_getnetinfo+0x78>)
 8010168:	785a      	ldrb	r2, [r3, #1]
 801016a:	687b      	ldr	r3, [r7, #4]
 801016c:	74da      	strb	r2, [r3, #19]
   pnetinfo->dns[2]= _DNS_[2];
 801016e:	4b08      	ldr	r3, [pc, #32]	; (8010190 <wizchip_getnetinfo+0x78>)
 8010170:	789a      	ldrb	r2, [r3, #2]
 8010172:	687b      	ldr	r3, [r7, #4]
 8010174:	751a      	strb	r2, [r3, #20]
   pnetinfo->dns[3]= _DNS_[3];
 8010176:	4b06      	ldr	r3, [pc, #24]	; (8010190 <wizchip_getnetinfo+0x78>)
 8010178:	78da      	ldrb	r2, [r3, #3]
 801017a:	687b      	ldr	r3, [r7, #4]
 801017c:	755a      	strb	r2, [r3, #21]
   pnetinfo->dhcp  = _DHCP_;
 801017e:	4b05      	ldr	r3, [pc, #20]	; (8010194 <wizchip_getnetinfo+0x7c>)
 8010180:	781a      	ldrb	r2, [r3, #0]
 8010182:	687b      	ldr	r3, [r7, #4]
 8010184:	759a      	strb	r2, [r3, #22]
}
 8010186:	bf00      	nop
 8010188:	3708      	adds	r7, #8
 801018a:	46bd      	mov	sp, r7
 801018c:	bd80      	pop	{r7, pc}
 801018e:	bf00      	nop
 8010190:	2000052c 	.word	0x2000052c
 8010194:	20000530 	.word	0x20000530

08010198 <s_read_hr>:
	WRITE_MCOILS = 15,
	WRITE_MREGS = 16
};

mb_error_code s_read_hr(ModbusRegPool * reg, uint16_t address, uint16_t reg_no, char * output_buffer)
{
 8010198:	b480      	push	{r7}
 801019a:	b087      	sub	sp, #28
 801019c:	af00      	add	r7, sp, #0
 801019e:	60f8      	str	r0, [r7, #12]
 80101a0:	607b      	str	r3, [r7, #4]
 80101a2:	460b      	mov	r3, r1
 80101a4:	817b      	strh	r3, [r7, #10]
 80101a6:	4613      	mov	r3, r2
 80101a8:	813b      	strh	r3, [r7, #8]
	mb_error_code retval = MB_ENOERR;
 80101aa:	2300      	movs	r3, #0
 80101ac:	757b      	strb	r3, [r7, #21]
	uint16_t reg_index =  address - reg->addr;
 80101ae:	68fb      	ldr	r3, [r7, #12]
 80101b0:	881b      	ldrh	r3, [r3, #0]
 80101b2:	897a      	ldrh	r2, [r7, #10]
 80101b4:	1ad3      	subs	r3, r2, r3
 80101b6:	82fb      	strh	r3, [r7, #22]
	if( ( address >= reg->addr ) && ( address + reg_no <= reg->addr + reg->pool_size) )
 80101b8:	68fb      	ldr	r3, [r7, #12]
 80101ba:	881b      	ldrh	r3, [r3, #0]
 80101bc:	897a      	ldrh	r2, [r7, #10]
 80101be:	429a      	cmp	r2, r3
 80101c0:	d332      	bcc.n	8010228 <s_read_hr+0x90>
 80101c2:	897a      	ldrh	r2, [r7, #10]
 80101c4:	893b      	ldrh	r3, [r7, #8]
 80101c6:	441a      	add	r2, r3
 80101c8:	68fb      	ldr	r3, [r7, #12]
 80101ca:	881b      	ldrh	r3, [r3, #0]
 80101cc:	4619      	mov	r1, r3
 80101ce:	68fb      	ldr	r3, [r7, #12]
 80101d0:	891b      	ldrh	r3, [r3, #8]
 80101d2:	440b      	add	r3, r1
 80101d4:	429a      	cmp	r2, r3
 80101d6:	dc27      	bgt.n	8010228 <s_read_hr+0x90>
	{
		while (reg_no > 0)
 80101d8:	e021      	b.n	801021e <s_read_hr+0x86>
		{
			*output_buffer = ( unsigned char )( **(reg->pool + reg_index) >> 8 );
 80101da:	68fb      	ldr	r3, [r7, #12]
 80101dc:	685a      	ldr	r2, [r3, #4]
 80101de:	8afb      	ldrh	r3, [r7, #22]
 80101e0:	009b      	lsls	r3, r3, #2
 80101e2:	4413      	add	r3, r2
 80101e4:	681b      	ldr	r3, [r3, #0]
 80101e6:	881b      	ldrh	r3, [r3, #0]
 80101e8:	0a1b      	lsrs	r3, r3, #8
 80101ea:	b29b      	uxth	r3, r3
 80101ec:	b2da      	uxtb	r2, r3
 80101ee:	687b      	ldr	r3, [r7, #4]
 80101f0:	701a      	strb	r2, [r3, #0]
			output_buffer++;
 80101f2:	687b      	ldr	r3, [r7, #4]
 80101f4:	3301      	adds	r3, #1
 80101f6:	607b      	str	r3, [r7, #4]
			*output_buffer = ( unsigned char )( **(reg->pool + reg_index) & 0xFF );
 80101f8:	68fb      	ldr	r3, [r7, #12]
 80101fa:	685a      	ldr	r2, [r3, #4]
 80101fc:	8afb      	ldrh	r3, [r7, #22]
 80101fe:	009b      	lsls	r3, r3, #2
 8010200:	4413      	add	r3, r2
 8010202:	681b      	ldr	r3, [r3, #0]
 8010204:	881b      	ldrh	r3, [r3, #0]
 8010206:	b2da      	uxtb	r2, r3
 8010208:	687b      	ldr	r3, [r7, #4]
 801020a:	701a      	strb	r2, [r3, #0]
			output_buffer++;
 801020c:	687b      	ldr	r3, [r7, #4]
 801020e:	3301      	adds	r3, #1
 8010210:	607b      	str	r3, [r7, #4]

			reg_index++;
 8010212:	8afb      	ldrh	r3, [r7, #22]
 8010214:	3301      	adds	r3, #1
 8010216:	82fb      	strh	r3, [r7, #22]
			reg_no--;
 8010218:	893b      	ldrh	r3, [r7, #8]
 801021a:	3b01      	subs	r3, #1
 801021c:	813b      	strh	r3, [r7, #8]
		while (reg_no > 0)
 801021e:	893b      	ldrh	r3, [r7, #8]
 8010220:	2b00      	cmp	r3, #0
 8010222:	d1da      	bne.n	80101da <s_read_hr+0x42>
		}
		return retval;
 8010224:	7d7b      	ldrb	r3, [r7, #21]
 8010226:	e002      	b.n	801022e <s_read_hr+0x96>
	}
	else
	{
		retval = MB_ENOREG;
 8010228:	2301      	movs	r3, #1
 801022a:	757b      	strb	r3, [r7, #21]
		return retval;
 801022c:	7d7b      	ldrb	r3, [r7, #21]
	}
}
 801022e:	4618      	mov	r0, r3
 8010230:	371c      	adds	r7, #28
 8010232:	46bd      	mov	sp, r7
 8010234:	bc80      	pop	{r7}
 8010236:	4770      	bx	lr

08010238 <s_write_hr>:

mb_error_code s_write_hr(ModbusRegPool * reg, uint16_t address, uint16_t reg_no, char * input_buffer)
{
 8010238:	b480      	push	{r7}
 801023a:	b087      	sub	sp, #28
 801023c:	af00      	add	r7, sp, #0
 801023e:	60f8      	str	r0, [r7, #12]
 8010240:	607b      	str	r3, [r7, #4]
 8010242:	460b      	mov	r3, r1
 8010244:	817b      	strh	r3, [r7, #10]
 8010246:	4613      	mov	r3, r2
 8010248:	813b      	strh	r3, [r7, #8]
	mb_error_code retval = MB_ENOERR;
 801024a:	2300      	movs	r3, #0
 801024c:	757b      	strb	r3, [r7, #21]
	uint16_t reg_index = address - reg->addr;
 801024e:	68fb      	ldr	r3, [r7, #12]
 8010250:	881b      	ldrh	r3, [r3, #0]
 8010252:	897a      	ldrh	r2, [r7, #10]
 8010254:	1ad3      	subs	r3, r2, r3
 8010256:	82fb      	strh	r3, [r7, #22]

	reg_index = address - reg->addr;
 8010258:	68fb      	ldr	r3, [r7, #12]
 801025a:	881b      	ldrh	r3, [r3, #0]
 801025c:	897a      	ldrh	r2, [r7, #10]
 801025e:	1ad3      	subs	r3, r2, r3
 8010260:	82fb      	strh	r3, [r7, #22]
	//we dont need no write at all
	if (1 == reg->readonly)
 8010262:	68fb      	ldr	r3, [r7, #12]
 8010264:	7a9b      	ldrb	r3, [r3, #10]
 8010266:	2b01      	cmp	r3, #1
 8010268:	d101      	bne.n	801026e <s_write_hr+0x36>
		return MB_ENOREG;
 801026a:	2301      	movs	r3, #1
 801026c:	e043      	b.n	80102f6 <s_write_hr+0xbe>
	if( ( address >= reg->addr ) && ( address + reg_no <= reg->addr + reg->pool_size) )
 801026e:	68fb      	ldr	r3, [r7, #12]
 8010270:	881b      	ldrh	r3, [r3, #0]
 8010272:	897a      	ldrh	r2, [r7, #10]
 8010274:	429a      	cmp	r2, r3
 8010276:	d33b      	bcc.n	80102f0 <s_write_hr+0xb8>
 8010278:	897a      	ldrh	r2, [r7, #10]
 801027a:	893b      	ldrh	r3, [r7, #8]
 801027c:	441a      	add	r2, r3
 801027e:	68fb      	ldr	r3, [r7, #12]
 8010280:	881b      	ldrh	r3, [r3, #0]
 8010282:	4619      	mov	r1, r3
 8010284:	68fb      	ldr	r3, [r7, #12]
 8010286:	891b      	ldrh	r3, [r3, #8]
 8010288:	440b      	add	r3, r1
 801028a:	429a      	cmp	r2, r3
 801028c:	dc30      	bgt.n	80102f0 <s_write_hr+0xb8>
	{
		while( reg_no > 0 )
 801028e:	e02a      	b.n	80102e6 <s_write_hr+0xae>
		{
			**(reg->pool+reg_index) = *input_buffer << 8;
 8010290:	68fb      	ldr	r3, [r7, #12]
 8010292:	685a      	ldr	r2, [r3, #4]
 8010294:	8afb      	ldrh	r3, [r7, #22]
 8010296:	009b      	lsls	r3, r3, #2
 8010298:	4413      	add	r3, r2
 801029a:	681b      	ldr	r3, [r3, #0]
 801029c:	687a      	ldr	r2, [r7, #4]
 801029e:	7812      	ldrb	r2, [r2, #0]
 80102a0:	b292      	uxth	r2, r2
 80102a2:	0212      	lsls	r2, r2, #8
 80102a4:	b292      	uxth	r2, r2
 80102a6:	801a      	strh	r2, [r3, #0]
			input_buffer++;
 80102a8:	687b      	ldr	r3, [r7, #4]
 80102aa:	3301      	adds	r3, #1
 80102ac:	607b      	str	r3, [r7, #4]
			**(reg->pool+reg_index) |= *input_buffer;
 80102ae:	68fb      	ldr	r3, [r7, #12]
 80102b0:	685a      	ldr	r2, [r3, #4]
 80102b2:	8afb      	ldrh	r3, [r7, #22]
 80102b4:	009b      	lsls	r3, r3, #2
 80102b6:	4413      	add	r3, r2
 80102b8:	681b      	ldr	r3, [r3, #0]
 80102ba:	68fa      	ldr	r2, [r7, #12]
 80102bc:	6851      	ldr	r1, [r2, #4]
 80102be:	8afa      	ldrh	r2, [r7, #22]
 80102c0:	0092      	lsls	r2, r2, #2
 80102c2:	440a      	add	r2, r1
 80102c4:	6812      	ldr	r2, [r2, #0]
 80102c6:	8811      	ldrh	r1, [r2, #0]
 80102c8:	687a      	ldr	r2, [r7, #4]
 80102ca:	7812      	ldrb	r2, [r2, #0]
 80102cc:	b292      	uxth	r2, r2
 80102ce:	430a      	orrs	r2, r1
 80102d0:	b292      	uxth	r2, r2
 80102d2:	801a      	strh	r2, [r3, #0]
			input_buffer++;
 80102d4:	687b      	ldr	r3, [r7, #4]
 80102d6:	3301      	adds	r3, #1
 80102d8:	607b      	str	r3, [r7, #4]
			reg_index++;
 80102da:	8afb      	ldrh	r3, [r7, #22]
 80102dc:	3301      	adds	r3, #1
 80102de:	82fb      	strh	r3, [r7, #22]
			reg_no--;
 80102e0:	893b      	ldrh	r3, [r7, #8]
 80102e2:	3b01      	subs	r3, #1
 80102e4:	813b      	strh	r3, [r7, #8]
		while( reg_no > 0 )
 80102e6:	893b      	ldrh	r3, [r7, #8]
 80102e8:	2b00      	cmp	r3, #0
 80102ea:	d1d1      	bne.n	8010290 <s_write_hr+0x58>
		}
		return MB_ENOERR;
 80102ec:	2300      	movs	r3, #0
 80102ee:	e002      	b.n	80102f6 <s_write_hr+0xbe>
	}
	else
	{
		retval = MB_ENOREG;
 80102f0:	2301      	movs	r3, #1
 80102f2:	757b      	strb	r3, [r7, #21]
		return retval;
 80102f4:	7d7b      	ldrb	r3, [r7, #21]
	}
}
 80102f6:	4618      	mov	r0, r3
 80102f8:	371c      	adds	r7, #28
 80102fa:	46bd      	mov	sp, r7
 80102fc:	bc80      	pop	{r7}
 80102fe:	4770      	bx	lr

08010300 <s_exception_handler>:

void s_exception_handler(mb_error_code exception, char * output_buffer)
{
 8010300:	b480      	push	{r7}
 8010302:	b083      	sub	sp, #12
 8010304:	af00      	add	r7, sp, #0
 8010306:	4603      	mov	r3, r0
 8010308:	6039      	str	r1, [r7, #0]
 801030a:	71fb      	strb	r3, [r7, #7]
	output_buffer[1] |= 0x80;
 801030c:	683b      	ldr	r3, [r7, #0]
 801030e:	3301      	adds	r3, #1
 8010310:	683a      	ldr	r2, [r7, #0]
 8010312:	3201      	adds	r2, #1
 8010314:	7812      	ldrb	r2, [r2, #0]
 8010316:	f062 027f 	orn	r2, r2, #127	; 0x7f
 801031a:	b2d2      	uxtb	r2, r2
 801031c:	701a      	strb	r2, [r3, #0]

	switch (exception){
 801031e:	79fb      	ldrb	r3, [r7, #7]
 8010320:	2b01      	cmp	r3, #1
 8010322:	d007      	beq.n	8010334 <s_exception_handler+0x34>
 8010324:	2b04      	cmp	r3, #4
 8010326:	d000      	beq.n	801032a <s_exception_handler+0x2a>
		output_buffer[2] = 0x02;
		break;
	}


}
 8010328:	e009      	b.n	801033e <s_exception_handler+0x3e>
		output_buffer[2] = 0x07;
 801032a:	683b      	ldr	r3, [r7, #0]
 801032c:	3302      	adds	r3, #2
 801032e:	2207      	movs	r2, #7
 8010330:	701a      	strb	r2, [r3, #0]
		break;
 8010332:	e004      	b.n	801033e <s_exception_handler+0x3e>
		output_buffer[2] = 0x02;
 8010334:	683b      	ldr	r3, [r7, #0]
 8010336:	3302      	adds	r3, #2
 8010338:	2202      	movs	r2, #2
 801033a:	701a      	strb	r2, [r3, #0]
		break;
 801033c:	bf00      	nop
}
 801033e:	bf00      	nop
 8010340:	370c      	adds	r7, #12
 8010342:	46bd      	mov	sp, r7
 8010344:	bc80      	pop	{r7}
 8010346:	4770      	bx	lr

08010348 <s_check_crc16>:
static uint16_t s_check_crc16(char * buffer, uint16_t len)
{
 8010348:	b480      	push	{r7}
 801034a:	b085      	sub	sp, #20
 801034c:	af00      	add	r7, sp, #0
 801034e:	6078      	str	r0, [r7, #4]
 8010350:	460b      	mov	r3, r1
 8010352:	807b      	strh	r3, [r7, #2]
	unsigned char crchi = 0xFF;
 8010354:	23ff      	movs	r3, #255	; 0xff
 8010356:	73fb      	strb	r3, [r7, #15]
	unsigned char crclo = 0xFF;
 8010358:	23ff      	movs	r3, #255	; 0xff
 801035a:	73bb      	strb	r3, [r7, #14]
	uint16_t index;

	while(len--)
 801035c:	e011      	b.n	8010382 <s_check_crc16+0x3a>
	{
		index = crclo ^ *(buffer++);
 801035e:	687b      	ldr	r3, [r7, #4]
 8010360:	1c5a      	adds	r2, r3, #1
 8010362:	607a      	str	r2, [r7, #4]
 8010364:	781a      	ldrb	r2, [r3, #0]
 8010366:	7bbb      	ldrb	r3, [r7, #14]
 8010368:	4053      	eors	r3, r2
 801036a:	b2db      	uxtb	r3, r3
 801036c:	81bb      	strh	r3, [r7, #12]
		crclo = ( unsigned char )( crchi ^ table_crc_hi[index] );
 801036e:	89bb      	ldrh	r3, [r7, #12]
 8010370:	4a0d      	ldr	r2, [pc, #52]	; (80103a8 <s_check_crc16+0x60>)
 8010372:	5cd2      	ldrb	r2, [r2, r3]
 8010374:	7bfb      	ldrb	r3, [r7, #15]
 8010376:	4053      	eors	r3, r2
 8010378:	73bb      	strb	r3, [r7, #14]
		crchi = table_crc_lo[index];
 801037a:	89bb      	ldrh	r3, [r7, #12]
 801037c:	4a0b      	ldr	r2, [pc, #44]	; (80103ac <s_check_crc16+0x64>)
 801037e:	5cd3      	ldrb	r3, [r2, r3]
 8010380:	73fb      	strb	r3, [r7, #15]
	while(len--)
 8010382:	887b      	ldrh	r3, [r7, #2]
 8010384:	1e5a      	subs	r2, r3, #1
 8010386:	807a      	strh	r2, [r7, #2]
 8010388:	2b00      	cmp	r3, #0
 801038a:	d1e8      	bne.n	801035e <s_check_crc16+0x16>
	}
	return ( uint16_t )( crchi << 8 | crclo );
 801038c:	7bfb      	ldrb	r3, [r7, #15]
 801038e:	021b      	lsls	r3, r3, #8
 8010390:	b21a      	sxth	r2, r3
 8010392:	7bbb      	ldrb	r3, [r7, #14]
 8010394:	b21b      	sxth	r3, r3
 8010396:	4313      	orrs	r3, r2
 8010398:	b21b      	sxth	r3, r3
 801039a:	b29b      	uxth	r3, r3


}
 801039c:	4618      	mov	r0, r3
 801039e:	3714      	adds	r7, #20
 80103a0:	46bd      	mov	sp, r7
 80103a2:	bc80      	pop	{r7}
 80103a4:	4770      	bx	lr
 80103a6:	bf00      	nop
 80103a8:	08017320 	.word	0x08017320
 80103ac:	08017420 	.word	0x08017420

080103b0 <s_modbus_rt_func_03_read_hr>:

static mb_error_code s_modbus_rt_func_03_read_hr(char * input_buffer, char ** output_buffer, uint16_t * len)
{
 80103b0:	b580      	push	{r7, lr}
 80103b2:	b086      	sub	sp, #24
 80103b4:	af00      	add	r7, sp, #0
 80103b6:	60f8      	str	r0, [r7, #12]
 80103b8:	60b9      	str	r1, [r7, #8]
 80103ba:	607a      	str	r2, [r7, #4]
	mb_error_code retval= MB_ENOREG;
 80103bc:	2301      	movs	r3, #1
 80103be:	75fb      	strb	r3, [r7, #23]
		uint16_t reg_no;
		uint16_t address;

		address = input_buffer[2] << 8 | input_buffer[3];
 80103c0:	68fb      	ldr	r3, [r7, #12]
 80103c2:	3302      	adds	r3, #2
 80103c4:	781b      	ldrb	r3, [r3, #0]
 80103c6:	021b      	lsls	r3, r3, #8
 80103c8:	b21a      	sxth	r2, r3
 80103ca:	68fb      	ldr	r3, [r7, #12]
 80103cc:	3303      	adds	r3, #3
 80103ce:	781b      	ldrb	r3, [r3, #0]
 80103d0:	b21b      	sxth	r3, r3
 80103d2:	4313      	orrs	r3, r2
 80103d4:	b21b      	sxth	r3, r3
 80103d6:	82bb      	strh	r3, [r7, #20]
				reg_no =  input_buffer[4] << 8 | input_buffer[5];
 80103d8:	68fb      	ldr	r3, [r7, #12]
 80103da:	3304      	adds	r3, #4
 80103dc:	781b      	ldrb	r3, [r3, #0]
 80103de:	021b      	lsls	r3, r3, #8
 80103e0:	b21a      	sxth	r2, r3
 80103e2:	68fb      	ldr	r3, [r7, #12]
 80103e4:	3305      	adds	r3, #5
 80103e6:	781b      	ldrb	r3, [r3, #0]
 80103e8:	b21b      	sxth	r3, r3
 80103ea:	4313      	orrs	r3, r2
 80103ec:	b21b      	sxth	r3, r3
 80103ee:	827b      	strh	r3, [r7, #18]
				*len = 5 + reg_no * 2;
 80103f0:	8a7b      	ldrh	r3, [r7, #18]
 80103f2:	005b      	lsls	r3, r3, #1
 80103f4:	b29b      	uxth	r3, r3
 80103f6:	3305      	adds	r3, #5
 80103f8:	b29a      	uxth	r2, r3
 80103fa:	687b      	ldr	r3, [r7, #4]
 80103fc:	801a      	strh	r2, [r3, #0]
				*output_buffer = malloc (*len);
 80103fe:	687b      	ldr	r3, [r7, #4]
 8010400:	881b      	ldrh	r3, [r3, #0]
 8010402:	4618      	mov	r0, r3
 8010404:	f004 f91c 	bl	8014640 <malloc>
 8010408:	4603      	mov	r3, r0
 801040a:	461a      	mov	r2, r3
 801040c:	68bb      	ldr	r3, [r7, #8]
 801040e:	601a      	str	r2, [r3, #0]

				if (*output_buffer == 0)
 8010410:	68bb      	ldr	r3, [r7, #8]
 8010412:	681b      	ldr	r3, [r3, #0]
 8010414:	2b00      	cmp	r3, #0
 8010416:	d113      	bne.n	8010440 <s_modbus_rt_func_03_read_hr+0x90>
				{
					retval = MB_ENORES;
 8010418:	2304      	movs	r3, #4
 801041a:	75fb      	strb	r3, [r7, #23]
					*len = 8;
 801041c:	687b      	ldr	r3, [r7, #4]
 801041e:	2208      	movs	r2, #8
 8010420:	801a      	strh	r2, [r3, #0]
					*output_buffer = malloc (*len);
 8010422:	687b      	ldr	r3, [r7, #4]
 8010424:	881b      	ldrh	r3, [r3, #0]
 8010426:	4618      	mov	r0, r3
 8010428:	f004 f90a 	bl	8014640 <malloc>
 801042c:	4603      	mov	r3, r0
 801042e:	461a      	mov	r2, r3
 8010430:	68bb      	ldr	r3, [r7, #8]
 8010432:	601a      	str	r2, [r3, #0]
					if (*output_buffer == 0)
 8010434:	68bb      	ldr	r3, [r7, #8]
 8010436:	681b      	ldr	r3, [r3, #0]
 8010438:	2b00      	cmp	r3, #0
 801043a:	d101      	bne.n	8010440 <s_modbus_rt_func_03_read_hr+0x90>
						return MB_EPORTERR;
 801043c:	2303      	movs	r3, #3
 801043e:	e05e      	b.n	80104fe <s_modbus_rt_func_03_read_hr+0x14e>
				}
				(*output_buffer)[0] = input_buffer[0];
 8010440:	68bb      	ldr	r3, [r7, #8]
 8010442:	681b      	ldr	r3, [r3, #0]
 8010444:	68fa      	ldr	r2, [r7, #12]
 8010446:	7812      	ldrb	r2, [r2, #0]
 8010448:	701a      	strb	r2, [r3, #0]
				(*output_buffer)[1] = input_buffer[1];
 801044a:	68bb      	ldr	r3, [r7, #8]
 801044c:	681b      	ldr	r3, [r3, #0]
 801044e:	3301      	adds	r3, #1
 8010450:	68fa      	ldr	r2, [r7, #12]
 8010452:	7852      	ldrb	r2, [r2, #1]
 8010454:	701a      	strb	r2, [r3, #0]
				(*output_buffer)[2] = reg_no * 2;
 8010456:	68bb      	ldr	r3, [r7, #8]
 8010458:	681b      	ldr	r3, [r3, #0]
 801045a:	3302      	adds	r3, #2
 801045c:	8a7a      	ldrh	r2, [r7, #18]
 801045e:	b2d2      	uxtb	r2, r2
 8010460:	0052      	lsls	r2, r2, #1
 8010462:	b2d2      	uxtb	r2, r2
 8010464:	701a      	strb	r2, [r3, #0]

				if (retval != MB_ENORES)
 8010466:	7dfb      	ldrb	r3, [r7, #23]
 8010468:	2b04      	cmp	r3, #4
 801046a:	d01a      	beq.n	80104a2 <s_modbus_rt_func_03_read_hr+0xf2>
				{
					for (uint8_t i = 0; i < POOL_CNT; i++)
 801046c:	2300      	movs	r3, #0
 801046e:	75bb      	strb	r3, [r7, #22]
 8010470:	e012      	b.n	8010498 <s_modbus_rt_func_03_read_hr+0xe8>
					{
						retval = s_read_hr(pool_of_pools[i], address, reg_no, (*output_buffer + 3));
 8010472:	7dbb      	ldrb	r3, [r7, #22]
 8010474:	4a24      	ldr	r2, [pc, #144]	; (8010508 <s_modbus_rt_func_03_read_hr+0x158>)
 8010476:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 801047a:	68bb      	ldr	r3, [r7, #8]
 801047c:	681b      	ldr	r3, [r3, #0]
 801047e:	3303      	adds	r3, #3
 8010480:	8a7a      	ldrh	r2, [r7, #18]
 8010482:	8ab9      	ldrh	r1, [r7, #20]
 8010484:	f7ff fe88 	bl	8010198 <s_read_hr>
 8010488:	4603      	mov	r3, r0
 801048a:	75fb      	strb	r3, [r7, #23]
						if (MB_ENOERR == retval)
 801048c:	7dfb      	ldrb	r3, [r7, #23]
 801048e:	2b00      	cmp	r3, #0
 8010490:	d006      	beq.n	80104a0 <s_modbus_rt_func_03_read_hr+0xf0>
					for (uint8_t i = 0; i < POOL_CNT; i++)
 8010492:	7dbb      	ldrb	r3, [r7, #22]
 8010494:	3301      	adds	r3, #1
 8010496:	75bb      	strb	r3, [r7, #22]
 8010498:	7dbb      	ldrb	r3, [r7, #22]
 801049a:	2b06      	cmp	r3, #6
 801049c:	d9e9      	bls.n	8010472 <s_modbus_rt_func_03_read_hr+0xc2>
 801049e:	e000      	b.n	80104a2 <s_modbus_rt_func_03_read_hr+0xf2>
							break;
 80104a0:	bf00      	nop
					}
				}

				if (retval != MB_ENOERR)
 80104a2:	7dfb      	ldrb	r3, [r7, #23]
 80104a4:	2b00      	cmp	r3, #0
 80104a6:	d009      	beq.n	80104bc <s_modbus_rt_func_03_read_hr+0x10c>
				{
					s_exception_handler(retval, (*output_buffer));
 80104a8:	68bb      	ldr	r3, [r7, #8]
 80104aa:	681a      	ldr	r2, [r3, #0]
 80104ac:	7dfb      	ldrb	r3, [r7, #23]
 80104ae:	4611      	mov	r1, r2
 80104b0:	4618      	mov	r0, r3
 80104b2:	f7ff ff25 	bl	8010300 <s_exception_handler>
					*len = 5;
 80104b6:	687b      	ldr	r3, [r7, #4]
 80104b8:	2205      	movs	r2, #5
 80104ba:	801a      	strh	r2, [r3, #0]
				}

				uint16_t crc = s_check_crc16(*output_buffer, *len - 2);
 80104bc:	68bb      	ldr	r3, [r7, #8]
 80104be:	681a      	ldr	r2, [r3, #0]
 80104c0:	687b      	ldr	r3, [r7, #4]
 80104c2:	881b      	ldrh	r3, [r3, #0]
 80104c4:	3b02      	subs	r3, #2
 80104c6:	b29b      	uxth	r3, r3
 80104c8:	4619      	mov	r1, r3
 80104ca:	4610      	mov	r0, r2
 80104cc:	f7ff ff3c 	bl	8010348 <s_check_crc16>
 80104d0:	4603      	mov	r3, r0
 80104d2:	823b      	strh	r3, [r7, #16]
				(*output_buffer)[*len - 2] = (char) (crc & 0xFF);
 80104d4:	68bb      	ldr	r3, [r7, #8]
 80104d6:	681a      	ldr	r2, [r3, #0]
 80104d8:	687b      	ldr	r3, [r7, #4]
 80104da:	881b      	ldrh	r3, [r3, #0]
 80104dc:	3b02      	subs	r3, #2
 80104de:	4413      	add	r3, r2
 80104e0:	8a3a      	ldrh	r2, [r7, #16]
 80104e2:	b2d2      	uxtb	r2, r2
 80104e4:	701a      	strb	r2, [r3, #0]
				(*output_buffer)[*len - 1] = (char) (crc >> 8);
 80104e6:	68bb      	ldr	r3, [r7, #8]
 80104e8:	681a      	ldr	r2, [r3, #0]
 80104ea:	687b      	ldr	r3, [r7, #4]
 80104ec:	881b      	ldrh	r3, [r3, #0]
 80104ee:	3b01      	subs	r3, #1
 80104f0:	4413      	add	r3, r2
 80104f2:	8a3a      	ldrh	r2, [r7, #16]
 80104f4:	0a12      	lsrs	r2, r2, #8
 80104f6:	b292      	uxth	r2, r2
 80104f8:	b2d2      	uxtb	r2, r2
 80104fa:	701a      	strb	r2, [r3, #0]

				return retval;
 80104fc:	7dfb      	ldrb	r3, [r7, #23]

}
 80104fe:	4618      	mov	r0, r3
 8010500:	3718      	adds	r7, #24
 8010502:	46bd      	mov	sp, r7
 8010504:	bd80      	pop	{r7, pc}
 8010506:	bf00      	nop
 8010508:	20000960 	.word	0x20000960

0801050c <s_modbus_rt_func_06_write_sreg>:
static mb_error_code s_modbus_rt_func_06_write_sreg(char * input_buffer, char ** output_buffer, uint16_t * len)
{
 801050c:	b580      	push	{r7, lr}
 801050e:	b088      	sub	sp, #32
 8010510:	af00      	add	r7, sp, #0
 8010512:	60f8      	str	r0, [r7, #12]
 8010514:	60b9      	str	r1, [r7, #8]
 8010516:	607a      	str	r2, [r7, #4]
	mb_error_code retval= MB_ENOREG;
 8010518:	2301      	movs	r3, #1
 801051a:	77fb      	strb	r3, [r7, #31]
		uint16_t reg_no;
		uint16_t address;
		uint8_t offset;
			address = input_buffer[2] << 8 | input_buffer[3];
 801051c:	68fb      	ldr	r3, [r7, #12]
 801051e:	3302      	adds	r3, #2
 8010520:	781b      	ldrb	r3, [r3, #0]
 8010522:	021b      	lsls	r3, r3, #8
 8010524:	b21a      	sxth	r2, r3
 8010526:	68fb      	ldr	r3, [r7, #12]
 8010528:	3303      	adds	r3, #3
 801052a:	781b      	ldrb	r3, [r3, #0]
 801052c:	b21b      	sxth	r3, r3
 801052e:	4313      	orrs	r3, r2
 8010530:	b21b      	sxth	r3, r3
 8010532:	83bb      	strh	r3, [r7, #28]
				reg_no = 1;
 8010534:	2301      	movs	r3, #1
 8010536:	837b      	strh	r3, [r7, #26]
				offset = 4;
 8010538:	2304      	movs	r3, #4
 801053a:	767b      	strb	r3, [r7, #25]


			*len = 8;
 801053c:	687b      	ldr	r3, [r7, #4]
 801053e:	2208      	movs	r2, #8
 8010540:	801a      	strh	r2, [r3, #0]

			(*output_buffer) = malloc(*len);
 8010542:	687b      	ldr	r3, [r7, #4]
 8010544:	881b      	ldrh	r3, [r3, #0]
 8010546:	4618      	mov	r0, r3
 8010548:	f004 f87a 	bl	8014640 <malloc>
 801054c:	4603      	mov	r3, r0
 801054e:	461a      	mov	r2, r3
 8010550:	68bb      	ldr	r3, [r7, #8]
 8010552:	601a      	str	r2, [r3, #0]
			if ((*output_buffer) == 0)
 8010554:	68bb      	ldr	r3, [r7, #8]
 8010556:	681b      	ldr	r3, [r3, #0]
 8010558:	2b00      	cmp	r3, #0
 801055a:	d113      	bne.n	8010584 <s_modbus_rt_func_06_write_sreg+0x78>
			{
				retval = MB_ENORES;
 801055c:	2304      	movs	r3, #4
 801055e:	77fb      	strb	r3, [r7, #31]
				*len = 5;
 8010560:	687b      	ldr	r3, [r7, #4]
 8010562:	2205      	movs	r2, #5
 8010564:	801a      	strh	r2, [r3, #0]
				(*output_buffer) = malloc (*len);
 8010566:	687b      	ldr	r3, [r7, #4]
 8010568:	881b      	ldrh	r3, [r3, #0]
 801056a:	4618      	mov	r0, r3
 801056c:	f004 f868 	bl	8014640 <malloc>
 8010570:	4603      	mov	r3, r0
 8010572:	461a      	mov	r2, r3
 8010574:	68bb      	ldr	r3, [r7, #8]
 8010576:	601a      	str	r2, [r3, #0]
				if ((*output_buffer) == 0)
 8010578:	68bb      	ldr	r3, [r7, #8]
 801057a:	681b      	ldr	r3, [r3, #0]
 801057c:	2b00      	cmp	r3, #0
 801057e:	d101      	bne.n	8010584 <s_modbus_rt_func_06_write_sreg+0x78>
					return MB_EPORTERR;
 8010580:	2303      	movs	r3, #3
 8010582:	e056      	b.n	8010632 <s_modbus_rt_func_06_write_sreg+0x126>
			}

			(*output_buffer)[0] = input_buffer[0];
 8010584:	68bb      	ldr	r3, [r7, #8]
 8010586:	681b      	ldr	r3, [r3, #0]
 8010588:	68fa      	ldr	r2, [r7, #12]
 801058a:	7812      	ldrb	r2, [r2, #0]
 801058c:	701a      	strb	r2, [r3, #0]
			(*output_buffer)[1] = input_buffer[1];
 801058e:	68bb      	ldr	r3, [r7, #8]
 8010590:	681b      	ldr	r3, [r3, #0]
 8010592:	3301      	adds	r3, #1
 8010594:	68fa      	ldr	r2, [r7, #12]
 8010596:	7852      	ldrb	r2, [r2, #1]
 8010598:	701a      	strb	r2, [r3, #0]

			if (retval != MB_ENORES)
 801059a:	7ffb      	ldrb	r3, [r7, #31]
 801059c:	2b04      	cmp	r3, #4
 801059e:	d01a      	beq.n	80105d6 <s_modbus_rt_func_06_write_sreg+0xca>
			{
				for (uint8_t i = 0; i < POOL_CNT; i++)
 80105a0:	2300      	movs	r3, #0
 80105a2:	77bb      	strb	r3, [r7, #30]
 80105a4:	e012      	b.n	80105cc <s_modbus_rt_func_06_write_sreg+0xc0>
				{
					retval = s_write_hr(pool_of_pools[i], address, reg_no, input_buffer + offset);
 80105a6:	7fbb      	ldrb	r3, [r7, #30]
 80105a8:	4a24      	ldr	r2, [pc, #144]	; (801063c <s_modbus_rt_func_06_write_sreg+0x130>)
 80105aa:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80105ae:	7e7b      	ldrb	r3, [r7, #25]
 80105b0:	68fa      	ldr	r2, [r7, #12]
 80105b2:	4413      	add	r3, r2
 80105b4:	8b7a      	ldrh	r2, [r7, #26]
 80105b6:	8bb9      	ldrh	r1, [r7, #28]
 80105b8:	f7ff fe3e 	bl	8010238 <s_write_hr>
 80105bc:	4603      	mov	r3, r0
 80105be:	77fb      	strb	r3, [r7, #31]
					if (MB_ENOERR == retval)
 80105c0:	7ffb      	ldrb	r3, [r7, #31]
 80105c2:	2b00      	cmp	r3, #0
 80105c4:	d006      	beq.n	80105d4 <s_modbus_rt_func_06_write_sreg+0xc8>
				for (uint8_t i = 0; i < POOL_CNT; i++)
 80105c6:	7fbb      	ldrb	r3, [r7, #30]
 80105c8:	3301      	adds	r3, #1
 80105ca:	77bb      	strb	r3, [r7, #30]
 80105cc:	7fbb      	ldrb	r3, [r7, #30]
 80105ce:	2b06      	cmp	r3, #6
 80105d0:	d9e9      	bls.n	80105a6 <s_modbus_rt_func_06_write_sreg+0x9a>
 80105d2:	e000      	b.n	80105d6 <s_modbus_rt_func_06_write_sreg+0xca>
						break;
 80105d4:	bf00      	nop
				}
			}

			if (retval != MB_ENOERR)
 80105d6:	7ffb      	ldrb	r3, [r7, #31]
 80105d8:	2b00      	cmp	r3, #0
 80105da:	d009      	beq.n	80105f0 <s_modbus_rt_func_06_write_sreg+0xe4>
			{
				s_exception_handler(retval, (*output_buffer));
 80105dc:	68bb      	ldr	r3, [r7, #8]
 80105de:	681a      	ldr	r2, [r3, #0]
 80105e0:	7ffb      	ldrb	r3, [r7, #31]
 80105e2:	4611      	mov	r1, r2
 80105e4:	4618      	mov	r0, r3
 80105e6:	f7ff fe8b 	bl	8010300 <s_exception_handler>
				*len = 5;
 80105ea:	687b      	ldr	r3, [r7, #4]
 80105ec:	2205      	movs	r2, #5
 80105ee:	801a      	strh	r2, [r3, #0]
			}

			uint16_t crc = s_check_crc16((*output_buffer), *len - 2);
 80105f0:	68bb      	ldr	r3, [r7, #8]
 80105f2:	681a      	ldr	r2, [r3, #0]
 80105f4:	687b      	ldr	r3, [r7, #4]
 80105f6:	881b      	ldrh	r3, [r3, #0]
 80105f8:	3b02      	subs	r3, #2
 80105fa:	b29b      	uxth	r3, r3
 80105fc:	4619      	mov	r1, r3
 80105fe:	4610      	mov	r0, r2
 8010600:	f7ff fea2 	bl	8010348 <s_check_crc16>
 8010604:	4603      	mov	r3, r0
 8010606:	82fb      	strh	r3, [r7, #22]
			(*output_buffer)[*len - 2] = (char) (crc & 0xFF);
 8010608:	68bb      	ldr	r3, [r7, #8]
 801060a:	681a      	ldr	r2, [r3, #0]
 801060c:	687b      	ldr	r3, [r7, #4]
 801060e:	881b      	ldrh	r3, [r3, #0]
 8010610:	3b02      	subs	r3, #2
 8010612:	4413      	add	r3, r2
 8010614:	8afa      	ldrh	r2, [r7, #22]
 8010616:	b2d2      	uxtb	r2, r2
 8010618:	701a      	strb	r2, [r3, #0]
			(*output_buffer)[*len - 1] = (char) (crc >> 8);
 801061a:	68bb      	ldr	r3, [r7, #8]
 801061c:	681a      	ldr	r2, [r3, #0]
 801061e:	687b      	ldr	r3, [r7, #4]
 8010620:	881b      	ldrh	r3, [r3, #0]
 8010622:	3b01      	subs	r3, #1
 8010624:	4413      	add	r3, r2
 8010626:	8afa      	ldrh	r2, [r7, #22]
 8010628:	0a12      	lsrs	r2, r2, #8
 801062a:	b292      	uxth	r2, r2
 801062c:	b2d2      	uxtb	r2, r2
 801062e:	701a      	strb	r2, [r3, #0]

			return retval;
 8010630:	7ffb      	ldrb	r3, [r7, #31]

}
 8010632:	4618      	mov	r0, r3
 8010634:	3720      	adds	r7, #32
 8010636:	46bd      	mov	sp, r7
 8010638:	bd80      	pop	{r7, pc}
 801063a:	bf00      	nop
 801063c:	20000960 	.word	0x20000960

08010640 <s_modbus_rt_func_16_write_mregs>:

static mb_error_code s_modbus_rt_func_16_write_mregs(char * input_buffer, char ** output_buffer, uint16_t * len)
{
 8010640:	b580      	push	{r7, lr}
 8010642:	b088      	sub	sp, #32
 8010644:	af00      	add	r7, sp, #0
 8010646:	60f8      	str	r0, [r7, #12]
 8010648:	60b9      	str	r1, [r7, #8]
 801064a:	607a      	str	r2, [r7, #4]
	mb_error_code retval= MB_ENOREG;
 801064c:	2301      	movs	r3, #1
 801064e:	77fb      	strb	r3, [r7, #31]
		uint16_t reg_no;
		uint16_t address;
		uint8_t offset = 7; //offset for data in single reg or multi reg
 8010650:	2307      	movs	r3, #7
 8010652:	777b      	strb	r3, [r7, #29]
			address = input_buffer[2] << 8 | input_buffer[3];
 8010654:	68fb      	ldr	r3, [r7, #12]
 8010656:	3302      	adds	r3, #2
 8010658:	781b      	ldrb	r3, [r3, #0]
 801065a:	021b      	lsls	r3, r3, #8
 801065c:	b21a      	sxth	r2, r3
 801065e:	68fb      	ldr	r3, [r7, #12]
 8010660:	3303      	adds	r3, #3
 8010662:	781b      	ldrb	r3, [r3, #0]
 8010664:	b21b      	sxth	r3, r3
 8010666:	4313      	orrs	r3, r2
 8010668:	b21b      	sxth	r3, r3
 801066a:	837b      	strh	r3, [r7, #26]
			reg_no =  input_buffer[4] << 8 | input_buffer[5];
 801066c:	68fb      	ldr	r3, [r7, #12]
 801066e:	3304      	adds	r3, #4
 8010670:	781b      	ldrb	r3, [r3, #0]
 8010672:	021b      	lsls	r3, r3, #8
 8010674:	b21a      	sxth	r2, r3
 8010676:	68fb      	ldr	r3, [r7, #12]
 8010678:	3305      	adds	r3, #5
 801067a:	781b      	ldrb	r3, [r3, #0]
 801067c:	b21b      	sxth	r3, r3
 801067e:	4313      	orrs	r3, r2
 8010680:	b21b      	sxth	r3, r3
 8010682:	833b      	strh	r3, [r7, #24]

			*len = 8;
 8010684:	687b      	ldr	r3, [r7, #4]
 8010686:	2208      	movs	r2, #8
 8010688:	801a      	strh	r2, [r3, #0]

			(*output_buffer) = malloc(*len);
 801068a:	687b      	ldr	r3, [r7, #4]
 801068c:	881b      	ldrh	r3, [r3, #0]
 801068e:	4618      	mov	r0, r3
 8010690:	f003 ffd6 	bl	8014640 <malloc>
 8010694:	4603      	mov	r3, r0
 8010696:	461a      	mov	r2, r3
 8010698:	68bb      	ldr	r3, [r7, #8]
 801069a:	601a      	str	r2, [r3, #0]
			if ((*output_buffer) == 0)
 801069c:	68bb      	ldr	r3, [r7, #8]
 801069e:	681b      	ldr	r3, [r3, #0]
 80106a0:	2b00      	cmp	r3, #0
 80106a2:	d113      	bne.n	80106cc <s_modbus_rt_func_16_write_mregs+0x8c>
			{
				retval = MB_ENORES;
 80106a4:	2304      	movs	r3, #4
 80106a6:	77fb      	strb	r3, [r7, #31]
				*len = 5;
 80106a8:	687b      	ldr	r3, [r7, #4]
 80106aa:	2205      	movs	r2, #5
 80106ac:	801a      	strh	r2, [r3, #0]
				(*output_buffer) = malloc (*len);
 80106ae:	687b      	ldr	r3, [r7, #4]
 80106b0:	881b      	ldrh	r3, [r3, #0]
 80106b2:	4618      	mov	r0, r3
 80106b4:	f003 ffc4 	bl	8014640 <malloc>
 80106b8:	4603      	mov	r3, r0
 80106ba:	461a      	mov	r2, r3
 80106bc:	68bb      	ldr	r3, [r7, #8]
 80106be:	601a      	str	r2, [r3, #0]
				if ((*output_buffer) == 0)
 80106c0:	68bb      	ldr	r3, [r7, #8]
 80106c2:	681b      	ldr	r3, [r3, #0]
 80106c4:	2b00      	cmp	r3, #0
 80106c6:	d101      	bne.n	80106cc <s_modbus_rt_func_16_write_mregs+0x8c>
					return MB_EPORTERR;
 80106c8:	2303      	movs	r3, #3
 80106ca:	e06e      	b.n	80107aa <s_modbus_rt_func_16_write_mregs+0x16a>
			}

			(*output_buffer)[0] = input_buffer[0];
 80106cc:	68bb      	ldr	r3, [r7, #8]
 80106ce:	681b      	ldr	r3, [r3, #0]
 80106d0:	68fa      	ldr	r2, [r7, #12]
 80106d2:	7812      	ldrb	r2, [r2, #0]
 80106d4:	701a      	strb	r2, [r3, #0]
			(*output_buffer)[1] = input_buffer[1];
 80106d6:	68bb      	ldr	r3, [r7, #8]
 80106d8:	681b      	ldr	r3, [r3, #0]
 80106da:	3301      	adds	r3, #1
 80106dc:	68fa      	ldr	r2, [r7, #12]
 80106de:	7852      	ldrb	r2, [r2, #1]
 80106e0:	701a      	strb	r2, [r3, #0]

			if (retval != MB_ENORES)
 80106e2:	7ffb      	ldrb	r3, [r7, #31]
 80106e4:	2b04      	cmp	r3, #4
 80106e6:	d01a      	beq.n	801071e <s_modbus_rt_func_16_write_mregs+0xde>
			{
				for (uint8_t i = 0; i < POOL_CNT; i++)
 80106e8:	2300      	movs	r3, #0
 80106ea:	77bb      	strb	r3, [r7, #30]
 80106ec:	e012      	b.n	8010714 <s_modbus_rt_func_16_write_mregs+0xd4>
				{
					retval = s_write_hr(pool_of_pools[i], address, reg_no, input_buffer + offset);
 80106ee:	7fbb      	ldrb	r3, [r7, #30]
 80106f0:	4a30      	ldr	r2, [pc, #192]	; (80107b4 <s_modbus_rt_func_16_write_mregs+0x174>)
 80106f2:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80106f6:	7f7b      	ldrb	r3, [r7, #29]
 80106f8:	68fa      	ldr	r2, [r7, #12]
 80106fa:	4413      	add	r3, r2
 80106fc:	8b3a      	ldrh	r2, [r7, #24]
 80106fe:	8b79      	ldrh	r1, [r7, #26]
 8010700:	f7ff fd9a 	bl	8010238 <s_write_hr>
 8010704:	4603      	mov	r3, r0
 8010706:	77fb      	strb	r3, [r7, #31]
					if (MB_ENOERR == retval)
 8010708:	7ffb      	ldrb	r3, [r7, #31]
 801070a:	2b00      	cmp	r3, #0
 801070c:	d006      	beq.n	801071c <s_modbus_rt_func_16_write_mregs+0xdc>
				for (uint8_t i = 0; i < POOL_CNT; i++)
 801070e:	7fbb      	ldrb	r3, [r7, #30]
 8010710:	3301      	adds	r3, #1
 8010712:	77bb      	strb	r3, [r7, #30]
 8010714:	7fbb      	ldrb	r3, [r7, #30]
 8010716:	2b06      	cmp	r3, #6
 8010718:	d9e9      	bls.n	80106ee <s_modbus_rt_func_16_write_mregs+0xae>
 801071a:	e000      	b.n	801071e <s_modbus_rt_func_16_write_mregs+0xde>
						break;
 801071c:	bf00      	nop
				}
			}

			(*output_buffer)[2] = input_buffer[2];
 801071e:	68bb      	ldr	r3, [r7, #8]
 8010720:	681b      	ldr	r3, [r3, #0]
 8010722:	3302      	adds	r3, #2
 8010724:	68fa      	ldr	r2, [r7, #12]
 8010726:	7892      	ldrb	r2, [r2, #2]
 8010728:	701a      	strb	r2, [r3, #0]
			(*output_buffer)[3] = input_buffer[3];
 801072a:	68bb      	ldr	r3, [r7, #8]
 801072c:	681b      	ldr	r3, [r3, #0]
 801072e:	3303      	adds	r3, #3
 8010730:	68fa      	ldr	r2, [r7, #12]
 8010732:	78d2      	ldrb	r2, [r2, #3]
 8010734:	701a      	strb	r2, [r3, #0]
			(*output_buffer)[4] = input_buffer[4];
 8010736:	68bb      	ldr	r3, [r7, #8]
 8010738:	681b      	ldr	r3, [r3, #0]
 801073a:	3304      	adds	r3, #4
 801073c:	68fa      	ldr	r2, [r7, #12]
 801073e:	7912      	ldrb	r2, [r2, #4]
 8010740:	701a      	strb	r2, [r3, #0]
			(*output_buffer)[5] = input_buffer[5];
 8010742:	68bb      	ldr	r3, [r7, #8]
 8010744:	681b      	ldr	r3, [r3, #0]
 8010746:	3305      	adds	r3, #5
 8010748:	68fa      	ldr	r2, [r7, #12]
 801074a:	7952      	ldrb	r2, [r2, #5]
 801074c:	701a      	strb	r2, [r3, #0]

			if (retval != MB_ENOERR)
 801074e:	7ffb      	ldrb	r3, [r7, #31]
 8010750:	2b00      	cmp	r3, #0
 8010752:	d009      	beq.n	8010768 <s_modbus_rt_func_16_write_mregs+0x128>
			{
				s_exception_handler(retval, (*output_buffer));
 8010754:	68bb      	ldr	r3, [r7, #8]
 8010756:	681a      	ldr	r2, [r3, #0]
 8010758:	7ffb      	ldrb	r3, [r7, #31]
 801075a:	4611      	mov	r1, r2
 801075c:	4618      	mov	r0, r3
 801075e:	f7ff fdcf 	bl	8010300 <s_exception_handler>
				*len = 5;
 8010762:	687b      	ldr	r3, [r7, #4]
 8010764:	2205      	movs	r2, #5
 8010766:	801a      	strh	r2, [r3, #0]
			}

			uint16_t crc = s_check_crc16((*output_buffer), *len - 2);
 8010768:	68bb      	ldr	r3, [r7, #8]
 801076a:	681a      	ldr	r2, [r3, #0]
 801076c:	687b      	ldr	r3, [r7, #4]
 801076e:	881b      	ldrh	r3, [r3, #0]
 8010770:	3b02      	subs	r3, #2
 8010772:	b29b      	uxth	r3, r3
 8010774:	4619      	mov	r1, r3
 8010776:	4610      	mov	r0, r2
 8010778:	f7ff fde6 	bl	8010348 <s_check_crc16>
 801077c:	4603      	mov	r3, r0
 801077e:	82fb      	strh	r3, [r7, #22]
			(*output_buffer)[*len - 2] = (char) (crc & 0xFF);
 8010780:	68bb      	ldr	r3, [r7, #8]
 8010782:	681a      	ldr	r2, [r3, #0]
 8010784:	687b      	ldr	r3, [r7, #4]
 8010786:	881b      	ldrh	r3, [r3, #0]
 8010788:	3b02      	subs	r3, #2
 801078a:	4413      	add	r3, r2
 801078c:	8afa      	ldrh	r2, [r7, #22]
 801078e:	b2d2      	uxtb	r2, r2
 8010790:	701a      	strb	r2, [r3, #0]
			(*output_buffer)[*len - 1] = (char) (crc >> 8);
 8010792:	68bb      	ldr	r3, [r7, #8]
 8010794:	681a      	ldr	r2, [r3, #0]
 8010796:	687b      	ldr	r3, [r7, #4]
 8010798:	881b      	ldrh	r3, [r3, #0]
 801079a:	3b01      	subs	r3, #1
 801079c:	4413      	add	r3, r2
 801079e:	8afa      	ldrh	r2, [r7, #22]
 80107a0:	0a12      	lsrs	r2, r2, #8
 80107a2:	b292      	uxth	r2, r2
 80107a4:	b2d2      	uxtb	r2, r2
 80107a6:	701a      	strb	r2, [r3, #0]

			return retval;
 80107a8:	7ffb      	ldrb	r3, [r7, #31]
}
 80107aa:	4618      	mov	r0, r3
 80107ac:	3720      	adds	r7, #32
 80107ae:	46bd      	mov	sp, r7
 80107b0:	bd80      	pop	{r7, pc}
 80107b2:	bf00      	nop
 80107b4:	20000960 	.word	0x20000960

080107b8 <modbus_rt_process_request>:


mb_error_code modbus_rt_process_request(modbus_t * mb, char * input_buffer, char ** output_buffer, uint16_t * len)
{
 80107b8:	b580      	push	{r7, lr}
 80107ba:	b084      	sub	sp, #16
 80107bc:	af00      	add	r7, sp, #0
 80107be:	60f8      	str	r0, [r7, #12]
 80107c0:	60b9      	str	r1, [r7, #8]
 80107c2:	607a      	str	r2, [r7, #4]
 80107c4:	603b      	str	r3, [r7, #0]

	//check address
	if (mb->id != *input_buffer)
 80107c6:	68fb      	ldr	r3, [r7, #12]
 80107c8:	881a      	ldrh	r2, [r3, #0]
 80107ca:	68bb      	ldr	r3, [r7, #8]
 80107cc:	781b      	ldrb	r3, [r3, #0]
 80107ce:	b29b      	uxth	r3, r3
 80107d0:	429a      	cmp	r2, r3
 80107d2:	d001      	beq.n	80107d8 <modbus_rt_process_request+0x20>
		return MB_ITSNOTFORUS;
 80107d4:	2308      	movs	r3, #8
 80107d6:	e040      	b.n	801085a <modbus_rt_process_request+0xa2>

	//apply function
	switch(*(input_buffer + 1))
 80107d8:	68bb      	ldr	r3, [r7, #8]
 80107da:	3301      	adds	r3, #1
 80107dc:	781b      	ldrb	r3, [r3, #0]
 80107de:	3b01      	subs	r3, #1
 80107e0:	2b0f      	cmp	r3, #15
 80107e2:	d838      	bhi.n	8010856 <modbus_rt_process_request+0x9e>
 80107e4:	a201      	add	r2, pc, #4	; (adr r2, 80107ec <modbus_rt_process_request+0x34>)
 80107e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80107ea:	bf00      	nop
 80107ec:	08010857 	.word	0x08010857
 80107f0:	08010857 	.word	0x08010857
 80107f4:	0801082d 	.word	0x0801082d
 80107f8:	08010857 	.word	0x08010857
 80107fc:	08010857 	.word	0x08010857
 8010800:	0801083b 	.word	0x0801083b
 8010804:	08010857 	.word	0x08010857
 8010808:	08010857 	.word	0x08010857
 801080c:	08010857 	.word	0x08010857
 8010810:	08010857 	.word	0x08010857
 8010814:	08010857 	.word	0x08010857
 8010818:	08010857 	.word	0x08010857
 801081c:	08010857 	.word	0x08010857
 8010820:	08010857 	.word	0x08010857
 8010824:	08010857 	.word	0x08010857
 8010828:	08010849 	.word	0x08010849
	case READ_COILS:
		break;
	case READ_DI:
		break;
	case READ_HR:
		return s_modbus_rt_func_03_read_hr(input_buffer, output_buffer, len);
 801082c:	683a      	ldr	r2, [r7, #0]
 801082e:	6879      	ldr	r1, [r7, #4]
 8010830:	68b8      	ldr	r0, [r7, #8]
 8010832:	f7ff fdbd 	bl	80103b0 <s_modbus_rt_func_03_read_hr>
 8010836:	4603      	mov	r3, r0
 8010838:	e00f      	b.n	801085a <modbus_rt_process_request+0xa2>
	case READ_IR:
		break;
	case WRITE_SCOIL:
		break;
	case WRITE_SREG:
		return s_modbus_rt_func_06_write_sreg(input_buffer, output_buffer, len);
 801083a:	683a      	ldr	r2, [r7, #0]
 801083c:	6879      	ldr	r1, [r7, #4]
 801083e:	68b8      	ldr	r0, [r7, #8]
 8010840:	f7ff fe64 	bl	801050c <s_modbus_rt_func_06_write_sreg>
 8010844:	4603      	mov	r3, r0
 8010846:	e008      	b.n	801085a <modbus_rt_process_request+0xa2>
	case WRITE_MCOILS:
		break;
	case WRITE_MREGS:
		return s_modbus_rt_func_16_write_mregs(input_buffer, output_buffer, len);
 8010848:	683a      	ldr	r2, [r7, #0]
 801084a:	6879      	ldr	r1, [r7, #4]
 801084c:	68b8      	ldr	r0, [r7, #8]
 801084e:	f7ff fef7 	bl	8010640 <s_modbus_rt_func_16_write_mregs>
 8010852:	4603      	mov	r3, r0
 8010854:	e001      	b.n	801085a <modbus_rt_process_request+0xa2>
	default:
		break;
 8010856:	bf00      	nop
	}

	return MB_EPORTERR;
 8010858:	2303      	movs	r3, #3

}
 801085a:	4618      	mov	r0, r3
 801085c:	3710      	adds	r7, #16
 801085e:	46bd      	mov	sp, r7
 8010860:	bd80      	pop	{r7, pc}
 8010862:	bf00      	nop

08010864 <s_read_hr>:
	WRITE_MCOILS = 15,
	WRITE_MREGS = 16
};

static mb_error_code s_read_hr(ModbusRegPool * reg, uint16_t address, uint16_t reg_no, char * output_buffer)
{
 8010864:	b480      	push	{r7}
 8010866:	b087      	sub	sp, #28
 8010868:	af00      	add	r7, sp, #0
 801086a:	60f8      	str	r0, [r7, #12]
 801086c:	607b      	str	r3, [r7, #4]
 801086e:	460b      	mov	r3, r1
 8010870:	817b      	strh	r3, [r7, #10]
 8010872:	4613      	mov	r3, r2
 8010874:	813b      	strh	r3, [r7, #8]
	mb_error_code retval = MB_ENOERR;
 8010876:	2300      	movs	r3, #0
 8010878:	757b      	strb	r3, [r7, #21]
	uint16_t reg_index =  address - reg->addr;
 801087a:	68fb      	ldr	r3, [r7, #12]
 801087c:	881b      	ldrh	r3, [r3, #0]
 801087e:	897a      	ldrh	r2, [r7, #10]
 8010880:	1ad3      	subs	r3, r2, r3
 8010882:	82fb      	strh	r3, [r7, #22]
	if( ( address >= reg->addr ) && ( address + reg_no <= reg->addr + reg->pool_size) )
 8010884:	68fb      	ldr	r3, [r7, #12]
 8010886:	881b      	ldrh	r3, [r3, #0]
 8010888:	897a      	ldrh	r2, [r7, #10]
 801088a:	429a      	cmp	r2, r3
 801088c:	d332      	bcc.n	80108f4 <s_read_hr+0x90>
 801088e:	897a      	ldrh	r2, [r7, #10]
 8010890:	893b      	ldrh	r3, [r7, #8]
 8010892:	441a      	add	r2, r3
 8010894:	68fb      	ldr	r3, [r7, #12]
 8010896:	881b      	ldrh	r3, [r3, #0]
 8010898:	4619      	mov	r1, r3
 801089a:	68fb      	ldr	r3, [r7, #12]
 801089c:	891b      	ldrh	r3, [r3, #8]
 801089e:	440b      	add	r3, r1
 80108a0:	429a      	cmp	r2, r3
 80108a2:	dc27      	bgt.n	80108f4 <s_read_hr+0x90>
	{
		while (reg_no > 0)
 80108a4:	e021      	b.n	80108ea <s_read_hr+0x86>
		{
			*output_buffer = ( unsigned char )( **(reg->pool + reg_index) >> 8 );
 80108a6:	68fb      	ldr	r3, [r7, #12]
 80108a8:	685a      	ldr	r2, [r3, #4]
 80108aa:	8afb      	ldrh	r3, [r7, #22]
 80108ac:	009b      	lsls	r3, r3, #2
 80108ae:	4413      	add	r3, r2
 80108b0:	681b      	ldr	r3, [r3, #0]
 80108b2:	881b      	ldrh	r3, [r3, #0]
 80108b4:	0a1b      	lsrs	r3, r3, #8
 80108b6:	b29b      	uxth	r3, r3
 80108b8:	b2da      	uxtb	r2, r3
 80108ba:	687b      	ldr	r3, [r7, #4]
 80108bc:	701a      	strb	r2, [r3, #0]
			output_buffer++;
 80108be:	687b      	ldr	r3, [r7, #4]
 80108c0:	3301      	adds	r3, #1
 80108c2:	607b      	str	r3, [r7, #4]
			*output_buffer = ( unsigned char )( **(reg->pool + reg_index) & 0xFF );
 80108c4:	68fb      	ldr	r3, [r7, #12]
 80108c6:	685a      	ldr	r2, [r3, #4]
 80108c8:	8afb      	ldrh	r3, [r7, #22]
 80108ca:	009b      	lsls	r3, r3, #2
 80108cc:	4413      	add	r3, r2
 80108ce:	681b      	ldr	r3, [r3, #0]
 80108d0:	881b      	ldrh	r3, [r3, #0]
 80108d2:	b2da      	uxtb	r2, r3
 80108d4:	687b      	ldr	r3, [r7, #4]
 80108d6:	701a      	strb	r2, [r3, #0]
			output_buffer++;
 80108d8:	687b      	ldr	r3, [r7, #4]
 80108da:	3301      	adds	r3, #1
 80108dc:	607b      	str	r3, [r7, #4]

			reg_index++;
 80108de:	8afb      	ldrh	r3, [r7, #22]
 80108e0:	3301      	adds	r3, #1
 80108e2:	82fb      	strh	r3, [r7, #22]
			reg_no--;
 80108e4:	893b      	ldrh	r3, [r7, #8]
 80108e6:	3b01      	subs	r3, #1
 80108e8:	813b      	strh	r3, [r7, #8]
		while (reg_no > 0)
 80108ea:	893b      	ldrh	r3, [r7, #8]
 80108ec:	2b00      	cmp	r3, #0
 80108ee:	d1da      	bne.n	80108a6 <s_read_hr+0x42>
		}
		return retval;
 80108f0:	7d7b      	ldrb	r3, [r7, #21]
 80108f2:	e002      	b.n	80108fa <s_read_hr+0x96>
	}
	else
	{
		retval = MB_ENOREG;
 80108f4:	2301      	movs	r3, #1
 80108f6:	757b      	strb	r3, [r7, #21]
		return retval;
 80108f8:	7d7b      	ldrb	r3, [r7, #21]
	}
}
 80108fa:	4618      	mov	r0, r3
 80108fc:	371c      	adds	r7, #28
 80108fe:	46bd      	mov	sp, r7
 8010900:	bc80      	pop	{r7}
 8010902:	4770      	bx	lr

08010904 <s_write_hr>:

static mb_error_code s_write_hr(ModbusRegPool * reg, uint16_t address, uint16_t reg_no, char * input_buffer)
{
 8010904:	b480      	push	{r7}
 8010906:	b087      	sub	sp, #28
 8010908:	af00      	add	r7, sp, #0
 801090a:	60f8      	str	r0, [r7, #12]
 801090c:	607b      	str	r3, [r7, #4]
 801090e:	460b      	mov	r3, r1
 8010910:	817b      	strh	r3, [r7, #10]
 8010912:	4613      	mov	r3, r2
 8010914:	813b      	strh	r3, [r7, #8]
	mb_error_code retval = MB_ENOERR;
 8010916:	2300      	movs	r3, #0
 8010918:	757b      	strb	r3, [r7, #21]
	uint16_t reg_index = address - reg->addr;
 801091a:	68fb      	ldr	r3, [r7, #12]
 801091c:	881b      	ldrh	r3, [r3, #0]
 801091e:	897a      	ldrh	r2, [r7, #10]
 8010920:	1ad3      	subs	r3, r2, r3
 8010922:	82fb      	strh	r3, [r7, #22]

	reg_index = address - reg->addr;
 8010924:	68fb      	ldr	r3, [r7, #12]
 8010926:	881b      	ldrh	r3, [r3, #0]
 8010928:	897a      	ldrh	r2, [r7, #10]
 801092a:	1ad3      	subs	r3, r2, r3
 801092c:	82fb      	strh	r3, [r7, #22]
	//we dont need no write at all
	if (1 == reg->readonly)
 801092e:	68fb      	ldr	r3, [r7, #12]
 8010930:	7a9b      	ldrb	r3, [r3, #10]
 8010932:	2b01      	cmp	r3, #1
 8010934:	d101      	bne.n	801093a <s_write_hr+0x36>
		return MB_ENOREG;
 8010936:	2301      	movs	r3, #1
 8010938:	e043      	b.n	80109c2 <s_write_hr+0xbe>
	if( ( address >= reg->addr ) && ( address + reg_no <= reg->addr + reg->pool_size) )
 801093a:	68fb      	ldr	r3, [r7, #12]
 801093c:	881b      	ldrh	r3, [r3, #0]
 801093e:	897a      	ldrh	r2, [r7, #10]
 8010940:	429a      	cmp	r2, r3
 8010942:	d33b      	bcc.n	80109bc <s_write_hr+0xb8>
 8010944:	897a      	ldrh	r2, [r7, #10]
 8010946:	893b      	ldrh	r3, [r7, #8]
 8010948:	441a      	add	r2, r3
 801094a:	68fb      	ldr	r3, [r7, #12]
 801094c:	881b      	ldrh	r3, [r3, #0]
 801094e:	4619      	mov	r1, r3
 8010950:	68fb      	ldr	r3, [r7, #12]
 8010952:	891b      	ldrh	r3, [r3, #8]
 8010954:	440b      	add	r3, r1
 8010956:	429a      	cmp	r2, r3
 8010958:	dc30      	bgt.n	80109bc <s_write_hr+0xb8>
	{
		while( reg_no > 0 )
 801095a:	e02a      	b.n	80109b2 <s_write_hr+0xae>
		{
			**(reg->pool+reg_index) = *input_buffer << 8;
 801095c:	68fb      	ldr	r3, [r7, #12]
 801095e:	685a      	ldr	r2, [r3, #4]
 8010960:	8afb      	ldrh	r3, [r7, #22]
 8010962:	009b      	lsls	r3, r3, #2
 8010964:	4413      	add	r3, r2
 8010966:	681b      	ldr	r3, [r3, #0]
 8010968:	687a      	ldr	r2, [r7, #4]
 801096a:	7812      	ldrb	r2, [r2, #0]
 801096c:	b292      	uxth	r2, r2
 801096e:	0212      	lsls	r2, r2, #8
 8010970:	b292      	uxth	r2, r2
 8010972:	801a      	strh	r2, [r3, #0]
			input_buffer++;
 8010974:	687b      	ldr	r3, [r7, #4]
 8010976:	3301      	adds	r3, #1
 8010978:	607b      	str	r3, [r7, #4]
			**(reg->pool+reg_index) |= *input_buffer;
 801097a:	68fb      	ldr	r3, [r7, #12]
 801097c:	685a      	ldr	r2, [r3, #4]
 801097e:	8afb      	ldrh	r3, [r7, #22]
 8010980:	009b      	lsls	r3, r3, #2
 8010982:	4413      	add	r3, r2
 8010984:	681b      	ldr	r3, [r3, #0]
 8010986:	68fa      	ldr	r2, [r7, #12]
 8010988:	6851      	ldr	r1, [r2, #4]
 801098a:	8afa      	ldrh	r2, [r7, #22]
 801098c:	0092      	lsls	r2, r2, #2
 801098e:	440a      	add	r2, r1
 8010990:	6812      	ldr	r2, [r2, #0]
 8010992:	8811      	ldrh	r1, [r2, #0]
 8010994:	687a      	ldr	r2, [r7, #4]
 8010996:	7812      	ldrb	r2, [r2, #0]
 8010998:	b292      	uxth	r2, r2
 801099a:	430a      	orrs	r2, r1
 801099c:	b292      	uxth	r2, r2
 801099e:	801a      	strh	r2, [r3, #0]
			input_buffer++;
 80109a0:	687b      	ldr	r3, [r7, #4]
 80109a2:	3301      	adds	r3, #1
 80109a4:	607b      	str	r3, [r7, #4]
			reg_index++;
 80109a6:	8afb      	ldrh	r3, [r7, #22]
 80109a8:	3301      	adds	r3, #1
 80109aa:	82fb      	strh	r3, [r7, #22]
			reg_no--;
 80109ac:	893b      	ldrh	r3, [r7, #8]
 80109ae:	3b01      	subs	r3, #1
 80109b0:	813b      	strh	r3, [r7, #8]
		while( reg_no > 0 )
 80109b2:	893b      	ldrh	r3, [r7, #8]
 80109b4:	2b00      	cmp	r3, #0
 80109b6:	d1d1      	bne.n	801095c <s_write_hr+0x58>
		}
		return MB_ENOERR;
 80109b8:	2300      	movs	r3, #0
 80109ba:	e002      	b.n	80109c2 <s_write_hr+0xbe>
	}
	else
	{
		retval = MB_ENOREG;
 80109bc:	2301      	movs	r3, #1
 80109be:	757b      	strb	r3, [r7, #21]
		return retval;
 80109c0:	7d7b      	ldrb	r3, [r7, #21]
	}
}
 80109c2:	4618      	mov	r0, r3
 80109c4:	371c      	adds	r7, #28
 80109c6:	46bd      	mov	sp, r7
 80109c8:	bc80      	pop	{r7}
 80109ca:	4770      	bx	lr

080109cc <s_exception_handler>:

static void s_exception_handler(mb_error_code exception, char * output_buffer)
{
 80109cc:	b480      	push	{r7}
 80109ce:	b083      	sub	sp, #12
 80109d0:	af00      	add	r7, sp, #0
 80109d2:	4603      	mov	r3, r0
 80109d4:	6039      	str	r1, [r7, #0]
 80109d6:	71fb      	strb	r3, [r7, #7]
	output_buffer[7] |= 0x80;
 80109d8:	683b      	ldr	r3, [r7, #0]
 80109da:	3307      	adds	r3, #7
 80109dc:	683a      	ldr	r2, [r7, #0]
 80109de:	3207      	adds	r2, #7
 80109e0:	7812      	ldrb	r2, [r2, #0]
 80109e2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80109e6:	b2d2      	uxtb	r2, r2
 80109e8:	701a      	strb	r2, [r3, #0]

	switch (exception){
 80109ea:	79fb      	ldrb	r3, [r7, #7]
 80109ec:	2b01      	cmp	r3, #1
 80109ee:	d007      	beq.n	8010a00 <s_exception_handler+0x34>
 80109f0:	2b04      	cmp	r3, #4
 80109f2:	d000      	beq.n	80109f6 <s_exception_handler+0x2a>
	case MB_ENOREG:
		output_buffer[8] = 0x02;
		break;
	}

}
 80109f4:	e009      	b.n	8010a0a <s_exception_handler+0x3e>
		output_buffer[8] = 0x07;
 80109f6:	683b      	ldr	r3, [r7, #0]
 80109f8:	3308      	adds	r3, #8
 80109fa:	2207      	movs	r2, #7
 80109fc:	701a      	strb	r2, [r3, #0]
		break;
 80109fe:	e004      	b.n	8010a0a <s_exception_handler+0x3e>
		output_buffer[8] = 0x02;
 8010a00:	683b      	ldr	r3, [r7, #0]
 8010a02:	3308      	adds	r3, #8
 8010a04:	2202      	movs	r2, #2
 8010a06:	701a      	strb	r2, [r3, #0]
		break;
 8010a08:	bf00      	nop
}
 8010a0a:	bf00      	nop
 8010a0c:	370c      	adds	r7, #12
 8010a0e:	46bd      	mov	sp, r7
 8010a10:	bc80      	pop	{r7}
 8010a12:	4770      	bx	lr

08010a14 <s_modbus_tcp_func_03_read_hr>:

static mb_error_code s_modbus_tcp_func_03_read_hr(char * input_buffer, char ** output_buffer, uint16_t * len)
{
 8010a14:	b580      	push	{r7, lr}
 8010a16:	b086      	sub	sp, #24
 8010a18:	af00      	add	r7, sp, #0
 8010a1a:	60f8      	str	r0, [r7, #12]
 8010a1c:	60b9      	str	r1, [r7, #8]
 8010a1e:	607a      	str	r2, [r7, #4]
	mb_error_code retval= MB_ENOREG;
 8010a20:	2301      	movs	r3, #1
 8010a22:	75fb      	strb	r3, [r7, #23]
	uint16_t reg_no;
	uint16_t address;

	address = input_buffer[8] << 8 | input_buffer[9];
 8010a24:	68fb      	ldr	r3, [r7, #12]
 8010a26:	3308      	adds	r3, #8
 8010a28:	781b      	ldrb	r3, [r3, #0]
 8010a2a:	021b      	lsls	r3, r3, #8
 8010a2c:	b21a      	sxth	r2, r3
 8010a2e:	68fb      	ldr	r3, [r7, #12]
 8010a30:	3309      	adds	r3, #9
 8010a32:	781b      	ldrb	r3, [r3, #0]
 8010a34:	b21b      	sxth	r3, r3
 8010a36:	4313      	orrs	r3, r2
 8010a38:	b21b      	sxth	r3, r3
 8010a3a:	82bb      	strh	r3, [r7, #20]
	reg_no =  input_buffer[10] << 8 | input_buffer[11];
 8010a3c:	68fb      	ldr	r3, [r7, #12]
 8010a3e:	330a      	adds	r3, #10
 8010a40:	781b      	ldrb	r3, [r3, #0]
 8010a42:	021b      	lsls	r3, r3, #8
 8010a44:	b21a      	sxth	r2, r3
 8010a46:	68fb      	ldr	r3, [r7, #12]
 8010a48:	330b      	adds	r3, #11
 8010a4a:	781b      	ldrb	r3, [r3, #0]
 8010a4c:	b21b      	sxth	r3, r3
 8010a4e:	4313      	orrs	r3, r2
 8010a50:	b21b      	sxth	r3, r3
 8010a52:	827b      	strh	r3, [r7, #18]
	*len = 9 + reg_no * 2;
 8010a54:	8a7b      	ldrh	r3, [r7, #18]
 8010a56:	005b      	lsls	r3, r3, #1
 8010a58:	b29b      	uxth	r3, r3
 8010a5a:	3309      	adds	r3, #9
 8010a5c:	b29a      	uxth	r2, r3
 8010a5e:	687b      	ldr	r3, [r7, #4]
 8010a60:	801a      	strh	r2, [r3, #0]
	*output_buffer = pvPortMalloc(*len);
 8010a62:	687b      	ldr	r3, [r7, #4]
 8010a64:	881b      	ldrh	r3, [r3, #0]
 8010a66:	4618      	mov	r0, r3
 8010a68:	f7fc ff0c 	bl	800d884 <pvPortMalloc>
 8010a6c:	4603      	mov	r3, r0
 8010a6e:	461a      	mov	r2, r3
 8010a70:	68bb      	ldr	r3, [r7, #8]
 8010a72:	601a      	str	r2, [r3, #0]

	if (*output_buffer == 0)
 8010a74:	68bb      	ldr	r3, [r7, #8]
 8010a76:	681b      	ldr	r3, [r3, #0]
 8010a78:	2b00      	cmp	r3, #0
 8010a7a:	d113      	bne.n	8010aa4 <s_modbus_tcp_func_03_read_hr+0x90>
	{
		retval = MB_ENORES;
 8010a7c:	2304      	movs	r3, #4
 8010a7e:	75fb      	strb	r3, [r7, #23]
		*len = 9;
 8010a80:	687b      	ldr	r3, [r7, #4]
 8010a82:	2209      	movs	r2, #9
 8010a84:	801a      	strh	r2, [r3, #0]
		*output_buffer = pvPortMalloc (*len);
 8010a86:	687b      	ldr	r3, [r7, #4]
 8010a88:	881b      	ldrh	r3, [r3, #0]
 8010a8a:	4618      	mov	r0, r3
 8010a8c:	f7fc fefa 	bl	800d884 <pvPortMalloc>
 8010a90:	4603      	mov	r3, r0
 8010a92:	461a      	mov	r2, r3
 8010a94:	68bb      	ldr	r3, [r7, #8]
 8010a96:	601a      	str	r2, [r3, #0]
		if (*output_buffer == 0)
 8010a98:	68bb      	ldr	r3, [r7, #8]
 8010a9a:	681b      	ldr	r3, [r3, #0]
 8010a9c:	2b00      	cmp	r3, #0
 8010a9e:	d101      	bne.n	8010aa4 <s_modbus_tcp_func_03_read_hr+0x90>
			return MB_EPORTERR;
 8010aa0:	2303      	movs	r3, #3
 8010aa2:	e073      	b.n	8010b8c <s_modbus_tcp_func_03_read_hr+0x178>
	}
	(*output_buffer)[0] = input_buffer[0]; //trans id
 8010aa4:	68bb      	ldr	r3, [r7, #8]
 8010aa6:	681b      	ldr	r3, [r3, #0]
 8010aa8:	68fa      	ldr	r2, [r7, #12]
 8010aaa:	7812      	ldrb	r2, [r2, #0]
 8010aac:	701a      	strb	r2, [r3, #0]
	(*output_buffer)[1] = input_buffer[1];
 8010aae:	68bb      	ldr	r3, [r7, #8]
 8010ab0:	681b      	ldr	r3, [r3, #0]
 8010ab2:	3301      	adds	r3, #1
 8010ab4:	68fa      	ldr	r2, [r7, #12]
 8010ab6:	7852      	ldrb	r2, [r2, #1]
 8010ab8:	701a      	strb	r2, [r3, #0]

	(*output_buffer)[2] = input_buffer[2]; //protocol identifier
 8010aba:	68bb      	ldr	r3, [r7, #8]
 8010abc:	681b      	ldr	r3, [r3, #0]
 8010abe:	3302      	adds	r3, #2
 8010ac0:	68fa      	ldr	r2, [r7, #12]
 8010ac2:	7892      	ldrb	r2, [r2, #2]
 8010ac4:	701a      	strb	r2, [r3, #0]
	(*output_buffer)[3] = input_buffer[3];
 8010ac6:	68bb      	ldr	r3, [r7, #8]
 8010ac8:	681b      	ldr	r3, [r3, #0]
 8010aca:	3303      	adds	r3, #3
 8010acc:	68fa      	ldr	r2, [r7, #12]
 8010ace:	78d2      	ldrb	r2, [r2, #3]
 8010ad0:	701a      	strb	r2, [r3, #0]

	(*output_buffer)[4] = (3 + reg_no * 2) >> 8; //message length
 8010ad2:	68bb      	ldr	r3, [r7, #8]
 8010ad4:	681b      	ldr	r3, [r3, #0]
 8010ad6:	3304      	adds	r3, #4
 8010ad8:	8a7a      	ldrh	r2, [r7, #18]
 8010ada:	0052      	lsls	r2, r2, #1
 8010adc:	3203      	adds	r2, #3
 8010ade:	1212      	asrs	r2, r2, #8
 8010ae0:	b2d2      	uxtb	r2, r2
 8010ae2:	701a      	strb	r2, [r3, #0]
	(*output_buffer)[5] = (3 + reg_no * 2) & 0xFF;
 8010ae4:	68bb      	ldr	r3, [r7, #8]
 8010ae6:	681b      	ldr	r3, [r3, #0]
 8010ae8:	3305      	adds	r3, #5
 8010aea:	8a7a      	ldrh	r2, [r7, #18]
 8010aec:	b2d2      	uxtb	r2, r2
 8010aee:	0052      	lsls	r2, r2, #1
 8010af0:	b2d2      	uxtb	r2, r2
 8010af2:	3203      	adds	r2, #3
 8010af4:	b2d2      	uxtb	r2, r2
 8010af6:	701a      	strb	r2, [r3, #0]

	(*output_buffer)[6] = input_buffer[6]; //address of device
 8010af8:	68bb      	ldr	r3, [r7, #8]
 8010afa:	681b      	ldr	r3, [r3, #0]
 8010afc:	3306      	adds	r3, #6
 8010afe:	68fa      	ldr	r2, [r7, #12]
 8010b00:	7992      	ldrb	r2, [r2, #6]
 8010b02:	701a      	strb	r2, [r3, #0]
	(*output_buffer)[7] = input_buffer[7]; //func
 8010b04:	68bb      	ldr	r3, [r7, #8]
 8010b06:	681b      	ldr	r3, [r3, #0]
 8010b08:	3307      	adds	r3, #7
 8010b0a:	68fa      	ldr	r2, [r7, #12]
 8010b0c:	79d2      	ldrb	r2, [r2, #7]
 8010b0e:	701a      	strb	r2, [r3, #0]

	(*output_buffer)[8] = (reg_no * 2); // bytes to follow
 8010b10:	68bb      	ldr	r3, [r7, #8]
 8010b12:	681b      	ldr	r3, [r3, #0]
 8010b14:	3308      	adds	r3, #8
 8010b16:	8a7a      	ldrh	r2, [r7, #18]
 8010b18:	b2d2      	uxtb	r2, r2
 8010b1a:	0052      	lsls	r2, r2, #1
 8010b1c:	b2d2      	uxtb	r2, r2
 8010b1e:	701a      	strb	r2, [r3, #0]



	if (retval != MB_ENORES)
 8010b20:	7dfb      	ldrb	r3, [r7, #23]
 8010b22:	2b04      	cmp	r3, #4
 8010b24:	d01a      	beq.n	8010b5c <s_modbus_tcp_func_03_read_hr+0x148>
	{
		for (uint8_t i = 0; i < POOL_CNT; i++)
 8010b26:	2300      	movs	r3, #0
 8010b28:	75bb      	strb	r3, [r7, #22]
 8010b2a:	e012      	b.n	8010b52 <s_modbus_tcp_func_03_read_hr+0x13e>
		{
			retval = s_read_hr(pool_of_pools[i], address, reg_no, (*output_buffer + 9));
 8010b2c:	7dbb      	ldrb	r3, [r7, #22]
 8010b2e:	4a19      	ldr	r2, [pc, #100]	; (8010b94 <s_modbus_tcp_func_03_read_hr+0x180>)
 8010b30:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8010b34:	68bb      	ldr	r3, [r7, #8]
 8010b36:	681b      	ldr	r3, [r3, #0]
 8010b38:	3309      	adds	r3, #9
 8010b3a:	8a7a      	ldrh	r2, [r7, #18]
 8010b3c:	8ab9      	ldrh	r1, [r7, #20]
 8010b3e:	f7ff fe91 	bl	8010864 <s_read_hr>
 8010b42:	4603      	mov	r3, r0
 8010b44:	75fb      	strb	r3, [r7, #23]
			if (MB_ENOERR == retval)
 8010b46:	7dfb      	ldrb	r3, [r7, #23]
 8010b48:	2b00      	cmp	r3, #0
 8010b4a:	d006      	beq.n	8010b5a <s_modbus_tcp_func_03_read_hr+0x146>
		for (uint8_t i = 0; i < POOL_CNT; i++)
 8010b4c:	7dbb      	ldrb	r3, [r7, #22]
 8010b4e:	3301      	adds	r3, #1
 8010b50:	75bb      	strb	r3, [r7, #22]
 8010b52:	7dbb      	ldrb	r3, [r7, #22]
 8010b54:	2b06      	cmp	r3, #6
 8010b56:	d9e9      	bls.n	8010b2c <s_modbus_tcp_func_03_read_hr+0x118>
 8010b58:	e000      	b.n	8010b5c <s_modbus_tcp_func_03_read_hr+0x148>
				break;
 8010b5a:	bf00      	nop
		}
	}

	if (retval != MB_ENOERR)
 8010b5c:	7dfb      	ldrb	r3, [r7, #23]
 8010b5e:	2b00      	cmp	r3, #0
 8010b60:	d013      	beq.n	8010b8a <s_modbus_tcp_func_03_read_hr+0x176>
	{
		s_exception_handler(retval, (*output_buffer));
 8010b62:	68bb      	ldr	r3, [r7, #8]
 8010b64:	681a      	ldr	r2, [r3, #0]
 8010b66:	7dfb      	ldrb	r3, [r7, #23]
 8010b68:	4611      	mov	r1, r2
 8010b6a:	4618      	mov	r0, r3
 8010b6c:	f7ff ff2e 	bl	80109cc <s_exception_handler>
		(*output_buffer)[4] = 3 >> 8; //message length
 8010b70:	68bb      	ldr	r3, [r7, #8]
 8010b72:	681b      	ldr	r3, [r3, #0]
 8010b74:	3304      	adds	r3, #4
 8010b76:	2200      	movs	r2, #0
 8010b78:	701a      	strb	r2, [r3, #0]
		(*output_buffer)[5] = (3) & 0xFF;
 8010b7a:	68bb      	ldr	r3, [r7, #8]
 8010b7c:	681b      	ldr	r3, [r3, #0]
 8010b7e:	3305      	adds	r3, #5
 8010b80:	2203      	movs	r2, #3
 8010b82:	701a      	strb	r2, [r3, #0]
		*len = 9;
 8010b84:	687b      	ldr	r3, [r7, #4]
 8010b86:	2209      	movs	r2, #9
 8010b88:	801a      	strh	r2, [r3, #0]
	}
	return retval;
 8010b8a:	7dfb      	ldrb	r3, [r7, #23]

}
 8010b8c:	4618      	mov	r0, r3
 8010b8e:	3718      	adds	r7, #24
 8010b90:	46bd      	mov	sp, r7
 8010b92:	bd80      	pop	{r7, pc}
 8010b94:	20000960 	.word	0x20000960

08010b98 <s_modbus_tcp_func_06_write_sreg>:
static mb_error_code s_modbus_tcp_func_06_write_sreg(char * input_buffer, char ** output_buffer, uint16_t * len)
{
 8010b98:	b580      	push	{r7, lr}
 8010b9a:	b086      	sub	sp, #24
 8010b9c:	af00      	add	r7, sp, #0
 8010b9e:	60f8      	str	r0, [r7, #12]
 8010ba0:	60b9      	str	r1, [r7, #8]
 8010ba2:	607a      	str	r2, [r7, #4]
	mb_error_code retval= MB_ENOREG;
 8010ba4:	2301      	movs	r3, #1
 8010ba6:	75fb      	strb	r3, [r7, #23]
	uint16_t reg_no;
	uint16_t address;
	uint8_t offset;
	address = input_buffer[8] << 8 | input_buffer[9];
 8010ba8:	68fb      	ldr	r3, [r7, #12]
 8010baa:	3308      	adds	r3, #8
 8010bac:	781b      	ldrb	r3, [r3, #0]
 8010bae:	021b      	lsls	r3, r3, #8
 8010bb0:	b21a      	sxth	r2, r3
 8010bb2:	68fb      	ldr	r3, [r7, #12]
 8010bb4:	3309      	adds	r3, #9
 8010bb6:	781b      	ldrb	r3, [r3, #0]
 8010bb8:	b21b      	sxth	r3, r3
 8010bba:	4313      	orrs	r3, r2
 8010bbc:	b21b      	sxth	r3, r3
 8010bbe:	82bb      	strh	r3, [r7, #20]
	reg_no =  input_buffer[10] << 8 | input_buffer[11];
 8010bc0:	68fb      	ldr	r3, [r7, #12]
 8010bc2:	330a      	adds	r3, #10
 8010bc4:	781b      	ldrb	r3, [r3, #0]
 8010bc6:	021b      	lsls	r3, r3, #8
 8010bc8:	b21a      	sxth	r2, r3
 8010bca:	68fb      	ldr	r3, [r7, #12]
 8010bcc:	330b      	adds	r3, #11
 8010bce:	781b      	ldrb	r3, [r3, #0]
 8010bd0:	b21b      	sxth	r3, r3
 8010bd2:	4313      	orrs	r3, r2
 8010bd4:	b21b      	sxth	r3, r3
 8010bd6:	827b      	strh	r3, [r7, #18]

	reg_no = 1;
 8010bd8:	2301      	movs	r3, #1
 8010bda:	827b      	strh	r3, [r7, #18]
	offset = 10;
 8010bdc:	230a      	movs	r3, #10
 8010bde:	747b      	strb	r3, [r7, #17]


	*len = 12;
 8010be0:	687b      	ldr	r3, [r7, #4]
 8010be2:	220c      	movs	r2, #12
 8010be4:	801a      	strh	r2, [r3, #0]

	(*output_buffer) = malloc(*len);
 8010be6:	687b      	ldr	r3, [r7, #4]
 8010be8:	881b      	ldrh	r3, [r3, #0]
 8010bea:	4618      	mov	r0, r3
 8010bec:	f003 fd28 	bl	8014640 <malloc>
 8010bf0:	4603      	mov	r3, r0
 8010bf2:	461a      	mov	r2, r3
 8010bf4:	68bb      	ldr	r3, [r7, #8]
 8010bf6:	601a      	str	r2, [r3, #0]
	if ((*output_buffer) == 0)
 8010bf8:	68bb      	ldr	r3, [r7, #8]
 8010bfa:	681b      	ldr	r3, [r3, #0]
 8010bfc:	2b00      	cmp	r3, #0
 8010bfe:	d113      	bne.n	8010c28 <s_modbus_tcp_func_06_write_sreg+0x90>
	{
		retval = MB_ENORES;
 8010c00:	2304      	movs	r3, #4
 8010c02:	75fb      	strb	r3, [r7, #23]
		*len = 9;
 8010c04:	687b      	ldr	r3, [r7, #4]
 8010c06:	2209      	movs	r2, #9
 8010c08:	801a      	strh	r2, [r3, #0]
		(*output_buffer) = malloc (*len);
 8010c0a:	687b      	ldr	r3, [r7, #4]
 8010c0c:	881b      	ldrh	r3, [r3, #0]
 8010c0e:	4618      	mov	r0, r3
 8010c10:	f003 fd16 	bl	8014640 <malloc>
 8010c14:	4603      	mov	r3, r0
 8010c16:	461a      	mov	r2, r3
 8010c18:	68bb      	ldr	r3, [r7, #8]
 8010c1a:	601a      	str	r2, [r3, #0]
		if ((*output_buffer) == 0)
 8010c1c:	68bb      	ldr	r3, [r7, #8]
 8010c1e:	681b      	ldr	r3, [r3, #0]
 8010c20:	2b00      	cmp	r3, #0
 8010c22:	d101      	bne.n	8010c28 <s_modbus_tcp_func_06_write_sreg+0x90>
			return MB_EPORTERR;
 8010c24:	2303      	movs	r3, #3
 8010c26:	e07a      	b.n	8010d1e <s_modbus_tcp_func_06_write_sreg+0x186>
	}

	(*output_buffer)[0] = input_buffer[0]; //trans id
 8010c28:	68bb      	ldr	r3, [r7, #8]
 8010c2a:	681b      	ldr	r3, [r3, #0]
 8010c2c:	68fa      	ldr	r2, [r7, #12]
 8010c2e:	7812      	ldrb	r2, [r2, #0]
 8010c30:	701a      	strb	r2, [r3, #0]
	(*output_buffer)[1] = input_buffer[1];
 8010c32:	68bb      	ldr	r3, [r7, #8]
 8010c34:	681b      	ldr	r3, [r3, #0]
 8010c36:	3301      	adds	r3, #1
 8010c38:	68fa      	ldr	r2, [r7, #12]
 8010c3a:	7852      	ldrb	r2, [r2, #1]
 8010c3c:	701a      	strb	r2, [r3, #0]

	(*output_buffer)[2] = input_buffer[2]; //protocol identifier
 8010c3e:	68bb      	ldr	r3, [r7, #8]
 8010c40:	681b      	ldr	r3, [r3, #0]
 8010c42:	3302      	adds	r3, #2
 8010c44:	68fa      	ldr	r2, [r7, #12]
 8010c46:	7892      	ldrb	r2, [r2, #2]
 8010c48:	701a      	strb	r2, [r3, #0]
	(*output_buffer)[3] = input_buffer[3];
 8010c4a:	68bb      	ldr	r3, [r7, #8]
 8010c4c:	681b      	ldr	r3, [r3, #0]
 8010c4e:	3303      	adds	r3, #3
 8010c50:	68fa      	ldr	r2, [r7, #12]
 8010c52:	78d2      	ldrb	r2, [r2, #3]
 8010c54:	701a      	strb	r2, [r3, #0]

	(*output_buffer)[4] = (6) >> 8; //message length
 8010c56:	68bb      	ldr	r3, [r7, #8]
 8010c58:	681b      	ldr	r3, [r3, #0]
 8010c5a:	3304      	adds	r3, #4
 8010c5c:	2200      	movs	r2, #0
 8010c5e:	701a      	strb	r2, [r3, #0]
	(*output_buffer)[5] = (6) & 0xFF;
 8010c60:	68bb      	ldr	r3, [r7, #8]
 8010c62:	681b      	ldr	r3, [r3, #0]
 8010c64:	3305      	adds	r3, #5
 8010c66:	2206      	movs	r2, #6
 8010c68:	701a      	strb	r2, [r3, #0]

	(*output_buffer)[6] = input_buffer[6]; //address of device
 8010c6a:	68bb      	ldr	r3, [r7, #8]
 8010c6c:	681b      	ldr	r3, [r3, #0]
 8010c6e:	3306      	adds	r3, #6
 8010c70:	68fa      	ldr	r2, [r7, #12]
 8010c72:	7992      	ldrb	r2, [r2, #6]
 8010c74:	701a      	strb	r2, [r3, #0]
	(*output_buffer)[7] = input_buffer[7]; //func
 8010c76:	68bb      	ldr	r3, [r7, #8]
 8010c78:	681b      	ldr	r3, [r3, #0]
 8010c7a:	3307      	adds	r3, #7
 8010c7c:	68fa      	ldr	r2, [r7, #12]
 8010c7e:	79d2      	ldrb	r2, [r2, #7]
 8010c80:	701a      	strb	r2, [r3, #0]

	(*output_buffer)[8] = input_buffer[8]; //address of register
 8010c82:	68bb      	ldr	r3, [r7, #8]
 8010c84:	681b      	ldr	r3, [r3, #0]
 8010c86:	3308      	adds	r3, #8
 8010c88:	68fa      	ldr	r2, [r7, #12]
 8010c8a:	7a12      	ldrb	r2, [r2, #8]
 8010c8c:	701a      	strb	r2, [r3, #0]
	(*output_buffer)[9] = input_buffer[9]; //func
 8010c8e:	68bb      	ldr	r3, [r7, #8]
 8010c90:	681b      	ldr	r3, [r3, #0]
 8010c92:	3309      	adds	r3, #9
 8010c94:	68fa      	ldr	r2, [r7, #12]
 8010c96:	7a52      	ldrb	r2, [r2, #9]
 8010c98:	701a      	strb	r2, [r3, #0]

	(*output_buffer)[10] = input_buffer[10]; //data to write
 8010c9a:	68bb      	ldr	r3, [r7, #8]
 8010c9c:	681b      	ldr	r3, [r3, #0]
 8010c9e:	330a      	adds	r3, #10
 8010ca0:	68fa      	ldr	r2, [r7, #12]
 8010ca2:	7a92      	ldrb	r2, [r2, #10]
 8010ca4:	701a      	strb	r2, [r3, #0]
	(*output_buffer)[11] = input_buffer[11]; //func
 8010ca6:	68bb      	ldr	r3, [r7, #8]
 8010ca8:	681b      	ldr	r3, [r3, #0]
 8010caa:	330b      	adds	r3, #11
 8010cac:	68fa      	ldr	r2, [r7, #12]
 8010cae:	7ad2      	ldrb	r2, [r2, #11]
 8010cb0:	701a      	strb	r2, [r3, #0]

	if (retval != MB_ENORES)
 8010cb2:	7dfb      	ldrb	r3, [r7, #23]
 8010cb4:	2b04      	cmp	r3, #4
 8010cb6:	d01a      	beq.n	8010cee <s_modbus_tcp_func_06_write_sreg+0x156>
	{
		for (uint8_t i = 0; i < POOL_CNT; i++)
 8010cb8:	2300      	movs	r3, #0
 8010cba:	75bb      	strb	r3, [r7, #22]
 8010cbc:	e012      	b.n	8010ce4 <s_modbus_tcp_func_06_write_sreg+0x14c>
		{
			retval = s_write_hr(pool_of_pools[i], address, reg_no, input_buffer + offset);
 8010cbe:	7dbb      	ldrb	r3, [r7, #22]
 8010cc0:	4a19      	ldr	r2, [pc, #100]	; (8010d28 <s_modbus_tcp_func_06_write_sreg+0x190>)
 8010cc2:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8010cc6:	7c7b      	ldrb	r3, [r7, #17]
 8010cc8:	68fa      	ldr	r2, [r7, #12]
 8010cca:	4413      	add	r3, r2
 8010ccc:	8a7a      	ldrh	r2, [r7, #18]
 8010cce:	8ab9      	ldrh	r1, [r7, #20]
 8010cd0:	f7ff fe18 	bl	8010904 <s_write_hr>
 8010cd4:	4603      	mov	r3, r0
 8010cd6:	75fb      	strb	r3, [r7, #23]
			if (MB_ENOERR == retval)
 8010cd8:	7dfb      	ldrb	r3, [r7, #23]
 8010cda:	2b00      	cmp	r3, #0
 8010cdc:	d006      	beq.n	8010cec <s_modbus_tcp_func_06_write_sreg+0x154>
		for (uint8_t i = 0; i < POOL_CNT; i++)
 8010cde:	7dbb      	ldrb	r3, [r7, #22]
 8010ce0:	3301      	adds	r3, #1
 8010ce2:	75bb      	strb	r3, [r7, #22]
 8010ce4:	7dbb      	ldrb	r3, [r7, #22]
 8010ce6:	2b06      	cmp	r3, #6
 8010ce8:	d9e9      	bls.n	8010cbe <s_modbus_tcp_func_06_write_sreg+0x126>
 8010cea:	e000      	b.n	8010cee <s_modbus_tcp_func_06_write_sreg+0x156>
				break;
 8010cec:	bf00      	nop
		}
	}

	if (retval != MB_ENOERR)
 8010cee:	7dfb      	ldrb	r3, [r7, #23]
 8010cf0:	2b00      	cmp	r3, #0
 8010cf2:	d013      	beq.n	8010d1c <s_modbus_tcp_func_06_write_sreg+0x184>
	{
		s_exception_handler(retval, (*output_buffer));
 8010cf4:	68bb      	ldr	r3, [r7, #8]
 8010cf6:	681a      	ldr	r2, [r3, #0]
 8010cf8:	7dfb      	ldrb	r3, [r7, #23]
 8010cfa:	4611      	mov	r1, r2
 8010cfc:	4618      	mov	r0, r3
 8010cfe:	f7ff fe65 	bl	80109cc <s_exception_handler>
		(*output_buffer)[4] = 3 >> 8; //message length
 8010d02:	68bb      	ldr	r3, [r7, #8]
 8010d04:	681b      	ldr	r3, [r3, #0]
 8010d06:	3304      	adds	r3, #4
 8010d08:	2200      	movs	r2, #0
 8010d0a:	701a      	strb	r2, [r3, #0]
		(*output_buffer)[5] = (3) & 0xFF;
 8010d0c:	68bb      	ldr	r3, [r7, #8]
 8010d0e:	681b      	ldr	r3, [r3, #0]
 8010d10:	3305      	adds	r3, #5
 8010d12:	2203      	movs	r2, #3
 8010d14:	701a      	strb	r2, [r3, #0]
		*len = 9;
 8010d16:	687b      	ldr	r3, [r7, #4]
 8010d18:	2209      	movs	r2, #9
 8010d1a:	801a      	strh	r2, [r3, #0]
	}

	return retval;
 8010d1c:	7dfb      	ldrb	r3, [r7, #23]

}
 8010d1e:	4618      	mov	r0, r3
 8010d20:	3718      	adds	r7, #24
 8010d22:	46bd      	mov	sp, r7
 8010d24:	bd80      	pop	{r7, pc}
 8010d26:	bf00      	nop
 8010d28:	20000960 	.word	0x20000960

08010d2c <s_modbus_tcp_func_16_write_mregs>:

static mb_error_code s_modbus_tcp_func_16_write_mregs(char * input_buffer, char ** output_buffer, uint16_t * len)
{
 8010d2c:	b580      	push	{r7, lr}
 8010d2e:	b086      	sub	sp, #24
 8010d30:	af00      	add	r7, sp, #0
 8010d32:	60f8      	str	r0, [r7, #12]
 8010d34:	60b9      	str	r1, [r7, #8]
 8010d36:	607a      	str	r2, [r7, #4]
	mb_error_code retval= MB_ENOREG;
 8010d38:	2301      	movs	r3, #1
 8010d3a:	75fb      	strb	r3, [r7, #23]
	uint16_t reg_no;
	uint16_t address;
	uint8_t offset = 7; //offset for data in single reg or multi reg
 8010d3c:	2307      	movs	r3, #7
 8010d3e:	757b      	strb	r3, [r7, #21]
	address = input_buffer[8] << 8 | input_buffer[9];
 8010d40:	68fb      	ldr	r3, [r7, #12]
 8010d42:	3308      	adds	r3, #8
 8010d44:	781b      	ldrb	r3, [r3, #0]
 8010d46:	021b      	lsls	r3, r3, #8
 8010d48:	b21a      	sxth	r2, r3
 8010d4a:	68fb      	ldr	r3, [r7, #12]
 8010d4c:	3309      	adds	r3, #9
 8010d4e:	781b      	ldrb	r3, [r3, #0]
 8010d50:	b21b      	sxth	r3, r3
 8010d52:	4313      	orrs	r3, r2
 8010d54:	b21b      	sxth	r3, r3
 8010d56:	827b      	strh	r3, [r7, #18]
	reg_no =  input_buffer[10] << 8 | input_buffer[11];
 8010d58:	68fb      	ldr	r3, [r7, #12]
 8010d5a:	330a      	adds	r3, #10
 8010d5c:	781b      	ldrb	r3, [r3, #0]
 8010d5e:	021b      	lsls	r3, r3, #8
 8010d60:	b21a      	sxth	r2, r3
 8010d62:	68fb      	ldr	r3, [r7, #12]
 8010d64:	330b      	adds	r3, #11
 8010d66:	781b      	ldrb	r3, [r3, #0]
 8010d68:	b21b      	sxth	r3, r3
 8010d6a:	4313      	orrs	r3, r2
 8010d6c:	b21b      	sxth	r3, r3
 8010d6e:	823b      	strh	r3, [r7, #16]

	offset = 13;
 8010d70:	230d      	movs	r3, #13
 8010d72:	757b      	strb	r3, [r7, #21]

	*len = 12;
 8010d74:	687b      	ldr	r3, [r7, #4]
 8010d76:	220c      	movs	r2, #12
 8010d78:	801a      	strh	r2, [r3, #0]

	(*output_buffer) = malloc(*len);
 8010d7a:	687b      	ldr	r3, [r7, #4]
 8010d7c:	881b      	ldrh	r3, [r3, #0]
 8010d7e:	4618      	mov	r0, r3
 8010d80:	f003 fc5e 	bl	8014640 <malloc>
 8010d84:	4603      	mov	r3, r0
 8010d86:	461a      	mov	r2, r3
 8010d88:	68bb      	ldr	r3, [r7, #8]
 8010d8a:	601a      	str	r2, [r3, #0]
		if ((*output_buffer) == 0)
 8010d8c:	68bb      	ldr	r3, [r7, #8]
 8010d8e:	681b      	ldr	r3, [r3, #0]
 8010d90:	2b00      	cmp	r3, #0
 8010d92:	d113      	bne.n	8010dbc <s_modbus_tcp_func_16_write_mregs+0x90>
		{
			retval = MB_ENORES;
 8010d94:	2304      	movs	r3, #4
 8010d96:	75fb      	strb	r3, [r7, #23]
			*len = 9;
 8010d98:	687b      	ldr	r3, [r7, #4]
 8010d9a:	2209      	movs	r2, #9
 8010d9c:	801a      	strh	r2, [r3, #0]
			(*output_buffer) = malloc (*len);
 8010d9e:	687b      	ldr	r3, [r7, #4]
 8010da0:	881b      	ldrh	r3, [r3, #0]
 8010da2:	4618      	mov	r0, r3
 8010da4:	f003 fc4c 	bl	8014640 <malloc>
 8010da8:	4603      	mov	r3, r0
 8010daa:	461a      	mov	r2, r3
 8010dac:	68bb      	ldr	r3, [r7, #8]
 8010dae:	601a      	str	r2, [r3, #0]
			if ((*output_buffer) == 0)
 8010db0:	68bb      	ldr	r3, [r7, #8]
 8010db2:	681b      	ldr	r3, [r3, #0]
 8010db4:	2b00      	cmp	r3, #0
 8010db6:	d101      	bne.n	8010dbc <s_modbus_tcp_func_16_write_mregs+0x90>
				return MB_EPORTERR;
 8010db8:	2303      	movs	r3, #3
 8010dba:	e085      	b.n	8010ec8 <s_modbus_tcp_func_16_write_mregs+0x19c>
		}

	(*output_buffer)[0] = input_buffer[0];
 8010dbc:	68bb      	ldr	r3, [r7, #8]
 8010dbe:	681b      	ldr	r3, [r3, #0]
 8010dc0:	68fa      	ldr	r2, [r7, #12]
 8010dc2:	7812      	ldrb	r2, [r2, #0]
 8010dc4:	701a      	strb	r2, [r3, #0]
	(*output_buffer)[1] = input_buffer[1];
 8010dc6:	68bb      	ldr	r3, [r7, #8]
 8010dc8:	681b      	ldr	r3, [r3, #0]
 8010dca:	3301      	adds	r3, #1
 8010dcc:	68fa      	ldr	r2, [r7, #12]
 8010dce:	7852      	ldrb	r2, [r2, #1]
 8010dd0:	701a      	strb	r2, [r3, #0]

	if (retval != MB_ENORES)
 8010dd2:	7dfb      	ldrb	r3, [r7, #23]
 8010dd4:	2b04      	cmp	r3, #4
 8010dd6:	d01a      	beq.n	8010e0e <s_modbus_tcp_func_16_write_mregs+0xe2>
	{
		for (uint8_t i = 0; i < POOL_CNT; i++)
 8010dd8:	2300      	movs	r3, #0
 8010dda:	75bb      	strb	r3, [r7, #22]
 8010ddc:	e012      	b.n	8010e04 <s_modbus_tcp_func_16_write_mregs+0xd8>
		{
			retval = s_write_hr(pool_of_pools[i], address, reg_no, input_buffer + offset);
 8010dde:	7dbb      	ldrb	r3, [r7, #22]
 8010de0:	4a3b      	ldr	r2, [pc, #236]	; (8010ed0 <s_modbus_tcp_func_16_write_mregs+0x1a4>)
 8010de2:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8010de6:	7d7b      	ldrb	r3, [r7, #21]
 8010de8:	68fa      	ldr	r2, [r7, #12]
 8010dea:	4413      	add	r3, r2
 8010dec:	8a3a      	ldrh	r2, [r7, #16]
 8010dee:	8a79      	ldrh	r1, [r7, #18]
 8010df0:	f7ff fd88 	bl	8010904 <s_write_hr>
 8010df4:	4603      	mov	r3, r0
 8010df6:	75fb      	strb	r3, [r7, #23]
			if (MB_ENOERR == retval)
 8010df8:	7dfb      	ldrb	r3, [r7, #23]
 8010dfa:	2b00      	cmp	r3, #0
 8010dfc:	d006      	beq.n	8010e0c <s_modbus_tcp_func_16_write_mregs+0xe0>
		for (uint8_t i = 0; i < POOL_CNT; i++)
 8010dfe:	7dbb      	ldrb	r3, [r7, #22]
 8010e00:	3301      	adds	r3, #1
 8010e02:	75bb      	strb	r3, [r7, #22]
 8010e04:	7dbb      	ldrb	r3, [r7, #22]
 8010e06:	2b06      	cmp	r3, #6
 8010e08:	d9e9      	bls.n	8010dde <s_modbus_tcp_func_16_write_mregs+0xb2>
 8010e0a:	e000      	b.n	8010e0e <s_modbus_tcp_func_16_write_mregs+0xe2>
				break;
 8010e0c:	bf00      	nop
		}
	}

	(*output_buffer)[0] = input_buffer[0]; //trans id
 8010e0e:	68bb      	ldr	r3, [r7, #8]
 8010e10:	681b      	ldr	r3, [r3, #0]
 8010e12:	68fa      	ldr	r2, [r7, #12]
 8010e14:	7812      	ldrb	r2, [r2, #0]
 8010e16:	701a      	strb	r2, [r3, #0]
	(*output_buffer)[1] = input_buffer[1];
 8010e18:	68bb      	ldr	r3, [r7, #8]
 8010e1a:	681b      	ldr	r3, [r3, #0]
 8010e1c:	3301      	adds	r3, #1
 8010e1e:	68fa      	ldr	r2, [r7, #12]
 8010e20:	7852      	ldrb	r2, [r2, #1]
 8010e22:	701a      	strb	r2, [r3, #0]

	(*output_buffer)[2] = input_buffer[2]; //protocol identifier
 8010e24:	68bb      	ldr	r3, [r7, #8]
 8010e26:	681b      	ldr	r3, [r3, #0]
 8010e28:	3302      	adds	r3, #2
 8010e2a:	68fa      	ldr	r2, [r7, #12]
 8010e2c:	7892      	ldrb	r2, [r2, #2]
 8010e2e:	701a      	strb	r2, [r3, #0]
	(*output_buffer)[3] = input_buffer[3];
 8010e30:	68bb      	ldr	r3, [r7, #8]
 8010e32:	681b      	ldr	r3, [r3, #0]
 8010e34:	3303      	adds	r3, #3
 8010e36:	68fa      	ldr	r2, [r7, #12]
 8010e38:	78d2      	ldrb	r2, [r2, #3]
 8010e3a:	701a      	strb	r2, [r3, #0]

	(*output_buffer)[4] = (6) >> 8; //message length
 8010e3c:	68bb      	ldr	r3, [r7, #8]
 8010e3e:	681b      	ldr	r3, [r3, #0]
 8010e40:	3304      	adds	r3, #4
 8010e42:	2200      	movs	r2, #0
 8010e44:	701a      	strb	r2, [r3, #0]
	(*output_buffer)[5] = (6) & 0xFF;
 8010e46:	68bb      	ldr	r3, [r7, #8]
 8010e48:	681b      	ldr	r3, [r3, #0]
 8010e4a:	3305      	adds	r3, #5
 8010e4c:	2206      	movs	r2, #6
 8010e4e:	701a      	strb	r2, [r3, #0]

	(*output_buffer)[6] = input_buffer[6]; //address of device
 8010e50:	68bb      	ldr	r3, [r7, #8]
 8010e52:	681b      	ldr	r3, [r3, #0]
 8010e54:	3306      	adds	r3, #6
 8010e56:	68fa      	ldr	r2, [r7, #12]
 8010e58:	7992      	ldrb	r2, [r2, #6]
 8010e5a:	701a      	strb	r2, [r3, #0]
	(*output_buffer)[7] = input_buffer[7]; //func
 8010e5c:	68bb      	ldr	r3, [r7, #8]
 8010e5e:	681b      	ldr	r3, [r3, #0]
 8010e60:	3307      	adds	r3, #7
 8010e62:	68fa      	ldr	r2, [r7, #12]
 8010e64:	79d2      	ldrb	r2, [r2, #7]
 8010e66:	701a      	strb	r2, [r3, #0]

	(*output_buffer)[8] = input_buffer[8]; //address of register
 8010e68:	68bb      	ldr	r3, [r7, #8]
 8010e6a:	681b      	ldr	r3, [r3, #0]
 8010e6c:	3308      	adds	r3, #8
 8010e6e:	68fa      	ldr	r2, [r7, #12]
 8010e70:	7a12      	ldrb	r2, [r2, #8]
 8010e72:	701a      	strb	r2, [r3, #0]
	(*output_buffer)[9] = input_buffer[9]; //func
 8010e74:	68bb      	ldr	r3, [r7, #8]
 8010e76:	681b      	ldr	r3, [r3, #0]
 8010e78:	3309      	adds	r3, #9
 8010e7a:	68fa      	ldr	r2, [r7, #12]
 8010e7c:	7a52      	ldrb	r2, [r2, #9]
 8010e7e:	701a      	strb	r2, [r3, #0]

	(*output_buffer)[10] = input_buffer[10]; //data to write
 8010e80:	68bb      	ldr	r3, [r7, #8]
 8010e82:	681b      	ldr	r3, [r3, #0]
 8010e84:	330a      	adds	r3, #10
 8010e86:	68fa      	ldr	r2, [r7, #12]
 8010e88:	7a92      	ldrb	r2, [r2, #10]
 8010e8a:	701a      	strb	r2, [r3, #0]
	(*output_buffer)[11] = input_buffer[11]; //func
 8010e8c:	68bb      	ldr	r3, [r7, #8]
 8010e8e:	681b      	ldr	r3, [r3, #0]
 8010e90:	330b      	adds	r3, #11
 8010e92:	68fa      	ldr	r2, [r7, #12]
 8010e94:	7ad2      	ldrb	r2, [r2, #11]
 8010e96:	701a      	strb	r2, [r3, #0]


	if (retval != MB_ENOERR)
 8010e98:	7dfb      	ldrb	r3, [r7, #23]
 8010e9a:	2b00      	cmp	r3, #0
 8010e9c:	d013      	beq.n	8010ec6 <s_modbus_tcp_func_16_write_mregs+0x19a>
	{
		s_exception_handler(retval, (*output_buffer));
 8010e9e:	68bb      	ldr	r3, [r7, #8]
 8010ea0:	681a      	ldr	r2, [r3, #0]
 8010ea2:	7dfb      	ldrb	r3, [r7, #23]
 8010ea4:	4611      	mov	r1, r2
 8010ea6:	4618      	mov	r0, r3
 8010ea8:	f7ff fd90 	bl	80109cc <s_exception_handler>
		(*output_buffer)[4] = 3 >> 8; //message length
 8010eac:	68bb      	ldr	r3, [r7, #8]
 8010eae:	681b      	ldr	r3, [r3, #0]
 8010eb0:	3304      	adds	r3, #4
 8010eb2:	2200      	movs	r2, #0
 8010eb4:	701a      	strb	r2, [r3, #0]
		(*output_buffer)[5] = (3) & 0xFF;
 8010eb6:	68bb      	ldr	r3, [r7, #8]
 8010eb8:	681b      	ldr	r3, [r3, #0]
 8010eba:	3305      	adds	r3, #5
 8010ebc:	2203      	movs	r2, #3
 8010ebe:	701a      	strb	r2, [r3, #0]
		*len = 9;
 8010ec0:	687b      	ldr	r3, [r7, #4]
 8010ec2:	2209      	movs	r2, #9
 8010ec4:	801a      	strh	r2, [r3, #0]
	}

	return retval;
 8010ec6:	7dfb      	ldrb	r3, [r7, #23]
}
 8010ec8:	4618      	mov	r0, r3
 8010eca:	3718      	adds	r7, #24
 8010ecc:	46bd      	mov	sp, r7
 8010ece:	bd80      	pop	{r7, pc}
 8010ed0:	20000960 	.word	0x20000960

08010ed4 <modbus_tcp_process_request>:


mb_error_code modbus_tcp_process_request(modbus_t * mb, char * input_buffer, char ** output_buffer, uint16_t * len)
{
 8010ed4:	b580      	push	{r7, lr}
 8010ed6:	b084      	sub	sp, #16
 8010ed8:	af00      	add	r7, sp, #0
 8010eda:	60f8      	str	r0, [r7, #12]
 8010edc:	60b9      	str	r1, [r7, #8]
 8010ede:	607a      	str	r2, [r7, #4]
 8010ee0:	603b      	str	r3, [r7, #0]


	//apply function
	switch(*(input_buffer + 7))
 8010ee2:	68bb      	ldr	r3, [r7, #8]
 8010ee4:	3307      	adds	r3, #7
 8010ee6:	781b      	ldrb	r3, [r3, #0]
 8010ee8:	3b01      	subs	r3, #1
 8010eea:	2b0f      	cmp	r3, #15
 8010eec:	d837      	bhi.n	8010f5e <modbus_tcp_process_request+0x8a>
 8010eee:	a201      	add	r2, pc, #4	; (adr r2, 8010ef4 <modbus_tcp_process_request+0x20>)
 8010ef0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010ef4:	08010f5f 	.word	0x08010f5f
 8010ef8:	08010f5f 	.word	0x08010f5f
 8010efc:	08010f35 	.word	0x08010f35
 8010f00:	08010f5f 	.word	0x08010f5f
 8010f04:	08010f5f 	.word	0x08010f5f
 8010f08:	08010f43 	.word	0x08010f43
 8010f0c:	08010f5f 	.word	0x08010f5f
 8010f10:	08010f5f 	.word	0x08010f5f
 8010f14:	08010f5f 	.word	0x08010f5f
 8010f18:	08010f5f 	.word	0x08010f5f
 8010f1c:	08010f5f 	.word	0x08010f5f
 8010f20:	08010f5f 	.word	0x08010f5f
 8010f24:	08010f5f 	.word	0x08010f5f
 8010f28:	08010f5f 	.word	0x08010f5f
 8010f2c:	08010f5f 	.word	0x08010f5f
 8010f30:	08010f51 	.word	0x08010f51
	case READ_COILS:
		break;
	case READ_DI:
		break;
	case READ_HR:
		return s_modbus_tcp_func_03_read_hr(input_buffer, output_buffer, len);
 8010f34:	683a      	ldr	r2, [r7, #0]
 8010f36:	6879      	ldr	r1, [r7, #4]
 8010f38:	68b8      	ldr	r0, [r7, #8]
 8010f3a:	f7ff fd6b 	bl	8010a14 <s_modbus_tcp_func_03_read_hr>
 8010f3e:	4603      	mov	r3, r0
 8010f40:	e00f      	b.n	8010f62 <modbus_tcp_process_request+0x8e>
	case READ_IR:
		break;
	case WRITE_SCOIL:
		break;
	case WRITE_SREG:
		return s_modbus_tcp_func_06_write_sreg(input_buffer, output_buffer, len);
 8010f42:	683a      	ldr	r2, [r7, #0]
 8010f44:	6879      	ldr	r1, [r7, #4]
 8010f46:	68b8      	ldr	r0, [r7, #8]
 8010f48:	f7ff fe26 	bl	8010b98 <s_modbus_tcp_func_06_write_sreg>
 8010f4c:	4603      	mov	r3, r0
 8010f4e:	e008      	b.n	8010f62 <modbus_tcp_process_request+0x8e>
	case WRITE_MCOILS:
		break;
	case WRITE_MREGS:
		return s_modbus_tcp_func_16_write_mregs(input_buffer, output_buffer, len);
 8010f50:	683a      	ldr	r2, [r7, #0]
 8010f52:	6879      	ldr	r1, [r7, #4]
 8010f54:	68b8      	ldr	r0, [r7, #8]
 8010f56:	f7ff fee9 	bl	8010d2c <s_modbus_tcp_func_16_write_mregs>
 8010f5a:	4603      	mov	r3, r0
 8010f5c:	e001      	b.n	8010f62 <modbus_tcp_process_request+0x8e>
	default:
		break;
 8010f5e:	bf00      	nop
	}

	return MB_EPORTERR;
 8010f60:	2303      	movs	r3, #3

}
 8010f62:	4618      	mov	r0, r3
 8010f64:	3710      	adds	r7, #16
 8010f66:	46bd      	mov	sp, r7
 8010f68:	bd80      	pop	{r7, pc}
 8010f6a:	bf00      	nop

08010f6c <eth_send_tcp_data>:
 * @param buff Input buffer
 * @param len Length of buffer
 * @return returns sent numbers or socket error
 */
int32_t eth_send_tcp_data(uint8_t * buff, uint16_t len)
{
 8010f6c:	b580      	push	{r7, lr}
 8010f6e:	b082      	sub	sp, #8
 8010f70:	af00      	add	r7, sp, #0
 8010f72:	6078      	str	r0, [r7, #4]
 8010f74:	460b      	mov	r3, r1
 8010f76:	807b      	strh	r3, [r7, #2]
	return send(0, buff, len);
 8010f78:	887b      	ldrh	r3, [r7, #2]
 8010f7a:	461a      	mov	r2, r3
 8010f7c:	6879      	ldr	r1, [r7, #4]
 8010f7e:	2000      	movs	r0, #0
 8010f80:	f7fe fd70 	bl	800fa64 <send>
 8010f84:	4603      	mov	r3, r0
}
 8010f86:	4618      	mov	r0, r3
 8010f88:	3708      	adds	r7, #8
 8010f8a:	46bd      	mov	sp, r7
 8010f8c:	bd80      	pop	{r7, pc}
	...

08010f90 <modbus_init_w5500>:

void modbus_init_w5500(modbus_t * mb)
{
 8010f90:	b580      	push	{r7, lr}
 8010f92:	b08a      	sub	sp, #40	; 0x28
 8010f94:	af02      	add	r7, sp, #8
 8010f96:	6078      	str	r0, [r7, #4]
	mb_pointer = mb;
 8010f98:	4a2f      	ldr	r2, [pc, #188]	; (8011058 <modbus_init_w5500+0xc8>)
 8010f9a:	687b      	ldr	r3, [r7, #4]
 8010f9c:	6013      	str	r3, [r2, #0]
	wiz_NetInfo wnet = {\
 8010f9e:	2300      	movs	r3, #0
 8010fa0:	723b      	strb	r3, [r7, #8]
 8010fa2:	2308      	movs	r3, #8
 8010fa4:	727b      	strb	r3, [r7, #9]
 8010fa6:	23dc      	movs	r3, #220	; 0xdc
 8010fa8:	72bb      	strb	r3, [r7, #10]
 8010faa:	23ab      	movs	r3, #171	; 0xab
 8010fac:	72fb      	strb	r3, [r7, #11]
 8010fae:	23cd      	movs	r3, #205	; 0xcd
 8010fb0:	733b      	strb	r3, [r7, #12]
 8010fb2:	23ef      	movs	r3, #239	; 0xef
 8010fb4:	737b      	strb	r3, [r7, #13]
			.mac = {0x00, 0x08, 0xdc, 0xab, 0xcd, 0xef},
			.ip = {mb->ip_addr.ip1, mb->ip_addr.ip2, mb->ip_addr.ip3, mb->ip_addr.ip4},//todo ethernet setting in modbus registers
 8010fb6:	687b      	ldr	r3, [r7, #4]
 8010fb8:	7c1b      	ldrb	r3, [r3, #16]
	wiz_NetInfo wnet = {\
 8010fba:	73bb      	strb	r3, [r7, #14]
			.ip = {mb->ip_addr.ip1, mb->ip_addr.ip2, mb->ip_addr.ip3, mb->ip_addr.ip4},//todo ethernet setting in modbus registers
 8010fbc:	687b      	ldr	r3, [r7, #4]
 8010fbe:	7c5b      	ldrb	r3, [r3, #17]
	wiz_NetInfo wnet = {\
 8010fc0:	73fb      	strb	r3, [r7, #15]
			.ip = {mb->ip_addr.ip1, mb->ip_addr.ip2, mb->ip_addr.ip3, mb->ip_addr.ip4},//todo ethernet setting in modbus registers
 8010fc2:	687b      	ldr	r3, [r7, #4]
 8010fc4:	7c9b      	ldrb	r3, [r3, #18]
	wiz_NetInfo wnet = {\
 8010fc6:	743b      	strb	r3, [r7, #16]
			.ip = {mb->ip_addr.ip1, mb->ip_addr.ip2, mb->ip_addr.ip3, mb->ip_addr.ip4},//todo ethernet setting in modbus registers
 8010fc8:	687b      	ldr	r3, [r7, #4]
 8010fca:	7cdb      	ldrb	r3, [r3, #19]
	wiz_NetInfo wnet = {\
 8010fcc:	747b      	strb	r3, [r7, #17]
			.sn = {mb->netmask_addr.ip1, mb->netmask_addr.ip2, mb->netmask_addr.ip3, mb->netmask_addr.ip4},
 8010fce:	687b      	ldr	r3, [r7, #4]
 8010fd0:	7f1b      	ldrb	r3, [r3, #28]
	wiz_NetInfo wnet = {\
 8010fd2:	74bb      	strb	r3, [r7, #18]
			.sn = {mb->netmask_addr.ip1, mb->netmask_addr.ip2, mb->netmask_addr.ip3, mb->netmask_addr.ip4},
 8010fd4:	687b      	ldr	r3, [r7, #4]
 8010fd6:	7f5b      	ldrb	r3, [r3, #29]
	wiz_NetInfo wnet = {\
 8010fd8:	74fb      	strb	r3, [r7, #19]
			.sn = {mb->netmask_addr.ip1, mb->netmask_addr.ip2, mb->netmask_addr.ip3, mb->netmask_addr.ip4},
 8010fda:	687b      	ldr	r3, [r7, #4]
 8010fdc:	7f9b      	ldrb	r3, [r3, #30]
	wiz_NetInfo wnet = {\
 8010fde:	753b      	strb	r3, [r7, #20]
			.sn = {mb->netmask_addr.ip1, mb->netmask_addr.ip2, mb->netmask_addr.ip3, mb->netmask_addr.ip4},
 8010fe0:	687b      	ldr	r3, [r7, #4]
 8010fe2:	7fdb      	ldrb	r3, [r3, #31]
	wiz_NetInfo wnet = {\
 8010fe4:	757b      	strb	r3, [r7, #21]
			.gw = {mb->gw_ip_addr.ip1, mb->gw_ip_addr.ip2, mb->gw_ip_addr.ip3, mb->gw_ip_addr.ip4},
 8010fe6:	687b      	ldr	r3, [r7, #4]
 8010fe8:	7d1b      	ldrb	r3, [r3, #20]
	wiz_NetInfo wnet = {\
 8010fea:	75bb      	strb	r3, [r7, #22]
			.gw = {mb->gw_ip_addr.ip1, mb->gw_ip_addr.ip2, mb->gw_ip_addr.ip3, mb->gw_ip_addr.ip4},
 8010fec:	687b      	ldr	r3, [r7, #4]
 8010fee:	7d5b      	ldrb	r3, [r3, #21]
	wiz_NetInfo wnet = {\
 8010ff0:	75fb      	strb	r3, [r7, #23]
			.gw = {mb->gw_ip_addr.ip1, mb->gw_ip_addr.ip2, mb->gw_ip_addr.ip3, mb->gw_ip_addr.ip4},
 8010ff2:	687b      	ldr	r3, [r7, #4]
 8010ff4:	7d9b      	ldrb	r3, [r3, #22]
	wiz_NetInfo wnet = {\
 8010ff6:	763b      	strb	r3, [r7, #24]
			.gw = {mb->gw_ip_addr.ip1, mb->gw_ip_addr.ip2, mb->gw_ip_addr.ip3, mb->gw_ip_addr.ip4},
 8010ff8:	687b      	ldr	r3, [r7, #4]
 8010ffa:	7ddb      	ldrb	r3, [r3, #23]
	wiz_NetInfo wnet = {\
 8010ffc:	767b      	strb	r3, [r7, #25]
			.dns = {mb->dns_ip_addr.ip1, mb->dns_ip_addr.ip2, mb->dns_ip_addr.ip3, mb->dns_ip_addr.ip4},
 8010ffe:	687b      	ldr	r3, [r7, #4]
 8011000:	7e1b      	ldrb	r3, [r3, #24]
	wiz_NetInfo wnet = {\
 8011002:	76bb      	strb	r3, [r7, #26]
			.dns = {mb->dns_ip_addr.ip1, mb->dns_ip_addr.ip2, mb->dns_ip_addr.ip3, mb->dns_ip_addr.ip4},
 8011004:	687b      	ldr	r3, [r7, #4]
 8011006:	7e5b      	ldrb	r3, [r3, #25]
	wiz_NetInfo wnet = {\
 8011008:	76fb      	strb	r3, [r7, #27]
			.dns = {mb->dns_ip_addr.ip1, mb->dns_ip_addr.ip2, mb->dns_ip_addr.ip3, mb->dns_ip_addr.ip4},
 801100a:	687b      	ldr	r3, [r7, #4]
 801100c:	7e9b      	ldrb	r3, [r3, #26]
	wiz_NetInfo wnet = {\
 801100e:	773b      	strb	r3, [r7, #28]
			.dns = {mb->dns_ip_addr.ip1, mb->dns_ip_addr.ip2, mb->dns_ip_addr.ip3, mb->dns_ip_addr.ip4},
 8011010:	687b      	ldr	r3, [r7, #4]
 8011012:	7edb      	ldrb	r3, [r3, #27]
	wiz_NetInfo wnet = {\
 8011014:	777b      	strb	r3, [r7, #29]
 8011016:	2301      	movs	r3, #1
 8011018:	77bb      	strb	r3, [r7, #30]
			.dhcp = NETINFO_STATIC };

	w5500_init(wnet);
 801101a:	466b      	mov	r3, sp
 801101c:	f107 0218 	add.w	r2, r7, #24
 8011020:	e892 0003 	ldmia.w	r2, {r0, r1}
 8011024:	6018      	str	r0, [r3, #0]
 8011026:	3304      	adds	r3, #4
 8011028:	8019      	strh	r1, [r3, #0]
 801102a:	3302      	adds	r3, #2
 801102c:	0c0a      	lsrs	r2, r1, #16
 801102e:	701a      	strb	r2, [r3, #0]
 8011030:	f107 0308 	add.w	r3, r7, #8
 8011034:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8011036:	f002 faad 	bl	8013594 <w5500_init>
	xTaskCreate(vEthTask, "eth", configMINIMAL_STACK_SIZE * 5, NULL, 2, &ethTaskHandler );
 801103a:	4b08      	ldr	r3, [pc, #32]	; (801105c <modbus_init_w5500+0xcc>)
 801103c:	9301      	str	r3, [sp, #4]
 801103e:	2302      	movs	r3, #2
 8011040:	9300      	str	r3, [sp, #0]
 8011042:	2300      	movs	r3, #0
 8011044:	f44f 7220 	mov.w	r2, #640	; 0x280
 8011048:	4905      	ldr	r1, [pc, #20]	; (8011060 <modbus_init_w5500+0xd0>)
 801104a:	4806      	ldr	r0, [pc, #24]	; (8011064 <modbus_init_w5500+0xd4>)
 801104c:	f7fd f92b 	bl	800e2a6 <xTaskCreate>
}
 8011050:	bf00      	nop
 8011052:	3720      	adds	r7, #32
 8011054:	46bd      	mov	sp, r7
 8011056:	bd80      	pop	{r7, pc}
 8011058:	20000900 	.word	0x20000900
 801105c:	200008fc 	.word	0x200008fc
 8011060:	08017084 	.word	0x08017084
 8011064:	0801109d 	.word	0x0801109d

08011068 <modbus_reinit_w5500>:

void modbus_reinit_w5500(modbus_t * mb)
{
 8011068:	b580      	push	{r7, lr}
 801106a:	b082      	sub	sp, #8
 801106c:	af00      	add	r7, sp, #0
 801106e:	6078      	str	r0, [r7, #4]
	if (ethTaskHandler != 0)
 8011070:	4b09      	ldr	r3, [pc, #36]	; (8011098 <modbus_reinit_w5500+0x30>)
 8011072:	681b      	ldr	r3, [r3, #0]
 8011074:	2b00      	cmp	r3, #0
 8011076:	d008      	beq.n	801108a <modbus_reinit_w5500+0x22>
	{
		vTaskDelete(ethTaskHandler);
 8011078:	4b07      	ldr	r3, [pc, #28]	; (8011098 <modbus_reinit_w5500+0x30>)
 801107a:	681b      	ldr	r3, [r3, #0]
 801107c:	4618      	mov	r0, r3
 801107e:	f7fd fa3b 	bl	800e4f8 <vTaskDelete>
		modbus_init_w5500(mb);
 8011082:	6878      	ldr	r0, [r7, #4]
 8011084:	f7ff ff84 	bl	8010f90 <modbus_init_w5500>
	else
	{
		modbus_init_w5500(mb);
	}

}
 8011088:	e002      	b.n	8011090 <modbus_reinit_w5500+0x28>
		modbus_init_w5500(mb);
 801108a:	6878      	ldr	r0, [r7, #4]
 801108c:	f7ff ff80 	bl	8010f90 <modbus_init_w5500>
}
 8011090:	bf00      	nop
 8011092:	3708      	adds	r7, #8
 8011094:	46bd      	mov	sp, r7
 8011096:	bd80      	pop	{r7, pc}
 8011098:	200008fc 	.word	0x200008fc

0801109c <vEthTask>:

void vEthTask(void *pvParameters)
{
 801109c:	b580      	push	{r7, lr}
 801109e:	b086      	sub	sp, #24
 80110a0:	af00      	add	r7, sp, #0
 80110a2:	6078      	str	r0, [r7, #4]

	int8_t sock_result;


	sock_result = socket(0, Sn_MR_TCP, mb_pointer->port, SF_TCP_NODELAY);
 80110a4:	4b31      	ldr	r3, [pc, #196]	; (801116c <vEthTask+0xd0>)
 80110a6:	681b      	ldr	r3, [r3, #0]
 80110a8:	8c1a      	ldrh	r2, [r3, #32]
 80110aa:	2320      	movs	r3, #32
 80110ac:	2101      	movs	r1, #1
 80110ae:	2000      	movs	r0, #0
 80110b0:	f7fe fafe 	bl	800f6b0 <socket>
 80110b4:	4603      	mov	r3, r0
 80110b6:	75fb      	strb	r3, [r7, #23]

	for(;;)
	{
		sock_result = listen(0);
 80110b8:	2000      	movs	r0, #0
 80110ba:	f7fe fc79 	bl	800f9b0 <listen>
 80110be:	4603      	mov	r3, r0
 80110c0:	75fb      	strb	r3, [r7, #23]
		if (sock_result == SOCK_OK)
 80110c2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80110c6:	2b01      	cmp	r3, #1
 80110c8:	d141      	bne.n	801114e <vEthTask+0xb2>
		{//while socket in listen mode we wait for connection
			while(getSn_SR(0) == SOCK_LISTEN)
 80110ca:	e002      	b.n	80110d2 <vEthTask+0x36>
				vTaskDelay(100);
 80110cc:	2064      	movs	r0, #100	; 0x64
 80110ce:	f7fd faa1 	bl	800e614 <vTaskDelay>
			while(getSn_SR(0) == SOCK_LISTEN)
 80110d2:	f44f 7042 	mov.w	r0, #776	; 0x308
 80110d6:	f7fe f843 	bl	800f160 <WIZCHIP_READ>
 80110da:	4603      	mov	r3, r0
 80110dc:	2b14      	cmp	r3, #20
 80110de:	d0f5      	beq.n	80110cc <vEthTask+0x30>
			//If we got a connection, read IP address and port
			if (getSn_SR(0) == SOCK_ESTABLISHED)
 80110e0:	f44f 7042 	mov.w	r0, #776	; 0x308
 80110e4:	f7fe f83c 	bl	800f160 <WIZCHIP_READ>
 80110e8:	4603      	mov	r3, r0
 80110ea:	2b17      	cmp	r3, #23
 80110ec:	d1e4      	bne.n	80110b8 <vEthTask+0x1c>
			{

				for(;;)
				{
					int32_t sock_status; //Don't mess with sock_result, this var shows errors
					sock_status = recv(0, recv_buff, sizeof(recv_buff));
 80110ee:	22ff      	movs	r2, #255	; 0xff
 80110f0:	491f      	ldr	r1, [pc, #124]	; (8011170 <vEthTask+0xd4>)
 80110f2:	2000      	movs	r0, #0
 80110f4:	f7fe fdb0 	bl	800fc58 <recv>
 80110f8:	6138      	str	r0, [r7, #16]

					if (sock_status > 0){
 80110fa:	693b      	ldr	r3, [r7, #16]
 80110fc:	2b00      	cmp	r3, #0
 80110fe:	dd32      	ble.n	8011166 <vEthTask+0xca>
						//led_pc_conn_ctl(Bit_SET);
						//hr_bn_selfcheckout |= 1 <<TCP_IP_CONNSTATE;
						//If we receive valid data (sock_status > 0), send event to modbus
						uint16_t len = (uint16_t) sock_status;
 8011100:	693b      	ldr	r3, [r7, #16]
 8011102:	b29b      	uxth	r3, r3
 8011104:	81bb      	strh	r3, [r7, #12]
						mb_error_code err = modbus_tcp_process_request(mb_pointer, recv_buff, &output_buffer, &len);
 8011106:	4b19      	ldr	r3, [pc, #100]	; (801116c <vEthTask+0xd0>)
 8011108:	6818      	ldr	r0, [r3, #0]
 801110a:	f107 030c 	add.w	r3, r7, #12
 801110e:	4a19      	ldr	r2, [pc, #100]	; (8011174 <vEthTask+0xd8>)
 8011110:	4917      	ldr	r1, [pc, #92]	; (8011170 <vEthTask+0xd4>)
 8011112:	f7ff fedf 	bl	8010ed4 <modbus_tcp_process_request>
 8011116:	4603      	mov	r3, r0
 8011118:	73fb      	strb	r3, [r7, #15]
						if (err == MB_ENOERR || err == MB_ENOREG)
 801111a:	7bfb      	ldrb	r3, [r7, #15]
 801111c:	2b00      	cmp	r3, #0
 801111e:	d002      	beq.n	8011126 <vEthTask+0x8a>
 8011120:	7bfb      	ldrb	r3, [r7, #15]
 8011122:	2b01      	cmp	r3, #1
 8011124:	d106      	bne.n	8011134 <vEthTask+0x98>
						{
							eth_send_tcp_data(output_buffer, len);
 8011126:	4b13      	ldr	r3, [pc, #76]	; (8011174 <vEthTask+0xd8>)
 8011128:	681b      	ldr	r3, [r3, #0]
 801112a:	89ba      	ldrh	r2, [r7, #12]
 801112c:	4611      	mov	r1, r2
 801112e:	4618      	mov	r0, r3
 8011130:	f7ff ff1c 	bl	8010f6c <eth_send_tcp_data>

						}
						if (output_buffer != 0)
 8011134:	4b0f      	ldr	r3, [pc, #60]	; (8011174 <vEthTask+0xd8>)
 8011136:	681b      	ldr	r3, [r3, #0]
 8011138:	2b00      	cmp	r3, #0
 801113a:	d004      	beq.n	8011146 <vEthTask+0xaa>
							vPortFree(output_buffer);
 801113c:	4b0d      	ldr	r3, [pc, #52]	; (8011174 <vEthTask+0xd8>)
 801113e:	681b      	ldr	r3, [r3, #0]
 8011140:	4618      	mov	r0, r3
 8011142:	f7fc fbb1 	bl	800d8a8 <vPortFree>
						//hr_bn_selfcheckout &= ~(1 <<TCP_IP_CONNSTATE);
						//led_pc_conn_ctl(Bit_RESET);
						break;
					}

					vTaskDelay(100);
 8011146:	2064      	movs	r0, #100	; 0x64
 8011148:	f7fd fa64 	bl	800e614 <vTaskDelay>
				{
 801114c:	e7cf      	b.n	80110ee <vEthTask+0x52>
			}

		}
		else //If socket closed reopen
		{
			close(0);
 801114e:	2000      	movs	r0, #0
 8011150:	f7fe fbc0 	bl	800f8d4 <close>
			socket(0, Sn_MR_TCP, mb_pointer->port, SF_TCP_NODELAY);
 8011154:	4b05      	ldr	r3, [pc, #20]	; (801116c <vEthTask+0xd0>)
 8011156:	681b      	ldr	r3, [r3, #0]
 8011158:	8c1a      	ldrh	r2, [r3, #32]
 801115a:	2320      	movs	r3, #32
 801115c:	2101      	movs	r1, #1
 801115e:	2000      	movs	r0, #0
 8011160:	f7fe faa6 	bl	800f6b0 <socket>
 8011164:	e7a8      	b.n	80110b8 <vEthTask+0x1c>
						break;
 8011166:	bf00      	nop
		sock_result = listen(0);
 8011168:	e7a6      	b.n	80110b8 <vEthTask+0x1c>
 801116a:	bf00      	nop
 801116c:	20000900 	.word	0x20000900
 8011170:	20000534 	.word	0x20000534
 8011174:	20000904 	.word	0x20000904

08011178 <shv_modbus_fill_parameters_from_spi>:
#include "shv_modbus.h"
#include "adc_bp_struct.h"
#include "math.h"

void shv_modbus_fill_parameters_from_spi()
{
 8011178:	b598      	push	{r3, r4, r7, lr}
 801117a:	af00      	add	r7, sp, #0


	//packets
	hr_pack_number = (uint16_t)bp_struct.succ_packs_cnt;
 801117c:	4b55      	ldr	r3, [pc, #340]	; (80112d4 <shv_modbus_fill_parameters_from_spi+0x15c>)
 801117e:	691b      	ldr	r3, [r3, #16]
 8011180:	b29a      	uxth	r2, r3
 8011182:	4b55      	ldr	r3, [pc, #340]	; (80112d8 <shv_modbus_fill_parameters_from_spi+0x160>)
 8011184:	801a      	strh	r2, [r3, #0]
	hr_resistance = (uint16_t)(bp_struct.resistance / 1000);
 8011186:	4b53      	ldr	r3, [pc, #332]	; (80112d4 <shv_modbus_fill_parameters_from_spi+0x15c>)
 8011188:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801118a:	4954      	ldr	r1, [pc, #336]	; (80112dc <shv_modbus_fill_parameters_from_spi+0x164>)
 801118c:	4618      	mov	r0, r3
 801118e:	f7ef fd9d 	bl	8000ccc <__aeabi_fdiv>
 8011192:	4603      	mov	r3, r0
 8011194:	4618      	mov	r0, r3
 8011196:	f7ef fe35 	bl	8000e04 <__aeabi_f2uiz>
 801119a:	4603      	mov	r3, r0
 801119c:	b29a      	uxth	r2, r3
 801119e:	4b50      	ldr	r3, [pc, #320]	; (80112e0 <shv_modbus_fill_parameters_from_spi+0x168>)
 80111a0:	801a      	strh	r2, [r3, #0]
	hr_voltage = (uint16_t)bp_struct.line_voltage;
 80111a2:	4b4c      	ldr	r3, [pc, #304]	; (80112d4 <shv_modbus_fill_parameters_from_spi+0x15c>)
 80111a4:	6a1b      	ldr	r3, [r3, #32]
 80111a6:	4618      	mov	r0, r3
 80111a8:	f7ef fe2c 	bl	8000e04 <__aeabi_f2uiz>
 80111ac:	4603      	mov	r3, r0
 80111ae:	b29a      	uxth	r2, r3
 80111b0:	4b4c      	ldr	r3, [pc, #304]	; (80112e4 <shv_modbus_fill_parameters_from_spi+0x16c>)
 80111b2:	801a      	strh	r2, [r3, #0]
	hr_temp_plast = (uint16_t)bp_struct.fluid_t;
 80111b4:	4b47      	ldr	r3, [pc, #284]	; (80112d4 <shv_modbus_fill_parameters_from_spi+0x15c>)
 80111b6:	795b      	ldrb	r3, [r3, #5]
 80111b8:	b29a      	uxth	r2, r3
 80111ba:	4b4b      	ldr	r3, [pc, #300]	; (80112e8 <shv_modbus_fill_parameters_from_spi+0x170>)
 80111bc:	801a      	strh	r2, [r3, #0]
	hr_temp_oil = (uint16_t)bp_struct.oil_t;
 80111be:	4b45      	ldr	r3, [pc, #276]	; (80112d4 <shv_modbus_fill_parameters_from_spi+0x15c>)
 80111c0:	785b      	ldrb	r3, [r3, #1]
 80111c2:	b29a      	uxth	r2, r3
 80111c4:	4b49      	ldr	r3, [pc, #292]	; (80112ec <shv_modbus_fill_parameters_from_spi+0x174>)
 80111c6:	801a      	strh	r2, [r3, #0]
	hr_temp_wiring = (uint16_t)bp_struct.winding_t;
 80111c8:	4b42      	ldr	r3, [pc, #264]	; (80112d4 <shv_modbus_fill_parameters_from_spi+0x15c>)
 80111ca:	781b      	ldrb	r3, [r3, #0]
 80111cc:	b29a      	uxth	r2, r3
 80111ce:	4b48      	ldr	r3, [pc, #288]	; (80112f0 <shv_modbus_fill_parameters_from_spi+0x178>)
 80111d0:	801a      	strh	r2, [r3, #0]
	hr_pressure = (uint16_t)(bp_struct.pressure_lsb | (uint16_t)(bp_struct.pressure_msb << 8));
 80111d2:	4b40      	ldr	r3, [pc, #256]	; (80112d4 <shv_modbus_fill_parameters_from_spi+0x15c>)
 80111d4:	78db      	ldrb	r3, [r3, #3]
 80111d6:	b29a      	uxth	r2, r3
 80111d8:	4b3e      	ldr	r3, [pc, #248]	; (80112d4 <shv_modbus_fill_parameters_from_spi+0x15c>)
 80111da:	791b      	ldrb	r3, [r3, #4]
 80111dc:	b29b      	uxth	r3, r3
 80111de:	021b      	lsls	r3, r3, #8
 80111e0:	b29b      	uxth	r3, r3
 80111e2:	4313      	orrs	r3, r2
 80111e4:	b29a      	uxth	r2, r3
 80111e6:	4b43      	ldr	r3, [pc, #268]	; (80112f4 <shv_modbus_fill_parameters_from_spi+0x17c>)
 80111e8:	801a      	strh	r2, [r3, #0]
	hr_accx =  (uint16_t)(bp_struct.accel_ampl_lsb | (uint16_t)(bp_struct.accel_ampl_msb << 8)) >> 10;
 80111ea:	4b3a      	ldr	r3, [pc, #232]	; (80112d4 <shv_modbus_fill_parameters_from_spi+0x15c>)
 80111ec:	79db      	ldrb	r3, [r3, #7]
 80111ee:	b29a      	uxth	r2, r3
 80111f0:	4b38      	ldr	r3, [pc, #224]	; (80112d4 <shv_modbus_fill_parameters_from_spi+0x15c>)
 80111f2:	7a1b      	ldrb	r3, [r3, #8]
 80111f4:	b29b      	uxth	r3, r3
 80111f6:	021b      	lsls	r3, r3, #8
 80111f8:	b29b      	uxth	r3, r3
 80111fa:	4313      	orrs	r3, r2
 80111fc:	b29b      	uxth	r3, r3
 80111fe:	0a9b      	lsrs	r3, r3, #10
 8011200:	b29a      	uxth	r2, r3
 8011202:	4b3d      	ldr	r3, [pc, #244]	; (80112f8 <shv_modbus_fill_parameters_from_spi+0x180>)
 8011204:	801a      	strh	r2, [r3, #0]
	hr_accy = (uint16_t)((bp_struct.accel_ampl_lsb | (uint16_t)(bp_struct.accel_ampl_msb << 8)) & 0x3E0) >> 5;
 8011206:	4b33      	ldr	r3, [pc, #204]	; (80112d4 <shv_modbus_fill_parameters_from_spi+0x15c>)
 8011208:	79db      	ldrb	r3, [r3, #7]
 801120a:	b29a      	uxth	r2, r3
 801120c:	4b31      	ldr	r3, [pc, #196]	; (80112d4 <shv_modbus_fill_parameters_from_spi+0x15c>)
 801120e:	7a1b      	ldrb	r3, [r3, #8]
 8011210:	b29b      	uxth	r3, r3
 8011212:	021b      	lsls	r3, r3, #8
 8011214:	b29b      	uxth	r3, r3
 8011216:	4313      	orrs	r3, r2
 8011218:	b29b      	uxth	r3, r3
 801121a:	115b      	asrs	r3, r3, #5
 801121c:	b29b      	uxth	r3, r3
 801121e:	f003 031f 	and.w	r3, r3, #31
 8011222:	b29a      	uxth	r2, r3
 8011224:	4b35      	ldr	r3, [pc, #212]	; (80112fc <shv_modbus_fill_parameters_from_spi+0x184>)
 8011226:	801a      	strh	r2, [r3, #0]
	hr_accz = (uint16_t)((bp_struct.accel_ampl_lsb | (uint16_t)(bp_struct.accel_ampl_msb << 8)) & 0x1F);
 8011228:	4b2a      	ldr	r3, [pc, #168]	; (80112d4 <shv_modbus_fill_parameters_from_spi+0x15c>)
 801122a:	79db      	ldrb	r3, [r3, #7]
 801122c:	b29a      	uxth	r2, r3
 801122e:	4b29      	ldr	r3, [pc, #164]	; (80112d4 <shv_modbus_fill_parameters_from_spi+0x15c>)
 8011230:	7a1b      	ldrb	r3, [r3, #8]
 8011232:	b29b      	uxth	r3, r3
 8011234:	021b      	lsls	r3, r3, #8
 8011236:	b29b      	uxth	r3, r3
 8011238:	4313      	orrs	r3, r2
 801123a:	b29b      	uxth	r3, r3
 801123c:	f003 031f 	and.w	r3, r3, #31
 8011240:	b29a      	uxth	r2, r3
 8011242:	4b2f      	ldr	r3, [pc, #188]	; (8011300 <shv_modbus_fill_parameters_from_spi+0x188>)
 8011244:	801a      	strh	r2, [r3, #0]
	hr_accxy = (uint16_t) sqrt(((bp_struct.accel_ampl_lsb | (uint16_t)(bp_struct.accel_ampl_msb << 8)) >> 10)^2 + (((bp_struct.accel_ampl_lsb | (uint16_t)(bp_struct.accel_ampl_msb << 8)) & 0x3E0) >> 5) ^ 2);
 8011246:	4b23      	ldr	r3, [pc, #140]	; (80112d4 <shv_modbus_fill_parameters_from_spi+0x15c>)
 8011248:	79db      	ldrb	r3, [r3, #7]
 801124a:	461a      	mov	r2, r3
 801124c:	4b21      	ldr	r3, [pc, #132]	; (80112d4 <shv_modbus_fill_parameters_from_spi+0x15c>)
 801124e:	7a1b      	ldrb	r3, [r3, #8]
 8011250:	b29b      	uxth	r3, r3
 8011252:	021b      	lsls	r3, r3, #8
 8011254:	b29b      	uxth	r3, r3
 8011256:	4313      	orrs	r3, r2
 8011258:	129a      	asrs	r2, r3, #10
 801125a:	4b1e      	ldr	r3, [pc, #120]	; (80112d4 <shv_modbus_fill_parameters_from_spi+0x15c>)
 801125c:	79db      	ldrb	r3, [r3, #7]
 801125e:	4619      	mov	r1, r3
 8011260:	4b1c      	ldr	r3, [pc, #112]	; (80112d4 <shv_modbus_fill_parameters_from_spi+0x15c>)
 8011262:	7a1b      	ldrb	r3, [r3, #8]
 8011264:	b29b      	uxth	r3, r3
 8011266:	021b      	lsls	r3, r3, #8
 8011268:	b29b      	uxth	r3, r3
 801126a:	430b      	orrs	r3, r1
 801126c:	115b      	asrs	r3, r3, #5
 801126e:	f003 031f 	and.w	r3, r3, #31
 8011272:	3302      	adds	r3, #2
 8011274:	4053      	eors	r3, r2
 8011276:	f083 0302 	eor.w	r3, r3, #2
 801127a:	4618      	mov	r0, r3
 801127c:	f7ef f93c 	bl	80004f8 <__aeabi_i2d>
 8011280:	4603      	mov	r3, r0
 8011282:	460c      	mov	r4, r1
 8011284:	4618      	mov	r0, r3
 8011286:	4621      	mov	r1, r4
 8011288:	f005 fb30 	bl	80168ec <sqrt>
 801128c:	4603      	mov	r3, r0
 801128e:	460c      	mov	r4, r1
 8011290:	4618      	mov	r0, r3
 8011292:	4621      	mov	r1, r4
 8011294:	f7ef fc46 	bl	8000b24 <__aeabi_d2uiz>
 8011298:	4603      	mov	r3, r0
 801129a:	b29a      	uxth	r2, r3
 801129c:	4b19      	ldr	r3, [pc, #100]	; (8011304 <shv_modbus_fill_parameters_from_spi+0x18c>)
 801129e:	801a      	strh	r2, [r3, #0]
//	&hr_madc_selfcheckout,
//	&hr_fail,
//	&hr_emergency,
	hr_bn_err_packs = bp_struct.error_packs_cnt;
 80112a0:	4b0c      	ldr	r3, [pc, #48]	; (80112d4 <shv_modbus_fill_parameters_from_spi+0x15c>)
 80112a2:	695b      	ldr	r3, [r3, #20]
 80112a4:	b29a      	uxth	r2, r3
 80112a6:	4b18      	ldr	r3, [pc, #96]	; (8011308 <shv_modbus_fill_parameters_from_spi+0x190>)
 80112a8:	801a      	strh	r2, [r3, #0]
	hr_isol_meter_state = bp_struct.line_status;
 80112aa:	4b0a      	ldr	r3, [pc, #40]	; (80112d4 <shv_modbus_fill_parameters_from_spi+0x15c>)
 80112ac:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80112b0:	b29a      	uxth	r2, r3
 80112b2:	4b16      	ldr	r3, [pc, #88]	; (801130c <shv_modbus_fill_parameters_from_spi+0x194>)
 80112b4:	801a      	strh	r2, [r3, #0]
	hr_bp_selfcheckout = (uint16_t) (bp_struct.errors_msb << 8) | bp_struct.errors_lsb;
 80112b6:	4b07      	ldr	r3, [pc, #28]	; (80112d4 <shv_modbus_fill_parameters_from_spi+0x15c>)
 80112b8:	7b1b      	ldrb	r3, [r3, #12]
 80112ba:	b29b      	uxth	r3, r3
 80112bc:	021b      	lsls	r3, r3, #8
 80112be:	b29a      	uxth	r2, r3
 80112c0:	4b04      	ldr	r3, [pc, #16]	; (80112d4 <shv_modbus_fill_parameters_from_spi+0x15c>)
 80112c2:	7adb      	ldrb	r3, [r3, #11]
 80112c4:	b29b      	uxth	r3, r3
 80112c6:	4313      	orrs	r3, r2
 80112c8:	b29a      	uxth	r2, r3
 80112ca:	4b11      	ldr	r3, [pc, #68]	; (8011310 <shv_modbus_fill_parameters_from_spi+0x198>)
 80112cc:	801a      	strh	r2, [r3, #0]
}
 80112ce:	bf00      	nop
 80112d0:	bd98      	pop	{r3, r4, r7, pc}
 80112d2:	bf00      	nop
 80112d4:	200010c8 	.word	0x200010c8
 80112d8:	20000050 	.word	0x20000050
 80112dc:	447a0000 	.word	0x447a0000
 80112e0:	20000052 	.word	0x20000052
 80112e4:	20000054 	.word	0x20000054
 80112e8:	20000056 	.word	0x20000056
 80112ec:	20000058 	.word	0x20000058
 80112f0:	2000005a 	.word	0x2000005a
 80112f4:	2000005c 	.word	0x2000005c
 80112f8:	2000005e 	.word	0x2000005e
 80112fc:	20000060 	.word	0x20000060
 8011300:	20000064 	.word	0x20000064
 8011304:	20000062 	.word	0x20000062
 8011308:	20000944 	.word	0x20000944
 801130c:	20000918 	.word	0x20000918
 8011310:	20000996 	.word	0x20000996

08011314 <modbus_init_registers>:
		&hr_bn_technomode
};
ModbusRegPool * pool_of_pools[POOL_CNT];

void modbus_init_registers()
{
 8011314:	b480      	push	{r7}
 8011316:	af00      	add	r7, sp, #0

	bp_spt_pool.addr = POOL_ADDR_SPT;
 8011318:	4b3b      	ldr	r3, [pc, #236]	; (8011408 <modbus_init_registers+0xf4>)
 801131a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 801131e:	801a      	strh	r2, [r3, #0]
	bp_spt_pool.pool = spt_pool;
 8011320:	4b39      	ldr	r3, [pc, #228]	; (8011408 <modbus_init_registers+0xf4>)
 8011322:	4a3a      	ldr	r2, [pc, #232]	; (801140c <modbus_init_registers+0xf8>)
 8011324:	605a      	str	r2, [r3, #4]
	bp_spt_pool.pool_size = sizeof(spt_pool) / 4;
 8011326:	4b38      	ldr	r3, [pc, #224]	; (8011408 <modbus_init_registers+0xf4>)
 8011328:	220b      	movs	r2, #11
 801132a:	811a      	strh	r2, [r3, #8]
	bp_spt_pool.readonly = 1;
 801132c:	4b36      	ldr	r3, [pc, #216]	; (8011408 <modbus_init_registers+0xf4>)
 801132e:	2201      	movs	r2, #1
 8011330:	729a      	strb	r2, [r3, #10]

	bp_service_pool.addr = POOL_ADDR_SERVICE;
 8011332:	4b37      	ldr	r3, [pc, #220]	; (8011410 <modbus_init_registers+0xfc>)
 8011334:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8011338:	801a      	strh	r2, [r3, #0]
	bp_service_pool.pool = service_pool;
 801133a:	4b35      	ldr	r3, [pc, #212]	; (8011410 <modbus_init_registers+0xfc>)
 801133c:	4a35      	ldr	r2, [pc, #212]	; (8011414 <modbus_init_registers+0x100>)
 801133e:	605a      	str	r2, [r3, #4]
	bp_service_pool.pool_size = sizeof(service_pool) / 4;
 8011340:	4b33      	ldr	r3, [pc, #204]	; (8011410 <modbus_init_registers+0xfc>)
 8011342:	2214      	movs	r2, #20
 8011344:	811a      	strh	r2, [r3, #8]
	bp_service_pool.readonly = 0;
 8011346:	4b32      	ldr	r3, [pc, #200]	; (8011410 <modbus_init_registers+0xfc>)
 8011348:	2200      	movs	r2, #0
 801134a:	729a      	strb	r2, [r3, #10]

	bp_error_pool.addr = POOL_ADDR_ERROR;
 801134c:	4b32      	ldr	r3, [pc, #200]	; (8011418 <modbus_init_registers+0x104>)
 801134e:	f640 0236 	movw	r2, #2102	; 0x836
 8011352:	801a      	strh	r2, [r3, #0]
	bp_error_pool.pool = error_pool;
 8011354:	4b30      	ldr	r3, [pc, #192]	; (8011418 <modbus_init_registers+0x104>)
 8011356:	4a31      	ldr	r2, [pc, #196]	; (801141c <modbus_init_registers+0x108>)
 8011358:	605a      	str	r2, [r3, #4]
	bp_error_pool.pool_size = sizeof(error_pool) / 4;
 801135a:	4b2f      	ldr	r3, [pc, #188]	; (8011418 <modbus_init_registers+0x104>)
 801135c:	2207      	movs	r2, #7
 801135e:	811a      	strh	r2, [r3, #8]
	bp_error_pool.readonly = 1;
 8011360:	4b2d      	ldr	r3, [pc, #180]	; (8011418 <modbus_init_registers+0x104>)
 8011362:	2201      	movs	r2, #1
 8011364:	729a      	strb	r2, [r3, #10]

	bp_bortsuha_pool.addr = POOL_ADDR_BORTSUHA;
 8011366:	4b2e      	ldr	r3, [pc, #184]	; (8011420 <modbus_init_registers+0x10c>)
 8011368:	f44f 7210 	mov.w	r2, #576	; 0x240
 801136c:	801a      	strh	r2, [r3, #0]
	bp_bortsuha_pool.pool = bortsuha_pool;
 801136e:	4b2c      	ldr	r3, [pc, #176]	; (8011420 <modbus_init_registers+0x10c>)
 8011370:	4a2c      	ldr	r2, [pc, #176]	; (8011424 <modbus_init_registers+0x110>)
 8011372:	605a      	str	r2, [r3, #4]
	bp_bortsuha_pool.pool_size = sizeof(bortsuha_pool) / 4;
 8011374:	4b2a      	ldr	r3, [pc, #168]	; (8011420 <modbus_init_registers+0x10c>)
 8011376:	2206      	movs	r2, #6
 8011378:	811a      	strh	r2, [r3, #8]
	bp_bortsuha_pool.readonly = 1;
 801137a:	4b29      	ldr	r3, [pc, #164]	; (8011420 <modbus_init_registers+0x10c>)
 801137c:	2201      	movs	r2, #1
 801137e:	729a      	strb	r2, [r3, #10]

	bp_elekton_pool.addr = POOL_ADDR_ELEKTON;
 8011380:	4b29      	ldr	r3, [pc, #164]	; (8011428 <modbus_init_registers+0x114>)
 8011382:	222d      	movs	r2, #45	; 0x2d
 8011384:	801a      	strh	r2, [r3, #0]
	bp_elekton_pool.pool = elekton_pool;
 8011386:	4b28      	ldr	r3, [pc, #160]	; (8011428 <modbus_init_registers+0x114>)
 8011388:	4a28      	ldr	r2, [pc, #160]	; (801142c <modbus_init_registers+0x118>)
 801138a:	605a      	str	r2, [r3, #4]
	bp_elekton_pool.pool_size= sizeof(elekton_pool) / 4;
 801138c:	4b26      	ldr	r3, [pc, #152]	; (8011428 <modbus_init_registers+0x114>)
 801138e:	2209      	movs	r2, #9
 8011390:	811a      	strh	r2, [r3, #8]
	bp_elekton_pool.readonly = 1;
 8011392:	4b25      	ldr	r3, [pc, #148]	; (8011428 <modbus_init_registers+0x114>)
 8011394:	2201      	movs	r2, #1
 8011396:	729a      	strb	r2, [r3, #10]

	bp_irz_pool.addr = POOL_ADDR_IRZ;
 8011398:	4b25      	ldr	r3, [pc, #148]	; (8011430 <modbus_init_registers+0x11c>)
 801139a:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 801139e:	801a      	strh	r2, [r3, #0]
	bp_irz_pool.pool = irz_pool;
 80113a0:	4b23      	ldr	r3, [pc, #140]	; (8011430 <modbus_init_registers+0x11c>)
 80113a2:	4a24      	ldr	r2, [pc, #144]	; (8011434 <modbus_init_registers+0x120>)
 80113a4:	605a      	str	r2, [r3, #4]
	bp_irz_pool.pool_size = sizeof(irz_pool) / 4;
 80113a6:	4b22      	ldr	r3, [pc, #136]	; (8011430 <modbus_init_registers+0x11c>)
 80113a8:	220c      	movs	r2, #12
 80113aa:	811a      	strh	r2, [r3, #8]
	bp_irz_pool.readonly = 1;
 80113ac:	4b20      	ldr	r3, [pc, #128]	; (8011430 <modbus_init_registers+0x11c>)
 80113ae:	2201      	movs	r2, #1
 80113b0:	729a      	strb	r2, [r3, #10]

	bp_technomode_pool.addr = POOL_ADDR_TECHNOMODE;
 80113b2:	4b21      	ldr	r3, [pc, #132]	; (8011438 <modbus_init_registers+0x124>)
 80113b4:	22c8      	movs	r2, #200	; 0xc8
 80113b6:	801a      	strh	r2, [r3, #0]
	bp_technomode_pool.pool = technomode_pool;
 80113b8:	4b1f      	ldr	r3, [pc, #124]	; (8011438 <modbus_init_registers+0x124>)
 80113ba:	4a20      	ldr	r2, [pc, #128]	; (801143c <modbus_init_registers+0x128>)
 80113bc:	605a      	str	r2, [r3, #4]
	bp_technomode_pool.pool_size = sizeof(technomode_pool) / 4;
 80113be:	4b1e      	ldr	r3, [pc, #120]	; (8011438 <modbus_init_registers+0x124>)
 80113c0:	2201      	movs	r2, #1
 80113c2:	811a      	strh	r2, [r3, #8]
	bp_technomode_pool.readonly = 0;
 80113c4:	4b1c      	ldr	r3, [pc, #112]	; (8011438 <modbus_init_registers+0x124>)
 80113c6:	2200      	movs	r2, #0
 80113c8:	729a      	strb	r2, [r3, #10]

	pool_of_pools[0] = &bp_spt_pool;
 80113ca:	4b1d      	ldr	r3, [pc, #116]	; (8011440 <modbus_init_registers+0x12c>)
 80113cc:	4a0e      	ldr	r2, [pc, #56]	; (8011408 <modbus_init_registers+0xf4>)
 80113ce:	601a      	str	r2, [r3, #0]
	pool_of_pools[1] = &bp_service_pool;
 80113d0:	4b1b      	ldr	r3, [pc, #108]	; (8011440 <modbus_init_registers+0x12c>)
 80113d2:	4a0f      	ldr	r2, [pc, #60]	; (8011410 <modbus_init_registers+0xfc>)
 80113d4:	605a      	str	r2, [r3, #4]
	pool_of_pools[2] = &bp_error_pool;
 80113d6:	4b1a      	ldr	r3, [pc, #104]	; (8011440 <modbus_init_registers+0x12c>)
 80113d8:	4a0f      	ldr	r2, [pc, #60]	; (8011418 <modbus_init_registers+0x104>)
 80113da:	609a      	str	r2, [r3, #8]
	pool_of_pools[3] = &bp_bortsuha_pool;
 80113dc:	4b18      	ldr	r3, [pc, #96]	; (8011440 <modbus_init_registers+0x12c>)
 80113de:	4a10      	ldr	r2, [pc, #64]	; (8011420 <modbus_init_registers+0x10c>)
 80113e0:	60da      	str	r2, [r3, #12]
	pool_of_pools[4] = &bp_elekton_pool;
 80113e2:	4b17      	ldr	r3, [pc, #92]	; (8011440 <modbus_init_registers+0x12c>)
 80113e4:	4a10      	ldr	r2, [pc, #64]	; (8011428 <modbus_init_registers+0x114>)
 80113e6:	611a      	str	r2, [r3, #16]
	pool_of_pools[5] = &bp_irz_pool;
 80113e8:	4b15      	ldr	r3, [pc, #84]	; (8011440 <modbus_init_registers+0x12c>)
 80113ea:	4a11      	ldr	r2, [pc, #68]	; (8011430 <modbus_init_registers+0x11c>)
 80113ec:	615a      	str	r2, [r3, #20]
	pool_of_pools[6] = &bp_technomode_pool;
 80113ee:	4b14      	ldr	r3, [pc, #80]	; (8011440 <modbus_init_registers+0x12c>)
 80113f0:	4a11      	ldr	r2, [pc, #68]	; (8011438 <modbus_init_registers+0x124>)
 80113f2:	619a      	str	r2, [r3, #24]

	hr_bn_time_l = 0;
 80113f4:	4b13      	ldr	r3, [pc, #76]	; (8011444 <modbus_init_registers+0x130>)
 80113f6:	2200      	movs	r2, #0
 80113f8:	801a      	strh	r2, [r3, #0]
	hr_bn_time_h = 0;
 80113fa:	4b13      	ldr	r3, [pc, #76]	; (8011448 <modbus_init_registers+0x134>)
 80113fc:	2200      	movs	r2, #0
 80113fe:	801a      	strh	r2, [r3, #0]
}
 8011400:	bf00      	nop
 8011402:	46bd      	mov	sp, r7
 8011404:	bc80      	pop	{r7}
 8011406:	4770      	bx	lr
 8011408:	20000948 	.word	0x20000948
 801140c:	20000068 	.word	0x20000068
 8011410:	2000099c 	.word	0x2000099c
 8011414:	20000094 	.word	0x20000094
 8011418:	2000090c 	.word	0x2000090c
 801141c:	200000e4 	.word	0x200000e4
 8011420:	20000988 	.word	0x20000988
 8011424:	20000100 	.word	0x20000100
 8011428:	20000934 	.word	0x20000934
 801142c:	20000118 	.word	0x20000118
 8011430:	20000924 	.word	0x20000924
 8011434:	2000013c 	.word	0x2000013c
 8011438:	200009ac 	.word	0x200009ac
 801143c:	2000016c 	.word	0x2000016c
 8011440:	20000960 	.word	0x20000960
 8011444:	20000920 	.word	0x20000920
 8011448:	200009aa 	.word	0x200009aa

0801144c <init_uart>:

char * output_buffer;


void init_uart(modbus_t * mb_pointer)
{
 801144c:	b580      	push	{r7, lr}
 801144e:	b082      	sub	sp, #8
 8011450:	af00      	add	r7, sp, #0
 8011452:	6078      	str	r0, [r7, #4]
	mbs = mb_pointer;
 8011454:	4a04      	ldr	r2, [pc, #16]	; (8011468 <init_uart+0x1c>)
 8011456:	687b      	ldr	r3, [r7, #4]
 8011458:	6013      	str	r3, [r2, #0]
	HAL_TIM_Base_Start_IT(&htim3);
 801145a:	4804      	ldr	r0, [pc, #16]	; (801146c <init_uart+0x20>)
 801145c:	f7f4 fa5a 	bl	8005914 <HAL_TIM_Base_Start_IT>

}
 8011460:	bf00      	nop
 8011462:	3708      	adds	r7, #8
 8011464:	46bd      	mov	sp, r7
 8011466:	bd80      	pop	{r7, pc}
 8011468:	200009b8 	.word	0x200009b8
 801146c:	20000fac 	.word	0x20000fac

08011470 <reinit_uart>:

void reinit_uart(modbus_t * mb_pointer)
{
 8011470:	b480      	push	{r7}
 8011472:	b083      	sub	sp, #12
 8011474:	af00      	add	r7, sp, #0
 8011476:	6078      	str	r0, [r7, #4]
	mbs = mb_pointer;
 8011478:	4a03      	ldr	r2, [pc, #12]	; (8011488 <reinit_uart+0x18>)
 801147a:	687b      	ldr	r3, [r7, #4]
 801147c:	6013      	str	r3, [r2, #0]
}
 801147e:	bf00      	nop
 8011480:	370c      	adds	r7, #12
 8011482:	46bd      	mov	sp, r7
 8011484:	bc80      	pop	{r7}
 8011486:	4770      	bx	lr
 8011488:	200009b8 	.word	0x200009b8

0801148c <reload_dma>:


void reload_dma(UART_HandleTypeDef * huart)
{
 801148c:	b580      	push	{r7, lr}
 801148e:	b082      	sub	sp, #8
 8011490:	af00      	add	r7, sp, #0
 8011492:	6078      	str	r0, [r7, #4]


	HAL_UART_DMAStop(huart);
 8011494:	6878      	ldr	r0, [r7, #4]
 8011496:	f7f4 fd6b 	bl	8005f70 <HAL_UART_DMAStop>

	switch((uint32_t)huart->Instance)
 801149a:	687b      	ldr	r3, [r7, #4]
 801149c:	681b      	ldr	r3, [r3, #0]
 801149e:	4a10      	ldr	r2, [pc, #64]	; (80114e0 <reload_dma+0x54>)
 80114a0:	4293      	cmp	r3, r2
 80114a2:	d012      	beq.n	80114ca <reload_dma+0x3e>
 80114a4:	4a0f      	ldr	r2, [pc, #60]	; (80114e4 <reload_dma+0x58>)
 80114a6:	4293      	cmp	r3, r2
 80114a8:	d003      	beq.n	80114b2 <reload_dma+0x26>
 80114aa:	4a0f      	ldr	r2, [pc, #60]	; (80114e8 <reload_dma+0x5c>)
 80114ac:	4293      	cmp	r3, r2
 80114ae:	d006      	beq.n	80114be <reload_dma+0x32>
		HAL_UART_Receive_DMA(huart, rx_buffer_uart3, sizeof(rx_buffer_uart3));
		break;
	}


}
 80114b0:	e011      	b.n	80114d6 <reload_dma+0x4a>
		HAL_UART_Receive_DMA(huart, rx_buffer_uart1, sizeof(rx_buffer_uart1));
 80114b2:	22cd      	movs	r2, #205	; 0xcd
 80114b4:	490d      	ldr	r1, [pc, #52]	; (80114ec <reload_dma+0x60>)
 80114b6:	6878      	ldr	r0, [r7, #4]
 80114b8:	f7f4 fcda 	bl	8005e70 <HAL_UART_Receive_DMA>
		break;
 80114bc:	e00b      	b.n	80114d6 <reload_dma+0x4a>
		HAL_UART_Receive_DMA(huart, rx_buffer_uart2, sizeof(rx_buffer_uart2));
 80114be:	22cd      	movs	r2, #205	; 0xcd
 80114c0:	490b      	ldr	r1, [pc, #44]	; (80114f0 <reload_dma+0x64>)
 80114c2:	6878      	ldr	r0, [r7, #4]
 80114c4:	f7f4 fcd4 	bl	8005e70 <HAL_UART_Receive_DMA>
		break;
 80114c8:	e005      	b.n	80114d6 <reload_dma+0x4a>
		HAL_UART_Receive_DMA(huart, rx_buffer_uart3, sizeof(rx_buffer_uart3));
 80114ca:	22cd      	movs	r2, #205	; 0xcd
 80114cc:	4909      	ldr	r1, [pc, #36]	; (80114f4 <reload_dma+0x68>)
 80114ce:	6878      	ldr	r0, [r7, #4]
 80114d0:	f7f4 fcce 	bl	8005e70 <HAL_UART_Receive_DMA>
		break;
 80114d4:	bf00      	nop
}
 80114d6:	bf00      	nop
 80114d8:	3708      	adds	r7, #8
 80114da:	46bd      	mov	sp, r7
 80114dc:	bd80      	pop	{r7, pc}
 80114de:	bf00      	nop
 80114e0:	40004800 	.word	0x40004800
 80114e4:	40013800 	.word	0x40013800
 80114e8:	40004400 	.word	0x40004400
 80114ec:	20000638 	.word	0x20000638
 80114f0:	20000708 	.word	0x20000708
 80114f4:	200007d8 	.word	0x200007d8

080114f8 <TIM3_Update_Handler>:



void TIM3_Update_Handler()
{
 80114f8:	b580      	push	{r7, lr}
 80114fa:	b084      	sub	sp, #16
 80114fc:	af00      	add	r7, sp, #0
	static uint16_t counter1=0;
	static uint16_t counter2=0;
	static uint16_t counter3=0;
	uint16_t len;
	int dma_cnt = 0;
 80114fe:	2300      	movs	r3, #0
 8011500:	60fb      	str	r3, [r7, #12]

	dma_cnt = huart1.hdmarx->Instance->CNDTR;//DMA_GetCurrDataCounter(DMA1_Channel5);
 8011502:	4b56      	ldr	r3, [pc, #344]	; (801165c <TIM3_Update_Handler+0x164>)
 8011504:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011506:	681b      	ldr	r3, [r3, #0]
 8011508:	685b      	ldr	r3, [r3, #4]
 801150a:	60fb      	str	r3, [r7, #12]
	if ((dma_cnt - counter1 == 0) && dma_cnt != sizeof(rx_buffer_uart1)) //we received data
 801150c:	4b54      	ldr	r3, [pc, #336]	; (8011660 <TIM3_Update_Handler+0x168>)
 801150e:	881b      	ldrh	r3, [r3, #0]
 8011510:	461a      	mov	r2, r3
 8011512:	68fb      	ldr	r3, [r7, #12]
 8011514:	429a      	cmp	r2, r3
 8011516:	d125      	bne.n	8011564 <TIM3_Update_Handler+0x6c>
 8011518:	68fb      	ldr	r3, [r7, #12]
 801151a:	2bcd      	cmp	r3, #205	; 0xcd
 801151c:	d022      	beq.n	8011564 <TIM3_Update_Handler+0x6c>
	{
		reload_dma(&huart1);
 801151e:	484f      	ldr	r0, [pc, #316]	; (801165c <TIM3_Update_Handler+0x164>)
 8011520:	f7ff ffb4 	bl	801148c <reload_dma>
		mb_error_code err = modbus_rt_process_request(mbs, (char *)rx_buffer_uart1, &output_buffer, &len);
 8011524:	4b4f      	ldr	r3, [pc, #316]	; (8011664 <TIM3_Update_Handler+0x16c>)
 8011526:	6818      	ldr	r0, [r3, #0]
 8011528:	1dbb      	adds	r3, r7, #6
 801152a:	4a4f      	ldr	r2, [pc, #316]	; (8011668 <TIM3_Update_Handler+0x170>)
 801152c:	494f      	ldr	r1, [pc, #316]	; (801166c <TIM3_Update_Handler+0x174>)
 801152e:	f7ff f943 	bl	80107b8 <modbus_rt_process_request>
 8011532:	4603      	mov	r3, r0
 8011534:	72fb      	strb	r3, [r7, #11]
		if (err == MB_ENOERR || err == MB_ENOREG)
 8011536:	7afb      	ldrb	r3, [r7, #11]
 8011538:	2b00      	cmp	r3, #0
 801153a:	d002      	beq.n	8011542 <TIM3_Update_Handler+0x4a>
 801153c:	7afb      	ldrb	r3, [r7, #11]
 801153e:	2b01      	cmp	r3, #1
 8011540:	d107      	bne.n	8011552 <TIM3_Update_Handler+0x5a>
		{

			HAL_UART_Transmit(&huart1, (uint8_t *)output_buffer, len, 0x1000);
 8011542:	4b49      	ldr	r3, [pc, #292]	; (8011668 <TIM3_Update_Handler+0x170>)
 8011544:	6819      	ldr	r1, [r3, #0]
 8011546:	88fa      	ldrh	r2, [r7, #6]
 8011548:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 801154c:	4843      	ldr	r0, [pc, #268]	; (801165c <TIM3_Update_Handler+0x164>)
 801154e:	f7f4 fbf6 	bl	8005d3e <HAL_UART_Transmit>

		}
		if (output_buffer != 0)
 8011552:	4b45      	ldr	r3, [pc, #276]	; (8011668 <TIM3_Update_Handler+0x170>)
 8011554:	681b      	ldr	r3, [r3, #0]
 8011556:	2b00      	cmp	r3, #0
 8011558:	d004      	beq.n	8011564 <TIM3_Update_Handler+0x6c>
			free(output_buffer);
 801155a:	4b43      	ldr	r3, [pc, #268]	; (8011668 <TIM3_Update_Handler+0x170>)
 801155c:	681b      	ldr	r3, [r3, #0]
 801155e:	4618      	mov	r0, r3
 8011560:	f003 f876 	bl	8014650 <free>

	}
	counter1 =  huart1.hdmarx->Instance->CNDTR;
 8011564:	4b3d      	ldr	r3, [pc, #244]	; (801165c <TIM3_Update_Handler+0x164>)
 8011566:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011568:	681b      	ldr	r3, [r3, #0]
 801156a:	685b      	ldr	r3, [r3, #4]
 801156c:	b29a      	uxth	r2, r3
 801156e:	4b3c      	ldr	r3, [pc, #240]	; (8011660 <TIM3_Update_Handler+0x168>)
 8011570:	801a      	strh	r2, [r3, #0]

	dma_cnt = huart2.hdmarx->Instance->CNDTR;//DMA_GetCurrDataCounter(DMA1_Channel5);
 8011572:	4b3f      	ldr	r3, [pc, #252]	; (8011670 <TIM3_Update_Handler+0x178>)
 8011574:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011576:	681b      	ldr	r3, [r3, #0]
 8011578:	685b      	ldr	r3, [r3, #4]
 801157a:	60fb      	str	r3, [r7, #12]
	if ((dma_cnt - counter2 == 0) && dma_cnt != sizeof(rx_buffer_uart2)) //we received data
 801157c:	4b3d      	ldr	r3, [pc, #244]	; (8011674 <TIM3_Update_Handler+0x17c>)
 801157e:	881b      	ldrh	r3, [r3, #0]
 8011580:	461a      	mov	r2, r3
 8011582:	68fb      	ldr	r3, [r7, #12]
 8011584:	429a      	cmp	r2, r3
 8011586:	d125      	bne.n	80115d4 <TIM3_Update_Handler+0xdc>
 8011588:	68fb      	ldr	r3, [r7, #12]
 801158a:	2bcd      	cmp	r3, #205	; 0xcd
 801158c:	d022      	beq.n	80115d4 <TIM3_Update_Handler+0xdc>
	{
		reload_dma(&huart2);
 801158e:	4838      	ldr	r0, [pc, #224]	; (8011670 <TIM3_Update_Handler+0x178>)
 8011590:	f7ff ff7c 	bl	801148c <reload_dma>
		mb_error_code err = modbus_rt_process_request(mbs, (char *)rx_buffer_uart2, &output_buffer, &len);
 8011594:	4b33      	ldr	r3, [pc, #204]	; (8011664 <TIM3_Update_Handler+0x16c>)
 8011596:	6818      	ldr	r0, [r3, #0]
 8011598:	1dbb      	adds	r3, r7, #6
 801159a:	4a33      	ldr	r2, [pc, #204]	; (8011668 <TIM3_Update_Handler+0x170>)
 801159c:	4936      	ldr	r1, [pc, #216]	; (8011678 <TIM3_Update_Handler+0x180>)
 801159e:	f7ff f90b 	bl	80107b8 <modbus_rt_process_request>
 80115a2:	4603      	mov	r3, r0
 80115a4:	72bb      	strb	r3, [r7, #10]
		if (err == MB_ENOERR || err == MB_ENOREG)
 80115a6:	7abb      	ldrb	r3, [r7, #10]
 80115a8:	2b00      	cmp	r3, #0
 80115aa:	d002      	beq.n	80115b2 <TIM3_Update_Handler+0xba>
 80115ac:	7abb      	ldrb	r3, [r7, #10]
 80115ae:	2b01      	cmp	r3, #1
 80115b0:	d107      	bne.n	80115c2 <TIM3_Update_Handler+0xca>
		{

			HAL_UART_Transmit(&huart2, (uint8_t *)output_buffer, len, 0x1000);
 80115b2:	4b2d      	ldr	r3, [pc, #180]	; (8011668 <TIM3_Update_Handler+0x170>)
 80115b4:	6819      	ldr	r1, [r3, #0]
 80115b6:	88fa      	ldrh	r2, [r7, #6]
 80115b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80115bc:	482c      	ldr	r0, [pc, #176]	; (8011670 <TIM3_Update_Handler+0x178>)
 80115be:	f7f4 fbbe 	bl	8005d3e <HAL_UART_Transmit>

		}
		if (output_buffer != 0)
 80115c2:	4b29      	ldr	r3, [pc, #164]	; (8011668 <TIM3_Update_Handler+0x170>)
 80115c4:	681b      	ldr	r3, [r3, #0]
 80115c6:	2b00      	cmp	r3, #0
 80115c8:	d004      	beq.n	80115d4 <TIM3_Update_Handler+0xdc>
			free(output_buffer);
 80115ca:	4b27      	ldr	r3, [pc, #156]	; (8011668 <TIM3_Update_Handler+0x170>)
 80115cc:	681b      	ldr	r3, [r3, #0]
 80115ce:	4618      	mov	r0, r3
 80115d0:	f003 f83e 	bl	8014650 <free>

	}
	counter2 =  huart2.hdmarx->Instance->CNDTR;
 80115d4:	4b26      	ldr	r3, [pc, #152]	; (8011670 <TIM3_Update_Handler+0x178>)
 80115d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80115d8:	681b      	ldr	r3, [r3, #0]
 80115da:	685b      	ldr	r3, [r3, #4]
 80115dc:	b29a      	uxth	r2, r3
 80115de:	4b25      	ldr	r3, [pc, #148]	; (8011674 <TIM3_Update_Handler+0x17c>)
 80115e0:	801a      	strh	r2, [r3, #0]


	dma_cnt = huart3.hdmarx->Instance->CNDTR;//DMA_GetCurrDataCounter(DMA1_Channel5);
 80115e2:	4b26      	ldr	r3, [pc, #152]	; (801167c <TIM3_Update_Handler+0x184>)
 80115e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80115e6:	681b      	ldr	r3, [r3, #0]
 80115e8:	685b      	ldr	r3, [r3, #4]
 80115ea:	60fb      	str	r3, [r7, #12]
	if ((dma_cnt - counter3 == 0) && dma_cnt != sizeof(rx_buffer_uart3)) //we received data
 80115ec:	4b24      	ldr	r3, [pc, #144]	; (8011680 <TIM3_Update_Handler+0x188>)
 80115ee:	881b      	ldrh	r3, [r3, #0]
 80115f0:	461a      	mov	r2, r3
 80115f2:	68fb      	ldr	r3, [r7, #12]
 80115f4:	429a      	cmp	r2, r3
 80115f6:	d125      	bne.n	8011644 <TIM3_Update_Handler+0x14c>
 80115f8:	68fb      	ldr	r3, [r7, #12]
 80115fa:	2bcd      	cmp	r3, #205	; 0xcd
 80115fc:	d022      	beq.n	8011644 <TIM3_Update_Handler+0x14c>
	{
		reload_dma(&huart3);
 80115fe:	481f      	ldr	r0, [pc, #124]	; (801167c <TIM3_Update_Handler+0x184>)
 8011600:	f7ff ff44 	bl	801148c <reload_dma>
		mb_error_code err = modbus_rt_process_request(mbs, (char *)rx_buffer_uart3, &output_buffer, &len);
 8011604:	4b17      	ldr	r3, [pc, #92]	; (8011664 <TIM3_Update_Handler+0x16c>)
 8011606:	6818      	ldr	r0, [r3, #0]
 8011608:	1dbb      	adds	r3, r7, #6
 801160a:	4a17      	ldr	r2, [pc, #92]	; (8011668 <TIM3_Update_Handler+0x170>)
 801160c:	491d      	ldr	r1, [pc, #116]	; (8011684 <TIM3_Update_Handler+0x18c>)
 801160e:	f7ff f8d3 	bl	80107b8 <modbus_rt_process_request>
 8011612:	4603      	mov	r3, r0
 8011614:	727b      	strb	r3, [r7, #9]
		if (err == MB_ENOERR || err == MB_ENOREG)
 8011616:	7a7b      	ldrb	r3, [r7, #9]
 8011618:	2b00      	cmp	r3, #0
 801161a:	d002      	beq.n	8011622 <TIM3_Update_Handler+0x12a>
 801161c:	7a7b      	ldrb	r3, [r7, #9]
 801161e:	2b01      	cmp	r3, #1
 8011620:	d107      	bne.n	8011632 <TIM3_Update_Handler+0x13a>
		{

			HAL_UART_Transmit(&huart3, (uint8_t *)output_buffer, len, 0x1000);
 8011622:	4b11      	ldr	r3, [pc, #68]	; (8011668 <TIM3_Update_Handler+0x170>)
 8011624:	6819      	ldr	r1, [r3, #0]
 8011626:	88fa      	ldrh	r2, [r7, #6]
 8011628:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 801162c:	4813      	ldr	r0, [pc, #76]	; (801167c <TIM3_Update_Handler+0x184>)
 801162e:	f7f4 fb86 	bl	8005d3e <HAL_UART_Transmit>

		}
		if (output_buffer != 0)
 8011632:	4b0d      	ldr	r3, [pc, #52]	; (8011668 <TIM3_Update_Handler+0x170>)
 8011634:	681b      	ldr	r3, [r3, #0]
 8011636:	2b00      	cmp	r3, #0
 8011638:	d004      	beq.n	8011644 <TIM3_Update_Handler+0x14c>
			free(output_buffer);
 801163a:	4b0b      	ldr	r3, [pc, #44]	; (8011668 <TIM3_Update_Handler+0x170>)
 801163c:	681b      	ldr	r3, [r3, #0]
 801163e:	4618      	mov	r0, r3
 8011640:	f003 f806 	bl	8014650 <free>

	}
	counter3 =  huart3.hdmarx->Instance->CNDTR;
 8011644:	4b0d      	ldr	r3, [pc, #52]	; (801167c <TIM3_Update_Handler+0x184>)
 8011646:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011648:	681b      	ldr	r3, [r3, #0]
 801164a:	685b      	ldr	r3, [r3, #4]
 801164c:	b29a      	uxth	r2, r3
 801164e:	4b0c      	ldr	r3, [pc, #48]	; (8011680 <TIM3_Update_Handler+0x188>)
 8011650:	801a      	strh	r2, [r3, #0]

}
 8011652:	bf00      	nop
 8011654:	3710      	adds	r7, #16
 8011656:	46bd      	mov	sp, r7
 8011658:	bd80      	pop	{r7, pc}
 801165a:	bf00      	nop
 801165c:	20001088 	.word	0x20001088
 8011660:	200008a6 	.word	0x200008a6
 8011664:	200009b8 	.word	0x200009b8
 8011668:	20000904 	.word	0x20000904
 801166c:	20000638 	.word	0x20000638
 8011670:	20001164 	.word	0x20001164
 8011674:	200008a8 	.word	0x200008a8
 8011678:	20000708 	.word	0x20000708
 801167c:	20000f04 	.word	0x20000f04
 8011680:	200008aa 	.word	0x200008aa
 8011684:	200007d8 	.word	0x200007d8

08011688 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */    

void MX_FATFS_Init(void) 
{
 8011688:	b580      	push	{r7, lr}
 801168a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USBH driver ###########################*/
  retUSBH = FATFS_LinkDriver(&USBH_Driver, USBHPath);
 801168c:	4904      	ldr	r1, [pc, #16]	; (80116a0 <MX_FATFS_Init+0x18>)
 801168e:	4805      	ldr	r0, [pc, #20]	; (80116a4 <MX_FATFS_Init+0x1c>)
 8011690:	f7fb fd40 	bl	800d114 <FATFS_LinkDriver>
 8011694:	4603      	mov	r3, r0
 8011696:	461a      	mov	r2, r3
 8011698:	4b03      	ldr	r3, [pc, #12]	; (80116a8 <MX_FATFS_Init+0x20>)
 801169a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */     
  /* USER CODE END Init */
}
 801169c:	bf00      	nop
 801169e:	bd80      	pop	{r7, pc}
 80116a0:	200009bc 	.word	0x200009bc
 80116a4:	0801728c 	.word	0x0801728c
 80116a8:	20000e1c 	.word	0x20000e1c

080116ac <main>:
 * @brief  The application entry point.
 *
 * @retval None
 */
int main(void)
{
 80116ac:	b5b0      	push	{r4, r5, r7, lr}
 80116ae:	b092      	sub	sp, #72	; 0x48
 80116b0:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration----------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80116b2:	f7ef fbc7 	bl	8000e44 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80116b6:	f000 f8e5 	bl	8011884 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80116ba:	f000 fb57 	bl	8011d6c <MX_GPIO_Init>
	MX_DMA_Init();
 80116be:	f000 fb1f 	bl	8011d00 <MX_DMA_Init>
	MX_USART1_UART_Init();
 80116c2:	f000 fa8f 	bl	8011be4 <MX_USART1_UART_Init>
	MX_SPI1_Init();
 80116c6:	f000 f9a7 	bl	8011a18 <MX_SPI1_Init>
	MX_USART2_UART_Init();
 80116ca:	f000 fab9 	bl	8011c40 <MX_USART2_UART_Init>
	MX_SPI2_Init();
 80116ce:	f000 f9df 	bl	8011a90 <MX_SPI2_Init>
	MX_SPI3_Init();
 80116d2:	f000 fa17 	bl	8011b04 <MX_SPI3_Init>
	MX_RTC_Init();
 80116d6:	f000 f94f 	bl	8011978 <MX_RTC_Init>
	MX_USART3_UART_Init();
 80116da:	f000 fae1 	bl	8011ca0 <MX_USART3_UART_Init>
	MX_TIM3_Init();
 80116de:	f000 fa4d 	bl	8011b7c <MX_TIM3_Init>
	/* USER CODE BEGIN 2 */

	modbus_init_registers();
 80116e2:	f7ff fe17 	bl	8011314 <modbus_init_registers>
	/* start timers, add new ones, ... */
	/* USER CODE END RTOS_TIMERS */

	/* Create the thread(s) */
	/* definition and creation of defaultTask */
	osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 512);
 80116e6:	4b57      	ldr	r3, [pc, #348]	; (8011844 <main+0x198>)
 80116e8:	f107 0434 	add.w	r4, r7, #52	; 0x34
 80116ec:	461d      	mov	r5, r3
 80116ee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80116f0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80116f2:	682b      	ldr	r3, [r5, #0]
 80116f4:	6023      	str	r3, [r4, #0]
	defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80116f6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80116fa:	2100      	movs	r1, #0
 80116fc:	4618      	mov	r0, r3
 80116fe:	f7fb fd47 	bl	800d190 <osThreadCreate>
 8011702:	4602      	mov	r2, r0
 8011704:	4b50      	ldr	r3, [pc, #320]	; (8011848 <main+0x19c>)
 8011706:	601a      	str	r2, [r3, #0]

	/* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
	osThreadDef(oled, task_oled, osPriorityNormal, 0, 128);
 8011708:	4b50      	ldr	r3, [pc, #320]	; (801184c <main+0x1a0>)
 801170a:	f107 0420 	add.w	r4, r7, #32
 801170e:	461d      	mov	r5, r3
 8011710:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8011712:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8011714:	682b      	ldr	r3, [r5, #0]
 8011716:	6023      	str	r3, [r4, #0]
	osThreadCreate(osThread(oled), NULL);
 8011718:	f107 0320 	add.w	r3, r7, #32
 801171c:	2100      	movs	r1, #0
 801171e:	4618      	mov	r0, r3
 8011720:	f7fb fd36 	bl	800d190 <osThreadCreate>

	osThreadDef(hr_handler, task_hr_handler, osPriorityNormal, 0, 128);
 8011724:	4b4a      	ldr	r3, [pc, #296]	; (8011850 <main+0x1a4>)
 8011726:	f107 040c 	add.w	r4, r7, #12
 801172a:	461d      	mov	r5, r3
 801172c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801172e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8011730:	682b      	ldr	r3, [r5, #0]
 8011732:	6023      	str	r3, [r4, #0]
	osThreadCreate(osThread(hr_handler), NULL);
 8011734:	f107 030c 	add.w	r3, r7, #12
 8011738:	2100      	movs	r1, #0
 801173a:	4618      	mov	r0, r3
 801173c:	f7fb fd28 	bl	800d190 <osThreadCreate>

	archive_read_settings();
 8011740:	f001 fbc0 	bl	8012ec4 <archive_read_settings>

	mb.id = hr_bn_modbus_addr;
 8011744:	4b43      	ldr	r3, [pc, #268]	; (8011854 <main+0x1a8>)
 8011746:	881a      	ldrh	r2, [r3, #0]
 8011748:	4b43      	ldr	r3, [pc, #268]	; (8011858 <main+0x1ac>)
 801174a:	801a      	strh	r2, [r3, #0]

	mb.port = 502;
 801174c:	4b42      	ldr	r3, [pc, #264]	; (8011858 <main+0x1ac>)
 801174e:	f44f 72fb 	mov.w	r2, #502	; 0x1f6
 8011752:	841a      	strh	r2, [r3, #32]

	mb.ip_addr.ip1 = hr_bn_ip_h >> 8;
 8011754:	4b41      	ldr	r3, [pc, #260]	; (801185c <main+0x1b0>)
 8011756:	881b      	ldrh	r3, [r3, #0]
 8011758:	0a1b      	lsrs	r3, r3, #8
 801175a:	b29b      	uxth	r3, r3
 801175c:	b2da      	uxtb	r2, r3
 801175e:	4b3e      	ldr	r3, [pc, #248]	; (8011858 <main+0x1ac>)
 8011760:	741a      	strb	r2, [r3, #16]
	mb.ip_addr.ip2 = hr_bn_ip_h & 0xFF;
 8011762:	4b3e      	ldr	r3, [pc, #248]	; (801185c <main+0x1b0>)
 8011764:	881b      	ldrh	r3, [r3, #0]
 8011766:	b2da      	uxtb	r2, r3
 8011768:	4b3b      	ldr	r3, [pc, #236]	; (8011858 <main+0x1ac>)
 801176a:	745a      	strb	r2, [r3, #17]
	mb.ip_addr.ip3 = hr_bn_ip_l >> 8;
 801176c:	4b3c      	ldr	r3, [pc, #240]	; (8011860 <main+0x1b4>)
 801176e:	881b      	ldrh	r3, [r3, #0]
 8011770:	0a1b      	lsrs	r3, r3, #8
 8011772:	b29b      	uxth	r3, r3
 8011774:	b2da      	uxtb	r2, r3
 8011776:	4b38      	ldr	r3, [pc, #224]	; (8011858 <main+0x1ac>)
 8011778:	749a      	strb	r2, [r3, #18]
	mb.ip_addr.ip4 = hr_bn_ip_l & 0xFF;
 801177a:	4b39      	ldr	r3, [pc, #228]	; (8011860 <main+0x1b4>)
 801177c:	881b      	ldrh	r3, [r3, #0]
 801177e:	b2da      	uxtb	r2, r3
 8011780:	4b35      	ldr	r3, [pc, #212]	; (8011858 <main+0x1ac>)
 8011782:	74da      	strb	r2, [r3, #19]

	mb.gw_ip_addr.ip1 = hr_bn_ipgw_h >> 8;
 8011784:	4b37      	ldr	r3, [pc, #220]	; (8011864 <main+0x1b8>)
 8011786:	881b      	ldrh	r3, [r3, #0]
 8011788:	0a1b      	lsrs	r3, r3, #8
 801178a:	b29b      	uxth	r3, r3
 801178c:	b2da      	uxtb	r2, r3
 801178e:	4b32      	ldr	r3, [pc, #200]	; (8011858 <main+0x1ac>)
 8011790:	751a      	strb	r2, [r3, #20]
	mb.gw_ip_addr.ip2 = hr_bn_ipgw_h & 0xFF;
 8011792:	4b34      	ldr	r3, [pc, #208]	; (8011864 <main+0x1b8>)
 8011794:	881b      	ldrh	r3, [r3, #0]
 8011796:	b2da      	uxtb	r2, r3
 8011798:	4b2f      	ldr	r3, [pc, #188]	; (8011858 <main+0x1ac>)
 801179a:	755a      	strb	r2, [r3, #21]
	mb.gw_ip_addr.ip3 = hr_bn_ipgw_l >> 8;;
 801179c:	4b32      	ldr	r3, [pc, #200]	; (8011868 <main+0x1bc>)
 801179e:	881b      	ldrh	r3, [r3, #0]
 80117a0:	0a1b      	lsrs	r3, r3, #8
 80117a2:	b29b      	uxth	r3, r3
 80117a4:	b2da      	uxtb	r2, r3
 80117a6:	4b2c      	ldr	r3, [pc, #176]	; (8011858 <main+0x1ac>)
 80117a8:	759a      	strb	r2, [r3, #22]
	mb.gw_ip_addr.ip4 = hr_bn_ipgw_l & 0xFF;
 80117aa:	4b2f      	ldr	r3, [pc, #188]	; (8011868 <main+0x1bc>)
 80117ac:	881b      	ldrh	r3, [r3, #0]
 80117ae:	b2da      	uxtb	r2, r3
 80117b0:	4b29      	ldr	r3, [pc, #164]	; (8011858 <main+0x1ac>)
 80117b2:	75da      	strb	r2, [r3, #23]

	mb.netmask_addr.ip1 = hr_bn_ipnm_h >> 8;
 80117b4:	4b2d      	ldr	r3, [pc, #180]	; (801186c <main+0x1c0>)
 80117b6:	881b      	ldrh	r3, [r3, #0]
 80117b8:	0a1b      	lsrs	r3, r3, #8
 80117ba:	b29b      	uxth	r3, r3
 80117bc:	b2da      	uxtb	r2, r3
 80117be:	4b26      	ldr	r3, [pc, #152]	; (8011858 <main+0x1ac>)
 80117c0:	771a      	strb	r2, [r3, #28]
	mb.netmask_addr.ip2 = hr_bn_ipnm_h & 0xFF;
 80117c2:	4b2a      	ldr	r3, [pc, #168]	; (801186c <main+0x1c0>)
 80117c4:	881b      	ldrh	r3, [r3, #0]
 80117c6:	b2da      	uxtb	r2, r3
 80117c8:	4b23      	ldr	r3, [pc, #140]	; (8011858 <main+0x1ac>)
 80117ca:	775a      	strb	r2, [r3, #29]
	mb.netmask_addr.ip3 = hr_bn_ipnm_l >> 8;
 80117cc:	4b28      	ldr	r3, [pc, #160]	; (8011870 <main+0x1c4>)
 80117ce:	881b      	ldrh	r3, [r3, #0]
 80117d0:	0a1b      	lsrs	r3, r3, #8
 80117d2:	b29b      	uxth	r3, r3
 80117d4:	b2da      	uxtb	r2, r3
 80117d6:	4b20      	ldr	r3, [pc, #128]	; (8011858 <main+0x1ac>)
 80117d8:	779a      	strb	r2, [r3, #30]
	mb.netmask_addr.ip4 = hr_bn_ipnm_l & 0xFF;
 80117da:	4b25      	ldr	r3, [pc, #148]	; (8011870 <main+0x1c4>)
 80117dc:	881b      	ldrh	r3, [r3, #0]
 80117de:	b2da      	uxtb	r2, r3
 80117e0:	4b1d      	ldr	r3, [pc, #116]	; (8011858 <main+0x1ac>)
 80117e2:	77da      	strb	r2, [r3, #31]

	mb.dns_ip_addr.ip1 = hr_bn_ipdns_h >> 8;
 80117e4:	4b23      	ldr	r3, [pc, #140]	; (8011874 <main+0x1c8>)
 80117e6:	881b      	ldrh	r3, [r3, #0]
 80117e8:	0a1b      	lsrs	r3, r3, #8
 80117ea:	b29b      	uxth	r3, r3
 80117ec:	b2da      	uxtb	r2, r3
 80117ee:	4b1a      	ldr	r3, [pc, #104]	; (8011858 <main+0x1ac>)
 80117f0:	761a      	strb	r2, [r3, #24]
	mb.dns_ip_addr.ip2 = hr_bn_ipdns_h & 0xFF;
 80117f2:	4b20      	ldr	r3, [pc, #128]	; (8011874 <main+0x1c8>)
 80117f4:	881b      	ldrh	r3, [r3, #0]
 80117f6:	b2da      	uxtb	r2, r3
 80117f8:	4b17      	ldr	r3, [pc, #92]	; (8011858 <main+0x1ac>)
 80117fa:	765a      	strb	r2, [r3, #25]
	mb.dns_ip_addr.ip3 = hr_bn_ipdns_l >> 8;
 80117fc:	4b1e      	ldr	r3, [pc, #120]	; (8011878 <main+0x1cc>)
 80117fe:	881b      	ldrh	r3, [r3, #0]
 8011800:	0a1b      	lsrs	r3, r3, #8
 8011802:	b29b      	uxth	r3, r3
 8011804:	b2da      	uxtb	r2, r3
 8011806:	4b14      	ldr	r3, [pc, #80]	; (8011858 <main+0x1ac>)
 8011808:	769a      	strb	r2, [r3, #26]
	mb.dns_ip_addr.ip4 = hr_bn_ipdns_l & 0xFF;
 801180a:	4b1b      	ldr	r3, [pc, #108]	; (8011878 <main+0x1cc>)
 801180c:	881b      	ldrh	r3, [r3, #0]
 801180e:	b2da      	uxtb	r2, r3
 8011810:	4b11      	ldr	r3, [pc, #68]	; (8011858 <main+0x1ac>)
 8011812:	76da      	strb	r2, [r3, #27]

	modbus_init_w5500(&mb);// Creates eth task
 8011814:	4810      	ldr	r0, [pc, #64]	; (8011858 <main+0x1ac>)
 8011816:	f7ff fbbb 	bl	8010f90 <modbus_init_w5500>
	init_uart(&mb);
 801181a:	480f      	ldr	r0, [pc, #60]	; (8011858 <main+0x1ac>)
 801181c:	f7ff fe16 	bl	801144c <init_uart>
	/* USER CODE END RTOS_THREADS */

	/* USER CODE BEGIN RTOS_QUEUES */
	/* add queues, ... */
	osMessageQDef(osqueue, 1, uint16_t);
 8011820:	4a16      	ldr	r2, [pc, #88]	; (801187c <main+0x1d0>)
 8011822:	1d3b      	adds	r3, r7, #4
 8011824:	e892 0003 	ldmia.w	r2, {r0, r1}
 8011828:	e883 0003 	stmia.w	r3, {r0, r1}
	AppliEvent = osMessageCreate(osMessageQ(osqueue), NULL);
 801182c:	1d3b      	adds	r3, r7, #4
 801182e:	2100      	movs	r1, #0
 8011830:	4618      	mov	r0, r3
 8011832:	f7fb fce8 	bl	800d206 <osMessageCreate>
 8011836:	4602      	mov	r2, r0
 8011838:	4b11      	ldr	r3, [pc, #68]	; (8011880 <main+0x1d4>)
 801183a:	601a      	str	r2, [r3, #0]
	/* USER CODE END RTOS_QUEUES */


	/* Start scheduler */
	osKernelStart();
 801183c:	f7fb fca1 	bl	800d182 <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
 8011840:	e7fe      	b.n	8011840 <main+0x194>
 8011842:	bf00      	nop
 8011844:	08017094 	.word	0x08017094
 8011848:	20000e20 	.word	0x20000e20
 801184c:	080170b0 	.word	0x080170b0
 8011850:	080170d0 	.word	0x080170d0
 8011854:	20000956 	.word	0x20000956
 8011858:	20000f44 	.word	0x20000f44
 801185c:	2000097e 	.word	0x2000097e
 8011860:	2000097c 	.word	0x2000097c
 8011864:	20000982 	.word	0x20000982
 8011868:	20000954 	.word	0x20000954
 801186c:	20000908 	.word	0x20000908
 8011870:	20000958 	.word	0x20000958
 8011874:	2000095a 	.word	0x2000095a
 8011878:	20000932 	.word	0x20000932
 801187c:	080170e4 	.word	0x080170e4
 8011880:	2000186c 	.word	0x2000186c

08011884 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8011884:	b580      	push	{r7, lr}
 8011886:	b09c      	sub	sp, #112	; 0x70
 8011888:	af00      	add	r7, sp, #0
	RCC_ClkInitTypeDef RCC_ClkInitStruct;
	RCC_PeriphCLKInitTypeDef PeriphClkInit;

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 801188a:	2305      	movs	r3, #5
 801188c:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 801188e:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8011892:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV5;
 8011894:	2304      	movs	r3, #4
 8011896:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8011898:	2301      	movs	r3, #1
 801189a:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 801189c:	2301      	movs	r3, #1
 801189e:	64fb      	str	r3, [r7, #76]	; 0x4c
	RCC_OscInitStruct.Prediv1Source = RCC_PREDIV1_SOURCE_PLL2;
 80118a0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80118a4:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80118a6:	2302      	movs	r3, #2
 80118a8:	65bb      	str	r3, [r7, #88]	; 0x58
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80118aa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80118ae:	65fb      	str	r3, [r7, #92]	; 0x5c
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80118b0:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80118b4:	663b      	str	r3, [r7, #96]	; 0x60
	RCC_OscInitStruct.PLL2.PLL2State = RCC_PLL2_ON;
 80118b6:	2302      	movs	r3, #2
 80118b8:	667b      	str	r3, [r7, #100]	; 0x64
	RCC_OscInitStruct.PLL2.PLL2MUL = RCC_PLL2_MUL8;
 80118ba:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80118be:	66bb      	str	r3, [r7, #104]	; 0x68
	RCC_OscInitStruct.PLL2.HSEPrediv2Value = RCC_HSE_PREDIV2_DIV5;
 80118c0:	2340      	movs	r3, #64	; 0x40
 80118c2:	66fb      	str	r3, [r7, #108]	; 0x6c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80118c4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80118c8:	4618      	mov	r0, r3
 80118ca:	f7f1 fd3f 	bl	800334c <HAL_RCC_OscConfig>
 80118ce:	4603      	mov	r3, r0
 80118d0:	2b00      	cmp	r3, #0
 80118d2:	d004      	beq.n	80118de <SystemClock_Config+0x5a>
	{
		_Error_Handler(__FILE__, __LINE__);
 80118d4:	f44f 7188 	mov.w	r1, #272	; 0x110
 80118d8:	4824      	ldr	r0, [pc, #144]	; (801196c <SystemClock_Config+0xe8>)
 80118da:	f000 fba5 	bl	8012028 <_Error_Handler>
	}

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80118de:	230f      	movs	r3, #15
 80118e0:	627b      	str	r3, [r7, #36]	; 0x24
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80118e2:	2302      	movs	r3, #2
 80118e4:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80118e6:	2300      	movs	r3, #0
 80118e8:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80118ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80118ee:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80118f0:	2300      	movs	r3, #0
 80118f2:	637b      	str	r3, [r7, #52]	; 0x34

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80118f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80118f8:	2102      	movs	r1, #2
 80118fa:	4618      	mov	r0, r3
 80118fc:	f7f2 f820 	bl	8003940 <HAL_RCC_ClockConfig>
 8011900:	4603      	mov	r3, r0
 8011902:	2b00      	cmp	r3, #0
 8011904:	d004      	beq.n	8011910 <SystemClock_Config+0x8c>
	{
		_Error_Handler(__FILE__, __LINE__);
 8011906:	f44f 718f 	mov.w	r1, #286	; 0x11e
 801190a:	4818      	ldr	r0, [pc, #96]	; (801196c <SystemClock_Config+0xe8>)
 801190c:	f000 fb8c 	bl	8012028 <_Error_Handler>
	}




	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USB;
 8011910:	2311      	movs	r3, #17
 8011912:	607b      	str	r3, [r7, #4]
	PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8011914:	f44f 7380 	mov.w	r3, #256	; 0x100
 8011918:	60bb      	str	r3, [r7, #8]
	PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV3;
 801191a:	2300      	movs	r3, #0
 801191c:	623b      	str	r3, [r7, #32]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 801191e:	1d3b      	adds	r3, r7, #4
 8011920:	4618      	mov	r0, r3
 8011922:	f7f2 fa17 	bl	8003d54 <HAL_RCCEx_PeriphCLKConfig>
 8011926:	4603      	mov	r3, r0
 8011928:	2b00      	cmp	r3, #0
 801192a:	d004      	beq.n	8011936 <SystemClock_Config+0xb2>
	{
		_Error_Handler(__FILE__, __LINE__);
 801192c:	f240 1129 	movw	r1, #297	; 0x129
 8011930:	480e      	ldr	r0, [pc, #56]	; (801196c <SystemClock_Config+0xe8>)
 8011932:	f000 fb79 	bl	8012028 <_Error_Handler>
	}
	/**Configure the Systick interrupt time
	 */
	HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8011936:	f7f2 f98d 	bl	8003c54 <HAL_RCC_GetHCLKFreq>
 801193a:	4602      	mov	r2, r0
 801193c:	4b0c      	ldr	r3, [pc, #48]	; (8011970 <SystemClock_Config+0xec>)
 801193e:	fba3 2302 	umull	r2, r3, r3, r2
 8011942:	099b      	lsrs	r3, r3, #6
 8011944:	4618      	mov	r0, r3
 8011946:	f7ef fbc4 	bl	80010d2 <HAL_SYSTICK_Config>

	/**Configure the Systick
	 */
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 801194a:	2004      	movs	r0, #4
 801194c:	f7ef fbce 	bl	80010ec <HAL_SYSTICK_CLKSourceConfig>

	/**Configure the Systick interrupt time
	 */
	__HAL_RCC_PLLI2S_ENABLE();
 8011950:	4b08      	ldr	r3, [pc, #32]	; (8011974 <SystemClock_Config+0xf0>)
 8011952:	2201      	movs	r2, #1
 8011954:	601a      	str	r2, [r3, #0]

	/* SysTick_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 8011956:	2200      	movs	r2, #0
 8011958:	210f      	movs	r1, #15
 801195a:	f04f 30ff 	mov.w	r0, #4294967295
 801195e:	f7ef fb8e 	bl	800107e <HAL_NVIC_SetPriority>
}
 8011962:	bf00      	nop
 8011964:	3770      	adds	r7, #112	; 0x70
 8011966:	46bd      	mov	sp, r7
 8011968:	bd80      	pop	{r7, pc}
 801196a:	bf00      	nop
 801196c:	080170ec 	.word	0x080170ec
 8011970:	10624dd3 	.word	0x10624dd3
 8011974:	42420070 	.word	0x42420070

08011978 <MX_RTC_Init>:

/* RTC init function */
static void MX_RTC_Init(void)
{
 8011978:	b580      	push	{r7, lr}
 801197a:	b084      	sub	sp, #16
 801197c:	af00      	add	r7, sp, #0
	 */
	//__HAL_RCC_BKP_CLK_ENABLE();
	//__HAL_RCC_PWR_CLK_ENABLE();

	//	__HAL_RCC_RTC_CONFIG(RCC_RTCCLKSOURCE_LSE);
	hrtc.Instance = RTC;
 801197e:	4b23      	ldr	r3, [pc, #140]	; (8011a0c <MX_RTC_Init+0x94>)
 8011980:	4a23      	ldr	r2, [pc, #140]	; (8011a10 <MX_RTC_Init+0x98>)
 8011982:	601a      	str	r2, [r3, #0]
	//hrtc.Init.AsynchPrediv = 0x7F;
	//hrtc.Init.SynchPrediv = 0x00FF;
	//hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
	//hrtc.Init.OutPut = RTC_OUTPUTSOURCE_NONE;

	if(HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR1) != 0x32F2){
 8011984:	2101      	movs	r1, #1
 8011986:	4821      	ldr	r0, [pc, #132]	; (8011a0c <MX_RTC_Init+0x94>)
 8011988:	f7f3 fa50 	bl	8004e2c <HAL_RTCEx_BKUPRead>
 801198c:	4602      	mov	r2, r0
 801198e:	f243 23f2 	movw	r3, #13042	; 0x32f2
 8011992:	429a      	cmp	r2, r3
 8011994:	d018      	beq.n	80119c8 <MX_RTC_Init+0x50>
		hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8011996:	4b1d      	ldr	r3, [pc, #116]	; (8011a0c <MX_RTC_Init+0x94>)
 8011998:	f04f 32ff 	mov.w	r2, #4294967295
 801199c:	605a      	str	r2, [r3, #4]
		hrtc.Init.OutPut = RTC_OUTPUTSOURCE_NONE;
 801199e:	4b1b      	ldr	r3, [pc, #108]	; (8011a0c <MX_RTC_Init+0x94>)
 80119a0:	2200      	movs	r2, #0
 80119a2:	609a      	str	r2, [r3, #8]
		if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80119a4:	4819      	ldr	r0, [pc, #100]	; (8011a0c <MX_RTC_Init+0x94>)
 80119a6:	f7f2 fc6d 	bl	8004284 <HAL_RTC_Init>
 80119aa:	4603      	mov	r3, r0
 80119ac:	2b00      	cmp	r3, #0
 80119ae:	d004      	beq.n	80119ba <MX_RTC_Init+0x42>
		{
			_Error_Handler(__FILE__, __LINE__);
 80119b0:	f44f 71aa 	mov.w	r1, #340	; 0x154
 80119b4:	4817      	ldr	r0, [pc, #92]	; (8011a14 <MX_RTC_Init+0x9c>)
 80119b6:	f000 fb37 	bl	8012028 <_Error_Handler>
		}

		HAL_RTCEx_BKUPWrite(&hrtc,RTC_BKP_DR1,0x32F2);
 80119ba:	f243 22f2 	movw	r2, #13042	; 0x32f2
 80119be:	2101      	movs	r1, #1
 80119c0:	4812      	ldr	r0, [pc, #72]	; (8011a0c <MX_RTC_Init+0x94>)
 80119c2:	f7f3 fa19 	bl	8004df8 <HAL_RTCEx_BKUPWrite>

		HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);

	}

}
 80119c6:	e01d      	b.n	8011a04 <MX_RTC_Init+0x8c>
		uint32_t dateMem = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR2);
 80119c8:	2102      	movs	r1, #2
 80119ca:	4810      	ldr	r0, [pc, #64]	; (8011a0c <MX_RTC_Init+0x94>)
 80119cc:	f7f3 fa2e 	bl	8004e2c <HAL_RTCEx_BKUPRead>
 80119d0:	4603      	mov	r3, r0
 80119d2:	607b      	str	r3, [r7, #4]
		memcpy(&DateToUpdate,&dateMem,sizeof(uint32_t));
 80119d4:	687b      	ldr	r3, [r7, #4]
 80119d6:	60bb      	str	r3, [r7, #8]
		if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 80119d8:	f107 0308 	add.w	r3, r7, #8
 80119dc:	2201      	movs	r2, #1
 80119de:	4619      	mov	r1, r3
 80119e0:	480a      	ldr	r0, [pc, #40]	; (8011a0c <MX_RTC_Init+0x94>)
 80119e2:	f7f2 fe55 	bl	8004690 <HAL_RTC_SetDate>
 80119e6:	4603      	mov	r3, r0
 80119e8:	2b00      	cmp	r3, #0
 80119ea:	d004      	beq.n	80119f6 <MX_RTC_Init+0x7e>
			_Error_Handler(__FILE__, __LINE__);
 80119ec:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80119f0:	4808      	ldr	r0, [pc, #32]	; (8011a14 <MX_RTC_Init+0x9c>)
 80119f2:	f000 fb19 	bl	8012028 <_Error_Handler>
		HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 80119f6:	f107 030c 	add.w	r3, r7, #12
 80119fa:	2200      	movs	r2, #0
 80119fc:	4619      	mov	r1, r3
 80119fe:	4803      	ldr	r0, [pc, #12]	; (8011a0c <MX_RTC_Init+0x94>)
 8011a00:	f7f2 fd6e 	bl	80044e0 <HAL_RTC_GetTime>
}
 8011a04:	bf00      	nop
 8011a06:	3710      	adds	r7, #16
 8011a08:	46bd      	mov	sp, r7
 8011a0a:	bd80      	pop	{r7, pc}
 8011a0c:	200010f8 	.word	0x200010f8
 8011a10:	40002800 	.word	0x40002800
 8011a14:	080170ec 	.word	0x080170ec

08011a18 <MX_SPI1_Init>:

/* SPI1 init function */
static void MX_SPI1_Init(void)
{
 8011a18:	b580      	push	{r7, lr}
 8011a1a:	af00      	add	r7, sp, #0

	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 8011a1c:	4b19      	ldr	r3, [pc, #100]	; (8011a84 <MX_SPI1_Init+0x6c>)
 8011a1e:	4a1a      	ldr	r2, [pc, #104]	; (8011a88 <MX_SPI1_Init+0x70>)
 8011a20:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 8011a22:	4b18      	ldr	r3, [pc, #96]	; (8011a84 <MX_SPI1_Init+0x6c>)
 8011a24:	f44f 7282 	mov.w	r2, #260	; 0x104
 8011a28:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8011a2a:	4b16      	ldr	r3, [pc, #88]	; (8011a84 <MX_SPI1_Init+0x6c>)
 8011a2c:	2200      	movs	r2, #0
 8011a2e:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8011a30:	4b14      	ldr	r3, [pc, #80]	; (8011a84 <MX_SPI1_Init+0x6c>)
 8011a32:	2200      	movs	r2, #0
 8011a34:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8011a36:	4b13      	ldr	r3, [pc, #76]	; (8011a84 <MX_SPI1_Init+0x6c>)
 8011a38:	2200      	movs	r2, #0
 8011a3a:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8011a3c:	4b11      	ldr	r3, [pc, #68]	; (8011a84 <MX_SPI1_Init+0x6c>)
 8011a3e:	2200      	movs	r2, #0
 8011a40:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 8011a42:	4b10      	ldr	r3, [pc, #64]	; (8011a84 <MX_SPI1_Init+0x6c>)
 8011a44:	f44f 7200 	mov.w	r2, #512	; 0x200
 8011a48:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8011a4a:	4b0e      	ldr	r3, [pc, #56]	; (8011a84 <MX_SPI1_Init+0x6c>)
 8011a4c:	2208      	movs	r2, #8
 8011a4e:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8011a50:	4b0c      	ldr	r3, [pc, #48]	; (8011a84 <MX_SPI1_Init+0x6c>)
 8011a52:	2200      	movs	r2, #0
 8011a54:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8011a56:	4b0b      	ldr	r3, [pc, #44]	; (8011a84 <MX_SPI1_Init+0x6c>)
 8011a58:	2200      	movs	r2, #0
 8011a5a:	625a      	str	r2, [r3, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8011a5c:	4b09      	ldr	r3, [pc, #36]	; (8011a84 <MX_SPI1_Init+0x6c>)
 8011a5e:	2200      	movs	r2, #0
 8011a60:	629a      	str	r2, [r3, #40]	; 0x28
	hspi1.Init.CRCPolynomial = 10;
 8011a62:	4b08      	ldr	r3, [pc, #32]	; (8011a84 <MX_SPI1_Init+0x6c>)
 8011a64:	220a      	movs	r2, #10
 8011a66:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8011a68:	4806      	ldr	r0, [pc, #24]	; (8011a84 <MX_SPI1_Init+0x6c>)
 8011a6a:	f7f3 fec4 	bl	80057f6 <HAL_SPI_Init>
 8011a6e:	4603      	mov	r3, r0
 8011a70:	2b00      	cmp	r3, #0
 8011a72:	d004      	beq.n	8011a7e <MX_SPI1_Init+0x66>
	{
		_Error_Handler(__FILE__, __LINE__);
 8011a74:	f44f 71bf 	mov.w	r1, #382	; 0x17e
 8011a78:	4804      	ldr	r0, [pc, #16]	; (8011a8c <MX_SPI1_Init+0x74>)
 8011a7a:	f000 fad5 	bl	8012028 <_Error_Handler>
	}

}
 8011a7e:	bf00      	nop
 8011a80:	bd80      	pop	{r7, pc}
 8011a82:	bf00      	nop
 8011a84:	2000110c 	.word	0x2000110c
 8011a88:	40013000 	.word	0x40013000
 8011a8c:	080170ec 	.word	0x080170ec

08011a90 <MX_SPI2_Init>:

/* SPI2 init function */
static void MX_SPI2_Init(void)
{
 8011a90:	b580      	push	{r7, lr}
 8011a92:	af00      	add	r7, sp, #0

	/* SPI2 parameter configuration*/
	hspi2.Instance = SPI2;
 8011a94:	4b18      	ldr	r3, [pc, #96]	; (8011af8 <MX_SPI2_Init+0x68>)
 8011a96:	4a19      	ldr	r2, [pc, #100]	; (8011afc <MX_SPI2_Init+0x6c>)
 8011a98:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_SLAVE;
 8011a9a:	4b17      	ldr	r3, [pc, #92]	; (8011af8 <MX_SPI2_Init+0x68>)
 8011a9c:	2200      	movs	r2, #0
 8011a9e:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8011aa0:	4b15      	ldr	r3, [pc, #84]	; (8011af8 <MX_SPI2_Init+0x68>)
 8011aa2:	2200      	movs	r2, #0
 8011aa4:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8011aa6:	4b14      	ldr	r3, [pc, #80]	; (8011af8 <MX_SPI2_Init+0x68>)
 8011aa8:	2200      	movs	r2, #0
 8011aaa:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8011aac:	4b12      	ldr	r3, [pc, #72]	; (8011af8 <MX_SPI2_Init+0x68>)
 8011aae:	2200      	movs	r2, #0
 8011ab0:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8011ab2:	4b11      	ldr	r3, [pc, #68]	; (8011af8 <MX_SPI2_Init+0x68>)
 8011ab4:	2200      	movs	r2, #0
 8011ab6:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 8011ab8:	4b0f      	ldr	r3, [pc, #60]	; (8011af8 <MX_SPI2_Init+0x68>)
 8011aba:	f44f 7200 	mov.w	r2, #512	; 0x200
 8011abe:	619a      	str	r2, [r3, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8011ac0:	4b0d      	ldr	r3, [pc, #52]	; (8011af8 <MX_SPI2_Init+0x68>)
 8011ac2:	2200      	movs	r2, #0
 8011ac4:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8011ac6:	4b0c      	ldr	r3, [pc, #48]	; (8011af8 <MX_SPI2_Init+0x68>)
 8011ac8:	2200      	movs	r2, #0
 8011aca:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8011acc:	4b0a      	ldr	r3, [pc, #40]	; (8011af8 <MX_SPI2_Init+0x68>)
 8011ace:	2200      	movs	r2, #0
 8011ad0:	625a      	str	r2, [r3, #36]	; 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8011ad2:	4b09      	ldr	r3, [pc, #36]	; (8011af8 <MX_SPI2_Init+0x68>)
 8011ad4:	2200      	movs	r2, #0
 8011ad6:	629a      	str	r2, [r3, #40]	; 0x28
	hspi2.Init.CRCPolynomial = 10;
 8011ad8:	4b07      	ldr	r3, [pc, #28]	; (8011af8 <MX_SPI2_Init+0x68>)
 8011ada:	220a      	movs	r2, #10
 8011adc:	62da      	str	r2, [r3, #44]	; 0x2c
	//hspi2.hdmarx->XferCpltCallback = spi_comm_dma_irq_handler;
	if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8011ade:	4806      	ldr	r0, [pc, #24]	; (8011af8 <MX_SPI2_Init+0x68>)
 8011ae0:	f7f3 fe89 	bl	80057f6 <HAL_SPI_Init>
 8011ae4:	4603      	mov	r3, r0
 8011ae6:	2b00      	cmp	r3, #0
 8011ae8:	d004      	beq.n	8011af4 <MX_SPI2_Init+0x64>
	{
		_Error_Handler(__FILE__, __LINE__);
 8011aea:	f240 1197 	movw	r1, #407	; 0x197
 8011aee:	4804      	ldr	r0, [pc, #16]	; (8011b00 <MX_SPI2_Init+0x70>)
 8011af0:	f000 fa9a 	bl	8012028 <_Error_Handler>
	}

}
 8011af4:	bf00      	nop
 8011af6:	bd80      	pop	{r7, pc}
 8011af8:	20000e68 	.word	0x20000e68
 8011afc:	40003800 	.word	0x40003800
 8011b00:	080170ec 	.word	0x080170ec

08011b04 <MX_SPI3_Init>:

/* SPI3 init function */
static void MX_SPI3_Init(void)
{
 8011b04:	b580      	push	{r7, lr}
 8011b06:	af00      	add	r7, sp, #0

	/* SPI3 parameter configuration*/
	hspi3.Instance = SPI3;
 8011b08:	4b19      	ldr	r3, [pc, #100]	; (8011b70 <MX_SPI3_Init+0x6c>)
 8011b0a:	4a1a      	ldr	r2, [pc, #104]	; (8011b74 <MX_SPI3_Init+0x70>)
 8011b0c:	601a      	str	r2, [r3, #0]
	hspi3.Init.Mode = SPI_MODE_MASTER;
 8011b0e:	4b18      	ldr	r3, [pc, #96]	; (8011b70 <MX_SPI3_Init+0x6c>)
 8011b10:	f44f 7282 	mov.w	r2, #260	; 0x104
 8011b14:	605a      	str	r2, [r3, #4]
	hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8011b16:	4b16      	ldr	r3, [pc, #88]	; (8011b70 <MX_SPI3_Init+0x6c>)
 8011b18:	2200      	movs	r2, #0
 8011b1a:	609a      	str	r2, [r3, #8]
	hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8011b1c:	4b14      	ldr	r3, [pc, #80]	; (8011b70 <MX_SPI3_Init+0x6c>)
 8011b1e:	2200      	movs	r2, #0
 8011b20:	60da      	str	r2, [r3, #12]
	hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8011b22:	4b13      	ldr	r3, [pc, #76]	; (8011b70 <MX_SPI3_Init+0x6c>)
 8011b24:	2200      	movs	r2, #0
 8011b26:	611a      	str	r2, [r3, #16]
	hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8011b28:	4b11      	ldr	r3, [pc, #68]	; (8011b70 <MX_SPI3_Init+0x6c>)
 8011b2a:	2200      	movs	r2, #0
 8011b2c:	615a      	str	r2, [r3, #20]
	hspi3.Init.NSS = SPI_NSS_SOFT;
 8011b2e:	4b10      	ldr	r3, [pc, #64]	; (8011b70 <MX_SPI3_Init+0x6c>)
 8011b30:	f44f 7200 	mov.w	r2, #512	; 0x200
 8011b34:	619a      	str	r2, [r3, #24]
	hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8011b36:	4b0e      	ldr	r3, [pc, #56]	; (8011b70 <MX_SPI3_Init+0x6c>)
 8011b38:	2200      	movs	r2, #0
 8011b3a:	61da      	str	r2, [r3, #28]
	hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8011b3c:	4b0c      	ldr	r3, [pc, #48]	; (8011b70 <MX_SPI3_Init+0x6c>)
 8011b3e:	2200      	movs	r2, #0
 8011b40:	621a      	str	r2, [r3, #32]
	hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8011b42:	4b0b      	ldr	r3, [pc, #44]	; (8011b70 <MX_SPI3_Init+0x6c>)
 8011b44:	2200      	movs	r2, #0
 8011b46:	625a      	str	r2, [r3, #36]	; 0x24
	hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8011b48:	4b09      	ldr	r3, [pc, #36]	; (8011b70 <MX_SPI3_Init+0x6c>)
 8011b4a:	2200      	movs	r2, #0
 8011b4c:	629a      	str	r2, [r3, #40]	; 0x28
	hspi3.Init.CRCPolynomial = 10;
 8011b4e:	4b08      	ldr	r3, [pc, #32]	; (8011b70 <MX_SPI3_Init+0x6c>)
 8011b50:	220a      	movs	r2, #10
 8011b52:	62da      	str	r2, [r3, #44]	; 0x2c

	if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8011b54:	4806      	ldr	r0, [pc, #24]	; (8011b70 <MX_SPI3_Init+0x6c>)
 8011b56:	f7f3 fe4e 	bl	80057f6 <HAL_SPI_Init>
 8011b5a:	4603      	mov	r3, r0
 8011b5c:	2b00      	cmp	r3, #0
 8011b5e:	d004      	beq.n	8011b6a <MX_SPI3_Init+0x66>
	{
		_Error_Handler(__FILE__, __LINE__);
 8011b60:	f44f 71d8 	mov.w	r1, #432	; 0x1b0
 8011b64:	4804      	ldr	r0, [pc, #16]	; (8011b78 <MX_SPI3_Init+0x74>)
 8011b66:	f000 fa5f 	bl	8012028 <_Error_Handler>
	}

}
 8011b6a:	bf00      	nop
 8011b6c:	bd80      	pop	{r7, pc}
 8011b6e:	bf00      	nop
 8011b70:	20000fec 	.word	0x20000fec
 8011b74:	40003c00 	.word	0x40003c00
 8011b78:	080170ec 	.word	0x080170ec

08011b7c <MX_TIM3_Init>:

/* TIM3 init function */
static void MX_TIM3_Init(void)
{
 8011b7c:	b580      	push	{r7, lr}
 8011b7e:	af00      	add	r7, sp, #0


	htim3.Instance = TIM3;
 8011b80:	4b13      	ldr	r3, [pc, #76]	; (8011bd0 <MX_TIM3_Init+0x54>)
 8011b82:	4a14      	ldr	r2, [pc, #80]	; (8011bd4 <MX_TIM3_Init+0x58>)
 8011b84:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = SystemCoreClock/1000;
 8011b86:	4b14      	ldr	r3, [pc, #80]	; (8011bd8 <MX_TIM3_Init+0x5c>)
 8011b88:	681b      	ldr	r3, [r3, #0]
 8011b8a:	4a14      	ldr	r2, [pc, #80]	; (8011bdc <MX_TIM3_Init+0x60>)
 8011b8c:	fba2 2303 	umull	r2, r3, r2, r3
 8011b90:	099b      	lsrs	r3, r3, #6
 8011b92:	4a0f      	ldr	r2, [pc, #60]	; (8011bd0 <MX_TIM3_Init+0x54>)
 8011b94:	6053      	str	r3, [r2, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8011b96:	4b0e      	ldr	r3, [pc, #56]	; (8011bd0 <MX_TIM3_Init+0x54>)
 8011b98:	2200      	movs	r2, #0
 8011b9a:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 1000;
 8011b9c:	4b0c      	ldr	r3, [pc, #48]	; (8011bd0 <MX_TIM3_Init+0x54>)
 8011b9e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8011ba2:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8011ba4:	4b0a      	ldr	r3, [pc, #40]	; (8011bd0 <MX_TIM3_Init+0x54>)
 8011ba6:	2200      	movs	r2, #0
 8011ba8:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8011baa:	4b09      	ldr	r3, [pc, #36]	; (8011bd0 <MX_TIM3_Init+0x54>)
 8011bac:	2200      	movs	r2, #0
 8011bae:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8011bb0:	4807      	ldr	r0, [pc, #28]	; (8011bd0 <MX_TIM3_Init+0x54>)
 8011bb2:	f7f3 fe84 	bl	80058be <HAL_TIM_Base_Init>
 8011bb6:	4603      	mov	r3, r0
 8011bb8:	2b00      	cmp	r3, #0
 8011bba:	d004      	beq.n	8011bc6 <MX_TIM3_Init+0x4a>
	{
		_Error_Handler(__FILE__, __LINE__);
 8011bbc:	f44f 71e1 	mov.w	r1, #450	; 0x1c2
 8011bc0:	4807      	ldr	r0, [pc, #28]	; (8011be0 <MX_TIM3_Init+0x64>)
 8011bc2:	f000 fa31 	bl	8012028 <_Error_Handler>
	}
	HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8011bc6:	201d      	movs	r0, #29
 8011bc8:	f7ef fa75 	bl	80010b6 <HAL_NVIC_EnableIRQ>
	//	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
	//	{
	//		_Error_Handler(__FILE__, __LINE__);
	//	}

}
 8011bcc:	bf00      	nop
 8011bce:	bd80      	pop	{r7, pc}
 8011bd0:	20000fac 	.word	0x20000fac
 8011bd4:	40000400 	.word	0x40000400
 8011bd8:	20000170 	.word	0x20000170
 8011bdc:	10624dd3 	.word	0x10624dd3
 8011be0:	080170ec 	.word	0x080170ec

08011be4 <MX_USART1_UART_Init>:

/* USART1 init function */
static void MX_USART1_UART_Init(void)
{
 8011be4:	b580      	push	{r7, lr}
 8011be6:	af00      	add	r7, sp, #0

	huart1.Instance = USART1;
 8011be8:	4b12      	ldr	r3, [pc, #72]	; (8011c34 <MX_USART1_UART_Init+0x50>)
 8011bea:	4a13      	ldr	r2, [pc, #76]	; (8011c38 <MX_USART1_UART_Init+0x54>)
 8011bec:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 9600;
 8011bee:	4b11      	ldr	r3, [pc, #68]	; (8011c34 <MX_USART1_UART_Init+0x50>)
 8011bf0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8011bf4:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8011bf6:	4b0f      	ldr	r3, [pc, #60]	; (8011c34 <MX_USART1_UART_Init+0x50>)
 8011bf8:	2200      	movs	r2, #0
 8011bfa:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8011bfc:	4b0d      	ldr	r3, [pc, #52]	; (8011c34 <MX_USART1_UART_Init+0x50>)
 8011bfe:	2200      	movs	r2, #0
 8011c00:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8011c02:	4b0c      	ldr	r3, [pc, #48]	; (8011c34 <MX_USART1_UART_Init+0x50>)
 8011c04:	2200      	movs	r2, #0
 8011c06:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8011c08:	4b0a      	ldr	r3, [pc, #40]	; (8011c34 <MX_USART1_UART_Init+0x50>)
 8011c0a:	220c      	movs	r2, #12
 8011c0c:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8011c0e:	4b09      	ldr	r3, [pc, #36]	; (8011c34 <MX_USART1_UART_Init+0x50>)
 8011c10:	2200      	movs	r2, #0
 8011c12:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8011c14:	4b07      	ldr	r3, [pc, #28]	; (8011c34 <MX_USART1_UART_Init+0x50>)
 8011c16:	2200      	movs	r2, #0
 8011c18:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK)
 8011c1a:	4806      	ldr	r0, [pc, #24]	; (8011c34 <MX_USART1_UART_Init+0x50>)
 8011c1c:	f7f4 f842 	bl	8005ca4 <HAL_UART_Init>
 8011c20:	4603      	mov	r3, r0
 8011c22:	2b00      	cmp	r3, #0
 8011c24:	d004      	beq.n	8011c30 <MX_USART1_UART_Init+0x4c>
	{
		_Error_Handler(__FILE__, __LINE__);
 8011c26:	f44f 71f1 	mov.w	r1, #482	; 0x1e2
 8011c2a:	4804      	ldr	r0, [pc, #16]	; (8011c3c <MX_USART1_UART_Init+0x58>)
 8011c2c:	f000 f9fc 	bl	8012028 <_Error_Handler>
	}

}
 8011c30:	bf00      	nop
 8011c32:	bd80      	pop	{r7, pc}
 8011c34:	20001088 	.word	0x20001088
 8011c38:	40013800 	.word	0x40013800
 8011c3c:	080170ec 	.word	0x080170ec

08011c40 <MX_USART2_UART_Init>:

/* USART2 init function */
static void MX_USART2_UART_Init(void)
{
 8011c40:	b580      	push	{r7, lr}
 8011c42:	af00      	add	r7, sp, #0

	huart2.Instance = USART2;
 8011c44:	4b13      	ldr	r3, [pc, #76]	; (8011c94 <MX_USART2_UART_Init+0x54>)
 8011c46:	4a14      	ldr	r2, [pc, #80]	; (8011c98 <MX_USART2_UART_Init+0x58>)
 8011c48:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 9600;
 8011c4a:	4b12      	ldr	r3, [pc, #72]	; (8011c94 <MX_USART2_UART_Init+0x54>)
 8011c4c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8011c50:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8011c52:	4b10      	ldr	r3, [pc, #64]	; (8011c94 <MX_USART2_UART_Init+0x54>)
 8011c54:	2200      	movs	r2, #0
 8011c56:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8011c58:	4b0e      	ldr	r3, [pc, #56]	; (8011c94 <MX_USART2_UART_Init+0x54>)
 8011c5a:	2200      	movs	r2, #0
 8011c5c:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8011c5e:	4b0d      	ldr	r3, [pc, #52]	; (8011c94 <MX_USART2_UART_Init+0x54>)
 8011c60:	2200      	movs	r2, #0
 8011c62:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8011c64:	4b0b      	ldr	r3, [pc, #44]	; (8011c94 <MX_USART2_UART_Init+0x54>)
 8011c66:	220c      	movs	r2, #12
 8011c68:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_RTS;
 8011c6a:	4b0a      	ldr	r3, [pc, #40]	; (8011c94 <MX_USART2_UART_Init+0x54>)
 8011c6c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8011c70:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8011c72:	4b08      	ldr	r3, [pc, #32]	; (8011c94 <MX_USART2_UART_Init+0x54>)
 8011c74:	2200      	movs	r2, #0
 8011c76:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK)
 8011c78:	4806      	ldr	r0, [pc, #24]	; (8011c94 <MX_USART2_UART_Init+0x54>)
 8011c7a:	f7f4 f813 	bl	8005ca4 <HAL_UART_Init>
 8011c7e:	4603      	mov	r3, r0
 8011c80:	2b00      	cmp	r3, #0
 8011c82:	d004      	beq.n	8011c8e <MX_USART2_UART_Init+0x4e>
	{
		_Error_Handler(__FILE__, __LINE__);
 8011c84:	f240 11f5 	movw	r1, #501	; 0x1f5
 8011c88:	4804      	ldr	r0, [pc, #16]	; (8011c9c <MX_USART2_UART_Init+0x5c>)
 8011c8a:	f000 f9cd 	bl	8012028 <_Error_Handler>
	}


}
 8011c8e:	bf00      	nop
 8011c90:	bd80      	pop	{r7, pc}
 8011c92:	bf00      	nop
 8011c94:	20001164 	.word	0x20001164
 8011c98:	40004400 	.word	0x40004400
 8011c9c:	080170ec 	.word	0x080170ec

08011ca0 <MX_USART3_UART_Init>:

/* USART3 init function */
static void MX_USART3_UART_Init(void)
{
 8011ca0:	b580      	push	{r7, lr}
 8011ca2:	af00      	add	r7, sp, #0

	huart3.Instance = USART3;
 8011ca4:	4b13      	ldr	r3, [pc, #76]	; (8011cf4 <MX_USART3_UART_Init+0x54>)
 8011ca6:	4a14      	ldr	r2, [pc, #80]	; (8011cf8 <MX_USART3_UART_Init+0x58>)
 8011ca8:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 9600;
 8011caa:	4b12      	ldr	r3, [pc, #72]	; (8011cf4 <MX_USART3_UART_Init+0x54>)
 8011cac:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8011cb0:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8011cb2:	4b10      	ldr	r3, [pc, #64]	; (8011cf4 <MX_USART3_UART_Init+0x54>)
 8011cb4:	2200      	movs	r2, #0
 8011cb6:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 8011cb8:	4b0e      	ldr	r3, [pc, #56]	; (8011cf4 <MX_USART3_UART_Init+0x54>)
 8011cba:	2200      	movs	r2, #0
 8011cbc:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 8011cbe:	4b0d      	ldr	r3, [pc, #52]	; (8011cf4 <MX_USART3_UART_Init+0x54>)
 8011cc0:	2200      	movs	r2, #0
 8011cc2:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 8011cc4:	4b0b      	ldr	r3, [pc, #44]	; (8011cf4 <MX_USART3_UART_Init+0x54>)
 8011cc6:	220c      	movs	r2, #12
 8011cc8:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_RTS;
 8011cca:	4b0a      	ldr	r3, [pc, #40]	; (8011cf4 <MX_USART3_UART_Init+0x54>)
 8011ccc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8011cd0:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8011cd2:	4b08      	ldr	r3, [pc, #32]	; (8011cf4 <MX_USART3_UART_Init+0x54>)
 8011cd4:	2200      	movs	r2, #0
 8011cd6:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart3) != HAL_OK)
 8011cd8:	4806      	ldr	r0, [pc, #24]	; (8011cf4 <MX_USART3_UART_Init+0x54>)
 8011cda:	f7f3 ffe3 	bl	8005ca4 <HAL_UART_Init>
 8011cde:	4603      	mov	r3, r0
 8011ce0:	2b00      	cmp	r3, #0
 8011ce2:	d004      	beq.n	8011cee <MX_USART3_UART_Init+0x4e>
	{
		_Error_Handler(__FILE__, __LINE__);
 8011ce4:	f240 2109 	movw	r1, #521	; 0x209
 8011ce8:	4804      	ldr	r0, [pc, #16]	; (8011cfc <MX_USART3_UART_Init+0x5c>)
 8011cea:	f000 f99d 	bl	8012028 <_Error_Handler>
	}

}
 8011cee:	bf00      	nop
 8011cf0:	bd80      	pop	{r7, pc}
 8011cf2:	bf00      	nop
 8011cf4:	20000f04 	.word	0x20000f04
 8011cf8:	40004800 	.word	0x40004800
 8011cfc:	080170ec 	.word	0x080170ec

08011d00 <MX_DMA_Init>:

/** 
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) 
{
 8011d00:	b580      	push	{r7, lr}
 8011d02:	b082      	sub	sp, #8
 8011d04:	af00      	add	r7, sp, #0
	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 8011d06:	4a18      	ldr	r2, [pc, #96]	; (8011d68 <MX_DMA_Init+0x68>)
 8011d08:	4b17      	ldr	r3, [pc, #92]	; (8011d68 <MX_DMA_Init+0x68>)
 8011d0a:	695b      	ldr	r3, [r3, #20]
 8011d0c:	f043 0301 	orr.w	r3, r3, #1
 8011d10:	6153      	str	r3, [r2, #20]
 8011d12:	4b15      	ldr	r3, [pc, #84]	; (8011d68 <MX_DMA_Init+0x68>)
 8011d14:	695b      	ldr	r3, [r3, #20]
 8011d16:	f003 0301 	and.w	r3, r3, #1
 8011d1a:	607b      	str	r3, [r7, #4]
 8011d1c:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Channel2_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 8011d1e:	2200      	movs	r2, #0
 8011d20:	2105      	movs	r1, #5
 8011d22:	200c      	movs	r0, #12
 8011d24:	f7ef f9ab 	bl	800107e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8011d28:	200c      	movs	r0, #12
 8011d2a:	f7ef f9c4 	bl	80010b6 <HAL_NVIC_EnableIRQ>
	/* DMA1_Channel3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 8011d2e:	2200      	movs	r2, #0
 8011d30:	2105      	movs	r1, #5
 8011d32:	200d      	movs	r0, #13
 8011d34:	f7ef f9a3 	bl	800107e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8011d38:	200d      	movs	r0, #13
 8011d3a:	f7ef f9bc 	bl	80010b6 <HAL_NVIC_EnableIRQ>
	/* DMA1_Channel4_IRQn interrupt configuration */

	HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 5, 0);
 8011d3e:	2200      	movs	r2, #0
 8011d40:	2105      	movs	r1, #5
 8011d42:	200e      	movs	r0, #14
 8011d44:	f7ef f99b 	bl	800107e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8011d48:	200e      	movs	r0, #14
 8011d4a:	f7ef f9b4 	bl	80010b6 <HAL_NVIC_EnableIRQ>
	/* DMA1_Channel5_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 5, 0);
 8011d4e:	2200      	movs	r2, #0
 8011d50:	2105      	movs	r1, #5
 8011d52:	200f      	movs	r0, #15
 8011d54:	f7ef f993 	bl	800107e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8011d58:	200f      	movs	r0, #15
 8011d5a:	f7ef f9ac 	bl	80010b6 <HAL_NVIC_EnableIRQ>



}
 8011d5e:	bf00      	nop
 8011d60:	3708      	adds	r7, #8
 8011d62:	46bd      	mov	sp, r7
 8011d64:	bd80      	pop	{r7, pc}
 8011d66:	bf00      	nop
 8011d68:	40021000 	.word	0x40021000

08011d6c <MX_GPIO_Init>:
 * Output
 * EVENT_OUT
 * EXTI
 */
static void MX_GPIO_Init(void)
{
 8011d6c:	b580      	push	{r7, lr}
 8011d6e:	b08a      	sub	sp, #40	; 0x28
 8011d70:	af00      	add	r7, sp, #0

	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8011d72:	4a6b      	ldr	r2, [pc, #428]	; (8011f20 <MX_GPIO_Init+0x1b4>)
 8011d74:	4b6a      	ldr	r3, [pc, #424]	; (8011f20 <MX_GPIO_Init+0x1b4>)
 8011d76:	699b      	ldr	r3, [r3, #24]
 8011d78:	f043 0310 	orr.w	r3, r3, #16
 8011d7c:	6193      	str	r3, [r2, #24]
 8011d7e:	4b68      	ldr	r3, [pc, #416]	; (8011f20 <MX_GPIO_Init+0x1b4>)
 8011d80:	699b      	ldr	r3, [r3, #24]
 8011d82:	f003 0310 	and.w	r3, r3, #16
 8011d86:	617b      	str	r3, [r7, #20]
 8011d88:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8011d8a:	4a65      	ldr	r2, [pc, #404]	; (8011f20 <MX_GPIO_Init+0x1b4>)
 8011d8c:	4b64      	ldr	r3, [pc, #400]	; (8011f20 <MX_GPIO_Init+0x1b4>)
 8011d8e:	699b      	ldr	r3, [r3, #24]
 8011d90:	f043 0304 	orr.w	r3, r3, #4
 8011d94:	6193      	str	r3, [r2, #24]
 8011d96:	4b62      	ldr	r3, [pc, #392]	; (8011f20 <MX_GPIO_Init+0x1b4>)
 8011d98:	699b      	ldr	r3, [r3, #24]
 8011d9a:	f003 0304 	and.w	r3, r3, #4
 8011d9e:	613b      	str	r3, [r7, #16]
 8011da0:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8011da2:	4a5f      	ldr	r2, [pc, #380]	; (8011f20 <MX_GPIO_Init+0x1b4>)
 8011da4:	4b5e      	ldr	r3, [pc, #376]	; (8011f20 <MX_GPIO_Init+0x1b4>)
 8011da6:	699b      	ldr	r3, [r3, #24]
 8011da8:	f043 0308 	orr.w	r3, r3, #8
 8011dac:	6193      	str	r3, [r2, #24]
 8011dae:	4b5c      	ldr	r3, [pc, #368]	; (8011f20 <MX_GPIO_Init+0x1b4>)
 8011db0:	699b      	ldr	r3, [r3, #24]
 8011db2:	f003 0308 	and.w	r3, r3, #8
 8011db6:	60fb      	str	r3, [r7, #12]
 8011db8:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8011dba:	4a59      	ldr	r2, [pc, #356]	; (8011f20 <MX_GPIO_Init+0x1b4>)
 8011dbc:	4b58      	ldr	r3, [pc, #352]	; (8011f20 <MX_GPIO_Init+0x1b4>)
 8011dbe:	699b      	ldr	r3, [r3, #24]
 8011dc0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011dc4:	6193      	str	r3, [r2, #24]
 8011dc6:	4b56      	ldr	r3, [pc, #344]	; (8011f20 <MX_GPIO_Init+0x1b4>)
 8011dc8:	699b      	ldr	r3, [r3, #24]
 8011dca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011dce:	60bb      	str	r3, [r7, #8]
 8011dd0:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8011dd2:	4a53      	ldr	r2, [pc, #332]	; (8011f20 <MX_GPIO_Init+0x1b4>)
 8011dd4:	4b52      	ldr	r3, [pc, #328]	; (8011f20 <MX_GPIO_Init+0x1b4>)
 8011dd6:	699b      	ldr	r3, [r3, #24]
 8011dd8:	f043 0320 	orr.w	r3, r3, #32
 8011ddc:	6193      	str	r3, [r2, #24]
 8011dde:	4b50      	ldr	r3, [pc, #320]	; (8011f20 <MX_GPIO_Init+0x1b4>)
 8011de0:	699b      	ldr	r3, [r3, #24]
 8011de2:	f003 0320 	and.w	r3, r3, #32
 8011de6:	607b      	str	r3, [r7, #4]
 8011de8:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(W5500_NSS_GPIO_Port, W5500_NSS_Pin, GPIO_PIN_RESET);
 8011dea:	2200      	movs	r2, #0
 8011dec:	2110      	movs	r1, #16
 8011dee:	484d      	ldr	r0, [pc, #308]	; (8011f24 <MX_GPIO_Init+0x1b8>)
 8011df0:	f7ef feb1 	bl	8001b56 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, OLED_MOSI_Pin|OLED_SCK_Pin, GPIO_PIN_RESET);
 8011df4:	2200      	movs	r2, #0
 8011df6:	2105      	movs	r1, #5
 8011df8:	484b      	ldr	r0, [pc, #300]	; (8011f28 <MX_GPIO_Init+0x1bc>)
 8011dfa:	f7ef feac 	bl	8001b56 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOE, OLED_CS_Pin|LED1_Pin|LED2_Pin|LED3_Pin
 8011dfe:	2200      	movs	r2, #0
 8011e00:	f44f 51f8 	mov.w	r1, #7936	; 0x1f00
 8011e04:	4849      	ldr	r0, [pc, #292]	; (8011f2c <MX_GPIO_Init+0x1c0>)
 8011e06:	f7ef fea6 	bl	8001b56 <HAL_GPIO_WritePin>
			|LED4_Pin, GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOD, PMODE_0_Pin|PMODE_1_Pin|PMODE_2_Pin|WDI_Pin, GPIO_PIN_RESET);
 8011e0a:	2200      	movs	r2, #0
 8011e0c:	f24e 0104 	movw	r1, #57348	; 0xe004
 8011e10:	4847      	ldr	r0, [pc, #284]	; (8011f30 <MX_GPIO_Init+0x1c4>)
 8011e12:	f7ef fea0 	bl	8001b56 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, CS_ROM0_Pin|CS_ROM1_Pin|EN_VBUS_Pin, GPIO_PIN_RESET);
 8011e16:	2200      	movs	r2, #0
 8011e18:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 8011e1c:	4845      	ldr	r0, [pc, #276]	; (8011f34 <MX_GPIO_Init+0x1c8>)
 8011e1e:	f7ef fe9a 	bl	8001b56 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : W5500_NSS_Pin */
	GPIO_InitStruct.Pin = W5500_NSS_Pin;
 8011e22:	2310      	movs	r3, #16
 8011e24:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8011e26:	2301      	movs	r3, #1
 8011e28:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8011e2a:	2302      	movs	r3, #2
 8011e2c:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(W5500_NSS_GPIO_Port, &GPIO_InitStruct);
 8011e2e:	f107 0318 	add.w	r3, r7, #24
 8011e32:	4619      	mov	r1, r3
 8011e34:	483b      	ldr	r0, [pc, #236]	; (8011f24 <MX_GPIO_Init+0x1b8>)
 8011e36:	f7ef fd19 	bl	800186c <HAL_GPIO_Init>

	/*Configure GPIO pins : OLED_MOSI_Pin OLED_SCK_Pin */
	GPIO_InitStruct.Pin = OLED_MOSI_Pin|OLED_SCK_Pin;
 8011e3a:	2305      	movs	r3, #5
 8011e3c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8011e3e:	2301      	movs	r3, #1
 8011e40:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8011e42:	2302      	movs	r3, #2
 8011e44:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8011e46:	f107 0318 	add.w	r3, r7, #24
 8011e4a:	4619      	mov	r1, r3
 8011e4c:	4836      	ldr	r0, [pc, #216]	; (8011f28 <MX_GPIO_Init+0x1bc>)
 8011e4e:	f7ef fd0d 	bl	800186c <HAL_GPIO_Init>

	/*Configure GPIO pin : OLED_MISO_Pin */
	GPIO_InitStruct.Pin = OLED_MISO_Pin;
 8011e52:	2302      	movs	r3, #2
 8011e54:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8011e56:	2300      	movs	r3, #0
 8011e58:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011e5a:	2300      	movs	r3, #0
 8011e5c:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(OLED_MISO_GPIO_Port, &GPIO_InitStruct);
 8011e5e:	f107 0318 	add.w	r3, r7, #24
 8011e62:	4619      	mov	r1, r3
 8011e64:	4830      	ldr	r0, [pc, #192]	; (8011f28 <MX_GPIO_Init+0x1bc>)
 8011e66:	f7ef fd01 	bl	800186c <HAL_GPIO_Init>

	/*Configure GPIO pins : OLED_CS_Pin LED1_Pin LED2_Pin LED3_Pin
                           LED4_Pin */
	GPIO_InitStruct.Pin = OLED_CS_Pin|LED1_Pin|LED2_Pin|LED3_Pin
 8011e6a:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8011e6e:	61bb      	str	r3, [r7, #24]
			|LED4_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8011e70:	2301      	movs	r3, #1
 8011e72:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8011e74:	2302      	movs	r3, #2
 8011e76:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8011e78:	f107 0318 	add.w	r3, r7, #24
 8011e7c:	4619      	mov	r1, r3
 8011e7e:	482b      	ldr	r0, [pc, #172]	; (8011f2c <MX_GPIO_Init+0x1c0>)
 8011e80:	f7ef fcf4 	bl	800186c <HAL_GPIO_Init>

	/*Configure GPIO pin : ADC_NSS_Pin */
	GPIO_InitStruct.Pin = ADC_NSS_Pin;
 8011e84:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011e88:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8011e8a:	4b2b      	ldr	r3, [pc, #172]	; (8011f38 <MX_GPIO_Init+0x1cc>)
 8011e8c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011e8e:	2300      	movs	r3, #0
 8011e90:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(ADC_NSS_GPIO_Port, &GPIO_InitStruct);
 8011e92:	f107 0318 	add.w	r3, r7, #24
 8011e96:	4619      	mov	r1, r3
 8011e98:	4823      	ldr	r0, [pc, #140]	; (8011f28 <MX_GPIO_Init+0x1bc>)
 8011e9a:	f7ef fce7 	bl	800186c <HAL_GPIO_Init>
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8011e9e:	2200      	movs	r2, #0
 8011ea0:	2100      	movs	r1, #0
 8011ea2:	2028      	movs	r0, #40	; 0x28
 8011ea4:	f7ef f8eb 	bl	800107e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8011ea8:	2028      	movs	r0, #40	; 0x28
 8011eaa:	f7ef f904 	bl	80010b6 <HAL_NVIC_EnableIRQ>

	/*Configure GPIO pins : PMODE_0_Pin PMODE_1_Pin PMODE_2_Pin WDI_Pin */
	GPIO_InitStruct.Pin = PMODE_0_Pin|PMODE_1_Pin|PMODE_2_Pin|WDI_Pin;
 8011eae:	f24e 0304 	movw	r3, #57348	; 0xe004
 8011eb2:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8011eb4:	2301      	movs	r3, #1
 8011eb6:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8011eb8:	2302      	movs	r3, #2
 8011eba:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8011ebc:	f107 0318 	add.w	r3, r7, #24
 8011ec0:	4619      	mov	r1, r3
 8011ec2:	481b      	ldr	r0, [pc, #108]	; (8011f30 <MX_GPIO_Init+0x1c4>)
 8011ec4:	f7ef fcd2 	bl	800186c <HAL_GPIO_Init>

	/*Configure GPIO pins : CS_ROM0_Pin CS_ROM1_Pin EN_VBUS_Pin */
	GPIO_InitStruct.Pin = CS_ROM0_Pin|CS_ROM1_Pin|EN_VBUS_Pin;
 8011ec8:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8011ecc:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8011ece:	2301      	movs	r3, #1
 8011ed0:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8011ed2:	2302      	movs	r3, #2
 8011ed4:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8011ed6:	f107 0318 	add.w	r3, r7, #24
 8011eda:	4619      	mov	r1, r3
 8011edc:	4815      	ldr	r0, [pc, #84]	; (8011f34 <MX_GPIO_Init+0x1c8>)
 8011ede:	f7ef fcc5 	bl	800186c <HAL_GPIO_Init>

	/*Configure GPIO pin : FAULT_VBUS_Pin */
	GPIO_InitStruct.Pin = FAULT_VBUS_Pin;
 8011ee2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011ee6:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8011ee8:	2300      	movs	r3, #0
 8011eea:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011eec:	2300      	movs	r3, #0
 8011eee:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(FAULT_VBUS_GPIO_Port, &GPIO_InitStruct);
 8011ef0:	f107 0318 	add.w	r3, r7, #24
 8011ef4:	4619      	mov	r1, r3
 8011ef6:	480f      	ldr	r0, [pc, #60]	; (8011f34 <MX_GPIO_Init+0x1c8>)
 8011ef8:	f7ef fcb8 	bl	800186c <HAL_GPIO_Init>

	/*Configure GPIO pin : FAULT_VBUS_Pin */
	GPIO_InitStruct.Pin = GPIO_PIN_9;
 8011efc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011f00:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8011f02:	2300      	movs	r3, #0
 8011f04:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8011f06:	2302      	movs	r3, #2
 8011f08:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8011f0a:	f107 0318 	add.w	r3, r7, #24
 8011f0e:	4619      	mov	r1, r3
 8011f10:	4804      	ldr	r0, [pc, #16]	; (8011f24 <MX_GPIO_Init+0x1b8>)
 8011f12:	f7ef fcab 	bl	800186c <HAL_GPIO_Init>

}
 8011f16:	bf00      	nop
 8011f18:	3728      	adds	r7, #40	; 0x28
 8011f1a:	46bd      	mov	sp, r7
 8011f1c:	bd80      	pop	{r7, pc}
 8011f1e:	bf00      	nop
 8011f20:	40021000 	.word	0x40021000
 8011f24:	40010800 	.word	0x40010800
 8011f28:	40010c00 	.word	0x40010c00
 8011f2c:	40011800 	.word	0x40011800
 8011f30:	40011400 	.word	0x40011400
 8011f34:	40011000 	.word	0x40011000
 8011f38:	10210000 	.word	0x10210000

08011f3c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8011f3c:	b580      	push	{r7, lr}
 8011f3e:	b082      	sub	sp, #8
 8011f40:	af00      	add	r7, sp, #0
 8011f42:	4603      	mov	r3, r0
 8011f44:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_12)
 8011f46:	88fb      	ldrh	r3, [r7, #6]
 8011f48:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8011f4c:	d101      	bne.n	8011f52 <HAL_GPIO_EXTI_Callback+0x16>
	{
		nss_interrupt_handler();
 8011f4e:	f001 fa97 	bl	8013480 <nss_interrupt_handler>
	}
}
 8011f52:	bf00      	nop
 8011f54:	3708      	adds	r7, #8
 8011f56:	46bd      	mov	sp, r7
 8011f58:	bd80      	pop	{r7, pc}
	...

08011f5c <HAL_SPI_RxCpltCallback>:

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8011f5c:	b580      	push	{r7, lr}
 8011f5e:	b082      	sub	sp, #8
 8011f60:	af00      	add	r7, sp, #0
 8011f62:	6078      	str	r0, [r7, #4]
	if (hspi->Instance == SPI2)
 8011f64:	687b      	ldr	r3, [r7, #4]
 8011f66:	681b      	ldr	r3, [r3, #0]
 8011f68:	4a04      	ldr	r2, [pc, #16]	; (8011f7c <HAL_SPI_RxCpltCallback+0x20>)
 8011f6a:	4293      	cmp	r3, r2
 8011f6c:	d101      	bne.n	8011f72 <HAL_SPI_RxCpltCallback+0x16>
	{
		spi_comm_dma_irq_handler();
 8011f6e:	f001 fa97 	bl	80134a0 <spi_comm_dma_irq_handler>
	}
}
 8011f72:	bf00      	nop
 8011f74:	3708      	adds	r7, #8
 8011f76:	46bd      	mov	sp, r7
 8011f78:	bd80      	pop	{r7, pc}
 8011f7a:	bf00      	nop
 8011f7c:	40003800 	.word	0x40003800

08011f80 <StartDefaultTask>:
/* USER CODE END 4 */

/* StartDefaultTask function */
void StartDefaultTask(void const * argument)
{
 8011f80:	b5b0      	push	{r4, r5, r7, lr}
 8011f82:	b08a      	sub	sp, #40	; 0x28
 8011f84:	af00      	add	r7, sp, #0
 8011f86:	6078      	str	r0, [r7, #4]
	osEvent event;
	/* init code for USB_HOST */
	MX_USB_HOST_Init();
 8011f88:	f000 fbf4 	bl	8012774 <MX_USB_HOST_Init>

	/* init code for FATFS */
	MX_FATFS_Init();
 8011f8c:	f7ff fb7c 	bl	8011688 <MX_FATFS_Init>

	/* USER CODE BEGIN 5 */
	/* Infinite loop */
	for (;;)
	{
		event = osMessageGet(AppliEvent, osWaitForever);
 8011f90:	4b15      	ldr	r3, [pc, #84]	; (8011fe8 <StartDefaultTask+0x68>)
 8011f92:	6819      	ldr	r1, [r3, #0]
 8011f94:	f107 031c 	add.w	r3, r7, #28
 8011f98:	f04f 32ff 	mov.w	r2, #4294967295
 8011f9c:	4618      	mov	r0, r3
 8011f9e:	f7fb f985 	bl	800d2ac <osMessageGet>

		if (event.status == osEventMessage)
 8011fa2:	69fb      	ldr	r3, [r7, #28]
 8011fa4:	2b10      	cmp	r3, #16
 8011fa6:	d11b      	bne.n	8011fe0 <StartDefaultTask+0x60>
		{
			switch (event.value.v)
 8011fa8:	6a3b      	ldr	r3, [r7, #32]
 8011faa:	2b01      	cmp	r3, #1
 8011fac:	d002      	beq.n	8011fb4 <StartDefaultTask+0x34>
 8011fae:	2b02      	cmp	r3, #2
 8011fb0:	d004      	beq.n	8011fbc <StartDefaultTask+0x3c>
				osThreadDef(usb, usb_write_archive_task, osPriorityNormal, 0, 8128);
				osThreadCreate(osThread(usb), NULL);
				break;

			default:
				break;
 8011fb2:	e015      	b.n	8011fe0 <StartDefaultTask+0x60>
				Appli_state = APPLICATION_DISCONNECT;
 8011fb4:	4b0d      	ldr	r3, [pc, #52]	; (8011fec <StartDefaultTask+0x6c>)
 8011fb6:	2201      	movs	r2, #1
 8011fb8:	701a      	strb	r2, [r3, #0]
				break;
 8011fba:	e011      	b.n	8011fe0 <StartDefaultTask+0x60>
				Appli_state = APPLICATION_READY;
 8011fbc:	4b0b      	ldr	r3, [pc, #44]	; (8011fec <StartDefaultTask+0x6c>)
 8011fbe:	2202      	movs	r2, #2
 8011fc0:	701a      	strb	r2, [r3, #0]
				osThreadDef(usb, usb_write_archive_task, osPriorityNormal, 0, 8128);
 8011fc2:	4b0b      	ldr	r3, [pc, #44]	; (8011ff0 <StartDefaultTask+0x70>)
 8011fc4:	f107 0408 	add.w	r4, r7, #8
 8011fc8:	461d      	mov	r5, r3
 8011fca:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8011fcc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8011fce:	682b      	ldr	r3, [r5, #0]
 8011fd0:	6023      	str	r3, [r4, #0]
				osThreadCreate(osThread(usb), NULL);
 8011fd2:	f107 0308 	add.w	r3, r7, #8
 8011fd6:	2100      	movs	r1, #0
 8011fd8:	4618      	mov	r0, r3
 8011fda:	f7fb f8d9 	bl	800d190 <osThreadCreate>
				break;
 8011fde:	bf00      	nop
			}
		}
		osDelay(1);
 8011fe0:	2001      	movs	r0, #1
 8011fe2:	f7fb f8fc 	bl	800d1de <osDelay>
		event = osMessageGet(AppliEvent, osWaitForever);
 8011fe6:	e7d3      	b.n	8011f90 <StartDefaultTask+0x10>
 8011fe8:	2000186c 	.word	0x2000186c
 8011fec:	200008ac 	.word	0x200008ac
 8011ff0:	08017100 	.word	0x08017100

08011ff4 <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8011ff4:	b580      	push	{r7, lr}
 8011ff6:	b082      	sub	sp, #8
 8011ff8:	af00      	add	r7, sp, #0
 8011ffa:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM7) {
 8011ffc:	687b      	ldr	r3, [r7, #4]
 8011ffe:	681b      	ldr	r3, [r3, #0]
 8012000:	4a07      	ldr	r2, [pc, #28]	; (8012020 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8012002:	4293      	cmp	r3, r2
 8012004:	d101      	bne.n	801200a <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 8012006:	f7ee ff33 	bl	8000e70 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */
	if (htim->Instance == TIM3)
 801200a:	687b      	ldr	r3, [r7, #4]
 801200c:	681b      	ldr	r3, [r3, #0]
 801200e:	4a05      	ldr	r2, [pc, #20]	; (8012024 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8012010:	4293      	cmp	r3, r2
 8012012:	d101      	bne.n	8012018 <HAL_TIM_PeriodElapsedCallback+0x24>
		TIM3_Update_Handler();
 8012014:	f7ff fa70 	bl	80114f8 <TIM3_Update_Handler>
	/* USER CODE END Callback 1 */
}
 8012018:	bf00      	nop
 801201a:	3708      	adds	r7, #8
 801201c:	46bd      	mov	sp, r7
 801201e:	bd80      	pop	{r7, pc}
 8012020:	40001400 	.word	0x40001400
 8012024:	40000400 	.word	0x40000400

08012028 <_Error_Handler>:
 * @param  file: The file name as string.
 * @param  line: The line in file as a number.
 * @retval None
 */
void _Error_Handler(char *file, int line)
{
 8012028:	b480      	push	{r7}
 801202a:	b083      	sub	sp, #12
 801202c:	af00      	add	r7, sp, #0
 801202e:	6078      	str	r0, [r7, #4]
 8012030:	6039      	str	r1, [r7, #0]
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	while(1)
 8012032:	e7fe      	b.n	8012032 <_Error_Handler+0xa>

08012034 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8012034:	b580      	push	{r7, lr}
 8012036:	b082      	sub	sp, #8
 8012038:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 801203a:	4a24      	ldr	r2, [pc, #144]	; (80120cc <HAL_MspInit+0x98>)
 801203c:	4b23      	ldr	r3, [pc, #140]	; (80120cc <HAL_MspInit+0x98>)
 801203e:	699b      	ldr	r3, [r3, #24]
 8012040:	f043 0301 	orr.w	r3, r3, #1
 8012044:	6193      	str	r3, [r2, #24]
 8012046:	4b21      	ldr	r3, [pc, #132]	; (80120cc <HAL_MspInit+0x98>)
 8012048:	699b      	ldr	r3, [r3, #24]
 801204a:	f003 0301 	and.w	r3, r3, #1
 801204e:	607b      	str	r3, [r7, #4]
 8012050:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8012052:	2003      	movs	r0, #3
 8012054:	f7ef f808 	bl	8001068 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8012058:	2200      	movs	r2, #0
 801205a:	2100      	movs	r1, #0
 801205c:	f06f 000b 	mvn.w	r0, #11
 8012060:	f7ef f80d 	bl	800107e <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8012064:	2200      	movs	r2, #0
 8012066:	2100      	movs	r1, #0
 8012068:	f06f 000a 	mvn.w	r0, #10
 801206c:	f7ef f807 	bl	800107e <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8012070:	2200      	movs	r2, #0
 8012072:	2100      	movs	r1, #0
 8012074:	f06f 0009 	mvn.w	r0, #9
 8012078:	f7ef f801 	bl	800107e <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 801207c:	2200      	movs	r2, #0
 801207e:	2100      	movs	r1, #0
 8012080:	f06f 0004 	mvn.w	r0, #4
 8012084:	f7ee fffb 	bl	800107e <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8012088:	2200      	movs	r2, #0
 801208a:	2100      	movs	r1, #0
 801208c:	f06f 0003 	mvn.w	r0, #3
 8012090:	f7ee fff5 	bl	800107e <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8012094:	2200      	movs	r2, #0
 8012096:	210f      	movs	r1, #15
 8012098:	f06f 0001 	mvn.w	r0, #1
 801209c:	f7ee ffef 	bl	800107e <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 80120a0:	2200      	movs	r2, #0
 80120a2:	210f      	movs	r1, #15
 80120a4:	f04f 30ff 	mov.w	r0, #4294967295
 80120a8:	f7ee ffe9 	bl	800107e <HAL_NVIC_SetPriority>

    /**NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
    */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80120ac:	4a08      	ldr	r2, [pc, #32]	; (80120d0 <HAL_MspInit+0x9c>)
 80120ae:	4b08      	ldr	r3, [pc, #32]	; (80120d0 <HAL_MspInit+0x9c>)
 80120b0:	685b      	ldr	r3, [r3, #4]
 80120b2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80120b6:	6053      	str	r3, [r2, #4]
 80120b8:	4a05      	ldr	r2, [pc, #20]	; (80120d0 <HAL_MspInit+0x9c>)
 80120ba:	4b05      	ldr	r3, [pc, #20]	; (80120d0 <HAL_MspInit+0x9c>)
 80120bc:	685b      	ldr	r3, [r3, #4]
 80120be:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80120c2:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80120c4:	bf00      	nop
 80120c6:	3708      	adds	r7, #8
 80120c8:	46bd      	mov	sp, r7
 80120ca:	bd80      	pop	{r7, pc}
 80120cc:	40021000 	.word	0x40021000
 80120d0:	40010000 	.word	0x40010000

080120d4 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80120d4:	b580      	push	{r7, lr}
 80120d6:	b084      	sub	sp, #16
 80120d8:	af00      	add	r7, sp, #0
 80120da:	6078      	str	r0, [r7, #4]

  if(hrtc->Instance==RTC)
 80120dc:	687b      	ldr	r3, [r7, #4]
 80120de:	681b      	ldr	r3, [r3, #0]
 80120e0:	4a0b      	ldr	r2, [pc, #44]	; (8012110 <HAL_RTC_MspInit+0x3c>)
 80120e2:	4293      	cmp	r3, r2
 80120e4:	d110      	bne.n	8012108 <HAL_RTC_MspInit+0x34>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 80120e6:	f7f1 f925 	bl	8003334 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 80120ea:	4a0a      	ldr	r2, [pc, #40]	; (8012114 <HAL_RTC_MspInit+0x40>)
 80120ec:	4b09      	ldr	r3, [pc, #36]	; (8012114 <HAL_RTC_MspInit+0x40>)
 80120ee:	69db      	ldr	r3, [r3, #28]
 80120f0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80120f4:	61d3      	str	r3, [r2, #28]
 80120f6:	4b07      	ldr	r3, [pc, #28]	; (8012114 <HAL_RTC_MspInit+0x40>)
 80120f8:	69db      	ldr	r3, [r3, #28]
 80120fa:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80120fe:	60fb      	str	r3, [r7, #12]
 8012100:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8012102:	4b05      	ldr	r3, [pc, #20]	; (8012118 <HAL_RTC_MspInit+0x44>)
 8012104:	2201      	movs	r2, #1
 8012106:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8012108:	bf00      	nop
 801210a:	3710      	adds	r7, #16
 801210c:	46bd      	mov	sp, r7
 801210e:	bd80      	pop	{r7, pc}
 8012110:	40002800 	.word	0x40002800
 8012114:	40021000 	.word	0x40021000
 8012118:	4242043c 	.word	0x4242043c

0801211c <HAL_SPI_MspInit>:
  }

}

void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 801211c:	b580      	push	{r7, lr}
 801211e:	b08a      	sub	sp, #40	; 0x28
 8012120:	af00      	add	r7, sp, #0
 8012122:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hspi->Instance==SPI1)
 8012124:	687b      	ldr	r3, [r7, #4]
 8012126:	681b      	ldr	r3, [r3, #0]
 8012128:	4a58      	ldr	r2, [pc, #352]	; (801228c <HAL_SPI_MspInit+0x170>)
 801212a:	4293      	cmp	r3, r2
 801212c:	d124      	bne.n	8012178 <HAL_SPI_MspInit+0x5c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 801212e:	4a58      	ldr	r2, [pc, #352]	; (8012290 <HAL_SPI_MspInit+0x174>)
 8012130:	4b57      	ldr	r3, [pc, #348]	; (8012290 <HAL_SPI_MspInit+0x174>)
 8012132:	699b      	ldr	r3, [r3, #24]
 8012134:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8012138:	6193      	str	r3, [r2, #24]
 801213a:	4b55      	ldr	r3, [pc, #340]	; (8012290 <HAL_SPI_MspInit+0x174>)
 801213c:	699b      	ldr	r3, [r3, #24]
 801213e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8012142:	617b      	str	r3, [r7, #20]
 8012144:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = W5500_SCK_Pin|W5500_MOSI_Pin;
 8012146:	23a0      	movs	r3, #160	; 0xa0
 8012148:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801214a:	2302      	movs	r3, #2
 801214c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 801214e:	2303      	movs	r3, #3
 8012150:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8012152:	f107 0318 	add.w	r3, r7, #24
 8012156:	4619      	mov	r1, r3
 8012158:	484e      	ldr	r0, [pc, #312]	; (8012294 <HAL_SPI_MspInit+0x178>)
 801215a:	f7ef fb87 	bl	800186c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = W5500_MISO_Pin;
 801215e:	2340      	movs	r3, #64	; 0x40
 8012160:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8012162:	2300      	movs	r3, #0
 8012164:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012166:	2300      	movs	r3, #0
 8012168:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(W5500_MISO_GPIO_Port, &GPIO_InitStruct);
 801216a:	f107 0318 	add.w	r3, r7, #24
 801216e:	4619      	mov	r1, r3
 8012170:	4848      	ldr	r0, [pc, #288]	; (8012294 <HAL_SPI_MspInit+0x178>)
 8012172:	f7ef fb7b 	bl	800186c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8012176:	e084      	b.n	8012282 <HAL_SPI_MspInit+0x166>
  else if(hspi->Instance==SPI2)
 8012178:	687b      	ldr	r3, [r7, #4]
 801217a:	681b      	ldr	r3, [r3, #0]
 801217c:	4a46      	ldr	r2, [pc, #280]	; (8012298 <HAL_SPI_MspInit+0x17c>)
 801217e:	4293      	cmp	r3, r2
 8012180:	d14e      	bne.n	8012220 <HAL_SPI_MspInit+0x104>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8012182:	4a43      	ldr	r2, [pc, #268]	; (8012290 <HAL_SPI_MspInit+0x174>)
 8012184:	4b42      	ldr	r3, [pc, #264]	; (8012290 <HAL_SPI_MspInit+0x174>)
 8012186:	69db      	ldr	r3, [r3, #28]
 8012188:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 801218c:	61d3      	str	r3, [r2, #28]
 801218e:	4b40      	ldr	r3, [pc, #256]	; (8012290 <HAL_SPI_MspInit+0x174>)
 8012190:	69db      	ldr	r3, [r3, #28]
 8012192:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8012196:	613b      	str	r3, [r7, #16]
 8012198:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ADC_SCK_Pin|ADC_MOSI_Pin;
 801219a:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 801219e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80121a0:	2300      	movs	r3, #0
 80121a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80121a4:	2300      	movs	r3, #0
 80121a6:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80121a8:	f107 0318 	add.w	r3, r7, #24
 80121ac:	4619      	mov	r1, r3
 80121ae:	483b      	ldr	r0, [pc, #236]	; (801229c <HAL_SPI_MspInit+0x180>)
 80121b0:	f7ef fb5c 	bl	800186c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ADC_MISO_Pin;
 80121b4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80121b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80121ba:	2302      	movs	r3, #2
 80121bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80121be:	2303      	movs	r3, #3
 80121c0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ADC_MISO_GPIO_Port, &GPIO_InitStruct);
 80121c2:	f107 0318 	add.w	r3, r7, #24
 80121c6:	4619      	mov	r1, r3
 80121c8:	4834      	ldr	r0, [pc, #208]	; (801229c <HAL_SPI_MspInit+0x180>)
 80121ca:	f7ef fb4f 	bl	800186c <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Channel4;
 80121ce:	4b34      	ldr	r3, [pc, #208]	; (80122a0 <HAL_SPI_MspInit+0x184>)
 80121d0:	4a34      	ldr	r2, [pc, #208]	; (80122a4 <HAL_SPI_MspInit+0x188>)
 80121d2:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80121d4:	4b32      	ldr	r3, [pc, #200]	; (80122a0 <HAL_SPI_MspInit+0x184>)
 80121d6:	2200      	movs	r2, #0
 80121d8:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80121da:	4b31      	ldr	r3, [pc, #196]	; (80122a0 <HAL_SPI_MspInit+0x184>)
 80121dc:	2200      	movs	r2, #0
 80121de:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80121e0:	4b2f      	ldr	r3, [pc, #188]	; (80122a0 <HAL_SPI_MspInit+0x184>)
 80121e2:	2280      	movs	r2, #128	; 0x80
 80121e4:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80121e6:	4b2e      	ldr	r3, [pc, #184]	; (80122a0 <HAL_SPI_MspInit+0x184>)
 80121e8:	2200      	movs	r2, #0
 80121ea:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80121ec:	4b2c      	ldr	r3, [pc, #176]	; (80122a0 <HAL_SPI_MspInit+0x184>)
 80121ee:	2200      	movs	r2, #0
 80121f0:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 80121f2:	4b2b      	ldr	r3, [pc, #172]	; (80122a0 <HAL_SPI_MspInit+0x184>)
 80121f4:	2200      	movs	r2, #0
 80121f6:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80121f8:	4b29      	ldr	r3, [pc, #164]	; (80122a0 <HAL_SPI_MspInit+0x184>)
 80121fa:	2200      	movs	r2, #0
 80121fc:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 80121fe:	4828      	ldr	r0, [pc, #160]	; (80122a0 <HAL_SPI_MspInit+0x184>)
 8012200:	f7ee ff90 	bl	8001124 <HAL_DMA_Init>
 8012204:	4603      	mov	r3, r0
 8012206:	2b00      	cmp	r3, #0
 8012208:	d003      	beq.n	8012212 <HAL_SPI_MspInit+0xf6>
      _Error_Handler(__FILE__, __LINE__);
 801220a:	21f2      	movs	r1, #242	; 0xf2
 801220c:	4826      	ldr	r0, [pc, #152]	; (80122a8 <HAL_SPI_MspInit+0x18c>)
 801220e:	f7ff ff0b 	bl	8012028 <_Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 8012212:	687b      	ldr	r3, [r7, #4]
 8012214:	4a22      	ldr	r2, [pc, #136]	; (80122a0 <HAL_SPI_MspInit+0x184>)
 8012216:	64da      	str	r2, [r3, #76]	; 0x4c
 8012218:	4a21      	ldr	r2, [pc, #132]	; (80122a0 <HAL_SPI_MspInit+0x184>)
 801221a:	687b      	ldr	r3, [r7, #4]
 801221c:	6253      	str	r3, [r2, #36]	; 0x24
}
 801221e:	e030      	b.n	8012282 <HAL_SPI_MspInit+0x166>
  else if(hspi->Instance==SPI3)
 8012220:	687b      	ldr	r3, [r7, #4]
 8012222:	681b      	ldr	r3, [r3, #0]
 8012224:	4a21      	ldr	r2, [pc, #132]	; (80122ac <HAL_SPI_MspInit+0x190>)
 8012226:	4293      	cmp	r3, r2
 8012228:	d12b      	bne.n	8012282 <HAL_SPI_MspInit+0x166>
    __HAL_RCC_SPI3_CLK_ENABLE();
 801222a:	4a19      	ldr	r2, [pc, #100]	; (8012290 <HAL_SPI_MspInit+0x174>)
 801222c:	4b18      	ldr	r3, [pc, #96]	; (8012290 <HAL_SPI_MspInit+0x174>)
 801222e:	69db      	ldr	r3, [r3, #28]
 8012230:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8012234:	61d3      	str	r3, [r2, #28]
 8012236:	4b16      	ldr	r3, [pc, #88]	; (8012290 <HAL_SPI_MspInit+0x174>)
 8012238:	69db      	ldr	r3, [r3, #28]
 801223a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 801223e:	60fb      	str	r3, [r7, #12]
 8012240:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SCK_ROM_Pin|MOSI_ROM_Pin;
 8012242:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8012246:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8012248:	2302      	movs	r3, #2
 801224a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 801224c:	2303      	movs	r3, #3
 801224e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8012250:	f107 0318 	add.w	r3, r7, #24
 8012254:	4619      	mov	r1, r3
 8012256:	4816      	ldr	r0, [pc, #88]	; (80122b0 <HAL_SPI_MspInit+0x194>)
 8012258:	f7ef fb08 	bl	800186c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = MISO_ROM_Pin;
 801225c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8012260:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8012262:	2300      	movs	r3, #0
 8012264:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012266:	2300      	movs	r3, #0
 8012268:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(MISO_ROM_GPIO_Port, &GPIO_InitStruct);
 801226a:	f107 0318 	add.w	r3, r7, #24
 801226e:	4619      	mov	r1, r3
 8012270:	480f      	ldr	r0, [pc, #60]	; (80122b0 <HAL_SPI_MspInit+0x194>)
 8012272:	f7ef fafb 	bl	800186c <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_SPI3_ENABLE();
 8012276:	4a0f      	ldr	r2, [pc, #60]	; (80122b4 <HAL_SPI_MspInit+0x198>)
 8012278:	4b0e      	ldr	r3, [pc, #56]	; (80122b4 <HAL_SPI_MspInit+0x198>)
 801227a:	685b      	ldr	r3, [r3, #4]
 801227c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8012280:	6053      	str	r3, [r2, #4]
}
 8012282:	bf00      	nop
 8012284:	3728      	adds	r7, #40	; 0x28
 8012286:	46bd      	mov	sp, r7
 8012288:	bd80      	pop	{r7, pc}
 801228a:	bf00      	nop
 801228c:	40013000 	.word	0x40013000
 8012290:	40021000 	.word	0x40021000
 8012294:	40010800 	.word	0x40010800
 8012298:	40003800 	.word	0x40003800
 801229c:	40010c00 	.word	0x40010c00
 80122a0:	20000f68 	.word	0x20000f68
 80122a4:	40020044 	.word	0x40020044
 80122a8:	08017114 	.word	0x08017114
 80122ac:	40003c00 	.word	0x40003c00
 80122b0:	40011000 	.word	0x40011000
 80122b4:	40010000 	.word	0x40010000

080122b8 <HAL_TIM_Base_MspInit>:
  }

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80122b8:	b480      	push	{r7}
 80122ba:	b085      	sub	sp, #20
 80122bc:	af00      	add	r7, sp, #0
 80122be:	6078      	str	r0, [r7, #4]

  if(htim_base->Instance==TIM3)
 80122c0:	687b      	ldr	r3, [r7, #4]
 80122c2:	681b      	ldr	r3, [r3, #0]
 80122c4:	4a09      	ldr	r2, [pc, #36]	; (80122ec <HAL_TIM_Base_MspInit+0x34>)
 80122c6:	4293      	cmp	r3, r2
 80122c8:	d10b      	bne.n	80122e2 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80122ca:	4a09      	ldr	r2, [pc, #36]	; (80122f0 <HAL_TIM_Base_MspInit+0x38>)
 80122cc:	4b08      	ldr	r3, [pc, #32]	; (80122f0 <HAL_TIM_Base_MspInit+0x38>)
 80122ce:	69db      	ldr	r3, [r3, #28]
 80122d0:	f043 0302 	orr.w	r3, r3, #2
 80122d4:	61d3      	str	r3, [r2, #28]
 80122d6:	4b06      	ldr	r3, [pc, #24]	; (80122f0 <HAL_TIM_Base_MspInit+0x38>)
 80122d8:	69db      	ldr	r3, [r3, #28]
 80122da:	f003 0302 	and.w	r3, r3, #2
 80122de:	60fb      	str	r3, [r7, #12]
 80122e0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80122e2:	bf00      	nop
 80122e4:	3714      	adds	r7, #20
 80122e6:	46bd      	mov	sp, r7
 80122e8:	bc80      	pop	{r7}
 80122ea:	4770      	bx	lr
 80122ec:	40000400 	.word	0x40000400
 80122f0:	40021000 	.word	0x40021000

080122f4 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80122f4:	b580      	push	{r7, lr}
 80122f6:	b08a      	sub	sp, #40	; 0x28
 80122f8:	af00      	add	r7, sp, #0
 80122fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART1)
 80122fc:	687b      	ldr	r3, [r7, #4]
 80122fe:	681b      	ldr	r3, [r3, #0]
 8012300:	4a86      	ldr	r2, [pc, #536]	; (801251c <HAL_UART_MspInit+0x228>)
 8012302:	4293      	cmp	r3, r2
 8012304:	d153      	bne.n	80123ae <HAL_UART_MspInit+0xba>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8012306:	4a86      	ldr	r2, [pc, #536]	; (8012520 <HAL_UART_MspInit+0x22c>)
 8012308:	4b85      	ldr	r3, [pc, #532]	; (8012520 <HAL_UART_MspInit+0x22c>)
 801230a:	699b      	ldr	r3, [r3, #24]
 801230c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8012310:	6193      	str	r3, [r2, #24]
 8012312:	4b83      	ldr	r3, [pc, #524]	; (8012520 <HAL_UART_MspInit+0x22c>)
 8012314:	699b      	ldr	r3, [r3, #24]
 8012316:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 801231a:	617b      	str	r3, [r7, #20]
 801231c:	697b      	ldr	r3, [r7, #20]
  
    /**USART1 GPIO Configuration    
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 801231e:	2340      	movs	r3, #64	; 0x40
 8012320:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8012322:	2302      	movs	r3, #2
 8012324:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8012326:	2303      	movs	r3, #3
 8012328:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 801232a:	f107 0318 	add.w	r3, r7, #24
 801232e:	4619      	mov	r1, r3
 8012330:	487c      	ldr	r0, [pc, #496]	; (8012524 <HAL_UART_MspInit+0x230>)
 8012332:	f7ef fa9b 	bl	800186c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8012336:	2380      	movs	r3, #128	; 0x80
 8012338:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 801233a:	2300      	movs	r3, #0
 801233c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801233e:	2300      	movs	r3, #0
 8012340:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8012342:	f107 0318 	add.w	r3, r7, #24
 8012346:	4619      	mov	r1, r3
 8012348:	4876      	ldr	r0, [pc, #472]	; (8012524 <HAL_UART_MspInit+0x230>)
 801234a:	f7ef fa8f 	bl	800186c <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART1_ENABLE();
 801234e:	4a76      	ldr	r2, [pc, #472]	; (8012528 <HAL_UART_MspInit+0x234>)
 8012350:	4b75      	ldr	r3, [pc, #468]	; (8012528 <HAL_UART_MspInit+0x234>)
 8012352:	685b      	ldr	r3, [r3, #4]
 8012354:	f043 0304 	orr.w	r3, r3, #4
 8012358:	6053      	str	r3, [r2, #4]

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 801235a:	4b74      	ldr	r3, [pc, #464]	; (801252c <HAL_UART_MspInit+0x238>)
 801235c:	4a74      	ldr	r2, [pc, #464]	; (8012530 <HAL_UART_MspInit+0x23c>)
 801235e:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8012360:	4b72      	ldr	r3, [pc, #456]	; (801252c <HAL_UART_MspInit+0x238>)
 8012362:	2200      	movs	r2, #0
 8012364:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8012366:	4b71      	ldr	r3, [pc, #452]	; (801252c <HAL_UART_MspInit+0x238>)
 8012368:	2200      	movs	r2, #0
 801236a:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 801236c:	4b6f      	ldr	r3, [pc, #444]	; (801252c <HAL_UART_MspInit+0x238>)
 801236e:	2280      	movs	r2, #128	; 0x80
 8012370:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8012372:	4b6e      	ldr	r3, [pc, #440]	; (801252c <HAL_UART_MspInit+0x238>)
 8012374:	2200      	movs	r2, #0
 8012376:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8012378:	4b6c      	ldr	r3, [pc, #432]	; (801252c <HAL_UART_MspInit+0x238>)
 801237a:	2200      	movs	r2, #0
 801237c:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 801237e:	4b6b      	ldr	r3, [pc, #428]	; (801252c <HAL_UART_MspInit+0x238>)
 8012380:	2200      	movs	r2, #0
 8012382:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8012384:	4b69      	ldr	r3, [pc, #420]	; (801252c <HAL_UART_MspInit+0x238>)
 8012386:	2200      	movs	r2, #0
 8012388:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 801238a:	4868      	ldr	r0, [pc, #416]	; (801252c <HAL_UART_MspInit+0x238>)
 801238c:	f7ee feca 	bl	8001124 <HAL_DMA_Init>
 8012390:	4603      	mov	r3, r0
 8012392:	2b00      	cmp	r3, #0
 8012394:	d004      	beq.n	80123a0 <HAL_UART_MspInit+0xac>
    {
      _Error_Handler(__FILE__, __LINE__);
 8012396:	f240 11a9 	movw	r1, #425	; 0x1a9
 801239a:	4866      	ldr	r0, [pc, #408]	; (8012534 <HAL_UART_MspInit+0x240>)
 801239c:	f7ff fe44 	bl	8012028 <_Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80123a0:	687b      	ldr	r3, [r7, #4]
 80123a2:	4a62      	ldr	r2, [pc, #392]	; (801252c <HAL_UART_MspInit+0x238>)
 80123a4:	635a      	str	r2, [r3, #52]	; 0x34
 80123a6:	4a61      	ldr	r2, [pc, #388]	; (801252c <HAL_UART_MspInit+0x238>)
 80123a8:	687b      	ldr	r3, [r7, #4]
 80123aa:	6253      	str	r3, [r2, #36]	; 0x24
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80123ac:	e0b2      	b.n	8012514 <HAL_UART_MspInit+0x220>
  else if(huart->Instance==USART2)
 80123ae:	687b      	ldr	r3, [r7, #4]
 80123b0:	681b      	ldr	r3, [r3, #0]
 80123b2:	4a61      	ldr	r2, [pc, #388]	; (8012538 <HAL_UART_MspInit+0x244>)
 80123b4:	4293      	cmp	r3, r2
 80123b6:	d14d      	bne.n	8012454 <HAL_UART_MspInit+0x160>
    __HAL_RCC_USART2_CLK_ENABLE();
 80123b8:	4a59      	ldr	r2, [pc, #356]	; (8012520 <HAL_UART_MspInit+0x22c>)
 80123ba:	4b59      	ldr	r3, [pc, #356]	; (8012520 <HAL_UART_MspInit+0x22c>)
 80123bc:	69db      	ldr	r3, [r3, #28]
 80123be:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80123c2:	61d3      	str	r3, [r2, #28]
 80123c4:	4b56      	ldr	r3, [pc, #344]	; (8012520 <HAL_UART_MspInit+0x22c>)
 80123c6:	69db      	ldr	r3, [r3, #28]
 80123c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80123cc:	613b      	str	r3, [r7, #16]
 80123ce:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80123d0:	2304      	movs	r3, #4
 80123d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80123d4:	2302      	movs	r3, #2
 80123d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80123d8:	2303      	movs	r3, #3
 80123da:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80123dc:	f107 0318 	add.w	r3, r7, #24
 80123e0:	4619      	mov	r1, r3
 80123e2:	4856      	ldr	r0, [pc, #344]	; (801253c <HAL_UART_MspInit+0x248>)
 80123e4:	f7ef fa42 	bl	800186c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80123e8:	2308      	movs	r3, #8
 80123ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80123ec:	2300      	movs	r3, #0
 80123ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80123f0:	2300      	movs	r3, #0
 80123f2:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80123f4:	f107 0318 	add.w	r3, r7, #24
 80123f8:	4619      	mov	r1, r3
 80123fa:	4850      	ldr	r0, [pc, #320]	; (801253c <HAL_UART_MspInit+0x248>)
 80123fc:	f7ef fa36 	bl	800186c <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8012400:	4b4f      	ldr	r3, [pc, #316]	; (8012540 <HAL_UART_MspInit+0x24c>)
 8012402:	4a50      	ldr	r2, [pc, #320]	; (8012544 <HAL_UART_MspInit+0x250>)
 8012404:	601a      	str	r2, [r3, #0]
       hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8012406:	4b4e      	ldr	r3, [pc, #312]	; (8012540 <HAL_UART_MspInit+0x24c>)
 8012408:	2200      	movs	r2, #0
 801240a:	605a      	str	r2, [r3, #4]
       hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 801240c:	4b4c      	ldr	r3, [pc, #304]	; (8012540 <HAL_UART_MspInit+0x24c>)
 801240e:	2200      	movs	r2, #0
 8012410:	609a      	str	r2, [r3, #8]
       hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8012412:	4b4b      	ldr	r3, [pc, #300]	; (8012540 <HAL_UART_MspInit+0x24c>)
 8012414:	2280      	movs	r2, #128	; 0x80
 8012416:	60da      	str	r2, [r3, #12]
       hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8012418:	4b49      	ldr	r3, [pc, #292]	; (8012540 <HAL_UART_MspInit+0x24c>)
 801241a:	2200      	movs	r2, #0
 801241c:	611a      	str	r2, [r3, #16]
       hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 801241e:	4b48      	ldr	r3, [pc, #288]	; (8012540 <HAL_UART_MspInit+0x24c>)
 8012420:	2200      	movs	r2, #0
 8012422:	615a      	str	r2, [r3, #20]
       hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8012424:	4b46      	ldr	r3, [pc, #280]	; (8012540 <HAL_UART_MspInit+0x24c>)
 8012426:	2200      	movs	r2, #0
 8012428:	619a      	str	r2, [r3, #24]
       hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 801242a:	4b45      	ldr	r3, [pc, #276]	; (8012540 <HAL_UART_MspInit+0x24c>)
 801242c:	2200      	movs	r2, #0
 801242e:	61da      	str	r2, [r3, #28]
       if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8012430:	4843      	ldr	r0, [pc, #268]	; (8012540 <HAL_UART_MspInit+0x24c>)
 8012432:	f7ee fe77 	bl	8001124 <HAL_DMA_Init>
 8012436:	4603      	mov	r3, r0
 8012438:	2b00      	cmp	r3, #0
 801243a:	d004      	beq.n	8012446 <HAL_UART_MspInit+0x152>
         _Error_Handler(__FILE__, __LINE__);
 801243c:	f44f 71ea 	mov.w	r1, #468	; 0x1d4
 8012440:	483c      	ldr	r0, [pc, #240]	; (8012534 <HAL_UART_MspInit+0x240>)
 8012442:	f7ff fdf1 	bl	8012028 <_Error_Handler>
       __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8012446:	687b      	ldr	r3, [r7, #4]
 8012448:	4a3d      	ldr	r2, [pc, #244]	; (8012540 <HAL_UART_MspInit+0x24c>)
 801244a:	635a      	str	r2, [r3, #52]	; 0x34
 801244c:	4a3c      	ldr	r2, [pc, #240]	; (8012540 <HAL_UART_MspInit+0x24c>)
 801244e:	687b      	ldr	r3, [r7, #4]
 8012450:	6253      	str	r3, [r2, #36]	; 0x24
}
 8012452:	e05f      	b.n	8012514 <HAL_UART_MspInit+0x220>
  else if(huart->Instance==USART3)
 8012454:	687b      	ldr	r3, [r7, #4]
 8012456:	681b      	ldr	r3, [r3, #0]
 8012458:	4a3b      	ldr	r2, [pc, #236]	; (8012548 <HAL_UART_MspInit+0x254>)
 801245a:	4293      	cmp	r3, r2
 801245c:	d15a      	bne.n	8012514 <HAL_UART_MspInit+0x220>
    __HAL_RCC_USART3_CLK_ENABLE();
 801245e:	4a30      	ldr	r2, [pc, #192]	; (8012520 <HAL_UART_MspInit+0x22c>)
 8012460:	4b2f      	ldr	r3, [pc, #188]	; (8012520 <HAL_UART_MspInit+0x22c>)
 8012462:	69db      	ldr	r3, [r3, #28]
 8012464:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8012468:	61d3      	str	r3, [r2, #28]
 801246a:	4b2d      	ldr	r3, [pc, #180]	; (8012520 <HAL_UART_MspInit+0x22c>)
 801246c:	69db      	ldr	r3, [r3, #28]
 801246e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8012472:	60fb      	str	r3, [r7, #12]
 8012474:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8012476:	f44f 7380 	mov.w	r3, #256	; 0x100
 801247a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801247c:	2302      	movs	r3, #2
 801247e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8012480:	2303      	movs	r3, #3
 8012482:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8012484:	f107 0318 	add.w	r3, r7, #24
 8012488:	4619      	mov	r1, r3
 801248a:	4830      	ldr	r0, [pc, #192]	; (801254c <HAL_UART_MspInit+0x258>)
 801248c:	f7ef f9ee 	bl	800186c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8012490:	f44f 7300 	mov.w	r3, #512	; 0x200
 8012494:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8012496:	2300      	movs	r3, #0
 8012498:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801249a:	2300      	movs	r3, #0
 801249c:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 801249e:	f107 0318 	add.w	r3, r7, #24
 80124a2:	4619      	mov	r1, r3
 80124a4:	4829      	ldr	r0, [pc, #164]	; (801254c <HAL_UART_MspInit+0x258>)
 80124a6:	f7ef f9e1 	bl	800186c <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_USART3_ENABLE();
 80124aa:	4a1f      	ldr	r2, [pc, #124]	; (8012528 <HAL_UART_MspInit+0x234>)
 80124ac:	4b1e      	ldr	r3, [pc, #120]	; (8012528 <HAL_UART_MspInit+0x234>)
 80124ae:	685b      	ldr	r3, [r3, #4]
 80124b0:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80124b4:	6053      	str	r3, [r2, #4]
 80124b6:	4a1c      	ldr	r2, [pc, #112]	; (8012528 <HAL_UART_MspInit+0x234>)
 80124b8:	4b1b      	ldr	r3, [pc, #108]	; (8012528 <HAL_UART_MspInit+0x234>)
 80124ba:	685b      	ldr	r3, [r3, #4]
 80124bc:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 80124c0:	6053      	str	r3, [r2, #4]
    hdma_usart3_rx.Instance = DMA1_Channel3;
 80124c2:	4b23      	ldr	r3, [pc, #140]	; (8012550 <HAL_UART_MspInit+0x25c>)
 80124c4:	4a23      	ldr	r2, [pc, #140]	; (8012554 <HAL_UART_MspInit+0x260>)
 80124c6:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80124c8:	4b21      	ldr	r3, [pc, #132]	; (8012550 <HAL_UART_MspInit+0x25c>)
 80124ca:	2200      	movs	r2, #0
 80124cc:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80124ce:	4b20      	ldr	r3, [pc, #128]	; (8012550 <HAL_UART_MspInit+0x25c>)
 80124d0:	2200      	movs	r2, #0
 80124d2:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80124d4:	4b1e      	ldr	r3, [pc, #120]	; (8012550 <HAL_UART_MspInit+0x25c>)
 80124d6:	2280      	movs	r2, #128	; 0x80
 80124d8:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80124da:	4b1d      	ldr	r3, [pc, #116]	; (8012550 <HAL_UART_MspInit+0x25c>)
 80124dc:	2200      	movs	r2, #0
 80124de:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80124e0:	4b1b      	ldr	r3, [pc, #108]	; (8012550 <HAL_UART_MspInit+0x25c>)
 80124e2:	2200      	movs	r2, #0
 80124e4:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 80124e6:	4b1a      	ldr	r3, [pc, #104]	; (8012550 <HAL_UART_MspInit+0x25c>)
 80124e8:	2200      	movs	r2, #0
 80124ea:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 80124ec:	4b18      	ldr	r3, [pc, #96]	; (8012550 <HAL_UART_MspInit+0x25c>)
 80124ee:	2200      	movs	r2, #0
 80124f0:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80124f2:	4817      	ldr	r0, [pc, #92]	; (8012550 <HAL_UART_MspInit+0x25c>)
 80124f4:	f7ee fe16 	bl	8001124 <HAL_DMA_Init>
 80124f8:	4603      	mov	r3, r0
 80124fa:	2b00      	cmp	r3, #0
 80124fc:	d004      	beq.n	8012508 <HAL_UART_MspInit+0x214>
      _Error_Handler(__FILE__, __LINE__);
 80124fe:	f240 11ff 	movw	r1, #511	; 0x1ff
 8012502:	480c      	ldr	r0, [pc, #48]	; (8012534 <HAL_UART_MspInit+0x240>)
 8012504:	f7ff fd90 	bl	8012028 <_Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8012508:	687b      	ldr	r3, [r7, #4]
 801250a:	4a11      	ldr	r2, [pc, #68]	; (8012550 <HAL_UART_MspInit+0x25c>)
 801250c:	635a      	str	r2, [r3, #52]	; 0x34
 801250e:	4a10      	ldr	r2, [pc, #64]	; (8012550 <HAL_UART_MspInit+0x25c>)
 8012510:	687b      	ldr	r3, [r7, #4]
 8012512:	6253      	str	r3, [r2, #36]	; 0x24
}
 8012514:	bf00      	nop
 8012516:	3728      	adds	r7, #40	; 0x28
 8012518:	46bd      	mov	sp, r7
 801251a:	bd80      	pop	{r7, pc}
 801251c:	40013800 	.word	0x40013800
 8012520:	40021000 	.word	0x40021000
 8012524:	40010c00 	.word	0x40010c00
 8012528:	40010000 	.word	0x40010000
 801252c:	20001044 	.word	0x20001044
 8012530:	40020058 	.word	0x40020058
 8012534:	08017114 	.word	0x08017114
 8012538:	40004400 	.word	0x40004400
 801253c:	40010800 	.word	0x40010800
 8012540:	20000e24 	.word	0x20000e24
 8012544:	4002006c 	.word	0x4002006c
 8012548:	40004800 	.word	0x40004800
 801254c:	40011400 	.word	0x40011400
 8012550:	20000ec0 	.word	0x20000ec0
 8012554:	40020030 	.word	0x40020030

08012558 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priorty.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8012558:	b580      	push	{r7, lr}
 801255a:	b08c      	sub	sp, #48	; 0x30
 801255c:	af00      	add	r7, sp, #0
 801255e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8012560:	2300      	movs	r3, #0
 8012562:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8012564:	2300      	movs	r3, #0
 8012566:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM7 IRQ priority */
  HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority ,0); 
 8012568:	2200      	movs	r2, #0
 801256a:	6879      	ldr	r1, [r7, #4]
 801256c:	2037      	movs	r0, #55	; 0x37
 801256e:	f7ee fd86 	bl	800107e <HAL_NVIC_SetPriority>
  
  /* Enable the TIM7 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM7_IRQn); 
 8012572:	2037      	movs	r0, #55	; 0x37
 8012574:	f7ee fd9f 	bl	80010b6 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8012578:	4a1f      	ldr	r2, [pc, #124]	; (80125f8 <HAL_InitTick+0xa0>)
 801257a:	4b1f      	ldr	r3, [pc, #124]	; (80125f8 <HAL_InitTick+0xa0>)
 801257c:	69db      	ldr	r3, [r3, #28]
 801257e:	f043 0320 	orr.w	r3, r3, #32
 8012582:	61d3      	str	r3, [r2, #28]
 8012584:	4b1c      	ldr	r3, [pc, #112]	; (80125f8 <HAL_InitTick+0xa0>)
 8012586:	69db      	ldr	r3, [r3, #28]
 8012588:	f003 0320 	and.w	r3, r3, #32
 801258c:	60fb      	str	r3, [r7, #12]
 801258e:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8012590:	f107 0210 	add.w	r2, r7, #16
 8012594:	f107 0314 	add.w	r3, r7, #20
 8012598:	4611      	mov	r1, r2
 801259a:	4618      	mov	r0, r3
 801259c:	f7f1 fb8c 	bl	8003cb8 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM7 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 80125a0:	f7f1 fb62 	bl	8003c68 <HAL_RCC_GetPCLK1Freq>
 80125a4:	4603      	mov	r3, r0
 80125a6:	005b      	lsls	r3, r3, #1
 80125a8:	62fb      	str	r3, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 80125aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80125ac:	4a13      	ldr	r2, [pc, #76]	; (80125fc <HAL_InitTick+0xa4>)
 80125ae:	fba2 2303 	umull	r2, r3, r2, r3
 80125b2:	0c9b      	lsrs	r3, r3, #18
 80125b4:	3b01      	subs	r3, #1
 80125b6:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 80125b8:	4b11      	ldr	r3, [pc, #68]	; (8012600 <HAL_InitTick+0xa8>)
 80125ba:	4a12      	ldr	r2, [pc, #72]	; (8012604 <HAL_InitTick+0xac>)
 80125bc:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000 / 1000) - 1;
 80125be:	4b10      	ldr	r3, [pc, #64]	; (8012600 <HAL_InitTick+0xa8>)
 80125c0:	f240 32e7 	movw	r2, #999	; 0x3e7
 80125c4:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 80125c6:	4a0e      	ldr	r2, [pc, #56]	; (8012600 <HAL_InitTick+0xa8>)
 80125c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80125ca:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 80125cc:	4b0c      	ldr	r3, [pc, #48]	; (8012600 <HAL_InitTick+0xa8>)
 80125ce:	2200      	movs	r2, #0
 80125d0:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80125d2:	4b0b      	ldr	r3, [pc, #44]	; (8012600 <HAL_InitTick+0xa8>)
 80125d4:	2200      	movs	r2, #0
 80125d6:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim7) == HAL_OK)
 80125d8:	4809      	ldr	r0, [pc, #36]	; (8012600 <HAL_InitTick+0xa8>)
 80125da:	f7f3 f970 	bl	80058be <HAL_TIM_Base_Init>
 80125de:	4603      	mov	r3, r0
 80125e0:	2b00      	cmp	r3, #0
 80125e2:	d104      	bne.n	80125ee <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim7);
 80125e4:	4806      	ldr	r0, [pc, #24]	; (8012600 <HAL_InitTick+0xa8>)
 80125e6:	f7f3 f995 	bl	8005914 <HAL_TIM_Base_Start_IT>
 80125ea:	4603      	mov	r3, r0
 80125ec:	e000      	b.n	80125f0 <HAL_InitTick+0x98>
  }
  
  /* Return function status */
  return HAL_ERROR;
 80125ee:	2301      	movs	r3, #1
}
 80125f0:	4618      	mov	r0, r3
 80125f2:	3730      	adds	r7, #48	; 0x30
 80125f4:	46bd      	mov	sp, r7
 80125f6:	bd80      	pop	{r7, pc}
 80125f8:	40021000 	.word	0x40021000
 80125fc:	431bde83 	.word	0x431bde83
 8012600:	2000122c 	.word	0x2000122c
 8012604:	40001400 	.word	0x40001400

08012608 <NMI_Handler>:

/**
* @brief This function handles Non maskable interrupt.
*/
void NMI_Handler(void)
{
 8012608:	b480      	push	{r7}
 801260a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 801260c:	bf00      	nop
 801260e:	46bd      	mov	sp, r7
 8012610:	bc80      	pop	{r7}
 8012612:	4770      	bx	lr

08012614 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8012614:	b480      	push	{r7}
 8012616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8012618:	e7fe      	b.n	8012618 <HardFault_Handler+0x4>

0801261a <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 801261a:	b480      	push	{r7}
 801261c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 801261e:	e7fe      	b.n	801261e <MemManage_Handler+0x4>

08012620 <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8012620:	b480      	push	{r7}
 8012622:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8012624:	e7fe      	b.n	8012624 <BusFault_Handler+0x4>

08012626 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8012626:	b480      	push	{r7}
 8012628:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 801262a:	e7fe      	b.n	801262a <UsageFault_Handler+0x4>

0801262c <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 801262c:	b480      	push	{r7}
 801262e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8012630:	bf00      	nop
 8012632:	46bd      	mov	sp, r7
 8012634:	bc80      	pop	{r7}
 8012636:	4770      	bx	lr

08012638 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8012638:	b580      	push	{r7, lr}
 801263a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  osSystickHandler();
 801263c:	f7fa feaa 	bl	800d394 <osSystickHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8012640:	bf00      	nop
 8012642:	bd80      	pop	{r7, pc}

08012644 <DMA1_Channel2_IRQHandler>:

/**
* @brief This function handles DMA1 channel2 global interrupt.
*/
void DMA1_Channel2_IRQHandler(void)
{
 8012644:	b580      	push	{r7, lr}
 8012646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8012648:	4802      	ldr	r0, [pc, #8]	; (8012654 <DMA1_Channel2_IRQHandler+0x10>)
 801264a:	f7ee fe79 	bl	8001340 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 801264e:	bf00      	nop
 8012650:	bd80      	pop	{r7, pc}
 8012652:	bf00      	nop
 8012654:	200011a4 	.word	0x200011a4

08012658 <DMA1_Channel3_IRQHandler>:

/**
* @brief This function handles DMA1 channel3 global interrupt.
*/
void DMA1_Channel3_IRQHandler(void)
{
 8012658:	b580      	push	{r7, lr}
 801265a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 801265c:	4802      	ldr	r0, [pc, #8]	; (8012668 <DMA1_Channel3_IRQHandler+0x10>)
 801265e:	f7ee fe6f 	bl	8001340 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8012662:	bf00      	nop
 8012664:	bd80      	pop	{r7, pc}
 8012666:	bf00      	nop
 8012668:	200011e8 	.word	0x200011e8

0801266c <DMA1_Channel4_IRQHandler>:

/**
* @brief This function handles DMA1 channel4 global interrupt.
*/
void DMA1_Channel4_IRQHandler(void)
{
 801266c:	b580      	push	{r7, lr}
 801266e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8012670:	4802      	ldr	r0, [pc, #8]	; (801267c <DMA1_Channel4_IRQHandler+0x10>)
 8012672:	f7ee fe65 	bl	8001340 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8012676:	bf00      	nop
 8012678:	bd80      	pop	{r7, pc}
 801267a:	bf00      	nop
 801267c:	20000f68 	.word	0x20000f68

08012680 <DMA1_Channel5_IRQHandler>:

/**
* @brief This function handles DMA1 channel5 global interrupt.
*/
void DMA1_Channel5_IRQHandler(void)
{
 8012680:	b580      	push	{r7, lr}
 8012682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8012684:	4802      	ldr	r0, [pc, #8]	; (8012690 <DMA1_Channel5_IRQHandler+0x10>)
 8012686:	f7ee fe5b 	bl	8001340 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 801268a:	bf00      	nop
 801268c:	bd80      	pop	{r7, pc}
 801268e:	bf00      	nop
 8012690:	20001044 	.word	0x20001044

08012694 <TIM3_IRQHandler>:
/**
* @brief This function handles TIM7 global interrupt.
*/
void TIM3_IRQHandler(void)
{
 8012694:	b580      	push	{r7, lr}
 8012696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8012698:	4802      	ldr	r0, [pc, #8]	; (80126a4 <TIM3_IRQHandler+0x10>)
 801269a:	f7f3 f955 	bl	8005948 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 801269e:	bf00      	nop
 80126a0:	bd80      	pop	{r7, pc}
 80126a2:	bf00      	nop
 80126a4:	20000fac 	.word	0x20000fac

080126a8 <TIM7_IRQHandler>:
/**
* @brief This function handles TIM7 global interrupt.
*/
void TIM7_IRQHandler(void)
{
 80126a8:	b580      	push	{r7, lr}
 80126aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80126ac:	4802      	ldr	r0, [pc, #8]	; (80126b8 <TIM7_IRQHandler+0x10>)
 80126ae:	f7f3 f94b 	bl	8005948 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80126b2:	bf00      	nop
 80126b4:	bd80      	pop	{r7, pc}
 80126b6:	bf00      	nop
 80126b8:	2000122c 	.word	0x2000122c

080126bc <OTG_FS_IRQHandler>:

/**
* @brief This function handles USB OTG FS global interrupt.
*/
void OTG_FS_IRQHandler(void)
{
 80126bc:	b580      	push	{r7, lr}
 80126be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
	if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_9) == GPIO_PIN_SET)
 80126c0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80126c4:	4806      	ldr	r0, [pc, #24]	; (80126e0 <OTG_FS_IRQHandler+0x24>)
 80126c6:	f7ef fa2f 	bl	8001b28 <HAL_GPIO_ReadPin>
 80126ca:	4603      	mov	r3, r0
 80126cc:	2b01      	cmp	r3, #1
 80126ce:	d101      	bne.n	80126d4 <OTG_FS_IRQHandler+0x18>
		__asm("nop");
 80126d0:	bf00      	nop
	else
		HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80126d2:	e002      	b.n	80126da <OTG_FS_IRQHandler+0x1e>
		HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 80126d4:	4803      	ldr	r0, [pc, #12]	; (80126e4 <OTG_FS_IRQHandler+0x28>)
 80126d6:	f7ef fd07 	bl	80020e8 <HAL_HCD_IRQHandler>
}
 80126da:	bf00      	nop
 80126dc:	bd80      	pop	{r7, pc}
 80126de:	bf00      	nop
 80126e0:	40010800 	.word	0x40010800
 80126e4:	20001870 	.word	0x20001870

080126e8 <EXTI15_10_IRQHandler>:

/* USER CODE BEGIN 1 */
void EXTI15_10_IRQHandler()
{
 80126e8:	b580      	push	{r7, lr}
 80126ea:	af00      	add	r7, sp, #0
	  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 80126ec:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80126f0:	f7ef fa4a 	bl	8001b88 <HAL_GPIO_EXTI_IRQHandler>
}
 80126f4:	bf00      	nop
 80126f6:	bd80      	pop	{r7, pc}

080126f8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80126f8:	b480      	push	{r7}
 80126fa:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80126fc:	4a1a      	ldr	r2, [pc, #104]	; (8012768 <SystemInit+0x70>)
 80126fe:	4b1a      	ldr	r3, [pc, #104]	; (8012768 <SystemInit+0x70>)
 8012700:	681b      	ldr	r3, [r3, #0]
 8012702:	f043 0301 	orr.w	r3, r3, #1
 8012706:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
#else
  RCC->CFGR &= 0xF0FF0000U;
 8012708:	4917      	ldr	r1, [pc, #92]	; (8012768 <SystemInit+0x70>)
 801270a:	4b17      	ldr	r3, [pc, #92]	; (8012768 <SystemInit+0x70>)
 801270c:	685a      	ldr	r2, [r3, #4]
 801270e:	4b17      	ldr	r3, [pc, #92]	; (801276c <SystemInit+0x74>)
 8012710:	4013      	ands	r3, r2
 8012712:	604b      	str	r3, [r1, #4]
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8012714:	4a14      	ldr	r2, [pc, #80]	; (8012768 <SystemInit+0x70>)
 8012716:	4b14      	ldr	r3, [pc, #80]	; (8012768 <SystemInit+0x70>)
 8012718:	681b      	ldr	r3, [r3, #0]
 801271a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 801271e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8012722:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8012724:	4a10      	ldr	r2, [pc, #64]	; (8012768 <SystemInit+0x70>)
 8012726:	4b10      	ldr	r3, [pc, #64]	; (8012768 <SystemInit+0x70>)
 8012728:	681b      	ldr	r3, [r3, #0]
 801272a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 801272e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8012730:	4a0d      	ldr	r2, [pc, #52]	; (8012768 <SystemInit+0x70>)
 8012732:	4b0d      	ldr	r3, [pc, #52]	; (8012768 <SystemInit+0x70>)
 8012734:	685b      	ldr	r3, [r3, #4]
 8012736:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 801273a:	6053      	str	r3, [r2, #4]

#if defined(STM32F105xC) || defined(STM32F107xC)
  /* Reset PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEBFFFFFFU;
 801273c:	4a0a      	ldr	r2, [pc, #40]	; (8012768 <SystemInit+0x70>)
 801273e:	4b0a      	ldr	r3, [pc, #40]	; (8012768 <SystemInit+0x70>)
 8012740:	681b      	ldr	r3, [r3, #0]
 8012742:	f023 53a0 	bic.w	r3, r3, #335544320	; 0x14000000
 8012746:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x00FF0000U;
 8012748:	4b07      	ldr	r3, [pc, #28]	; (8012768 <SystemInit+0x70>)
 801274a:	f44f 027f 	mov.w	r2, #16711680	; 0xff0000
 801274e:	609a      	str	r2, [r3, #8]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;
 8012750:	4b05      	ldr	r3, [pc, #20]	; (8012768 <SystemInit+0x70>)
 8012752:	2200      	movs	r2, #0
 8012754:	62da      	str	r2, [r3, #44]	; 0x2c
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8012756:	4b06      	ldr	r3, [pc, #24]	; (8012770 <SystemInit+0x78>)
 8012758:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 801275c:	609a      	str	r2, [r3, #8]
#endif 
}
 801275e:	bf00      	nop
 8012760:	46bd      	mov	sp, r7
 8012762:	bc80      	pop	{r7}
 8012764:	4770      	bx	lr
 8012766:	bf00      	nop
 8012768:	40021000 	.word	0x40021000
 801276c:	f0ff0000 	.word	0xf0ff0000
 8012770:	e000ed00 	.word	0xe000ed00

08012774 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8012774:	b580      	push	{r7, lr}
 8012776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */
  
  /* USER CODE END USB_HOST_Init_PreTreatment */
  
  /* Init host Library, add supported class and start the library. */
  USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS);
 8012778:	2201      	movs	r2, #1
 801277a:	4906      	ldr	r1, [pc, #24]	; (8012794 <MX_USB_HOST_Init+0x20>)
 801277c:	4806      	ldr	r0, [pc, #24]	; (8012798 <MX_USB_HOST_Init+0x24>)
 801277e:	f7f6 fa01 	bl	8008b84 <USBH_Init>

  USBH_RegisterClass(&hUsbHostFS, USBH_MSC_CLASS);
 8012782:	4906      	ldr	r1, [pc, #24]	; (801279c <MX_USB_HOST_Init+0x28>)
 8012784:	4804      	ldr	r0, [pc, #16]	; (8012798 <MX_USB_HOST_Init+0x24>)
 8012786:	f7f6 faa5 	bl	8008cd4 <USBH_RegisterClass>

  USBH_Start(&hUsbHostFS);
 801278a:	4803      	ldr	r0, [pc, #12]	; (8012798 <MX_USB_HOST_Init+0x24>)
 801278c:	f7f6 fb94 	bl	8008eb8 <USBH_Start>

  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */
  
  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8012790:	bf00      	nop
 8012792:	bd80      	pop	{r7, pc}
 8012794:	080127a1 	.word	0x080127a1
 8012798:	2000149c 	.word	0x2000149c
 801279c:	20000000 	.word	0x20000000

080127a0 <USBH_UserProcess>:

/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 80127a0:	b580      	push	{r7, lr}
 80127a2:	f5ad 7d0e 	sub.w	sp, sp, #568	; 0x238
 80127a6:	af00      	add	r7, sp, #0
 80127a8:	1d3b      	adds	r3, r7, #4
 80127aa:	6018      	str	r0, [r3, #0]
 80127ac:	460a      	mov	r2, r1
 80127ae:	1cfb      	adds	r3, r7, #3
 80127b0:	701a      	strb	r2, [r3, #0]
	FIL MyFile;
	FRESULT res;
	uint8_t w = 0;
 80127b2:	2300      	movs	r3, #0
 80127b4:	f887 3237 	strb.w	r3, [r7, #567]	; 0x237
  /* USER CODE BEGIN CALL_BACK_1 */
	 switch (id)
 80127b8:	1cfb      	adds	r3, r7, #3
 80127ba:	781b      	ldrb	r3, [r3, #0]
 80127bc:	3b01      	subs	r3, #1
 80127be:	2b04      	cmp	r3, #4
 80127c0:	d835      	bhi.n	801282e <USBH_UserProcess+0x8e>
 80127c2:	a201      	add	r2, pc, #4	; (adr r2, 80127c8 <USBH_UserProcess+0x28>)
 80127c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80127c8:	0801282f 	.word	0x0801282f
 80127cc:	0801281f 	.word	0x0801281f
 80127d0:	0801282f 	.word	0x0801282f
 80127d4:	080127fd 	.word	0x080127fd
 80127d8:	080127dd 	.word	0x080127dd
	  {
	  case HOST_USER_SELECT_CONFIGURATION:
	    break;

	  case HOST_USER_DISCONNECTION:
		  explicit_oled_state = D_NONE;
 80127dc:	4b18      	ldr	r3, [pc, #96]	; (8012840 <USBH_UserProcess+0xa0>)
 80127de:	2200      	movs	r2, #0
 80127e0:	701a      	strb	r2, [r3, #0]
	    osMessagePut(AppliEvent, APPLICATION_DISCONNECT, 0);
 80127e2:	4b18      	ldr	r3, [pc, #96]	; (8012844 <USBH_UserProcess+0xa4>)
 80127e4:	681b      	ldr	r3, [r3, #0]
 80127e6:	2200      	movs	r2, #0
 80127e8:	2101      	movs	r1, #1
 80127ea:	4618      	mov	r0, r3
 80127ec:	f7fa fd1e 	bl	800d22c <osMessagePut>
	    if(f_mount(NULL, "", 0) != FR_OK)
 80127f0:	2200      	movs	r2, #0
 80127f2:	4915      	ldr	r1, [pc, #84]	; (8012848 <USBH_UserProcess+0xa8>)
 80127f4:	2000      	movs	r0, #0
 80127f6:	f7f9 fd09 	bl	800c20c <f_mount>
	    {
	      //LCD_ErrLog("ERROR : Cannot DeInitialize FatFs! \n");
	    }
	    break;
 80127fa:	e01b      	b.n	8012834 <USBH_UserProcess+0x94>

	  case HOST_USER_CONNECTION:
		  explicit_oled_state = D_USB_ATTACHED;
 80127fc:	4b10      	ldr	r3, [pc, #64]	; (8012840 <USBH_UserProcess+0xa0>)
 80127fe:	2201      	movs	r2, #1
 8012800:	701a      	strb	r2, [r3, #0]
	    /* Register the file system object to the FatFs module */
		  res = f_mount(&USBH_fatfs, "", 0);
 8012802:	2200      	movs	r2, #0
 8012804:	4910      	ldr	r1, [pc, #64]	; (8012848 <USBH_UserProcess+0xa8>)
 8012806:	4811      	ldr	r0, [pc, #68]	; (801284c <USBH_UserProcess+0xac>)
 8012808:	f7f9 fd00 	bl	800c20c <f_mount>
 801280c:	4603      	mov	r3, r0
 801280e:	f887 3236 	strb.w	r3, [r7, #566]	; 0x236
	    if( res != FR_OK)
 8012812:	f897 3236 	ldrb.w	r3, [r7, #566]	; 0x236
 8012816:	2b00      	cmp	r3, #0
 8012818:	d00b      	beq.n	8012832 <USBH_UserProcess+0x92>
	    {
	    	__asm("nop");
 801281a:	bf00      	nop
	      //LCD_ErrLog("ERROR : Cannot Initialize FatFs! \n");
	    }


	    break;
 801281c:	e009      	b.n	8012832 <USBH_UserProcess+0x92>

	  case HOST_USER_CLASS_ACTIVE:
	    osMessagePut(AppliEvent, APPLICATION_READY, 0);
 801281e:	4b09      	ldr	r3, [pc, #36]	; (8012844 <USBH_UserProcess+0xa4>)
 8012820:	681b      	ldr	r3, [r3, #0]
 8012822:	2200      	movs	r2, #0
 8012824:	2102      	movs	r1, #2
 8012826:	4618      	mov	r0, r3
 8012828:	f7fa fd00 	bl	800d22c <osMessagePut>

	    break;
 801282c:	e002      	b.n	8012834 <USBH_UserProcess+0x94>

	  default:
	    break;
 801282e:	bf00      	nop
 8012830:	e000      	b.n	8012834 <USBH_UserProcess+0x94>
	    break;
 8012832:	bf00      	nop
//
//  default:
//  break;
//  }
  /* USER CODE END CALL_BACK_1 */
}
 8012834:	bf00      	nop
 8012836:	f507 770e 	add.w	r7, r7, #568	; 0x238
 801283a:	46bd      	mov	sp, r7
 801283c:	bd80      	pop	{r7, pc}
 801283e:	bf00      	nop
 8012840:	200008c2 	.word	0x200008c2
 8012844:	2000186c 	.word	0x2000186c
 8012848:	08017130 	.word	0x08017130
 801284c:	2000126c 	.word	0x2000126c

08012850 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8012850:	b580      	push	{r7, lr}
 8012852:	b088      	sub	sp, #32
 8012854:	af00      	add	r7, sp, #0
 8012856:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  if(hcdHandle->Instance==USB_OTG_FS)
 8012858:	687b      	ldr	r3, [r7, #4]
 801285a:	681b      	ldr	r3, [r3, #0]
 801285c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8012860:	d120      	bne.n	80128a4 <HAL_HCD_MspInit+0x54>
  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    /**USB_OTG_FS GPIO Configuration    
    PA9     ------> USB_OTG_FS_VBUS 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8012862:	f44f 7300 	mov.w	r3, #512	; 0x200
 8012866:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8012868:	2300      	movs	r3, #0
 801286a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801286c:	2300      	movs	r3, #0
 801286e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8012870:	f107 0310 	add.w	r3, r7, #16
 8012874:	4619      	mov	r1, r3
 8012876:	480d      	ldr	r0, [pc, #52]	; (80128ac <HAL_HCD_MspInit+0x5c>)
 8012878:	f7ee fff8 	bl	800186c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 801287c:	4a0c      	ldr	r2, [pc, #48]	; (80128b0 <HAL_HCD_MspInit+0x60>)
 801287e:	4b0c      	ldr	r3, [pc, #48]	; (80128b0 <HAL_HCD_MspInit+0x60>)
 8012880:	695b      	ldr	r3, [r3, #20]
 8012882:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8012886:	6153      	str	r3, [r2, #20]
 8012888:	4b09      	ldr	r3, [pc, #36]	; (80128b0 <HAL_HCD_MspInit+0x60>)
 801288a:	695b      	ldr	r3, [r3, #20]
 801288c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8012890:	60fb      	str	r3, [r7, #12]
 8012892:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8012894:	2200      	movs	r2, #0
 8012896:	2105      	movs	r1, #5
 8012898:	2043      	movs	r0, #67	; 0x43
 801289a:	f7ee fbf0 	bl	800107e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 801289e:	2043      	movs	r0, #67	; 0x43
 80128a0:	f7ee fc09 	bl	80010b6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80128a4:	bf00      	nop
 80128a6:	3720      	adds	r7, #32
 80128a8:	46bd      	mov	sp, r7
 80128aa:	bd80      	pop	{r7, pc}
 80128ac:	40010800 	.word	0x40010800
 80128b0:	40021000 	.word	0x40021000

080128b4 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 80128b4:	b580      	push	{r7, lr}
 80128b6:	b082      	sub	sp, #8
 80128b8:	af00      	add	r7, sp, #0
 80128ba:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 80128bc:	687b      	ldr	r3, [r7, #4]
 80128be:	f8d3 3280 	ldr.w	r3, [r3, #640]	; 0x280
 80128c2:	4618      	mov	r0, r3
 80128c4:	f7f6 fe7c 	bl	80095c0 <USBH_LL_IncTimer>
}
 80128c8:	bf00      	nop
 80128ca:	3708      	adds	r7, #8
 80128cc:	46bd      	mov	sp, r7
 80128ce:	bd80      	pop	{r7, pc}

080128d0 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 80128d0:	b580      	push	{r7, lr}
 80128d2:	b082      	sub	sp, #8
 80128d4:	af00      	add	r7, sp, #0
 80128d6:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 80128d8:	687b      	ldr	r3, [r7, #4]
 80128da:	f8d3 3280 	ldr.w	r3, [r3, #640]	; 0x280
 80128de:	4618      	mov	r0, r3
 80128e0:	f7f6 fe98 	bl	8009614 <USBH_LL_Connect>
}
 80128e4:	bf00      	nop
 80128e6:	3708      	adds	r7, #8
 80128e8:	46bd      	mov	sp, r7
 80128ea:	bd80      	pop	{r7, pc}

080128ec <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 80128ec:	b580      	push	{r7, lr}
 80128ee:	b082      	sub	sp, #8
 80128f0:	af00      	add	r7, sp, #0
 80128f2:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 80128f4:	687b      	ldr	r3, [r7, #4]
 80128f6:	f8d3 3280 	ldr.w	r3, [r3, #640]	; 0x280
 80128fa:	4618      	mov	r0, r3
 80128fc:	f7f6 feb8 	bl	8009670 <USBH_LL_Disconnect>
}
 8012900:	bf00      	nop
 8012902:	3708      	adds	r7, #8
 8012904:	46bd      	mov	sp, r7
 8012906:	bd80      	pop	{r7, pc}

08012908 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8012908:	b580      	push	{r7, lr}
 801290a:	b082      	sub	sp, #8
 801290c:	af00      	add	r7, sp, #0
 801290e:	6078      	str	r0, [r7, #4]
 8012910:	460b      	mov	r3, r1
 8012912:	70fb      	strb	r3, [r7, #3]
 8012914:	4613      	mov	r3, r2
 8012916:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
 8012918:	687b      	ldr	r3, [r7, #4]
 801291a:	f8d3 3280 	ldr.w	r3, [r3, #640]	; 0x280
 801291e:	4618      	mov	r0, r3
 8012920:	f7f6 fef9 	bl	8009716 <USBH_LL_NotifyURBChange>
#endif
}
 8012924:	bf00      	nop
 8012926:	3708      	adds	r7, #8
 8012928:	46bd      	mov	sp, r7
 801292a:	bd80      	pop	{r7, pc}

0801292c <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 801292c:	b580      	push	{r7, lr}
 801292e:	b082      	sub	sp, #8
 8012930:	af00      	add	r7, sp, #0
 8012932:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8012934:	687b      	ldr	r3, [r7, #4]
 8012936:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 801293a:	2b01      	cmp	r3, #1
 801293c:	d126      	bne.n	801298c <USBH_LL_Init+0x60>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 801293e:	4a16      	ldr	r2, [pc, #88]	; (8012998 <USBH_LL_Init+0x6c>)
 8012940:	687b      	ldr	r3, [r7, #4]
 8012942:	f8c2 3280 	str.w	r3, [r2, #640]	; 0x280
  phost->pData = &hhcd_USB_OTG_FS;
 8012946:	687b      	ldr	r3, [r7, #4]
 8012948:	4a13      	ldr	r2, [pc, #76]	; (8012998 <USBH_LL_Init+0x6c>)
 801294a:	f8c3 23c0 	str.w	r2, [r3, #960]	; 0x3c0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 801294e:	4b12      	ldr	r3, [pc, #72]	; (8012998 <USBH_LL_Init+0x6c>)
 8012950:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8012954:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8012956:	4b10      	ldr	r3, [pc, #64]	; (8012998 <USBH_LL_Init+0x6c>)
 8012958:	2208      	movs	r2, #8
 801295a:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 801295c:	4b0e      	ldr	r3, [pc, #56]	; (8012998 <USBH_LL_Init+0x6c>)
 801295e:	2203      	movs	r2, #3
 8012960:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8012962:	4b0d      	ldr	r3, [pc, #52]	; (8012998 <USBH_LL_Init+0x6c>)
 8012964:	2200      	movs	r2, #0
 8012966:	615a      	str	r2, [r3, #20]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8012968:	480b      	ldr	r0, [pc, #44]	; (8012998 <USBH_LL_Init+0x6c>)
 801296a:	f7ef f925 	bl	8001bb8 <HAL_HCD_Init>
 801296e:	4603      	mov	r3, r0
 8012970:	2b00      	cmp	r3, #0
 8012972:	d003      	beq.n	801297c <USBH_LL_Init+0x50>
  {
    _Error_Handler(__FILE__, __LINE__);
 8012974:	21d3      	movs	r1, #211	; 0xd3
 8012976:	4809      	ldr	r0, [pc, #36]	; (801299c <USBH_LL_Init+0x70>)
 8012978:	f7ff fb56 	bl	8012028 <_Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 801297c:	4806      	ldr	r0, [pc, #24]	; (8012998 <USBH_LL_Init+0x6c>)
 801297e:	f7ef fd2b 	bl	80023d8 <HAL_HCD_GetCurrentFrame>
 8012982:	4603      	mov	r3, r0
 8012984:	4619      	mov	r1, r3
 8012986:	6878      	ldr	r0, [r7, #4]
 8012988:	f7f6 fe0c 	bl	80095a4 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 801298c:	2300      	movs	r3, #0
}
 801298e:	4618      	mov	r0, r3
 8012990:	3708      	adds	r7, #8
 8012992:	46bd      	mov	sp, r7
 8012994:	bd80      	pop	{r7, pc}
 8012996:	bf00      	nop
 8012998:	20001870 	.word	0x20001870
 801299c:	08017134 	.word	0x08017134

080129a0 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 80129a0:	b580      	push	{r7, lr}
 80129a2:	b084      	sub	sp, #16
 80129a4:	af00      	add	r7, sp, #0
 80129a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80129a8:	2300      	movs	r3, #0
 80129aa:	73bb      	strb	r3, [r7, #14]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80129ac:	2300      	movs	r3, #0
 80129ae:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_HCD_Start(phost->pData);
 80129b0:	687b      	ldr	r3, [r7, #4]
 80129b2:	f8d3 33c0 	ldr.w	r3, [r3, #960]	; 0x3c0
 80129b6:	4618      	mov	r0, r3
 80129b8:	f7ef fc98 	bl	80022ec <HAL_HCD_Start>
 80129bc:	4603      	mov	r3, r0
 80129be:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80129c0:	7bbb      	ldrb	r3, [r7, #14]
 80129c2:	2b03      	cmp	r3, #3
 80129c4:	d816      	bhi.n	80129f4 <USBH_LL_Start+0x54>
 80129c6:	a201      	add	r2, pc, #4	; (adr r2, 80129cc <USBH_LL_Start+0x2c>)
 80129c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80129cc:	080129dd 	.word	0x080129dd
 80129d0:	080129e3 	.word	0x080129e3
 80129d4:	080129e9 	.word	0x080129e9
 80129d8:	080129ef 	.word	0x080129ef
    case HAL_OK :
      usb_status = USBH_OK;
 80129dc:	2300      	movs	r3, #0
 80129de:	73fb      	strb	r3, [r7, #15]
    break;
 80129e0:	e00b      	b.n	80129fa <USBH_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 80129e2:	2302      	movs	r3, #2
 80129e4:	73fb      	strb	r3, [r7, #15]
    break;
 80129e6:	e008      	b.n	80129fa <USBH_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 80129e8:	2301      	movs	r3, #1
 80129ea:	73fb      	strb	r3, [r7, #15]
    break;
 80129ec:	e005      	b.n	80129fa <USBH_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 80129ee:	2302      	movs	r3, #2
 80129f0:	73fb      	strb	r3, [r7, #15]
    break;
 80129f2:	e002      	b.n	80129fa <USBH_LL_Start+0x5a>
    default :
      usb_status = USBH_FAIL;
 80129f4:	2302      	movs	r3, #2
 80129f6:	73fb      	strb	r3, [r7, #15]
    break;
 80129f8:	bf00      	nop
  }
  return usb_status;
 80129fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80129fc:	4618      	mov	r0, r3
 80129fe:	3710      	adds	r7, #16
 8012a00:	46bd      	mov	sp, r7
 8012a02:	bd80      	pop	{r7, pc}

08012a04 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8012a04:	b580      	push	{r7, lr}
 8012a06:	b084      	sub	sp, #16
 8012a08:	af00      	add	r7, sp, #0
 8012a0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012a0c:	2300      	movs	r3, #0
 8012a0e:	73bb      	strb	r3, [r7, #14]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8012a10:	2300      	movs	r3, #0
 8012a12:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_HCD_Stop(phost->pData);
 8012a14:	687b      	ldr	r3, [r7, #4]
 8012a16:	f8d3 33c0 	ldr.w	r3, [r3, #960]	; 0x3c0
 8012a1a:	4618      	mov	r0, r3
 8012a1c:	f7ef fc89 	bl	8002332 <HAL_HCD_Stop>
 8012a20:	4603      	mov	r3, r0
 8012a22:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8012a24:	7bbb      	ldrb	r3, [r7, #14]
 8012a26:	2b03      	cmp	r3, #3
 8012a28:	d816      	bhi.n	8012a58 <USBH_LL_Stop+0x54>
 8012a2a:	a201      	add	r2, pc, #4	; (adr r2, 8012a30 <USBH_LL_Stop+0x2c>)
 8012a2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012a30:	08012a41 	.word	0x08012a41
 8012a34:	08012a47 	.word	0x08012a47
 8012a38:	08012a4d 	.word	0x08012a4d
 8012a3c:	08012a53 	.word	0x08012a53
    case HAL_OK :
      usb_status = USBH_OK;
 8012a40:	2300      	movs	r3, #0
 8012a42:	73fb      	strb	r3, [r7, #15]
    break;
 8012a44:	e00b      	b.n	8012a5e <USBH_LL_Stop+0x5a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8012a46:	2302      	movs	r3, #2
 8012a48:	73fb      	strb	r3, [r7, #15]
    break;
 8012a4a:	e008      	b.n	8012a5e <USBH_LL_Stop+0x5a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8012a4c:	2301      	movs	r3, #1
 8012a4e:	73fb      	strb	r3, [r7, #15]
    break;
 8012a50:	e005      	b.n	8012a5e <USBH_LL_Stop+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8012a52:	2302      	movs	r3, #2
 8012a54:	73fb      	strb	r3, [r7, #15]
    break;
 8012a56:	e002      	b.n	8012a5e <USBH_LL_Stop+0x5a>
    default :
      usb_status = USBH_FAIL;
 8012a58:	2302      	movs	r3, #2
 8012a5a:	73fb      	strb	r3, [r7, #15]
    break;
 8012a5c:	bf00      	nop
  }
  return usb_status;
 8012a5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8012a60:	4618      	mov	r0, r3
 8012a62:	3710      	adds	r7, #16
 8012a64:	46bd      	mov	sp, r7
 8012a66:	bd80      	pop	{r7, pc}

08012a68 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8012a68:	b580      	push	{r7, lr}
 8012a6a:	b084      	sub	sp, #16
 8012a6c:	af00      	add	r7, sp, #0
 8012a6e:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8012a70:	2301      	movs	r3, #1
 8012a72:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8012a74:	687b      	ldr	r3, [r7, #4]
 8012a76:	f8d3 33c0 	ldr.w	r3, [r3, #960]	; 0x3c0
 8012a7a:	4618      	mov	r0, r3
 8012a7c:	f7ef fcba 	bl	80023f4 <HAL_HCD_GetCurrentSpeed>
 8012a80:	4603      	mov	r3, r0
 8012a82:	2b01      	cmp	r3, #1
 8012a84:	d007      	beq.n	8012a96 <USBH_LL_GetSpeed+0x2e>
 8012a86:	2b01      	cmp	r3, #1
 8012a88:	d302      	bcc.n	8012a90 <USBH_LL_GetSpeed+0x28>
 8012a8a:	2b02      	cmp	r3, #2
 8012a8c:	d006      	beq.n	8012a9c <USBH_LL_GetSpeed+0x34>
 8012a8e:	e008      	b.n	8012aa2 <USBH_LL_GetSpeed+0x3a>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8012a90:	2300      	movs	r3, #0
 8012a92:	73fb      	strb	r3, [r7, #15]
    break;
 8012a94:	e008      	b.n	8012aa8 <USBH_LL_GetSpeed+0x40>

  case 1 :
    speed = USBH_SPEED_FULL;
 8012a96:	2301      	movs	r3, #1
 8012a98:	73fb      	strb	r3, [r7, #15]
    break;
 8012a9a:	e005      	b.n	8012aa8 <USBH_LL_GetSpeed+0x40>

  case 2 :
    speed = USBH_SPEED_LOW;
 8012a9c:	2302      	movs	r3, #2
 8012a9e:	73fb      	strb	r3, [r7, #15]
    break;
 8012aa0:	e002      	b.n	8012aa8 <USBH_LL_GetSpeed+0x40>

  default:
   speed = USBH_SPEED_FULL;
 8012aa2:	2301      	movs	r3, #1
 8012aa4:	73fb      	strb	r3, [r7, #15]
    break;
 8012aa6:	bf00      	nop
  }
  return  speed;
 8012aa8:	7bfb      	ldrb	r3, [r7, #15]
}
 8012aaa:	4618      	mov	r0, r3
 8012aac:	3710      	adds	r7, #16
 8012aae:	46bd      	mov	sp, r7
 8012ab0:	bd80      	pop	{r7, pc}
	...

08012ab4 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 8012ab4:	b580      	push	{r7, lr}
 8012ab6:	b084      	sub	sp, #16
 8012ab8:	af00      	add	r7, sp, #0
 8012aba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012abc:	2300      	movs	r3, #0
 8012abe:	73bb      	strb	r3, [r7, #14]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8012ac0:	2300      	movs	r3, #0
 8012ac2:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 8012ac4:	687b      	ldr	r3, [r7, #4]
 8012ac6:	f8d3 33c0 	ldr.w	r3, [r3, #960]	; 0x3c0
 8012aca:	4618      	mov	r0, r3
 8012acc:	f7ef fc4e 	bl	800236c <HAL_HCD_ResetPort>
 8012ad0:	4603      	mov	r3, r0
 8012ad2:	73bb      	strb	r3, [r7, #14]
  switch (hal_status) {
 8012ad4:	7bbb      	ldrb	r3, [r7, #14]
 8012ad6:	2b03      	cmp	r3, #3
 8012ad8:	d816      	bhi.n	8012b08 <USBH_LL_ResetPort+0x54>
 8012ada:	a201      	add	r2, pc, #4	; (adr r2, 8012ae0 <USBH_LL_ResetPort+0x2c>)
 8012adc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012ae0:	08012af1 	.word	0x08012af1
 8012ae4:	08012af7 	.word	0x08012af7
 8012ae8:	08012afd 	.word	0x08012afd
 8012aec:	08012b03 	.word	0x08012b03
    case HAL_OK :
      usb_status = USBH_OK;
 8012af0:	2300      	movs	r3, #0
 8012af2:	73fb      	strb	r3, [r7, #15]
    break;
 8012af4:	e00b      	b.n	8012b0e <USBH_LL_ResetPort+0x5a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8012af6:	2302      	movs	r3, #2
 8012af8:	73fb      	strb	r3, [r7, #15]
    break;
 8012afa:	e008      	b.n	8012b0e <USBH_LL_ResetPort+0x5a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8012afc:	2301      	movs	r3, #1
 8012afe:	73fb      	strb	r3, [r7, #15]
    break;
 8012b00:	e005      	b.n	8012b0e <USBH_LL_ResetPort+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8012b02:	2302      	movs	r3, #2
 8012b04:	73fb      	strb	r3, [r7, #15]
    break;
 8012b06:	e002      	b.n	8012b0e <USBH_LL_ResetPort+0x5a>
    default :
      usb_status = USBH_FAIL;
 8012b08:	2302      	movs	r3, #2
 8012b0a:	73fb      	strb	r3, [r7, #15]
    break;
 8012b0c:	bf00      	nop
  }
  return usb_status;
 8012b0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8012b10:	4618      	mov	r0, r3
 8012b12:	3710      	adds	r7, #16
 8012b14:	46bd      	mov	sp, r7
 8012b16:	bd80      	pop	{r7, pc}

08012b18 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8012b18:	b580      	push	{r7, lr}
 8012b1a:	b082      	sub	sp, #8
 8012b1c:	af00      	add	r7, sp, #0
 8012b1e:	6078      	str	r0, [r7, #4]
 8012b20:	460b      	mov	r3, r1
 8012b22:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8012b24:	687b      	ldr	r3, [r7, #4]
 8012b26:	f8d3 33c0 	ldr.w	r3, [r3, #960]	; 0x3c0
 8012b2a:	78fa      	ldrb	r2, [r7, #3]
 8012b2c:	4611      	mov	r1, r2
 8012b2e:	4618      	mov	r0, r3
 8012b30:	f7ef fc3e 	bl	80023b0 <HAL_HCD_HC_GetXferCount>
 8012b34:	4603      	mov	r3, r0
}
 8012b36:	4618      	mov	r0, r3
 8012b38:	3708      	adds	r7, #8
 8012b3a:	46bd      	mov	sp, r7
 8012b3c:	bd80      	pop	{r7, pc}
	...

08012b40 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8012b40:	b590      	push	{r4, r7, lr}
 8012b42:	b089      	sub	sp, #36	; 0x24
 8012b44:	af04      	add	r7, sp, #16
 8012b46:	6078      	str	r0, [r7, #4]
 8012b48:	4608      	mov	r0, r1
 8012b4a:	4611      	mov	r1, r2
 8012b4c:	461a      	mov	r2, r3
 8012b4e:	4603      	mov	r3, r0
 8012b50:	70fb      	strb	r3, [r7, #3]
 8012b52:	460b      	mov	r3, r1
 8012b54:	70bb      	strb	r3, [r7, #2]
 8012b56:	4613      	mov	r3, r2
 8012b58:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012b5a:	2300      	movs	r3, #0
 8012b5c:	73bb      	strb	r3, [r7, #14]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8012b5e:	2300      	movs	r3, #0
 8012b60:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 8012b62:	687b      	ldr	r3, [r7, #4]
 8012b64:	f8d3 03c0 	ldr.w	r0, [r3, #960]	; 0x3c0
 8012b68:	787c      	ldrb	r4, [r7, #1]
 8012b6a:	78ba      	ldrb	r2, [r7, #2]
 8012b6c:	78f9      	ldrb	r1, [r7, #3]
 8012b6e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8012b70:	9302      	str	r3, [sp, #8]
 8012b72:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8012b76:	9301      	str	r3, [sp, #4]
 8012b78:	f897 3020 	ldrb.w	r3, [r7, #32]
 8012b7c:	9300      	str	r3, [sp, #0]
 8012b7e:	4623      	mov	r3, r4
 8012b80:	f7ef f868 	bl	8001c54 <HAL_HCD_HC_Init>
 8012b84:	4603      	mov	r3, r0
 8012b86:	73bb      	strb	r3, [r7, #14]
                               dev_address, speed, ep_type, mps);

  switch (hal_status) {
 8012b88:	7bbb      	ldrb	r3, [r7, #14]
 8012b8a:	2b03      	cmp	r3, #3
 8012b8c:	d816      	bhi.n	8012bbc <USBH_LL_OpenPipe+0x7c>
 8012b8e:	a201      	add	r2, pc, #4	; (adr r2, 8012b94 <USBH_LL_OpenPipe+0x54>)
 8012b90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012b94:	08012ba5 	.word	0x08012ba5
 8012b98:	08012bab 	.word	0x08012bab
 8012b9c:	08012bb1 	.word	0x08012bb1
 8012ba0:	08012bb7 	.word	0x08012bb7
    case HAL_OK :
      usb_status = USBH_OK;
 8012ba4:	2300      	movs	r3, #0
 8012ba6:	73fb      	strb	r3, [r7, #15]
    break;
 8012ba8:	e00b      	b.n	8012bc2 <USBH_LL_OpenPipe+0x82>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8012baa:	2302      	movs	r3, #2
 8012bac:	73fb      	strb	r3, [r7, #15]
    break;
 8012bae:	e008      	b.n	8012bc2 <USBH_LL_OpenPipe+0x82>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8012bb0:	2301      	movs	r3, #1
 8012bb2:	73fb      	strb	r3, [r7, #15]
    break;
 8012bb4:	e005      	b.n	8012bc2 <USBH_LL_OpenPipe+0x82>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8012bb6:	2302      	movs	r3, #2
 8012bb8:	73fb      	strb	r3, [r7, #15]
    break;
 8012bba:	e002      	b.n	8012bc2 <USBH_LL_OpenPipe+0x82>
    default :
      usb_status = USBH_FAIL;
 8012bbc:	2302      	movs	r3, #2
 8012bbe:	73fb      	strb	r3, [r7, #15]
    break;
 8012bc0:	bf00      	nop
  }
  return usb_status;
 8012bc2:	7bfb      	ldrb	r3, [r7, #15]
}
 8012bc4:	4618      	mov	r0, r3
 8012bc6:	3714      	adds	r7, #20
 8012bc8:	46bd      	mov	sp, r7
 8012bca:	bd90      	pop	{r4, r7, pc}

08012bcc <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8012bcc:	b580      	push	{r7, lr}
 8012bce:	b084      	sub	sp, #16
 8012bd0:	af00      	add	r7, sp, #0
 8012bd2:	6078      	str	r0, [r7, #4]
 8012bd4:	460b      	mov	r3, r1
 8012bd6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012bd8:	2300      	movs	r3, #0
 8012bda:	73bb      	strb	r3, [r7, #14]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8012bdc:	2300      	movs	r3, #0
 8012bde:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 8012be0:	687b      	ldr	r3, [r7, #4]
 8012be2:	f8d3 33c0 	ldr.w	r3, [r3, #960]	; 0x3c0
 8012be6:	78fa      	ldrb	r2, [r7, #3]
 8012be8:	4611      	mov	r1, r2
 8012bea:	4618      	mov	r0, r3
 8012bec:	f7ef f8ba 	bl	8001d64 <HAL_HCD_HC_Halt>
 8012bf0:	4603      	mov	r3, r0
 8012bf2:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8012bf4:	7bbb      	ldrb	r3, [r7, #14]
 8012bf6:	2b03      	cmp	r3, #3
 8012bf8:	d816      	bhi.n	8012c28 <USBH_LL_ClosePipe+0x5c>
 8012bfa:	a201      	add	r2, pc, #4	; (adr r2, 8012c00 <USBH_LL_ClosePipe+0x34>)
 8012bfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012c00:	08012c11 	.word	0x08012c11
 8012c04:	08012c17 	.word	0x08012c17
 8012c08:	08012c1d 	.word	0x08012c1d
 8012c0c:	08012c23 	.word	0x08012c23
    case HAL_OK :
      usb_status = USBH_OK;
 8012c10:	2300      	movs	r3, #0
 8012c12:	73fb      	strb	r3, [r7, #15]
    break;
 8012c14:	e00b      	b.n	8012c2e <USBH_LL_ClosePipe+0x62>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8012c16:	2302      	movs	r3, #2
 8012c18:	73fb      	strb	r3, [r7, #15]
    break;
 8012c1a:	e008      	b.n	8012c2e <USBH_LL_ClosePipe+0x62>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8012c1c:	2301      	movs	r3, #1
 8012c1e:	73fb      	strb	r3, [r7, #15]
    break;
 8012c20:	e005      	b.n	8012c2e <USBH_LL_ClosePipe+0x62>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8012c22:	2302      	movs	r3, #2
 8012c24:	73fb      	strb	r3, [r7, #15]
    break;
 8012c26:	e002      	b.n	8012c2e <USBH_LL_ClosePipe+0x62>
    default :
      usb_status = USBH_FAIL;
 8012c28:	2302      	movs	r3, #2
 8012c2a:	73fb      	strb	r3, [r7, #15]
    break;
 8012c2c:	bf00      	nop
  }
  return usb_status;
 8012c2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8012c30:	4618      	mov	r0, r3
 8012c32:	3710      	adds	r7, #16
 8012c34:	46bd      	mov	sp, r7
 8012c36:	bd80      	pop	{r7, pc}

08012c38 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8012c38:	b590      	push	{r4, r7, lr}
 8012c3a:	b089      	sub	sp, #36	; 0x24
 8012c3c:	af04      	add	r7, sp, #16
 8012c3e:	6078      	str	r0, [r7, #4]
 8012c40:	4608      	mov	r0, r1
 8012c42:	4611      	mov	r1, r2
 8012c44:	461a      	mov	r2, r3
 8012c46:	4603      	mov	r3, r0
 8012c48:	70fb      	strb	r3, [r7, #3]
 8012c4a:	460b      	mov	r3, r1
 8012c4c:	70bb      	strb	r3, [r7, #2]
 8012c4e:	4613      	mov	r3, r2
 8012c50:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012c52:	2300      	movs	r3, #0
 8012c54:	73bb      	strb	r3, [r7, #14]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8012c56:	2300      	movs	r3, #0
 8012c58:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8012c5a:	687b      	ldr	r3, [r7, #4]
 8012c5c:	f8d3 03c0 	ldr.w	r0, [r3, #960]	; 0x3c0
 8012c60:	787c      	ldrb	r4, [r7, #1]
 8012c62:	78ba      	ldrb	r2, [r7, #2]
 8012c64:	78f9      	ldrb	r1, [r7, #3]
 8012c66:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8012c6a:	9303      	str	r3, [sp, #12]
 8012c6c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8012c6e:	9302      	str	r3, [sp, #8]
 8012c70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012c72:	9301      	str	r3, [sp, #4]
 8012c74:	f897 3020 	ldrb.w	r3, [r7, #32]
 8012c78:	9300      	str	r3, [sp, #0]
 8012c7a:	4623      	mov	r3, r4
 8012c7c:	f7ef f894 	bl	8001da8 <HAL_HCD_HC_SubmitRequest>
 8012c80:	4603      	mov	r3, r0
 8012c82:	73bb      	strb	r3, [r7, #14]
                                        ep_type, token, pbuff, length,
                                        do_ping);

  switch (hal_status) {
 8012c84:	7bbb      	ldrb	r3, [r7, #14]
 8012c86:	2b03      	cmp	r3, #3
 8012c88:	d816      	bhi.n	8012cb8 <USBH_LL_SubmitURB+0x80>
 8012c8a:	a201      	add	r2, pc, #4	; (adr r2, 8012c90 <USBH_LL_SubmitURB+0x58>)
 8012c8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012c90:	08012ca1 	.word	0x08012ca1
 8012c94:	08012ca7 	.word	0x08012ca7
 8012c98:	08012cad 	.word	0x08012cad
 8012c9c:	08012cb3 	.word	0x08012cb3
    case HAL_OK :
      usb_status = USBH_OK;
 8012ca0:	2300      	movs	r3, #0
 8012ca2:	73fb      	strb	r3, [r7, #15]
    break;
 8012ca4:	e00b      	b.n	8012cbe <USBH_LL_SubmitURB+0x86>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8012ca6:	2302      	movs	r3, #2
 8012ca8:	73fb      	strb	r3, [r7, #15]
    break;
 8012caa:	e008      	b.n	8012cbe <USBH_LL_SubmitURB+0x86>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8012cac:	2301      	movs	r3, #1
 8012cae:	73fb      	strb	r3, [r7, #15]
    break;
 8012cb0:	e005      	b.n	8012cbe <USBH_LL_SubmitURB+0x86>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8012cb2:	2302      	movs	r3, #2
 8012cb4:	73fb      	strb	r3, [r7, #15]
    break;
 8012cb6:	e002      	b.n	8012cbe <USBH_LL_SubmitURB+0x86>
    default :
      usb_status = USBH_FAIL;
 8012cb8:	2302      	movs	r3, #2
 8012cba:	73fb      	strb	r3, [r7, #15]
    break;
 8012cbc:	bf00      	nop
  }
  return usb_status;
 8012cbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8012cc0:	4618      	mov	r0, r3
 8012cc2:	3714      	adds	r7, #20
 8012cc4:	46bd      	mov	sp, r7
 8012cc6:	bd90      	pop	{r4, r7, pc}

08012cc8 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8012cc8:	b580      	push	{r7, lr}
 8012cca:	b082      	sub	sp, #8
 8012ccc:	af00      	add	r7, sp, #0
 8012cce:	6078      	str	r0, [r7, #4]
 8012cd0:	460b      	mov	r3, r1
 8012cd2:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8012cd4:	687b      	ldr	r3, [r7, #4]
 8012cd6:	f8d3 33c0 	ldr.w	r3, [r3, #960]	; 0x3c0
 8012cda:	78fa      	ldrb	r2, [r7, #3]
 8012cdc:	4611      	mov	r1, r2
 8012cde:	4618      	mov	r0, r3
 8012ce0:	f7ef fb52 	bl	8002388 <HAL_HCD_HC_GetURBState>
 8012ce4:	4603      	mov	r3, r0
}
 8012ce6:	4618      	mov	r0, r3
 8012ce8:	3708      	adds	r7, #8
 8012cea:	46bd      	mov	sp, r7
 8012cec:	bd80      	pop	{r7, pc}

08012cee <USBH_LL_DriverVBUS>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8012cee:	b580      	push	{r7, lr}
 8012cf0:	b082      	sub	sp, #8
 8012cf2:	af00      	add	r7, sp, #0
 8012cf4:	6078      	str	r0, [r7, #4]
 8012cf6:	460b      	mov	r3, r1
 8012cf8:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 8012cfa:	687b      	ldr	r3, [r7, #4]
 8012cfc:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8012d00:	2b01      	cmp	r3, #1
 8012d02:	d103      	bne.n	8012d0c <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 8012d04:	78fb      	ldrb	r3, [r7, #3]
 8012d06:	4618      	mov	r0, r3
 8012d08:	f000 f878 	bl	8012dfc <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */
 //HAL_GPIO_WritePin(EN_VBUS_GPIO_Port, EN_VBUS_Pin, (GPIO_PinState) state);
  /* USER CODE END 0*/

  HAL_Delay(200);
 8012d0c:	20c8      	movs	r0, #200	; 0xc8
 8012d0e:	f7ee f8c7 	bl	8000ea0 <HAL_Delay>
  return USBH_OK;
 8012d12:	2300      	movs	r3, #0
}
 8012d14:	4618      	mov	r0, r3
 8012d16:	3708      	adds	r7, #8
 8012d18:	46bd      	mov	sp, r7
 8012d1a:	bd80      	pop	{r7, pc}

08012d1c <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8012d1c:	b480      	push	{r7}
 8012d1e:	b085      	sub	sp, #20
 8012d20:	af00      	add	r7, sp, #0
 8012d22:	6078      	str	r0, [r7, #4]
 8012d24:	460b      	mov	r3, r1
 8012d26:	70fb      	strb	r3, [r7, #3]
 8012d28:	4613      	mov	r3, r2
 8012d2a:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8012d2c:	687b      	ldr	r3, [r7, #4]
 8012d2e:	f8d3 33c0 	ldr.w	r3, [r3, #960]	; 0x3c0
 8012d32:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8012d34:	78fa      	ldrb	r2, [r7, #3]
 8012d36:	68f9      	ldr	r1, [r7, #12]
 8012d38:	4613      	mov	r3, r2
 8012d3a:	009b      	lsls	r3, r3, #2
 8012d3c:	4413      	add	r3, r2
 8012d3e:	00db      	lsls	r3, r3, #3
 8012d40:	440b      	add	r3, r1
 8012d42:	3327      	adds	r3, #39	; 0x27
 8012d44:	781b      	ldrb	r3, [r3, #0]
 8012d46:	2b00      	cmp	r3, #0
 8012d48:	d00a      	beq.n	8012d60 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8012d4a:	78fa      	ldrb	r2, [r7, #3]
 8012d4c:	68f9      	ldr	r1, [r7, #12]
 8012d4e:	4613      	mov	r3, r2
 8012d50:	009b      	lsls	r3, r3, #2
 8012d52:	4413      	add	r3, r2
 8012d54:	00db      	lsls	r3, r3, #3
 8012d56:	440b      	add	r3, r1
 8012d58:	333c      	adds	r3, #60	; 0x3c
 8012d5a:	78ba      	ldrb	r2, [r7, #2]
 8012d5c:	701a      	strb	r2, [r3, #0]
 8012d5e:	e009      	b.n	8012d74 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8012d60:	78fa      	ldrb	r2, [r7, #3]
 8012d62:	68f9      	ldr	r1, [r7, #12]
 8012d64:	4613      	mov	r3, r2
 8012d66:	009b      	lsls	r3, r3, #2
 8012d68:	4413      	add	r3, r2
 8012d6a:	00db      	lsls	r3, r3, #3
 8012d6c:	440b      	add	r3, r1
 8012d6e:	333d      	adds	r3, #61	; 0x3d
 8012d70:	78ba      	ldrb	r2, [r7, #2]
 8012d72:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8012d74:	2300      	movs	r3, #0
}
 8012d76:	4618      	mov	r0, r3
 8012d78:	3714      	adds	r7, #20
 8012d7a:	46bd      	mov	sp, r7
 8012d7c:	bc80      	pop	{r7}
 8012d7e:	4770      	bx	lr

08012d80 <USBH_LL_GetToggle>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval toggle (0/1)
  */
uint8_t USBH_LL_GetToggle(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8012d80:	b480      	push	{r7}
 8012d82:	b085      	sub	sp, #20
 8012d84:	af00      	add	r7, sp, #0
 8012d86:	6078      	str	r0, [r7, #4]
 8012d88:	460b      	mov	r3, r1
 8012d8a:	70fb      	strb	r3, [r7, #3]
  uint8_t toggle = 0;
 8012d8c:	2300      	movs	r3, #0
 8012d8e:	73fb      	strb	r3, [r7, #15]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8012d90:	687b      	ldr	r3, [r7, #4]
 8012d92:	f8d3 33c0 	ldr.w	r3, [r3, #960]	; 0x3c0
 8012d96:	60bb      	str	r3, [r7, #8]

  if(pHandle->hc[pipe].ep_is_in)
 8012d98:	78fa      	ldrb	r2, [r7, #3]
 8012d9a:	68b9      	ldr	r1, [r7, #8]
 8012d9c:	4613      	mov	r3, r2
 8012d9e:	009b      	lsls	r3, r3, #2
 8012da0:	4413      	add	r3, r2
 8012da2:	00db      	lsls	r3, r3, #3
 8012da4:	440b      	add	r3, r1
 8012da6:	3327      	adds	r3, #39	; 0x27
 8012da8:	781b      	ldrb	r3, [r3, #0]
 8012daa:	2b00      	cmp	r3, #0
 8012dac:	d00a      	beq.n	8012dc4 <USBH_LL_GetToggle+0x44>
  {
    toggle = pHandle->hc[pipe].toggle_in;
 8012dae:	78fa      	ldrb	r2, [r7, #3]
 8012db0:	68b9      	ldr	r1, [r7, #8]
 8012db2:	4613      	mov	r3, r2
 8012db4:	009b      	lsls	r3, r3, #2
 8012db6:	4413      	add	r3, r2
 8012db8:	00db      	lsls	r3, r3, #3
 8012dba:	440b      	add	r3, r1
 8012dbc:	333c      	adds	r3, #60	; 0x3c
 8012dbe:	781b      	ldrb	r3, [r3, #0]
 8012dc0:	73fb      	strb	r3, [r7, #15]
 8012dc2:	e009      	b.n	8012dd8 <USBH_LL_GetToggle+0x58>
  }
  else
  {
    toggle = pHandle->hc[pipe].toggle_out;
 8012dc4:	78fa      	ldrb	r2, [r7, #3]
 8012dc6:	68b9      	ldr	r1, [r7, #8]
 8012dc8:	4613      	mov	r3, r2
 8012dca:	009b      	lsls	r3, r3, #2
 8012dcc:	4413      	add	r3, r2
 8012dce:	00db      	lsls	r3, r3, #3
 8012dd0:	440b      	add	r3, r1
 8012dd2:	333d      	adds	r3, #61	; 0x3d
 8012dd4:	781b      	ldrb	r3, [r3, #0]
 8012dd6:	73fb      	strb	r3, [r7, #15]
  }
  return toggle;
 8012dd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8012dda:	4618      	mov	r0, r3
 8012ddc:	3714      	adds	r7, #20
 8012dde:	46bd      	mov	sp, r7
 8012de0:	bc80      	pop	{r7}
 8012de2:	4770      	bx	lr

08012de4 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8012de4:	b580      	push	{r7, lr}
 8012de6:	b082      	sub	sp, #8
 8012de8:	af00      	add	r7, sp, #0
 8012dea:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8012dec:	6878      	ldr	r0, [r7, #4]
 8012dee:	f7ee f857 	bl	8000ea0 <HAL_Delay>
}
 8012df2:	bf00      	nop
 8012df4:	3708      	adds	r7, #8
 8012df6:	46bd      	mov	sp, r7
 8012df8:	bd80      	pop	{r7, pc}
	...

08012dfc <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 0 : VBUS Active
  *           - 1 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{ 
 8012dfc:	b580      	push	{r7, lr}
 8012dfe:	b084      	sub	sp, #16
 8012e00:	af00      	add	r7, sp, #0
 8012e02:	4603      	mov	r3, r0
 8012e04:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state; 
 8012e06:	79fb      	ldrb	r3, [r7, #7]
 8012e08:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 8012e0a:	79fb      	ldrb	r3, [r7, #7]
 8012e0c:	2b00      	cmp	r3, #0
 8012e0e:	d102      	bne.n	8012e16 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */ 	     
    data = GPIO_PIN_SET;
 8012e10:	2301      	movs	r3, #1
 8012e12:	73fb      	strb	r3, [r7, #15]
 8012e14:	e001      	b.n	8012e1a <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 8012e16:	2300      	movs	r3, #0
 8012e18:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_8,(GPIO_PinState)data);
 8012e1a:	7bfb      	ldrb	r3, [r7, #15]
 8012e1c:	461a      	mov	r2, r3
 8012e1e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8012e22:	4803      	ldr	r0, [pc, #12]	; (8012e30 <MX_DriverVbusFS+0x34>)
 8012e24:	f7ee fe97 	bl	8001b56 <HAL_GPIO_WritePin>
}
 8012e28:	bf00      	nop
 8012e2a:	3710      	adds	r7, #16
 8012e2c:	46bd      	mov	sp, r7
 8012e2e:	bd80      	pop	{r7, pc}
 8012e30:	40011000 	.word	0x40011000

08012e34 <archive_get_pack_offset>:
#include "archive.h"
#include "modbus_regmap.h"


ArchiveStatusTypedef archive_get_pack_offset(uint32_t * offset)
{
 8012e34:	b580      	push	{r7, lr}
 8012e36:	b082      	sub	sp, #8
 8012e38:	af00      	add	r7, sp, #0
 8012e3a:	6078      	str	r0, [r7, #4]
	eeprom_read_page(EEPROM1, 0x00, (uint8_t *)offset, sizeof(*offset));
 8012e3c:	2304      	movs	r3, #4
 8012e3e:	687a      	ldr	r2, [r7, #4]
 8012e40:	2100      	movs	r1, #0
 8012e42:	2000      	movs	r0, #0
 8012e44:	f000 f94e 	bl	80130e4 <eeprom_read_page>
	if (*offset == 0xFFFFFFFF)
 8012e48:	687b      	ldr	r3, [r7, #4]
 8012e4a:	681b      	ldr	r3, [r3, #0]
 8012e4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012e50:	d101      	bne.n	8012e56 <archive_get_pack_offset+0x22>
		return A_ERR;
 8012e52:	2301      	movs	r3, #1
 8012e54:	e000      	b.n	8012e58 <archive_get_pack_offset+0x24>
	return A_OK;
 8012e56:	2300      	movs	r3, #0
}
 8012e58:	4618      	mov	r0, r3
 8012e5a:	3708      	adds	r7, #8
 8012e5c:	46bd      	mov	sp, r7
 8012e5e:	bd80      	pop	{r7, pc}

08012e60 <archive_get_data>:
	eeprom_write_page(EEPROM1, offset, (uint8_t *) &arch_struct_t, sizeof(arch_struct_t));
	return A_OK;
}

ArchiveStatusTypedef archive_get_data(ArchiveStruct * arch_struct_t, uint32_t packno)
{
 8012e60:	b580      	push	{r7, lr}
 8012e62:	b084      	sub	sp, #16
 8012e64:	af00      	add	r7, sp, #0
 8012e66:	6078      	str	r0, [r7, #4]
 8012e68:	6039      	str	r1, [r7, #0]

	uint32_t offset = 0;
 8012e6a:	2300      	movs	r3, #0
 8012e6c:	60bb      	str	r3, [r7, #8]
	uint32_t addr = 0;
 8012e6e:	2300      	movs	r3, #0
 8012e70:	60fb      	str	r3, [r7, #12]
	uint32_t last_pack_no;
	archive_get_pack_offset(&offset);
 8012e72:	f107 0308 	add.w	r3, r7, #8
 8012e76:	4618      	mov	r0, r3
 8012e78:	f7ff ffdc 	bl	8012e34 <archive_get_pack_offset>
	addr = offset + (packno * sizeof(ArchiveStruct));
 8012e7c:	683a      	ldr	r2, [r7, #0]
 8012e7e:	4613      	mov	r3, r2
 8012e80:	005b      	lsls	r3, r3, #1
 8012e82:	4413      	add	r3, r2
 8012e84:	00db      	lsls	r3, r3, #3
 8012e86:	461a      	mov	r2, r3
 8012e88:	68bb      	ldr	r3, [r7, #8]
 8012e8a:	4413      	add	r3, r2
 8012e8c:	60fb      	str	r3, [r7, #12]
	if (addr > MAX_ADDRESS_VALUE)
 8012e8e:	68fb      	ldr	r3, [r7, #12]
 8012e90:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8012e94:	d908      	bls.n	8012ea8 <archive_get_data+0x48>
	{
		addr = PACKS_START_ADDRESS + (addr - MAX_ADDRESS_VALUE)/sizeof(ArchiveStruct);
 8012e96:	68fb      	ldr	r3, [r7, #12]
 8012e98:	f5a3 3300 	sub.w	r3, r3, #131072	; 0x20000
 8012e9c:	4a08      	ldr	r2, [pc, #32]	; (8012ec0 <archive_get_data+0x60>)
 8012e9e:	fba2 2303 	umull	r2, r3, r2, r3
 8012ea2:	091b      	lsrs	r3, r3, #4
 8012ea4:	3312      	adds	r3, #18
 8012ea6:	60fb      	str	r3, [r7, #12]
	}

	eeprom_read_page(EEPROM1, addr, (uint8_t *) arch_struct_t, sizeof(ArchiveStruct));
 8012ea8:	2318      	movs	r3, #24
 8012eaa:	687a      	ldr	r2, [r7, #4]
 8012eac:	68f9      	ldr	r1, [r7, #12]
 8012eae:	2000      	movs	r0, #0
 8012eb0:	f000 f918 	bl	80130e4 <eeprom_read_page>
	return A_OK;
 8012eb4:	2300      	movs	r3, #0
}
 8012eb6:	4618      	mov	r0, r3
 8012eb8:	3710      	adds	r7, #16
 8012eba:	46bd      	mov	sp, r7
 8012ebc:	bd80      	pop	{r7, pc}
 8012ebe:	bf00      	nop
 8012ec0:	aaaaaaab 	.word	0xaaaaaaab

08012ec4 <archive_read_settings>:
	return A_OK;

}

ArchiveStatusTypedef archive_read_settings()
{
 8012ec4:	b580      	push	{r7, lr}
 8012ec6:	b084      	sub	sp, #16
 8012ec8:	af00      	add	r7, sp, #0
	uint16_t settings[SETTINGS_SIZE_MODBUS_REGS];

	eeprom_read_page(EEPROM1, SETTINGS_ADDRESS, (uint8_t *) settings, sizeof(settings));
 8012eca:	463a      	mov	r2, r7
 8012ecc:	230e      	movs	r3, #14
 8012ece:	2104      	movs	r1, #4
 8012ed0:	2000      	movs	r0, #0
 8012ed2:	f000 f907 	bl	80130e4 <eeprom_read_page>

	hr_bn_ip_l        = settings[0];
 8012ed6:	883a      	ldrh	r2, [r7, #0]
 8012ed8:	4b0c      	ldr	r3, [pc, #48]	; (8012f0c <archive_read_settings+0x48>)
 8012eda:	801a      	strh	r2, [r3, #0]
	hr_bn_ip_h        = settings[1];
 8012edc:	887a      	ldrh	r2, [r7, #2]
 8012ede:	4b0c      	ldr	r3, [pc, #48]	; (8012f10 <archive_read_settings+0x4c>)
 8012ee0:	801a      	strh	r2, [r3, #0]
	hr_bn_ipgw_l      = settings[2];
 8012ee2:	88ba      	ldrh	r2, [r7, #4]
 8012ee4:	4b0b      	ldr	r3, [pc, #44]	; (8012f14 <archive_read_settings+0x50>)
 8012ee6:	801a      	strh	r2, [r3, #0]
	hr_bn_ipgw_h      = settings[3];
 8012ee8:	88fa      	ldrh	r2, [r7, #6]
 8012eea:	4b0b      	ldr	r3, [pc, #44]	; (8012f18 <archive_read_settings+0x54>)
 8012eec:	801a      	strh	r2, [r3, #0]
	hr_bn_ipdns_l     = settings[4];
 8012eee:	893a      	ldrh	r2, [r7, #8]
 8012ef0:	4b0a      	ldr	r3, [pc, #40]	; (8012f1c <archive_read_settings+0x58>)
 8012ef2:	801a      	strh	r2, [r3, #0]
	hr_bn_ipdns_h     = settings[5];
 8012ef4:	897a      	ldrh	r2, [r7, #10]
 8012ef6:	4b0a      	ldr	r3, [pc, #40]	; (8012f20 <archive_read_settings+0x5c>)
 8012ef8:	801a      	strh	r2, [r3, #0]
	hr_bn_modbus_addr = settings[6];
 8012efa:	89ba      	ldrh	r2, [r7, #12]
 8012efc:	4b09      	ldr	r3, [pc, #36]	; (8012f24 <archive_read_settings+0x60>)
 8012efe:	801a      	strh	r2, [r3, #0]
	return A_OK;
 8012f00:	2300      	movs	r3, #0
}
 8012f02:	4618      	mov	r0, r3
 8012f04:	3710      	adds	r7, #16
 8012f06:	46bd      	mov	sp, r7
 8012f08:	bd80      	pop	{r7, pc}
 8012f0a:	bf00      	nop
 8012f0c:	2000097c 	.word	0x2000097c
 8012f10:	2000097e 	.word	0x2000097e
 8012f14:	20000954 	.word	0x20000954
 8012f18:	20000982 	.word	0x20000982
 8012f1c:	20000932 	.word	0x20000932
 8012f20:	2000095a 	.word	0x2000095a
 8012f24:	20000956 	.word	0x20000956

08012f28 <s_eeprom_select>:
/**
 * Selects eeprom. Low is selected
 * @param fl EEPROM1, EEPROM2 or EEPROM_NONE
 */
static void s_eeprom_select(uint8_t fl)
{
 8012f28:	b580      	push	{r7, lr}
 8012f2a:	b082      	sub	sp, #8
 8012f2c:	af00      	add	r7, sp, #0
 8012f2e:	4603      	mov	r3, r0
 8012f30:	71fb      	strb	r3, [r7, #7]
	switch (fl){
 8012f32:	79fb      	ldrb	r3, [r7, #7]
 8012f34:	2b01      	cmp	r3, #1
 8012f36:	d00f      	beq.n	8012f58 <s_eeprom_select+0x30>
 8012f38:	2b02      	cmp	r3, #2
 8012f3a:	d018      	beq.n	8012f6e <s_eeprom_select+0x46>
 8012f3c:	2b00      	cmp	r3, #0
 8012f3e:	d000      	beq.n	8012f42 <s_eeprom_select+0x1a>
	case EEPROM_NONE:
		  HAL_GPIO_WritePin(CS_ROM0_GPIO_Port, CS_ROM0_Pin, GPIO_PIN_SET);
		  HAL_GPIO_WritePin(CS_ROM1_GPIO_Port, CS_ROM1_Pin, GPIO_PIN_SET);
		break;
	}
}
 8012f40:	e020      	b.n	8012f84 <s_eeprom_select+0x5c>
		  HAL_GPIO_WritePin(CS_ROM0_GPIO_Port, CS_ROM0_Pin, GPIO_PIN_RESET);
 8012f42:	2200      	movs	r2, #0
 8012f44:	2140      	movs	r1, #64	; 0x40
 8012f46:	4811      	ldr	r0, [pc, #68]	; (8012f8c <s_eeprom_select+0x64>)
 8012f48:	f7ee fe05 	bl	8001b56 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(CS_ROM1_GPIO_Port, CS_ROM1_Pin, GPIO_PIN_SET);
 8012f4c:	2201      	movs	r2, #1
 8012f4e:	2180      	movs	r1, #128	; 0x80
 8012f50:	480e      	ldr	r0, [pc, #56]	; (8012f8c <s_eeprom_select+0x64>)
 8012f52:	f7ee fe00 	bl	8001b56 <HAL_GPIO_WritePin>
		break;
 8012f56:	e015      	b.n	8012f84 <s_eeprom_select+0x5c>
		  HAL_GPIO_WritePin(CS_ROM0_GPIO_Port, CS_ROM0_Pin, GPIO_PIN_SET);
 8012f58:	2201      	movs	r2, #1
 8012f5a:	2140      	movs	r1, #64	; 0x40
 8012f5c:	480b      	ldr	r0, [pc, #44]	; (8012f8c <s_eeprom_select+0x64>)
 8012f5e:	f7ee fdfa 	bl	8001b56 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(CS_ROM1_GPIO_Port, CS_ROM1_Pin, GPIO_PIN_RESET);
 8012f62:	2200      	movs	r2, #0
 8012f64:	2180      	movs	r1, #128	; 0x80
 8012f66:	4809      	ldr	r0, [pc, #36]	; (8012f8c <s_eeprom_select+0x64>)
 8012f68:	f7ee fdf5 	bl	8001b56 <HAL_GPIO_WritePin>
		break;
 8012f6c:	e00a      	b.n	8012f84 <s_eeprom_select+0x5c>
		  HAL_GPIO_WritePin(CS_ROM0_GPIO_Port, CS_ROM0_Pin, GPIO_PIN_SET);
 8012f6e:	2201      	movs	r2, #1
 8012f70:	2140      	movs	r1, #64	; 0x40
 8012f72:	4806      	ldr	r0, [pc, #24]	; (8012f8c <s_eeprom_select+0x64>)
 8012f74:	f7ee fdef 	bl	8001b56 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(CS_ROM1_GPIO_Port, CS_ROM1_Pin, GPIO_PIN_SET);
 8012f78:	2201      	movs	r2, #1
 8012f7a:	2180      	movs	r1, #128	; 0x80
 8012f7c:	4803      	ldr	r0, [pc, #12]	; (8012f8c <s_eeprom_select+0x64>)
 8012f7e:	f7ee fdea 	bl	8001b56 <HAL_GPIO_WritePin>
		break;
 8012f82:	bf00      	nop
}
 8012f84:	bf00      	nop
 8012f86:	3708      	adds	r7, #8
 8012f88:	46bd      	mov	sp, r7
 8012f8a:	bd80      	pop	{r7, pc}
 8012f8c:	40011000 	.word	0x40011000

08012f90 <s_get_selected_eeprom>:

static uint8_t s_get_selected_eeprom()
{
 8012f90:	b590      	push	{r4, r7, lr}
 8012f92:	b083      	sub	sp, #12
 8012f94:	af00      	add	r7, sp, #0
	uint8_t sel;
	sel = (HAL_GPIO_ReadPin(CS_ROM0_GPIO_Port, CS_ROM0_Pin) | HAL_GPIO_ReadPin(CS_ROM1_GPIO_Port, CS_ROM1_Pin) << 1);
 8012f96:	2140      	movs	r1, #64	; 0x40
 8012f98:	4810      	ldr	r0, [pc, #64]	; (8012fdc <s_get_selected_eeprom+0x4c>)
 8012f9a:	f7ee fdc5 	bl	8001b28 <HAL_GPIO_ReadPin>
 8012f9e:	4603      	mov	r3, r0
 8012fa0:	b25c      	sxtb	r4, r3
 8012fa2:	2180      	movs	r1, #128	; 0x80
 8012fa4:	480d      	ldr	r0, [pc, #52]	; (8012fdc <s_get_selected_eeprom+0x4c>)
 8012fa6:	f7ee fdbf 	bl	8001b28 <HAL_GPIO_ReadPin>
 8012faa:	4603      	mov	r3, r0
 8012fac:	005b      	lsls	r3, r3, #1
 8012fae:	b25b      	sxtb	r3, r3
 8012fb0:	4323      	orrs	r3, r4
 8012fb2:	b25b      	sxtb	r3, r3
 8012fb4:	71fb      	strb	r3, [r7, #7]
	switch (sel)
 8012fb6:	79fb      	ldrb	r3, [r7, #7]
 8012fb8:	2b02      	cmp	r3, #2
 8012fba:	d006      	beq.n	8012fca <s_get_selected_eeprom+0x3a>
 8012fbc:	2b03      	cmp	r3, #3
 8012fbe:	d002      	beq.n	8012fc6 <s_get_selected_eeprom+0x36>
 8012fc0:	2b01      	cmp	r3, #1
 8012fc2:	d004      	beq.n	8012fce <s_get_selected_eeprom+0x3e>
 8012fc4:	e005      	b.n	8012fd2 <s_get_selected_eeprom+0x42>
	{
	case 0b11:
		return EEPROM_NONE;
 8012fc6:	2302      	movs	r3, #2
 8012fc8:	e004      	b.n	8012fd4 <s_get_selected_eeprom+0x44>
	case 0b10:
		return EEPROM2;
 8012fca:	2301      	movs	r3, #1
 8012fcc:	e002      	b.n	8012fd4 <s_get_selected_eeprom+0x44>
	case 0b01:
		return EEPROM1;
 8012fce:	2300      	movs	r3, #0
 8012fd0:	e000      	b.n	8012fd4 <s_get_selected_eeprom+0x44>
	default:
		return EEPROM_NONE;
 8012fd2:	2302      	movs	r3, #2
	}
}
 8012fd4:	4618      	mov	r0, r3
 8012fd6:	370c      	adds	r7, #12
 8012fd8:	46bd      	mov	sp, r7
 8012fda:	bd90      	pop	{r4, r7, pc}
 8012fdc:	40011000 	.word	0x40011000

08012fe0 <s_eeprom_timeout_handler>:

static void s_eeprom_timeout_handler()
{
 8012fe0:	b580      	push	{r7, lr}
 8012fe2:	af00      	add	r7, sp, #0
	switch(s_get_selected_eeprom())
 8012fe4:	f7ff ffd4 	bl	8012f90 <s_get_selected_eeprom>
 8012fe8:	4603      	mov	r3, r0
 8012fea:	2b00      	cmp	r3, #0
 8012fec:	d002      	beq.n	8012ff4 <s_eeprom_timeout_handler+0x14>
 8012fee:	2b01      	cmp	r3, #1
 8012ff0:	d008      	beq.n	8013004 <s_eeprom_timeout_handler+0x24>
 8012ff2:	e00f      	b.n	8013014 <s_eeprom_timeout_handler+0x34>
	{
	case EEPROM1:
		hr_bn_selfcheckout |= 1 << EEPROM1_ERR;
 8012ff4:	4b0f      	ldr	r3, [pc, #60]	; (8013034 <s_eeprom_timeout_handler+0x54>)
 8012ff6:	881b      	ldrh	r3, [r3, #0]
 8012ff8:	f043 0320 	orr.w	r3, r3, #32
 8012ffc:	b29a      	uxth	r2, r3
 8012ffe:	4b0d      	ldr	r3, [pc, #52]	; (8013034 <s_eeprom_timeout_handler+0x54>)
 8013000:	801a      	strh	r2, [r3, #0]
		return;
 8013002:	e016      	b.n	8013032 <s_eeprom_timeout_handler+0x52>
	case EEPROM2:
		hr_bn_selfcheckout |= 1 << EEPROM2_ERR;
 8013004:	4b0b      	ldr	r3, [pc, #44]	; (8013034 <s_eeprom_timeout_handler+0x54>)
 8013006:	881b      	ldrh	r3, [r3, #0]
 8013008:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801300c:	b29a      	uxth	r2, r3
 801300e:	4b09      	ldr	r3, [pc, #36]	; (8013034 <s_eeprom_timeout_handler+0x54>)
 8013010:	801a      	strh	r2, [r3, #0]
		return;
 8013012:	e00e      	b.n	8013032 <s_eeprom_timeout_handler+0x52>
	default:
		hr_bn_selfcheckout |= 1 << EEPROM1_ERR;
 8013014:	4b07      	ldr	r3, [pc, #28]	; (8013034 <s_eeprom_timeout_handler+0x54>)
 8013016:	881b      	ldrh	r3, [r3, #0]
 8013018:	f043 0320 	orr.w	r3, r3, #32
 801301c:	b29a      	uxth	r2, r3
 801301e:	4b05      	ldr	r3, [pc, #20]	; (8013034 <s_eeprom_timeout_handler+0x54>)
 8013020:	801a      	strh	r2, [r3, #0]
		hr_bn_selfcheckout |= 1 << EEPROM2_ERR;
 8013022:	4b04      	ldr	r3, [pc, #16]	; (8013034 <s_eeprom_timeout_handler+0x54>)
 8013024:	881b      	ldrh	r3, [r3, #0]
 8013026:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801302a:	b29a      	uxth	r2, r3
 801302c:	4b01      	ldr	r3, [pc, #4]	; (8013034 <s_eeprom_timeout_handler+0x54>)
 801302e:	801a      	strh	r2, [r3, #0]
		return;
 8013030:	bf00      	nop
	}
}
 8013032:	bd80      	pop	{r7, pc}
 8013034:	20000930 	.word	0x20000930

08013038 <s_eeprom_clear_timeout_error>:

static void s_eeprom_clear_timeout_error()
{
 8013038:	b580      	push	{r7, lr}
 801303a:	af00      	add	r7, sp, #0
	switch(s_get_selected_eeprom())
 801303c:	f7ff ffa8 	bl	8012f90 <s_get_selected_eeprom>
 8013040:	4603      	mov	r3, r0
 8013042:	2b00      	cmp	r3, #0
 8013044:	d002      	beq.n	801304c <s_eeprom_clear_timeout_error+0x14>
 8013046:	2b01      	cmp	r3, #1
 8013048:	d008      	beq.n	801305c <s_eeprom_clear_timeout_error+0x24>
 801304a:	e00f      	b.n	801306c <s_eeprom_clear_timeout_error+0x34>
	{
	case EEPROM1:
		hr_bn_selfcheckout &= ~(1 << EEPROM1_ERR);
 801304c:	4b0f      	ldr	r3, [pc, #60]	; (801308c <s_eeprom_clear_timeout_error+0x54>)
 801304e:	881b      	ldrh	r3, [r3, #0]
 8013050:	f023 0320 	bic.w	r3, r3, #32
 8013054:	b29a      	uxth	r2, r3
 8013056:	4b0d      	ldr	r3, [pc, #52]	; (801308c <s_eeprom_clear_timeout_error+0x54>)
 8013058:	801a      	strh	r2, [r3, #0]
		return;
 801305a:	e016      	b.n	801308a <s_eeprom_clear_timeout_error+0x52>
	case EEPROM2:
		hr_bn_selfcheckout &= ~(1 << EEPROM2_ERR);
 801305c:	4b0b      	ldr	r3, [pc, #44]	; (801308c <s_eeprom_clear_timeout_error+0x54>)
 801305e:	881b      	ldrh	r3, [r3, #0]
 8013060:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8013064:	b29a      	uxth	r2, r3
 8013066:	4b09      	ldr	r3, [pc, #36]	; (801308c <s_eeprom_clear_timeout_error+0x54>)
 8013068:	801a      	strh	r2, [r3, #0]
		return;
 801306a:	e00e      	b.n	801308a <s_eeprom_clear_timeout_error+0x52>
	default:
		hr_bn_selfcheckout &= ~(1 << EEPROM1_ERR);
 801306c:	4b07      	ldr	r3, [pc, #28]	; (801308c <s_eeprom_clear_timeout_error+0x54>)
 801306e:	881b      	ldrh	r3, [r3, #0]
 8013070:	f023 0320 	bic.w	r3, r3, #32
 8013074:	b29a      	uxth	r2, r3
 8013076:	4b05      	ldr	r3, [pc, #20]	; (801308c <s_eeprom_clear_timeout_error+0x54>)
 8013078:	801a      	strh	r2, [r3, #0]
		hr_bn_selfcheckout &= ~(1 << EEPROM2_ERR);
 801307a:	4b04      	ldr	r3, [pc, #16]	; (801308c <s_eeprom_clear_timeout_error+0x54>)
 801307c:	881b      	ldrh	r3, [r3, #0]
 801307e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8013082:	b29a      	uxth	r2, r3
 8013084:	4b01      	ldr	r3, [pc, #4]	; (801308c <s_eeprom_clear_timeout_error+0x54>)
 8013086:	801a      	strh	r2, [r3, #0]
		return;
 8013088:	bf00      	nop
	}
}
 801308a:	bd80      	pop	{r7, pc}
 801308c:	20000930 	.word	0x20000930

08013090 <s_eeprom_send_byte>:
 * Sends byte to SPI
 * @param byte byte to send
 * @return returns data in buffer DR
 */
static uint8_t s_eeprom_send_byte(uint8_t byte)
{
 8013090:	b580      	push	{r7, lr}
 8013092:	b086      	sub	sp, #24
 8013094:	af02      	add	r7, sp, #8
 8013096:	4603      	mov	r3, r0
 8013098:	71fb      	strb	r3, [r7, #7]
	uint8_t retbyte;
	HAL_StatusTypeDef state = HAL_OK;
 801309a:	2300      	movs	r3, #0
 801309c:	73fb      	strb	r3, [r7, #15]
	s_eeprom_clear_timeout_error();
 801309e:	f7ff ffcb 	bl	8013038 <s_eeprom_clear_timeout_error>
	state = HAL_SPI_TransmitReceive(&hspi3, &byte, &retbyte, 1, 0x1000);
 80130a2:	f107 020e 	add.w	r2, r7, #14
 80130a6:	1df9      	adds	r1, r7, #7
 80130a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80130ac:	9300      	str	r3, [sp, #0]
 80130ae:	2301      	movs	r3, #1
 80130b0:	4807      	ldr	r0, [pc, #28]	; (80130d0 <s_eeprom_send_byte+0x40>)
 80130b2:	f7f1 fed7 	bl	8004e64 <HAL_SPI_TransmitReceive>
 80130b6:	4603      	mov	r3, r0
 80130b8:	73fb      	strb	r3, [r7, #15]
	if (state != HAL_OK)
 80130ba:	7bfb      	ldrb	r3, [r7, #15]
 80130bc:	2b00      	cmp	r3, #0
 80130be:	d001      	beq.n	80130c4 <s_eeprom_send_byte+0x34>
		s_eeprom_timeout_handler();
 80130c0:	f7ff ff8e 	bl	8012fe0 <s_eeprom_timeout_handler>

	/*!< Return the byte read from the SPI bus */
	return retbyte;
 80130c4:	7bbb      	ldrb	r3, [r7, #14]
}
 80130c6:	4618      	mov	r0, r3
 80130c8:	3710      	adds	r7, #16
 80130ca:	46bd      	mov	sp, r7
 80130cc:	bd80      	pop	{r7, pc}
 80130ce:	bf00      	nop
 80130d0:	20000fec 	.word	0x20000fec

080130d4 <s_eeprom_read_byte>:
/**
 * Reads data. sends 0xFF and returns data from buffer
 * @return
 */
static uint8_t s_eeprom_read_byte()
{
 80130d4:	b580      	push	{r7, lr}
 80130d6:	af00      	add	r7, sp, #0
	return s_eeprom_send_byte(0xFF);
 80130d8:	20ff      	movs	r0, #255	; 0xff
 80130da:	f7ff ffd9 	bl	8013090 <s_eeprom_send_byte>
 80130de:	4603      	mov	r3, r0
}
 80130e0:	4618      	mov	r0, r3
 80130e2:	bd80      	pop	{r7, pc}

080130e4 <eeprom_read_page>:
 * @param addr address to read
 * @param buffer buffer where to read to
 * @param len length of buffer
 */
void eeprom_read_page(uint8_t fl, uint32_t addr, uint8_t * buffer, uint16_t len)
{
 80130e4:	b590      	push	{r4, r7, lr}
 80130e6:	b087      	sub	sp, #28
 80130e8:	af00      	add	r7, sp, #0
 80130ea:	60b9      	str	r1, [r7, #8]
 80130ec:	607a      	str	r2, [r7, #4]
 80130ee:	461a      	mov	r2, r3
 80130f0:	4603      	mov	r3, r0
 80130f2:	73fb      	strb	r3, [r7, #15]
 80130f4:	4613      	mov	r3, r2
 80130f6:	81bb      	strh	r3, [r7, #12]
	s_eeprom_select(fl);
 80130f8:	7bfb      	ldrb	r3, [r7, #15]
 80130fa:	4618      	mov	r0, r3
 80130fc:	f7ff ff14 	bl	8012f28 <s_eeprom_select>
	addr = (EEPROM_READ << 24) | (addr & 0x1FFFF);
 8013100:	68bb      	ldr	r3, [r7, #8]
 8013102:	f3c3 0310 	ubfx	r3, r3, #0, #17
 8013106:	f043 7340 	orr.w	r3, r3, #50331648	; 0x3000000
 801310a:	60bb      	str	r3, [r7, #8]

	s_eeprom_send_byte((uint8_t)((addr >> 24 ) & 0xFF));
 801310c:	68bb      	ldr	r3, [r7, #8]
 801310e:	0e1b      	lsrs	r3, r3, #24
 8013110:	b2db      	uxtb	r3, r3
 8013112:	4618      	mov	r0, r3
 8013114:	f7ff ffbc 	bl	8013090 <s_eeprom_send_byte>
	s_eeprom_send_byte((uint8_t)((addr >> 16 ) & 0xFF));
 8013118:	68bb      	ldr	r3, [r7, #8]
 801311a:	0c1b      	lsrs	r3, r3, #16
 801311c:	b2db      	uxtb	r3, r3
 801311e:	4618      	mov	r0, r3
 8013120:	f7ff ffb6 	bl	8013090 <s_eeprom_send_byte>
	s_eeprom_send_byte((uint8_t)((addr >> 8 ) & 0xFF));
 8013124:	68bb      	ldr	r3, [r7, #8]
 8013126:	0a1b      	lsrs	r3, r3, #8
 8013128:	b2db      	uxtb	r3, r3
 801312a:	4618      	mov	r0, r3
 801312c:	f7ff ffb0 	bl	8013090 <s_eeprom_send_byte>
	s_eeprom_send_byte((uint8_t)(addr & 0xFF));
 8013130:	68bb      	ldr	r3, [r7, #8]
 8013132:	b2db      	uxtb	r3, r3
 8013134:	4618      	mov	r0, r3
 8013136:	f7ff ffab 	bl	8013090 <s_eeprom_send_byte>

	for (uint16_t i = 0; i < len; i++)
 801313a:	2300      	movs	r3, #0
 801313c:	82fb      	strh	r3, [r7, #22]
 801313e:	e009      	b.n	8013154 <eeprom_read_page+0x70>
	{
		*(buffer + i) = s_eeprom_read_byte();
 8013140:	8afb      	ldrh	r3, [r7, #22]
 8013142:	687a      	ldr	r2, [r7, #4]
 8013144:	18d4      	adds	r4, r2, r3
 8013146:	f7ff ffc5 	bl	80130d4 <s_eeprom_read_byte>
 801314a:	4603      	mov	r3, r0
 801314c:	7023      	strb	r3, [r4, #0]
	for (uint16_t i = 0; i < len; i++)
 801314e:	8afb      	ldrh	r3, [r7, #22]
 8013150:	3301      	adds	r3, #1
 8013152:	82fb      	strh	r3, [r7, #22]
 8013154:	8afa      	ldrh	r2, [r7, #22]
 8013156:	89bb      	ldrh	r3, [r7, #12]
 8013158:	429a      	cmp	r2, r3
 801315a:	d3f1      	bcc.n	8013140 <eeprom_read_page+0x5c>
	}
	s_eeprom_select(EEPROM_NONE);
 801315c:	2002      	movs	r0, #2
 801315e:	f7ff fee3 	bl	8012f28 <s_eeprom_select>
	HAL_Delay(1);
 8013162:	2001      	movs	r0, #1
 8013164:	f7ed fe9c 	bl	8000ea0 <HAL_Delay>
}
 8013168:	bf00      	nop
 801316a:	371c      	adds	r7, #28
 801316c:	46bd      	mov	sp, r7
 801316e:	bd90      	pop	{r4, r7, pc}

08013170 <oled_cs_set>:

#include "lcd_oled.h"
#include "stm32f1xx_hal_conf.h"
#include "time.h"
static void oled_cs_set()
{
 8013170:	b580      	push	{r7, lr}
 8013172:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(OLED_CS_GPIO_Port, OLED_CS_Pin, GPIO_PIN_SET);
 8013174:	2201      	movs	r2, #1
 8013176:	f44f 7180 	mov.w	r1, #256	; 0x100
 801317a:	4802      	ldr	r0, [pc, #8]	; (8013184 <oled_cs_set+0x14>)
 801317c:	f7ee fceb 	bl	8001b56 <HAL_GPIO_WritePin>
}
 8013180:	bf00      	nop
 8013182:	bd80      	pop	{r7, pc}
 8013184:	40011800 	.word	0x40011800

08013188 <oled_cs_reset>:

static void oled_cs_reset()
{
 8013188:	b580      	push	{r7, lr}
 801318a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(OLED_CS_GPIO_Port, OLED_CS_Pin, GPIO_PIN_RESET);
 801318c:	2200      	movs	r2, #0
 801318e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8013192:	4802      	ldr	r0, [pc, #8]	; (801319c <oled_cs_reset+0x14>)
 8013194:	f7ee fcdf 	bl	8001b56 <HAL_GPIO_WritePin>
}
 8013198:	bf00      	nop
 801319a:	bd80      	pop	{r7, pc}
 801319c:	40011800 	.word	0x40011800

080131a0 <oled_scl_set>:

static void oled_scl_set()
{
 80131a0:	b580      	push	{r7, lr}
 80131a2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(OLED_SCK_GPIO_Port, OLED_SCK_Pin, GPIO_PIN_SET);
 80131a4:	2201      	movs	r2, #1
 80131a6:	2104      	movs	r1, #4
 80131a8:	4802      	ldr	r0, [pc, #8]	; (80131b4 <oled_scl_set+0x14>)
 80131aa:	f7ee fcd4 	bl	8001b56 <HAL_GPIO_WritePin>
}
 80131ae:	bf00      	nop
 80131b0:	bd80      	pop	{r7, pc}
 80131b2:	bf00      	nop
 80131b4:	40010c00 	.word	0x40010c00

080131b8 <oled_scl_reset>:

static void oled_scl_reset()
{
 80131b8:	b580      	push	{r7, lr}
 80131ba:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(OLED_SCK_GPIO_Port, OLED_SCK_Pin, GPIO_PIN_RESET);
 80131bc:	2200      	movs	r2, #0
 80131be:	2104      	movs	r1, #4
 80131c0:	4802      	ldr	r0, [pc, #8]	; (80131cc <oled_scl_reset+0x14>)
 80131c2:	f7ee fcc8 	bl	8001b56 <HAL_GPIO_WritePin>
}
 80131c6:	bf00      	nop
 80131c8:	bd80      	pop	{r7, pc}
 80131ca:	bf00      	nop
 80131cc:	40010c00 	.word	0x40010c00

080131d0 <oled_mosi_set>:

static void oled_mosi_set()
{
 80131d0:	b580      	push	{r7, lr}
 80131d2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(OLED_MOSI_GPIO_Port, OLED_MOSI_Pin, GPIO_PIN_SET);
 80131d4:	2201      	movs	r2, #1
 80131d6:	2101      	movs	r1, #1
 80131d8:	4802      	ldr	r0, [pc, #8]	; (80131e4 <oled_mosi_set+0x14>)
 80131da:	f7ee fcbc 	bl	8001b56 <HAL_GPIO_WritePin>
}
 80131de:	bf00      	nop
 80131e0:	bd80      	pop	{r7, pc}
 80131e2:	bf00      	nop
 80131e4:	40010c00 	.word	0x40010c00

080131e8 <oled_mosi_reset>:

static void oled_mosi_reset()
{
 80131e8:	b580      	push	{r7, lr}
 80131ea:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(OLED_MOSI_GPIO_Port, OLED_MOSI_Pin, GPIO_PIN_RESET);
 80131ec:	2200      	movs	r2, #0
 80131ee:	2101      	movs	r1, #1
 80131f0:	4802      	ldr	r0, [pc, #8]	; (80131fc <oled_mosi_reset+0x14>)
 80131f2:	f7ee fcb0 	bl	8001b56 <HAL_GPIO_WritePin>
}
 80131f6:	bf00      	nop
 80131f8:	bd80      	pop	{r7, pc}
 80131fa:	bf00      	nop
 80131fc:	40010c00 	.word	0x40010c00

08013200 <oled_send_cmd>:
	}
	return (d & 0x80);		//    

}

static void oled_send_cmd (uint8_t dat){ //   
 8013200:	b580      	push	{r7, lr}
 8013202:	b084      	sub	sp, #16
 8013204:	af00      	add	r7, sp, #0
 8013206:	4603      	mov	r3, r0
 8013208:	71fb      	strb	r3, [r7, #7]
	// 
	uint16_t data=dat;      //RS=0 RW=0       
 801320a:	79fb      	ldrb	r3, [r7, #7]
 801320c:	81fb      	strh	r3, [r7, #14]

	//oled_wait();

	oled_scl_set();          //SCL=1   
 801320e:	f7ff ffc7 	bl	80131a0 <oled_scl_set>
	oled_mosi_reset();          //SDI=1
 8013212:	f7ff ffe9 	bl	80131e8 <oled_mosi_reset>
	oled_cs_reset();           //CS=0   ( )
 8013216:	f7ff ffb7 	bl	8013188 <oled_cs_reset>

	for (uint8_t i = 0; i < 10; i++){      //  10 ( 10 )
 801321a:	2300      	movs	r3, #0
 801321c:	737b      	strb	r3, [r7, #13]
 801321e:	e013      	b.n	8013248 <oled_send_cmd+0x48>
		oled_scl_reset();      //SCL=1        
 8013220:	f7ff ffca 	bl	80131b8 <oled_scl_reset>

		if (data & 0x200)
 8013224:	89fb      	ldrh	r3, [r7, #14]
 8013226:	f403 7300 	and.w	r3, r3, #512	; 0x200
 801322a:	2b00      	cmp	r3, #0
 801322c:	d002      	beq.n	8013234 <oled_send_cmd+0x34>
			oled_mosi_set();//     SDI=1
 801322e:	f7ff ffcf 	bl	80131d0 <oled_mosi_set>
 8013232:	e001      	b.n	8013238 <oled_send_cmd+0x38>
		else
			oled_mosi_reset();      //   SDI=0
 8013234:	f7ff ffd8 	bl	80131e8 <oled_mosi_reset>
		//		HAL_Delay(1);

		data<<=1;     // 
 8013238:	89fb      	ldrh	r3, [r7, #14]
 801323a:	005b      	lsls	r3, r3, #1
 801323c:	81fb      	strh	r3, [r7, #14]
		oled_scl_set();      //SCL=0  .
 801323e:	f7ff ffaf 	bl	80131a0 <oled_scl_set>
	for (uint8_t i = 0; i < 10; i++){      //  10 ( 10 )
 8013242:	7b7b      	ldrb	r3, [r7, #13]
 8013244:	3301      	adds	r3, #1
 8013246:	737b      	strb	r3, [r7, #13]
 8013248:	7b7b      	ldrb	r3, [r7, #13]
 801324a:	2b09      	cmp	r3, #9
 801324c:	d9e8      	bls.n	8013220 <oled_send_cmd+0x20>
		//		HAL_Delay(1);
	}
	oled_cs_set();           //CS=1         
 801324e:	f7ff ff8f 	bl	8013170 <oled_cs_set>
	HAL_Delay(1);
 8013252:	2001      	movs	r0, #1
 8013254:	f7ed fe24 	bl	8000ea0 <HAL_Delay>
}
 8013258:	bf00      	nop
 801325a:	3710      	adds	r7, #16
 801325c:	46bd      	mov	sp, r7
 801325e:	bd80      	pop	{r7, pc}

08013260 <oled_send_data>:

static void oled_send_data (uint8_t ch)
{
 8013260:	b580      	push	{r7, lr}
 8013262:	b084      	sub	sp, #16
 8013264:	af00      	add	r7, sp, #0
 8013266:	4603      	mov	r3, r0
 8013268:	71fb      	strb	r3, [r7, #7]

	uint16_t data=0x200 | ch;	//   RS=1
 801326a:	79fb      	ldrb	r3, [r7, #7]
 801326c:	b29b      	uxth	r3, r3
 801326e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8013272:	81fb      	strh	r3, [r7, #14]
	//oled_wait();
	oled_scl_set();			//SCL=1   
 8013274:	f7ff ff94 	bl	80131a0 <oled_scl_set>
	oled_mosi_reset();			//SDI=1
 8013278:	f7ff ffb6 	bl	80131e8 <oled_mosi_reset>
	oled_cs_reset();			//CS=0   ( )
 801327c:	f7ff ff84 	bl	8013188 <oled_cs_reset>
	for (int i = 0; i < 10; i++){		//  10 ( 10 )
 8013280:	2300      	movs	r3, #0
 8013282:	60bb      	str	r3, [r7, #8]
 8013284:	e013      	b.n	80132ae <oled_send_data+0x4e>
		oled_scl_reset();		//SCL=0  .
 8013286:	f7ff ff97 	bl	80131b8 <oled_scl_reset>
		if (data & 0x200)
 801328a:	89fb      	ldrh	r3, [r7, #14]
 801328c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8013290:	2b00      	cmp	r3, #0
 8013292:	d002      	beq.n	801329a <oled_send_data+0x3a>
			oled_mosi_set();//     SDI=1
 8013294:	f7ff ff9c 	bl	80131d0 <oled_mosi_set>
 8013298:	e001      	b.n	801329e <oled_send_data+0x3e>
		else
			oled_mosi_reset();		//   SDI=0
 801329a:	f7ff ffa5 	bl	80131e8 <oled_mosi_reset>

		data<<=1;		// 
 801329e:	89fb      	ldrh	r3, [r7, #14]
 80132a0:	005b      	lsls	r3, r3, #1
 80132a2:	81fb      	strh	r3, [r7, #14]
		//		HAL_Delay(1);
		oled_scl_set();		//SCL=1        
 80132a4:	f7ff ff7c 	bl	80131a0 <oled_scl_set>
	for (int i = 0; i < 10; i++){		//  10 ( 10 )
 80132a8:	68bb      	ldr	r3, [r7, #8]
 80132aa:	3301      	adds	r3, #1
 80132ac:	60bb      	str	r3, [r7, #8]
 80132ae:	68bb      	ldr	r3, [r7, #8]
 80132b0:	2b09      	cmp	r3, #9
 80132b2:	dde8      	ble.n	8013286 <oled_send_data+0x26>
		//	HAL_Delay(1);



	}
	oled_cs_set();    			//CS=1         
 80132b4:	f7ff ff5c 	bl	8013170 <oled_cs_set>
	HAL_Delay(1);
 80132b8:	2001      	movs	r0, #1
 80132ba:	f7ed fdf1 	bl	8000ea0 <HAL_Delay>
}
 80132be:	bf00      	nop
 80132c0:	3710      	adds	r7, #16
 80132c2:	46bd      	mov	sp, r7
 80132c4:	bd80      	pop	{r7, pc}

080132c6 <oled_lcd_init>:


void oled_lcd_init()
{
 80132c6:	b580      	push	{r7, lr}
 80132c8:	af00      	add	r7, sp, #0

	oled_cs_set();
 80132ca:	f7ff ff51 	bl	8013170 <oled_cs_set>
	oled_scl_set();
 80132ce:	f7ff ff67 	bl	80131a0 <oled_scl_set>
	oled_mosi_set();
 80132d2:	f7ff ff7d 	bl	80131d0 <oled_mosi_set>

	oled_send_cmd(0x01);
 80132d6:	2001      	movs	r0, #1
 80132d8:	f7ff ff92 	bl	8013200 <oled_send_cmd>
	oled_send_cmd(0x3A);
 80132dc:	203a      	movs	r0, #58	; 0x3a
 80132de:	f7ff ff8f 	bl	8013200 <oled_send_cmd>
	oled_send_cmd(0x01);
 80132e2:	2001      	movs	r0, #1
 80132e4:	f7ff ff8c 	bl	8013200 <oled_send_cmd>
	oled_send_cmd(0x0C);
 80132e8:	200c      	movs	r0, #12
 80132ea:	f7ff ff89 	bl	8013200 <oled_send_cmd>
	oled_send_cmd(0x06);
 80132ee:	2006      	movs	r0, #6
 80132f0:	f7ff ff86 	bl	8013200 <oled_send_cmd>
	oled_send_cmd(0x17);
 80132f4:	2017      	movs	r0, #23
 80132f6:	f7ff ff83 	bl	8013200 <oled_send_cmd>
	oled_send_cmd(0x14);
 80132fa:	2014      	movs	r0, #20
 80132fc:	f7ff ff80 	bl	8013200 <oled_send_cmd>


}
 8013300:	bf00      	nop
 8013302:	bd80      	pop	{r7, pc}

08013304 <oled_print_upper>:

void oled_print_upper(const char * buff, uint8_t len)
{
 8013304:	b580      	push	{r7, lr}
 8013306:	b084      	sub	sp, #16
 8013308:	af00      	add	r7, sp, #0
 801330a:	6078      	str	r0, [r7, #4]
 801330c:	460b      	mov	r3, r1
 801330e:	70fb      	strb	r3, [r7, #3]

	oled_send_cmd(0x80);
 8013310:	2080      	movs	r0, #128	; 0x80
 8013312:	f7ff ff75 	bl	8013200 <oled_send_cmd>
	if (len > 16)
 8013316:	78fb      	ldrb	r3, [r7, #3]
 8013318:	2b10      	cmp	r3, #16
 801331a:	d901      	bls.n	8013320 <oled_print_upper+0x1c>
		len = 16;
 801331c:	2310      	movs	r3, #16
 801331e:	70fb      	strb	r3, [r7, #3]

	for(uint8_t i = 0; i < len; i++)
 8013320:	2300      	movs	r3, #0
 8013322:	73fb      	strb	r3, [r7, #15]
 8013324:	e009      	b.n	801333a <oled_print_upper+0x36>
	{

		oled_send_data(*buff++);
 8013326:	687b      	ldr	r3, [r7, #4]
 8013328:	1c5a      	adds	r2, r3, #1
 801332a:	607a      	str	r2, [r7, #4]
 801332c:	781b      	ldrb	r3, [r3, #0]
 801332e:	4618      	mov	r0, r3
 8013330:	f7ff ff96 	bl	8013260 <oled_send_data>
	for(uint8_t i = 0; i < len; i++)
 8013334:	7bfb      	ldrb	r3, [r7, #15]
 8013336:	3301      	adds	r3, #1
 8013338:	73fb      	strb	r3, [r7, #15]
 801333a:	7bfa      	ldrb	r2, [r7, #15]
 801333c:	78fb      	ldrb	r3, [r7, #3]
 801333e:	429a      	cmp	r2, r3
 8013340:	d3f1      	bcc.n	8013326 <oled_print_upper+0x22>
	}
	if (len < 16)
 8013342:	78fb      	ldrb	r3, [r7, #3]
 8013344:	2b0f      	cmp	r3, #15
 8013346:	d80e      	bhi.n	8013366 <oled_print_upper+0x62>
	{
		for (uint8_t i = 0; i < 16 - len; i++)
 8013348:	2300      	movs	r3, #0
 801334a:	73bb      	strb	r3, [r7, #14]
 801334c:	e005      	b.n	801335a <oled_print_upper+0x56>
			oled_send_data(' ');
 801334e:	2020      	movs	r0, #32
 8013350:	f7ff ff86 	bl	8013260 <oled_send_data>
		for (uint8_t i = 0; i < 16 - len; i++)
 8013354:	7bbb      	ldrb	r3, [r7, #14]
 8013356:	3301      	adds	r3, #1
 8013358:	73bb      	strb	r3, [r7, #14]
 801335a:	7bba      	ldrb	r2, [r7, #14]
 801335c:	78fb      	ldrb	r3, [r7, #3]
 801335e:	f1c3 0310 	rsb	r3, r3, #16
 8013362:	429a      	cmp	r2, r3
 8013364:	dbf3      	blt.n	801334e <oled_print_upper+0x4a>
	}
}
 8013366:	bf00      	nop
 8013368:	3710      	adds	r7, #16
 801336a:	46bd      	mov	sp, r7
 801336c:	bd80      	pop	{r7, pc}
	...

08013370 <oled_print_lower_and_time>:

void oled_print_lower_and_time(char * buff, uint8_t len)
{
 8013370:	b580      	push	{r7, lr}
 8013372:	b086      	sub	sp, #24
 8013374:	af00      	add	r7, sp, #0
 8013376:	6078      	str	r0, [r7, #4]
 8013378:	460b      	mov	r3, r1
 801337a:	70fb      	strb	r3, [r7, #3]
	RTC_TimeTypeDef rtc_td;
	char buffer[5];
	HAL_RTC_GetTime(&hrtc, &rtc_td, RTC_FORMAT_BIN);
 801337c:	f107 0310 	add.w	r3, r7, #16
 8013380:	2200      	movs	r2, #0
 8013382:	4619      	mov	r1, r3
 8013384:	4827      	ldr	r0, [pc, #156]	; (8013424 <oled_print_lower_and_time+0xb4>)
 8013386:	f7f1 f8ab 	bl	80044e0 <HAL_RTC_GetTime>

	oled_send_cmd(0xC0);
 801338a:	20c0      	movs	r0, #192	; 0xc0
 801338c:	f7ff ff38 	bl	8013200 <oled_send_cmd>

	if (len > 11)
 8013390:	78fb      	ldrb	r3, [r7, #3]
 8013392:	2b0b      	cmp	r3, #11
 8013394:	d901      	bls.n	801339a <oled_print_lower_and_time+0x2a>
		len = 11;
 8013396:	230b      	movs	r3, #11
 8013398:	70fb      	strb	r3, [r7, #3]
	for(uint8_t i = 0; i < len; i++)
 801339a:	2300      	movs	r3, #0
 801339c:	75fb      	strb	r3, [r7, #23]
 801339e:	e009      	b.n	80133b4 <oled_print_lower_and_time+0x44>
	{
		oled_send_data(*buff++);
 80133a0:	687b      	ldr	r3, [r7, #4]
 80133a2:	1c5a      	adds	r2, r3, #1
 80133a4:	607a      	str	r2, [r7, #4]
 80133a6:	781b      	ldrb	r3, [r3, #0]
 80133a8:	4618      	mov	r0, r3
 80133aa:	f7ff ff59 	bl	8013260 <oled_send_data>
	for(uint8_t i = 0; i < len; i++)
 80133ae:	7dfb      	ldrb	r3, [r7, #23]
 80133b0:	3301      	adds	r3, #1
 80133b2:	75fb      	strb	r3, [r7, #23]
 80133b4:	7dfa      	ldrb	r2, [r7, #23]
 80133b6:	78fb      	ldrb	r3, [r7, #3]
 80133b8:	429a      	cmp	r2, r3
 80133ba:	d3f1      	bcc.n	80133a0 <oled_print_lower_and_time+0x30>
	}

	if (len < 11)
 80133bc:	78fb      	ldrb	r3, [r7, #3]
 80133be:	2b0a      	cmp	r3, #10
 80133c0:	d80e      	bhi.n	80133e0 <oled_print_lower_and_time+0x70>
	{
		for (uint8_t i = 0; i < 11 - len; i++)
 80133c2:	2300      	movs	r3, #0
 80133c4:	75bb      	strb	r3, [r7, #22]
 80133c6:	e005      	b.n	80133d4 <oled_print_lower_and_time+0x64>
			oled_send_data(' ');
 80133c8:	2020      	movs	r0, #32
 80133ca:	f7ff ff49 	bl	8013260 <oled_send_data>
		for (uint8_t i = 0; i < 11 - len; i++)
 80133ce:	7dbb      	ldrb	r3, [r7, #22]
 80133d0:	3301      	adds	r3, #1
 80133d2:	75bb      	strb	r3, [r7, #22]
 80133d4:	7dba      	ldrb	r2, [r7, #22]
 80133d6:	78fb      	ldrb	r3, [r7, #3]
 80133d8:	f1c3 030b 	rsb	r3, r3, #11
 80133dc:	429a      	cmp	r2, r3
 80133de:	dbf3      	blt.n	80133c8 <oled_print_lower_and_time+0x58>
	}
	oled_send_cmd(0xC0 + 11);
 80133e0:	20cb      	movs	r0, #203	; 0xcb
 80133e2:	f7ff ff0d 	bl	8013200 <oled_send_cmd>
	sprintf(&buffer,"%02u:%02u", rtc_td.Hours, rtc_td.Minutes);
 80133e6:	7c3b      	ldrb	r3, [r7, #16]
 80133e8:	461a      	mov	r2, r3
 80133ea:	7c7b      	ldrb	r3, [r7, #17]
 80133ec:	f107 0008 	add.w	r0, r7, #8
 80133f0:	490d      	ldr	r1, [pc, #52]	; (8013428 <oled_print_lower_and_time+0xb8>)
 80133f2:	f001 fa41 	bl	8014878 <siprintf>
	for(uint8_t i = 0; i < sizeof(buffer); i++)
 80133f6:	2300      	movs	r3, #0
 80133f8:	757b      	strb	r3, [r7, #21]
 80133fa:	e00b      	b.n	8013414 <oled_print_lower_and_time+0xa4>
	{
		oled_send_data(buffer[i]);
 80133fc:	7d7b      	ldrb	r3, [r7, #21]
 80133fe:	f107 0218 	add.w	r2, r7, #24
 8013402:	4413      	add	r3, r2
 8013404:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8013408:	4618      	mov	r0, r3
 801340a:	f7ff ff29 	bl	8013260 <oled_send_data>
	for(uint8_t i = 0; i < sizeof(buffer); i++)
 801340e:	7d7b      	ldrb	r3, [r7, #21]
 8013410:	3301      	adds	r3, #1
 8013412:	757b      	strb	r3, [r7, #21]
 8013414:	7d7b      	ldrb	r3, [r7, #21]
 8013416:	2b04      	cmp	r3, #4
 8013418:	d9f0      	bls.n	80133fc <oled_print_lower_and_time+0x8c>
	}

}
 801341a:	bf00      	nop
 801341c:	3718      	adds	r7, #24
 801341e:	46bd      	mov	sp, r7
 8013420:	bd80      	pop	{r7, pc}
 8013422:	bf00      	nop
 8013424:	200010f8 	.word	0x200010f8
 8013428:	08017148 	.word	0x08017148

0801342c <oled_print_lower>:

void oled_print_lower(char * buff, uint8_t len)
{
 801342c:	b580      	push	{r7, lr}
 801342e:	b084      	sub	sp, #16
 8013430:	af00      	add	r7, sp, #0
 8013432:	6078      	str	r0, [r7, #4]
 8013434:	460b      	mov	r3, r1
 8013436:	70fb      	strb	r3, [r7, #3]
	oled_send_cmd(0xC0);
 8013438:	20c0      	movs	r0, #192	; 0xc0
 801343a:	f7ff fee1 	bl	8013200 <oled_send_cmd>
	//oled_send_cmd(0x41);
	if (len > 16)
 801343e:	78fb      	ldrb	r3, [r7, #3]
 8013440:	2b10      	cmp	r3, #16
 8013442:	d901      	bls.n	8013448 <oled_print_lower+0x1c>
		len = 16;
 8013444:	2310      	movs	r3, #16
 8013446:	70fb      	strb	r3, [r7, #3]
	for(uint8_t i = 0; i < len; i++)
 8013448:	2300      	movs	r3, #0
 801344a:	73fb      	strb	r3, [r7, #15]
 801344c:	e009      	b.n	8013462 <oled_print_lower+0x36>
	{
		oled_send_data(*buff++);
 801344e:	687b      	ldr	r3, [r7, #4]
 8013450:	1c5a      	adds	r2, r3, #1
 8013452:	607a      	str	r2, [r7, #4]
 8013454:	781b      	ldrb	r3, [r3, #0]
 8013456:	4618      	mov	r0, r3
 8013458:	f7ff ff02 	bl	8013260 <oled_send_data>
	for(uint8_t i = 0; i < len; i++)
 801345c:	7bfb      	ldrb	r3, [r7, #15]
 801345e:	3301      	adds	r3, #1
 8013460:	73fb      	strb	r3, [r7, #15]
 8013462:	7bfa      	ldrb	r2, [r7, #15]
 8013464:	78fb      	ldrb	r3, [r7, #3]
 8013466:	429a      	cmp	r2, r3
 8013468:	d3f1      	bcc.n	801344e <oled_print_lower+0x22>
	}

}
 801346a:	bf00      	nop
 801346c:	3710      	adds	r7, #16
 801346e:	46bd      	mov	sp, r7
 8013470:	bd80      	pop	{r7, pc}

08013472 <oled_clr_all>:
		oled_send_data(' ');
	}
}

void oled_clr_all()
{
 8013472:	b580      	push	{r7, lr}
 8013474:	af00      	add	r7, sp, #0
	oled_send_cmd(0x01);
 8013476:	2001      	movs	r0, #1
 8013478:	f7ff fec2 	bl	8013200 <oled_send_cmd>
}
 801347c:	bf00      	nop
 801347e:	bd80      	pop	{r7, pc}

08013480 <nss_interrupt_handler>:
{
	HAL_SPI_Receive_DMA(&hspi2, (uint8_t*) &bp_struct, sizeof(bp_struct));
}

void nss_interrupt_handler()
{
 8013480:	b580      	push	{r7, lr}
 8013482:	af00      	add	r7, sp, #0
	HAL_SPI_DMAStop(&hspi2);
 8013484:	4804      	ldr	r0, [pc, #16]	; (8013498 <nss_interrupt_handler+0x18>)
 8013486:	f7f2 f825 	bl	80054d4 <HAL_SPI_DMAStop>
	HAL_SPI_Receive_DMA(&hspi2,  (uint8_t*) &bp_struct, sizeof(bp_struct));
 801348a:	2230      	movs	r2, #48	; 0x30
 801348c:	4903      	ldr	r1, [pc, #12]	; (801349c <nss_interrupt_handler+0x1c>)
 801348e:	4802      	ldr	r0, [pc, #8]	; (8013498 <nss_interrupt_handler+0x18>)
 8013490:	f7f1 fe88 	bl	80051a4 <HAL_SPI_Receive_DMA>
}
 8013494:	bf00      	nop
 8013496:	bd80      	pop	{r7, pc}
 8013498:	20000e68 	.word	0x20000e68
 801349c:	200010c8 	.word	0x200010c8

080134a0 <spi_comm_dma_irq_handler>:

void spi_comm_dma_irq_handler()
{
 80134a0:	b580      	push	{r7, lr}
 80134a2:	af00      	add	r7, sp, #0
	static uint16_t pack_no = 0;
//if /dma transfer complete
	//HAL_SPI_Receive_DMA(&hspi2, (uintptr) bp_struct, sizeof(bp_struct));
	if (bp_struct.succ_packs_cnt != pack_no)
 80134a4:	4b07      	ldr	r3, [pc, #28]	; (80134c4 <spi_comm_dma_irq_handler+0x24>)
 80134a6:	691b      	ldr	r3, [r3, #16]
 80134a8:	4a07      	ldr	r2, [pc, #28]	; (80134c8 <spi_comm_dma_irq_handler+0x28>)
 80134aa:	8812      	ldrh	r2, [r2, #0]
 80134ac:	4293      	cmp	r3, r2
 80134ae:	d004      	beq.n	80134ba <spi_comm_dma_irq_handler+0x1a>
	{
		pack_no = bp_struct.succ_packs_cnt;
 80134b0:	4b04      	ldr	r3, [pc, #16]	; (80134c4 <spi_comm_dma_irq_handler+0x24>)
 80134b2:	691b      	ldr	r3, [r3, #16]
 80134b4:	b29a      	uxth	r2, r3
 80134b6:	4b04      	ldr	r3, [pc, #16]	; (80134c8 <spi_comm_dma_irq_handler+0x28>)
 80134b8:	801a      	strh	r2, [r3, #0]
		//write archive;
	}
	shv_modbus_fill_parameters_from_spi();
 80134ba:	f7fd fe5d 	bl	8011178 <shv_modbus_fill_parameters_from_spi>

}
 80134be:	bf00      	nop
 80134c0:	bd80      	pop	{r7, pc}
 80134c2:	bf00      	nop
 80134c4:	200010c8 	.word	0x200010c8
 80134c8:	200008ae 	.word	0x200008ae

080134cc <s_w5500_init>:
/**
 * Setup SPI and W5500 mode
 * @param mode #W5500Mode PHY operation mode
 */
static void s_w5500_init(uint8_t mode)
{
 80134cc:	b580      	push	{r7, lr}
 80134ce:	b082      	sub	sp, #8
 80134d0:	af00      	add	r7, sp, #0
 80134d2:	4603      	mov	r3, r0
 80134d4:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(PMODE_0_GPIO_Port, PMODE_0_Pin, mode & 0x01);
 80134d6:	79fb      	ldrb	r3, [r7, #7]
 80134d8:	f003 0301 	and.w	r3, r3, #1
 80134dc:	b2db      	uxtb	r3, r3
 80134de:	461a      	mov	r2, r3
 80134e0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80134e4:	480e      	ldr	r0, [pc, #56]	; (8013520 <s_w5500_init+0x54>)
 80134e6:	f7ee fb36 	bl	8001b56 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PMODE_1_GPIO_Port, PMODE_1_Pin, mode >> 1);
 80134ea:	79fb      	ldrb	r3, [r7, #7]
 80134ec:	085b      	lsrs	r3, r3, #1
 80134ee:	b2db      	uxtb	r3, r3
 80134f0:	461a      	mov	r2, r3
 80134f2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80134f6:	480a      	ldr	r0, [pc, #40]	; (8013520 <s_w5500_init+0x54>)
 80134f8:	f7ee fb2d 	bl	8001b56 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PMODE_2_GPIO_Port, PMODE_2_Pin, mode >> 2);
 80134fc:	79fb      	ldrb	r3, [r7, #7]
 80134fe:	089b      	lsrs	r3, r3, #2
 8013500:	b2db      	uxtb	r3, r3
 8013502:	461a      	mov	r2, r3
 8013504:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8013508:	4805      	ldr	r0, [pc, #20]	; (8013520 <s_w5500_init+0x54>)
 801350a:	f7ee fb24 	bl	8001b56 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(W5500_NSS_GPIO_Port, W5500_NSS_Pin, GPIO_PIN_SET);
 801350e:	2201      	movs	r2, #1
 8013510:	2110      	movs	r1, #16
 8013512:	4804      	ldr	r0, [pc, #16]	; (8013524 <s_w5500_init+0x58>)
 8013514:	f7ee fb1f 	bl	8001b56 <HAL_GPIO_WritePin>

}
 8013518:	bf00      	nop
 801351a:	3708      	adds	r7, #8
 801351c:	46bd      	mov	sp, r7
 801351e:	bd80      	pop	{r7, pc}
 8013520:	40011400 	.word	0x40011400
 8013524:	40010800 	.word	0x40010800

08013528 <s_w5500_deselect_chip>:
/**
 * Chip deselect W5500
 */
static void s_w5500_deselect_chip()
{
 8013528:	b580      	push	{r7, lr}
 801352a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(W5500_NSS_GPIO_Port, W5500_NSS_Pin, GPIO_PIN_SET);
 801352c:	2201      	movs	r2, #1
 801352e:	2110      	movs	r1, #16
 8013530:	4802      	ldr	r0, [pc, #8]	; (801353c <s_w5500_deselect_chip+0x14>)
 8013532:	f7ee fb10 	bl	8001b56 <HAL_GPIO_WritePin>
}
 8013536:	bf00      	nop
 8013538:	bd80      	pop	{r7, pc}
 801353a:	bf00      	nop
 801353c:	40010800 	.word	0x40010800

08013540 <s_w5500_select_chip>:

static void s_w5500_select_chip()
{
 8013540:	b580      	push	{r7, lr}
 8013542:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(W5500_NSS_GPIO_Port, W5500_NSS_Pin, GPIO_PIN_RESET);
 8013544:	2200      	movs	r2, #0
 8013546:	2110      	movs	r1, #16
 8013548:	4802      	ldr	r0, [pc, #8]	; (8013554 <s_w5500_select_chip+0x14>)
 801354a:	f7ee fb04 	bl	8001b56 <HAL_GPIO_WritePin>
}
 801354e:	bf00      	nop
 8013550:	bd80      	pop	{r7, pc}
 8013552:	bf00      	nop
 8013554:	40010800 	.word	0x40010800

08013558 <s_w5500_send_byte>:

static uint8_t s_w5500_send_byte(uint8_t byte)
{
 8013558:	b580      	push	{r7, lr}
 801355a:	b086      	sub	sp, #24
 801355c:	af02      	add	r7, sp, #8
 801355e:	4603      	mov	r3, r0
 8013560:	71fb      	strb	r3, [r7, #7]
	uint8_t retbyte;
	HAL_SPI_TransmitReceive(&hspi1, &byte, &retbyte, 1, 0x1000);
 8013562:	f107 020f 	add.w	r2, r7, #15
 8013566:	1df9      	adds	r1, r7, #7
 8013568:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 801356c:	9300      	str	r3, [sp, #0]
 801356e:	2301      	movs	r3, #1
 8013570:	4803      	ldr	r0, [pc, #12]	; (8013580 <s_w5500_send_byte+0x28>)
 8013572:	f7f1 fc77 	bl	8004e64 <HAL_SPI_TransmitReceive>
	return retbyte;
 8013576:	7bfb      	ldrb	r3, [r7, #15]
}
 8013578:	4618      	mov	r0, r3
 801357a:	3710      	adds	r7, #16
 801357c:	46bd      	mov	sp, r7
 801357e:	bd80      	pop	{r7, pc}
 8013580:	2000110c 	.word	0x2000110c

08013584 <s_w5500_read_byte>:

static uint8_t s_w5500_read_byte()
{
 8013584:	b580      	push	{r7, lr}
 8013586:	af00      	add	r7, sp, #0
	return s_w5500_send_byte(0xFF);
 8013588:	20ff      	movs	r0, #255	; 0xff
 801358a:	f7ff ffe5 	bl	8013558 <s_w5500_send_byte>
 801358e:	4603      	mov	r3, r0
}
 8013590:	4618      	mov	r0, r3
 8013592:	bd80      	pop	{r7, pc}

08013594 <w5500_init>:

void w5500_init(wiz_NetInfo net_info)
{
 8013594:	b084      	sub	sp, #16
 8013596:	b580      	push	{r7, lr}
 8013598:	b086      	sub	sp, #24
 801359a:	af00      	add	r7, sp, #0
 801359c:	f107 0e20 	add.w	lr, r7, #32
 80135a0:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
	uint8_t rcvBuf[20], bufSize[] = {2, 2, 2, 2};
 80135a4:	4b11      	ldr	r3, [pc, #68]	; (80135ec <w5500_init+0x58>)
 80135a6:	681b      	ldr	r3, [r3, #0]
 80135a8:	603b      	str	r3, [r7, #0]

	s_w5500_init(HD10AD);
 80135aa:	2000      	movs	r0, #0
 80135ac:	f7ff ff8e 	bl	80134cc <s_w5500_init>
	reg_wizchip_cs_cbfunc(s_w5500_select_chip, s_w5500_deselect_chip);
 80135b0:	490f      	ldr	r1, [pc, #60]	; (80135f0 <w5500_init+0x5c>)
 80135b2:	4810      	ldr	r0, [pc, #64]	; (80135f4 <w5500_init+0x60>)
 80135b4:	f7fc fc4a 	bl	800fe4c <reg_wizchip_cs_cbfunc>
	reg_wizchip_spi_cbfunc(s_w5500_read_byte, s_w5500_send_byte);
 80135b8:	490f      	ldr	r1, [pc, #60]	; (80135f8 <w5500_init+0x64>)
 80135ba:	4810      	ldr	r0, [pc, #64]	; (80135fc <w5500_init+0x68>)
 80135bc:	f7fc fc6a 	bl	800fe94 <reg_wizchip_spi_cbfunc>
	//	reg_wizchip_spiburst_cbfunc(s_w5500_burst_read, s_w5500_burst_write);

	wizchip_init(bufSize, bufSize);
 80135c0:	463a      	mov	r2, r7
 80135c2:	463b      	mov	r3, r7
 80135c4:	4611      	mov	r1, r2
 80135c6:	4618      	mov	r0, r3
 80135c8:	f7fc fcda 	bl	800ff80 <wizchip_init>
	wizchip_setnetinfo(&net_info);
 80135cc:	f107 0020 	add.w	r0, r7, #32
 80135d0:	f7fc fd62 	bl	8010098 <wizchip_setnetinfo>
	wizchip_getnetinfo(&net_info);
 80135d4:	f107 0020 	add.w	r0, r7, #32
 80135d8:	f7fc fd9e 	bl	8010118 <wizchip_getnetinfo>


}
 80135dc:	bf00      	nop
 80135de:	3718      	adds	r7, #24
 80135e0:	46bd      	mov	sp, r7
 80135e2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80135e6:	b004      	add	sp, #16
 80135e8:	4770      	bx	lr
 80135ea:	bf00      	nop
 80135ec:	08017154 	.word	0x08017154
 80135f0:	08013529 	.word	0x08013529
 80135f4:	08013541 	.word	0x08013541
 80135f8:	08013559 	.word	0x08013559
 80135fc:	08013585 	.word	0x08013585

08013600 <reg_check_time>:
#include "shv_modbus.h"
#include "task_hr_handler.h"
#include "time.h"
#include "stdlib.h"
static void reg_check_time()
{
 8013600:	b580      	push	{r7, lr}
 8013602:	b084      	sub	sp, #16
 8013604:	af00      	add	r7, sp, #0
	time_t time;
	struct tm * timeinfo;
	RTC_DateTypeDef datehal;
	RTC_TimeTypeDef timehal;

	if (hr_bn_time_l != 0 || hr_bn_time_h != 0)
 8013606:	4b26      	ldr	r3, [pc, #152]	; (80136a0 <reg_check_time+0xa0>)
 8013608:	881b      	ldrh	r3, [r3, #0]
 801360a:	2b00      	cmp	r3, #0
 801360c:	d103      	bne.n	8013616 <reg_check_time+0x16>
 801360e:	4b25      	ldr	r3, [pc, #148]	; (80136a4 <reg_check_time+0xa4>)
 8013610:	881b      	ldrh	r3, [r3, #0]
 8013612:	2b00      	cmp	r3, #0
 8013614:	d040      	beq.n	8013698 <reg_check_time+0x98>
	{
		time = hr_bn_time_h << 16 | hr_bn_time_l;
 8013616:	4b23      	ldr	r3, [pc, #140]	; (80136a4 <reg_check_time+0xa4>)
 8013618:	881b      	ldrh	r3, [r3, #0]
 801361a:	041b      	lsls	r3, r3, #16
 801361c:	4a20      	ldr	r2, [pc, #128]	; (80136a0 <reg_check_time+0xa0>)
 801361e:	8812      	ldrh	r2, [r2, #0]
 8013620:	4313      	orrs	r3, r2
 8013622:	60bb      	str	r3, [r7, #8]
		timeinfo = localtime(&time);
 8013624:	f107 0308 	add.w	r3, r7, #8
 8013628:	4618      	mov	r0, r3
 801362a:	f000 ff01 	bl	8014430 <localtime>
 801362e:	60f8      	str	r0, [r7, #12]

		datehal.Date = timeinfo->tm_mday;
 8013630:	68fb      	ldr	r3, [r7, #12]
 8013632:	68db      	ldr	r3, [r3, #12]
 8013634:	b2db      	uxtb	r3, r3
 8013636:	71bb      	strb	r3, [r7, #6]
		datehal.Month = timeinfo->tm_mon + 1;
 8013638:	68fb      	ldr	r3, [r7, #12]
 801363a:	691b      	ldr	r3, [r3, #16]
 801363c:	b2db      	uxtb	r3, r3
 801363e:	3301      	adds	r3, #1
 8013640:	b2db      	uxtb	r3, r3
 8013642:	717b      	strb	r3, [r7, #5]
		datehal.Year = timeinfo->tm_year;
 8013644:	68fb      	ldr	r3, [r7, #12]
 8013646:	695b      	ldr	r3, [r3, #20]
 8013648:	b2db      	uxtb	r3, r3
 801364a:	71fb      	strb	r3, [r7, #7]

		timehal.Hours = timeinfo->tm_hour;
 801364c:	68fb      	ldr	r3, [r7, #12]
 801364e:	689b      	ldr	r3, [r3, #8]
 8013650:	b2db      	uxtb	r3, r3
 8013652:	703b      	strb	r3, [r7, #0]
		timehal.Minutes = timeinfo->tm_min;
 8013654:	68fb      	ldr	r3, [r7, #12]
 8013656:	685b      	ldr	r3, [r3, #4]
 8013658:	b2db      	uxtb	r3, r3
 801365a:	707b      	strb	r3, [r7, #1]

		HAL_RTC_SetTime(&hrtc, &timehal, RTC_FORMAT_BIN);
 801365c:	463b      	mov	r3, r7
 801365e:	2200      	movs	r2, #0
 8013660:	4619      	mov	r1, r3
 8013662:	4811      	ldr	r0, [pc, #68]	; (80136a8 <reg_check_time+0xa8>)
 8013664:	f7f0 fea4 	bl	80043b0 <HAL_RTC_SetTime>
		HAL_RTC_SetDate(&hrtc, &datehal, RTC_FORMAT_BIN);
 8013668:	1d3b      	adds	r3, r7, #4
 801366a:	2200      	movs	r2, #0
 801366c:	4619      	mov	r1, r3
 801366e:	480e      	ldr	r0, [pc, #56]	; (80136a8 <reg_check_time+0xa8>)
 8013670:	f7f1 f80e 	bl	8004690 <HAL_RTC_SetDate>
		HAL_RTC_GetTime(&hrtc, &timehal, RTC_FORMAT_BIN);
 8013674:	463b      	mov	r3, r7
 8013676:	2200      	movs	r2, #0
 8013678:	4619      	mov	r1, r3
 801367a:	480b      	ldr	r0, [pc, #44]	; (80136a8 <reg_check_time+0xa8>)
 801367c:	f7f0 ff30 	bl	80044e0 <HAL_RTC_GetTime>
				  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR2,(uint32_t*) &datehal);
 8013680:	1d3b      	adds	r3, r7, #4
 8013682:	461a      	mov	r2, r3
 8013684:	2102      	movs	r1, #2
 8013686:	4808      	ldr	r0, [pc, #32]	; (80136a8 <reg_check_time+0xa8>)
 8013688:	f7f1 fbb6 	bl	8004df8 <HAL_RTCEx_BKUPWrite>
		hr_bn_time_l = 0;
 801368c:	4b04      	ldr	r3, [pc, #16]	; (80136a0 <reg_check_time+0xa0>)
 801368e:	2200      	movs	r2, #0
 8013690:	801a      	strh	r2, [r3, #0]
		hr_bn_time_h = 0;
 8013692:	4b04      	ldr	r3, [pc, #16]	; (80136a4 <reg_check_time+0xa4>)
 8013694:	2200      	movs	r2, #0
 8013696:	801a      	strh	r2, [r3, #0]
	}
}
 8013698:	bf00      	nop
 801369a:	3710      	adds	r7, #16
 801369c:	46bd      	mov	sp, r7
 801369e:	bd80      	pop	{r7, pc}
 80136a0:	20000920 	.word	0x20000920
 80136a4:	200009aa 	.word	0x200009aa
 80136a8:	200010f8 	.word	0x200010f8

080136ac <reg_check_ip>:

static void reg_check_ip()
{
 80136ac:	b580      	push	{r7, lr}
 80136ae:	b082      	sub	sp, #8
 80136b0:	af00      	add	r7, sp, #0
	static uint32_t prev_ip;
	static uint32_t prev_gw;
	static uint32_t prev_nm;
	static uint32_t prev_dns;

	uint8_t check = 0;
 80136b2:	2300      	movs	r3, #0
 80136b4:	71fb      	strb	r3, [r7, #7]
	if (((hr_bn_ip_h << 16) | hr_bn_ip_l) != prev_ip)
 80136b6:	4b67      	ldr	r3, [pc, #412]	; (8013854 <reg_check_ip+0x1a8>)
 80136b8:	881b      	ldrh	r3, [r3, #0]
 80136ba:	041b      	lsls	r3, r3, #16
 80136bc:	4a66      	ldr	r2, [pc, #408]	; (8013858 <reg_check_ip+0x1ac>)
 80136be:	8812      	ldrh	r2, [r2, #0]
 80136c0:	4313      	orrs	r3, r2
 80136c2:	461a      	mov	r2, r3
 80136c4:	4b65      	ldr	r3, [pc, #404]	; (801385c <reg_check_ip+0x1b0>)
 80136c6:	681b      	ldr	r3, [r3, #0]
 80136c8:	429a      	cmp	r2, r3
 80136ca:	d025      	beq.n	8013718 <reg_check_ip+0x6c>
	{
		vTaskDelay(1);
 80136cc:	2001      	movs	r0, #1
 80136ce:	f7fa ffa1 	bl	800e614 <vTaskDelay>
		prev_ip = (hr_bn_ip_h << 16) | hr_bn_ip_l;
 80136d2:	4b60      	ldr	r3, [pc, #384]	; (8013854 <reg_check_ip+0x1a8>)
 80136d4:	881b      	ldrh	r3, [r3, #0]
 80136d6:	041b      	lsls	r3, r3, #16
 80136d8:	4a5f      	ldr	r2, [pc, #380]	; (8013858 <reg_check_ip+0x1ac>)
 80136da:	8812      	ldrh	r2, [r2, #0]
 80136dc:	4313      	orrs	r3, r2
 80136de:	461a      	mov	r2, r3
 80136e0:	4b5e      	ldr	r3, [pc, #376]	; (801385c <reg_check_ip+0x1b0>)
 80136e2:	601a      	str	r2, [r3, #0]
		mb.ip_addr.ip1 = hr_bn_ip_h >> 8;
 80136e4:	4b5b      	ldr	r3, [pc, #364]	; (8013854 <reg_check_ip+0x1a8>)
 80136e6:	881b      	ldrh	r3, [r3, #0]
 80136e8:	0a1b      	lsrs	r3, r3, #8
 80136ea:	b29b      	uxth	r3, r3
 80136ec:	b2da      	uxtb	r2, r3
 80136ee:	4b5c      	ldr	r3, [pc, #368]	; (8013860 <reg_check_ip+0x1b4>)
 80136f0:	741a      	strb	r2, [r3, #16]
		mb.ip_addr.ip2 = hr_bn_ip_h & 0xFF;
 80136f2:	4b58      	ldr	r3, [pc, #352]	; (8013854 <reg_check_ip+0x1a8>)
 80136f4:	881b      	ldrh	r3, [r3, #0]
 80136f6:	b2da      	uxtb	r2, r3
 80136f8:	4b59      	ldr	r3, [pc, #356]	; (8013860 <reg_check_ip+0x1b4>)
 80136fa:	745a      	strb	r2, [r3, #17]
		mb.ip_addr.ip3 = hr_bn_ip_l >> 8;
 80136fc:	4b56      	ldr	r3, [pc, #344]	; (8013858 <reg_check_ip+0x1ac>)
 80136fe:	881b      	ldrh	r3, [r3, #0]
 8013700:	0a1b      	lsrs	r3, r3, #8
 8013702:	b29b      	uxth	r3, r3
 8013704:	b2da      	uxtb	r2, r3
 8013706:	4b56      	ldr	r3, [pc, #344]	; (8013860 <reg_check_ip+0x1b4>)
 8013708:	749a      	strb	r2, [r3, #18]
		mb.ip_addr.ip4 = hr_bn_ip_l & 0xFF;
 801370a:	4b53      	ldr	r3, [pc, #332]	; (8013858 <reg_check_ip+0x1ac>)
 801370c:	881b      	ldrh	r3, [r3, #0]
 801370e:	b2da      	uxtb	r2, r3
 8013710:	4b53      	ldr	r3, [pc, #332]	; (8013860 <reg_check_ip+0x1b4>)
 8013712:	74da      	strb	r2, [r3, #19]
		check = 1;
 8013714:	2301      	movs	r3, #1
 8013716:	71fb      	strb	r3, [r7, #7]

	}

	if (((hr_bn_ipgw_h << 16) | hr_bn_ipgw_l) != prev_gw)
 8013718:	4b52      	ldr	r3, [pc, #328]	; (8013864 <reg_check_ip+0x1b8>)
 801371a:	881b      	ldrh	r3, [r3, #0]
 801371c:	041b      	lsls	r3, r3, #16
 801371e:	4a52      	ldr	r2, [pc, #328]	; (8013868 <reg_check_ip+0x1bc>)
 8013720:	8812      	ldrh	r2, [r2, #0]
 8013722:	4313      	orrs	r3, r2
 8013724:	461a      	mov	r2, r3
 8013726:	4b51      	ldr	r3, [pc, #324]	; (801386c <reg_check_ip+0x1c0>)
 8013728:	681b      	ldr	r3, [r3, #0]
 801372a:	429a      	cmp	r2, r3
 801372c:	d025      	beq.n	801377a <reg_check_ip+0xce>
	{
		vTaskDelay(1);
 801372e:	2001      	movs	r0, #1
 8013730:	f7fa ff70 	bl	800e614 <vTaskDelay>
		prev_gw = (hr_bn_ipgw_h << 16) | hr_bn_ipgw_l;
 8013734:	4b4b      	ldr	r3, [pc, #300]	; (8013864 <reg_check_ip+0x1b8>)
 8013736:	881b      	ldrh	r3, [r3, #0]
 8013738:	041b      	lsls	r3, r3, #16
 801373a:	4a4b      	ldr	r2, [pc, #300]	; (8013868 <reg_check_ip+0x1bc>)
 801373c:	8812      	ldrh	r2, [r2, #0]
 801373e:	4313      	orrs	r3, r2
 8013740:	461a      	mov	r2, r3
 8013742:	4b4a      	ldr	r3, [pc, #296]	; (801386c <reg_check_ip+0x1c0>)
 8013744:	601a      	str	r2, [r3, #0]
		mb.gw_ip_addr.ip1 = hr_bn_ipgw_h >> 8;
 8013746:	4b47      	ldr	r3, [pc, #284]	; (8013864 <reg_check_ip+0x1b8>)
 8013748:	881b      	ldrh	r3, [r3, #0]
 801374a:	0a1b      	lsrs	r3, r3, #8
 801374c:	b29b      	uxth	r3, r3
 801374e:	b2da      	uxtb	r2, r3
 8013750:	4b43      	ldr	r3, [pc, #268]	; (8013860 <reg_check_ip+0x1b4>)
 8013752:	751a      	strb	r2, [r3, #20]
		mb.gw_ip_addr.ip2 = hr_bn_ipgw_h & 0xFF;
 8013754:	4b43      	ldr	r3, [pc, #268]	; (8013864 <reg_check_ip+0x1b8>)
 8013756:	881b      	ldrh	r3, [r3, #0]
 8013758:	b2da      	uxtb	r2, r3
 801375a:	4b41      	ldr	r3, [pc, #260]	; (8013860 <reg_check_ip+0x1b4>)
 801375c:	755a      	strb	r2, [r3, #21]
		mb.gw_ip_addr.ip3 = hr_bn_ipgw_l >> 8;;
 801375e:	4b42      	ldr	r3, [pc, #264]	; (8013868 <reg_check_ip+0x1bc>)
 8013760:	881b      	ldrh	r3, [r3, #0]
 8013762:	0a1b      	lsrs	r3, r3, #8
 8013764:	b29b      	uxth	r3, r3
 8013766:	b2da      	uxtb	r2, r3
 8013768:	4b3d      	ldr	r3, [pc, #244]	; (8013860 <reg_check_ip+0x1b4>)
 801376a:	759a      	strb	r2, [r3, #22]
		mb.gw_ip_addr.ip4 = hr_bn_ipgw_l & 0xFF;
 801376c:	4b3e      	ldr	r3, [pc, #248]	; (8013868 <reg_check_ip+0x1bc>)
 801376e:	881b      	ldrh	r3, [r3, #0]
 8013770:	b2da      	uxtb	r2, r3
 8013772:	4b3b      	ldr	r3, [pc, #236]	; (8013860 <reg_check_ip+0x1b4>)
 8013774:	75da      	strb	r2, [r3, #23]
		check = 1;
 8013776:	2301      	movs	r3, #1
 8013778:	71fb      	strb	r3, [r7, #7]
	}

	if (((hr_bn_ipnm_h << 16) | hr_bn_ipnm_l) != prev_nm)
 801377a:	4b3d      	ldr	r3, [pc, #244]	; (8013870 <reg_check_ip+0x1c4>)
 801377c:	881b      	ldrh	r3, [r3, #0]
 801377e:	041b      	lsls	r3, r3, #16
 8013780:	4a3c      	ldr	r2, [pc, #240]	; (8013874 <reg_check_ip+0x1c8>)
 8013782:	8812      	ldrh	r2, [r2, #0]
 8013784:	4313      	orrs	r3, r2
 8013786:	461a      	mov	r2, r3
 8013788:	4b3b      	ldr	r3, [pc, #236]	; (8013878 <reg_check_ip+0x1cc>)
 801378a:	681b      	ldr	r3, [r3, #0]
 801378c:	429a      	cmp	r2, r3
 801378e:	d025      	beq.n	80137dc <reg_check_ip+0x130>
	{
		vTaskDelay(1);
 8013790:	2001      	movs	r0, #1
 8013792:	f7fa ff3f 	bl	800e614 <vTaskDelay>
		prev_nm = (hr_bn_ipnm_h << 16) | hr_bn_ipnm_l;
 8013796:	4b36      	ldr	r3, [pc, #216]	; (8013870 <reg_check_ip+0x1c4>)
 8013798:	881b      	ldrh	r3, [r3, #0]
 801379a:	041b      	lsls	r3, r3, #16
 801379c:	4a35      	ldr	r2, [pc, #212]	; (8013874 <reg_check_ip+0x1c8>)
 801379e:	8812      	ldrh	r2, [r2, #0]
 80137a0:	4313      	orrs	r3, r2
 80137a2:	461a      	mov	r2, r3
 80137a4:	4b34      	ldr	r3, [pc, #208]	; (8013878 <reg_check_ip+0x1cc>)
 80137a6:	601a      	str	r2, [r3, #0]
		mb.netmask_addr.ip1 = hr_bn_ipnm_h >> 8;
 80137a8:	4b31      	ldr	r3, [pc, #196]	; (8013870 <reg_check_ip+0x1c4>)
 80137aa:	881b      	ldrh	r3, [r3, #0]
 80137ac:	0a1b      	lsrs	r3, r3, #8
 80137ae:	b29b      	uxth	r3, r3
 80137b0:	b2da      	uxtb	r2, r3
 80137b2:	4b2b      	ldr	r3, [pc, #172]	; (8013860 <reg_check_ip+0x1b4>)
 80137b4:	771a      	strb	r2, [r3, #28]
		mb.netmask_addr.ip2 = hr_bn_ipnm_h & 0xFF;
 80137b6:	4b2e      	ldr	r3, [pc, #184]	; (8013870 <reg_check_ip+0x1c4>)
 80137b8:	881b      	ldrh	r3, [r3, #0]
 80137ba:	b2da      	uxtb	r2, r3
 80137bc:	4b28      	ldr	r3, [pc, #160]	; (8013860 <reg_check_ip+0x1b4>)
 80137be:	775a      	strb	r2, [r3, #29]
		mb.netmask_addr.ip3 = hr_bn_ipnm_l >> 8;
 80137c0:	4b2c      	ldr	r3, [pc, #176]	; (8013874 <reg_check_ip+0x1c8>)
 80137c2:	881b      	ldrh	r3, [r3, #0]
 80137c4:	0a1b      	lsrs	r3, r3, #8
 80137c6:	b29b      	uxth	r3, r3
 80137c8:	b2da      	uxtb	r2, r3
 80137ca:	4b25      	ldr	r3, [pc, #148]	; (8013860 <reg_check_ip+0x1b4>)
 80137cc:	779a      	strb	r2, [r3, #30]
		mb.netmask_addr.ip4 = hr_bn_ipnm_l & 0xFF;
 80137ce:	4b29      	ldr	r3, [pc, #164]	; (8013874 <reg_check_ip+0x1c8>)
 80137d0:	881b      	ldrh	r3, [r3, #0]
 80137d2:	b2da      	uxtb	r2, r3
 80137d4:	4b22      	ldr	r3, [pc, #136]	; (8013860 <reg_check_ip+0x1b4>)
 80137d6:	77da      	strb	r2, [r3, #31]
		check = 1;
 80137d8:	2301      	movs	r3, #1
 80137da:	71fb      	strb	r3, [r7, #7]
	}

	if (((hr_bn_ipdns_h << 16) | hr_bn_ipdns_l) != prev_dns)
 80137dc:	4b27      	ldr	r3, [pc, #156]	; (801387c <reg_check_ip+0x1d0>)
 80137de:	881b      	ldrh	r3, [r3, #0]
 80137e0:	041b      	lsls	r3, r3, #16
 80137e2:	4a27      	ldr	r2, [pc, #156]	; (8013880 <reg_check_ip+0x1d4>)
 80137e4:	8812      	ldrh	r2, [r2, #0]
 80137e6:	4313      	orrs	r3, r2
 80137e8:	461a      	mov	r2, r3
 80137ea:	4b26      	ldr	r3, [pc, #152]	; (8013884 <reg_check_ip+0x1d8>)
 80137ec:	681b      	ldr	r3, [r3, #0]
 80137ee:	429a      	cmp	r2, r3
 80137f0:	d025      	beq.n	801383e <reg_check_ip+0x192>
	{
		vTaskDelay(1);
 80137f2:	2001      	movs	r0, #1
 80137f4:	f7fa ff0e 	bl	800e614 <vTaskDelay>
		prev_dns = (hr_bn_ipdns_h << 16) | hr_bn_ipdns_l;
 80137f8:	4b20      	ldr	r3, [pc, #128]	; (801387c <reg_check_ip+0x1d0>)
 80137fa:	881b      	ldrh	r3, [r3, #0]
 80137fc:	041b      	lsls	r3, r3, #16
 80137fe:	4a20      	ldr	r2, [pc, #128]	; (8013880 <reg_check_ip+0x1d4>)
 8013800:	8812      	ldrh	r2, [r2, #0]
 8013802:	4313      	orrs	r3, r2
 8013804:	461a      	mov	r2, r3
 8013806:	4b1f      	ldr	r3, [pc, #124]	; (8013884 <reg_check_ip+0x1d8>)
 8013808:	601a      	str	r2, [r3, #0]
		mb.dns_ip_addr.ip1 = hr_bn_ipdns_h >> 8;
 801380a:	4b1c      	ldr	r3, [pc, #112]	; (801387c <reg_check_ip+0x1d0>)
 801380c:	881b      	ldrh	r3, [r3, #0]
 801380e:	0a1b      	lsrs	r3, r3, #8
 8013810:	b29b      	uxth	r3, r3
 8013812:	b2da      	uxtb	r2, r3
 8013814:	4b12      	ldr	r3, [pc, #72]	; (8013860 <reg_check_ip+0x1b4>)
 8013816:	761a      	strb	r2, [r3, #24]
		mb.dns_ip_addr.ip2 = hr_bn_ipdns_h & 0xFF;
 8013818:	4b18      	ldr	r3, [pc, #96]	; (801387c <reg_check_ip+0x1d0>)
 801381a:	881b      	ldrh	r3, [r3, #0]
 801381c:	b2da      	uxtb	r2, r3
 801381e:	4b10      	ldr	r3, [pc, #64]	; (8013860 <reg_check_ip+0x1b4>)
 8013820:	765a      	strb	r2, [r3, #25]
		mb.dns_ip_addr.ip3 = hr_bn_ipdns_l >> 8;
 8013822:	4b17      	ldr	r3, [pc, #92]	; (8013880 <reg_check_ip+0x1d4>)
 8013824:	881b      	ldrh	r3, [r3, #0]
 8013826:	0a1b      	lsrs	r3, r3, #8
 8013828:	b29b      	uxth	r3, r3
 801382a:	b2da      	uxtb	r2, r3
 801382c:	4b0c      	ldr	r3, [pc, #48]	; (8013860 <reg_check_ip+0x1b4>)
 801382e:	769a      	strb	r2, [r3, #26]
		mb.dns_ip_addr.ip4 = hr_bn_ipdns_l & 0xFF;
 8013830:	4b13      	ldr	r3, [pc, #76]	; (8013880 <reg_check_ip+0x1d4>)
 8013832:	881b      	ldrh	r3, [r3, #0]
 8013834:	b2da      	uxtb	r2, r3
 8013836:	4b0a      	ldr	r3, [pc, #40]	; (8013860 <reg_check_ip+0x1b4>)
 8013838:	76da      	strb	r2, [r3, #27]
		check = 1;
 801383a:	2301      	movs	r3, #1
 801383c:	71fb      	strb	r3, [r7, #7]
	}

	if (check == 1)
 801383e:	79fb      	ldrb	r3, [r7, #7]
 8013840:	2b01      	cmp	r3, #1
 8013842:	d102      	bne.n	801384a <reg_check_ip+0x19e>
		modbus_reinit_w5500(&mb);
 8013844:	4806      	ldr	r0, [pc, #24]	; (8013860 <reg_check_ip+0x1b4>)
 8013846:	f7fd fc0f 	bl	8011068 <modbus_reinit_w5500>
}
 801384a:	bf00      	nop
 801384c:	3708      	adds	r7, #8
 801384e:	46bd      	mov	sp, r7
 8013850:	bd80      	pop	{r7, pc}
 8013852:	bf00      	nop
 8013854:	2000097e 	.word	0x2000097e
 8013858:	2000097c 	.word	0x2000097c
 801385c:	200008b0 	.word	0x200008b0
 8013860:	20000f44 	.word	0x20000f44
 8013864:	20000982 	.word	0x20000982
 8013868:	20000954 	.word	0x20000954
 801386c:	200008b4 	.word	0x200008b4
 8013870:	20000908 	.word	0x20000908
 8013874:	20000958 	.word	0x20000958
 8013878:	200008b8 	.word	0x200008b8
 801387c:	2000095a 	.word	0x2000095a
 8013880:	20000932 	.word	0x20000932
 8013884:	200008bc 	.word	0x200008bc

08013888 <reg_check_rtu_addr>:

static void reg_check_rtu_addr()
{
 8013888:	b580      	push	{r7, lr}
 801388a:	af00      	add	r7, sp, #0
	static uint8_t prev_addr;

	if(prev_addr != (uint8_t) hr_bn_modbus_addr)
 801388c:	4b0a      	ldr	r3, [pc, #40]	; (80138b8 <reg_check_rtu_addr+0x30>)
 801388e:	881b      	ldrh	r3, [r3, #0]
 8013890:	b2da      	uxtb	r2, r3
 8013892:	4b0a      	ldr	r3, [pc, #40]	; (80138bc <reg_check_rtu_addr+0x34>)
 8013894:	781b      	ldrb	r3, [r3, #0]
 8013896:	429a      	cmp	r2, r3
 8013898:	d00b      	beq.n	80138b2 <reg_check_rtu_addr+0x2a>
	{
		prev_addr = hr_bn_modbus_addr;
 801389a:	4b07      	ldr	r3, [pc, #28]	; (80138b8 <reg_check_rtu_addr+0x30>)
 801389c:	881b      	ldrh	r3, [r3, #0]
 801389e:	b2da      	uxtb	r2, r3
 80138a0:	4b06      	ldr	r3, [pc, #24]	; (80138bc <reg_check_rtu_addr+0x34>)
 80138a2:	701a      	strb	r2, [r3, #0]
		mb.id = hr_bn_modbus_addr;
 80138a4:	4b04      	ldr	r3, [pc, #16]	; (80138b8 <reg_check_rtu_addr+0x30>)
 80138a6:	881a      	ldrh	r2, [r3, #0]
 80138a8:	4b05      	ldr	r3, [pc, #20]	; (80138c0 <reg_check_rtu_addr+0x38>)
 80138aa:	801a      	strh	r2, [r3, #0]
		reinit_uart(&mb);
 80138ac:	4804      	ldr	r0, [pc, #16]	; (80138c0 <reg_check_rtu_addr+0x38>)
 80138ae:	f7fd fddf 	bl	8011470 <reinit_uart>
	}
}
 80138b2:	bf00      	nop
 80138b4:	bd80      	pop	{r7, pc}
 80138b6:	bf00      	nop
 80138b8:	20000956 	.word	0x20000956
 80138bc:	200008c0 	.word	0x200008c0
 80138c0:	20000f44 	.word	0x20000f44

080138c4 <task_hr_handler>:

void task_hr_handler(void *pvParameter)
{
 80138c4:	b580      	push	{r7, lr}
 80138c6:	b082      	sub	sp, #8
 80138c8:	af00      	add	r7, sp, #0
 80138ca:	6078      	str	r0, [r7, #4]
	for(;;)
	{
		reg_check_ip();
 80138cc:	f7ff feee 	bl	80136ac <reg_check_ip>
		reg_check_rtu_addr();
 80138d0:	f7ff ffda 	bl	8013888 <reg_check_rtu_addr>
		reg_check_time();
 80138d4:	f7ff fe94 	bl	8013600 <reg_check_time>

		vTaskDelay(1000);
 80138d8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80138dc:	f7fa fe9a 	bl	800e614 <vTaskDelay>
	{
 80138e0:	e7f4      	b.n	80138cc <task_hr_handler+0x8>
	...

080138e4 <s_display_data>:
/**
 * Displays set of data on display, e.g. temperature of oil, acceleration...
 * @param state state of display #state. Data is acquired from volatile #bps
 */
static void s_display_data(uint8_t state)
{
 80138e4:	b590      	push	{r4, r7, lr}
 80138e6:	b08b      	sub	sp, #44	; 0x2c
 80138e8:	af02      	add	r7, sp, #8
 80138ea:	4603      	mov	r3, r0
 80138ec:	71fb      	strb	r3, [r7, #7]
	RTC_DateTypeDef date;
	char data_buff[16] = {};
 80138ee:	f107 0308 	add.w	r3, r7, #8
 80138f2:	2200      	movs	r2, #0
 80138f4:	601a      	str	r2, [r3, #0]
 80138f6:	605a      	str	r2, [r3, #4]
 80138f8:	609a      	str	r2, [r3, #8]
 80138fa:	60da      	str	r2, [r3, #12]
	uint8_t len;
	//oled_clr_upper();
	//oled_clr_lower();

	switch (state)
 80138fc:	79fb      	ldrb	r3, [r7, #7]
 80138fe:	2b0d      	cmp	r3, #13
 8013900:	f200 8193 	bhi.w	8013c2a <s_display_data+0x346>
 8013904:	a201      	add	r2, pc, #4	; (adr r2, 801390c <s_display_data+0x28>)
 8013906:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801390a:	bf00      	nop
 801390c:	08013945 	.word	0x08013945
 8013910:	080139bb 	.word	0x080139bb
 8013914:	08013a93 	.word	0x08013a93
 8013918:	0801394f 	.word	0x0801394f
 801391c:	08013985 	.word	0x08013985
 8013920:	080139f1 	.word	0x080139f1
 8013924:	08013a27 	.word	0x08013a27
 8013928:	08013a5d 	.word	0x08013a5d
 801392c:	08013ac9 	.word	0x08013ac9
 8013930:	08013aff 	.word	0x08013aff
 8013934:	08013b35 	.word	0x08013b35
 8013938:	08013b7b 	.word	0x08013b7b
 801393c:	08013be5 	.word	0x08013be5
 8013940:	08013c21 	.word	0x08013c21
	{

	case D_TEST:
		oled_print_upper("Welcome, user", 13);
 8013944:	210d      	movs	r1, #13
 8013946:	48bb      	ldr	r0, [pc, #748]	; (8013c34 <s_display_data+0x350>)
 8013948:	f7ff fcdc 	bl	8013304 <oled_print_upper>
		break;
 801394c:	e16e      	b.n	8013c2c <s_display_data+0x348>
	case D_TGD:
		oled_print_upper(oled_msg_temp_plast, sizeof(oled_msg_temp_plast));
 801394e:	2110      	movs	r1, #16
 8013950:	48b9      	ldr	r0, [pc, #740]	; (8013c38 <s_display_data+0x354>)
 8013952:	f7ff fcd7 	bl	8013304 <oled_print_upper>
		len = sprintf(data_buff, "%d", hr_temp_plast);
 8013956:	4bb9      	ldr	r3, [pc, #740]	; (8013c3c <s_display_data+0x358>)
 8013958:	881b      	ldrh	r3, [r3, #0]
 801395a:	461a      	mov	r2, r3
 801395c:	f107 0308 	add.w	r3, r7, #8
 8013960:	49b7      	ldr	r1, [pc, #732]	; (8013c40 <s_display_data+0x35c>)
 8013962:	4618      	mov	r0, r3
 8013964:	f000 ff88 	bl	8014878 <siprintf>
 8013968:	4603      	mov	r3, r0
 801396a:	77fb      	strb	r3, [r7, #31]
		oled_print_lower_and_time(data_buff, len > 15 ? 15 : len);
 801396c:	7ffb      	ldrb	r3, [r7, #31]
 801396e:	2b0f      	cmp	r3, #15
 8013970:	bf28      	it	cs
 8013972:	230f      	movcs	r3, #15
 8013974:	b2da      	uxtb	r2, r3
 8013976:	f107 0308 	add.w	r3, r7, #8
 801397a:	4611      	mov	r1, r2
 801397c:	4618      	mov	r0, r3
 801397e:	f7ff fcf7 	bl	8013370 <oled_print_lower_and_time>
		break;
 8013982:	e153      	b.n	8013c2c <s_display_data+0x348>
	case D_RPG:
		oled_print_upper(oled_msg_pressure, sizeof(oled_msg_pressure));
 8013984:	210c      	movs	r1, #12
 8013986:	48af      	ldr	r0, [pc, #700]	; (8013c44 <s_display_data+0x360>)
 8013988:	f7ff fcbc 	bl	8013304 <oled_print_upper>
		len = sprintf(data_buff, "%d", hr_pressure);
 801398c:	4bae      	ldr	r3, [pc, #696]	; (8013c48 <s_display_data+0x364>)
 801398e:	881b      	ldrh	r3, [r3, #0]
 8013990:	461a      	mov	r2, r3
 8013992:	f107 0308 	add.w	r3, r7, #8
 8013996:	49aa      	ldr	r1, [pc, #680]	; (8013c40 <s_display_data+0x35c>)
 8013998:	4618      	mov	r0, r3
 801399a:	f000 ff6d 	bl	8014878 <siprintf>
 801399e:	4603      	mov	r3, r0
 80139a0:	77fb      	strb	r3, [r7, #31]
		oled_print_lower_and_time(data_buff, len > 15 ? 15 : len);
 80139a2:	7ffb      	ldrb	r3, [r7, #31]
 80139a4:	2b0f      	cmp	r3, #15
 80139a6:	bf28      	it	cs
 80139a8:	230f      	movcs	r3, #15
 80139aa:	b2da      	uxtb	r2, r3
 80139ac:	f107 0308 	add.w	r3, r7, #8
 80139b0:	4611      	mov	r1, r2
 80139b2:	4618      	mov	r0, r3
 80139b4:	f7ff fcdc 	bl	8013370 <oled_print_lower_and_time>
		break;
 80139b8:	e138      	b.n	8013c2c <s_display_data+0x348>
	case D_TMC:
		oled_print_upper(oled_msg_temp_oil, sizeof(oled_msg_temp_oil));
 80139ba:	210f      	movs	r1, #15
 80139bc:	48a3      	ldr	r0, [pc, #652]	; (8013c4c <s_display_data+0x368>)
 80139be:	f7ff fca1 	bl	8013304 <oled_print_upper>
		len = sprintf(data_buff, "%d", hr_temp_oil);
 80139c2:	4ba3      	ldr	r3, [pc, #652]	; (8013c50 <s_display_data+0x36c>)
 80139c4:	881b      	ldrh	r3, [r3, #0]
 80139c6:	461a      	mov	r2, r3
 80139c8:	f107 0308 	add.w	r3, r7, #8
 80139cc:	499c      	ldr	r1, [pc, #624]	; (8013c40 <s_display_data+0x35c>)
 80139ce:	4618      	mov	r0, r3
 80139d0:	f000 ff52 	bl	8014878 <siprintf>
 80139d4:	4603      	mov	r3, r0
 80139d6:	77fb      	strb	r3, [r7, #31]
		oled_print_lower_and_time(data_buff, len > 15 ? 15 : len);
 80139d8:	7ffb      	ldrb	r3, [r7, #31]
 80139da:	2b0f      	cmp	r3, #15
 80139dc:	bf28      	it	cs
 80139de:	230f      	movcs	r3, #15
 80139e0:	b2da      	uxtb	r2, r3
 80139e2:	f107 0308 	add.w	r3, r7, #8
 80139e6:	4611      	mov	r1, r2
 80139e8:	4618      	mov	r0, r3
 80139ea:	f7ff fcc1 	bl	8013370 <oled_print_lower_and_time>
		break;
 80139ee:	e11d      	b.n	8013c2c <s_display_data+0x348>
	case D_GX:
		oled_print_upper(oled_msg_accx, sizeof(oled_msg_accx));
 80139f0:	210b      	movs	r1, #11
 80139f2:	4898      	ldr	r0, [pc, #608]	; (8013c54 <s_display_data+0x370>)
 80139f4:	f7ff fc86 	bl	8013304 <oled_print_upper>
		len = sprintf(data_buff, "%d", hr_accx);
 80139f8:	4b97      	ldr	r3, [pc, #604]	; (8013c58 <s_display_data+0x374>)
 80139fa:	881b      	ldrh	r3, [r3, #0]
 80139fc:	461a      	mov	r2, r3
 80139fe:	f107 0308 	add.w	r3, r7, #8
 8013a02:	498f      	ldr	r1, [pc, #572]	; (8013c40 <s_display_data+0x35c>)
 8013a04:	4618      	mov	r0, r3
 8013a06:	f000 ff37 	bl	8014878 <siprintf>
 8013a0a:	4603      	mov	r3, r0
 8013a0c:	77fb      	strb	r3, [r7, #31]
		oled_print_lower_and_time(data_buff, len > 15 ? 15 : len);
 8013a0e:	7ffb      	ldrb	r3, [r7, #31]
 8013a10:	2b0f      	cmp	r3, #15
 8013a12:	bf28      	it	cs
 8013a14:	230f      	movcs	r3, #15
 8013a16:	b2da      	uxtb	r2, r3
 8013a18:	f107 0308 	add.w	r3, r7, #8
 8013a1c:	4611      	mov	r1, r2
 8013a1e:	4618      	mov	r0, r3
 8013a20:	f7ff fca6 	bl	8013370 <oled_print_lower_and_time>
		break;
 8013a24:	e102      	b.n	8013c2c <s_display_data+0x348>
	case D_GY:
		oled_print_upper(oled_msg_accy, sizeof(oled_msg_accy));
 8013a26:	210b      	movs	r1, #11
 8013a28:	488c      	ldr	r0, [pc, #560]	; (8013c5c <s_display_data+0x378>)
 8013a2a:	f7ff fc6b 	bl	8013304 <oled_print_upper>
		len = sprintf(data_buff, "%d", hr_accy);
 8013a2e:	4b8c      	ldr	r3, [pc, #560]	; (8013c60 <s_display_data+0x37c>)
 8013a30:	881b      	ldrh	r3, [r3, #0]
 8013a32:	461a      	mov	r2, r3
 8013a34:	f107 0308 	add.w	r3, r7, #8
 8013a38:	4981      	ldr	r1, [pc, #516]	; (8013c40 <s_display_data+0x35c>)
 8013a3a:	4618      	mov	r0, r3
 8013a3c:	f000 ff1c 	bl	8014878 <siprintf>
 8013a40:	4603      	mov	r3, r0
 8013a42:	77fb      	strb	r3, [r7, #31]
		oled_print_lower_and_time(data_buff, len > 15 ? 15 : len);
 8013a44:	7ffb      	ldrb	r3, [r7, #31]
 8013a46:	2b0f      	cmp	r3, #15
 8013a48:	bf28      	it	cs
 8013a4a:	230f      	movcs	r3, #15
 8013a4c:	b2da      	uxtb	r2, r3
 8013a4e:	f107 0308 	add.w	r3, r7, #8
 8013a52:	4611      	mov	r1, r2
 8013a54:	4618      	mov	r0, r3
 8013a56:	f7ff fc8b 	bl	8013370 <oled_print_lower_and_time>
		break;
 8013a5a:	e0e7      	b.n	8013c2c <s_display_data+0x348>
	case D_GZ:
		oled_print_upper(oled_msg_accz, sizeof(oled_msg_accz));
 8013a5c:	210b      	movs	r1, #11
 8013a5e:	4881      	ldr	r0, [pc, #516]	; (8013c64 <s_display_data+0x380>)
 8013a60:	f7ff fc50 	bl	8013304 <oled_print_upper>
		len = sprintf(data_buff, "%d", hr_accz);
 8013a64:	4b80      	ldr	r3, [pc, #512]	; (8013c68 <s_display_data+0x384>)
 8013a66:	881b      	ldrh	r3, [r3, #0]
 8013a68:	461a      	mov	r2, r3
 8013a6a:	f107 0308 	add.w	r3, r7, #8
 8013a6e:	4974      	ldr	r1, [pc, #464]	; (8013c40 <s_display_data+0x35c>)
 8013a70:	4618      	mov	r0, r3
 8013a72:	f000 ff01 	bl	8014878 <siprintf>
 8013a76:	4603      	mov	r3, r0
 8013a78:	77fb      	strb	r3, [r7, #31]
		oled_print_lower_and_time(data_buff, len > 15 ? 15 : len);
 8013a7a:	7ffb      	ldrb	r3, [r7, #31]
 8013a7c:	2b0f      	cmp	r3, #15
 8013a7e:	bf28      	it	cs
 8013a80:	230f      	movcs	r3, #15
 8013a82:	b2da      	uxtb	r2, r3
 8013a84:	f107 0308 	add.w	r3, r7, #8
 8013a88:	4611      	mov	r1, r2
 8013a8a:	4618      	mov	r0, r3
 8013a8c:	f7ff fc70 	bl	8013370 <oled_print_lower_and_time>
		break;
 8013a90:	e0cc      	b.n	8013c2c <s_display_data+0x348>
	case D_TOB:
		oled_print_upper(oled_msg_temp_wiring, sizeof(oled_msg_temp_wiring));
 8013a92:	2110      	movs	r1, #16
 8013a94:	4875      	ldr	r0, [pc, #468]	; (8013c6c <s_display_data+0x388>)
 8013a96:	f7ff fc35 	bl	8013304 <oled_print_upper>
		len = sprintf(data_buff, "%d", hr_temp_wiring);
 8013a9a:	4b75      	ldr	r3, [pc, #468]	; (8013c70 <s_display_data+0x38c>)
 8013a9c:	881b      	ldrh	r3, [r3, #0]
 8013a9e:	461a      	mov	r2, r3
 8013aa0:	f107 0308 	add.w	r3, r7, #8
 8013aa4:	4966      	ldr	r1, [pc, #408]	; (8013c40 <s_display_data+0x35c>)
 8013aa6:	4618      	mov	r0, r3
 8013aa8:	f000 fee6 	bl	8014878 <siprintf>
 8013aac:	4603      	mov	r3, r0
 8013aae:	77fb      	strb	r3, [r7, #31]
		oled_print_lower_and_time(data_buff, len > 15 ? 15 : len);
 8013ab0:	7ffb      	ldrb	r3, [r7, #31]
 8013ab2:	2b0f      	cmp	r3, #15
 8013ab4:	bf28      	it	cs
 8013ab6:	230f      	movcs	r3, #15
 8013ab8:	b2da      	uxtb	r2, r3
 8013aba:	f107 0308 	add.w	r3, r7, #8
 8013abe:	4611      	mov	r1, r2
 8013ac0:	4618      	mov	r0, r3
 8013ac2:	f7ff fc55 	bl	8013370 <oled_print_lower_and_time>
		break;
 8013ac6:	e0b1      	b.n	8013c2c <s_display_data+0x348>
	case D_RIZ:
		oled_print_upper(oled_msg_resistance, sizeof(oled_msg_resistance));
 8013ac8:	210f      	movs	r1, #15
 8013aca:	486a      	ldr	r0, [pc, #424]	; (8013c74 <s_display_data+0x390>)
 8013acc:	f7ff fc1a 	bl	8013304 <oled_print_upper>
		len = sprintf(data_buff, "%d", hr_resistance);
 8013ad0:	4b69      	ldr	r3, [pc, #420]	; (8013c78 <s_display_data+0x394>)
 8013ad2:	881b      	ldrh	r3, [r3, #0]
 8013ad4:	461a      	mov	r2, r3
 8013ad6:	f107 0308 	add.w	r3, r7, #8
 8013ada:	4959      	ldr	r1, [pc, #356]	; (8013c40 <s_display_data+0x35c>)
 8013adc:	4618      	mov	r0, r3
 8013ade:	f000 fecb 	bl	8014878 <siprintf>
 8013ae2:	4603      	mov	r3, r0
 8013ae4:	77fb      	strb	r3, [r7, #31]
		oled_print_lower_and_time(data_buff, len > 15 ? 15 : len);
 8013ae6:	7ffb      	ldrb	r3, [r7, #31]
 8013ae8:	2b0f      	cmp	r3, #15
 8013aea:	bf28      	it	cs
 8013aec:	230f      	movcs	r3, #15
 8013aee:	b2da      	uxtb	r2, r3
 8013af0:	f107 0308 	add.w	r3, r7, #8
 8013af4:	4611      	mov	r1, r2
 8013af6:	4618      	mov	r0, r3
 8013af8:	f7ff fc3a 	bl	8013370 <oled_print_lower_and_time>

		break;
 8013afc:	e096      	b.n	8013c2c <s_display_data+0x348>

	case D_SUCC:
		oled_print_upper(oled_msg_succ, sizeof(oled_msg_succ));
 8013afe:	210f      	movs	r1, #15
 8013b00:	485e      	ldr	r0, [pc, #376]	; (8013c7c <s_display_data+0x398>)
 8013b02:	f7ff fbff 	bl	8013304 <oled_print_upper>

		len = sprintf(data_buff, "%d", hr_pack_number);
 8013b06:	4b5e      	ldr	r3, [pc, #376]	; (8013c80 <s_display_data+0x39c>)
 8013b08:	881b      	ldrh	r3, [r3, #0]
 8013b0a:	461a      	mov	r2, r3
 8013b0c:	f107 0308 	add.w	r3, r7, #8
 8013b10:	494b      	ldr	r1, [pc, #300]	; (8013c40 <s_display_data+0x35c>)
 8013b12:	4618      	mov	r0, r3
 8013b14:	f000 feb0 	bl	8014878 <siprintf>
 8013b18:	4603      	mov	r3, r0
 8013b1a:	77fb      	strb	r3, [r7, #31]
		oled_print_lower_and_time(data_buff, len > 15 ? 15 : len);
 8013b1c:	7ffb      	ldrb	r3, [r7, #31]
 8013b1e:	2b0f      	cmp	r3, #15
 8013b20:	bf28      	it	cs
 8013b22:	230f      	movcs	r3, #15
 8013b24:	b2da      	uxtb	r2, r3
 8013b26:	f107 0308 	add.w	r3, r7, #8
 8013b2a:	4611      	mov	r1, r2
 8013b2c:	4618      	mov	r0, r3
 8013b2e:	f7ff fc1f 	bl	8013370 <oled_print_lower_and_time>

		break;
 8013b32:	e07b      	b.n	8013c2c <s_display_data+0x348>

	case D_DATE:
		HAL_RTC_GetDate(&hrtc, &date, RTC_FORMAT_BIN);
 8013b34:	f107 0318 	add.w	r3, r7, #24
 8013b38:	2200      	movs	r2, #0
 8013b3a:	4619      	mov	r1, r3
 8013b3c:	4851      	ldr	r0, [pc, #324]	; (8013c84 <s_display_data+0x3a0>)
 8013b3e:	f7f0 fe5d 	bl	80047fc <HAL_RTC_GetDate>
		len = sprintf(data_buff, "%02d.%02d.%d", date.Date, date.Month, date.Year +1900);
 8013b42:	7ebb      	ldrb	r3, [r7, #26]
 8013b44:	461a      	mov	r2, r3
 8013b46:	7e7b      	ldrb	r3, [r7, #25]
 8013b48:	4619      	mov	r1, r3
 8013b4a:	7efb      	ldrb	r3, [r7, #27]
 8013b4c:	f203 736c 	addw	r3, r3, #1900	; 0x76c
 8013b50:	f107 0008 	add.w	r0, r7, #8
 8013b54:	9300      	str	r3, [sp, #0]
 8013b56:	460b      	mov	r3, r1
 8013b58:	494b      	ldr	r1, [pc, #300]	; (8013c88 <s_display_data+0x3a4>)
 8013b5a:	f000 fe8d 	bl	8014878 <siprintf>
 8013b5e:	4603      	mov	r3, r0
 8013b60:	77fb      	strb	r3, [r7, #31]

		oled_print_upper(data_buff, len);
 8013b62:	7ffa      	ldrb	r2, [r7, #31]
 8013b64:	f107 0308 	add.w	r3, r7, #8
 8013b68:	4611      	mov	r1, r2
 8013b6a:	4618      	mov	r0, r3
 8013b6c:	f7ff fbca 	bl	8013304 <oled_print_upper>
		oled_print_lower(" ", 1);
 8013b70:	2101      	movs	r1, #1
 8013b72:	4846      	ldr	r0, [pc, #280]	; (8013c8c <s_display_data+0x3a8>)
 8013b74:	f7ff fc5a 	bl	801342c <oled_print_lower>
		break;
 8013b78:	e058      	b.n	8013c2c <s_display_data+0x348>
	case D_CONN_PARAMS:
		len = sprintf(data_buff, "%d.%d.%d.%d", hr_bn_ip_h >> 8, hr_bn_ip_h & 0xFF, hr_bn_ip_l >> 8, hr_bn_ip_l & 0xFF);
 8013b7a:	4b45      	ldr	r3, [pc, #276]	; (8013c90 <s_display_data+0x3ac>)
 8013b7c:	881b      	ldrh	r3, [r3, #0]
 8013b7e:	0a1b      	lsrs	r3, r3, #8
 8013b80:	b29b      	uxth	r3, r3
 8013b82:	461c      	mov	r4, r3
 8013b84:	4b42      	ldr	r3, [pc, #264]	; (8013c90 <s_display_data+0x3ac>)
 8013b86:	881b      	ldrh	r3, [r3, #0]
 8013b88:	b2da      	uxtb	r2, r3
 8013b8a:	4b42      	ldr	r3, [pc, #264]	; (8013c94 <s_display_data+0x3b0>)
 8013b8c:	881b      	ldrh	r3, [r3, #0]
 8013b8e:	0a1b      	lsrs	r3, r3, #8
 8013b90:	b29b      	uxth	r3, r3
 8013b92:	4619      	mov	r1, r3
 8013b94:	4b3f      	ldr	r3, [pc, #252]	; (8013c94 <s_display_data+0x3b0>)
 8013b96:	881b      	ldrh	r3, [r3, #0]
 8013b98:	b2db      	uxtb	r3, r3
 8013b9a:	f107 0008 	add.w	r0, r7, #8
 8013b9e:	9301      	str	r3, [sp, #4]
 8013ba0:	9100      	str	r1, [sp, #0]
 8013ba2:	4613      	mov	r3, r2
 8013ba4:	4622      	mov	r2, r4
 8013ba6:	493c      	ldr	r1, [pc, #240]	; (8013c98 <s_display_data+0x3b4>)
 8013ba8:	f000 fe66 	bl	8014878 <siprintf>
 8013bac:	4603      	mov	r3, r0
 8013bae:	77fb      	strb	r3, [r7, #31]
		oled_print_upper(data_buff, len);
 8013bb0:	7ffa      	ldrb	r2, [r7, #31]
 8013bb2:	f107 0308 	add.w	r3, r7, #8
 8013bb6:	4611      	mov	r1, r2
 8013bb8:	4618      	mov	r0, r3
 8013bba:	f7ff fba3 	bl	8013304 <oled_print_upper>
		len = sprintf(data_buff, "MB: %#02X",hr_bn_modbus_addr);
 8013bbe:	4b37      	ldr	r3, [pc, #220]	; (8013c9c <s_display_data+0x3b8>)
 8013bc0:	881b      	ldrh	r3, [r3, #0]
 8013bc2:	461a      	mov	r2, r3
 8013bc4:	f107 0308 	add.w	r3, r7, #8
 8013bc8:	4935      	ldr	r1, [pc, #212]	; (8013ca0 <s_display_data+0x3bc>)
 8013bca:	4618      	mov	r0, r3
 8013bcc:	f000 fe54 	bl	8014878 <siprintf>
 8013bd0:	4603      	mov	r3, r0
 8013bd2:	77fb      	strb	r3, [r7, #31]
		oled_print_lower(data_buff, len);
 8013bd4:	7ffa      	ldrb	r2, [r7, #31]
 8013bd6:	f107 0308 	add.w	r3, r7, #8
 8013bda:	4611      	mov	r1, r2
 8013bdc:	4618      	mov	r0, r3
 8013bde:	f7ff fc25 	bl	801342c <oled_print_lower>
		break;
 8013be2:	e023      	b.n	8013c2c <s_display_data+0x348>
	case D_ERRCNT:
		oled_print_upper(oled_msg_total, sizeof(oled_msg_total));
 8013be4:	210d      	movs	r1, #13
 8013be6:	482f      	ldr	r0, [pc, #188]	; (8013ca4 <s_display_data+0x3c0>)
 8013be8:	f7ff fb8c 	bl	8013304 <oled_print_upper>
		len = sprintf(data_buff, "%d", (hr_bn_err_packs + hr_pack_number));
 8013bec:	4b2e      	ldr	r3, [pc, #184]	; (8013ca8 <s_display_data+0x3c4>)
 8013bee:	881b      	ldrh	r3, [r3, #0]
 8013bf0:	461a      	mov	r2, r3
 8013bf2:	4b23      	ldr	r3, [pc, #140]	; (8013c80 <s_display_data+0x39c>)
 8013bf4:	881b      	ldrh	r3, [r3, #0]
 8013bf6:	441a      	add	r2, r3
 8013bf8:	f107 0308 	add.w	r3, r7, #8
 8013bfc:	4910      	ldr	r1, [pc, #64]	; (8013c40 <s_display_data+0x35c>)
 8013bfe:	4618      	mov	r0, r3
 8013c00:	f000 fe3a 	bl	8014878 <siprintf>
 8013c04:	4603      	mov	r3, r0
 8013c06:	77fb      	strb	r3, [r7, #31]
		oled_print_lower_and_time(data_buff, len > 15 ? 15 : len);
 8013c08:	7ffb      	ldrb	r3, [r7, #31]
 8013c0a:	2b0f      	cmp	r3, #15
 8013c0c:	bf28      	it	cs
 8013c0e:	230f      	movcs	r3, #15
 8013c10:	b2da      	uxtb	r2, r3
 8013c12:	f107 0308 	add.w	r3, r7, #8
 8013c16:	4611      	mov	r1, r2
 8013c18:	4618      	mov	r0, r3
 8013c1a:	f7ff fba9 	bl	8013370 <oled_print_lower_and_time>
		break;
 8013c1e:	e005      	b.n	8013c2c <s_display_data+0x348>
	case D_ERR:
		oled_print_upper(oled_msg_temp_plast, sizeof(oled_msg_temp_plast));
 8013c20:	2110      	movs	r1, #16
 8013c22:	4805      	ldr	r0, [pc, #20]	; (8013c38 <s_display_data+0x354>)
 8013c24:	f7ff fb6e 	bl	8013304 <oled_print_upper>

		//s_display_value(r_izol); Not implemented yet
		break;
 8013c28:	e000      	b.n	8013c2c <s_display_data+0x348>
	default:
		break;
 8013c2a:	bf00      	nop
	}

}
 8013c2c:	bf00      	nop
 8013c2e:	3724      	adds	r7, #36	; 0x24
 8013c30:	46bd      	mov	sp, r7
 8013c32:	bd90      	pop	{r4, r7, pc}
 8013c34:	08017158 	.word	0x08017158
 8013c38:	08017558 	.word	0x08017558
 8013c3c:	20000056 	.word	0x20000056
 8013c40:	08017168 	.word	0x08017168
 8013c44:	08017568 	.word	0x08017568
 8013c48:	2000005c 	.word	0x2000005c
 8013c4c:	08017574 	.word	0x08017574
 8013c50:	20000058 	.word	0x20000058
 8013c54:	08017584 	.word	0x08017584
 8013c58:	2000005e 	.word	0x2000005e
 8013c5c:	08017590 	.word	0x08017590
 8013c60:	20000060 	.word	0x20000060
 8013c64:	0801759c 	.word	0x0801759c
 8013c68:	20000064 	.word	0x20000064
 8013c6c:	080175a8 	.word	0x080175a8
 8013c70:	2000005a 	.word	0x2000005a
 8013c74:	080175b8 	.word	0x080175b8
 8013c78:	20000052 	.word	0x20000052
 8013c7c:	08017538 	.word	0x08017538
 8013c80:	20000050 	.word	0x20000050
 8013c84:	200010f8 	.word	0x200010f8
 8013c88:	0801716c 	.word	0x0801716c
 8013c8c:	0801717c 	.word	0x0801717c
 8013c90:	2000097e 	.word	0x2000097e
 8013c94:	2000097c 	.word	0x2000097c
 8013c98:	08017180 	.word	0x08017180
 8013c9c:	20000956 	.word	0x20000956
 8013ca0:	0801718c 	.word	0x0801718c
 8013ca4:	08017548 	.word	0x08017548
 8013ca8:	20000944 	.word	0x20000944

08013cac <task_oled>:

void task_oled(void *pvParameters)
{
 8013cac:	b580      	push	{r7, lr}
 8013cae:	b088      	sub	sp, #32
 8013cb0:	af00      	add	r7, sp, #0
 8013cb2:	6078      	str	r0, [r7, #4]
	char buffer[16];
	char len;
	static uint8_t prev_exp_state;
	oled_lcd_init();
 8013cb4:	f7ff fb07 	bl	80132c6 <oled_lcd_init>

	for(;;)
	{
		if(explicit_oled_state!= D_NONE)
 8013cb8:	4b46      	ldr	r3, [pc, #280]	; (8013dd4 <task_oled+0x128>)
 8013cba:	781b      	ldrb	r3, [r3, #0]
 8013cbc:	b2db      	uxtb	r3, r3
 8013cbe:	2b00      	cmp	r3, #0
 8013cc0:	d062      	beq.n	8013d88 <task_oled+0xdc>
		{
			if (explicit_oled_state != prev_exp_state)
 8013cc2:	4b44      	ldr	r3, [pc, #272]	; (8013dd4 <task_oled+0x128>)
 8013cc4:	781b      	ldrb	r3, [r3, #0]
 8013cc6:	b2da      	uxtb	r2, r3
 8013cc8:	4b43      	ldr	r3, [pc, #268]	; (8013dd8 <task_oled+0x12c>)
 8013cca:	781b      	ldrb	r3, [r3, #0]
 8013ccc:	429a      	cmp	r2, r3
 8013cce:	d006      	beq.n	8013cde <task_oled+0x32>
			{
				prev_exp_state = explicit_oled_state;
 8013cd0:	4b40      	ldr	r3, [pc, #256]	; (8013dd4 <task_oled+0x128>)
 8013cd2:	781b      	ldrb	r3, [r3, #0]
 8013cd4:	b2da      	uxtb	r2, r3
 8013cd6:	4b40      	ldr	r3, [pc, #256]	; (8013dd8 <task_oled+0x12c>)
 8013cd8:	701a      	strb	r2, [r3, #0]
				oled_clr_all();
 8013cda:	f7ff fbca 	bl	8013472 <oled_clr_all>
			}
			switch(explicit_oled_state)
 8013cde:	4b3d      	ldr	r3, [pc, #244]	; (8013dd4 <task_oled+0x128>)
 8013ce0:	781b      	ldrb	r3, [r3, #0]
 8013ce2:	b2db      	uxtb	r3, r3
 8013ce4:	3b01      	subs	r3, #1
 8013ce6:	2b03      	cmp	r3, #3
 8013ce8:	d848      	bhi.n	8013d7c <task_oled+0xd0>
 8013cea:	a201      	add	r2, pc, #4	; (adr r2, 8013cf0 <task_oled+0x44>)
 8013cec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013cf0:	08013d01 	.word	0x08013d01
 8013cf4:	08013d35 	.word	0x08013d35
 8013cf8:	08013d3f 	.word	0x08013d3f
 8013cfc:	08013d73 	.word	0x08013d73
			{
			case D_USB_ATTACHED:
				oled_print_upper(oled_usb_msg_connected, sizeof(oled_usb_msg_connected));
 8013d00:	210d      	movs	r1, #13
 8013d02:	4836      	ldr	r0, [pc, #216]	; (8013ddc <task_oled+0x130>)
 8013d04:	f7ff fafe 	bl	8013304 <oled_print_upper>
				len = sprintf(buffer, "V: %04x, P: %04x",hUsbHostFS.device.DevDesc.idVendor, hUsbHostFS.device.DevDesc.idProduct);
 8013d08:	4b35      	ldr	r3, [pc, #212]	; (8013de0 <task_oled+0x134>)
 8013d0a:	f8b3 3328 	ldrh.w	r3, [r3, #808]	; 0x328
 8013d0e:	461a      	mov	r2, r3
 8013d10:	4b33      	ldr	r3, [pc, #204]	; (8013de0 <task_oled+0x134>)
 8013d12:	f8b3 332a 	ldrh.w	r3, [r3, #810]	; 0x32a
 8013d16:	f107 000c 	add.w	r0, r7, #12
 8013d1a:	4932      	ldr	r1, [pc, #200]	; (8013de4 <task_oled+0x138>)
 8013d1c:	f000 fdac 	bl	8014878 <siprintf>
 8013d20:	4603      	mov	r3, r0
 8013d22:	77fb      	strb	r3, [r7, #31]
				oled_print_lower(buffer, len);
 8013d24:	7ffa      	ldrb	r2, [r7, #31]
 8013d26:	f107 030c 	add.w	r3, r7, #12
 8013d2a:	4611      	mov	r1, r2
 8013d2c:	4618      	mov	r0, r3
 8013d2e:	f7ff fb7d 	bl	801342c <oled_print_lower>
				break;
 8013d32:	e024      	b.n	8013d7e <task_oled+0xd2>
			case D_USB_WRITING:
				oled_print_upper(oled_usb_msg_writing, sizeof(oled_usb_msg_writing));
 8013d34:	2110      	movs	r1, #16
 8013d36:	482c      	ldr	r0, [pc, #176]	; (8013de8 <task_oled+0x13c>)
 8013d38:	f7ff fae4 	bl	8013304 <oled_print_upper>
				break;
 8013d3c:	e01f      	b.n	8013d7e <task_oled+0xd2>
			case D_USB_FINISHED:
				oled_print_upper(oled_usb_msg_finished, sizeof(oled_usb_msg_finished));
 8013d3e:	210f      	movs	r1, #15
 8013d40:	482a      	ldr	r0, [pc, #168]	; (8013dec <task_oled+0x140>)
 8013d42:	f7ff fadf 	bl	8013304 <oled_print_upper>
				len = sprintf(buffer, "V: %04x, P: %04x",hUsbHostFS.device.DevDesc.idVendor, hUsbHostFS.device.DevDesc.idProduct);
 8013d46:	4b26      	ldr	r3, [pc, #152]	; (8013de0 <task_oled+0x134>)
 8013d48:	f8b3 3328 	ldrh.w	r3, [r3, #808]	; 0x328
 8013d4c:	461a      	mov	r2, r3
 8013d4e:	4b24      	ldr	r3, [pc, #144]	; (8013de0 <task_oled+0x134>)
 8013d50:	f8b3 332a 	ldrh.w	r3, [r3, #810]	; 0x32a
 8013d54:	f107 000c 	add.w	r0, r7, #12
 8013d58:	4922      	ldr	r1, [pc, #136]	; (8013de4 <task_oled+0x138>)
 8013d5a:	f000 fd8d 	bl	8014878 <siprintf>
 8013d5e:	4603      	mov	r3, r0
 8013d60:	77fb      	strb	r3, [r7, #31]
				oled_print_lower(buffer, len);
 8013d62:	7ffa      	ldrb	r2, [r7, #31]
 8013d64:	f107 030c 	add.w	r3, r7, #12
 8013d68:	4611      	mov	r1, r2
 8013d6a:	4618      	mov	r0, r3
 8013d6c:	f7ff fb5e 	bl	801342c <oled_print_lower>
				break;
 8013d70:	e005      	b.n	8013d7e <task_oled+0xd2>
			case D_USB_ERROR:
				oled_print_upper(oled_usb_msg_error, sizeof(oled_usb_msg_error));
 8013d72:	210d      	movs	r1, #13
 8013d74:	481e      	ldr	r0, [pc, #120]	; (8013df0 <task_oled+0x144>)
 8013d76:	f7ff fac5 	bl	8013304 <oled_print_upper>
				break;
 8013d7a:	e000      	b.n	8013d7e <task_oled+0xd2>
			default:
				break;
 8013d7c:	bf00      	nop
			}
			vTaskDelay(500);
 8013d7e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8013d82:	f7fa fc47 	bl	800e614 <vTaskDelay>
 8013d86:	e797      	b.n	8013cb8 <task_oled+0xc>
		}
		else
		{
			if (display_state != D_ERR)
 8013d88:	4b1a      	ldr	r3, [pc, #104]	; (8013df4 <task_oled+0x148>)
 8013d8a:	781b      	ldrb	r3, [r3, #0]
 8013d8c:	b2db      	uxtb	r3, r3
 8013d8e:	2b0d      	cmp	r3, #13
 8013d90:	d015      	beq.n	8013dbe <task_oled+0x112>
			{
				display_state++;
 8013d92:	4b18      	ldr	r3, [pc, #96]	; (8013df4 <task_oled+0x148>)
 8013d94:	781b      	ldrb	r3, [r3, #0]
 8013d96:	b2db      	uxtb	r3, r3
 8013d98:	3301      	adds	r3, #1
 8013d9a:	b2da      	uxtb	r2, r3
 8013d9c:	4b15      	ldr	r3, [pc, #84]	; (8013df4 <task_oled+0x148>)
 8013d9e:	701a      	strb	r2, [r3, #0]
				if (display_state == D_ERR)
 8013da0:	4b14      	ldr	r3, [pc, #80]	; (8013df4 <task_oled+0x148>)
 8013da2:	781b      	ldrb	r3, [r3, #0]
 8013da4:	b2db      	uxtb	r3, r3
 8013da6:	2b0d      	cmp	r3, #13
 8013da8:	d102      	bne.n	8013db0 <task_oled+0x104>
					display_state = D_TMC;
 8013daa:	4b12      	ldr	r3, [pc, #72]	; (8013df4 <task_oled+0x148>)
 8013dac:	2201      	movs	r2, #1
 8013dae:	701a      	strb	r2, [r3, #0]

				s_display_data(display_state);
 8013db0:	4b10      	ldr	r3, [pc, #64]	; (8013df4 <task_oled+0x148>)
 8013db2:	781b      	ldrb	r3, [r3, #0]
 8013db4:	b2db      	uxtb	r3, r3
 8013db6:	4618      	mov	r0, r3
 8013db8:	f7ff fd94 	bl	80138e4 <s_display_data>
 8013dbc:	e005      	b.n	8013dca <task_oled+0x11e>
			}
			else
			{
				s_display_data(display_state);
 8013dbe:	4b0d      	ldr	r3, [pc, #52]	; (8013df4 <task_oled+0x148>)
 8013dc0:	781b      	ldrb	r3, [r3, #0]
 8013dc2:	b2db      	uxtb	r3, r3
 8013dc4:	4618      	mov	r0, r3
 8013dc6:	f7ff fd8d 	bl	80138e4 <s_display_data>
			}
			vTaskDelay(1500);
 8013dca:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8013dce:	f7fa fc21 	bl	800e614 <vTaskDelay>
		if(explicit_oled_state!= D_NONE)
 8013dd2:	e771      	b.n	8013cb8 <task_oled+0xc>
 8013dd4:	200008c2 	.word	0x200008c2
 8013dd8:	200008c3 	.word	0x200008c3
 8013ddc:	080175c8 	.word	0x080175c8
 8013de0:	2000149c 	.word	0x2000149c
 8013de4:	08017198 	.word	0x08017198
 8013de8:	080175d8 	.word	0x080175d8
 8013dec:	080175e8 	.word	0x080175e8
 8013df0:	080175f8 	.word	0x080175f8
 8013df4:	200008c1 	.word	0x200008c1

08013df8 <disk_initialize>:
  * @brief  Initializes a Disk
  * @param  pdrv: Physical drive number
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize(BYTE pdrv)
{
 8013df8:	b480      	push	{r7}
 8013dfa:	b083      	sub	sp, #12
 8013dfc:	af00      	add	r7, sp, #0
 8013dfe:	4603      	mov	r3, r0
 8013e00:	71fb      	strb	r3, [r7, #7]
  return RES_OK;
 8013e02:	2300      	movs	r3, #0
}
 8013e04:	4618      	mov	r0, r3
 8013e06:	370c      	adds	r7, #12
 8013e08:	46bd      	mov	sp, r7
 8013e0a:	bc80      	pop	{r7}
 8013e0c:	4770      	bx	lr
	...

08013e10 <disk_status>:
  * @brief  Gets Disk Status
  * @param  pdrv: Physical drive number
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status(BYTE pdrv)
{
 8013e10:	b580      	push	{r7, lr}
 8013e12:	b084      	sub	sp, #16
 8013e14:	af00      	add	r7, sp, #0
 8013e16:	4603      	mov	r3, r0
 8013e18:	71fb      	strb	r3, [r7, #7]
  DRESULT res = RES_ERROR;
 8013e1a:	2301      	movs	r3, #1
 8013e1c:	73fb      	strb	r3, [r7, #15]

  if (USBH_MSC_UnitIsReady(&hUsbHostFS, pdrv))
 8013e1e:	79fb      	ldrb	r3, [r7, #7]
 8013e20:	4619      	mov	r1, r3
 8013e22:	4808      	ldr	r0, [pc, #32]	; (8013e44 <disk_status+0x34>)
 8013e24:	f7f3 fffe 	bl	8007e24 <USBH_MSC_UnitIsReady>
 8013e28:	4603      	mov	r3, r0
 8013e2a:	2b00      	cmp	r3, #0
 8013e2c:	d002      	beq.n	8013e34 <disk_status+0x24>
  {
    res = RES_OK;
 8013e2e:	2300      	movs	r3, #0
 8013e30:	73fb      	strb	r3, [r7, #15]
 8013e32:	e001      	b.n	8013e38 <disk_status+0x28>
  }
  else
  {
    res = RES_ERROR;
 8013e34:	2301      	movs	r3, #1
 8013e36:	73fb      	strb	r3, [r7, #15]
  }

  return res;
 8013e38:	7bfb      	ldrb	r3, [r7, #15]
}
 8013e3a:	4618      	mov	r0, r3
 8013e3c:	3710      	adds	r7, #16
 8013e3e:	46bd      	mov	sp, r7
 8013e40:	bd80      	pop	{r7, pc}
 8013e42:	bf00      	nop
 8013e44:	2000149c 	.word	0x2000149c

08013e48 <disk_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read
  * @retval DRESULT: Operation result
  */
DRESULT disk_read(BYTE pdrv, BYTE * buff, DWORD sector, UINT count)
{
 8013e48:	b590      	push	{r4, r7, lr}
 8013e4a:	f5ad 7d15 	sub.w	sp, sp, #596	; 0x254
 8013e4e:	af02      	add	r7, sp, #8
 8013e50:	4604      	mov	r4, r0
 8013e52:	f107 0008 	add.w	r0, r7, #8
 8013e56:	6001      	str	r1, [r0, #0]
 8013e58:	1d39      	adds	r1, r7, #4
 8013e5a:	600a      	str	r2, [r1, #0]
 8013e5c:	463a      	mov	r2, r7
 8013e5e:	6013      	str	r3, [r2, #0]
 8013e60:	f107 030f 	add.w	r3, r7, #15
 8013e64:	4622      	mov	r2, r4
 8013e66:	701a      	strb	r2, [r3, #0]
  DRESULT res = RES_ERROR;
 8013e68:	2301      	movs	r3, #1
 8013e6a:	f887 3247 	strb.w	r3, [r7, #583]	; 0x247
  MSC_LUNTypeDef info;
  USBH_StatusTypeDef status = USBH_OK;
 8013e6e:	2300      	movs	r3, #0
 8013e70:	f887 3246 	strb.w	r3, [r7, #582]	; 0x246
  DWORD scratch[_MAX_SS / 4];

  if ((DWORD) buff & 3)         /* DMA Alignment issue, do single up to aligned 
 8013e74:	f107 0308 	add.w	r3, r7, #8
 8013e78:	681b      	ldr	r3, [r3, #0]
 8013e7a:	f003 0303 	and.w	r3, r3, #3
 8013e7e:	2b00      	cmp	r3, #0
 8013e80:	d031      	beq.n	8013ee6 <disk_read+0x9e>
                                 * buffer */
  {
    while ((count--) && (status == USBH_OK))
 8013e82:	e024      	b.n	8013ece <disk_read+0x86>
    {
      status =
        USBH_MSC_Read(&hUsbHostFS, pdrv, sector + count, (uint8_t *) scratch, 1);
 8013e84:	1d3a      	adds	r2, r7, #4
 8013e86:	463b      	mov	r3, r7
 8013e88:	6812      	ldr	r2, [r2, #0]
 8013e8a:	681b      	ldr	r3, [r3, #0]
 8013e8c:	441a      	add	r2, r3
      status =
 8013e8e:	f107 0010 	add.w	r0, r7, #16
 8013e92:	f107 030f 	add.w	r3, r7, #15
 8013e96:	7819      	ldrb	r1, [r3, #0]
 8013e98:	2301      	movs	r3, #1
 8013e9a:	9300      	str	r3, [sp, #0]
 8013e9c:	4603      	mov	r3, r0
 8013e9e:	4834      	ldr	r0, [pc, #208]	; (8013f70 <disk_read+0x128>)
 8013ea0:	f7f4 f808 	bl	8007eb4 <USBH_MSC_Read>
 8013ea4:	4603      	mov	r3, r0
 8013ea6:	f887 3246 	strb.w	r3, [r7, #582]	; 0x246
      if (status == USBH_OK)
 8013eaa:	f897 3246 	ldrb.w	r3, [r7, #582]	; 0x246
 8013eae:	2b00      	cmp	r3, #0
 8013eb0:	d12c      	bne.n	8013f0c <disk_read+0xc4>
      {
        memcpy(&buff[count * _MAX_SS], scratch, _MAX_SS);
 8013eb2:	463b      	mov	r3, r7
 8013eb4:	681b      	ldr	r3, [r3, #0]
 8013eb6:	025b      	lsls	r3, r3, #9
 8013eb8:	f107 0208 	add.w	r2, r7, #8
 8013ebc:	6812      	ldr	r2, [r2, #0]
 8013ebe:	4413      	add	r3, r2
 8013ec0:	f107 0110 	add.w	r1, r7, #16
 8013ec4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8013ec8:	4618      	mov	r0, r3
 8013eca:	f000 fbdb 	bl	8014684 <memcpy>
    while ((count--) && (status == USBH_OK))
 8013ece:	463b      	mov	r3, r7
 8013ed0:	681b      	ldr	r3, [r3, #0]
 8013ed2:	463a      	mov	r2, r7
 8013ed4:	1e59      	subs	r1, r3, #1
 8013ed6:	6011      	str	r1, [r2, #0]
 8013ed8:	2b00      	cmp	r3, #0
 8013eda:	d018      	beq.n	8013f0e <disk_read+0xc6>
 8013edc:	f897 3246 	ldrb.w	r3, [r7, #582]	; 0x246
 8013ee0:	2b00      	cmp	r3, #0
 8013ee2:	d0cf      	beq.n	8013e84 <disk_read+0x3c>
 8013ee4:	e013      	b.n	8013f0e <disk_read+0xc6>
      }
    }
  }
  else
  {
    status = USBH_MSC_Read(&hUsbHostFS, pdrv, sector, buff, count);
 8013ee6:	f107 0308 	add.w	r3, r7, #8
 8013eea:	1d3a      	adds	r2, r7, #4
 8013eec:	f107 010f 	add.w	r1, r7, #15
 8013ef0:	7808      	ldrb	r0, [r1, #0]
 8013ef2:	4639      	mov	r1, r7
 8013ef4:	6809      	ldr	r1, [r1, #0]
 8013ef6:	9100      	str	r1, [sp, #0]
 8013ef8:	681b      	ldr	r3, [r3, #0]
 8013efa:	6812      	ldr	r2, [r2, #0]
 8013efc:	4601      	mov	r1, r0
 8013efe:	481c      	ldr	r0, [pc, #112]	; (8013f70 <disk_read+0x128>)
 8013f00:	f7f3 ffd8 	bl	8007eb4 <USBH_MSC_Read>
 8013f04:	4603      	mov	r3, r0
 8013f06:	f887 3246 	strb.w	r3, [r7, #582]	; 0x246
 8013f0a:	e000      	b.n	8013f0e <disk_read+0xc6>
        break;
 8013f0c:	bf00      	nop
  }

  if (status == USBH_OK)
 8013f0e:	f897 3246 	ldrb.w	r3, [r7, #582]	; 0x246
 8013f12:	2b00      	cmp	r3, #0
 8013f14:	d103      	bne.n	8013f1e <disk_read+0xd6>
  {
    res = RES_OK;
 8013f16:	2300      	movs	r3, #0
 8013f18:	f887 3247 	strb.w	r3, [r7, #583]	; 0x247
 8013f1c:	e021      	b.n	8013f62 <disk_read+0x11a>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&hUsbHostFS, pdrv, &info);
 8013f1e:	f507 7204 	add.w	r2, r7, #528	; 0x210
 8013f22:	f107 030f 	add.w	r3, r7, #15
 8013f26:	781b      	ldrb	r3, [r3, #0]
 8013f28:	4619      	mov	r1, r3
 8013f2a:	4811      	ldr	r0, [pc, #68]	; (8013f70 <disk_read+0x128>)
 8013f2c:	f7f3 ff9e 	bl	8007e6c <USBH_MSC_GetLUNInfo>

    switch (info.sense.asc)
 8013f30:	f897 321d 	ldrb.w	r3, [r7, #541]	; 0x21d
 8013f34:	2b28      	cmp	r3, #40	; 0x28
 8013f36:	d003      	beq.n	8013f40 <disk_read+0xf8>
 8013f38:	2b3a      	cmp	r3, #58	; 0x3a
 8013f3a:	d001      	beq.n	8013f40 <disk_read+0xf8>
 8013f3c:	2b04      	cmp	r3, #4
 8013f3e:	d10c      	bne.n	8013f5a <disk_read+0x112>
    {
    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
      USBH_ErrLog("USB Disk is not ready!");
 8013f40:	480c      	ldr	r0, [pc, #48]	; (8013f74 <disk_read+0x12c>)
 8013f42:	f000 fc5d 	bl	8014800 <iprintf>
 8013f46:	480c      	ldr	r0, [pc, #48]	; (8013f78 <disk_read+0x130>)
 8013f48:	f000 fc5a 	bl	8014800 <iprintf>
 8013f4c:	200a      	movs	r0, #10
 8013f4e:	f000 fc6f 	bl	8014830 <putchar>
      res = RES_NOTRDY;
 8013f52:	2303      	movs	r3, #3
 8013f54:	f887 3247 	strb.w	r3, [r7, #583]	; 0x247
      break;
 8013f58:	e003      	b.n	8013f62 <disk_read+0x11a>

    default:
      res = RES_ERROR;
 8013f5a:	2301      	movs	r3, #1
 8013f5c:	f887 3247 	strb.w	r3, [r7, #583]	; 0x247
      break;
 8013f60:	bf00      	nop
    }
  }

  return res;
 8013f62:	f897 3247 	ldrb.w	r3, [r7, #583]	; 0x247
}
 8013f66:	4618      	mov	r0, r3
 8013f68:	f507 7713 	add.w	r7, r7, #588	; 0x24c
 8013f6c:	46bd      	mov	sp, r7
 8013f6e:	bd90      	pop	{r4, r7, pc}
 8013f70:	2000149c 	.word	0x2000149c
 8013f74:	080171ac 	.word	0x080171ac
 8013f78:	080171b4 	.word	0x080171b4

08013f7c <disk_write>:
  * @param  count: Number of sectors to write
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE
DRESULT disk_write(BYTE pdrv, const BYTE * buff, DWORD sector, UINT count)
{
 8013f7c:	b590      	push	{r4, r7, lr}
 8013f7e:	f5ad 7d15 	sub.w	sp, sp, #596	; 0x254
 8013f82:	af02      	add	r7, sp, #8
 8013f84:	4604      	mov	r4, r0
 8013f86:	f107 0008 	add.w	r0, r7, #8
 8013f8a:	6001      	str	r1, [r0, #0]
 8013f8c:	1d39      	adds	r1, r7, #4
 8013f8e:	600a      	str	r2, [r1, #0]
 8013f90:	463a      	mov	r2, r7
 8013f92:	6013      	str	r3, [r2, #0]
 8013f94:	f107 030f 	add.w	r3, r7, #15
 8013f98:	4622      	mov	r2, r4
 8013f9a:	701a      	strb	r2, [r3, #0]
  DRESULT res = RES_ERROR;
 8013f9c:	2301      	movs	r3, #1
 8013f9e:	f887 3247 	strb.w	r3, [r7, #583]	; 0x247
  MSC_LUNTypeDef info;
  USBH_StatusTypeDef status = USBH_OK;
 8013fa2:	2300      	movs	r3, #0
 8013fa4:	f887 3246 	strb.w	r3, [r7, #582]	; 0x246
  DWORD scratch[_MAX_SS / 4];

  if ((DWORD) buff & 3)         /* DMA Alignment issue, do single up to aligned 
 8013fa8:	f107 0308 	add.w	r3, r7, #8
 8013fac:	681b      	ldr	r3, [r3, #0]
 8013fae:	f003 0303 	and.w	r3, r3, #3
 8013fb2:	2b00      	cmp	r3, #0
 8013fb4:	d02d      	beq.n	8014012 <disk_write+0x96>
                                 * buffer */
  {
    while (count--)
 8013fb6:	e024      	b.n	8014002 <disk_write+0x86>
    {
      memcpy(scratch, &buff[count * _MAX_SS], _MAX_SS);
 8013fb8:	463b      	mov	r3, r7
 8013fba:	681b      	ldr	r3, [r3, #0]
 8013fbc:	025b      	lsls	r3, r3, #9
 8013fbe:	f107 0208 	add.w	r2, r7, #8
 8013fc2:	6812      	ldr	r2, [r2, #0]
 8013fc4:	18d1      	adds	r1, r2, r3
 8013fc6:	f107 0310 	add.w	r3, r7, #16
 8013fca:	f44f 7200 	mov.w	r2, #512	; 0x200
 8013fce:	4618      	mov	r0, r3
 8013fd0:	f000 fb58 	bl	8014684 <memcpy>

      status =
        USBH_MSC_Write(&hUsbHostFS, pdrv, sector + count, (BYTE *) scratch, 1);
 8013fd4:	1d3a      	adds	r2, r7, #4
 8013fd6:	463b      	mov	r3, r7
 8013fd8:	6812      	ldr	r2, [r2, #0]
 8013fda:	681b      	ldr	r3, [r3, #0]
 8013fdc:	441a      	add	r2, r3
      status =
 8013fde:	f107 0010 	add.w	r0, r7, #16
 8013fe2:	f107 030f 	add.w	r3, r7, #15
 8013fe6:	7819      	ldrb	r1, [r3, #0]
 8013fe8:	2301      	movs	r3, #1
 8013fea:	9300      	str	r3, [sp, #0]
 8013fec:	4603      	mov	r3, r0
 8013fee:	4835      	ldr	r0, [pc, #212]	; (80140c4 <disk_write+0x148>)
 8013ff0:	f7f3 ffc9 	bl	8007f86 <USBH_MSC_Write>
 8013ff4:	4603      	mov	r3, r0
 8013ff6:	f887 3246 	strb.w	r3, [r7, #582]	; 0x246
      if (status == USBH_FAIL)
 8013ffa:	f897 3246 	ldrb.w	r3, [r7, #582]	; 0x246
 8013ffe:	2b02      	cmp	r3, #2
 8014000:	d01a      	beq.n	8014038 <disk_write+0xbc>
    while (count--)
 8014002:	463b      	mov	r3, r7
 8014004:	681b      	ldr	r3, [r3, #0]
 8014006:	463a      	mov	r2, r7
 8014008:	1e59      	subs	r1, r3, #1
 801400a:	6011      	str	r1, [r2, #0]
 801400c:	2b00      	cmp	r3, #0
 801400e:	d1d3      	bne.n	8013fb8 <disk_write+0x3c>
 8014010:	e013      	b.n	801403a <disk_write+0xbe>
      }
    }
  }
  else
  {
    status = USBH_MSC_Write(&hUsbHostFS, pdrv, sector, (BYTE *) buff, count);
 8014012:	f107 0308 	add.w	r3, r7, #8
 8014016:	1d3a      	adds	r2, r7, #4
 8014018:	f107 010f 	add.w	r1, r7, #15
 801401c:	7808      	ldrb	r0, [r1, #0]
 801401e:	4639      	mov	r1, r7
 8014020:	6809      	ldr	r1, [r1, #0]
 8014022:	9100      	str	r1, [sp, #0]
 8014024:	681b      	ldr	r3, [r3, #0]
 8014026:	6812      	ldr	r2, [r2, #0]
 8014028:	4601      	mov	r1, r0
 801402a:	4826      	ldr	r0, [pc, #152]	; (80140c4 <disk_write+0x148>)
 801402c:	f7f3 ffab 	bl	8007f86 <USBH_MSC_Write>
 8014030:	4603      	mov	r3, r0
 8014032:	f887 3246 	strb.w	r3, [r7, #582]	; 0x246
 8014036:	e000      	b.n	801403a <disk_write+0xbe>
        break;
 8014038:	bf00      	nop
  }

  if (status == USBH_OK)
 801403a:	f897 3246 	ldrb.w	r3, [r7, #582]	; 0x246
 801403e:	2b00      	cmp	r3, #0
 8014040:	d103      	bne.n	801404a <disk_write+0xce>
  {
    res = RES_OK;
 8014042:	2300      	movs	r3, #0
 8014044:	f887 3247 	strb.w	r3, [r7, #583]	; 0x247
 8014048:	e034      	b.n	80140b4 <disk_write+0x138>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&hUsbHostFS, pdrv, &info);
 801404a:	f507 7204 	add.w	r2, r7, #528	; 0x210
 801404e:	f107 030f 	add.w	r3, r7, #15
 8014052:	781b      	ldrb	r3, [r3, #0]
 8014054:	4619      	mov	r1, r3
 8014056:	481b      	ldr	r0, [pc, #108]	; (80140c4 <disk_write+0x148>)
 8014058:	f7f3 ff08 	bl	8007e6c <USBH_MSC_GetLUNInfo>

    switch (info.sense.asc)
 801405c:	f897 321d 	ldrb.w	r3, [r7, #541]	; 0x21d
 8014060:	2b27      	cmp	r3, #39	; 0x27
 8014062:	d009      	beq.n	8014078 <disk_write+0xfc>
 8014064:	2b27      	cmp	r3, #39	; 0x27
 8014066:	dc02      	bgt.n	801406e <disk_write+0xf2>
 8014068:	2b04      	cmp	r3, #4
 801406a:	d012      	beq.n	8014092 <disk_write+0x116>
 801406c:	e01e      	b.n	80140ac <disk_write+0x130>
 801406e:	2b28      	cmp	r3, #40	; 0x28
 8014070:	d00f      	beq.n	8014092 <disk_write+0x116>
 8014072:	2b3a      	cmp	r3, #58	; 0x3a
 8014074:	d00d      	beq.n	8014092 <disk_write+0x116>
 8014076:	e019      	b.n	80140ac <disk_write+0x130>
    {
    case SCSI_ASC_WRITE_PROTECTED:
      USBH_ErrLog("USB Disk is Write protected!");
 8014078:	4813      	ldr	r0, [pc, #76]	; (80140c8 <disk_write+0x14c>)
 801407a:	f000 fbc1 	bl	8014800 <iprintf>
 801407e:	4813      	ldr	r0, [pc, #76]	; (80140cc <disk_write+0x150>)
 8014080:	f000 fbbe 	bl	8014800 <iprintf>
 8014084:	200a      	movs	r0, #10
 8014086:	f000 fbd3 	bl	8014830 <putchar>
      res = RES_WRPRT;
 801408a:	2302      	movs	r3, #2
 801408c:	f887 3247 	strb.w	r3, [r7, #583]	; 0x247
      break;
 8014090:	e010      	b.n	80140b4 <disk_write+0x138>

    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
      USBH_ErrLog("USB Disk is not ready!");
 8014092:	480d      	ldr	r0, [pc, #52]	; (80140c8 <disk_write+0x14c>)
 8014094:	f000 fbb4 	bl	8014800 <iprintf>
 8014098:	480d      	ldr	r0, [pc, #52]	; (80140d0 <disk_write+0x154>)
 801409a:	f000 fbb1 	bl	8014800 <iprintf>
 801409e:	200a      	movs	r0, #10
 80140a0:	f000 fbc6 	bl	8014830 <putchar>
      res = RES_NOTRDY;
 80140a4:	2303      	movs	r3, #3
 80140a6:	f887 3247 	strb.w	r3, [r7, #583]	; 0x247
      break;
 80140aa:	e003      	b.n	80140b4 <disk_write+0x138>

    default:
      res = RES_ERROR;
 80140ac:	2301      	movs	r3, #1
 80140ae:	f887 3247 	strb.w	r3, [r7, #583]	; 0x247
      break;
 80140b2:	bf00      	nop
    }
  }

  return res;
 80140b4:	f897 3247 	ldrb.w	r3, [r7, #583]	; 0x247
}
 80140b8:	4618      	mov	r0, r3
 80140ba:	f507 7713 	add.w	r7, r7, #588	; 0x24c
 80140be:	46bd      	mov	sp, r7
 80140c0:	bd90      	pop	{r4, r7, pc}
 80140c2:	bf00      	nop
 80140c4:	2000149c 	.word	0x2000149c
 80140c8:	080171ac 	.word	0x080171ac
 80140cc:	080171cc 	.word	0x080171cc
 80140d0:	080171b4 	.word	0x080171b4

080140d4 <disk_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT disk_ioctl(BYTE pdrv, BYTE cmd, void *buff)
{
 80140d4:	b580      	push	{r7, lr}
 80140d6:	b090      	sub	sp, #64	; 0x40
 80140d8:	af00      	add	r7, sp, #0
 80140da:	4603      	mov	r3, r0
 80140dc:	603a      	str	r2, [r7, #0]
 80140de:	71fb      	strb	r3, [r7, #7]
 80140e0:	460b      	mov	r3, r1
 80140e2:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_OK;
 80140e4:	2300      	movs	r3, #0
 80140e6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  MSC_LUNTypeDef info;

  switch (cmd)
 80140ea:	79bb      	ldrb	r3, [r7, #6]
 80140ec:	2b03      	cmp	r3, #3
 80140ee:	d850      	bhi.n	8014192 <disk_ioctl+0xbe>
 80140f0:	a201      	add	r2, pc, #4	; (adr r2, 80140f8 <disk_ioctl+0x24>)
 80140f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80140f6:	bf00      	nop
 80140f8:	08014109 	.word	0x08014109
 80140fc:	08014111 	.word	0x08014111
 8014100:	0801413b 	.word	0x0801413b
 8014104:	08014167 	.word	0x08014167
  {
    /* Make sure that no pending write process */
  case CTRL_SYNC:
    res = RES_OK;
 8014108:	2300      	movs	r3, #0
 801410a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 801410e:	e043      	b.n	8014198 <disk_ioctl+0xc4>

    /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT:
    if (USBH_MSC_GetLUNInfo(&hUsbHostFS, pdrv, &info) == USBH_OK)
 8014110:	f107 0208 	add.w	r2, r7, #8
 8014114:	79fb      	ldrb	r3, [r7, #7]
 8014116:	4619      	mov	r1, r3
 8014118:	4822      	ldr	r0, [pc, #136]	; (80141a4 <disk_ioctl+0xd0>)
 801411a:	f7f3 fea7 	bl	8007e6c <USBH_MSC_GetLUNInfo>
 801411e:	4603      	mov	r3, r0
 8014120:	2b00      	cmp	r3, #0
 8014122:	d106      	bne.n	8014132 <disk_ioctl+0x5e>
    {
      *(DWORD *) buff = info.capacity.block_nbr;
 8014124:	68fa      	ldr	r2, [r7, #12]
 8014126:	683b      	ldr	r3, [r7, #0]
 8014128:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 801412a:	2300      	movs	r3, #0
 801412c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 8014130:	e032      	b.n	8014198 <disk_ioctl+0xc4>
      res = RES_ERROR;
 8014132:	2301      	movs	r3, #1
 8014134:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 8014138:	e02e      	b.n	8014198 <disk_ioctl+0xc4>

  case GET_SECTOR_SIZE:        /* Get R/W sector size (WORD) */
    if (USBH_MSC_GetLUNInfo(&hUsbHostFS, pdrv, &info) == USBH_OK)
 801413a:	f107 0208 	add.w	r2, r7, #8
 801413e:	79fb      	ldrb	r3, [r7, #7]
 8014140:	4619      	mov	r1, r3
 8014142:	4818      	ldr	r0, [pc, #96]	; (80141a4 <disk_ioctl+0xd0>)
 8014144:	f7f3 fe92 	bl	8007e6c <USBH_MSC_GetLUNInfo>
 8014148:	4603      	mov	r3, r0
 801414a:	2b00      	cmp	r3, #0
 801414c:	d107      	bne.n	801415e <disk_ioctl+0x8a>
    {
      *(DWORD *) buff = info.capacity.block_size;
 801414e:	8a3b      	ldrh	r3, [r7, #16]
 8014150:	461a      	mov	r2, r3
 8014152:	683b      	ldr	r3, [r7, #0]
 8014154:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 8014156:	2300      	movs	r3, #0
 8014158:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 801415c:	e01c      	b.n	8014198 <disk_ioctl+0xc4>
      res = RES_ERROR;
 801415e:	2301      	movs	r3, #1
 8014160:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 8014164:	e018      	b.n	8014198 <disk_ioctl+0xc4>

    /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE:

    if (USBH_MSC_GetLUNInfo(&hUsbHostFS, pdrv, &info) == USBH_OK)
 8014166:	f107 0208 	add.w	r2, r7, #8
 801416a:	79fb      	ldrb	r3, [r7, #7]
 801416c:	4619      	mov	r1, r3
 801416e:	480d      	ldr	r0, [pc, #52]	; (80141a4 <disk_ioctl+0xd0>)
 8014170:	f7f3 fe7c 	bl	8007e6c <USBH_MSC_GetLUNInfo>
 8014174:	4603      	mov	r3, r0
 8014176:	2b00      	cmp	r3, #0
 8014178:	d107      	bne.n	801418a <disk_ioctl+0xb6>
    {
      *(DWORD *) buff = info.capacity.block_size;
 801417a:	8a3b      	ldrh	r3, [r7, #16]
 801417c:	461a      	mov	r2, r3
 801417e:	683b      	ldr	r3, [r7, #0]
 8014180:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 8014182:	2300      	movs	r3, #0
 8014184:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 8014188:	e006      	b.n	8014198 <disk_ioctl+0xc4>
      res = RES_ERROR;
 801418a:	2301      	movs	r3, #1
 801418c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 8014190:	e002      	b.n	8014198 <disk_ioctl+0xc4>

  default:
    res = RES_PARERR;
 8014192:	2304      	movs	r3, #4
 8014194:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  }

  return res;
 8014198:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 801419c:	4618      	mov	r0, r3
 801419e:	3740      	adds	r7, #64	; 0x40
 80141a0:	46bd      	mov	sp, r7
 80141a2:	bd80      	pop	{r7, pc}
 80141a4:	2000149c 	.word	0x2000149c

080141a8 <get_fattime>:
  * @brief  Gets Time from RTC 
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 80141a8:	b480      	push	{r7}
 80141aa:	af00      	add	r7, sp, #0
  return 0;
 80141ac:	2300      	movs	r3, #0
}
 80141ae:	4618      	mov	r0, r3
 80141b0:	46bd      	mov	sp, r7
 80141b2:	bc80      	pop	{r7}
 80141b4:	4770      	bx	lr
	...

080141b8 <write_to_usb>:
#include "adc_bp_struct.h"
#include "archive.h"
#include "task_oled.h"
#include "time.h"
static uint8_t write_to_usb()
{
 80141b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80141ba:	f5ad 7d35 	sub.w	sp, sp, #724	; 0x2d4
 80141be:	af10      	add	r7, sp, #64	; 0x40
	FRESULT res;
	FIL arch_file;
	time_t time;
	struct tm * timeinfo;

	if (Appli_state == APPLICATION_READY)
 80141c0:	4b67      	ldr	r3, [pc, #412]	; (8014360 <write_to_usb+0x1a8>)
 80141c2:	781b      	ldrb	r3, [r3, #0]
 80141c4:	2b02      	cmp	r3, #2
 80141c6:	f040 80c3 	bne.w	8014350 <write_to_usb+0x198>
	{
		res = f_open(&arch_file, "archive.txt", FA_CREATE_ALWAYS | FA_WRITE);
 80141ca:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80141ce:	220a      	movs	r2, #10
 80141d0:	4964      	ldr	r1, [pc, #400]	; (8014364 <write_to_usb+0x1ac>)
 80141d2:	4618      	mov	r0, r3
 80141d4:	f7f8 f862 	bl	800c29c <f_open>
 80141d8:	4603      	mov	r3, r0
 80141da:	f887 328f 	strb.w	r3, [r7, #655]	; 0x28f
		if (res != FR_OK)
 80141de:	f897 328f 	ldrb.w	r3, [r7, #655]	; 0x28f
 80141e2:	2b00      	cmp	r3, #0
 80141e4:	d000      	beq.n	80141e8 <write_to_usb+0x30>
		{
			__asm("nop");
 80141e6:	bf00      	nop
		}

		res = f_printf(&arch_file, "Time;WindingT;OilT;CpuT;Pressure;FluidT;URms;AccAmpl;AccRms;Errors;LineV;Res\n");
 80141e8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80141ec:	495e      	ldr	r1, [pc, #376]	; (8014368 <write_to_usb+0x1b0>)
 80141ee:	4618      	mov	r0, r3
 80141f0:	f7f8 fd2c 	bl	800cc4c <f_printf>
 80141f4:	4603      	mov	r3, r0
 80141f6:	f887 328f 	strb.w	r3, [r7, #655]	; 0x28f

		if (res != FR_OK)
 80141fa:	f897 328f 	ldrb.w	r3, [r7, #655]	; 0x28f
 80141fe:	2b00      	cmp	r3, #0
 8014200:	d000      	beq.n	8014204 <write_to_usb+0x4c>
		{
			__asm("nop");
 8014202:	bf00      	nop
		}

		for (uint32_t pack_cnt = 0; pack_cnt < PACK_CNT; pack_cnt++)
 8014204:	2300      	movs	r3, #0
 8014206:	f8c7 3288 	str.w	r3, [r7, #648]	; 0x288
 801420a:	e095      	b.n	8014338 <write_to_usb+0x180>
		{
			archive_get_data(&arch_struct, 0);
 801420c:	f507 731b 	add.w	r3, r7, #620	; 0x26c
 8014210:	2100      	movs	r1, #0
 8014212:	4618      	mov	r0, r3
 8014214:	f7fe fe24 	bl	8012e60 <archive_get_data>
			time = arch_struct.rtc;
 8014218:	f8d7 326c 	ldr.w	r3, [r7, #620]	; 0x26c
 801421c:	461a      	mov	r2, r3
 801421e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8014222:	601a      	str	r2, [r3, #0]
			timeinfo = localtime(&time);
 8014224:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8014228:	4618      	mov	r0, r3
 801422a:	f000 f901 	bl	8014430 <localtime>
 801422e:	f8c7 0284 	str.w	r0, [r7, #644]	; 0x284

			res = f_printf(&arch_file,"%u.%u.%u.%u %u:%u:%u;%u;%u;%u;%u;%u;%u;%u;%u;%u;%u;%u\n",\
 8014232:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 8014236:	68db      	ldr	r3, [r3, #12]
 8014238:	637b      	str	r3, [r7, #52]	; 0x34
					timeinfo->tm_mday, timeinfo->tm_mon++, 1900 + timeinfo->tm_year, timeinfo->tm_hour, timeinfo->tm_min, timeinfo->tm_sec, arch_struct.winding_t, arch_struct.oil_t, \
 801423a:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 801423e:	691b      	ldr	r3, [r3, #16]
			res = f_printf(&arch_file,"%u.%u.%u.%u %u:%u:%u;%u;%u;%u;%u;%u;%u;%u;%u;%u;%u;%u\n",\
 8014240:	633b      	str	r3, [r7, #48]	; 0x30
 8014242:	1c5a      	adds	r2, r3, #1
 8014244:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 8014248:	611a      	str	r2, [r3, #16]
					timeinfo->tm_mday, timeinfo->tm_mon++, 1900 + timeinfo->tm_year, timeinfo->tm_hour, timeinfo->tm_min, timeinfo->tm_sec, arch_struct.winding_t, arch_struct.oil_t, \
 801424a:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 801424e:	695b      	ldr	r3, [r3, #20]
			res = f_printf(&arch_file,"%u.%u.%u.%u %u:%u:%u;%u;%u;%u;%u;%u;%u;%u;%u;%u;%u;%u\n",\
 8014250:	f203 716c 	addw	r1, r3, #1900	; 0x76c
 8014254:	62f9      	str	r1, [r7, #44]	; 0x2c
 8014256:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 801425a:	6898      	ldr	r0, [r3, #8]
 801425c:	62b8      	str	r0, [r7, #40]	; 0x28
 801425e:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 8014262:	685d      	ldr	r5, [r3, #4]
 8014264:	627d      	str	r5, [r7, #36]	; 0x24
 8014266:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 801426a:	681e      	ldr	r6, [r3, #0]
 801426c:	623e      	str	r6, [r7, #32]
					timeinfo->tm_mday, timeinfo->tm_mon++, 1900 + timeinfo->tm_year, timeinfo->tm_hour, timeinfo->tm_min, timeinfo->tm_sec, arch_struct.winding_t, arch_struct.oil_t, \
 801426e:	f897 3270 	ldrb.w	r3, [r7, #624]	; 0x270
			res = f_printf(&arch_file,"%u.%u.%u.%u %u:%u:%u;%u;%u;%u;%u;%u;%u;%u;%u;%u;%u;%u\n",\
 8014272:	61fb      	str	r3, [r7, #28]
					timeinfo->tm_mday, timeinfo->tm_mon++, 1900 + timeinfo->tm_year, timeinfo->tm_hour, timeinfo->tm_min, timeinfo->tm_sec, arch_struct.winding_t, arch_struct.oil_t, \
 8014274:	f897 3271 	ldrb.w	r3, [r7, #625]	; 0x271
			res = f_printf(&arch_file,"%u.%u.%u.%u %u:%u:%u;%u;%u;%u;%u;%u;%u;%u;%u;%u;%u;%u\n",\
 8014278:	61bb      	str	r3, [r7, #24]
					arch_struct.cpu_t, ((uint16_t)arch_struct.pressure_msb << 8 )| arch_struct.pressure_lsb, \
 801427a:	f897 3272 	ldrb.w	r3, [r7, #626]	; 0x272
			res = f_printf(&arch_file,"%u.%u.%u.%u %u:%u:%u;%u;%u;%u;%u;%u;%u;%u;%u;%u;%u;%u\n",\
 801427e:	617b      	str	r3, [r7, #20]
					arch_struct.cpu_t, ((uint16_t)arch_struct.pressure_msb << 8 )| arch_struct.pressure_lsb, \
 8014280:	f897 3274 	ldrb.w	r3, [r7, #628]	; 0x274
 8014284:	021b      	lsls	r3, r3, #8
 8014286:	f897 2273 	ldrb.w	r2, [r7, #627]	; 0x273
			res = f_printf(&arch_file,"%u.%u.%u.%u %u:%u:%u;%u;%u;%u;%u;%u;%u;%u;%u;%u;%u;%u\n",\
 801428a:	ea43 0e02 	orr.w	lr, r3, r2
 801428e:	4672      	mov	r2, lr
 8014290:	613a      	str	r2, [r7, #16]
					arch_struct.fluid_t, arch_struct.u_rms, ((uint16_t)arch_struct.accel_ampl_msb << 8 )| arch_struct.accel_ampl_lsb,\
 8014292:	f897 3275 	ldrb.w	r3, [r7, #629]	; 0x275
			res = f_printf(&arch_file,"%u.%u.%u.%u %u:%u:%u;%u;%u;%u;%u;%u;%u;%u;%u;%u;%u;%u\n",\
 8014296:	60fb      	str	r3, [r7, #12]
					arch_struct.fluid_t, arch_struct.u_rms, ((uint16_t)arch_struct.accel_ampl_msb << 8 )| arch_struct.accel_ampl_lsb,\
 8014298:	f897 3276 	ldrb.w	r3, [r7, #630]	; 0x276
			res = f_printf(&arch_file,"%u.%u.%u.%u %u:%u:%u;%u;%u;%u;%u;%u;%u;%u;%u;%u;%u;%u\n",\
 801429c:	60bb      	str	r3, [r7, #8]
					arch_struct.fluid_t, arch_struct.u_rms, ((uint16_t)arch_struct.accel_ampl_msb << 8 )| arch_struct.accel_ampl_lsb,\
 801429e:	f897 3278 	ldrb.w	r3, [r7, #632]	; 0x278
 80142a2:	021a      	lsls	r2, r3, #8
 80142a4:	f897 3277 	ldrb.w	r3, [r7, #631]	; 0x277
			res = f_printf(&arch_file,"%u.%u.%u.%u %u:%u:%u;%u;%u;%u;%u;%u;%u;%u;%u;%u;%u;%u\n",\
 80142a8:	ea42 0003 	orr.w	r0, r2, r3
 80142ac:	6078      	str	r0, [r7, #4]
					((uint16_t)arch_struct.accel_rms_msb << 8 )| arch_struct.accel_rms_lsb, \
 80142ae:	f897 327a 	ldrb.w	r3, [r7, #634]	; 0x27a
 80142b2:	021a      	lsls	r2, r3, #8
 80142b4:	f897 3279 	ldrb.w	r3, [r7, #633]	; 0x279
			res = f_printf(&arch_file,"%u.%u.%u.%u %u:%u:%u;%u;%u;%u;%u;%u;%u;%u;%u;%u;%u;%u\n",\
 80142b8:	ea42 0603 	orr.w	r6, r2, r3
					((uint16_t)arch_struct.errors_msb << 8 )| arch_struct.errors_lsb, arch_struct.line_voltage, (uint32_t) arch_struct.resistance);
 80142bc:	f897 327c 	ldrb.w	r3, [r7, #636]	; 0x27c
 80142c0:	021a      	lsls	r2, r3, #8
 80142c2:	f897 327b 	ldrb.w	r3, [r7, #635]	; 0x27b
			res = f_printf(&arch_file,"%u.%u.%u.%u %u:%u:%u;%u;%u;%u;%u;%u;%u;%u;%u;%u;%u;%u\n",\
 80142c6:	ea42 0403 	orr.w	r4, r2, r3
					((uint16_t)arch_struct.errors_msb << 8 )| arch_struct.errors_lsb, arch_struct.line_voltage, (uint32_t) arch_struct.resistance);
 80142ca:	f8b7 327e 	ldrh.w	r3, [r7, #638]	; 0x27e
			res = f_printf(&arch_file,"%u.%u.%u.%u %u:%u:%u;%u;%u;%u;%u;%u;%u;%u;%u;%u;%u;%u\n",\
 80142ce:	461d      	mov	r5, r3
					((uint16_t)arch_struct.errors_msb << 8 )| arch_struct.errors_lsb, arch_struct.line_voltage, (uint32_t) arch_struct.resistance);
 80142d0:	f8d7 3280 	ldr.w	r3, [r7, #640]	; 0x280
			res = f_printf(&arch_file,"%u.%u.%u.%u %u:%u:%u;%u;%u;%u;%u;%u;%u;%u;%u;%u;%u;%u\n",\
 80142d4:	4618      	mov	r0, r3
 80142d6:	f7ec fd95 	bl	8000e04 <__aeabi_f2uiz>
 80142da:	4603      	mov	r3, r0
 80142dc:	f107 0040 	add.w	r0, r7, #64	; 0x40
 80142e0:	930e      	str	r3, [sp, #56]	; 0x38
 80142e2:	950d      	str	r5, [sp, #52]	; 0x34
 80142e4:	940c      	str	r4, [sp, #48]	; 0x30
 80142e6:	960b      	str	r6, [sp, #44]	; 0x2c
 80142e8:	687c      	ldr	r4, [r7, #4]
 80142ea:	940a      	str	r4, [sp, #40]	; 0x28
 80142ec:	68bc      	ldr	r4, [r7, #8]
 80142ee:	9409      	str	r4, [sp, #36]	; 0x24
 80142f0:	68fc      	ldr	r4, [r7, #12]
 80142f2:	9408      	str	r4, [sp, #32]
 80142f4:	693a      	ldr	r2, [r7, #16]
 80142f6:	9207      	str	r2, [sp, #28]
 80142f8:	697a      	ldr	r2, [r7, #20]
 80142fa:	9206      	str	r2, [sp, #24]
 80142fc:	69ba      	ldr	r2, [r7, #24]
 80142fe:	9205      	str	r2, [sp, #20]
 8014300:	69fa      	ldr	r2, [r7, #28]
 8014302:	9204      	str	r2, [sp, #16]
 8014304:	6a3e      	ldr	r6, [r7, #32]
 8014306:	9603      	str	r6, [sp, #12]
 8014308:	6a7d      	ldr	r5, [r7, #36]	; 0x24
 801430a:	9502      	str	r5, [sp, #8]
 801430c:	6abc      	ldr	r4, [r7, #40]	; 0x28
 801430e:	9401      	str	r4, [sp, #4]
 8014310:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8014312:	9100      	str	r1, [sp, #0]
 8014314:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014316:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8014318:	4914      	ldr	r1, [pc, #80]	; (801436c <write_to_usb+0x1b4>)
 801431a:	f7f8 fc97 	bl	800cc4c <f_printf>
 801431e:	4603      	mov	r3, r0
 8014320:	f887 328f 	strb.w	r3, [r7, #655]	; 0x28f
			if (res != FR_OK)
 8014324:	f897 328f 	ldrb.w	r3, [r7, #655]	; 0x28f
 8014328:	2b00      	cmp	r3, #0
 801432a:	d000      	beq.n	801432e <write_to_usb+0x176>
			{
				__asm("nop");
 801432c:	bf00      	nop
		for (uint32_t pack_cnt = 0; pack_cnt < PACK_CNT; pack_cnt++)
 801432e:	f8d7 3288 	ldr.w	r3, [r7, #648]	; 0x288
 8014332:	3301      	adds	r3, #1
 8014334:	f8c7 3288 	str.w	r3, [r7, #648]	; 0x288
 8014338:	f8d7 3288 	ldr.w	r3, [r7, #648]	; 0x288
 801433c:	f241 5254 	movw	r2, #5460	; 0x1554
 8014340:	4293      	cmp	r3, r2
 8014342:	f67f af63 	bls.w	801420c <write_to_usb+0x54>
			}
		}


		f_close(&arch_file);
 8014346:	f107 0340 	add.w	r3, r7, #64	; 0x40
 801434a:	4618      	mov	r0, r3
 801434c:	f7f8 fc18 	bl	800cb80 <f_close>
	}
	return res;
 8014350:	f897 328f 	ldrb.w	r3, [r7, #655]	; 0x28f
}
 8014354:	4618      	mov	r0, r3
 8014356:	f507 7725 	add.w	r7, r7, #660	; 0x294
 801435a:	46bd      	mov	sp, r7
 801435c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801435e:	bf00      	nop
 8014360:	200008ac 	.word	0x200008ac
 8014364:	080171ec 	.word	0x080171ec
 8014368:	080171f8 	.word	0x080171f8
 801436c:	08017248 	.word	0x08017248

08014370 <usb_write_archive_task>:


void usb_write_archive_task(void *pvParameters)
{
 8014370:	b580      	push	{r7, lr}
 8014372:	b082      	sub	sp, #8
 8014374:	af00      	add	r7, sp, #0
 8014376:	6078      	str	r0, [r7, #4]
	explicit_oled_state = D_USB_WRITING;
 8014378:	4b07      	ldr	r3, [pc, #28]	; (8014398 <usb_write_archive_task+0x28>)
 801437a:	2202      	movs	r2, #2
 801437c:	701a      	strb	r2, [r3, #0]
	write_to_usb();
 801437e:	f7ff ff1b 	bl	80141b8 <write_to_usb>
	explicit_oled_state = D_USB_FINISHED;
 8014382:	4b05      	ldr	r3, [pc, #20]	; (8014398 <usb_write_archive_task+0x28>)
 8014384:	2203      	movs	r2, #3
 8014386:	701a      	strb	r2, [r3, #0]
	vTaskDelete(NULL);
 8014388:	2000      	movs	r0, #0
 801438a:	f7fa f8b5 	bl	800e4f8 <vTaskDelete>
}
 801438e:	bf00      	nop
 8014390:	3708      	adds	r7, #8
 8014392:	46bd      	mov	sp, r7
 8014394:	bd80      	pop	{r7, pc}
 8014396:	bf00      	nop
 8014398:	200008c2 	.word	0x200008c2

0801439c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 801439c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 801439e:	e003      	b.n	80143a8 <LoopCopyDataInit>

080143a0 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80143a0:	4b0b      	ldr	r3, [pc, #44]	; (80143d0 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80143a2:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80143a4:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80143a6:	3104      	adds	r1, #4

080143a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80143a8:	480a      	ldr	r0, [pc, #40]	; (80143d4 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80143aa:	4b0b      	ldr	r3, [pc, #44]	; (80143d8 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80143ac:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80143ae:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80143b0:	d3f6      	bcc.n	80143a0 <CopyDataInit>
  ldr r2, =_sbss
 80143b2:	4a0a      	ldr	r2, [pc, #40]	; (80143dc <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80143b4:	e002      	b.n	80143bc <LoopFillZerobss>

080143b6 <FillZerobss>:

/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80143b6:	2300      	movs	r3, #0
  str r3, [r2], #4
 80143b8:	f842 3b04 	str.w	r3, [r2], #4

080143bc <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80143bc:	4b08      	ldr	r3, [pc, #32]	; (80143e0 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80143be:	429a      	cmp	r2, r3
  bcc FillZerobss
 80143c0:	d3f9      	bcc.n	80143b6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80143c2:	f7fe f999 	bl	80126f8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80143c6:	f000 f80f 	bl	80143e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80143ca:	f7fd f96f 	bl	80116ac <main>
  bx lr
 80143ce:	4770      	bx	lr
  ldr r3, =_sidata
 80143d0:	08017870 	.word	0x08017870
  ldr r0, =_sdata
 80143d4:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80143d8:	20000394 	.word	0x20000394
  ldr r2, =_sbss
 80143dc:	20000394 	.word	0x20000394
  ldr r3, = _ebss
 80143e0:	20001af8 	.word	0x20001af8

080143e4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80143e4:	e7fe      	b.n	80143e4 <ADC1_2_IRQHandler>
	...

080143e8 <__libc_init_array>:
 80143e8:	b570      	push	{r4, r5, r6, lr}
 80143ea:	2500      	movs	r5, #0
 80143ec:	4e0c      	ldr	r6, [pc, #48]	; (8014420 <__libc_init_array+0x38>)
 80143ee:	4c0d      	ldr	r4, [pc, #52]	; (8014424 <__libc_init_array+0x3c>)
 80143f0:	1ba4      	subs	r4, r4, r6
 80143f2:	10a4      	asrs	r4, r4, #2
 80143f4:	42a5      	cmp	r5, r4
 80143f6:	d109      	bne.n	801440c <__libc_init_array+0x24>
 80143f8:	f002 fbbe 	bl	8016b78 <_init>
 80143fc:	2500      	movs	r5, #0
 80143fe:	4e0a      	ldr	r6, [pc, #40]	; (8014428 <__libc_init_array+0x40>)
 8014400:	4c0a      	ldr	r4, [pc, #40]	; (801442c <__libc_init_array+0x44>)
 8014402:	1ba4      	subs	r4, r4, r6
 8014404:	10a4      	asrs	r4, r4, #2
 8014406:	42a5      	cmp	r5, r4
 8014408:	d105      	bne.n	8014416 <__libc_init_array+0x2e>
 801440a:	bd70      	pop	{r4, r5, r6, pc}
 801440c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8014410:	4798      	blx	r3
 8014412:	3501      	adds	r5, #1
 8014414:	e7ee      	b.n	80143f4 <__libc_init_array+0xc>
 8014416:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801441a:	4798      	blx	r3
 801441c:	3501      	adds	r5, #1
 801441e:	e7f2      	b.n	8014406 <__libc_init_array+0x1e>
 8014420:	08017868 	.word	0x08017868
 8014424:	08017868 	.word	0x08017868
 8014428:	08017868 	.word	0x08017868
 801442c:	0801786c 	.word	0x0801786c

08014430 <localtime>:
 8014430:	b538      	push	{r3, r4, r5, lr}
 8014432:	4b07      	ldr	r3, [pc, #28]	; (8014450 <localtime+0x20>)
 8014434:	4605      	mov	r5, r0
 8014436:	681c      	ldr	r4, [r3, #0]
 8014438:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 801443a:	b91b      	cbnz	r3, 8014444 <localtime+0x14>
 801443c:	2024      	movs	r0, #36	; 0x24
 801443e:	f000 f8ff 	bl	8014640 <malloc>
 8014442:	63e0      	str	r0, [r4, #60]	; 0x3c
 8014444:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8014446:	4628      	mov	r0, r5
 8014448:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801444c:	f000 b802 	b.w	8014454 <localtime_r>
 8014450:	20000328 	.word	0x20000328

08014454 <localtime_r>:
 8014454:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014458:	460c      	mov	r4, r1
 801445a:	4680      	mov	r8, r0
 801445c:	f001 f832 	bl	80154c4 <__gettzinfo>
 8014460:	4621      	mov	r1, r4
 8014462:	4607      	mov	r7, r0
 8014464:	4640      	mov	r0, r8
 8014466:	f001 f831 	bl	80154cc <gmtime_r>
 801446a:	6946      	ldr	r6, [r0, #20]
 801446c:	4604      	mov	r4, r0
 801446e:	f206 766c 	addw	r6, r6, #1900	; 0x76c
 8014472:	07b3      	lsls	r3, r6, #30
 8014474:	d105      	bne.n	8014482 <localtime_r+0x2e>
 8014476:	2264      	movs	r2, #100	; 0x64
 8014478:	fb96 f3f2 	sdiv	r3, r6, r2
 801447c:	fb02 6313 	mls	r3, r2, r3, r6
 8014480:	b9fb      	cbnz	r3, 80144c2 <localtime_r+0x6e>
 8014482:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8014486:	fb96 f5f3 	sdiv	r5, r6, r3
 801448a:	fb03 6515 	mls	r5, r3, r5, r6
 801448e:	fab5 f585 	clz	r5, r5
 8014492:	096d      	lsrs	r5, r5, #5
 8014494:	2230      	movs	r2, #48	; 0x30
 8014496:	4b5f      	ldr	r3, [pc, #380]	; (8014614 <localtime_r+0x1c0>)
 8014498:	fb02 3505 	mla	r5, r2, r5, r3
 801449c:	f000 fbd4 	bl	8014c48 <__tz_lock>
 80144a0:	f000 fbd4 	bl	8014c4c <_tzset_unlocked>
 80144a4:	4b5c      	ldr	r3, [pc, #368]	; (8014618 <localtime_r+0x1c4>)
 80144a6:	681b      	ldr	r3, [r3, #0]
 80144a8:	b1e3      	cbz	r3, 80144e4 <localtime_r+0x90>
 80144aa:	687b      	ldr	r3, [r7, #4]
 80144ac:	429e      	cmp	r6, r3
 80144ae:	d10a      	bne.n	80144c6 <localtime_r+0x72>
 80144b0:	6839      	ldr	r1, [r7, #0]
 80144b2:	f8d8 3000 	ldr.w	r3, [r8]
 80144b6:	69fa      	ldr	r2, [r7, #28]
 80144b8:	b969      	cbnz	r1, 80144d6 <localtime_r+0x82>
 80144ba:	4293      	cmp	r3, r2
 80144bc:	db0d      	blt.n	80144da <localtime_r+0x86>
 80144be:	2301      	movs	r3, #1
 80144c0:	e010      	b.n	80144e4 <localtime_r+0x90>
 80144c2:	2501      	movs	r5, #1
 80144c4:	e7e6      	b.n	8014494 <localtime_r+0x40>
 80144c6:	4630      	mov	r0, r6
 80144c8:	f000 fb16 	bl	8014af8 <__tzcalc_limits>
 80144cc:	2800      	cmp	r0, #0
 80144ce:	d1ef      	bne.n	80144b0 <localtime_r+0x5c>
 80144d0:	f04f 33ff 	mov.w	r3, #4294967295
 80144d4:	e006      	b.n	80144e4 <localtime_r+0x90>
 80144d6:	4293      	cmp	r3, r2
 80144d8:	db54      	blt.n	8014584 <localtime_r+0x130>
 80144da:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80144dc:	4293      	cmp	r3, r2
 80144de:	bfac      	ite	ge
 80144e0:	2300      	movge	r3, #0
 80144e2:	2301      	movlt	r3, #1
 80144e4:	6223      	str	r3, [r4, #32]
 80144e6:	6a23      	ldr	r3, [r4, #32]
 80144e8:	203c      	movs	r0, #60	; 0x3c
 80144ea:	2b01      	cmp	r3, #1
 80144ec:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 80144f0:	bf0c      	ite	eq
 80144f2:	6bf9      	ldreq	r1, [r7, #60]	; 0x3c
 80144f4:	6a39      	ldrne	r1, [r7, #32]
 80144f6:	fb91 f6f3 	sdiv	r6, r1, r3
 80144fa:	fb03 1316 	mls	r3, r3, r6, r1
 80144fe:	fb93 f2f0 	sdiv	r2, r3, r0
 8014502:	fb00 3012 	mls	r0, r0, r2, r3
 8014506:	6861      	ldr	r1, [r4, #4]
 8014508:	6823      	ldr	r3, [r4, #0]
 801450a:	1a89      	subs	r1, r1, r2
 801450c:	68a2      	ldr	r2, [r4, #8]
 801450e:	1a1b      	subs	r3, r3, r0
 8014510:	1b92      	subs	r2, r2, r6
 8014512:	2b3b      	cmp	r3, #59	; 0x3b
 8014514:	6023      	str	r3, [r4, #0]
 8014516:	6061      	str	r1, [r4, #4]
 8014518:	60a2      	str	r2, [r4, #8]
 801451a:	dd35      	ble.n	8014588 <localtime_r+0x134>
 801451c:	3101      	adds	r1, #1
 801451e:	6061      	str	r1, [r4, #4]
 8014520:	3b3c      	subs	r3, #60	; 0x3c
 8014522:	6023      	str	r3, [r4, #0]
 8014524:	6863      	ldr	r3, [r4, #4]
 8014526:	2b3b      	cmp	r3, #59	; 0x3b
 8014528:	dd34      	ble.n	8014594 <localtime_r+0x140>
 801452a:	3201      	adds	r2, #1
 801452c:	60a2      	str	r2, [r4, #8]
 801452e:	3b3c      	subs	r3, #60	; 0x3c
 8014530:	6063      	str	r3, [r4, #4]
 8014532:	68a3      	ldr	r3, [r4, #8]
 8014534:	2b17      	cmp	r3, #23
 8014536:	dd33      	ble.n	80145a0 <localtime_r+0x14c>
 8014538:	69e2      	ldr	r2, [r4, #28]
 801453a:	3b18      	subs	r3, #24
 801453c:	3201      	adds	r2, #1
 801453e:	61e2      	str	r2, [r4, #28]
 8014540:	69a2      	ldr	r2, [r4, #24]
 8014542:	60a3      	str	r3, [r4, #8]
 8014544:	3201      	adds	r2, #1
 8014546:	2a06      	cmp	r2, #6
 8014548:	bfc8      	it	gt
 801454a:	2200      	movgt	r2, #0
 801454c:	61a2      	str	r2, [r4, #24]
 801454e:	68e2      	ldr	r2, [r4, #12]
 8014550:	6923      	ldr	r3, [r4, #16]
 8014552:	3201      	adds	r2, #1
 8014554:	60e2      	str	r2, [r4, #12]
 8014556:	f855 1023 	ldr.w	r1, [r5, r3, lsl #2]
 801455a:	428a      	cmp	r2, r1
 801455c:	dd0d      	ble.n	801457a <localtime_r+0x126>
 801455e:	3301      	adds	r3, #1
 8014560:	2b0c      	cmp	r3, #12
 8014562:	eba2 0201 	sub.w	r2, r2, r1
 8014566:	60e2      	str	r2, [r4, #12]
 8014568:	bf05      	ittet	eq
 801456a:	2200      	moveq	r2, #0
 801456c:	6963      	ldreq	r3, [r4, #20]
 801456e:	6123      	strne	r3, [r4, #16]
 8014570:	3301      	addeq	r3, #1
 8014572:	bf02      	ittt	eq
 8014574:	6122      	streq	r2, [r4, #16]
 8014576:	6163      	streq	r3, [r4, #20]
 8014578:	61e2      	streq	r2, [r4, #28]
 801457a:	f000 fb66 	bl	8014c4a <__tz_unlock>
 801457e:	4620      	mov	r0, r4
 8014580:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014584:	2300      	movs	r3, #0
 8014586:	e7ad      	b.n	80144e4 <localtime_r+0x90>
 8014588:	2b00      	cmp	r3, #0
 801458a:	dacb      	bge.n	8014524 <localtime_r+0xd0>
 801458c:	3901      	subs	r1, #1
 801458e:	6061      	str	r1, [r4, #4]
 8014590:	333c      	adds	r3, #60	; 0x3c
 8014592:	e7c6      	b.n	8014522 <localtime_r+0xce>
 8014594:	2b00      	cmp	r3, #0
 8014596:	dacc      	bge.n	8014532 <localtime_r+0xde>
 8014598:	3a01      	subs	r2, #1
 801459a:	60a2      	str	r2, [r4, #8]
 801459c:	333c      	adds	r3, #60	; 0x3c
 801459e:	e7c7      	b.n	8014530 <localtime_r+0xdc>
 80145a0:	2b00      	cmp	r3, #0
 80145a2:	daea      	bge.n	801457a <localtime_r+0x126>
 80145a4:	69e2      	ldr	r2, [r4, #28]
 80145a6:	3318      	adds	r3, #24
 80145a8:	3a01      	subs	r2, #1
 80145aa:	61e2      	str	r2, [r4, #28]
 80145ac:	69a2      	ldr	r2, [r4, #24]
 80145ae:	60a3      	str	r3, [r4, #8]
 80145b0:	3a01      	subs	r2, #1
 80145b2:	bf48      	it	mi
 80145b4:	2206      	movmi	r2, #6
 80145b6:	61a2      	str	r2, [r4, #24]
 80145b8:	68e2      	ldr	r2, [r4, #12]
 80145ba:	3a01      	subs	r2, #1
 80145bc:	60e2      	str	r2, [r4, #12]
 80145be:	2a00      	cmp	r2, #0
 80145c0:	d1db      	bne.n	801457a <localtime_r+0x126>
 80145c2:	6923      	ldr	r3, [r4, #16]
 80145c4:	3b01      	subs	r3, #1
 80145c6:	d405      	bmi.n	80145d4 <localtime_r+0x180>
 80145c8:	6123      	str	r3, [r4, #16]
 80145ca:	6923      	ldr	r3, [r4, #16]
 80145cc:	f855 3023 	ldr.w	r3, [r5, r3, lsl #2]
 80145d0:	60e3      	str	r3, [r4, #12]
 80145d2:	e7d2      	b.n	801457a <localtime_r+0x126>
 80145d4:	230b      	movs	r3, #11
 80145d6:	6123      	str	r3, [r4, #16]
 80145d8:	6963      	ldr	r3, [r4, #20]
 80145da:	1e5a      	subs	r2, r3, #1
 80145dc:	f012 0f03 	tst.w	r2, #3
 80145e0:	6162      	str	r2, [r4, #20]
 80145e2:	f203 726b 	addw	r2, r3, #1899	; 0x76b
 80145e6:	d105      	bne.n	80145f4 <localtime_r+0x1a0>
 80145e8:	2164      	movs	r1, #100	; 0x64
 80145ea:	fb92 f3f1 	sdiv	r3, r2, r1
 80145ee:	fb01 2313 	mls	r3, r1, r3, r2
 80145f2:	b963      	cbnz	r3, 801460e <localtime_r+0x1ba>
 80145f4:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80145f8:	fb92 f3f1 	sdiv	r3, r2, r1
 80145fc:	fb01 2313 	mls	r3, r1, r3, r2
 8014600:	fab3 f383 	clz	r3, r3
 8014604:	095b      	lsrs	r3, r3, #5
 8014606:	f503 73b6 	add.w	r3, r3, #364	; 0x16c
 801460a:	61e3      	str	r3, [r4, #28]
 801460c:	e7dd      	b.n	80145ca <localtime_r+0x176>
 801460e:	2301      	movs	r3, #1
 8014610:	e7f9      	b.n	8014606 <localtime_r+0x1b2>
 8014612:	bf00      	nop
 8014614:	08017610 	.word	0x08017610
 8014618:	200008e8 	.word	0x200008e8

0801461c <__locale_ctype_ptr_l>:
 801461c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8014620:	4770      	bx	lr
	...

08014624 <__locale_ctype_ptr>:
 8014624:	4b04      	ldr	r3, [pc, #16]	; (8014638 <__locale_ctype_ptr+0x14>)
 8014626:	4a05      	ldr	r2, [pc, #20]	; (801463c <__locale_ctype_ptr+0x18>)
 8014628:	681b      	ldr	r3, [r3, #0]
 801462a:	6a1b      	ldr	r3, [r3, #32]
 801462c:	2b00      	cmp	r3, #0
 801462e:	bf08      	it	eq
 8014630:	4613      	moveq	r3, r2
 8014632:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 8014636:	4770      	bx	lr
 8014638:	20000328 	.word	0x20000328
 801463c:	20000174 	.word	0x20000174

08014640 <malloc>:
 8014640:	4b02      	ldr	r3, [pc, #8]	; (801464c <malloc+0xc>)
 8014642:	4601      	mov	r1, r0
 8014644:	6818      	ldr	r0, [r3, #0]
 8014646:	f000 b87d 	b.w	8014744 <_malloc_r>
 801464a:	bf00      	nop
 801464c:	20000328 	.word	0x20000328

08014650 <free>:
 8014650:	4b02      	ldr	r3, [pc, #8]	; (801465c <free+0xc>)
 8014652:	4601      	mov	r1, r0
 8014654:	6818      	ldr	r0, [r3, #0]
 8014656:	f000 b829 	b.w	80146ac <_free_r>
 801465a:	bf00      	nop
 801465c:	20000328 	.word	0x20000328

08014660 <__ascii_mbtowc>:
 8014660:	b082      	sub	sp, #8
 8014662:	b901      	cbnz	r1, 8014666 <__ascii_mbtowc+0x6>
 8014664:	a901      	add	r1, sp, #4
 8014666:	b142      	cbz	r2, 801467a <__ascii_mbtowc+0x1a>
 8014668:	b14b      	cbz	r3, 801467e <__ascii_mbtowc+0x1e>
 801466a:	7813      	ldrb	r3, [r2, #0]
 801466c:	600b      	str	r3, [r1, #0]
 801466e:	7812      	ldrb	r2, [r2, #0]
 8014670:	1c10      	adds	r0, r2, #0
 8014672:	bf18      	it	ne
 8014674:	2001      	movne	r0, #1
 8014676:	b002      	add	sp, #8
 8014678:	4770      	bx	lr
 801467a:	4610      	mov	r0, r2
 801467c:	e7fb      	b.n	8014676 <__ascii_mbtowc+0x16>
 801467e:	f06f 0001 	mvn.w	r0, #1
 8014682:	e7f8      	b.n	8014676 <__ascii_mbtowc+0x16>

08014684 <memcpy>:
 8014684:	b510      	push	{r4, lr}
 8014686:	1e43      	subs	r3, r0, #1
 8014688:	440a      	add	r2, r1
 801468a:	4291      	cmp	r1, r2
 801468c:	d100      	bne.n	8014690 <memcpy+0xc>
 801468e:	bd10      	pop	{r4, pc}
 8014690:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014694:	f803 4f01 	strb.w	r4, [r3, #1]!
 8014698:	e7f7      	b.n	801468a <memcpy+0x6>

0801469a <memset>:
 801469a:	4603      	mov	r3, r0
 801469c:	4402      	add	r2, r0
 801469e:	4293      	cmp	r3, r2
 80146a0:	d100      	bne.n	80146a4 <memset+0xa>
 80146a2:	4770      	bx	lr
 80146a4:	f803 1b01 	strb.w	r1, [r3], #1
 80146a8:	e7f9      	b.n	801469e <memset+0x4>
	...

080146ac <_free_r>:
 80146ac:	b538      	push	{r3, r4, r5, lr}
 80146ae:	4605      	mov	r5, r0
 80146b0:	2900      	cmp	r1, #0
 80146b2:	d043      	beq.n	801473c <_free_r+0x90>
 80146b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80146b8:	1f0c      	subs	r4, r1, #4
 80146ba:	2b00      	cmp	r3, #0
 80146bc:	bfb8      	it	lt
 80146be:	18e4      	addlt	r4, r4, r3
 80146c0:	f001 f812 	bl	80156e8 <__malloc_lock>
 80146c4:	4a1e      	ldr	r2, [pc, #120]	; (8014740 <_free_r+0x94>)
 80146c6:	6813      	ldr	r3, [r2, #0]
 80146c8:	4610      	mov	r0, r2
 80146ca:	b933      	cbnz	r3, 80146da <_free_r+0x2e>
 80146cc:	6063      	str	r3, [r4, #4]
 80146ce:	6014      	str	r4, [r2, #0]
 80146d0:	4628      	mov	r0, r5
 80146d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80146d6:	f001 b808 	b.w	80156ea <__malloc_unlock>
 80146da:	42a3      	cmp	r3, r4
 80146dc:	d90b      	bls.n	80146f6 <_free_r+0x4a>
 80146de:	6821      	ldr	r1, [r4, #0]
 80146e0:	1862      	adds	r2, r4, r1
 80146e2:	4293      	cmp	r3, r2
 80146e4:	bf01      	itttt	eq
 80146e6:	681a      	ldreq	r2, [r3, #0]
 80146e8:	685b      	ldreq	r3, [r3, #4]
 80146ea:	1852      	addeq	r2, r2, r1
 80146ec:	6022      	streq	r2, [r4, #0]
 80146ee:	6063      	str	r3, [r4, #4]
 80146f0:	6004      	str	r4, [r0, #0]
 80146f2:	e7ed      	b.n	80146d0 <_free_r+0x24>
 80146f4:	4613      	mov	r3, r2
 80146f6:	685a      	ldr	r2, [r3, #4]
 80146f8:	b10a      	cbz	r2, 80146fe <_free_r+0x52>
 80146fa:	42a2      	cmp	r2, r4
 80146fc:	d9fa      	bls.n	80146f4 <_free_r+0x48>
 80146fe:	6819      	ldr	r1, [r3, #0]
 8014700:	1858      	adds	r0, r3, r1
 8014702:	42a0      	cmp	r0, r4
 8014704:	d10b      	bne.n	801471e <_free_r+0x72>
 8014706:	6820      	ldr	r0, [r4, #0]
 8014708:	4401      	add	r1, r0
 801470a:	1858      	adds	r0, r3, r1
 801470c:	4282      	cmp	r2, r0
 801470e:	6019      	str	r1, [r3, #0]
 8014710:	d1de      	bne.n	80146d0 <_free_r+0x24>
 8014712:	6810      	ldr	r0, [r2, #0]
 8014714:	6852      	ldr	r2, [r2, #4]
 8014716:	4401      	add	r1, r0
 8014718:	6019      	str	r1, [r3, #0]
 801471a:	605a      	str	r2, [r3, #4]
 801471c:	e7d8      	b.n	80146d0 <_free_r+0x24>
 801471e:	d902      	bls.n	8014726 <_free_r+0x7a>
 8014720:	230c      	movs	r3, #12
 8014722:	602b      	str	r3, [r5, #0]
 8014724:	e7d4      	b.n	80146d0 <_free_r+0x24>
 8014726:	6820      	ldr	r0, [r4, #0]
 8014728:	1821      	adds	r1, r4, r0
 801472a:	428a      	cmp	r2, r1
 801472c:	bf01      	itttt	eq
 801472e:	6811      	ldreq	r1, [r2, #0]
 8014730:	6852      	ldreq	r2, [r2, #4]
 8014732:	1809      	addeq	r1, r1, r0
 8014734:	6021      	streq	r1, [r4, #0]
 8014736:	6062      	str	r2, [r4, #4]
 8014738:	605c      	str	r4, [r3, #4]
 801473a:	e7c9      	b.n	80146d0 <_free_r+0x24>
 801473c:	bd38      	pop	{r3, r4, r5, pc}
 801473e:	bf00      	nop
 8014740:	200008c4 	.word	0x200008c4

08014744 <_malloc_r>:
 8014744:	b570      	push	{r4, r5, r6, lr}
 8014746:	1ccd      	adds	r5, r1, #3
 8014748:	f025 0503 	bic.w	r5, r5, #3
 801474c:	3508      	adds	r5, #8
 801474e:	2d0c      	cmp	r5, #12
 8014750:	bf38      	it	cc
 8014752:	250c      	movcc	r5, #12
 8014754:	2d00      	cmp	r5, #0
 8014756:	4606      	mov	r6, r0
 8014758:	db01      	blt.n	801475e <_malloc_r+0x1a>
 801475a:	42a9      	cmp	r1, r5
 801475c:	d903      	bls.n	8014766 <_malloc_r+0x22>
 801475e:	230c      	movs	r3, #12
 8014760:	6033      	str	r3, [r6, #0]
 8014762:	2000      	movs	r0, #0
 8014764:	bd70      	pop	{r4, r5, r6, pc}
 8014766:	f000 ffbf 	bl	80156e8 <__malloc_lock>
 801476a:	4a23      	ldr	r2, [pc, #140]	; (80147f8 <_malloc_r+0xb4>)
 801476c:	6814      	ldr	r4, [r2, #0]
 801476e:	4621      	mov	r1, r4
 8014770:	b991      	cbnz	r1, 8014798 <_malloc_r+0x54>
 8014772:	4c22      	ldr	r4, [pc, #136]	; (80147fc <_malloc_r+0xb8>)
 8014774:	6823      	ldr	r3, [r4, #0]
 8014776:	b91b      	cbnz	r3, 8014780 <_malloc_r+0x3c>
 8014778:	4630      	mov	r0, r6
 801477a:	f000 f86d 	bl	8014858 <_sbrk_r>
 801477e:	6020      	str	r0, [r4, #0]
 8014780:	4629      	mov	r1, r5
 8014782:	4630      	mov	r0, r6
 8014784:	f000 f868 	bl	8014858 <_sbrk_r>
 8014788:	1c43      	adds	r3, r0, #1
 801478a:	d126      	bne.n	80147da <_malloc_r+0x96>
 801478c:	230c      	movs	r3, #12
 801478e:	4630      	mov	r0, r6
 8014790:	6033      	str	r3, [r6, #0]
 8014792:	f000 ffaa 	bl	80156ea <__malloc_unlock>
 8014796:	e7e4      	b.n	8014762 <_malloc_r+0x1e>
 8014798:	680b      	ldr	r3, [r1, #0]
 801479a:	1b5b      	subs	r3, r3, r5
 801479c:	d41a      	bmi.n	80147d4 <_malloc_r+0x90>
 801479e:	2b0b      	cmp	r3, #11
 80147a0:	d90f      	bls.n	80147c2 <_malloc_r+0x7e>
 80147a2:	600b      	str	r3, [r1, #0]
 80147a4:	18cc      	adds	r4, r1, r3
 80147a6:	50cd      	str	r5, [r1, r3]
 80147a8:	4630      	mov	r0, r6
 80147aa:	f000 ff9e 	bl	80156ea <__malloc_unlock>
 80147ae:	f104 000b 	add.w	r0, r4, #11
 80147b2:	1d23      	adds	r3, r4, #4
 80147b4:	f020 0007 	bic.w	r0, r0, #7
 80147b8:	1ac3      	subs	r3, r0, r3
 80147ba:	d01b      	beq.n	80147f4 <_malloc_r+0xb0>
 80147bc:	425a      	negs	r2, r3
 80147be:	50e2      	str	r2, [r4, r3]
 80147c0:	bd70      	pop	{r4, r5, r6, pc}
 80147c2:	428c      	cmp	r4, r1
 80147c4:	bf0b      	itete	eq
 80147c6:	6863      	ldreq	r3, [r4, #4]
 80147c8:	684b      	ldrne	r3, [r1, #4]
 80147ca:	6013      	streq	r3, [r2, #0]
 80147cc:	6063      	strne	r3, [r4, #4]
 80147ce:	bf18      	it	ne
 80147d0:	460c      	movne	r4, r1
 80147d2:	e7e9      	b.n	80147a8 <_malloc_r+0x64>
 80147d4:	460c      	mov	r4, r1
 80147d6:	6849      	ldr	r1, [r1, #4]
 80147d8:	e7ca      	b.n	8014770 <_malloc_r+0x2c>
 80147da:	1cc4      	adds	r4, r0, #3
 80147dc:	f024 0403 	bic.w	r4, r4, #3
 80147e0:	42a0      	cmp	r0, r4
 80147e2:	d005      	beq.n	80147f0 <_malloc_r+0xac>
 80147e4:	1a21      	subs	r1, r4, r0
 80147e6:	4630      	mov	r0, r6
 80147e8:	f000 f836 	bl	8014858 <_sbrk_r>
 80147ec:	3001      	adds	r0, #1
 80147ee:	d0cd      	beq.n	801478c <_malloc_r+0x48>
 80147f0:	6025      	str	r5, [r4, #0]
 80147f2:	e7d9      	b.n	80147a8 <_malloc_r+0x64>
 80147f4:	bd70      	pop	{r4, r5, r6, pc}
 80147f6:	bf00      	nop
 80147f8:	200008c4 	.word	0x200008c4
 80147fc:	200008c8 	.word	0x200008c8

08014800 <iprintf>:
 8014800:	b40f      	push	{r0, r1, r2, r3}
 8014802:	4b0a      	ldr	r3, [pc, #40]	; (801482c <iprintf+0x2c>)
 8014804:	b513      	push	{r0, r1, r4, lr}
 8014806:	681c      	ldr	r4, [r3, #0]
 8014808:	b124      	cbz	r4, 8014814 <iprintf+0x14>
 801480a:	69a3      	ldr	r3, [r4, #24]
 801480c:	b913      	cbnz	r3, 8014814 <iprintf+0x14>
 801480e:	4620      	mov	r0, r4
 8014810:	f000 fd86 	bl	8015320 <__sinit>
 8014814:	ab05      	add	r3, sp, #20
 8014816:	9a04      	ldr	r2, [sp, #16]
 8014818:	68a1      	ldr	r1, [r4, #8]
 801481a:	4620      	mov	r0, r4
 801481c:	9301      	str	r3, [sp, #4]
 801481e:	f001 fa8b 	bl	8015d38 <_vfiprintf_r>
 8014822:	b002      	add	sp, #8
 8014824:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014828:	b004      	add	sp, #16
 801482a:	4770      	bx	lr
 801482c:	20000328 	.word	0x20000328

08014830 <putchar>:
 8014830:	b538      	push	{r3, r4, r5, lr}
 8014832:	4b08      	ldr	r3, [pc, #32]	; (8014854 <putchar+0x24>)
 8014834:	4605      	mov	r5, r0
 8014836:	681c      	ldr	r4, [r3, #0]
 8014838:	b124      	cbz	r4, 8014844 <putchar+0x14>
 801483a:	69a3      	ldr	r3, [r4, #24]
 801483c:	b913      	cbnz	r3, 8014844 <putchar+0x14>
 801483e:	4620      	mov	r0, r4
 8014840:	f000 fd6e 	bl	8015320 <__sinit>
 8014844:	68a2      	ldr	r2, [r4, #8]
 8014846:	4629      	mov	r1, r5
 8014848:	4620      	mov	r0, r4
 801484a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801484e:	f001 be7b 	b.w	8016548 <_putc_r>
 8014852:	bf00      	nop
 8014854:	20000328 	.word	0x20000328

08014858 <_sbrk_r>:
 8014858:	b538      	push	{r3, r4, r5, lr}
 801485a:	2300      	movs	r3, #0
 801485c:	4c05      	ldr	r4, [pc, #20]	; (8014874 <_sbrk_r+0x1c>)
 801485e:	4605      	mov	r5, r0
 8014860:	4608      	mov	r0, r1
 8014862:	6023      	str	r3, [r4, #0]
 8014864:	f002 f972 	bl	8016b4c <_sbrk>
 8014868:	1c43      	adds	r3, r0, #1
 801486a:	d102      	bne.n	8014872 <_sbrk_r+0x1a>
 801486c:	6823      	ldr	r3, [r4, #0]
 801486e:	b103      	cbz	r3, 8014872 <_sbrk_r+0x1a>
 8014870:	602b      	str	r3, [r5, #0]
 8014872:	bd38      	pop	{r3, r4, r5, pc}
 8014874:	20001af4 	.word	0x20001af4

08014878 <siprintf>:
 8014878:	b40e      	push	{r1, r2, r3}
 801487a:	f44f 7102 	mov.w	r1, #520	; 0x208
 801487e:	b500      	push	{lr}
 8014880:	b09c      	sub	sp, #112	; 0x70
 8014882:	f8ad 1014 	strh.w	r1, [sp, #20]
 8014886:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 801488a:	9104      	str	r1, [sp, #16]
 801488c:	9107      	str	r1, [sp, #28]
 801488e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8014892:	ab1d      	add	r3, sp, #116	; 0x74
 8014894:	9002      	str	r0, [sp, #8]
 8014896:	9006      	str	r0, [sp, #24]
 8014898:	4808      	ldr	r0, [pc, #32]	; (80148bc <siprintf+0x44>)
 801489a:	f853 2b04 	ldr.w	r2, [r3], #4
 801489e:	f8ad 1016 	strh.w	r1, [sp, #22]
 80148a2:	6800      	ldr	r0, [r0, #0]
 80148a4:	a902      	add	r1, sp, #8
 80148a6:	9301      	str	r3, [sp, #4]
 80148a8:	f000 ff7c 	bl	80157a4 <_svfiprintf_r>
 80148ac:	2200      	movs	r2, #0
 80148ae:	9b02      	ldr	r3, [sp, #8]
 80148b0:	701a      	strb	r2, [r3, #0]
 80148b2:	b01c      	add	sp, #112	; 0x70
 80148b4:	f85d eb04 	ldr.w	lr, [sp], #4
 80148b8:	b003      	add	sp, #12
 80148ba:	4770      	bx	lr
 80148bc:	20000328 	.word	0x20000328

080148c0 <siscanf>:
 80148c0:	b40e      	push	{r1, r2, r3}
 80148c2:	f44f 7201 	mov.w	r2, #516	; 0x204
 80148c6:	b530      	push	{r4, r5, lr}
 80148c8:	b09c      	sub	sp, #112	; 0x70
 80148ca:	ac1f      	add	r4, sp, #124	; 0x7c
 80148cc:	f854 5b04 	ldr.w	r5, [r4], #4
 80148d0:	f8ad 2014 	strh.w	r2, [sp, #20]
 80148d4:	9002      	str	r0, [sp, #8]
 80148d6:	9006      	str	r0, [sp, #24]
 80148d8:	f7eb fcb4 	bl	8000244 <strlen>
 80148dc:	4b0b      	ldr	r3, [pc, #44]	; (801490c <siscanf+0x4c>)
 80148de:	9003      	str	r0, [sp, #12]
 80148e0:	930b      	str	r3, [sp, #44]	; 0x2c
 80148e2:	2300      	movs	r3, #0
 80148e4:	930f      	str	r3, [sp, #60]	; 0x3c
 80148e6:	9314      	str	r3, [sp, #80]	; 0x50
 80148e8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80148ec:	9007      	str	r0, [sp, #28]
 80148ee:	4808      	ldr	r0, [pc, #32]	; (8014910 <siscanf+0x50>)
 80148f0:	f8ad 3016 	strh.w	r3, [sp, #22]
 80148f4:	462a      	mov	r2, r5
 80148f6:	4623      	mov	r3, r4
 80148f8:	a902      	add	r1, sp, #8
 80148fa:	6800      	ldr	r0, [r0, #0]
 80148fc:	9401      	str	r4, [sp, #4]
 80148fe:	f001 f89f 	bl	8015a40 <__ssvfiscanf_r>
 8014902:	b01c      	add	sp, #112	; 0x70
 8014904:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8014908:	b003      	add	sp, #12
 801490a:	4770      	bx	lr
 801490c:	08014937 	.word	0x08014937
 8014910:	20000328 	.word	0x20000328

08014914 <__sread>:
 8014914:	b510      	push	{r4, lr}
 8014916:	460c      	mov	r4, r1
 8014918:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801491c:	f001 fe4a 	bl	80165b4 <_read_r>
 8014920:	2800      	cmp	r0, #0
 8014922:	bfab      	itete	ge
 8014924:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8014926:	89a3      	ldrhlt	r3, [r4, #12]
 8014928:	181b      	addge	r3, r3, r0
 801492a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801492e:	bfac      	ite	ge
 8014930:	6563      	strge	r3, [r4, #84]	; 0x54
 8014932:	81a3      	strhlt	r3, [r4, #12]
 8014934:	bd10      	pop	{r4, pc}

08014936 <__seofread>:
 8014936:	2000      	movs	r0, #0
 8014938:	4770      	bx	lr

0801493a <__swrite>:
 801493a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801493e:	461f      	mov	r7, r3
 8014940:	898b      	ldrh	r3, [r1, #12]
 8014942:	4605      	mov	r5, r0
 8014944:	05db      	lsls	r3, r3, #23
 8014946:	460c      	mov	r4, r1
 8014948:	4616      	mov	r6, r2
 801494a:	d505      	bpl.n	8014958 <__swrite+0x1e>
 801494c:	2302      	movs	r3, #2
 801494e:	2200      	movs	r2, #0
 8014950:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014954:	f000 fe52 	bl	80155fc <_lseek_r>
 8014958:	89a3      	ldrh	r3, [r4, #12]
 801495a:	4632      	mov	r2, r6
 801495c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8014960:	81a3      	strh	r3, [r4, #12]
 8014962:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014966:	463b      	mov	r3, r7
 8014968:	4628      	mov	r0, r5
 801496a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801496e:	f000 bb55 	b.w	801501c <_write_r>

08014972 <__sseek>:
 8014972:	b510      	push	{r4, lr}
 8014974:	460c      	mov	r4, r1
 8014976:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801497a:	f000 fe3f 	bl	80155fc <_lseek_r>
 801497e:	1c43      	adds	r3, r0, #1
 8014980:	89a3      	ldrh	r3, [r4, #12]
 8014982:	bf15      	itete	ne
 8014984:	6560      	strne	r0, [r4, #84]	; 0x54
 8014986:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801498a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801498e:	81a3      	strheq	r3, [r4, #12]
 8014990:	bf18      	it	ne
 8014992:	81a3      	strhne	r3, [r4, #12]
 8014994:	bd10      	pop	{r4, pc}

08014996 <__sclose>:
 8014996:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801499a:	f000 bbbf 	b.w	801511c <_close_r>

0801499e <strcpy>:
 801499e:	4603      	mov	r3, r0
 80149a0:	f811 2b01 	ldrb.w	r2, [r1], #1
 80149a4:	f803 2b01 	strb.w	r2, [r3], #1
 80149a8:	2a00      	cmp	r2, #0
 80149aa:	d1f9      	bne.n	80149a0 <strcpy+0x2>
 80149ac:	4770      	bx	lr

080149ae <strncmp>:
 80149ae:	b510      	push	{r4, lr}
 80149b0:	b16a      	cbz	r2, 80149ce <strncmp+0x20>
 80149b2:	3901      	subs	r1, #1
 80149b4:	1884      	adds	r4, r0, r2
 80149b6:	f810 3b01 	ldrb.w	r3, [r0], #1
 80149ba:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80149be:	4293      	cmp	r3, r2
 80149c0:	d103      	bne.n	80149ca <strncmp+0x1c>
 80149c2:	42a0      	cmp	r0, r4
 80149c4:	d001      	beq.n	80149ca <strncmp+0x1c>
 80149c6:	2b00      	cmp	r3, #0
 80149c8:	d1f5      	bne.n	80149b6 <strncmp+0x8>
 80149ca:	1a98      	subs	r0, r3, r2
 80149cc:	bd10      	pop	{r4, pc}
 80149ce:	4610      	mov	r0, r2
 80149d0:	bd10      	pop	{r4, pc}

080149d2 <_strtol_l.isra.0>:
 80149d2:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80149d6:	4680      	mov	r8, r0
 80149d8:	4689      	mov	r9, r1
 80149da:	4692      	mov	sl, r2
 80149dc:	461f      	mov	r7, r3
 80149de:	468b      	mov	fp, r1
 80149e0:	465d      	mov	r5, fp
 80149e2:	980a      	ldr	r0, [sp, #40]	; 0x28
 80149e4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80149e8:	f7ff fe18 	bl	801461c <__locale_ctype_ptr_l>
 80149ec:	4420      	add	r0, r4
 80149ee:	7846      	ldrb	r6, [r0, #1]
 80149f0:	f016 0608 	ands.w	r6, r6, #8
 80149f4:	d10b      	bne.n	8014a0e <_strtol_l.isra.0+0x3c>
 80149f6:	2c2d      	cmp	r4, #45	; 0x2d
 80149f8:	d10b      	bne.n	8014a12 <_strtol_l.isra.0+0x40>
 80149fa:	2601      	movs	r6, #1
 80149fc:	782c      	ldrb	r4, [r5, #0]
 80149fe:	f10b 0502 	add.w	r5, fp, #2
 8014a02:	b167      	cbz	r7, 8014a1e <_strtol_l.isra.0+0x4c>
 8014a04:	2f10      	cmp	r7, #16
 8014a06:	d114      	bne.n	8014a32 <_strtol_l.isra.0+0x60>
 8014a08:	2c30      	cmp	r4, #48	; 0x30
 8014a0a:	d00a      	beq.n	8014a22 <_strtol_l.isra.0+0x50>
 8014a0c:	e011      	b.n	8014a32 <_strtol_l.isra.0+0x60>
 8014a0e:	46ab      	mov	fp, r5
 8014a10:	e7e6      	b.n	80149e0 <_strtol_l.isra.0+0xe>
 8014a12:	2c2b      	cmp	r4, #43	; 0x2b
 8014a14:	bf04      	itt	eq
 8014a16:	782c      	ldrbeq	r4, [r5, #0]
 8014a18:	f10b 0502 	addeq.w	r5, fp, #2
 8014a1c:	e7f1      	b.n	8014a02 <_strtol_l.isra.0+0x30>
 8014a1e:	2c30      	cmp	r4, #48	; 0x30
 8014a20:	d127      	bne.n	8014a72 <_strtol_l.isra.0+0xa0>
 8014a22:	782b      	ldrb	r3, [r5, #0]
 8014a24:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8014a28:	2b58      	cmp	r3, #88	; 0x58
 8014a2a:	d14b      	bne.n	8014ac4 <_strtol_l.isra.0+0xf2>
 8014a2c:	2710      	movs	r7, #16
 8014a2e:	786c      	ldrb	r4, [r5, #1]
 8014a30:	3502      	adds	r5, #2
 8014a32:	2e00      	cmp	r6, #0
 8014a34:	bf0c      	ite	eq
 8014a36:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8014a3a:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8014a3e:	2200      	movs	r2, #0
 8014a40:	fbb1 fef7 	udiv	lr, r1, r7
 8014a44:	4610      	mov	r0, r2
 8014a46:	fb07 1c1e 	mls	ip, r7, lr, r1
 8014a4a:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8014a4e:	2b09      	cmp	r3, #9
 8014a50:	d811      	bhi.n	8014a76 <_strtol_l.isra.0+0xa4>
 8014a52:	461c      	mov	r4, r3
 8014a54:	42a7      	cmp	r7, r4
 8014a56:	dd1d      	ble.n	8014a94 <_strtol_l.isra.0+0xc2>
 8014a58:	1c53      	adds	r3, r2, #1
 8014a5a:	d007      	beq.n	8014a6c <_strtol_l.isra.0+0x9a>
 8014a5c:	4586      	cmp	lr, r0
 8014a5e:	d316      	bcc.n	8014a8e <_strtol_l.isra.0+0xbc>
 8014a60:	d101      	bne.n	8014a66 <_strtol_l.isra.0+0x94>
 8014a62:	45a4      	cmp	ip, r4
 8014a64:	db13      	blt.n	8014a8e <_strtol_l.isra.0+0xbc>
 8014a66:	2201      	movs	r2, #1
 8014a68:	fb00 4007 	mla	r0, r0, r7, r4
 8014a6c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8014a70:	e7eb      	b.n	8014a4a <_strtol_l.isra.0+0x78>
 8014a72:	270a      	movs	r7, #10
 8014a74:	e7dd      	b.n	8014a32 <_strtol_l.isra.0+0x60>
 8014a76:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8014a7a:	2b19      	cmp	r3, #25
 8014a7c:	d801      	bhi.n	8014a82 <_strtol_l.isra.0+0xb0>
 8014a7e:	3c37      	subs	r4, #55	; 0x37
 8014a80:	e7e8      	b.n	8014a54 <_strtol_l.isra.0+0x82>
 8014a82:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8014a86:	2b19      	cmp	r3, #25
 8014a88:	d804      	bhi.n	8014a94 <_strtol_l.isra.0+0xc2>
 8014a8a:	3c57      	subs	r4, #87	; 0x57
 8014a8c:	e7e2      	b.n	8014a54 <_strtol_l.isra.0+0x82>
 8014a8e:	f04f 32ff 	mov.w	r2, #4294967295
 8014a92:	e7eb      	b.n	8014a6c <_strtol_l.isra.0+0x9a>
 8014a94:	1c53      	adds	r3, r2, #1
 8014a96:	d108      	bne.n	8014aaa <_strtol_l.isra.0+0xd8>
 8014a98:	2322      	movs	r3, #34	; 0x22
 8014a9a:	4608      	mov	r0, r1
 8014a9c:	f8c8 3000 	str.w	r3, [r8]
 8014aa0:	f1ba 0f00 	cmp.w	sl, #0
 8014aa4:	d107      	bne.n	8014ab6 <_strtol_l.isra.0+0xe4>
 8014aa6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014aaa:	b106      	cbz	r6, 8014aae <_strtol_l.isra.0+0xdc>
 8014aac:	4240      	negs	r0, r0
 8014aae:	f1ba 0f00 	cmp.w	sl, #0
 8014ab2:	d00c      	beq.n	8014ace <_strtol_l.isra.0+0xfc>
 8014ab4:	b122      	cbz	r2, 8014ac0 <_strtol_l.isra.0+0xee>
 8014ab6:	3d01      	subs	r5, #1
 8014ab8:	f8ca 5000 	str.w	r5, [sl]
 8014abc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014ac0:	464d      	mov	r5, r9
 8014ac2:	e7f9      	b.n	8014ab8 <_strtol_l.isra.0+0xe6>
 8014ac4:	2430      	movs	r4, #48	; 0x30
 8014ac6:	2f00      	cmp	r7, #0
 8014ac8:	d1b3      	bne.n	8014a32 <_strtol_l.isra.0+0x60>
 8014aca:	2708      	movs	r7, #8
 8014acc:	e7b1      	b.n	8014a32 <_strtol_l.isra.0+0x60>
 8014ace:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08014ad4 <_strtol_r>:
 8014ad4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8014ad6:	4c06      	ldr	r4, [pc, #24]	; (8014af0 <_strtol_r+0x1c>)
 8014ad8:	4d06      	ldr	r5, [pc, #24]	; (8014af4 <_strtol_r+0x20>)
 8014ada:	6824      	ldr	r4, [r4, #0]
 8014adc:	6a24      	ldr	r4, [r4, #32]
 8014ade:	2c00      	cmp	r4, #0
 8014ae0:	bf08      	it	eq
 8014ae2:	462c      	moveq	r4, r5
 8014ae4:	9400      	str	r4, [sp, #0]
 8014ae6:	f7ff ff74 	bl	80149d2 <_strtol_l.isra.0>
 8014aea:	b003      	add	sp, #12
 8014aec:	bd30      	pop	{r4, r5, pc}
 8014aee:	bf00      	nop
 8014af0:	20000328 	.word	0x20000328
 8014af4:	20000174 	.word	0x20000174

08014af8 <__tzcalc_limits>:
 8014af8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014afc:	4604      	mov	r4, r0
 8014afe:	f000 fce1 	bl	80154c4 <__gettzinfo>
 8014b02:	f240 73b1 	movw	r3, #1969	; 0x7b1
 8014b06:	429c      	cmp	r4, r3
 8014b08:	f340 8098 	ble.w	8014c3c <__tzcalc_limits+0x144>
 8014b0c:	f46f 63f6 	mvn.w	r3, #1968	; 0x7b0
 8014b10:	f240 126d 	movw	r2, #365	; 0x16d
 8014b14:	18e3      	adds	r3, r4, r3
 8014b16:	109b      	asrs	r3, r3, #2
 8014b18:	f2a4 75b2 	subw	r5, r4, #1970	; 0x7b2
 8014b1c:	fb02 3505 	mla	r5, r2, r5, r3
 8014b20:	f06f 0263 	mvn.w	r2, #99	; 0x63
 8014b24:	f2a4 736d 	subw	r3, r4, #1901	; 0x76d
 8014b28:	fb93 f3f2 	sdiv	r3, r3, r2
 8014b2c:	f46f 62c8 	mvn.w	r2, #1600	; 0x640
 8014b30:	441d      	add	r5, r3
 8014b32:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8014b36:	18a2      	adds	r2, r4, r2
 8014b38:	fb92 f2f3 	sdiv	r2, r2, r3
 8014b3c:	fb94 f7f3 	sdiv	r7, r4, r3
 8014b40:	4415      	add	r5, r2
 8014b42:	2264      	movs	r2, #100	; 0x64
 8014b44:	fb03 4717 	mls	r7, r3, r7, r4
 8014b48:	fb94 f6f2 	sdiv	r6, r4, r2
 8014b4c:	fab7 fe87 	clz	lr, r7
 8014b50:	4601      	mov	r1, r0
 8014b52:	f06f 4c40 	mvn.w	ip, #3221225472	; 0xc0000000
 8014b56:	fb02 4616 	mls	r6, r2, r6, r4
 8014b5a:	f100 0338 	add.w	r3, r0, #56	; 0x38
 8014b5e:	9301      	str	r3, [sp, #4]
 8014b60:	f004 0303 	and.w	r3, r4, #3
 8014b64:	6044      	str	r4, [r0, #4]
 8014b66:	ea4f 1e5e 	mov.w	lr, lr, lsr #5
 8014b6a:	9300      	str	r3, [sp, #0]
 8014b6c:	7a0b      	ldrb	r3, [r1, #8]
 8014b6e:	2b4a      	cmp	r3, #74	; 0x4a
 8014b70:	d123      	bne.n	8014bba <__tzcalc_limits+0xc2>
 8014b72:	694c      	ldr	r4, [r1, #20]
 8014b74:	9a00      	ldr	r2, [sp, #0]
 8014b76:	192b      	adds	r3, r5, r4
 8014b78:	b902      	cbnz	r2, 8014b7c <__tzcalc_limits+0x84>
 8014b7a:	b906      	cbnz	r6, 8014b7e <__tzcalc_limits+0x86>
 8014b7c:	b9df      	cbnz	r7, 8014bb6 <__tzcalc_limits+0xbe>
 8014b7e:	2c3b      	cmp	r4, #59	; 0x3b
 8014b80:	bfd4      	ite	le
 8014b82:	2400      	movle	r4, #0
 8014b84:	2401      	movgt	r4, #1
 8014b86:	441c      	add	r4, r3
 8014b88:	3c01      	subs	r4, #1
 8014b8a:	4b2d      	ldr	r3, [pc, #180]	; (8014c40 <__tzcalc_limits+0x148>)
 8014b8c:	698a      	ldr	r2, [r1, #24]
 8014b8e:	fb03 2404 	mla	r4, r3, r4, r2
 8014b92:	6a0b      	ldr	r3, [r1, #32]
 8014b94:	441c      	add	r4, r3
 8014b96:	9b01      	ldr	r3, [sp, #4]
 8014b98:	f841 4f1c 	str.w	r4, [r1, #28]!
 8014b9c:	428b      	cmp	r3, r1
 8014b9e:	d1e5      	bne.n	8014b6c <__tzcalc_limits+0x74>
 8014ba0:	69c3      	ldr	r3, [r0, #28]
 8014ba2:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8014ba4:	4293      	cmp	r3, r2
 8014ba6:	bfac      	ite	ge
 8014ba8:	2300      	movge	r3, #0
 8014baa:	2301      	movlt	r3, #1
 8014bac:	6003      	str	r3, [r0, #0]
 8014bae:	2001      	movs	r0, #1
 8014bb0:	b003      	add	sp, #12
 8014bb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014bb6:	2400      	movs	r4, #0
 8014bb8:	e7e5      	b.n	8014b86 <__tzcalc_limits+0x8e>
 8014bba:	2b44      	cmp	r3, #68	; 0x44
 8014bbc:	d102      	bne.n	8014bc4 <__tzcalc_limits+0xcc>
 8014bbe:	694b      	ldr	r3, [r1, #20]
 8014bc0:	18ec      	adds	r4, r5, r3
 8014bc2:	e7e2      	b.n	8014b8a <__tzcalc_limits+0x92>
 8014bc4:	9b00      	ldr	r3, [sp, #0]
 8014bc6:	bb7b      	cbnz	r3, 8014c28 <__tzcalc_limits+0x130>
 8014bc8:	2e00      	cmp	r6, #0
 8014bca:	bf0c      	ite	eq
 8014bcc:	46f0      	moveq	r8, lr
 8014bce:	f04f 0801 	movne.w	r8, #1
 8014bd2:	2230      	movs	r2, #48	; 0x30
 8014bd4:	4b1b      	ldr	r3, [pc, #108]	; (8014c44 <__tzcalc_limits+0x14c>)
 8014bd6:	f04f 0901 	mov.w	r9, #1
 8014bda:	fb02 3808 	mla	r8, r2, r8, r3
 8014bde:	462b      	mov	r3, r5
 8014be0:	68cc      	ldr	r4, [r1, #12]
 8014be2:	f1a8 0a04 	sub.w	sl, r8, #4
 8014be6:	45a1      	cmp	r9, r4
 8014be8:	db20      	blt.n	8014c2c <__tzcalc_limits+0x134>
 8014bea:	2207      	movs	r2, #7
 8014bec:	2c01      	cmp	r4, #1
 8014bee:	bfb8      	it	lt
 8014bf0:	2401      	movlt	r4, #1
 8014bf2:	f103 0b04 	add.w	fp, r3, #4
 8014bf6:	fb9b faf2 	sdiv	sl, fp, r2
 8014bfa:	46a1      	mov	r9, r4
 8014bfc:	ebca 0aca 	rsb	sl, sl, sl, lsl #3
 8014c00:	694c      	ldr	r4, [r1, #20]
 8014c02:	ebab 0a0a 	sub.w	sl, fp, sl
 8014c06:	ebb4 0a0a 	subs.w	sl, r4, sl
 8014c0a:	690c      	ldr	r4, [r1, #16]
 8014c0c:	44e1      	add	r9, ip
 8014c0e:	f104 34ff 	add.w	r4, r4, #4294967295
 8014c12:	bf48      	it	mi
 8014c14:	4492      	addmi	sl, r2
 8014c16:	ebc4 04c4 	rsb	r4, r4, r4, lsl #3
 8014c1a:	f858 8029 	ldr.w	r8, [r8, r9, lsl #2]
 8014c1e:	4454      	add	r4, sl
 8014c20:	4544      	cmp	r4, r8
 8014c22:	da09      	bge.n	8014c38 <__tzcalc_limits+0x140>
 8014c24:	441c      	add	r4, r3
 8014c26:	e7b0      	b.n	8014b8a <__tzcalc_limits+0x92>
 8014c28:	46f0      	mov	r8, lr
 8014c2a:	e7d2      	b.n	8014bd2 <__tzcalc_limits+0xda>
 8014c2c:	f85a bf04 	ldr.w	fp, [sl, #4]!
 8014c30:	f109 0901 	add.w	r9, r9, #1
 8014c34:	445b      	add	r3, fp
 8014c36:	e7d6      	b.n	8014be6 <__tzcalc_limits+0xee>
 8014c38:	3c07      	subs	r4, #7
 8014c3a:	e7f1      	b.n	8014c20 <__tzcalc_limits+0x128>
 8014c3c:	2000      	movs	r0, #0
 8014c3e:	e7b7      	b.n	8014bb0 <__tzcalc_limits+0xb8>
 8014c40:	00015180 	.word	0x00015180
 8014c44:	08017610 	.word	0x08017610

08014c48 <__tz_lock>:
 8014c48:	4770      	bx	lr

08014c4a <__tz_unlock>:
 8014c4a:	4770      	bx	lr

08014c4c <_tzset_unlocked>:
 8014c4c:	4b01      	ldr	r3, [pc, #4]	; (8014c54 <_tzset_unlocked+0x8>)
 8014c4e:	6818      	ldr	r0, [r3, #0]
 8014c50:	f000 b802 	b.w	8014c58 <_tzset_unlocked_r>
 8014c54:	20000328 	.word	0x20000328

08014c58 <_tzset_unlocked_r>:
 8014c58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014c5c:	b08d      	sub	sp, #52	; 0x34
 8014c5e:	4607      	mov	r7, r0
 8014c60:	f000 fc30 	bl	80154c4 <__gettzinfo>
 8014c64:	49b1      	ldr	r1, [pc, #708]	; (8014f2c <_tzset_unlocked_r+0x2d4>)
 8014c66:	4605      	mov	r5, r0
 8014c68:	4638      	mov	r0, r7
 8014c6a:	f000 fc23 	bl	80154b4 <_getenv_r>
 8014c6e:	4eb0      	ldr	r6, [pc, #704]	; (8014f30 <_tzset_unlocked_r+0x2d8>)
 8014c70:	4604      	mov	r4, r0
 8014c72:	b970      	cbnz	r0, 8014c92 <_tzset_unlocked_r+0x3a>
 8014c74:	4baf      	ldr	r3, [pc, #700]	; (8014f34 <_tzset_unlocked_r+0x2dc>)
 8014c76:	4ab0      	ldr	r2, [pc, #704]	; (8014f38 <_tzset_unlocked_r+0x2e0>)
 8014c78:	6018      	str	r0, [r3, #0]
 8014c7a:	4bb0      	ldr	r3, [pc, #704]	; (8014f3c <_tzset_unlocked_r+0x2e4>)
 8014c7c:	6018      	str	r0, [r3, #0]
 8014c7e:	4bb0      	ldr	r3, [pc, #704]	; (8014f40 <_tzset_unlocked_r+0x2e8>)
 8014c80:	6830      	ldr	r0, [r6, #0]
 8014c82:	601a      	str	r2, [r3, #0]
 8014c84:	605a      	str	r2, [r3, #4]
 8014c86:	f7ff fce3 	bl	8014650 <free>
 8014c8a:	6034      	str	r4, [r6, #0]
 8014c8c:	b00d      	add	sp, #52	; 0x34
 8014c8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014c92:	6831      	ldr	r1, [r6, #0]
 8014c94:	2900      	cmp	r1, #0
 8014c96:	d160      	bne.n	8014d5a <_tzset_unlocked_r+0x102>
 8014c98:	6830      	ldr	r0, [r6, #0]
 8014c9a:	f7ff fcd9 	bl	8014650 <free>
 8014c9e:	4620      	mov	r0, r4
 8014ca0:	f7eb fad0 	bl	8000244 <strlen>
 8014ca4:	1c41      	adds	r1, r0, #1
 8014ca6:	4638      	mov	r0, r7
 8014ca8:	f7ff fd4c 	bl	8014744 <_malloc_r>
 8014cac:	6030      	str	r0, [r6, #0]
 8014cae:	2800      	cmp	r0, #0
 8014cb0:	d158      	bne.n	8014d64 <_tzset_unlocked_r+0x10c>
 8014cb2:	7823      	ldrb	r3, [r4, #0]
 8014cb4:	ae0a      	add	r6, sp, #40	; 0x28
 8014cb6:	2b3a      	cmp	r3, #58	; 0x3a
 8014cb8:	bf08      	it	eq
 8014cba:	3401      	addeq	r4, #1
 8014cbc:	4633      	mov	r3, r6
 8014cbe:	4aa1      	ldr	r2, [pc, #644]	; (8014f44 <_tzset_unlocked_r+0x2ec>)
 8014cc0:	49a1      	ldr	r1, [pc, #644]	; (8014f48 <_tzset_unlocked_r+0x2f0>)
 8014cc2:	4620      	mov	r0, r4
 8014cc4:	f7ff fdfc 	bl	80148c0 <siscanf>
 8014cc8:	2800      	cmp	r0, #0
 8014cca:	dddf      	ble.n	8014c8c <_tzset_unlocked_r+0x34>
 8014ccc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014cce:	18e7      	adds	r7, r4, r3
 8014cd0:	5ce3      	ldrb	r3, [r4, r3]
 8014cd2:	2b2d      	cmp	r3, #45	; 0x2d
 8014cd4:	d14a      	bne.n	8014d6c <_tzset_unlocked_r+0x114>
 8014cd6:	f04f 34ff 	mov.w	r4, #4294967295
 8014cda:	3701      	adds	r7, #1
 8014cdc:	f04f 0800 	mov.w	r8, #0
 8014ce0:	f10d 0a20 	add.w	sl, sp, #32
 8014ce4:	f10d 0b1e 	add.w	fp, sp, #30
 8014ce8:	9603      	str	r6, [sp, #12]
 8014cea:	f8cd a008 	str.w	sl, [sp, #8]
 8014cee:	9601      	str	r6, [sp, #4]
 8014cf0:	f8cd b000 	str.w	fp, [sp]
 8014cf4:	4633      	mov	r3, r6
 8014cf6:	aa07      	add	r2, sp, #28
 8014cf8:	4994      	ldr	r1, [pc, #592]	; (8014f4c <_tzset_unlocked_r+0x2f4>)
 8014cfa:	4638      	mov	r0, r7
 8014cfc:	f8ad 801e 	strh.w	r8, [sp, #30]
 8014d00:	f8ad 8020 	strh.w	r8, [sp, #32]
 8014d04:	f7ff fddc 	bl	80148c0 <siscanf>
 8014d08:	4540      	cmp	r0, r8
 8014d0a:	ddbf      	ble.n	8014c8c <_tzset_unlocked_r+0x34>
 8014d0c:	213c      	movs	r1, #60	; 0x3c
 8014d0e:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8014d12:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 8014d16:	f8df 9240 	ldr.w	r9, [pc, #576]	; 8014f58 <_tzset_unlocked_r+0x300>
 8014d1a:	fb01 2203 	mla	r2, r1, r3, r2
 8014d1e:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8014d22:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 8014d26:	fb01 2303 	mla	r3, r1, r3, r2
 8014d2a:	435c      	muls	r4, r3
 8014d2c:	4b85      	ldr	r3, [pc, #532]	; (8014f44 <_tzset_unlocked_r+0x2ec>)
 8014d2e:	622c      	str	r4, [r5, #32]
 8014d30:	4c83      	ldr	r4, [pc, #524]	; (8014f40 <_tzset_unlocked_r+0x2e8>)
 8014d32:	464a      	mov	r2, r9
 8014d34:	6023      	str	r3, [r4, #0]
 8014d36:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014d38:	4983      	ldr	r1, [pc, #524]	; (8014f48 <_tzset_unlocked_r+0x2f0>)
 8014d3a:	441f      	add	r7, r3
 8014d3c:	4638      	mov	r0, r7
 8014d3e:	4633      	mov	r3, r6
 8014d40:	f7ff fdbe 	bl	80148c0 <siscanf>
 8014d44:	4540      	cmp	r0, r8
 8014d46:	dc16      	bgt.n	8014d76 <_tzset_unlocked_r+0x11e>
 8014d48:	6823      	ldr	r3, [r4, #0]
 8014d4a:	6a2a      	ldr	r2, [r5, #32]
 8014d4c:	6063      	str	r3, [r4, #4]
 8014d4e:	4b79      	ldr	r3, [pc, #484]	; (8014f34 <_tzset_unlocked_r+0x2dc>)
 8014d50:	601a      	str	r2, [r3, #0]
 8014d52:	4b7a      	ldr	r3, [pc, #488]	; (8014f3c <_tzset_unlocked_r+0x2e4>)
 8014d54:	f8c3 8000 	str.w	r8, [r3]
 8014d58:	e798      	b.n	8014c8c <_tzset_unlocked_r+0x34>
 8014d5a:	f7eb fa69 	bl	8000230 <strcmp>
 8014d5e:	2800      	cmp	r0, #0
 8014d60:	d094      	beq.n	8014c8c <_tzset_unlocked_r+0x34>
 8014d62:	e799      	b.n	8014c98 <_tzset_unlocked_r+0x40>
 8014d64:	4621      	mov	r1, r4
 8014d66:	f7ff fe1a 	bl	801499e <strcpy>
 8014d6a:	e7a2      	b.n	8014cb2 <_tzset_unlocked_r+0x5a>
 8014d6c:	2b2b      	cmp	r3, #43	; 0x2b
 8014d6e:	bf08      	it	eq
 8014d70:	3701      	addeq	r7, #1
 8014d72:	2401      	movs	r4, #1
 8014d74:	e7b2      	b.n	8014cdc <_tzset_unlocked_r+0x84>
 8014d76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014d78:	f8c4 9004 	str.w	r9, [r4, #4]
 8014d7c:	18fc      	adds	r4, r7, r3
 8014d7e:	5cfb      	ldrb	r3, [r7, r3]
 8014d80:	2b2d      	cmp	r3, #45	; 0x2d
 8014d82:	f040 8092 	bne.w	8014eaa <_tzset_unlocked_r+0x252>
 8014d86:	f04f 37ff 	mov.w	r7, #4294967295
 8014d8a:	3401      	adds	r4, #1
 8014d8c:	2300      	movs	r3, #0
 8014d8e:	9603      	str	r6, [sp, #12]
 8014d90:	f8ad 301c 	strh.w	r3, [sp, #28]
 8014d94:	f8ad 301e 	strh.w	r3, [sp, #30]
 8014d98:	f8ad 3020 	strh.w	r3, [sp, #32]
 8014d9c:	930a      	str	r3, [sp, #40]	; 0x28
 8014d9e:	f8cd a008 	str.w	sl, [sp, #8]
 8014da2:	9601      	str	r6, [sp, #4]
 8014da4:	f8cd b000 	str.w	fp, [sp]
 8014da8:	4633      	mov	r3, r6
 8014daa:	aa07      	add	r2, sp, #28
 8014dac:	4967      	ldr	r1, [pc, #412]	; (8014f4c <_tzset_unlocked_r+0x2f4>)
 8014dae:	4620      	mov	r0, r4
 8014db0:	f7ff fd86 	bl	80148c0 <siscanf>
 8014db4:	2800      	cmp	r0, #0
 8014db6:	dc7d      	bgt.n	8014eb4 <_tzset_unlocked_r+0x25c>
 8014db8:	6a2b      	ldr	r3, [r5, #32]
 8014dba:	f5a3 6361 	sub.w	r3, r3, #3600	; 0xe10
 8014dbe:	63eb      	str	r3, [r5, #60]	; 0x3c
 8014dc0:	462f      	mov	r7, r5
 8014dc2:	f04f 0900 	mov.w	r9, #0
 8014dc6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014dc8:	441c      	add	r4, r3
 8014dca:	7823      	ldrb	r3, [r4, #0]
 8014dcc:	2b2c      	cmp	r3, #44	; 0x2c
 8014dce:	bf08      	it	eq
 8014dd0:	3401      	addeq	r4, #1
 8014dd2:	f894 8000 	ldrb.w	r8, [r4]
 8014dd6:	f1b8 0f4d 	cmp.w	r8, #77	; 0x4d
 8014dda:	d17b      	bne.n	8014ed4 <_tzset_unlocked_r+0x27c>
 8014ddc:	f10d 0326 	add.w	r3, sp, #38	; 0x26
 8014de0:	9302      	str	r3, [sp, #8]
 8014de2:	ab09      	add	r3, sp, #36	; 0x24
 8014de4:	9300      	str	r3, [sp, #0]
 8014de6:	9603      	str	r6, [sp, #12]
 8014de8:	9601      	str	r6, [sp, #4]
 8014dea:	4633      	mov	r3, r6
 8014dec:	f10d 0222 	add.w	r2, sp, #34	; 0x22
 8014df0:	4957      	ldr	r1, [pc, #348]	; (8014f50 <_tzset_unlocked_r+0x2f8>)
 8014df2:	4620      	mov	r0, r4
 8014df4:	f7ff fd64 	bl	80148c0 <siscanf>
 8014df8:	2803      	cmp	r0, #3
 8014dfa:	f47f af47 	bne.w	8014c8c <_tzset_unlocked_r+0x34>
 8014dfe:	f8bd 1022 	ldrh.w	r1, [sp, #34]	; 0x22
 8014e02:	1e4b      	subs	r3, r1, #1
 8014e04:	2b0b      	cmp	r3, #11
 8014e06:	f63f af41 	bhi.w	8014c8c <_tzset_unlocked_r+0x34>
 8014e0a:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
 8014e0e:	1e53      	subs	r3, r2, #1
 8014e10:	2b04      	cmp	r3, #4
 8014e12:	f63f af3b 	bhi.w	8014c8c <_tzset_unlocked_r+0x34>
 8014e16:	f8bd 3026 	ldrh.w	r3, [sp, #38]	; 0x26
 8014e1a:	2b06      	cmp	r3, #6
 8014e1c:	f63f af36 	bhi.w	8014c8c <_tzset_unlocked_r+0x34>
 8014e20:	f887 8008 	strb.w	r8, [r7, #8]
 8014e24:	60f9      	str	r1, [r7, #12]
 8014e26:	613a      	str	r2, [r7, #16]
 8014e28:	617b      	str	r3, [r7, #20]
 8014e2a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014e2c:	eb04 0803 	add.w	r8, r4, r3
 8014e30:	2302      	movs	r3, #2
 8014e32:	f8ad 301c 	strh.w	r3, [sp, #28]
 8014e36:	2300      	movs	r3, #0
 8014e38:	f8ad 301e 	strh.w	r3, [sp, #30]
 8014e3c:	f8ad 3020 	strh.w	r3, [sp, #32]
 8014e40:	930a      	str	r3, [sp, #40]	; 0x28
 8014e42:	f898 3000 	ldrb.w	r3, [r8]
 8014e46:	2b2f      	cmp	r3, #47	; 0x2f
 8014e48:	d10b      	bne.n	8014e62 <_tzset_unlocked_r+0x20a>
 8014e4a:	9603      	str	r6, [sp, #12]
 8014e4c:	f8cd a008 	str.w	sl, [sp, #8]
 8014e50:	9601      	str	r6, [sp, #4]
 8014e52:	f8cd b000 	str.w	fp, [sp]
 8014e56:	4633      	mov	r3, r6
 8014e58:	aa07      	add	r2, sp, #28
 8014e5a:	493e      	ldr	r1, [pc, #248]	; (8014f54 <_tzset_unlocked_r+0x2fc>)
 8014e5c:	4640      	mov	r0, r8
 8014e5e:	f7ff fd2f 	bl	80148c0 <siscanf>
 8014e62:	213c      	movs	r1, #60	; 0x3c
 8014e64:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8014e68:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 8014e6c:	f109 0901 	add.w	r9, r9, #1
 8014e70:	fb01 2203 	mla	r2, r1, r3, r2
 8014e74:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8014e78:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 8014e7c:	f1b9 0f02 	cmp.w	r9, #2
 8014e80:	fb01 2303 	mla	r3, r1, r3, r2
 8014e84:	61bb      	str	r3, [r7, #24]
 8014e86:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8014e88:	f107 071c 	add.w	r7, r7, #28
 8014e8c:	4444      	add	r4, r8
 8014e8e:	d19c      	bne.n	8014dca <_tzset_unlocked_r+0x172>
 8014e90:	6868      	ldr	r0, [r5, #4]
 8014e92:	f7ff fe31 	bl	8014af8 <__tzcalc_limits>
 8014e96:	6a2a      	ldr	r2, [r5, #32]
 8014e98:	4b26      	ldr	r3, [pc, #152]	; (8014f34 <_tzset_unlocked_r+0x2dc>)
 8014e9a:	601a      	str	r2, [r3, #0]
 8014e9c:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8014e9e:	1a9b      	subs	r3, r3, r2
 8014ea0:	bf18      	it	ne
 8014ea2:	2301      	movne	r3, #1
 8014ea4:	4a25      	ldr	r2, [pc, #148]	; (8014f3c <_tzset_unlocked_r+0x2e4>)
 8014ea6:	6013      	str	r3, [r2, #0]
 8014ea8:	e6f0      	b.n	8014c8c <_tzset_unlocked_r+0x34>
 8014eaa:	2b2b      	cmp	r3, #43	; 0x2b
 8014eac:	bf08      	it	eq
 8014eae:	3401      	addeq	r4, #1
 8014eb0:	2701      	movs	r7, #1
 8014eb2:	e76b      	b.n	8014d8c <_tzset_unlocked_r+0x134>
 8014eb4:	213c      	movs	r1, #60	; 0x3c
 8014eb6:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8014eba:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 8014ebe:	fb01 2203 	mla	r2, r1, r3, r2
 8014ec2:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8014ec6:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 8014eca:	fb01 2303 	mla	r3, r1, r3, r2
 8014ece:	435f      	muls	r7, r3
 8014ed0:	63ef      	str	r7, [r5, #60]	; 0x3c
 8014ed2:	e775      	b.n	8014dc0 <_tzset_unlocked_r+0x168>
 8014ed4:	f1b8 0f4a 	cmp.w	r8, #74	; 0x4a
 8014ed8:	bf0a      	itet	eq
 8014eda:	4643      	moveq	r3, r8
 8014edc:	2344      	movne	r3, #68	; 0x44
 8014ede:	3401      	addeq	r4, #1
 8014ee0:	220a      	movs	r2, #10
 8014ee2:	a90b      	add	r1, sp, #44	; 0x2c
 8014ee4:	4620      	mov	r0, r4
 8014ee6:	9305      	str	r3, [sp, #20]
 8014ee8:	f001 fc34 	bl	8016754 <strtoul>
 8014eec:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 8014ef0:	f8ad 0026 	strh.w	r0, [sp, #38]	; 0x26
 8014ef4:	4544      	cmp	r4, r8
 8014ef6:	9b05      	ldr	r3, [sp, #20]
 8014ef8:	d114      	bne.n	8014f24 <_tzset_unlocked_r+0x2cc>
 8014efa:	234d      	movs	r3, #77	; 0x4d
 8014efc:	f1b9 0f00 	cmp.w	r9, #0
 8014f00:	d107      	bne.n	8014f12 <_tzset_unlocked_r+0x2ba>
 8014f02:	722b      	strb	r3, [r5, #8]
 8014f04:	2303      	movs	r3, #3
 8014f06:	60eb      	str	r3, [r5, #12]
 8014f08:	2302      	movs	r3, #2
 8014f0a:	f8c5 9014 	str.w	r9, [r5, #20]
 8014f0e:	612b      	str	r3, [r5, #16]
 8014f10:	e78e      	b.n	8014e30 <_tzset_unlocked_r+0x1d8>
 8014f12:	f885 3024 	strb.w	r3, [r5, #36]	; 0x24
 8014f16:	230b      	movs	r3, #11
 8014f18:	62ab      	str	r3, [r5, #40]	; 0x28
 8014f1a:	2301      	movs	r3, #1
 8014f1c:	62eb      	str	r3, [r5, #44]	; 0x2c
 8014f1e:	2300      	movs	r3, #0
 8014f20:	632b      	str	r3, [r5, #48]	; 0x30
 8014f22:	e785      	b.n	8014e30 <_tzset_unlocked_r+0x1d8>
 8014f24:	b280      	uxth	r0, r0
 8014f26:	723b      	strb	r3, [r7, #8]
 8014f28:	6178      	str	r0, [r7, #20]
 8014f2a:	e781      	b.n	8014e30 <_tzset_unlocked_r+0x1d8>
 8014f2c:	08017670 	.word	0x08017670
 8014f30:	200008e4 	.word	0x200008e4
 8014f34:	200008ec 	.word	0x200008ec
 8014f38:	08017673 	.word	0x08017673
 8014f3c:	200008e8 	.word	0x200008e8
 8014f40:	200002e0 	.word	0x200002e0
 8014f44:	200008d7 	.word	0x200008d7
 8014f48:	08017677 	.word	0x08017677
 8014f4c:	0801769a 	.word	0x0801769a
 8014f50:	08017686 	.word	0x08017686
 8014f54:	08017699 	.word	0x08017699
 8014f58:	200008cc 	.word	0x200008cc

08014f5c <__swbuf_r>:
 8014f5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014f5e:	460e      	mov	r6, r1
 8014f60:	4614      	mov	r4, r2
 8014f62:	4605      	mov	r5, r0
 8014f64:	b118      	cbz	r0, 8014f6e <__swbuf_r+0x12>
 8014f66:	6983      	ldr	r3, [r0, #24]
 8014f68:	b90b      	cbnz	r3, 8014f6e <__swbuf_r+0x12>
 8014f6a:	f000 f9d9 	bl	8015320 <__sinit>
 8014f6e:	4b21      	ldr	r3, [pc, #132]	; (8014ff4 <__swbuf_r+0x98>)
 8014f70:	429c      	cmp	r4, r3
 8014f72:	d12a      	bne.n	8014fca <__swbuf_r+0x6e>
 8014f74:	686c      	ldr	r4, [r5, #4]
 8014f76:	69a3      	ldr	r3, [r4, #24]
 8014f78:	60a3      	str	r3, [r4, #8]
 8014f7a:	89a3      	ldrh	r3, [r4, #12]
 8014f7c:	071a      	lsls	r2, r3, #28
 8014f7e:	d52e      	bpl.n	8014fde <__swbuf_r+0x82>
 8014f80:	6923      	ldr	r3, [r4, #16]
 8014f82:	b363      	cbz	r3, 8014fde <__swbuf_r+0x82>
 8014f84:	6923      	ldr	r3, [r4, #16]
 8014f86:	6820      	ldr	r0, [r4, #0]
 8014f88:	b2f6      	uxtb	r6, r6
 8014f8a:	1ac0      	subs	r0, r0, r3
 8014f8c:	6963      	ldr	r3, [r4, #20]
 8014f8e:	4637      	mov	r7, r6
 8014f90:	4298      	cmp	r0, r3
 8014f92:	db04      	blt.n	8014f9e <__swbuf_r+0x42>
 8014f94:	4621      	mov	r1, r4
 8014f96:	4628      	mov	r0, r5
 8014f98:	f000 f958 	bl	801524c <_fflush_r>
 8014f9c:	bb28      	cbnz	r0, 8014fea <__swbuf_r+0x8e>
 8014f9e:	68a3      	ldr	r3, [r4, #8]
 8014fa0:	3001      	adds	r0, #1
 8014fa2:	3b01      	subs	r3, #1
 8014fa4:	60a3      	str	r3, [r4, #8]
 8014fa6:	6823      	ldr	r3, [r4, #0]
 8014fa8:	1c5a      	adds	r2, r3, #1
 8014faa:	6022      	str	r2, [r4, #0]
 8014fac:	701e      	strb	r6, [r3, #0]
 8014fae:	6963      	ldr	r3, [r4, #20]
 8014fb0:	4298      	cmp	r0, r3
 8014fb2:	d004      	beq.n	8014fbe <__swbuf_r+0x62>
 8014fb4:	89a3      	ldrh	r3, [r4, #12]
 8014fb6:	07db      	lsls	r3, r3, #31
 8014fb8:	d519      	bpl.n	8014fee <__swbuf_r+0x92>
 8014fba:	2e0a      	cmp	r6, #10
 8014fbc:	d117      	bne.n	8014fee <__swbuf_r+0x92>
 8014fbe:	4621      	mov	r1, r4
 8014fc0:	4628      	mov	r0, r5
 8014fc2:	f000 f943 	bl	801524c <_fflush_r>
 8014fc6:	b190      	cbz	r0, 8014fee <__swbuf_r+0x92>
 8014fc8:	e00f      	b.n	8014fea <__swbuf_r+0x8e>
 8014fca:	4b0b      	ldr	r3, [pc, #44]	; (8014ff8 <__swbuf_r+0x9c>)
 8014fcc:	429c      	cmp	r4, r3
 8014fce:	d101      	bne.n	8014fd4 <__swbuf_r+0x78>
 8014fd0:	68ac      	ldr	r4, [r5, #8]
 8014fd2:	e7d0      	b.n	8014f76 <__swbuf_r+0x1a>
 8014fd4:	4b09      	ldr	r3, [pc, #36]	; (8014ffc <__swbuf_r+0xa0>)
 8014fd6:	429c      	cmp	r4, r3
 8014fd8:	bf08      	it	eq
 8014fda:	68ec      	ldreq	r4, [r5, #12]
 8014fdc:	e7cb      	b.n	8014f76 <__swbuf_r+0x1a>
 8014fde:	4621      	mov	r1, r4
 8014fe0:	4628      	mov	r0, r5
 8014fe2:	f000 f82d 	bl	8015040 <__swsetup_r>
 8014fe6:	2800      	cmp	r0, #0
 8014fe8:	d0cc      	beq.n	8014f84 <__swbuf_r+0x28>
 8014fea:	f04f 37ff 	mov.w	r7, #4294967295
 8014fee:	4638      	mov	r0, r7
 8014ff0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014ff2:	bf00      	nop
 8014ff4:	080177d0 	.word	0x080177d0
 8014ff8:	080177f0 	.word	0x080177f0
 8014ffc:	080177b0 	.word	0x080177b0

08015000 <__ascii_wctomb>:
 8015000:	b149      	cbz	r1, 8015016 <__ascii_wctomb+0x16>
 8015002:	2aff      	cmp	r2, #255	; 0xff
 8015004:	bf8b      	itete	hi
 8015006:	238a      	movhi	r3, #138	; 0x8a
 8015008:	700a      	strbls	r2, [r1, #0]
 801500a:	6003      	strhi	r3, [r0, #0]
 801500c:	2001      	movls	r0, #1
 801500e:	bf88      	it	hi
 8015010:	f04f 30ff 	movhi.w	r0, #4294967295
 8015014:	4770      	bx	lr
 8015016:	4608      	mov	r0, r1
 8015018:	4770      	bx	lr
	...

0801501c <_write_r>:
 801501c:	b538      	push	{r3, r4, r5, lr}
 801501e:	4605      	mov	r5, r0
 8015020:	4608      	mov	r0, r1
 8015022:	4611      	mov	r1, r2
 8015024:	2200      	movs	r2, #0
 8015026:	4c05      	ldr	r4, [pc, #20]	; (801503c <_write_r+0x20>)
 8015028:	6022      	str	r2, [r4, #0]
 801502a:	461a      	mov	r2, r3
 801502c:	f001 fd9c 	bl	8016b68 <_write>
 8015030:	1c43      	adds	r3, r0, #1
 8015032:	d102      	bne.n	801503a <_write_r+0x1e>
 8015034:	6823      	ldr	r3, [r4, #0]
 8015036:	b103      	cbz	r3, 801503a <_write_r+0x1e>
 8015038:	602b      	str	r3, [r5, #0]
 801503a:	bd38      	pop	{r3, r4, r5, pc}
 801503c:	20001af4 	.word	0x20001af4

08015040 <__swsetup_r>:
 8015040:	4b32      	ldr	r3, [pc, #200]	; (801510c <__swsetup_r+0xcc>)
 8015042:	b570      	push	{r4, r5, r6, lr}
 8015044:	681d      	ldr	r5, [r3, #0]
 8015046:	4606      	mov	r6, r0
 8015048:	460c      	mov	r4, r1
 801504a:	b125      	cbz	r5, 8015056 <__swsetup_r+0x16>
 801504c:	69ab      	ldr	r3, [r5, #24]
 801504e:	b913      	cbnz	r3, 8015056 <__swsetup_r+0x16>
 8015050:	4628      	mov	r0, r5
 8015052:	f000 f965 	bl	8015320 <__sinit>
 8015056:	4b2e      	ldr	r3, [pc, #184]	; (8015110 <__swsetup_r+0xd0>)
 8015058:	429c      	cmp	r4, r3
 801505a:	d10f      	bne.n	801507c <__swsetup_r+0x3c>
 801505c:	686c      	ldr	r4, [r5, #4]
 801505e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015062:	b29a      	uxth	r2, r3
 8015064:	0715      	lsls	r5, r2, #28
 8015066:	d42c      	bmi.n	80150c2 <__swsetup_r+0x82>
 8015068:	06d0      	lsls	r0, r2, #27
 801506a:	d411      	bmi.n	8015090 <__swsetup_r+0x50>
 801506c:	2209      	movs	r2, #9
 801506e:	6032      	str	r2, [r6, #0]
 8015070:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015074:	81a3      	strh	r3, [r4, #12]
 8015076:	f04f 30ff 	mov.w	r0, #4294967295
 801507a:	bd70      	pop	{r4, r5, r6, pc}
 801507c:	4b25      	ldr	r3, [pc, #148]	; (8015114 <__swsetup_r+0xd4>)
 801507e:	429c      	cmp	r4, r3
 8015080:	d101      	bne.n	8015086 <__swsetup_r+0x46>
 8015082:	68ac      	ldr	r4, [r5, #8]
 8015084:	e7eb      	b.n	801505e <__swsetup_r+0x1e>
 8015086:	4b24      	ldr	r3, [pc, #144]	; (8015118 <__swsetup_r+0xd8>)
 8015088:	429c      	cmp	r4, r3
 801508a:	bf08      	it	eq
 801508c:	68ec      	ldreq	r4, [r5, #12]
 801508e:	e7e6      	b.n	801505e <__swsetup_r+0x1e>
 8015090:	0751      	lsls	r1, r2, #29
 8015092:	d512      	bpl.n	80150ba <__swsetup_r+0x7a>
 8015094:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8015096:	b141      	cbz	r1, 80150aa <__swsetup_r+0x6a>
 8015098:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801509c:	4299      	cmp	r1, r3
 801509e:	d002      	beq.n	80150a6 <__swsetup_r+0x66>
 80150a0:	4630      	mov	r0, r6
 80150a2:	f7ff fb03 	bl	80146ac <_free_r>
 80150a6:	2300      	movs	r3, #0
 80150a8:	6363      	str	r3, [r4, #52]	; 0x34
 80150aa:	89a3      	ldrh	r3, [r4, #12]
 80150ac:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80150b0:	81a3      	strh	r3, [r4, #12]
 80150b2:	2300      	movs	r3, #0
 80150b4:	6063      	str	r3, [r4, #4]
 80150b6:	6923      	ldr	r3, [r4, #16]
 80150b8:	6023      	str	r3, [r4, #0]
 80150ba:	89a3      	ldrh	r3, [r4, #12]
 80150bc:	f043 0308 	orr.w	r3, r3, #8
 80150c0:	81a3      	strh	r3, [r4, #12]
 80150c2:	6923      	ldr	r3, [r4, #16]
 80150c4:	b94b      	cbnz	r3, 80150da <__swsetup_r+0x9a>
 80150c6:	89a3      	ldrh	r3, [r4, #12]
 80150c8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80150cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80150d0:	d003      	beq.n	80150da <__swsetup_r+0x9a>
 80150d2:	4621      	mov	r1, r4
 80150d4:	4630      	mov	r0, r6
 80150d6:	f000 fac7 	bl	8015668 <__smakebuf_r>
 80150da:	89a2      	ldrh	r2, [r4, #12]
 80150dc:	f012 0301 	ands.w	r3, r2, #1
 80150e0:	d00c      	beq.n	80150fc <__swsetup_r+0xbc>
 80150e2:	2300      	movs	r3, #0
 80150e4:	60a3      	str	r3, [r4, #8]
 80150e6:	6963      	ldr	r3, [r4, #20]
 80150e8:	425b      	negs	r3, r3
 80150ea:	61a3      	str	r3, [r4, #24]
 80150ec:	6923      	ldr	r3, [r4, #16]
 80150ee:	b953      	cbnz	r3, 8015106 <__swsetup_r+0xc6>
 80150f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80150f4:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80150f8:	d1ba      	bne.n	8015070 <__swsetup_r+0x30>
 80150fa:	bd70      	pop	{r4, r5, r6, pc}
 80150fc:	0792      	lsls	r2, r2, #30
 80150fe:	bf58      	it	pl
 8015100:	6963      	ldrpl	r3, [r4, #20]
 8015102:	60a3      	str	r3, [r4, #8]
 8015104:	e7f2      	b.n	80150ec <__swsetup_r+0xac>
 8015106:	2000      	movs	r0, #0
 8015108:	e7f7      	b.n	80150fa <__swsetup_r+0xba>
 801510a:	bf00      	nop
 801510c:	20000328 	.word	0x20000328
 8015110:	080177d0 	.word	0x080177d0
 8015114:	080177f0 	.word	0x080177f0
 8015118:	080177b0 	.word	0x080177b0

0801511c <_close_r>:
 801511c:	b538      	push	{r3, r4, r5, lr}
 801511e:	2300      	movs	r3, #0
 8015120:	4c05      	ldr	r4, [pc, #20]	; (8015138 <_close_r+0x1c>)
 8015122:	4605      	mov	r5, r0
 8015124:	4608      	mov	r0, r1
 8015126:	6023      	str	r3, [r4, #0]
 8015128:	f001 fce8 	bl	8016afc <_close>
 801512c:	1c43      	adds	r3, r0, #1
 801512e:	d102      	bne.n	8015136 <_close_r+0x1a>
 8015130:	6823      	ldr	r3, [r4, #0]
 8015132:	b103      	cbz	r3, 8015136 <_close_r+0x1a>
 8015134:	602b      	str	r3, [r5, #0]
 8015136:	bd38      	pop	{r3, r4, r5, pc}
 8015138:	20001af4 	.word	0x20001af4

0801513c <__sflush_r>:
 801513c:	898a      	ldrh	r2, [r1, #12]
 801513e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015142:	4605      	mov	r5, r0
 8015144:	0710      	lsls	r0, r2, #28
 8015146:	460c      	mov	r4, r1
 8015148:	d45a      	bmi.n	8015200 <__sflush_r+0xc4>
 801514a:	684b      	ldr	r3, [r1, #4]
 801514c:	2b00      	cmp	r3, #0
 801514e:	dc05      	bgt.n	801515c <__sflush_r+0x20>
 8015150:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8015152:	2b00      	cmp	r3, #0
 8015154:	dc02      	bgt.n	801515c <__sflush_r+0x20>
 8015156:	2000      	movs	r0, #0
 8015158:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801515c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801515e:	2e00      	cmp	r6, #0
 8015160:	d0f9      	beq.n	8015156 <__sflush_r+0x1a>
 8015162:	2300      	movs	r3, #0
 8015164:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8015168:	682f      	ldr	r7, [r5, #0]
 801516a:	602b      	str	r3, [r5, #0]
 801516c:	d033      	beq.n	80151d6 <__sflush_r+0x9a>
 801516e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8015170:	89a3      	ldrh	r3, [r4, #12]
 8015172:	075a      	lsls	r2, r3, #29
 8015174:	d505      	bpl.n	8015182 <__sflush_r+0x46>
 8015176:	6863      	ldr	r3, [r4, #4]
 8015178:	1ac0      	subs	r0, r0, r3
 801517a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801517c:	b10b      	cbz	r3, 8015182 <__sflush_r+0x46>
 801517e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8015180:	1ac0      	subs	r0, r0, r3
 8015182:	2300      	movs	r3, #0
 8015184:	4602      	mov	r2, r0
 8015186:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8015188:	6a21      	ldr	r1, [r4, #32]
 801518a:	4628      	mov	r0, r5
 801518c:	47b0      	blx	r6
 801518e:	1c43      	adds	r3, r0, #1
 8015190:	89a3      	ldrh	r3, [r4, #12]
 8015192:	d106      	bne.n	80151a2 <__sflush_r+0x66>
 8015194:	6829      	ldr	r1, [r5, #0]
 8015196:	291d      	cmp	r1, #29
 8015198:	d84b      	bhi.n	8015232 <__sflush_r+0xf6>
 801519a:	4a2b      	ldr	r2, [pc, #172]	; (8015248 <__sflush_r+0x10c>)
 801519c:	40ca      	lsrs	r2, r1
 801519e:	07d6      	lsls	r6, r2, #31
 80151a0:	d547      	bpl.n	8015232 <__sflush_r+0xf6>
 80151a2:	2200      	movs	r2, #0
 80151a4:	6062      	str	r2, [r4, #4]
 80151a6:	6922      	ldr	r2, [r4, #16]
 80151a8:	04d9      	lsls	r1, r3, #19
 80151aa:	6022      	str	r2, [r4, #0]
 80151ac:	d504      	bpl.n	80151b8 <__sflush_r+0x7c>
 80151ae:	1c42      	adds	r2, r0, #1
 80151b0:	d101      	bne.n	80151b6 <__sflush_r+0x7a>
 80151b2:	682b      	ldr	r3, [r5, #0]
 80151b4:	b903      	cbnz	r3, 80151b8 <__sflush_r+0x7c>
 80151b6:	6560      	str	r0, [r4, #84]	; 0x54
 80151b8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80151ba:	602f      	str	r7, [r5, #0]
 80151bc:	2900      	cmp	r1, #0
 80151be:	d0ca      	beq.n	8015156 <__sflush_r+0x1a>
 80151c0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80151c4:	4299      	cmp	r1, r3
 80151c6:	d002      	beq.n	80151ce <__sflush_r+0x92>
 80151c8:	4628      	mov	r0, r5
 80151ca:	f7ff fa6f 	bl	80146ac <_free_r>
 80151ce:	2000      	movs	r0, #0
 80151d0:	6360      	str	r0, [r4, #52]	; 0x34
 80151d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80151d6:	6a21      	ldr	r1, [r4, #32]
 80151d8:	2301      	movs	r3, #1
 80151da:	4628      	mov	r0, r5
 80151dc:	47b0      	blx	r6
 80151de:	1c41      	adds	r1, r0, #1
 80151e0:	d1c6      	bne.n	8015170 <__sflush_r+0x34>
 80151e2:	682b      	ldr	r3, [r5, #0]
 80151e4:	2b00      	cmp	r3, #0
 80151e6:	d0c3      	beq.n	8015170 <__sflush_r+0x34>
 80151e8:	2b1d      	cmp	r3, #29
 80151ea:	d001      	beq.n	80151f0 <__sflush_r+0xb4>
 80151ec:	2b16      	cmp	r3, #22
 80151ee:	d101      	bne.n	80151f4 <__sflush_r+0xb8>
 80151f0:	602f      	str	r7, [r5, #0]
 80151f2:	e7b0      	b.n	8015156 <__sflush_r+0x1a>
 80151f4:	89a3      	ldrh	r3, [r4, #12]
 80151f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80151fa:	81a3      	strh	r3, [r4, #12]
 80151fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015200:	690f      	ldr	r7, [r1, #16]
 8015202:	2f00      	cmp	r7, #0
 8015204:	d0a7      	beq.n	8015156 <__sflush_r+0x1a>
 8015206:	0793      	lsls	r3, r2, #30
 8015208:	bf18      	it	ne
 801520a:	2300      	movne	r3, #0
 801520c:	680e      	ldr	r6, [r1, #0]
 801520e:	bf08      	it	eq
 8015210:	694b      	ldreq	r3, [r1, #20]
 8015212:	eba6 0807 	sub.w	r8, r6, r7
 8015216:	600f      	str	r7, [r1, #0]
 8015218:	608b      	str	r3, [r1, #8]
 801521a:	f1b8 0f00 	cmp.w	r8, #0
 801521e:	dd9a      	ble.n	8015156 <__sflush_r+0x1a>
 8015220:	4643      	mov	r3, r8
 8015222:	463a      	mov	r2, r7
 8015224:	6a21      	ldr	r1, [r4, #32]
 8015226:	4628      	mov	r0, r5
 8015228:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801522a:	47b0      	blx	r6
 801522c:	2800      	cmp	r0, #0
 801522e:	dc07      	bgt.n	8015240 <__sflush_r+0x104>
 8015230:	89a3      	ldrh	r3, [r4, #12]
 8015232:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015236:	81a3      	strh	r3, [r4, #12]
 8015238:	f04f 30ff 	mov.w	r0, #4294967295
 801523c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015240:	4407      	add	r7, r0
 8015242:	eba8 0800 	sub.w	r8, r8, r0
 8015246:	e7e8      	b.n	801521a <__sflush_r+0xde>
 8015248:	20400001 	.word	0x20400001

0801524c <_fflush_r>:
 801524c:	b538      	push	{r3, r4, r5, lr}
 801524e:	690b      	ldr	r3, [r1, #16]
 8015250:	4605      	mov	r5, r0
 8015252:	460c      	mov	r4, r1
 8015254:	b1db      	cbz	r3, 801528e <_fflush_r+0x42>
 8015256:	b118      	cbz	r0, 8015260 <_fflush_r+0x14>
 8015258:	6983      	ldr	r3, [r0, #24]
 801525a:	b90b      	cbnz	r3, 8015260 <_fflush_r+0x14>
 801525c:	f000 f860 	bl	8015320 <__sinit>
 8015260:	4b0c      	ldr	r3, [pc, #48]	; (8015294 <_fflush_r+0x48>)
 8015262:	429c      	cmp	r4, r3
 8015264:	d109      	bne.n	801527a <_fflush_r+0x2e>
 8015266:	686c      	ldr	r4, [r5, #4]
 8015268:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801526c:	b17b      	cbz	r3, 801528e <_fflush_r+0x42>
 801526e:	4621      	mov	r1, r4
 8015270:	4628      	mov	r0, r5
 8015272:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015276:	f7ff bf61 	b.w	801513c <__sflush_r>
 801527a:	4b07      	ldr	r3, [pc, #28]	; (8015298 <_fflush_r+0x4c>)
 801527c:	429c      	cmp	r4, r3
 801527e:	d101      	bne.n	8015284 <_fflush_r+0x38>
 8015280:	68ac      	ldr	r4, [r5, #8]
 8015282:	e7f1      	b.n	8015268 <_fflush_r+0x1c>
 8015284:	4b05      	ldr	r3, [pc, #20]	; (801529c <_fflush_r+0x50>)
 8015286:	429c      	cmp	r4, r3
 8015288:	bf08      	it	eq
 801528a:	68ec      	ldreq	r4, [r5, #12]
 801528c:	e7ec      	b.n	8015268 <_fflush_r+0x1c>
 801528e:	2000      	movs	r0, #0
 8015290:	bd38      	pop	{r3, r4, r5, pc}
 8015292:	bf00      	nop
 8015294:	080177d0 	.word	0x080177d0
 8015298:	080177f0 	.word	0x080177f0
 801529c:	080177b0 	.word	0x080177b0

080152a0 <_cleanup_r>:
 80152a0:	4901      	ldr	r1, [pc, #4]	; (80152a8 <_cleanup_r+0x8>)
 80152a2:	f000 b8a9 	b.w	80153f8 <_fwalk_reent>
 80152a6:	bf00      	nop
 80152a8:	0801524d 	.word	0x0801524d

080152ac <std.isra.0>:
 80152ac:	2300      	movs	r3, #0
 80152ae:	b510      	push	{r4, lr}
 80152b0:	4604      	mov	r4, r0
 80152b2:	6003      	str	r3, [r0, #0]
 80152b4:	6043      	str	r3, [r0, #4]
 80152b6:	6083      	str	r3, [r0, #8]
 80152b8:	8181      	strh	r1, [r0, #12]
 80152ba:	6643      	str	r3, [r0, #100]	; 0x64
 80152bc:	81c2      	strh	r2, [r0, #14]
 80152be:	6103      	str	r3, [r0, #16]
 80152c0:	6143      	str	r3, [r0, #20]
 80152c2:	6183      	str	r3, [r0, #24]
 80152c4:	4619      	mov	r1, r3
 80152c6:	2208      	movs	r2, #8
 80152c8:	305c      	adds	r0, #92	; 0x5c
 80152ca:	f7ff f9e6 	bl	801469a <memset>
 80152ce:	4b05      	ldr	r3, [pc, #20]	; (80152e4 <std.isra.0+0x38>)
 80152d0:	6224      	str	r4, [r4, #32]
 80152d2:	6263      	str	r3, [r4, #36]	; 0x24
 80152d4:	4b04      	ldr	r3, [pc, #16]	; (80152e8 <std.isra.0+0x3c>)
 80152d6:	62a3      	str	r3, [r4, #40]	; 0x28
 80152d8:	4b04      	ldr	r3, [pc, #16]	; (80152ec <std.isra.0+0x40>)
 80152da:	62e3      	str	r3, [r4, #44]	; 0x2c
 80152dc:	4b04      	ldr	r3, [pc, #16]	; (80152f0 <std.isra.0+0x44>)
 80152de:	6323      	str	r3, [r4, #48]	; 0x30
 80152e0:	bd10      	pop	{r4, pc}
 80152e2:	bf00      	nop
 80152e4:	08014915 	.word	0x08014915
 80152e8:	0801493b 	.word	0x0801493b
 80152ec:	08014973 	.word	0x08014973
 80152f0:	08014997 	.word	0x08014997

080152f4 <__sfmoreglue>:
 80152f4:	b570      	push	{r4, r5, r6, lr}
 80152f6:	2568      	movs	r5, #104	; 0x68
 80152f8:	1e4a      	subs	r2, r1, #1
 80152fa:	4355      	muls	r5, r2
 80152fc:	460e      	mov	r6, r1
 80152fe:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8015302:	f7ff fa1f 	bl	8014744 <_malloc_r>
 8015306:	4604      	mov	r4, r0
 8015308:	b140      	cbz	r0, 801531c <__sfmoreglue+0x28>
 801530a:	2100      	movs	r1, #0
 801530c:	e880 0042 	stmia.w	r0, {r1, r6}
 8015310:	300c      	adds	r0, #12
 8015312:	60a0      	str	r0, [r4, #8]
 8015314:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8015318:	f7ff f9bf 	bl	801469a <memset>
 801531c:	4620      	mov	r0, r4
 801531e:	bd70      	pop	{r4, r5, r6, pc}

08015320 <__sinit>:
 8015320:	6983      	ldr	r3, [r0, #24]
 8015322:	b510      	push	{r4, lr}
 8015324:	4604      	mov	r4, r0
 8015326:	bb33      	cbnz	r3, 8015376 <__sinit+0x56>
 8015328:	6483      	str	r3, [r0, #72]	; 0x48
 801532a:	64c3      	str	r3, [r0, #76]	; 0x4c
 801532c:	6503      	str	r3, [r0, #80]	; 0x50
 801532e:	4b12      	ldr	r3, [pc, #72]	; (8015378 <__sinit+0x58>)
 8015330:	4a12      	ldr	r2, [pc, #72]	; (801537c <__sinit+0x5c>)
 8015332:	681b      	ldr	r3, [r3, #0]
 8015334:	6282      	str	r2, [r0, #40]	; 0x28
 8015336:	4298      	cmp	r0, r3
 8015338:	bf04      	itt	eq
 801533a:	2301      	moveq	r3, #1
 801533c:	6183      	streq	r3, [r0, #24]
 801533e:	f000 f81f 	bl	8015380 <__sfp>
 8015342:	6060      	str	r0, [r4, #4]
 8015344:	4620      	mov	r0, r4
 8015346:	f000 f81b 	bl	8015380 <__sfp>
 801534a:	60a0      	str	r0, [r4, #8]
 801534c:	4620      	mov	r0, r4
 801534e:	f000 f817 	bl	8015380 <__sfp>
 8015352:	2200      	movs	r2, #0
 8015354:	60e0      	str	r0, [r4, #12]
 8015356:	2104      	movs	r1, #4
 8015358:	6860      	ldr	r0, [r4, #4]
 801535a:	f7ff ffa7 	bl	80152ac <std.isra.0>
 801535e:	2201      	movs	r2, #1
 8015360:	2109      	movs	r1, #9
 8015362:	68a0      	ldr	r0, [r4, #8]
 8015364:	f7ff ffa2 	bl	80152ac <std.isra.0>
 8015368:	2202      	movs	r2, #2
 801536a:	2112      	movs	r1, #18
 801536c:	68e0      	ldr	r0, [r4, #12]
 801536e:	f7ff ff9d 	bl	80152ac <std.isra.0>
 8015372:	2301      	movs	r3, #1
 8015374:	61a3      	str	r3, [r4, #24]
 8015376:	bd10      	pop	{r4, pc}
 8015378:	08017810 	.word	0x08017810
 801537c:	080152a1 	.word	0x080152a1

08015380 <__sfp>:
 8015380:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015382:	4b1c      	ldr	r3, [pc, #112]	; (80153f4 <__sfp+0x74>)
 8015384:	4607      	mov	r7, r0
 8015386:	681e      	ldr	r6, [r3, #0]
 8015388:	69b3      	ldr	r3, [r6, #24]
 801538a:	b913      	cbnz	r3, 8015392 <__sfp+0x12>
 801538c:	4630      	mov	r0, r6
 801538e:	f7ff ffc7 	bl	8015320 <__sinit>
 8015392:	3648      	adds	r6, #72	; 0x48
 8015394:	68b4      	ldr	r4, [r6, #8]
 8015396:	6873      	ldr	r3, [r6, #4]
 8015398:	3b01      	subs	r3, #1
 801539a:	d503      	bpl.n	80153a4 <__sfp+0x24>
 801539c:	6833      	ldr	r3, [r6, #0]
 801539e:	b133      	cbz	r3, 80153ae <__sfp+0x2e>
 80153a0:	6836      	ldr	r6, [r6, #0]
 80153a2:	e7f7      	b.n	8015394 <__sfp+0x14>
 80153a4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80153a8:	b16d      	cbz	r5, 80153c6 <__sfp+0x46>
 80153aa:	3468      	adds	r4, #104	; 0x68
 80153ac:	e7f4      	b.n	8015398 <__sfp+0x18>
 80153ae:	2104      	movs	r1, #4
 80153b0:	4638      	mov	r0, r7
 80153b2:	f7ff ff9f 	bl	80152f4 <__sfmoreglue>
 80153b6:	6030      	str	r0, [r6, #0]
 80153b8:	2800      	cmp	r0, #0
 80153ba:	d1f1      	bne.n	80153a0 <__sfp+0x20>
 80153bc:	230c      	movs	r3, #12
 80153be:	4604      	mov	r4, r0
 80153c0:	603b      	str	r3, [r7, #0]
 80153c2:	4620      	mov	r0, r4
 80153c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80153c6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80153ca:	81e3      	strh	r3, [r4, #14]
 80153cc:	2301      	movs	r3, #1
 80153ce:	6665      	str	r5, [r4, #100]	; 0x64
 80153d0:	81a3      	strh	r3, [r4, #12]
 80153d2:	6025      	str	r5, [r4, #0]
 80153d4:	60a5      	str	r5, [r4, #8]
 80153d6:	6065      	str	r5, [r4, #4]
 80153d8:	6125      	str	r5, [r4, #16]
 80153da:	6165      	str	r5, [r4, #20]
 80153dc:	61a5      	str	r5, [r4, #24]
 80153de:	2208      	movs	r2, #8
 80153e0:	4629      	mov	r1, r5
 80153e2:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80153e6:	f7ff f958 	bl	801469a <memset>
 80153ea:	6365      	str	r5, [r4, #52]	; 0x34
 80153ec:	63a5      	str	r5, [r4, #56]	; 0x38
 80153ee:	64a5      	str	r5, [r4, #72]	; 0x48
 80153f0:	64e5      	str	r5, [r4, #76]	; 0x4c
 80153f2:	e7e6      	b.n	80153c2 <__sfp+0x42>
 80153f4:	08017810 	.word	0x08017810

080153f8 <_fwalk_reent>:
 80153f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80153fc:	4680      	mov	r8, r0
 80153fe:	4689      	mov	r9, r1
 8015400:	2600      	movs	r6, #0
 8015402:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8015406:	b914      	cbnz	r4, 801540e <_fwalk_reent+0x16>
 8015408:	4630      	mov	r0, r6
 801540a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801540e:	68a5      	ldr	r5, [r4, #8]
 8015410:	6867      	ldr	r7, [r4, #4]
 8015412:	3f01      	subs	r7, #1
 8015414:	d501      	bpl.n	801541a <_fwalk_reent+0x22>
 8015416:	6824      	ldr	r4, [r4, #0]
 8015418:	e7f5      	b.n	8015406 <_fwalk_reent+0xe>
 801541a:	89ab      	ldrh	r3, [r5, #12]
 801541c:	2b01      	cmp	r3, #1
 801541e:	d907      	bls.n	8015430 <_fwalk_reent+0x38>
 8015420:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8015424:	3301      	adds	r3, #1
 8015426:	d003      	beq.n	8015430 <_fwalk_reent+0x38>
 8015428:	4629      	mov	r1, r5
 801542a:	4640      	mov	r0, r8
 801542c:	47c8      	blx	r9
 801542e:	4306      	orrs	r6, r0
 8015430:	3568      	adds	r5, #104	; 0x68
 8015432:	e7ee      	b.n	8015412 <_fwalk_reent+0x1a>

08015434 <_findenv_r>:
 8015434:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015438:	4606      	mov	r6, r0
 801543a:	468a      	mov	sl, r1
 801543c:	4617      	mov	r7, r2
 801543e:	f001 f9d8 	bl	80167f2 <__env_lock>
 8015442:	4b1b      	ldr	r3, [pc, #108]	; (80154b0 <_findenv_r+0x7c>)
 8015444:	f8d3 8000 	ldr.w	r8, [r3]
 8015448:	4699      	mov	r9, r3
 801544a:	f1b8 0f00 	cmp.w	r8, #0
 801544e:	d007      	beq.n	8015460 <_findenv_r+0x2c>
 8015450:	4654      	mov	r4, sl
 8015452:	4623      	mov	r3, r4
 8015454:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015458:	b332      	cbz	r2, 80154a8 <_findenv_r+0x74>
 801545a:	2a3d      	cmp	r2, #61	; 0x3d
 801545c:	461c      	mov	r4, r3
 801545e:	d1f8      	bne.n	8015452 <_findenv_r+0x1e>
 8015460:	4630      	mov	r0, r6
 8015462:	f001 f9c7 	bl	80167f4 <__env_unlock>
 8015466:	2000      	movs	r0, #0
 8015468:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801546c:	f108 0804 	add.w	r8, r8, #4
 8015470:	f8d8 0000 	ldr.w	r0, [r8]
 8015474:	2800      	cmp	r0, #0
 8015476:	d0f3      	beq.n	8015460 <_findenv_r+0x2c>
 8015478:	4622      	mov	r2, r4
 801547a:	4651      	mov	r1, sl
 801547c:	f7ff fa97 	bl	80149ae <strncmp>
 8015480:	2800      	cmp	r0, #0
 8015482:	d1f3      	bne.n	801546c <_findenv_r+0x38>
 8015484:	f8d8 3000 	ldr.w	r3, [r8]
 8015488:	191d      	adds	r5, r3, r4
 801548a:	5d1b      	ldrb	r3, [r3, r4]
 801548c:	2b3d      	cmp	r3, #61	; 0x3d
 801548e:	d1ed      	bne.n	801546c <_findenv_r+0x38>
 8015490:	f8d9 3000 	ldr.w	r3, [r9]
 8015494:	4630      	mov	r0, r6
 8015496:	eba8 0303 	sub.w	r3, r8, r3
 801549a:	109b      	asrs	r3, r3, #2
 801549c:	603b      	str	r3, [r7, #0]
 801549e:	f001 f9a9 	bl	80167f4 <__env_unlock>
 80154a2:	1c68      	adds	r0, r5, #1
 80154a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80154a8:	eba4 040a 	sub.w	r4, r4, sl
 80154ac:	e7e0      	b.n	8015470 <_findenv_r+0x3c>
 80154ae:	bf00      	nop
 80154b0:	2000038c 	.word	0x2000038c

080154b4 <_getenv_r>:
 80154b4:	b507      	push	{r0, r1, r2, lr}
 80154b6:	aa01      	add	r2, sp, #4
 80154b8:	f7ff ffbc 	bl	8015434 <_findenv_r>
 80154bc:	b003      	add	sp, #12
 80154be:	f85d fb04 	ldr.w	pc, [sp], #4
	...

080154c4 <__gettzinfo>:
 80154c4:	4800      	ldr	r0, [pc, #0]	; (80154c8 <__gettzinfo+0x4>)
 80154c6:	4770      	bx	lr
 80154c8:	200002e8 	.word	0x200002e8

080154cc <gmtime_r>:
 80154cc:	6802      	ldr	r2, [r0, #0]
 80154ce:	4847      	ldr	r0, [pc, #284]	; (80155ec <gmtime_r+0x120>)
 80154d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80154d2:	fb92 f3f0 	sdiv	r3, r2, r0
 80154d6:	f44f 6461 	mov.w	r4, #3600	; 0xe10
 80154da:	fb00 2013 	mls	r0, r0, r3, r2
 80154de:	2800      	cmp	r0, #0
 80154e0:	bfbc      	itt	lt
 80154e2:	f500 30a8 	addlt.w	r0, r0, #86016	; 0x15000
 80154e6:	f500 70c0 	addlt.w	r0, r0, #384	; 0x180
 80154ea:	fb90 f2f4 	sdiv	r2, r0, r4
 80154ee:	fb04 0012 	mls	r0, r4, r2, r0
 80154f2:	f04f 043c 	mov.w	r4, #60	; 0x3c
 80154f6:	608a      	str	r2, [r1, #8]
 80154f8:	fb90 f2f4 	sdiv	r2, r0, r4
 80154fc:	fb04 0012 	mls	r0, r4, r2, r0
 8015500:	604a      	str	r2, [r1, #4]
 8015502:	f04f 0207 	mov.w	r2, #7
 8015506:	f503 232f 	add.w	r3, r3, #716800	; 0xaf000
 801550a:	bfac      	ite	ge
 801550c:	f603 236c 	addwge	r3, r3, #2668	; 0xa6c
 8015510:	f603 236b 	addwlt	r3, r3, #2667	; 0xa6b
 8015514:	6008      	str	r0, [r1, #0]
 8015516:	1cd8      	adds	r0, r3, #3
 8015518:	fb90 f2f2 	sdiv	r2, r0, r2
 801551c:	4c34      	ldr	r4, [pc, #208]	; (80155f0 <gmtime_r+0x124>)
 801551e:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 8015522:	fb93 f4f4 	sdiv	r4, r3, r4
 8015526:	1a82      	subs	r2, r0, r2
 8015528:	f648 60ac 	movw	r0, #36524	; 0x8eac
 801552c:	f240 57b4 	movw	r7, #1460	; 0x5b4
 8015530:	618a      	str	r2, [r1, #24]
 8015532:	4a30      	ldr	r2, [pc, #192]	; (80155f4 <gmtime_r+0x128>)
 8015534:	f240 166d 	movw	r6, #365	; 0x16d
 8015538:	fb02 3304 	mla	r3, r2, r4, r3
 801553c:	fbb3 f0f0 	udiv	r0, r3, r0
 8015540:	fbb3 f2f7 	udiv	r2, r3, r7
 8015544:	4418      	add	r0, r3
 8015546:	1a80      	subs	r0, r0, r2
 8015548:	4a2b      	ldr	r2, [pc, #172]	; (80155f8 <gmtime_r+0x12c>)
 801554a:	fbb3 f2f2 	udiv	r2, r3, r2
 801554e:	1a82      	subs	r2, r0, r2
 8015550:	f648 6094 	movw	r0, #36500	; 0x8e94
 8015554:	fbb2 f0f0 	udiv	r0, r2, r0
 8015558:	fbb2 f5f6 	udiv	r5, r2, r6
 801555c:	fbb2 f2f7 	udiv	r2, r2, r7
 8015560:	4403      	add	r3, r0
 8015562:	2099      	movs	r0, #153	; 0x99
 8015564:	1a9a      	subs	r2, r3, r2
 8015566:	fb06 2315 	mls	r3, r6, r5, r2
 801556a:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 801556e:	3202      	adds	r2, #2
 8015570:	fbb2 f2f0 	udiv	r2, r2, r0
 8015574:	2705      	movs	r7, #5
 8015576:	4350      	muls	r0, r2
 8015578:	3002      	adds	r0, #2
 801557a:	fbb0 f0f7 	udiv	r0, r0, r7
 801557e:	2a0a      	cmp	r2, #10
 8015580:	f103 0601 	add.w	r6, r3, #1
 8015584:	eba6 0000 	sub.w	r0, r6, r0
 8015588:	bf34      	ite	cc
 801558a:	2602      	movcc	r6, #2
 801558c:	f06f 0609 	mvncs.w	r6, #9
 8015590:	4416      	add	r6, r2
 8015592:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8015596:	fb02 5404 	mla	r4, r2, r4, r5
 801559a:	2e01      	cmp	r6, #1
 801559c:	bf98      	it	ls
 801559e:	3401      	addls	r4, #1
 80155a0:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 80155a4:	d30b      	bcc.n	80155be <gmtime_r+0xf2>
 80155a6:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 80155aa:	61cb      	str	r3, [r1, #28]
 80155ac:	2300      	movs	r3, #0
 80155ae:	f2a4 746c 	subw	r4, r4, #1900	; 0x76c
 80155b2:	60c8      	str	r0, [r1, #12]
 80155b4:	614c      	str	r4, [r1, #20]
 80155b6:	610e      	str	r6, [r1, #16]
 80155b8:	620b      	str	r3, [r1, #32]
 80155ba:	4608      	mov	r0, r1
 80155bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80155be:	07aa      	lsls	r2, r5, #30
 80155c0:	d105      	bne.n	80155ce <gmtime_r+0x102>
 80155c2:	2764      	movs	r7, #100	; 0x64
 80155c4:	fbb5 f2f7 	udiv	r2, r5, r7
 80155c8:	fb07 5212 	mls	r2, r7, r2, r5
 80155cc:	b95a      	cbnz	r2, 80155e6 <gmtime_r+0x11a>
 80155ce:	f44f 77c8 	mov.w	r7, #400	; 0x190
 80155d2:	fbb5 f2f7 	udiv	r2, r5, r7
 80155d6:	fb07 5212 	mls	r2, r7, r2, r5
 80155da:	fab2 f282 	clz	r2, r2
 80155de:	0952      	lsrs	r2, r2, #5
 80155e0:	333b      	adds	r3, #59	; 0x3b
 80155e2:	4413      	add	r3, r2
 80155e4:	e7e1      	b.n	80155aa <gmtime_r+0xde>
 80155e6:	2201      	movs	r2, #1
 80155e8:	e7fa      	b.n	80155e0 <gmtime_r+0x114>
 80155ea:	bf00      	nop
 80155ec:	00015180 	.word	0x00015180
 80155f0:	00023ab1 	.word	0x00023ab1
 80155f4:	fffdc54f 	.word	0xfffdc54f
 80155f8:	00023ab0 	.word	0x00023ab0

080155fc <_lseek_r>:
 80155fc:	b538      	push	{r3, r4, r5, lr}
 80155fe:	4605      	mov	r5, r0
 8015600:	4608      	mov	r0, r1
 8015602:	4611      	mov	r1, r2
 8015604:	2200      	movs	r2, #0
 8015606:	4c05      	ldr	r4, [pc, #20]	; (801561c <_lseek_r+0x20>)
 8015608:	6022      	str	r2, [r4, #0]
 801560a:	461a      	mov	r2, r3
 801560c:	f001 fa8e 	bl	8016b2c <_lseek>
 8015610:	1c43      	adds	r3, r0, #1
 8015612:	d102      	bne.n	801561a <_lseek_r+0x1e>
 8015614:	6823      	ldr	r3, [r4, #0]
 8015616:	b103      	cbz	r3, 801561a <_lseek_r+0x1e>
 8015618:	602b      	str	r3, [r5, #0]
 801561a:	bd38      	pop	{r3, r4, r5, pc}
 801561c:	20001af4 	.word	0x20001af4

08015620 <__swhatbuf_r>:
 8015620:	b570      	push	{r4, r5, r6, lr}
 8015622:	460e      	mov	r6, r1
 8015624:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015628:	b090      	sub	sp, #64	; 0x40
 801562a:	2900      	cmp	r1, #0
 801562c:	4614      	mov	r4, r2
 801562e:	461d      	mov	r5, r3
 8015630:	da07      	bge.n	8015642 <__swhatbuf_r+0x22>
 8015632:	2300      	movs	r3, #0
 8015634:	602b      	str	r3, [r5, #0]
 8015636:	89b3      	ldrh	r3, [r6, #12]
 8015638:	061a      	lsls	r2, r3, #24
 801563a:	d410      	bmi.n	801565e <__swhatbuf_r+0x3e>
 801563c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8015640:	e00e      	b.n	8015660 <__swhatbuf_r+0x40>
 8015642:	aa01      	add	r2, sp, #4
 8015644:	f001 f8d8 	bl	80167f8 <_fstat_r>
 8015648:	2800      	cmp	r0, #0
 801564a:	dbf2      	blt.n	8015632 <__swhatbuf_r+0x12>
 801564c:	9a02      	ldr	r2, [sp, #8]
 801564e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8015652:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8015656:	425a      	negs	r2, r3
 8015658:	415a      	adcs	r2, r3
 801565a:	602a      	str	r2, [r5, #0]
 801565c:	e7ee      	b.n	801563c <__swhatbuf_r+0x1c>
 801565e:	2340      	movs	r3, #64	; 0x40
 8015660:	2000      	movs	r0, #0
 8015662:	6023      	str	r3, [r4, #0]
 8015664:	b010      	add	sp, #64	; 0x40
 8015666:	bd70      	pop	{r4, r5, r6, pc}

08015668 <__smakebuf_r>:
 8015668:	898b      	ldrh	r3, [r1, #12]
 801566a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801566c:	079d      	lsls	r5, r3, #30
 801566e:	4606      	mov	r6, r0
 8015670:	460c      	mov	r4, r1
 8015672:	d507      	bpl.n	8015684 <__smakebuf_r+0x1c>
 8015674:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8015678:	6023      	str	r3, [r4, #0]
 801567a:	6123      	str	r3, [r4, #16]
 801567c:	2301      	movs	r3, #1
 801567e:	6163      	str	r3, [r4, #20]
 8015680:	b002      	add	sp, #8
 8015682:	bd70      	pop	{r4, r5, r6, pc}
 8015684:	ab01      	add	r3, sp, #4
 8015686:	466a      	mov	r2, sp
 8015688:	f7ff ffca 	bl	8015620 <__swhatbuf_r>
 801568c:	9900      	ldr	r1, [sp, #0]
 801568e:	4605      	mov	r5, r0
 8015690:	4630      	mov	r0, r6
 8015692:	f7ff f857 	bl	8014744 <_malloc_r>
 8015696:	b948      	cbnz	r0, 80156ac <__smakebuf_r+0x44>
 8015698:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801569c:	059a      	lsls	r2, r3, #22
 801569e:	d4ef      	bmi.n	8015680 <__smakebuf_r+0x18>
 80156a0:	f023 0303 	bic.w	r3, r3, #3
 80156a4:	f043 0302 	orr.w	r3, r3, #2
 80156a8:	81a3      	strh	r3, [r4, #12]
 80156aa:	e7e3      	b.n	8015674 <__smakebuf_r+0xc>
 80156ac:	4b0d      	ldr	r3, [pc, #52]	; (80156e4 <__smakebuf_r+0x7c>)
 80156ae:	62b3      	str	r3, [r6, #40]	; 0x28
 80156b0:	89a3      	ldrh	r3, [r4, #12]
 80156b2:	6020      	str	r0, [r4, #0]
 80156b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80156b8:	81a3      	strh	r3, [r4, #12]
 80156ba:	9b00      	ldr	r3, [sp, #0]
 80156bc:	6120      	str	r0, [r4, #16]
 80156be:	6163      	str	r3, [r4, #20]
 80156c0:	9b01      	ldr	r3, [sp, #4]
 80156c2:	b15b      	cbz	r3, 80156dc <__smakebuf_r+0x74>
 80156c4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80156c8:	4630      	mov	r0, r6
 80156ca:	f001 f8a7 	bl	801681c <_isatty_r>
 80156ce:	b128      	cbz	r0, 80156dc <__smakebuf_r+0x74>
 80156d0:	89a3      	ldrh	r3, [r4, #12]
 80156d2:	f023 0303 	bic.w	r3, r3, #3
 80156d6:	f043 0301 	orr.w	r3, r3, #1
 80156da:	81a3      	strh	r3, [r4, #12]
 80156dc:	89a3      	ldrh	r3, [r4, #12]
 80156de:	431d      	orrs	r5, r3
 80156e0:	81a5      	strh	r5, [r4, #12]
 80156e2:	e7cd      	b.n	8015680 <__smakebuf_r+0x18>
 80156e4:	080152a1 	.word	0x080152a1

080156e8 <__malloc_lock>:
 80156e8:	4770      	bx	lr

080156ea <__malloc_unlock>:
 80156ea:	4770      	bx	lr

080156ec <__ssputs_r>:
 80156ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80156f0:	688e      	ldr	r6, [r1, #8]
 80156f2:	4682      	mov	sl, r0
 80156f4:	429e      	cmp	r6, r3
 80156f6:	460c      	mov	r4, r1
 80156f8:	4691      	mov	r9, r2
 80156fa:	4698      	mov	r8, r3
 80156fc:	d835      	bhi.n	801576a <__ssputs_r+0x7e>
 80156fe:	898a      	ldrh	r2, [r1, #12]
 8015700:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8015704:	d031      	beq.n	801576a <__ssputs_r+0x7e>
 8015706:	2302      	movs	r3, #2
 8015708:	6825      	ldr	r5, [r4, #0]
 801570a:	6909      	ldr	r1, [r1, #16]
 801570c:	1a6f      	subs	r7, r5, r1
 801570e:	6965      	ldr	r5, [r4, #20]
 8015710:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8015714:	fb95 f5f3 	sdiv	r5, r5, r3
 8015718:	f108 0301 	add.w	r3, r8, #1
 801571c:	443b      	add	r3, r7
 801571e:	429d      	cmp	r5, r3
 8015720:	bf38      	it	cc
 8015722:	461d      	movcc	r5, r3
 8015724:	0553      	lsls	r3, r2, #21
 8015726:	d531      	bpl.n	801578c <__ssputs_r+0xa0>
 8015728:	4629      	mov	r1, r5
 801572a:	f7ff f80b 	bl	8014744 <_malloc_r>
 801572e:	4606      	mov	r6, r0
 8015730:	b950      	cbnz	r0, 8015748 <__ssputs_r+0x5c>
 8015732:	230c      	movs	r3, #12
 8015734:	f8ca 3000 	str.w	r3, [sl]
 8015738:	89a3      	ldrh	r3, [r4, #12]
 801573a:	f04f 30ff 	mov.w	r0, #4294967295
 801573e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015742:	81a3      	strh	r3, [r4, #12]
 8015744:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015748:	463a      	mov	r2, r7
 801574a:	6921      	ldr	r1, [r4, #16]
 801574c:	f7fe ff9a 	bl	8014684 <memcpy>
 8015750:	89a3      	ldrh	r3, [r4, #12]
 8015752:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8015756:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801575a:	81a3      	strh	r3, [r4, #12]
 801575c:	6126      	str	r6, [r4, #16]
 801575e:	443e      	add	r6, r7
 8015760:	6026      	str	r6, [r4, #0]
 8015762:	4646      	mov	r6, r8
 8015764:	6165      	str	r5, [r4, #20]
 8015766:	1bed      	subs	r5, r5, r7
 8015768:	60a5      	str	r5, [r4, #8]
 801576a:	4546      	cmp	r6, r8
 801576c:	bf28      	it	cs
 801576e:	4646      	movcs	r6, r8
 8015770:	4649      	mov	r1, r9
 8015772:	4632      	mov	r2, r6
 8015774:	6820      	ldr	r0, [r4, #0]
 8015776:	f001 f86f 	bl	8016858 <memmove>
 801577a:	68a3      	ldr	r3, [r4, #8]
 801577c:	2000      	movs	r0, #0
 801577e:	1b9b      	subs	r3, r3, r6
 8015780:	60a3      	str	r3, [r4, #8]
 8015782:	6823      	ldr	r3, [r4, #0]
 8015784:	441e      	add	r6, r3
 8015786:	6026      	str	r6, [r4, #0]
 8015788:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801578c:	462a      	mov	r2, r5
 801578e:	f001 f87d 	bl	801688c <_realloc_r>
 8015792:	4606      	mov	r6, r0
 8015794:	2800      	cmp	r0, #0
 8015796:	d1e1      	bne.n	801575c <__ssputs_r+0x70>
 8015798:	6921      	ldr	r1, [r4, #16]
 801579a:	4650      	mov	r0, sl
 801579c:	f7fe ff86 	bl	80146ac <_free_r>
 80157a0:	e7c7      	b.n	8015732 <__ssputs_r+0x46>
	...

080157a4 <_svfiprintf_r>:
 80157a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80157a8:	b09d      	sub	sp, #116	; 0x74
 80157aa:	9303      	str	r3, [sp, #12]
 80157ac:	898b      	ldrh	r3, [r1, #12]
 80157ae:	4680      	mov	r8, r0
 80157b0:	061c      	lsls	r4, r3, #24
 80157b2:	460d      	mov	r5, r1
 80157b4:	4616      	mov	r6, r2
 80157b6:	d50f      	bpl.n	80157d8 <_svfiprintf_r+0x34>
 80157b8:	690b      	ldr	r3, [r1, #16]
 80157ba:	b96b      	cbnz	r3, 80157d8 <_svfiprintf_r+0x34>
 80157bc:	2140      	movs	r1, #64	; 0x40
 80157be:	f7fe ffc1 	bl	8014744 <_malloc_r>
 80157c2:	6028      	str	r0, [r5, #0]
 80157c4:	6128      	str	r0, [r5, #16]
 80157c6:	b928      	cbnz	r0, 80157d4 <_svfiprintf_r+0x30>
 80157c8:	230c      	movs	r3, #12
 80157ca:	f8c8 3000 	str.w	r3, [r8]
 80157ce:	f04f 30ff 	mov.w	r0, #4294967295
 80157d2:	e0c4      	b.n	801595e <_svfiprintf_r+0x1ba>
 80157d4:	2340      	movs	r3, #64	; 0x40
 80157d6:	616b      	str	r3, [r5, #20]
 80157d8:	2300      	movs	r3, #0
 80157da:	9309      	str	r3, [sp, #36]	; 0x24
 80157dc:	2320      	movs	r3, #32
 80157de:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80157e2:	2330      	movs	r3, #48	; 0x30
 80157e4:	f04f 0b01 	mov.w	fp, #1
 80157e8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80157ec:	4637      	mov	r7, r6
 80157ee:	463c      	mov	r4, r7
 80157f0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80157f4:	2b00      	cmp	r3, #0
 80157f6:	d13c      	bne.n	8015872 <_svfiprintf_r+0xce>
 80157f8:	ebb7 0a06 	subs.w	sl, r7, r6
 80157fc:	d00b      	beq.n	8015816 <_svfiprintf_r+0x72>
 80157fe:	4653      	mov	r3, sl
 8015800:	4632      	mov	r2, r6
 8015802:	4629      	mov	r1, r5
 8015804:	4640      	mov	r0, r8
 8015806:	f7ff ff71 	bl	80156ec <__ssputs_r>
 801580a:	3001      	adds	r0, #1
 801580c:	f000 80a2 	beq.w	8015954 <_svfiprintf_r+0x1b0>
 8015810:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015812:	4453      	add	r3, sl
 8015814:	9309      	str	r3, [sp, #36]	; 0x24
 8015816:	783b      	ldrb	r3, [r7, #0]
 8015818:	2b00      	cmp	r3, #0
 801581a:	f000 809b 	beq.w	8015954 <_svfiprintf_r+0x1b0>
 801581e:	2300      	movs	r3, #0
 8015820:	f04f 32ff 	mov.w	r2, #4294967295
 8015824:	9304      	str	r3, [sp, #16]
 8015826:	9307      	str	r3, [sp, #28]
 8015828:	9205      	str	r2, [sp, #20]
 801582a:	9306      	str	r3, [sp, #24]
 801582c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8015830:	931a      	str	r3, [sp, #104]	; 0x68
 8015832:	2205      	movs	r2, #5
 8015834:	7821      	ldrb	r1, [r4, #0]
 8015836:	4850      	ldr	r0, [pc, #320]	; (8015978 <_svfiprintf_r+0x1d4>)
 8015838:	f001 f800 	bl	801683c <memchr>
 801583c:	1c67      	adds	r7, r4, #1
 801583e:	9b04      	ldr	r3, [sp, #16]
 8015840:	b9d8      	cbnz	r0, 801587a <_svfiprintf_r+0xd6>
 8015842:	06d9      	lsls	r1, r3, #27
 8015844:	bf44      	itt	mi
 8015846:	2220      	movmi	r2, #32
 8015848:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801584c:	071a      	lsls	r2, r3, #28
 801584e:	bf44      	itt	mi
 8015850:	222b      	movmi	r2, #43	; 0x2b
 8015852:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8015856:	7822      	ldrb	r2, [r4, #0]
 8015858:	2a2a      	cmp	r2, #42	; 0x2a
 801585a:	d016      	beq.n	801588a <_svfiprintf_r+0xe6>
 801585c:	2100      	movs	r1, #0
 801585e:	200a      	movs	r0, #10
 8015860:	9a07      	ldr	r2, [sp, #28]
 8015862:	4627      	mov	r7, r4
 8015864:	783b      	ldrb	r3, [r7, #0]
 8015866:	3401      	adds	r4, #1
 8015868:	3b30      	subs	r3, #48	; 0x30
 801586a:	2b09      	cmp	r3, #9
 801586c:	d950      	bls.n	8015910 <_svfiprintf_r+0x16c>
 801586e:	b1c9      	cbz	r1, 80158a4 <_svfiprintf_r+0x100>
 8015870:	e011      	b.n	8015896 <_svfiprintf_r+0xf2>
 8015872:	2b25      	cmp	r3, #37	; 0x25
 8015874:	d0c0      	beq.n	80157f8 <_svfiprintf_r+0x54>
 8015876:	4627      	mov	r7, r4
 8015878:	e7b9      	b.n	80157ee <_svfiprintf_r+0x4a>
 801587a:	4a3f      	ldr	r2, [pc, #252]	; (8015978 <_svfiprintf_r+0x1d4>)
 801587c:	463c      	mov	r4, r7
 801587e:	1a80      	subs	r0, r0, r2
 8015880:	fa0b f000 	lsl.w	r0, fp, r0
 8015884:	4318      	orrs	r0, r3
 8015886:	9004      	str	r0, [sp, #16]
 8015888:	e7d3      	b.n	8015832 <_svfiprintf_r+0x8e>
 801588a:	9a03      	ldr	r2, [sp, #12]
 801588c:	1d11      	adds	r1, r2, #4
 801588e:	6812      	ldr	r2, [r2, #0]
 8015890:	9103      	str	r1, [sp, #12]
 8015892:	2a00      	cmp	r2, #0
 8015894:	db01      	blt.n	801589a <_svfiprintf_r+0xf6>
 8015896:	9207      	str	r2, [sp, #28]
 8015898:	e004      	b.n	80158a4 <_svfiprintf_r+0x100>
 801589a:	4252      	negs	r2, r2
 801589c:	f043 0302 	orr.w	r3, r3, #2
 80158a0:	9207      	str	r2, [sp, #28]
 80158a2:	9304      	str	r3, [sp, #16]
 80158a4:	783b      	ldrb	r3, [r7, #0]
 80158a6:	2b2e      	cmp	r3, #46	; 0x2e
 80158a8:	d10d      	bne.n	80158c6 <_svfiprintf_r+0x122>
 80158aa:	787b      	ldrb	r3, [r7, #1]
 80158ac:	1c79      	adds	r1, r7, #1
 80158ae:	2b2a      	cmp	r3, #42	; 0x2a
 80158b0:	d132      	bne.n	8015918 <_svfiprintf_r+0x174>
 80158b2:	9b03      	ldr	r3, [sp, #12]
 80158b4:	3702      	adds	r7, #2
 80158b6:	1d1a      	adds	r2, r3, #4
 80158b8:	681b      	ldr	r3, [r3, #0]
 80158ba:	9203      	str	r2, [sp, #12]
 80158bc:	2b00      	cmp	r3, #0
 80158be:	bfb8      	it	lt
 80158c0:	f04f 33ff 	movlt.w	r3, #4294967295
 80158c4:	9305      	str	r3, [sp, #20]
 80158c6:	4c2d      	ldr	r4, [pc, #180]	; (801597c <_svfiprintf_r+0x1d8>)
 80158c8:	2203      	movs	r2, #3
 80158ca:	7839      	ldrb	r1, [r7, #0]
 80158cc:	4620      	mov	r0, r4
 80158ce:	f000 ffb5 	bl	801683c <memchr>
 80158d2:	b138      	cbz	r0, 80158e4 <_svfiprintf_r+0x140>
 80158d4:	2340      	movs	r3, #64	; 0x40
 80158d6:	1b00      	subs	r0, r0, r4
 80158d8:	fa03 f000 	lsl.w	r0, r3, r0
 80158dc:	9b04      	ldr	r3, [sp, #16]
 80158de:	3701      	adds	r7, #1
 80158e0:	4303      	orrs	r3, r0
 80158e2:	9304      	str	r3, [sp, #16]
 80158e4:	7839      	ldrb	r1, [r7, #0]
 80158e6:	2206      	movs	r2, #6
 80158e8:	4825      	ldr	r0, [pc, #148]	; (8015980 <_svfiprintf_r+0x1dc>)
 80158ea:	1c7e      	adds	r6, r7, #1
 80158ec:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80158f0:	f000 ffa4 	bl	801683c <memchr>
 80158f4:	2800      	cmp	r0, #0
 80158f6:	d035      	beq.n	8015964 <_svfiprintf_r+0x1c0>
 80158f8:	4b22      	ldr	r3, [pc, #136]	; (8015984 <_svfiprintf_r+0x1e0>)
 80158fa:	b9fb      	cbnz	r3, 801593c <_svfiprintf_r+0x198>
 80158fc:	9b03      	ldr	r3, [sp, #12]
 80158fe:	3307      	adds	r3, #7
 8015900:	f023 0307 	bic.w	r3, r3, #7
 8015904:	3308      	adds	r3, #8
 8015906:	9303      	str	r3, [sp, #12]
 8015908:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801590a:	444b      	add	r3, r9
 801590c:	9309      	str	r3, [sp, #36]	; 0x24
 801590e:	e76d      	b.n	80157ec <_svfiprintf_r+0x48>
 8015910:	fb00 3202 	mla	r2, r0, r2, r3
 8015914:	2101      	movs	r1, #1
 8015916:	e7a4      	b.n	8015862 <_svfiprintf_r+0xbe>
 8015918:	2300      	movs	r3, #0
 801591a:	240a      	movs	r4, #10
 801591c:	4618      	mov	r0, r3
 801591e:	9305      	str	r3, [sp, #20]
 8015920:	460f      	mov	r7, r1
 8015922:	783a      	ldrb	r2, [r7, #0]
 8015924:	3101      	adds	r1, #1
 8015926:	3a30      	subs	r2, #48	; 0x30
 8015928:	2a09      	cmp	r2, #9
 801592a:	d903      	bls.n	8015934 <_svfiprintf_r+0x190>
 801592c:	2b00      	cmp	r3, #0
 801592e:	d0ca      	beq.n	80158c6 <_svfiprintf_r+0x122>
 8015930:	9005      	str	r0, [sp, #20]
 8015932:	e7c8      	b.n	80158c6 <_svfiprintf_r+0x122>
 8015934:	fb04 2000 	mla	r0, r4, r0, r2
 8015938:	2301      	movs	r3, #1
 801593a:	e7f1      	b.n	8015920 <_svfiprintf_r+0x17c>
 801593c:	ab03      	add	r3, sp, #12
 801593e:	9300      	str	r3, [sp, #0]
 8015940:	462a      	mov	r2, r5
 8015942:	4b11      	ldr	r3, [pc, #68]	; (8015988 <_svfiprintf_r+0x1e4>)
 8015944:	a904      	add	r1, sp, #16
 8015946:	4640      	mov	r0, r8
 8015948:	f3af 8000 	nop.w
 801594c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8015950:	4681      	mov	r9, r0
 8015952:	d1d9      	bne.n	8015908 <_svfiprintf_r+0x164>
 8015954:	89ab      	ldrh	r3, [r5, #12]
 8015956:	065b      	lsls	r3, r3, #25
 8015958:	f53f af39 	bmi.w	80157ce <_svfiprintf_r+0x2a>
 801595c:	9809      	ldr	r0, [sp, #36]	; 0x24
 801595e:	b01d      	add	sp, #116	; 0x74
 8015960:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015964:	ab03      	add	r3, sp, #12
 8015966:	9300      	str	r3, [sp, #0]
 8015968:	462a      	mov	r2, r5
 801596a:	4b07      	ldr	r3, [pc, #28]	; (8015988 <_svfiprintf_r+0x1e4>)
 801596c:	a904      	add	r1, sp, #16
 801596e:	4640      	mov	r0, r8
 8015970:	f000 fb70 	bl	8016054 <_printf_i>
 8015974:	e7ea      	b.n	801594c <_svfiprintf_r+0x1a8>
 8015976:	bf00      	nop
 8015978:	08017814 	.word	0x08017814
 801597c:	0801781a 	.word	0x0801781a
 8015980:	0801781e 	.word	0x0801781e
 8015984:	00000000 	.word	0x00000000
 8015988:	080156ed 	.word	0x080156ed

0801598c <_sungetc_r>:
 801598c:	b538      	push	{r3, r4, r5, lr}
 801598e:	1c4b      	adds	r3, r1, #1
 8015990:	4614      	mov	r4, r2
 8015992:	d103      	bne.n	801599c <_sungetc_r+0x10>
 8015994:	f04f 35ff 	mov.w	r5, #4294967295
 8015998:	4628      	mov	r0, r5
 801599a:	bd38      	pop	{r3, r4, r5, pc}
 801599c:	8993      	ldrh	r3, [r2, #12]
 801599e:	b2cd      	uxtb	r5, r1
 80159a0:	f023 0320 	bic.w	r3, r3, #32
 80159a4:	8193      	strh	r3, [r2, #12]
 80159a6:	6b53      	ldr	r3, [r2, #52]	; 0x34
 80159a8:	6852      	ldr	r2, [r2, #4]
 80159aa:	b18b      	cbz	r3, 80159d0 <_sungetc_r+0x44>
 80159ac:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80159ae:	429a      	cmp	r2, r3
 80159b0:	da08      	bge.n	80159c4 <_sungetc_r+0x38>
 80159b2:	6823      	ldr	r3, [r4, #0]
 80159b4:	1e5a      	subs	r2, r3, #1
 80159b6:	6022      	str	r2, [r4, #0]
 80159b8:	f803 5c01 	strb.w	r5, [r3, #-1]
 80159bc:	6863      	ldr	r3, [r4, #4]
 80159be:	3301      	adds	r3, #1
 80159c0:	6063      	str	r3, [r4, #4]
 80159c2:	e7e9      	b.n	8015998 <_sungetc_r+0xc>
 80159c4:	4621      	mov	r1, r4
 80159c6:	f000 fedb 	bl	8016780 <__submore>
 80159ca:	2800      	cmp	r0, #0
 80159cc:	d0f1      	beq.n	80159b2 <_sungetc_r+0x26>
 80159ce:	e7e1      	b.n	8015994 <_sungetc_r+0x8>
 80159d0:	6921      	ldr	r1, [r4, #16]
 80159d2:	6823      	ldr	r3, [r4, #0]
 80159d4:	b151      	cbz	r1, 80159ec <_sungetc_r+0x60>
 80159d6:	4299      	cmp	r1, r3
 80159d8:	d208      	bcs.n	80159ec <_sungetc_r+0x60>
 80159da:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 80159de:	428d      	cmp	r5, r1
 80159e0:	d104      	bne.n	80159ec <_sungetc_r+0x60>
 80159e2:	3b01      	subs	r3, #1
 80159e4:	3201      	adds	r2, #1
 80159e6:	6023      	str	r3, [r4, #0]
 80159e8:	6062      	str	r2, [r4, #4]
 80159ea:	e7d5      	b.n	8015998 <_sungetc_r+0xc>
 80159ec:	63e3      	str	r3, [r4, #60]	; 0x3c
 80159ee:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80159f2:	6363      	str	r3, [r4, #52]	; 0x34
 80159f4:	2303      	movs	r3, #3
 80159f6:	63a3      	str	r3, [r4, #56]	; 0x38
 80159f8:	4623      	mov	r3, r4
 80159fa:	6422      	str	r2, [r4, #64]	; 0x40
 80159fc:	f803 5f46 	strb.w	r5, [r3, #70]!
 8015a00:	6023      	str	r3, [r4, #0]
 8015a02:	2301      	movs	r3, #1
 8015a04:	e7dc      	b.n	80159c0 <_sungetc_r+0x34>

08015a06 <__ssrefill_r>:
 8015a06:	b510      	push	{r4, lr}
 8015a08:	460c      	mov	r4, r1
 8015a0a:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8015a0c:	b169      	cbz	r1, 8015a2a <__ssrefill_r+0x24>
 8015a0e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8015a12:	4299      	cmp	r1, r3
 8015a14:	d001      	beq.n	8015a1a <__ssrefill_r+0x14>
 8015a16:	f7fe fe49 	bl	80146ac <_free_r>
 8015a1a:	2000      	movs	r0, #0
 8015a1c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8015a1e:	6360      	str	r0, [r4, #52]	; 0x34
 8015a20:	6063      	str	r3, [r4, #4]
 8015a22:	b113      	cbz	r3, 8015a2a <__ssrefill_r+0x24>
 8015a24:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8015a26:	6023      	str	r3, [r4, #0]
 8015a28:	bd10      	pop	{r4, pc}
 8015a2a:	6923      	ldr	r3, [r4, #16]
 8015a2c:	f04f 30ff 	mov.w	r0, #4294967295
 8015a30:	6023      	str	r3, [r4, #0]
 8015a32:	2300      	movs	r3, #0
 8015a34:	6063      	str	r3, [r4, #4]
 8015a36:	89a3      	ldrh	r3, [r4, #12]
 8015a38:	f043 0320 	orr.w	r3, r3, #32
 8015a3c:	81a3      	strh	r3, [r4, #12]
 8015a3e:	bd10      	pop	{r4, pc}

08015a40 <__ssvfiscanf_r>:
 8015a40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015a44:	f5ad 7d25 	sub.w	sp, sp, #660	; 0x294
 8015a48:	9301      	str	r3, [sp, #4]
 8015a4a:	2300      	movs	r3, #0
 8015a4c:	4606      	mov	r6, r0
 8015a4e:	460c      	mov	r4, r1
 8015a50:	4692      	mov	sl, r2
 8015a52:	270a      	movs	r7, #10
 8015a54:	9346      	str	r3, [sp, #280]	; 0x118
 8015a56:	9347      	str	r3, [sp, #284]	; 0x11c
 8015a58:	4b9f      	ldr	r3, [pc, #636]	; (8015cd8 <__ssvfiscanf_r+0x298>)
 8015a5a:	f10d 080c 	add.w	r8, sp, #12
 8015a5e:	93a2      	str	r3, [sp, #648]	; 0x288
 8015a60:	4b9e      	ldr	r3, [pc, #632]	; (8015cdc <__ssvfiscanf_r+0x29c>)
 8015a62:	f8df 927c 	ldr.w	r9, [pc, #636]	; 8015ce0 <__ssvfiscanf_r+0x2a0>
 8015a66:	f8cd 8120 	str.w	r8, [sp, #288]	; 0x120
 8015a6a:	93a3      	str	r3, [sp, #652]	; 0x28c
 8015a6c:	f89a 3000 	ldrb.w	r3, [sl]
 8015a70:	2b00      	cmp	r3, #0
 8015a72:	f000 812f 	beq.w	8015cd4 <__ssvfiscanf_r+0x294>
 8015a76:	f7fe fdd5 	bl	8014624 <__locale_ctype_ptr>
 8015a7a:	f89a b000 	ldrb.w	fp, [sl]
 8015a7e:	4458      	add	r0, fp
 8015a80:	7843      	ldrb	r3, [r0, #1]
 8015a82:	f013 0308 	ands.w	r3, r3, #8
 8015a86:	d143      	bne.n	8015b10 <__ssvfiscanf_r+0xd0>
 8015a88:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 8015a8c:	f10a 0501 	add.w	r5, sl, #1
 8015a90:	f040 8099 	bne.w	8015bc6 <__ssvfiscanf_r+0x186>
 8015a94:	9345      	str	r3, [sp, #276]	; 0x114
 8015a96:	9343      	str	r3, [sp, #268]	; 0x10c
 8015a98:	f89a 3001 	ldrb.w	r3, [sl, #1]
 8015a9c:	2b2a      	cmp	r3, #42	; 0x2a
 8015a9e:	d103      	bne.n	8015aa8 <__ssvfiscanf_r+0x68>
 8015aa0:	2310      	movs	r3, #16
 8015aa2:	f10a 0502 	add.w	r5, sl, #2
 8015aa6:	9343      	str	r3, [sp, #268]	; 0x10c
 8015aa8:	7829      	ldrb	r1, [r5, #0]
 8015aaa:	46aa      	mov	sl, r5
 8015aac:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8015ab0:	2a09      	cmp	r2, #9
 8015ab2:	f105 0501 	add.w	r5, r5, #1
 8015ab6:	d941      	bls.n	8015b3c <__ssvfiscanf_r+0xfc>
 8015ab8:	2203      	movs	r2, #3
 8015aba:	4889      	ldr	r0, [pc, #548]	; (8015ce0 <__ssvfiscanf_r+0x2a0>)
 8015abc:	f000 febe 	bl	801683c <memchr>
 8015ac0:	b138      	cbz	r0, 8015ad2 <__ssvfiscanf_r+0x92>
 8015ac2:	eba0 0309 	sub.w	r3, r0, r9
 8015ac6:	2001      	movs	r0, #1
 8015ac8:	46aa      	mov	sl, r5
 8015aca:	4098      	lsls	r0, r3
 8015acc:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8015ace:	4318      	orrs	r0, r3
 8015ad0:	9043      	str	r0, [sp, #268]	; 0x10c
 8015ad2:	f89a 3000 	ldrb.w	r3, [sl]
 8015ad6:	f10a 0501 	add.w	r5, sl, #1
 8015ada:	2b67      	cmp	r3, #103	; 0x67
 8015adc:	d84a      	bhi.n	8015b74 <__ssvfiscanf_r+0x134>
 8015ade:	2b65      	cmp	r3, #101	; 0x65
 8015ae0:	f080 80b7 	bcs.w	8015c52 <__ssvfiscanf_r+0x212>
 8015ae4:	2b47      	cmp	r3, #71	; 0x47
 8015ae6:	d82f      	bhi.n	8015b48 <__ssvfiscanf_r+0x108>
 8015ae8:	2b45      	cmp	r3, #69	; 0x45
 8015aea:	f080 80b2 	bcs.w	8015c52 <__ssvfiscanf_r+0x212>
 8015aee:	2b00      	cmp	r3, #0
 8015af0:	f000 8082 	beq.w	8015bf8 <__ssvfiscanf_r+0x1b8>
 8015af4:	2b25      	cmp	r3, #37	; 0x25
 8015af6:	d066      	beq.n	8015bc6 <__ssvfiscanf_r+0x186>
 8015af8:	2303      	movs	r3, #3
 8015afa:	9744      	str	r7, [sp, #272]	; 0x110
 8015afc:	9349      	str	r3, [sp, #292]	; 0x124
 8015afe:	e045      	b.n	8015b8c <__ssvfiscanf_r+0x14c>
 8015b00:	9947      	ldr	r1, [sp, #284]	; 0x11c
 8015b02:	3301      	adds	r3, #1
 8015b04:	3101      	adds	r1, #1
 8015b06:	9147      	str	r1, [sp, #284]	; 0x11c
 8015b08:	6861      	ldr	r1, [r4, #4]
 8015b0a:	6023      	str	r3, [r4, #0]
 8015b0c:	3901      	subs	r1, #1
 8015b0e:	6061      	str	r1, [r4, #4]
 8015b10:	6863      	ldr	r3, [r4, #4]
 8015b12:	2b00      	cmp	r3, #0
 8015b14:	dd0b      	ble.n	8015b2e <__ssvfiscanf_r+0xee>
 8015b16:	f7fe fd85 	bl	8014624 <__locale_ctype_ptr>
 8015b1a:	6823      	ldr	r3, [r4, #0]
 8015b1c:	7819      	ldrb	r1, [r3, #0]
 8015b1e:	4408      	add	r0, r1
 8015b20:	7841      	ldrb	r1, [r0, #1]
 8015b22:	070d      	lsls	r5, r1, #28
 8015b24:	d4ec      	bmi.n	8015b00 <__ssvfiscanf_r+0xc0>
 8015b26:	f10a 0501 	add.w	r5, sl, #1
 8015b2a:	46aa      	mov	sl, r5
 8015b2c:	e79e      	b.n	8015a6c <__ssvfiscanf_r+0x2c>
 8015b2e:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 8015b30:	4621      	mov	r1, r4
 8015b32:	4630      	mov	r0, r6
 8015b34:	4798      	blx	r3
 8015b36:	2800      	cmp	r0, #0
 8015b38:	d0ed      	beq.n	8015b16 <__ssvfiscanf_r+0xd6>
 8015b3a:	e7f4      	b.n	8015b26 <__ssvfiscanf_r+0xe6>
 8015b3c:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8015b3e:	fb07 1303 	mla	r3, r7, r3, r1
 8015b42:	3b30      	subs	r3, #48	; 0x30
 8015b44:	9345      	str	r3, [sp, #276]	; 0x114
 8015b46:	e7af      	b.n	8015aa8 <__ssvfiscanf_r+0x68>
 8015b48:	2b5b      	cmp	r3, #91	; 0x5b
 8015b4a:	d061      	beq.n	8015c10 <__ssvfiscanf_r+0x1d0>
 8015b4c:	d80c      	bhi.n	8015b68 <__ssvfiscanf_r+0x128>
 8015b4e:	2b58      	cmp	r3, #88	; 0x58
 8015b50:	d1d2      	bne.n	8015af8 <__ssvfiscanf_r+0xb8>
 8015b52:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 8015b54:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8015b58:	9243      	str	r2, [sp, #268]	; 0x10c
 8015b5a:	2210      	movs	r2, #16
 8015b5c:	9244      	str	r2, [sp, #272]	; 0x110
 8015b5e:	2b6f      	cmp	r3, #111	; 0x6f
 8015b60:	bfb4      	ite	lt
 8015b62:	2303      	movlt	r3, #3
 8015b64:	2304      	movge	r3, #4
 8015b66:	e010      	b.n	8015b8a <__ssvfiscanf_r+0x14a>
 8015b68:	2b63      	cmp	r3, #99	; 0x63
 8015b6a:	d05c      	beq.n	8015c26 <__ssvfiscanf_r+0x1e6>
 8015b6c:	2b64      	cmp	r3, #100	; 0x64
 8015b6e:	d1c3      	bne.n	8015af8 <__ssvfiscanf_r+0xb8>
 8015b70:	9744      	str	r7, [sp, #272]	; 0x110
 8015b72:	e7f4      	b.n	8015b5e <__ssvfiscanf_r+0x11e>
 8015b74:	2b70      	cmp	r3, #112	; 0x70
 8015b76:	d042      	beq.n	8015bfe <__ssvfiscanf_r+0x1be>
 8015b78:	d81d      	bhi.n	8015bb6 <__ssvfiscanf_r+0x176>
 8015b7a:	2b6e      	cmp	r3, #110	; 0x6e
 8015b7c:	d059      	beq.n	8015c32 <__ssvfiscanf_r+0x1f2>
 8015b7e:	d843      	bhi.n	8015c08 <__ssvfiscanf_r+0x1c8>
 8015b80:	2b69      	cmp	r3, #105	; 0x69
 8015b82:	d1b9      	bne.n	8015af8 <__ssvfiscanf_r+0xb8>
 8015b84:	2300      	movs	r3, #0
 8015b86:	9344      	str	r3, [sp, #272]	; 0x110
 8015b88:	2303      	movs	r3, #3
 8015b8a:	9349      	str	r3, [sp, #292]	; 0x124
 8015b8c:	6863      	ldr	r3, [r4, #4]
 8015b8e:	2b00      	cmp	r3, #0
 8015b90:	dd61      	ble.n	8015c56 <__ssvfiscanf_r+0x216>
 8015b92:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8015b94:	0659      	lsls	r1, r3, #25
 8015b96:	d56f      	bpl.n	8015c78 <__ssvfiscanf_r+0x238>
 8015b98:	9b49      	ldr	r3, [sp, #292]	; 0x124
 8015b9a:	2b02      	cmp	r3, #2
 8015b9c:	dc7c      	bgt.n	8015c98 <__ssvfiscanf_r+0x258>
 8015b9e:	ab01      	add	r3, sp, #4
 8015ba0:	4622      	mov	r2, r4
 8015ba2:	a943      	add	r1, sp, #268	; 0x10c
 8015ba4:	4630      	mov	r0, r6
 8015ba6:	f000 fb75 	bl	8016294 <_scanf_chars>
 8015baa:	2801      	cmp	r0, #1
 8015bac:	f000 8092 	beq.w	8015cd4 <__ssvfiscanf_r+0x294>
 8015bb0:	2802      	cmp	r0, #2
 8015bb2:	d1ba      	bne.n	8015b2a <__ssvfiscanf_r+0xea>
 8015bb4:	e01d      	b.n	8015bf2 <__ssvfiscanf_r+0x1b2>
 8015bb6:	2b75      	cmp	r3, #117	; 0x75
 8015bb8:	d0da      	beq.n	8015b70 <__ssvfiscanf_r+0x130>
 8015bba:	2b78      	cmp	r3, #120	; 0x78
 8015bbc:	d0c9      	beq.n	8015b52 <__ssvfiscanf_r+0x112>
 8015bbe:	2b73      	cmp	r3, #115	; 0x73
 8015bc0:	d19a      	bne.n	8015af8 <__ssvfiscanf_r+0xb8>
 8015bc2:	2302      	movs	r3, #2
 8015bc4:	e7e1      	b.n	8015b8a <__ssvfiscanf_r+0x14a>
 8015bc6:	6863      	ldr	r3, [r4, #4]
 8015bc8:	2b00      	cmp	r3, #0
 8015bca:	dd0c      	ble.n	8015be6 <__ssvfiscanf_r+0x1a6>
 8015bcc:	6823      	ldr	r3, [r4, #0]
 8015bce:	781a      	ldrb	r2, [r3, #0]
 8015bd0:	4593      	cmp	fp, r2
 8015bd2:	d17f      	bne.n	8015cd4 <__ssvfiscanf_r+0x294>
 8015bd4:	3301      	adds	r3, #1
 8015bd6:	6862      	ldr	r2, [r4, #4]
 8015bd8:	6023      	str	r3, [r4, #0]
 8015bda:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8015bdc:	3a01      	subs	r2, #1
 8015bde:	3301      	adds	r3, #1
 8015be0:	6062      	str	r2, [r4, #4]
 8015be2:	9347      	str	r3, [sp, #284]	; 0x11c
 8015be4:	e7a1      	b.n	8015b2a <__ssvfiscanf_r+0xea>
 8015be6:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 8015be8:	4621      	mov	r1, r4
 8015bea:	4630      	mov	r0, r6
 8015bec:	4798      	blx	r3
 8015bee:	2800      	cmp	r0, #0
 8015bf0:	d0ec      	beq.n	8015bcc <__ssvfiscanf_r+0x18c>
 8015bf2:	9846      	ldr	r0, [sp, #280]	; 0x118
 8015bf4:	2800      	cmp	r0, #0
 8015bf6:	d163      	bne.n	8015cc0 <__ssvfiscanf_r+0x280>
 8015bf8:	f04f 30ff 	mov.w	r0, #4294967295
 8015bfc:	e066      	b.n	8015ccc <__ssvfiscanf_r+0x28c>
 8015bfe:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 8015c00:	f042 0220 	orr.w	r2, r2, #32
 8015c04:	9243      	str	r2, [sp, #268]	; 0x10c
 8015c06:	e7a4      	b.n	8015b52 <__ssvfiscanf_r+0x112>
 8015c08:	2308      	movs	r3, #8
 8015c0a:	9344      	str	r3, [sp, #272]	; 0x110
 8015c0c:	2304      	movs	r3, #4
 8015c0e:	e7bc      	b.n	8015b8a <__ssvfiscanf_r+0x14a>
 8015c10:	4629      	mov	r1, r5
 8015c12:	4640      	mov	r0, r8
 8015c14:	f000 fce0 	bl	80165d8 <__sccl>
 8015c18:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8015c1a:	4605      	mov	r5, r0
 8015c1c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015c20:	9343      	str	r3, [sp, #268]	; 0x10c
 8015c22:	2301      	movs	r3, #1
 8015c24:	e7b1      	b.n	8015b8a <__ssvfiscanf_r+0x14a>
 8015c26:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8015c28:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015c2c:	9343      	str	r3, [sp, #268]	; 0x10c
 8015c2e:	2300      	movs	r3, #0
 8015c30:	e7ab      	b.n	8015b8a <__ssvfiscanf_r+0x14a>
 8015c32:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 8015c34:	06d0      	lsls	r0, r2, #27
 8015c36:	f53f af78 	bmi.w	8015b2a <__ssvfiscanf_r+0xea>
 8015c3a:	f012 0f01 	tst.w	r2, #1
 8015c3e:	9a01      	ldr	r2, [sp, #4]
 8015c40:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8015c42:	f102 0104 	add.w	r1, r2, #4
 8015c46:	9101      	str	r1, [sp, #4]
 8015c48:	6812      	ldr	r2, [r2, #0]
 8015c4a:	bf14      	ite	ne
 8015c4c:	8013      	strhne	r3, [r2, #0]
 8015c4e:	6013      	streq	r3, [r2, #0]
 8015c50:	e76b      	b.n	8015b2a <__ssvfiscanf_r+0xea>
 8015c52:	2305      	movs	r3, #5
 8015c54:	e799      	b.n	8015b8a <__ssvfiscanf_r+0x14a>
 8015c56:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 8015c58:	4621      	mov	r1, r4
 8015c5a:	4630      	mov	r0, r6
 8015c5c:	4798      	blx	r3
 8015c5e:	2800      	cmp	r0, #0
 8015c60:	d097      	beq.n	8015b92 <__ssvfiscanf_r+0x152>
 8015c62:	e7c6      	b.n	8015bf2 <__ssvfiscanf_r+0x1b2>
 8015c64:	9a47      	ldr	r2, [sp, #284]	; 0x11c
 8015c66:	3201      	adds	r2, #1
 8015c68:	9247      	str	r2, [sp, #284]	; 0x11c
 8015c6a:	6862      	ldr	r2, [r4, #4]
 8015c6c:	3a01      	subs	r2, #1
 8015c6e:	2a00      	cmp	r2, #0
 8015c70:	6062      	str	r2, [r4, #4]
 8015c72:	dd0a      	ble.n	8015c8a <__ssvfiscanf_r+0x24a>
 8015c74:	3301      	adds	r3, #1
 8015c76:	6023      	str	r3, [r4, #0]
 8015c78:	f7fe fcd4 	bl	8014624 <__locale_ctype_ptr>
 8015c7c:	6823      	ldr	r3, [r4, #0]
 8015c7e:	781a      	ldrb	r2, [r3, #0]
 8015c80:	4410      	add	r0, r2
 8015c82:	7842      	ldrb	r2, [r0, #1]
 8015c84:	0712      	lsls	r2, r2, #28
 8015c86:	d4ed      	bmi.n	8015c64 <__ssvfiscanf_r+0x224>
 8015c88:	e786      	b.n	8015b98 <__ssvfiscanf_r+0x158>
 8015c8a:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 8015c8c:	4621      	mov	r1, r4
 8015c8e:	4630      	mov	r0, r6
 8015c90:	4798      	blx	r3
 8015c92:	2800      	cmp	r0, #0
 8015c94:	d0f0      	beq.n	8015c78 <__ssvfiscanf_r+0x238>
 8015c96:	e7ac      	b.n	8015bf2 <__ssvfiscanf_r+0x1b2>
 8015c98:	2b04      	cmp	r3, #4
 8015c9a:	dc06      	bgt.n	8015caa <__ssvfiscanf_r+0x26a>
 8015c9c:	ab01      	add	r3, sp, #4
 8015c9e:	4622      	mov	r2, r4
 8015ca0:	a943      	add	r1, sp, #268	; 0x10c
 8015ca2:	4630      	mov	r0, r6
 8015ca4:	f000 fb5a 	bl	801635c <_scanf_i>
 8015ca8:	e77f      	b.n	8015baa <__ssvfiscanf_r+0x16a>
 8015caa:	4b0e      	ldr	r3, [pc, #56]	; (8015ce4 <__ssvfiscanf_r+0x2a4>)
 8015cac:	2b00      	cmp	r3, #0
 8015cae:	f43f af3c 	beq.w	8015b2a <__ssvfiscanf_r+0xea>
 8015cb2:	ab01      	add	r3, sp, #4
 8015cb4:	4622      	mov	r2, r4
 8015cb6:	a943      	add	r1, sp, #268	; 0x10c
 8015cb8:	4630      	mov	r0, r6
 8015cba:	f3af 8000 	nop.w
 8015cbe:	e774      	b.n	8015baa <__ssvfiscanf_r+0x16a>
 8015cc0:	89a3      	ldrh	r3, [r4, #12]
 8015cc2:	f013 0f40 	tst.w	r3, #64	; 0x40
 8015cc6:	bf18      	it	ne
 8015cc8:	f04f 30ff 	movne.w	r0, #4294967295
 8015ccc:	f50d 7d25 	add.w	sp, sp, #660	; 0x294
 8015cd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015cd4:	9846      	ldr	r0, [sp, #280]	; 0x118
 8015cd6:	e7f9      	b.n	8015ccc <__ssvfiscanf_r+0x28c>
 8015cd8:	0801598d 	.word	0x0801598d
 8015cdc:	08015a07 	.word	0x08015a07
 8015ce0:	0801781a 	.word	0x0801781a
 8015ce4:	00000000 	.word	0x00000000

08015ce8 <__sfputc_r>:
 8015ce8:	6893      	ldr	r3, [r2, #8]
 8015cea:	b410      	push	{r4}
 8015cec:	3b01      	subs	r3, #1
 8015cee:	2b00      	cmp	r3, #0
 8015cf0:	6093      	str	r3, [r2, #8]
 8015cf2:	da08      	bge.n	8015d06 <__sfputc_r+0x1e>
 8015cf4:	6994      	ldr	r4, [r2, #24]
 8015cf6:	42a3      	cmp	r3, r4
 8015cf8:	db02      	blt.n	8015d00 <__sfputc_r+0x18>
 8015cfa:	b2cb      	uxtb	r3, r1
 8015cfc:	2b0a      	cmp	r3, #10
 8015cfe:	d102      	bne.n	8015d06 <__sfputc_r+0x1e>
 8015d00:	bc10      	pop	{r4}
 8015d02:	f7ff b92b 	b.w	8014f5c <__swbuf_r>
 8015d06:	6813      	ldr	r3, [r2, #0]
 8015d08:	1c58      	adds	r0, r3, #1
 8015d0a:	6010      	str	r0, [r2, #0]
 8015d0c:	7019      	strb	r1, [r3, #0]
 8015d0e:	b2c8      	uxtb	r0, r1
 8015d10:	bc10      	pop	{r4}
 8015d12:	4770      	bx	lr

08015d14 <__sfputs_r>:
 8015d14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015d16:	4606      	mov	r6, r0
 8015d18:	460f      	mov	r7, r1
 8015d1a:	4614      	mov	r4, r2
 8015d1c:	18d5      	adds	r5, r2, r3
 8015d1e:	42ac      	cmp	r4, r5
 8015d20:	d101      	bne.n	8015d26 <__sfputs_r+0x12>
 8015d22:	2000      	movs	r0, #0
 8015d24:	e007      	b.n	8015d36 <__sfputs_r+0x22>
 8015d26:	463a      	mov	r2, r7
 8015d28:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015d2c:	4630      	mov	r0, r6
 8015d2e:	f7ff ffdb 	bl	8015ce8 <__sfputc_r>
 8015d32:	1c43      	adds	r3, r0, #1
 8015d34:	d1f3      	bne.n	8015d1e <__sfputs_r+0xa>
 8015d36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08015d38 <_vfiprintf_r>:
 8015d38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015d3c:	b09d      	sub	sp, #116	; 0x74
 8015d3e:	460c      	mov	r4, r1
 8015d40:	4617      	mov	r7, r2
 8015d42:	9303      	str	r3, [sp, #12]
 8015d44:	4606      	mov	r6, r0
 8015d46:	b118      	cbz	r0, 8015d50 <_vfiprintf_r+0x18>
 8015d48:	6983      	ldr	r3, [r0, #24]
 8015d4a:	b90b      	cbnz	r3, 8015d50 <_vfiprintf_r+0x18>
 8015d4c:	f7ff fae8 	bl	8015320 <__sinit>
 8015d50:	4b7c      	ldr	r3, [pc, #496]	; (8015f44 <_vfiprintf_r+0x20c>)
 8015d52:	429c      	cmp	r4, r3
 8015d54:	d157      	bne.n	8015e06 <_vfiprintf_r+0xce>
 8015d56:	6874      	ldr	r4, [r6, #4]
 8015d58:	89a3      	ldrh	r3, [r4, #12]
 8015d5a:	0718      	lsls	r0, r3, #28
 8015d5c:	d55d      	bpl.n	8015e1a <_vfiprintf_r+0xe2>
 8015d5e:	6923      	ldr	r3, [r4, #16]
 8015d60:	2b00      	cmp	r3, #0
 8015d62:	d05a      	beq.n	8015e1a <_vfiprintf_r+0xe2>
 8015d64:	2300      	movs	r3, #0
 8015d66:	9309      	str	r3, [sp, #36]	; 0x24
 8015d68:	2320      	movs	r3, #32
 8015d6a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8015d6e:	2330      	movs	r3, #48	; 0x30
 8015d70:	f04f 0b01 	mov.w	fp, #1
 8015d74:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8015d78:	46b8      	mov	r8, r7
 8015d7a:	4645      	mov	r5, r8
 8015d7c:	f815 3b01 	ldrb.w	r3, [r5], #1
 8015d80:	2b00      	cmp	r3, #0
 8015d82:	d155      	bne.n	8015e30 <_vfiprintf_r+0xf8>
 8015d84:	ebb8 0a07 	subs.w	sl, r8, r7
 8015d88:	d00b      	beq.n	8015da2 <_vfiprintf_r+0x6a>
 8015d8a:	4653      	mov	r3, sl
 8015d8c:	463a      	mov	r2, r7
 8015d8e:	4621      	mov	r1, r4
 8015d90:	4630      	mov	r0, r6
 8015d92:	f7ff ffbf 	bl	8015d14 <__sfputs_r>
 8015d96:	3001      	adds	r0, #1
 8015d98:	f000 80c4 	beq.w	8015f24 <_vfiprintf_r+0x1ec>
 8015d9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015d9e:	4453      	add	r3, sl
 8015da0:	9309      	str	r3, [sp, #36]	; 0x24
 8015da2:	f898 3000 	ldrb.w	r3, [r8]
 8015da6:	2b00      	cmp	r3, #0
 8015da8:	f000 80bc 	beq.w	8015f24 <_vfiprintf_r+0x1ec>
 8015dac:	2300      	movs	r3, #0
 8015dae:	f04f 32ff 	mov.w	r2, #4294967295
 8015db2:	9304      	str	r3, [sp, #16]
 8015db4:	9307      	str	r3, [sp, #28]
 8015db6:	9205      	str	r2, [sp, #20]
 8015db8:	9306      	str	r3, [sp, #24]
 8015dba:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8015dbe:	931a      	str	r3, [sp, #104]	; 0x68
 8015dc0:	2205      	movs	r2, #5
 8015dc2:	7829      	ldrb	r1, [r5, #0]
 8015dc4:	4860      	ldr	r0, [pc, #384]	; (8015f48 <_vfiprintf_r+0x210>)
 8015dc6:	f000 fd39 	bl	801683c <memchr>
 8015dca:	f105 0801 	add.w	r8, r5, #1
 8015dce:	9b04      	ldr	r3, [sp, #16]
 8015dd0:	2800      	cmp	r0, #0
 8015dd2:	d131      	bne.n	8015e38 <_vfiprintf_r+0x100>
 8015dd4:	06d9      	lsls	r1, r3, #27
 8015dd6:	bf44      	itt	mi
 8015dd8:	2220      	movmi	r2, #32
 8015dda:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8015dde:	071a      	lsls	r2, r3, #28
 8015de0:	bf44      	itt	mi
 8015de2:	222b      	movmi	r2, #43	; 0x2b
 8015de4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8015de8:	782a      	ldrb	r2, [r5, #0]
 8015dea:	2a2a      	cmp	r2, #42	; 0x2a
 8015dec:	d02c      	beq.n	8015e48 <_vfiprintf_r+0x110>
 8015dee:	2100      	movs	r1, #0
 8015df0:	200a      	movs	r0, #10
 8015df2:	9a07      	ldr	r2, [sp, #28]
 8015df4:	46a8      	mov	r8, r5
 8015df6:	f898 3000 	ldrb.w	r3, [r8]
 8015dfa:	3501      	adds	r5, #1
 8015dfc:	3b30      	subs	r3, #48	; 0x30
 8015dfe:	2b09      	cmp	r3, #9
 8015e00:	d96d      	bls.n	8015ede <_vfiprintf_r+0x1a6>
 8015e02:	b371      	cbz	r1, 8015e62 <_vfiprintf_r+0x12a>
 8015e04:	e026      	b.n	8015e54 <_vfiprintf_r+0x11c>
 8015e06:	4b51      	ldr	r3, [pc, #324]	; (8015f4c <_vfiprintf_r+0x214>)
 8015e08:	429c      	cmp	r4, r3
 8015e0a:	d101      	bne.n	8015e10 <_vfiprintf_r+0xd8>
 8015e0c:	68b4      	ldr	r4, [r6, #8]
 8015e0e:	e7a3      	b.n	8015d58 <_vfiprintf_r+0x20>
 8015e10:	4b4f      	ldr	r3, [pc, #316]	; (8015f50 <_vfiprintf_r+0x218>)
 8015e12:	429c      	cmp	r4, r3
 8015e14:	bf08      	it	eq
 8015e16:	68f4      	ldreq	r4, [r6, #12]
 8015e18:	e79e      	b.n	8015d58 <_vfiprintf_r+0x20>
 8015e1a:	4621      	mov	r1, r4
 8015e1c:	4630      	mov	r0, r6
 8015e1e:	f7ff f90f 	bl	8015040 <__swsetup_r>
 8015e22:	2800      	cmp	r0, #0
 8015e24:	d09e      	beq.n	8015d64 <_vfiprintf_r+0x2c>
 8015e26:	f04f 30ff 	mov.w	r0, #4294967295
 8015e2a:	b01d      	add	sp, #116	; 0x74
 8015e2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015e30:	2b25      	cmp	r3, #37	; 0x25
 8015e32:	d0a7      	beq.n	8015d84 <_vfiprintf_r+0x4c>
 8015e34:	46a8      	mov	r8, r5
 8015e36:	e7a0      	b.n	8015d7a <_vfiprintf_r+0x42>
 8015e38:	4a43      	ldr	r2, [pc, #268]	; (8015f48 <_vfiprintf_r+0x210>)
 8015e3a:	4645      	mov	r5, r8
 8015e3c:	1a80      	subs	r0, r0, r2
 8015e3e:	fa0b f000 	lsl.w	r0, fp, r0
 8015e42:	4318      	orrs	r0, r3
 8015e44:	9004      	str	r0, [sp, #16]
 8015e46:	e7bb      	b.n	8015dc0 <_vfiprintf_r+0x88>
 8015e48:	9a03      	ldr	r2, [sp, #12]
 8015e4a:	1d11      	adds	r1, r2, #4
 8015e4c:	6812      	ldr	r2, [r2, #0]
 8015e4e:	9103      	str	r1, [sp, #12]
 8015e50:	2a00      	cmp	r2, #0
 8015e52:	db01      	blt.n	8015e58 <_vfiprintf_r+0x120>
 8015e54:	9207      	str	r2, [sp, #28]
 8015e56:	e004      	b.n	8015e62 <_vfiprintf_r+0x12a>
 8015e58:	4252      	negs	r2, r2
 8015e5a:	f043 0302 	orr.w	r3, r3, #2
 8015e5e:	9207      	str	r2, [sp, #28]
 8015e60:	9304      	str	r3, [sp, #16]
 8015e62:	f898 3000 	ldrb.w	r3, [r8]
 8015e66:	2b2e      	cmp	r3, #46	; 0x2e
 8015e68:	d110      	bne.n	8015e8c <_vfiprintf_r+0x154>
 8015e6a:	f898 3001 	ldrb.w	r3, [r8, #1]
 8015e6e:	f108 0101 	add.w	r1, r8, #1
 8015e72:	2b2a      	cmp	r3, #42	; 0x2a
 8015e74:	d137      	bne.n	8015ee6 <_vfiprintf_r+0x1ae>
 8015e76:	9b03      	ldr	r3, [sp, #12]
 8015e78:	f108 0802 	add.w	r8, r8, #2
 8015e7c:	1d1a      	adds	r2, r3, #4
 8015e7e:	681b      	ldr	r3, [r3, #0]
 8015e80:	9203      	str	r2, [sp, #12]
 8015e82:	2b00      	cmp	r3, #0
 8015e84:	bfb8      	it	lt
 8015e86:	f04f 33ff 	movlt.w	r3, #4294967295
 8015e8a:	9305      	str	r3, [sp, #20]
 8015e8c:	4d31      	ldr	r5, [pc, #196]	; (8015f54 <_vfiprintf_r+0x21c>)
 8015e8e:	2203      	movs	r2, #3
 8015e90:	f898 1000 	ldrb.w	r1, [r8]
 8015e94:	4628      	mov	r0, r5
 8015e96:	f000 fcd1 	bl	801683c <memchr>
 8015e9a:	b140      	cbz	r0, 8015eae <_vfiprintf_r+0x176>
 8015e9c:	2340      	movs	r3, #64	; 0x40
 8015e9e:	1b40      	subs	r0, r0, r5
 8015ea0:	fa03 f000 	lsl.w	r0, r3, r0
 8015ea4:	9b04      	ldr	r3, [sp, #16]
 8015ea6:	f108 0801 	add.w	r8, r8, #1
 8015eaa:	4303      	orrs	r3, r0
 8015eac:	9304      	str	r3, [sp, #16]
 8015eae:	f898 1000 	ldrb.w	r1, [r8]
 8015eb2:	2206      	movs	r2, #6
 8015eb4:	4828      	ldr	r0, [pc, #160]	; (8015f58 <_vfiprintf_r+0x220>)
 8015eb6:	f108 0701 	add.w	r7, r8, #1
 8015eba:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8015ebe:	f000 fcbd 	bl	801683c <memchr>
 8015ec2:	2800      	cmp	r0, #0
 8015ec4:	d034      	beq.n	8015f30 <_vfiprintf_r+0x1f8>
 8015ec6:	4b25      	ldr	r3, [pc, #148]	; (8015f5c <_vfiprintf_r+0x224>)
 8015ec8:	bb03      	cbnz	r3, 8015f0c <_vfiprintf_r+0x1d4>
 8015eca:	9b03      	ldr	r3, [sp, #12]
 8015ecc:	3307      	adds	r3, #7
 8015ece:	f023 0307 	bic.w	r3, r3, #7
 8015ed2:	3308      	adds	r3, #8
 8015ed4:	9303      	str	r3, [sp, #12]
 8015ed6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015ed8:	444b      	add	r3, r9
 8015eda:	9309      	str	r3, [sp, #36]	; 0x24
 8015edc:	e74c      	b.n	8015d78 <_vfiprintf_r+0x40>
 8015ede:	fb00 3202 	mla	r2, r0, r2, r3
 8015ee2:	2101      	movs	r1, #1
 8015ee4:	e786      	b.n	8015df4 <_vfiprintf_r+0xbc>
 8015ee6:	2300      	movs	r3, #0
 8015ee8:	250a      	movs	r5, #10
 8015eea:	4618      	mov	r0, r3
 8015eec:	9305      	str	r3, [sp, #20]
 8015eee:	4688      	mov	r8, r1
 8015ef0:	f898 2000 	ldrb.w	r2, [r8]
 8015ef4:	3101      	adds	r1, #1
 8015ef6:	3a30      	subs	r2, #48	; 0x30
 8015ef8:	2a09      	cmp	r2, #9
 8015efa:	d903      	bls.n	8015f04 <_vfiprintf_r+0x1cc>
 8015efc:	2b00      	cmp	r3, #0
 8015efe:	d0c5      	beq.n	8015e8c <_vfiprintf_r+0x154>
 8015f00:	9005      	str	r0, [sp, #20]
 8015f02:	e7c3      	b.n	8015e8c <_vfiprintf_r+0x154>
 8015f04:	fb05 2000 	mla	r0, r5, r0, r2
 8015f08:	2301      	movs	r3, #1
 8015f0a:	e7f0      	b.n	8015eee <_vfiprintf_r+0x1b6>
 8015f0c:	ab03      	add	r3, sp, #12
 8015f0e:	9300      	str	r3, [sp, #0]
 8015f10:	4622      	mov	r2, r4
 8015f12:	4b13      	ldr	r3, [pc, #76]	; (8015f60 <_vfiprintf_r+0x228>)
 8015f14:	a904      	add	r1, sp, #16
 8015f16:	4630      	mov	r0, r6
 8015f18:	f3af 8000 	nop.w
 8015f1c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8015f20:	4681      	mov	r9, r0
 8015f22:	d1d8      	bne.n	8015ed6 <_vfiprintf_r+0x19e>
 8015f24:	89a3      	ldrh	r3, [r4, #12]
 8015f26:	065b      	lsls	r3, r3, #25
 8015f28:	f53f af7d 	bmi.w	8015e26 <_vfiprintf_r+0xee>
 8015f2c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8015f2e:	e77c      	b.n	8015e2a <_vfiprintf_r+0xf2>
 8015f30:	ab03      	add	r3, sp, #12
 8015f32:	9300      	str	r3, [sp, #0]
 8015f34:	4622      	mov	r2, r4
 8015f36:	4b0a      	ldr	r3, [pc, #40]	; (8015f60 <_vfiprintf_r+0x228>)
 8015f38:	a904      	add	r1, sp, #16
 8015f3a:	4630      	mov	r0, r6
 8015f3c:	f000 f88a 	bl	8016054 <_printf_i>
 8015f40:	e7ec      	b.n	8015f1c <_vfiprintf_r+0x1e4>
 8015f42:	bf00      	nop
 8015f44:	080177d0 	.word	0x080177d0
 8015f48:	08017814 	.word	0x08017814
 8015f4c:	080177f0 	.word	0x080177f0
 8015f50:	080177b0 	.word	0x080177b0
 8015f54:	0801781a 	.word	0x0801781a
 8015f58:	0801781e 	.word	0x0801781e
 8015f5c:	00000000 	.word	0x00000000
 8015f60:	08015d15 	.word	0x08015d15

08015f64 <_printf_common>:
 8015f64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015f68:	4691      	mov	r9, r2
 8015f6a:	461f      	mov	r7, r3
 8015f6c:	688a      	ldr	r2, [r1, #8]
 8015f6e:	690b      	ldr	r3, [r1, #16]
 8015f70:	4606      	mov	r6, r0
 8015f72:	4293      	cmp	r3, r2
 8015f74:	bfb8      	it	lt
 8015f76:	4613      	movlt	r3, r2
 8015f78:	f8c9 3000 	str.w	r3, [r9]
 8015f7c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8015f80:	460c      	mov	r4, r1
 8015f82:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8015f86:	b112      	cbz	r2, 8015f8e <_printf_common+0x2a>
 8015f88:	3301      	adds	r3, #1
 8015f8a:	f8c9 3000 	str.w	r3, [r9]
 8015f8e:	6823      	ldr	r3, [r4, #0]
 8015f90:	0699      	lsls	r1, r3, #26
 8015f92:	bf42      	ittt	mi
 8015f94:	f8d9 3000 	ldrmi.w	r3, [r9]
 8015f98:	3302      	addmi	r3, #2
 8015f9a:	f8c9 3000 	strmi.w	r3, [r9]
 8015f9e:	6825      	ldr	r5, [r4, #0]
 8015fa0:	f015 0506 	ands.w	r5, r5, #6
 8015fa4:	d107      	bne.n	8015fb6 <_printf_common+0x52>
 8015fa6:	f104 0a19 	add.w	sl, r4, #25
 8015faa:	68e3      	ldr	r3, [r4, #12]
 8015fac:	f8d9 2000 	ldr.w	r2, [r9]
 8015fb0:	1a9b      	subs	r3, r3, r2
 8015fb2:	429d      	cmp	r5, r3
 8015fb4:	db2a      	blt.n	801600c <_printf_common+0xa8>
 8015fb6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8015fba:	6822      	ldr	r2, [r4, #0]
 8015fbc:	3300      	adds	r3, #0
 8015fbe:	bf18      	it	ne
 8015fc0:	2301      	movne	r3, #1
 8015fc2:	0692      	lsls	r2, r2, #26
 8015fc4:	d42f      	bmi.n	8016026 <_printf_common+0xc2>
 8015fc6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8015fca:	4639      	mov	r1, r7
 8015fcc:	4630      	mov	r0, r6
 8015fce:	47c0      	blx	r8
 8015fd0:	3001      	adds	r0, #1
 8015fd2:	d022      	beq.n	801601a <_printf_common+0xb6>
 8015fd4:	6823      	ldr	r3, [r4, #0]
 8015fd6:	68e5      	ldr	r5, [r4, #12]
 8015fd8:	f003 0306 	and.w	r3, r3, #6
 8015fdc:	2b04      	cmp	r3, #4
 8015fde:	bf18      	it	ne
 8015fe0:	2500      	movne	r5, #0
 8015fe2:	f8d9 2000 	ldr.w	r2, [r9]
 8015fe6:	f04f 0900 	mov.w	r9, #0
 8015fea:	bf08      	it	eq
 8015fec:	1aad      	subeq	r5, r5, r2
 8015fee:	68a3      	ldr	r3, [r4, #8]
 8015ff0:	6922      	ldr	r2, [r4, #16]
 8015ff2:	bf08      	it	eq
 8015ff4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8015ff8:	4293      	cmp	r3, r2
 8015ffa:	bfc4      	itt	gt
 8015ffc:	1a9b      	subgt	r3, r3, r2
 8015ffe:	18ed      	addgt	r5, r5, r3
 8016000:	341a      	adds	r4, #26
 8016002:	454d      	cmp	r5, r9
 8016004:	d11b      	bne.n	801603e <_printf_common+0xda>
 8016006:	2000      	movs	r0, #0
 8016008:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801600c:	2301      	movs	r3, #1
 801600e:	4652      	mov	r2, sl
 8016010:	4639      	mov	r1, r7
 8016012:	4630      	mov	r0, r6
 8016014:	47c0      	blx	r8
 8016016:	3001      	adds	r0, #1
 8016018:	d103      	bne.n	8016022 <_printf_common+0xbe>
 801601a:	f04f 30ff 	mov.w	r0, #4294967295
 801601e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016022:	3501      	adds	r5, #1
 8016024:	e7c1      	b.n	8015faa <_printf_common+0x46>
 8016026:	2030      	movs	r0, #48	; 0x30
 8016028:	18e1      	adds	r1, r4, r3
 801602a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801602e:	1c5a      	adds	r2, r3, #1
 8016030:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8016034:	4422      	add	r2, r4
 8016036:	3302      	adds	r3, #2
 8016038:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801603c:	e7c3      	b.n	8015fc6 <_printf_common+0x62>
 801603e:	2301      	movs	r3, #1
 8016040:	4622      	mov	r2, r4
 8016042:	4639      	mov	r1, r7
 8016044:	4630      	mov	r0, r6
 8016046:	47c0      	blx	r8
 8016048:	3001      	adds	r0, #1
 801604a:	d0e6      	beq.n	801601a <_printf_common+0xb6>
 801604c:	f109 0901 	add.w	r9, r9, #1
 8016050:	e7d7      	b.n	8016002 <_printf_common+0x9e>
	...

08016054 <_printf_i>:
 8016054:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8016058:	4617      	mov	r7, r2
 801605a:	7e0a      	ldrb	r2, [r1, #24]
 801605c:	b085      	sub	sp, #20
 801605e:	2a6e      	cmp	r2, #110	; 0x6e
 8016060:	4698      	mov	r8, r3
 8016062:	4606      	mov	r6, r0
 8016064:	460c      	mov	r4, r1
 8016066:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016068:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 801606c:	f000 80bc 	beq.w	80161e8 <_printf_i+0x194>
 8016070:	d81a      	bhi.n	80160a8 <_printf_i+0x54>
 8016072:	2a63      	cmp	r2, #99	; 0x63
 8016074:	d02e      	beq.n	80160d4 <_printf_i+0x80>
 8016076:	d80a      	bhi.n	801608e <_printf_i+0x3a>
 8016078:	2a00      	cmp	r2, #0
 801607a:	f000 80c8 	beq.w	801620e <_printf_i+0x1ba>
 801607e:	2a58      	cmp	r2, #88	; 0x58
 8016080:	f000 808a 	beq.w	8016198 <_printf_i+0x144>
 8016084:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8016088:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 801608c:	e02a      	b.n	80160e4 <_printf_i+0x90>
 801608e:	2a64      	cmp	r2, #100	; 0x64
 8016090:	d001      	beq.n	8016096 <_printf_i+0x42>
 8016092:	2a69      	cmp	r2, #105	; 0x69
 8016094:	d1f6      	bne.n	8016084 <_printf_i+0x30>
 8016096:	6821      	ldr	r1, [r4, #0]
 8016098:	681a      	ldr	r2, [r3, #0]
 801609a:	f011 0f80 	tst.w	r1, #128	; 0x80
 801609e:	d023      	beq.n	80160e8 <_printf_i+0x94>
 80160a0:	1d11      	adds	r1, r2, #4
 80160a2:	6019      	str	r1, [r3, #0]
 80160a4:	6813      	ldr	r3, [r2, #0]
 80160a6:	e027      	b.n	80160f8 <_printf_i+0xa4>
 80160a8:	2a73      	cmp	r2, #115	; 0x73
 80160aa:	f000 80b4 	beq.w	8016216 <_printf_i+0x1c2>
 80160ae:	d808      	bhi.n	80160c2 <_printf_i+0x6e>
 80160b0:	2a6f      	cmp	r2, #111	; 0x6f
 80160b2:	d02a      	beq.n	801610a <_printf_i+0xb6>
 80160b4:	2a70      	cmp	r2, #112	; 0x70
 80160b6:	d1e5      	bne.n	8016084 <_printf_i+0x30>
 80160b8:	680a      	ldr	r2, [r1, #0]
 80160ba:	f042 0220 	orr.w	r2, r2, #32
 80160be:	600a      	str	r2, [r1, #0]
 80160c0:	e003      	b.n	80160ca <_printf_i+0x76>
 80160c2:	2a75      	cmp	r2, #117	; 0x75
 80160c4:	d021      	beq.n	801610a <_printf_i+0xb6>
 80160c6:	2a78      	cmp	r2, #120	; 0x78
 80160c8:	d1dc      	bne.n	8016084 <_printf_i+0x30>
 80160ca:	2278      	movs	r2, #120	; 0x78
 80160cc:	496f      	ldr	r1, [pc, #444]	; (801628c <_printf_i+0x238>)
 80160ce:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 80160d2:	e064      	b.n	801619e <_printf_i+0x14a>
 80160d4:	681a      	ldr	r2, [r3, #0]
 80160d6:	f101 0542 	add.w	r5, r1, #66	; 0x42
 80160da:	1d11      	adds	r1, r2, #4
 80160dc:	6019      	str	r1, [r3, #0]
 80160de:	6813      	ldr	r3, [r2, #0]
 80160e0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80160e4:	2301      	movs	r3, #1
 80160e6:	e0a3      	b.n	8016230 <_printf_i+0x1dc>
 80160e8:	f011 0f40 	tst.w	r1, #64	; 0x40
 80160ec:	f102 0104 	add.w	r1, r2, #4
 80160f0:	6019      	str	r1, [r3, #0]
 80160f2:	d0d7      	beq.n	80160a4 <_printf_i+0x50>
 80160f4:	f9b2 3000 	ldrsh.w	r3, [r2]
 80160f8:	2b00      	cmp	r3, #0
 80160fa:	da03      	bge.n	8016104 <_printf_i+0xb0>
 80160fc:	222d      	movs	r2, #45	; 0x2d
 80160fe:	425b      	negs	r3, r3
 8016100:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8016104:	4962      	ldr	r1, [pc, #392]	; (8016290 <_printf_i+0x23c>)
 8016106:	220a      	movs	r2, #10
 8016108:	e017      	b.n	801613a <_printf_i+0xe6>
 801610a:	6820      	ldr	r0, [r4, #0]
 801610c:	6819      	ldr	r1, [r3, #0]
 801610e:	f010 0f80 	tst.w	r0, #128	; 0x80
 8016112:	d003      	beq.n	801611c <_printf_i+0xc8>
 8016114:	1d08      	adds	r0, r1, #4
 8016116:	6018      	str	r0, [r3, #0]
 8016118:	680b      	ldr	r3, [r1, #0]
 801611a:	e006      	b.n	801612a <_printf_i+0xd6>
 801611c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8016120:	f101 0004 	add.w	r0, r1, #4
 8016124:	6018      	str	r0, [r3, #0]
 8016126:	d0f7      	beq.n	8016118 <_printf_i+0xc4>
 8016128:	880b      	ldrh	r3, [r1, #0]
 801612a:	2a6f      	cmp	r2, #111	; 0x6f
 801612c:	bf14      	ite	ne
 801612e:	220a      	movne	r2, #10
 8016130:	2208      	moveq	r2, #8
 8016132:	4957      	ldr	r1, [pc, #348]	; (8016290 <_printf_i+0x23c>)
 8016134:	2000      	movs	r0, #0
 8016136:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 801613a:	6865      	ldr	r5, [r4, #4]
 801613c:	2d00      	cmp	r5, #0
 801613e:	60a5      	str	r5, [r4, #8]
 8016140:	f2c0 809c 	blt.w	801627c <_printf_i+0x228>
 8016144:	6820      	ldr	r0, [r4, #0]
 8016146:	f020 0004 	bic.w	r0, r0, #4
 801614a:	6020      	str	r0, [r4, #0]
 801614c:	2b00      	cmp	r3, #0
 801614e:	d13f      	bne.n	80161d0 <_printf_i+0x17c>
 8016150:	2d00      	cmp	r5, #0
 8016152:	f040 8095 	bne.w	8016280 <_printf_i+0x22c>
 8016156:	4675      	mov	r5, lr
 8016158:	2a08      	cmp	r2, #8
 801615a:	d10b      	bne.n	8016174 <_printf_i+0x120>
 801615c:	6823      	ldr	r3, [r4, #0]
 801615e:	07da      	lsls	r2, r3, #31
 8016160:	d508      	bpl.n	8016174 <_printf_i+0x120>
 8016162:	6923      	ldr	r3, [r4, #16]
 8016164:	6862      	ldr	r2, [r4, #4]
 8016166:	429a      	cmp	r2, r3
 8016168:	bfde      	ittt	le
 801616a:	2330      	movle	r3, #48	; 0x30
 801616c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8016170:	f105 35ff 	addle.w	r5, r5, #4294967295
 8016174:	ebae 0305 	sub.w	r3, lr, r5
 8016178:	6123      	str	r3, [r4, #16]
 801617a:	f8cd 8000 	str.w	r8, [sp]
 801617e:	463b      	mov	r3, r7
 8016180:	aa03      	add	r2, sp, #12
 8016182:	4621      	mov	r1, r4
 8016184:	4630      	mov	r0, r6
 8016186:	f7ff feed 	bl	8015f64 <_printf_common>
 801618a:	3001      	adds	r0, #1
 801618c:	d155      	bne.n	801623a <_printf_i+0x1e6>
 801618e:	f04f 30ff 	mov.w	r0, #4294967295
 8016192:	b005      	add	sp, #20
 8016194:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016198:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 801619c:	493c      	ldr	r1, [pc, #240]	; (8016290 <_printf_i+0x23c>)
 801619e:	6822      	ldr	r2, [r4, #0]
 80161a0:	6818      	ldr	r0, [r3, #0]
 80161a2:	f012 0f80 	tst.w	r2, #128	; 0x80
 80161a6:	f100 0504 	add.w	r5, r0, #4
 80161aa:	601d      	str	r5, [r3, #0]
 80161ac:	d001      	beq.n	80161b2 <_printf_i+0x15e>
 80161ae:	6803      	ldr	r3, [r0, #0]
 80161b0:	e002      	b.n	80161b8 <_printf_i+0x164>
 80161b2:	0655      	lsls	r5, r2, #25
 80161b4:	d5fb      	bpl.n	80161ae <_printf_i+0x15a>
 80161b6:	8803      	ldrh	r3, [r0, #0]
 80161b8:	07d0      	lsls	r0, r2, #31
 80161ba:	bf44      	itt	mi
 80161bc:	f042 0220 	orrmi.w	r2, r2, #32
 80161c0:	6022      	strmi	r2, [r4, #0]
 80161c2:	b91b      	cbnz	r3, 80161cc <_printf_i+0x178>
 80161c4:	6822      	ldr	r2, [r4, #0]
 80161c6:	f022 0220 	bic.w	r2, r2, #32
 80161ca:	6022      	str	r2, [r4, #0]
 80161cc:	2210      	movs	r2, #16
 80161ce:	e7b1      	b.n	8016134 <_printf_i+0xe0>
 80161d0:	4675      	mov	r5, lr
 80161d2:	fbb3 f0f2 	udiv	r0, r3, r2
 80161d6:	fb02 3310 	mls	r3, r2, r0, r3
 80161da:	5ccb      	ldrb	r3, [r1, r3]
 80161dc:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80161e0:	4603      	mov	r3, r0
 80161e2:	2800      	cmp	r0, #0
 80161e4:	d1f5      	bne.n	80161d2 <_printf_i+0x17e>
 80161e6:	e7b7      	b.n	8016158 <_printf_i+0x104>
 80161e8:	6808      	ldr	r0, [r1, #0]
 80161ea:	681a      	ldr	r2, [r3, #0]
 80161ec:	f010 0f80 	tst.w	r0, #128	; 0x80
 80161f0:	6949      	ldr	r1, [r1, #20]
 80161f2:	d004      	beq.n	80161fe <_printf_i+0x1aa>
 80161f4:	1d10      	adds	r0, r2, #4
 80161f6:	6018      	str	r0, [r3, #0]
 80161f8:	6813      	ldr	r3, [r2, #0]
 80161fa:	6019      	str	r1, [r3, #0]
 80161fc:	e007      	b.n	801620e <_printf_i+0x1ba>
 80161fe:	f010 0f40 	tst.w	r0, #64	; 0x40
 8016202:	f102 0004 	add.w	r0, r2, #4
 8016206:	6018      	str	r0, [r3, #0]
 8016208:	6813      	ldr	r3, [r2, #0]
 801620a:	d0f6      	beq.n	80161fa <_printf_i+0x1a6>
 801620c:	8019      	strh	r1, [r3, #0]
 801620e:	2300      	movs	r3, #0
 8016210:	4675      	mov	r5, lr
 8016212:	6123      	str	r3, [r4, #16]
 8016214:	e7b1      	b.n	801617a <_printf_i+0x126>
 8016216:	681a      	ldr	r2, [r3, #0]
 8016218:	1d11      	adds	r1, r2, #4
 801621a:	6019      	str	r1, [r3, #0]
 801621c:	6815      	ldr	r5, [r2, #0]
 801621e:	2100      	movs	r1, #0
 8016220:	6862      	ldr	r2, [r4, #4]
 8016222:	4628      	mov	r0, r5
 8016224:	f000 fb0a 	bl	801683c <memchr>
 8016228:	b108      	cbz	r0, 801622e <_printf_i+0x1da>
 801622a:	1b40      	subs	r0, r0, r5
 801622c:	6060      	str	r0, [r4, #4]
 801622e:	6863      	ldr	r3, [r4, #4]
 8016230:	6123      	str	r3, [r4, #16]
 8016232:	2300      	movs	r3, #0
 8016234:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8016238:	e79f      	b.n	801617a <_printf_i+0x126>
 801623a:	6923      	ldr	r3, [r4, #16]
 801623c:	462a      	mov	r2, r5
 801623e:	4639      	mov	r1, r7
 8016240:	4630      	mov	r0, r6
 8016242:	47c0      	blx	r8
 8016244:	3001      	adds	r0, #1
 8016246:	d0a2      	beq.n	801618e <_printf_i+0x13a>
 8016248:	6823      	ldr	r3, [r4, #0]
 801624a:	079b      	lsls	r3, r3, #30
 801624c:	d507      	bpl.n	801625e <_printf_i+0x20a>
 801624e:	2500      	movs	r5, #0
 8016250:	f104 0919 	add.w	r9, r4, #25
 8016254:	68e3      	ldr	r3, [r4, #12]
 8016256:	9a03      	ldr	r2, [sp, #12]
 8016258:	1a9b      	subs	r3, r3, r2
 801625a:	429d      	cmp	r5, r3
 801625c:	db05      	blt.n	801626a <_printf_i+0x216>
 801625e:	68e0      	ldr	r0, [r4, #12]
 8016260:	9b03      	ldr	r3, [sp, #12]
 8016262:	4298      	cmp	r0, r3
 8016264:	bfb8      	it	lt
 8016266:	4618      	movlt	r0, r3
 8016268:	e793      	b.n	8016192 <_printf_i+0x13e>
 801626a:	2301      	movs	r3, #1
 801626c:	464a      	mov	r2, r9
 801626e:	4639      	mov	r1, r7
 8016270:	4630      	mov	r0, r6
 8016272:	47c0      	blx	r8
 8016274:	3001      	adds	r0, #1
 8016276:	d08a      	beq.n	801618e <_printf_i+0x13a>
 8016278:	3501      	adds	r5, #1
 801627a:	e7eb      	b.n	8016254 <_printf_i+0x200>
 801627c:	2b00      	cmp	r3, #0
 801627e:	d1a7      	bne.n	80161d0 <_printf_i+0x17c>
 8016280:	780b      	ldrb	r3, [r1, #0]
 8016282:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8016286:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801628a:	e765      	b.n	8016158 <_printf_i+0x104>
 801628c:	08017836 	.word	0x08017836
 8016290:	08017825 	.word	0x08017825

08016294 <_scanf_chars>:
 8016294:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016298:	4615      	mov	r5, r2
 801629a:	688a      	ldr	r2, [r1, #8]
 801629c:	4680      	mov	r8, r0
 801629e:	460c      	mov	r4, r1
 80162a0:	b932      	cbnz	r2, 80162b0 <_scanf_chars+0x1c>
 80162a2:	698a      	ldr	r2, [r1, #24]
 80162a4:	2a00      	cmp	r2, #0
 80162a6:	bf0c      	ite	eq
 80162a8:	2201      	moveq	r2, #1
 80162aa:	f04f 32ff 	movne.w	r2, #4294967295
 80162ae:	608a      	str	r2, [r1, #8]
 80162b0:	2600      	movs	r6, #0
 80162b2:	6822      	ldr	r2, [r4, #0]
 80162b4:	06d1      	lsls	r1, r2, #27
 80162b6:	bf5f      	itttt	pl
 80162b8:	681a      	ldrpl	r2, [r3, #0]
 80162ba:	1d11      	addpl	r1, r2, #4
 80162bc:	6019      	strpl	r1, [r3, #0]
 80162be:	6817      	ldrpl	r7, [r2, #0]
 80162c0:	69a3      	ldr	r3, [r4, #24]
 80162c2:	b1db      	cbz	r3, 80162fc <_scanf_chars+0x68>
 80162c4:	2b01      	cmp	r3, #1
 80162c6:	d107      	bne.n	80162d8 <_scanf_chars+0x44>
 80162c8:	682b      	ldr	r3, [r5, #0]
 80162ca:	6962      	ldr	r2, [r4, #20]
 80162cc:	781b      	ldrb	r3, [r3, #0]
 80162ce:	5cd3      	ldrb	r3, [r2, r3]
 80162d0:	b9a3      	cbnz	r3, 80162fc <_scanf_chars+0x68>
 80162d2:	2e00      	cmp	r6, #0
 80162d4:	d131      	bne.n	801633a <_scanf_chars+0xa6>
 80162d6:	e006      	b.n	80162e6 <_scanf_chars+0x52>
 80162d8:	2b02      	cmp	r3, #2
 80162da:	d007      	beq.n	80162ec <_scanf_chars+0x58>
 80162dc:	2e00      	cmp	r6, #0
 80162de:	d12c      	bne.n	801633a <_scanf_chars+0xa6>
 80162e0:	69a3      	ldr	r3, [r4, #24]
 80162e2:	2b01      	cmp	r3, #1
 80162e4:	d129      	bne.n	801633a <_scanf_chars+0xa6>
 80162e6:	2001      	movs	r0, #1
 80162e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80162ec:	f7fe f99a 	bl	8014624 <__locale_ctype_ptr>
 80162f0:	682b      	ldr	r3, [r5, #0]
 80162f2:	781b      	ldrb	r3, [r3, #0]
 80162f4:	4418      	add	r0, r3
 80162f6:	7843      	ldrb	r3, [r0, #1]
 80162f8:	071b      	lsls	r3, r3, #28
 80162fa:	d4ef      	bmi.n	80162dc <_scanf_chars+0x48>
 80162fc:	6823      	ldr	r3, [r4, #0]
 80162fe:	3601      	adds	r6, #1
 8016300:	06da      	lsls	r2, r3, #27
 8016302:	bf5e      	ittt	pl
 8016304:	682b      	ldrpl	r3, [r5, #0]
 8016306:	781b      	ldrbpl	r3, [r3, #0]
 8016308:	703b      	strbpl	r3, [r7, #0]
 801630a:	682a      	ldr	r2, [r5, #0]
 801630c:	686b      	ldr	r3, [r5, #4]
 801630e:	f102 0201 	add.w	r2, r2, #1
 8016312:	602a      	str	r2, [r5, #0]
 8016314:	68a2      	ldr	r2, [r4, #8]
 8016316:	f103 33ff 	add.w	r3, r3, #4294967295
 801631a:	f102 32ff 	add.w	r2, r2, #4294967295
 801631e:	606b      	str	r3, [r5, #4]
 8016320:	bf58      	it	pl
 8016322:	3701      	addpl	r7, #1
 8016324:	60a2      	str	r2, [r4, #8]
 8016326:	b142      	cbz	r2, 801633a <_scanf_chars+0xa6>
 8016328:	2b00      	cmp	r3, #0
 801632a:	dcc9      	bgt.n	80162c0 <_scanf_chars+0x2c>
 801632c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8016330:	4629      	mov	r1, r5
 8016332:	4640      	mov	r0, r8
 8016334:	4798      	blx	r3
 8016336:	2800      	cmp	r0, #0
 8016338:	d0c2      	beq.n	80162c0 <_scanf_chars+0x2c>
 801633a:	6823      	ldr	r3, [r4, #0]
 801633c:	f013 0310 	ands.w	r3, r3, #16
 8016340:	d105      	bne.n	801634e <_scanf_chars+0xba>
 8016342:	68e2      	ldr	r2, [r4, #12]
 8016344:	3201      	adds	r2, #1
 8016346:	60e2      	str	r2, [r4, #12]
 8016348:	69a2      	ldr	r2, [r4, #24]
 801634a:	b102      	cbz	r2, 801634e <_scanf_chars+0xba>
 801634c:	703b      	strb	r3, [r7, #0]
 801634e:	6923      	ldr	r3, [r4, #16]
 8016350:	2000      	movs	r0, #0
 8016352:	441e      	add	r6, r3
 8016354:	6126      	str	r6, [r4, #16]
 8016356:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

0801635c <_scanf_i>:
 801635c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016360:	460c      	mov	r4, r1
 8016362:	469a      	mov	sl, r3
 8016364:	4b74      	ldr	r3, [pc, #464]	; (8016538 <_scanf_i+0x1dc>)
 8016366:	b087      	sub	sp, #28
 8016368:	4683      	mov	fp, r0
 801636a:	4616      	mov	r6, r2
 801636c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8016370:	ab03      	add	r3, sp, #12
 8016372:	68a7      	ldr	r7, [r4, #8]
 8016374:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8016378:	4b70      	ldr	r3, [pc, #448]	; (801653c <_scanf_i+0x1e0>)
 801637a:	69a1      	ldr	r1, [r4, #24]
 801637c:	4a70      	ldr	r2, [pc, #448]	; (8016540 <_scanf_i+0x1e4>)
 801637e:	f104 091c 	add.w	r9, r4, #28
 8016382:	2903      	cmp	r1, #3
 8016384:	bf18      	it	ne
 8016386:	461a      	movne	r2, r3
 8016388:	1e7b      	subs	r3, r7, #1
 801638a:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 801638e:	bf84      	itt	hi
 8016390:	f240 135d 	movwhi	r3, #349	; 0x15d
 8016394:	60a3      	strhi	r3, [r4, #8]
 8016396:	6823      	ldr	r3, [r4, #0]
 8016398:	bf88      	it	hi
 801639a:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 801639e:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 80163a2:	6023      	str	r3, [r4, #0]
 80163a4:	bf98      	it	ls
 80163a6:	2700      	movls	r7, #0
 80163a8:	464b      	mov	r3, r9
 80163aa:	f04f 0800 	mov.w	r8, #0
 80163ae:	9200      	str	r2, [sp, #0]
 80163b0:	bf88      	it	hi
 80163b2:	197f      	addhi	r7, r7, r5
 80163b4:	6831      	ldr	r1, [r6, #0]
 80163b6:	9301      	str	r3, [sp, #4]
 80163b8:	ab03      	add	r3, sp, #12
 80163ba:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80163be:	2202      	movs	r2, #2
 80163c0:	7809      	ldrb	r1, [r1, #0]
 80163c2:	f000 fa3b 	bl	801683c <memchr>
 80163c6:	9b01      	ldr	r3, [sp, #4]
 80163c8:	b328      	cbz	r0, 8016416 <_scanf_i+0xba>
 80163ca:	f1b8 0f01 	cmp.w	r8, #1
 80163ce:	d156      	bne.n	801647e <_scanf_i+0x122>
 80163d0:	6862      	ldr	r2, [r4, #4]
 80163d2:	b92a      	cbnz	r2, 80163e0 <_scanf_i+0x84>
 80163d4:	2208      	movs	r2, #8
 80163d6:	6062      	str	r2, [r4, #4]
 80163d8:	6822      	ldr	r2, [r4, #0]
 80163da:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80163de:	6022      	str	r2, [r4, #0]
 80163e0:	6822      	ldr	r2, [r4, #0]
 80163e2:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 80163e6:	6022      	str	r2, [r4, #0]
 80163e8:	68a2      	ldr	r2, [r4, #8]
 80163ea:	1e51      	subs	r1, r2, #1
 80163ec:	60a1      	str	r1, [r4, #8]
 80163ee:	b192      	cbz	r2, 8016416 <_scanf_i+0xba>
 80163f0:	6832      	ldr	r2, [r6, #0]
 80163f2:	1c5d      	adds	r5, r3, #1
 80163f4:	1c51      	adds	r1, r2, #1
 80163f6:	6031      	str	r1, [r6, #0]
 80163f8:	7812      	ldrb	r2, [r2, #0]
 80163fa:	701a      	strb	r2, [r3, #0]
 80163fc:	6873      	ldr	r3, [r6, #4]
 80163fe:	3b01      	subs	r3, #1
 8016400:	2b00      	cmp	r3, #0
 8016402:	6073      	str	r3, [r6, #4]
 8016404:	dc06      	bgt.n	8016414 <_scanf_i+0xb8>
 8016406:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801640a:	4631      	mov	r1, r6
 801640c:	4658      	mov	r0, fp
 801640e:	4798      	blx	r3
 8016410:	2800      	cmp	r0, #0
 8016412:	d177      	bne.n	8016504 <_scanf_i+0x1a8>
 8016414:	462b      	mov	r3, r5
 8016416:	f108 0801 	add.w	r8, r8, #1
 801641a:	f1b8 0f03 	cmp.w	r8, #3
 801641e:	d1c9      	bne.n	80163b4 <_scanf_i+0x58>
 8016420:	6862      	ldr	r2, [r4, #4]
 8016422:	b90a      	cbnz	r2, 8016428 <_scanf_i+0xcc>
 8016424:	220a      	movs	r2, #10
 8016426:	6062      	str	r2, [r4, #4]
 8016428:	6862      	ldr	r2, [r4, #4]
 801642a:	4946      	ldr	r1, [pc, #280]	; (8016544 <_scanf_i+0x1e8>)
 801642c:	6960      	ldr	r0, [r4, #20]
 801642e:	1a89      	subs	r1, r1, r2
 8016430:	9301      	str	r3, [sp, #4]
 8016432:	f000 f8d1 	bl	80165d8 <__sccl>
 8016436:	9b01      	ldr	r3, [sp, #4]
 8016438:	f04f 0800 	mov.w	r8, #0
 801643c:	461d      	mov	r5, r3
 801643e:	68a3      	ldr	r3, [r4, #8]
 8016440:	2b00      	cmp	r3, #0
 8016442:	d039      	beq.n	80164b8 <_scanf_i+0x15c>
 8016444:	6831      	ldr	r1, [r6, #0]
 8016446:	6960      	ldr	r0, [r4, #20]
 8016448:	780a      	ldrb	r2, [r1, #0]
 801644a:	5c80      	ldrb	r0, [r0, r2]
 801644c:	2800      	cmp	r0, #0
 801644e:	d033      	beq.n	80164b8 <_scanf_i+0x15c>
 8016450:	2a30      	cmp	r2, #48	; 0x30
 8016452:	6822      	ldr	r2, [r4, #0]
 8016454:	d121      	bne.n	801649a <_scanf_i+0x13e>
 8016456:	0510      	lsls	r0, r2, #20
 8016458:	d51f      	bpl.n	801649a <_scanf_i+0x13e>
 801645a:	f108 0801 	add.w	r8, r8, #1
 801645e:	b117      	cbz	r7, 8016466 <_scanf_i+0x10a>
 8016460:	3301      	adds	r3, #1
 8016462:	3f01      	subs	r7, #1
 8016464:	60a3      	str	r3, [r4, #8]
 8016466:	6873      	ldr	r3, [r6, #4]
 8016468:	3b01      	subs	r3, #1
 801646a:	2b00      	cmp	r3, #0
 801646c:	6073      	str	r3, [r6, #4]
 801646e:	dd1c      	ble.n	80164aa <_scanf_i+0x14e>
 8016470:	6833      	ldr	r3, [r6, #0]
 8016472:	3301      	adds	r3, #1
 8016474:	6033      	str	r3, [r6, #0]
 8016476:	68a3      	ldr	r3, [r4, #8]
 8016478:	3b01      	subs	r3, #1
 801647a:	60a3      	str	r3, [r4, #8]
 801647c:	e7df      	b.n	801643e <_scanf_i+0xe2>
 801647e:	f1b8 0f02 	cmp.w	r8, #2
 8016482:	d1b1      	bne.n	80163e8 <_scanf_i+0x8c>
 8016484:	6822      	ldr	r2, [r4, #0]
 8016486:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 801648a:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 801648e:	d1c2      	bne.n	8016416 <_scanf_i+0xba>
 8016490:	2110      	movs	r1, #16
 8016492:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8016496:	6061      	str	r1, [r4, #4]
 8016498:	e7a5      	b.n	80163e6 <_scanf_i+0x8a>
 801649a:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 801649e:	6022      	str	r2, [r4, #0]
 80164a0:	780b      	ldrb	r3, [r1, #0]
 80164a2:	3501      	adds	r5, #1
 80164a4:	f805 3c01 	strb.w	r3, [r5, #-1]
 80164a8:	e7dd      	b.n	8016466 <_scanf_i+0x10a>
 80164aa:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80164ae:	4631      	mov	r1, r6
 80164b0:	4658      	mov	r0, fp
 80164b2:	4798      	blx	r3
 80164b4:	2800      	cmp	r0, #0
 80164b6:	d0de      	beq.n	8016476 <_scanf_i+0x11a>
 80164b8:	6823      	ldr	r3, [r4, #0]
 80164ba:	05d9      	lsls	r1, r3, #23
 80164bc:	d50c      	bpl.n	80164d8 <_scanf_i+0x17c>
 80164be:	454d      	cmp	r5, r9
 80164c0:	d908      	bls.n	80164d4 <_scanf_i+0x178>
 80164c2:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80164c6:	1e6f      	subs	r7, r5, #1
 80164c8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80164cc:	4632      	mov	r2, r6
 80164ce:	4658      	mov	r0, fp
 80164d0:	4798      	blx	r3
 80164d2:	463d      	mov	r5, r7
 80164d4:	454d      	cmp	r5, r9
 80164d6:	d02c      	beq.n	8016532 <_scanf_i+0x1d6>
 80164d8:	6822      	ldr	r2, [r4, #0]
 80164da:	f012 0210 	ands.w	r2, r2, #16
 80164de:	d11e      	bne.n	801651e <_scanf_i+0x1c2>
 80164e0:	702a      	strb	r2, [r5, #0]
 80164e2:	6863      	ldr	r3, [r4, #4]
 80164e4:	4649      	mov	r1, r9
 80164e6:	4658      	mov	r0, fp
 80164e8:	9e00      	ldr	r6, [sp, #0]
 80164ea:	47b0      	blx	r6
 80164ec:	6822      	ldr	r2, [r4, #0]
 80164ee:	f8da 3000 	ldr.w	r3, [sl]
 80164f2:	f012 0f20 	tst.w	r2, #32
 80164f6:	d008      	beq.n	801650a <_scanf_i+0x1ae>
 80164f8:	1d1a      	adds	r2, r3, #4
 80164fa:	f8ca 2000 	str.w	r2, [sl]
 80164fe:	681b      	ldr	r3, [r3, #0]
 8016500:	6018      	str	r0, [r3, #0]
 8016502:	e009      	b.n	8016518 <_scanf_i+0x1bc>
 8016504:	f04f 0800 	mov.w	r8, #0
 8016508:	e7d6      	b.n	80164b8 <_scanf_i+0x15c>
 801650a:	07d2      	lsls	r2, r2, #31
 801650c:	d5f4      	bpl.n	80164f8 <_scanf_i+0x19c>
 801650e:	1d1a      	adds	r2, r3, #4
 8016510:	f8ca 2000 	str.w	r2, [sl]
 8016514:	681b      	ldr	r3, [r3, #0]
 8016516:	8018      	strh	r0, [r3, #0]
 8016518:	68e3      	ldr	r3, [r4, #12]
 801651a:	3301      	adds	r3, #1
 801651c:	60e3      	str	r3, [r4, #12]
 801651e:	2000      	movs	r0, #0
 8016520:	eba5 0509 	sub.w	r5, r5, r9
 8016524:	44a8      	add	r8, r5
 8016526:	6925      	ldr	r5, [r4, #16]
 8016528:	4445      	add	r5, r8
 801652a:	6125      	str	r5, [r4, #16]
 801652c:	b007      	add	sp, #28
 801652e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016532:	2001      	movs	r0, #1
 8016534:	e7fa      	b.n	801652c <_scanf_i+0x1d0>
 8016536:	bf00      	nop
 8016538:	08017280 	.word	0x08017280
 801653c:	08016731 	.word	0x08016731
 8016540:	08014ad5 	.word	0x08014ad5
 8016544:	08017857 	.word	0x08017857

08016548 <_putc_r>:
 8016548:	b570      	push	{r4, r5, r6, lr}
 801654a:	460d      	mov	r5, r1
 801654c:	4614      	mov	r4, r2
 801654e:	4606      	mov	r6, r0
 8016550:	b118      	cbz	r0, 801655a <_putc_r+0x12>
 8016552:	6983      	ldr	r3, [r0, #24]
 8016554:	b90b      	cbnz	r3, 801655a <_putc_r+0x12>
 8016556:	f7fe fee3 	bl	8015320 <__sinit>
 801655a:	4b13      	ldr	r3, [pc, #76]	; (80165a8 <_putc_r+0x60>)
 801655c:	429c      	cmp	r4, r3
 801655e:	d112      	bne.n	8016586 <_putc_r+0x3e>
 8016560:	6874      	ldr	r4, [r6, #4]
 8016562:	68a3      	ldr	r3, [r4, #8]
 8016564:	3b01      	subs	r3, #1
 8016566:	2b00      	cmp	r3, #0
 8016568:	60a3      	str	r3, [r4, #8]
 801656a:	da16      	bge.n	801659a <_putc_r+0x52>
 801656c:	69a2      	ldr	r2, [r4, #24]
 801656e:	4293      	cmp	r3, r2
 8016570:	db02      	blt.n	8016578 <_putc_r+0x30>
 8016572:	b2eb      	uxtb	r3, r5
 8016574:	2b0a      	cmp	r3, #10
 8016576:	d110      	bne.n	801659a <_putc_r+0x52>
 8016578:	4622      	mov	r2, r4
 801657a:	4629      	mov	r1, r5
 801657c:	4630      	mov	r0, r6
 801657e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8016582:	f7fe bceb 	b.w	8014f5c <__swbuf_r>
 8016586:	4b09      	ldr	r3, [pc, #36]	; (80165ac <_putc_r+0x64>)
 8016588:	429c      	cmp	r4, r3
 801658a:	d101      	bne.n	8016590 <_putc_r+0x48>
 801658c:	68b4      	ldr	r4, [r6, #8]
 801658e:	e7e8      	b.n	8016562 <_putc_r+0x1a>
 8016590:	4b07      	ldr	r3, [pc, #28]	; (80165b0 <_putc_r+0x68>)
 8016592:	429c      	cmp	r4, r3
 8016594:	bf08      	it	eq
 8016596:	68f4      	ldreq	r4, [r6, #12]
 8016598:	e7e3      	b.n	8016562 <_putc_r+0x1a>
 801659a:	6823      	ldr	r3, [r4, #0]
 801659c:	b2e8      	uxtb	r0, r5
 801659e:	1c5a      	adds	r2, r3, #1
 80165a0:	6022      	str	r2, [r4, #0]
 80165a2:	701d      	strb	r5, [r3, #0]
 80165a4:	bd70      	pop	{r4, r5, r6, pc}
 80165a6:	bf00      	nop
 80165a8:	080177d0 	.word	0x080177d0
 80165ac:	080177f0 	.word	0x080177f0
 80165b0:	080177b0 	.word	0x080177b0

080165b4 <_read_r>:
 80165b4:	b538      	push	{r3, r4, r5, lr}
 80165b6:	4605      	mov	r5, r0
 80165b8:	4608      	mov	r0, r1
 80165ba:	4611      	mov	r1, r2
 80165bc:	2200      	movs	r2, #0
 80165be:	4c05      	ldr	r4, [pc, #20]	; (80165d4 <_read_r+0x20>)
 80165c0:	6022      	str	r2, [r4, #0]
 80165c2:	461a      	mov	r2, r3
 80165c4:	f000 faba 	bl	8016b3c <_read>
 80165c8:	1c43      	adds	r3, r0, #1
 80165ca:	d102      	bne.n	80165d2 <_read_r+0x1e>
 80165cc:	6823      	ldr	r3, [r4, #0]
 80165ce:	b103      	cbz	r3, 80165d2 <_read_r+0x1e>
 80165d0:	602b      	str	r3, [r5, #0]
 80165d2:	bd38      	pop	{r3, r4, r5, pc}
 80165d4:	20001af4 	.word	0x20001af4

080165d8 <__sccl>:
 80165d8:	b570      	push	{r4, r5, r6, lr}
 80165da:	780b      	ldrb	r3, [r1, #0]
 80165dc:	1e44      	subs	r4, r0, #1
 80165de:	2b5e      	cmp	r3, #94	; 0x5e
 80165e0:	bf13      	iteet	ne
 80165e2:	1c4a      	addne	r2, r1, #1
 80165e4:	1c8a      	addeq	r2, r1, #2
 80165e6:	784b      	ldrbeq	r3, [r1, #1]
 80165e8:	2100      	movne	r1, #0
 80165ea:	bf08      	it	eq
 80165ec:	2101      	moveq	r1, #1
 80165ee:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 80165f2:	f804 1f01 	strb.w	r1, [r4, #1]!
 80165f6:	42a5      	cmp	r5, r4
 80165f8:	d1fb      	bne.n	80165f2 <__sccl+0x1a>
 80165fa:	b913      	cbnz	r3, 8016602 <__sccl+0x2a>
 80165fc:	3a01      	subs	r2, #1
 80165fe:	4610      	mov	r0, r2
 8016600:	bd70      	pop	{r4, r5, r6, pc}
 8016602:	f081 0401 	eor.w	r4, r1, #1
 8016606:	4611      	mov	r1, r2
 8016608:	54c4      	strb	r4, [r0, r3]
 801660a:	780d      	ldrb	r5, [r1, #0]
 801660c:	1c4a      	adds	r2, r1, #1
 801660e:	2d2d      	cmp	r5, #45	; 0x2d
 8016610:	d006      	beq.n	8016620 <__sccl+0x48>
 8016612:	2d5d      	cmp	r5, #93	; 0x5d
 8016614:	d0f3      	beq.n	80165fe <__sccl+0x26>
 8016616:	b90d      	cbnz	r5, 801661c <__sccl+0x44>
 8016618:	460a      	mov	r2, r1
 801661a:	e7f0      	b.n	80165fe <__sccl+0x26>
 801661c:	462b      	mov	r3, r5
 801661e:	e7f2      	b.n	8016606 <__sccl+0x2e>
 8016620:	784e      	ldrb	r6, [r1, #1]
 8016622:	2e5d      	cmp	r6, #93	; 0x5d
 8016624:	d0fa      	beq.n	801661c <__sccl+0x44>
 8016626:	42b3      	cmp	r3, r6
 8016628:	dcf8      	bgt.n	801661c <__sccl+0x44>
 801662a:	3102      	adds	r1, #2
 801662c:	3301      	adds	r3, #1
 801662e:	429e      	cmp	r6, r3
 8016630:	54c4      	strb	r4, [r0, r3]
 8016632:	dcfb      	bgt.n	801662c <__sccl+0x54>
 8016634:	e7e9      	b.n	801660a <__sccl+0x32>

08016636 <_strtoul_l.isra.0>:
 8016636:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801663a:	4680      	mov	r8, r0
 801663c:	4689      	mov	r9, r1
 801663e:	4692      	mov	sl, r2
 8016640:	461e      	mov	r6, r3
 8016642:	460f      	mov	r7, r1
 8016644:	463d      	mov	r5, r7
 8016646:	9808      	ldr	r0, [sp, #32]
 8016648:	f815 4b01 	ldrb.w	r4, [r5], #1
 801664c:	f7fd ffe6 	bl	801461c <__locale_ctype_ptr_l>
 8016650:	4420      	add	r0, r4
 8016652:	7843      	ldrb	r3, [r0, #1]
 8016654:	f013 0308 	ands.w	r3, r3, #8
 8016658:	d10a      	bne.n	8016670 <_strtoul_l.isra.0+0x3a>
 801665a:	2c2d      	cmp	r4, #45	; 0x2d
 801665c:	d10a      	bne.n	8016674 <_strtoul_l.isra.0+0x3e>
 801665e:	2301      	movs	r3, #1
 8016660:	782c      	ldrb	r4, [r5, #0]
 8016662:	1cbd      	adds	r5, r7, #2
 8016664:	b15e      	cbz	r6, 801667e <_strtoul_l.isra.0+0x48>
 8016666:	2e10      	cmp	r6, #16
 8016668:	d113      	bne.n	8016692 <_strtoul_l.isra.0+0x5c>
 801666a:	2c30      	cmp	r4, #48	; 0x30
 801666c:	d009      	beq.n	8016682 <_strtoul_l.isra.0+0x4c>
 801666e:	e010      	b.n	8016692 <_strtoul_l.isra.0+0x5c>
 8016670:	462f      	mov	r7, r5
 8016672:	e7e7      	b.n	8016644 <_strtoul_l.isra.0+0xe>
 8016674:	2c2b      	cmp	r4, #43	; 0x2b
 8016676:	bf04      	itt	eq
 8016678:	782c      	ldrbeq	r4, [r5, #0]
 801667a:	1cbd      	addeq	r5, r7, #2
 801667c:	e7f2      	b.n	8016664 <_strtoul_l.isra.0+0x2e>
 801667e:	2c30      	cmp	r4, #48	; 0x30
 8016680:	d125      	bne.n	80166ce <_strtoul_l.isra.0+0x98>
 8016682:	782a      	ldrb	r2, [r5, #0]
 8016684:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8016688:	2a58      	cmp	r2, #88	; 0x58
 801668a:	d14a      	bne.n	8016722 <_strtoul_l.isra.0+0xec>
 801668c:	2610      	movs	r6, #16
 801668e:	786c      	ldrb	r4, [r5, #1]
 8016690:	3502      	adds	r5, #2
 8016692:	f04f 31ff 	mov.w	r1, #4294967295
 8016696:	fbb1 f1f6 	udiv	r1, r1, r6
 801669a:	2700      	movs	r7, #0
 801669c:	fb06 fe01 	mul.w	lr, r6, r1
 80166a0:	4638      	mov	r0, r7
 80166a2:	ea6f 0e0e 	mvn.w	lr, lr
 80166a6:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
 80166aa:	2a09      	cmp	r2, #9
 80166ac:	d811      	bhi.n	80166d2 <_strtoul_l.isra.0+0x9c>
 80166ae:	4614      	mov	r4, r2
 80166b0:	42a6      	cmp	r6, r4
 80166b2:	dd1d      	ble.n	80166f0 <_strtoul_l.isra.0+0xba>
 80166b4:	2f00      	cmp	r7, #0
 80166b6:	db18      	blt.n	80166ea <_strtoul_l.isra.0+0xb4>
 80166b8:	4281      	cmp	r1, r0
 80166ba:	d316      	bcc.n	80166ea <_strtoul_l.isra.0+0xb4>
 80166bc:	d101      	bne.n	80166c2 <_strtoul_l.isra.0+0x8c>
 80166be:	45a6      	cmp	lr, r4
 80166c0:	db13      	blt.n	80166ea <_strtoul_l.isra.0+0xb4>
 80166c2:	2701      	movs	r7, #1
 80166c4:	fb00 4006 	mla	r0, r0, r6, r4
 80166c8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80166cc:	e7eb      	b.n	80166a6 <_strtoul_l.isra.0+0x70>
 80166ce:	260a      	movs	r6, #10
 80166d0:	e7df      	b.n	8016692 <_strtoul_l.isra.0+0x5c>
 80166d2:	f1a4 0241 	sub.w	r2, r4, #65	; 0x41
 80166d6:	2a19      	cmp	r2, #25
 80166d8:	d801      	bhi.n	80166de <_strtoul_l.isra.0+0xa8>
 80166da:	3c37      	subs	r4, #55	; 0x37
 80166dc:	e7e8      	b.n	80166b0 <_strtoul_l.isra.0+0x7a>
 80166de:	f1a4 0261 	sub.w	r2, r4, #97	; 0x61
 80166e2:	2a19      	cmp	r2, #25
 80166e4:	d804      	bhi.n	80166f0 <_strtoul_l.isra.0+0xba>
 80166e6:	3c57      	subs	r4, #87	; 0x57
 80166e8:	e7e2      	b.n	80166b0 <_strtoul_l.isra.0+0x7a>
 80166ea:	f04f 37ff 	mov.w	r7, #4294967295
 80166ee:	e7eb      	b.n	80166c8 <_strtoul_l.isra.0+0x92>
 80166f0:	2f00      	cmp	r7, #0
 80166f2:	da09      	bge.n	8016708 <_strtoul_l.isra.0+0xd2>
 80166f4:	2322      	movs	r3, #34	; 0x22
 80166f6:	f04f 30ff 	mov.w	r0, #4294967295
 80166fa:	f8c8 3000 	str.w	r3, [r8]
 80166fe:	f1ba 0f00 	cmp.w	sl, #0
 8016702:	d107      	bne.n	8016714 <_strtoul_l.isra.0+0xde>
 8016704:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016708:	b103      	cbz	r3, 801670c <_strtoul_l.isra.0+0xd6>
 801670a:	4240      	negs	r0, r0
 801670c:	f1ba 0f00 	cmp.w	sl, #0
 8016710:	d00c      	beq.n	801672c <_strtoul_l.isra.0+0xf6>
 8016712:	b127      	cbz	r7, 801671e <_strtoul_l.isra.0+0xe8>
 8016714:	3d01      	subs	r5, #1
 8016716:	f8ca 5000 	str.w	r5, [sl]
 801671a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801671e:	464d      	mov	r5, r9
 8016720:	e7f9      	b.n	8016716 <_strtoul_l.isra.0+0xe0>
 8016722:	2430      	movs	r4, #48	; 0x30
 8016724:	2e00      	cmp	r6, #0
 8016726:	d1b4      	bne.n	8016692 <_strtoul_l.isra.0+0x5c>
 8016728:	2608      	movs	r6, #8
 801672a:	e7b2      	b.n	8016692 <_strtoul_l.isra.0+0x5c>
 801672c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08016730 <_strtoul_r>:
 8016730:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8016732:	4c06      	ldr	r4, [pc, #24]	; (801674c <_strtoul_r+0x1c>)
 8016734:	4d06      	ldr	r5, [pc, #24]	; (8016750 <_strtoul_r+0x20>)
 8016736:	6824      	ldr	r4, [r4, #0]
 8016738:	6a24      	ldr	r4, [r4, #32]
 801673a:	2c00      	cmp	r4, #0
 801673c:	bf08      	it	eq
 801673e:	462c      	moveq	r4, r5
 8016740:	9400      	str	r4, [sp, #0]
 8016742:	f7ff ff78 	bl	8016636 <_strtoul_l.isra.0>
 8016746:	b003      	add	sp, #12
 8016748:	bd30      	pop	{r4, r5, pc}
 801674a:	bf00      	nop
 801674c:	20000328 	.word	0x20000328
 8016750:	20000174 	.word	0x20000174

08016754 <strtoul>:
 8016754:	4b08      	ldr	r3, [pc, #32]	; (8016778 <strtoul+0x24>)
 8016756:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8016758:	681c      	ldr	r4, [r3, #0]
 801675a:	4d08      	ldr	r5, [pc, #32]	; (801677c <strtoul+0x28>)
 801675c:	6a23      	ldr	r3, [r4, #32]
 801675e:	2b00      	cmp	r3, #0
 8016760:	bf08      	it	eq
 8016762:	462b      	moveq	r3, r5
 8016764:	9300      	str	r3, [sp, #0]
 8016766:	4613      	mov	r3, r2
 8016768:	460a      	mov	r2, r1
 801676a:	4601      	mov	r1, r0
 801676c:	4620      	mov	r0, r4
 801676e:	f7ff ff62 	bl	8016636 <_strtoul_l.isra.0>
 8016772:	b003      	add	sp, #12
 8016774:	bd30      	pop	{r4, r5, pc}
 8016776:	bf00      	nop
 8016778:	20000328 	.word	0x20000328
 801677c:	20000174 	.word	0x20000174

08016780 <__submore>:
 8016780:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016784:	460c      	mov	r4, r1
 8016786:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8016788:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801678c:	4299      	cmp	r1, r3
 801678e:	d11c      	bne.n	80167ca <__submore+0x4a>
 8016790:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8016794:	f7fd ffd6 	bl	8014744 <_malloc_r>
 8016798:	b918      	cbnz	r0, 80167a2 <__submore+0x22>
 801679a:	f04f 30ff 	mov.w	r0, #4294967295
 801679e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80167a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80167a6:	63a3      	str	r3, [r4, #56]	; 0x38
 80167a8:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 80167ac:	6360      	str	r0, [r4, #52]	; 0x34
 80167ae:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 80167b2:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 80167b6:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 80167ba:	7043      	strb	r3, [r0, #1]
 80167bc:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80167c0:	7003      	strb	r3, [r0, #0]
 80167c2:	6020      	str	r0, [r4, #0]
 80167c4:	2000      	movs	r0, #0
 80167c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80167ca:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 80167cc:	0077      	lsls	r7, r6, #1
 80167ce:	463a      	mov	r2, r7
 80167d0:	f000 f85c 	bl	801688c <_realloc_r>
 80167d4:	4605      	mov	r5, r0
 80167d6:	2800      	cmp	r0, #0
 80167d8:	d0df      	beq.n	801679a <__submore+0x1a>
 80167da:	eb00 0806 	add.w	r8, r0, r6
 80167de:	4601      	mov	r1, r0
 80167e0:	4632      	mov	r2, r6
 80167e2:	4640      	mov	r0, r8
 80167e4:	f7fd ff4e 	bl	8014684 <memcpy>
 80167e8:	f8c4 8000 	str.w	r8, [r4]
 80167ec:	6365      	str	r5, [r4, #52]	; 0x34
 80167ee:	63a7      	str	r7, [r4, #56]	; 0x38
 80167f0:	e7e8      	b.n	80167c4 <__submore+0x44>

080167f2 <__env_lock>:
 80167f2:	4770      	bx	lr

080167f4 <__env_unlock>:
 80167f4:	4770      	bx	lr
	...

080167f8 <_fstat_r>:
 80167f8:	b538      	push	{r3, r4, r5, lr}
 80167fa:	2300      	movs	r3, #0
 80167fc:	4c06      	ldr	r4, [pc, #24]	; (8016818 <_fstat_r+0x20>)
 80167fe:	4605      	mov	r5, r0
 8016800:	4608      	mov	r0, r1
 8016802:	4611      	mov	r1, r2
 8016804:	6023      	str	r3, [r4, #0]
 8016806:	f000 f981 	bl	8016b0c <_fstat>
 801680a:	1c43      	adds	r3, r0, #1
 801680c:	d102      	bne.n	8016814 <_fstat_r+0x1c>
 801680e:	6823      	ldr	r3, [r4, #0]
 8016810:	b103      	cbz	r3, 8016814 <_fstat_r+0x1c>
 8016812:	602b      	str	r3, [r5, #0]
 8016814:	bd38      	pop	{r3, r4, r5, pc}
 8016816:	bf00      	nop
 8016818:	20001af4 	.word	0x20001af4

0801681c <_isatty_r>:
 801681c:	b538      	push	{r3, r4, r5, lr}
 801681e:	2300      	movs	r3, #0
 8016820:	4c05      	ldr	r4, [pc, #20]	; (8016838 <_isatty_r+0x1c>)
 8016822:	4605      	mov	r5, r0
 8016824:	4608      	mov	r0, r1
 8016826:	6023      	str	r3, [r4, #0]
 8016828:	f000 f978 	bl	8016b1c <_isatty>
 801682c:	1c43      	adds	r3, r0, #1
 801682e:	d102      	bne.n	8016836 <_isatty_r+0x1a>
 8016830:	6823      	ldr	r3, [r4, #0]
 8016832:	b103      	cbz	r3, 8016836 <_isatty_r+0x1a>
 8016834:	602b      	str	r3, [r5, #0]
 8016836:	bd38      	pop	{r3, r4, r5, pc}
 8016838:	20001af4 	.word	0x20001af4

0801683c <memchr>:
 801683c:	b510      	push	{r4, lr}
 801683e:	b2c9      	uxtb	r1, r1
 8016840:	4402      	add	r2, r0
 8016842:	4290      	cmp	r0, r2
 8016844:	4603      	mov	r3, r0
 8016846:	d101      	bne.n	801684c <memchr+0x10>
 8016848:	2000      	movs	r0, #0
 801684a:	bd10      	pop	{r4, pc}
 801684c:	781c      	ldrb	r4, [r3, #0]
 801684e:	3001      	adds	r0, #1
 8016850:	428c      	cmp	r4, r1
 8016852:	d1f6      	bne.n	8016842 <memchr+0x6>
 8016854:	4618      	mov	r0, r3
 8016856:	bd10      	pop	{r4, pc}

08016858 <memmove>:
 8016858:	4288      	cmp	r0, r1
 801685a:	b510      	push	{r4, lr}
 801685c:	eb01 0302 	add.w	r3, r1, r2
 8016860:	d803      	bhi.n	801686a <memmove+0x12>
 8016862:	1e42      	subs	r2, r0, #1
 8016864:	4299      	cmp	r1, r3
 8016866:	d10c      	bne.n	8016882 <memmove+0x2a>
 8016868:	bd10      	pop	{r4, pc}
 801686a:	4298      	cmp	r0, r3
 801686c:	d2f9      	bcs.n	8016862 <memmove+0xa>
 801686e:	1881      	adds	r1, r0, r2
 8016870:	1ad2      	subs	r2, r2, r3
 8016872:	42d3      	cmn	r3, r2
 8016874:	d100      	bne.n	8016878 <memmove+0x20>
 8016876:	bd10      	pop	{r4, pc}
 8016878:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801687c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8016880:	e7f7      	b.n	8016872 <memmove+0x1a>
 8016882:	f811 4b01 	ldrb.w	r4, [r1], #1
 8016886:	f802 4f01 	strb.w	r4, [r2, #1]!
 801688a:	e7eb      	b.n	8016864 <memmove+0xc>

0801688c <_realloc_r>:
 801688c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801688e:	4607      	mov	r7, r0
 8016890:	4614      	mov	r4, r2
 8016892:	460e      	mov	r6, r1
 8016894:	b921      	cbnz	r1, 80168a0 <_realloc_r+0x14>
 8016896:	4611      	mov	r1, r2
 8016898:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801689c:	f7fd bf52 	b.w	8014744 <_malloc_r>
 80168a0:	b922      	cbnz	r2, 80168ac <_realloc_r+0x20>
 80168a2:	f7fd ff03 	bl	80146ac <_free_r>
 80168a6:	4625      	mov	r5, r4
 80168a8:	4628      	mov	r0, r5
 80168aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80168ac:	f000 f814 	bl	80168d8 <_malloc_usable_size_r>
 80168b0:	4284      	cmp	r4, r0
 80168b2:	d90f      	bls.n	80168d4 <_realloc_r+0x48>
 80168b4:	4621      	mov	r1, r4
 80168b6:	4638      	mov	r0, r7
 80168b8:	f7fd ff44 	bl	8014744 <_malloc_r>
 80168bc:	4605      	mov	r5, r0
 80168be:	2800      	cmp	r0, #0
 80168c0:	d0f2      	beq.n	80168a8 <_realloc_r+0x1c>
 80168c2:	4631      	mov	r1, r6
 80168c4:	4622      	mov	r2, r4
 80168c6:	f7fd fedd 	bl	8014684 <memcpy>
 80168ca:	4631      	mov	r1, r6
 80168cc:	4638      	mov	r0, r7
 80168ce:	f7fd feed 	bl	80146ac <_free_r>
 80168d2:	e7e9      	b.n	80168a8 <_realloc_r+0x1c>
 80168d4:	4635      	mov	r5, r6
 80168d6:	e7e7      	b.n	80168a8 <_realloc_r+0x1c>

080168d8 <_malloc_usable_size_r>:
 80168d8:	f851 0c04 	ldr.w	r0, [r1, #-4]
 80168dc:	2800      	cmp	r0, #0
 80168de:	f1a0 0004 	sub.w	r0, r0, #4
 80168e2:	bfbc      	itt	lt
 80168e4:	580b      	ldrlt	r3, [r1, r0]
 80168e6:	18c0      	addlt	r0, r0, r3
 80168e8:	4770      	bx	lr
	...

080168ec <sqrt>:
 80168ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80168f0:	b08b      	sub	sp, #44	; 0x2c
 80168f2:	4604      	mov	r4, r0
 80168f4:	460d      	mov	r5, r1
 80168f6:	f000 f84d 	bl	8016994 <__ieee754_sqrt>
 80168fa:	4b24      	ldr	r3, [pc, #144]	; (801698c <sqrt+0xa0>)
 80168fc:	4680      	mov	r8, r0
 80168fe:	f993 a000 	ldrsb.w	sl, [r3]
 8016902:	4689      	mov	r9, r1
 8016904:	f1ba 3fff 	cmp.w	sl, #4294967295
 8016908:	d02b      	beq.n	8016962 <sqrt+0x76>
 801690a:	4622      	mov	r2, r4
 801690c:	462b      	mov	r3, r5
 801690e:	4620      	mov	r0, r4
 8016910:	4629      	mov	r1, r5
 8016912:	f7ea f8f1 	bl	8000af8 <__aeabi_dcmpun>
 8016916:	4683      	mov	fp, r0
 8016918:	bb18      	cbnz	r0, 8016962 <sqrt+0x76>
 801691a:	2600      	movs	r6, #0
 801691c:	2700      	movs	r7, #0
 801691e:	4632      	mov	r2, r6
 8016920:	463b      	mov	r3, r7
 8016922:	4620      	mov	r0, r4
 8016924:	4629      	mov	r1, r5
 8016926:	f7ea f8bf 	bl	8000aa8 <__aeabi_dcmplt>
 801692a:	b1d0      	cbz	r0, 8016962 <sqrt+0x76>
 801692c:	2301      	movs	r3, #1
 801692e:	9300      	str	r3, [sp, #0]
 8016930:	4b17      	ldr	r3, [pc, #92]	; (8016990 <sqrt+0xa4>)
 8016932:	f8cd b020 	str.w	fp, [sp, #32]
 8016936:	9301      	str	r3, [sp, #4]
 8016938:	e9cd 4504 	strd	r4, r5, [sp, #16]
 801693c:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8016940:	f1ba 0f00 	cmp.w	sl, #0
 8016944:	d112      	bne.n	801696c <sqrt+0x80>
 8016946:	e9cd 6706 	strd	r6, r7, [sp, #24]
 801694a:	4668      	mov	r0, sp
 801694c:	f000 f8ce 	bl	8016aec <matherr>
 8016950:	b1b8      	cbz	r0, 8016982 <sqrt+0x96>
 8016952:	9b08      	ldr	r3, [sp, #32]
 8016954:	b11b      	cbz	r3, 801695e <sqrt+0x72>
 8016956:	f000 f8cb 	bl	8016af0 <__errno>
 801695a:	9b08      	ldr	r3, [sp, #32]
 801695c:	6003      	str	r3, [r0, #0]
 801695e:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
 8016962:	4640      	mov	r0, r8
 8016964:	4649      	mov	r1, r9
 8016966:	b00b      	add	sp, #44	; 0x2c
 8016968:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801696c:	4632      	mov	r2, r6
 801696e:	463b      	mov	r3, r7
 8016970:	4630      	mov	r0, r6
 8016972:	4639      	mov	r1, r7
 8016974:	f7e9 ff50 	bl	8000818 <__aeabi_ddiv>
 8016978:	f1ba 0f02 	cmp.w	sl, #2
 801697c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8016980:	d1e3      	bne.n	801694a <sqrt+0x5e>
 8016982:	f000 f8b5 	bl	8016af0 <__errno>
 8016986:	2321      	movs	r3, #33	; 0x21
 8016988:	6003      	str	r3, [r0, #0]
 801698a:	e7e2      	b.n	8016952 <sqrt+0x66>
 801698c:	20000390 	.word	0x20000390
 8016990:	08017862 	.word	0x08017862

08016994 <__ieee754_sqrt>:
 8016994:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016998:	f8df e14c 	ldr.w	lr, [pc, #332]	; 8016ae8 <__ieee754_sqrt+0x154>
 801699c:	4606      	mov	r6, r0
 801699e:	ea3e 0e01 	bics.w	lr, lr, r1
 80169a2:	460d      	mov	r5, r1
 80169a4:	4607      	mov	r7, r0
 80169a6:	460a      	mov	r2, r1
 80169a8:	460c      	mov	r4, r1
 80169aa:	4603      	mov	r3, r0
 80169ac:	d10f      	bne.n	80169ce <__ieee754_sqrt+0x3a>
 80169ae:	4602      	mov	r2, r0
 80169b0:	460b      	mov	r3, r1
 80169b2:	f7e9 fe07 	bl	80005c4 <__aeabi_dmul>
 80169b6:	4602      	mov	r2, r0
 80169b8:	460b      	mov	r3, r1
 80169ba:	4630      	mov	r0, r6
 80169bc:	4629      	mov	r1, r5
 80169be:	f7e9 fc4f 	bl	8000260 <__adddf3>
 80169c2:	4606      	mov	r6, r0
 80169c4:	460d      	mov	r5, r1
 80169c6:	4630      	mov	r0, r6
 80169c8:	4629      	mov	r1, r5
 80169ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80169ce:	2900      	cmp	r1, #0
 80169d0:	dc0e      	bgt.n	80169f0 <__ieee754_sqrt+0x5c>
 80169d2:	f021 4e00 	bic.w	lr, r1, #2147483648	; 0x80000000
 80169d6:	ea5e 0707 	orrs.w	r7, lr, r7
 80169da:	d0f4      	beq.n	80169c6 <__ieee754_sqrt+0x32>
 80169dc:	b141      	cbz	r1, 80169f0 <__ieee754_sqrt+0x5c>
 80169de:	4602      	mov	r2, r0
 80169e0:	460b      	mov	r3, r1
 80169e2:	f7e9 fc3b 	bl	800025c <__aeabi_dsub>
 80169e6:	4602      	mov	r2, r0
 80169e8:	460b      	mov	r3, r1
 80169ea:	f7e9 ff15 	bl	8000818 <__aeabi_ddiv>
 80169ee:	e7e8      	b.n	80169c2 <__ieee754_sqrt+0x2e>
 80169f0:	1512      	asrs	r2, r2, #20
 80169f2:	d10c      	bne.n	8016a0e <__ieee754_sqrt+0x7a>
 80169f4:	2c00      	cmp	r4, #0
 80169f6:	d06e      	beq.n	8016ad6 <__ieee754_sqrt+0x142>
 80169f8:	2100      	movs	r1, #0
 80169fa:	02e6      	lsls	r6, r4, #11
 80169fc:	d56f      	bpl.n	8016ade <__ieee754_sqrt+0x14a>
 80169fe:	1e48      	subs	r0, r1, #1
 8016a00:	1a12      	subs	r2, r2, r0
 8016a02:	f1c1 0020 	rsb	r0, r1, #32
 8016a06:	fa23 f000 	lsr.w	r0, r3, r0
 8016a0a:	4304      	orrs	r4, r0
 8016a0c:	408b      	lsls	r3, r1
 8016a0e:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8016a12:	07d5      	lsls	r5, r2, #31
 8016a14:	f04f 0500 	mov.w	r5, #0
 8016a18:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8016a1c:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
 8016a20:	bf42      	ittt	mi
 8016a22:	0064      	lslmi	r4, r4, #1
 8016a24:	eb04 74d3 	addmi.w	r4, r4, r3, lsr #31
 8016a28:	005b      	lslmi	r3, r3, #1
 8016a2a:	eb04 71d3 	add.w	r1, r4, r3, lsr #31
 8016a2e:	1050      	asrs	r0, r2, #1
 8016a30:	4421      	add	r1, r4
 8016a32:	2216      	movs	r2, #22
 8016a34:	462c      	mov	r4, r5
 8016a36:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8016a3a:	005b      	lsls	r3, r3, #1
 8016a3c:	19a7      	adds	r7, r4, r6
 8016a3e:	428f      	cmp	r7, r1
 8016a40:	bfde      	ittt	le
 8016a42:	1bc9      	suble	r1, r1, r7
 8016a44:	19bc      	addle	r4, r7, r6
 8016a46:	19ad      	addle	r5, r5, r6
 8016a48:	0049      	lsls	r1, r1, #1
 8016a4a:	3a01      	subs	r2, #1
 8016a4c:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 8016a50:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8016a54:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8016a58:	d1f0      	bne.n	8016a3c <__ieee754_sqrt+0xa8>
 8016a5a:	f04f 0e20 	mov.w	lr, #32
 8016a5e:	4694      	mov	ip, r2
 8016a60:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8016a64:	42a1      	cmp	r1, r4
 8016a66:	eb06 070c 	add.w	r7, r6, ip
 8016a6a:	dc02      	bgt.n	8016a72 <__ieee754_sqrt+0xde>
 8016a6c:	d112      	bne.n	8016a94 <__ieee754_sqrt+0x100>
 8016a6e:	429f      	cmp	r7, r3
 8016a70:	d810      	bhi.n	8016a94 <__ieee754_sqrt+0x100>
 8016a72:	2f00      	cmp	r7, #0
 8016a74:	eb07 0c06 	add.w	ip, r7, r6
 8016a78:	da34      	bge.n	8016ae4 <__ieee754_sqrt+0x150>
 8016a7a:	f1bc 0f00 	cmp.w	ip, #0
 8016a7e:	db31      	blt.n	8016ae4 <__ieee754_sqrt+0x150>
 8016a80:	f104 0801 	add.w	r8, r4, #1
 8016a84:	1b09      	subs	r1, r1, r4
 8016a86:	4644      	mov	r4, r8
 8016a88:	429f      	cmp	r7, r3
 8016a8a:	bf88      	it	hi
 8016a8c:	f101 31ff 	addhi.w	r1, r1, #4294967295
 8016a90:	1bdb      	subs	r3, r3, r7
 8016a92:	4432      	add	r2, r6
 8016a94:	eb01 77d3 	add.w	r7, r1, r3, lsr #31
 8016a98:	f1be 0e01 	subs.w	lr, lr, #1
 8016a9c:	4439      	add	r1, r7
 8016a9e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8016aa2:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8016aa6:	d1dd      	bne.n	8016a64 <__ieee754_sqrt+0xd0>
 8016aa8:	430b      	orrs	r3, r1
 8016aaa:	d006      	beq.n	8016aba <__ieee754_sqrt+0x126>
 8016aac:	1c54      	adds	r4, r2, #1
 8016aae:	bf0b      	itete	eq
 8016ab0:	4672      	moveq	r2, lr
 8016ab2:	3201      	addne	r2, #1
 8016ab4:	3501      	addeq	r5, #1
 8016ab6:	f022 0201 	bicne.w	r2, r2, #1
 8016aba:	106b      	asrs	r3, r5, #1
 8016abc:	0852      	lsrs	r2, r2, #1
 8016abe:	07e9      	lsls	r1, r5, #31
 8016ac0:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8016ac4:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8016ac8:	bf48      	it	mi
 8016aca:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8016ace:	eb03 5500 	add.w	r5, r3, r0, lsl #20
 8016ad2:	4616      	mov	r6, r2
 8016ad4:	e777      	b.n	80169c6 <__ieee754_sqrt+0x32>
 8016ad6:	0adc      	lsrs	r4, r3, #11
 8016ad8:	3a15      	subs	r2, #21
 8016ada:	055b      	lsls	r3, r3, #21
 8016adc:	e78a      	b.n	80169f4 <__ieee754_sqrt+0x60>
 8016ade:	0064      	lsls	r4, r4, #1
 8016ae0:	3101      	adds	r1, #1
 8016ae2:	e78a      	b.n	80169fa <__ieee754_sqrt+0x66>
 8016ae4:	46a0      	mov	r8, r4
 8016ae6:	e7cd      	b.n	8016a84 <__ieee754_sqrt+0xf0>
 8016ae8:	7ff00000 	.word	0x7ff00000

08016aec <matherr>:
 8016aec:	2000      	movs	r0, #0
 8016aee:	4770      	bx	lr

08016af0 <__errno>:
 8016af0:	4b01      	ldr	r3, [pc, #4]	; (8016af8 <__errno+0x8>)
 8016af2:	6818      	ldr	r0, [r3, #0]
 8016af4:	4770      	bx	lr
 8016af6:	bf00      	nop
 8016af8:	20000328 	.word	0x20000328

08016afc <_close>:
 8016afc:	2258      	movs	r2, #88	; 0x58
 8016afe:	4b02      	ldr	r3, [pc, #8]	; (8016b08 <_close+0xc>)
 8016b00:	f04f 30ff 	mov.w	r0, #4294967295
 8016b04:	601a      	str	r2, [r3, #0]
 8016b06:	4770      	bx	lr
 8016b08:	20001af4 	.word	0x20001af4

08016b0c <_fstat>:
 8016b0c:	2258      	movs	r2, #88	; 0x58
 8016b0e:	4b02      	ldr	r3, [pc, #8]	; (8016b18 <_fstat+0xc>)
 8016b10:	f04f 30ff 	mov.w	r0, #4294967295
 8016b14:	601a      	str	r2, [r3, #0]
 8016b16:	4770      	bx	lr
 8016b18:	20001af4 	.word	0x20001af4

08016b1c <_isatty>:
 8016b1c:	2258      	movs	r2, #88	; 0x58
 8016b1e:	4b02      	ldr	r3, [pc, #8]	; (8016b28 <_isatty+0xc>)
 8016b20:	2000      	movs	r0, #0
 8016b22:	601a      	str	r2, [r3, #0]
 8016b24:	4770      	bx	lr
 8016b26:	bf00      	nop
 8016b28:	20001af4 	.word	0x20001af4

08016b2c <_lseek>:
 8016b2c:	2258      	movs	r2, #88	; 0x58
 8016b2e:	4b02      	ldr	r3, [pc, #8]	; (8016b38 <_lseek+0xc>)
 8016b30:	f04f 30ff 	mov.w	r0, #4294967295
 8016b34:	601a      	str	r2, [r3, #0]
 8016b36:	4770      	bx	lr
 8016b38:	20001af4 	.word	0x20001af4

08016b3c <_read>:
 8016b3c:	2258      	movs	r2, #88	; 0x58
 8016b3e:	4b02      	ldr	r3, [pc, #8]	; (8016b48 <_read+0xc>)
 8016b40:	f04f 30ff 	mov.w	r0, #4294967295
 8016b44:	601a      	str	r2, [r3, #0]
 8016b46:	4770      	bx	lr
 8016b48:	20001af4 	.word	0x20001af4

08016b4c <_sbrk>:
 8016b4c:	4b04      	ldr	r3, [pc, #16]	; (8016b60 <_sbrk+0x14>)
 8016b4e:	4602      	mov	r2, r0
 8016b50:	6819      	ldr	r1, [r3, #0]
 8016b52:	b909      	cbnz	r1, 8016b58 <_sbrk+0xc>
 8016b54:	4903      	ldr	r1, [pc, #12]	; (8016b64 <_sbrk+0x18>)
 8016b56:	6019      	str	r1, [r3, #0]
 8016b58:	6818      	ldr	r0, [r3, #0]
 8016b5a:	4402      	add	r2, r0
 8016b5c:	601a      	str	r2, [r3, #0]
 8016b5e:	4770      	bx	lr
 8016b60:	200008f4 	.word	0x200008f4
 8016b64:	20001af8 	.word	0x20001af8

08016b68 <_write>:
 8016b68:	2258      	movs	r2, #88	; 0x58
 8016b6a:	4b02      	ldr	r3, [pc, #8]	; (8016b74 <_write+0xc>)
 8016b6c:	f04f 30ff 	mov.w	r0, #4294967295
 8016b70:	601a      	str	r2, [r3, #0]
 8016b72:	4770      	bx	lr
 8016b74:	20001af4 	.word	0x20001af4

08016b78 <_init>:
 8016b78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016b7a:	bf00      	nop
 8016b7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016b7e:	bc08      	pop	{r3}
 8016b80:	469e      	mov	lr, r3
 8016b82:	4770      	bx	lr

08016b84 <_fini>:
 8016b84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016b86:	bf00      	nop
 8016b88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016b8a:	bc08      	pop	{r3}
 8016b8c:	469e      	mov	lr, r3
 8016b8e:	4770      	bx	lr
