// Seed: 3576020174
module module_0 (
    input  uwire id_0,
    output uwire id_1,
    input  wor   id_2,
    output wor   id_3,
    input  uwire id_4,
    input  uwire id_5,
    input  uwire id_6,
    input  tri   id_7,
    output wand  id_8
);
  assign module_1.id_6 = 0;
endmodule
module module_1 #(
    parameter id_5 = 32'd76,
    parameter id_6 = 32'd30
) (
    input tri1 id_0,
    output supply0 id_1,
    input wor id_2,
    output tri id_3
    , id_9,
    input uwire id_4,
    input tri1 _id_5,
    output uwire _id_6,
    input wand id_7
);
  always id_9 = 1;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_7,
      id_3,
      id_7,
      id_0,
      id_7,
      id_0,
      id_1
  );
  wire id_10, id_11, id_12, id_13, id_14, id_15;
  not primCall (id_1, id_4);
  logic [-1  +  id_6 : id_5  -  -1 'b0] id_16;
endmodule
