Giuseppe Ascia , Vincenzo Catania , Alessandro G. Di Nuovo , Maurizio Palesi , Davide Patti, Efficient design space exploration for application specific systems-on-a-chip, Journal of Systems Architecture: the EUROMICRO Journal, v.53 n.10, p.733-750, October, 2007[doi>10.1016/j.sysarc.2007.01.004]
Beyer, H.-G. and Sendhoff, B.2007. Robust optimization - a comprehensive survey.Comput. Meth. Appl. Mech. Engin. 196, 33--34, 3190--3218.
Shekhar Borkar , Tanay Karnik , Siva Narendra , Jim Tschanz , Ali Keshavarzi , Vivek De, Parameter variations and impact on circuits and microarchitecture, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775920]
Bruno Bougard , Bjorn De Sutter , Sebastien Rabou , David Novo , Osman Allam , Steven Dupont , Liesbet Van der Perre, A coarse-grained array based baseband processor for 100Mbps+ software defined radio, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403549]
Bowman, K., Duvall, S., and Meindl, J.2002. Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration.IEEE J. Solid-State Circ.183--190.
Keith A. Bowman , Alaa R. Alameldeen , Srikanth T. Srinivasan , Chris B. Wilkerson, Impact of die-to-die and within-die parameter variations on the throughput distribution of multi-core processors, Proceedings of the 2007 international symposium on Low power electronics and design, August 27-29, 2007, Portland, OR, USA[doi>10.1145/1283780.1283792]
Box, G. E. P. and Cox, D. R.1964. An analysis of transformations.J Royal Stat. Soc. Series B (Methodological) 26, 2, 211--252.
David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339657]
De Sutter, B., Mei, B., et al.2006. Hardware and a tool chain for ADRES. InProceedings of the International Workshop on Reconfigurable Computing: Architectures and Applications (ARC). Lecture Notes in Computer Science, vol. 3985, 425--430.
Kalyanmoy Deb , Himanshu Gupta, Introducing robustness in multi-objective optimization, Evolutionary Computation, v.14 n.4, p.463-494, December 2006[doi>10.1162/evco.2006.14.4.463]
Martin Eisele , Jo¨rg Berthold , Doris Schmitt-Landsiedel , Reinhard Mahnkopf, The impact of intra-die device parameter variations on path delays and on the design for yield of low voltage digital circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.5 n.4, p.360-368, Dec. 1997[doi>10.1109/92.645062]
Andreas Gerstlauer , Christian Haubelt , Andy D. Pimentel , Todor P. Stefanov , Daniel D. Gajski , Jürgen Teich, Electronic system-level synthesis methodologies, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.10, p.1517-1530, October 2009[doi>10.1109/TCAD.2009.2026356]
Michael I. Gordon , William Thies , Michal Karczmarek , Jasper Lin , Ali S. Meli , Andrew A. Lamb , Chris Leger , Jeremy Wong , Henry Hoffmann , David Maze , Saman Amarasinghe, A stream compiler for communication-exposed architectures, Proceedings of the 10th international conference on Architectural support for programming languages and operating systems, October 05-09, 2002, San Jose, California[doi>10.1145/605397.605428]
Michael I. Gordon , William Thies , Saman Amarasinghe, Exploiting coarse-grained task, data, and pipeline parallelism in stream programs, ACM SIGOPS Operating Systems Review, v.40 n.5, December 2006[doi>10.1145/1168917.1168877]
A. Papanikolaou , T. Grabner , M. Miranda , P. Roussel , F. Catthoor, Yield prediction for architecture exploration in nanometer technology nodes:: a model and case study for memory organizations, Proceedings of the 4th international conference on Hardware/software codesign and system synthesis, October 22-25, 2006, Seoul, Korea[doi>10.1145/1176254.1176315]
Rob A. Rutenbar , Cheming Hu , Mark Horowitz , Stephen Y. Chow, Life at the end of CMOS scaling (and beyond) (panel session) (abstract only), Proceedings of the 37th Annual Design Automation Conference, p.85, June 05-09, 2000, Los Angeles, California, USA[doi>10.1145/337292.337320]
Engin Ïpek , Sally A. McKee , Rich Caruana , Bronis R. de Supinski , Martin Schulz, Efficiently exploring architectural design spaces via predictive modeling, ACM SIGOPS Operating Systems Review, v.40 n.5, December 2006[doi>10.1145/1168917.1168882]
Engin Ipek , Onur Mutlu , José F. Martínez , Rich Caruana, Self-Optimizing Memory Controllers: A Reinforcement Learning Approach, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.39-50, June 21-25, 2008[doi>10.1109/ISCA.2008.21]
Yaochu Jin , J. Branke, Evolutionary optimization in uncertain environments-a survey, IEEE Transactions on Evolutionary Computation, v.9 n.3, p.303-317, June 2005[doi>10.1109/TEVC.2005.846356]
Joseph, P. J., Vaswani, K., and Thazhuthaveetil, M. J.2006a. Construction and use of linear regression models for processor performance analysis. InProceedings of the International Symposium on High Performance Computer Architecture. IEEE, 99--108.
P. J. Joseph , Kapil Vaswani , Matthew J. Thazhuthaveetil, A Predictive Performance Model for Superscalar Processors, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.161-170, December 09-13, 2006[doi>10.1109/MICRO.2006.6]
Kahng, A.2002. Directions for drivers and design.IEEE Circ. Dev. Mag. 18, 4, 32--39.
Ron Kalla , Balaram Sinharoy , Joel M. Tendler, IBM Power5 Chip: A Dual-Core Multithreaded Processor, IEEE Micro, v.24 n.2, p.40-47, March 2004[doi>10.1109/MM.2004.1289290]
K. Keutzer , A. R. Newton , J. M. Rabaey , A. Sangiovanni-Vincentelli, System-level design: orthogonalization of concerns and platform-based design, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.19 n.12, p.1523-1543, November 2006[doi>10.1109/43.898830]
Kim, W., Gupta, M., Wei, G.-Y., and Brooks, D.2008. System level analysis of fast, per-core DVFS using on-chip switching regulators. InProceedings of the IEEE 14th International Symposium on High Performance Computer Architecture. 123--134.
Benjamin C. Lee , David M. Brooks, Accurate and efficient regression modeling for microarchitectural performance and power prediction, ACM SIGOPS Operating Systems Review, v.40 n.5, December 2006[doi>10.1145/1168917.1168881]
Li, M.-L., Sasanka, R., Adve, S., Chen, Y.-K., and Debes, E.2005. The ALPBench benchmark suite for complex multimedia applications. InProceedings of the IEEE International Workload Characterization Symposium. 34--45.
Li, Y., Lee, B., Brooks, D., Hu, Z., and Skadron, K.2006. CMP design space exploration subject to physical constraints. InProceedings of the 12th International Symposium on High Performance Computer Architecture (HPCA’06). 502--506.
Dudy Lim , Yew-Soon Ong , Yaochu Jin , Bernhard Sendhoff , Bu Sung Lee, Inverse multi-objective robust evolutionary design, Genetic Programming and Evolvable Machines, v.7 n.4, p.383-404, December  2006[doi>10.1007/s10710-006-9013-7]
Diana Marculescu , Emil Talpes, Variability and energy awareness: a microarchitecture-level perspective, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065588]
Matteo Monchiero , Ramon Canal , Antonio Gonzalez, Power/Performance/Thermal Design-Space Exploration for Multicore Architectures, IEEE Transactions on Parallel and Distributed Systems, v.19 n.5, p.666-681, May 2008[doi>10.1109/TPDS.2007.70756]
Douglas C. Montgomery, Design and Analysis of Experiments, John Wiley & Sons, 2006
Montgomery, D. C. and Runger, G. C.2006.Applied Statistics and Probability for Engineers.Wiley.
R. H. Myers , A. I. Khuri , W. H. Carter, Jr., Response surface methodology: 1966–1988, Technometrics, v.31 n.2, p.137-157, May 1989[doi>10.2307/1268813]
Nassif, S., Bernstein, K., et al.2007. High performance CMOS variability in the 65nm regime and beyond. InProceedings of the IEEE International Electron Devices Meeting. 569--571.
H. Nikolov , M. Thompson , T. Stefanov , A. Pimentel , S. Polstra , R. Bose , C. Zissulescu , E. Deprettere, Daedalus: toward composable multimedia MP-SoC design, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391615]
E. J. Nowak, Maintaining the benefits of CMOS scaling when scaling bogs down, IBM Journal of Research and Development, v.46 n.2-3, p.169-180, March 2002[doi>10.1147/rd.462.0169]
O’Connor, P.2006. Future trends in microelectronics - impact on detector readout. InProceedings of the SNiC Symposium. 1--6.
Okabe, T., Jin, Y., and Sendhoff, B.2003. A critical survey of performance indices for multi-objective optimization. InProceedings of the IEEE Congress on Evolutionary Computation. 878--885.
Gianluca Palermo , Cristina Silvano , Vittorio Zaccaria, Multi-objective design space exploration of embedded systems, Journal of Embedded Computing, v.1 n.3, p.305-316, August 2005
Palermo, G., Silvano, C., and Zaccaria, V.2008a. An efficient design space exploration methodology for multiprocessor SoC architectures based on response surface methods. InProceedings of the International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation.
Palermo, G., Silvano, C., and Zaccaria, V.2008b. Robust optimization of SoC architectures: A multiscenario approach. InProceedings of the IEEE/ACM/IFIP Workshop on Embedded Systems for Real-Time Multimedia (ESTIMEDIA’08). 7--12.
Gianluca Palermo , Cristina Silvano , Vittorio Zaccaria, ReSPIR: a response surface-based Pareto iterative refinement for application-specific design space exploration, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.12, p.1816-1829, December 2009[doi>10.1109/TCAD.2009.2028681]
Gianluca Palermo , Cristina Silvano , Vittorio Zaccaria, Variability-aware robust design space exploration of chip multiprocessor architectures, Proceedings of the 2009 Asia and South Pacific Design Automation Conference, January 19-22, 2009, Yokohama, Japan
Rajeev R. Rao , David Blaauw , Dennis Sylvester , Anirudh Devgan, Modeling and Analysis of Parametric Yield under Power and Performance Constraints, IEEE Design & Test, v.22 n.4, p.376-385, July 2005[doi>10.1109/MDT.2005.89]
Renau, J., Fraguela, B., and Wei, L.2005. SESC simulator. http://sesc.sourceforge.net.
Santner, T. J., Williams, B. J., and Notz, W.2003.The Design and Analysis of Computer Experiments. Springer-Verlag.
C. Sanz , M. Prieto , A. Papanikolaou , M. Miranda , F. Catthoor, System-level process variability compensation on memory organizations of dynamic applications: a case study, Proceedings of the 7th International Symposium on Quality Electronic Design, p.376-382, March 27-29, 2006[doi>10.1109/ISQED.2006.129]
Song, A., Mathur, A., and Pattipati, K.1995. Design of process parameters using robust design techniques and multiple criteria optimization.IEEE Trans. Syst. Man Cybern. 25, 11.
Ashish Srivastava , Saumil Shah , Kanak Agarwal , Dennis Sylvester , David Blaauw , Stephen Director, Accurate and efficient gate-level parametric yield estimation considering correlated variations in leakage power and performance, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065718]
Taguchi, G.1987.The System of Experimental Design: Engineering Methods to Optimize Quality and Minimize Costs. UNIPUB/Kraus.
Radu Teodorescu , Josep Torrellas, Variation-Aware Application Scheduling and Power Management for Chip Multiprocessors, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.363-374, June 21-25, 2008[doi>10.1109/ISCA.2008.40]
Abhishek Tiwari , Josep Torrellas, Facelift: Hiding and slowing down aging in multicores, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.129-140, November 08-12, 2008[doi>10.1109/MICRO.2008.4771785]
Jinn-Tsong Tsai , Tung-Kuan Liu , Jyh-Horng Chou, Hybrid Taguchi-genetic algorithm for global numerical optimization, IEEE Transactions on Evolutionary Computation, v.8 n.4, p.365-377, August 2004[doi>10.1109/TEVC.2004.826895]
Wilton, S. and Jouppi, N.1996. CACTI: An enhanced cache access and cycle time model.IEEE J. Solid-State Circ. 31, 5, 677--688.
Steven Cameron Woo , Moriyoshi Ohara , Evan Torrie , Jaswinder Pal Singh , Anoop Gupta, The SPLASH-2 programs: characterization and methodological considerations, Proceedings of the 22nd annual international symposium on Computer architecture, p.24-36, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.223990]
