soc_sys_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/soc_sys/ip/soc_sys_processing_system7_0_0/sim/soc_sys_processing_system7_0_0.v,incdir="$ref_dir/../../../../soc_lab1.gen/sources_1/bd/soc_sys/ipshared/ec67/hdl"incdir="$ref_dir/../../../../soc_lab1.gen/sources_1/bd/soc_sys/ipshared/ee60/hdl"incdir="../../../../soc_lab1.gen/sources_1/bd/soc_sys/ipshared/ec67/hdl"incdir="../../../../soc_lab1.gen/sources_1/bd/soc_sys/ipshared/ee60/hdl"
soc_sys.v,verilog,xil_defaultlib,../../../bd/soc_sys/sim/soc_sys.v,incdir="$ref_dir/../../../../soc_lab1.gen/sources_1/bd/soc_sys/ipshared/ec67/hdl"incdir="$ref_dir/../../../../soc_lab1.gen/sources_1/bd/soc_sys/ipshared/ee60/hdl"incdir="../../../../soc_lab1.gen/sources_1/bd/soc_sys/ipshared/ec67/hdl"incdir="../../../../soc_lab1.gen/sources_1/bd/soc_sys/ipshared/ee60/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
