
*** Running vivado
    with args -log system.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system.tcl -notrace
Command: synth_design -top system -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21164 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 430.078 ; gain = 97.324
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system' [C:/Users/amede/Vivado Projects/final_project/final_project.srcs/sources_1/new/system.vhd:50]
INFO: [Synth 8-3491] module 'uart_receiver' declared at 'C:/Users/amede/Vivado Projects/final_project/final_project.srcs/sources_1/new/uart_rx.vhd:6' bound to instance 'uartrx' of component 'uart_receiver' [C:/Users/amede/Vivado Projects/final_project/final_project.srcs/sources_1/new/system.vhd:81]
INFO: [Synth 8-638] synthesizing module 'uart_receiver' [C:/Users/amede/Vivado Projects/final_project/final_project.srcs/sources_1/new/uart_rx.vhd:17]
INFO: [Synth 8-3491] module 'sampler_generator' declared at 'C:/Users/amede/Vivado Projects/final_project/final_project.srcs/sources_1/new/sampler_generator.vhd:5' bound to instance 'sampler_generator_1' of component 'sampler_generator' [C:/Users/amede/Vivado Projects/final_project/final_project.srcs/sources_1/new/uart_rx.vhd:35]
INFO: [Synth 8-638] synthesizing module 'sampler_generator' [C:/Users/amede/Vivado Projects/final_project/final_project.srcs/sources_1/new/sampler_generator.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'sampler_generator' (1#1) [C:/Users/amede/Vivado Projects/final_project/final_project.srcs/sources_1/new/sampler_generator.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'uart_receiver' (2#1) [C:/Users/amede/Vivado Projects/final_project/final_project.srcs/sources_1/new/uart_rx.vhd:17]
INFO: [Synth 8-3491] module 'uart_transmitter' declared at 'C:/Users/amede/Vivado Projects/final_project/final_project.srcs/sources_1/new/uart_tx.vhd:6' bound to instance 'uarttx' of component 'uart_transmitter' [C:/Users/amede/Vivado Projects/final_project/final_project.srcs/sources_1/new/system.vhd:82]
INFO: [Synth 8-638] synthesizing module 'uart_transmitter' [C:/Users/amede/Vivado Projects/final_project/final_project.srcs/sources_1/new/uart_tx.vhd:18]
INFO: [Synth 8-3491] module 'baudrate_generator' declared at 'C:/Users/amede/Vivado Projects/final_project/final_project.srcs/sources_1/new/baudrate_generator.vhd:6' bound to instance 'baudrate_generator_1' of component 'baudrate_generator' [C:/Users/amede/Vivado Projects/final_project/final_project.srcs/sources_1/new/uart_tx.vhd:34]
INFO: [Synth 8-638] synthesizing module 'baudrate_generator' [C:/Users/amede/Vivado Projects/final_project/final_project.srcs/sources_1/new/baudrate_generator.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'baudrate_generator' (3#1) [C:/Users/amede/Vivado Projects/final_project/final_project.srcs/sources_1/new/baudrate_generator.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'uart_transmitter' (4#1) [C:/Users/amede/Vivado Projects/final_project/final_project.srcs/sources_1/new/uart_tx.vhd:18]
INFO: [Synth 8-3491] module 'fir_filter' declared at 'C:/Users/amede/Vivado Projects/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:26' bound to instance 'filter' of component 'fir_filter' [C:/Users/amede/Vivado Projects/final_project/final_project.srcs/sources_1/new/system.vhd:87]
INFO: [Synth 8-638] synthesizing module 'fir_filter' [C:/Users/amede/Vivado Projects/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:35]
WARNING: [Synth 8-6014] Unused sequential element sum_reg was removed.  [C:/Users/amede/Vivado Projects/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'fir_filter' (5#1) [C:/Users/amede/Vivado Projects/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:35]
WARNING: [Synth 8-3848] Net val_out in module/entity system does not have driver. [C:/Users/amede/Vivado Projects/final_project/final_project.srcs/sources_1/new/system.vhd:76]
WARNING: [Synth 8-3848] Net reset in module/entity system does not have driver. [C:/Users/amede/Vivado Projects/final_project/final_project.srcs/sources_1/new/system.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'system' (6#1) [C:/Users/amede/Vivado Projects/final_project/final_project.srcs/sources_1/new/system.vhd:50]
WARNING: [Synth 8-3331] design fir_filter has unconnected port rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 486.852 ; gain = 154.098
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin uarttx:data_valid to constant 0 [C:/Users/amede/Vivado Projects/final_project/final_project.srcs/sources_1/new/system.vhd:82]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 486.852 ; gain = 154.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 486.852 ; gain = 154.098
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/amede/Vivado Projects/final_project/final_project.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'reset'. [C:/Users/amede/Vivado Projects/final_project/final_project.srcs/constrs_1/new/constraints.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/amede/Vivado Projects/final_project/final_project.srcs/constrs_1/new/constraints.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/amede/Vivado Projects/final_project/final_project.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/amede/Vivado Projects/final_project/final_project.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 829.641 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 829.668 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 829.668 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 829.668 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 829.668 ; gain = 496.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 829.668 ; gain = 496.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 829.668 ; gain = 496.914
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sampler_generator'
INFO: [Synth 8-5546] ROM "pulse_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "enable_delay" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "enable_counter" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_receiver'
INFO: [Synth 8-5544] ROM "received_data_s0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "baudrate_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_transmitter'
INFO: [Synth 8-5544] ROM "uart_tx" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "busy" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  idle_s |                       0000000001 |                             0000
                 start_s |                       0000000010 |                             0001
                  bit0_s |                       0000000100 |                             0010
                  bit1_s |                       0000001000 |                             0011
                  bit2_s |                       0000010000 |                             0100
                  bit3_s |                       0000100000 |                             0101
                  bit4_s |                       0001000000 |                             0110
                  bit5_s |                       0010000000 |                             0111
                  bit6_s |                       0100000000 |                             1000
                  bit7_s |                       1000000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'sampler_generator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  idle_s |                       0000000001 |                             0000
                 start_s |                       0000000010 |                             0001
                  bit0_s |                       0000000100 |                             0010
                  bit1_s |                       0000001000 |                             0011
                  bit2_s |                       0000010000 |                             0100
                  bit3_s |                       0000100000 |                             0101
                  bit4_s |                       0001000000 |                             0110
                  bit5_s |                       0010000000 |                             0111
                  bit6_s |                       0100000000 |                             1000
                  bit7_s |                       1000000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'uart_receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  idle_s |                             0000 |                             0000
            data_valid_s |                             0001 |                             0001
                 start_s |                             0010 |                             0010
                  bit0_s |                             0011 |                             0011
                  bit1_s |                             0100 |                             0100
                  bit2_s |                             0101 |                             0101
                  bit3_s |                             0110 |                             0110
                  bit4_s |                             0111 |                             0111
                  bit5_s |                             1000 |                             1000
                  bit6_s |                             1001 |                             1001
                  bit7_s |                             1010 |                             1010
                  stop_s |                             1011 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_transmitter'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 829.668 ; gain = 496.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   7 Input      8 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
	  12 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sampler_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module uart_receiver 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	  10 Input      8 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 3     
Module baudrate_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module uart_transmitter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	  12 Input      4 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 5     
Module fir_filter 
Detailed RTL Component Info : 
+---Adders : 
	   7 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "uartrx/sampler_generator_1/pulse_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uartrx/sampler_generator_1/enable_delay" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uarttx/baudrate_generator_1/baudrate_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'filter/coeffs_reg[0][3:0]' into 'filter/coeffs_reg[0][3:0]' [C:/Users/amede/Vivado Projects/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:51]
INFO: [Synth 8-4471] merging register 'filter/samples_reg[0][3:0]' into 'filter/samples_reg[0][3:0]' [C:/Users/amede/Vivado Projects/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:50]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 829.668 ; gain = 496.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 829.668 ; gain = 496.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 895.715 ; gain = 562.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 907.473 ; gain = 574.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 907.473 ; gain = 574.719
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 907.473 ; gain = 574.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 907.473 ; gain = 574.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 907.473 ; gain = 574.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 907.473 ; gain = 574.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 907.473 ; gain = 574.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|system      | filter/coeffs_reg[0][3]  | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|system      | filter/samples_reg[0][3] | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
+------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     2|
|3     |LUT1   |     6|
|4     |LUT2   |    24|
|5     |LUT3   |    23|
|6     |LUT4   |    25|
|7     |LUT5   |    21|
|8     |LUT6   |    68|
|9     |MUXF7  |     1|
|10    |SRL16E |     8|
|11    |FDRE   |   142|
|12    |IBUF   |     2|
|13    |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------+-------------------+------+
|      |Instance                 |Module             |Cells |
+------+-------------------------+-------------------+------+
|1     |top                      |                   |   324|
|2     |  filter                 |fir_filter         |   168|
|3     |  uartrx                 |uart_receiver      |   113|
|4     |    sampler_generator_1  |sampler_generator  |    87|
|5     |  uarttx                 |uart_transmitter   |    39|
|6     |    baudrate_generator_1 |baudrate_generator |    27|
+------+-------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 907.473 ; gain = 574.719
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 907.473 ; gain = 231.902
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 907.473 ; gain = 574.719
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 907.473 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 6 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 907.473 ; gain = 587.746
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 907.473 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/amede/Vivado Projects/final_project/final_project.runs/synth_1/system.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_utilization_synth.rpt -pb system_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 19 16:25:01 2022...
