Warning: constraints.sdc line 43, unknown field nets.
Warning: constraints.sdc line 43, report_checks -endpoint_count is deprecated. Use -endpoint_path_count instead.
Startpoint: rst_n (input port clocked by CLK)
Endpoint: _5_ (removal check against rising-edge clock CLK)
Path Group: asynchronous
Path Type: min

Fanout       Cap      Slew     Delay      Time   Description
-------------------------------------------------------------------------------------
                    0.1000    0.0000    0.0000   clock CLK (rise edge)
                              0.0000    0.0000   clock network delay (ideal)
                              0.5000    0.5000 ^ input external delay
     2    3.5571    0.8000    0.0000    0.5000 ^ rst_n (in)
                    0.8000    0.0000    0.5000 ^ _5_/RN (DFFR_X1)
                                        0.5000   data arrival time

                    0.1000    0.0000    0.0000   clock CLK (rise edge)
                              0.0000    0.0000   clock network delay (ideal)
                              0.0000    0.0000   clock reconvergence pessimism
                                        0.0000 ^ _5_/CK (DFFR_X1)
                              1.1949    1.1949   library removal time
                                        1.1949   data required time
-------------------------------------------------------------------------------------
                                        1.1949   data required time
                                       -0.5000   data arrival time
-------------------------------------------------------------------------------------
                                       -0.6949   slack (VIOLATED)


Startpoint: rst_n (input port clocked by CLK)
Endpoint: _6_ (removal check against rising-edge clock CLK)
Path Group: asynchronous
Path Type: min

Fanout       Cap      Slew     Delay      Time   Description
-------------------------------------------------------------------------------------
                    0.1000    0.0000    0.0000   clock CLK (rise edge)
                              0.0000    0.0000   clock network delay (ideal)
                              0.5000    0.5000 ^ input external delay
     2    3.5571    0.8000    0.0000    0.5000 ^ rst_n (in)
                    0.8000    0.0000    0.5000 ^ _6_/RN (DFFR_X1)
                                        0.5000   data arrival time

                    0.1000    0.0000    0.0000   clock CLK (rise edge)
                              0.0000    0.0000   clock network delay (ideal)
                              0.0000    0.0000   clock reconvergence pessimism
                                        0.0000 ^ _6_/CK (DFFR_X1)
                              1.1949    1.1949   library removal time
                                        1.1949   data required time
-------------------------------------------------------------------------------------
                                        1.1949   data required time
                                       -0.5000   data arrival time
-------------------------------------------------------------------------------------
                                       -0.6949   slack (VIOLATED)


Startpoint: d (input port clocked by CLK)
Endpoint: _6_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout       Cap      Slew     Delay      Time   Description
-------------------------------------------------------------------------------------
                    0.1000    0.0000    0.0000   clock CLK (rise edge)
                              0.0000    0.0000   clock network delay (ideal)
                              0.1000    0.1000 v input external delay
     1    1.0527    0.6000    0.0000    0.1000 v d (in)
                    0.6000    0.0000    0.1000 v _6_/D (DFFR_X1)
                                        0.1000   data arrival time

                    0.1000    0.0000    0.0000   clock CLK (rise edge)
                              0.0000    0.0000   clock network delay (ideal)
                              0.0000    0.0000   clock reconvergence pessimism
                                        0.0000 ^ _6_/CK (DFFR_X1)
                              0.5084    0.5084   library hold time
                                        0.5084   data required time
-------------------------------------------------------------------------------------
                                        0.5084   data required time
                                       -0.1000   data arrival time
-------------------------------------------------------------------------------------
                                       -0.4084   slack (VIOLATED)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: _5_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout       Cap      Slew     Delay      Time   Description
-------------------------------------------------------------------------------------
                    0.1000    0.0000    0.0000   clock CLK (rise edge)
                              0.0000    0.0000   clock network delay (ideal)
                    0.1000    0.0000    0.0000 ^ _6_/CK (DFFR_X1)
     1    1.7145    0.0100    0.1174    0.1174 ^ _6_/Q (DFFR_X1)
                    0.0100    0.0000    0.1174 ^ _3_/A1 (NOR2_X1)
     1    2.3682    0.0053    0.0096    0.1270 v _3_/ZN (NOR2_X1)
                    0.0053    0.0000    0.1270 v _4_/B (XNOR2_X1)
     1    1.1283    0.0114    0.0273    0.1543 ^ _4_/ZN (XNOR2_X1)
                    0.0114    0.0000    0.1543 ^ _5_/D (DFFR_X1)
                                        0.1543   data arrival time

                    0.1000    0.0000    0.0000   clock CLK (rise edge)
                              0.0000    0.0000   clock network delay (ideal)
                              0.0000    0.0000   clock reconvergence pessimism
                                        0.0000 ^ _5_/CK (DFFR_X1)
                              0.0197    0.0197   library hold time
                                        0.0197   data required time
-------------------------------------------------------------------------------------
                                        0.0197   data required time
                                       -0.1543   data arrival time
-------------------------------------------------------------------------------------
                                        0.1346   slack (MET)


Startpoint: f (input port clocked by CLK)
Endpoint: _5_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout       Cap      Slew     Delay      Time   Description
-------------------------------------------------------------------------------------
                    0.1000    0.0000    0.0000   clock CLK (rise edge)
                              0.0000    0.0000   clock network delay (ideal)
                              0.1000    0.1000 v input external delay
     1    2.1259    0.6000    0.0000    0.1000 v f (in)
                    0.6000    0.0000    0.1000 v _4_/A (XNOR2_X1)
     1    1.1283    0.0114    0.1660    0.2660 ^ _4_/ZN (XNOR2_X1)
                    0.0114    0.0000    0.2660 ^ _5_/D (DFFR_X1)
                                        0.2660   data arrival time

                    0.1000    0.0000    0.0000   clock CLK (rise edge)
                              0.0000    0.0000   clock network delay (ideal)
                              0.0000    0.0000   clock reconvergence pessimism
                                        0.0000 ^ _5_/CK (DFFR_X1)
                              0.0197    0.0197   library hold time
                                        0.0197   data required time
-------------------------------------------------------------------------------------
                                        0.0197   data required time
                                       -0.2660   data arrival time
-------------------------------------------------------------------------------------
                                        0.2463   slack (MET)


Startpoint: _5_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: q1 (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout       Cap      Slew     Delay      Time   Description
-------------------------------------------------------------------------------------
                    0.1000    0.0000    0.0000   clock CLK (rise edge)
                              0.0000    0.0000   clock network delay (ideal)
                    0.1000    0.0000    0.0000 ^ _5_/CK (DFFR_X1)
     1    0.0000    0.0066    0.1123    0.1123 ^ _5_/Q (DFFR_X1)
                    0.0066    0.0000    0.1123 ^ q1 (out)
                                        0.1123   data arrival time

                    0.1000    0.0000    0.0000   clock CLK (rise edge)
                              0.0000    0.0000   clock network delay (ideal)
                              0.0000    0.0000   clock reconvergence pessimism
                             -0.2000   -0.2000   output external delay
                                       -0.2000   data required time
-------------------------------------------------------------------------------------
                                       -0.2000   data required time
                                       -0.1123   data arrival time
-------------------------------------------------------------------------------------
                                        0.3123   slack (MET)


Startpoint: g (input port clocked by CLK)
Endpoint: _5_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout       Cap      Slew     Delay      Time   Description
-------------------------------------------------------------------------------------
                    0.1000    0.0000    0.0000   clock CLK (rise edge)
                              0.0000    0.0000   clock network delay (ideal)
                              0.5000    0.5000 ^ input external delay
     1    1.6513    0.8000    0.0000    0.5000 ^ g (in)
                    0.8000    0.0000    0.5000 ^ _3_/A2 (NOR2_X1)
     1    2.3682    0.0053   -0.0388    0.4612 v _3_/ZN (NOR2_X1)
                    0.0053    0.0000    0.4612 v _4_/B (XNOR2_X1)
     1    1.1283    0.0114    0.0273    0.4885 ^ _4_/ZN (XNOR2_X1)
                    0.0114    0.0000    0.4885 ^ _5_/D (DFFR_X1)
                                        0.4885   data arrival time

                    0.1000    0.0000    0.0000   clock CLK (rise edge)
                              0.0000    0.0000   clock network delay (ideal)
                              0.0000    0.0000   clock reconvergence pessimism
                                        0.0000 ^ _5_/CK (DFFR_X1)
                              0.0197    0.0197   library hold time
                                        0.0197   data required time
-------------------------------------------------------------------------------------
                                        0.0197   data required time
                                       -0.4885   data arrival time
-------------------------------------------------------------------------------------
                                        0.4688   slack (MET)


Startpoint: f (input port clocked by CLK)
Endpoint: _5_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout       Cap      Slew     Delay      Time   Description
-------------------------------------------------------------------------------------
                    0.1000    0.0000    0.0000   clock CLK (rise edge)
                              0.0000    0.0000   clock network delay (ideal)
                              0.5000    0.5000 ^ input external delay
     1    2.2328    0.8000    0.0000    0.5000 ^ f (in)
                    0.8000    0.0000    0.5000 ^ _4_/A (XNOR2_X1)
     1    1.1283    0.0114    0.0916    0.5916 ^ _4_/ZN (XNOR2_X1)
                    0.0114    0.0000    0.5916 ^ _5_/D (DFFR_X1)
                                        0.5916   data arrival time

                    0.1000    0.0000    0.0000   clock CLK (rise edge)
                              0.0000    0.0000   clock network delay (ideal)
                              0.0000    0.0000   clock reconvergence pessimism
                                        0.0000 ^ _5_/CK (DFFR_X1)
                              0.0197    0.0197   library hold time
                                        0.0197   data required time
-------------------------------------------------------------------------------------
                                        0.0197   data required time
                                       -0.5916   data arrival time
-------------------------------------------------------------------------------------
                                        0.5719   slack (MET)


Startpoint: rst_n (input port clocked by CLK)
Endpoint: _5_ (recovery check against rising-edge clock CLK)
Path Group: asynchronous
Path Type: max

Fanout       Cap      Slew     Delay      Time   Description
-------------------------------------------------------------------------------------
                    0.1000    0.0000    0.0000   clock CLK (rise edge)
                              0.0000    0.0000   clock network delay (ideal)
                              2.0000    2.0000 ^ input external delay
     2    3.5571    0.0000    0.0000    2.0000 ^ rst_n (in)
                    0.0000    0.0000    2.0000 ^ _5_/RN (DFFR_X1)
                                        2.0000   data arrival time

                    0.1000   10.0000   10.0000   clock CLK (rise edge)
                              0.0000   10.0000   clock network delay (ideal)
                              0.0000   10.0000   clock reconvergence pessimism
                                       10.0000 ^ _5_/CK (DFFR_X1)
                              0.0722   10.0722   library recovery time
                                       10.0722   data required time
-------------------------------------------------------------------------------------
                                       10.0722   data required time
                                       -2.0000   data arrival time
-------------------------------------------------------------------------------------
                                        8.0722   slack (MET)


Startpoint: rst_n (input port clocked by CLK)
Endpoint: _6_ (recovery check against rising-edge clock CLK)
Path Group: asynchronous
Path Type: max

Fanout       Cap      Slew     Delay      Time   Description
-------------------------------------------------------------------------------------
                    0.1000    0.0000    0.0000   clock CLK (rise edge)
                              0.0000    0.0000   clock network delay (ideal)
                              2.0000    2.0000 ^ input external delay
     2    3.5571    0.0000    0.0000    2.0000 ^ rst_n (in)
                    0.0000    0.0000    2.0000 ^ _6_/RN (DFFR_X1)
                                        2.0000   data arrival time

                    0.1000   10.0000   10.0000   clock CLK (rise edge)
                              0.0000   10.0000   clock network delay (ideal)
                              0.0000   10.0000   clock reconvergence pessimism
                                       10.0000 ^ _6_/CK (DFFR_X1)
                              0.0722   10.0722   library recovery time
                                       10.0722   data required time
-------------------------------------------------------------------------------------
                                       10.0722   data required time
                                       -2.0000   data arrival time
-------------------------------------------------------------------------------------
                                        8.0722   slack (MET)


Startpoint: g (input port clocked by CLK)
Endpoint: _5_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout       Cap      Slew     Delay      Time   Description
-------------------------------------------------------------------------------------
                    0.1000    0.0000    0.0000   clock CLK (rise edge)
                              0.0000    0.0000   clock network delay (ideal)
                              2.5000    2.5000 v input external delay
     1    1.5638    0.0000    0.0000    2.5000 v g (in)
                    0.0000    0.0000    2.5000 v _3_/A2 (NOR2_X1)
     1    2.5736    0.0195    0.0289    2.5289 ^ _3_/ZN (NOR2_X1)
                    0.0195    0.0000    2.5289 ^ _4_/B (XNOR2_X1)
     1    1.1283    0.0160    0.0398    2.5687 ^ _4_/ZN (XNOR2_X1)
                    0.0160    0.0000    2.5687 ^ _5_/D (DFFR_X1)
                                        2.5687   data arrival time

                    0.1000   10.0000   10.0000   clock CLK (rise edge)
                              0.0000   10.0000   clock network delay (ideal)
                              0.0000   10.0000   clock reconvergence pessimism
                                       10.0000 ^ _5_/CK (DFFR_X1)
                             -0.5000    9.5000   library setup time
                                        9.5000   data required time
-------------------------------------------------------------------------------------
                                        9.5000   data required time
                                       -2.5687   data arrival time
-------------------------------------------------------------------------------------
                                        6.9313   slack (MET)


Startpoint: f (input port clocked by CLK)
Endpoint: _5_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout       Cap      Slew     Delay      Time   Description
-------------------------------------------------------------------------------------
                    0.1000    0.0000    0.0000   clock CLK (rise edge)
                              0.0000    0.0000   clock network delay (ideal)
                              2.5000    2.5000 v input external delay
     1    2.1259    0.0000    0.0000    2.5000 v f (in)
                    0.0000    0.0000    2.5000 v _4_/A (XNOR2_X1)
     1    1.1283    0.0160    0.0214    2.5214 ^ _4_/ZN (XNOR2_X1)
                    0.0160    0.0000    2.5214 ^ _5_/D (DFFR_X1)
                                        2.5214   data arrival time

                    0.1000   10.0000   10.0000   clock CLK (rise edge)
                              0.0000   10.0000   clock network delay (ideal)
                              0.0000   10.0000   clock reconvergence pessimism
                                       10.0000 ^ _5_/CK (DFFR_X1)
                             -0.5000    9.5000   library setup time
                                        9.5000   data required time
-------------------------------------------------------------------------------------
                                        9.5000   data required time
                                       -2.5214   data arrival time
-------------------------------------------------------------------------------------
                                        6.9786   slack (MET)


Startpoint: d (input port clocked by CLK)
Endpoint: _6_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout       Cap      Slew     Delay      Time   Description
-------------------------------------------------------------------------------------
                    0.1000    0.0000    0.0000   clock CLK (rise edge)
                              0.0000    0.0000   clock network delay (ideal)
                              2.5000    2.5000 v input external delay
     1    1.0527    0.0000    0.0000    2.5000 v d (in)
                    0.0000    0.0000    2.5000 v _6_/D (DFFR_X1)
                                        2.5000   data arrival time

                    0.1000   10.0000   10.0000   clock CLK (rise edge)
                              0.0000   10.0000   clock network delay (ideal)
                              0.0000   10.0000   clock reconvergence pessimism
                                       10.0000 ^ _6_/CK (DFFR_X1)
                             -0.5000    9.5000   library setup time
                                        9.5000   data required time
-------------------------------------------------------------------------------------
                                        9.5000   data required time
                                       -2.5000   data arrival time
-------------------------------------------------------------------------------------
                                        7.0000   slack (MET)


Startpoint: f (input port clocked by CLK)
Endpoint: _5_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout       Cap      Slew     Delay      Time   Description
-------------------------------------------------------------------------------------
                    0.1000    0.0000    0.0000   clock CLK (rise edge)
                              0.0000    0.0000   clock network delay (ideal)
                              2.0000    2.0000 ^ input external delay
     1    2.2328    0.0000    0.0000    2.0000 ^ f (in)
                    0.0000    0.0000    2.0000 ^ _4_/A (XNOR2_X1)
     1    1.1283    0.0160    0.0326    2.0326 ^ _4_/ZN (XNOR2_X1)
                    0.0160    0.0000    2.0326 ^ _5_/D (DFFR_X1)
                                        2.0326   data arrival time

                    0.1000   10.0000   10.0000   clock CLK (rise edge)
                              0.0000   10.0000   clock network delay (ideal)
                              0.0000   10.0000   clock reconvergence pessimism
                                       10.0000 ^ _5_/CK (DFFR_X1)
                             -0.5000    9.5000   library setup time
                                        9.5000   data required time
-------------------------------------------------------------------------------------
                                        9.5000   data required time
                                       -2.0326   data arrival time
-------------------------------------------------------------------------------------
                                        7.4674   slack (MET)


Startpoint: _5_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: q1 (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout       Cap      Slew     Delay      Time   Description
-------------------------------------------------------------------------------------
                    0.1000    0.0000    0.0000   clock CLK (rise edge)
                              0.0000    0.0000   clock network delay (ideal)
                    0.1000    0.0000    0.0000 ^ _5_/CK (DFFR_X1)
     1    0.0000    0.0050    0.0993    0.0993 v _5_/Q (DFFR_X1)
                    0.0050    0.0000    0.0993 v q1 (out)
                                        0.0993   data arrival time

                    0.1000   10.0000   10.0000   clock CLK (rise edge)
                              0.0000   10.0000   clock network delay (ideal)
                              0.0000   10.0000   clock reconvergence pessimism
                             -1.8000    8.2000   output external delay
                                        8.2000   data required time
-------------------------------------------------------------------------------------
                                        8.2000   data required time
                                       -0.0993   data arrival time
-------------------------------------------------------------------------------------
                                        8.1007   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: _5_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout       Cap      Slew     Delay      Time   Description
-------------------------------------------------------------------------------------
                    0.1000    0.0000    0.0000   clock CLK (rise edge)
                              0.0000    0.0000   clock network delay (ideal)
                    0.1000    0.0000    0.0000 ^ _6_/CK (DFFR_X1)
     1    1.4131    0.0065    0.1023    0.1023 v _6_/Q (DFFR_X1)
                    0.0065    0.0000    0.1023 v _3_/A1 (NOR2_X1)
     1    2.5736    0.0195    0.0267    0.1290 ^ _3_/ZN (NOR2_X1)
                    0.0195    0.0000    0.1290 ^ _4_/B (XNOR2_X1)
     1    1.1283    0.0160    0.0398    0.1688 ^ _4_/ZN (XNOR2_X1)
                    0.0160    0.0000    0.1688 ^ _5_/D (DFFR_X1)
                                        0.1688   data arrival time

                    0.1000   10.0000   10.0000   clock CLK (rise edge)
                              0.0000   10.0000   clock network delay (ideal)
                              0.0000   10.0000   clock reconvergence pessimism
                                       10.0000 ^ _5_/CK (DFFR_X1)
                             -0.5000    9.5000   library setup time
                                        9.5000   data required time
-------------------------------------------------------------------------------------
                                        9.5000   data required time
                                       -0.1688   data arrival time
-------------------------------------------------------------------------------------
                                        9.3312   slack (MET)


