module wideexpr_00610(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = +(s1);
  assign y1 = -((-(((+($signed(4'sb0110)))<<<({$signed(s5),$signed(6'b100001),+(s1),6'sb110000}))-($signed($signed($signed(1'sb0))))))|(4'sb0110));
  assign y2 = (s4)|(($signed(s6))&(((ctrl[4]?+(({4{(!(u1))&((u5)^(u2))}})>>($unsigned(4'sb1011))):+($signed(({1{(3'sb101)==(1'sb1)}})<<(({2{u7}})>>>(~(2'b10)))))))>>>({4{$signed(~|(((ctrl[4]?s7:(5'sb00010)>>(s7)))&((4'sb0111)<<((s7)>>(s3)))))}})));
  assign y3 = (ctrl[5]?$signed({((ctrl[2]?$signed(((6'sb000010)-(4'b0000))<<<((4'sb0100)>>>(s0))):(ctrl[0]?-(5'sb00110):$signed(6'sb110010))))-($signed((u1)==({3{1'sb1}})))}):({3{4'b1000}})>>(((-(4'b0011))&($signed((((ctrl[4]?s7:s7))^~({u3}))^(((ctrl[3]?s5:s7))<<<(|(1'sb0))))))!=(1'sb0)));
  assign y4 = ((s5)<<(((5'sb10110)>=(((s2)+(+(3'sb111)))&((ctrl[7]?s7:(s2)&(s4)))))&((({4{$signed(u5)}})>>((((s2)|(3'sb011))>>>({4{6'sb010001}}))<<(((5'sb10111)^~(u6))&($unsigned(s2)))))<<({3{(ctrl[7]?(2'sb00)&((s3)<<<(s2)):$unsigned($signed(s1)))}}))))<<<(+(~^(((|((ctrl[0]?$signed(1'b1):s5)))==((6'sb001001)<<<(5'sb01001)))==(4'b1110))));
  assign y5 = 1'b1;
  assign y6 = (ctrl[5]?+({((((ctrl[0]?s2:3'sb110))>(|(5'sb00111)))-(s4))^($unsigned((ctrl[6]?$signed(4'sb0111):s5))),($signed($signed((u2)>(u7))))<<(5'b00110),((+((ctrl[6]?1'sb0:s6)))&((-(6'sb111011))^($signed(1'sb0))))+((-((ctrl[1]?s6:1'b0)))^~(s4))}):$unsigned(1'sb1));
  assign y7 = +(~&((($signed(u1))-(($signed(($signed((1'sb1)-(s5)))<<<((ctrl[0]?u2:(1'b1)^~(5'b10001)))))^(+(3'sb011))))<<((((s1)&(((2'sb10)-((1'sb1)>>(5'sb01010)))<<({2{(2'b00)>>(u6)}})))>>>({1{$signed($unsigned(3'sb000))}}))<<((ctrl[2]?+($signed(((3'sb011)<<<(2'sb10))>=({3{u6}}))):s6)))));
endmodule
