Release 14.7 - par P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Wed Mar 16 12:07:23 2016

All signals are completely routed.

WARNING:ParHelpers:361 - There are 8 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   databus<0>_IBUF
   databus<1>_IBUF
   databus<2>_IBUF
   databus<3>_IBUF
   databus<4>_IBUF
   databus<5>_IBUF
   databus<6>_IBUF
   databus<7>_IBUF


