/****************************************************************************
 * boards/tricore/tc4da/triboard_tc4x9_com/include/board_memorymap.h
 *
 * SPDX-License-Identifier: Apache-2.0
 *
 * Licensed to the Apache Software Foundation (ASF) under one or more
 * contributor license agreements.  See the NOTICE file distributed with
 * this work for additional information regarding copyright ownership.  The
 * ASF licenses this file to you under the Apache License, Version 2.0 (the
 * "License"); you may not use this file except in compliance with the
 * License.  You may obtain a copy of the License at
 *
 *   http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
 * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.  See the
 * License for the specific language governing permissions and limitations
 * under the License.
 *
 ****************************************************************************/

#ifndef __BOARDS_TRICORE_TC4DA_TRIBOARD_TC4X9_COM_INCLUDE_BOARD_MEMORYMAP_H
#define __BOARDS_TRICORE_TC4DA_TRIBOARD_TC4X9_COM_INCLUDE_BOARD_MEMORYMAP_H

/****************************************************************************
 * Included Files
 ****************************************************************************/

#include <nuttx/config.h>

/****************************************************************************
 * Pre-processor Definitions
 ****************************************************************************/

#define BANKA_CORE0_PFLASH_KERNEL_START 0x80000000
#define BANKA_CORE0_PFLASH_KERNEL_SIZE 0x100000 /* 1024KB */
#define BANKA_CORE0_PFLASH_USER_START 0x80100000
#define BANKA_CORE0_PFLASH_USER_SIZE 0x100000 /* 1024KB */
#define BANKA_CORE1_PFLASH_KERNEL_START 0x80200000
#define BANKA_CORE1_PFLASH_KERNEL_SIZE 0x100000 /* 1024KB */
#define BANKA_CORE1_PFLASH_USER_START 0x80300000
#define BANKA_CORE1_PFLASH_USER_SIZE 0x280000 /* 2560KB */
#define BANKA_CORE2_PFLASH_KERNEL_START 0x80580000
#define BANKA_CORE2_PFLASH_KERNEL_SIZE 0x80000 /* 512KB */
#define BANKA_CORE2_PFLASH_USER_START 0x80600000
#define BANKA_CORE2_PFLASH_USER_SIZE 0x80000 /* 512KB */
#define BANKA_CORE3_PFLASH_KERNEL_START 0x80680000
#define BANKA_CORE3_PFLASH_KERNEL_SIZE 0x80000 /* 512KB */
#define BANKA_CORE3_PFLASH_USER_START 0x80700000
#define BANKA_CORE3_PFLASH_USER_SIZE 0xE0000 /*  */
#define BANKA_CORE4_PFLASH_KERNEL_START 0x807E0000
#define BANKA_CORE4_PFLASH_KERNEL_SIZE 0x88000 /* 544KB */
#define BANKA_CORE4_PFLASH_USER_START 0x80868000
#define BANKA_CORE4_PFLASH_USER_SIZE 0xC4000 /* 784KB */
#define BANKA_CORE5_PFLASH_KERNEL_START 0x8092C000
#define BANKA_CORE5_PFLASH_KERNEL_SIZE 0x70000 /* 448KB */
#define BANKA_CORE5_PFLASH_USER_START 0x8099C000
#define BANKA_CORE5_PFLASH_USER_SIZE 0x64000 /* 400KB */
#define BANKB_BL_PFLASH_START 0x82000000
#define BANKB_BL_PFLASH_SIZE 0x40000 /* 256KB */
#define BANKB_MBF_HASH_START 0x82040000
#define BANKB_MBF_HASH_SIZE 0x4000 /* 16KB */
#define BANKB_CORE0_PFLASH_KERNEL_START 0x82044000
#define BANKB_CORE0_PFLASH_KERNEL_SIZE 0x160000 /* 1408KB */
#define BANKB_CORE0_PFLASH_USER_START 0x821A4000
#define BANKB_CORE0_PFLASH_USER_SIZE 0x5C000 /* 368KB */
#define BANKB_VBMETA_START 0x821FC000
#define BANKB_VBMETA_SIZE 0x4000 /* 16KB */
#define BANKB_CORE1_PFLASH_KERNEL_START 0x82200000
#define BANKB_CORE1_PFLASH_KERNEL_SIZE 0x100000 /* 1024KB */
#define BANKB_CORE1_PFLASH_USER_START 0x82300000
#define BANKB_CORE1_PFLASH_USER_SIZE 0x280000 /* 2560KB */
#define BANKB_CORE2_PFLASH_KERNEL_START 0x82580000
#define BANKB_CORE2_PFLASH_KERNEL_SIZE 0x80000 /* 512KB */
#define BANKB_CORE2_PFLASH_USER_START 0x82600000
#define BANKB_CORE2_PFLASH_USER_SIZE 0x80000 /* 512KB */
#define BANKB_CORE3_PFLASH_KERNEL_START 0x82680000
#define BANKB_CORE3_PFLASH_KERNEL_SIZE 0x80000 /* 512KB */
#define BANKB_CORE3_PFLASH_USER_START 0x82700000
#define BANKB_CORE3_PFLASH_USER_SIZE 0xE0000 /* 896KB */
#define BANKB_CORE4_PFLASH_KERNEL_START 0x827E0000
#define BANKB_CORE4_PFLASH_KERNEL_SIZE 0x88000 /* 544KB */
#define BANKB_CORE4_PFLASH_USER_START 0x82868000
#define BANKB_CORE4_PFLASH_USER_SIZE 0xC4000 /* 784KB */
#define BANKB_CORE5_PFLASH_KERNEL_START 0x8292C000
#define BANKB_CORE5_PFLASH_KERNEL_SIZE 0x70000 /* 448KB */
#define BANKB_CORE5_PFLASH_USER_START 0x8299C000
#define BANKB_CORE5_PFLASH_USER_SIZE 0x64000 /* 400KB */
#define BANKA_CORE6_PFLASH_KERNEL_START 0x84000000
#define BANKA_CORE6_PFLASH_KERNEL_SIZE 0x40000 /* 256KB */
#define BANKA_CORE6_VBMETA_START 0x8403C000
#define BANKA_CORE6_VBMETA_SIZE 0x4000 /* 16KB */
#define BANKB_CORE6_PFLASH_KERNEL_START 0x84040000
#define BANKB_CORE6_PFLASH_KERNEL_SIZE 0x40000 /* 256KB */
#define BANKB_CORE6_VBMETA_START 0x8407C000
#define BANKB_CORE6_VBMETA_SIZE 0x4000 /* 16KB */
#define CORE6_RES_PFLASH_KERNEL_START 0x84080000
#define CORE6_RES_PFLASH_KERNEL_SIZE 0x80000 /* 512KB */
#define CORE0_STACK_KERNEL_START 0x70000000
#define CORE0_STACK_KERNEL_SIZE 0x9800 /* 38KB */
#define CORE0_STACK_USER_START 0x70009800
#define CORE0_STACK_USER_SIZE 0x8000 /* 32KB */
#define CORE0_DSPR_KERNEL_START 0x70011800
#define CORE0_DSPR_KERNEL_SIZE 0x2A800 /* 170KB */
#define CORE0_DSPR_USER_START 0x7003C000
#define CORE0_DSPR_USER_SIZE 0x0 /* 0KB */
#define CORE0_PSPR_KERNEL_START 0x70100000
#define CORE0_PSPR_KERNEL_SIZE 0x8000 /* 32KB */
#define CORE0_PSPR_USER_START 0x70108000
#define CORE0_PSPR_USER_SIZE 0x8000 /* 32KB */
#define CORE0_DLMU_KERNEL_START 0x90020400
#define CORE0_DLMU_KERNEL_SIZE 0x2AC00 /* 171KB */
#define CORE0_DLMU_USER_START 0x9004B000
#define CORE0_DLMU_USER_SIZE 0x35000 /* 212KB */
#define CORE1_STACK_KERNEL_START 0x60000000
#define CORE1_STACK_KERNEL_SIZE 0x8800 /* 34KB */
#define CORE1_STACK_USER_START 0x60008800
#define CORE1_STACK_USER_SIZE 0x8000 /* 32KB */
#define CORE1_DSPR_KERNEL_START 0x60010800
#define CORE1_DSPR_KERNEL_SIZE 0x2B800 /* 174KB */
#define CORE1_DSPR_USER_START 0x6003C000
#define CORE1_DSPR_USER_SIZE 0x0 /* 0KB */
#define CORE1_PSPR_KERNEL_START 0x60100000
#define CORE1_PSPR_KERNEL_SIZE 0x8000 /* 32KB */
#define CORE1_PSPR_USER_START 0x60108000
#define CORE1_PSPR_USER_SIZE 0x8000 /* 32KB */
#define CORE1_DLMU_KERNEL_START 0x90080000
#define CORE1_DLMU_KERNEL_SIZE 0x40000 /* 256KB */
#define CORE1_DLMU_USER_START 0x900C0000
#define CORE1_DLMU_USER_SIZE 0x40000 /* 256KB */
#define CORE2_STACK_KERNEL_START 0x50000000
#define CORE2_STACK_KERNEL_SIZE 0x8000 /* 32KB */
#define CORE2_STACK_USER_START 0x50008000
#define CORE2_STACK_USER_SIZE 0x8000 /* 32KB */
#define CORE2_DSPR_KERNEL_START 0x50010000
#define CORE2_DSPR_KERNEL_SIZE 0x2C000 /* 176KB */
#define CORE2_DSPR_USER_START 0x5003C000
#define CORE2_DSPR_USER_SIZE 0x0 /* 0KB */
#define CORE2_PSPR_KERNEL_START 0x50100000
#define CORE2_PSPR_KERNEL_SIZE 0x8000 /* 32KB */
#define CORE2_PSPR_USER_START 0x50108000
#define CORE2_PSPR_USER_SIZE 0x8000 /* 32KB */
#define CORE2_DLMU_KERNEL_START 0x90100000
#define CORE2_DLMU_KERNEL_SIZE 0x40000 /* 256KB */
#define CORE2_DLMU_USER_START 0x90140000
#define CORE2_DLMU_USER_SIZE 0x40000 /* 256KB */
#define CORE3_STACK_KERNEL_START 0x40000000
#define CORE3_STACK_KERNEL_SIZE 0x8000 /* 32KB */
#define CORE3_STACK_USER_START 0x40008000
#define CORE3_STACK_USER_SIZE 0x8000 /* 32KB */
#define CORE3_DSPR_KERNEL_START 0x40010000
#define CORE3_DSPR_KERNEL_SIZE 0x2C000 /* 176KB */
#define CORE3_DSPR_USER_START 0x4003C000
#define CORE3_DSPR_USER_SIZE 0x0 /* 0KB */
#define CORE3_PSPR_KERNEL_START 0x40100000
#define CORE3_PSPR_KERNEL_SIZE 0x8000 /* 32KB */
#define CORE3_PSPR_USER_START 0x40108000
#define CORE3_PSPR_USER_SIZE 0x8000 /* 32KB */
#define CORE3_DLMU_KERNEL_START 0x90180000
#define CORE3_DLMU_KERNEL_SIZE 0x40000 /* 256KB */
#define CORE3_DLMU_USER_START 0x901C0000
#define CORE3_DLMU_USER_SIZE 0x40000 /* 256KB */
#define CORE4_STACK_KERNEL_START 0x30000000
#define CORE4_STACK_KERNEL_SIZE 0x8000 /* 32KB */
#define CORE4_STACK_USER_START 0x30008000
#define CORE4_STACK_USER_SIZE 0x8000 /* 32KB */
#define CORE4_DSPR_KERNEL_START 0x30010000
#define CORE4_DSPR_KERNEL_SIZE 0x2C000 /* 176KB */
#define CORE4_DSPR_USER_START 0x3003C000
#define CORE4_DSPR_USER_SIZE 0x0 /* 0KB */
#define CORE4_PSPR_KERNEL_START 0x30100000
#define CORE4_PSPR_KERNEL_SIZE 0x8000 /* 32KB */
#define CORE4_PSPR_USER_START 0x30108000
#define CORE4_PSPR_USER_SIZE 0x8000 /* 32KB */
#define CORE4_DLMU_KERNEL_START 0x90200000
#define CORE4_DLMU_KERNEL_SIZE 0x40000 /* 256KB */
#define CORE4_DLMU_USER_START 0x90240000
#define CORE4_DLMU_USER_SIZE 0x40000 /* 256KB */
#define CORE5_STACK_KERNEL_START 0x20000000
#define CORE5_STACK_KERNEL_SIZE 0x8000 /* 32KB */
#define CORE5_STACK_USER_START 0x20008000
#define CORE5_STACK_USER_SIZE 0x8000 /* 32KB */
#define CORE5_DSPR_KERNEL_START 0x20010000
#define CORE5_DSPR_KERNEL_SIZE 0x2C000 /* 176KB */
#define CORE5_DSPR_USER_START 0x2003C000
#define CORE5_DSPR_USER_SIZE 0x0 /* 0KB */
#define CORE5_PSPR_KERNEL_START 0x20100000
#define CORE5_PSPR_KERNEL_SIZE 0x8000 /* 32KB */
#define CORE5_PSPR_USER_START 0x20108000
#define CORE5_PSPR_USER_SIZE 0x8000 /* 32KB */
#define CORE5_DLMU_KERNEL_START 0x90280000
#define CORE5_DLMU_KERNEL_SIZE 0x40000 /* 256KB */
#define CORE5_DLMU_USER_START 0x902C0000
#define CORE5_DLMU_USER_SIZE 0x40000 /* 256KB */
#define CORE6_DSPR_KERNEL_START 0x10000000
#define CORE6_DSPR_KERNEL_SIZE 0x3C000 /* 240KB */
#define CORE6_PSPR_KERNEL_START 0x10100000
#define CORE6_PSPR_KERNEL_SIZE 0x10000 /* 64KB */
#define AURIX_RPMSG_SHMEM_START 0xB04D0000
#define AURIX_RPMSG_SHMEM_SIZE 0x20000 /* 128KB */
#define AURIX_RPMSG_CORE0CORE1_SYSLOG_START 0xB04F0000
#define AURIX_RPMSG_CORE0CORE1_SYSLOG_SIZE 0x2000 /* 8KB */
#define AURIX_RPMSG_CORE0CORE2_SYSLOG_START 0xB04F2000
#define AURIX_RPMSG_CORE0CORE2_SYSLOG_SIZE 0x2000 /* 8KB */
#define AURIX_RPMSG_CORE0CORE3_SYSLOG_START 0xB04F4000
#define AURIX_RPMSG_CORE0CORE3_SYSLOG_SIZE 0x2000 /* 8KB */
#define AURIX_RPMSG_CORE0CORE4_SYSLOG_START 0xB04F6000
#define AURIX_RPMSG_CORE0CORE4_SYSLOG_SIZE 0x2000 /* 8KB */
#define AURIX_RPMSG_CORE0CORE5_SYSLOG_START 0xB04F8000
#define AURIX_RPMSG_CORE0CORE5_SYSLOG_SIZE 0x2000 /* 8KB */
#define AURIX_RPMSG_CORE0CORECS_SYSLOG_START 0xB04FA000
#define AURIX_RPMSG_CORE0CORECS_SYSLOG_SIZE 0x6000 /* 8KB */
#define AURIX_SYSLOG_RPMSG_START 0xB04F0000
#define AURIX_SYSLOG_RPMSG_SIZE 0x10000 /* 64KB */
#define LMU2_UNUSED_START 0xB0565400
#define LMU2_UNUSED_SIZE 0x1AC00 /* 107KB */
#define LMU3_UNUSED_START 0xB0580000
#define LMU3_UNUSED_SIZE 0x80000 /* 512KB */
#define LMU4_UNUSED_START 0xB0600000
#define LMU4_UNUSED_SIZE 0x80000 /* 512KB */
#define LMU5_UNUSED_START 0xB0680000
#define LMU5_UNUSED_SIZE 0x80000 /* 512KB */
#define LMU6_UNUSED_START 0xB0700000
#define LMU6_UNUSED_SIZE 0x80000 /* 512KB */
#define LMU7_UNUSED_START 0xB0780000
#define LMU7_UNUSED_SIZE 0x80000 /* 512KB */
#define LMU8_UNUSED_START 0xB0800000
#define LMU8_UNUSED_SIZE 0x80000 /* 512KB */
#define LMU9_UNUSED_START 0xB0880000
#define LMU9_UNUSED_SIZE 0x80000 /* 512KB */
#define DFLASH0_NVM_START 0xAE000000
#define DFLASH0_NVM_SIZE 0x40000 /* 256KB */
#define DFLASH0_MANUFACTURY_START 0xAE040000
#define DFLASH0_MANUFACTURY_SIZE 0x2800 /* 10K */
#define DFLASH0_BSWLOG_START 0xAE042800
#define DFLASH0_BSWLOG_SIZE 0x10000 /* 64K */
#define DFLASH0_TRAPINFO_START 0xAE052800
#define DFLASH0_TRAPINFO_SIZE 0x4000 /* 16K */
#define DFLASH0_DFXLOG_START 0xAE056800
#define DFLASH0_DFXLOG_SIZE 0x4000 /* 16K */
#define DFLASH0_UNUSED_START 0xAE05A800
#define DFLASH0_UNUSED_SIZE 0xA5800 /* 662K */
#define DFLASH1_START 0xAE800000
#define DFLASH1_SIZE 0x1E000 /* 120K */
#define DFLASH1_SYSLOG_START 0xAE81E000
#define DFLASH1_SYSLOG_SIZE 0x2000 /* 8K */
#define UCB0_START 0xAE400000
#define UCB0_SIZE 0x14000 /* 80K */
#define UCB1_START 0xAEC00000
#define UCB1_SIZE 0xD000 /* 52K */
#define PERIPHERALS_START 0xE9800000
#define PERIPHERALS_SIZE 0x118A0000 /* 287360K */
#define CORE0_DCACHE_START 0x7003C000
#define CORE0_DCACHE_SIZE 0x4000 /* 16K */
#define CORE1_DCACHE_START 0x6003C000
#define CORE1_DCACHE_SIZE 0x4000 /* 16K */
#define CORE2_DCACHE_START 0x5003C000
#define CORE2_DCACHE_SIZE 0x4000 /* 16K */
#define CORE3_DCACHE_START 0x4003C000
#define CORE3_DCACHE_SIZE 0x4000 /* 16K */
#define CORE4_DCACHE_START 0x3003C000
#define CORE4_DCACHE_SIZE 0x4000 /* 16K */
#define CORE5_DCACHE_START 0x2003C000
#define CORE5_DCACHE_SIZE 0x4000 /* 16K */

/****************************************************************************
 * Common macros
 *
 ****************************************************************************/

#ifdef CONFIG_BUILD_FLAT

#  define CORE0_PFLASH_KERNEL_START  BANKA_CORE0_PFLASH_KERNEL_START
#  define CORE0_PFLASH_KERNEL_SIZE   BANKA_CORE0_PFLASH_KERNEL_SIZE
#  define CORE1_PFLASH_KERNEL_START  BANKA_CORE1_PFLASH_KERNEL_START
#  define CORE1_PFLASH_KERNEL_SIZE   BANKA_CORE1_PFLASH_KERNEL_SIZE
#  define CORE2_PFLASH_KERNEL_START  BANKA_CORE2_PFLASH_KERNEL_START
#  define CORE2_PFLASH_KERNEL_SIZE   BANKA_CORE2_PFLASH_KERNEL_SIZE
#  define CORE3_PFLASH_KERNEL_START  BANKA_CORE3_PFLASH_KERNEL_START
#  define CORE3_PFLASH_KERNEL_SIZE   BANKA_CORE3_PFLASH_KERNEL_SIZE
#  define CORE4_PFLASH_KERNEL_START  BANKA_CORE4_PFLASH_KERNEL_START
#  define CORE4_PFLASH_KERNEL_SIZE   BANKA_CORE4_PFLASH_KERNEL_SIZE
#  define CORE5_PFLASH_KERNEL_START  BANKA_CORE5_PFLASH_KERNEL_START
#  define CORE5_PFLASH_KERNEL_SIZE   BANKA_CORE5_PFLASH_KERNEL_SIZE
#  define CORE6_PFLASH_KERNEL_START  BANKA_CORE6_PFLASH_KERNEL_START
#  define CORE6_PFLASH_KERNEL_SIZE   BANKA_CORE6_PFLASH_KERNEL_SIZE

#else

#  define CORE0_PFLASH_KERNEL_START  BANKA_CORE0_PFLASH_KERNEL_START
#  define CORE0_PFLASH_KERNEL_SIZE   BANKA_CORE0_PFLASH_KERNEL_SIZE
#  define CORE0_PFLASH_USER_START    BANKA_CORE0_PFLASH_USER_START
#  define CORE0_PFLASH_USER_SIZE     BANKA_CORE0_PFLASH_USER_SIZE

#  define CORE1_PFLASH_KERNEL_START  BANKA_CORE1_PFLASH_KERNEL_START
#  define CORE1_PFLASH_KERNEL_SIZE   BANKA_CORE1_PFLASH_KERNEL_SIZE
#  define CORE1_PFLASH_USER_START    BANKA_CORE1_PFLASH_USER_START
#  define CORE1_PFLASH_USER_SIZE     BANKA_CORE1_PFLASH_USER_SIZE

#  define CORE2_PFLASH_KERNEL_START  BANKA_CORE2_PFLASH_KERNEL_START
#  define CORE2_PFLASH_KERNEL_SIZE   BANKA_CORE2_PFLASH_KERNEL_SIZE
#  define CORE2_PFLASH_USER_START    BANKA_CORE2_PFLASH_USER_START
#  define CORE2_PFLASH_USER_SIZE     BANKA_CORE2_PFLASH_USER_SIZE

#  define CORE3_PFLASH_KERNEL_START  BANKA_CORE3_PFLASH_KERNEL_START
#  define CORE3_PFLASH_KERNEL_SIZE   BANKA_CORE3_PFLASH_KERNEL_SIZE
#  define CORE3_PFLASH_USER_START    BANKA_CORE3_PFLASH_USER_START
#  define CORE3_PFLASH_USER_SIZE     BANKA_CORE3_PFLASH_USER_SIZE

#  define CORE4_PFLASH_KERNEL_START  BANKA_CORE4_PFLASH_KERNEL_START
#  define CORE4_PFLASH_KERNEL_SIZE   BANKA_CORE4_PFLASH_KERNEL_SIZE
#  define CORE4_PFLASH_USER_START    BANKA_CORE4_PFLASH_USER_START
#  define CORE4_PFLASH_USER_SIZE     BANKA_CORE4_PFLASH_USER_SIZE

#  define CORE5_PFLASH_KERNEL_START  BANKA_CORE5_PFLASH_KERNEL_START
#  define CORE5_PFLASH_KERNEL_SIZE   BANKA_CORE5_PFLASH_KERNEL_SIZE
#  define CORE5_PFLASH_USER_START    BANKA_CORE5_PFLASH_USER_START
#  define CORE5_PFLASH_USER_SIZE     BANKA_CORE5_PFLASH_USER_SIZE

#  define CORE6_PFLASH_KERNEL_START  BANKA_CORE6_PFLASH_KERNEL_START
#  define CORE6_PFLASH_KERNEL_SIZE   BANKA_CORE6_PFLASH_KERNEL_SIZE

#endif

#define BL_PFLASH_START             BANKA_BL_PFLASH_START
#define BL_PFLASH_SIZE              BANKA_BL_PFLASH_SIZE
#define BL_DLMU_START               CORE0_DLMU_KERNEL_START
#define BL_DLMU_SIZE                CORE0_DLMU_KERNEL_SIZE
#define BL_DSPR_START               CORE0_DSPR_KERNEL_START
#define BL_DSPR_SIZE                CORE0_DSPR_KERNEL_SIZE
#define BL_PSPR_START               CORE0_PSPR_KERNEL_START
#define BL_PSPR_SIZE                CORE0_PSPR_KERNEL_SIZE
#define MBF_HASH_START              BANKA_MBF_HASH_START
#define MBF_HASH_SIZE               BANKA_MBF_HASH_SIZE

#define NC_START(addr)    \
  ((addr) >= 0x80000000 && (addr) <= 0x9FFFFFFF ? (addr) + 0x20000000 : (addr))

#define AURIX_PERIPHERAL_BASE_ADDR   0xE9800000
#define AURIX_PERIPHERAL_SIZE        0x118A0000

#define DSPR_LOCAL_START             0xD0000000
#define PSPR_LOCAL_START             0xC0000000

#define BACKGROUND_START             0x10000000
#define BACKGROUND_SIZE              0xEB0A0000

#define CORE0_DCACHE_KERNEL_START    0x7003C000
#define CORE0_DCACHE_KERNEL_SIZE     0x4000
#define CORE1_DCACHE_KERNEL_START    0x6003C000
#define CORE1_DCACHE_KERNEL_SIZE     0x4000
#define CORE2_DCACHE_KERNEL_START    0x5003C000
#define CORE2_DCACHE_KERNEL_SIZE     0x4000
#define CORE3_DCACHE_KERNEL_START    0x4003C000
#define CORE3_DCACHE_KERNEL_SIZE     0x4000
#define CORE4_DCACHE_KERNEL_START    0x3003C000
#define CORE4_DCACHE_KERNEL_SIZE     0x4000
#define CORE5_DCACHE_KERNEL_START    0x2003C000
#define CORE5_DCACHE_KERNEL_SIZE     0x4000

#define CORE_PFLASH_KERNEL_START(COREID)           CORE##COREID##_PFLASH_KERNEL_START
#define CORE_PFLASH_KERNEL_SIZE(COREID)            CORE##COREID##_PFLASH_KERNEL_SIZE
#define GENERATE_CORE_PFLASH_KERNEL_START(COREID)  CORE_PFLASH_KERNEL_START(COREID)
#define GENERATE_CORE_PFLASH_KERNEL_SIZE(COREID)   CORE_PFLASH_KERNEL_SIZE(COREID)

#define CORE_STACK_KERNEL_START(COREID)            CORE##COREID##_STACK_KERNEL_START
#define CORE_STACK_KERNEL_SIZE(COREID)             CORE##COREID##_STACK_KERNEL_SIZE
#define GENERATE_CORE_STACK_KERNEL_START(COREID)   CORE_STACK_KERNEL_START(COREID)
#define GENERATE_CORE_STACK_KERNEL_SIZE(COREID)    CORE_STACK_KERNEL_SIZE(COREID)

#define CORE_DSPR_KERNEL_START(COREID)             CORE##COREID##_DSPR_KERNEL_START
#define CORE_DSPR_KERNEL_SIZE(COREID)              CORE##COREID##_DSPR_KERNEL_SIZE
#define GENERATE_CORE_DSPR_KERNEL_START(COREID)    CORE_DSPR_KERNEL_START(COREID)
#define GENERATE_CORE_DSPR_KERNEL_SIZE(COREID)     CORE_DSPR_KERNEL_SIZE(COREID)

#define CORE_PSPR_KERNEL_START(COREID)             CORE##COREID##_PSPR_KERNEL_START
#define CORE_PSPR_KERNEL_SIZE(COREID)              CORE##COREID##_PSPR_KERNEL_SIZE
#define GENERATE_CORE_PSPR_KERNEL_START(COREID)    CORE_PSPR_KERNEL_START(COREID)
#define GENERATE_CORE_PSPR_KERNEL_SIZE(COREID)     CORE_PSPR_KERNEL_SIZE(COREID)

#define CORE_DLMU_KERNEL_START(COREID)             CORE##COREID##_DLMU_KERNEL_START
#define CORE_DLMU_KERNEL_SIZE(COREID)              CORE##COREID##_DLMU_KERNEL_SIZE
#define GENERATE_CORE_DLMU_KERNEL_START(COREID)    CORE_DLMU_KERNEL_START(COREID)
#define GENERATE_CORE_DLMU_KERNEL_SIZE(COREID)     CORE_DLMU_KERNEL_SIZE(COREID)

#define CORE_CALIB_KERNEL_START(COREID)            CORE##COREID##_CALIB_KERNEL_START
#define CORE_CALIB_KERNEL_SIZE(COREID)             CORE##COREID##_CALIB_KERNEL_SIZE
#define GENERATE_CORE_CALIB_KERNEL_START(COREID)   CORE_CALIB_KERNEL_START(COREID)
#define GENERATE_CORE_CALIB_KERNEL_SIZE(COREID)    CORE_CALIB_KERNEL_SIZE(COREID)

#define CORE_DCACHE_KERNEL_START(COREID)           CORE##COREID##_DCACHE_KERNEL_START
#define CORE_DCACHE_KERNEL_SIZE(COREID)            CORE##COREID##_DCACHE_KERNEL_SIZE
#define GENERATE_CORE_DCACHE_KERNEL_START(COREID)  CORE_DCACHE_KERNEL_START(COREID)
#define GENERATE_CORE_DCACHE_KERNEL_SIZE(COREID)   CORE_DCACHE_KERNEL_SIZE(COREID)

#ifndef CONFIG_BUILD_FLAT

#define CORE_PFLASH_USER_START(COREID)             CORE##COREID##_PFLASH_USER_START
#define CORE_PFLASH_USER_SIZE(COREID)              CORE##COREID##_PFLASH_USER_SIZE
#define GENERATE_CORE_PFLASH_USER_START(COREID)    CORE_PFLASH_USER_START(COREID)
#define GENERATE_CORE_PFLASH_USER_SIZE(COREID)     CORE_PFLASH_USER_SIZE(COREID)

#define CORE_STACK_USER_START(COREID)              CORE##COREID##_STACK_USER_START
#define CORE_STACK_USER_SIZE(COREID)               CORE##COREID##_STACK_USER_SIZE
#define GENERATE_CORE_STACK_USER_START(COREID)     CORE_STACK_USER_START(COREID)
#define GENERATE_CORE_STACK_USER_SIZE(COREID)      CORE_STACK_USER_SIZE(COREID)

#define CORE_DSPR_USER_START(COREID)               CORE##COREID##_DSPR_USER_START
#define CORE_DSPR_USER_SIZE(COREID)                CORE##COREID##_DSPR_USER_SIZE
#define GENERATE_CORE_DSPR_USER_START(COREID)      CORE_DSPR_USER_START(COREID)
#define GENERATE_CORE_DSPR_USER_SIZE(COREID)       CORE_DSPR_USER_SIZE(COREID)

#define CORE_PSPR_USER_START(COREID)               CORE##COREID##_PSPR_USER_START
#define CORE_PSPR_USER_SIZE(COREID)                CORE##COREID##_PSPR_USER_SIZE
#define GENERATE_CORE_PSPR_USER_START(COREID)      CORE_PSPR_USER_START(COREID)
#define GENERATE_CORE_PSPR_USER_SIZE(COREID)       CORE_PSPR_USER_SIZE(COREID)

#define CORE_DLMU_USER_START(COREID)               CORE##COREID##_DLMU_USER_START
#define CORE_DLMU_USER_SIZE(COREID)                CORE##COREID##_DLMU_USER_SIZE
#define GENERATE_CORE_DLMU_USER_START(COREID)      CORE_DLMU_USER_START(COREID)
#define GENERATE_CORE_DLMU_USER_SIZE(COREID)       CORE_DLMU_USER_SIZE(COREID)

#define CORE_CALIB_USER_START(COREID)              CORE##COREID##_CALIB_USER_START
#define CORE_CALIB_USER_SIZE(COREID)               CORE##COREID##_CALIB_USER_SIZE
#define GENERATE_CORE_CALIB_USER_START(COREID)     CORE_CALIB_USER_START(COREID)
#define GENERATE_CORE_CALIB_USER_SIZE(COREID)      CORE_CALIB_USER_SIZE(COREID)

#endif

/****************************************************************************
 * Public Data
 ****************************************************************************/

#ifndef __ASSEMBLY__

#undef EXTERN
#if defined(__cplusplus)
#define EXTERN extern "C"
extern "C"
{
#else
#define EXTERN extern
#endif

/****************************************************************************
 * Public Function Prototypes
 ****************************************************************************/

#undef EXTERN
#if defined(__cplusplus)
}
#endif

#endif /* __ASSEMBLY__ */

#endif /* __BOARDS_TRICORE_TC4DA_TRIBOARD_TC4X9_COM_INCLUDE_BOARD_MEMORYMAP_H */
