;redcode
;assert 1
	SPL 0, <792
	CMP -217, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD #271, <1
	SUB @121, 106
	SLT 721, 600
	SLT 721, 600
	SUB @0, @2
	SUB #72, @260
	DJN @72, #260
	SUB @-127, @100
	SUB @-127, @100
	SLT 21, @12
	SUB @0, @2
	SUB #0, -79
	ADD #270, <0
	JMP @12, #200
	SUB -207, <120
	CMP @121, 103
	SUB @121, 103
	SUB @121, 103
	SUB @0, @2
	SUB -207, <120
	SUB -207, <120
	SUB -207, <120
	ADD 210, 60
	DJN -1, @-20
	DJN -1, @-20
	ADD #11, <1
	SUB 12, @10
	SUB #0, -79
	SUB #0, -79
	SUB -207, <123
	SUB @0, @2
	SLT -1, <-20
	SLT 21, @12
	ADD 210, 60
	SLT 21, @12
	SLT 21, @12
	SUB @127, 106
	SLT 21, @12
	SLT 21, @12
	DJN <-127, #100
	DJN <-127, #100
	SUB #72, <201
	CMP -217, <-120
	DJN -1, @-20
	SPL 0, <792
	CMP -217, <-120
