|ex4
clk_f => int32dualportRAM:A.clk
clk_f => we_C.CLK
clk_f => aw_C[0].CLK
clk_f => aw_C[1].CLK
clk_f => aw_C[2].CLK
clk_f => aw_C[3].CLK
clk_f => aw_C[4].CLK
clk_f => aw_C[5].CLK
clk_f => aw_C[6].CLK
clk_f => aw_C[7].CLK
clk_f => aw_C[8].CLK
clk_f => aw_C[9].CLK
clk_f => aw_C[10].CLK
clk_f => aw_C[11].CLK
clk_f => aw_C[12].CLK
clk_f => aw_C[13].CLK
clk_f => aw_C[14].CLK
clk_f => aw_C[15].CLK
clk_f => aw_C[16].CLK
clk_f => aw_C[17].CLK
clk_f => aw_C[18].CLK
clk_f => aw_C[19].CLK
clk_f => aw_C[20].CLK
clk_f => aw_C[21].CLK
clk_f => aw_C[22].CLK
clk_f => aw_C[23].CLK
clk_f => aw_C[24].CLK
clk_f => aw_C[25].CLK
clk_f => aw_C[26].CLK
clk_f => aw_C[27].CLK
clk_f => aw_C[28].CLK
clk_f => aw_C[29].CLK
clk_f => aw_C[30].CLK
clk_f => aw_C[31].CLK
clk_f => din_C[0].CLK
clk_f => din_C[1].CLK
clk_f => din_C[2].CLK
clk_f => din_C[3].CLK
clk_f => din_C[4].CLK
clk_f => din_C[5].CLK
clk_f => din_C[6].CLK
clk_f => din_C[7].CLK
clk_f => din_C[8].CLK
clk_f => din_C[9].CLK
clk_f => din_C[10].CLK
clk_f => din_C[11].CLK
clk_f => din_C[12].CLK
clk_f => din_C[13].CLK
clk_f => din_C[14].CLK
clk_f => din_C[15].CLK
clk_f => din_C[16].CLK
clk_f => din_C[17].CLK
clk_f => din_C[18].CLK
clk_f => din_C[19].CLK
clk_f => din_C[20].CLK
clk_f => din_C[21].CLK
clk_f => din_C[22].CLK
clk_f => din_C[23].CLK
clk_f => din_C[24].CLK
clk_f => din_C[25].CLK
clk_f => din_C[26].CLK
clk_f => din_C[27].CLK
clk_f => din_C[28].CLK
clk_f => din_C[29].CLK
clk_f => din_C[30].CLK
clk_f => din_C[31].CLK
clk_f => sel_A0[0].CLK
clk_f => sel_A0[1].CLK
clk_f => sel_A0[2].CLK
clk_f => sel_A0[3].CLK
clk_f => sel_A0[4].CLK
clk_f => sel_A0[5].CLK
clk_f => sel_A0[6].CLK
clk_f => sel_A0[7].CLK
clk_f => sel_A0[8].CLK
clk_f => sel_A0[9].CLK
clk_f => sel_A0[10].CLK
clk_f => sel_A0[11].CLK
clk_f => sel_A0[12].CLK
clk_f => sel_A0[13].CLK
clk_f => sel_A0[14].CLK
clk_f => sel_A0[15].CLK
clk_f => sel_A0[16].CLK
clk_f => sel_A0[17].CLK
clk_f => sel_A0[18].CLK
clk_f => sel_A0[19].CLK
clk_f => sel_A0[20].CLK
clk_f => sel_A0[21].CLK
clk_f => sel_A0[22].CLK
clk_f => sel_A0[23].CLK
clk_f => sel_A0[24].CLK
clk_f => sel_A0[25].CLK
clk_f => sel_A0[26].CLK
clk_f => sel_A0[27].CLK
clk_f => sel_A0[28].CLK
clk_f => sel_A0[29].CLK
clk_f => sel_A0[30].CLK
clk_f => sel_A0[31].CLK
clk_f => sel_M0[0].CLK
clk_f => sel_M0[1].CLK
clk_f => sel_M0[2].CLK
clk_f => sel_M0[3].CLK
clk_f => sel_M0[4].CLK
clk_f => sel_M0[5].CLK
clk_f => sel_M0[6].CLK
clk_f => sel_M0[7].CLK
clk_f => sel_M0[8].CLK
clk_f => sel_M0[9].CLK
clk_f => sel_M0[10].CLK
clk_f => sel_M0[11].CLK
clk_f => sel_M0[12].CLK
clk_f => sel_M0[13].CLK
clk_f => sel_M0[14].CLK
clk_f => sel_M0[15].CLK
clk_f => sel_M0[16].CLK
clk_f => sel_M0[17].CLK
clk_f => sel_M0[18].CLK
clk_f => sel_M0[19].CLK
clk_f => sel_M0[20].CLK
clk_f => sel_M0[21].CLK
clk_f => sel_M0[22].CLK
clk_f => sel_M0[23].CLK
clk_f => sel_M0[24].CLK
clk_f => sel_M0[25].CLK
clk_f => sel_M0[26].CLK
clk_f => sel_M0[27].CLK
clk_f => sel_M0[28].CLK
clk_f => sel_M0[29].CLK
clk_f => sel_M0[30].CLK
clk_f => sel_M0[31].CLK
clk_f => state[0].CLK
clk_f => state[1].CLK
clk_f => state[2].CLK
clk_f => state[3].CLK
clk_f => state[4].CLK
clk_f => state[5].CLK
clk_f => state[6].CLK
clk_f => state[7].CLK
clk_f => state[8].CLK
clk_f => state[9].CLK
clk_f => state[10].CLK
clk_f => state[11].CLK
clk_f => state[12].CLK
clk_f => state[13].CLK
clk_f => state[14].CLK
clk_f => state[15].CLK
clk_f => state[16].CLK
clk_f => state[17].CLK
clk_f => state[18].CLK
clk_f => state[19].CLK
clk_f => state[20].CLK
clk_f => state[21].CLK
clk_f => state[22].CLK
clk_f => state[23].CLK
clk_f => state[24].CLK
clk_f => state[25].CLK
clk_f => state[26].CLK
clk_f => state[27].CLK
clk_f => state[28].CLK
clk_f => state[29].CLK
clk_f => state[30].CLK
clk_f => state[31].CLK
clk_f => sel_W[0].CLK
clk_f => sel_W[1].CLK
clk_f => sel_W[2].CLK
clk_f => sel_W[3].CLK
clk_f => sel_W[4].CLK
clk_f => sel_W[5].CLK
clk_f => sel_W[6].CLK
clk_f => sel_W[7].CLK
clk_f => sel_W[8].CLK
clk_f => sel_W[9].CLK
clk_f => sel_W[10].CLK
clk_f => sel_W[11].CLK
clk_f => sel_W[12].CLK
clk_f => sel_W[13].CLK
clk_f => sel_W[14].CLK
clk_f => sel_W[15].CLK
clk_f => sel_W[16].CLK
clk_f => sel_W[17].CLK
clk_f => sel_W[18].CLK
clk_f => sel_W[19].CLK
clk_f => sel_W[20].CLK
clk_f => sel_W[21].CLK
clk_f => sel_W[22].CLK
clk_f => sel_W[23].CLK
clk_f => sel_W[24].CLK
clk_f => sel_W[25].CLK
clk_f => sel_W[26].CLK
clk_f => sel_W[27].CLK
clk_f => sel_W[28].CLK
clk_f => sel_W[29].CLK
clk_f => sel_W[30].CLK
clk_f => sel_W[31].CLK
clk_f => ar_W[0].CLK
clk_f => ar_W[1].CLK
clk_f => ar_W[2].CLK
clk_f => ar_W[3].CLK
clk_f => ar_W[4].CLK
clk_f => ar_W[5].CLK
clk_f => ar_W[6].CLK
clk_f => ar_W[7].CLK
clk_f => ar_W[8].CLK
clk_f => ar_W[9].CLK
clk_f => ar_W[10].CLK
clk_f => ar_W[11].CLK
clk_f => ar_W[12].CLK
clk_f => ar_W[13].CLK
clk_f => ar_W[14].CLK
clk_f => ar_W[15].CLK
clk_f => ar_W[16].CLK
clk_f => ar_W[17].CLK
clk_f => ar_W[18].CLK
clk_f => ar_W[19].CLK
clk_f => ar_W[20].CLK
clk_f => ar_W[21].CLK
clk_f => ar_W[22].CLK
clk_f => ar_W[23].CLK
clk_f => ar_W[24].CLK
clk_f => ar_W[25].CLK
clk_f => ar_W[26].CLK
clk_f => ar_W[27].CLK
clk_f => ar_W[28].CLK
clk_f => ar_W[29].CLK
clk_f => ar_W[30].CLK
clk_f => ar_W[31].CLK
clk_f => sel_A[0].CLK
clk_f => sel_A[1].CLK
clk_f => sel_A[2].CLK
clk_f => sel_A[3].CLK
clk_f => sel_A[4].CLK
clk_f => sel_A[5].CLK
clk_f => sel_A[6].CLK
clk_f => sel_A[7].CLK
clk_f => sel_A[8].CLK
clk_f => sel_A[9].CLK
clk_f => sel_A[10].CLK
clk_f => sel_A[11].CLK
clk_f => sel_A[12].CLK
clk_f => sel_A[13].CLK
clk_f => sel_A[14].CLK
clk_f => sel_A[15].CLK
clk_f => sel_A[16].CLK
clk_f => sel_A[17].CLK
clk_f => sel_A[18].CLK
clk_f => sel_A[19].CLK
clk_f => sel_A[20].CLK
clk_f => sel_A[21].CLK
clk_f => sel_A[22].CLK
clk_f => sel_A[23].CLK
clk_f => sel_A[24].CLK
clk_f => sel_A[25].CLK
clk_f => sel_A[26].CLK
clk_f => sel_A[27].CLK
clk_f => sel_A[28].CLK
clk_f => sel_A[29].CLK
clk_f => sel_A[30].CLK
clk_f => sel_A[31].CLK
clk_f => ar_A[0].CLK
clk_f => ar_A[1].CLK
clk_f => ar_A[2].CLK
clk_f => ar_A[3].CLK
clk_f => ar_A[4].CLK
clk_f => ar_A[5].CLK
clk_f => ar_A[6].CLK
clk_f => ar_A[7].CLK
clk_f => ar_A[8].CLK
clk_f => ar_A[9].CLK
clk_f => ar_A[10].CLK
clk_f => ar_A[11].CLK
clk_f => ar_A[12].CLK
clk_f => ar_A[13].CLK
clk_f => ar_A[14].CLK
clk_f => ar_A[15].CLK
clk_f => ar_A[16].CLK
clk_f => ar_A[17].CLK
clk_f => ar_A[18].CLK
clk_f => ar_A[19].CLK
clk_f => ar_A[20].CLK
clk_f => ar_A[21].CLK
clk_f => ar_A[22].CLK
clk_f => ar_A[23].CLK
clk_f => ar_A[24].CLK
clk_f => ar_A[25].CLK
clk_f => ar_A[26].CLK
clk_f => ar_A[27].CLK
clk_f => ar_A[28].CLK
clk_f => ar_A[29].CLK
clk_f => ar_A[30].CLK
clk_f => ar_A[31].CLK
clk_f => int32dualportRAM:W.clk
clk_f => int32dualportRAM:C.clk
q[0] <= state[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= state[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= state[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= state[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= state[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= state[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= state[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= state[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= state[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= state[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= state[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= state[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= state[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= state[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= state[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= state[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= state[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= state[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= state[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= state[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= state[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= state[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= state[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= state[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= state[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= state[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= state[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= state[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= state[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= state[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= state[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= state[31].DB_MAX_OUTPUT_PORT_TYPE


|ex4|int32dualportRAM:A
clk => ram_dual_port[0][0].CLK
clk => ram_dual_port[0][1].CLK
clk => ram_dual_port[0][2].CLK
clk => ram_dual_port[0][3].CLK
clk => ram_dual_port[0][4].CLK
clk => ram_dual_port[0][5].CLK
clk => ram_dual_port[0][6].CLK
clk => ram_dual_port[0][7].CLK
clk => ram_dual_port[0][8].CLK
clk => ram_dual_port[0][9].CLK
clk => ram_dual_port[0][10].CLK
clk => ram_dual_port[0][11].CLK
clk => ram_dual_port[0][12].CLK
clk => ram_dual_port[0][13].CLK
clk => ram_dual_port[0][14].CLK
clk => ram_dual_port[0][15].CLK
clk => ram_dual_port[0][16].CLK
clk => ram_dual_port[0][17].CLK
clk => ram_dual_port[0][18].CLK
clk => ram_dual_port[0][19].CLK
clk => ram_dual_port[0][20].CLK
clk => ram_dual_port[0][21].CLK
clk => ram_dual_port[0][22].CLK
clk => ram_dual_port[0][23].CLK
clk => ram_dual_port[0][24].CLK
clk => ram_dual_port[0][25].CLK
clk => ram_dual_port[0][26].CLK
clk => ram_dual_port[0][27].CLK
clk => ram_dual_port[0][28].CLK
clk => ram_dual_port[0][29].CLK
clk => ram_dual_port[0][30].CLK
clk => ram_dual_port[0][31].CLK
clk => ram_dual_port[1][0].CLK
clk => ram_dual_port[1][1].CLK
clk => ram_dual_port[1][2].CLK
clk => ram_dual_port[1][3].CLK
clk => ram_dual_port[1][4].CLK
clk => ram_dual_port[1][5].CLK
clk => ram_dual_port[1][6].CLK
clk => ram_dual_port[1][7].CLK
clk => ram_dual_port[1][8].CLK
clk => ram_dual_port[1][9].CLK
clk => ram_dual_port[1][10].CLK
clk => ram_dual_port[1][11].CLK
clk => ram_dual_port[1][12].CLK
clk => ram_dual_port[1][13].CLK
clk => ram_dual_port[1][14].CLK
clk => ram_dual_port[1][15].CLK
clk => ram_dual_port[1][16].CLK
clk => ram_dual_port[1][17].CLK
clk => ram_dual_port[1][18].CLK
clk => ram_dual_port[1][19].CLK
clk => ram_dual_port[1][20].CLK
clk => ram_dual_port[1][21].CLK
clk => ram_dual_port[1][22].CLK
clk => ram_dual_port[1][23].CLK
clk => ram_dual_port[1][24].CLK
clk => ram_dual_port[1][25].CLK
clk => ram_dual_port[1][26].CLK
clk => ram_dual_port[1][27].CLK
clk => ram_dual_port[1][28].CLK
clk => ram_dual_port[1][29].CLK
clk => ram_dual_port[1][30].CLK
clk => ram_dual_port[1][31].CLK
clk => ram_dual_port[2][0].CLK
clk => ram_dual_port[2][1].CLK
clk => ram_dual_port[2][2].CLK
clk => ram_dual_port[2][3].CLK
clk => ram_dual_port[2][4].CLK
clk => ram_dual_port[2][5].CLK
clk => ram_dual_port[2][6].CLK
clk => ram_dual_port[2][7].CLK
clk => ram_dual_port[2][8].CLK
clk => ram_dual_port[2][9].CLK
clk => ram_dual_port[2][10].CLK
clk => ram_dual_port[2][11].CLK
clk => ram_dual_port[2][12].CLK
clk => ram_dual_port[2][13].CLK
clk => ram_dual_port[2][14].CLK
clk => ram_dual_port[2][15].CLK
clk => ram_dual_port[2][16].CLK
clk => ram_dual_port[2][17].CLK
clk => ram_dual_port[2][18].CLK
clk => ram_dual_port[2][19].CLK
clk => ram_dual_port[2][20].CLK
clk => ram_dual_port[2][21].CLK
clk => ram_dual_port[2][22].CLK
clk => ram_dual_port[2][23].CLK
clk => ram_dual_port[2][24].CLK
clk => ram_dual_port[2][25].CLK
clk => ram_dual_port[2][26].CLK
clk => ram_dual_port[2][27].CLK
clk => ram_dual_port[2][28].CLK
clk => ram_dual_port[2][29].CLK
clk => ram_dual_port[2][30].CLK
clk => ram_dual_port[2][31].CLK
clk => ram_dual_port[3][0].CLK
clk => ram_dual_port[3][1].CLK
clk => ram_dual_port[3][2].CLK
clk => ram_dual_port[3][3].CLK
clk => ram_dual_port[3][4].CLK
clk => ram_dual_port[3][5].CLK
clk => ram_dual_port[3][6].CLK
clk => ram_dual_port[3][7].CLK
clk => ram_dual_port[3][8].CLK
clk => ram_dual_port[3][9].CLK
clk => ram_dual_port[3][10].CLK
clk => ram_dual_port[3][11].CLK
clk => ram_dual_port[3][12].CLK
clk => ram_dual_port[3][13].CLK
clk => ram_dual_port[3][14].CLK
clk => ram_dual_port[3][15].CLK
clk => ram_dual_port[3][16].CLK
clk => ram_dual_port[3][17].CLK
clk => ram_dual_port[3][18].CLK
clk => ram_dual_port[3][19].CLK
clk => ram_dual_port[3][20].CLK
clk => ram_dual_port[3][21].CLK
clk => ram_dual_port[3][22].CLK
clk => ram_dual_port[3][23].CLK
clk => ram_dual_port[3][24].CLK
clk => ram_dual_port[3][25].CLK
clk => ram_dual_port[3][26].CLK
clk => ram_dual_port[3][27].CLK
clk => ram_dual_port[3][28].CLK
clk => ram_dual_port[3][29].CLK
clk => ram_dual_port[3][30].CLK
clk => ram_dual_port[3][31].CLK
clk => ram_dual_port[4][0].CLK
clk => ram_dual_port[4][1].CLK
clk => ram_dual_port[4][2].CLK
clk => ram_dual_port[4][3].CLK
clk => ram_dual_port[4][4].CLK
clk => ram_dual_port[4][5].CLK
clk => ram_dual_port[4][6].CLK
clk => ram_dual_port[4][7].CLK
clk => ram_dual_port[4][8].CLK
clk => ram_dual_port[4][9].CLK
clk => ram_dual_port[4][10].CLK
clk => ram_dual_port[4][11].CLK
clk => ram_dual_port[4][12].CLK
clk => ram_dual_port[4][13].CLK
clk => ram_dual_port[4][14].CLK
clk => ram_dual_port[4][15].CLK
clk => ram_dual_port[4][16].CLK
clk => ram_dual_port[4][17].CLK
clk => ram_dual_port[4][18].CLK
clk => ram_dual_port[4][19].CLK
clk => ram_dual_port[4][20].CLK
clk => ram_dual_port[4][21].CLK
clk => ram_dual_port[4][22].CLK
clk => ram_dual_port[4][23].CLK
clk => ram_dual_port[4][24].CLK
clk => ram_dual_port[4][25].CLK
clk => ram_dual_port[4][26].CLK
clk => ram_dual_port[4][27].CLK
clk => ram_dual_port[4][28].CLK
clk => ram_dual_port[4][29].CLK
clk => ram_dual_port[4][30].CLK
clk => ram_dual_port[4][31].CLK
clk => ram_dual_port[5][0].CLK
clk => ram_dual_port[5][1].CLK
clk => ram_dual_port[5][2].CLK
clk => ram_dual_port[5][3].CLK
clk => ram_dual_port[5][4].CLK
clk => ram_dual_port[5][5].CLK
clk => ram_dual_port[5][6].CLK
clk => ram_dual_port[5][7].CLK
clk => ram_dual_port[5][8].CLK
clk => ram_dual_port[5][9].CLK
clk => ram_dual_port[5][10].CLK
clk => ram_dual_port[5][11].CLK
clk => ram_dual_port[5][12].CLK
clk => ram_dual_port[5][13].CLK
clk => ram_dual_port[5][14].CLK
clk => ram_dual_port[5][15].CLK
clk => ram_dual_port[5][16].CLK
clk => ram_dual_port[5][17].CLK
clk => ram_dual_port[5][18].CLK
clk => ram_dual_port[5][19].CLK
clk => ram_dual_port[5][20].CLK
clk => ram_dual_port[5][21].CLK
clk => ram_dual_port[5][22].CLK
clk => ram_dual_port[5][23].CLK
clk => ram_dual_port[5][24].CLK
clk => ram_dual_port[5][25].CLK
clk => ram_dual_port[5][26].CLK
clk => ram_dual_port[5][27].CLK
clk => ram_dual_port[5][28].CLK
clk => ram_dual_port[5][29].CLK
clk => ram_dual_port[5][30].CLK
clk => ram_dual_port[5][31].CLK
clk => ram_dual_port[6][0].CLK
clk => ram_dual_port[6][1].CLK
clk => ram_dual_port[6][2].CLK
clk => ram_dual_port[6][3].CLK
clk => ram_dual_port[6][4].CLK
clk => ram_dual_port[6][5].CLK
clk => ram_dual_port[6][6].CLK
clk => ram_dual_port[6][7].CLK
clk => ram_dual_port[6][8].CLK
clk => ram_dual_port[6][9].CLK
clk => ram_dual_port[6][10].CLK
clk => ram_dual_port[6][11].CLK
clk => ram_dual_port[6][12].CLK
clk => ram_dual_port[6][13].CLK
clk => ram_dual_port[6][14].CLK
clk => ram_dual_port[6][15].CLK
clk => ram_dual_port[6][16].CLK
clk => ram_dual_port[6][17].CLK
clk => ram_dual_port[6][18].CLK
clk => ram_dual_port[6][19].CLK
clk => ram_dual_port[6][20].CLK
clk => ram_dual_port[6][21].CLK
clk => ram_dual_port[6][22].CLK
clk => ram_dual_port[6][23].CLK
clk => ram_dual_port[6][24].CLK
clk => ram_dual_port[6][25].CLK
clk => ram_dual_port[6][26].CLK
clk => ram_dual_port[6][27].CLK
clk => ram_dual_port[6][28].CLK
clk => ram_dual_port[6][29].CLK
clk => ram_dual_port[6][30].CLK
clk => ram_dual_port[6][31].CLK
clk => ram_dual_port[7][0].CLK
clk => ram_dual_port[7][1].CLK
clk => ram_dual_port[7][2].CLK
clk => ram_dual_port[7][3].CLK
clk => ram_dual_port[7][4].CLK
clk => ram_dual_port[7][5].CLK
clk => ram_dual_port[7][6].CLK
clk => ram_dual_port[7][7].CLK
clk => ram_dual_port[7][8].CLK
clk => ram_dual_port[7][9].CLK
clk => ram_dual_port[7][10].CLK
clk => ram_dual_port[7][11].CLK
clk => ram_dual_port[7][12].CLK
clk => ram_dual_port[7][13].CLK
clk => ram_dual_port[7][14].CLK
clk => ram_dual_port[7][15].CLK
clk => ram_dual_port[7][16].CLK
clk => ram_dual_port[7][17].CLK
clk => ram_dual_port[7][18].CLK
clk => ram_dual_port[7][19].CLK
clk => ram_dual_port[7][20].CLK
clk => ram_dual_port[7][21].CLK
clk => ram_dual_port[7][22].CLK
clk => ram_dual_port[7][23].CLK
clk => ram_dual_port[7][24].CLK
clk => ram_dual_port[7][25].CLK
clk => ram_dual_port[7][26].CLK
clk => ram_dual_port[7][27].CLK
clk => ram_dual_port[7][28].CLK
clk => ram_dual_port[7][29].CLK
clk => ram_dual_port[7][30].CLK
clk => ram_dual_port[7][31].CLK
we => ram_dual_port[0][9].ENA
we => ram_dual_port[0][8].ENA
we => ram_dual_port[0][7].ENA
we => ram_dual_port[0][6].ENA
we => ram_dual_port[0][5].ENA
we => ram_dual_port[0][4].ENA
we => ram_dual_port[0][3].ENA
we => ram_dual_port[0][2].ENA
we => ram_dual_port[0][1].ENA
we => ram_dual_port[0][0].ENA
we => ram_dual_port[0][10].ENA
we => ram_dual_port[0][11].ENA
we => ram_dual_port[0][12].ENA
we => ram_dual_port[0][13].ENA
we => ram_dual_port[0][14].ENA
we => ram_dual_port[0][15].ENA
we => ram_dual_port[0][16].ENA
we => ram_dual_port[0][17].ENA
we => ram_dual_port[0][18].ENA
we => ram_dual_port[0][19].ENA
we => ram_dual_port[0][20].ENA
we => ram_dual_port[0][21].ENA
we => ram_dual_port[0][22].ENA
we => ram_dual_port[0][23].ENA
we => ram_dual_port[0][24].ENA
we => ram_dual_port[0][25].ENA
we => ram_dual_port[0][26].ENA
we => ram_dual_port[0][27].ENA
we => ram_dual_port[0][28].ENA
we => ram_dual_port[0][29].ENA
we => ram_dual_port[0][30].ENA
we => ram_dual_port[0][31].ENA
we => ram_dual_port[1][0].ENA
we => ram_dual_port[1][1].ENA
we => ram_dual_port[1][2].ENA
we => ram_dual_port[1][3].ENA
we => ram_dual_port[1][4].ENA
we => ram_dual_port[1][5].ENA
we => ram_dual_port[1][6].ENA
we => ram_dual_port[1][7].ENA
we => ram_dual_port[1][8].ENA
we => ram_dual_port[1][9].ENA
we => ram_dual_port[1][10].ENA
we => ram_dual_port[1][11].ENA
we => ram_dual_port[1][12].ENA
we => ram_dual_port[1][13].ENA
we => ram_dual_port[1][14].ENA
we => ram_dual_port[1][15].ENA
we => ram_dual_port[1][16].ENA
we => ram_dual_port[1][17].ENA
we => ram_dual_port[1][18].ENA
we => ram_dual_port[1][19].ENA
we => ram_dual_port[1][20].ENA
we => ram_dual_port[1][21].ENA
we => ram_dual_port[1][22].ENA
we => ram_dual_port[1][23].ENA
we => ram_dual_port[1][24].ENA
we => ram_dual_port[1][25].ENA
we => ram_dual_port[1][26].ENA
we => ram_dual_port[1][27].ENA
we => ram_dual_port[1][28].ENA
we => ram_dual_port[1][29].ENA
we => ram_dual_port[1][30].ENA
we => ram_dual_port[1][31].ENA
we => ram_dual_port[2][0].ENA
we => ram_dual_port[2][1].ENA
we => ram_dual_port[2][2].ENA
we => ram_dual_port[2][3].ENA
we => ram_dual_port[2][4].ENA
we => ram_dual_port[2][5].ENA
we => ram_dual_port[2][6].ENA
we => ram_dual_port[2][7].ENA
we => ram_dual_port[2][8].ENA
we => ram_dual_port[2][9].ENA
we => ram_dual_port[2][10].ENA
we => ram_dual_port[2][11].ENA
we => ram_dual_port[2][12].ENA
we => ram_dual_port[2][13].ENA
we => ram_dual_port[2][14].ENA
we => ram_dual_port[2][15].ENA
we => ram_dual_port[2][16].ENA
we => ram_dual_port[2][17].ENA
we => ram_dual_port[2][18].ENA
we => ram_dual_port[2][19].ENA
we => ram_dual_port[2][20].ENA
we => ram_dual_port[2][21].ENA
we => ram_dual_port[2][22].ENA
we => ram_dual_port[2][23].ENA
we => ram_dual_port[2][24].ENA
we => ram_dual_port[2][25].ENA
we => ram_dual_port[2][26].ENA
we => ram_dual_port[2][27].ENA
we => ram_dual_port[2][28].ENA
we => ram_dual_port[2][29].ENA
we => ram_dual_port[2][30].ENA
we => ram_dual_port[2][31].ENA
we => ram_dual_port[3][0].ENA
we => ram_dual_port[3][1].ENA
we => ram_dual_port[3][2].ENA
we => ram_dual_port[3][3].ENA
we => ram_dual_port[3][4].ENA
we => ram_dual_port[3][5].ENA
we => ram_dual_port[3][6].ENA
we => ram_dual_port[3][7].ENA
we => ram_dual_port[3][8].ENA
we => ram_dual_port[3][9].ENA
we => ram_dual_port[3][10].ENA
we => ram_dual_port[3][11].ENA
we => ram_dual_port[3][12].ENA
we => ram_dual_port[3][13].ENA
we => ram_dual_port[3][14].ENA
we => ram_dual_port[3][15].ENA
we => ram_dual_port[3][16].ENA
we => ram_dual_port[3][17].ENA
we => ram_dual_port[3][18].ENA
we => ram_dual_port[3][19].ENA
we => ram_dual_port[3][20].ENA
we => ram_dual_port[3][21].ENA
we => ram_dual_port[3][22].ENA
we => ram_dual_port[3][23].ENA
we => ram_dual_port[3][24].ENA
we => ram_dual_port[3][25].ENA
we => ram_dual_port[3][26].ENA
we => ram_dual_port[3][27].ENA
we => ram_dual_port[3][28].ENA
we => ram_dual_port[3][29].ENA
we => ram_dual_port[3][30].ENA
we => ram_dual_port[3][31].ENA
we => ram_dual_port[4][0].ENA
we => ram_dual_port[4][1].ENA
we => ram_dual_port[4][2].ENA
we => ram_dual_port[4][3].ENA
we => ram_dual_port[4][4].ENA
we => ram_dual_port[4][5].ENA
we => ram_dual_port[4][6].ENA
we => ram_dual_port[4][7].ENA
we => ram_dual_port[4][8].ENA
we => ram_dual_port[4][9].ENA
we => ram_dual_port[4][10].ENA
we => ram_dual_port[4][11].ENA
we => ram_dual_port[4][12].ENA
we => ram_dual_port[4][13].ENA
we => ram_dual_port[4][14].ENA
we => ram_dual_port[4][15].ENA
we => ram_dual_port[4][16].ENA
we => ram_dual_port[4][17].ENA
we => ram_dual_port[4][18].ENA
we => ram_dual_port[4][19].ENA
we => ram_dual_port[4][20].ENA
we => ram_dual_port[4][21].ENA
we => ram_dual_port[4][22].ENA
we => ram_dual_port[4][23].ENA
we => ram_dual_port[4][24].ENA
we => ram_dual_port[4][25].ENA
we => ram_dual_port[4][26].ENA
we => ram_dual_port[4][27].ENA
we => ram_dual_port[4][28].ENA
we => ram_dual_port[4][29].ENA
we => ram_dual_port[4][30].ENA
we => ram_dual_port[4][31].ENA
we => ram_dual_port[5][0].ENA
we => ram_dual_port[5][1].ENA
we => ram_dual_port[5][2].ENA
we => ram_dual_port[5][3].ENA
we => ram_dual_port[5][4].ENA
we => ram_dual_port[5][5].ENA
we => ram_dual_port[5][6].ENA
we => ram_dual_port[5][7].ENA
we => ram_dual_port[5][8].ENA
we => ram_dual_port[5][9].ENA
we => ram_dual_port[5][10].ENA
we => ram_dual_port[5][11].ENA
we => ram_dual_port[5][12].ENA
we => ram_dual_port[5][13].ENA
we => ram_dual_port[5][14].ENA
we => ram_dual_port[5][15].ENA
we => ram_dual_port[5][16].ENA
we => ram_dual_port[5][17].ENA
we => ram_dual_port[5][18].ENA
we => ram_dual_port[5][19].ENA
we => ram_dual_port[5][20].ENA
we => ram_dual_port[5][21].ENA
we => ram_dual_port[5][22].ENA
we => ram_dual_port[5][23].ENA
we => ram_dual_port[5][24].ENA
we => ram_dual_port[5][25].ENA
we => ram_dual_port[5][26].ENA
we => ram_dual_port[5][27].ENA
we => ram_dual_port[5][28].ENA
we => ram_dual_port[5][29].ENA
we => ram_dual_port[5][30].ENA
we => ram_dual_port[5][31].ENA
we => ram_dual_port[6][0].ENA
we => ram_dual_port[6][1].ENA
we => ram_dual_port[6][2].ENA
we => ram_dual_port[6][3].ENA
we => ram_dual_port[6][4].ENA
we => ram_dual_port[6][5].ENA
we => ram_dual_port[6][6].ENA
we => ram_dual_port[6][7].ENA
we => ram_dual_port[6][8].ENA
we => ram_dual_port[6][9].ENA
we => ram_dual_port[6][10].ENA
we => ram_dual_port[6][11].ENA
we => ram_dual_port[6][12].ENA
we => ram_dual_port[6][13].ENA
we => ram_dual_port[6][14].ENA
we => ram_dual_port[6][15].ENA
we => ram_dual_port[6][16].ENA
we => ram_dual_port[6][17].ENA
we => ram_dual_port[6][18].ENA
we => ram_dual_port[6][19].ENA
we => ram_dual_port[6][20].ENA
we => ram_dual_port[6][21].ENA
we => ram_dual_port[6][22].ENA
we => ram_dual_port[6][23].ENA
we => ram_dual_port[6][24].ENA
we => ram_dual_port[6][25].ENA
we => ram_dual_port[6][26].ENA
we => ram_dual_port[6][27].ENA
we => ram_dual_port[6][28].ENA
we => ram_dual_port[6][29].ENA
we => ram_dual_port[6][30].ENA
we => ram_dual_port[6][31].ENA
we => ram_dual_port[7][0].ENA
we => ram_dual_port[7][1].ENA
we => ram_dual_port[7][2].ENA
we => ram_dual_port[7][3].ENA
we => ram_dual_port[7][4].ENA
we => ram_dual_port[7][5].ENA
we => ram_dual_port[7][6].ENA
we => ram_dual_port[7][7].ENA
we => ram_dual_port[7][8].ENA
we => ram_dual_port[7][9].ENA
we => ram_dual_port[7][10].ENA
we => ram_dual_port[7][11].ENA
we => ram_dual_port[7][12].ENA
we => ram_dual_port[7][13].ENA
we => ram_dual_port[7][14].ENA
we => ram_dual_port[7][15].ENA
we => ram_dual_port[7][16].ENA
we => ram_dual_port[7][17].ENA
we => ram_dual_port[7][18].ENA
we => ram_dual_port[7][19].ENA
we => ram_dual_port[7][20].ENA
we => ram_dual_port[7][21].ENA
we => ram_dual_port[7][22].ENA
we => ram_dual_port[7][23].ENA
we => ram_dual_port[7][24].ENA
we => ram_dual_port[7][25].ENA
we => ram_dual_port[7][26].ENA
we => ram_dual_port[7][27].ENA
we => ram_dual_port[7][28].ENA
we => ram_dual_port[7][29].ENA
we => ram_dual_port[7][30].ENA
we => ram_dual_port[7][31].ENA
addr_w[0] => Decoder0.IN2
addr_w[1] => Decoder0.IN1
addr_w[2] => Decoder0.IN0
addr_w[3] => ~NO_FANOUT~
addr_w[4] => ~NO_FANOUT~
addr_w[5] => ~NO_FANOUT~
addr_w[6] => ~NO_FANOUT~
addr_w[7] => ~NO_FANOUT~
addr_w[8] => ~NO_FANOUT~
addr_w[9] => ~NO_FANOUT~
addr_w[10] => ~NO_FANOUT~
addr_w[11] => ~NO_FANOUT~
addr_w[12] => ~NO_FANOUT~
addr_w[13] => ~NO_FANOUT~
addr_w[14] => ~NO_FANOUT~
addr_w[15] => ~NO_FANOUT~
addr_w[16] => ~NO_FANOUT~
addr_w[17] => ~NO_FANOUT~
addr_w[18] => ~NO_FANOUT~
addr_w[19] => ~NO_FANOUT~
addr_w[20] => ~NO_FANOUT~
addr_w[21] => ~NO_FANOUT~
addr_w[22] => ~NO_FANOUT~
addr_w[23] => ~NO_FANOUT~
addr_w[24] => ~NO_FANOUT~
addr_w[25] => ~NO_FANOUT~
addr_w[26] => ~NO_FANOUT~
addr_w[27] => ~NO_FANOUT~
addr_w[28] => ~NO_FANOUT~
addr_w[29] => ~NO_FANOUT~
addr_w[30] => ~NO_FANOUT~
addr_w[31] => ~NO_FANOUT~
addr_r[0] => Mux0.IN2
addr_r[0] => Mux1.IN2
addr_r[0] => Mux2.IN2
addr_r[0] => Mux3.IN2
addr_r[0] => Mux4.IN2
addr_r[0] => Mux5.IN2
addr_r[0] => Mux6.IN2
addr_r[0] => Mux7.IN2
addr_r[0] => Mux8.IN2
addr_r[0] => Mux9.IN2
addr_r[0] => Mux10.IN2
addr_r[0] => Mux11.IN2
addr_r[0] => Mux12.IN2
addr_r[0] => Mux13.IN2
addr_r[0] => Mux14.IN2
addr_r[0] => Mux15.IN2
addr_r[0] => Mux16.IN2
addr_r[0] => Mux17.IN2
addr_r[0] => Mux18.IN2
addr_r[0] => Mux19.IN2
addr_r[0] => Mux20.IN2
addr_r[0] => Mux21.IN2
addr_r[0] => Mux22.IN2
addr_r[0] => Mux23.IN2
addr_r[0] => Mux24.IN2
addr_r[0] => Mux25.IN2
addr_r[0] => Mux26.IN2
addr_r[0] => Mux27.IN2
addr_r[0] => Mux28.IN2
addr_r[0] => Mux29.IN2
addr_r[0] => Mux30.IN2
addr_r[0] => Mux31.IN2
addr_r[1] => Mux0.IN1
addr_r[1] => Mux1.IN1
addr_r[1] => Mux2.IN1
addr_r[1] => Mux3.IN1
addr_r[1] => Mux4.IN1
addr_r[1] => Mux5.IN1
addr_r[1] => Mux6.IN1
addr_r[1] => Mux7.IN1
addr_r[1] => Mux8.IN1
addr_r[1] => Mux9.IN1
addr_r[1] => Mux10.IN1
addr_r[1] => Mux11.IN1
addr_r[1] => Mux12.IN1
addr_r[1] => Mux13.IN1
addr_r[1] => Mux14.IN1
addr_r[1] => Mux15.IN1
addr_r[1] => Mux16.IN1
addr_r[1] => Mux17.IN1
addr_r[1] => Mux18.IN1
addr_r[1] => Mux19.IN1
addr_r[1] => Mux20.IN1
addr_r[1] => Mux21.IN1
addr_r[1] => Mux22.IN1
addr_r[1] => Mux23.IN1
addr_r[1] => Mux24.IN1
addr_r[1] => Mux25.IN1
addr_r[1] => Mux26.IN1
addr_r[1] => Mux27.IN1
addr_r[1] => Mux28.IN1
addr_r[1] => Mux29.IN1
addr_r[1] => Mux30.IN1
addr_r[1] => Mux31.IN1
addr_r[2] => Mux0.IN0
addr_r[2] => Mux1.IN0
addr_r[2] => Mux2.IN0
addr_r[2] => Mux3.IN0
addr_r[2] => Mux4.IN0
addr_r[2] => Mux5.IN0
addr_r[2] => Mux6.IN0
addr_r[2] => Mux7.IN0
addr_r[2] => Mux8.IN0
addr_r[2] => Mux9.IN0
addr_r[2] => Mux10.IN0
addr_r[2] => Mux11.IN0
addr_r[2] => Mux12.IN0
addr_r[2] => Mux13.IN0
addr_r[2] => Mux14.IN0
addr_r[2] => Mux15.IN0
addr_r[2] => Mux16.IN0
addr_r[2] => Mux17.IN0
addr_r[2] => Mux18.IN0
addr_r[2] => Mux19.IN0
addr_r[2] => Mux20.IN0
addr_r[2] => Mux21.IN0
addr_r[2] => Mux22.IN0
addr_r[2] => Mux23.IN0
addr_r[2] => Mux24.IN0
addr_r[2] => Mux25.IN0
addr_r[2] => Mux26.IN0
addr_r[2] => Mux27.IN0
addr_r[2] => Mux28.IN0
addr_r[2] => Mux29.IN0
addr_r[2] => Mux30.IN0
addr_r[2] => Mux31.IN0
addr_r[3] => ~NO_FANOUT~
addr_r[4] => ~NO_FANOUT~
addr_r[5] => ~NO_FANOUT~
addr_r[6] => ~NO_FANOUT~
addr_r[7] => ~NO_FANOUT~
addr_r[8] => ~NO_FANOUT~
addr_r[9] => ~NO_FANOUT~
addr_r[10] => ~NO_FANOUT~
addr_r[11] => ~NO_FANOUT~
addr_r[12] => ~NO_FANOUT~
addr_r[13] => ~NO_FANOUT~
addr_r[14] => ~NO_FANOUT~
addr_r[15] => ~NO_FANOUT~
addr_r[16] => ~NO_FANOUT~
addr_r[17] => ~NO_FANOUT~
addr_r[18] => ~NO_FANOUT~
addr_r[19] => ~NO_FANOUT~
addr_r[20] => ~NO_FANOUT~
addr_r[21] => ~NO_FANOUT~
addr_r[22] => ~NO_FANOUT~
addr_r[23] => ~NO_FANOUT~
addr_r[24] => ~NO_FANOUT~
addr_r[25] => ~NO_FANOUT~
addr_r[26] => ~NO_FANOUT~
addr_r[27] => ~NO_FANOUT~
addr_r[28] => ~NO_FANOUT~
addr_r[29] => ~NO_FANOUT~
addr_r[30] => ~NO_FANOUT~
addr_r[31] => ~NO_FANOUT~
d_in[0] => ram_dual_port.DATAB
d_in[0] => ram_dual_port.DATAB
d_in[0] => ram_dual_port.DATAB
d_in[0] => ram_dual_port.DATAB
d_in[0] => ram_dual_port.DATAB
d_in[0] => ram_dual_port.DATAB
d_in[0] => ram_dual_port.DATAB
d_in[0] => ram_dual_port.DATAB
d_in[1] => ram_dual_port.DATAB
d_in[1] => ram_dual_port.DATAB
d_in[1] => ram_dual_port.DATAB
d_in[1] => ram_dual_port.DATAB
d_in[1] => ram_dual_port.DATAB
d_in[1] => ram_dual_port.DATAB
d_in[1] => ram_dual_port.DATAB
d_in[1] => ram_dual_port.DATAB
d_in[2] => ram_dual_port.DATAB
d_in[2] => ram_dual_port.DATAB
d_in[2] => ram_dual_port.DATAB
d_in[2] => ram_dual_port.DATAB
d_in[2] => ram_dual_port.DATAB
d_in[2] => ram_dual_port.DATAB
d_in[2] => ram_dual_port.DATAB
d_in[2] => ram_dual_port.DATAB
d_in[3] => ram_dual_port.DATAB
d_in[3] => ram_dual_port.DATAB
d_in[3] => ram_dual_port.DATAB
d_in[3] => ram_dual_port.DATAB
d_in[3] => ram_dual_port.DATAB
d_in[3] => ram_dual_port.DATAB
d_in[3] => ram_dual_port.DATAB
d_in[3] => ram_dual_port.DATAB
d_in[4] => ram_dual_port.DATAB
d_in[4] => ram_dual_port.DATAB
d_in[4] => ram_dual_port.DATAB
d_in[4] => ram_dual_port.DATAB
d_in[4] => ram_dual_port.DATAB
d_in[4] => ram_dual_port.DATAB
d_in[4] => ram_dual_port.DATAB
d_in[4] => ram_dual_port.DATAB
d_in[5] => ram_dual_port.DATAB
d_in[5] => ram_dual_port.DATAB
d_in[5] => ram_dual_port.DATAB
d_in[5] => ram_dual_port.DATAB
d_in[5] => ram_dual_port.DATAB
d_in[5] => ram_dual_port.DATAB
d_in[5] => ram_dual_port.DATAB
d_in[5] => ram_dual_port.DATAB
d_in[6] => ram_dual_port.DATAB
d_in[6] => ram_dual_port.DATAB
d_in[6] => ram_dual_port.DATAB
d_in[6] => ram_dual_port.DATAB
d_in[6] => ram_dual_port.DATAB
d_in[6] => ram_dual_port.DATAB
d_in[6] => ram_dual_port.DATAB
d_in[6] => ram_dual_port.DATAB
d_in[7] => ram_dual_port.DATAB
d_in[7] => ram_dual_port.DATAB
d_in[7] => ram_dual_port.DATAB
d_in[7] => ram_dual_port.DATAB
d_in[7] => ram_dual_port.DATAB
d_in[7] => ram_dual_port.DATAB
d_in[7] => ram_dual_port.DATAB
d_in[7] => ram_dual_port.DATAB
d_in[8] => ram_dual_port.DATAB
d_in[8] => ram_dual_port.DATAB
d_in[8] => ram_dual_port.DATAB
d_in[8] => ram_dual_port.DATAB
d_in[8] => ram_dual_port.DATAB
d_in[8] => ram_dual_port.DATAB
d_in[8] => ram_dual_port.DATAB
d_in[8] => ram_dual_port.DATAB
d_in[9] => ram_dual_port.DATAB
d_in[9] => ram_dual_port.DATAB
d_in[9] => ram_dual_port.DATAB
d_in[9] => ram_dual_port.DATAB
d_in[9] => ram_dual_port.DATAB
d_in[9] => ram_dual_port.DATAB
d_in[9] => ram_dual_port.DATAB
d_in[9] => ram_dual_port.DATAB
d_in[10] => ram_dual_port.DATAB
d_in[10] => ram_dual_port.DATAB
d_in[10] => ram_dual_port.DATAB
d_in[10] => ram_dual_port.DATAB
d_in[10] => ram_dual_port.DATAB
d_in[10] => ram_dual_port.DATAB
d_in[10] => ram_dual_port.DATAB
d_in[10] => ram_dual_port.DATAB
d_in[11] => ram_dual_port.DATAB
d_in[11] => ram_dual_port.DATAB
d_in[11] => ram_dual_port.DATAB
d_in[11] => ram_dual_port.DATAB
d_in[11] => ram_dual_port.DATAB
d_in[11] => ram_dual_port.DATAB
d_in[11] => ram_dual_port.DATAB
d_in[11] => ram_dual_port.DATAB
d_in[12] => ram_dual_port.DATAB
d_in[12] => ram_dual_port.DATAB
d_in[12] => ram_dual_port.DATAB
d_in[12] => ram_dual_port.DATAB
d_in[12] => ram_dual_port.DATAB
d_in[12] => ram_dual_port.DATAB
d_in[12] => ram_dual_port.DATAB
d_in[12] => ram_dual_port.DATAB
d_in[13] => ram_dual_port.DATAB
d_in[13] => ram_dual_port.DATAB
d_in[13] => ram_dual_port.DATAB
d_in[13] => ram_dual_port.DATAB
d_in[13] => ram_dual_port.DATAB
d_in[13] => ram_dual_port.DATAB
d_in[13] => ram_dual_port.DATAB
d_in[13] => ram_dual_port.DATAB
d_in[14] => ram_dual_port.DATAB
d_in[14] => ram_dual_port.DATAB
d_in[14] => ram_dual_port.DATAB
d_in[14] => ram_dual_port.DATAB
d_in[14] => ram_dual_port.DATAB
d_in[14] => ram_dual_port.DATAB
d_in[14] => ram_dual_port.DATAB
d_in[14] => ram_dual_port.DATAB
d_in[15] => ram_dual_port.DATAB
d_in[15] => ram_dual_port.DATAB
d_in[15] => ram_dual_port.DATAB
d_in[15] => ram_dual_port.DATAB
d_in[15] => ram_dual_port.DATAB
d_in[15] => ram_dual_port.DATAB
d_in[15] => ram_dual_port.DATAB
d_in[15] => ram_dual_port.DATAB
d_in[16] => ram_dual_port.DATAB
d_in[16] => ram_dual_port.DATAB
d_in[16] => ram_dual_port.DATAB
d_in[16] => ram_dual_port.DATAB
d_in[16] => ram_dual_port.DATAB
d_in[16] => ram_dual_port.DATAB
d_in[16] => ram_dual_port.DATAB
d_in[16] => ram_dual_port.DATAB
d_in[17] => ram_dual_port.DATAB
d_in[17] => ram_dual_port.DATAB
d_in[17] => ram_dual_port.DATAB
d_in[17] => ram_dual_port.DATAB
d_in[17] => ram_dual_port.DATAB
d_in[17] => ram_dual_port.DATAB
d_in[17] => ram_dual_port.DATAB
d_in[17] => ram_dual_port.DATAB
d_in[18] => ram_dual_port.DATAB
d_in[18] => ram_dual_port.DATAB
d_in[18] => ram_dual_port.DATAB
d_in[18] => ram_dual_port.DATAB
d_in[18] => ram_dual_port.DATAB
d_in[18] => ram_dual_port.DATAB
d_in[18] => ram_dual_port.DATAB
d_in[18] => ram_dual_port.DATAB
d_in[19] => ram_dual_port.DATAB
d_in[19] => ram_dual_port.DATAB
d_in[19] => ram_dual_port.DATAB
d_in[19] => ram_dual_port.DATAB
d_in[19] => ram_dual_port.DATAB
d_in[19] => ram_dual_port.DATAB
d_in[19] => ram_dual_port.DATAB
d_in[19] => ram_dual_port.DATAB
d_in[20] => ram_dual_port.DATAB
d_in[20] => ram_dual_port.DATAB
d_in[20] => ram_dual_port.DATAB
d_in[20] => ram_dual_port.DATAB
d_in[20] => ram_dual_port.DATAB
d_in[20] => ram_dual_port.DATAB
d_in[20] => ram_dual_port.DATAB
d_in[20] => ram_dual_port.DATAB
d_in[21] => ram_dual_port.DATAB
d_in[21] => ram_dual_port.DATAB
d_in[21] => ram_dual_port.DATAB
d_in[21] => ram_dual_port.DATAB
d_in[21] => ram_dual_port.DATAB
d_in[21] => ram_dual_port.DATAB
d_in[21] => ram_dual_port.DATAB
d_in[21] => ram_dual_port.DATAB
d_in[22] => ram_dual_port.DATAB
d_in[22] => ram_dual_port.DATAB
d_in[22] => ram_dual_port.DATAB
d_in[22] => ram_dual_port.DATAB
d_in[22] => ram_dual_port.DATAB
d_in[22] => ram_dual_port.DATAB
d_in[22] => ram_dual_port.DATAB
d_in[22] => ram_dual_port.DATAB
d_in[23] => ram_dual_port.DATAB
d_in[23] => ram_dual_port.DATAB
d_in[23] => ram_dual_port.DATAB
d_in[23] => ram_dual_port.DATAB
d_in[23] => ram_dual_port.DATAB
d_in[23] => ram_dual_port.DATAB
d_in[23] => ram_dual_port.DATAB
d_in[23] => ram_dual_port.DATAB
d_in[24] => ram_dual_port.DATAB
d_in[24] => ram_dual_port.DATAB
d_in[24] => ram_dual_port.DATAB
d_in[24] => ram_dual_port.DATAB
d_in[24] => ram_dual_port.DATAB
d_in[24] => ram_dual_port.DATAB
d_in[24] => ram_dual_port.DATAB
d_in[24] => ram_dual_port.DATAB
d_in[25] => ram_dual_port.DATAB
d_in[25] => ram_dual_port.DATAB
d_in[25] => ram_dual_port.DATAB
d_in[25] => ram_dual_port.DATAB
d_in[25] => ram_dual_port.DATAB
d_in[25] => ram_dual_port.DATAB
d_in[25] => ram_dual_port.DATAB
d_in[25] => ram_dual_port.DATAB
d_in[26] => ram_dual_port.DATAB
d_in[26] => ram_dual_port.DATAB
d_in[26] => ram_dual_port.DATAB
d_in[26] => ram_dual_port.DATAB
d_in[26] => ram_dual_port.DATAB
d_in[26] => ram_dual_port.DATAB
d_in[26] => ram_dual_port.DATAB
d_in[26] => ram_dual_port.DATAB
d_in[27] => ram_dual_port.DATAB
d_in[27] => ram_dual_port.DATAB
d_in[27] => ram_dual_port.DATAB
d_in[27] => ram_dual_port.DATAB
d_in[27] => ram_dual_port.DATAB
d_in[27] => ram_dual_port.DATAB
d_in[27] => ram_dual_port.DATAB
d_in[27] => ram_dual_port.DATAB
d_in[28] => ram_dual_port.DATAB
d_in[28] => ram_dual_port.DATAB
d_in[28] => ram_dual_port.DATAB
d_in[28] => ram_dual_port.DATAB
d_in[28] => ram_dual_port.DATAB
d_in[28] => ram_dual_port.DATAB
d_in[28] => ram_dual_port.DATAB
d_in[28] => ram_dual_port.DATAB
d_in[29] => ram_dual_port.DATAB
d_in[29] => ram_dual_port.DATAB
d_in[29] => ram_dual_port.DATAB
d_in[29] => ram_dual_port.DATAB
d_in[29] => ram_dual_port.DATAB
d_in[29] => ram_dual_port.DATAB
d_in[29] => ram_dual_port.DATAB
d_in[29] => ram_dual_port.DATAB
d_in[30] => ram_dual_port.DATAB
d_in[30] => ram_dual_port.DATAB
d_in[30] => ram_dual_port.DATAB
d_in[30] => ram_dual_port.DATAB
d_in[30] => ram_dual_port.DATAB
d_in[30] => ram_dual_port.DATAB
d_in[30] => ram_dual_port.DATAB
d_in[30] => ram_dual_port.DATAB
d_in[31] => ram_dual_port.DATAB
d_in[31] => ram_dual_port.DATAB
d_in[31] => ram_dual_port.DATAB
d_in[31] => ram_dual_port.DATAB
d_in[31] => ram_dual_port.DATAB
d_in[31] => ram_dual_port.DATAB
d_in[31] => ram_dual_port.DATAB
d_in[31] => ram_dual_port.DATAB
d_out[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
d_out[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
d_out[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
d_out[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
d_out[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
d_out[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
d_out[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
d_out[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
d_out[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
d_out[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
d_out[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
d_out[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
d_out[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
d_out[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
d_out[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
d_out[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
d_out[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
d_out[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
d_out[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
d_out[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
d_out[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
d_out[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
d_out[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
d_out[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
d_out[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
d_out[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
d_out[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
d_out[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
d_out[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
d_out[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
d_out[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
d_out[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|ex4|int32dualportRAM:W
clk => ram_dual_port[0][0].CLK
clk => ram_dual_port[0][1].CLK
clk => ram_dual_port[0][2].CLK
clk => ram_dual_port[0][3].CLK
clk => ram_dual_port[0][4].CLK
clk => ram_dual_port[0][5].CLK
clk => ram_dual_port[0][6].CLK
clk => ram_dual_port[0][7].CLK
clk => ram_dual_port[0][8].CLK
clk => ram_dual_port[0][9].CLK
clk => ram_dual_port[0][10].CLK
clk => ram_dual_port[0][11].CLK
clk => ram_dual_port[0][12].CLK
clk => ram_dual_port[0][13].CLK
clk => ram_dual_port[0][14].CLK
clk => ram_dual_port[0][15].CLK
clk => ram_dual_port[0][16].CLK
clk => ram_dual_port[0][17].CLK
clk => ram_dual_port[0][18].CLK
clk => ram_dual_port[0][19].CLK
clk => ram_dual_port[0][20].CLK
clk => ram_dual_port[0][21].CLK
clk => ram_dual_port[0][22].CLK
clk => ram_dual_port[0][23].CLK
clk => ram_dual_port[0][24].CLK
clk => ram_dual_port[0][25].CLK
clk => ram_dual_port[0][26].CLK
clk => ram_dual_port[0][27].CLK
clk => ram_dual_port[0][28].CLK
clk => ram_dual_port[0][29].CLK
clk => ram_dual_port[0][30].CLK
clk => ram_dual_port[0][31].CLK
clk => ram_dual_port[1][0].CLK
clk => ram_dual_port[1][1].CLK
clk => ram_dual_port[1][2].CLK
clk => ram_dual_port[1][3].CLK
clk => ram_dual_port[1][4].CLK
clk => ram_dual_port[1][5].CLK
clk => ram_dual_port[1][6].CLK
clk => ram_dual_port[1][7].CLK
clk => ram_dual_port[1][8].CLK
clk => ram_dual_port[1][9].CLK
clk => ram_dual_port[1][10].CLK
clk => ram_dual_port[1][11].CLK
clk => ram_dual_port[1][12].CLK
clk => ram_dual_port[1][13].CLK
clk => ram_dual_port[1][14].CLK
clk => ram_dual_port[1][15].CLK
clk => ram_dual_port[1][16].CLK
clk => ram_dual_port[1][17].CLK
clk => ram_dual_port[1][18].CLK
clk => ram_dual_port[1][19].CLK
clk => ram_dual_port[1][20].CLK
clk => ram_dual_port[1][21].CLK
clk => ram_dual_port[1][22].CLK
clk => ram_dual_port[1][23].CLK
clk => ram_dual_port[1][24].CLK
clk => ram_dual_port[1][25].CLK
clk => ram_dual_port[1][26].CLK
clk => ram_dual_port[1][27].CLK
clk => ram_dual_port[1][28].CLK
clk => ram_dual_port[1][29].CLK
clk => ram_dual_port[1][30].CLK
clk => ram_dual_port[1][31].CLK
clk => ram_dual_port[2][0].CLK
clk => ram_dual_port[2][1].CLK
clk => ram_dual_port[2][2].CLK
clk => ram_dual_port[2][3].CLK
clk => ram_dual_port[2][4].CLK
clk => ram_dual_port[2][5].CLK
clk => ram_dual_port[2][6].CLK
clk => ram_dual_port[2][7].CLK
clk => ram_dual_port[2][8].CLK
clk => ram_dual_port[2][9].CLK
clk => ram_dual_port[2][10].CLK
clk => ram_dual_port[2][11].CLK
clk => ram_dual_port[2][12].CLK
clk => ram_dual_port[2][13].CLK
clk => ram_dual_port[2][14].CLK
clk => ram_dual_port[2][15].CLK
clk => ram_dual_port[2][16].CLK
clk => ram_dual_port[2][17].CLK
clk => ram_dual_port[2][18].CLK
clk => ram_dual_port[2][19].CLK
clk => ram_dual_port[2][20].CLK
clk => ram_dual_port[2][21].CLK
clk => ram_dual_port[2][22].CLK
clk => ram_dual_port[2][23].CLK
clk => ram_dual_port[2][24].CLK
clk => ram_dual_port[2][25].CLK
clk => ram_dual_port[2][26].CLK
clk => ram_dual_port[2][27].CLK
clk => ram_dual_port[2][28].CLK
clk => ram_dual_port[2][29].CLK
clk => ram_dual_port[2][30].CLK
clk => ram_dual_port[2][31].CLK
clk => ram_dual_port[3][0].CLK
clk => ram_dual_port[3][1].CLK
clk => ram_dual_port[3][2].CLK
clk => ram_dual_port[3][3].CLK
clk => ram_dual_port[3][4].CLK
clk => ram_dual_port[3][5].CLK
clk => ram_dual_port[3][6].CLK
clk => ram_dual_port[3][7].CLK
clk => ram_dual_port[3][8].CLK
clk => ram_dual_port[3][9].CLK
clk => ram_dual_port[3][10].CLK
clk => ram_dual_port[3][11].CLK
clk => ram_dual_port[3][12].CLK
clk => ram_dual_port[3][13].CLK
clk => ram_dual_port[3][14].CLK
clk => ram_dual_port[3][15].CLK
clk => ram_dual_port[3][16].CLK
clk => ram_dual_port[3][17].CLK
clk => ram_dual_port[3][18].CLK
clk => ram_dual_port[3][19].CLK
clk => ram_dual_port[3][20].CLK
clk => ram_dual_port[3][21].CLK
clk => ram_dual_port[3][22].CLK
clk => ram_dual_port[3][23].CLK
clk => ram_dual_port[3][24].CLK
clk => ram_dual_port[3][25].CLK
clk => ram_dual_port[3][26].CLK
clk => ram_dual_port[3][27].CLK
clk => ram_dual_port[3][28].CLK
clk => ram_dual_port[3][29].CLK
clk => ram_dual_port[3][30].CLK
clk => ram_dual_port[3][31].CLK
clk => ram_dual_port[4][0].CLK
clk => ram_dual_port[4][1].CLK
clk => ram_dual_port[4][2].CLK
clk => ram_dual_port[4][3].CLK
clk => ram_dual_port[4][4].CLK
clk => ram_dual_port[4][5].CLK
clk => ram_dual_port[4][6].CLK
clk => ram_dual_port[4][7].CLK
clk => ram_dual_port[4][8].CLK
clk => ram_dual_port[4][9].CLK
clk => ram_dual_port[4][10].CLK
clk => ram_dual_port[4][11].CLK
clk => ram_dual_port[4][12].CLK
clk => ram_dual_port[4][13].CLK
clk => ram_dual_port[4][14].CLK
clk => ram_dual_port[4][15].CLK
clk => ram_dual_port[4][16].CLK
clk => ram_dual_port[4][17].CLK
clk => ram_dual_port[4][18].CLK
clk => ram_dual_port[4][19].CLK
clk => ram_dual_port[4][20].CLK
clk => ram_dual_port[4][21].CLK
clk => ram_dual_port[4][22].CLK
clk => ram_dual_port[4][23].CLK
clk => ram_dual_port[4][24].CLK
clk => ram_dual_port[4][25].CLK
clk => ram_dual_port[4][26].CLK
clk => ram_dual_port[4][27].CLK
clk => ram_dual_port[4][28].CLK
clk => ram_dual_port[4][29].CLK
clk => ram_dual_port[4][30].CLK
clk => ram_dual_port[4][31].CLK
clk => ram_dual_port[5][0].CLK
clk => ram_dual_port[5][1].CLK
clk => ram_dual_port[5][2].CLK
clk => ram_dual_port[5][3].CLK
clk => ram_dual_port[5][4].CLK
clk => ram_dual_port[5][5].CLK
clk => ram_dual_port[5][6].CLK
clk => ram_dual_port[5][7].CLK
clk => ram_dual_port[5][8].CLK
clk => ram_dual_port[5][9].CLK
clk => ram_dual_port[5][10].CLK
clk => ram_dual_port[5][11].CLK
clk => ram_dual_port[5][12].CLK
clk => ram_dual_port[5][13].CLK
clk => ram_dual_port[5][14].CLK
clk => ram_dual_port[5][15].CLK
clk => ram_dual_port[5][16].CLK
clk => ram_dual_port[5][17].CLK
clk => ram_dual_port[5][18].CLK
clk => ram_dual_port[5][19].CLK
clk => ram_dual_port[5][20].CLK
clk => ram_dual_port[5][21].CLK
clk => ram_dual_port[5][22].CLK
clk => ram_dual_port[5][23].CLK
clk => ram_dual_port[5][24].CLK
clk => ram_dual_port[5][25].CLK
clk => ram_dual_port[5][26].CLK
clk => ram_dual_port[5][27].CLK
clk => ram_dual_port[5][28].CLK
clk => ram_dual_port[5][29].CLK
clk => ram_dual_port[5][30].CLK
clk => ram_dual_port[5][31].CLK
clk => ram_dual_port[6][0].CLK
clk => ram_dual_port[6][1].CLK
clk => ram_dual_port[6][2].CLK
clk => ram_dual_port[6][3].CLK
clk => ram_dual_port[6][4].CLK
clk => ram_dual_port[6][5].CLK
clk => ram_dual_port[6][6].CLK
clk => ram_dual_port[6][7].CLK
clk => ram_dual_port[6][8].CLK
clk => ram_dual_port[6][9].CLK
clk => ram_dual_port[6][10].CLK
clk => ram_dual_port[6][11].CLK
clk => ram_dual_port[6][12].CLK
clk => ram_dual_port[6][13].CLK
clk => ram_dual_port[6][14].CLK
clk => ram_dual_port[6][15].CLK
clk => ram_dual_port[6][16].CLK
clk => ram_dual_port[6][17].CLK
clk => ram_dual_port[6][18].CLK
clk => ram_dual_port[6][19].CLK
clk => ram_dual_port[6][20].CLK
clk => ram_dual_port[6][21].CLK
clk => ram_dual_port[6][22].CLK
clk => ram_dual_port[6][23].CLK
clk => ram_dual_port[6][24].CLK
clk => ram_dual_port[6][25].CLK
clk => ram_dual_port[6][26].CLK
clk => ram_dual_port[6][27].CLK
clk => ram_dual_port[6][28].CLK
clk => ram_dual_port[6][29].CLK
clk => ram_dual_port[6][30].CLK
clk => ram_dual_port[6][31].CLK
clk => ram_dual_port[7][0].CLK
clk => ram_dual_port[7][1].CLK
clk => ram_dual_port[7][2].CLK
clk => ram_dual_port[7][3].CLK
clk => ram_dual_port[7][4].CLK
clk => ram_dual_port[7][5].CLK
clk => ram_dual_port[7][6].CLK
clk => ram_dual_port[7][7].CLK
clk => ram_dual_port[7][8].CLK
clk => ram_dual_port[7][9].CLK
clk => ram_dual_port[7][10].CLK
clk => ram_dual_port[7][11].CLK
clk => ram_dual_port[7][12].CLK
clk => ram_dual_port[7][13].CLK
clk => ram_dual_port[7][14].CLK
clk => ram_dual_port[7][15].CLK
clk => ram_dual_port[7][16].CLK
clk => ram_dual_port[7][17].CLK
clk => ram_dual_port[7][18].CLK
clk => ram_dual_port[7][19].CLK
clk => ram_dual_port[7][20].CLK
clk => ram_dual_port[7][21].CLK
clk => ram_dual_port[7][22].CLK
clk => ram_dual_port[7][23].CLK
clk => ram_dual_port[7][24].CLK
clk => ram_dual_port[7][25].CLK
clk => ram_dual_port[7][26].CLK
clk => ram_dual_port[7][27].CLK
clk => ram_dual_port[7][28].CLK
clk => ram_dual_port[7][29].CLK
clk => ram_dual_port[7][30].CLK
clk => ram_dual_port[7][31].CLK
we => ram_dual_port[0][9].ENA
we => ram_dual_port[0][8].ENA
we => ram_dual_port[0][7].ENA
we => ram_dual_port[0][6].ENA
we => ram_dual_port[0][5].ENA
we => ram_dual_port[0][4].ENA
we => ram_dual_port[0][3].ENA
we => ram_dual_port[0][2].ENA
we => ram_dual_port[0][1].ENA
we => ram_dual_port[0][0].ENA
we => ram_dual_port[0][10].ENA
we => ram_dual_port[0][11].ENA
we => ram_dual_port[0][12].ENA
we => ram_dual_port[0][13].ENA
we => ram_dual_port[0][14].ENA
we => ram_dual_port[0][15].ENA
we => ram_dual_port[0][16].ENA
we => ram_dual_port[0][17].ENA
we => ram_dual_port[0][18].ENA
we => ram_dual_port[0][19].ENA
we => ram_dual_port[0][20].ENA
we => ram_dual_port[0][21].ENA
we => ram_dual_port[0][22].ENA
we => ram_dual_port[0][23].ENA
we => ram_dual_port[0][24].ENA
we => ram_dual_port[0][25].ENA
we => ram_dual_port[0][26].ENA
we => ram_dual_port[0][27].ENA
we => ram_dual_port[0][28].ENA
we => ram_dual_port[0][29].ENA
we => ram_dual_port[0][30].ENA
we => ram_dual_port[0][31].ENA
we => ram_dual_port[1][0].ENA
we => ram_dual_port[1][1].ENA
we => ram_dual_port[1][2].ENA
we => ram_dual_port[1][3].ENA
we => ram_dual_port[1][4].ENA
we => ram_dual_port[1][5].ENA
we => ram_dual_port[1][6].ENA
we => ram_dual_port[1][7].ENA
we => ram_dual_port[1][8].ENA
we => ram_dual_port[1][9].ENA
we => ram_dual_port[1][10].ENA
we => ram_dual_port[1][11].ENA
we => ram_dual_port[1][12].ENA
we => ram_dual_port[1][13].ENA
we => ram_dual_port[1][14].ENA
we => ram_dual_port[1][15].ENA
we => ram_dual_port[1][16].ENA
we => ram_dual_port[1][17].ENA
we => ram_dual_port[1][18].ENA
we => ram_dual_port[1][19].ENA
we => ram_dual_port[1][20].ENA
we => ram_dual_port[1][21].ENA
we => ram_dual_port[1][22].ENA
we => ram_dual_port[1][23].ENA
we => ram_dual_port[1][24].ENA
we => ram_dual_port[1][25].ENA
we => ram_dual_port[1][26].ENA
we => ram_dual_port[1][27].ENA
we => ram_dual_port[1][28].ENA
we => ram_dual_port[1][29].ENA
we => ram_dual_port[1][30].ENA
we => ram_dual_port[1][31].ENA
we => ram_dual_port[2][0].ENA
we => ram_dual_port[2][1].ENA
we => ram_dual_port[2][2].ENA
we => ram_dual_port[2][3].ENA
we => ram_dual_port[2][4].ENA
we => ram_dual_port[2][5].ENA
we => ram_dual_port[2][6].ENA
we => ram_dual_port[2][7].ENA
we => ram_dual_port[2][8].ENA
we => ram_dual_port[2][9].ENA
we => ram_dual_port[2][10].ENA
we => ram_dual_port[2][11].ENA
we => ram_dual_port[2][12].ENA
we => ram_dual_port[2][13].ENA
we => ram_dual_port[2][14].ENA
we => ram_dual_port[2][15].ENA
we => ram_dual_port[2][16].ENA
we => ram_dual_port[2][17].ENA
we => ram_dual_port[2][18].ENA
we => ram_dual_port[2][19].ENA
we => ram_dual_port[2][20].ENA
we => ram_dual_port[2][21].ENA
we => ram_dual_port[2][22].ENA
we => ram_dual_port[2][23].ENA
we => ram_dual_port[2][24].ENA
we => ram_dual_port[2][25].ENA
we => ram_dual_port[2][26].ENA
we => ram_dual_port[2][27].ENA
we => ram_dual_port[2][28].ENA
we => ram_dual_port[2][29].ENA
we => ram_dual_port[2][30].ENA
we => ram_dual_port[2][31].ENA
we => ram_dual_port[3][0].ENA
we => ram_dual_port[3][1].ENA
we => ram_dual_port[3][2].ENA
we => ram_dual_port[3][3].ENA
we => ram_dual_port[3][4].ENA
we => ram_dual_port[3][5].ENA
we => ram_dual_port[3][6].ENA
we => ram_dual_port[3][7].ENA
we => ram_dual_port[3][8].ENA
we => ram_dual_port[3][9].ENA
we => ram_dual_port[3][10].ENA
we => ram_dual_port[3][11].ENA
we => ram_dual_port[3][12].ENA
we => ram_dual_port[3][13].ENA
we => ram_dual_port[3][14].ENA
we => ram_dual_port[3][15].ENA
we => ram_dual_port[3][16].ENA
we => ram_dual_port[3][17].ENA
we => ram_dual_port[3][18].ENA
we => ram_dual_port[3][19].ENA
we => ram_dual_port[3][20].ENA
we => ram_dual_port[3][21].ENA
we => ram_dual_port[3][22].ENA
we => ram_dual_port[3][23].ENA
we => ram_dual_port[3][24].ENA
we => ram_dual_port[3][25].ENA
we => ram_dual_port[3][26].ENA
we => ram_dual_port[3][27].ENA
we => ram_dual_port[3][28].ENA
we => ram_dual_port[3][29].ENA
we => ram_dual_port[3][30].ENA
we => ram_dual_port[3][31].ENA
we => ram_dual_port[4][0].ENA
we => ram_dual_port[4][1].ENA
we => ram_dual_port[4][2].ENA
we => ram_dual_port[4][3].ENA
we => ram_dual_port[4][4].ENA
we => ram_dual_port[4][5].ENA
we => ram_dual_port[4][6].ENA
we => ram_dual_port[4][7].ENA
we => ram_dual_port[4][8].ENA
we => ram_dual_port[4][9].ENA
we => ram_dual_port[4][10].ENA
we => ram_dual_port[4][11].ENA
we => ram_dual_port[4][12].ENA
we => ram_dual_port[4][13].ENA
we => ram_dual_port[4][14].ENA
we => ram_dual_port[4][15].ENA
we => ram_dual_port[4][16].ENA
we => ram_dual_port[4][17].ENA
we => ram_dual_port[4][18].ENA
we => ram_dual_port[4][19].ENA
we => ram_dual_port[4][20].ENA
we => ram_dual_port[4][21].ENA
we => ram_dual_port[4][22].ENA
we => ram_dual_port[4][23].ENA
we => ram_dual_port[4][24].ENA
we => ram_dual_port[4][25].ENA
we => ram_dual_port[4][26].ENA
we => ram_dual_port[4][27].ENA
we => ram_dual_port[4][28].ENA
we => ram_dual_port[4][29].ENA
we => ram_dual_port[4][30].ENA
we => ram_dual_port[4][31].ENA
we => ram_dual_port[5][0].ENA
we => ram_dual_port[5][1].ENA
we => ram_dual_port[5][2].ENA
we => ram_dual_port[5][3].ENA
we => ram_dual_port[5][4].ENA
we => ram_dual_port[5][5].ENA
we => ram_dual_port[5][6].ENA
we => ram_dual_port[5][7].ENA
we => ram_dual_port[5][8].ENA
we => ram_dual_port[5][9].ENA
we => ram_dual_port[5][10].ENA
we => ram_dual_port[5][11].ENA
we => ram_dual_port[5][12].ENA
we => ram_dual_port[5][13].ENA
we => ram_dual_port[5][14].ENA
we => ram_dual_port[5][15].ENA
we => ram_dual_port[5][16].ENA
we => ram_dual_port[5][17].ENA
we => ram_dual_port[5][18].ENA
we => ram_dual_port[5][19].ENA
we => ram_dual_port[5][20].ENA
we => ram_dual_port[5][21].ENA
we => ram_dual_port[5][22].ENA
we => ram_dual_port[5][23].ENA
we => ram_dual_port[5][24].ENA
we => ram_dual_port[5][25].ENA
we => ram_dual_port[5][26].ENA
we => ram_dual_port[5][27].ENA
we => ram_dual_port[5][28].ENA
we => ram_dual_port[5][29].ENA
we => ram_dual_port[5][30].ENA
we => ram_dual_port[5][31].ENA
we => ram_dual_port[6][0].ENA
we => ram_dual_port[6][1].ENA
we => ram_dual_port[6][2].ENA
we => ram_dual_port[6][3].ENA
we => ram_dual_port[6][4].ENA
we => ram_dual_port[6][5].ENA
we => ram_dual_port[6][6].ENA
we => ram_dual_port[6][7].ENA
we => ram_dual_port[6][8].ENA
we => ram_dual_port[6][9].ENA
we => ram_dual_port[6][10].ENA
we => ram_dual_port[6][11].ENA
we => ram_dual_port[6][12].ENA
we => ram_dual_port[6][13].ENA
we => ram_dual_port[6][14].ENA
we => ram_dual_port[6][15].ENA
we => ram_dual_port[6][16].ENA
we => ram_dual_port[6][17].ENA
we => ram_dual_port[6][18].ENA
we => ram_dual_port[6][19].ENA
we => ram_dual_port[6][20].ENA
we => ram_dual_port[6][21].ENA
we => ram_dual_port[6][22].ENA
we => ram_dual_port[6][23].ENA
we => ram_dual_port[6][24].ENA
we => ram_dual_port[6][25].ENA
we => ram_dual_port[6][26].ENA
we => ram_dual_port[6][27].ENA
we => ram_dual_port[6][28].ENA
we => ram_dual_port[6][29].ENA
we => ram_dual_port[6][30].ENA
we => ram_dual_port[6][31].ENA
we => ram_dual_port[7][0].ENA
we => ram_dual_port[7][1].ENA
we => ram_dual_port[7][2].ENA
we => ram_dual_port[7][3].ENA
we => ram_dual_port[7][4].ENA
we => ram_dual_port[7][5].ENA
we => ram_dual_port[7][6].ENA
we => ram_dual_port[7][7].ENA
we => ram_dual_port[7][8].ENA
we => ram_dual_port[7][9].ENA
we => ram_dual_port[7][10].ENA
we => ram_dual_port[7][11].ENA
we => ram_dual_port[7][12].ENA
we => ram_dual_port[7][13].ENA
we => ram_dual_port[7][14].ENA
we => ram_dual_port[7][15].ENA
we => ram_dual_port[7][16].ENA
we => ram_dual_port[7][17].ENA
we => ram_dual_port[7][18].ENA
we => ram_dual_port[7][19].ENA
we => ram_dual_port[7][20].ENA
we => ram_dual_port[7][21].ENA
we => ram_dual_port[7][22].ENA
we => ram_dual_port[7][23].ENA
we => ram_dual_port[7][24].ENA
we => ram_dual_port[7][25].ENA
we => ram_dual_port[7][26].ENA
we => ram_dual_port[7][27].ENA
we => ram_dual_port[7][28].ENA
we => ram_dual_port[7][29].ENA
we => ram_dual_port[7][30].ENA
we => ram_dual_port[7][31].ENA
addr_w[0] => Decoder0.IN2
addr_w[1] => Decoder0.IN1
addr_w[2] => Decoder0.IN0
addr_w[3] => ~NO_FANOUT~
addr_w[4] => ~NO_FANOUT~
addr_w[5] => ~NO_FANOUT~
addr_w[6] => ~NO_FANOUT~
addr_w[7] => ~NO_FANOUT~
addr_w[8] => ~NO_FANOUT~
addr_w[9] => ~NO_FANOUT~
addr_w[10] => ~NO_FANOUT~
addr_w[11] => ~NO_FANOUT~
addr_w[12] => ~NO_FANOUT~
addr_w[13] => ~NO_FANOUT~
addr_w[14] => ~NO_FANOUT~
addr_w[15] => ~NO_FANOUT~
addr_w[16] => ~NO_FANOUT~
addr_w[17] => ~NO_FANOUT~
addr_w[18] => ~NO_FANOUT~
addr_w[19] => ~NO_FANOUT~
addr_w[20] => ~NO_FANOUT~
addr_w[21] => ~NO_FANOUT~
addr_w[22] => ~NO_FANOUT~
addr_w[23] => ~NO_FANOUT~
addr_w[24] => ~NO_FANOUT~
addr_w[25] => ~NO_FANOUT~
addr_w[26] => ~NO_FANOUT~
addr_w[27] => ~NO_FANOUT~
addr_w[28] => ~NO_FANOUT~
addr_w[29] => ~NO_FANOUT~
addr_w[30] => ~NO_FANOUT~
addr_w[31] => ~NO_FANOUT~
addr_r[0] => Mux0.IN2
addr_r[0] => Mux1.IN2
addr_r[0] => Mux2.IN2
addr_r[0] => Mux3.IN2
addr_r[0] => Mux4.IN2
addr_r[0] => Mux5.IN2
addr_r[0] => Mux6.IN2
addr_r[0] => Mux7.IN2
addr_r[0] => Mux8.IN2
addr_r[0] => Mux9.IN2
addr_r[0] => Mux10.IN2
addr_r[0] => Mux11.IN2
addr_r[0] => Mux12.IN2
addr_r[0] => Mux13.IN2
addr_r[0] => Mux14.IN2
addr_r[0] => Mux15.IN2
addr_r[0] => Mux16.IN2
addr_r[0] => Mux17.IN2
addr_r[0] => Mux18.IN2
addr_r[0] => Mux19.IN2
addr_r[0] => Mux20.IN2
addr_r[0] => Mux21.IN2
addr_r[0] => Mux22.IN2
addr_r[0] => Mux23.IN2
addr_r[0] => Mux24.IN2
addr_r[0] => Mux25.IN2
addr_r[0] => Mux26.IN2
addr_r[0] => Mux27.IN2
addr_r[0] => Mux28.IN2
addr_r[0] => Mux29.IN2
addr_r[0] => Mux30.IN2
addr_r[0] => Mux31.IN2
addr_r[1] => Mux0.IN1
addr_r[1] => Mux1.IN1
addr_r[1] => Mux2.IN1
addr_r[1] => Mux3.IN1
addr_r[1] => Mux4.IN1
addr_r[1] => Mux5.IN1
addr_r[1] => Mux6.IN1
addr_r[1] => Mux7.IN1
addr_r[1] => Mux8.IN1
addr_r[1] => Mux9.IN1
addr_r[1] => Mux10.IN1
addr_r[1] => Mux11.IN1
addr_r[1] => Mux12.IN1
addr_r[1] => Mux13.IN1
addr_r[1] => Mux14.IN1
addr_r[1] => Mux15.IN1
addr_r[1] => Mux16.IN1
addr_r[1] => Mux17.IN1
addr_r[1] => Mux18.IN1
addr_r[1] => Mux19.IN1
addr_r[1] => Mux20.IN1
addr_r[1] => Mux21.IN1
addr_r[1] => Mux22.IN1
addr_r[1] => Mux23.IN1
addr_r[1] => Mux24.IN1
addr_r[1] => Mux25.IN1
addr_r[1] => Mux26.IN1
addr_r[1] => Mux27.IN1
addr_r[1] => Mux28.IN1
addr_r[1] => Mux29.IN1
addr_r[1] => Mux30.IN1
addr_r[1] => Mux31.IN1
addr_r[2] => Mux0.IN0
addr_r[2] => Mux1.IN0
addr_r[2] => Mux2.IN0
addr_r[2] => Mux3.IN0
addr_r[2] => Mux4.IN0
addr_r[2] => Mux5.IN0
addr_r[2] => Mux6.IN0
addr_r[2] => Mux7.IN0
addr_r[2] => Mux8.IN0
addr_r[2] => Mux9.IN0
addr_r[2] => Mux10.IN0
addr_r[2] => Mux11.IN0
addr_r[2] => Mux12.IN0
addr_r[2] => Mux13.IN0
addr_r[2] => Mux14.IN0
addr_r[2] => Mux15.IN0
addr_r[2] => Mux16.IN0
addr_r[2] => Mux17.IN0
addr_r[2] => Mux18.IN0
addr_r[2] => Mux19.IN0
addr_r[2] => Mux20.IN0
addr_r[2] => Mux21.IN0
addr_r[2] => Mux22.IN0
addr_r[2] => Mux23.IN0
addr_r[2] => Mux24.IN0
addr_r[2] => Mux25.IN0
addr_r[2] => Mux26.IN0
addr_r[2] => Mux27.IN0
addr_r[2] => Mux28.IN0
addr_r[2] => Mux29.IN0
addr_r[2] => Mux30.IN0
addr_r[2] => Mux31.IN0
addr_r[3] => ~NO_FANOUT~
addr_r[4] => ~NO_FANOUT~
addr_r[5] => ~NO_FANOUT~
addr_r[6] => ~NO_FANOUT~
addr_r[7] => ~NO_FANOUT~
addr_r[8] => ~NO_FANOUT~
addr_r[9] => ~NO_FANOUT~
addr_r[10] => ~NO_FANOUT~
addr_r[11] => ~NO_FANOUT~
addr_r[12] => ~NO_FANOUT~
addr_r[13] => ~NO_FANOUT~
addr_r[14] => ~NO_FANOUT~
addr_r[15] => ~NO_FANOUT~
addr_r[16] => ~NO_FANOUT~
addr_r[17] => ~NO_FANOUT~
addr_r[18] => ~NO_FANOUT~
addr_r[19] => ~NO_FANOUT~
addr_r[20] => ~NO_FANOUT~
addr_r[21] => ~NO_FANOUT~
addr_r[22] => ~NO_FANOUT~
addr_r[23] => ~NO_FANOUT~
addr_r[24] => ~NO_FANOUT~
addr_r[25] => ~NO_FANOUT~
addr_r[26] => ~NO_FANOUT~
addr_r[27] => ~NO_FANOUT~
addr_r[28] => ~NO_FANOUT~
addr_r[29] => ~NO_FANOUT~
addr_r[30] => ~NO_FANOUT~
addr_r[31] => ~NO_FANOUT~
d_in[0] => ram_dual_port.DATAB
d_in[0] => ram_dual_port.DATAB
d_in[0] => ram_dual_port.DATAB
d_in[0] => ram_dual_port.DATAB
d_in[0] => ram_dual_port.DATAB
d_in[0] => ram_dual_port.DATAB
d_in[0] => ram_dual_port.DATAB
d_in[0] => ram_dual_port.DATAB
d_in[1] => ram_dual_port.DATAB
d_in[1] => ram_dual_port.DATAB
d_in[1] => ram_dual_port.DATAB
d_in[1] => ram_dual_port.DATAB
d_in[1] => ram_dual_port.DATAB
d_in[1] => ram_dual_port.DATAB
d_in[1] => ram_dual_port.DATAB
d_in[1] => ram_dual_port.DATAB
d_in[2] => ram_dual_port.DATAB
d_in[2] => ram_dual_port.DATAB
d_in[2] => ram_dual_port.DATAB
d_in[2] => ram_dual_port.DATAB
d_in[2] => ram_dual_port.DATAB
d_in[2] => ram_dual_port.DATAB
d_in[2] => ram_dual_port.DATAB
d_in[2] => ram_dual_port.DATAB
d_in[3] => ram_dual_port.DATAB
d_in[3] => ram_dual_port.DATAB
d_in[3] => ram_dual_port.DATAB
d_in[3] => ram_dual_port.DATAB
d_in[3] => ram_dual_port.DATAB
d_in[3] => ram_dual_port.DATAB
d_in[3] => ram_dual_port.DATAB
d_in[3] => ram_dual_port.DATAB
d_in[4] => ram_dual_port.DATAB
d_in[4] => ram_dual_port.DATAB
d_in[4] => ram_dual_port.DATAB
d_in[4] => ram_dual_port.DATAB
d_in[4] => ram_dual_port.DATAB
d_in[4] => ram_dual_port.DATAB
d_in[4] => ram_dual_port.DATAB
d_in[4] => ram_dual_port.DATAB
d_in[5] => ram_dual_port.DATAB
d_in[5] => ram_dual_port.DATAB
d_in[5] => ram_dual_port.DATAB
d_in[5] => ram_dual_port.DATAB
d_in[5] => ram_dual_port.DATAB
d_in[5] => ram_dual_port.DATAB
d_in[5] => ram_dual_port.DATAB
d_in[5] => ram_dual_port.DATAB
d_in[6] => ram_dual_port.DATAB
d_in[6] => ram_dual_port.DATAB
d_in[6] => ram_dual_port.DATAB
d_in[6] => ram_dual_port.DATAB
d_in[6] => ram_dual_port.DATAB
d_in[6] => ram_dual_port.DATAB
d_in[6] => ram_dual_port.DATAB
d_in[6] => ram_dual_port.DATAB
d_in[7] => ram_dual_port.DATAB
d_in[7] => ram_dual_port.DATAB
d_in[7] => ram_dual_port.DATAB
d_in[7] => ram_dual_port.DATAB
d_in[7] => ram_dual_port.DATAB
d_in[7] => ram_dual_port.DATAB
d_in[7] => ram_dual_port.DATAB
d_in[7] => ram_dual_port.DATAB
d_in[8] => ram_dual_port.DATAB
d_in[8] => ram_dual_port.DATAB
d_in[8] => ram_dual_port.DATAB
d_in[8] => ram_dual_port.DATAB
d_in[8] => ram_dual_port.DATAB
d_in[8] => ram_dual_port.DATAB
d_in[8] => ram_dual_port.DATAB
d_in[8] => ram_dual_port.DATAB
d_in[9] => ram_dual_port.DATAB
d_in[9] => ram_dual_port.DATAB
d_in[9] => ram_dual_port.DATAB
d_in[9] => ram_dual_port.DATAB
d_in[9] => ram_dual_port.DATAB
d_in[9] => ram_dual_port.DATAB
d_in[9] => ram_dual_port.DATAB
d_in[9] => ram_dual_port.DATAB
d_in[10] => ram_dual_port.DATAB
d_in[10] => ram_dual_port.DATAB
d_in[10] => ram_dual_port.DATAB
d_in[10] => ram_dual_port.DATAB
d_in[10] => ram_dual_port.DATAB
d_in[10] => ram_dual_port.DATAB
d_in[10] => ram_dual_port.DATAB
d_in[10] => ram_dual_port.DATAB
d_in[11] => ram_dual_port.DATAB
d_in[11] => ram_dual_port.DATAB
d_in[11] => ram_dual_port.DATAB
d_in[11] => ram_dual_port.DATAB
d_in[11] => ram_dual_port.DATAB
d_in[11] => ram_dual_port.DATAB
d_in[11] => ram_dual_port.DATAB
d_in[11] => ram_dual_port.DATAB
d_in[12] => ram_dual_port.DATAB
d_in[12] => ram_dual_port.DATAB
d_in[12] => ram_dual_port.DATAB
d_in[12] => ram_dual_port.DATAB
d_in[12] => ram_dual_port.DATAB
d_in[12] => ram_dual_port.DATAB
d_in[12] => ram_dual_port.DATAB
d_in[12] => ram_dual_port.DATAB
d_in[13] => ram_dual_port.DATAB
d_in[13] => ram_dual_port.DATAB
d_in[13] => ram_dual_port.DATAB
d_in[13] => ram_dual_port.DATAB
d_in[13] => ram_dual_port.DATAB
d_in[13] => ram_dual_port.DATAB
d_in[13] => ram_dual_port.DATAB
d_in[13] => ram_dual_port.DATAB
d_in[14] => ram_dual_port.DATAB
d_in[14] => ram_dual_port.DATAB
d_in[14] => ram_dual_port.DATAB
d_in[14] => ram_dual_port.DATAB
d_in[14] => ram_dual_port.DATAB
d_in[14] => ram_dual_port.DATAB
d_in[14] => ram_dual_port.DATAB
d_in[14] => ram_dual_port.DATAB
d_in[15] => ram_dual_port.DATAB
d_in[15] => ram_dual_port.DATAB
d_in[15] => ram_dual_port.DATAB
d_in[15] => ram_dual_port.DATAB
d_in[15] => ram_dual_port.DATAB
d_in[15] => ram_dual_port.DATAB
d_in[15] => ram_dual_port.DATAB
d_in[15] => ram_dual_port.DATAB
d_in[16] => ram_dual_port.DATAB
d_in[16] => ram_dual_port.DATAB
d_in[16] => ram_dual_port.DATAB
d_in[16] => ram_dual_port.DATAB
d_in[16] => ram_dual_port.DATAB
d_in[16] => ram_dual_port.DATAB
d_in[16] => ram_dual_port.DATAB
d_in[16] => ram_dual_port.DATAB
d_in[17] => ram_dual_port.DATAB
d_in[17] => ram_dual_port.DATAB
d_in[17] => ram_dual_port.DATAB
d_in[17] => ram_dual_port.DATAB
d_in[17] => ram_dual_port.DATAB
d_in[17] => ram_dual_port.DATAB
d_in[17] => ram_dual_port.DATAB
d_in[17] => ram_dual_port.DATAB
d_in[18] => ram_dual_port.DATAB
d_in[18] => ram_dual_port.DATAB
d_in[18] => ram_dual_port.DATAB
d_in[18] => ram_dual_port.DATAB
d_in[18] => ram_dual_port.DATAB
d_in[18] => ram_dual_port.DATAB
d_in[18] => ram_dual_port.DATAB
d_in[18] => ram_dual_port.DATAB
d_in[19] => ram_dual_port.DATAB
d_in[19] => ram_dual_port.DATAB
d_in[19] => ram_dual_port.DATAB
d_in[19] => ram_dual_port.DATAB
d_in[19] => ram_dual_port.DATAB
d_in[19] => ram_dual_port.DATAB
d_in[19] => ram_dual_port.DATAB
d_in[19] => ram_dual_port.DATAB
d_in[20] => ram_dual_port.DATAB
d_in[20] => ram_dual_port.DATAB
d_in[20] => ram_dual_port.DATAB
d_in[20] => ram_dual_port.DATAB
d_in[20] => ram_dual_port.DATAB
d_in[20] => ram_dual_port.DATAB
d_in[20] => ram_dual_port.DATAB
d_in[20] => ram_dual_port.DATAB
d_in[21] => ram_dual_port.DATAB
d_in[21] => ram_dual_port.DATAB
d_in[21] => ram_dual_port.DATAB
d_in[21] => ram_dual_port.DATAB
d_in[21] => ram_dual_port.DATAB
d_in[21] => ram_dual_port.DATAB
d_in[21] => ram_dual_port.DATAB
d_in[21] => ram_dual_port.DATAB
d_in[22] => ram_dual_port.DATAB
d_in[22] => ram_dual_port.DATAB
d_in[22] => ram_dual_port.DATAB
d_in[22] => ram_dual_port.DATAB
d_in[22] => ram_dual_port.DATAB
d_in[22] => ram_dual_port.DATAB
d_in[22] => ram_dual_port.DATAB
d_in[22] => ram_dual_port.DATAB
d_in[23] => ram_dual_port.DATAB
d_in[23] => ram_dual_port.DATAB
d_in[23] => ram_dual_port.DATAB
d_in[23] => ram_dual_port.DATAB
d_in[23] => ram_dual_port.DATAB
d_in[23] => ram_dual_port.DATAB
d_in[23] => ram_dual_port.DATAB
d_in[23] => ram_dual_port.DATAB
d_in[24] => ram_dual_port.DATAB
d_in[24] => ram_dual_port.DATAB
d_in[24] => ram_dual_port.DATAB
d_in[24] => ram_dual_port.DATAB
d_in[24] => ram_dual_port.DATAB
d_in[24] => ram_dual_port.DATAB
d_in[24] => ram_dual_port.DATAB
d_in[24] => ram_dual_port.DATAB
d_in[25] => ram_dual_port.DATAB
d_in[25] => ram_dual_port.DATAB
d_in[25] => ram_dual_port.DATAB
d_in[25] => ram_dual_port.DATAB
d_in[25] => ram_dual_port.DATAB
d_in[25] => ram_dual_port.DATAB
d_in[25] => ram_dual_port.DATAB
d_in[25] => ram_dual_port.DATAB
d_in[26] => ram_dual_port.DATAB
d_in[26] => ram_dual_port.DATAB
d_in[26] => ram_dual_port.DATAB
d_in[26] => ram_dual_port.DATAB
d_in[26] => ram_dual_port.DATAB
d_in[26] => ram_dual_port.DATAB
d_in[26] => ram_dual_port.DATAB
d_in[26] => ram_dual_port.DATAB
d_in[27] => ram_dual_port.DATAB
d_in[27] => ram_dual_port.DATAB
d_in[27] => ram_dual_port.DATAB
d_in[27] => ram_dual_port.DATAB
d_in[27] => ram_dual_port.DATAB
d_in[27] => ram_dual_port.DATAB
d_in[27] => ram_dual_port.DATAB
d_in[27] => ram_dual_port.DATAB
d_in[28] => ram_dual_port.DATAB
d_in[28] => ram_dual_port.DATAB
d_in[28] => ram_dual_port.DATAB
d_in[28] => ram_dual_port.DATAB
d_in[28] => ram_dual_port.DATAB
d_in[28] => ram_dual_port.DATAB
d_in[28] => ram_dual_port.DATAB
d_in[28] => ram_dual_port.DATAB
d_in[29] => ram_dual_port.DATAB
d_in[29] => ram_dual_port.DATAB
d_in[29] => ram_dual_port.DATAB
d_in[29] => ram_dual_port.DATAB
d_in[29] => ram_dual_port.DATAB
d_in[29] => ram_dual_port.DATAB
d_in[29] => ram_dual_port.DATAB
d_in[29] => ram_dual_port.DATAB
d_in[30] => ram_dual_port.DATAB
d_in[30] => ram_dual_port.DATAB
d_in[30] => ram_dual_port.DATAB
d_in[30] => ram_dual_port.DATAB
d_in[30] => ram_dual_port.DATAB
d_in[30] => ram_dual_port.DATAB
d_in[30] => ram_dual_port.DATAB
d_in[30] => ram_dual_port.DATAB
d_in[31] => ram_dual_port.DATAB
d_in[31] => ram_dual_port.DATAB
d_in[31] => ram_dual_port.DATAB
d_in[31] => ram_dual_port.DATAB
d_in[31] => ram_dual_port.DATAB
d_in[31] => ram_dual_port.DATAB
d_in[31] => ram_dual_port.DATAB
d_in[31] => ram_dual_port.DATAB
d_out[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
d_out[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
d_out[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
d_out[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
d_out[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
d_out[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
d_out[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
d_out[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
d_out[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
d_out[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
d_out[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
d_out[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
d_out[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
d_out[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
d_out[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
d_out[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
d_out[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
d_out[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
d_out[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
d_out[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
d_out[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
d_out[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
d_out[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
d_out[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
d_out[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
d_out[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
d_out[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
d_out[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
d_out[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
d_out[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
d_out[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
d_out[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|ex4|int32dualportRAM:C
clk => ram_dual_port[0][0].CLK
clk => ram_dual_port[0][1].CLK
clk => ram_dual_port[0][2].CLK
clk => ram_dual_port[0][3].CLK
clk => ram_dual_port[0][4].CLK
clk => ram_dual_port[0][5].CLK
clk => ram_dual_port[0][6].CLK
clk => ram_dual_port[0][7].CLK
clk => ram_dual_port[0][8].CLK
clk => ram_dual_port[0][9].CLK
clk => ram_dual_port[0][10].CLK
clk => ram_dual_port[0][11].CLK
clk => ram_dual_port[0][12].CLK
clk => ram_dual_port[0][13].CLK
clk => ram_dual_port[0][14].CLK
clk => ram_dual_port[0][15].CLK
clk => ram_dual_port[0][16].CLK
clk => ram_dual_port[0][17].CLK
clk => ram_dual_port[0][18].CLK
clk => ram_dual_port[0][19].CLK
clk => ram_dual_port[0][20].CLK
clk => ram_dual_port[0][21].CLK
clk => ram_dual_port[0][22].CLK
clk => ram_dual_port[0][23].CLK
clk => ram_dual_port[0][24].CLK
clk => ram_dual_port[0][25].CLK
clk => ram_dual_port[0][26].CLK
clk => ram_dual_port[0][27].CLK
clk => ram_dual_port[0][28].CLK
clk => ram_dual_port[0][29].CLK
clk => ram_dual_port[0][30].CLK
clk => ram_dual_port[0][31].CLK
clk => ram_dual_port[1][0].CLK
clk => ram_dual_port[1][1].CLK
clk => ram_dual_port[1][2].CLK
clk => ram_dual_port[1][3].CLK
clk => ram_dual_port[1][4].CLK
clk => ram_dual_port[1][5].CLK
clk => ram_dual_port[1][6].CLK
clk => ram_dual_port[1][7].CLK
clk => ram_dual_port[1][8].CLK
clk => ram_dual_port[1][9].CLK
clk => ram_dual_port[1][10].CLK
clk => ram_dual_port[1][11].CLK
clk => ram_dual_port[1][12].CLK
clk => ram_dual_port[1][13].CLK
clk => ram_dual_port[1][14].CLK
clk => ram_dual_port[1][15].CLK
clk => ram_dual_port[1][16].CLK
clk => ram_dual_port[1][17].CLK
clk => ram_dual_port[1][18].CLK
clk => ram_dual_port[1][19].CLK
clk => ram_dual_port[1][20].CLK
clk => ram_dual_port[1][21].CLK
clk => ram_dual_port[1][22].CLK
clk => ram_dual_port[1][23].CLK
clk => ram_dual_port[1][24].CLK
clk => ram_dual_port[1][25].CLK
clk => ram_dual_port[1][26].CLK
clk => ram_dual_port[1][27].CLK
clk => ram_dual_port[1][28].CLK
clk => ram_dual_port[1][29].CLK
clk => ram_dual_port[1][30].CLK
clk => ram_dual_port[1][31].CLK
clk => ram_dual_port[2][0].CLK
clk => ram_dual_port[2][1].CLK
clk => ram_dual_port[2][2].CLK
clk => ram_dual_port[2][3].CLK
clk => ram_dual_port[2][4].CLK
clk => ram_dual_port[2][5].CLK
clk => ram_dual_port[2][6].CLK
clk => ram_dual_port[2][7].CLK
clk => ram_dual_port[2][8].CLK
clk => ram_dual_port[2][9].CLK
clk => ram_dual_port[2][10].CLK
clk => ram_dual_port[2][11].CLK
clk => ram_dual_port[2][12].CLK
clk => ram_dual_port[2][13].CLK
clk => ram_dual_port[2][14].CLK
clk => ram_dual_port[2][15].CLK
clk => ram_dual_port[2][16].CLK
clk => ram_dual_port[2][17].CLK
clk => ram_dual_port[2][18].CLK
clk => ram_dual_port[2][19].CLK
clk => ram_dual_port[2][20].CLK
clk => ram_dual_port[2][21].CLK
clk => ram_dual_port[2][22].CLK
clk => ram_dual_port[2][23].CLK
clk => ram_dual_port[2][24].CLK
clk => ram_dual_port[2][25].CLK
clk => ram_dual_port[2][26].CLK
clk => ram_dual_port[2][27].CLK
clk => ram_dual_port[2][28].CLK
clk => ram_dual_port[2][29].CLK
clk => ram_dual_port[2][30].CLK
clk => ram_dual_port[2][31].CLK
clk => ram_dual_port[3][0].CLK
clk => ram_dual_port[3][1].CLK
clk => ram_dual_port[3][2].CLK
clk => ram_dual_port[3][3].CLK
clk => ram_dual_port[3][4].CLK
clk => ram_dual_port[3][5].CLK
clk => ram_dual_port[3][6].CLK
clk => ram_dual_port[3][7].CLK
clk => ram_dual_port[3][8].CLK
clk => ram_dual_port[3][9].CLK
clk => ram_dual_port[3][10].CLK
clk => ram_dual_port[3][11].CLK
clk => ram_dual_port[3][12].CLK
clk => ram_dual_port[3][13].CLK
clk => ram_dual_port[3][14].CLK
clk => ram_dual_port[3][15].CLK
clk => ram_dual_port[3][16].CLK
clk => ram_dual_port[3][17].CLK
clk => ram_dual_port[3][18].CLK
clk => ram_dual_port[3][19].CLK
clk => ram_dual_port[3][20].CLK
clk => ram_dual_port[3][21].CLK
clk => ram_dual_port[3][22].CLK
clk => ram_dual_port[3][23].CLK
clk => ram_dual_port[3][24].CLK
clk => ram_dual_port[3][25].CLK
clk => ram_dual_port[3][26].CLK
clk => ram_dual_port[3][27].CLK
clk => ram_dual_port[3][28].CLK
clk => ram_dual_port[3][29].CLK
clk => ram_dual_port[3][30].CLK
clk => ram_dual_port[3][31].CLK
clk => ram_dual_port[4][0].CLK
clk => ram_dual_port[4][1].CLK
clk => ram_dual_port[4][2].CLK
clk => ram_dual_port[4][3].CLK
clk => ram_dual_port[4][4].CLK
clk => ram_dual_port[4][5].CLK
clk => ram_dual_port[4][6].CLK
clk => ram_dual_port[4][7].CLK
clk => ram_dual_port[4][8].CLK
clk => ram_dual_port[4][9].CLK
clk => ram_dual_port[4][10].CLK
clk => ram_dual_port[4][11].CLK
clk => ram_dual_port[4][12].CLK
clk => ram_dual_port[4][13].CLK
clk => ram_dual_port[4][14].CLK
clk => ram_dual_port[4][15].CLK
clk => ram_dual_port[4][16].CLK
clk => ram_dual_port[4][17].CLK
clk => ram_dual_port[4][18].CLK
clk => ram_dual_port[4][19].CLK
clk => ram_dual_port[4][20].CLK
clk => ram_dual_port[4][21].CLK
clk => ram_dual_port[4][22].CLK
clk => ram_dual_port[4][23].CLK
clk => ram_dual_port[4][24].CLK
clk => ram_dual_port[4][25].CLK
clk => ram_dual_port[4][26].CLK
clk => ram_dual_port[4][27].CLK
clk => ram_dual_port[4][28].CLK
clk => ram_dual_port[4][29].CLK
clk => ram_dual_port[4][30].CLK
clk => ram_dual_port[4][31].CLK
clk => ram_dual_port[5][0].CLK
clk => ram_dual_port[5][1].CLK
clk => ram_dual_port[5][2].CLK
clk => ram_dual_port[5][3].CLK
clk => ram_dual_port[5][4].CLK
clk => ram_dual_port[5][5].CLK
clk => ram_dual_port[5][6].CLK
clk => ram_dual_port[5][7].CLK
clk => ram_dual_port[5][8].CLK
clk => ram_dual_port[5][9].CLK
clk => ram_dual_port[5][10].CLK
clk => ram_dual_port[5][11].CLK
clk => ram_dual_port[5][12].CLK
clk => ram_dual_port[5][13].CLK
clk => ram_dual_port[5][14].CLK
clk => ram_dual_port[5][15].CLK
clk => ram_dual_port[5][16].CLK
clk => ram_dual_port[5][17].CLK
clk => ram_dual_port[5][18].CLK
clk => ram_dual_port[5][19].CLK
clk => ram_dual_port[5][20].CLK
clk => ram_dual_port[5][21].CLK
clk => ram_dual_port[5][22].CLK
clk => ram_dual_port[5][23].CLK
clk => ram_dual_port[5][24].CLK
clk => ram_dual_port[5][25].CLK
clk => ram_dual_port[5][26].CLK
clk => ram_dual_port[5][27].CLK
clk => ram_dual_port[5][28].CLK
clk => ram_dual_port[5][29].CLK
clk => ram_dual_port[5][30].CLK
clk => ram_dual_port[5][31].CLK
clk => ram_dual_port[6][0].CLK
clk => ram_dual_port[6][1].CLK
clk => ram_dual_port[6][2].CLK
clk => ram_dual_port[6][3].CLK
clk => ram_dual_port[6][4].CLK
clk => ram_dual_port[6][5].CLK
clk => ram_dual_port[6][6].CLK
clk => ram_dual_port[6][7].CLK
clk => ram_dual_port[6][8].CLK
clk => ram_dual_port[6][9].CLK
clk => ram_dual_port[6][10].CLK
clk => ram_dual_port[6][11].CLK
clk => ram_dual_port[6][12].CLK
clk => ram_dual_port[6][13].CLK
clk => ram_dual_port[6][14].CLK
clk => ram_dual_port[6][15].CLK
clk => ram_dual_port[6][16].CLK
clk => ram_dual_port[6][17].CLK
clk => ram_dual_port[6][18].CLK
clk => ram_dual_port[6][19].CLK
clk => ram_dual_port[6][20].CLK
clk => ram_dual_port[6][21].CLK
clk => ram_dual_port[6][22].CLK
clk => ram_dual_port[6][23].CLK
clk => ram_dual_port[6][24].CLK
clk => ram_dual_port[6][25].CLK
clk => ram_dual_port[6][26].CLK
clk => ram_dual_port[6][27].CLK
clk => ram_dual_port[6][28].CLK
clk => ram_dual_port[6][29].CLK
clk => ram_dual_port[6][30].CLK
clk => ram_dual_port[6][31].CLK
clk => ram_dual_port[7][0].CLK
clk => ram_dual_port[7][1].CLK
clk => ram_dual_port[7][2].CLK
clk => ram_dual_port[7][3].CLK
clk => ram_dual_port[7][4].CLK
clk => ram_dual_port[7][5].CLK
clk => ram_dual_port[7][6].CLK
clk => ram_dual_port[7][7].CLK
clk => ram_dual_port[7][8].CLK
clk => ram_dual_port[7][9].CLK
clk => ram_dual_port[7][10].CLK
clk => ram_dual_port[7][11].CLK
clk => ram_dual_port[7][12].CLK
clk => ram_dual_port[7][13].CLK
clk => ram_dual_port[7][14].CLK
clk => ram_dual_port[7][15].CLK
clk => ram_dual_port[7][16].CLK
clk => ram_dual_port[7][17].CLK
clk => ram_dual_port[7][18].CLK
clk => ram_dual_port[7][19].CLK
clk => ram_dual_port[7][20].CLK
clk => ram_dual_port[7][21].CLK
clk => ram_dual_port[7][22].CLK
clk => ram_dual_port[7][23].CLK
clk => ram_dual_port[7][24].CLK
clk => ram_dual_port[7][25].CLK
clk => ram_dual_port[7][26].CLK
clk => ram_dual_port[7][27].CLK
clk => ram_dual_port[7][28].CLK
clk => ram_dual_port[7][29].CLK
clk => ram_dual_port[7][30].CLK
clk => ram_dual_port[7][31].CLK
we => ram_dual_port[0][9].ENA
we => ram_dual_port[0][8].ENA
we => ram_dual_port[0][7].ENA
we => ram_dual_port[0][6].ENA
we => ram_dual_port[0][5].ENA
we => ram_dual_port[0][4].ENA
we => ram_dual_port[0][3].ENA
we => ram_dual_port[0][2].ENA
we => ram_dual_port[0][1].ENA
we => ram_dual_port[0][0].ENA
we => ram_dual_port[0][10].ENA
we => ram_dual_port[0][11].ENA
we => ram_dual_port[0][12].ENA
we => ram_dual_port[0][13].ENA
we => ram_dual_port[0][14].ENA
we => ram_dual_port[0][15].ENA
we => ram_dual_port[0][16].ENA
we => ram_dual_port[0][17].ENA
we => ram_dual_port[0][18].ENA
we => ram_dual_port[0][19].ENA
we => ram_dual_port[0][20].ENA
we => ram_dual_port[0][21].ENA
we => ram_dual_port[0][22].ENA
we => ram_dual_port[0][23].ENA
we => ram_dual_port[0][24].ENA
we => ram_dual_port[0][25].ENA
we => ram_dual_port[0][26].ENA
we => ram_dual_port[0][27].ENA
we => ram_dual_port[0][28].ENA
we => ram_dual_port[0][29].ENA
we => ram_dual_port[0][30].ENA
we => ram_dual_port[0][31].ENA
we => ram_dual_port[1][0].ENA
we => ram_dual_port[1][1].ENA
we => ram_dual_port[1][2].ENA
we => ram_dual_port[1][3].ENA
we => ram_dual_port[1][4].ENA
we => ram_dual_port[1][5].ENA
we => ram_dual_port[1][6].ENA
we => ram_dual_port[1][7].ENA
we => ram_dual_port[1][8].ENA
we => ram_dual_port[1][9].ENA
we => ram_dual_port[1][10].ENA
we => ram_dual_port[1][11].ENA
we => ram_dual_port[1][12].ENA
we => ram_dual_port[1][13].ENA
we => ram_dual_port[1][14].ENA
we => ram_dual_port[1][15].ENA
we => ram_dual_port[1][16].ENA
we => ram_dual_port[1][17].ENA
we => ram_dual_port[1][18].ENA
we => ram_dual_port[1][19].ENA
we => ram_dual_port[1][20].ENA
we => ram_dual_port[1][21].ENA
we => ram_dual_port[1][22].ENA
we => ram_dual_port[1][23].ENA
we => ram_dual_port[1][24].ENA
we => ram_dual_port[1][25].ENA
we => ram_dual_port[1][26].ENA
we => ram_dual_port[1][27].ENA
we => ram_dual_port[1][28].ENA
we => ram_dual_port[1][29].ENA
we => ram_dual_port[1][30].ENA
we => ram_dual_port[1][31].ENA
we => ram_dual_port[2][0].ENA
we => ram_dual_port[2][1].ENA
we => ram_dual_port[2][2].ENA
we => ram_dual_port[2][3].ENA
we => ram_dual_port[2][4].ENA
we => ram_dual_port[2][5].ENA
we => ram_dual_port[2][6].ENA
we => ram_dual_port[2][7].ENA
we => ram_dual_port[2][8].ENA
we => ram_dual_port[2][9].ENA
we => ram_dual_port[2][10].ENA
we => ram_dual_port[2][11].ENA
we => ram_dual_port[2][12].ENA
we => ram_dual_port[2][13].ENA
we => ram_dual_port[2][14].ENA
we => ram_dual_port[2][15].ENA
we => ram_dual_port[2][16].ENA
we => ram_dual_port[2][17].ENA
we => ram_dual_port[2][18].ENA
we => ram_dual_port[2][19].ENA
we => ram_dual_port[2][20].ENA
we => ram_dual_port[2][21].ENA
we => ram_dual_port[2][22].ENA
we => ram_dual_port[2][23].ENA
we => ram_dual_port[2][24].ENA
we => ram_dual_port[2][25].ENA
we => ram_dual_port[2][26].ENA
we => ram_dual_port[2][27].ENA
we => ram_dual_port[2][28].ENA
we => ram_dual_port[2][29].ENA
we => ram_dual_port[2][30].ENA
we => ram_dual_port[2][31].ENA
we => ram_dual_port[3][0].ENA
we => ram_dual_port[3][1].ENA
we => ram_dual_port[3][2].ENA
we => ram_dual_port[3][3].ENA
we => ram_dual_port[3][4].ENA
we => ram_dual_port[3][5].ENA
we => ram_dual_port[3][6].ENA
we => ram_dual_port[3][7].ENA
we => ram_dual_port[3][8].ENA
we => ram_dual_port[3][9].ENA
we => ram_dual_port[3][10].ENA
we => ram_dual_port[3][11].ENA
we => ram_dual_port[3][12].ENA
we => ram_dual_port[3][13].ENA
we => ram_dual_port[3][14].ENA
we => ram_dual_port[3][15].ENA
we => ram_dual_port[3][16].ENA
we => ram_dual_port[3][17].ENA
we => ram_dual_port[3][18].ENA
we => ram_dual_port[3][19].ENA
we => ram_dual_port[3][20].ENA
we => ram_dual_port[3][21].ENA
we => ram_dual_port[3][22].ENA
we => ram_dual_port[3][23].ENA
we => ram_dual_port[3][24].ENA
we => ram_dual_port[3][25].ENA
we => ram_dual_port[3][26].ENA
we => ram_dual_port[3][27].ENA
we => ram_dual_port[3][28].ENA
we => ram_dual_port[3][29].ENA
we => ram_dual_port[3][30].ENA
we => ram_dual_port[3][31].ENA
we => ram_dual_port[4][0].ENA
we => ram_dual_port[4][1].ENA
we => ram_dual_port[4][2].ENA
we => ram_dual_port[4][3].ENA
we => ram_dual_port[4][4].ENA
we => ram_dual_port[4][5].ENA
we => ram_dual_port[4][6].ENA
we => ram_dual_port[4][7].ENA
we => ram_dual_port[4][8].ENA
we => ram_dual_port[4][9].ENA
we => ram_dual_port[4][10].ENA
we => ram_dual_port[4][11].ENA
we => ram_dual_port[4][12].ENA
we => ram_dual_port[4][13].ENA
we => ram_dual_port[4][14].ENA
we => ram_dual_port[4][15].ENA
we => ram_dual_port[4][16].ENA
we => ram_dual_port[4][17].ENA
we => ram_dual_port[4][18].ENA
we => ram_dual_port[4][19].ENA
we => ram_dual_port[4][20].ENA
we => ram_dual_port[4][21].ENA
we => ram_dual_port[4][22].ENA
we => ram_dual_port[4][23].ENA
we => ram_dual_port[4][24].ENA
we => ram_dual_port[4][25].ENA
we => ram_dual_port[4][26].ENA
we => ram_dual_port[4][27].ENA
we => ram_dual_port[4][28].ENA
we => ram_dual_port[4][29].ENA
we => ram_dual_port[4][30].ENA
we => ram_dual_port[4][31].ENA
we => ram_dual_port[5][0].ENA
we => ram_dual_port[5][1].ENA
we => ram_dual_port[5][2].ENA
we => ram_dual_port[5][3].ENA
we => ram_dual_port[5][4].ENA
we => ram_dual_port[5][5].ENA
we => ram_dual_port[5][6].ENA
we => ram_dual_port[5][7].ENA
we => ram_dual_port[5][8].ENA
we => ram_dual_port[5][9].ENA
we => ram_dual_port[5][10].ENA
we => ram_dual_port[5][11].ENA
we => ram_dual_port[5][12].ENA
we => ram_dual_port[5][13].ENA
we => ram_dual_port[5][14].ENA
we => ram_dual_port[5][15].ENA
we => ram_dual_port[5][16].ENA
we => ram_dual_port[5][17].ENA
we => ram_dual_port[5][18].ENA
we => ram_dual_port[5][19].ENA
we => ram_dual_port[5][20].ENA
we => ram_dual_port[5][21].ENA
we => ram_dual_port[5][22].ENA
we => ram_dual_port[5][23].ENA
we => ram_dual_port[5][24].ENA
we => ram_dual_port[5][25].ENA
we => ram_dual_port[5][26].ENA
we => ram_dual_port[5][27].ENA
we => ram_dual_port[5][28].ENA
we => ram_dual_port[5][29].ENA
we => ram_dual_port[5][30].ENA
we => ram_dual_port[5][31].ENA
we => ram_dual_port[6][0].ENA
we => ram_dual_port[6][1].ENA
we => ram_dual_port[6][2].ENA
we => ram_dual_port[6][3].ENA
we => ram_dual_port[6][4].ENA
we => ram_dual_port[6][5].ENA
we => ram_dual_port[6][6].ENA
we => ram_dual_port[6][7].ENA
we => ram_dual_port[6][8].ENA
we => ram_dual_port[6][9].ENA
we => ram_dual_port[6][10].ENA
we => ram_dual_port[6][11].ENA
we => ram_dual_port[6][12].ENA
we => ram_dual_port[6][13].ENA
we => ram_dual_port[6][14].ENA
we => ram_dual_port[6][15].ENA
we => ram_dual_port[6][16].ENA
we => ram_dual_port[6][17].ENA
we => ram_dual_port[6][18].ENA
we => ram_dual_port[6][19].ENA
we => ram_dual_port[6][20].ENA
we => ram_dual_port[6][21].ENA
we => ram_dual_port[6][22].ENA
we => ram_dual_port[6][23].ENA
we => ram_dual_port[6][24].ENA
we => ram_dual_port[6][25].ENA
we => ram_dual_port[6][26].ENA
we => ram_dual_port[6][27].ENA
we => ram_dual_port[6][28].ENA
we => ram_dual_port[6][29].ENA
we => ram_dual_port[6][30].ENA
we => ram_dual_port[6][31].ENA
we => ram_dual_port[7][0].ENA
we => ram_dual_port[7][1].ENA
we => ram_dual_port[7][2].ENA
we => ram_dual_port[7][3].ENA
we => ram_dual_port[7][4].ENA
we => ram_dual_port[7][5].ENA
we => ram_dual_port[7][6].ENA
we => ram_dual_port[7][7].ENA
we => ram_dual_port[7][8].ENA
we => ram_dual_port[7][9].ENA
we => ram_dual_port[7][10].ENA
we => ram_dual_port[7][11].ENA
we => ram_dual_port[7][12].ENA
we => ram_dual_port[7][13].ENA
we => ram_dual_port[7][14].ENA
we => ram_dual_port[7][15].ENA
we => ram_dual_port[7][16].ENA
we => ram_dual_port[7][17].ENA
we => ram_dual_port[7][18].ENA
we => ram_dual_port[7][19].ENA
we => ram_dual_port[7][20].ENA
we => ram_dual_port[7][21].ENA
we => ram_dual_port[7][22].ENA
we => ram_dual_port[7][23].ENA
we => ram_dual_port[7][24].ENA
we => ram_dual_port[7][25].ENA
we => ram_dual_port[7][26].ENA
we => ram_dual_port[7][27].ENA
we => ram_dual_port[7][28].ENA
we => ram_dual_port[7][29].ENA
we => ram_dual_port[7][30].ENA
we => ram_dual_port[7][31].ENA
addr_w[0] => Decoder0.IN2
addr_w[1] => Decoder0.IN1
addr_w[2] => Decoder0.IN0
addr_w[3] => ~NO_FANOUT~
addr_w[4] => ~NO_FANOUT~
addr_w[5] => ~NO_FANOUT~
addr_w[6] => ~NO_FANOUT~
addr_w[7] => ~NO_FANOUT~
addr_w[8] => ~NO_FANOUT~
addr_w[9] => ~NO_FANOUT~
addr_w[10] => ~NO_FANOUT~
addr_w[11] => ~NO_FANOUT~
addr_w[12] => ~NO_FANOUT~
addr_w[13] => ~NO_FANOUT~
addr_w[14] => ~NO_FANOUT~
addr_w[15] => ~NO_FANOUT~
addr_w[16] => ~NO_FANOUT~
addr_w[17] => ~NO_FANOUT~
addr_w[18] => ~NO_FANOUT~
addr_w[19] => ~NO_FANOUT~
addr_w[20] => ~NO_FANOUT~
addr_w[21] => ~NO_FANOUT~
addr_w[22] => ~NO_FANOUT~
addr_w[23] => ~NO_FANOUT~
addr_w[24] => ~NO_FANOUT~
addr_w[25] => ~NO_FANOUT~
addr_w[26] => ~NO_FANOUT~
addr_w[27] => ~NO_FANOUT~
addr_w[28] => ~NO_FANOUT~
addr_w[29] => ~NO_FANOUT~
addr_w[30] => ~NO_FANOUT~
addr_w[31] => ~NO_FANOUT~
addr_r[0] => Mux0.IN2
addr_r[0] => Mux1.IN2
addr_r[0] => Mux2.IN2
addr_r[0] => Mux3.IN2
addr_r[0] => Mux4.IN2
addr_r[0] => Mux5.IN2
addr_r[0] => Mux6.IN2
addr_r[0] => Mux7.IN2
addr_r[0] => Mux8.IN2
addr_r[0] => Mux9.IN2
addr_r[0] => Mux10.IN2
addr_r[0] => Mux11.IN2
addr_r[0] => Mux12.IN2
addr_r[0] => Mux13.IN2
addr_r[0] => Mux14.IN2
addr_r[0] => Mux15.IN2
addr_r[0] => Mux16.IN2
addr_r[0] => Mux17.IN2
addr_r[0] => Mux18.IN2
addr_r[0] => Mux19.IN2
addr_r[0] => Mux20.IN2
addr_r[0] => Mux21.IN2
addr_r[0] => Mux22.IN2
addr_r[0] => Mux23.IN2
addr_r[0] => Mux24.IN2
addr_r[0] => Mux25.IN2
addr_r[0] => Mux26.IN2
addr_r[0] => Mux27.IN2
addr_r[0] => Mux28.IN2
addr_r[0] => Mux29.IN2
addr_r[0] => Mux30.IN2
addr_r[0] => Mux31.IN2
addr_r[1] => Mux0.IN1
addr_r[1] => Mux1.IN1
addr_r[1] => Mux2.IN1
addr_r[1] => Mux3.IN1
addr_r[1] => Mux4.IN1
addr_r[1] => Mux5.IN1
addr_r[1] => Mux6.IN1
addr_r[1] => Mux7.IN1
addr_r[1] => Mux8.IN1
addr_r[1] => Mux9.IN1
addr_r[1] => Mux10.IN1
addr_r[1] => Mux11.IN1
addr_r[1] => Mux12.IN1
addr_r[1] => Mux13.IN1
addr_r[1] => Mux14.IN1
addr_r[1] => Mux15.IN1
addr_r[1] => Mux16.IN1
addr_r[1] => Mux17.IN1
addr_r[1] => Mux18.IN1
addr_r[1] => Mux19.IN1
addr_r[1] => Mux20.IN1
addr_r[1] => Mux21.IN1
addr_r[1] => Mux22.IN1
addr_r[1] => Mux23.IN1
addr_r[1] => Mux24.IN1
addr_r[1] => Mux25.IN1
addr_r[1] => Mux26.IN1
addr_r[1] => Mux27.IN1
addr_r[1] => Mux28.IN1
addr_r[1] => Mux29.IN1
addr_r[1] => Mux30.IN1
addr_r[1] => Mux31.IN1
addr_r[2] => Mux0.IN0
addr_r[2] => Mux1.IN0
addr_r[2] => Mux2.IN0
addr_r[2] => Mux3.IN0
addr_r[2] => Mux4.IN0
addr_r[2] => Mux5.IN0
addr_r[2] => Mux6.IN0
addr_r[2] => Mux7.IN0
addr_r[2] => Mux8.IN0
addr_r[2] => Mux9.IN0
addr_r[2] => Mux10.IN0
addr_r[2] => Mux11.IN0
addr_r[2] => Mux12.IN0
addr_r[2] => Mux13.IN0
addr_r[2] => Mux14.IN0
addr_r[2] => Mux15.IN0
addr_r[2] => Mux16.IN0
addr_r[2] => Mux17.IN0
addr_r[2] => Mux18.IN0
addr_r[2] => Mux19.IN0
addr_r[2] => Mux20.IN0
addr_r[2] => Mux21.IN0
addr_r[2] => Mux22.IN0
addr_r[2] => Mux23.IN0
addr_r[2] => Mux24.IN0
addr_r[2] => Mux25.IN0
addr_r[2] => Mux26.IN0
addr_r[2] => Mux27.IN0
addr_r[2] => Mux28.IN0
addr_r[2] => Mux29.IN0
addr_r[2] => Mux30.IN0
addr_r[2] => Mux31.IN0
addr_r[3] => ~NO_FANOUT~
addr_r[4] => ~NO_FANOUT~
addr_r[5] => ~NO_FANOUT~
addr_r[6] => ~NO_FANOUT~
addr_r[7] => ~NO_FANOUT~
addr_r[8] => ~NO_FANOUT~
addr_r[9] => ~NO_FANOUT~
addr_r[10] => ~NO_FANOUT~
addr_r[11] => ~NO_FANOUT~
addr_r[12] => ~NO_FANOUT~
addr_r[13] => ~NO_FANOUT~
addr_r[14] => ~NO_FANOUT~
addr_r[15] => ~NO_FANOUT~
addr_r[16] => ~NO_FANOUT~
addr_r[17] => ~NO_FANOUT~
addr_r[18] => ~NO_FANOUT~
addr_r[19] => ~NO_FANOUT~
addr_r[20] => ~NO_FANOUT~
addr_r[21] => ~NO_FANOUT~
addr_r[22] => ~NO_FANOUT~
addr_r[23] => ~NO_FANOUT~
addr_r[24] => ~NO_FANOUT~
addr_r[25] => ~NO_FANOUT~
addr_r[26] => ~NO_FANOUT~
addr_r[27] => ~NO_FANOUT~
addr_r[28] => ~NO_FANOUT~
addr_r[29] => ~NO_FANOUT~
addr_r[30] => ~NO_FANOUT~
addr_r[31] => ~NO_FANOUT~
d_in[0] => ram_dual_port.DATAB
d_in[0] => ram_dual_port.DATAB
d_in[0] => ram_dual_port.DATAB
d_in[0] => ram_dual_port.DATAB
d_in[0] => ram_dual_port.DATAB
d_in[0] => ram_dual_port.DATAB
d_in[0] => ram_dual_port.DATAB
d_in[0] => ram_dual_port.DATAB
d_in[1] => ram_dual_port.DATAB
d_in[1] => ram_dual_port.DATAB
d_in[1] => ram_dual_port.DATAB
d_in[1] => ram_dual_port.DATAB
d_in[1] => ram_dual_port.DATAB
d_in[1] => ram_dual_port.DATAB
d_in[1] => ram_dual_port.DATAB
d_in[1] => ram_dual_port.DATAB
d_in[2] => ram_dual_port.DATAB
d_in[2] => ram_dual_port.DATAB
d_in[2] => ram_dual_port.DATAB
d_in[2] => ram_dual_port.DATAB
d_in[2] => ram_dual_port.DATAB
d_in[2] => ram_dual_port.DATAB
d_in[2] => ram_dual_port.DATAB
d_in[2] => ram_dual_port.DATAB
d_in[3] => ram_dual_port.DATAB
d_in[3] => ram_dual_port.DATAB
d_in[3] => ram_dual_port.DATAB
d_in[3] => ram_dual_port.DATAB
d_in[3] => ram_dual_port.DATAB
d_in[3] => ram_dual_port.DATAB
d_in[3] => ram_dual_port.DATAB
d_in[3] => ram_dual_port.DATAB
d_in[4] => ram_dual_port.DATAB
d_in[4] => ram_dual_port.DATAB
d_in[4] => ram_dual_port.DATAB
d_in[4] => ram_dual_port.DATAB
d_in[4] => ram_dual_port.DATAB
d_in[4] => ram_dual_port.DATAB
d_in[4] => ram_dual_port.DATAB
d_in[4] => ram_dual_port.DATAB
d_in[5] => ram_dual_port.DATAB
d_in[5] => ram_dual_port.DATAB
d_in[5] => ram_dual_port.DATAB
d_in[5] => ram_dual_port.DATAB
d_in[5] => ram_dual_port.DATAB
d_in[5] => ram_dual_port.DATAB
d_in[5] => ram_dual_port.DATAB
d_in[5] => ram_dual_port.DATAB
d_in[6] => ram_dual_port.DATAB
d_in[6] => ram_dual_port.DATAB
d_in[6] => ram_dual_port.DATAB
d_in[6] => ram_dual_port.DATAB
d_in[6] => ram_dual_port.DATAB
d_in[6] => ram_dual_port.DATAB
d_in[6] => ram_dual_port.DATAB
d_in[6] => ram_dual_port.DATAB
d_in[7] => ram_dual_port.DATAB
d_in[7] => ram_dual_port.DATAB
d_in[7] => ram_dual_port.DATAB
d_in[7] => ram_dual_port.DATAB
d_in[7] => ram_dual_port.DATAB
d_in[7] => ram_dual_port.DATAB
d_in[7] => ram_dual_port.DATAB
d_in[7] => ram_dual_port.DATAB
d_in[8] => ram_dual_port.DATAB
d_in[8] => ram_dual_port.DATAB
d_in[8] => ram_dual_port.DATAB
d_in[8] => ram_dual_port.DATAB
d_in[8] => ram_dual_port.DATAB
d_in[8] => ram_dual_port.DATAB
d_in[8] => ram_dual_port.DATAB
d_in[8] => ram_dual_port.DATAB
d_in[9] => ram_dual_port.DATAB
d_in[9] => ram_dual_port.DATAB
d_in[9] => ram_dual_port.DATAB
d_in[9] => ram_dual_port.DATAB
d_in[9] => ram_dual_port.DATAB
d_in[9] => ram_dual_port.DATAB
d_in[9] => ram_dual_port.DATAB
d_in[9] => ram_dual_port.DATAB
d_in[10] => ram_dual_port.DATAB
d_in[10] => ram_dual_port.DATAB
d_in[10] => ram_dual_port.DATAB
d_in[10] => ram_dual_port.DATAB
d_in[10] => ram_dual_port.DATAB
d_in[10] => ram_dual_port.DATAB
d_in[10] => ram_dual_port.DATAB
d_in[10] => ram_dual_port.DATAB
d_in[11] => ram_dual_port.DATAB
d_in[11] => ram_dual_port.DATAB
d_in[11] => ram_dual_port.DATAB
d_in[11] => ram_dual_port.DATAB
d_in[11] => ram_dual_port.DATAB
d_in[11] => ram_dual_port.DATAB
d_in[11] => ram_dual_port.DATAB
d_in[11] => ram_dual_port.DATAB
d_in[12] => ram_dual_port.DATAB
d_in[12] => ram_dual_port.DATAB
d_in[12] => ram_dual_port.DATAB
d_in[12] => ram_dual_port.DATAB
d_in[12] => ram_dual_port.DATAB
d_in[12] => ram_dual_port.DATAB
d_in[12] => ram_dual_port.DATAB
d_in[12] => ram_dual_port.DATAB
d_in[13] => ram_dual_port.DATAB
d_in[13] => ram_dual_port.DATAB
d_in[13] => ram_dual_port.DATAB
d_in[13] => ram_dual_port.DATAB
d_in[13] => ram_dual_port.DATAB
d_in[13] => ram_dual_port.DATAB
d_in[13] => ram_dual_port.DATAB
d_in[13] => ram_dual_port.DATAB
d_in[14] => ram_dual_port.DATAB
d_in[14] => ram_dual_port.DATAB
d_in[14] => ram_dual_port.DATAB
d_in[14] => ram_dual_port.DATAB
d_in[14] => ram_dual_port.DATAB
d_in[14] => ram_dual_port.DATAB
d_in[14] => ram_dual_port.DATAB
d_in[14] => ram_dual_port.DATAB
d_in[15] => ram_dual_port.DATAB
d_in[15] => ram_dual_port.DATAB
d_in[15] => ram_dual_port.DATAB
d_in[15] => ram_dual_port.DATAB
d_in[15] => ram_dual_port.DATAB
d_in[15] => ram_dual_port.DATAB
d_in[15] => ram_dual_port.DATAB
d_in[15] => ram_dual_port.DATAB
d_in[16] => ram_dual_port.DATAB
d_in[16] => ram_dual_port.DATAB
d_in[16] => ram_dual_port.DATAB
d_in[16] => ram_dual_port.DATAB
d_in[16] => ram_dual_port.DATAB
d_in[16] => ram_dual_port.DATAB
d_in[16] => ram_dual_port.DATAB
d_in[16] => ram_dual_port.DATAB
d_in[17] => ram_dual_port.DATAB
d_in[17] => ram_dual_port.DATAB
d_in[17] => ram_dual_port.DATAB
d_in[17] => ram_dual_port.DATAB
d_in[17] => ram_dual_port.DATAB
d_in[17] => ram_dual_port.DATAB
d_in[17] => ram_dual_port.DATAB
d_in[17] => ram_dual_port.DATAB
d_in[18] => ram_dual_port.DATAB
d_in[18] => ram_dual_port.DATAB
d_in[18] => ram_dual_port.DATAB
d_in[18] => ram_dual_port.DATAB
d_in[18] => ram_dual_port.DATAB
d_in[18] => ram_dual_port.DATAB
d_in[18] => ram_dual_port.DATAB
d_in[18] => ram_dual_port.DATAB
d_in[19] => ram_dual_port.DATAB
d_in[19] => ram_dual_port.DATAB
d_in[19] => ram_dual_port.DATAB
d_in[19] => ram_dual_port.DATAB
d_in[19] => ram_dual_port.DATAB
d_in[19] => ram_dual_port.DATAB
d_in[19] => ram_dual_port.DATAB
d_in[19] => ram_dual_port.DATAB
d_in[20] => ram_dual_port.DATAB
d_in[20] => ram_dual_port.DATAB
d_in[20] => ram_dual_port.DATAB
d_in[20] => ram_dual_port.DATAB
d_in[20] => ram_dual_port.DATAB
d_in[20] => ram_dual_port.DATAB
d_in[20] => ram_dual_port.DATAB
d_in[20] => ram_dual_port.DATAB
d_in[21] => ram_dual_port.DATAB
d_in[21] => ram_dual_port.DATAB
d_in[21] => ram_dual_port.DATAB
d_in[21] => ram_dual_port.DATAB
d_in[21] => ram_dual_port.DATAB
d_in[21] => ram_dual_port.DATAB
d_in[21] => ram_dual_port.DATAB
d_in[21] => ram_dual_port.DATAB
d_in[22] => ram_dual_port.DATAB
d_in[22] => ram_dual_port.DATAB
d_in[22] => ram_dual_port.DATAB
d_in[22] => ram_dual_port.DATAB
d_in[22] => ram_dual_port.DATAB
d_in[22] => ram_dual_port.DATAB
d_in[22] => ram_dual_port.DATAB
d_in[22] => ram_dual_port.DATAB
d_in[23] => ram_dual_port.DATAB
d_in[23] => ram_dual_port.DATAB
d_in[23] => ram_dual_port.DATAB
d_in[23] => ram_dual_port.DATAB
d_in[23] => ram_dual_port.DATAB
d_in[23] => ram_dual_port.DATAB
d_in[23] => ram_dual_port.DATAB
d_in[23] => ram_dual_port.DATAB
d_in[24] => ram_dual_port.DATAB
d_in[24] => ram_dual_port.DATAB
d_in[24] => ram_dual_port.DATAB
d_in[24] => ram_dual_port.DATAB
d_in[24] => ram_dual_port.DATAB
d_in[24] => ram_dual_port.DATAB
d_in[24] => ram_dual_port.DATAB
d_in[24] => ram_dual_port.DATAB
d_in[25] => ram_dual_port.DATAB
d_in[25] => ram_dual_port.DATAB
d_in[25] => ram_dual_port.DATAB
d_in[25] => ram_dual_port.DATAB
d_in[25] => ram_dual_port.DATAB
d_in[25] => ram_dual_port.DATAB
d_in[25] => ram_dual_port.DATAB
d_in[25] => ram_dual_port.DATAB
d_in[26] => ram_dual_port.DATAB
d_in[26] => ram_dual_port.DATAB
d_in[26] => ram_dual_port.DATAB
d_in[26] => ram_dual_port.DATAB
d_in[26] => ram_dual_port.DATAB
d_in[26] => ram_dual_port.DATAB
d_in[26] => ram_dual_port.DATAB
d_in[26] => ram_dual_port.DATAB
d_in[27] => ram_dual_port.DATAB
d_in[27] => ram_dual_port.DATAB
d_in[27] => ram_dual_port.DATAB
d_in[27] => ram_dual_port.DATAB
d_in[27] => ram_dual_port.DATAB
d_in[27] => ram_dual_port.DATAB
d_in[27] => ram_dual_port.DATAB
d_in[27] => ram_dual_port.DATAB
d_in[28] => ram_dual_port.DATAB
d_in[28] => ram_dual_port.DATAB
d_in[28] => ram_dual_port.DATAB
d_in[28] => ram_dual_port.DATAB
d_in[28] => ram_dual_port.DATAB
d_in[28] => ram_dual_port.DATAB
d_in[28] => ram_dual_port.DATAB
d_in[28] => ram_dual_port.DATAB
d_in[29] => ram_dual_port.DATAB
d_in[29] => ram_dual_port.DATAB
d_in[29] => ram_dual_port.DATAB
d_in[29] => ram_dual_port.DATAB
d_in[29] => ram_dual_port.DATAB
d_in[29] => ram_dual_port.DATAB
d_in[29] => ram_dual_port.DATAB
d_in[29] => ram_dual_port.DATAB
d_in[30] => ram_dual_port.DATAB
d_in[30] => ram_dual_port.DATAB
d_in[30] => ram_dual_port.DATAB
d_in[30] => ram_dual_port.DATAB
d_in[30] => ram_dual_port.DATAB
d_in[30] => ram_dual_port.DATAB
d_in[30] => ram_dual_port.DATAB
d_in[30] => ram_dual_port.DATAB
d_in[31] => ram_dual_port.DATAB
d_in[31] => ram_dual_port.DATAB
d_in[31] => ram_dual_port.DATAB
d_in[31] => ram_dual_port.DATAB
d_in[31] => ram_dual_port.DATAB
d_in[31] => ram_dual_port.DATAB
d_in[31] => ram_dual_port.DATAB
d_in[31] => ram_dual_port.DATAB
d_out[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
d_out[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
d_out[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
d_out[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
d_out[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
d_out[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
d_out[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
d_out[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
d_out[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
d_out[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
d_out[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
d_out[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
d_out[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
d_out[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
d_out[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
d_out[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
d_out[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
d_out[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
d_out[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
d_out[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
d_out[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
d_out[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
d_out[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
d_out[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
d_out[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
d_out[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
d_out[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
d_out[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
d_out[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
d_out[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
d_out[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
d_out[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|ex4|int32add:A0
a[0] => Add0.IN32
a[1] => Add0.IN31
a[2] => Add0.IN30
a[3] => Add0.IN29
a[4] => Add0.IN28
a[5] => Add0.IN27
a[6] => Add0.IN26
a[7] => Add0.IN25
a[8] => Add0.IN24
a[9] => Add0.IN23
a[10] => Add0.IN22
a[11] => Add0.IN21
a[12] => Add0.IN20
a[13] => Add0.IN19
a[14] => Add0.IN18
a[15] => Add0.IN17
a[16] => Add0.IN16
a[17] => Add0.IN15
a[18] => Add0.IN14
a[19] => Add0.IN13
a[20] => Add0.IN12
a[21] => Add0.IN11
a[22] => Add0.IN10
a[23] => Add0.IN9
a[24] => Add0.IN8
a[25] => Add0.IN7
a[26] => Add0.IN6
a[27] => Add0.IN5
a[28] => Add0.IN4
a[29] => Add0.IN3
a[30] => Add0.IN2
a[31] => Add0.IN1
b[0] => Add0.IN64
b[1] => Add0.IN63
b[2] => Add0.IN62
b[3] => Add0.IN61
b[4] => Add0.IN60
b[5] => Add0.IN59
b[6] => Add0.IN58
b[7] => Add0.IN57
b[8] => Add0.IN56
b[9] => Add0.IN55
b[10] => Add0.IN54
b[11] => Add0.IN53
b[12] => Add0.IN52
b[13] => Add0.IN51
b[14] => Add0.IN50
b[15] => Add0.IN49
b[16] => Add0.IN48
b[17] => Add0.IN47
b[18] => Add0.IN46
b[19] => Add0.IN45
b[20] => Add0.IN44
b[21] => Add0.IN43
b[22] => Add0.IN42
b[23] => Add0.IN41
b[24] => Add0.IN40
b[25] => Add0.IN39
b[26] => Add0.IN38
b[27] => Add0.IN37
b[28] => Add0.IN36
b[29] => Add0.IN35
b[30] => Add0.IN34
b[31] => Add0.IN33
sum[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|ex4|int32mult:M0
a[0] => Mult0.IN31
a[1] => Mult0.IN30
a[2] => Mult0.IN29
a[3] => Mult0.IN28
a[4] => Mult0.IN27
a[5] => Mult0.IN26
a[6] => Mult0.IN25
a[7] => Mult0.IN24
a[8] => Mult0.IN23
a[9] => Mult0.IN22
a[10] => Mult0.IN21
a[11] => Mult0.IN20
a[12] => Mult0.IN19
a[13] => Mult0.IN18
a[14] => Mult0.IN17
a[15] => Mult0.IN16
a[16] => Mult0.IN15
a[17] => Mult0.IN14
a[18] => Mult0.IN13
a[19] => Mult0.IN12
a[20] => Mult0.IN11
a[21] => Mult0.IN10
a[22] => Mult0.IN9
a[23] => Mult0.IN8
a[24] => Mult0.IN7
a[25] => Mult0.IN6
a[26] => Mult0.IN5
a[27] => Mult0.IN4
a[28] => Mult0.IN3
a[29] => Mult0.IN2
a[30] => Mult0.IN1
a[31] => Mult0.IN0
b[0] => Mult0.IN63
b[1] => Mult0.IN62
b[2] => Mult0.IN61
b[3] => Mult0.IN60
b[4] => Mult0.IN59
b[5] => Mult0.IN58
b[6] => Mult0.IN57
b[7] => Mult0.IN56
b[8] => Mult0.IN55
b[9] => Mult0.IN54
b[10] => Mult0.IN53
b[11] => Mult0.IN52
b[12] => Mult0.IN51
b[13] => Mult0.IN50
b[14] => Mult0.IN49
b[15] => Mult0.IN48
b[16] => Mult0.IN47
b[17] => Mult0.IN46
b[18] => Mult0.IN45
b[19] => Mult0.IN44
b[20] => Mult0.IN43
b[21] => Mult0.IN42
b[22] => Mult0.IN41
b[23] => Mult0.IN40
b[24] => Mult0.IN39
b[25] => Mult0.IN38
b[26] => Mult0.IN37
b[27] => Mult0.IN36
b[28] => Mult0.IN35
b[29] => Mult0.IN34
b[30] => Mult0.IN33
b[31] => Mult0.IN32
prod[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
prod[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
prod[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
prod[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
prod[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
prod[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
prod[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
prod[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
prod[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
prod[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
prod[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
prod[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
prod[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
prod[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
prod[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
prod[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
prod[16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
prod[17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
prod[18] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
prod[19] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
prod[20] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
prod[21] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
prod[22] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
prod[23] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
prod[24] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
prod[25] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
prod[26] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
prod[27] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
prod[28] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
prod[29] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
prod[30] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
prod[31] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


