#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xd29f90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xd1dd40 .scope module, "tb" "tb" 3 30;
 .timescale -12 -12;
L_0xd5f2b0 .functor NOT 1, L_0xd60ae0, C4<0>, C4<0>, C4<0>;
L_0xd60840 .functor XOR 1, L_0xd606e0, L_0xd607a0, C4<0>, C4<0>;
L_0xd609d0 .functor XOR 1, L_0xd60840, L_0xd60900, C4<0>, C4<0>;
v0xd5e5e0_0 .net *"_ivl_10", 0 0, L_0xd60900;  1 drivers
v0xd5e6e0_0 .net *"_ivl_12", 0 0, L_0xd609d0;  1 drivers
v0xd5e7c0_0 .net *"_ivl_2", 0 0, L_0xd60620;  1 drivers
v0xd5e8b0_0 .net *"_ivl_4", 0 0, L_0xd606e0;  1 drivers
v0xd5e990_0 .net *"_ivl_6", 0 0, L_0xd607a0;  1 drivers
v0xd5eac0_0 .net *"_ivl_8", 0 0, L_0xd60840;  1 drivers
v0xd5eba0_0 .var "clk", 0 0;
v0xd5ec40_0 .var/2u "stats1", 159 0;
v0xd5ed00_0 .var/2u "strobe", 0 0;
v0xd5ee50_0 .net "tb_match", 0 0, L_0xd60ae0;  1 drivers
v0xd5ef10_0 .net "tb_mismatch", 0 0, L_0xd5f2b0;  1 drivers
v0xd5efd0_0 .net "x", 0 0, v0xd5bbd0_0;  1 drivers
v0xd5f070_0 .net "y", 0 0, v0xd5bc90_0;  1 drivers
v0xd5f110_0 .net "z_dut", 0 0, L_0xd604c0;  1 drivers
v0xd5f1e0_0 .net "z_ref", 0 0, L_0xd5f420;  1 drivers
L_0xd60620 .concat [ 1 0 0 0], L_0xd5f420;
L_0xd606e0 .concat [ 1 0 0 0], L_0xd5f420;
L_0xd607a0 .concat [ 1 0 0 0], L_0xd604c0;
L_0xd60900 .concat [ 1 0 0 0], L_0xd5f420;
L_0xd60ae0 .cmp/eeq 1, L_0xd60620, L_0xd609d0;
S_0xd31960 .scope module, "good1" "reference_module" 3 71, 3 4 0, S_0xd1dd40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0xd5f380 .functor NOT 1, v0xd5bc90_0, C4<0>, C4<0>, C4<0>;
L_0xd5f420 .functor OR 1, v0xd5bbd0_0, L_0xd5f380, C4<0>, C4<0>;
v0xd2b470_0 .net *"_ivl_0", 0 0, L_0xd5f380;  1 drivers
v0xd2b510_0 .net "x", 0 0, v0xd5bbd0_0;  alias, 1 drivers
v0xd5b6d0_0 .net "y", 0 0, v0xd5bc90_0;  alias, 1 drivers
v0xd5b770_0 .net "z", 0 0, L_0xd5f420;  alias, 1 drivers
S_0xd5b8b0 .scope module, "stim1" "stimulus_gen" 3 66, 3 14 0, S_0xd1dd40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "y";
v0xd5baf0_0 .net "clk", 0 0, v0xd5eba0_0;  1 drivers
v0xd5bbd0_0 .var "x", 0 0;
v0xd5bc90_0 .var "y", 0 0;
E_0xd070d0 .event negedge, v0xd5baf0_0;
E_0xd07250/0 .event negedge, v0xd5baf0_0;
E_0xd07250/1 .event posedge, v0xd5baf0_0;
E_0xd07250 .event/or E_0xd07250/0, E_0xd07250/1;
S_0xd5bd30 .scope module, "top_module1" "top_module" 3 76, 4 19 0, S_0xd1dd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0xd603c0 .functor OR 1, L_0xd5f680, L_0xd5fa80, C4<0>, C4<0>;
L_0xd60430 .functor AND 1, L_0xd5fc50, L_0xd60260, C4<1>, C4<1>;
L_0xd604c0 .functor XOR 1, L_0xd603c0, L_0xd60430, C4<0>, C4<0>;
v0xd5dca0_0 .net *"_ivl_0", 0 0, L_0xd603c0;  1 drivers
v0xd5dd80_0 .net *"_ivl_2", 0 0, L_0xd60430;  1 drivers
v0xd5de60_0 .net "x", 0 0, v0xd5bbd0_0;  alias, 1 drivers
v0xd5df00_0 .net "y", 0 0, v0xd5bc90_0;  alias, 1 drivers
v0xd5dfa0_0 .net "z", 0 0, L_0xd604c0;  alias, 1 drivers
v0xd5e090_0 .net "z1", 0 0, L_0xd5f680;  1 drivers
v0xd5e130_0 .net "z2", 0 0, L_0xd5fa80;  1 drivers
v0xd5e200_0 .net "z3", 0 0, L_0xd5fc50;  1 drivers
v0xd5e2d0_0 .net "z4", 0 0, L_0xd60260;  1 drivers
S_0xd5bf10 .scope module, "inst_A1" "module_A" 4 27, 4 1 0, S_0xd5bd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0xd5f5f0 .functor XOR 1, v0xd5bbd0_0, v0xd5bc90_0, C4<0>, C4<0>;
L_0xd5f680 .functor AND 1, L_0xd5f5f0, v0xd5bbd0_0, C4<1>, C4<1>;
v0xd5c180_0 .net *"_ivl_0", 0 0, L_0xd5f5f0;  1 drivers
v0xd5c280_0 .net "x", 0 0, v0xd5bbd0_0;  alias, 1 drivers
v0xd5c390_0 .net "y", 0 0, v0xd5bc90_0;  alias, 1 drivers
v0xd5c480_0 .net "z", 0 0, L_0xd5f680;  alias, 1 drivers
S_0xd5c580 .scope module, "inst_A2" "module_A" 4 39, 4 1 0, S_0xd5bd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0xd5fbe0 .functor XOR 1, v0xd5bbd0_0, v0xd5bc90_0, C4<0>, C4<0>;
L_0xd5fc50 .functor AND 1, L_0xd5fbe0, v0xd5bbd0_0, C4<1>, C4<1>;
v0xd5c7d0_0 .net *"_ivl_0", 0 0, L_0xd5fbe0;  1 drivers
v0xd5c8d0_0 .net "x", 0 0, v0xd5bbd0_0;  alias, 1 drivers
v0xd5c990_0 .net "y", 0 0, v0xd5bc90_0;  alias, 1 drivers
v0xd5ca30_0 .net "z", 0 0, L_0xd5fc50;  alias, 1 drivers
S_0xd5cb30 .scope module, "inst_B1" "module_B" 4 33, 4 10 0, S_0xd5bd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0xd5f7b0 .functor NOT 1, v0xd5bc90_0, C4<0>, C4<0>, C4<0>;
L_0xd5f840 .functor AND 1, v0xd5bbd0_0, L_0xd5f7b0, C4<1>, C4<1>;
L_0xd5f920 .functor NOT 1, v0xd5bbd0_0, C4<0>, C4<0>, C4<0>;
L_0xd5f990 .functor AND 1, L_0xd5f920, v0xd5bc90_0, C4<1>, C4<1>;
L_0xd5fa80 .functor OR 1, L_0xd5f840, L_0xd5f990, C4<0>, C4<0>;
v0xd5cdb0_0 .net *"_ivl_0", 0 0, L_0xd5f7b0;  1 drivers
v0xd5ce90_0 .net *"_ivl_2", 0 0, L_0xd5f840;  1 drivers
v0xd5cf70_0 .net *"_ivl_4", 0 0, L_0xd5f920;  1 drivers
v0xd5d060_0 .net *"_ivl_6", 0 0, L_0xd5f990;  1 drivers
v0xd5d140_0 .net "x", 0 0, v0xd5bbd0_0;  alias, 1 drivers
v0xd5d230_0 .net "y", 0 0, v0xd5bc90_0;  alias, 1 drivers
v0xd5d360_0 .net "z", 0 0, L_0xd5fa80;  alias, 1 drivers
S_0xd5d4a0 .scope module, "inst_B2" "module_B" 4 45, 4 10 0, S_0xd5bd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0xd5fd80 .functor NOT 1, v0xd5bc90_0, C4<0>, C4<0>, C4<0>;
L_0xd5fe10 .functor AND 1, v0xd5bbd0_0, L_0xd5fd80, C4<1>, C4<1>;
L_0xd5fef0 .functor NOT 1, v0xd5bbd0_0, C4<0>, C4<0>, C4<0>;
L_0xd60170 .functor AND 1, L_0xd5fef0, v0xd5bc90_0, C4<1>, C4<1>;
L_0xd60260 .functor OR 1, L_0xd5fe10, L_0xd60170, C4<0>, C4<0>;
v0xd5d6a0_0 .net *"_ivl_0", 0 0, L_0xd5fd80;  1 drivers
v0xd5d7a0_0 .net *"_ivl_2", 0 0, L_0xd5fe10;  1 drivers
v0xd5d880_0 .net *"_ivl_4", 0 0, L_0xd5fef0;  1 drivers
v0xd5d940_0 .net *"_ivl_6", 0 0, L_0xd60170;  1 drivers
v0xd5da20_0 .net "x", 0 0, v0xd5bbd0_0;  alias, 1 drivers
v0xd5dac0_0 .net "y", 0 0, v0xd5bc90_0;  alias, 1 drivers
v0xd5db60_0 .net "z", 0 0, L_0xd60260;  alias, 1 drivers
S_0xd5e430 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 83, 3 83 0, S_0xd1dd40;
 .timescale -12 -12;
E_0xd096b0 .event anyedge, v0xd5ed00_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xd5ed00_0;
    %nor/r;
    %assign/vec4 v0xd5ed00_0, 0;
    %wait E_0xd096b0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xd5b8b0;
T_1 ;
    %wait E_0xd07250;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0xd5bc90_0, 0;
    %assign/vec4 v0xd5bbd0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0xd5b8b0;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xd070d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 25 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0xd1dd40;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd5eba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd5ed00_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xd1dd40;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0xd5eba0_0;
    %inv;
    %store/vec4 v0xd5eba0_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0xd1dd40;
T_5 ;
    %vpi_call/w 3 58 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 59 "$dumpvars", 32'sb00000000000000000000000000000001, v0xd5baf0_0, v0xd5ef10_0, v0xd5efd0_0, v0xd5f070_0, v0xd5f1e0_0, v0xd5f110_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xd1dd40;
T_6 ;
    %load/vec4 v0xd5ec40_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0xd5ec40_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xd5ec40_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 93 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_6.1 ;
    %load/vec4 v0xd5ec40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd5ec40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 95 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 96 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xd5ec40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd5ec40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 97 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0xd1dd40;
T_7 ;
    %wait E_0xd07250;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd5ec40_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd5ec40_0, 4, 32;
    %load/vec4 v0xd5ee50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0xd5ec40_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 108 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd5ec40_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd5ec40_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd5ec40_0, 4, 32;
T_7.0 ;
    %load/vec4 v0xd5f1e0_0;
    %load/vec4 v0xd5f1e0_0;
    %load/vec4 v0xd5f110_0;
    %xor;
    %load/vec4 v0xd5f1e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0xd5ec40_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 112 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd5ec40_0, 4, 32;
T_7.6 ;
    %load/vec4 v0xd5ec40_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd5ec40_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_q4/mt2015_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/human/mt2015_q4/iter2/response3/top_module.sv";
