Build Timestamp (UTC)	Build	Job	Job URL	Build Trigger	Allow Job Failure	PR#	Branch	Commit	Commit Range	Commit Message	Sketch Filename	Board ID	IDE Version	Program Storage (bytes)	Dynamic Memory (bytes)	# Warnings	Allow Failure	Exit Status	# Board Issues	Board Issue	# Library Issues	Library Issue
2019-04-12 15:18:49	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.7	726	12	1	false	0	0		0	
2019-04-12 15:18:53	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.7	2138	199	1	false	0	0		0	
2019-04-12 15:18:57	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.7	518	9	3	false	0	0		0	
2019-04-12 15:19:01	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.7	1814	229	0	false	0	0		0	
2019-04-12 15:19:05	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.7	762	9	1	false	0	0		0	
2019-04-12 15:19:09	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.7	2110	90	1	false	0	0		0	
2019-04-12 15:19:13	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.7	3512	145	0	false	0	0		0	
2019-04-12 15:19:18	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.7	678	12	1	false	0	0		0	
2019-04-12 15:19:22	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.7	3380	271	7	false	0	0		0	
2019-04-12 15:19:26	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.7	3308	230	7	false	0	0		0	
2019-04-12 15:19:31	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.7	2676	56	1	false	0	0		0	
2019-04-12 15:19:35	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.7	2722	59	1	false	0	0		0	
2019-04-12 15:19:39	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.7	2756	132	1	false	0	0		0	
2019-04-12 15:19:43	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.7	1716	59	0	false	0	0		0	
2019-04-12 15:19:47	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.7	3528	136	0	false	0	0		0	
2019-04-12 15:19:52	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.7	1462	65	0	false	0	0		0	
2019-04-12 15:19:56	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.7	2958	134	0	false	0	0		0	
2019-04-12 15:20:01	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.7	1814	65	0	false	0	0		0	
2019-04-12 15:20:05	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.7	6494	122	1	false	0	0		0	
2019-04-12 15:20:09	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.7	1376	14	0	false	0	0		0	
2019-04-12 15:20:13	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.7	2054	92	0	false	0	0		0	
2019-04-12 15:20:21	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.9	726	12	1	false	0	0		0	
2019-04-12 15:20:25	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.9	2138	199	1	false	0	0		0	
2019-04-12 15:20:30	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.9	518	9	3	false	0	0		0	
2019-04-12 15:20:34	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.9	1814	229	0	false	0	0		0	
2019-04-12 15:20:39	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.9	762	9	1	false	0	0		0	
2019-04-12 15:20:43	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.9	2110	90	1	false	0	0		0	
2019-04-12 15:20:48	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.9	3512	145	0	false	0	0		0	
2019-04-12 15:20:53	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.9	678	12	1	false	0	0		0	
2019-04-12 15:20:57	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.9	3380	271	7	false	0	0		0	
2019-04-12 15:21:02	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.9	3308	230	7	false	0	0		0	
2019-04-12 15:21:07	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.9	2676	56	1	false	0	0		0	
2019-04-12 15:21:11	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.9	2722	59	1	false	0	0		0	
2019-04-12 15:21:16	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.9	2756	132	1	false	0	0		0	
2019-04-12 15:21:21	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.9	1716	59	0	false	0	0		0	
2019-04-12 15:21:26	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.9	3528	136	0	false	0	0		0	
2019-04-12 15:21:30	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.9	1462	65	0	false	0	0		0	
2019-04-12 15:21:35	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.9	2958	134	0	false	0	0		0	
2019-04-12 15:21:40	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.9	1814	65	0	false	0	0		0	
2019-04-12 15:21:44	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.9	6494	122	1	false	0	0		0	
2019-04-12 15:21:49	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.9	1376	14	0	false	0	0		0	
2019-04-12 15:21:53	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.9	2054	92	0	false	0	0		0	
2019-04-12 15:22:01	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.13	716	12	1	false	0	0		0	
2019-04-12 15:22:05	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.13	2080	199	1	false	0	0		0	
2019-04-12 15:22:10	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.13	518	9	3	false	0	0		0	
2019-04-12 15:22:15	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.13	1772	229	0	false	0	0		0	
2019-04-12 15:22:19	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.13	762	9	1	false	0	0		0	
2019-04-12 15:22:24	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.13	2044	90	1	false	0	0		0	
2019-04-12 15:22:29	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.13	3442	145	0	false	0	0		0	
2019-04-12 15:22:33	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.13	668	12	1	false	0	0		0	
2019-04-12 15:22:38	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.13	3320	271	7	false	0	0		0	
2019-04-12 15:22:43	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.13	3248	230	7	false	0	0		0	
2019-04-12 15:22:48	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.13	2660	56	1	false	0	0		0	
2019-04-12 15:22:52	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.13	2704	59	1	false	0	0		0	
2019-04-12 15:22:57	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.13	2694	132	1	false	0	0		0	
2019-04-12 15:23:02	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.13	1696	59	0	false	0	0		0	
2019-04-12 15:23:07	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.13	3454	136	0	false	0	0		0	
2019-04-12 15:23:12	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.13	1440	65	0	false	0	0		0	
2019-04-12 15:23:16	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.13	2894	134	0	false	0	0		0	
2019-04-12 15:23:21	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.13	1792	65	0	false	0	0		0	
2019-04-12 15:23:26	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.13	6420	122	1	false	0	0		0	
2019-04-12 15:23:31	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.13	1366	14	0	false	0	0		0	
2019-04-12 15:23:35	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.13	1988	92	0	false	0	0		0	
2019-04-12 15:23:41	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.5	716	12	1	false	0	0		0	
2019-04-12 15:23:44	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.5	2074	193	1	false	0	0		0	
2019-04-12 15:23:47	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.5	518	9	3	false	0	0		0	
2019-04-12 15:23:50	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.5	1766	223	0	false	0	0		0	
2019-04-12 15:23:53	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.5	762	9	1	false	0	0		0	
2019-04-12 15:23:57	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.5	2038	84	1	false	0	0		0	
2019-04-12 15:24:00	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.5	3436	139	0	false	0	0		0	
2019-04-12 15:24:03	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.5	668	12	1	false	0	0		0	
2019-04-12 15:24:06	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.5	3314	265	7	false	0	0		0	
2019-04-12 15:24:10	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.5	3242	224	7	false	0	0		0	
2019-04-12 15:24:13	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.5	2656	52	1	false	0	0		0	
2019-04-12 15:24:16	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.5	2700	55	1	false	0	0		0	
2019-04-12 15:24:19	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.5	2688	126	1	false	0	0		0	
2019-04-12 15:24:23	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.5	1696	59	0	false	0	0		0	
2019-04-12 15:24:26	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.5	3448	130	0	false	0	0		0	
2019-04-12 15:24:29	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.5	1440	65	0	false	0	0		0	
2019-04-12 15:24:32	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.5	2888	128	0	false	0	0		0	
2019-04-12 15:24:36	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.5	1792	65	0	false	0	0		0	
2019-04-12 15:24:39	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.5	6420	122	1	false	0	0		0	
2019-04-12 15:24:42	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.5	1366	14	0	false	0	0		0	
2019-04-12 15:24:45	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.5	1982	86	0	false	0	0		0	
2019-04-12 15:24:51	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.9	716	12	1	false	0	0		0	
2019-04-12 15:24:54	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.9	2058	193	1	false	0	0		0	
2019-04-12 15:24:57	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.9	506	9	3	false	0	0		0	
2019-04-12 15:25:00	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.9	1726	223	0	false	0	0		0	
2019-04-12 15:25:03	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.9	750	9	1	false	0	0		0	
2019-04-12 15:25:05	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.9	2022	84	1	false	0	0		0	
2019-04-12 15:25:08	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.9	3430	139	0	false	0	0		0	
2019-04-12 15:25:11	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.9	668	12	1	false	0	0		0	
2019-04-12 15:25:14	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.9	3280	265	7	false	0	0		0	
2019-04-12 15:25:17	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.9	3208	224	7	false	0	0		0	
2019-04-12 15:25:20	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.9	2442	52	1	false	0	0		0	
2019-04-12 15:25:23	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.9	2486	55	1	false	0	0		0	
2019-04-12 15:25:26	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.9	2660	126	1	false	0	0		0	
2019-04-12 15:25:29	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.9	1696	59	0	false	0	0		0	
2019-04-12 15:25:32	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.9	3434	130	0	false	0	0		0	
2019-04-12 15:25:35	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.9	1426	65	0	false	0	0		0	
2019-04-12 15:25:38	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.9	2872	128	0	false	0	0		0	
2019-04-12 15:25:41	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.9	1792	65	0	false	0	0		0	
2019-04-12 15:25:44	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.9	6344	122	1	false	0	0		0	
2019-04-12 15:25:46	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.9	1340	14	0	false	0	0		0	
2019-04-12 15:25:49	44	44.2	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304769	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.9	1968	86	0	false	0	0		0	
