*-27.000000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
@200
-Test details
@22
top.tb_mess_filt_unit_test.tb.i_test.iterations
top.tb_mess_filt_unit_test.tb.i_test.log_level
top.tb_mess_filt_unit_test.tb.i_test.error_beh
top.tb_mess_filt_unit_test.tb.i_test.loop_ctr
@200
-System
@22
top.tb_mess_filt_unit_test.tb.i_test.res_n
top.tb_mess_filt_unit_test.tb.i_test.clk_sys
@200
-Stimuli inputs
@800200
-Input frame
@22
top.tb_mess_filt_unit_test.tb.i_test.frame_info.rec_ident_in[28:0]
top.tb_mess_filt_unit_test.tb.i_test.frame_info.ident_type
top.tb_mess_filt_unit_test.tb.i_test.frame_info.frame_type
top.tb_mess_filt_unit_test.tb.i_test.frame_info.rec_ident_valid
@1000200
-Input frame
@800200
-Filter settings
@22
top.tb_mess_filt_unit_test.tb.i_test.drv_settings.drv_filter_a_mask[28:0]
top.tb_mess_filt_unit_test.tb.i_test.drv_settings.drv_filter_a_ctrl[3:0]
top.tb_mess_filt_unit_test.tb.i_test.drv_settings.drv_filter_a_bits[28:0]
top.tb_mess_filt_unit_test.tb.i_test.drv_settings.drv_filter_b_mask[28:0]
top.tb_mess_filt_unit_test.tb.i_test.drv_settings.drv_filter_b_ctrl[3:0]
top.tb_mess_filt_unit_test.tb.i_test.drv_settings.drv_filter_b_bits[28:0]
top.tb_mess_filt_unit_test.tb.i_test.drv_settings.drv_filter_c_mask[28:0]
top.tb_mess_filt_unit_test.tb.i_test.drv_settings.drv_filter_c_ctrl[3:0]
top.tb_mess_filt_unit_test.tb.i_test.drv_settings.drv_filter_c_bits[28:0]
top.tb_mess_filt_unit_test.tb.i_test.drv_settings.drv_filter_ran_ctrl[3:0]
top.tb_mess_filt_unit_test.tb.i_test.drv_settings.drv_filter_ran_lo_th[28:0]
top.tb_mess_filt_unit_test.tb.i_test.drv_settings.drv_filter_ran_hi_th[28:0]
top.tb_mess_filt_unit_test.tb.i_test.drv_settings.drv_filters_ena
@1000200
-Filter settings
@200
-Circuit state
@22
+{Filter A valid} top.tb_mess_filt_unit_test.tb.i_test.frame_filters_comp.int_filter_a_valid
+{Filter B valid} top.tb_mess_filt_unit_test.tb.i_test.frame_filters_comp.int_filter_b_valid
+{Filter C valid} top.tb_mess_filt_unit_test.tb.i_test.frame_filters_comp.int_filter_c_valid
+{Filter Range valid} top.tb_mess_filt_unit_test.tb.i_test.frame_filters_comp.int_filter_ran_valid
@200
-Bit Filter A
@22
+{Filter A mask} top.tb_mess_filt_unit_test.tb.i_test.frame_filters_comp.drv_filter_a_mask[28:0]
+{Filter A bits} top.tb_mess_filt_unit_test.tb.i_test.frame_filters_comp.drv_filter_a_bits[28:0]
+{Filter A enable} top.tb_mess_filt_unit_test.tb.i_test.frame_filters_comp.filter_a_enable
@200
-Bit Filter B
@22
+{Filter B mask} top.tb_mess_filt_unit_test.tb.i_test.frame_filters_comp.drv_filter_b_mask[28:0]
+{Filter B bits} top.tb_mess_filt_unit_test.tb.i_test.frame_filters_comp.drv_filter_b_bits[28:0]
+{Filter B enable} top.tb_mess_filt_unit_test.tb.i_test.frame_filters_comp.filter_b_enable
@200
-Bit Filter C
@22
+{Filter C mask} top.tb_mess_filt_unit_test.tb.i_test.frame_filters_comp.drv_filter_c_mask[28:0]
+{Filter C bits} top.tb_mess_filt_unit_test.tb.i_test.frame_filters_comp.drv_filter_c_bits[28:0]
+{Filter C enable} top.tb_mess_filt_unit_test.tb.i_test.frame_filters_comp.filter_c_enable
@200
-Range Filter
@22
+{Filter Range High threshold} top.tb_mess_filt_unit_test.tb.i_test.frame_filters_comp.drv_filter_ran_hi_th[28:0]
+{Filter Range Low threshold} top.tb_mess_filt_unit_test.tb.i_test.frame_filters_comp.drv_filter_ran_lo_th[28:0]
+{Filter Range enable} top.tb_mess_filt_unit_test.tb.i_test.frame_filters_comp.filter_range_enable
@200
-Circuit outputs
@22
+{Output valid} top.tb_mess_filt_unit_test.tb.i_test.out_ident_valid
