# create opcode for value 0x78, depends on three registers
opcode 127 ADD(Reg, Reg, Reg) {
    MI,GE,HE;  # assert the MI, GE, and HE signals when the phase counter is 0, opcode is 78 for all flags
    TX,MI,MT,GE;
    *: ; # explicit no operation, `*:` reqired as repeated `;` ignored
    overflow = 1: MI, MT, TX;
    overflow = 0: ;
}

header {
    HE, TE, MT # any condition codes here are an error (other than `*:`)
}

opcode 0x11 JMP(Reg) {
    TX, RE;
}

output(878) {
    0: MT;
    1: TE;
    2: HE;
    3: MI;
    4: GE;
    5: TX;
    6: RE;
}

input {
    opsize: 7;
    phase: 4;
}

opcode 0x11 JMP(Reg) = overflow = 1: TX, RE;