
---------- Begin Simulation Statistics ----------
final_tick                               589457216000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59703                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701516                       # Number of bytes of host memory used
host_op_rate                                    59901                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10259.95                       # Real time elapsed on the host
host_tick_rate                               57452256                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612547934                       # Number of instructions simulated
sim_ops                                     614585516                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.589457                       # Number of seconds simulated
sim_ticks                                589457216000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.945376                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               78204751                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            89946993                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7166206                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        120537176                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10560145                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10733372                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          173227                       # Number of indirect misses.
system.cpu0.branchPred.lookups              154563532                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1061872                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018205                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5002975                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143203629                       # Number of branches committed
system.cpu0.commit.bw_lim_events             16581440                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058485                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       39518322                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580283445                       # Number of instructions committed
system.cpu0.commit.committedOps             581302930                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1080016767                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.538235                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.303824                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    795677302     73.67%     73.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    173279842     16.04%     89.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     39739172      3.68%     93.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     36118167      3.34%     96.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     11022109      1.02%     97.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4143004      0.38%     98.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1454850      0.13%     98.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2000881      0.19%     98.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     16581440      1.54%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1080016767                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887297                       # Number of function calls committed.
system.cpu0.commit.int_insts                561281927                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179950769                       # Number of loads committed
system.cpu0.commit.membars                    2037585                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037591      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322225380     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135822      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180968966     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70917352     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581302930                       # Class of committed instruction
system.cpu0.commit.refs                     251886342                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580283445                       # Number of Instructions Simulated
system.cpu0.committedOps                    581302930                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.011790                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.011790                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            195500556                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2175948                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            77445834                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             633594485                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               446969974                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                437307649                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5009735                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              4362182                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3182511                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  154563532                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                109586722                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    638790334                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3005799                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          111                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     642878433                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 109                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               14345932                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.132399                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         442006905                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          88764896                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.550689                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1087970425                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.591835                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.881195                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               629713522     57.88%     57.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               339358898     31.19%     89.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                71468651      6.57%     95.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                38153697      3.51%     99.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 4407231      0.41%     99.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2765878      0.25%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   57897      0.01%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1021738      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1022913      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1087970425                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      25                       # number of floating regfile writes
system.cpu0.idleCycles                       79437890                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5080283                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               147203644                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.523870                       # Inst execution rate
system.cpu0.iew.exec_refs                   269061761                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  75011690                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              154028806                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            194878122                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021074                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2413184                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            76731112                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          620799043                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            194050071                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5261371                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            611570113                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                748497                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4731313                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5009735                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              6779539                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       111483                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         8644459                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        32093                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         8119                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2415908                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     14927353                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4795539                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          8119                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       855629                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4224654                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                252658387                       # num instructions consuming a value
system.cpu0.iew.wb_count                    605376155                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.883831                       # average fanout of values written-back
system.cpu0.iew.wb_producers                223307194                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.518564                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     605436622                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               745700804                       # number of integer regfile reads
system.cpu0.int_regfile_writes              387813529                       # number of integer regfile writes
system.cpu0.ipc                              0.497070                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.497070                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038479      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            337786066     54.76%     55.09% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4139026      0.67%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018064      0.17%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           196883269     31.92%     87.85% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           74966529     12.15%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             14      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             616831485                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     54                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           49                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               150                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1346461                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002183                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 275865     20.49%     20.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     20.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     20.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     20.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     20.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     20.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     20.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     20.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     20.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     20.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     20.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     20.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     20.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     20.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     20.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     20.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     20.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     20.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     20.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     20.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     20.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     20.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     20.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     20.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     20.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     20.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     20.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     20.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     20.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     20.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     20.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     20.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     20.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     20.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     20.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     20.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     20.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     20.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     20.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     20.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     20.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     20.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     20.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                969221     71.98%     92.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               101373      7.53%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             616139413                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2323074272                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    605376106                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        660302164                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 617740191                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                616831485                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3058852                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       39496109                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            94523                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           367                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     16964395                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1087970425                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.566956                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.801544                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          640067102     58.83%     58.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          312263546     28.70%     87.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          111433417     10.24%     97.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           18303489      1.68%     99.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3787085      0.35%     99.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1357778      0.12%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             544343      0.05%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             121970      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              91695      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1087970425                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.528377                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         10316893                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1976047                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           194878122                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           76731112                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    880                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1167408315                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11506572                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              168273635                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370566458                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7236700                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               453152618                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               9601888                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                17151                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            767849825                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             628439378                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          403465251                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                433595506                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              10862270                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5009735                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             27843258                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                32898785                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       767849785                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         95673                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2815                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 15159039                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2812                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1684245685                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1249606975                       # The number of ROB writes
system.cpu0.timesIdled                       14492536                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  847                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            74.411757                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4541133                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             6102709                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           800258                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7856022                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            215497                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         364478                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          148981                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8784730                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3204                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017923                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           475347                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095774                       # Number of branches committed
system.cpu1.commit.bw_lim_events               842589                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054423                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4740626                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32264489                       # Number of instructions committed
system.cpu1.commit.committedOps              33282586                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    197533780                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.168491                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.818088                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    183781407     93.04%     93.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      6929241      3.51%     96.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2290066      1.16%     97.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1999898      1.01%     98.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       509729      0.26%     98.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       158066      0.08%     99.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       955927      0.48%     99.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        66857      0.03%     99.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       842589      0.43%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    197533780                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320852                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31049342                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248914                       # Number of loads committed
system.cpu1.commit.membars                    2035967                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035967      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19083508     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266837     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1896136      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33282586                       # Class of committed instruction
system.cpu1.commit.refs                      12162985                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32264489                       # Number of Instructions Simulated
system.cpu1.committedOps                     33282586                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.154628                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.154628                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            178040950                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               328594                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4363100                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39917114                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5132568                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 12387970                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                475549                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               590891                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2337302                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8784730                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5177093                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    191948867                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                49960                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      40823790                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1600920                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.044239                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5625011                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4756630                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.205583                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         198374339                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.210925                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.640984                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               173094918     87.26%     87.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14664372      7.39%     94.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 6250308      3.15%     97.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2927610      1.48%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1295127      0.65%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  138683      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    3046      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      52      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     223      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           198374339                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         201601                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              506602                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7703252                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.183466                       # Inst execution rate
system.cpu1.iew.exec_refs                    13087604                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2947609                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              152338454                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10309393                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018542                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           316474                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2982919                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           38016049                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10139995                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           567757                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             36431944                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                761908                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1690993                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                475549                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3675518                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        32894                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          164597                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         5058                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          178                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          498                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1060479                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        68848                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           178                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        92386                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        414216                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 21487872                       # num instructions consuming a value
system.cpu1.iew.wb_count                     36056530                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.866177                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18612291                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.181576                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      36065178                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                44773438                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24588204                       # number of integer regfile writes
system.cpu1.ipc                              0.162479                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.162479                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036067      5.50%      5.50% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21798624     58.92%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11226542     30.34%     94.76% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1938327      5.24%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              36999701                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1160575                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.031367                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 233707     20.14%     20.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     20.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     20.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     20.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     20.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     20.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     20.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     20.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     20.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     20.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                816325     70.34%     90.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               110541      9.52%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              36124195                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         273620222                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     36056518                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         42749618                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  34961368                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 36999701                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054681                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4733462                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            85932                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           258                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1984004                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    198374339                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.186515                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.650169                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          176237742     88.84%     88.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           14121794      7.12%     95.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4420503      2.23%     98.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1511983      0.76%     98.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1453345      0.73%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             242617      0.12%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             272809      0.14%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              70735      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              42811      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      198374339                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.186325                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6162516                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          526159                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10309393                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2982919                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    100                       # number of misc regfile reads
system.cpu1.numCycles                       198575940                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   980329503                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              162930956                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22413821                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6757729                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6335723                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1442250                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 6549                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             48147057                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              39048492                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26928903                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 12762452                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               7175759                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                475549                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             15838228                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4515082                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        48147045                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         31431                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               573                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 14249843                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           573                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   234714195                       # The number of ROB reads
system.cpu1.rob.rob_writes                   76888515                       # The number of ROB writes
system.cpu1.timesIdled                           2093                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          3554296                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               752077                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             4719894                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              20392                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1095006                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4759544                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9488307                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1102932                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        32817                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     33424287                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2367180                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     66826588                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2399997                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 589457216000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3292539                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1610807                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3117819                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              327                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            249                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1466265                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1466259                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3292539                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           301                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     14247105                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14247105                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    407654720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               407654720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              517                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4759681                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4759681    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4759681                       # Request fanout histogram
system.membus.respLayer1.occupancy        24729579893                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         16945014724                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   589457216000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 589457216000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 589457216000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 589457216000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 589457216000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   589457216000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 589457216000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 589457216000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 589457216000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 589457216000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 20                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       575329100                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1074229464.087626                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        38500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3358104000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   583703925000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5753291000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 589457216000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     91810088                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        91810088                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     91810088                       # number of overall hits
system.cpu0.icache.overall_hits::total       91810088                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17776633                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17776633                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17776633                       # number of overall misses
system.cpu0.icache.overall_misses::total     17776633                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 233183184496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 233183184496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 233183184496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 233183184496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    109586721                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    109586721                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    109586721                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    109586721                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.162215                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.162215                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.162215                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.162215                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13117.398806                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13117.398806                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13117.398806                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13117.398806                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3306                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               63                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    52.476190                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16772980                       # number of writebacks
system.cpu0.icache.writebacks::total         16772980                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1003620                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1003620                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1003620                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1003620                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16773013                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16773013                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16773013                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16773013                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 206991510998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 206991510998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 206991510998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 206991510998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.153057                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.153057                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.153057                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.153057                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12340.747068                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12340.747068                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12340.747068                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12340.747068                       # average overall mshr miss latency
system.cpu0.icache.replacements              16772980                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     91810088                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       91810088                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17776633                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17776633                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 233183184496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 233183184496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    109586721                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    109586721                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.162215                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.162215                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13117.398806                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13117.398806                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1003620                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1003620                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16773013                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16773013                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 206991510998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 206991510998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.153057                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.153057                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12340.747068                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12340.747068                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 589457216000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999915                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          108582840                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16772980                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.473676                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999915                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        235946454                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       235946454                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 589457216000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    227336607                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       227336607                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    227336607                       # number of overall hits
system.cpu0.dcache.overall_hits::total      227336607                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     26069866                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      26069866                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     26069866                       # number of overall misses
system.cpu0.dcache.overall_misses::total     26069866                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 710687902218                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 710687902218                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 710687902218                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 710687902218                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    253406473                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    253406473                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    253406473                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    253406473                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.102878                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.102878                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.102878                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.102878                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 27260.895864                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27260.895864                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 27260.895864                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27260.895864                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      6173424                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       352970                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           121731                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4239                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    50.713656                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    83.267280                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     15579763                       # number of writebacks
system.cpu0.dcache.writebacks::total         15579763                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     10883083                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     10883083                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     10883083                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     10883083                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     15186783                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     15186783                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     15186783                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     15186783                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 283676263797                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 283676263797                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 283676263797                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 283676263797                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.059931                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.059931                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.059931                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.059931                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18679.154354                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18679.154354                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18679.154354                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18679.154354                       # average overall mshr miss latency
system.cpu0.dcache.replacements              15579763                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    163354400                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      163354400                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     19136547                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     19136547                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 438860306500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 438860306500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    182490947                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    182490947                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.104863                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.104863                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22933.097936                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22933.097936                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      6807531                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      6807531                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12329016                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12329016                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 201262696500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 201262696500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.067560                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.067560                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16324.311405                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16324.311405                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     63982207                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      63982207                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      6933319                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      6933319                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 271827595718                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 271827595718                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70915526                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70915526                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.097769                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.097769                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 39205.984279                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 39205.984279                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4075552                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4075552                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2857767                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2857767                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  82413567297                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  82413567297                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040298                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040298                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 28838.448795                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28838.448795                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1156                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1156                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          745                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          745                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      7110000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7110000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1901                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1901                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.391899                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.391899                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  9543.624161                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  9543.624161                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          732                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          732                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       983500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       983500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.006839                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.006839                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 75653.846154                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75653.846154                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1706                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1706                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          135                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          135                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       652500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       652500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1841                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1841                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.073330                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.073330                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4833.333333                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4833.333333                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          135                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          135                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       517500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       517500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.073330                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.073330                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3833.333333                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3833.333333                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       612355                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         612355                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       405850                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       405850                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  32558293500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  32558293500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018205                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018205                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.398594                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.398594                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 80222.479980                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 80222.479980                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       405850                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       405850                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  32152443500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  32152443500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.398594                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.398594                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 79222.479980                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 79222.479980                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 589457216000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.970944                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          243544253                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15592413                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.619408                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.970944                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999092                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999092                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        524449285                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       524449285                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 589457216000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16722428                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            14254268                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 415                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              128923                       # number of demand (read+write) hits
system.l2.demand_hits::total                 31106034                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16722428                       # number of overall hits
system.l2.overall_hits::.cpu0.data           14254268                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                415                       # number of overall hits
system.l2.overall_hits::.cpu1.data             128923                       # number of overall hits
system.l2.overall_hits::total                31106034                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             50581                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1324499                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1762                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            915940                       # number of demand (read+write) misses
system.l2.demand_misses::total                2292782                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            50581                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1324499                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1762                       # number of overall misses
system.l2.overall_misses::.cpu1.data           915940                       # number of overall misses
system.l2.overall_misses::total               2292782                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4271797996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 133632213536                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    163929499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  93304679233                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     231372620264                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4271797996                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 133632213536                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    163929499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  93304679233                       # number of overall miss cycles
system.l2.overall_miss_latency::total    231372620264                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16773009                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        15578767                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2177                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1044863                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             33398816                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16773009                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       15578767                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2177                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1044863                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            33398816                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003016                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.085020                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.809371                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.876613                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.068649                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003016                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.085020                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.809371                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.876613                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.068649                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84454.597497                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 100892.649625                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93036.038025                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 101867.676085                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100913.484258                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84454.597497                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 100892.649625                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93036.038025                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 101867.676085                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100913.484258                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             129624                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      4747                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      27.306509                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2391373                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1610807                       # number of writebacks
system.l2.writebacks::total                   1610807                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          46460                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           3240                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               49712                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         46460                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          3240                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              49712                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        50575                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1278039                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1756                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       912700                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2243070                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        50575                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1278039                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1756                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       912700                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2563147                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4806217                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3765728496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 117587232631                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    146030999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  83954396746                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 205453388872                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3765728496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 117587232631                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    146030999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  83954396746                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 239148497710                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 444601886582                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003015                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.082037                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.806615                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.873512                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.067160                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003015                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.082037                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.806615                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.873512                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.143904                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74458.299476                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 92005.981532                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83161.161162                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 91984.657331                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91594.729042                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74458.299476                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 92005.981532                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83161.161162                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 91984.657331                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 93302.685219                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92505.579041                       # average overall mshr miss latency
system.l2.replacements                        7063527                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4248971                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4248971                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4248971                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4248971                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     29065064                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         29065064                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     29065064                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     29065064                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2563147                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2563147                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 239148497710                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 239148497710                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 93302.685219                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 93302.685219                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    7                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 43                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       148500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       148500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           28                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               50                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.954545                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.785714                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.860000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7071.428571                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3453.488372                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           21                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           22                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            43                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       415500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       437000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       852500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.954545                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.785714                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.860000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19785.714286                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19863.636364                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19825.581395                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           19                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        78000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       311000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       389000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20733.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20473.684211                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2431743                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            74249                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2505992                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         827650                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         665502                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1493152                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  81842756266                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  66635266440                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  148478022706                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3259393                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       739751                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3999144                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.253928                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.899630                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.373368                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 98885.708048                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100127.822967                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99439.322123                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        24911                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         2315                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            27226                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       802739                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       663187                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1465926                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  71884105812                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  59834682446                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 131718788258                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.246285                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.896500                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.366560                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 89548.540450                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 90222.942316                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89853.640810                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16722428                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           415                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16722843                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        50581                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1762                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            52343                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4271797996                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    163929499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4435727495                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16773009                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2177                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16775186                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003016                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.809371                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003120                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84454.597497                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93036.038025                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84743.470856                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            6                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            6                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            12                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        50575                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1756                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        52331                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3765728496                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    146030999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3911759495                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003015                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.806615                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003120                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74458.299476                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83161.161162                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74750.329537                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     11822525                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        54674                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          11877199                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       496849                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       250438                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          747287                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  51789457270                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  26669412793                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  78458870063                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12319374                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       305112                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12624486                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.040331                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.820807                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.059193                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 104235.808606                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 106491.078802                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104991.616424                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        21549                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          925                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        22474                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       475300                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       249513                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       724813                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  45703126819                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  24119714300                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  69822841119                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.038582                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.817775                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.057413                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 96156.378748                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 96667.164837                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 96332.214128                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           56                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                58                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          373                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            5                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             378                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      5265994                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data        52000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      5317994                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          429                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           436                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.869464                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.714286                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.866972                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 14117.946381                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data        10400                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 14068.767196                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           77                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           78                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          296                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            4                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          300                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      5873996                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        84999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      5958995                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.689977                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.571429                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.688073                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19844.581081                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 21249.750000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19863.316667                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 589457216000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 589457216000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999847                       # Cycle average of tags in use
system.l2.tags.total_refs                    69178632                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7063662                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.793593                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      34.587086                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.942553                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.433407                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.002994                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.864974                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    15.168834                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.540423                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.045977                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.147397                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000047                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.029140                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.237013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            19                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.296875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.703125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 540770574                       # Number of tag accesses
system.l2.tags.data_accesses                540770574                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 589457216000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3236736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      81820480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        112384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      58415552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    160977920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          304563072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3236736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       112384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3349120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    103091648                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       103091648                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          50574                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1278445                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1756                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         912743                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2515280                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4758798                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1610807                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1610807                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5491045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        138806478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           190657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         99100580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    273095172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             516683932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5491045                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       190657                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5681702                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      174892503                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            174892503                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      174892503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5491045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       138806478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          190657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        99100580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    273095172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            691576435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1566757.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     50573.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1221851.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1756.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    897368.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2511946.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004802666750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        95825                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        95825                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8822507                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1474394                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4758798                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1610807                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4758798                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1610807                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  75304                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 44050                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            209391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            203925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            240679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            871739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            286915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            327059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            334032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            294852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            296637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            260194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           244874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           229455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           241471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           214407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           213603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           214261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             67729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             65383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             65505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             64968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            124342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            139896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            183595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            146328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            131986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            111461                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            93825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            82130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            76814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            73984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            71060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            67734                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.79                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 184432636768                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                23417470000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            272248149268                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     39379.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58129.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3448965                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  989311                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.64                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.14                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4758798                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1610807                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1308403                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  782152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  353033                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  283581                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  244901                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  212000                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  194092                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  180036                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  164249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  151138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 160553                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 254990                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 145047                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  88192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  68300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  48377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  30183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  12783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    284                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  42418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  84005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  95563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  97372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  97368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  97645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  98152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  98330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  98656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 102151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  97758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  97297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  95990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  95112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  95003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  95319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1811944                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    220.764121                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   124.802812                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   292.617873                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1038919     57.34%     57.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       365564     20.18%     77.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        90301      4.98%     82.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        51192      2.83%     85.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        38221      2.11%     87.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        31604      1.74%     89.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        27606      1.52%     90.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        24759      1.37%     92.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       143778      7.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1811944                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        95825                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      48.875346                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.298672                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    306.523463                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        95820     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-20479            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::81920-86015            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         95825                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        95825                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.350013                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.326742                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.914899                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            81691     85.25%     85.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1415      1.48%     86.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8148      8.50%     95.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3108      3.24%     98.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1038      1.08%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              277      0.29%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               93      0.10%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               38      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               10      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         95825                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              299743616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4819456                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               100271360                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               304563072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            103091648                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       508.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       170.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    516.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    174.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.97                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  589457192500                       # Total gap between requests
system.mem_ctrls.avgGap                      92542.19                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3236672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     78198464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       112384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     57431552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    160764544                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    100271360                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5490936.258213521913                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 132661814.763499304652                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 190656.754976429016                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 97431247.664970472455                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 272733185.100239753723                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 170107952.330165386200                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        50574                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1278445                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1756                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       912743                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2515280                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1610807                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1673521066                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  65070041161                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     72639062                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  46224510482                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 159207437497                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 14111800168619                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33090.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     50897.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41366.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     50643.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     63296.11                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8760702.04                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6179341560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3284371365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         13672400280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3700948680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     46530706560.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     131021163870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     116017959360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       320406891675                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        543.562591                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 300061676521                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19683040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 269712499479                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6758038560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3591956115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         19767746880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4477434120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     46530706560.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     193475282400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      63425017440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       338026182075                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        573.453294                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 162596026510                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19683040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 407178149490                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                167                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5831154059.523809                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   28002444377.706291                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           81     96.43%     96.43% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.19%     97.62% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.19%     98.81% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.19%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        39500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 223186768500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    99640275000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 489816941000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 589457216000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5174562                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5174562                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5174562                       # number of overall hits
system.cpu1.icache.overall_hits::total        5174562                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2531                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2531                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2531                       # number of overall misses
system.cpu1.icache.overall_misses::total         2531                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    192496500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    192496500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    192496500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    192496500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5177093                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5177093                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5177093                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5177093                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000489                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000489                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000489                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000489                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 76055.511655                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 76055.511655                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 76055.511655                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 76055.511655                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           17                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           17                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2145                       # number of writebacks
system.cpu1.icache.writebacks::total             2145                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          354                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          354                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          354                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          354                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2177                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2177                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2177                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2177                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    172037500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    172037500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    172037500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    172037500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000421                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000421                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000421                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000421                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 79025.034451                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 79025.034451                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 79025.034451                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 79025.034451                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2145                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5174562                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5174562                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2531                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2531                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    192496500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    192496500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5177093                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5177093                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000489                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000489                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 76055.511655                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 76055.511655                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          354                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          354                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2177                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2177                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    172037500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    172037500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000421                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000421                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 79025.034451                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 79025.034451                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 589457216000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.203029                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5169008                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2145                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2409.793939                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        352449500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.203029                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975095                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975095                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10356363                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10356363                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 589457216000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9109788                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9109788                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9109788                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9109788                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2614074                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2614074                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2614074                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2614074                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 255121163755                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 255121163755                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 255121163755                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 255121163755                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11723862                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11723862                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11723862                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11723862                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.222970                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.222970                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.222970                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.222970                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 97595.234012                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 97595.234012                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 97595.234012                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 97595.234012                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1752829                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       237611                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            32156                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3213                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    54.510169                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    73.953003                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1044369                       # number of writebacks
system.cpu1.dcache.writebacks::total          1044369                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1982380                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1982380                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1982380                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1982380                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       631694                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       631694                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       631694                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       631694                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  61574790823                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  61574790823                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  61574790823                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  61574790823                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053881                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053881                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053881                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053881                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 97475.661987                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 97475.661987                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 97475.661987                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 97475.661987                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1044369                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8259102                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8259102                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1569045                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1569045                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 127656749000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 127656749000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9828147                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9828147                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.159648                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.159648                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 81359.520600                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 81359.520600                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1263719                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1263719                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       305326                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       305326                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  27925169500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  27925169500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031066                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031066                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 91460.175354                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 91460.175354                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       850686                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        850686                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1045029                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1045029                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 127464414755                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 127464414755                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895715                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895715                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.551258                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.551258                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 121972.131639                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 121972.131639                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       718661                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       718661                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       326368                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       326368                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  33649621323                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  33649621323                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.172161                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.172161                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 103103.310750                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 103103.310750                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          306                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          306                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          138                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          138                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6569500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6569500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          444                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          444                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.310811                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.310811                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 47605.072464                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 47605.072464                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           96                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           96                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           42                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           42                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3325000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3325000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.094595                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.094595                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 79166.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 79166.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          319                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          319                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          114                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          114                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       896000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       896000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          433                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          433                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.263279                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.263279                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7859.649123                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7859.649123                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          114                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          114                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       782000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       782000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.263279                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.263279                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6859.649123                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6859.649123                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       591985                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         591985                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       425938                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       425938                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35663846500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35663846500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017923                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017923                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.418438                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.418438                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 83730.135607                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 83730.135607                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       425938                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       425938                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  35237908500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  35237908500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.418438                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.418438                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 82730.135607                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 82730.135607                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 589457216000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.606463                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10756411                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1057520                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.171355                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        352461000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.606463                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.925202                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.925202                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26542871                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26542871                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 589457216000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          29400436                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5859778                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29150262                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5452720                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4698357                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             331                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           249                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            580                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4024309                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4024309                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16775190                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12625247                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          436                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          436                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50319001                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     46751758                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         6499                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3147057                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             100224315                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2146943232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1994145408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       276608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    133709824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4275075072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        11788325                       # Total snoops (count)
system.tol2bus.snoopTraffic                 104751168                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         45188436                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.078839                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.272480                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               41661339     92.19%     92.19% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3492714      7.73%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  33249      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1134      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           45188436                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        66813301447                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       23390220868                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25180009934                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1586803267                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3270989                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               945319211000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 126515                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703104                       # Number of bytes of host memory used
host_op_rate                                   126824                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6604.57                       # Real time elapsed on the host
host_tick_rate                               53881175                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   835579114                       # Number of instructions simulated
sim_ops                                     837618104                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.355862                       # Number of seconds simulated
sim_ticks                                355861995000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.830929                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               64634228                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            64743691                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          4381402                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         76101856                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              5578                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          22216                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           16638                       # Number of indirect misses.
system.cpu0.branchPred.lookups               77755480                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1646                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           753                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          4379811                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  40126593                       # Number of branches committed
system.cpu0.commit.bw_lim_events             10021344                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           2812                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      107764608                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           175443021                       # Number of instructions committed
system.cpu0.commit.committedOps             175443646                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    679503823                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.258194                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.218077                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    634051442     93.31%     93.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     12043400      1.77%     95.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     13278658      1.95%     97.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2236055      0.33%     97.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1014642      0.15%     97.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       940181      0.14%     97.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       222167      0.03%     97.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5695934      0.84%     98.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     10021344      1.47%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    679503823                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               10375                       # Number of function calls committed.
system.cpu0.commit.int_insts                174226212                       # Number of committed integer instructions.
system.cpu0.commit.loads                     52417336                       # Number of loads committed
system.cpu0.commit.membars                        985                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1036      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       121647178     69.34%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            803      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             234      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       52418033     29.88%     99.22% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1376047      0.78%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        175443646                       # Class of committed instruction
system.cpu0.commit.refs                      53794174                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  175443021                       # Number of Instructions Simulated
system.cpu0.committedOps                    175443646                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.981918                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.981918                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            509888402                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 1637                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            56158824                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             305390450                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                43790521                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                127966339                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               4381657                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 3565                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             10947568                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   77755480                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 66990569                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    623784444                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1404441                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           61                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     347581640                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  83                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           21                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                8766502                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.111302                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          68806627                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          64639806                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.497540                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         696974487                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.498703                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.806427                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               449791631     64.53%     64.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               167518847     24.04%     88.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                69783897     10.01%     98.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 4037932      0.58%     99.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 3326090      0.48%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   21432      0.00%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 2492897      0.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     430      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1331      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           696974487                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      310                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     213                       # number of floating regfile writes
system.cpu0.idleCycles                        1625285                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             4632686                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                52471320                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.452926                       # Inst execution rate
system.cpu0.iew.exec_refs                   150648829                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1486620                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               76952199                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             84209991                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              2002                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3821153                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2251995                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          281288413                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            149162209                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3814286                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            316414174                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                604847                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            283973735                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               4381657                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            284765688                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      8885429                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          151798                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         1141                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1631                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           57                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     31792655                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       875157                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1631                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1412546                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3220140                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                192665591                       # num instructions consuming a value
system.cpu0.iew.wb_count                    231445786                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.750005                       # average fanout of values written-back
system.cpu0.iew.wb_producers                144500206                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.331300                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     232290144                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               393624512                       # number of integer regfile reads
system.cpu0.int_regfile_writes              178338751                       # number of integer regfile writes
system.cpu0.ipc                              0.251135                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.251135                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1298      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            167302477     52.24%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1898      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  265      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                52      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           151251526     47.23%     99.48% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1670675      0.52%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             57      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             320228459                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    320                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                640                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          319                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               325                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   16440922                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.051341                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1337600      8.14%      8.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      8.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      2      0.00%      8.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      8.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      8.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      8.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      8.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      8.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      8.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      8.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      8.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      8.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      8.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      8.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      8.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      8.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      8.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      8.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      8.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      8.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      8.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      8.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      8.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      8.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      8.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      8.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      8.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      8.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      8.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      8.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      8.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      8.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      8.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      8.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      8.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      8.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      8.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      8.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      8.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      8.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      8.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      8.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      8.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      8.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      8.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              15102093     91.86%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1227      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             336667763                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1356888033                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    231445467                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        387134454                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 281285349                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                320228459                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               3064                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      105844770                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          3016345                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           252                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     66557711                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    696974487                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.459455                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.127269                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          547254596     78.52%     78.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           76612035     10.99%     89.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           29356589      4.21%     93.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           12543935      1.80%     95.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           17176233      2.46%     97.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            8640536      1.24%     99.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3223829      0.46%     99.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1313017      0.19%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             853717      0.12%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      696974487                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.458386                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          5154172                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          498942                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            84209991                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2251995                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    583                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                       698599772                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    13124219                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              370091747                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            133946150                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              12497536                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                51307580                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             135011625                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               326832                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            395025275                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             294410343                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          226399968                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                128995591                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1657575                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               4381657                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            142105414                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                92453826                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              312                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       395024963                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         92498                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1235                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 59402861                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1227                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   952687613                       # The number of ROB reads
system.cpu0.rob.rob_writes                  583912246                       # The number of ROB writes
system.cpu0.timesIdled                          16985                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  259                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.532786                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               11582696                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            11637066                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1534128                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         21268290                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              2815                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          12852                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           10037                       # Number of indirect misses.
system.cpu1.branchPred.lookups               23322740                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          338                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           464                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1533699                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10988677                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2617535                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           2597                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       37128218                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            47588159                       # Number of instructions committed
system.cpu1.commit.committedOps              47588942                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    141093866                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.337286                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.290920                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    125096337     88.66%     88.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7046410      4.99%     93.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3545308      2.51%     96.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       987356      0.70%     96.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       685547      0.49%     97.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       462606      0.33%     97.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        75019      0.05%     97.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       577748      0.41%     98.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2617535      1.86%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    141093866                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                4166                       # Number of function calls committed.
system.cpu1.commit.int_insts                 46372814                       # Number of committed integer instructions.
system.cpu1.commit.loads                     10878933                       # Number of loads committed
system.cpu1.commit.membars                       1143                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1143      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        35251357     74.07%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             160      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10879397     22.86%     96.94% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1456805      3.06%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         47588942                       # Class of committed instruction
system.cpu1.commit.refs                      12336202                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   47588159                       # Number of Instructions Simulated
system.cpu1.committedOps                     47588942                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.095124                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.095124                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             90768877                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  444                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            10230609                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              93441041                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                11756868                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 40382133                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1546056                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1529                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2553285                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   23322740                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 13008312                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    132028267                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               373436                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     106906144                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                3092970                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.158344                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          13432467                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          11585511                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.725815                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         147007219                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.727228                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.131174                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                85155466     57.93%     57.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                35511562     24.16%     82.08% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16537922     11.25%     93.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5421430      3.69%     97.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2099697      1.43%     98.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   30654      0.02%     98.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 2249933      1.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      52      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     503      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           147007219                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         284029                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1685855                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14946037                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.473367                       # Inst execution rate
system.cpu1.iew.exec_refs                    18216583                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1626465                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               49931470                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19776795                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              1565                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1912571                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2369270                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           84519187                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             16590118                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1348217                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             69722831                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                298755                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             18670640                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1546056                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             19193349                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       174891                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           82050                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          156                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation        12185                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      8897862                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       912001                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents         12185                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1046170                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        639685                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 53378794                       # num instructions consuming a value
system.cpu1.iew.wb_count                     66905073                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.734457                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 39204421                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.454237                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      67277498                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                91754849                       # number of integer regfile reads
system.cpu1.int_regfile_writes               50707973                       # number of integer regfile writes
system.cpu1.ipc                              0.323089                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.323089                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             1333      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             52276600     73.56%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                1556      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  160      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            17118473     24.09%     97.65% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1672926      2.35%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              71071048                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     405775                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005709                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 162980     40.17%     40.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     40.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     40.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     40.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     40.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     40.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     40.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     40.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     40.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     40.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     40.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     40.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     40.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     40.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     40.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     40.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     40.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     40.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     40.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     40.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     40.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     40.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     40.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     40.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     40.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     40.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     40.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     40.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     40.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     40.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     40.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     40.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     40.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     40.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     40.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     40.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     40.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     40.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     40.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     40.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     40.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     40.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     40.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     40.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     40.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                242758     59.83%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   37      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              71475490                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         289632699                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     66905073                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        121461604                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  84516289                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 71071048                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               2898                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       36930245                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            77609                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           301                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     24266147                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    147007219                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.483453                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.038970                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          109656855     74.59%     74.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           18735208     12.74%     87.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10671563      7.26%     94.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3701583      2.52%     97.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2643500      1.80%     98.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             844720      0.57%     99.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             377440      0.26%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             185075      0.13%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             191275      0.13%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      147007219                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.482521                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3569668                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1004788                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19776795                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2369270                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    190                       # number of misc regfile reads
system.cpu1.numCycles                       147291248                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   564318057                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               75152113                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             35145280                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3435495                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13611517                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              11386321                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               238463                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            122088090                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              90183256                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           67902690                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 40429366                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1668025                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1546056                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             16218537                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                32757410                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       122088090                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         49630                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1173                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  9150076                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1170                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   223193114                       # The number of ROB reads
system.cpu1.rob.rob_writes                  175354663                       # The number of ROB writes
system.cpu1.timesIdled                           2669                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         20364692                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              3077388                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            25497614                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              33043                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               9846797                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     25978424                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      51830694                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       272605                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       121380                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     13863094                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     10895236                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     27724961                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       11016616                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 355861995000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           25897607                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       534294                       # Transaction distribution
system.membus.trans_dist::WritebackClean            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict         25318328                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1659                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            450                       # Transaction distribution
system.membus.trans_dist::ReadExReq             78354                       # Transaction distribution
system.membus.trans_dist::ReadExResp            78354                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      25897607                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     77806655                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               77806655                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1696656448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1696656448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1326                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          25978070                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                25978070    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            25978070                       # Request fanout histogram
system.membus.respLayer1.occupancy       133579471052                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             37.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         59336423012                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              16.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   355861995000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 355861995000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 355861995000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 355861995000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 355861995000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   355861995000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 355861995000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 355861995000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 355861995000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 355861995000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 36                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           18                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    364562138.888889                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   132624538.882029                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           18    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        20500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    416859500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             18                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   349299876500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6562118500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 355861995000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     66973601                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        66973601                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     66973601                       # number of overall hits
system.cpu0.icache.overall_hits::total       66973601                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        16967                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         16967                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        16967                       # number of overall misses
system.cpu0.icache.overall_misses::total        16967                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1280804000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1280804000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1280804000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1280804000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     66990568                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     66990568                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     66990568                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     66990568                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000253                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000253                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000253                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000253                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 75487.947192                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 75487.947192                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 75487.947192                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 75487.947192                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1242                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               31                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    40.064516                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        15334                       # number of writebacks
system.cpu0.icache.writebacks::total            15334                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1633                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1633                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1633                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1633                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        15334                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        15334                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        15334                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        15334                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1169268500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1169268500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1169268500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1169268500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000229                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000229                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000229                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000229                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 76253.325942                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 76253.325942                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 76253.325942                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 76253.325942                       # average overall mshr miss latency
system.cpu0.icache.replacements                 15334                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     66973601                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       66973601                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        16967                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        16967                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1280804000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1280804000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     66990568                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     66990568                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000253                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000253                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 75487.947192                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 75487.947192                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1633                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1633                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        15334                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        15334                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1169268500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1169268500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000229                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000229                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 76253.325942                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 76253.325942                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 355861995000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           66989195                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            15366                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          4359.572758                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        133996470                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       133996470                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 355861995000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     47548774                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        47548774                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     47548774                       # number of overall hits
system.cpu0.dcache.overall_hits::total       47548774                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     23271590                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      23271590                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     23271590                       # number of overall misses
system.cpu0.dcache.overall_misses::total     23271590                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1817745792395                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1817745792395                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1817745792395                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1817745792395                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     70820364                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     70820364                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     70820364                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     70820364                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.328600                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.328600                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.328600                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.328600                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 78110.081537                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 78110.081537                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 78110.081537                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 78110.081537                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    391940785                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       282345                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          9110926                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4090                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    43.018765                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    69.033007                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     12671879                       # number of writebacks
system.cpu0.dcache.writebacks::total         12671879                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     10597710                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     10597710                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     10597710                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     10597710                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     12673880                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     12673880                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     12673880                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     12673880                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1064923977621                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1064923977621                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1064923977621                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1064923977621                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.178958                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.178958                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.178958                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.178958                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 84025.095521                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 84025.095521                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 84025.095521                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 84025.095521                       # average overall mshr miss latency
system.cpu0.dcache.replacements              12671878                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     46769593                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       46769593                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     22675450                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     22675450                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1771335618000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1771335618000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     69445043                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     69445043                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.326524                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.326524                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 78116.889323                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 78116.889323                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     10047275                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     10047275                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12628175                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12628175                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1060661352000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1060661352000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.181844                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.181844                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 83991.657702                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 83991.657702                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       779181                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        779181                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       596140                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       596140                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  46410174395                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  46410174395                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1375321                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1375321                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.433455                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.433455                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 77851.132947                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 77851.132947                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       550435                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       550435                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        45705                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        45705                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4262625621                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4262625621                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.033232                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.033232                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 93263.879685                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 93263.879685                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          682                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          682                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          159                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          159                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6391500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6391500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          841                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          841                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.189061                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.189061                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 40198.113208                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 40198.113208                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          148                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          148                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           11                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       240000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       240000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.013080                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.013080                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 21818.181818                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21818.181818                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          521                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          521                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          238                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          238                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1008500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1008500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          759                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          759                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.313570                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.313570                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4237.394958                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4237.394958                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          238                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          238                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       770500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       770500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.313570                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.313570                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3237.394958                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3237.394958                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          658                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            658                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data           95                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total           95                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       412500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       412500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          753                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          753                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.126162                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.126162                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4342.105263                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4342.105263                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data           93                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total           93                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       317500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       317500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.123506                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.123506                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3413.978495                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3413.978495                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 355861995000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.998593                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           60227286                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12672633                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             4.752547                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.998593                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999956                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999956                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        154318035                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       154318035                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 355861995000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                1339                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2481130                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 242                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              154771                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2637482                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               1339                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2481130                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                242                       # number of overall hits
system.l2.overall_hits::.cpu1.data             154771                       # number of overall hits
system.l2.overall_hits::total                 2637482                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             13995                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          10189873                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2377                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            998861                       # number of demand (read+write) misses
system.l2.demand_misses::total               11205106                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            13995                       # number of overall misses
system.l2.overall_misses::.cpu0.data         10189873                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2377                       # number of overall misses
system.l2.overall_misses::.cpu1.data           998861                       # number of overall misses
system.l2.overall_misses::total              11205106                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1130054499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1012431886087                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    210919497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 108302459435                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1122075319518                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1130054499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1012431886087                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    210919497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 108302459435                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1122075319518                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           15334                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        12671003                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2619                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1153632                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             13842588                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          15334                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       12671003                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2619                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1153632                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            13842588                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.912678                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.804188                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.907598                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.865840                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.809466                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.912678                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.804188                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.907598                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.865840                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.809466                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80747.016720                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 99356.673639                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88733.486327                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 108425.956600                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100139.643437                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80747.016720                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 99356.673639                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88733.486327                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 108425.956600                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100139.643437                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1931183                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     78788                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      24.511131                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  14627559                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              534293                       # number of writebacks
system.l2.writebacks::total                    534293                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         343935                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          10573                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              354512                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        343935                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         10573                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             354512                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        13992                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      9845938                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2376                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       988288                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10850594                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        13992                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      9845938                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2376                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       988288                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     15236765                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         26087359                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    990008499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 894002353372                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    187104498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  97751381124                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 992930847493                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    990008499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 894002353372                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    187104498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  97751381124                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1464183404496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2457114251989                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.912482                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.777045                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.907216                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.856675                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.783856                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.912482                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.777045                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.907216                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.856675                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.884572                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70755.324400                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 90799.104501                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78747.684343                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 98909.812852                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91509.354003                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70755.324400                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 90799.104501                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78747.684343                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 98909.812852                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 96095.424750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94187.926497                       # average overall mshr miss latency
system.l2.replacements                       36699126                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       608922                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           608922                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       608923                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       608923                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     12967333                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         12967333                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            2                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              2                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     12967335                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     12967335                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     15236765                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       15236765                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1464183404496                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1464183404496                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 96095.424750                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 96095.424750                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             173                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  187                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           637                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           121                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                758                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      4576000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1226000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      5802000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          810                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          135                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              945                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.786420                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.896296                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.802116                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7183.673469                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 10132.231405                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7654.353562                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            6                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              11                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          632                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          115                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           747                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     12776500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      2380500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     15157000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.780247                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.851852                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.790476                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20215.981013                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20700                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20290.495315                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           26                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               28                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        30000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        30000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.962963                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.965517                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data        15000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1071.428571                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           26                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           28                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        39500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       516000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       555500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.962963                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.965517                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19846.153846                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19839.285714                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             3763                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1459                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5222                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          40670                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          38020                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               78690                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   4103304500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   3919123500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8022428000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        44433                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        39479                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             83912                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.915311                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.963044                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.937768                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 100892.660438                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 103080.576013                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101949.777608                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data          174                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data          165                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total              339                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        40496                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        37855                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          78351                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3689885500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   3532283000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7222168500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.911395                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.958864                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.933728                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 91117.283188                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 93310.870427                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92177.106865                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          1339                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           242                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1581                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        13995                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2377                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            16372                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1130054499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    210919497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1340973996                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        15334                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2619                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          17953                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.912678                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.907598                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.911937                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80747.016720                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88733.486327                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81906.547520                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        13992                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2376                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        16368                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    990008499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    187104498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1177112997                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.912482                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.907216                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.911714                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70755.324400                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78747.684343                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71915.505682                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2477367                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       153312                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2630679                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     10149203                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       960841                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        11110044                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1008328581587                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 104383335935                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1112711917522                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12626570                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1114153                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13740723                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.803797                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.862396                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.808549                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 99350.518616                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 108637.470648                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100153.691337                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       343761                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        10408                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       354169                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      9805442                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       950433                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     10755875                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 890312467872                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  94219098124                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 984531565996                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.776572                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.853054                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.782774                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 90797.790438                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 99132.814332                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91534.307157                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 355861995000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 355861995000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    42190370                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  36699190                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.149627                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      23.908816                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.030101                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       13.582210                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.011065                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.178253                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    25.289555                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.373575                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000470                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.212222                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000173                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.018410                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.395149                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.031250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 256059022                       # Number of tag accesses
system.l2.tags.data_accesses                256059022                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 355861995000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        895488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     630470464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        152064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      63254272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    967689216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1662461504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       895488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       152064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1047552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     34194816                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        34194816                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          13992                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        9851101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2376                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         988348                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     15120144                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            25975961                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       534294                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             534294                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2516391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1771671246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           427312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        177749445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2719282277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4671646670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2516391                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       427312                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2943703                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       96090104                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             96090104                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       96090104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2516391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1771671246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          427312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       177749445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2719282277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4767736774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    506110.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     13992.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   9785332.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2376.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    978595.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  15096562.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.019356197750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        30992                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        30992                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            38619106                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             477184                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    25975961                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     534296                       # Number of write requests accepted
system.mem_ctrls.readBursts                  25975961                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   534296                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  99104                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 28186                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            815426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            810615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            782293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            794763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3773173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           4942541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           3229648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2451495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1778088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1486563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1052385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           786152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           759038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           783818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           815464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           815395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             22195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             18869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             19158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             20088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             45734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             53967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             38465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             41682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             38835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             47668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            35233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            25930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            23915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            25670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            23397                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.93                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.61                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1041078058503                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               129384285000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1526269127253                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     40232.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58982.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 21962695                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  428535                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.67                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              25975961                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               534296                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2894192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3227513                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2711689                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2065901                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1559025                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1386268                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1269096                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1183614                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1113434                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 1063011                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1165781                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                2382002                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1224731                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 828236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 696167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 545634                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 369556                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 176505                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  12313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   2189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  24789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  28165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  32223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  32856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  34424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  33527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  34079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  33047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  33366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  31872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  31613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  31527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  31429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  31380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  31395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3991736                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    423.001233                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   239.335185                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   394.960825                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1283901     32.16%     32.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       767967     19.24%     51.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       298567      7.48%     58.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       188438      4.72%     63.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       149035      3.73%     67.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       131660      3.30%     70.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       128783      3.23%     73.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       122564      3.07%     76.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       920821     23.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3991736                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        30992                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     834.952536                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    178.038952                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  17867.676993                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        30976     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::753664-786431            8      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::786432-819199            8      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         30992                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        30992                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.330247                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.309970                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.850113                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            26272     84.77%     84.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              822      2.65%     87.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2745      8.86%     96.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              814      2.63%     98.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              247      0.80%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               70      0.23%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               15      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         30992                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1656118848                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6342656                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                32390848                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1662461504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             34194944                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4653.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        91.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4671.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     96.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        37.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    36.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.71                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  355861920000                       # Total gap between requests
system.mem_ctrls.avgGap                      13423.56                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       895488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    626261248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       152064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     62630080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    966179968                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     32390848                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2516391.220703407656                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1759843020.044891357422                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 427311.716723220190                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 175995416.425403892994                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2715041172.070088863373                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 91020812.717019706964                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        13992                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      9851101                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2376                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       988348                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     15120144                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       534296                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    411390282                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 485040082722                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     88459541                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  56740738585                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 983988456123                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8466560295593                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29401.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     49237.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37230.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     57409.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     65077.98                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15846198.17                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          10630760280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5650390680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         59097087420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1283853780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     28091506560.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     157156228740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4308918720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       266218746180                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        748.095469                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   9680289358                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11883040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 334298665642                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          17870220480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           9498247440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        125663671560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1358024760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     28091506560.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     160888455360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1165991040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       344536117200                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        968.173399                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1579147472                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11883040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 342399807528                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                322                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          162                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    1742076861.111111                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   3518888087.027117                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          162    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       109000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   9442817000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            162                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    73645543500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 282216451500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 355861995000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     13005550                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13005550                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     13005550                       # number of overall hits
system.cpu1.icache.overall_hits::total       13005550                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2762                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2762                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2762                       # number of overall misses
system.cpu1.icache.overall_misses::total         2762                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    230046000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    230046000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    230046000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    230046000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     13008312                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13008312                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     13008312                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13008312                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000212                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000212                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000212                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000212                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 83289.645185                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 83289.645185                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 83289.645185                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 83289.645185                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2619                       # number of writebacks
system.cpu1.icache.writebacks::total             2619                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          143                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          143                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          143                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          143                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2619                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2619                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2619                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2619                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    218185000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    218185000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    218185000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    218185000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000201                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000201                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000201                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000201                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 83308.514700                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 83308.514700                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 83308.514700                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 83308.514700                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2619                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     13005550                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13005550                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2762                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2762                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    230046000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    230046000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     13008312                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13008312                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000212                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000212                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 83289.645185                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 83289.645185                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          143                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          143                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2619                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2619                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    218185000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    218185000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000201                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000201                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 83308.514700                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 83308.514700                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 355861995000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           13015900                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2651                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          4909.807620                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         26019243                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        26019243                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 355861995000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     12698708                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        12698708                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     12698708                       # number of overall hits
system.cpu1.dcache.overall_hits::total       12698708                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4004960                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4004960                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4004960                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4004960                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 327994597470                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 327994597470                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 327994597470                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 327994597470                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16703668                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16703668                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16703668                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16703668                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.239765                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.239765                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.239765                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.239765                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 81897.096967                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 81897.096967                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 81897.096967                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 81897.096967                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     11781379                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        84277                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           185396                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1063                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    63.547105                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    79.282220                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1154131                       # number of writebacks
system.cpu1.dcache.writebacks::total          1154131                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2848890                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2848890                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2848890                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2848890                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1156070                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1156070                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1156070                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1156070                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 112355969483                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 112355969483                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 112355969483                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 112355969483                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.069211                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.069211                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.069211                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.069211                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 97187.860149                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 97187.860149                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 97187.860149                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 97187.860149                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1154131                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11829942                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11829942                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3417721                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3417721                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 281878285000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 281878285000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     15247663                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     15247663                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.224147                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.224147                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 82475.510728                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 82475.510728                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2301387                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2301387                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1116334                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1116334                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 108346120500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 108346120500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.073213                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.073213                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 97055.290352                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 97055.290352                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       868766                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        868766                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       587239                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       587239                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  46116312470                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  46116312470                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1456005                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1456005                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.403322                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.403322                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 78530.738711                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 78530.738711                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       547503                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       547503                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        39736                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        39736                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   4009848983                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4009848983                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.027291                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.027291                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 100912.245395                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 100912.245395                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          672                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          672                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          148                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          148                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     12482000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     12482000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          820                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          820                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.180488                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.180488                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 84337.837838                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 84337.837838                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           65                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           65                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           83                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           83                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      6914500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      6914500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.101220                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.101220                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 83307.228916                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 83307.228916                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          584                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          584                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          213                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          213                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1600000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1600000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          797                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          797                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.267252                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.267252                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7511.737089                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7511.737089                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          213                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          213                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1387000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1387000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.267252                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.267252                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6511.737089                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6511.737089                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          307                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            307                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          157                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          157                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data       781000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total       781000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          464                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          464                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.338362                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.338362                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  4974.522293                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  4974.522293                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          157                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          157                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       624000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       624000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.338362                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.338362                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  3974.522293                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  3974.522293                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 355861995000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.090801                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           13860763                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1155885                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.991472                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.090801                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.971588                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.971588                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         34567356                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        34567356                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 355861995000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          13762327                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1143216                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     13235040                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        36164834                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         27346400                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1849                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           451                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2300                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            84086                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           84086                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         17953                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13744374                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        46002                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     38017922                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7857                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3464458                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              41536239                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1962752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1621944512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       335232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    147696832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1771939328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        64050679                       # Total snoops (count)
system.tol2bus.snoopTraffic                  34439616                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         77910026                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.146482                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.357968                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               66618988     85.51%     85.51% # Request fanout histogram
system.tol2bus.snoop_fanout::1               11169658     14.34%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 121380      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           77910026                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        27722111102                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       19011357210                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          23007986                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1735999244                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3934488                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1503                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
