

================================================================
== Vivado HLS Report for 'matrix_div'
================================================================
* Date:           Sat Aug  1 17:16:47 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        deblur_IP
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.256|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1966593|  1966593|  1966593|  1966593|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  1966592|  1966592|      7682|          -|          -|   256|    no    |
        | + Loop 1.1  |     7680|     7680|        30|          -|          -|   256|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / (!exitcond)
	2  / (exitcond)
4 --> 
	5  / true
5 --> 
	3  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @G_M_real, float* @G_M_imag, [8 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 1024, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @G1_M_real, float* @G1_M_imag, [8 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 1024, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @fft_kernel_M_real, float* @fft_kernel_M_imag, [8 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 1024, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %.loopexit" [WienerDeblur.cpp:499]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%r = phi i9 [ 0, %0 ], [ %r_3, %.loopexit.loopexit ]"   --->   Operation 10 'phi' 'r' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.66ns)   --->   "%exitcond1 = icmp eq i9 %r, -256" [WienerDeblur.cpp:499]   --->   Operation 11 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.82ns)   --->   "%r_3 = add i9 %r, 1" [WienerDeblur.cpp:499]   --->   Operation 13 'add' 'r_3' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %2, label %.preheader.preheader" [WienerDeblur.cpp:499]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.76ns)   --->   "br label %.preheader" [WienerDeblur.cpp:500]   --->   Operation 15 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "ret void" [WienerDeblur.cpp:504]   --->   Operation 16 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.82>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%c = phi i9 [ %c_3, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 17 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (1.66ns)   --->   "%exitcond = icmp eq i9 %c, -256" [WienerDeblur.cpp:500]   --->   Operation 18 'icmp' 'exitcond' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 19 'speclooptripcount' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (1.82ns)   --->   "%c_3 = add i9 %c, 1" [WienerDeblur.cpp:500]   --->   Operation 20 'add' 'c_3' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %1" [WienerDeblur.cpp:500]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [2/2] (0.00ns)   --->   "%tmp_s = call fastcc { float, float } @"operator/<float>"(float* @G1_M_real, float* @G1_M_imag, float* @fft_kernel_M_real, float* @fft_kernel_M_imag)" [WienerDeblur.cpp:502]   --->   Operation 22 'call' 'tmp_s' <Predicate = (!exitcond)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 23 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.07>
ST_4 : Operation 24 [1/2] (6.07ns)   --->   "%tmp_s = call fastcc { float, float } @"operator/<float>"(float* @G1_M_real, float* @G1_M_imag, float* @fft_kernel_M_real, float* @fft_kernel_M_imag)" [WienerDeblur.cpp:502]   --->   Operation 24 'call' 'tmp_s' <Predicate = true> <Delay = 6.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%p_0 = extractvalue { float, float } %tmp_s, 0" [WienerDeblur.cpp:502]   --->   Operation 25 'extractvalue' 'p_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%p_1 = extractvalue { float, float } %tmp_s, 1" [WienerDeblur.cpp:502]   --->   Operation 26 'extractvalue' 'p_1' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.63>
ST_5 : Operation 27 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* @G_M_real, float %p_0)" [WienerDeblur.cpp:502]   --->   Operation 27 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 28 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* @G_M_imag, float %p_1)" [WienerDeblur.cpp:502]   --->   Operation 28 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "br label %.preheader" [WienerDeblur.cpp:500]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('r') with incoming values : ('r', WienerDeblur.cpp:499) [12]  (1.77 ns)

 <State 2>: 1.82ns
The critical path consists of the following:
	'phi' operation ('r') with incoming values : ('r', WienerDeblur.cpp:499) [12]  (0 ns)
	'add' operation ('r', WienerDeblur.cpp:499) [15]  (1.82 ns)

 <State 3>: 1.82ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', WienerDeblur.cpp:500) [20]  (0 ns)
	'add' operation ('c', WienerDeblur.cpp:500) [23]  (1.82 ns)

 <State 4>: 6.08ns
The critical path consists of the following:
	'call' operation ('tmp_s', WienerDeblur.cpp:502) to 'operator/<float>' [26]  (6.08 ns)

 <State 5>: 3.63ns
The critical path consists of the following:
	fifo write on port 'G_M_real' (WienerDeblur.cpp:502) [29]  (3.63 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
