/* USER CODE BEGIN Header */
/**
 ******************************************************************************
 * @file           : main.c
 * @brief          : Main program body
 ******************************************************************************
 * @attention
 *
 * Copyright (c) 2025 STMicroelectronics.
 * All rights reserved.
 *
 * This software is licensed under terms that can be found in the LICENSE file
 * in the root directory of this software component.
 * If no LICENSE file comes with this software, it is provided AS-IS.
 *
 ******************************************************************************
 */
/* USER CODE END Header */
/* Includes ------------------------------------------------------------------*/
#include "main.h"

/* Private includes ----------------------------------------------------------*/
/* USER CODE BEGIN Includes */
#include <stdio.h>
/* USER CODE END Includes */

/* Private typedef -----------------------------------------------------------*/
/* USER CODE BEGIN PTD */

/* USER CODE END PTD */

/* Private define ------------------------------------------------------------*/
/* USER CODE BEGIN PD */

/* USER CODE END PD */

/* Private macro -------------------------------------------------------------*/
/* USER CODE BEGIN PM */

/* USER CODE END PM */

/* Private variables ---------------------------------------------------------*/

I2C_HandleTypeDef hi2c4;

LTDC_HandleTypeDef hltdc;

QSPI_HandleTypeDef hqspi;

SD_HandleTypeDef hsd2;

TIM_HandleTypeDef htim12;

UART_HandleTypeDef huart1;
DMA_HandleTypeDef hdma_usart1_rx;

SDRAM_HandleTypeDef hsdram1;

/* USER CODE BEGIN PV */

/* USER CODE END PV */

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
static void MPU_Config(void);
static void MX_GPIO_Init(void);
static void MX_DMA_Init(void);
static void MX_USART1_UART_Init(void);
static void MX_FMC_Init(void);
static void MX_LTDC_Init(void);
static void MX_I2C4_Init(void);
static void MX_TIM12_Init(void);
static void MX_QUADSPI_Init(void);
static void MX_SDMMC2_SD_Init(void);
/* USER CODE BEGIN PFP */

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void sdram_init(void) {
	FMC_SDRAM_CommandTypeDef command;

	// Step 1: Enable clock
	command.CommandMode = FMC_SDRAM_CMD_CLK_ENABLE;
	command.CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
	command.AutoRefreshNumber = 1;
	command.ModeRegisterDefinition = 0;
	HAL_SDRAM_SendCommand(&hsdram1, &command, 0x1000);
	HAL_Delay(1); // >100 Âµs

	// Step 2: Precharge all
	command.CommandMode = FMC_SDRAM_CMD_PALL;
	HAL_SDRAM_SendCommand(&hsdram1, &command, 0x1000);

	// Step 3: Auto-refresh (2 cycles)
	command.CommandMode = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
	command.AutoRefreshNumber = 2;
	HAL_SDRAM_SendCommand(&hsdram1, &command, 0x1000);

	// Step 4: Load Mode Register
	uint32_t mode_reg = 0 | (0x0 << 0)  // Burst Length = 1
			| (0x0 << 3)  // Burst Type = Sequential
			| (0x3 << 4)  // CAS Latency = 3
			| (0x0 << 7)  // Standard Operation
			| (0x1 << 9); // Write burst = Single

	command.CommandMode = FMC_SDRAM_CMD_LOAD_MODE;
	command.ModeRegisterDefinition = mode_reg;
	HAL_SDRAM_SendCommand(&hsdram1, &command, 0x1000);

	// Step 5: Set refresh rate
	HAL_SDRAM_ProgramRefreshRate(&hsdram1, 780);

}

int __io_putchar(int ch) {
	HAL_UART_Transmit(&huart1, (uint8_t*) &ch, 1, HAL_MAX_DELAY);
	return ch;
}

#define SDRAM_START ((uint32_t)0xC0000000)   // SDRAM Bank1 base
#define SDRAM_SIZE  ((uint32_t)0x02000000)   // 32 MB for W9825G6KH (16M x16)
#define SDRAM_END   (SDRAM_START + SDRAM_SIZE)

static inline uint32_t* sdram_ptr(uint32_t offset) {
	return (uint32_t*) (SDRAM_START + offset);
}

int sdram_memtest(void) {
	uint32_t errors = 0;
	uint32_t addr;
	uint32_t readback;

	printf("SDRAM test: 0x%08lX .. 0x%08lX\n", (unsigned long) SDRAM_START,
			(unsigned long) SDRAM_END - 1);

	// 1. Walking bit test
	for (uint32_t bit = 0; bit < 32; bit++) {
		uint32_t pattern = 1UL << bit;
		*sdram_ptr(0) = pattern;
		readback = *sdram_ptr(0);
		if (readback != pattern) {
			printf(
					"Walking bit error at bit %lu: wrote 0x%08lX, read 0x%08lX\n",
					(unsigned long) bit, (unsigned long) pattern,
					(unsigned long) readback);
			errors++;
		}
	}

	// 2. Address test
	for (addr = 0; addr < SDRAM_SIZE; addr += 4) {
		*sdram_ptr(addr) = addr ^ 0xAAAAAAAA;
	}
	for (addr = 0; addr < SDRAM_SIZE; addr += 4) {
		readback = *sdram_ptr(addr);
		if (readback != (addr ^ 0xAAAAAAAA)) {
			printf(
					"Address test error at 0x%08lX: wrote 0x%08lX, read 0x%08lX\n",
					(unsigned long) (SDRAM_START + addr),
					(unsigned long) (addr ^ 0xAAAAAAAA),
					(unsigned long) readback);
			errors++;
			break;
		}
	}

	// 3. Pattern test
	const uint32_t patterns[] = { 0x00000000, 0xFFFFFFFF, 0xAAAAAAAA,
			0x55555555, 0x12345678, 0x87654321 };
	for (int p = 0; p < (int) (sizeof(patterns) / sizeof(patterns[0])); p++) {
		uint32_t pat = patterns[p];
		printf("Pattern 0x%08lX ... ", (unsigned long) pat);

		for (addr = 0; addr < SDRAM_SIZE; addr += 4) {
			*sdram_ptr(addr) = pat;
		}
		for (addr = 0; addr < SDRAM_SIZE; addr += 4) {
			readback = *sdram_ptr(addr);
			if (readback != pat) {
				printf(
						"\nPattern error at 0x%08lX: wrote 0x%08lX, read 0x%08lX\n",
						(unsigned long) (SDRAM_START + addr),
						(unsigned long) pat, (unsigned long) readback);
				errors++;
				break;
			}
		}
		printf("done\n");
	}

	if (errors == 0) {
		printf("SDRAM test passed.\n");
		return 0;
	} else {
		printf("SDRAM test failed with %lu errors.\n", (unsigned long) errors);
		return -1;
	}
}

#define SDRAM_BASE_ADDR 0xC0000000
#undef SDRAM_SIZE
#define SDRAM_SIZE      (32*1024*1024) // 32 MB
#define SDRAM_WORDS     (SDRAM_SIZE / 4)

typedef enum {
	TEST_PATTERN_FIXED,
	TEST_PATTERN_WALKING_ONES,
	TEST_PATTERN_WALKING_ZEROS,
	TEST_PATTERN_ALTERNATING,
	TEST_PATTERN_RANDOM
} TestPattern;

static inline uint32_t prng(uint32_t *state) {
	// simple 32-bit LCG pseudo-random generator
	*state = *state * 1664525 + 1013904223;
	return *state;
}

// Perform one pass with a single pattern
int SDRAM_Test_Pattern(uint32_t *mem, TestPattern pattern) {
	uint32_t state = 0x12345678;
	uint32_t write_val = 0;

	for (uint32_t i = 0; i < SDRAM_WORDS; i++) {
		switch (pattern) {
		case TEST_PATTERN_FIXED:
			write_val = 0xA5A5A5A5;
			break;
		case TEST_PATTERN_WALKING_ONES:
			write_val = 1U << (i % 32);
			break;
		case TEST_PATTERN_WALKING_ZEROS:
			write_val = ~(1U << (i % 32));
			break;
		case TEST_PATTERN_ALTERNATING:
			write_val = (i % 2) ? 0xAAAAAAAA : 0x55555555;
			break;
		case TEST_PATTERN_RANDOM:
			write_val = prng(&state);
			break;
		}
		mem[i] = write_val;
	}

	// Ensure all writes are visible in D-Cache
	SCB_CleanDCache_by_Addr((uint32_t*) mem, SDRAM_SIZE);
	state = 0x12345678;

	for (uint32_t i = 0; i < SDRAM_WORDS; i++) {
		switch (pattern) {
		case TEST_PATTERN_FIXED:
			write_val = 0xA5A5A5A5;
			break;
		case TEST_PATTERN_WALKING_ONES:
			write_val = 1U << (i % 32);
			break;
		case TEST_PATTERN_WALKING_ZEROS:
			write_val = ~(1U << (i % 32));
			break;
		case TEST_PATTERN_ALTERNATING:
			write_val = (i % 2) ? 0xAAAAAAAA : 0x55555555;
			break;
		case TEST_PATTERN_RANDOM:
			write_val = prng(&state);
			break;
		}
		uint32_t read_val = mem[i];
		SCB_InvalidateDCache_by_Addr((uint32_t*) &mem[i], 4);
		if (read_val != write_val) {
			return i; // first failing index
		}
	}

	return -1; // passed
}

// Full SDRAM memory test with multiple patterns
void SDRAM_FullTest(void) {
	uint32_t *mem = (uint32_t*) SDRAM_BASE_ADDR;
	int res;

	TestPattern patterns[] = { TEST_PATTERN_FIXED, TEST_PATTERN_WALKING_ONES,
			TEST_PATTERN_WALKING_ZEROS, TEST_PATTERN_ALTERNATING,
			TEST_PATTERN_RANDOM };

	for (int p = 0; p < sizeof(patterns) / sizeof(patterns[0]); p++) {
		res = SDRAM_Test_Pattern(mem, patterns[p]);
		if (res < 0)
			printf("Pattern %d passed\n", p);
		else
			printf("Pattern %d failed at address 0x%08X\n", p,
					SDRAM_BASE_ADDR + res * 4);
	}
}

typedef enum {
	PATTERN_FIXED,
	PATTERN_WALKING_ONES,
	PATTERN_WALKING_ZEROS,
	PATTERN_ALTERNATING,
	PATTERN_RANDOM
} TestPattern2;

typedef enum {
	ACCESS_8BIT = 8, ACCESS_16BIT = 16, ACCESS_32BIT = 32
} AccessSize;

// Fill SDRAM with a pattern
void SDRAM_Fill(uint32_t base, TestPattern2 pattern, AccessSize size,
		uint32_t seed) {
	uint32_t state = seed;
	for (uint32_t offset = 0; offset < SDRAM_SIZE; offset += (size / 8)) {
		uint32_t val = 0;
		switch (pattern) {
		case PATTERN_FIXED:
			val = 0xA5A5A5A5;
			break;
		case PATTERN_WALKING_ONES:
			val = 1U << ((offset / size * 8) % 32);
			break;
		case PATTERN_WALKING_ZEROS:
			val = ~(1U << ((offset / size * 8) % 32));
			break;
		case PATTERN_ALTERNATING:
			val = ((offset / (size / 8)) % 2) ? 0xAAAAAAAA : 0x55555555;
			break;
		case PATTERN_RANDOM:
			val = prng(&state);
			break;
		}

		switch (size) {
		case ACCESS_8BIT:
			*((volatile uint8_t*) (base + offset)) = (uint8_t) val;
			break;
		case ACCESS_16BIT:
			*((volatile uint16_t*) (base + offset)) = (uint16_t) val;
			break;
		case ACCESS_32BIT:
			*((volatile uint32_t*) (base + offset)) = val;
			break;
		}
	}

	// Ensure all writes hit SDRAM
	SCB_CleanDCache_by_Addr((uint32_t*) base, SDRAM_SIZE);
}

// Verify SDRAM pattern
int SDRAM_Verify(uint32_t base, TestPattern2 pattern, AccessSize size,
		uint32_t seed) {
	uint32_t state = seed;
	for (uint32_t offset = 0; offset < SDRAM_SIZE; offset += (size / 8)) {
		uint32_t expected = 0;
		switch (pattern) {
		case PATTERN_FIXED:
			expected = 0xA5A5A5A5;
			break;
		case PATTERN_WALKING_ONES:
			expected = 1U << ((offset / size * 8) % 32);
			break;
		case PATTERN_WALKING_ZEROS:
			expected = ~(1U << ((offset / size * 8) % 32));
			break;
		case PATTERN_ALTERNATING:
			expected = ((offset / (size / 8)) % 2) ? 0xAAAAAAAA : 0x55555555;
			break;
		case PATTERN_RANDOM:
			expected = prng(&state);
			break;
		}

		uint32_t read_val = 0;
		switch (size) {
		case ACCESS_8BIT:
			read_val = *((volatile uint8_t*) (base + offset));
			break;
		case ACCESS_16BIT:
			read_val = *((volatile uint16_t*) (base + offset));
			break;
		case ACCESS_32BIT:
			read_val = *((volatile uint32_t*) (base + offset));
			break;
		}

		SCB_InvalidateDCache_by_Addr((uint32_t*) (base + offset), size / 8);

		if (read_val != (expected & ((1UL << size) - 1))) {
			return offset; // first failing address
		}
	}
	return -1; // passed
}

// Run full SDRAM test
void SDRAM_FullTest2(void) {
	TestPattern2 patterns[] = { PATTERN_FIXED, PATTERN_WALKING_ONES,
			PATTERN_WALKING_ZEROS, PATTERN_ALTERNATING, PATTERN_RANDOM };
	AccessSize sizes[] = { ACCESS_8BIT, ACCESS_16BIT, ACCESS_32BIT };
	uint32_t seed = 0x12345678;

	for (int p = 0; p < sizeof(patterns) / sizeof(patterns[0]); p++) {
		for (int s = 0; s < sizeof(sizes) / sizeof(sizes[0]); s++) {
			SDRAM_Fill(SDRAM_BASE_ADDR, patterns[p], sizes[s], seed);
			int fail = SDRAM_Verify(SDRAM_BASE_ADDR, patterns[p], sizes[s],
					seed);
			if (fail < 0)
				printf("Pattern %d, Access %d-bit: PASS\n", p,
						(s == 0 ? 8 : (s == 1 ? 16 : 32)));
			else
				printf("Pattern %d, Access %d-bit: FAIL at 0x%08X\n", p,
						(s == 0 ? 8 : (s == 1 ? 16 : 32)),
						SDRAM_BASE_ADDR + fail);
		}
	}
}

extern void run_memory_benchmarks(void);
extern void run_dma_benchmarks(void);

#define QSPI_FLASH_MEM_ADDR       0x90000000

#define QSPI_FLASH_SIZE           25

#define QSPI_FLASH_SECTOR_SIZE    (4*1024)
#define QSPI_FLASH_PAGE_SIZE      (256)
#define QSPI_FLASH_END_ADDR       (1<<QSPI_FLASH_SIZE)
#define QSPI_FLASH_BYTE_SIZE      (16*1024*1024)

typedef enum
{
  BQB_Cmd_ReadID = 0x9F,
  BQB_Cmd_ReadStatus1 = 0x05,
  BQB_Cmd_WriteEnable = 0x06,
  BQB_Cmd_SectorErase = 0x20,
  BQB_Cmd_ChipErase = 0xC7,
  BQB_Cmd_PageProgram_Quad = 0x32,
  BQB_Cmd_FastRead_Quad = 0xEB,
}BQB_Cmd_E;


int BspQspiBoot_Init(void)
{
  uint32_t i;
  char *p;

  /* Â½Â«Â¾Ã¤Â±ÃºÃÃÂ¶Â¯ÃÃ¥ÃÃ£Â£Â¬Â·ÃÃÂ¹ÃÃ·ÃÂªÃÂ«Â¾ÃÂ±Ã¤ÃÂ¿ÂµÃÃÂ±ÂºÃ²ÃÂ»ÃÃÃÃ¥ÃÃ£ */
  p = (char *)&hqspi;
  for (i = 0; i < sizeof(QSPI_HandleTypeDef); i++)
  {
    *p++ = 0;
  }

  /* Â¸Â´ÃÂ»QSPI */
  hqspi.Instance = QUADSPI;

  if (HAL_QSPI_DeInit(&hqspi) != HAL_OK)
  {
    return 1;
  }

  /* ÃÃ¨ÃÃÃÂ±ÃÃÃÃÂ¶ÃÂ£Â¬QSPI clock = 200MHz / (ClockPrescaler+1) = 100MHz */
  hqspi.Init.ClockPrescaler = 1;

  /* ÃÃ¨ÃÃFIFOÂ·Â§ÃÂµÂ£Â¬Â·Â¶ÃÂ§1 - 32 */
  hqspi.Init.FifoThreshold = 1;

  /*
      QUADSPIÃÃFLASHÃÃ½Â¶Â¯ÃÃÂºÃÂºÃ³Â¹Ã½Â°Ã«Â¸Ã¶CLKÃÃÃÃÂ²ÃÂ¶ÃFLASHÃÃ½Â¶Â¯ÂµÃÃÃ½Â¾ÃÂ²ÃÃÃ¹Â¡Â£
      ÃÃÃÃ¢Â²Â¿ÃÃÂºÃÃÃÂ³ÃÃÂ±Â£Â¬ÃÃ¢ÃÃÃÃ»ÃÃÃÃÂ³ÃÃÃ½Â¾ÃÂ²ÃÃÃ¹Â¡Â£
  */
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;

  /* FlashÂ´Ã³ÃÂ¡ÃÃ2^(FlashSize + 1) = 2^23 = 8MB */
  hqspi.Init.FlashSize = QSPI_FLASH_SIZE; //QSPI_FLASH_SIZE - 1; 2020-03-04, ÃÃ¨ÃÂªÃÂ©Â´Ã³ÃÂ»Â±Â¶Â£Â¬Â·Ã±ÃÃ²ÃÃÂ´Ã¦ÃÂ³ÃÃ¤Â·Â½ÃÂ»ÃÃ®ÂºÃ³1Â¸Ã¶ÂµÃÃÂ·ÃÂ±Â£Â¬Â»Ã¡ÃÃ¬Â³Â£

  /* ÃÃ¼ÃÃ®ÃÂ®Â¼Ã¤ÂµÃCSÃÂ¬ÃÂ¡ÃÃÃÃÂ±Â£Â³Ã1Â¸Ã¶ÃÂ±ÃÃÃÃÃÃÂµÃÂ¸ÃÂµÃ§ÃÂ½ */
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_2_CYCLE;//QSPI_CS_HIGH_TIME_5_CYCLE

  /*
     MODE0: Â±Ã­ÃÂ¾ÃÂ¬ÃÂ¡ÃÃÂºÃÂ¿ÃÃÃÃÃÂ¼Ã¤Â£Â¬CLKÃÂ±ÃÃÃÃÂºÃÃÃÂµÃÂµÃ§ÃÂ½
     MODE3: Â±Ã­ÃÂ¾ÃÂ¬ÃÂ¡ÃÃÂºÃÂ¿ÃÃÃÃÃÂ¼Ã¤Â£Â¬CLKÃÂ±ÃÃÃÃÂºÃÃÃÂ¸ÃÂµÃ§ÃÂ½
  */
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;

  /* QSPIÃÃÃÂ½Â¸Ã¶BANKÂ£Â¬ÃÃ¢ÃÃ¯ÃÂ¹ÃÃÂµÃBANK1 */
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;

  /* ÃÂ¹ÃÃÃÃBANK1Â£Â¬ÃÃ¢ÃÃ¯ÃÃÂ½Ã»ÃÂ¹ÃÂ«BANK */
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;

  /* Â³ÃµÃÂ¼Â»Â¯ÃÃ¤ÃÃQSPI */
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
  {
    return 1;
  }

  return 0;
}

int BspQspiBoot_MemMapped(void)
{
  QSPI_CommandTypeDef s_command = {0};
  QSPI_MemoryMappedTypeDef s_mem_mapped_cfg = {0};

  s_command.InstructionMode          = QSPI_INSTRUCTION_1_LINE;     /* 1ÃÃÂ·Â½ÃÂ½Â·Â¢ÃÃÃÂ¸ÃÃ® */
  s_command.AddressSize              = QSPI_ADDRESS_24_BITS;        /* 24ÃÂ»ÂµÃÃÂ· */
  s_command.AlternateByteMode        = QSPI_ALTERNATE_BYTES_NONE;   /* ÃÃÂ½Â»ÃÃ¦ÃÃÂ½Ã */
  s_command.DdrMode                  = QSPI_DDR_MODE_DISABLE;       /* W25Q64JVÂ²Â»ÃÂ§Â³ÃDDR */
  s_command.DdrHoldHalfCycle         = QSPI_DDR_HHC_ANALOG_DELAY;   /* DDRÃÂ£ÃÂ½Â£Â¬ÃÃ½Â¾ÃÃÃ¤Â³Ã¶ÃÃÂ³Ã */
  s_command.SIOOMode                 = QSPI_SIOO_INST_EVERY_CMD;    /* ÃÂ¿Â´ÃÂ´Â«ÃÃ¤Â¶Â¼Â·Â¢ÃÂ¸ÃÃ® */

  s_command.Instruction              = BQB_Cmd_FastRead_Quad;       /* Â¿Ã¬ÃÃÂ¶ÃÃÂ¡ÃÃ¼ÃÃ® */
  s_command.AddressMode              = QSPI_ADDRESS_4_LINES;        /* 4Â¸Ã¶ÂµÃÃÂ·ÃÃ */
  s_command.DataMode                 = QSPI_DATA_4_LINES;           /* 4Â¸Ã¶ÃÃ½Â¾ÃÃÃ */
  s_command.DummyCycles              = 6;                           /* Â¿ÃÃÃÃÃ */

  s_mem_mapped_cfg.TimeOutActivation = QSPI_TIMEOUT_COUNTER_DISABLE;
  s_mem_mapped_cfg.TimeOutPeriod = 0;

  if(HAL_QSPI_MemoryMapped(&hqspi, &s_command, &s_mem_mapped_cfg) != HAL_OK)
  {
    return 1;
  }

  return 0;
}


extern int print_sd_info(void);
extern void print_sd_card_info(void);
extern void print_sd_card_details(void);
volatile int retest = 0;
extern void sd_read_benchmark(void);

/* USER CODE END 0 */

/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{

  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();

  /* Enable the CPU Cache */

  /* Enable I-Cache---------------------------------------------------------*/
  SCB_EnableICache();

  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();

  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();

  /* USER CODE BEGIN SysInit */
  //BspQspiBoot_Init();
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
  MX_DMA_Init();
  MX_USART1_UART_Init();
  MX_FMC_Init();
  MX_LTDC_Init();
  MX_I2C4_Init();
  MX_TIM12_Init();
  MX_QUADSPI_Init();
  MX_SDMMC2_SD_Init();
  /* USER CODE BEGIN 2 */
  //print_sd_info();
  //print_sd_card_info();
  //HAL_SD_CardCSDTypeDef myCSD;
  //HAL_SD_CardCIDTypeDef myCID;
  //HAL_SD_GetCardCSD(&hsd2, &myCSD);
  print_sd_card_details();


  //HAL_SD_GetCardCID(&hsd2,&myCID);
  //uint32_t qspi_id = BspQspiBoot_ReadID();
  //printf("qspi id= %08x\n",qspi_id);

  //BspQspiBoot_MemMapped();
  BspQspiBoot_MemMapped();
	//HAL_UART_Transmit(&huart1, "Start\n", 6, 100);
	printf("Start\n");

	sdram_init();
	printf("SDRAM inited\n");

	sd_read_benchmark();

	printf("Starting memtest\n");
	{
		volatile uint32_t *p = (uint32_t*) 0xC0000000;
		for (uint32_t i = 0; i < 32 * 1024 * 1024 / 4; i++) {
			p[i] = 0xA5A5A5A5;      // write pattern
			if (p[i] != 0xA5A5A5A5) {
				// report fault, address = &p[i]
				printf("fault at %08x:%04x\n", &p[i], p[i]);
				break;
			}
		}

	}
	//sdram_memtest();
	//SDRAM_FullTest();
	//SDRAM_FullTest2();
	HAL_GPIO_WritePin(lcd_rst_GPIO_Port, lcd_rst_Pin, 1);
	run_memory_benchmarks();
	run_dma_benchmarks();
	__HAL_LTDC_ENABLE(&hltdc);
	__HAL_LTDC_RELOAD_CONFIG(&hltdc); // reload shadow registers
	__HAL_LTDC_LAYER_ENABLE(&hltdc, 0);
	//HAL_GPIO_WritePin(LCD_BL_GPIO_Port,LCD_BL_Pin,1);

	HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_1);
	__HAL_TIM_SET_COMPARE(&htim12, TIM_CHANNEL_1, 833);
	//memset(0xc0000000,0xf0,1024*600*1);
	{
		uint32_t *src_sdram = (uint16_t*) 0xC0000000;
		for (int i = 0; i < 1024 * 600; i++) {
			*src_sdram++ = i;
		}
	}
	SCB_CleanDCache_by_Addr((uint32_t*) 0xc0000000, 1024 * 600 * 2);
	//restore u:\work\2025\7inchdispcolor\ws\7inchdisp_first\tools\testimg1.bin binary 0xC0000000

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
		HAL_UART_Transmit(&huart1, ".", 1, 100);
		HAL_Delay(500);
		HAL_GPIO_TogglePin(led_GPIO_Port, led_Pin);

		if(retest){
			retest = 0;
			HAL_SD_Init(&hsd2);
			 print_sd_card_details();
			 HAL_SD_DeInit(&hsd2);
		}
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	}
  /* USER CODE END 3 */
}

/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLM = 5;
  RCC_OscInitStruct.PLL.PLLN = 160;
  RCC_OscInitStruct.PLL.PLLP = 2;
  RCC_OscInitStruct.PLL.PLLQ = 4;
  RCC_OscInitStruct.PLL.PLLR = 2;
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
  {
    Error_Handler();
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
  {
    Error_Handler();
  }
}

/**
  * @brief I2C4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C4_Init(void)
{

  /* USER CODE BEGIN I2C4_Init 0 */

  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */

  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
  hi2c4.Init.Timing = 0x10C0ECFF;
  hi2c4.Init.OwnAddress1 = 0;
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
  hi2c4.Init.OwnAddress2 = 0;
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
  {
    Error_Handler();
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
  {
    Error_Handler();
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
  {
    Error_Handler();
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}

/**
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
  hltdc.Init.HorizontalSync = 9;
  hltdc.Init.VerticalSync = 4;
  hltdc.Init.AccumulatedHBP = 49;
  hltdc.Init.AccumulatedVBP = 24;
  hltdc.Init.AccumulatedActiveW = 1073;
  hltdc.Init.AccumulatedActiveH = 624;
  hltdc.Init.TotalWidth = 1104;
  hltdc.Init.TotalHeigh = 634;
  hltdc.Init.Backcolor.Blue = 0;
  hltdc.Init.Backcolor.Green = 255;
  hltdc.Init.Backcolor.Red = 0;
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
  {
    Error_Handler();
  }
  pLayerCfg.WindowX0 = 0;
  pLayerCfg.WindowX1 = 1024;
  pLayerCfg.WindowY0 = 0;
  pLayerCfg.WindowY1 = 600;
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
  pLayerCfg.Alpha = 255;
  pLayerCfg.Alpha0 = 0;
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
  pLayerCfg.FBStartAdress = 0xc0000000;
  pLayerCfg.ImageWidth = 1024;
  pLayerCfg.ImageHeight = 600;
  pLayerCfg.Backcolor.Blue = 0;
  pLayerCfg.Backcolor.Green = 0;
  pLayerCfg.Backcolor.Red = 255;
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
  {
    Error_Handler();
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}

/**
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{

  /* USER CODE BEGIN QUADSPI_Init 0 */

  /* USER CODE END QUADSPI_Init 0 */

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
  hqspi.Init.ClockPrescaler = 1;
  hqspi.Init.FifoThreshold = 32;
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
  hqspi.Init.FlashSize = 23;
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_2_CYCLE;
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
  {
    Error_Handler();
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}

/**
  * @brief SDMMC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC2_SD_Init(void)
{

  /* USER CODE BEGIN SDMMC2_Init 0 */

  /* USER CODE END SDMMC2_Init 0 */

  /* USER CODE BEGIN SDMMC2_Init 1 */

  /* USER CODE END SDMMC2_Init 1 */
  hsd2.Instance = SDMMC2;
  hsd2.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
  hsd2.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
  hsd2.Init.BusWide = SDMMC_BUS_WIDE_4B;
  hsd2.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
  hsd2.Init.ClockDiv = 24;
  if (HAL_SD_Init(&hsd2) != HAL_OK)
  {
    Error_Handler();
  }
  /* USER CODE BEGIN SDMMC2_Init 2 */

  /* USER CODE END SDMMC2_Init 2 */

}

/**
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  TIM_MasterConfigTypeDef sMasterConfig = {0};
  TIM_OC_InitTypeDef sConfigOC = {0};

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
  htim12.Init.Prescaler = 199;
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim12.Init.Period = 1666;
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
  {
    Error_Handler();
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
  {
    Error_Handler();
  }
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim12, &sMasterConfig) != HAL_OK)
  {
    Error_Handler();
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
  sConfigOC.Pulse = 833;
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  {
    Error_Handler();
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);

}

/**
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{

  /* USER CODE BEGIN USART1_Init 0 */

  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
  huart1.Init.BaudRate = 2000000;
  huart1.Init.WordLength = UART_WORDLENGTH_9B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_EVEN;
  huart1.Init.Mode = UART_MODE_TX_RX;
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
  if (HAL_UART_Init(&huart1) != HAL_OK)
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
  {
    Error_Handler();
  }
  if (HAL_UARTEx_EnableFifoMode(&huart1) != HAL_OK)
  {
    Error_Handler();
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);

}

/* FMC initialization function */
static void MX_FMC_Init(void)
{

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};

  /* USER CODE BEGIN FMC_Init 1 */

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_9;
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_13;
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
  SdramTiming.ExitSelfRefreshDelay = 7;
  SdramTiming.SelfRefreshTime = 5;
  SdramTiming.RowCycleDelay = 7;
  SdramTiming.WriteRecoveryTime = 3;
  SdramTiming.RPDelay = 2;
  SdramTiming.RCDDelay = 2;

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
  {
    Error_Handler( );
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}

/**
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
  __HAL_RCC_GPIOC_CLK_ENABLE();
  __HAL_RCC_GPIOI_CLK_ENABLE();
  __HAL_RCC_GPIOF_CLK_ENABLE();
  __HAL_RCC_GPIOH_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOG_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(lcd_rst_GPIO_Port, lcd_rst_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(led_GPIO_Port, led_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, GT_RST_Pin|dbg4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(dbg3_GPIO_Port, dbg3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, dbg1_Pin|dbg2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : lcd_rst_Pin */
  GPIO_InitStruct.Pin = lcd_rst_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(lcd_rst_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pin : gt_int_Pin */
  GPIO_InitStruct.Pin = gt_int_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(gt_int_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pin : led_Pin */
  GPIO_InitStruct.Pin = led_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(led_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pins : GT_RST_Pin dbg4_Pin */
  GPIO_InitStruct.Pin = GT_RST_Pin|dbg4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);

  /*Configure GPIO pin : dbg3_Pin */
  GPIO_InitStruct.Pin = dbg3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(dbg3_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pins : dbg1_Pin dbg2_Pin */
  GPIO_InitStruct.Pin = dbg1_Pin|dbg2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}

/* USER CODE BEGIN 4 */

/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
  MPU_Region_InitTypeDef MPU_InitStruct = {0};

  /* Disables the MPU */
  HAL_MPU_Disable();

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
  MPU_InitStruct.BaseAddress = 0x0;
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
  MPU_InitStruct.SubRegionDisable = 0x87;
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;

  HAL_MPU_ConfigRegion(&MPU_InitStruct);

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
  MPU_InitStruct.BaseAddress = 0xc0000000;
  MPU_InitStruct.Size = MPU_REGION_SIZE_32MB;
  MPU_InitStruct.SubRegionDisable = 0x0;
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
  MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;

  HAL_MPU_ConfigRegion(&MPU_InitStruct);

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER2;
  MPU_InitStruct.BaseAddress = 0x90000000;
  MPU_InitStruct.Size = MPU_REGION_SIZE_16MB;

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);

}

/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
	}
  /* USER CODE END Error_Handler_Debug */
}
#ifdef USE_FULL_ASSERT
/**
  * @brief  Reports the name of the source file and the source line number
  *         where the assert_param error has occurred.
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
#endif /* USE_FULL_ASSERT */
