Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Wed Sep 27 15:59:11 2023

In normal mode(fast, normal, performance).

Placement started.
Placement done.
Total placement takes 3.75 sec.

Routing started.
Building routing graph takes 0.72 sec.
Processing design graph takes 0.16 sec.
Total nets for routing : 1093.
Global routing takes 37.83 sec.
Detailed routing takes 1.12 sec.
Hold Violation Fix in router takes 0.16 sec.
Finish routing takes 0.05 sec.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 40.30 sec.

IO Port Info:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT               | DIRECTION     | LOC     | BANK      | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_IN_MODE     | VREF_OUT_MODE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | CONSTRAINT     | IO_REGISTER     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ram_rd_addr[0]     | output        | K14     | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             | NA              
| ram_rd_addr[1]     | output        | H15     | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             | NA              
| ram_rd_addr[2]     | output        | L13     | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             | NA              
| ram_rd_addr[3]     | output        | L12     | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             | NA              
| ram_rd_addr[4]     | output        | K16     | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             | NA              
| ram_rd_data[0]     | output        | G11     | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             | NA              
| ram_rd_data[1]     | output        | H14     | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             | NA              
| ram_rd_data[2]     | output        | H16     | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             | NA              
| ram_rd_data[3]     | output        | F17     | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             | NA              
| ram_rd_data[4]     | output        | H13     | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             | NA              
| ram_rd_data[5]     | output        | K15     | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             | NA              
| ram_rd_data[6]     | output        | G18     | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             | NA              
| ram_rd_data[7]     | output        | G16     | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             | NA              
| ram_wr_addr[0]     | output        | B11     | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             | NA              
| ram_wr_addr[1]     | output        | L16     | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             | NA              
| ram_wr_addr[2]     | output        | L15     | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             | NA              
| ram_wr_addr[3]     | output        | H17     | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             | NA              
| ram_wr_addr[4]     | output        | J13     | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             | NA              
| ram_wr_data[0]     | output        | L18     | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             | NA              
| ram_wr_data[1]     | output        | K17     | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             | NA              
| ram_wr_data[2]     | output        | C10     | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             | NA              
| ram_wr_data[3]     | output        | J16     | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             | NA              
| ram_wr_data[4]     | output        | H18     | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             | NA              
| ram_wr_data[5]     | output        | J18     | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             | NA              
| ram_wr_data[6]     | output        | H4      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             | NA              
| ram_wr_data[7]     | output        | K18     | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             | NA              
| ram_wr_en          | output        | G9      | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             | NA              
| sys_clk            | input         | V9      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| sys_rst_n          | input         | C4      | BANK0     | 1.8       | LVCMOS18       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 40            | 0                  
| Use of BKCL              | 2        | 4             | 50                 
| Use of CLMA              | 150      | 3748          | 5                  
|   FF                     | 396      | 22488         | 2                  
|   LUT                    | 391      | 14992         | 3                  
|   LUT-FF pairs           | 249      | 14992         | 2                  
| Use of CLMS              | 79       | 1892          | 5                  
|   FF                     | 216      | 11352         | 2                  
|   LUT                    | 215      | 7568          | 3                  
|   LUT-FF pairs           | 131      | 7568          | 2                  
|   Distributed RAM        | 0        | 7568          | 0                  
| Use of CRYSTAL           | 0        | 4             | 0                  
| Use of DLL               | 0        | 8             | 0                  
| Use of DQSL              | 0        | 12            | 0                  
| Use of DRM               | 4.5      | 60            | 8                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 60       | 3480          | 2                  
| Use of IO                | 29       | 226           | 13                 
|   IOBD                   | 4        | 57            | 8                  
|   IOBR                   | 1        | 12            | 9                  
|   IOBS                   | 24       | 157           | 16                 
| Use of IOCKDIV           | 0        | 16            | 0                  
| Use of IOCKDLY           | 0        | 32            | 0                  
| Use of IOCKGATE          | 0        | 16            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 16            | 0                  
| Use of IOL               | 29       | 308           | 10                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 0        | 4             | 0                  
| Use of PREGMUX_TEST      | 0        | 4             | 0                  
| Use of RCKB              | 1        | 16            | 7                  
|  RCKB dataused           | 1        | 16            | 7                  
| Use of RCKBMUX_TEST      | 0        | 8             | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 2        | 30            | 7                  
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 8             | 0                  
+---------------------------------------------------------------------------+

Global Clock Info:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| GClk Inst                | Site Of GClk Inst     | GClk Fanout Net     | Clock Loads     | Non_Clock Loads     | Driver Inst                              | Driver Pin     | Site Of Driver Inst     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clkbufg_3/gopclkbufg     | USCM_56_112           | ntclkbufg_0         | 440             | 0                   | sys_clk_ibuf/opit_1                      | INCK           | IOL_131_5               
| clkbufg_4/gopclkbufg     | USCM_56_113           | ntclkbufg_1         | 153             | 0                   | u_CORES/u_GTP_SCANCHAIN_PG/scanchain     | TCK_USER       | SCANCHAIN_241_1         
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary Of Each Module:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                | LUT     | FF      | Distributed RAM     | APM     | DRM     | CRYSTAL     | DLL     | DQSL     | FUSECODE     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | OSC     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ip_2port_ram                    | 605     | 612     | 0                   | 0       | 4.5     | 0           | 0       | 0        | 0            | 29     | 0           | 0           | 0            | 0        | 0       | 0       | 1        | 0          | 1             | 0         | 0        | 2        
| + u_ram_2port                   | 0       | 0       | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_ipml_sdpram_ram_2port     | 0       | 0       | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_ram_rd                      | 7       | 5       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_ram_wr                      | 17      | 15      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_CORES                       | 581     | 592     | 0                   | 0       | 4       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 1             | 0         | 0        | 0        
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Inputs and Outputs :
+--------------------------------------------------------------------------------+
| Type       | File Name                                                        
+--------------------------------------------------------------------------------+
| Input      | E:/PDS/ip_2port_ram/prj/device_map/ip_2port_ram_map.adf          
|            | E:/PDS/ip_2port_ram/prj/device_map/ip_2port_ram.pcf              
| Output     | E:/PDS/ip_2port_ram/prj/place_route/ip_2port_ram_pnr.adf         
|            | E:/PDS/ip_2port_ram/prj/place_route/clock_utilization.txt        
|            | E:/PDS/ip_2port_ram/prj/place_route/ip_2port_ram_plc.adf         
|            | E:/PDS/ip_2port_ram/prj/place_route/ip_2port_ram.prr             
|            | E:/PDS/ip_2port_ram/prj/place_route/ip_2port_ram_prr.prt         
|            | E:/PDS/ip_2port_ram/prj/place_route/ip_2port_ram_pnr.netlist     
|            | E:/PDS/ip_2port_ram/prj/place_route/prr.db                       
+--------------------------------------------------------------------------------+


Flow Command: pnr 
Peak memory: 814 MB
Total CPU time to pnr completion : 0h:0m:50s
Process Total CPU time to pnr completion : 0h:0m:52s
Total real time to pnr completion : 0h:0m:52s
