verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../rgb2gray_va_prj.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../rgb2gray_va_prj.gen/sources_1/bd/design_1/ipshared/ee60/hdl" --include "../../../../rgb2gray_va_prj.gen/sources_1/bd/design_1/ipshared/18ae/hdl/verilog" --include "../../../../rgb2gray_va_prj.gen/sources_1/bd/design_1/ip/design_1_rgb2gray_top_0_2/drivers/rgb2gray_top_v1_0/src" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" \
"../../../bd/design_1/ip/design_1_auto_us_1/sim/design_1_auto_us_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../../rgb2gray_va_prj.gen/sources_1/bd/design_1/ipshared/18ae/hdl/verilog/rgb2gray_top_CTRL_s_axi.v" \
"../../../../rgb2gray_va_prj.gen/sources_1/bd/design_1/ipshared/18ae/hdl/verilog/rgb2gray_top_flow_control_loop_pipe_sequential_init.v" \
"../../../../rgb2gray_va_prj.gen/sources_1/bd/design_1/ipshared/18ae/hdl/verilog/rgb2gray_top_hls_deadlock_idx0_monitor.v" \
"../../../../rgb2gray_va_prj.gen/sources_1/bd/design_1/ipshared/18ae/hdl/verilog/rgb2gray_top_hls_deadlock_idx1_monitor.v" \
"../../../../rgb2gray_va_prj.gen/sources_1/bd/design_1/ipshared/18ae/hdl/verilog/rgb2gray_top_mac_muladd_8ns_5ns_16ns_16_4_1.v" \
"../../../../rgb2gray_va_prj.gen/sources_1/bd/design_1/ipshared/18ae/hdl/verilog/rgb2gray_top_mac_muladd_8ns_7ns_16ns_16_4_1.v" \
"../../../../rgb2gray_va_prj.gen/sources_1/bd/design_1/ipshared/18ae/hdl/verilog/rgb2gray_top_mul_8ns_9ns_16_1_1.v" \
"../../../../rgb2gray_va_prj.gen/sources_1/bd/design_1/ipshared/18ae/hdl/verilog/rgb2gray_top_mul_32ns_32ns_64_1_1.v" \
"../../../../rgb2gray_va_prj.gen/sources_1/bd/design_1/ipshared/18ae/hdl/verilog/rgb2gray_top_regslice_both.v" \
"../../../../rgb2gray_va_prj.gen/sources_1/bd/design_1/ipshared/18ae/hdl/verilog/rgb2gray_top_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2.v" \
"../../../../rgb2gray_va_prj.gen/sources_1/bd/design_1/ipshared/18ae/hdl/verilog/rgb2gray_top.v" \
"../../../bd/design_1/ip/design_1_rgb2gray_top_0_2/sim/design_1_rgb2gray_top_0_2.v" \

verilog xil_defaultlib "glbl.v"

nosort
