<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:76:7" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 57600 has been inferred" BundleName="gmem0" VarName="inp_img" LoopLoc="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:76:7" LoopName="L1_1" ParentFunc="conv3(float*, float*, float*, float*)" Length="57600" Direction="read" AccessID="inp_img1629seq" OrigID="for.inc.load.31" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:79:23" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85:8" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 2304 has been inferred" BundleName="gmem1" VarName="filter" LoopLoc="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85:8" LoopName="F1_1" ParentFunc="conv3(float*, float*, float*, float*)" Length="2304" Direction="read" AccessID="scevgepseq" OrigID="for.inc17.load.16" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87:20" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:83:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 64896 has been inferred" BundleName="gmem0" VarName="out_img" LoopLoc="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:83:5" LoopName="L4" ParentFunc="conv3(float*, float*, float*, float*)" Length="64896" Direction="write" AccessID="out_img1630seq" OrigID="islist VITIS_LOOP_146_6.store.24 VITIS_LOOP_146_6.store.32 VITIS_LOOP_146_6.store.40 VITIS_LOOP_146_6.store.48 VITIS_LOOP_146_6.store.56 VITIS_LOOP_146_6.store.64 VITIS_LOOP_146_6.store.72 VITIS_LOOP_146_6.store.80 VITIS_LOOP_146_6.store.88 VITIS_LOOP_146_6.store.96 VITIS_LOOP_146_6.store.104 VITIS_LOOP_146_6.store.112 VITIS_LOOP_146_6.store.120" OrigDirection="islist write write write write write write write write write write write write write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessClobberedMissed" src_info="" msg_id="214-231" msg_severity="INFO" msg_body="Access is clobbered by load" resolution="214-231" BundleName="gmem1" VarName="bias" ParentFunc="conv3(float*, float*, float*, float*)" OrigID="M1.load.339" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessClobberedMissed" src_info="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85:8" msg_id="214-231" msg_severity="INFO" msg_body="Access is clobbered by load" resolution="214-231" BundleName="gmem1" VarName="filter" ParentFunc="conv3(float*, float*, float*, float*)" OrigID="scevgepseq" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85:8" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144:5" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem0" VarName="out_img" LoopLoc="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144:5" LoopName="M1" ParentFunc="conv3(float*, float*, float*, float*)" OrigID="out_img1630seq" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:83:5" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85:8" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem1" VarName="filter" LoopLoc="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85:8" LoopName="F1_1" ParentFunc="conv3(float*, float*, float*, float*)" OrigID="scevgepseq" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85:8" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:76:7" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem0" VarName="inp_img" LoopLoc="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:76:7" LoopName="L1_1" ParentFunc="conv3(float*, float*, float*, float*)" OrigID="inp_img1629seq" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:76:7" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:76:7" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 57600 and bit width 32 in loop 'L1_1' has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" LoopLoc="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:76:7" LoopName="L1_1" Length="57600" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:83:5" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 64896 and bit width 32 in loop 'L4' has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" LoopLoc="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:83:5" LoopName="L4" Length="64896" Width="32" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85:8" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 2304 and bit width 32 in loop 'F1_1' has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem1" LoopLoc="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85:8" LoopName="F1_1" Length="2304" Width="32" Direction="read"/>
</VitisHLS:BurstInfo>

