library IEEE;
use IEEE.std_logic_1164.all;

entity stopwatch_controller is
  port (
    clk_1Hz   : in  std_logic; -- Vstupn√≠ hodinov√Ω sign√°l 1 Hz
    clk_20Hz  : in  std_logic; -- Vstupn√≠ hodinov√Ω sign√°l 20 Hz
    on_stop   : in  std_logic; -- Aktivn√≠ sign√°l pro hodinov√Ω re≈æim
    BTNC      : in  std_logic; -- Tlaƒ?√≠tko pro p≈ôep√≠n√°n√≠ hodin
    sec_clk   : out std_logic  -- V√Ωstupn√≠ hodinov√Ω sign√°l
  );
end stopwatch_controller;

architecture Behavioral of stopwatch_controller is
  signal toggle_state : std_logic := '0'; -- Intern√≠ sign√°l pro udr≈æov√°n√≠ stavu (toggle)
  signal prev_btnc    : std_logic := '0'; -- Intern√≠ sign√°l pro sledov√°n√≠ p≈ôedchoz√≠ho stavu tlaƒ?√≠tka
begin
  process(clk_1Hz, clk_20Hz)
  begin
    if rising_edge(clk_20Hz) then
      -- Detekce stisknut√≠ tlaƒ?√≠tka (p≈ôechod z '0' na '1')
      if BTNC = '1' and prev_btnc = '0' then
        -- P≈ôepnut√≠ stavu pouze pokud je on_stop aktivn√≠
        if on_stop = '1' then
          toggle_state <= not toggle_state; -- P≈ôepnut√≠ stavu
        end if;
      end if;

      -- Aktualizace p≈ôedchoz√≠ho stavu tlaƒ?√≠tka
      prev_btnc <= BTNC;

      -- Propou≈°tƒõn√≠ hodinov√©ho sign√°lu, pokud je toggle_state na √∫rovni 1
      if toggle_state = '1' then
        sec_clk <= clk_1Hz; -- Propou≈°t√≠ se vstupn√≠ hodinov√Ω sign√°l
      else
        sec_clk <= '0'; -- V√Ωstupn√≠ sign√°l neaktivn√≠
      end if;
    end if;
  end process;
end Behavioral;