{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1662776042078 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662776042081 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 10 14:14:01 2022 " "Processing started: Sat Sep 10 14:14:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662776042081 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776042081 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DDDpacemacker -c DDDpacemacker " "Command: quartus_map --read_settings_files=on --write_settings_files=off DDDpacemacker -c DDDpacemacker" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776042082 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1662776048537 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1662776048537 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "nios2_system.qsys " "Elaborating Platform Designer system entity \"nios2_system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662776056468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.10.14:14:19 Progress: Loading DE2-115/nios2_system.qsys " "2022.09.10.14:14:19 Progress: Loading DE2-115/nios2_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776059451 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.10.14:14:19 Progress: Reading input file " "2022.09.10.14:14:19 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776059799 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.10.14:14:19 Progress: Adding clk_0 \[clock_source 18.1\] " "2022.09.10.14:14:19 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776059868 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.10.14:14:20 Progress: Parameterizing module clk_0 " "2022.09.10.14:14:20 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776060451 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.10.14:14:20 Progress: Adding cpu \[altera_nios2_gen2 18.1\] " "2022.09.10.14:14:20 Progress: Adding cpu \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776060453 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.10.14:14:20 Progress: Parameterizing module cpu " "2022.09.10.14:14:20 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776060671 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.10.14:14:20 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2022.09.10.14:14:20 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776060674 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.10.14:14:20 Progress: Parameterizing module jtag_uart " "2022.09.10.14:14:20 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776060700 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.10.14:14:20 Progress: Adding keys \[altera_avalon_pio 18.1\] " "2022.09.10.14:14:20 Progress: Adding keys \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776060702 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.10.14:14:20 Progress: Parameterizing module keys " "2022.09.10.14:14:20 Progress: Parameterizing module keys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776060715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.10.14:14:20 Progress: Adding lcd \[altera_avalon_lcd_16207 18.1\] " "2022.09.10.14:14:20 Progress: Adding lcd \[altera_avalon_lcd_16207 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776060716 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.10.14:14:20 Progress: Parameterizing module lcd " "2022.09.10.14:14:20 Progress: Parameterizing module lcd" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776060727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.10.14:14:20 Progress: Adding leds_green \[altera_avalon_pio 18.1\] " "2022.09.10.14:14:20 Progress: Adding leds_green \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776060728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.10.14:14:20 Progress: Parameterizing module leds_green " "2022.09.10.14:14:20 Progress: Parameterizing module leds_green" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776060728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.10.14:14:20 Progress: Adding leds_red \[altera_avalon_pio 18.1\] " "2022.09.10.14:14:20 Progress: Adding leds_red \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776060728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.10.14:14:20 Progress: Parameterizing module leds_red " "2022.09.10.14:14:20 Progress: Parameterizing module leds_red" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776060728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.10.14:14:20 Progress: Adding onchip_mem \[altera_avalon_onchip_memory2 18.1\] " "2022.09.10.14:14:20 Progress: Adding onchip_mem \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776060729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.10.14:14:20 Progress: Parameterizing module onchip_mem " "2022.09.10.14:14:20 Progress: Parameterizing module onchip_mem" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776060745 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.10.14:14:20 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\] " "2022.09.10.14:14:20 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776060746 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.10.14:14:20 Progress: Parameterizing module sdram " "2022.09.10.14:14:20 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776060763 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.10.14:14:20 Progress: Adding sdram_pll \[altera_up_avalon_sys_sdram_pll 18.0\] " "2022.09.10.14:14:20 Progress: Adding sdram_pll \[altera_up_avalon_sys_sdram_pll 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776060764 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.10.14:14:20 Progress: Parameterizing module sdram_pll " "2022.09.10.14:14:20 Progress: Parameterizing module sdram_pll" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776060794 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.10.14:14:20 Progress: Adding switches \[altera_avalon_pio 18.1\] " "2022.09.10.14:14:20 Progress: Adding switches \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776060794 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.10.14:14:20 Progress: Parameterizing module switches " "2022.09.10.14:14:20 Progress: Parameterizing module switches" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776060795 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.10.14:14:20 Progress: Adding timer_0 \[altera_avalon_timer 18.1\] " "2022.09.10.14:14:20 Progress: Adding timer_0 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776060796 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.10.14:14:20 Progress: Parameterizing module timer_0 " "2022.09.10.14:14:20 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776060827 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.10.14:14:20 Progress: Adding timer_1 \[altera_avalon_timer 18.1\] " "2022.09.10.14:14:20 Progress: Adding timer_1 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776060827 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.10.14:14:20 Progress: Parameterizing module timer_1 " "2022.09.10.14:14:20 Progress: Parameterizing module timer_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776060827 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.10.14:14:20 Progress: Adding uart \[altera_avalon_uart 18.1\] " "2022.09.10.14:14:20 Progress: Adding uart \[altera_avalon_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776060828 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.10.14:14:20 Progress: Parameterizing module uart " "2022.09.10.14:14:20 Progress: Parameterizing module uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776060840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.10.14:14:20 Progress: Building connections " "2022.09.10.14:14:20 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776060841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.10.14:14:20 Progress: Parameterizing connections " "2022.09.10.14:14:20 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776060881 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.10.14:14:20 Progress: Validating " "2022.09.10.14:14:20 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776060882 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.10.14:14:21 Progress: Done reading input file " "2022.09.10.14:14:21 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776061927 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Nios2_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776062566 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_system.keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios2_system.keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776062566 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_system.lcd: Altera Avalon LCD 16207 will only be supported in Quartus Prime Standard Edition in the future release. " "Nios2_system.lcd: Altera Avalon LCD 16207 will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776062566 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Nios2_system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776062566 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_system.sdram_pll: Refclk Freq: 50.0 " "Nios2_system.sdram_pll: Refclk Freq: 50.0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776062566 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios2_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776062567 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_system: Generating nios2_system \"nios2_system\" for QUARTUS_SYNTH " "Nios2_system: Generating nios2_system \"nios2_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776063379 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios2_system: \"No matching role found for uart:s1:endofpacket (endofpacket)\" " "Nios2_system: \"No matching role found for uart:s1:endofpacket (endofpacket)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776067440 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_system\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"nios2_system\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776068176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'nios2_system_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'nios2_system_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776068206 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios2_system_jtag_uart --dir=C:/Users/smiy200/AppData/Local/Temp/alt9245_2482262725543545092.dir/0002_jtag_uart_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9245_2482262725543545092.dir/0002_jtag_uart_gen//nios2_system_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios2_system_jtag_uart --dir=C:/Users/smiy200/AppData/Local/Temp/alt9245_2482262725543545092.dir/0002_jtag_uart_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9245_2482262725543545092.dir/0002_jtag_uart_gen//nios2_system_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776068206 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'nios2_system_jtag_uart' " "Jtag_uart: Done RTL generation for module 'nios2_system_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776068445 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"nios2_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"nios2_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776068450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keys: Starting RTL generation for module 'nios2_system_keys' " "Keys: Starting RTL generation for module 'nios2_system_keys'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776068483 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keys:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_system_keys --dir=C:/Users/smiy200/AppData/Local/Temp/alt9245_2482262725543545092.dir/0003_keys_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9245_2482262725543545092.dir/0003_keys_gen//nios2_system_keys_component_configuration.pl  --do_build_sim=0  \] " "Keys:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_system_keys --dir=C:/Users/smiy200/AppData/Local/Temp/alt9245_2482262725543545092.dir/0003_keys_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9245_2482262725543545092.dir/0003_keys_gen//nios2_system_keys_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776068483 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keys: Done RTL generation for module 'nios2_system_keys' " "Keys: Done RTL generation for module 'nios2_system_keys'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776068676 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keys: \"nios2_system\" instantiated altera_avalon_pio \"keys\" " "Keys: \"nios2_system\" instantiated altera_avalon_pio \"keys\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776068678 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lcd: Starting RTL generation for module 'nios2_system_lcd' " "Lcd: Starting RTL generation for module 'nios2_system_lcd'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776068691 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lcd:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207/generate_rtl.pl --name=nios2_system_lcd --dir=C:/Users/smiy200/AppData/Local/Temp/alt9245_2482262725543545092.dir/0004_lcd_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9245_2482262725543545092.dir/0004_lcd_gen//nios2_system_lcd_component_configuration.pl  --do_build_sim=0  \] " "Lcd:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207/generate_rtl.pl --name=nios2_system_lcd --dir=C:/Users/smiy200/AppData/Local/Temp/alt9245_2482262725543545092.dir/0004_lcd_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9245_2482262725543545092.dir/0004_lcd_gen//nios2_system_lcd_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776068691 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lcd: Done RTL generation for module 'nios2_system_lcd' " "Lcd: Done RTL generation for module 'nios2_system_lcd'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776068858 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lcd: \"nios2_system\" instantiated altera_avalon_lcd_16207 \"lcd\" " "Lcd: \"nios2_system\" instantiated altera_avalon_lcd_16207 \"lcd\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776068860 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds_green: Starting RTL generation for module 'nios2_system_leds_green' " "Leds_green: Starting RTL generation for module 'nios2_system_leds_green'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776068871 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds_green:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_system_leds_green --dir=C:/Users/smiy200/AppData/Local/Temp/alt9245_2482262725543545092.dir/0005_leds_green_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9245_2482262725543545092.dir/0005_leds_green_gen//nios2_system_leds_green_component_configuration.pl  --do_build_sim=0  \] " "Leds_green:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_system_leds_green --dir=C:/Users/smiy200/AppData/Local/Temp/alt9245_2482262725543545092.dir/0005_leds_green_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9245_2482262725543545092.dir/0005_leds_green_gen//nios2_system_leds_green_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776068872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds_green: Done RTL generation for module 'nios2_system_leds_green' " "Leds_green: Done RTL generation for module 'nios2_system_leds_green'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776069042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds_green: \"nios2_system\" instantiated altera_avalon_pio \"leds_green\" " "Leds_green: \"nios2_system\" instantiated altera_avalon_pio \"leds_green\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776069044 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds_red: Starting RTL generation for module 'nios2_system_leds_red' " "Leds_red: Starting RTL generation for module 'nios2_system_leds_red'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776069054 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds_red:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_system_leds_red --dir=C:/Users/smiy200/AppData/Local/Temp/alt9245_2482262725543545092.dir/0006_leds_red_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9245_2482262725543545092.dir/0006_leds_red_gen//nios2_system_leds_red_component_configuration.pl  --do_build_sim=0  \] " "Leds_red:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_system_leds_red --dir=C:/Users/smiy200/AppData/Local/Temp/alt9245_2482262725543545092.dir/0006_leds_red_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9245_2482262725543545092.dir/0006_leds_red_gen//nios2_system_leds_red_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776069055 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds_red: Done RTL generation for module 'nios2_system_leds_red' " "Leds_red: Done RTL generation for module 'nios2_system_leds_red'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776069227 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds_red: \"nios2_system\" instantiated altera_avalon_pio \"leds_red\" " "Leds_red: \"nios2_system\" instantiated altera_avalon_pio \"leds_red\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776069229 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem: Starting RTL generation for module 'nios2_system_onchip_mem' " "Onchip_mem: Starting RTL generation for module 'nios2_system_onchip_mem'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776069239 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios2_system_onchip_mem --dir=C:/Users/smiy200/AppData/Local/Temp/alt9245_2482262725543545092.dir/0007_onchip_mem_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9245_2482262725543545092.dir/0007_onchip_mem_gen//nios2_system_onchip_mem_component_configuration.pl  --do_build_sim=0  \] " "Onchip_mem:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios2_system_onchip_mem --dir=C:/Users/smiy200/AppData/Local/Temp/alt9245_2482262725543545092.dir/0007_onchip_mem_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9245_2482262725543545092.dir/0007_onchip_mem_gen//nios2_system_onchip_mem_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776069239 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem: Done RTL generation for module 'nios2_system_onchip_mem' " "Onchip_mem: Done RTL generation for module 'nios2_system_onchip_mem'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776069493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem: \"nios2_system\" instantiated altera_avalon_onchip_memory2 \"onchip_mem\" " "Onchip_mem: \"nios2_system\" instantiated altera_avalon_onchip_memory2 \"onchip_mem\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776069497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'nios2_system_sdram' " "Sdram: Starting RTL generation for module 'nios2_system_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776069517 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios2_system_sdram --dir=C:/Users/smiy200/AppData/Local/Temp/alt9245_2482262725543545092.dir/0008_sdram_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9245_2482262725543545092.dir/0008_sdram_gen//nios2_system_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios2_system_sdram --dir=C:/Users/smiy200/AppData/Local/Temp/alt9245_2482262725543545092.dir/0008_sdram_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9245_2482262725543545092.dir/0008_sdram_gen//nios2_system_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776069517 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'nios2_system_sdram' " "Sdram: Done RTL generation for module 'nios2_system_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776069826 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"nios2_system\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"nios2_system\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776069829 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_pll: \"nios2_system\" instantiated altera_up_avalon_sys_sdram_pll \"sdram_pll\" " "Sdram_pll: \"nios2_system\" instantiated altera_up_avalon_sys_sdram_pll \"sdram_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776070044 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches: Starting RTL generation for module 'nios2_system_switches' " "Switches: Starting RTL generation for module 'nios2_system_switches'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776070058 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_system_switches --dir=C:/Users/smiy200/AppData/Local/Temp/alt9245_2482262725543545092.dir/0009_switches_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9245_2482262725543545092.dir/0009_switches_gen//nios2_system_switches_component_configuration.pl  --do_build_sim=0  \] " "Switches:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_system_switches --dir=C:/Users/smiy200/AppData/Local/Temp/alt9245_2482262725543545092.dir/0009_switches_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9245_2482262725543545092.dir/0009_switches_gen//nios2_system_switches_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776070058 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches: Done RTL generation for module 'nios2_system_switches' " "Switches: Done RTL generation for module 'nios2_system_switches'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776070230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches: \"nios2_system\" instantiated altera_avalon_pio \"switches\" " "Switches: \"nios2_system\" instantiated altera_avalon_pio \"switches\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776070232 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'nios2_system_timer_0' " "Timer_0: Starting RTL generation for module 'nios2_system_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776070241 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec C:/intelFPGA/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios2_system_timer_0 --dir=C:/Users/smiy200/AppData/Local/Temp/alt9245_2482262725543545092.dir/0010_timer_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9245_2482262725543545092.dir/0010_timer_0_gen//nios2_system_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec C:/intelFPGA/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios2_system_timer_0 --dir=C:/Users/smiy200/AppData/Local/Temp/alt9245_2482262725543545092.dir/0010_timer_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9245_2482262725543545092.dir/0010_timer_0_gen//nios2_system_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776070242 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'nios2_system_timer_0' " "Timer_0: Done RTL generation for module 'nios2_system_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776070464 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"nios2_system\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"nios2_system\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776070466 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart: Starting RTL generation for module 'nios2_system_uart' " "Uart: Starting RTL generation for module 'nios2_system_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776070479 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=nios2_system_uart --dir=C:/Users/smiy200/AppData/Local/Temp/alt9245_2482262725543545092.dir/0011_uart_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9245_2482262725543545092.dir/0011_uart_gen//nios2_system_uart_component_configuration.pl  --do_build_sim=0  \] " "Uart:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=nios2_system_uart --dir=C:/Users/smiy200/AppData/Local/Temp/alt9245_2482262725543545092.dir/0011_uart_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9245_2482262725543545092.dir/0011_uart_gen//nios2_system_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776070479 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart: Done RTL generation for module 'nios2_system_uart' " "Uart: Done RTL generation for module 'nios2_system_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776070827 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart: \"nios2_system\" instantiated altera_avalon_uart \"uart\" " "Uart: \"nios2_system\" instantiated altera_avalon_uart \"uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776070829 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776073280 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776073411 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776073539 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776073668 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776073797 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776073928 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776074056 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776074184 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776074311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776074439 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776074568 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776074695 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"nios2_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"nios2_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776076446 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"nios2_system\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"nios2_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776076461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"nios2_system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"nios2_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776076470 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'nios2_system_cpu_cpu' " "Cpu: Starting RTL generation for module 'nios2_system_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776076498 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios2_system_cpu_cpu --dir=C:/Users/smiy200/AppData/Local/Temp/alt9245_2482262725543545092.dir/0014_cpu_gen/ --quartus_bindir=C:/intelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9245_2482262725543545092.dir/0014_cpu_gen//nios2_system_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios2_system_cpu_cpu --dir=C:/Users/smiy200/AppData/Local/Temp/alt9245_2482262725543545092.dir/0014_cpu_gen/ --quartus_bindir=C:/intelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9245_2482262725543545092.dir/0014_cpu_gen//nios2_system_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776076499 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.09.10 14:14:36 (*) Starting Nios II generation " "Cpu: # 2022.09.10 14:14:36 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776082363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.09.10 14:14:36 (*)   Checking for plaintext license. " "Cpu: # 2022.09.10 14:14:36 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776082363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.09.10 14:14:37 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA/18.1/quartus/bin64/ " "Cpu: # 2022.09.10 14:14:37 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776082363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.09.10 14:14:37 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2022.09.10 14:14:37 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776082363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.09.10 14:14:37 (*)   Plaintext license not found. " "Cpu: # 2022.09.10 14:14:37 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776082363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.09.10 14:14:37 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2022.09.10 14:14:37 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776082364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.09.10 14:14:37 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA/18.1/quartus/bin64/ " "Cpu: # 2022.09.10 14:14:37 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776082364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.09.10 14:14:37 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2022.09.10 14:14:37 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776082364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.09.10 14:14:37 (*)   Encrypted license found.  SOF will not be time-limited. " "Cpu: # 2022.09.10 14:14:37 (*)   Encrypted license found.  SOF will not be time-limited." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776082364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.09.10 14:14:37 (*)   Elaborating CPU configuration settings " "Cpu: # 2022.09.10 14:14:37 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776082364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.09.10 14:14:37 (*)   Creating all objects for CPU " "Cpu: # 2022.09.10 14:14:37 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776082364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.09.10 14:14:37 (*)     Testbench " "Cpu: # 2022.09.10 14:14:37 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776082364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.09.10 14:14:38 (*)     Instruction decoding " "Cpu: # 2022.09.10 14:14:38 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776082365 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.09.10 14:14:38 (*)       Instruction fields " "Cpu: # 2022.09.10 14:14:38 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776082366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.09.10 14:14:38 (*)       Instruction decodes " "Cpu: # 2022.09.10 14:14:38 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776082366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.09.10 14:14:38 (*)       Signals for RTL simulation waveforms " "Cpu: # 2022.09.10 14:14:38 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776082366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.09.10 14:14:38 (*)       Instruction controls " "Cpu: # 2022.09.10 14:14:38 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776082366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.09.10 14:14:38 (*)     Pipeline frontend " "Cpu: # 2022.09.10 14:14:38 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776082366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.09.10 14:14:38 (*)     Pipeline backend " "Cpu: # 2022.09.10 14:14:38 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776082366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.09.10 14:14:40 (*)   Generating RTL from CPU objects " "Cpu: # 2022.09.10 14:14:40 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776082366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.09.10 14:14:41 (*)   Creating encrypted RTL " "Cpu: # 2022.09.10 14:14:41 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776082366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.09.10 14:14:42 (*) Done Nios II generation " "Cpu: # 2022.09.10 14:14:42 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776082366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'nios2_system_cpu_cpu' " "Cpu: Done RTL generation for module 'nios2_system_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776082366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776082381 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_pll: \"sdram_pll\" instantiated altera_up_altpll \"sys_pll\" " "Sys_pll: \"sdram_pll\" instantiated altera_up_altpll \"sys_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776082470 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_from_locked: \"sdram_pll\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\" " "Reset_from_locked: \"sdram_pll\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776082476 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776082483 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776082489 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776082497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776082503 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776082516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776082531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776082544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776082558 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776082590 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776082603 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_data_master_limiter\" " "Cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776082624 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/altera_avalon_sc_fifo.v " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776082641 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_mem_s1_burst_adapter\" " "Onchip_mem_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_mem_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776082652 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776082712 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776082717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776082725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776082763 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776082787 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/altera_merlin_arbitrator.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776082798 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776082801 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776082829 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776082847 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/altera_merlin_arbitrator.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776082855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776082864 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/altera_merlin_arbitrator.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776082870 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"onchip_mem_s1_rsp_width_adapter\" " "Onchip_mem_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"onchip_mem_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776082873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/altera_merlin_address_alignment.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776082882 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776082885 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776083124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_003\" " "Avalon_st_adapter_003: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776083352 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776083362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_003\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_003\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776083371 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_system: Done \"nios2_system\" with 44 modules, 72 files " "Nios2_system: Done \"nios2_system\" with 44 modules, 72 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776083376 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "nios2_system.qsys " "Finished elaborating Platform Designer system entity \"nios2_system.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662776084709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/nios2_system.v 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/nios2_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system " "Found entity 1: nios2_system" {  } { { "DE2-115/nios2_system/synthesis/nios2_system.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/nios2_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776086606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776086606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_reset_controller.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776086630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776086630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776086641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776086641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_irq_mapper " "Found entity 1: nios2_system_irq_mapper" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_irq_mapper.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776086653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776086653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0 " "Found entity 1: nios2_system_mm_interconnect_0" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776086679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776086679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003.v 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_avalon_st_adapter_003 " "Found entity 1: nios2_system_mm_interconnect_0_avalon_st_adapter_003" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776086693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776086693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 " "Found entity 1: nios2_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776086705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776086705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios2_system_mm_interconnect_0_avalon_st_adapter" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776086719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776086719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776086731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776086731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776086747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776086747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776086760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776086760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776086773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776086773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios2_system_mm_interconnect_0_rsp_mux_001" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776086788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776086788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2-115/nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776086801 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776086801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776086801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_rsp_mux " "Found entity 1: nios2_system_mm_interconnect_0_rsp_mux" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776086816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776086816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_rsp_demux_002 " "Found entity 1: nios2_system_mm_interconnect_0_rsp_demux_002" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_demux_002.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776086829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776086829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_rsp_demux " "Found entity 1: nios2_system_mm_interconnect_0_rsp_demux" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_demux.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776086840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776086840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_cmd_mux_002 " "Found entity 1: nios2_system_mm_interconnect_0_cmd_mux_002" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux_002.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776086853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776086853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_cmd_mux " "Found entity 1: nios2_system_mm_interconnect_0_cmd_mux" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776086865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776086865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios2_system_mm_interconnect_0_cmd_demux_001" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776086877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776086877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_cmd_demux " "Found entity 1: nios2_system_mm_interconnect_0_cmd_demux" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_demux.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776086891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776086891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776086906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776086906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776086917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776086917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file de2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776086938 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776086938 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776086938 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776086938 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776086938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776086938 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1662776086954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776086957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776086957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776086971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776086971 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1662776086983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776086986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776086986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776086997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776086997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776087010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776087010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776087024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776087024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776087040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776087040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2-115/nios2_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776087055 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776087055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776087055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776087071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776087071 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_005.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1662776087082 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_005.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1662776087083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_router_005_default_decode " "Found entity 1: nios2_system_mm_interconnect_0_router_005_default_decode" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_005.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776087088 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_mm_interconnect_0_router_005 " "Found entity 2: nios2_system_mm_interconnect_0_router_005" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_005.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776087088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776087088 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_004.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1662776087097 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_004.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1662776087098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_router_004_default_decode " "Found entity 1: nios2_system_mm_interconnect_0_router_004_default_decode" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_004.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776087104 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_mm_interconnect_0_router_004 " "Found entity 2: nios2_system_mm_interconnect_0_router_004" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_004.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776087104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776087104 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1662776087114 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1662776087114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios2_system_mm_interconnect_0_router_002_default_decode" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776087120 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_mm_interconnect_0_router_002 " "Found entity 2: nios2_system_mm_interconnect_0_router_002" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776087120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776087120 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1662776087131 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1662776087131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios2_system_mm_interconnect_0_router_001_default_decode" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776087137 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_mm_interconnect_0_router_001 " "Found entity 2: nios2_system_mm_interconnect_0_router_001" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776087137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776087137 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1662776087148 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1662776087149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_router_default_decode " "Found entity 1: nios2_system_mm_interconnect_0_router_default_decode" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776087154 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_mm_interconnect_0_router " "Found entity 2: nios2_system_mm_interconnect_0_router" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776087154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776087154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776087169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776087169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776087185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776087185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776087200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776087200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776087216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776087216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_uart_tx " "Found entity 1: nios2_system_uart_tx" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776087243 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_uart_rx_stimulus_source " "Found entity 2: nios2_system_uart_rx_stimulus_source" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_uart.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776087243 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_system_uart_rx " "Found entity 3: nios2_system_uart_rx" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_uart.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776087243 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_system_uart_regs " "Found entity 4: nios2_system_uart_regs" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_uart.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776087243 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2_system_uart " "Found entity 5: nios2_system_uart" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_uart.v" 830 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776087243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776087243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_timer_0 " "Found entity 1: nios2_system_timer_0" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_timer_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776087259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776087259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_switches " "Found entity 1: nios2_system_switches" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_switches.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776087274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776087274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_sdram_pll " "Found entity 1: nios2_system_sdram_pll" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_sdram_pll.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_sdram_pll.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776087288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776087288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776087301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776087301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/altera_up_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/altera_up_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_altpll " "Found entity 1: altera_up_altpll" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_up_altpll.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_up_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776087317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776087317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_sdram_input_efifo_module " "Found entity 1: nios2_system_sdram_input_efifo_module" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_sdram.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776087337 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_sdram " "Found entity 2: nios2_system_sdram" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_sdram.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776087337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776087337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_onchip_mem " "Found entity 1: nios2_system_onchip_mem" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_onchip_mem.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776087352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776087352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_leds_red.v 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_leds_red.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_leds_red " "Found entity 1: nios2_system_leds_red" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_leds_red.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_leds_red.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776087367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776087367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_leds_green.v 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_leds_green.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_leds_green " "Found entity 1: nios2_system_leds_green" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_leds_green.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_leds_green.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776087383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776087383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_lcd " "Found entity 1: nios2_system_lcd" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_lcd.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_lcd.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776087398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776087398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_keys.v 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_keys.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_keys " "Found entity 1: nios2_system_keys" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_keys.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_keys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776087411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776087411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_jtag_uart_sim_scfifo_w " "Found entity 1: nios2_system_jtag_uart_sim_scfifo_w" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776087441 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_jtag_uart_scfifo_w " "Found entity 2: nios2_system_jtag_uart_scfifo_w" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776087441 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_system_jtag_uart_sim_scfifo_r " "Found entity 3: nios2_system_jtag_uart_sim_scfifo_r" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776087441 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_system_jtag_uart_scfifo_r " "Found entity 4: nios2_system_jtag_uart_scfifo_r" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776087441 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2_system_jtag_uart " "Found entity 5: nios2_system_jtag_uart" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776087441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776087441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_cpu " "Found entity 1: nios2_system_cpu" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776087458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776087458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_cpu_cpu_ic_data_module " "Found entity 1: nios2_system_cpu_cpu_ic_data_module" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776088210 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_cpu_cpu_ic_tag_module " "Found entity 2: nios2_system_cpu_cpu_ic_tag_module" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776088210 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_system_cpu_cpu_bht_module " "Found entity 3: nios2_system_cpu_cpu_bht_module" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776088210 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_system_cpu_cpu_register_bank_a_module " "Found entity 4: nios2_system_cpu_cpu_register_bank_a_module" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776088210 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2_system_cpu_cpu_register_bank_b_module " "Found entity 5: nios2_system_cpu_cpu_register_bank_b_module" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776088210 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios2_system_cpu_cpu_dc_tag_module " "Found entity 6: nios2_system_cpu_cpu_dc_tag_module" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776088210 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios2_system_cpu_cpu_dc_data_module " "Found entity 7: nios2_system_cpu_cpu_dc_data_module" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776088210 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios2_system_cpu_cpu_dc_victim_module " "Found entity 8: nios2_system_cpu_cpu_dc_victim_module" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776088210 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios2_system_cpu_cpu_nios2_oci_debug " "Found entity 9: nios2_system_cpu_cpu_nios2_oci_debug" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776088210 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios2_system_cpu_cpu_nios2_oci_break " "Found entity 10: nios2_system_cpu_cpu_nios2_oci_break" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776088210 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios2_system_cpu_cpu_nios2_oci_xbrk " "Found entity 11: nios2_system_cpu_cpu_nios2_oci_xbrk" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776088210 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios2_system_cpu_cpu_nios2_oci_dbrk " "Found entity 12: nios2_system_cpu_cpu_nios2_oci_dbrk" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776088210 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios2_system_cpu_cpu_nios2_oci_itrace " "Found entity 13: nios2_system_cpu_cpu_nios2_oci_itrace" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776088210 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios2_system_cpu_cpu_nios2_oci_td_mode " "Found entity 14: nios2_system_cpu_cpu_nios2_oci_td_mode" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776088210 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios2_system_cpu_cpu_nios2_oci_dtrace " "Found entity 15: nios2_system_cpu_cpu_nios2_oci_dtrace" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776088210 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: nios2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776088210 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: nios2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776088210 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios2_system_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: nios2_system_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776088210 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios2_system_cpu_cpu_nios2_oci_fifo " "Found entity 19: nios2_system_cpu_cpu_nios2_oci_fifo" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776088210 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios2_system_cpu_cpu_nios2_oci_pib " "Found entity 20: nios2_system_cpu_cpu_nios2_oci_pib" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776088210 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios2_system_cpu_cpu_nios2_oci_im " "Found entity 21: nios2_system_cpu_cpu_nios2_oci_im" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776088210 ""} { "Info" "ISGN_ENTITY_NAME" "22 nios2_system_cpu_cpu_nios2_performance_monitors " "Found entity 22: nios2_system_cpu_cpu_nios2_performance_monitors" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776088210 ""} { "Info" "ISGN_ENTITY_NAME" "23 nios2_system_cpu_cpu_nios2_avalon_reg " "Found entity 23: nios2_system_cpu_cpu_nios2_avalon_reg" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776088210 ""} { "Info" "ISGN_ENTITY_NAME" "24 nios2_system_cpu_cpu_ociram_sp_ram_module " "Found entity 24: nios2_system_cpu_cpu_ociram_sp_ram_module" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776088210 ""} { "Info" "ISGN_ENTITY_NAME" "25 nios2_system_cpu_cpu_nios2_ocimem " "Found entity 25: nios2_system_cpu_cpu_nios2_ocimem" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776088210 ""} { "Info" "ISGN_ENTITY_NAME" "26 nios2_system_cpu_cpu_nios2_oci " "Found entity 26: nios2_system_cpu_cpu_nios2_oci" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776088210 ""} { "Info" "ISGN_ENTITY_NAME" "27 nios2_system_cpu_cpu " "Found entity 27: nios2_system_cpu_cpu" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776088210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_cpu_cpu_debug_slave_sysclk " "Found entity 1: nios2_system_cpu_cpu_debug_slave_sysclk" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_sysclk.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776088231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_cpu_cpu_debug_slave_tck " "Found entity 1: nios2_system_cpu_cpu_debug_slave_tck" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_tck.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776088248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_cpu_cpu_debug_slave_wrapper " "Found entity 1: nios2_system_cpu_cpu_debug_slave_wrapper" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776088267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_cpu_cpu_mult_cell " "Found entity 1: nios2_system_cpu_cpu_mult_cell" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_mult_cell.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776088284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_cpu_cpu_test_bench " "Found entity 1: nios2_system_cpu_cpu_test_bench" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_test_bench.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776088304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dddpacemacker.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dddpacemacker.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DDDpacemacker " "Found entity 1: DDDpacemacker" {  } { { "DDDpacemacker.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DDDpacemacker.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662776088316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088316 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "nios2_system nios2_system.v(6) " "Verilog HDL error at nios2_system.v(6): module \"nios2_system\" cannot be declared more than once" {  } { { "db/ip/nios2_system/nios2_system.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/nios2_system.v" 6 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1662776088328 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "nios2_system nios2_system.v(6) " "HDL info at nios2_system.v(6): see declaration for object \"nios2_system\"" {  } { { "DE2-115/nios2_system/synthesis/nios2_system.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/nios2_system.v" 6 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662776088332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/nios2_system.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/nios2_system.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088333 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/altera_avalon_sc_fifo.v //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662776088346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088347 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_avalon_st_pipeline_base altera_avalon_st_pipeline_base.v(22) " "Verilog HDL error at altera_avalon_st_pipeline_base.v(22): module \"altera_avalon_st_pipeline_base\" cannot be declared more than once" {  } { { "db/ip/nios2_system/submodules/altera_avalon_st_pipeline_base.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/altera_avalon_st_pipeline_base.v" 22 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1662776088353 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_avalon_st_pipeline_base altera_avalon_st_pipeline_base.v(22) " "HDL info at altera_avalon_st_pipeline_base.v(22): see declaration for object \"altera_avalon_st_pipeline_base\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662776088354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_avalon_st_pipeline_base.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088355 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_avalon_st_pipeline_stage altera_avalon_st_pipeline_stage.sv(22) " "Verilog HDL error at altera_avalon_st_pipeline_stage.sv(22): module \"altera_avalon_st_pipeline_stage\" cannot be declared more than once" {  } { { "db/ip/nios2_system/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/altera_avalon_st_pipeline_stage.sv" 22 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1662776088364 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_avalon_st_pipeline_stage altera_avalon_st_pipeline_stage.sv(22) " "HDL info at altera_avalon_st_pipeline_stage.sv(22): see declaration for object \"altera_avalon_st_pipeline_stage\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662776088366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_avalon_st_pipeline_stage.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088367 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_default_burst_converter altera_default_burst_converter.sv(30) " "Verilog HDL error at altera_default_burst_converter.sv(30): module \"altera_default_burst_converter\" cannot be declared more than once" {  } { { "db/ip/nios2_system/submodules/altera_default_burst_converter.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/altera_default_burst_converter.sv" 30 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1662776088375 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_default_burst_converter altera_default_burst_converter.sv(30) " "HDL info at altera_default_burst_converter.sv(30): see declaration for object \"altera_default_burst_converter\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_default_burst_converter.sv" 30 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662776088376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_default_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_default_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088377 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_incr_burst_converter altera_incr_burst_converter.sv(28) " "Verilog HDL error at altera_incr_burst_converter.sv(28): module \"altera_incr_burst_converter\" cannot be declared more than once" {  } { { "db/ip/nios2_system/submodules/altera_incr_burst_converter.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/altera_incr_burst_converter.sv" 28 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1662776088390 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_incr_burst_converter altera_incr_burst_converter.sv(28) " "HDL info at altera_incr_burst_converter.sv(28): see declaration for object \"altera_incr_burst_converter\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662776088391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_incr_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_incr_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088392 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_address_alignment altera_merlin_address_alignment.sv(26) " "Verilog HDL error at altera_merlin_address_alignment.sv(26): module \"altera_merlin_address_alignment\" cannot be declared more than once" {  } { { "db/ip/nios2_system/submodules/altera_merlin_address_alignment.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/altera_merlin_address_alignment.sv" 26 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1662776088399 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_address_alignment altera_merlin_address_alignment.sv(26) " "HDL info at altera_merlin_address_alignment.sv(26): see declaration for object \"altera_merlin_address_alignment\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662776088400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_merlin_address_alignment.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088401 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_arbitrator altera_merlin_arbitrator.sv(103) " "Verilog HDL error at altera_merlin_arbitrator.sv(103): module \"altera_merlin_arbitrator\" cannot be declared more than once" {  } { { "db/ip/nios2_system/submodules/altera_merlin_arbitrator.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/altera_merlin_arbitrator.sv" 103 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1662776088406 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_arbitrator altera_merlin_arbitrator.sv(103) " "HDL info at altera_merlin_arbitrator.sv(103): see declaration for object \"altera_merlin_arbitrator\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662776088407 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "altera_merlin_arb_adder altera_merlin_arbitrator.sv(228) " "Ignored design unit \"altera_merlin_arb_adder\" at altera_merlin_arbitrator.sv(228) due to previous errors" {  } { { "db/ip/nios2_system/submodules/altera_merlin_arbitrator.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/altera_merlin_arbitrator.sv" 228 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1662776088407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088409 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_burst_adapter altera_merlin_burst_adapter.sv(21) " "Verilog HDL error at altera_merlin_burst_adapter.sv(21): module \"altera_merlin_burst_adapter\" cannot be declared more than once" {  } { { "db/ip/nios2_system/submodules/altera_merlin_burst_adapter.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/altera_merlin_burst_adapter.sv" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1662776088418 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_burst_adapter altera_merlin_burst_adapter.sv(21) " "HDL info at altera_merlin_burst_adapter.sv(21): see declaration for object \"altera_merlin_burst_adapter\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662776088419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_merlin_burst_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_merlin_burst_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088420 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_burst_adapter_burstwrap_increment altera_merlin_burst_adapter_13_1.sv(40) " "Verilog HDL error at altera_merlin_burst_adapter_13_1.sv(40): module \"altera_merlin_burst_adapter_burstwrap_increment\" cannot be declared more than once" {  } { { "db/ip/nios2_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/altera_merlin_burst_adapter_13_1.sv" 40 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1662776088429 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_burst_adapter_burstwrap_increment altera_merlin_burst_adapter_13_1.sv(40) " "HDL info at altera_merlin_burst_adapter_13_1.sv(40): see declaration for object \"altera_merlin_burst_adapter_burstwrap_increment\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662776088430 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "altera_merlin_burst_adapter_adder altera_merlin_burst_adapter_13_1.sv(55) " "Ignored design unit \"altera_merlin_burst_adapter_adder\" at altera_merlin_burst_adapter_13_1.sv(55) due to previous errors" {  } { { "db/ip/nios2_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/altera_merlin_burst_adapter_13_1.sv" 55 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1662776088430 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "altera_merlin_burst_adapter_subtractor altera_merlin_burst_adapter_13_1.sv(77) " "Ignored design unit \"altera_merlin_burst_adapter_subtractor\" at altera_merlin_burst_adapter_13_1.sv(77) due to previous errors" {  } { { "db/ip/nios2_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/altera_merlin_burst_adapter_13_1.sv" 77 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1662776088431 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "altera_merlin_burst_adapter_min altera_merlin_burst_adapter_13_1.sv(98) " "Ignored design unit \"altera_merlin_burst_adapter_min\" at altera_merlin_burst_adapter_13_1.sv(98) due to previous errors" {  } { { "db/ip/nios2_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/altera_merlin_burst_adapter_13_1.sv" 98 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1662776088432 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "altera_merlin_burst_adapter_13_1 altera_merlin_burst_adapter_13_1.sv(264) " "Ignored design unit \"altera_merlin_burst_adapter_13_1\" at altera_merlin_burst_adapter_13_1.sv(264) due to previous errors" {  } { { "db/ip/nios2_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/altera_merlin_burst_adapter_13_1.sv" 264 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1662776088433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_merlin_burst_adapter_13_1.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_merlin_burst_adapter_13_1.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088434 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/nios2_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1662776088446 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_burst_adapter_new altera_merlin_burst_adapter_new.sv(25) " "Verilog HDL error at altera_merlin_burst_adapter_new.sv(25): module \"altera_merlin_burst_adapter_new\" cannot be declared more than once" {  } { { "db/ip/nios2_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/altera_merlin_burst_adapter_new.sv" 25 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1662776088447 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_burst_adapter_new altera_merlin_burst_adapter_new.sv(25) " "HDL info at altera_merlin_burst_adapter_new.sv(25): see declaration for object \"altera_merlin_burst_adapter_new\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662776088447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_merlin_burst_adapter_new.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_merlin_burst_adapter_new.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088450 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_burst_adapter_uncompressed_only altera_merlin_burst_adapter_uncmpr.sv(39) " "Verilog HDL error at altera_merlin_burst_adapter_uncmpr.sv(39): module \"altera_merlin_burst_adapter_uncompressed_only\" cannot be declared more than once" {  } { { "db/ip/nios2_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1662776088458 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_burst_adapter_uncompressed_only altera_merlin_burst_adapter_uncmpr.sv(39) " "HDL info at altera_merlin_burst_adapter_uncmpr.sv(39): see declaration for object \"altera_merlin_burst_adapter_uncompressed_only\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662776088459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_merlin_burst_adapter_uncmpr.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088460 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_burst_uncompressor altera_merlin_burst_uncompressor.sv(40) " "Verilog HDL error at altera_merlin_burst_uncompressor.sv(40): module \"altera_merlin_burst_uncompressor\" cannot be declared more than once" {  } { { "db/ip/nios2_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/altera_merlin_burst_uncompressor.sv" 40 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1662776088466 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_burst_uncompressor altera_merlin_burst_uncompressor.sv(40) " "HDL info at altera_merlin_burst_uncompressor.sv(40): see declaration for object \"altera_merlin_burst_uncompressor\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662776088466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088467 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_master_agent altera_merlin_master_agent.sv(28) " "Verilog HDL error at altera_merlin_master_agent.sv(28): module \"altera_merlin_master_agent\" cannot be declared more than once" {  } { { "db/ip/nios2_system/submodules/altera_merlin_master_agent.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/altera_merlin_master_agent.sv" 28 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1662776088477 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_master_agent altera_merlin_master_agent.sv(28) " "HDL info at altera_merlin_master_agent.sv(28): see declaration for object \"altera_merlin_master_agent\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662776088479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088479 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_master_translator altera_merlin_master_translator.sv(32) " "Verilog HDL error at altera_merlin_master_translator.sv(32): module \"altera_merlin_master_translator\" cannot be declared more than once" {  } { { "db/ip/nios2_system/submodules/altera_merlin_master_translator.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/altera_merlin_master_translator.sv" 32 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1662776088489 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_master_translator altera_merlin_master_translator.sv(32) " "HDL info at altera_merlin_master_translator.sv(32): see declaration for object \"altera_merlin_master_translator\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662776088490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088491 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_reorder_memory altera_merlin_reorder_memory.sv(28) " "Verilog HDL error at altera_merlin_reorder_memory.sv(28): module \"altera_merlin_reorder_memory\" cannot be declared more than once" {  } { { "db/ip/nios2_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/altera_merlin_reorder_memory.sv" 28 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1662776088500 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_reorder_memory altera_merlin_reorder_memory.sv(28) " "HDL info at altera_merlin_reorder_memory.sv(28): see declaration for object \"altera_merlin_reorder_memory\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662776088501 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "memory_pointer_controller altera_merlin_reorder_memory.sv(185) " "Ignored design unit \"memory_pointer_controller\" at altera_merlin_reorder_memory.sv(185) due to previous errors" {  } { { "db/ip/nios2_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/altera_merlin_reorder_memory.sv" 185 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1662776088502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_merlin_reorder_memory.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_merlin_reorder_memory.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088503 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_slave_agent altera_merlin_slave_agent.sv(34) " "Verilog HDL error at altera_merlin_slave_agent.sv(34): module \"altera_merlin_slave_agent\" cannot be declared more than once" {  } { { "db/ip/nios2_system/submodules/altera_merlin_slave_agent.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/altera_merlin_slave_agent.sv" 34 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1662776088512 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_slave_agent altera_merlin_slave_agent.sv(34) " "HDL info at altera_merlin_slave_agent.sv(34): see declaration for object \"altera_merlin_slave_agent\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662776088513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088514 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_slave_translator altera_merlin_slave_translator.sv(35) " "Verilog HDL error at altera_merlin_slave_translator.sv(35): module \"altera_merlin_slave_translator\" cannot be declared more than once" {  } { { "db/ip/nios2_system/submodules/altera_merlin_slave_translator.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/altera_merlin_slave_translator.sv" 35 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1662776088524 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_slave_translator altera_merlin_slave_translator.sv(35) " "HDL info at altera_merlin_slave_translator.sv(35): see declaration for object \"altera_merlin_slave_translator\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662776088524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088527 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_traffic_limiter altera_merlin_traffic_limiter.sv(49) " "Verilog HDL error at altera_merlin_traffic_limiter.sv(49): module \"altera_merlin_traffic_limiter\" cannot be declared more than once" {  } { { "db/ip/nios2_system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/altera_merlin_traffic_limiter.sv" 49 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1662776088537 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_traffic_limiter altera_merlin_traffic_limiter.sv(49) " "HDL info at altera_merlin_traffic_limiter.sv(49): see declaration for object \"altera_merlin_traffic_limiter\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662776088537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_merlin_traffic_limiter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_merlin_traffic_limiter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088538 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_width_adapter altera_merlin_width_adapter.sv(25) " "Verilog HDL error at altera_merlin_width_adapter.sv(25): module \"altera_merlin_width_adapter\" cannot be declared more than once" {  } { { "db/ip/nios2_system/submodules/altera_merlin_width_adapter.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/altera_merlin_width_adapter.sv" 25 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1662776088550 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_width_adapter altera_merlin_width_adapter.sv(25) " "HDL info at altera_merlin_width_adapter.sv(25): see declaration for object \"altera_merlin_width_adapter\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662776088551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_merlin_width_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_merlin_width_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088552 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_reset_controller altera_reset_controller.v(42) " "Verilog HDL error at altera_reset_controller.v(42): module \"altera_reset_controller\" cannot be declared more than once" {  } { { "db/ip/nios2_system/submodules/altera_reset_controller.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/altera_reset_controller.v" 42 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1662776088561 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_reset_controller altera_reset_controller.v(42) " "HDL info at altera_reset_controller.v(42): see declaration for object \"altera_reset_controller\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_reset_controller.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_reset_controller.v" 42 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662776088563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088563 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_reset_synchronizer altera_reset_synchronizer.v(24) " "Verilog HDL error at altera_reset_synchronizer.v(24): module \"altera_reset_synchronizer\" cannot be declared more than once" {  } { { "db/ip/nios2_system/submodules/altera_reset_synchronizer.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/altera_reset_synchronizer.v" 24 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1662776088571 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_reset_synchronizer altera_reset_synchronizer.v(24) " "HDL info at altera_reset_synchronizer.v(24): see declaration for object \"altera_reset_synchronizer\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_reset_synchronizer.v" 24 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662776088572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088573 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_up_altpll altera_up_altpll.v(29) " "Verilog HDL error at altera_up_altpll.v(29): module \"altera_up_altpll\" cannot be declared more than once" {  } { { "db/ip/nios2_system/submodules/altera_up_altpll.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/altera_up_altpll.v" 29 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1662776088582 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_up_altpll altera_up_altpll.v(29) " "HDL info at altera_up_altpll.v(29): see declaration for object \"altera_up_altpll\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_up_altpll.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_up_altpll.v" 29 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662776088583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_up_altpll.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_up_altpll.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088584 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_up_avalon_reset_from_locked_signal altera_up_avalon_reset_from_locked_signal.v(28) " "Verilog HDL error at altera_up_avalon_reset_from_locked_signal.v(28): module \"altera_up_avalon_reset_from_locked_signal\" cannot be declared more than once" {  } { { "db/ip/nios2_system/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1662776088592 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_up_avalon_reset_from_locked_signal altera_up_avalon_reset_from_locked_signal.v(28) " "HDL info at altera_up_avalon_reset_from_locked_signal.v(28): see declaration for object \"altera_up_avalon_reset_from_locked_signal\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662776088593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_up_avalon_reset_from_locked_signal.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_up_avalon_reset_from_locked_signal.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088594 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/nios2_system/submodules/altera_wrap_burst_converter.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1662776088604 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_wrap_burst_converter altera_wrap_burst_converter.sv(27) " "Verilog HDL error at altera_wrap_burst_converter.sv(27): module \"altera_wrap_burst_converter\" cannot be declared more than once" {  } { { "db/ip/nios2_system/submodules/altera_wrap_burst_converter.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/altera_wrap_burst_converter.sv" 27 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1662776088604 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_wrap_burst_converter altera_wrap_burst_converter.sv(27) " "HDL info at altera_wrap_burst_converter.sv(27): see declaration for object \"altera_wrap_burst_converter\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662776088604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_wrap_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_wrap_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088605 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "nios2_system_cpu nios2_system_cpu.v(9) " "Verilog HDL error at nios2_system_cpu.v(9): module \"nios2_system_cpu\" cannot be declared more than once" {  } { { "db/ip/nios2_system/submodules/nios2_system_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/nios2_system_cpu.v" 9 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1662776088614 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "nios2_system_cpu nios2_system_cpu.v(9) " "HDL info at nios2_system_cpu.v(9): see declaration for object \"nios2_system_cpu\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu.v" 9 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662776088615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088616 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_cpu_cpu.v //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_cpu_cpu.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662776088654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_cpu_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_cpu_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088656 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_cpu_cpu_debug_slave_sysclk.v //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_sysclk.v " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_cpu_cpu_debug_slave_sysclk.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_sysclk.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662776088664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_cpu_cpu_debug_slave_sysclk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_cpu_cpu_debug_slave_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088666 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_cpu_cpu_debug_slave_tck.v //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_tck.v " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_cpu_cpu_debug_slave_tck.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_tck.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662776088674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_cpu_cpu_debug_slave_tck.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_cpu_cpu_debug_slave_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088675 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662776088685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088686 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_cpu_cpu_mult_cell.v //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_mult_cell.v " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_cpu_cpu_mult_cell.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_mult_cell.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662776088694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_cpu_cpu_mult_cell.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_cpu_cpu_mult_cell.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088695 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_cpu_cpu_test_bench.v //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_test_bench.v " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_cpu_cpu_test_bench.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_test_bench.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662776088705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_cpu_cpu_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_cpu_cpu_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088706 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "nios2_system_irq_mapper nios2_system_irq_mapper.sv(31) " "Verilog HDL error at nios2_system_irq_mapper.sv(31): module \"nios2_system_irq_mapper\" cannot be declared more than once" {  } { { "db/ip/nios2_system/submodules/nios2_system_irq_mapper.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/nios2_system_irq_mapper.sv" 31 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1662776088713 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "nios2_system_irq_mapper nios2_system_irq_mapper.sv(31) " "HDL info at nios2_system_irq_mapper.sv(31): see declaration for object \"nios2_system_irq_mapper\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_irq_mapper.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_irq_mapper.sv" 31 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662776088714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088715 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_jtag_uart.v //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_jtag_uart.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662776088724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_jtag_uart.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_jtag_uart.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088726 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_keys.v //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_keys.v " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_keys.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_keys.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662776088733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_keys.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_keys.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088734 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_lcd.v //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_lcd.v " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_lcd.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_lcd.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662776088741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_lcd.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_lcd.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088742 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_leds_green.v //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_leds_green.v " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_leds_green.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_leds_green.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662776088749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_leds_green.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_leds_green.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088751 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_leds_red.v //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_leds_red.v " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_leds_red.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_leds_red.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662776088758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_leds_red.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_leds_red.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088759 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "nios2_system_mm_interconnect_0 nios2_system_mm_interconnect_0.v(9) " "Verilog HDL error at nios2_system_mm_interconnect_0.v(9): module \"nios2_system_mm_interconnect_0\" cannot be declared more than once" {  } { { "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v" 9 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1662776088779 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "nios2_system_mm_interconnect_0 nios2_system_mm_interconnect_0.v(9) " "HDL info at nios2_system_mm_interconnect_0.v(9): see declaration for object \"nios2_system_mm_interconnect_0\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 9 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662776088780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088782 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "nios2_system_mm_interconnect_0_avalon_st_adapter nios2_system_mm_interconnect_0_avalon_st_adapter.v(9) " "Verilog HDL error at nios2_system_mm_interconnect_0_avalon_st_adapter.v(9): module \"nios2_system_mm_interconnect_0_avalon_st_adapter\" cannot be declared more than once" {  } { { "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v" 9 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1662776088791 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "nios2_system_mm_interconnect_0_avalon_st_adapter nios2_system_mm_interconnect_0_avalon_st_adapter.v(9) " "HDL info at nios2_system_mm_interconnect_0_avalon_st_adapter.v(9): see declaration for object \"nios2_system_mm_interconnect_0_avalon_st_adapter\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v" 9 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662776088793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088793 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "nios2_system_mm_interconnect_0_avalon_st_adapter_003 nios2_system_mm_interconnect_0_avalon_st_adapter_003.v(9) " "Verilog HDL error at nios2_system_mm_interconnect_0_avalon_st_adapter_003.v(9): module \"nios2_system_mm_interconnect_0_avalon_st_adapter_003\" cannot be declared more than once" {  } { { "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003.v" 9 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1662776088803 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "nios2_system_mm_interconnect_0_avalon_st_adapter_003 nios2_system_mm_interconnect_0_avalon_st_adapter_003.v(9) " "HDL info at nios2_system_mm_interconnect_0_avalon_st_adapter_003.v(9): see declaration for object \"nios2_system_mm_interconnect_0_avalon_st_adapter_003\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003.v" 9 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662776088804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088805 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "nios2_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 nios2_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv(66) " "Verilog HDL error at nios2_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv(66): module \"nios2_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0\" cannot be declared more than once" {  } { { "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" 66 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1662776088812 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "nios2_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 nios2_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv(66) " "HDL info at nios2_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv(66): see declaration for object \"nios2_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" 66 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662776088814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088815 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv(66) " "Verilog HDL error at nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv(66): module \"nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" cannot be declared more than once" {  } { { "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1662776088823 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv(66) " "HDL info at nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv(66): see declaration for object \"nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662776088823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088824 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "nios2_system_mm_interconnect_0_cmd_demux nios2_system_mm_interconnect_0_cmd_demux.sv(43) " "Verilog HDL error at nios2_system_mm_interconnect_0_cmd_demux.sv(43): module \"nios2_system_mm_interconnect_0_cmd_demux\" cannot be declared more than once" {  } { { "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_demux.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_demux.sv" 43 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1662776088833 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "nios2_system_mm_interconnect_0_cmd_demux nios2_system_mm_interconnect_0_cmd_demux.sv(43) " "HDL info at nios2_system_mm_interconnect_0_cmd_demux.sv(43): see declaration for object \"nios2_system_mm_interconnect_0_cmd_demux\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_demux.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_demux.sv" 43 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662776088835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088836 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "nios2_system_mm_interconnect_0_cmd_demux_001 nios2_system_mm_interconnect_0_cmd_demux_001.sv(43) " "Verilog HDL error at nios2_system_mm_interconnect_0_cmd_demux_001.sv(43): module \"nios2_system_mm_interconnect_0_cmd_demux_001\" cannot be declared more than once" {  } { { "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_demux_001.sv" 43 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1662776088845 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "nios2_system_mm_interconnect_0_cmd_demux_001 nios2_system_mm_interconnect_0_cmd_demux_001.sv(43) " "HDL info at nios2_system_mm_interconnect_0_cmd_demux_001.sv(43): see declaration for object \"nios2_system_mm_interconnect_0_cmd_demux_001\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_demux_001.sv" 43 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662776088846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088847 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "nios2_system_mm_interconnect_0_cmd_mux nios2_system_mm_interconnect_0_cmd_mux.sv(51) " "Verilog HDL error at nios2_system_mm_interconnect_0_cmd_mux.sv(51): module \"nios2_system_mm_interconnect_0_cmd_mux\" cannot be declared more than once" {  } { { "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv" 51 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1662776088855 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "nios2_system_mm_interconnect_0_cmd_mux nios2_system_mm_interconnect_0_cmd_mux.sv(51) " "HDL info at nios2_system_mm_interconnect_0_cmd_mux.sv(51): see declaration for object \"nios2_system_mm_interconnect_0_cmd_mux\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv" 51 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662776088856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088857 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "nios2_system_mm_interconnect_0_cmd_mux_002 nios2_system_mm_interconnect_0_cmd_mux_002.sv(51) " "Verilog HDL error at nios2_system_mm_interconnect_0_cmd_mux_002.sv(51): module \"nios2_system_mm_interconnect_0_cmd_mux_002\" cannot be declared more than once" {  } { { "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_mux_002.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_mux_002.sv" 51 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1662776088867 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "nios2_system_mm_interconnect_0_cmd_mux_002 nios2_system_mm_interconnect_0_cmd_mux_002.sv(51) " "HDL info at nios2_system_mm_interconnect_0_cmd_mux_002.sv(51): see declaration for object \"nios2_system_mm_interconnect_0_cmd_mux_002\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux_002.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux_002.sv" 51 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662776088868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_mux_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_mux_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088868 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router.sv //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662776088876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088878 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_001.sv //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_001.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662776088887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088887 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_002.sv //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662776088895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088896 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_004.sv //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_004.sv " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_004.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_004.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662776088903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_004.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_004.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088904 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_005.sv //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_005.sv " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_005.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_005.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662776088912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_005.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_005.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088913 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "nios2_system_mm_interconnect_0_rsp_demux nios2_system_mm_interconnect_0_rsp_demux.sv(43) " "Verilog HDL error at nios2_system_mm_interconnect_0_rsp_demux.sv(43): module \"nios2_system_mm_interconnect_0_rsp_demux\" cannot be declared more than once" {  } { { "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_demux.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_demux.sv" 43 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1662776088921 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "nios2_system_mm_interconnect_0_rsp_demux nios2_system_mm_interconnect_0_rsp_demux.sv(43) " "HDL info at nios2_system_mm_interconnect_0_rsp_demux.sv(43): see declaration for object \"nios2_system_mm_interconnect_0_rsp_demux\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_demux.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_demux.sv" 43 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662776088921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088922 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "nios2_system_mm_interconnect_0_rsp_demux_002 nios2_system_mm_interconnect_0_rsp_demux_002.sv(43) " "Verilog HDL error at nios2_system_mm_interconnect_0_rsp_demux_002.sv(43): module \"nios2_system_mm_interconnect_0_rsp_demux_002\" cannot be declared more than once" {  } { { "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_demux_002.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_demux_002.sv" 43 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1662776088931 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "nios2_system_mm_interconnect_0_rsp_demux_002 nios2_system_mm_interconnect_0_rsp_demux_002.sv(43) " "HDL info at nios2_system_mm_interconnect_0_rsp_demux_002.sv(43): see declaration for object \"nios2_system_mm_interconnect_0_rsp_demux_002\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_demux_002.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_demux_002.sv" 43 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662776088932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_demux_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_demux_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088933 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "nios2_system_mm_interconnect_0_rsp_mux nios2_system_mm_interconnect_0_rsp_mux.sv(51) " "Verilog HDL error at nios2_system_mm_interconnect_0_rsp_mux.sv(51): module \"nios2_system_mm_interconnect_0_rsp_mux\" cannot be declared more than once" {  } { { "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv" 51 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1662776088942 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "nios2_system_mm_interconnect_0_rsp_mux nios2_system_mm_interconnect_0_rsp_mux.sv(51) " "HDL info at nios2_system_mm_interconnect_0_rsp_mux.sv(51): see declaration for object \"nios2_system_mm_interconnect_0_rsp_mux\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv" 51 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662776088943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088944 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "nios2_system_mm_interconnect_0_rsp_mux_001 nios2_system_mm_interconnect_0_rsp_mux_001.sv(51) " "Verilog HDL error at nios2_system_mm_interconnect_0_rsp_mux_001.sv(51): module \"nios2_system_mm_interconnect_0_rsp_mux_001\" cannot be declared more than once" {  } { { "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv" 51 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1662776088953 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "nios2_system_mm_interconnect_0_rsp_mux_001 nios2_system_mm_interconnect_0_rsp_mux_001.sv(51) " "HDL info at nios2_system_mm_interconnect_0_rsp_mux_001.sv(51): see declaration for object \"nios2_system_mm_interconnect_0_rsp_mux_001\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv" 51 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662776088956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088957 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_onchip_mem.v //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_onchip_mem.v " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_onchip_mem.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_onchip_mem.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662776088963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_onchip_mem.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_onchip_mem.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088964 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_sdram.v //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_sdram.v " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_sdram.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_sdram.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662776088973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_sdram.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_sdram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088974 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "nios2_system_sdram_pll nios2_system_sdram_pll.v(9) " "Verilog HDL error at nios2_system_sdram_pll.v(9): module \"nios2_system_sdram_pll\" cannot be declared more than once" {  } { { "db/ip/nios2_system/submodules/nios2_system_sdram_pll.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/nios2_system_sdram_pll.v" 9 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1662776088982 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "nios2_system_sdram_pll nios2_system_sdram_pll.v(9) " "HDL info at nios2_system_sdram_pll.v(9): see declaration for object \"nios2_system_sdram_pll\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_sdram_pll.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_sdram_pll.v" 9 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662776088983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_sdram_pll.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_sdram_pll.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088984 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_switches.v //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_switches.v " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_switches.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_switches.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662776088991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_switches.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_switches.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776088992 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_timer_0.v //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_timer_0.v " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_timer_0.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_timer_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662776089000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_timer_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_timer_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776089000 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_uart.v //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_uart.v " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_uart.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_uart.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662776089011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_uart.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_uart.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776089012 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/output_files/DDDpacemacker.map.smsg " "Generated suppressed messages file /Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/output_files/DDDpacemacker.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776089230 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 46 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 46 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4757 " "Peak virtual memory: 4757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662776089873 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Sep 10 14:14:49 2022 " "Processing ended: Sat Sep 10 14:14:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662776089873 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662776089873 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662776089873 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776089873 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 48 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 48 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1662776090842 ""}
