Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Apr 11 00:16:46 2025
| Host         : DESKTOP-T92VI6B running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file basys3_top_level_control_sets_placed.rpt
| Design       : basys3_top_level
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    70 |
|    Minimum number of control sets                        |    70 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    88 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    70 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    18 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    37 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             116 |           52 |
| No           | No                    | Yes                    |             350 |          130 |
| No           | Yes                   | No                     |              40 |           22 |
| Yes          | No                    | No                     |             135 |           37 |
| Yes          | No                    | Yes                    |            1071 |          617 |
| Yes          | Yes                   | No                     |              56 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------+------------------+----------------+--------------+
|                             Clock Signal                            |                       Enable Signal                      |                   Set/Reset Signal                  | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------+------------------+----------------+--------------+
|  keyboard_controller_inst/kbd_driver/scancode_sr[9]_i_1_n_1         |                                                          |                                                     |                1 |              1 |         1.00 |
|  cpu/ex_state/iv_control_signal_reg[cond_branch]_0                  |                                                          | cpu/ex_state/iv_control_signal_reg[alu_imm]_0       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                      | uart/uart/uart_tx_inst/sig_r                             | btnC_IBUF                                           |                1 |              1 |         1.00 |
|  lcd_display_inst/mux/selectClockDivider/out_clk                    |                                                          |                                                     |                1 |              2 |         2.00 |
|  slow_clock_BUFG[1]                                                 | keyboard_controller_inst/buffer_index[3]_i_1_n_1         | btnC_IBUF                                           |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                                      | uart/uart/uart_rx_inst/data_cnt                          | btnC_IBUF                                           |                2 |              4 |         2.00 |
|  keyboard_controller_inst/kbd_driver/scancode_sr[9]_i_1_n_1         | keyboard_controller_inst/kbd_driver/counter[3]_C_i_1_n_1 |                                                     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                                      | keyboard_controller_inst/kbd_driver/dataReady            | btnC_IBUF                                           |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                                      | uart/uart/uart_rx_inst/sig_q[4]_i_1_n_1                  | btnC_IBUF                                           |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG                                                      | keyboard_controller_inst/kbd_driver/dataReady_reg_11[0]  |                                                     |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                                                      | keyboard_controller_inst/kbd_driver/dataReady_reg_0[0]   |                                                     |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                                                      | keyboard_controller_inst/kbd_driver/dataReady_reg_12[0]  |                                                     |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                                                      | keyboard_controller_inst/kbd_driver/E[0]                 |                                                     |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                                      | keyboard_controller_inst/kbd_driver/dataReady_reg_10[0]  |                                                     |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                                                      | uart/uart/uart_rx_inst/E[0]                              | btnC_IBUF                                           |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                                      | uart/uart/uart_tx_inst/data_r_0                          | btnC_IBUF                                           |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                                      | uart/uart/uart_rx_inst/data_tmp_r_0                      | btnC_IBUF                                           |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                                                      | keyboard_controller_inst/kbd_driver/dataReady_reg_13[0]  |                                                     |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                                                      | keyboard_controller_inst/kbd_driver/dataReady_reg_6[0]   |                                                     |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                                                      | keyboard_controller_inst/kbd_driver/dataReady_reg_7[0]   |                                                     |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                                      | keyboard_controller_inst/kbd_driver/dataReady_reg_9[0]   |                                                     |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                                      | keyboard_controller_inst/kbd_driver/dataReady_reg_5[0]   |                                                     |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                                      | keyboard_controller_inst/kbd_driver/dataReady_reg_1[0]   |                                                     |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                                                      | keyboard_controller_inst/kbd_driver/dataReady_reg_2[0]   |                                                     |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG                                                      | keyboard_controller_inst/kbd_driver/dataReady_reg_3[0]   |                                                     |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                                      | keyboard_controller_inst/kbd_driver/dataReady_reg_4[0]   |                                                     |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                                                      | keyboard_controller_inst/kbd_driver/dataReady_reg_8[0]   |                                                     |                2 |              8 |         4.00 |
|  keyboard_controller_inst/kbd_driver/scancode_sr[9]_i_1_n_1         |                                                          | btnC_IBUF                                           |                2 |             10 |         5.00 |
|  display_engine_inst/display_driver/pixelClockDivider/out_clk_reg_0 | display_engine_inst/display_driver/E[0]                  |                                                     |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG                                                      | uart/uart/uart_rx_inst/clk_cnt                           | btnC_IBUF                                           |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG                                                      | uart/uart/uart_tx_inst/clk_cnt[10]_i_1__0_n_1            | btnC_IBUF                                           |                4 |             11 |         2.75 |
|  display_engine_inst/display_driver/pixelClockDivider/out_clk_reg_0 |                                                          | display_engine_inst/display_driver/E[0]             |                6 |             11 |         1.83 |
| ~clk_IBUF_BUFG                                                      |                                                          | display_engine_inst/display_driver/yCoord_reg[10]_0 |                7 |             12 |         1.71 |
|  clk_IBUF_BUFG                                                      |                                                          | btnC_IBUF                                           |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG                                                      | cpu/memory_unit/ir_control_sig_reg[iop]_0[0]             | btnC_IBUF                                           |               18 |             32 |         1.78 |
|  n_0_1993_BUFG                                                      |                                                          |                                                     |               17 |             32 |         1.88 |
|  slow_clock_BUFG[1]                                                 | cpu/memory_unit/ir_control_sig_reg[rd][3]_2[0]           | btnC_IBUF                                           |               17 |             32 |         1.88 |
|  slow_clock_BUFG[1]                                                 | cpu/memory_unit/ir_control_sig_reg[rd][1]_6[0]           | btnC_IBUF                                           |               15 |             32 |         2.13 |
|  slow_clock_BUFG[1]                                                 | cpu/memory_unit/ir_control_sig_reg[rd][1]_1[0]           | btnC_IBUF                                           |               21 |             32 |         1.52 |
|  slow_clock_BUFG[1]                                                 | cpu/memory_unit/ir_control_sig_reg[rd][1]_2[0]           | btnC_IBUF                                           |               14 |             32 |         2.29 |
|  slow_clock_BUFG[1]                                                 | cpu/memory_unit/ir_control_sig_reg[rd][3]_1[0]           | btnC_IBUF                                           |               14 |             32 |         2.29 |
|  slow_clock_BUFG[1]                                                 | cpu/memory_unit/ir_control_sig_reg[rd][1]_10[0]          | btnC_IBUF                                           |               14 |             32 |         2.29 |
|  slow_clock_BUFG[1]                                                 | cpu/memory_unit/ir_control_sig_reg[rd][1]_3[0]           | btnC_IBUF                                           |               20 |             32 |         1.60 |
|  slow_clock_BUFG[1]                                                 | cpu/memory_unit/ir_control_sig_reg[rd][1]_4[0]           | btnC_IBUF                                           |               26 |             32 |         1.23 |
|  slow_clock_BUFG[1]                                                 | cpu/memory_unit/ir_control_sig_reg[rd][1]_5[0]           | btnC_IBUF                                           |               11 |             32 |         2.91 |
|  slow_clock_BUFG[1]                                                 | cpu/memory_unit/ir_control_sig_reg[rd][2]_7[0]           | btnC_IBUF                                           |               15 |             32 |         2.13 |
|  slow_clock_BUFG[1]                                                 | cpu/memory_unit/ir_control_sig_reg[rd][3]_0[0]           | btnC_IBUF                                           |               21 |             32 |         1.52 |
|  slow_clock_BUFG[1]                                                 | cpu/memory_unit/ir_control_sig_reg[rd][2]_6[0]           | btnC_IBUF                                           |               19 |             32 |         1.68 |
|  slow_clock_BUFG[1]                                                 | cpu/memory_unit/ir_control_sig_reg[rd][2]_9[0]           | btnC_IBUF                                           |               24 |             32 |         1.33 |
|  slow_clock_BUFG[1]                                                 | cpu/memory_unit/ir_control_sig_reg[rd][4]_3[0]           | btnC_IBUF                                           |               16 |             32 |         2.00 |
|  slow_clock_BUFG[1]                                                 | cpu/memory_unit/ir_control_sig_reg[rd][4]_5[0]           | btnC_IBUF                                           |               27 |             32 |         1.19 |
|  slow_clock_BUFG[1]                                                 | cpu/memory_unit/ir_control_sig_reg[rd][1]_8[0]           | btnC_IBUF                                           |               16 |             32 |         2.00 |
|  slow_clock_BUFG[1]                                                 | cpu/memory_unit/ir_control_sig_reg[rd][2]_1[0]           | btnC_IBUF                                           |               17 |             32 |         1.88 |
|  slow_clock_BUFG[1]                                                 | cpu/memory_unit/ir_control_sig_reg[rd][2]_2[0]           | btnC_IBUF                                           |               24 |             32 |         1.33 |
|  slow_clock_BUFG[1]                                                 | cpu/memory_unit/ir_control_sig_reg[rd][2]_3[0]           | btnC_IBUF                                           |               20 |             32 |         1.60 |
|  slow_clock_BUFG[1]                                                 | cpu/memory_unit/ir_control_sig_reg[rd][2]_5[0]           | btnC_IBUF                                           |               19 |             32 |         1.68 |
|  slow_clock_BUFG[1]                                                 | cpu/memory_unit/ir_control_sig_reg[rd][2]_8[0]           | btnC_IBUF                                           |               24 |             32 |         1.33 |
|  slow_clock_BUFG[1]                                                 | cpu/memory_unit/ir_control_sig_reg[rd][3]_3[0]           | btnC_IBUF                                           |               21 |             32 |         1.52 |
|  slow_clock_BUFG[1]                                                 | cpu/memory_unit/ir_control_sig_reg[rd][1]_9[0]           | btnC_IBUF                                           |               18 |             32 |         1.78 |
|  slow_clock_BUFG[1]                                                 | cpu/memory_unit/ir_control_sig_reg[rd][4]_1[0]           | btnC_IBUF                                           |               13 |             32 |         2.46 |
|  slow_clock_BUFG[1]                                                 | cpu/memory_unit/ir_control_sig_reg[rd][4]_4[0]           | btnC_IBUF                                           |               21 |             32 |         1.52 |
|  slow_clock_BUFG[1]                                                 | cpu/memory_unit/ir_control_sig_reg[rd][2]_0[0]           | btnC_IBUF                                           |               18 |             32 |         1.78 |
|  slow_clock_BUFG[1]                                                 | cpu/memory_unit/ir_control_sig_reg[rd][2]_4[0]           | btnC_IBUF                                           |               22 |             32 |         1.45 |
|  slow_clock_BUFG[1]                                                 | cpu/memory_unit/ir_control_sig_reg[rd][4]_6[0]           | btnC_IBUF                                           |               23 |             32 |         1.39 |
|  slow_clock_BUFG[1]                                                 | cpu/memory_unit/ir_control_sig_reg[rd][1]_7[0]           | btnC_IBUF                                           |               14 |             32 |         2.29 |
|  slow_clock_BUFG[1]                                                 | cpu/memory_unit/ir_control_sig_reg[rd][4]_2[0]           | btnC_IBUF                                           |               18 |             32 |         1.78 |
|  slow_clock_BUFG[1]                                                 | cpu/memory_unit/ir_control_sig_reg[rd][4]_0[0]           | btnC_IBUF                                           |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                                                      | cpu/memory_unit/ir_control_sig_reg[iop]_1[0]             | btnC_IBUF                                           |               18 |             39 |         2.17 |
|  clk_IBUF_BUFG                                                      |                                                          |                                                     |               33 |             82 |         2.48 |
|  slow_clock_BUFG[1]                                                 |                                                          | btnC_IBUF                                           |              119 |            324 |         2.72 |
+---------------------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------+------------------+----------------+--------------+


