
*** Running vivado
    with args -log clk_core_phys_opt.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source clk_core_phys_opt.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source clk_core_phys_opt.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1698.270 ; gain = 10.023 ; free physical = 7930 ; free virtual = 12119
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: clk_core_phys_opt
Command: synth_design -top clk_core_phys_opt -part xcku040-ffva1156-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16180
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/amd/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2699.496 ; gain = 373.770 ; free physical = 5813 ; free virtual = 10003
Synthesis current peak Physical Memory [PSS] (MB): peak = 1982.835; parent = 1820.877; children = 161.958
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3677.926; parent = 2702.469; children = 975.457
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'clk_core_phys_opt' [/home/amd/training/phys_opt/lab/KCU105/verilog/wave_gen.gen/sources_1/ip/clk_core_phys_opt/clk_core_phys_opt.v:69]
INFO: [Synth 8-6157] synthesizing module 'clk_core_phys_opt_clk_wiz' [/home/amd/training/phys_opt/lab/KCU105/verilog/wave_gen.gen/sources_1/ip/clk_core_phys_opt/clk_core_phys_opt_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/opt/amd/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71342]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (0#1) [/opt/amd/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71342]
INFO: [Synth 8-6157] synthesizing module 'MMCME3_ADV' [/opt/amd/Vivado/2022.2/scripts/rt/data/unisim_comp.v:80043]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 7.750000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 3.333000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 3.875000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: AUTO - type: string 
	Parameter DIVCLK_DIVIDE bound to: 3 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME3_ADV' (0#1) [/opt/amd/Vivado/2022.2/scripts/rt/data/unisim_comp.v:80043]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/amd/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/opt/amd/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'clk_core_phys_opt_clk_wiz' (0#1) [/home/amd/training/phys_opt/lab/KCU105/verilog/wave_gen.gen/sources_1/ip/clk_core_phys_opt/clk_core_phys_opt_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'clk_core_phys_opt' (0#1) [/home/amd/training/phys_opt/lab/KCU105/verilog/wave_gen.gen/sources_1/ip/clk_core_phys_opt/clk_core_phys_opt.v:69]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2769.434 ; gain = 443.707 ; free physical = 5877 ; free virtual = 10067
Synthesis current peak Physical Memory [PSS] (MB): peak = 1982.835; parent = 1820.877; children = 161.958
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3744.895; parent = 2769.438; children = 975.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2787.246 ; gain = 461.520 ; free physical = 5874 ; free virtual = 10065
Synthesis current peak Physical Memory [PSS] (MB): peak = 1982.835; parent = 1820.877; children = 161.958
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3762.707; parent = 2787.250; children = 975.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2787.246 ; gain = 461.520 ; free physical = 5874 ; free virtual = 10065
Synthesis current peak Physical Memory [PSS] (MB): peak = 1982.835; parent = 1820.877; children = 161.958
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3762.707; parent = 2787.250; children = 975.457
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2793.184 ; gain = 0.000 ; free physical = 5861 ; free virtual = 10051
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/amd/training/phys_opt/lab/KCU105/verilog/wave_gen.gen/sources_1/ip/clk_core_phys_opt/clk_core_phys_opt_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/amd/training/phys_opt/lab/KCU105/verilog/wave_gen.gen/sources_1/ip/clk_core_phys_opt/clk_core_phys_opt_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/amd/training/phys_opt/lab/KCU105/verilog/wave_gen.gen/sources_1/ip/clk_core_phys_opt/clk_core_phys_opt_board.xdc] for cell 'inst'
Finished Parsing XDC File [/home/amd/training/phys_opt/lab/KCU105/verilog/wave_gen.gen/sources_1/ip/clk_core_phys_opt/clk_core_phys_opt_board.xdc] for cell 'inst'
Parsing XDC File [/home/amd/training/phys_opt/lab/KCU105/verilog/wave_gen.gen/sources_1/ip/clk_core_phys_opt/clk_core_phys_opt.xdc] for cell 'inst'
Finished Parsing XDC File [/home/amd/training/phys_opt/lab/KCU105/verilog/wave_gen.gen/sources_1/ip/clk_core_phys_opt/clk_core_phys_opt.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/amd/training/phys_opt/lab/KCU105/verilog/wave_gen.gen/sources_1/ip/clk_core_phys_opt/clk_core_phys_opt.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/clk_core_phys_opt_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/clk_core_phys_opt_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/amd/training/phys_opt/lab/KCU105/verilog/wave_gen.runs/clk_core_phys_opt_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/amd/training/phys_opt/lab/KCU105/verilog/wave_gen.runs/clk_core_phys_opt_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2842.043 ; gain = 0.000 ; free physical = 5803 ; free virtual = 9993
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  BUFG => BUFGCE: 3 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2842.043 ; gain = 0.000 ; free physical = 5801 ; free virtual = 9992
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/amd/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2842.043 ; gain = 516.316 ; free physical = 5922 ; free virtual = 10112
Synthesis current peak Physical Memory [PSS] (MB): peak = 1982.835; parent = 1820.877; children = 161.958
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3817.504; parent = 2842.047; children = 975.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-ffva1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2842.043 ; gain = 516.316 ; free physical = 5922 ; free virtual = 10114
Synthesis current peak Physical Memory [PSS] (MB): peak = 1982.835; parent = 1820.877; children = 161.958
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3817.504; parent = 2842.047; children = 975.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/amd/training/phys_opt/lab/KCU105/verilog/wave_gen.runs/clk_core_phys_opt_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2842.043 ; gain = 516.316 ; free physical = 5922 ; free virtual = 10113
Synthesis current peak Physical Memory [PSS] (MB): peak = 1982.835; parent = 1820.877; children = 161.958
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3817.504; parent = 2842.047; children = 975.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2842.043 ; gain = 516.316 ; free physical = 5919 ; free virtual = 10111
Synthesis current peak Physical Memory [PSS] (MB): peak = 1982.835; parent = 1820.877; children = 161.958
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3817.504; parent = 2842.047; children = 975.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2842.043 ; gain = 516.316 ; free physical = 5915 ; free virtual = 10111
Synthesis current peak Physical Memory [PSS] (MB): peak = 1982.835; parent = 1820.877; children = 161.958
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3817.504; parent = 2842.047; children = 975.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2876.488 ; gain = 550.762 ; free physical = 5660 ; free virtual = 9861
Synthesis current peak Physical Memory [PSS] (MB): peak = 2151.459; parent = 1989.792; children = 161.958
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3851.949; parent = 2876.492; children = 975.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2876.488 ; gain = 550.762 ; free physical = 5658 ; free virtual = 9858
Synthesis current peak Physical Memory [PSS] (MB): peak = 2151.718; parent = 1990.051; children = 161.958
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3851.949; parent = 2876.492; children = 975.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2895.520 ; gain = 569.793 ; free physical = 5639 ; free virtual = 9840
Synthesis current peak Physical Memory [PSS] (MB): peak = 2152.118; parent = 1990.451; children = 161.958
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3870.980; parent = 2895.523; children = 975.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2901.457 ; gain = 575.730 ; free physical = 5556 ; free virtual = 9756
Synthesis current peak Physical Memory [PSS] (MB): peak = 2152.253; parent = 1990.586; children = 161.958
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3876.918; parent = 2901.461; children = 975.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2901.457 ; gain = 575.730 ; free physical = 5556 ; free virtual = 9756
Synthesis current peak Physical Memory [PSS] (MB): peak = 2152.255; parent = 1990.588; children = 161.958
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3876.918; parent = 2901.461; children = 975.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2901.457 ; gain = 575.730 ; free physical = 5557 ; free virtual = 9757
Synthesis current peak Physical Memory [PSS] (MB): peak = 2152.271; parent = 1990.604; children = 161.958
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3876.918; parent = 2901.461; children = 975.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2901.457 ; gain = 575.730 ; free physical = 5557 ; free virtual = 9757
Synthesis current peak Physical Memory [PSS] (MB): peak = 2152.315; parent = 1990.648; children = 161.958
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3876.918; parent = 2901.461; children = 975.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2901.457 ; gain = 575.730 ; free physical = 5557 ; free virtual = 9757
Synthesis current peak Physical Memory [PSS] (MB): peak = 2152.331; parent = 1990.664; children = 161.958
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3876.918; parent = 2901.461; children = 975.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2901.457 ; gain = 575.730 ; free physical = 5557 ; free virtual = 9757
Synthesis current peak Physical Memory [PSS] (MB): peak = 2152.347; parent = 1990.680; children = 161.958
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3876.918; parent = 2901.461; children = 975.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |MMCME3_ADV |     1|
|3     |IBUFDS     |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2901.457 ; gain = 575.730 ; free physical = 5557 ; free virtual = 9757
Synthesis current peak Physical Memory [PSS] (MB): peak = 2152.378; parent = 1990.711; children = 161.958
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3876.918; parent = 2901.461; children = 975.457
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2901.457 ; gain = 520.934 ; free physical = 5586 ; free virtual = 9786
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2901.465 ; gain = 575.730 ; free physical = 5584 ; free virtual = 9784
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2901.465 ; gain = 0.000 ; free physical = 5579 ; free virtual = 9779
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2936.145 ; gain = 0.000 ; free physical = 5608 ; free virtual = 9808
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  BUFG => BUFGCE: 3 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 

Synth Design complete, checksum: aea91f13
INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 2936.145 ; gain = 1169.188 ; free physical = 5798 ; free virtual = 9998
INFO: [Common 17-1381] The checkpoint '/home/amd/training/phys_opt/lab/KCU105/verilog/wave_gen.runs/clk_core_phys_opt_synth_1/clk_core_phys_opt.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP clk_core_phys_opt, cache-ID = e4944528fda038d0
INFO: [Common 17-1381] The checkpoint '/home/amd/training/phys_opt/lab/KCU105/verilog/wave_gen.runs/clk_core_phys_opt_synth_1/clk_core_phys_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file clk_core_phys_opt_utilization_synth.rpt -pb clk_core_phys_opt_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 25 23:54:55 2022...
