<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.8.5">
  <compounddef id="arc__cache_8c" kind="file">
    <compoundname>arc_cache.c</compoundname>
    <includes refid="arc__cache_8h" local="yes">arc_cache.h</includes>
    <incdepgraph>
      <node id="459">
        <label>stdbool.h</label>
      </node>
      <node id="453">
        <label>arc_cache.c</label>
        <link refid="arc_cache.c"/>
        <childnode refid="454" relation="include">
        </childnode>
      </node>
      <node id="456">
        <label>stdint.h</label>
      </node>
      <node id="455">
        <label>embARC_toolchain.h</label>
        <link refid="emb_a_r_c__toolchain_8h"/>
        <childnode refid="456" relation="include">
        </childnode>
        <childnode refid="457" relation="include">
        </childnode>
        <childnode refid="458" relation="include">
        </childnode>
        <childnode refid="459" relation="include">
        </childnode>
      </node>
      <node id="460">
        <label>arc.h</label>
        <link refid="arc_8h"/>
        <childnode refid="461" relation="include">
        </childnode>
      </node>
      <node id="458">
        <label>stddef.h</label>
      </node>
      <node id="457">
        <label>limits.h</label>
      </node>
      <node id="454">
        <label>arc_cache.h</label>
        <link refid="arc__cache_8h"/>
        <childnode refid="455" relation="include">
        </childnode>
        <childnode refid="460" relation="include">
        </childnode>
        <childnode refid="462" relation="include">
        </childnode>
        <childnode refid="463" relation="include">
        </childnode>
      </node>
      <node id="461">
        <label>arc_feature_config.h</label>
        <link refid="arc__feature__config_8h"/>
      </node>
      <node id="463">
        <label>arc_exception.h</label>
        <link refid="arc__exception_8h"/>
        <childnode refid="455" relation="include">
        </childnode>
        <childnode refid="460" relation="include">
        </childnode>
        <childnode refid="462" relation="include">
        </childnode>
      </node>
      <node id="462">
        <label>arc_builtin.h</label>
        <link refid="arc__builtin_8h"/>
        <childnode refid="455" relation="include">
        </childnode>
      </node>
    </incdepgraph>
    <innerclass refid="structcache__config" prot="public">cache_config</innerclass>
      <sectiondef kind="var">
      <memberdef kind="variable" id="arc__cache_8c_1a98779117cb72be47252a8b4cba17364f" prot="public" static="yes" mutable="no">
        <type>struct <ref refid="structcache__config" kindref="compound">cache_config</ref> icache_config</type>
        <definition>struct cache_config icache_config dcache_config</definition>
        <argsstring></argsstring>
        <name>dcache_config</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/arc/arc_cache.c" line="77" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/arc/arc_cache.c" bodystart="47" bodyend="-1"/>
      </memberdef>
      </sectiondef>
      <sectiondef kind="func">
      <memberdef kind="function" id="arc__cache_8c_1a6f0c3d1cb5e164571bf826622a20c65e" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>int32_t</type>
        <definition>int32_t icache_invalidate_mlines</definition>
        <argsstring>(uint32_t start_addr, uint32_t size)</argsstring>
        <name>icache_invalidate_mlines</name>
        <param>
          <type>uint32_t</type>
          <declname>start_addr</declname>
        </param>
        <param>
          <type>uint32_t</type>
          <declname>size</declname>
        </param>
        <briefdescription>
<para>invalidate multi instruction cache lines </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername direction="in">start_addr</parametername>
</parameternamelist>
<parameterdescription>
<para>start address in instruction cache </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername direction="in">size</parametername>
</parameternamelist>
<parameterdescription>
<para>the bytes to be invalidated </para></parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="return"><para>0, succeeded, -1, failed </para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/arc/arc_cache.c" line="56" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/arc/arc_cache.c" bodystart="56" bodyend="83"/>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga23c848b7d154e5e2fbb21679bb15bcd0" compoundref="arc_8h" startline="384">AUX_IC_IVIL</references>
        <references refid="arc__exception_8c_1a8801f275b2a194a99f6d673a0e72cd32" compoundref="arc__exception_8c" startline="726" endline="729">cpu_lock_save</references>
        <references refid="arc__exception_8c_1acb9f94a852339140f2d1d4ab8411c9c3" compoundref="arc__exception_8c" startline="736" endline="739">cpu_unlock_restore</references>
        <references refid="arc__cache_8h_1a3283605cba3118e42141a52664a7a69e" compoundref="arc__cache_8h" startline="84" endline="87">icache_available</references>
      </memberdef>
      <memberdef kind="function" id="arc__cache_8c_1a48f9fb90008431f06fcb385d9f67fc8c" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>int32_t</type>
        <definition>int32_t icache_lock_mlines</definition>
        <argsstring>(uint32_t start_addr, uint32_t size)</argsstring>
        <name>icache_lock_mlines</name>
        <param>
          <type>uint32_t</type>
          <declname>start_addr</declname>
        </param>
        <param>
          <type>uint32_t</type>
          <declname>size</declname>
        </param>
        <briefdescription>
<para>lock multi lines in instruction cache </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername direction="in">start_addr</parametername>
</parameternamelist>
<parameterdescription>
<para>start address in instruction cache </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername direction="in">size</parametername>
</parameternamelist>
<parameterdescription>
<para>the bytes to be locked </para></parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="return"><para>0, succeeded, -1, failed (cache already locked or other reasons) </para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/arc/arc_cache.c" line="92" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/arc/arc_cache.c" bodystart="92" bodyend="122"/>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gaca70ade7fa06ffa8895b13aff6e1dd7b" compoundref="arc_8h" startline="382">AUX_IC_CTRL</references>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga3039c4ecba760b2b9495d56bee1d35bf" compoundref="arc_8h" startline="383">AUX_IC_LIL</references>
        <references refid="arc__exception_8c_1a8801f275b2a194a99f6d673a0e72cd32" compoundref="arc__exception_8c" startline="726" endline="729">cpu_lock_save</references>
        <references refid="arc__exception_8c_1acb9f94a852339140f2d1d4ab8411c9c3" compoundref="arc__exception_8c" startline="736" endline="739">cpu_unlock_restore</references>
        <references refid="arc__cache_8h_1a69a15333c7c721cf4ef4a62f5ada1711" compoundref="arc__cache_8h" startline="54">IC_CTRL_OP_SUCCEEDED</references>
        <references refid="arc__cache_8h_1a3283605cba3118e42141a52664a7a69e" compoundref="arc__cache_8h" startline="84" endline="87">icache_available</references>
      </memberdef>
      <memberdef kind="function" id="arc__cache_8c_1a3efe68d04d6fd03795066a79f032059f" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>int32_t</type>
        <definition>int32_t icache_direct_write</definition>
        <argsstring>(uint32_t cache_addr, uint32_t tag, uint32_t data)</argsstring>
        <name>icache_direct_write</name>
        <param>
          <type>uint32_t</type>
          <declname>cache_addr</declname>
        </param>
        <param>
          <type>uint32_t</type>
          <declname>tag</declname>
        </param>
        <param>
          <type>uint32_t</type>
          <declname>data</declname>
        </param>
        <briefdescription>
<para>directly write icache internal ram </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername direction="in">cache_addr</parametername>
<parametername direction="in">icache</parametername>
</parameternamelist>
<parameterdescription>
<para>internal address(way+index+offset) </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername direction="in">tag</parametername>
</parameternamelist>
<parameterdescription>
<para>cache tag to write (tag+lock bit+valid bit) </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername direction="in">data</parametername>
</parameternamelist>
<parameterdescription>
<para>cache data to write </para></parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="return"><para>0, succeeded, -1, failed </para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/arc/arc_cache.c" line="132" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/arc/arc_cache.c" bodystart="132" bodyend="144"/>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gaca70ade7fa06ffa8895b13aff6e1dd7b" compoundref="arc_8h" startline="382">AUX_IC_CTRL</references>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga912c5d0798a4c495486123dfa5e67976" compoundref="arc_8h" startline="388">AUX_IC_DATA</references>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga764928917e2b3e891231ceb1cb67dc94" compoundref="arc_8h" startline="385">AUX_IC_RAM_ADDR</references>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga9f7eb6d638c490fca02e5b8c0d55d8a6" compoundref="arc_8h" startline="386">AUX_IC_TAG</references>
        <references refid="arc__cache_8h_1ad9d26d7c4d98f519c5d20fa9031eeaee" compoundref="arc__cache_8h" startline="53">IC_CTRL_INDIRECT_ACCESS</references>
        <references refid="arc__cache_8h_1a3283605cba3118e42141a52664a7a69e" compoundref="arc__cache_8h" startline="84" endline="87">icache_available</references>
      </memberdef>
      <memberdef kind="function" id="arc__cache_8c_1a6444cdd20acd74647d4959dea9a2dd36" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>int32_t</type>
        <definition>int32_t icache_direct_read</definition>
        <argsstring>(uint32_t cache_addr, uint32_t *tag, uint32_t *data)</argsstring>
        <name>icache_direct_read</name>
        <param>
          <type>uint32_t</type>
          <declname>cache_addr</declname>
        </param>
        <param>
          <type>uint32_t *</type>
          <declname>tag</declname>
        </param>
        <param>
          <type>uint32_t *</type>
          <declname>data</declname>
        </param>
        <briefdescription>
<para>directly read icache internal ram </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername direction="in">cache_addr</parametername>
<parametername direction="in">icache</parametername>
</parameternamelist>
<parameterdescription>
<para>internal address(way+index+offset) </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername direction="out">tag</parametername>
</parameternamelist>
<parameterdescription>
<para>cache tag to read (tag+index+lock bit+valid bit) </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername direction="out">data</parametername>
</parameternamelist>
<parameterdescription>
<para>cache data to read </para></parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="return"><para>0, succeeded, -1, failed </para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/arc/arc_cache.c" line="154" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/arc/arc_cache.c" bodystart="154" bodyend="166"/>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gaca70ade7fa06ffa8895b13aff6e1dd7b" compoundref="arc_8h" startline="382">AUX_IC_CTRL</references>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga912c5d0798a4c495486123dfa5e67976" compoundref="arc_8h" startline="388">AUX_IC_DATA</references>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga764928917e2b3e891231ceb1cb67dc94" compoundref="arc_8h" startline="385">AUX_IC_RAM_ADDR</references>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga9f7eb6d638c490fca02e5b8c0d55d8a6" compoundref="arc_8h" startline="386">AUX_IC_TAG</references>
        <references refid="arc__cache_8h_1ad9d26d7c4d98f519c5d20fa9031eeaee" compoundref="arc__cache_8h" startline="53">IC_CTRL_INDIRECT_ACCESS</references>
        <references refid="arc__cache_8h_1a3283605cba3118e42141a52664a7a69e" compoundref="arc__cache_8h" startline="84" endline="87">icache_available</references>
      </memberdef>
      <memberdef kind="function" id="arc__cache_8c_1a438d802e1198870ae27d3ff22512ef20" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>int32_t</type>
        <definition>int32_t icache_indirect_read</definition>
        <argsstring>(uint32_t mem_addr, uint32_t *tag, uint32_t *data)</argsstring>
        <name>icache_indirect_read</name>
        <param>
          <type>uint32_t</type>
          <declname>mem_addr</declname>
        </param>
        <param>
          <type>uint32_t *</type>
          <declname>tag</declname>
        </param>
        <param>
          <type>uint32_t *</type>
          <declname>data</declname>
        </param>
        <briefdescription>
<para>indirectly read icache internal ram </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername direction="in">mem_addr</parametername>
<parametername direction="in">memory</parametername>
</parameternamelist>
<parameterdescription>
<para>address </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername direction="out">tag</parametername>
</parameternamelist>
<parameterdescription>
<para>cache tag to read </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername direction="out">data</parametername>
</parameternamelist>
<parameterdescription>
<para>cache data to read </para></parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="return"><para>0, succeeded, -1, failed </para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/arc/arc_cache.c" line="176" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/arc/arc_cache.c" bodystart="176" bodyend="191"/>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gaca70ade7fa06ffa8895b13aff6e1dd7b" compoundref="arc_8h" startline="382">AUX_IC_CTRL</references>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga912c5d0798a4c495486123dfa5e67976" compoundref="arc_8h" startline="388">AUX_IC_DATA</references>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga764928917e2b3e891231ceb1cb67dc94" compoundref="arc_8h" startline="385">AUX_IC_RAM_ADDR</references>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga9f7eb6d638c490fca02e5b8c0d55d8a6" compoundref="arc_8h" startline="386">AUX_IC_TAG</references>
        <references refid="arc__cache_8h_1ad9d26d7c4d98f519c5d20fa9031eeaee" compoundref="arc__cache_8h" startline="53">IC_CTRL_INDIRECT_ACCESS</references>
        <references refid="arc__cache_8h_1a69a15333c7c721cf4ef4a62f5ada1711" compoundref="arc__cache_8h" startline="54">IC_CTRL_OP_SUCCEEDED</references>
        <references refid="arc__cache_8h_1a3283605cba3118e42141a52664a7a69e" compoundref="arc__cache_8h" startline="84" endline="87">icache_available</references>
      </memberdef>
      <memberdef kind="function" id="arc__cache_8c_1a59d602ce2dc5882749c4efb11d4afd45" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>int32_t</type>
        <definition>int32_t dcache_invalidate_mlines</definition>
        <argsstring>(uint32_t start_addr, uint32_t size)</argsstring>
        <name>dcache_invalidate_mlines</name>
        <param>
          <type>uint32_t</type>
          <declname>start_addr</declname>
        </param>
        <param>
          <type>uint32_t</type>
          <declname>size</declname>
        </param>
        <briefdescription>
<para>invalidate multi data cache lines </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername direction="in">start_addr</parametername>
</parameternamelist>
<parameterdescription>
<para>start address in data cache </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername direction="in">size</parametername>
</parameternamelist>
<parameterdescription>
<para>the bytes to be invalidated </para></parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="return"><para>0, succeeded, -1, failed </para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/arc/arc_cache.c" line="200" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/arc/arc_cache.c" bodystart="200" bodyend="230"/>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gabc9aa216033011852fa809e848091ee3" compoundref="arc_8h" startline="390">AUX_DC_CTRL</references>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gafa3d5fee50e1f5347c7b8bc9c81f456a" compoundref="arc_8h" startline="392">AUX_DC_IVDL</references>
        <references refid="arc__exception_8c_1a8801f275b2a194a99f6d673a0e72cd32" compoundref="arc__exception_8c" startline="726" endline="729">cpu_lock_save</references>
        <references refid="arc__exception_8c_1acb9f94a852339140f2d1d4ab8411c9c3" compoundref="arc__exception_8c" startline="736" endline="739">cpu_unlock_restore</references>
        <references refid="arc__cache_8h_1ac2f3f57da7299e52cdb89ec2e53b4de8" compoundref="arc__cache_8h" startline="69">DC_CTRL_FLUSH_STATUS</references>
        <references refid="arc__cache_8h_1a2865fcd615aecb1cfea37f209a17f0b6" compoundref="arc__cache_8h" startline="177" endline="180">dcache_available</references>
      </memberdef>
      <memberdef kind="function" id="arc__cache_8c_1a22809d879f9791c65001e86ff559434c" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>int32_t</type>
        <definition>int32_t dcache_flush_mlines</definition>
        <argsstring>(uint32_t start_addr, uint32_t size)</argsstring>
        <name>dcache_flush_mlines</name>
        <param>
          <type>uint32_t</type>
          <declname>start_addr</declname>
        </param>
        <param>
          <type>uint32_t</type>
          <declname>size</declname>
        </param>
        <briefdescription>
<para>flush multi lines in data cache </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername direction="in">start_addr</parametername>
</parameternamelist>
<parameterdescription>
<para>start address </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername direction="in">size</parametername>
</parameternamelist>
<parameterdescription>
<para>the bytes to be flushed </para></parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="return"><para>0, succeeded, -1, failed </para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/arc/arc_cache.c" line="239" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/arc/arc_cache.c" bodystart="239" bodyend="268"/>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gabc9aa216033011852fa809e848091ee3" compoundref="arc_8h" startline="390">AUX_DC_CTRL</references>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga236b3dc26d0b964410b6761f9823b805" compoundref="arc_8h" startline="394">AUX_DC_FLDL</references>
        <references refid="arc__exception_8c_1a8801f275b2a194a99f6d673a0e72cd32" compoundref="arc__exception_8c" startline="726" endline="729">cpu_lock_save</references>
        <references refid="arc__exception_8c_1acb9f94a852339140f2d1d4ab8411c9c3" compoundref="arc__exception_8c" startline="736" endline="739">cpu_unlock_restore</references>
        <references refid="arc__cache_8h_1ac2f3f57da7299e52cdb89ec2e53b4de8" compoundref="arc__cache_8h" startline="69">DC_CTRL_FLUSH_STATUS</references>
        <references refid="arc__cache_8h_1a2865fcd615aecb1cfea37f209a17f0b6" compoundref="arc__cache_8h" startline="177" endline="180">dcache_available</references>
      </memberdef>
      <memberdef kind="function" id="arc__cache_8c_1a04d4e5c837e79cc0eaffe1e462b744bc" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>int32_t</type>
        <definition>int32_t dcache_lock_mlines</definition>
        <argsstring>(uint32_t start_addr, uint32_t size)</argsstring>
        <name>dcache_lock_mlines</name>
        <param>
          <type>uint32_t</type>
          <declname>start_addr</declname>
        </param>
        <param>
          <type>uint32_t</type>
          <declname>size</declname>
        </param>
        <briefdescription>
<para>lock multi lines in data cache </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername direction="in">start_addr</parametername>
</parameternamelist>
<parameterdescription>
<para>start address in data cache </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername direction="in">size</parametername>
</parameternamelist>
<parameterdescription>
<para>the bytes to be locked </para></parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="return"><para>0, succeeded, -1, failed </para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/arc/arc_cache.c" line="277" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/arc/arc_cache.c" bodystart="277" bodyend="308"/>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gabc9aa216033011852fa809e848091ee3" compoundref="arc_8h" startline="390">AUX_DC_CTRL</references>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga4ee8b95b2c3572a96d3e2d84008a003c" compoundref="arc_8h" startline="391">AUX_DC_LDL</references>
        <references refid="arc__exception_8c_1a8801f275b2a194a99f6d673a0e72cd32" compoundref="arc__exception_8c" startline="726" endline="729">cpu_lock_save</references>
        <references refid="arc__exception_8c_1acb9f94a852339140f2d1d4ab8411c9c3" compoundref="arc__exception_8c" startline="736" endline="739">cpu_unlock_restore</references>
        <references refid="arc__cache_8h_1acb1e748794870e28d437a192b88b60b3" compoundref="arc__cache_8h" startline="72">DC_CTRL_OP_SUCCEEDED</references>
        <references refid="arc__cache_8h_1a2865fcd615aecb1cfea37f209a17f0b6" compoundref="arc__cache_8h" startline="177" endline="180">dcache_available</references>
      </memberdef>
      <memberdef kind="function" id="arc__cache_8c_1abfdca8296f41bd31cc9e5643a8d24e32" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>int32_t</type>
        <definition>int32_t dcache_direct_write</definition>
        <argsstring>(uint32_t cache_addr, uint32_t tag, uint32_t data)</argsstring>
        <name>dcache_direct_write</name>
        <param>
          <type>uint32_t</type>
          <declname>cache_addr</declname>
        </param>
        <param>
          <type>uint32_t</type>
          <declname>tag</declname>
        </param>
        <param>
          <type>uint32_t</type>
          <declname>data</declname>
        </param>
        <briefdescription>
<para>directly write dcache internal ram </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername direction="in">cache_addr</parametername>
<parametername direction="in">dcache</parametername>
</parameternamelist>
<parameterdescription>
<para>internal address(way+index+offset) </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername direction="in">tag</parametername>
</parameternamelist>
<parameterdescription>
<para>cache tag to write </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername direction="in">data</parametername>
</parameternamelist>
<parameterdescription>
<para>cache data to write </para></parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="return"><para>0, succeeded, -1, failed </para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/arc/arc_cache.c" line="318" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/arc/arc_cache.c" bodystart="318" bodyend="330"/>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gabc9aa216033011852fa809e848091ee3" compoundref="arc_8h" startline="390">AUX_DC_CTRL</references>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gaaacbef93c439e5fac4830959aac4fa92" compoundref="arc_8h" startline="398">AUX_DC_DATA</references>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gabdb8bb15de43a7ed71160bd32e1b2c44" compoundref="arc_8h" startline="395">AUX_DC_RAM_ADDR</references>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga313110202b402b9ab24fc0c9d9930028" compoundref="arc_8h" startline="396">AUX_DC_TAG</references>
        <references refid="arc__cache_8h_1ab6018a2516d040b1f7cab03b37883eb1" compoundref="arc__cache_8h" startline="71">DC_CTRL_INDIRECT_ACCESS</references>
        <references refid="arc__cache_8h_1a2865fcd615aecb1cfea37f209a17f0b6" compoundref="arc__cache_8h" startline="177" endline="180">dcache_available</references>
      </memberdef>
      <memberdef kind="function" id="arc__cache_8c_1a10472449765a96cb2eeab9fb89f188da" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>int32_t</type>
        <definition>int32_t dcache_direct_read</definition>
        <argsstring>(uint32_t cache_addr, uint32_t *tag, uint32_t *data)</argsstring>
        <name>dcache_direct_read</name>
        <param>
          <type>uint32_t</type>
          <declname>cache_addr</declname>
        </param>
        <param>
          <type>uint32_t *</type>
          <declname>tag</declname>
        </param>
        <param>
          <type>uint32_t *</type>
          <declname>data</declname>
        </param>
        <briefdescription>
<para>directly read dcache internal ram </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername direction="in">cache_addr</parametername>
<parametername direction="in">dcache</parametername>
</parameternamelist>
<parameterdescription>
<para>internal address(way+index+offset) </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername direction="out">tag</parametername>
</parameternamelist>
<parameterdescription>
<para>cache tag to read </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername direction="out">data</parametername>
</parameternamelist>
<parameterdescription>
<para>cache data to read </para></parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="return"><para>0, succeeded, -1, failed </para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/arc/arc_cache.c" line="340" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/arc/arc_cache.c" bodystart="340" bodyend="352"/>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gabc9aa216033011852fa809e848091ee3" compoundref="arc_8h" startline="390">AUX_DC_CTRL</references>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gaaacbef93c439e5fac4830959aac4fa92" compoundref="arc_8h" startline="398">AUX_DC_DATA</references>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gabdb8bb15de43a7ed71160bd32e1b2c44" compoundref="arc_8h" startline="395">AUX_DC_RAM_ADDR</references>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga313110202b402b9ab24fc0c9d9930028" compoundref="arc_8h" startline="396">AUX_DC_TAG</references>
        <references refid="arc__cache_8h_1ab6018a2516d040b1f7cab03b37883eb1" compoundref="arc__cache_8h" startline="71">DC_CTRL_INDIRECT_ACCESS</references>
        <references refid="arc__cache_8h_1a2865fcd615aecb1cfea37f209a17f0b6" compoundref="arc__cache_8h" startline="177" endline="180">dcache_available</references>
      </memberdef>
      <memberdef kind="function" id="arc__cache_8c_1a9c6a7e168e8daf46938f6c8a63318e1f" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>int32_t</type>
        <definition>int32_t dcache_indirect_read</definition>
        <argsstring>(uint32_t mem_addr, uint32_t *tag, uint32_t *data)</argsstring>
        <name>dcache_indirect_read</name>
        <param>
          <type>uint32_t</type>
          <declname>mem_addr</declname>
        </param>
        <param>
          <type>uint32_t *</type>
          <declname>tag</declname>
        </param>
        <param>
          <type>uint32_t *</type>
          <declname>data</declname>
        </param>
        <briefdescription>
<para>indirectly read dcache internal ram </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername direction="in">mem_addr</parametername>
<parametername direction="in">memory</parametername>
</parameternamelist>
<parameterdescription>
<para>address(tag+index+offset) </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername direction="out">tag</parametername>
</parameternamelist>
<parameterdescription>
<para>cache tag to read </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername direction="out">data</parametername>
</parameternamelist>
<parameterdescription>
<para>cache data to read </para></parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="return"><para>0, succeeded, -1, failed </para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/arc/arc_cache.c" line="362" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/arc/arc_cache.c" bodystart="362" bodyend="377"/>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gabc9aa216033011852fa809e848091ee3" compoundref="arc_8h" startline="390">AUX_DC_CTRL</references>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gaaacbef93c439e5fac4830959aac4fa92" compoundref="arc_8h" startline="398">AUX_DC_DATA</references>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gabdb8bb15de43a7ed71160bd32e1b2c44" compoundref="arc_8h" startline="395">AUX_DC_RAM_ADDR</references>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga313110202b402b9ab24fc0c9d9930028" compoundref="arc_8h" startline="396">AUX_DC_TAG</references>
        <references refid="arc__cache_8h_1ab6018a2516d040b1f7cab03b37883eb1" compoundref="arc__cache_8h" startline="71">DC_CTRL_INDIRECT_ACCESS</references>
        <references refid="arc__cache_8h_1acb1e748794870e28d437a192b88b60b3" compoundref="arc__cache_8h" startline="72">DC_CTRL_OP_SUCCEEDED</references>
        <references refid="arc__cache_8h_1a2865fcd615aecb1cfea37f209a17f0b6" compoundref="arc__cache_8h" startline="177" endline="180">dcache_available</references>
      </memberdef>
      <memberdef kind="function" id="arc__cache_8c_1a6bda12adc92ba421f24f6e836051db9c" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void arc_cache_init</definition>
        <argsstring>(void)</argsstring>
        <name>arc_cache_init</name>
        <param>
          <type>void</type>
        </param>
        <briefdescription>
<para>initialize cache </para>        </briefdescription>
        <detaileddescription>
<para><orderedlist>
<listitem><para>invalidate icache and dcache</para></listitem><listitem><para>Only support ARCv2 cache </para></listitem></orderedlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/arc/arc_cache.c" line="384" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/arc/arc_cache.c" bodystart="384" bodyend="414"/>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga0a71e31c0c9c908d33185905eb042010" compoundref="arc_8h" startline="127">AUX_BCR_D_CACHE</references>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga9e91cea4c263ee77386aaedab738171d" compoundref="arc_8h" startline="131">AUX_BCR_I_CACHE</references>
        <references refid="arc__cache_8h_1a8dcb9d71ecace8c648c4b525a8bc6190" compoundref="arc__cache_8h" startline="68">DC_CTRL_DISABLE_FLUSH_LOCKED</references>
        <references refid="arc__cache_8h_1ab6018a2516d040b1f7cab03b37883eb1" compoundref="arc__cache_8h" startline="71">DC_CTRL_INDIRECT_ACCESS</references>
        <references refid="arc__cache_8h_1ad39e2ba72c52a7531bed72e5c53ceb64" compoundref="arc__cache_8h" startline="66">DC_CTRL_INVALID_FLUSH</references>
        <references refid="arc__cache_8h_1a96b13e35715c2e1ae83f991d2c8e0b59" compoundref="arc__cache_8h" startline="214" endline="218">dcache_enable</references>
        <references refid="arc__cache_8h_1afe35f8ca9a557b9394e2b801b84ea031" compoundref="arc__cache_8h" startline="185" endline="195">dcache_invalidate</references>
        <references refid="arc__cache_8h_1a89588be391940bb908fac67345fbc64b" compoundref="arc__cache_8h" startline="50">IC_CTRL_IC_ENABLE</references>
        <references refid="arc__cache_8h_1a2e518fd2161a950ba63bf5344e930fae" compoundref="arc__cache_8h" startline="93" endline="97">icache_enable</references>
        <references refid="arc__cache_8h_1a74ed3ac7b1755054941c94632ab0d409" compoundref="arc__cache_8h" startline="111" endline="119">icache_invalidate</references>
      </memberdef>
      </sectiondef>
    <briefdescription>
<para>implementation of cache related functions </para>    </briefdescription>
    <detaileddescription>
    </detaileddescription>
    <programlisting>
<codeline lineno="1"><highlight class="comment">/*<sp/>------------------------------------------</highlight></codeline>
<codeline lineno="2"><highlight class="comment"><sp/>*<sp/>Copyright<sp/>(c)<sp/>2017,<sp/>Synopsys,<sp/>Inc.<sp/>All<sp/>rights<sp/>reserved.</highlight></codeline>
<codeline lineno="3"><highlight class="comment"></highlight></codeline>
<codeline lineno="4"><highlight class="comment"><sp/>*<sp/>Redistribution<sp/>and<sp/>use<sp/>in<sp/>source<sp/>and<sp/>binary<sp/>forms,<sp/>with<sp/>or<sp/>without<sp/>modification,</highlight></codeline>
<codeline lineno="5"><highlight class="comment"><sp/>*<sp/>are<sp/>permitted<sp/>provided<sp/>that<sp/>the<sp/>following<sp/>conditions<sp/>are<sp/>met:</highlight></codeline>
<codeline lineno="6"><highlight class="comment"></highlight></codeline>
<codeline lineno="7"><highlight class="comment"><sp/>*<sp/>1)<sp/>Redistributions<sp/>of<sp/>source<sp/>code<sp/>must<sp/>retain<sp/>the<sp/>above<sp/>copyright<sp/>notice,<sp/>this</highlight></codeline>
<codeline lineno="8"><highlight class="comment"><sp/>*<sp/>list<sp/>of<sp/>conditions<sp/>and<sp/>the<sp/>following<sp/>disclaimer.</highlight></codeline>
<codeline lineno="9"><highlight class="comment"></highlight></codeline>
<codeline lineno="10"><highlight class="comment"><sp/>*<sp/>2)<sp/>Redistributions<sp/>in<sp/>binary<sp/>form<sp/>must<sp/>reproduce<sp/>the<sp/>above<sp/>copyright<sp/>notice,</highlight></codeline>
<codeline lineno="11"><highlight class="comment"><sp/>*<sp/>this<sp/>list<sp/>of<sp/>conditions<sp/>and<sp/>the<sp/>following<sp/>disclaimer<sp/>in<sp/>the<sp/>documentation<sp/>and/or</highlight></codeline>
<codeline lineno="12"><highlight class="comment"><sp/>*<sp/>other<sp/>materials<sp/>provided<sp/>with<sp/>the<sp/>distribution.</highlight></codeline>
<codeline lineno="13"><highlight class="comment"></highlight></codeline>
<codeline lineno="14"><highlight class="comment"><sp/>*<sp/>3)<sp/>Neither<sp/>the<sp/>name<sp/>of<sp/>the<sp/>Synopsys,<sp/>Inc.,<sp/>nor<sp/>the<sp/>names<sp/>of<sp/>its<sp/>contributors<sp/>may</highlight></codeline>
<codeline lineno="15"><highlight class="comment"><sp/>*<sp/>be<sp/>used<sp/>to<sp/>endorse<sp/>or<sp/>promote<sp/>products<sp/>derived<sp/>from<sp/>this<sp/>software<sp/>without</highlight></codeline>
<codeline lineno="16"><highlight class="comment"><sp/>*<sp/>specific<sp/>prior<sp/>written<sp/>permission.</highlight></codeline>
<codeline lineno="17"><highlight class="comment"></highlight></codeline>
<codeline lineno="18"><highlight class="comment"><sp/>*<sp/>THIS<sp/>SOFTWARE<sp/>IS<sp/>PROVIDED<sp/>BY<sp/>THE<sp/>COPYRIGHT<sp/>HOLDERS<sp/>AND<sp/>CONTRIBUTORS<sp/>&quot;AS<sp/>IS&quot;<sp/>AND</highlight></codeline>
<codeline lineno="19"><highlight class="comment"><sp/>*<sp/>ANY<sp/>EXPRESS<sp/>OR<sp/>IMPLIED<sp/>WARRANTIES,<sp/>INCLUDING,<sp/>BUT<sp/>NOT<sp/>LIMITED<sp/>TO,<sp/>THE<sp/>IMPLIED</highlight></codeline>
<codeline lineno="20"><highlight class="comment"><sp/>*<sp/>WARRANTIES<sp/>OF<sp/>MERCHANTABILITY<sp/>AND<sp/>FITNESS<sp/>FOR<sp/>A<sp/>PARTICULAR<sp/>PURPOSE<sp/>ARE</highlight></codeline>
<codeline lineno="21"><highlight class="comment"><sp/>*<sp/>DISCLAIMED.<sp/>IN<sp/>NO<sp/>EVENT<sp/>SHALL<sp/>THE<sp/>COPYRIGHT<sp/>HOLDER<sp/>OR<sp/>CONTRIBUTORS<sp/>BE<sp/>LIABLE<sp/>FOR</highlight></codeline>
<codeline lineno="22"><highlight class="comment"><sp/>*<sp/>ANY<sp/>DIRECT,<sp/>INDIRECT,<sp/>INCIDENTAL,<sp/>SPECIAL,<sp/>EXEMPLARY,<sp/>OR<sp/>CONSEQUENTIAL<sp/>DAMAGES</highlight></codeline>
<codeline lineno="23"><highlight class="comment"><sp/>*<sp/>(INCLUDING,<sp/>BUT<sp/>NOT<sp/>LIMITED<sp/>TO,<sp/>PROCUREMENT<sp/>OF<sp/>SUBSTITUTE<sp/>GOODS<sp/>OR<sp/>SERVICES;</highlight></codeline>
<codeline lineno="24"><highlight class="comment"><sp/>*<sp/>LOSS<sp/>OF<sp/>USE,<sp/>DATA,<sp/>OR<sp/>PROFITS;<sp/>OR<sp/>BUSINESS<sp/>INTERRUPTION)<sp/>HOWEVER<sp/>CAUSED<sp/>AND<sp/>ON</highlight></codeline>
<codeline lineno="25"><highlight class="comment"><sp/>*<sp/>ANY<sp/>THEORY<sp/>OF<sp/>LIABILITY,<sp/>WHETHER<sp/>IN<sp/>CONTRACT,<sp/>STRICT<sp/>LIABILITY,<sp/>OR<sp/>TORT</highlight></codeline>
<codeline lineno="26"><highlight class="comment"><sp/>*<sp/>(INCLUDING<sp/>NEGLIGENCE<sp/>OR<sp/>OTHERWISE)<sp/>ARISING<sp/>IN<sp/>ANY<sp/>WAY<sp/>OUT<sp/>OF<sp/>THE<sp/>USE<sp/>OF<sp/>THIS</highlight></codeline>
<codeline lineno="27"><highlight class="comment"><sp/>*<sp/>SOFTWARE,<sp/>EVEN<sp/>IF<sp/>ADVISED<sp/>OF<sp/>THE<sp/>POSSIBILITY<sp/>OF<sp/>SUCH<sp/>DAMAGE.</highlight></codeline>
<codeline lineno="28"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="29"><highlight class="comment">---------------------------------------------<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="30"><highlight class="normal"></highlight></codeline>
<codeline lineno="36"><highlight class="preprocessor">#undef<sp/>LIB_SECURESHIELD_OVERRIDES</highlight></codeline>
<codeline lineno="37"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#include<sp/>&quot;<ref refid="arc__cache_8h" kindref="compound">arc_cache.h</ref>&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="38"><highlight class="normal"></highlight></codeline>
<codeline lineno="39" refid="structcache__config" refkind="compound"><highlight class="normal"></highlight><highlight class="keyword">struct<sp/></highlight><highlight class="normal"><ref refid="structcache__config" kindref="compound">cache_config</ref><sp/>{</highlight></codeline>
<codeline lineno="40"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint8_t<sp/>ver;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>version<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="41"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint8_t<sp/>assoc;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Cache<sp/>Associativity<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="42"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint16_t<sp/>line;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>cache<sp/>line/block<sp/>size<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="43"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/>capacity;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>capacity<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="44"><highlight class="normal">};</highlight></codeline>
<codeline lineno="45"><highlight class="normal"></highlight></codeline>
<codeline lineno="46"><highlight class="normal"></highlight></codeline>
<codeline lineno="47"><highlight class="normal"></highlight><highlight class="keyword">static</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">struct<sp/></highlight><highlight class="normal"><ref refid="structcache__config" kindref="compound">cache_config</ref><sp/>icache_config,<sp/>dcache_config;</highlight></codeline>
<codeline lineno="48"><highlight class="normal"></highlight></codeline>
<codeline lineno="56" refid="arc__cache_8h_1a6f0c3d1cb5e164571bf826622a20c65e" refkind="member"><highlight class="normal">int32_t<sp/><ref refid="arc__cache_8c_1a6f0c3d1cb5e164571bf826622a20c65e" kindref="member">icache_invalidate_mlines</ref>(uint32_t<sp/>start_addr,<sp/>uint32_t<sp/>size)</highlight></codeline>
<codeline lineno="57"><highlight class="normal">{</highlight></codeline>
<codeline lineno="58"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(!<ref refid="arc__cache_8h_1a3283605cba3118e42141a52664a7a69e" kindref="member">icache_available</ref>())<sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>-1;</highlight></codeline>
<codeline lineno="59"><highlight class="normal"></highlight></codeline>
<codeline lineno="60"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>((size<sp/>==<sp/>0)<sp/>||<sp/>(size<sp/>&gt;<sp/>icache_config.capacity))<sp/>{</highlight></codeline>
<codeline lineno="61"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>-1;</highlight></codeline>
<codeline lineno="62"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="63"><highlight class="normal"></highlight></codeline>
<codeline lineno="64"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/>end_addr;</highlight></codeline>
<codeline lineno="65"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/>line_size;</highlight></codeline>
<codeline lineno="66"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/>status;</highlight></codeline>
<codeline lineno="67"><highlight class="normal"></highlight></codeline>
<codeline lineno="68"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>line_size<sp/>=<sp/>(uint32_t)(icache_config.line);</highlight></codeline>
<codeline lineno="69"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>end_addr<sp/>=<sp/>start_addr<sp/>+<sp/>size<sp/>-<sp/>1;</highlight></codeline>
<codeline lineno="70"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>start_addr<sp/>&amp;=<sp/>(uint32_t)(~(line_size<sp/>-<sp/>1));</highlight></codeline>
<codeline lineno="71"><highlight class="normal"></highlight></codeline>
<codeline lineno="72"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>status<sp/>=<sp/><ref refid="arc__exception_8c_1a8801f275b2a194a99f6d673a0e72cd32" kindref="member">cpu_lock_save</ref>();</highlight></codeline>
<codeline lineno="73"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">do</highlight><highlight class="normal"><sp/>{</highlight></codeline>
<codeline lineno="74"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>_arc_aux_write(<ref refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga23c848b7d154e5e2fbb21679bb15bcd0" kindref="member">AUX_IC_IVIL</ref>,<sp/>start_addr);</highlight></codeline>
<codeline lineno="75"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>Asm(</highlight><highlight class="stringliteral">&quot;nop_s&quot;</highlight><highlight class="normal">);</highlight></codeline>
<codeline lineno="76"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>Asm(</highlight><highlight class="stringliteral">&quot;nop_s&quot;</highlight><highlight class="normal">);</highlight></codeline>
<codeline lineno="77"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>Asm(</highlight><highlight class="stringliteral">&quot;nop_s&quot;</highlight><highlight class="normal">);</highlight></codeline>
<codeline lineno="78"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>start_addr<sp/>+=<sp/>line_size;</highlight></codeline>
<codeline lineno="79"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}<sp/></highlight><highlight class="keywordflow">while</highlight><highlight class="normal"><sp/>(start_addr<sp/>&lt;=<sp/>end_addr);</highlight></codeline>
<codeline lineno="80"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="arc__exception_8c_1acb9f94a852339140f2d1d4ab8411c9c3" kindref="member">cpu_unlock_restore</ref>(status);</highlight></codeline>
<codeline lineno="81"><highlight class="normal"></highlight></codeline>
<codeline lineno="82"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>0;</highlight></codeline>
<codeline lineno="83"><highlight class="normal">}</highlight></codeline>
<codeline lineno="84"><highlight class="normal"></highlight></codeline>
<codeline lineno="92" refid="arc__cache_8h_1a48f9fb90008431f06fcb385d9f67fc8c" refkind="member"><highlight class="normal">int32_t<sp/><ref refid="arc__cache_8c_1a48f9fb90008431f06fcb385d9f67fc8c" kindref="member">icache_lock_mlines</ref>(uint32_t<sp/>start_addr,<sp/>uint32_t<sp/>size)</highlight></codeline>
<codeline lineno="93"><highlight class="normal">{</highlight></codeline>
<codeline lineno="94"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(!<ref refid="arc__cache_8h_1a3283605cba3118e42141a52664a7a69e" kindref="member">icache_available</ref>())<sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>-1;</highlight></codeline>
<codeline lineno="95"><highlight class="normal"></highlight></codeline>
<codeline lineno="96"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>((size<sp/>==<sp/>0)<sp/>||<sp/>(size<sp/>&gt;<sp/>icache_config.capacity))<sp/>{</highlight></codeline>
<codeline lineno="97"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>-1;</highlight></codeline>
<codeline lineno="98"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="99"><highlight class="normal"></highlight></codeline>
<codeline lineno="100"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/>end_addr;</highlight></codeline>
<codeline lineno="101"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/>line_size;</highlight></codeline>
<codeline lineno="102"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/>status;</highlight></codeline>
<codeline lineno="103"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>int32_t<sp/>ercd<sp/>=<sp/>0;</highlight></codeline>
<codeline lineno="104"><highlight class="normal"></highlight></codeline>
<codeline lineno="105"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>line_size<sp/>=<sp/>(uint32_t)(icache_config.line);</highlight></codeline>
<codeline lineno="106"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>end_addr<sp/>=<sp/>start_addr<sp/>+<sp/>size<sp/>-<sp/>1;</highlight></codeline>
<codeline lineno="107"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>start_addr<sp/>&amp;=<sp/>(uint32_t)(~(line_size<sp/>-<sp/>1));</highlight></codeline>
<codeline lineno="108"><highlight class="normal"></highlight></codeline>
<codeline lineno="109"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>status<sp/>=<sp/><ref refid="arc__exception_8c_1a8801f275b2a194a99f6d673a0e72cd32" kindref="member">cpu_lock_save</ref>();</highlight></codeline>
<codeline lineno="110"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">do</highlight><highlight class="normal"><sp/>{</highlight></codeline>
<codeline lineno="111"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>_arc_aux_write(<ref refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga3039c4ecba760b2b9495d56bee1d35bf" kindref="member">AUX_IC_LIL</ref>,<sp/>start_addr);</highlight></codeline>
<codeline lineno="112"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal">(_arc_aux_read(<ref refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gaca70ade7fa06ffa8895b13aff6e1dd7b" kindref="member">AUX_IC_CTRL</ref>)<sp/>&amp;<sp/><ref refid="arc__cache_8h_1a69a15333c7c721cf4ef4a62f5ada1711" kindref="member">IC_CTRL_OP_SUCCEEDED</ref>)<sp/>{</highlight></codeline>
<codeline lineno="113"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>start_addr<sp/>+=<sp/>line_size;</highlight></codeline>
<codeline lineno="114"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}<sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"><sp/>{</highlight></codeline>
<codeline lineno="115"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>ercd<sp/>=<sp/>-1;<sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>the<sp/>operation<sp/>failed<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="116"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">break</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="117"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="118"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}<sp/></highlight><highlight class="keywordflow">while</highlight><highlight class="normal"><sp/>(start_addr<sp/>&lt;=<sp/>end_addr);</highlight></codeline>
<codeline lineno="119"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="arc__exception_8c_1acb9f94a852339140f2d1d4ab8411c9c3" kindref="member">cpu_unlock_restore</ref>(status);</highlight></codeline>
<codeline lineno="120"><highlight class="normal"></highlight></codeline>
<codeline lineno="121"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>ercd;</highlight></codeline>
<codeline lineno="122"><highlight class="normal">}</highlight></codeline>
<codeline lineno="123"><highlight class="normal"></highlight></codeline>
<codeline lineno="132" refid="arc__cache_8h_1a3efe68d04d6fd03795066a79f032059f" refkind="member"><highlight class="normal">int32_t<sp/><ref refid="arc__cache_8c_1a3efe68d04d6fd03795066a79f032059f" kindref="member">icache_direct_write</ref>(uint32_t<sp/>cache_addr,<sp/>uint32_t<sp/>tag,<sp/>uint32_t<sp/>data)</highlight></codeline>
<codeline lineno="133"><highlight class="normal">{</highlight></codeline>
<codeline lineno="134"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(!<ref refid="arc__cache_8h_1a3283605cba3118e42141a52664a7a69e" kindref="member">icache_available</ref>())<sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>-1;</highlight></codeline>
<codeline lineno="135"><highlight class="normal"></highlight></codeline>
<codeline lineno="136"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(_arc_aux_read(<ref refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gaca70ade7fa06ffa8895b13aff6e1dd7b" kindref="member">AUX_IC_CTRL</ref>)<sp/>&amp;<sp/><ref refid="arc__cache_8h_1ad9d26d7c4d98f519c5d20fa9031eeaee" kindref="member">IC_CTRL_INDIRECT_ACCESS</ref>)<sp/>{</highlight></codeline>
<codeline lineno="137"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>-1;</highlight></codeline>
<codeline lineno="138"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="139"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>_arc_aux_write(<ref refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga764928917e2b3e891231ceb1cb67dc94" kindref="member">AUX_IC_RAM_ADDR</ref>,<sp/>cache_addr);</highlight></codeline>
<codeline lineno="140"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>_arc_aux_write(<ref refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga9f7eb6d638c490fca02e5b8c0d55d8a6" kindref="member">AUX_IC_TAG</ref>,<sp/>tag<sp/>);</highlight></codeline>
<codeline lineno="141"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>_arc_aux_write(<ref refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga912c5d0798a4c495486123dfa5e67976" kindref="member">AUX_IC_DATA</ref>,<sp/>data);</highlight></codeline>
<codeline lineno="142"><highlight class="normal"></highlight></codeline>
<codeline lineno="143"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>0;</highlight></codeline>
<codeline lineno="144"><highlight class="normal">}</highlight></codeline>
<codeline lineno="145"><highlight class="normal"></highlight></codeline>
<codeline lineno="154" refid="arc__cache_8h_1a6444cdd20acd74647d4959dea9a2dd36" refkind="member"><highlight class="normal">int32_t<sp/><ref refid="arc__cache_8c_1a6444cdd20acd74647d4959dea9a2dd36" kindref="member">icache_direct_read</ref>(uint32_t<sp/>cache_addr,<sp/>uint32_t<sp/>*tag,<sp/>uint32_t<sp/>*data)</highlight></codeline>
<codeline lineno="155"><highlight class="normal">{</highlight></codeline>
<codeline lineno="156"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(!<ref refid="arc__cache_8h_1a3283605cba3118e42141a52664a7a69e" kindref="member">icache_available</ref>())<sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>-1;</highlight></codeline>
<codeline lineno="157"><highlight class="normal"></highlight></codeline>
<codeline lineno="158"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(_arc_aux_read(<ref refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gaca70ade7fa06ffa8895b13aff6e1dd7b" kindref="member">AUX_IC_CTRL</ref>)<sp/>&amp;<sp/><ref refid="arc__cache_8h_1ad9d26d7c4d98f519c5d20fa9031eeaee" kindref="member">IC_CTRL_INDIRECT_ACCESS</ref>)<sp/>{</highlight></codeline>
<codeline lineno="159"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>-1;</highlight></codeline>
<codeline lineno="160"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="161"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>_arc_aux_write(<ref refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga764928917e2b3e891231ceb1cb67dc94" kindref="member">AUX_IC_RAM_ADDR</ref>,<sp/>cache_addr);</highlight></codeline>
<codeline lineno="162"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>*tag<sp/>=<sp/>_arc_aux_read(<ref refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga9f7eb6d638c490fca02e5b8c0d55d8a6" kindref="member">AUX_IC_TAG</ref>);</highlight></codeline>
<codeline lineno="163"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>*data<sp/>=<sp/>_arc_aux_read(<ref refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga912c5d0798a4c495486123dfa5e67976" kindref="member">AUX_IC_DATA</ref>);</highlight></codeline>
<codeline lineno="164"><highlight class="normal"></highlight></codeline>
<codeline lineno="165"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>0;</highlight></codeline>
<codeline lineno="166"><highlight class="normal">}</highlight></codeline>
<codeline lineno="167"><highlight class="normal"></highlight></codeline>
<codeline lineno="176" refid="arc__cache_8h_1a438d802e1198870ae27d3ff22512ef20" refkind="member"><highlight class="normal">int32_t<sp/><ref refid="arc__cache_8c_1a438d802e1198870ae27d3ff22512ef20" kindref="member">icache_indirect_read</ref>(uint32_t<sp/>mem_addr,<sp/>uint32_t<sp/>*tag,<sp/>uint32_t<sp/>*data)</highlight></codeline>
<codeline lineno="177"><highlight class="normal">{</highlight></codeline>
<codeline lineno="178"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(!<ref refid="arc__cache_8h_1a3283605cba3118e42141a52664a7a69e" kindref="member">icache_available</ref>())<sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>-1;</highlight></codeline>
<codeline lineno="179"><highlight class="normal"></highlight></codeline>
<codeline lineno="180"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(!(_arc_aux_read(<ref refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gaca70ade7fa06ffa8895b13aff6e1dd7b" kindref="member">AUX_IC_CTRL</ref>)<sp/>&amp;<sp/><ref refid="arc__cache_8h_1ad9d26d7c4d98f519c5d20fa9031eeaee" kindref="member">IC_CTRL_INDIRECT_ACCESS</ref>))<sp/>{</highlight></codeline>
<codeline lineno="181"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>-1;</highlight></codeline>
<codeline lineno="182"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="183"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>_arc_aux_write(<ref refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga764928917e2b3e891231ceb1cb67dc94" kindref="member">AUX_IC_RAM_ADDR</ref>,<sp/>mem_addr);</highlight></codeline>
<codeline lineno="184"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal">(_arc_aux_read(<ref refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gaca70ade7fa06ffa8895b13aff6e1dd7b" kindref="member">AUX_IC_CTRL</ref>)<sp/>&amp;<sp/><ref refid="arc__cache_8h_1a69a15333c7c721cf4ef4a62f5ada1711" kindref="member">IC_CTRL_OP_SUCCEEDED</ref>)<sp/>{</highlight></codeline>
<codeline lineno="185"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>*tag<sp/>=<sp/>_arc_aux_read(<ref refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga9f7eb6d638c490fca02e5b8c0d55d8a6" kindref="member">AUX_IC_TAG</ref>);</highlight></codeline>
<codeline lineno="186"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>*data<sp/>=<sp/>_arc_aux_read(<ref refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga912c5d0798a4c495486123dfa5e67976" kindref="member">AUX_IC_DATA</ref>);</highlight></codeline>
<codeline lineno="187"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}<sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"><sp/>{</highlight></codeline>
<codeline lineno="188"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>-1;<sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>the<sp/>specified<sp/>memory<sp/>is<sp/>not<sp/>in<sp/>icache<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="189"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="190"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>0;</highlight></codeline>
<codeline lineno="191"><highlight class="normal"><sp/>}</highlight></codeline>
<codeline lineno="192"><highlight class="normal"></highlight></codeline>
<codeline lineno="200" refid="arc__cache_8h_1a59d602ce2dc5882749c4efb11d4afd45" refkind="member"><highlight class="normal">int32_t<sp/><ref refid="arc__cache_8c_1a59d602ce2dc5882749c4efb11d4afd45" kindref="member">dcache_invalidate_mlines</ref>(uint32_t<sp/>start_addr,<sp/>uint32_t<sp/>size)</highlight></codeline>
<codeline lineno="201"><highlight class="normal">{</highlight></codeline>
<codeline lineno="202"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(!<ref refid="arc__cache_8h_1a2865fcd615aecb1cfea37f209a17f0b6" kindref="member">dcache_available</ref>())<sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>-1;</highlight></codeline>
<codeline lineno="203"><highlight class="normal"></highlight></codeline>
<codeline lineno="204"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/>end_addr;</highlight></codeline>
<codeline lineno="205"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/>line_size;</highlight></codeline>
<codeline lineno="206"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/>status;</highlight></codeline>
<codeline lineno="207"><highlight class="normal"></highlight></codeline>
<codeline lineno="208"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>((size<sp/>==<sp/>0)<sp/>||<sp/>(size<sp/>&gt;<sp/>dcache_config.capacity))<sp/>{</highlight></codeline>
<codeline lineno="209"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>-1;</highlight></codeline>
<codeline lineno="210"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="211"><highlight class="normal"></highlight></codeline>
<codeline lineno="212"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>line_size<sp/>=<sp/>(uint32_t)(dcache_config.line);</highlight></codeline>
<codeline lineno="213"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>end_addr<sp/>=<sp/>start_addr<sp/>+<sp/>size<sp/>-<sp/>1;</highlight></codeline>
<codeline lineno="214"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>start_addr<sp/>&amp;=<sp/>(uint32_t)(~(line_size<sp/>-<sp/>1));</highlight></codeline>
<codeline lineno="215"><highlight class="normal"></highlight></codeline>
<codeline lineno="216"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>status<sp/>=<sp/><ref refid="arc__exception_8c_1a8801f275b2a194a99f6d673a0e72cd32" kindref="member">cpu_lock_save</ref>();</highlight></codeline>
<codeline lineno="217"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">do</highlight><highlight class="normal"><sp/>{</highlight></codeline>
<codeline lineno="218"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>_arc_aux_write(<ref refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gafa3d5fee50e1f5347c7b8bc9c81f456a" kindref="member">AUX_DC_IVDL</ref>,<sp/>start_addr);</highlight></codeline>
<codeline lineno="219"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>Asm(</highlight><highlight class="stringliteral">&quot;nop_s&quot;</highlight><highlight class="normal">);</highlight></codeline>
<codeline lineno="220"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>Asm(</highlight><highlight class="stringliteral">&quot;nop_s&quot;</highlight><highlight class="normal">);</highlight></codeline>
<codeline lineno="221"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>Asm(</highlight><highlight class="stringliteral">&quot;nop_s&quot;</highlight><highlight class="normal">);</highlight></codeline>
<codeline lineno="222"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>wait<sp/>for<sp/>flush<sp/>completion<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="223"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">while</highlight><highlight class="normal"><sp/>(_arc_aux_read(<ref refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gabc9aa216033011852fa809e848091ee3" kindref="member">AUX_DC_CTRL</ref>)<sp/>&amp;<sp/><ref refid="arc__cache_8h_1ac2f3f57da7299e52cdb89ec2e53b4de8" kindref="member">DC_CTRL_FLUSH_STATUS</ref>);</highlight></codeline>
<codeline lineno="224"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>start_addr<sp/>+=<sp/>line_size;</highlight></codeline>
<codeline lineno="225"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}<sp/></highlight><highlight class="keywordflow">while</highlight><highlight class="normal"><sp/>(start_addr<sp/>&lt;=<sp/>end_addr);</highlight></codeline>
<codeline lineno="226"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="arc__exception_8c_1acb9f94a852339140f2d1d4ab8411c9c3" kindref="member">cpu_unlock_restore</ref>(status);</highlight></codeline>
<codeline lineno="227"><highlight class="normal"></highlight></codeline>
<codeline lineno="228"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>0;</highlight></codeline>
<codeline lineno="229"><highlight class="normal"></highlight></codeline>
<codeline lineno="230"><highlight class="normal">}</highlight></codeline>
<codeline lineno="231"><highlight class="normal"></highlight></codeline>
<codeline lineno="239" refid="arc__cache_8h_1a22809d879f9791c65001e86ff559434c" refkind="member"><highlight class="normal">int32_t<sp/><ref refid="arc__cache_8c_1a22809d879f9791c65001e86ff559434c" kindref="member">dcache_flush_mlines</ref>(uint32_t<sp/>start_addr,<sp/>uint32_t<sp/>size)</highlight></codeline>
<codeline lineno="240"><highlight class="normal">{</highlight></codeline>
<codeline lineno="241"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(!<ref refid="arc__cache_8h_1a2865fcd615aecb1cfea37f209a17f0b6" kindref="member">dcache_available</ref>())<sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>-1;</highlight></codeline>
<codeline lineno="242"><highlight class="normal"></highlight></codeline>
<codeline lineno="243"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>((size<sp/>==<sp/>0)<sp/>||<sp/>(size<sp/>&gt;<sp/>dcache_config.capacity))<sp/>{</highlight></codeline>
<codeline lineno="244"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>-1;</highlight></codeline>
<codeline lineno="245"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="246"><highlight class="normal"></highlight></codeline>
<codeline lineno="247"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/>end_addr;</highlight></codeline>
<codeline lineno="248"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/>line_size;</highlight></codeline>
<codeline lineno="249"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/>status;</highlight></codeline>
<codeline lineno="250"><highlight class="normal"></highlight></codeline>
<codeline lineno="251"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>line_size<sp/>=<sp/>(uint32_t)(dcache_config.line);</highlight></codeline>
<codeline lineno="252"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>end_addr<sp/>=<sp/>start_addr<sp/>+<sp/>size<sp/>-<sp/>1;</highlight></codeline>
<codeline lineno="253"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>start_addr<sp/>&amp;=<sp/>(uint32_t)(~(line_size<sp/>-<sp/>1));</highlight></codeline>
<codeline lineno="254"><highlight class="normal"></highlight></codeline>
<codeline lineno="255"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>status<sp/>=<sp/><ref refid="arc__exception_8c_1a8801f275b2a194a99f6d673a0e72cd32" kindref="member">cpu_lock_save</ref>();</highlight></codeline>
<codeline lineno="256"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">do</highlight><highlight class="normal"><sp/>{</highlight></codeline>
<codeline lineno="257"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>_arc_aux_write(<ref refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga236b3dc26d0b964410b6761f9823b805" kindref="member">AUX_DC_FLDL</ref>,<sp/>start_addr);</highlight></codeline>
<codeline lineno="258"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>Asm(</highlight><highlight class="stringliteral">&quot;nop_s&quot;</highlight><highlight class="normal">);</highlight></codeline>
<codeline lineno="259"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>Asm(</highlight><highlight class="stringliteral">&quot;nop_s&quot;</highlight><highlight class="normal">);</highlight></codeline>
<codeline lineno="260"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>Asm(</highlight><highlight class="stringliteral">&quot;nop_s&quot;</highlight><highlight class="normal">);</highlight></codeline>
<codeline lineno="261"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>wait<sp/>for<sp/>flush<sp/>completion<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="262"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">while</highlight><highlight class="normal"><sp/>(_arc_aux_read(<ref refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gabc9aa216033011852fa809e848091ee3" kindref="member">AUX_DC_CTRL</ref>)<sp/>&amp;<sp/><ref refid="arc__cache_8h_1ac2f3f57da7299e52cdb89ec2e53b4de8" kindref="member">DC_CTRL_FLUSH_STATUS</ref>);</highlight></codeline>
<codeline lineno="263"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>start_addr<sp/>+=<sp/>line_size;</highlight></codeline>
<codeline lineno="264"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}<sp/></highlight><highlight class="keywordflow">while</highlight><highlight class="normal"><sp/>(start_addr<sp/>&lt;=<sp/>end_addr);</highlight></codeline>
<codeline lineno="265"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="arc__exception_8c_1acb9f94a852339140f2d1d4ab8411c9c3" kindref="member">cpu_unlock_restore</ref>(status);</highlight></codeline>
<codeline lineno="266"><highlight class="normal"></highlight></codeline>
<codeline lineno="267"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>0;</highlight></codeline>
<codeline lineno="268"><highlight class="normal">}</highlight></codeline>
<codeline lineno="269"><highlight class="normal"></highlight></codeline>
<codeline lineno="277" refid="arc__cache_8h_1a04d4e5c837e79cc0eaffe1e462b744bc" refkind="member"><highlight class="normal">int32_t<sp/><ref refid="arc__cache_8c_1a04d4e5c837e79cc0eaffe1e462b744bc" kindref="member">dcache_lock_mlines</ref>(uint32_t<sp/>start_addr,<sp/>uint32_t<sp/>size)</highlight></codeline>
<codeline lineno="278"><highlight class="normal">{</highlight></codeline>
<codeline lineno="279"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(!<ref refid="arc__cache_8h_1a2865fcd615aecb1cfea37f209a17f0b6" kindref="member">dcache_available</ref>())<sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>-1;</highlight></codeline>
<codeline lineno="280"><highlight class="normal"></highlight></codeline>
<codeline lineno="281"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>((size<sp/>==<sp/>0)<sp/>||<sp/>(size<sp/>&gt;<sp/>dcache_config.capacity))<sp/>{</highlight></codeline>
<codeline lineno="282"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>-1;</highlight></codeline>
<codeline lineno="283"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="284"><highlight class="normal"></highlight></codeline>
<codeline lineno="285"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/>end_addr;</highlight></codeline>
<codeline lineno="286"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/>line_size;</highlight></codeline>
<codeline lineno="287"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/>status;</highlight></codeline>
<codeline lineno="288"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>int32_t<sp/>ercd<sp/>=<sp/>0;</highlight></codeline>
<codeline lineno="289"><highlight class="normal"></highlight></codeline>
<codeline lineno="290"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>line_size<sp/>=<sp/>(uint32_t)(dcache_config.line);</highlight></codeline>
<codeline lineno="291"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>end_addr<sp/>=<sp/>start_addr<sp/>+<sp/>size<sp/>-<sp/>1;</highlight></codeline>
<codeline lineno="292"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>start_addr<sp/>&amp;=<sp/>(uint32_t)(~(line_size<sp/>-<sp/>1));</highlight></codeline>
<codeline lineno="293"><highlight class="normal"></highlight></codeline>
<codeline lineno="294"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>status<sp/>=<sp/><ref refid="arc__exception_8c_1a8801f275b2a194a99f6d673a0e72cd32" kindref="member">cpu_lock_save</ref>();</highlight></codeline>
<codeline lineno="295"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">do</highlight><highlight class="normal"><sp/>{</highlight></codeline>
<codeline lineno="296"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>_arc_aux_write(<ref refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga4ee8b95b2c3572a96d3e2d84008a003c" kindref="member">AUX_DC_LDL</ref>,<sp/>start_addr);</highlight></codeline>
<codeline lineno="297"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>Asm(</highlight><highlight class="stringliteral">&quot;nop_s&quot;</highlight><highlight class="normal">);</highlight></codeline>
<codeline lineno="298"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal">(_arc_aux_read(<ref refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gabc9aa216033011852fa809e848091ee3" kindref="member">AUX_DC_CTRL</ref>)<sp/>&amp;<sp/><ref refid="arc__cache_8h_1acb1e748794870e28d437a192b88b60b3" kindref="member">DC_CTRL_OP_SUCCEEDED</ref>)<sp/>{</highlight></codeline>
<codeline lineno="299"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>start_addr<sp/>+=<sp/>line_size;</highlight></codeline>
<codeline lineno="300"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}<sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"><sp/>{</highlight></codeline>
<codeline lineno="301"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>ercd<sp/>=<sp/>-1;<sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>the<sp/>operation<sp/>failed<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="302"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">break</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="303"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="304"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}<sp/></highlight><highlight class="keywordflow">while</highlight><highlight class="normal"><sp/>(start_addr<sp/>&lt;=<sp/>end_addr);</highlight></codeline>
<codeline lineno="305"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="arc__exception_8c_1acb9f94a852339140f2d1d4ab8411c9c3" kindref="member">cpu_unlock_restore</ref>(status);</highlight></codeline>
<codeline lineno="306"><highlight class="normal"></highlight></codeline>
<codeline lineno="307"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>ercd;</highlight></codeline>
<codeline lineno="308"><highlight class="normal">}</highlight></codeline>
<codeline lineno="309"><highlight class="normal"></highlight></codeline>
<codeline lineno="318" refid="arc__cache_8h_1abfdca8296f41bd31cc9e5643a8d24e32" refkind="member"><highlight class="normal">int32_t<sp/><ref refid="arc__cache_8c_1abfdca8296f41bd31cc9e5643a8d24e32" kindref="member">dcache_direct_write</ref>(uint32_t<sp/>cache_addr,<sp/>uint32_t<sp/>tag,<sp/>uint32_t<sp/>data)</highlight></codeline>
<codeline lineno="319"><highlight class="normal">{</highlight></codeline>
<codeline lineno="320"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(!<ref refid="arc__cache_8h_1a2865fcd615aecb1cfea37f209a17f0b6" kindref="member">dcache_available</ref>())<sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>-1;</highlight></codeline>
<codeline lineno="321"><highlight class="normal"></highlight></codeline>
<codeline lineno="322"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(_arc_aux_read(<ref refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gabc9aa216033011852fa809e848091ee3" kindref="member">AUX_DC_CTRL</ref>)<sp/>&amp;<sp/><ref refid="arc__cache_8h_1ab6018a2516d040b1f7cab03b37883eb1" kindref="member">DC_CTRL_INDIRECT_ACCESS</ref>)<sp/>{</highlight></codeline>
<codeline lineno="323"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>-1;</highlight></codeline>
<codeline lineno="324"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="325"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>_arc_aux_write(<ref refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gabdb8bb15de43a7ed71160bd32e1b2c44" kindref="member">AUX_DC_RAM_ADDR</ref>,<sp/>cache_addr);</highlight></codeline>
<codeline lineno="326"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>_arc_aux_write(<ref refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga313110202b402b9ab24fc0c9d9930028" kindref="member">AUX_DC_TAG</ref>,<sp/>tag);</highlight></codeline>
<codeline lineno="327"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>_arc_aux_write(<ref refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gaaacbef93c439e5fac4830959aac4fa92" kindref="member">AUX_DC_DATA</ref>,<sp/>data);</highlight></codeline>
<codeline lineno="328"><highlight class="normal"></highlight></codeline>
<codeline lineno="329"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>0;</highlight></codeline>
<codeline lineno="330"><highlight class="normal">}</highlight></codeline>
<codeline lineno="331"><highlight class="normal"></highlight></codeline>
<codeline lineno="340" refid="arc__cache_8h_1a10472449765a96cb2eeab9fb89f188da" refkind="member"><highlight class="normal">int32_t<sp/><ref refid="arc__cache_8c_1a10472449765a96cb2eeab9fb89f188da" kindref="member">dcache_direct_read</ref>(uint32_t<sp/>cache_addr,<sp/>uint32_t<sp/>*tag,<sp/>uint32_t<sp/>*data)</highlight></codeline>
<codeline lineno="341"><highlight class="normal">{</highlight></codeline>
<codeline lineno="342"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(!<ref refid="arc__cache_8h_1a2865fcd615aecb1cfea37f209a17f0b6" kindref="member">dcache_available</ref>())<sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>-1;</highlight></codeline>
<codeline lineno="343"><highlight class="normal"></highlight></codeline>
<codeline lineno="344"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(_arc_aux_read(<ref refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gabc9aa216033011852fa809e848091ee3" kindref="member">AUX_DC_CTRL</ref>)<sp/>&amp;<sp/><ref refid="arc__cache_8h_1ab6018a2516d040b1f7cab03b37883eb1" kindref="member">DC_CTRL_INDIRECT_ACCESS</ref>)<sp/>{</highlight></codeline>
<codeline lineno="345"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>-1;</highlight></codeline>
<codeline lineno="346"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="347"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>_arc_aux_write(<ref refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gabdb8bb15de43a7ed71160bd32e1b2c44" kindref="member">AUX_DC_RAM_ADDR</ref>,<sp/>cache_addr);</highlight></codeline>
<codeline lineno="348"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>*tag<sp/>=<sp/>_arc_aux_read(<ref refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga313110202b402b9ab24fc0c9d9930028" kindref="member">AUX_DC_TAG</ref>);</highlight></codeline>
<codeline lineno="349"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>*data<sp/>=<sp/>_arc_aux_read(<ref refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gaaacbef93c439e5fac4830959aac4fa92" kindref="member">AUX_DC_DATA</ref>);</highlight></codeline>
<codeline lineno="350"><highlight class="normal"></highlight></codeline>
<codeline lineno="351"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>0;</highlight></codeline>
<codeline lineno="352"><highlight class="normal">}</highlight></codeline>
<codeline lineno="353"><highlight class="normal"></highlight></codeline>
<codeline lineno="362" refid="arc__cache_8h_1a9c6a7e168e8daf46938f6c8a63318e1f" refkind="member"><highlight class="normal">int32_t<sp/><ref refid="arc__cache_8c_1a9c6a7e168e8daf46938f6c8a63318e1f" kindref="member">dcache_indirect_read</ref>(uint32_t<sp/>mem_addr,<sp/>uint32_t<sp/>*tag,<sp/>uint32_t<sp/>*data)</highlight></codeline>
<codeline lineno="363"><highlight class="normal">{</highlight></codeline>
<codeline lineno="364"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(!<ref refid="arc__cache_8h_1a2865fcd615aecb1cfea37f209a17f0b6" kindref="member">dcache_available</ref>())<sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>-1;</highlight></codeline>
<codeline lineno="365"><highlight class="normal"></highlight></codeline>
<codeline lineno="366"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(!(_arc_aux_read(<ref refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gabc9aa216033011852fa809e848091ee3" kindref="member">AUX_DC_CTRL</ref>)<sp/>&amp;<sp/><ref refid="arc__cache_8h_1ab6018a2516d040b1f7cab03b37883eb1" kindref="member">DC_CTRL_INDIRECT_ACCESS</ref>))<sp/>{</highlight></codeline>
<codeline lineno="367"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>-1;</highlight></codeline>
<codeline lineno="368"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="369"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>_arc_aux_write(<ref refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gabdb8bb15de43a7ed71160bd32e1b2c44" kindref="member">AUX_DC_RAM_ADDR</ref>,<sp/>mem_addr);</highlight></codeline>
<codeline lineno="370"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal">(_arc_aux_read(<ref refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gabc9aa216033011852fa809e848091ee3" kindref="member">AUX_DC_CTRL</ref>)<sp/>&amp;<sp/><ref refid="arc__cache_8h_1acb1e748794870e28d437a192b88b60b3" kindref="member">DC_CTRL_OP_SUCCEEDED</ref>)<sp/>{</highlight></codeline>
<codeline lineno="371"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>*tag<sp/>=<sp/>_arc_aux_read(<ref refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga313110202b402b9ab24fc0c9d9930028" kindref="member">AUX_DC_TAG</ref>);</highlight></codeline>
<codeline lineno="372"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>*data<sp/>=<sp/>_arc_aux_read(<ref refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gaaacbef93c439e5fac4830959aac4fa92" kindref="member">AUX_DC_DATA</ref>);</highlight></codeline>
<codeline lineno="373"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}<sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"><sp/>{</highlight></codeline>
<codeline lineno="374"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>-1;<sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>the<sp/>specified<sp/>memory<sp/>is<sp/>not<sp/>in<sp/>dcache<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="375"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="376"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>0;</highlight></codeline>
<codeline lineno="377"><highlight class="normal"><sp/>}</highlight></codeline>
<codeline lineno="378"><highlight class="normal"></highlight></codeline>
<codeline lineno="384" refid="arc__cache_8h_1a6bda12adc92ba421f24f6e836051db9c" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="arc__cache_8c_1a6bda12adc92ba421f24f6e836051db9c" kindref="member">arc_cache_init</ref>(</highlight><highlight class="keywordtype">void</highlight><highlight class="normal">)</highlight></codeline>
<codeline lineno="385"><highlight class="normal">{</highlight></codeline>
<codeline lineno="386"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/>build_cfg;</highlight></codeline>
<codeline lineno="387"><highlight class="normal"></highlight></codeline>
<codeline lineno="388"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>build_cfg<sp/>=<sp/>_arc_aux_read(<ref refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga0a71e31c0c9c908d33185905eb042010" kindref="member">AUX_BCR_D_CACHE</ref>);</highlight></codeline>
<codeline lineno="389"><highlight class="normal"></highlight></codeline>
<codeline lineno="390"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>dcache_config.ver<sp/>=<sp/>build_cfg<sp/>&amp;<sp/>0xff;</highlight></codeline>
<codeline lineno="391"><highlight class="normal"></highlight></codeline>
<codeline lineno="392"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(dcache_config.ver<sp/>&gt;=<sp/>0x04)<sp/>{<sp/></highlight><highlight class="comment">/*<sp/>ARCv2<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="393"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="arc__cache_8h_1a96b13e35715c2e1ae83f991d2c8e0b59" kindref="member">dcache_enable</ref>(<ref refid="arc__cache_8h_1a8dcb9d71ecace8c648c4b525a8bc6190" kindref="member">DC_CTRL_DISABLE_FLUSH_LOCKED</ref><sp/>|</highlight></codeline>
<codeline lineno="394"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="arc__cache_8h_1ab6018a2516d040b1f7cab03b37883eb1" kindref="member">DC_CTRL_INDIRECT_ACCESS</ref><sp/>|<sp/><ref refid="arc__cache_8h_1ad39e2ba72c52a7531bed72e5c53ceb64" kindref="member">DC_CTRL_INVALID_FLUSH</ref>);</highlight></codeline>
<codeline lineno="395"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="arc__cache_8h_1afe35f8ca9a557b9394e2b801b84ea031" kindref="member">dcache_invalidate</ref>();</highlight></codeline>
<codeline lineno="396"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>dcache_config.assoc<sp/>=<sp/>1<sp/>&lt;&lt;<sp/>((build_cfg<sp/>&gt;&gt;<sp/>8)<sp/>&amp;<sp/>0xf);</highlight></codeline>
<codeline lineno="397"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>dcache_config.capacity<sp/>=<sp/>512<sp/>&lt;&lt;<sp/>((build_cfg<sp/>&gt;&gt;<sp/>12)<sp/>&amp;<sp/>0xf);</highlight></codeline>
<codeline lineno="398"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>dcache_config.line<sp/>=<sp/>16<sp/>&lt;&lt;<sp/>((build_cfg<sp/>&gt;&gt;<sp/>16)<sp/>&amp;<sp/>0xf);</highlight></codeline>
<codeline lineno="399"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="400"><highlight class="normal"></highlight></codeline>
<codeline lineno="401"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>build_cfg<sp/>=<sp/>_arc_aux_read(<ref refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga9e91cea4c263ee77386aaedab738171d" kindref="member">AUX_BCR_I_CACHE</ref>);</highlight></codeline>
<codeline lineno="402"><highlight class="normal"></highlight></codeline>
<codeline lineno="403"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>icache_config.ver<sp/>=<sp/>build_cfg<sp/>&amp;<sp/>0xff;</highlight></codeline>
<codeline lineno="404"><highlight class="normal"></highlight></codeline>
<codeline lineno="405"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(icache_config.ver<sp/>&gt;=<sp/>0x04)<sp/>{<sp/></highlight><highlight class="comment">/*<sp/>ARCv2<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="406"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>icache_config.assoc<sp/>=<sp/>1<sp/>&lt;&lt;<sp/>((build_cfg<sp/>&gt;&gt;<sp/>8)<sp/>&amp;<sp/>0xf);</highlight></codeline>
<codeline lineno="407"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>icache_config.capacity<sp/>=<sp/>512<sp/>&lt;&lt;<sp/>((build_cfg<sp/>&gt;&gt;<sp/>12)<sp/>&amp;<sp/>0xf);</highlight></codeline>
<codeline lineno="408"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>icache_config.line<sp/>=<sp/>8<sp/>&lt;&lt;<sp/>((build_cfg<sp/>&gt;&gt;<sp/>16)<sp/>&amp;<sp/>0xf);</highlight></codeline>
<codeline lineno="409"><highlight class="normal"></highlight></codeline>
<codeline lineno="410"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="arc__cache_8h_1a2e518fd2161a950ba63bf5344e930fae" kindref="member">icache_enable</ref>(<ref refid="arc__cache_8h_1a89588be391940bb908fac67345fbc64b" kindref="member">IC_CTRL_IC_ENABLE</ref>);</highlight></codeline>
<codeline lineno="411"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="arc__cache_8h_1a74ed3ac7b1755054941c94632ab0d409" kindref="member">icache_invalidate</ref>();</highlight></codeline>
<codeline lineno="412"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="413"><highlight class="normal"></highlight></codeline>
<codeline lineno="414"><highlight class="normal">}</highlight></codeline>
    </programlisting>
    <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/arc/arc_cache.c"/>
  </compounddef>
</doxygen>
