
e
%s %s
410*	simulator2$
Vivado Simulator2default:default2
2014.12default:defaultZ43-3977
h
%s
*	simulator2T
@Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.2default:default
–
Running: %s
333*	simulator2ê
ÕC:/Xilinx/Vivado/2014.1/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot compositor_v1_0_behav --prj c:/users/amanjit/desktop/ece532_git/customip/ip_repo/edit_compositor_v1_0.sim/sim_1/behav/compositor_v1_0.prj xil_defaultlib.compositor_v1_0 xil_defaultlib.glbl 2default:defaultZ43-3449
b
.Multi-threading is on. Using %s slave threads
406*	simulator2
62default:defaultZ43-3954
H
+Determining compilation order of HDL files
286*	simulatorZ43-3402
â
+Analyzing Verilog file "%s" into library %s165*xsimverific2s
_c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/hdl/compositor_v1_0_S_AXI.v2default:default2"
xil_defaultlib2default:defaultZ10-165
\
analyzing module %s311*xsimverific2)
compositor_v1_0_S_AXI2default:defaultZ10-311
â
+Analyzing Verilog file "%s" into library %s165*xsimverific2s
_c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/hdl/compositor_v1_0_M_AXI.v2default:default2"
xil_defaultlib2default:defaultZ10-165
\
analyzing module %s311*xsimverific2)
compositor_v1_0_M_AXI2default:defaultZ10-311
Ü
+Analyzing Verilog file "%s" into library %s165*xsimverific2m
Yc:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/hdl/compositor_v1_0.v2default:default2"
xil_defaultlib2default:defaultZ10-165
V
analyzing module %s311*xsimverific2#
compositor_v1_02default:defaultZ10-311
²
+Analyzing Verilog file "%s" into library %s165*xsimverific2C
/C:/Xilinx/Vivado/2014.1/data/verilog/src/glbl.v2default:default2"
xil_defaultlib2default:defaultZ10-165
K
analyzing module %s311*xsimverific2
glbl2default:defaultZ10-311
9
Starting static elaboration
342*	simulatorZ43-3458
:
Completed static elaboration
280*	simulatorZ43-3396
D
'Starting simulation data flow analysis
341*	simulatorZ43-3457
E
(Completed simulation data flow analysis
279*	simulatorZ43-3395
[
%Time Resolution for simulation is %s
344*	simulator2
1ps2default:defaultZ43-3460
y
Compiling module %s405*	simulator2G
3xil_defaultlib.compositor_v1_0_S_AXI(C_S_AXI_DA...
2default:defaultZ43-3953
y
Compiling module %s405*	simulator2G
3xil_defaultlib.compositor_v1_0_M_AXI(C_M_START_...
2default:defaultZ43-3953
e
Compiling module %s405*	simulator23
xil_defaultlib.compositor_v1_0
2default:defaultZ43-3953
Z
Compiling module %s405*	simulator2(
xil_defaultlib.glbl
2default:defaultZ43-3953
e
Built simulation snapshot %s
278*	simulator2)
compositor_v1_0_behav2default:defaultZ43-3394


End Record