{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1386230400093 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1386230400096 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  5 02:59:59 2013 " "Processing started: Thu Dec  5 02:59:59 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1386230400096 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1386230400096 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off system_top -c system_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off system_top -c system_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1386230400097 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1386230400541 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "joy_controller.sv(198) " "Verilog HDL information at joy_controller.sv(198): always construct contains both blocking and non-blocking assignments" {  } { { "memory/hw_reg_modules/joy_controller.sv" "" { Text "/work/system/memory/hw_reg_modules/joy_controller.sv" 198 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1386230400641 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "joy_controller.sv(253) " "Verilog HDL information at joy_controller.sv(253): always construct contains both blocking and non-blocking assignments" {  } { { "memory/hw_reg_modules/joy_controller.sv" "" { Text "/work/system/memory/hw_reg_modules/joy_controller.sv" 253 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1386230400641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/hw_reg_modules/joy_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory/hw_reg_modules/joy_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 joy_controller " "Found entity 1: joy_controller" {  } { { "memory/hw_reg_modules/joy_controller.sv" "" { Text "/work/system/memory/hw_reg_modules/joy_controller.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386230400645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/SDRAM/submodules/qsys_sdram_a2_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file memory/SDRAM/submodules/qsys_sdram_a2_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_sdram_a2_altpll_0_dffpipe_l2c " "Found entity 1: qsys_sdram_a2_altpll_0_dffpipe_l2c" {  } { { "memory/SDRAM/submodules/qsys_sdram_a2_altpll_0.v" "" { Text "/work/system/memory/SDRAM/submodules/qsys_sdram_a2_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400647 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_sdram_a2_altpll_0_stdsync_sv6 " "Found entity 2: qsys_sdram_a2_altpll_0_stdsync_sv6" {  } { { "memory/SDRAM/submodules/qsys_sdram_a2_altpll_0.v" "" { Text "/work/system/memory/SDRAM/submodules/qsys_sdram_a2_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400647 ""} { "Info" "ISGN_ENTITY_NAME" "3 qsys_sdram_a2_altpll_0_altpll_l942 " "Found entity 3: qsys_sdram_a2_altpll_0_altpll_l942" {  } { { "memory/SDRAM/submodules/qsys_sdram_a2_altpll_0.v" "" { Text "/work/system/memory/SDRAM/submodules/qsys_sdram_a2_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400647 ""} { "Info" "ISGN_ENTITY_NAME" "4 qsys_sdram_a2_altpll_0 " "Found entity 4: qsys_sdram_a2_altpll_0" {  } { { "memory/SDRAM/submodules/qsys_sdram_a2_altpll_0.v" "" { Text "/work/system/memory/SDRAM/submodules/qsys_sdram_a2_altpll_0.v" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386230400647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/mem_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory/mem_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_controller " "Found entity 1: mem_controller" {  } { { "memory/mem_controller.sv" "" { Text "/work/system/memory/mem_controller.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386230400679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gte/lpm_div.v 1 1 " "Found 1 design units, including 1 entities, in source file gte/lpm_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_div " "Found entity 1: lpm_div" {  } { { "gte/lpm_div.v" "" { Text "/work/system/gte/lpm_div.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386230400682 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RGB rgb gte_defines.sv(140) " "Verilog HDL Declaration information at gte_defines.sv(140): object \"RGB\" differs only in case from object \"rgb\" in the same scope" {  } { { "gte/gte_defines.sv" "" { Text "/work/system/gte/gte_defines.sv" 140 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1386230400685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gte/gte_defines.sv 0 0 " "Found 0 design units, including 0 entities, in source file gte/gte_defines.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386230400686 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "gte.sv(410) " "Verilog HDL information at gte.sv(410): always construct contains both blocking and non-blocking assignments" {  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 410 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1386230400693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gte/gte.sv 3 3 " "Found 3 design units, including 3 entities, in source file gte/gte.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gte_fsm " "Found entity 1: gte_fsm" {  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400695 ""} { "Info" "ISGN_ENTITY_NAME" "2 gte " "Found entity 2: gte" {  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400695 ""} { "Info" "ISGN_ENTITY_NAME" "3 gte_decode " "Found entity 3: gte_decode" {  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 1972 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386230400695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu_test/vram_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file gpu_test/vram_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vram_control " "Found entity 1: vram_control" {  } { { "gpu_test/vram_control.sv" "" { Text "/work/system/gpu_test/vram_control.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386230400697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu_test/vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file gpu_test/vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "gpu_test/vga.sv" "" { Text "/work/system/gpu_test/vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386230400699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu_test/triangle.sv 1 1 " "Found 1 design units, including 1 entities, in source file gpu_test/triangle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangle_fill " "Found entity 1: triangle_fill" {  } { { "gpu_test/triangle.sv" "" { Text "/work/system/gpu_test/triangle.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386230400701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu_test/row_hold.v 1 1 " "Found 1 design units, including 1 entities, in source file gpu_test/row_hold.v" { { "Info" "ISGN_ENTITY_NAME" "1 row_hold " "Found entity 1: row_hold" {  } { { "gpu_test/row_hold.v" "" { Text "/work/system/gpu_test/row_hold.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386230400703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu_test/pll_psx.v 1 1 " "Found 1 design units, including 1 entities, in source file gpu_test/pll_psx.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_psx " "Found entity 1: pll_psx" {  } { { "gpu_test/pll_psx.v" "" { Text "/work/system/gpu_test/pll_psx.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386230400705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu_test/line.sv 1 1 " "Found 1 design units, including 1 entities, in source file gpu_test/line.sv" { { "Info" "ISGN_ENTITY_NAME" "1 line_finder " "Found entity 1: line_finder" {  } { { "gpu_test/line.sv" "" { Text "/work/system/gpu_test/line.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386230400714 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux gpu_test/Library.sv " "Entity \"mux\" obtained from \"gpu_test/Library.sv\" instead of from Quartus II megafunction library" {  } { { "gpu_test/Library.sv" "" { Text "/work/system/gpu_test/Library.sv" 23 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1 1386230400718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu_test/Library.sv 15 15 " "Found 15 design units, including 15 entities, in source file gpu_test/Library.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "gpu_test/Library.sv" "" { Text "/work/system/gpu_test/Library.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400719 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder " "Found entity 2: adder" {  } { { "gpu_test/Library.sv" "" { Text "/work/system/gpu_test/Library.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400719 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux " "Found entity 3: mux" {  } { { "gpu_test/Library.sv" "" { Text "/work/system/gpu_test/Library.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400719 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux2to1 " "Found entity 4: mux2to1" {  } { { "gpu_test/Library.sv" "" { Text "/work/system/gpu_test/Library.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400719 ""} { "Info" "ISGN_ENTITY_NAME" "5 decoder " "Found entity 5: decoder" {  } { { "gpu_test/Library.sv" "" { Text "/work/system/gpu_test/Library.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400719 ""} { "Info" "ISGN_ENTITY_NAME" "6 priority_encoder " "Found entity 6: priority_encoder" {  } { { "gpu_test/Library.sv" "" { Text "/work/system/gpu_test/Library.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400719 ""} { "Info" "ISGN_ENTITY_NAME" "7 register " "Found entity 7: register" {  } { { "gpu_test/Library.sv" "" { Text "/work/system/gpu_test/Library.sv" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400719 ""} { "Info" "ISGN_ENTITY_NAME" "8 counter " "Found entity 8: counter" {  } { { "gpu_test/Library.sv" "" { Text "/work/system/gpu_test/Library.sv" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400719 ""} { "Info" "ISGN_ENTITY_NAME" "9 count_by_2 " "Found entity 9: count_by_2" {  } { { "gpu_test/Library.sv" "" { Text "/work/system/gpu_test/Library.sv" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400719 ""} { "Info" "ISGN_ENTITY_NAME" "10 up_counter " "Found entity 10: up_counter" {  } { { "gpu_test/Library.sv" "" { Text "/work/system/gpu_test/Library.sv" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400719 ""} { "Info" "ISGN_ENTITY_NAME" "11 simple_counter " "Found entity 11: simple_counter" {  } { { "gpu_test/Library.sv" "" { Text "/work/system/gpu_test/Library.sv" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400719 ""} { "Info" "ISGN_ENTITY_NAME" "12 shift_register " "Found entity 12: shift_register" {  } { { "gpu_test/Library.sv" "" { Text "/work/system/gpu_test/Library.sv" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400719 ""} { "Info" "ISGN_ENTITY_NAME" "13 range_check " "Found entity 13: range_check" {  } { { "gpu_test/Library.sv" "" { Text "/work/system/gpu_test/Library.sv" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400719 ""} { "Info" "ISGN_ENTITY_NAME" "14 offset_check " "Found entity 14: offset_check" {  } { { "gpu_test/Library.sv" "" { Text "/work/system/gpu_test/Library.sv" 182 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400719 ""} { "Info" "ISGN_ENTITY_NAME" "15 game_clock_generator " "Found entity 15: game_clock_generator" {  } { { "gpu_test/Library.sv" "" { Text "/work/system/gpu_test/Library.sv" 191 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386230400719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu_test/interp.sv 1 1 " "Found 1 design units, including 1 entities, in source file gpu_test/interp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interp " "Found entity 1: interp" {  } { { "gpu_test/interp.sv" "" { Text "/work/system/gpu_test/interp.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386230400721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu_test/inst_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file gpu_test/inst_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_rom " "Found entity 1: inst_rom" {  } { { "gpu_test/inst_rom.v" "" { Text "/work/system/gpu_test/inst_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386230400723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu_test/gpu_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file gpu_test/gpu_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gpu " "Found entity 1: gpu" {  } { { "gpu_test/gpu_tx.sv" "" { Text "/work/system/gpu_test/gpu_tx.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386230400731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu_test/fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file gpu_test/fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_16x32 " "Found entity 1: fifo_16x32" {  } { { "gpu_test/fifo.sv" "" { Text "/work/system/gpu_test/fifo.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386230400732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu_test/display_out.sv 1 1 " "Found 1 design units, including 1 entities, in source file gpu_test/display_out.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display_out " "Found entity 1: display_out" {  } { { "gpu_test/display_out.sv" "" { Text "/work/system/gpu_test/display_out.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386230400734 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "system_top.sv(77) " "Verilog HDL warning at system_top.sv(77): extended using \"x\" or \"z\"" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 77 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1386230400735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_top " "Found entity 1: system_top" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386230400736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/SDRAM/submodules/qsys_sdram_a2_sdram_0.v 2 2 " "Found 2 design units, including 2 entities, in source file memory/SDRAM/submodules/qsys_sdram_a2_sdram_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_sdram_a2_sdram_0_input_efifo_module " "Found entity 1: qsys_sdram_a2_sdram_0_input_efifo_module" {  } { { "memory/SDRAM/submodules/qsys_sdram_a2_sdram_0.v" "" { Text "/work/system/memory/SDRAM/submodules/qsys_sdram_a2_sdram_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400739 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_sdram_a2_sdram_0 " "Found entity 2: qsys_sdram_a2_sdram_0" {  } { { "memory/SDRAM/submodules/qsys_sdram_a2_sdram_0.v" "" { Text "/work/system/memory/SDRAM/submodules/qsys_sdram_a2_sdram_0.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386230400739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/SDRAM/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/SDRAM/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "memory/SDRAM/submodules/altera_reset_synchronizer.v" "" { Text "/work/system/memory/SDRAM/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386230400740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/SDRAM/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/SDRAM/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "memory/SDRAM/submodules/altera_reset_controller.v" "" { Text "/work/system/memory/SDRAM/submodules/altera_reset_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386230400741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/blockram/blockram_1k/blockram_1k.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/blockram/blockram_1k/blockram_1k.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_1k " "Found entity 1: blockram_1k" {  } { { "memory/blockram/blockram_1k/blockram_1k.v" "" { Text "/work/system/memory/blockram/blockram_1k/blockram_1k.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386230400743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/blockram/blockram.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory/blockram/blockram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blockram " "Found entity 1: blockram" {  } { { "memory/blockram/blockram.sv" "" { Text "/work/system/memory/blockram/blockram.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386230400744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/blockram/pll/pll_50_100_133.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/blockram/pll/pll_50_100_133.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_50_100_133 " "Found entity 1: pll_50_100_133" {  } { { "memory/blockram/pll/pll_50_100_133.v" "" { Text "/work/system/memory/blockram/pll/pll_50_100_133.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386230400747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/blockram/blockram_16k/blockram_16k_9.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/blockram/blockram_16k/blockram_16k_9.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_16k_9 " "Found entity 1: blockram_16k_9" {  } { { "memory/blockram/blockram_16k/blockram_16k_9.v" "" { Text "/work/system/memory/blockram/blockram_16k/blockram_16k_9.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386230400748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/blockram/blockram_16k/blockram_16k_8.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/blockram/blockram_16k/blockram_16k_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_16k_8 " "Found entity 1: blockram_16k_8" {  } { { "memory/blockram/blockram_16k/blockram_16k_8.v" "" { Text "/work/system/memory/blockram/blockram_16k/blockram_16k_8.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386230400750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/blockram/blockram_16k/blockram_16k_7.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/blockram/blockram_16k/blockram_16k_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_16k_7 " "Found entity 1: blockram_16k_7" {  } { { "memory/blockram/blockram_16k/blockram_16k_7.v" "" { Text "/work/system/memory/blockram/blockram_16k/blockram_16k_7.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386230400751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/blockram/blockram_16k/blockram_16k_6.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/blockram/blockram_16k/blockram_16k_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_16k_6 " "Found entity 1: blockram_16k_6" {  } { { "memory/blockram/blockram_16k/blockram_16k_6.v" "" { Text "/work/system/memory/blockram/blockram_16k/blockram_16k_6.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386230400753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/blockram/blockram_16k/blockram_16k_5.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/blockram/blockram_16k/blockram_16k_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_16k_5 " "Found entity 1: blockram_16k_5" {  } { { "memory/blockram/blockram_16k/blockram_16k_5.v" "" { Text "/work/system/memory/blockram/blockram_16k/blockram_16k_5.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386230400755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/blockram/blockram_16k/blockram_16k_4.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/blockram/blockram_16k/blockram_16k_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_16k_4 " "Found entity 1: blockram_16k_4" {  } { { "memory/blockram/blockram_16k/blockram_16k_4.v" "" { Text "/work/system/memory/blockram/blockram_16k/blockram_16k_4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386230400756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/blockram/blockram_16k/blockram_16k_3.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/blockram/blockram_16k/blockram_16k_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_16k_3 " "Found entity 1: blockram_16k_3" {  } { { "memory/blockram/blockram_16k/blockram_16k_3.v" "" { Text "/work/system/memory/blockram/blockram_16k/blockram_16k_3.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386230400758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/blockram/blockram_16k/blockram_16k_2.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/blockram/blockram_16k/blockram_16k_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_16k_2 " "Found entity 1: blockram_16k_2" {  } { { "memory/blockram/blockram_16k/blockram_16k_2.v" "" { Text "/work/system/memory/blockram/blockram_16k/blockram_16k_2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386230400759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/blockram/blockram_16k/blockram_16k_1.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/blockram/blockram_16k/blockram_16k_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_16k_1 " "Found entity 1: blockram_16k_1" {  } { { "memory/blockram/blockram_16k/blockram_16k_1.v" "" { Text "/work/system/memory/blockram/blockram_16k/blockram_16k_1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386230400761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/blockram/blockram_16k/blockram_16k_0.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/blockram/blockram_16k/blockram_16k_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_16k_0 " "Found entity 1: blockram_16k_0" {  } { { "memory/blockram/blockram_16k/blockram_16k_0.v" "" { Text "/work/system/memory/blockram/blockram_16k/blockram_16k_0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386230400762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/blockram/blockram_256k/blockram_256k.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/blockram/blockram_256k/blockram_256k.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_256k " "Found entity 1: blockram_256k" {  } { { "memory/blockram/blockram_256k/blockram_256k.v" "" { Text "/work/system/memory/blockram/blockram_256k/blockram_256k.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386230400764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/hw_reg_modules/timers.sv 3 3 " "Found 3 design units, including 3 entities, in source file memory/hw_reg_modules/timers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 timer0 " "Found entity 1: timer0" {  } { { "memory/hw_reg_modules/timers.sv" "" { Text "/work/system/memory/hw_reg_modules/timers.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400767 ""} { "Info" "ISGN_ENTITY_NAME" "2 timer2 " "Found entity 2: timer2" {  } { { "memory/hw_reg_modules/timers.sv" "" { Text "/work/system/memory/hw_reg_modules/timers.sv" 442 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400767 ""} { "Info" "ISGN_ENTITY_NAME" "3 psx_timers " "Found entity 3: psx_timers" {  } { { "memory/hw_reg_modules/timers.sv" "" { Text "/work/system/memory/hw_reg_modules/timers.sv" 839 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386230400767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/hw_reg_modules/interrupts.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory/hw_reg_modules/interrupts.sv" { { "Info" "ISGN_ENTITY_NAME" "1 psx_interrupts " "Found entity 1: psx_interrupts" {  } { { "memory/hw_reg_modules/interrupts.sv" "" { Text "/work/system/memory/hw_reg_modules/interrupts.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386230400769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/hw_reg_modules/dma.sv 3 3 " "Found 3 design units, including 3 entities, in source file memory/hw_reg_modules/dma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_channel " "Found entity 1: dma_channel" {  } { { "memory/hw_reg_modules/dma.sv" "" { Text "/work/system/memory/hw_reg_modules/dma.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400773 ""} { "Info" "ISGN_ENTITY_NAME" "2 dma_controller " "Found entity 2: dma_controller" {  } { { "memory/hw_reg_modules/dma.sv" "" { Text "/work/system/memory/hw_reg_modules/dma.sv" 529 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400773 ""} { "Info" "ISGN_ENTITY_NAME" "3 dma_interrupts " "Found entity 3: dma_interrupts" {  } { { "memory/hw_reg_modules/dma.sv" "" { Text "/work/system/memory/hw_reg_modules/dma.sv" 996 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386230400773 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "io_controller.sv(745) " "Verilog HDL information at io_controller.sv(745): always construct contains both blocking and non-blocking assignments" {  } { { "memory/io_controller.sv" "" { Text "/work/system/memory/io_controller.sv" 745 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1386230400776 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "joy_data JOY_DATA io_controller.sv(27) " "Verilog HDL Declaration information at io_controller.sv(27): object \"joy_data\" differs only in case from object \"JOY_DATA\" in the same scope" {  } { { "memory/io_controller.sv" "" { Text "/work/system/memory/io_controller.sv" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1386230400777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/io_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory/io_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 io_controller " "Found entity 1: io_controller" {  } { { "memory/io_controller.sv" "" { Text "/work/system/memory/io_controller.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386230400777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/addr_interp.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory/addr_interp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addr_interpreter " "Found entity 1: addr_interpreter" {  } { { "memory/addr_interp.sv" "" { Text "/work/system/memory/addr_interp.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386230400779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/TrapDetect.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/TrapDetect.v" { { "Info" "ISGN_ENTITY_NAME" "1 TrapDetect " "Found entity 1: TrapDetect" {  } { { "cpu/TrapDetect.v" "" { Text "/work/system/cpu/TrapDetect.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386230400780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/RegisterFile.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/RegisterFile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "cpu/RegisterFile.v" "" { Text "/work/system/cpu/RegisterFile.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386230400781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/Register.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/Register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "cpu/Register.v" "" { Text "/work/system/cpu/Register.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386230400783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/Processor.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/Processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "cpu/Processor.v" "" { Text "/work/system/cpu/Processor.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386230400789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/Mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/Mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4 " "Found entity 1: Mux4" {  } { { "cpu/Mux4.v" "" { Text "/work/system/cpu/Mux4.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386230400790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/Mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/Mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2 " "Found entity 1: Mux2" {  } { { "cpu/Mux2.v" "" { Text "/work/system/cpu/Mux2.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386230400792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/MEMWB_Stage.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/MEMWB_Stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEMWB_Stage " "Found entity 1: MEMWB_Stage" {  } { { "cpu/MEMWB_Stage.v" "" { Text "/work/system/cpu/MEMWB_Stage.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386230400793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/MemControl.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/MemControl.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemControl " "Found entity 1: MemControl" {  } { { "cpu/MemControl.v" "" { Text "/work/system/cpu/MemControl.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386230400799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/IFID_Stage.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/IFID_Stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 IFID_Stage " "Found entity 1: IFID_Stage" {  } { { "cpu/IFID_Stage.v" "" { Text "/work/system/cpu/IFID_Stage.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386230400800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/IDEX_Stage.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/IDEX_Stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 IDEX_Stage " "Found entity 1: IDEX_Stage" {  } { { "cpu/IDEX_Stage.v" "" { Text "/work/system/cpu/IDEX_Stage.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386230400802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/Hazard_Detection.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/Hazard_Detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hazard_Detection " "Found entity 1: Hazard_Detection" {  } { { "cpu/Hazard_Detection.v" "" { Text "/work/system/cpu/Hazard_Detection.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386230400803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/EXMEM_Stage.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/EXMEM_Stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXMEM_Stage " "Found entity 1: EXMEM_Stage" {  } { { "cpu/EXMEM_Stage.v" "" { Text "/work/system/cpu/EXMEM_Stage.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386230400805 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Divide cpu/Divide.v " "Entity \"Divide\" obtained from \"cpu/Divide.v\" instead of from Quartus II megafunction library" {  } { { "cpu/Divide.v" "" { Text "/work/system/cpu/Divide.v" 21 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1 1386230400806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/Divide.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/Divide.v" { { "Info" "ISGN_ENTITY_NAME" "1 Divide " "Found entity 1: Divide" {  } { { "cpu/Divide.v" "" { Text "/work/system/cpu/Divide.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386230400807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/CPZero.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/CPZero.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPZero " "Found entity 1: CPZero" {  } { { "cpu/CPZero.v" "" { Text "/work/system/cpu/CPZero.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386230400813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/Control.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/Control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "cpu/Control.v" "" { Text "/work/system/cpu/Control.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386230400819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/Compare.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/Compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 Compare " "Found entity 1: Compare" {  } { { "cpu/Compare.v" "" { Text "/work/system/cpu/Compare.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386230400821 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(120) " "Verilog HDL warning at ALU.v(120): extended using \"x\" or \"z\"" {  } { { "cpu/ALU.v" "" { Text "/work/system/cpu/ALU.v" 120 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1386230400826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "cpu/ALU.v" "" { Text "/work/system/cpu/ALU.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386230400827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/Add.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/Add.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add " "Found entity 1: Add" {  } { { "cpu/Add.v" "" { Text "/work/system/cpu/Add.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386230400828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386230400828 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_sdram_a2_sdram_0.v(300) " "Verilog HDL or VHDL warning at qsys_sdram_a2_sdram_0.v(300): conditional expression evaluates to a constant" {  } { { "memory/SDRAM/submodules/qsys_sdram_a2_sdram_0.v" "" { Text "/work/system/memory/SDRAM/submodules/qsys_sdram_a2_sdram_0.v" 300 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1386230400866 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_sdram_a2_sdram_0.v(310) " "Verilog HDL or VHDL warning at qsys_sdram_a2_sdram_0.v(310): conditional expression evaluates to a constant" {  } { { "memory/SDRAM/submodules/qsys_sdram_a2_sdram_0.v" "" { Text "/work/system/memory/SDRAM/submodules/qsys_sdram_a2_sdram_0.v" 310 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1386230400866 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_sdram_a2_sdram_0.v(320) " "Verilog HDL or VHDL warning at qsys_sdram_a2_sdram_0.v(320): conditional expression evaluates to a constant" {  } { { "memory/SDRAM/submodules/qsys_sdram_a2_sdram_0.v" "" { Text "/work/system/memory/SDRAM/submodules/qsys_sdram_a2_sdram_0.v" 320 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1386230400867 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_sdram_a2_sdram_0.v(664) " "Verilog HDL or VHDL warning at qsys_sdram_a2_sdram_0.v(664): conditional expression evaluates to a constant" {  } { { "memory/SDRAM/submodules/qsys_sdram_a2_sdram_0.v" "" { Text "/work/system/memory/SDRAM/submodules/qsys_sdram_a2_sdram_0.v" 664 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1386230400869 ""}
{ "Error" "EVRFX_SV_ILLEGAL_IMPLICIT_PORT_CONNECT" "x_tl dc display_out no such object is visible in the present scope system_top.sv(196) " "SystemVerilog error at system_top.sv(196): can't implicitly connect port \"x_tl\" on instance \"dc\" of module \"display_out\" - no such object is visible in the present scope" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 196 0 0 } }  } 0 10897 "SystemVerilog error at %5!s!: can't implicitly connect port \"%1!s!\" on instance \"%2!s!\" of module \"%3!s!\" - %4!s!" 0 0 "" 0 -1 1386230401106 ""}
{ "Error" "EVRFX_SV_ILLEGAL_IMPLICIT_PORT_CONNECT" "vram_xy dc display_out no such object is visible in the present scope system_top.sv(196) " "SystemVerilog error at system_top.sv(196): can't implicitly connect port \"vram_xy\" on instance \"dc\" of module \"display_out\" - no such object is visible in the present scope" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 196 0 0 } }  } 0 10897 "SystemVerilog error at %5!s!: can't implicitly connect port \"%1!s!\" on instance \"%2!s!\" of module \"%3!s!\" - %4!s!" 0 0 "" 0 -1 1386230401106 ""}
{ "Error" "EVRFX_SV_ILLEGAL_IMPLICIT_PORT_CONNECT" "vram_ctrl dc display_out no such object is visible in the present scope system_top.sv(196) " "SystemVerilog error at system_top.sv(196): can't implicitly connect port \"vram_ctrl\" on instance \"dc\" of module \"display_out\" - no such object is visible in the present scope" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 196 0 0 } }  } 0 10897 "SystemVerilog error at %5!s!: can't implicitly connect port \"%1!s!\" on instance \"%2!s!\" of module \"%3!s!\" - %4!s!" 0 0 "" 0 -1 1386230401106 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/work/system/output_files/system_top.map.smsg " "Generated suppressed messages file /work/system/output_files/system_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1386230401191 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 6 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 3 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "330 " "Peak virtual memory: 330 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1386230401352 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec  5 03:00:01 2013 " "Processing ended: Thu Dec  5 03:00:01 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1386230401352 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1386230401352 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1386230401352 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1386230401352 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Flow 5 s 6 s " "Quartus II Flow was unsuccessful. 5 errors, 6 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1386230401470 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/work/system/gpu_test/row_hold.v " "Source file: /work/system/gpu_test/row_hold.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "" 0 -1 1386230498731 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/work/system/gpu_test/display_out.sv " "Source file: /work/system/gpu_test/display_out.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "" 0 -1 1386230498731 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "" 0 -1 1386230498731 ""}
