// Seed: 3979617451
module module_0 (
    input supply1 id_0,
    output uwire id_1,
    input supply1 id_2,
    input tri0 id_3
    , id_8,
    input tri0 id_4,
    output supply1 id_5,
    output supply0 id_6
);
  wire id_9;
endmodule
module module_1 (
    input wand id_0,
    input wire id_1,
    input tri id_2,
    input uwire id_3,
    input uwire id_4,
    input wor id_5,
    input wor id_6,
    output uwire id_7,
    output wor id_8,
    input supply0 id_9,
    input supply1 id_10,
    input wand id_11,
    input supply1 id_12
);
  supply0 id_14;
  assign id_8 = 1;
  supply1 id_15 = id_14;
  wire id_16;
  assign id_15 = 1;
  module_0(
      id_6, id_8, id_2, id_5, id_1, id_7, id_8
  );
  wire id_17;
endmodule
