INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 06:28:37 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.062ns  (required time - arrival time)
  Source:                 buffer43/fifo/Memory_reg[7][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.520ns period=7.040ns})
  Destination:            buffer28/outs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.520ns period=7.040ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.040ns  (clk rise@7.040ns - clk rise@0.000ns)
  Data Path Delay:        6.898ns  (logic 1.313ns (19.035%)  route 5.585ns (80.965%))
  Logic Levels:           19  (CARRY4=3 LUT2=1 LUT3=1 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.523 - 7.040 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2895, unset)         0.508     0.508    buffer43/fifo/clk
    SLICE_X69Y69         FDRE                                         r  buffer43/fifo/Memory_reg[7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y69         FDRE (Prop_fdre_C_Q)         0.216     0.724 f  buffer43/fifo/Memory_reg[7][0]/Q
                         net (fo=2, routed)           0.522     1.246    buffer43/fifo/Memory_reg[7]_7
    SLICE_X71Y68         LUT6 (Prop_lut6_I1_O)        0.043     1.289 f  buffer43/fifo/i__i_53/O
                         net (fo=1, routed)           0.292     1.581    buffer43/fifo/i__i_53_n_0
    SLICE_X69Y68         LUT6 (Prop_lut6_I0_O)        0.043     1.624 f  buffer43/fifo/i__i_35/O
                         net (fo=4, routed)           0.353     1.977    buffer43/fifo/fifo_out
    SLICE_X65Y70         LUT3 (Prop_lut3_I2_O)        0.043     2.020 f  buffer43/fifo/transmitValue_i_12/O
                         net (fo=7, routed)           0.292     2.312    buffer30/control/buffer43_outs
    SLICE_X63Y71         LUT6 (Prop_lut6_I4_O)        0.043     2.355 r  buffer30/control/transmitValue_i_3__1/O
                         net (fo=19, routed)          0.574     2.928    fork2/control/generateBlocks[0].regblock/p_2_in_19
    SLICE_X62Y68         LUT6 (Prop_lut6_I1_O)        0.043     2.971 r  fork2/control/generateBlocks[0].regblock/i__i_70/O
                         net (fo=2, routed)           0.304     3.275    cmpi3/i__i_40_4
    SLICE_X62Y69         LUT2 (Prop_lut2_I0_O)        0.043     3.318 r  cmpi3/i__i_63/O
                         net (fo=1, routed)           0.000     3.318    cmpi3/i__i_63_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     3.491 r  cmpi3/i__i_40/CO[3]
                         net (fo=1, routed)           0.000     3.491    cmpi3/i__i_40_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.541 r  cmpi3/i__i_29/CO[3]
                         net (fo=1, routed)           0.000     3.541    cmpi3/i__i_29_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     3.648 r  cmpi3/i__i_14/CO[2]
                         net (fo=7, routed)           0.182     3.830    buffer68/fifo/result[0]
    SLICE_X65Y71         LUT5 (Prop_lut5_I0_O)        0.122     3.952 r  buffer68/fifo/i__i_11/O
                         net (fo=4, routed)           0.359     4.311    buffer68/fifo/Empty_reg_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I1_O)        0.043     4.354 f  buffer68/fifo/i__i_3/O
                         net (fo=1, routed)           0.317     4.671    buffer68/fifo/i__i_3_n_0
    SLICE_X63Y71         LUT6 (Prop_lut6_I2_O)        0.043     4.714 f  buffer68/fifo/join_inputs//i_/O
                         net (fo=1, routed)           0.162     4.876    buffer94/fifo/extsi28_outs_ready
    SLICE_X63Y72         LUT5 (Prop_lut5_I4_O)        0.043     4.919 r  buffer94/fifo/transmitValue_i_14/O
                         net (fo=1, routed)           0.163     5.083    buffer43/fifo/transmitValue_i_2__19
    SLICE_X65Y72         LUT5 (Prop_lut5_I2_O)        0.043     5.126 r  buffer43/fifo/transmitValue_i_4__20/O
                         net (fo=1, routed)           0.514     5.640    fork45/control/generateBlocks[8].regblock/transmitValue_reg_5
    SLICE_X58Y71         LUT6 (Prop_lut6_I0_O)        0.043     5.683 r  fork45/control/generateBlocks[8].regblock/transmitValue_i_2__19/O
                         net (fo=15, routed)          0.349     6.031    buffer30/control/anyBlockStop
    SLICE_X64Y73         LUT5 (Prop_lut5_I2_O)        0.043     6.074 f  buffer30/control/transmitValue_i_10__0/O
                         net (fo=1, routed)           0.325     6.399    fork36/control/generateBlocks[1].regblock/transmitValue_i_3__33_1
    SLICE_X64Y72         LUT6 (Prop_lut6_I4_O)        0.043     6.442 r  fork36/control/generateBlocks[1].regblock/transmitValue_i_6__0/O
                         net (fo=1, routed)           0.342     6.784    fork36/control/generateBlocks[3].regblock/blockStopArray[0]
    SLICE_X67Y69         LUT6 (Prop_lut6_I3_O)        0.043     6.827 r  fork36/control/generateBlocks[3].regblock/transmitValue_i_3__33/O
                         net (fo=19, routed)          0.284     7.111    buffer20/control/outs_reg[0]
    SLICE_X65Y70         LUT6 (Prop_lut6_I4_O)        0.043     7.154 r  buffer20/control/outs[0]_i_1__4/O
                         net (fo=1, routed)           0.252     7.406    buffer28/outs_reg[0]_2
    SLICE_X65Y72         FDRE                                         r  buffer28/outs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.040     7.040 r  
                                                      0.000     7.040 r  clk (IN)
                         net (fo=2895, unset)         0.483     7.523    buffer28/clk
    SLICE_X65Y72         FDRE                                         r  buffer28/outs_reg[0]/C
                         clock pessimism              0.000     7.523    
                         clock uncertainty           -0.035     7.487    
    SLICE_X65Y72         FDRE (Setup_fdre_C_D)       -0.019     7.468    buffer28/outs_reg[0]
  -------------------------------------------------------------------
                         required time                          7.468    
                         arrival time                          -7.406    
  -------------------------------------------------------------------
                         slack                                  0.062    




