<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4710" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4710{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4710{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4710{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4710{left:81px;bottom:998px;letter-spacing:-0.17px;}
#t5_4710{left:142px;bottom:998px;letter-spacing:-0.17px;}
#t6_4710{left:189px;bottom:998px;letter-spacing:-0.14px;}
#t7_4710{left:432px;bottom:998px;letter-spacing:-0.13px;}
#t8_4710{left:525px;bottom:998px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t9_4710{left:81px;bottom:973px;letter-spacing:-0.16px;}
#ta_4710{left:142px;bottom:973px;letter-spacing:-0.17px;}
#tb_4710{left:189px;bottom:973px;letter-spacing:-0.14px;}
#tc_4710{left:432px;bottom:973px;letter-spacing:-0.12px;}
#td_4710{left:525px;bottom:973px;letter-spacing:-0.13px;word-spacing:0.04px;}
#te_4710{left:81px;bottom:949px;letter-spacing:-0.16px;}
#tf_4710{left:142px;bottom:949px;letter-spacing:-0.17px;}
#tg_4710{left:189px;bottom:949px;letter-spacing:-0.14px;}
#th_4710{left:432px;bottom:949px;letter-spacing:-0.12px;}
#ti_4710{left:525px;bottom:949px;letter-spacing:-0.13px;word-spacing:0.04px;}
#tj_4710{left:81px;bottom:924px;letter-spacing:-0.18px;}
#tk_4710{left:142px;bottom:924px;letter-spacing:-0.15px;}
#tl_4710{left:189px;bottom:924px;letter-spacing:-0.15px;}
#tm_4710{left:432px;bottom:924px;letter-spacing:-0.13px;}
#tn_4710{left:525px;bottom:924px;letter-spacing:-0.12px;word-spacing:0.03px;}
#to_4710{left:81px;bottom:900px;letter-spacing:-0.16px;}
#tp_4710{left:142px;bottom:900px;letter-spacing:-0.17px;}
#tq_4710{left:189px;bottom:900px;letter-spacing:-0.14px;}
#tr_4710{left:432px;bottom:900px;letter-spacing:-0.13px;}
#ts_4710{left:525px;bottom:900px;letter-spacing:-0.12px;word-spacing:0.04px;}
#tt_4710{left:81px;bottom:875px;letter-spacing:-0.16px;}
#tu_4710{left:142px;bottom:875px;letter-spacing:-0.17px;}
#tv_4710{left:189px;bottom:875px;letter-spacing:-0.14px;}
#tw_4710{left:432px;bottom:875px;letter-spacing:-0.13px;}
#tx_4710{left:525px;bottom:875px;letter-spacing:-0.12px;word-spacing:0.04px;}
#ty_4710{left:81px;bottom:851px;letter-spacing:-0.16px;}
#tz_4710{left:142px;bottom:851px;letter-spacing:-0.17px;}
#t10_4710{left:189px;bottom:851px;letter-spacing:-0.14px;}
#t11_4710{left:432px;bottom:851px;letter-spacing:-0.13px;}
#t12_4710{left:525px;bottom:851px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t13_4710{left:81px;bottom:826px;letter-spacing:-0.16px;}
#t14_4710{left:142px;bottom:826px;letter-spacing:-0.17px;}
#t15_4710{left:189px;bottom:826px;letter-spacing:-0.14px;}
#t16_4710{left:432px;bottom:826px;letter-spacing:-0.13px;}
#t17_4710{left:525px;bottom:826px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t18_4710{left:81px;bottom:802px;letter-spacing:-0.16px;}
#t19_4710{left:142px;bottom:802px;letter-spacing:-0.17px;}
#t1a_4710{left:189px;bottom:802px;letter-spacing:-0.14px;}
#t1b_4710{left:432px;bottom:802px;letter-spacing:-0.14px;}
#t1c_4710{left:525px;bottom:802px;letter-spacing:-0.12px;}
#t1d_4710{left:82px;bottom:778px;letter-spacing:-0.16px;}
#t1e_4710{left:142px;bottom:778px;letter-spacing:-0.17px;}
#t1f_4710{left:189px;bottom:778px;letter-spacing:-0.14px;}
#t1g_4710{left:432px;bottom:778px;letter-spacing:-0.13px;}
#t1h_4710{left:525px;bottom:778px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1i_4710{left:525px;bottom:756px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1j_4710{left:81px;bottom:710px;letter-spacing:-0.16px;}
#t1k_4710{left:142px;bottom:710px;letter-spacing:-0.17px;}
#t1l_4710{left:189px;bottom:710px;letter-spacing:-0.13px;}
#t1m_4710{left:432px;bottom:710px;letter-spacing:-0.14px;}
#t1n_4710{left:525px;bottom:710px;letter-spacing:-0.12px;}
#t1o_4710{left:525px;bottom:689px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1p_4710{left:81px;bottom:664px;letter-spacing:-0.16px;}
#t1q_4710{left:142px;bottom:664px;letter-spacing:-0.17px;}
#t1r_4710{left:189px;bottom:664px;letter-spacing:-0.13px;}
#t1s_4710{left:432px;bottom:664px;letter-spacing:-0.14px;}
#t1t_4710{left:525px;bottom:664px;letter-spacing:-0.12px;}
#t1u_4710{left:525px;bottom:643px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1v_4710{left:81px;bottom:619px;letter-spacing:-0.15px;}
#t1w_4710{left:142px;bottom:619px;letter-spacing:-0.17px;}
#t1x_4710{left:189px;bottom:619px;letter-spacing:-0.14px;}
#t1y_4710{left:432px;bottom:619px;letter-spacing:-0.13px;}
#t1z_4710{left:525px;bottom:619px;letter-spacing:-0.12px;}
#t20_4710{left:525px;bottom:597px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t21_4710{left:81px;bottom:573px;letter-spacing:-0.17px;}
#t22_4710{left:142px;bottom:573px;letter-spacing:-0.15px;}
#t23_4710{left:189px;bottom:573px;letter-spacing:-0.14px;}
#t24_4710{left:432px;bottom:573px;letter-spacing:-0.13px;}
#t25_4710{left:525px;bottom:573px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t26_4710{left:525px;bottom:556px;letter-spacing:-0.12px;}
#t27_4710{left:189px;bottom:532px;letter-spacing:-0.11px;}
#t28_4710{left:525px;bottom:532px;letter-spacing:-0.13px;}
#t29_4710{left:525px;bottom:510px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2a_4710{left:189px;bottom:486px;}
#t2b_4710{left:525px;bottom:486px;letter-spacing:-0.11px;}
#t2c_4710{left:189px;bottom:461px;}
#t2d_4710{left:525px;bottom:461px;letter-spacing:-0.14px;}
#t2e_4710{left:525px;bottom:440px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2f_4710{left:189px;bottom:415px;letter-spacing:-0.13px;}
#t2g_4710{left:525px;bottom:415px;letter-spacing:-0.15px;}
#t2h_4710{left:525px;bottom:394px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2i_4710{left:189px;bottom:370px;letter-spacing:-0.12px;}
#t2j_4710{left:525px;bottom:370px;letter-spacing:-0.15px;}
#t2k_4710{left:525px;bottom:348px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2l_4710{left:189px;bottom:324px;letter-spacing:-0.14px;}
#t2m_4710{left:525px;bottom:324px;letter-spacing:-0.12px;}
#t2n_4710{left:81px;bottom:299px;letter-spacing:-0.18px;}
#t2o_4710{left:142px;bottom:299px;letter-spacing:-0.17px;}
#t2p_4710{left:189px;bottom:299px;letter-spacing:-0.14px;}
#t2q_4710{left:432px;bottom:299px;letter-spacing:-0.13px;}
#t2r_4710{left:525px;bottom:299px;letter-spacing:-0.11px;}
#t2s_4710{left:525px;bottom:278px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2t_4710{left:81px;bottom:254px;letter-spacing:-0.15px;}
#t2u_4710{left:142px;bottom:254px;letter-spacing:-0.17px;}
#t2v_4710{left:189px;bottom:254px;letter-spacing:-0.15px;}
#t2w_4710{left:525px;bottom:254px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2x_4710{left:525px;bottom:237px;letter-spacing:-0.1px;}
#t2y_4710{left:189px;bottom:212px;}
#t2z_4710{left:432px;bottom:212px;letter-spacing:-0.14px;}
#t30_4710{left:525px;bottom:212px;letter-spacing:-0.13px;}
#t31_4710{left:189px;bottom:188px;}
#t32_4710{left:432px;bottom:188px;letter-spacing:-0.14px;}
#t33_4710{left:525px;bottom:188px;letter-spacing:-0.13px;}
#t34_4710{left:189px;bottom:163px;}
#t35_4710{left:432px;bottom:163px;letter-spacing:-0.14px;}
#t36_4710{left:525px;bottom:163px;letter-spacing:-0.13px;}
#t37_4710{left:189px;bottom:139px;}
#t38_4710{left:432px;bottom:139px;letter-spacing:-0.14px;}
#t39_4710{left:525px;bottom:139px;letter-spacing:-0.13px;}
#t3a_4710{left:189px;bottom:114px;}
#t3b_4710{left:432px;bottom:114px;letter-spacing:-0.15px;}
#t3c_4710{left:525px;bottom:114px;letter-spacing:-0.12px;}
#t3d_4710{left:118px;bottom:1086px;letter-spacing:0.1px;word-spacing:-0.06px;}
#t3e_4710{left:204px;bottom:1086px;letter-spacing:0.13px;}
#t3f_4710{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t3g_4710{left:101px;bottom:1046px;letter-spacing:-0.14px;}
#t3h_4710{left:224px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t3i_4710{left:454px;bottom:1046px;letter-spacing:-0.14px;}
#t3j_4710{left:639px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t3k_4710{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t3l_4710{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_4710{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4710{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4710{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4710{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4710{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4710" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4710Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4710" style="-webkit-user-select: none;"><object width="935" height="1210" data="4710/4710.svg" type="image/svg+xml" id="pdf4710" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4710" class="t s1_4710">2-188 </span><span id="t2_4710" class="t s1_4710">Vol. 4 </span>
<span id="t3_4710" class="t s2_4710">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4710" class="t s3_4710">26DH </span><span id="t5_4710" class="t s3_4710">621 </span><span id="t6_4710" class="t s3_4710">IA32_MTRR_FIX4K_E8000 </span><span id="t7_4710" class="t s3_4710">Thread </span><span id="t8_4710" class="t s3_4710">See Table 2-2. </span>
<span id="t9_4710" class="t s3_4710">26EH </span><span id="ta_4710" class="t s3_4710">622 </span><span id="tb_4710" class="t s3_4710">IA32_MTRR_FIX4K_F0000 </span><span id="tc_4710" class="t s3_4710">Thread </span><span id="td_4710" class="t s3_4710">See Table 2-2. </span>
<span id="te_4710" class="t s3_4710">26FH </span><span id="tf_4710" class="t s3_4710">623 </span><span id="tg_4710" class="t s3_4710">IA32_MTRR_FIX4K_F8000 </span><span id="th_4710" class="t s3_4710">Thread </span><span id="ti_4710" class="t s3_4710">See Table 2-2. </span>
<span id="tj_4710" class="t s3_4710">277H </span><span id="tk_4710" class="t s3_4710">631 </span><span id="tl_4710" class="t s3_4710">IA32_PAT </span><span id="tm_4710" class="t s3_4710">Thread </span><span id="tn_4710" class="t s3_4710">See Table 2-2. </span>
<span id="to_4710" class="t s3_4710">280H </span><span id="tp_4710" class="t s3_4710">640 </span><span id="tq_4710" class="t s3_4710">IA32_MC0_CTL2 </span><span id="tr_4710" class="t s3_4710">Core </span><span id="ts_4710" class="t s3_4710">See Table 2-2. </span>
<span id="tt_4710" class="t s3_4710">281H </span><span id="tu_4710" class="t s3_4710">641 </span><span id="tv_4710" class="t s3_4710">IA32_MC1_CTL2 </span><span id="tw_4710" class="t s3_4710">Core </span><span id="tx_4710" class="t s3_4710">See Table 2-2. </span>
<span id="ty_4710" class="t s3_4710">282H </span><span id="tz_4710" class="t s3_4710">642 </span><span id="t10_4710" class="t s3_4710">IA32_MC2_CTL2 </span><span id="t11_4710" class="t s3_4710">Core </span><span id="t12_4710" class="t s3_4710">See Table 2-2. </span>
<span id="t13_4710" class="t s3_4710">283H </span><span id="t14_4710" class="t s3_4710">643 </span><span id="t15_4710" class="t s3_4710">IA32_MC3_CTL2 </span><span id="t16_4710" class="t s3_4710">Core </span><span id="t17_4710" class="t s3_4710">See Table 2-2. </span>
<span id="t18_4710" class="t s3_4710">284H </span><span id="t19_4710" class="t s3_4710">644 </span><span id="t1a_4710" class="t s3_4710">IA32_MC4_CTL2 </span><span id="t1b_4710" class="t s3_4710">Package </span><span id="t1c_4710" class="t s3_4710">Always 0 (CMCI not supported). </span>
<span id="t1d_4710" class="t s3_4710">2FFH </span><span id="t1e_4710" class="t s3_4710">767 </span><span id="t1f_4710" class="t s3_4710">IA32_MTRR_DEF_TYPE </span><span id="t1g_4710" class="t s3_4710">Thread </span><span id="t1h_4710" class="t s3_4710">Default Memory Types (R/W) </span>
<span id="t1i_4710" class="t s3_4710">See Table 2-2. </span>
<span id="t1j_4710" class="t s3_4710">309H </span><span id="t1k_4710" class="t s3_4710">777 </span><span id="t1l_4710" class="t s3_4710">IA32_FIXED_CTR0 </span><span id="t1m_4710" class="t s3_4710">Thread </span><span id="t1n_4710" class="t s3_4710">Fixed-Function Performance Counter Register 0 (R/W) </span>
<span id="t1o_4710" class="t s3_4710">See Table 2-2. </span>
<span id="t1p_4710" class="t s3_4710">30AH </span><span id="t1q_4710" class="t s3_4710">778 </span><span id="t1r_4710" class="t s3_4710">IA32_FIXED_CTR1 </span><span id="t1s_4710" class="t s3_4710">Thread </span><span id="t1t_4710" class="t s3_4710">Fixed-Function Performance Counter Register 1 (R/W) </span>
<span id="t1u_4710" class="t s3_4710">See Table 2-2. </span>
<span id="t1v_4710" class="t s3_4710">30BH </span><span id="t1w_4710" class="t s3_4710">779 </span><span id="t1x_4710" class="t s3_4710">IA32_FIXED_CTR2 </span><span id="t1y_4710" class="t s3_4710">Thread </span><span id="t1z_4710" class="t s3_4710">Fixed-Function Performance Counter Register 2 (R/W) </span>
<span id="t20_4710" class="t s3_4710">See Table 2-2. </span>
<span id="t21_4710" class="t s3_4710">345H </span><span id="t22_4710" class="t s3_4710">837 </span><span id="t23_4710" class="t s3_4710">IA32_PERF_CAPABILITIES </span><span id="t24_4710" class="t s3_4710">Thread </span><span id="t25_4710" class="t s3_4710">See Table 2-2. See Section 18.4.1, “IA32_DEBUGCTL </span>
<span id="t26_4710" class="t s3_4710">MSR.” </span>
<span id="t27_4710" class="t s3_4710">5:0 </span><span id="t28_4710" class="t s3_4710">LBR Format </span>
<span id="t29_4710" class="t s3_4710">See Table 2-2. </span>
<span id="t2a_4710" class="t s3_4710">6 </span><span id="t2b_4710" class="t s3_4710">PEBS Record Format. </span>
<span id="t2c_4710" class="t s3_4710">7 </span><span id="t2d_4710" class="t s3_4710">PEBSSaveArchRegs </span>
<span id="t2e_4710" class="t s3_4710">See Table 2-2. </span>
<span id="t2f_4710" class="t s3_4710">11:8 </span><span id="t2g_4710" class="t s3_4710">PEBS_REC_FORMAT </span>
<span id="t2h_4710" class="t s3_4710">See Table 2-2. </span>
<span id="t2i_4710" class="t s3_4710">12 </span><span id="t2j_4710" class="t s3_4710">SMM_FREEZE </span>
<span id="t2k_4710" class="t s3_4710">See Table 2-2. </span>
<span id="t2l_4710" class="t s3_4710">63:13 </span><span id="t2m_4710" class="t s3_4710">Reserved </span>
<span id="t2n_4710" class="t s3_4710">38DH </span><span id="t2o_4710" class="t s3_4710">909 </span><span id="t2p_4710" class="t s3_4710">IA32_FIXED_CTR_CTRL </span><span id="t2q_4710" class="t s3_4710">Thread </span><span id="t2r_4710" class="t s3_4710">Fixed-Function-Counter Control Register (R/W) </span>
<span id="t2s_4710" class="t s3_4710">See Table 2-2. </span>
<span id="t2t_4710" class="t s3_4710">38EH </span><span id="t2u_4710" class="t s3_4710">910 </span><span id="t2v_4710" class="t s3_4710">IA32_PERF_GLOBAL_STATUS </span><span id="t2w_4710" class="t s3_4710">See Table 2-2. See Section 20.6.2.2, “Global Counter </span>
<span id="t2x_4710" class="t s3_4710">Control Facilities.” </span>
<span id="t2y_4710" class="t s3_4710">0 </span><span id="t2z_4710" class="t s3_4710">Thread </span><span id="t30_4710" class="t s3_4710">Ovf_PMC0 </span>
<span id="t31_4710" class="t s3_4710">1 </span><span id="t32_4710" class="t s3_4710">Thread </span><span id="t33_4710" class="t s3_4710">Ovf_PMC1 </span>
<span id="t34_4710" class="t s3_4710">2 </span><span id="t35_4710" class="t s3_4710">Thread </span><span id="t36_4710" class="t s3_4710">Ovf_PMC2 </span>
<span id="t37_4710" class="t s3_4710">3 </span><span id="t38_4710" class="t s3_4710">Thread </span><span id="t39_4710" class="t s3_4710">Ovf_PMC3 </span>
<span id="t3a_4710" class="t s3_4710">4 </span><span id="t3b_4710" class="t s3_4710">Core </span><span id="t3c_4710" class="t s3_4710">Ovf_PMC4 (if CPUID.0AH:EAX[15:8] &gt; 4) </span>
<span id="t3d_4710" class="t s4_4710">Table 2-20. </span><span id="t3e_4710" class="t s4_4710">MSRs Supported by Intel® Processors Based on Sandy Bridge Microarchitecture (Contd.) </span>
<span id="t3f_4710" class="t s5_4710">Register </span>
<span id="t3g_4710" class="t s5_4710">Address </span><span id="t3h_4710" class="t s5_4710">Register Name / Bit Fields </span><span id="t3i_4710" class="t s5_4710">Scope </span><span id="t3j_4710" class="t s5_4710">Bit Description </span>
<span id="t3k_4710" class="t s5_4710">Hex </span><span id="t3l_4710" class="t s5_4710">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
