--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Fri Jan 31 00:25:12 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     TinyFPGA_B
Constraint file: TinyFPGA_B_temp_lse.sdc 
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 62.500000 -name clk502 [get_nets \eeprom/i2c/i2c_clk]
            553 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 48.270ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFESS  C              \eeprom/i2c/counter_i0  (from \eeprom/i2c/i2c_clk +)
   Destination:    SB_DFFESR  D              \eeprom/i2c/counter_i7  (to \eeprom/i2c/i2c_clk +)

   Delay:                  14.097ns  (25.8% logic, 74.2% route), 9 logic levels.

 Constraint Details:

     14.097ns data_path \eeprom/i2c/counter_i0 to \eeprom/i2c/counter_i7 meets
     62.500ns delay constraint less
      0.133ns L_S requirement (totaling 62.367ns) by 48.270ns

 Path Details: \eeprom/i2c/counter_i0 to \eeprom/i2c/counter_i7

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \eeprom/i2c/counter_i0 (from \eeprom/i2c/i2c_clk)
Route         6   e 1.478                                  \eeprom/i2c/counter[0]
LUT4        ---     0.408             I0 to CO             \eeprom/i2c/sub_39_add_2_2
Route         2   e 1.158                                  \eeprom/i2c/n28106
LUT4        ---     0.408             CI to CO             \eeprom/i2c/sub_39_add_2_3
Route         2   e 1.158                                  \eeprom/i2c/n28107
LUT4        ---     0.408             CI to CO             \eeprom/i2c/sub_39_add_2_4
Route         2   e 1.158                                  \eeprom/i2c/n28108
LUT4        ---     0.408             CI to CO             \eeprom/i2c/sub_39_add_2_5
Route         2   e 1.158                                  \eeprom/i2c/n28109
LUT4        ---     0.408             CI to CO             \eeprom/i2c/sub_39_add_2_6
Route         2   e 1.158                                  \eeprom/i2c/n28110
LUT4        ---     0.408             CI to CO             \eeprom/i2c/sub_39_add_2_7
Route         2   e 1.158                                  \eeprom/i2c/n28111
LUT4        ---     0.408             CI to CO             \eeprom/i2c/sub_39_add_2_8
Route         1   e 1.020                                  \eeprom/i2c/n28112
LUT4        ---     0.408             I3 to O              \eeprom/i2c/sub_39_add_2_9_lut
Route         1   e 1.020                                  \eeprom/i2c/n120
                  --------
                   14.097  (25.8% logic, 74.2% route), 9 logic levels.


Passed:  The following path meets requirements by 24.492ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFESS  C              \eeprom/i2c/state_i0_i2  (from \eeprom/i2c/i2c_clk +)
   Destination:    SB_DFFNESS E              \eeprom/i2c/write_enable_131  (to \eeprom/i2c/i2c_clk -)

   Delay:                   6.625ns  (24.0% logic, 76.0% route), 4 logic levels.

 Constraint Details:

      6.625ns data_path \eeprom/i2c/state_i0_i2 to \eeprom/i2c/write_enable_131 meets
     31.250ns delay constraint less
      0.133ns L_S requirement (totaling 31.117ns) by 24.492ns

 Path Details: \eeprom/i2c/state_i0_i2 to \eeprom/i2c/write_enable_131

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \eeprom/i2c/state_i0_i2 (from \eeprom/i2c/i2c_clk)
Route        24   e 1.755                                  state[2]
LUT4        ---     0.408             I2 to O              \eeprom/i2c/i1_2_lut_4_lut
Route         3   e 1.239                                  \eeprom/i2c/n37
LUT4        ---     0.408             I1 to O              \eeprom/i2c/i1_2_lut
Route         1   e 1.020                                  \eeprom/i2c/n39
LUT4        ---     0.408             I3 to O              \eeprom/i2c/i30420_4_lut_4_lut
Route         1   e 1.020                                  \eeprom/i2c/n5574
                  --------
                    6.625  (24.0% logic, 76.0% route), 4 logic levels.


Passed:  The following path meets requirements by 24.509ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFE    C              \eeprom/i2c/state_i0_i0  (from \eeprom/i2c/i2c_clk +)
   Destination:    SB_DFFNESS E              \eeprom/i2c/write_enable_131  (to \eeprom/i2c/i2c_clk -)

   Delay:                   6.608ns  (24.1% logic, 75.9% route), 4 logic levels.

 Constraint Details:

      6.608ns data_path \eeprom/i2c/state_i0_i0 to \eeprom/i2c/write_enable_131 meets
     31.250ns delay constraint less
      0.133ns L_S requirement (totaling 31.117ns) by 24.509ns

 Path Details: \eeprom/i2c/state_i0_i0 to \eeprom/i2c/write_enable_131

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \eeprom/i2c/state_i0_i0 (from \eeprom/i2c/i2c_clk)
Route        22   e 1.738                                  state[0]_adj_4939
LUT4        ---     0.408             I3 to O              \eeprom/i2c/i1_2_lut_4_lut
Route         3   e 1.239                                  \eeprom/i2c/n37
LUT4        ---     0.408             I1 to O              \eeprom/i2c/i1_2_lut
Route         1   e 1.020                                  \eeprom/i2c/n39
LUT4        ---     0.408             I3 to O              \eeprom/i2c/i30420_4_lut_4_lut
Route         1   e 1.020                                  \eeprom/i2c/n5574
                  --------
                    6.608  (24.1% logic, 75.9% route), 4 logic levels.

Report: 14.230 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 62.500000 -name clk500 [get_nets clk32MHz]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint:  create_clock -period 62.500 -name TinyFPGA_B|\eeprom/i2c/i2c_clk [ get_nets \eeprom/i2c/i2c_clk ]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 62.500000 -waveform { 0.000000 31.250000 } -name CLK [ get_ports { CLK } ]
            3842 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 10.825ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFESR  C              delay_counter_i0_i0  (from CLK +)
   Destination:    SB_DFFESR  D              delay_counter_i0_i31  (to CLK +)

   Delay:                  51.542ns  (26.0% logic, 74.0% route), 33 logic levels.

 Constraint Details:

     51.542ns data_path delay_counter_i0_i0 to delay_counter_i0_i31 meets
     62.500ns delay constraint less
      0.133ns L_S requirement (totaling 62.367ns) by 10.825ns

 Path Details: delay_counter_i0_i0 to delay_counter_i0_i31

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              delay_counter_i0_i0 (from CLK)
Route         3   e 1.339                                  delay_counter[0]
LUT4        ---     0.408             I0 to CO             add_25_2
Route         2   e 1.158                                  n27733
LUT4        ---     0.408             CI to CO             add_25_3
Route         2   e 1.158                                  n27734
LUT4        ---     0.408             CI to CO             add_25_4
Route         2   e 1.158                                  n27735
LUT4        ---     0.408             CI to CO             add_25_5
Route         2   e 1.158                                  n27736
LUT4        ---     0.408             CI to CO             add_25_6
Route         2   e 1.158                                  n27737
LUT4        ---     0.408             CI to CO             add_25_7
Route         2   e 1.158                                  n27738
LUT4        ---     0.408             CI to CO             add_25_8
Route         2   e 1.158                                  n27739
LUT4        ---     0.408             CI to CO             add_25_9
Route         2   e 1.158                                  n27740
LUT4        ---     0.408             CI to CO             add_25_10
Route         2   e 1.158                                  n27741
LUT4        ---     0.408             CI to CO             add_25_11
Route         2   e 1.158                                  n27742
LUT4        ---     0.408             CI to CO             add_25_12
Route         2   e 1.158                                  n27743
LUT4        ---     0.408             CI to CO             add_25_13
Route         2   e 1.158                                  n27744
LUT4        ---     0.408             CI to CO             add_25_14
Route         2   e 1.158                                  n27745
LUT4        ---     0.408             CI to CO             add_25_15
Route         2   e 1.158                                  n27746
LUT4        ---     0.408             CI to CO             add_25_16
Route         2   e 1.158                                  n27747
LUT4        ---     0.408             CI to CO             add_25_17
Route         2   e 1.158                                  n27748
LUT4        ---     0.408             CI to CO             add_25_18
Route         2   e 1.158                                  n27749
LUT4        ---     0.408             CI to CO             add_25_19
Route         2   e 1.158                                  n27750
LUT4        ---     0.408             CI to CO             add_25_20
Route         2   e 1.158                                  n27751
LUT4        ---     0.408             CI to CO             add_25_21
Route         2   e 1.158                                  n27752
LUT4        ---     0.408             CI to CO             add_25_22
Route         2   e 1.158                                  n27753
LUT4        ---     0.408             CI to CO             add_25_23
Route         2   e 1.158                                  n27754
LUT4        ---     0.408             CI to CO             add_25_24
Route         2   e 1.158                                  n27755
LUT4        ---     0.408             CI to CO             add_25_25
Route         2   e 1.158                                  n27756
LUT4        ---     0.408             CI to CO             add_25_26
Route         2   e 1.158                                  n27757
LUT4        ---     0.408             CI to CO             add_25_27
Route         2   e 1.158                                  n27758
LUT4        ---     0.408             CI to CO             add_25_28
Route         2   e 1.158                                  n27759
LUT4        ---     0.408             CI to CO             add_25_29
Route         2   e 1.158                                  n27760
LUT4        ---     0.408             CI to CO             add_25_30
Route         2   e 1.158                                  n27761
LUT4        ---     0.408             CI to CO             add_25_31
Route         2   e 1.158                                  n27762
LUT4        ---     0.408             CI to CO             add_25_32
Route         1   e 1.020                                  n27763
LUT4        ---     0.408             I3 to O              add_25_33_lut
Route         1   e 1.020                                  n573
                  --------
                   51.542  (26.0% logic, 74.0% route), 33 logic levels.


Passed:  The following path meets requirements by 12.253ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFESR  C              delay_counter_i0_i0  (from CLK +)
   Destination:    SB_DFFESR  D              delay_counter_i0_i30  (to CLK +)

   Delay:                  50.114ns  (26.0% logic, 74.0% route), 32 logic levels.

 Constraint Details:

     50.114ns data_path delay_counter_i0_i0 to delay_counter_i0_i30 meets
     62.500ns delay constraint less
      0.133ns L_S requirement (totaling 62.367ns) by 12.253ns

 Path Details: delay_counter_i0_i0 to delay_counter_i0_i30

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              delay_counter_i0_i0 (from CLK)
Route         3   e 1.339                                  delay_counter[0]
LUT4        ---     0.408             I0 to CO             add_25_2
Route         2   e 1.158                                  n27733
LUT4        ---     0.408             CI to CO             add_25_3
Route         2   e 1.158                                  n27734
LUT4        ---     0.408             CI to CO             add_25_4
Route         2   e 1.158                                  n27735
LUT4        ---     0.408             CI to CO             add_25_5
Route         2   e 1.158                                  n27736
LUT4        ---     0.408             CI to CO             add_25_6
Route         2   e 1.158                                  n27737
LUT4        ---     0.408             CI to CO             add_25_7
Route         2   e 1.158                                  n27738
LUT4        ---     0.408             CI to CO             add_25_8
Route         2   e 1.158                                  n27739
LUT4        ---     0.408             CI to CO             add_25_9
Route         2   e 1.158                                  n27740
LUT4        ---     0.408             CI to CO             add_25_10
Route         2   e 1.158                                  n27741
LUT4        ---     0.408             CI to CO             add_25_11
Route         2   e 1.158                                  n27742
LUT4        ---     0.408             CI to CO             add_25_12
Route         2   e 1.158                                  n27743
LUT4        ---     0.408             CI to CO             add_25_13
Route         2   e 1.158                                  n27744
LUT4        ---     0.408             CI to CO             add_25_14
Route         2   e 1.158                                  n27745
LUT4        ---     0.408             CI to CO             add_25_15
Route         2   e 1.158                                  n27746
LUT4        ---     0.408             CI to CO             add_25_16
Route         2   e 1.158                                  n27747
LUT4        ---     0.408             CI to CO             add_25_17
Route         2   e 1.158                                  n27748
LUT4        ---     0.408             CI to CO             add_25_18
Route         2   e 1.158                                  n27749
LUT4        ---     0.408             CI to CO             add_25_19
Route         2   e 1.158                                  n27750
LUT4        ---     0.408             CI to CO             add_25_20
Route         2   e 1.158                                  n27751
LUT4        ---     0.408             CI to CO             add_25_21
Route         2   e 1.158                                  n27752
LUT4        ---     0.408             CI to CO             add_25_22
Route         2   e 1.158                                  n27753
LUT4        ---     0.408             CI to CO             add_25_23
Route         2   e 1.158                                  n27754
LUT4        ---     0.408             CI to CO             add_25_24
Route         2   e 1.158                                  n27755
LUT4        ---     0.408             CI to CO             add_25_25
Route         2   e 1.158                                  n27756
LUT4        ---     0.408             CI to CO             add_25_26
Route         2   e 1.158                                  n27757
LUT4        ---     0.408             CI to CO             add_25_27
Route         2   e 1.158                                  n27758
LUT4        ---     0.408             CI to CO             add_25_28
Route         2   e 1.158                                  n27759
LUT4        ---     0.408             CI to CO             add_25_29
Route         2   e 1.158                                  n27760
LUT4        ---     0.408             CI to CO             add_25_30
Route         2   e 1.158                                  n27761
LUT4        ---     0.408             CI to CO             add_25_31
Route         2   e 1.158                                  n27762
LUT4        ---     0.408             I3 to O              add_25_32_lut
Route         1   e 1.020                                  n574
                  --------
                   50.114  (26.0% logic, 74.0% route), 32 logic levels.


Passed:  The following path meets requirements by 12.391ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFESR  C              delay_counter_i0_i1  (from CLK +)
   Destination:    SB_DFFESR  D              delay_counter_i0_i31  (to CLK +)

   Delay:                  49.976ns  (26.0% logic, 74.0% route), 32 logic levels.

 Constraint Details:

     49.976ns data_path delay_counter_i0_i1 to delay_counter_i0_i31 meets
     62.500ns delay constraint less
      0.133ns L_S requirement (totaling 62.367ns) by 12.391ns

 Path Details: delay_counter_i0_i1 to delay_counter_i0_i31

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              delay_counter_i0_i1 (from CLK)
Route         3   e 1.339                                  delay_counter[1]
LUT4        ---     0.408             I0 to CO             add_25_3
Route         2   e 1.158                                  n27734
LUT4        ---     0.408             CI to CO             add_25_4
Route         2   e 1.158                                  n27735
LUT4        ---     0.408             CI to CO             add_25_5
Route         2   e 1.158                                  n27736
LUT4        ---     0.408             CI to CO             add_25_6
Route         2   e 1.158                                  n27737
LUT4        ---     0.408             CI to CO             add_25_7
Route         2   e 1.158                                  n27738
LUT4        ---     0.408             CI to CO             add_25_8
Route         2   e 1.158                                  n27739
LUT4        ---     0.408             CI to CO             add_25_9
Route         2   e 1.158                                  n27740
LUT4        ---     0.408             CI to CO             add_25_10
Route         2   e 1.158                                  n27741
LUT4        ---     0.408             CI to CO             add_25_11
Route         2   e 1.158                                  n27742
LUT4        ---     0.408             CI to CO             add_25_12
Route         2   e 1.158                                  n27743
LUT4        ---     0.408             CI to CO             add_25_13
Route         2   e 1.158                                  n27744
LUT4        ---     0.408             CI to CO             add_25_14
Route         2   e 1.158                                  n27745
LUT4        ---     0.408             CI to CO             add_25_15
Route         2   e 1.158                                  n27746
LUT4        ---     0.408             CI to CO             add_25_16
Route         2   e 1.158                                  n27747
LUT4        ---     0.408             CI to CO             add_25_17
Route         2   e 1.158                                  n27748
LUT4        ---     0.408             CI to CO             add_25_18
Route         2   e 1.158                                  n27749
LUT4        ---     0.408             CI to CO             add_25_19
Route         2   e 1.158                                  n27750
LUT4        ---     0.408             CI to CO             add_25_20
Route         2   e 1.158                                  n27751
LUT4        ---     0.408             CI to CO             add_25_21
Route         2   e 1.158                                  n27752
LUT4        ---     0.408             CI to CO             add_25_22
Route         2   e 1.158                                  n27753
LUT4        ---     0.408             CI to CO             add_25_23
Route         2   e 1.158                                  n27754
LUT4        ---     0.408             CI to CO             add_25_24
Route         2   e 1.158                                  n27755
LUT4        ---     0.408             CI to CO             add_25_25
Route         2   e 1.158                                  n27756
LUT4        ---     0.408             CI to CO             add_25_26
Route         2   e 1.158                                  n27757
LUT4        ---     0.408             CI to CO             add_25_27
Route         2   e 1.158                                  n27758
LUT4        ---     0.408             CI to CO             add_25_28
Route         2   e 1.158                                  n27759
LUT4        ---     0.408             CI to CO             add_25_29
Route         2   e 1.158                                  n27760
LUT4        ---     0.408             CI to CO             add_25_30
Route         2   e 1.158                                  n27761
LUT4        ---     0.408             CI to CO             add_25_31
Route         2   e 1.158                                  n27762
LUT4        ---     0.408             CI to CO             add_25_32
Route         1   e 1.020                                  n27763
LUT4        ---     0.408             I3 to O              add_25_33_lut
Route         1   e 1.020                                  n573
                  --------
                   49.976  (26.0% logic, 74.0% route), 32 logic levels.

Report: 51.675 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk502 [get_nets \eeprom/i2c/i2c_clk]   |    62.500 ns|    14.230 ns|     9  
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk500 [get_nets clk32MHz]              |            -|            -|     0  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |    62.500 ns|    51.675 ns|    33  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  7622 paths, 337 nets, and 966 connections (4.6% coverage)


Peak memory: 267636736 bytes, TRCE: 0 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
