
*** Running vivado
    with args -log processor_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source processor_top.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source processor_top.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 379.848 ; gain = 49.426
Command: synth_design -top processor_top -part xc7a12ticsg325-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9164
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-6901] identifier 'memWr' is used before its declaration [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/processor_top.v:19]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 817.113 ; gain = 413.414
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'processor_top' [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/processor_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'control' [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/control.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/control.v:59]
WARNING: [Synth 8-567] referenced signal 'isHalt' should be on the sensitivity list [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/control.v:58]
INFO: [Synth 8-6155] done synthesizing module 'control' (0#1) [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/control.v:3]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/program_counter.v:3]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (0#1) [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/program_counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'program_counter_inc' [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/program_counter_inc.v:3]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'program_counter_inc' (0#1) [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/program_counter_inc.v:3]
INFO: [Synth 8-6157] synthesizing module 'sgn_extend' [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/sgn_extend.v:3]
	Parameter N bound to: 32 - type: integer 
	Parameter M bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sgn_extend' (0#1) [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/sgn_extend.v:3]
INFO: [Synth 8-6157] synthesizing module 'sgn_extend__parameterized0' [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/sgn_extend.v:3]
	Parameter N bound to: 32 - type: integer 
	Parameter M bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sgn_extend__parameterized0' (0#1) [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/sgn_extend.v:3]
INFO: [Synth 8-6157] synthesizing module 'reg_bank' [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/reg_bank.v:3]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_bank' (0#1) [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/reg_bank.v:3]
INFO: [Synth 8-6157] synthesizing module 'alu_top' [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/alu_top.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mux_16_1' [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/ALU/mux_16_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux_4_1' [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/ALU/mux_4_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux_2_1' [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/ALU/mux_2_1.v:22]
INFO: [Synth 8-6155] done synthesizing module 'mux_2_1' (0#1) [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/ALU/mux_2_1.v:22]
INFO: [Synth 8-6155] done synthesizing module 'mux_4_1' (0#1) [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/ALU/mux_4_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux_16_1' (0#1) [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/ALU/mux_16_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'not_n' [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/ALU/not_n.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'not_n' (0#1) [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/ALU/not_n.v:23]
INFO: [Synth 8-6157] synthesizing module 'adder_n' [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/ALU/adder_N.v:22]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'full_adder' [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/ALU/full_adder.v:21]
INFO: [Synth 8-6155] done synthesizing module 'full_adder' (0#1) [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/ALU/full_adder.v:21]
INFO: [Synth 8-6155] done synthesizing module 'adder_n' (0#1) [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/ALU/adder_N.v:22]
INFO: [Synth 8-6157] synthesizing module 'subr_n' [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/ALU/subr_N.v:22]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'full_subr' [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/ALU/full_subr.v:23]
INFO: [Synth 8-6155] done synthesizing module 'full_subr' (0#1) [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/ALU/full_subr.v:23]
INFO: [Synth 8-6155] done synthesizing module 'subr_n' (0#1) [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/ALU/subr_N.v:22]
INFO: [Synth 8-6157] synthesizing module 'and_n' [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/ALU/and_n.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'and_n' (0#1) [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/ALU/and_n.v:23]
INFO: [Synth 8-6157] synthesizing module 'or_n' [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/ALU/or_n.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'or_n' (0#1) [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/ALU/or_n.v:23]
INFO: [Synth 8-6157] synthesizing module 'xor_n' [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/ALU/xor_n.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xor_n' (0#1) [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/ALU/xor_n.v:23]
INFO: [Synth 8-6157] synthesizing module 'nor_n' [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/ALU/nor_n.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'nor_n' (0#1) [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/ALU/nor_n.v:23]
INFO: [Synth 8-6157] synthesizing module 'shift_left' [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/ALU/shift_left.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_left' (0#1) [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/ALU/shift_left.v:23]
INFO: [Synth 8-6157] synthesizing module 'shift_right_log' [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/ALU/shift_right_log.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_right_log' (0#1) [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/ALU/shift_right_log.v:23]
INFO: [Synth 8-6157] synthesizing module 'shift_right_ar' [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/ALU/shift_right_ar.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_right_ar' (0#1) [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/ALU/shift_right_ar.v:23]
INFO: [Synth 8-6157] synthesizing module 'slt_n' [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/ALU/slt_n.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'slt_n' (0#1) [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/ALU/slt_n.v:23]
INFO: [Synth 8-6157] synthesizing module 'sgt_n' [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/ALU/sgt_n.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sgt_n' (0#1) [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/ALU/sgt_n.v:23]
INFO: [Synth 8-6157] synthesizing module 'lui_n' [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/ALU/lui_n.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'lui_n' (0#1) [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/ALU/lui_n.v:23]
INFO: [Synth 8-6157] synthesizing module 'hamming32' [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/ALU/hamming32.v:23]
INFO: [Synth 8-6157] synthesizing module 'half_adder' [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/ALU/half_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'half_adder' (0#1) [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/ALU/half_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hamming32' (0#1) [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/ALU/hamming32.v:23]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/alu_top.v:50]
INFO: [Synth 8-6155] done synthesizing module 'alu_top' (0#1) [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/alu_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'cond_branch' [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/cond_branch.v:3]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cond_branch' (0#1) [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/cond_branch.v:3]
INFO: [Synth 8-6157] synthesizing module 'data_mem' [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/data_mem.v:3]
	Parameter BRAM_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter BRAM_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'data.mem' is read successfully [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/data_mem.v:15]
INFO: [Synth 8-6155] done synthesizing module 'data_mem' (0#1) [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/data_mem.v:3]
INFO: [Synth 8-6157] synthesizing module 'instruction_mem' [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/instruction_mem.v:3]
	Parameter BRAM_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter BRAM_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'instructions.mem' is read successfully [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/instruction_mem.v:14]
INFO: [Synth 8-6155] done synthesizing module 'instruction_mem' (0#1) [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/instruction_mem.v:3]
INFO: [Synth 8-6155] done synthesizing module 'processor_top' (0#1) [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/processor_top.v:3]
WARNING: [Synth 8-7129] Port wr_n in module instruction_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_data_in[31] in module instruction_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_data_in[30] in module instruction_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_data_in[29] in module instruction_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_data_in[28] in module instruction_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_data_in[27] in module instruction_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_data_in[26] in module instruction_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_data_in[25] in module instruction_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_data_in[24] in module instruction_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_data_in[23] in module instruction_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_data_in[22] in module instruction_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_data_in[21] in module instruction_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_data_in[20] in module instruction_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_data_in[19] in module instruction_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_data_in[18] in module instruction_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_data_in[17] in module instruction_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_data_in[16] in module instruction_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_data_in[15] in module instruction_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_data_in[14] in module instruction_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_data_in[13] in module instruction_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_data_in[12] in module instruction_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_data_in[11] in module instruction_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_data_in[10] in module instruction_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_data_in[9] in module instruction_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_data_in[8] in module instruction_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_data_in[7] in module instruction_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_data_in[6] in module instruction_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_data_in[5] in module instruction_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_data_in[4] in module instruction_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_data_in[3] in module instruction_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_data_in[2] in module instruction_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_data_in[1] in module instruction_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_data_in[0] in module instruction_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[31] in module lui_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[30] in module lui_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[29] in module lui_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[28] in module lui_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[27] in module lui_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[26] in module lui_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[25] in module lui_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[24] in module lui_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[23] in module lui_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[22] in module lui_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[21] in module lui_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[20] in module lui_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[19] in module lui_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[18] in module lui_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[17] in module lui_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[16] in module lui_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port dest[4] in module reg_bank is either unconnected or has no load
WARNING: [Synth 8-7129] Port src1[4] in module reg_bank is either unconnected or has no load
WARNING: [Synth 8-7129] Port src2[4] in module reg_bank is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 920.812 ; gain = 517.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 920.812 ; gain = 517.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a12ticsg325-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 920.812 ; gain = 517.113
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a12ticsg325-1L
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 920.812 ; gain = 517.113
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 499   
+---Registers : 
	               32 Bit    Registers := 20    
	               20 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---RAMs : 
	              32K Bit	(1024 X 32 bit)          RAMs := 1     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 9     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 4     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 16    
	   6 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 40 (col length:40)
BRAMs: 40 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-6040] Register pc_block/pc_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1085.016 ; gain = 681.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+--------------+----------------------------------------+---------------+----------------+
|Module Name   | RTL Object                             | Depth x Width | Implemented As | 
+--------------+----------------------------------------+---------------+----------------+
|processor_top | instruction_mem_unit/bram_data_out_reg | 1024x20       | Block RAM      | 
+--------------+----------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1085.016 ; gain = 681.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1085.016 ; gain = 681.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1085.016 ; gain = 681.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1085.016 ; gain = 681.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1085.016 ; gain = 681.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1085.016 ; gain = 681.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1085.016 ; gain = 681.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1085.016 ; gain = 681.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1085.016 ; gain = 681.316
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 57 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1085.016 ; gain = 681.316
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1085.016 ; gain = 681.316
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1085.016 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1175.918 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: b1a2d323
INFO: [Common 17-83] Releasing license: Synthesis
76 Infos, 57 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1175.918 ; gain = 796.070
INFO: [Common 17-1381] The checkpoint 'D:/Third Year/COA Lab/COA Final Shit/risc_parth/risc_parth.runs/synth_1/processor_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file processor_top_utilization_synth.rpt -pb processor_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct 28 19:06:57 2024...
