Fitter report for DDS_sin
Mon May 05 17:05:58 2014
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Fitter Partition Statistics
 11. Input Pins
 12. Output Pins
 13. I/O Bank Usage
 14. All Package Pins
 15. Output Pin Default Load For Reported TCO
 16. Fitter Resource Utilization by Entity
 17. Delay Chain Summary
 18. Pad To Core Delay Chain Fanout
 19. Control Signals
 20. Global & Other Fast Signals
 21. Non-Global High Fan-Out Signals
 22. Fitter RAM Summary
 23. Interconnect Usage Summary
 24. LAB Logic Elements
 25. LAB-wide Signals
 26. LAB Signals Sourced
 27. LAB Signals Sourced Out
 28. LAB Distinct Inputs
 29. Fitter Device Options
 30. Operating Settings and Conditions
 31. Estimated Delay Added for Hold Timing
 32. Fitter Messages
 33. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+------------------------------------+------------------------------------------+
; Fitter Status                      ; Successful - Mon May 05 17:05:58 2014    ;
; Quartus II Version                 ; 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name                      ; DDS_sin                                  ;
; Top-level Entity Name              ; DDS_top                                  ;
; Family                             ; Cyclone II                               ;
; Device                             ; EP2C5T144C8                              ;
; Timing Models                      ; Final                                    ;
; Total logic elements               ; 519 / 4,608 ( 11 % )                     ;
;     Total combinational functions  ; 505 / 4,608 ( 11 % )                     ;
;     Dedicated logic registers      ; 228 / 4,608 ( 5 % )                      ;
; Total registers                    ; 228                                      ;
; Total pins                         ; 19 / 89 ( 21 % )                         ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 15,360 / 119,808 ( 13 % )                ;
; Embedded Multiplier 9-bit elements ; 0 / 26 ( 0 % )                           ;
; Total PLLs                         ; 0 / 2 ( 0 % )                            ;
+------------------------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                      ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                             ; Setting                        ; Default Value                  ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                             ; EP2C5T144C8                    ;                                ;
; Minimum Core Junction Temperature                                  ; 0                              ;                                ;
; Maximum Core Junction Temperature                                  ; 85                             ;                                ;
; Fit Attempts to Skip                                               ; 0                              ; 0.0                            ;
; Device I/O Standard                                                ; 3.3-V LVTTL                    ;                                ;
; Use smart compilation                                              ; Off                            ; Off                            ;
; Use TimeQuest Timing Analyzer                                      ; Off                            ; Off                            ;
; Router Timing Optimization Level                                   ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                        ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                           ; 1.0                            ; 1.0                            ;
; Always Enable Input Buffers                                        ; Off                            ; Off                            ;
; Optimize Hold Timing                                               ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                       ; Off                            ; Off                            ;
; PowerPlay Power Optimization                                       ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                                    ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                           ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                     ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                         ; On                             ; On                             ;
; Limit to One Fitting Attempt                                       ; Off                            ; Off                            ;
; Final Placement Optimizations                                      ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                      ; 1                              ; 1                              ;
; PCI I/O                                                            ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                              ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                          ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                 ; Off                            ; Off                            ;
; Auto Packed Registers                                              ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                  ; On                             ; On                             ;
; Auto Merge PLLs                                                    ; On                             ; On                             ;
; Ignore PLL Mode When Merging PLLs                                  ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                       ; Off                            ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                          ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                             ; Off                            ; Off                            ;
; Fitter Effort                                                      ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                    ; Normal                         ; Normal                         ;
; Auto Global Clock                                                  ; On                             ; On                             ;
; Auto Global Register Control Signals                               ; On                             ; On                             ;
; Stop After Congestion Map Generation                               ; Off                            ; Off                            ;
; Save Intermediate Fitting Results                                  ; Off                            ; Off                            ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                            ; Off                            ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ; < 0.1%      ;
+----------------------------+-------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+-------------------------+--------------------+
; Type                    ; Value              ;
+-------------------------+--------------------+
; Placement               ;                    ;
;     -- Requested        ; 0 / 787 ( 0.00 % ) ;
;     -- Achieved         ; 0 / 787 ( 0.00 % ) ;
;                         ;                    ;
; Routing (by Connection) ;                    ;
;     -- Requested        ; 0 / 0 ( 0.00 % )   ;
;     -- Achieved         ; 0 / 0 ( 0.00 % )   ;
+-------------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                         ;
+----------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------------------+
; Partition Name       ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents             ;
+----------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------------------+
; Top                  ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                      ;
; sld_hub:sld_hub_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; sld_hub:sld_hub_inst ;
+----------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------------------+


+--------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                   ;
+----------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name       ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+----------------------+---------+-------------------+-------------------------+-------------------+
; Top                  ; 631     ; 0                 ; N/A                     ; Source File       ;
; sld_hub:sld_hub_inst ; 156     ; 0                 ; N/A                     ; Source File       ;
+----------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_sin.pin.


+-----------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                     ;
+---------------------------------------------+-------------------------------------+
; Resource                                    ; Usage                               ;
+---------------------------------------------+-------------------------------------+
; Total logic elements                        ; 519 / 4,608 ( 11 % )                ;
;     -- Combinational with no register       ; 291                                 ;
;     -- Register only                        ; 14                                  ;
;     -- Combinational with a register        ; 214                                 ;
;                                             ;                                     ;
; Logic element usage by number of LUT inputs ;                                     ;
;     -- 4 input functions                    ; 140                                 ;
;     -- 3 input functions                    ; 163                                 ;
;     -- <=2 input functions                  ; 202                                 ;
;     -- Register only                        ; 14                                  ;
;                                             ;                                     ;
; Logic elements by mode                      ;                                     ;
;     -- normal mode                          ; 358                                 ;
;     -- arithmetic mode                      ; 147                                 ;
;                                             ;                                     ;
; Total registers*                            ; 228 / 4,851 ( 5 % )                 ;
;     -- Dedicated logic registers            ; 228 / 4,608 ( 5 % )                 ;
;     -- I/O registers                        ; 0 / 243 ( 0 % )                     ;
;                                             ;                                     ;
; Total LABs:  partially or completely used   ; 52 / 288 ( 18 % )                   ;
; User inserted logic elements                ; 0                                   ;
; Virtual pins                                ; 0                                   ;
; I/O pins                                    ; 19 / 89 ( 21 % )                    ;
;     -- Clock pins                           ; 1 / 4 ( 25 % )                      ;
; Global signals                              ; 8                                   ;
; M4Ks                                        ; 5 / 26 ( 19 % )                     ;
; Total block memory bits                     ; 15,360 / 119,808 ( 13 % )           ;
; Total block memory implementation bits      ; 23,040 / 119,808 ( 19 % )           ;
; Embedded Multiplier 9-bit elements          ; 0 / 26 ( 0 % )                      ;
; PLLs                                        ; 0 / 2 ( 0 % )                       ;
; Global clocks                               ; 8 / 8 ( 100 % )                     ;
; JTAGs                                       ; 1 / 1 ( 100 % )                     ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )                       ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                       ;
; Average interconnect usage (total/H/V)      ; 2% / 2% / 2%                        ;
; Peak interconnect usage (total/H/V)         ; 3% / 3% / 2%                        ;
; Maximum fan-out node                        ; altera_internal_jtag~TCKUTAPclkctrl ;
; Maximum fan-out                             ; 104                                 ;
; Highest non-global fan-out signal           ; reset                               ;
; Highest non-global fan-out                  ; 33                                  ;
; Total fan-out                               ; 2149                                ;
; Average fan-out                             ; 2.75                                ;
+---------------------------------------------+-------------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                             ;
+---------------------------------------------+--------------------+----------------------+
; Statistic                                   ; Top                ; sld_hub:sld_hub_inst ;
+---------------------------------------------+--------------------+----------------------+
; Difficulty Clustering Region                ; Low                ; Low                  ;
;                                             ;                    ;                      ;
; Total logic elements                        ; 419 / 4608 ( 9 % ) ; 100 / 4608 ( 2 % )   ;
;     -- Combinational with no register       ; 255                ; 36                   ;
;     -- Register only                        ; 6                  ; 8                    ;
;     -- Combinational with a register        ; 158                ; 56                   ;
;                                             ;                    ;                      ;
; Logic element usage by number of LUT inputs ;                    ;                      ;
;     -- 4 input functions                    ; 102                ; 38                   ;
;     -- 3 input functions                    ; 130                ; 33                   ;
;     -- <=2 input functions                  ; 181                ; 21                   ;
;     -- Register only                        ; 6                  ; 8                    ;
;                                             ;                    ;                      ;
; Logic elements by mode                      ;                    ;                      ;
;     -- normal mode                          ; 270                ; 88                   ;
;     -- arithmetic mode                      ; 143                ; 4                    ;
;                                             ;                    ;                      ;
; Total registers                             ; 164                ; 64                   ;
;     -- Dedicated logic registers            ; 164 / 4608 ( 3 % ) ; 64 / 4608 ( 1 % )    ;
;     -- I/O registers                        ; 0                  ; 0                    ;
;                                             ;                    ;                      ;
; Total LABs:  partially or completely used   ; 44 / 288 ( 15 % )  ; 14 / 288 ( 4 % )     ;
;                                             ;                    ;                      ;
; Virtual pins                                ; 0                  ; 0                    ;
; I/O pins                                    ; 19                 ; 0                    ;
; Embedded Multiplier 9-bit elements          ; 0 / 26 ( 0 % )     ; 0 / 26 ( 0 % )       ;
; Total memory bits                           ; 15360              ; 0                    ;
; Total RAM block bits                        ; 23040              ; 0                    ;
; JTAG                                        ; 1 / 1 ( 100 % )    ; 0 / 1 ( 0 % )        ;
; M4K                                         ; 5 / 26 ( 19 % )    ; 0 / 26 ( 0 % )       ;
; Clock control block                         ; 7 / 10 ( 70 % )    ; 1 / 10 ( 10 % )      ;
;                                             ;                    ;                      ;
; Connections                                 ;                    ;                      ;
;     -- Input Connections                    ; 106                ; 99                   ;
;     -- Registered Input Connections         ; 54                 ; 72                   ;
;     -- Output Connections                   ; 143                ; 62                   ;
;     -- Registered Output Connections        ; 5                  ; 59                   ;
;                                             ;                    ;                      ;
; Internal Connections                        ;                    ;                      ;
;     -- Total Connections                    ; 1747               ; 571                  ;
;     -- Registered Connections               ; 501                ; 383                  ;
;                                             ;                    ;                      ;
; External Connections                        ;                    ;                      ;
;     -- Top                                  ; 88                 ; 161                  ;
;     -- sld_hub:sld_hub_inst                 ; 161                ; 0                    ;
;                                             ;                    ;                      ;
; Partition Interface                         ;                    ;                      ;
;     -- Input Ports                          ; 24                 ; 15                   ;
;     -- Output Ports                         ; 20                 ; 33                   ;
;     -- Bidir Ports                          ; 0                  ; 0                    ;
;                                             ;                    ;                      ;
; Registered Ports                            ;                    ;                      ;
;     -- Registered Input Ports               ; 0                  ; 3                    ;
;     -- Registered Output Ports              ; 0                  ; 23                   ;
;                                             ;                    ;                      ;
; Port Connectivity                           ;                    ;                      ;
;     -- Input Ports driven by GND            ; 0                  ; 1                    ;
;     -- Output Ports driven by GND           ; 0                  ; 0                    ;
;     -- Input Ports driven by VCC            ; 0                  ; 0                    ;
;     -- Output Ports driven by VCC           ; 0                  ; 0                    ;
;     -- Input Ports with no Source           ; 0                  ; 0                    ;
;     -- Output Ports with no Source          ; 0                  ; 0                    ;
;     -- Input Ports with no Fanout           ; 0                  ; 1                    ;
;     -- Output Ports with no Fanout          ; 0                  ; 18                   ;
+---------------------------------------------+--------------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                ;
+---------------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+---------------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; clk                 ; 17    ; 1        ; 0            ; 6            ; 0           ; 6                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; reset               ; 74    ; 3        ; 28           ; 1            ; 0           ; 33                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; set_a_key_in        ; 70    ; 4        ; 26           ; 0            ; 2           ; 7                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; set_f_key_in        ; 67    ; 4        ; 24           ; 0            ; 0           ; 7                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; set_p_key_in        ; 72    ; 4        ; 26           ; 0            ; 0           ; 7                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; set_waveform_key_in ; 64    ; 4        ; 21           ; 0            ; 1           ; 7                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
+---------------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                  ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+
; cs          ; 48    ; 4        ; 5            ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; din         ; 51    ; 4        ; 7            ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; sclk        ; 52    ; 4        ; 7            ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; sin_data[0] ; 96    ; 3        ; 28           ; 9            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; sin_data[1] ; 94    ; 3        ; 28           ; 9            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; sin_data[2] ; 71    ; 4        ; 26           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; sin_data[3] ; 103   ; 3        ; 28           ; 12           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; sin_data[4] ; 115   ; 2        ; 24           ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; sin_data[5] ; 100   ; 3        ; 28           ; 11           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; sin_data[6] ; 113   ; 2        ; 26           ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; sin_data[7] ; 101   ; 3        ; 28           ; 11           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; sin_data[8] ; 112   ; 2        ; 26           ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; sin_data[9] ; 97    ; 3        ; 28           ; 9            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 3 / 19 ( 16 % ) ; 3.3V          ; --           ;
; 2        ; 3 / 23 ( 13 % ) ; 3.3V          ; --           ;
; 3        ; 8 / 23 ( 35 % ) ; 3.3V          ; --           ;
; 4        ; 8 / 24 ( 33 % ) ; 3.3V          ; --           ;
+----------+-----------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                       ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 2        ; 1          ; 1        ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 3        ; 2          ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 4        ; 3          ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 5        ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 6        ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 7        ; 10         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 8        ; 11         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 9        ; 12         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 10       ; 13         ; 1        ; altera_reserved_tdo                      ; output ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; 11       ; 14         ; 1        ; altera_reserved_tms                      ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; 12       ; 15         ; 1        ; altera_reserved_tck                      ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; 13       ; 16         ; 1        ; altera_reserved_tdi                      ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; 14       ; 17         ; 1        ; ^DATA0                                   ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; ^DCLK                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 16       ; 19         ; 1        ; ^nCE                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ; 20         ; 1        ; clk                                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 18       ; 21         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 19       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 22         ; 1        ; ^nCONFIG                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 23         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 22       ; 24         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 23       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 24       ; 25         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 25       ; 26         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 26       ; 27         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 27       ; 28         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 28       ; 32         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 29       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 30       ; 40         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 31       ; 41         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 32       ; 42         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 33       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 34       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 35       ;            ;          ; VCCD_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCA_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ;            ;          ; GNDA_PLL1                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 39       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 40       ; 43         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 41       ; 44         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 42       ; 45         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 43       ; 46         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 44       ; 47         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 45       ; 48         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 46       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 47       ; 49         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 48       ; 50         ; 4        ; cs                                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 49       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 50       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 51       ; 52         ; 4        ; din                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 52       ; 53         ; 4        ; sclk                                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 53       ; 57         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 54       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 55       ; 58         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 56       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 57       ; 59         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 58       ; 60         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 59       ; 63         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 60       ; 64         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 61       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 62       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 63       ; 72         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 64       ; 75         ; 4        ; set_waveform_key_in                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 65       ; 76         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 66       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 67       ; 79         ; 4        ; set_f_key_in                             ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 68       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 69       ; 80         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 70       ; 81         ; 4        ; set_a_key_in                             ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 71       ; 82         ; 4        ; sin_data[2]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 72       ; 83         ; 4        ; set_p_key_in                             ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 73       ; 84         ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 74       ; 85         ; 3        ; reset                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 75       ; 86         ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 76       ; 87         ; 3        ; ~LVDS41p/nCEO~                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 77       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 78       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 79       ; 95         ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 80       ; 97         ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 81       ; 98         ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 82       ; 99         ; 3        ; ^nSTATUS                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 100        ; 3        ; ^CONF_DONE                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 84       ; 101        ; 3        ; ^MSEL1                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 85       ; 102        ; 3        ; ^MSEL0                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 86       ; 103        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 87       ; 104        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 88       ; 105        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 106        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 107        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 108        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 109        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 93       ; 110        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 94       ; 111        ; 3        ; sin_data[1]                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 95       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 96       ; 112        ; 3        ; sin_data[0]                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 97       ; 113        ; 3        ; sin_data[9]                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 98       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 99       ; 119        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 100      ; 120        ; 3        ; sin_data[5]                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 101      ; 121        ; 3        ; sin_data[7]                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 102      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 103      ; 125        ; 3        ; sin_data[3]                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 104      ; 126        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 105      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 106      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 107      ;            ;          ; VCCD_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCA_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ;            ;          ; GNDA_PLL2                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 111      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 112      ; 127        ; 2        ; sin_data[8]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 113      ; 128        ; 2        ; sin_data[6]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 114      ; 129        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 115      ; 130        ; 2        ; sin_data[4]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 116      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 117      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 118      ; 134        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 119      ; 135        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 120      ; 137        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 121      ; 138        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 122      ; 139        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 123      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 125      ; 144        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 126      ; 145        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 127      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 128      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 129      ; 148        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 130      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 132      ; 153        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 133      ; 154        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 134      ; 155        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 135      ; 162        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 136      ; 163        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 137      ; 164        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 138      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 139      ; 165        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 140      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 166        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 142      ; 167        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 143      ; 168        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 144      ; 169        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; Simple RSDS                      ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                             ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M4Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                    ; Library Name ;
+------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DDS_top                                                               ; 519 (1)     ; 228 (0)                   ; 0 (0)         ; 15360       ; 5    ; 0            ; 0       ; 0         ; 19   ; 0            ; 291 (1)      ; 14 (0)            ; 214 (0)          ; |DDS_top                                                                                                                                                               ; work         ;
;    |DDS:u4|                                                            ; 322 (21)    ; 78 (0)                    ; 0 (0)         ; 15360       ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 238 (19)     ; 6 (0)             ; 78 (2)           ; |DDS_top|DDS:u4                                                                                                                                                        ; work         ;
;       |lpm_divide:Div0|                                                ; 135 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 135 (0)      ; 0 (0)             ; 0 (0)            ; |DDS_top|DDS:u4|lpm_divide:Div0                                                                                                                                        ; work         ;
;          |lpm_divide_fem:auto_generated|                               ; 135 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 135 (0)      ; 0 (0)             ; 0 (0)            ; |DDS_top|DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated                                                                                                          ; work         ;
;             |sign_div_unsign_plh:divider|                              ; 135 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 135 (0)      ; 0 (0)             ; 0 (0)            ; |DDS_top|DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider                                                                              ; work         ;
;                |alt_u_div_k2f:divider|                                 ; 135 (135)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 135 (135)    ; 0 (0)             ; 0 (0)            ; |DDS_top|DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider                                                        ; work         ;
;       |lpm_mult:Mult0|                                                 ; 60 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (0)       ; 0 (0)             ; 4 (0)            ; |DDS_top|DDS:u4|lpm_mult:Mult0                                                                                                                                         ; work         ;
;          |mult_gt01:auto_generated|                                    ; 60 (60)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (56)      ; 0 (0)             ; 4 (4)            ; |DDS_top|DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated                                                                                                                ; work         ;
;       |reg32:u2|                                                       ; 31 (31)     ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 31 (31)          ; |DDS_top|DDS:u4|reg32:u2                                                                                                                                               ; work         ;
;       |reg_10:u8|                                                      ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 7 (7)            ; |DDS_top|DDS:u4|reg_10:u8                                                                                                                                              ; work         ;
;       |sin_rom:u3|                                                     ; 66 (0)      ; 38 (0)                    ; 0 (0)         ; 5120        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (0)       ; 4 (0)             ; 34 (0)           ; |DDS_top|DDS:u4|sin_rom:u3                                                                                                                                             ; work         ;
;          |altsyncram:altsyncram_component|                             ; 66 (0)      ; 38 (0)                    ; 0 (0)         ; 5120        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (0)       ; 4 (0)             ; 34 (0)           ; |DDS_top|DDS:u4|sin_rom:u3|altsyncram:altsyncram_component                                                                                                             ; work         ;
;             |altsyncram_mo91:auto_generated|                           ; 66 (0)      ; 38 (0)                    ; 0 (0)         ; 5120        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (0)       ; 4 (0)             ; 34 (0)           ; |DDS_top|DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated                                                                              ; work         ;
;                |altsyncram_t192:altsyncram1|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5120        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDS_top|DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1                                                  ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                             ; 66 (43)     ; 38 (29)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (14)      ; 4 (4)             ; 34 (25)          ; |DDS_top|DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 23 (23)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 9 (9)            ; |DDS_top|DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
;       |squ_rom:u5|                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5120        ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDS_top|DDS:u4|squ_rom:u5                                                                                                                                             ; work         ;
;          |altsyncram:altsyncram_component|                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5120        ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDS_top|DDS:u4|squ_rom:u5|altsyncram:altsyncram_component                                                                                                             ; work         ;
;             |altsyncram_q881:auto_generated|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5120        ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDS_top|DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated                                                                              ; work         ;
;       |tri_rom:u4|                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5120        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDS_top|DDS:u4|tri_rom:u4                                                                                                                                             ; work         ;
;          |altsyncram:altsyncram_component|                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5120        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDS_top|DDS:u4|tri_rom:u4|altsyncram:altsyncram_component                                                                                                             ; work         ;
;             |altsyncram_g881:auto_generated|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5120        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDS_top|DDS:u4|tri_rom:u4|altsyncram:altsyncram_component|altsyncram_g881:auto_generated                                                                              ; work         ;
;    |TLC5615:U5|                                                        ; 35 (35)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 25 (25)          ; |DDS_top|TLC5615:U5                                                                                                                                                    ; work         ;
;    |key:u6|                                                            ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |DDS_top|key:u6                                                                                                                                                        ; work         ;
;    |key:u7|                                                            ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |DDS_top|key:u7                                                                                                                                                        ; work         ;
;    |key:u8|                                                            ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |DDS_top|key:u8                                                                                                                                                        ; work         ;
;    |key:u9|                                                            ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |DDS_top|key:u9                                                                                                                                                        ; work         ;
;    |key_coding:u10|                                                    ; 39 (39)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 33 (33)          ; |DDS_top|key_coding:u10                                                                                                                                                ; work         ;
;    |sld_hub:sld_hub_inst|                                              ; 100 (60)    ; 64 (36)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (24)      ; 8 (8)             ; 56 (31)          ; |DDS_top|sld_hub:sld_hub_inst                                                                                                                                          ; work         ;
;       |sld_rom_sr:hub_info_reg|                                        ; 20 (20)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 9 (9)            ; |DDS_top|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                  ; work         ;
;       |sld_shadow_jsm:shadow_jsm|                                      ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |DDS_top|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                ; work         ;
+------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                          ;
+---------------------+----------+---------------+---------------+-----------------------+-----+
; Name                ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ;
+---------------------+----------+---------------+---------------+-----------------------+-----+
; sclk                ; Output   ; --            ; --            ; --                    ; --  ;
; din                 ; Output   ; --            ; --            ; --                    ; --  ;
; cs                  ; Output   ; --            ; --            ; --                    ; --  ;
; sin_data[0]         ; Output   ; --            ; --            ; --                    ; --  ;
; sin_data[1]         ; Output   ; --            ; --            ; --                    ; --  ;
; sin_data[2]         ; Output   ; --            ; --            ; --                    ; --  ;
; sin_data[3]         ; Output   ; --            ; --            ; --                    ; --  ;
; sin_data[4]         ; Output   ; --            ; --            ; --                    ; --  ;
; sin_data[5]         ; Output   ; --            ; --            ; --                    ; --  ;
; sin_data[6]         ; Output   ; --            ; --            ; --                    ; --  ;
; sin_data[7]         ; Output   ; --            ; --            ; --                    ; --  ;
; sin_data[8]         ; Output   ; --            ; --            ; --                    ; --  ;
; sin_data[9]         ; Output   ; --            ; --            ; --                    ; --  ;
; clk                 ; Input    ; 0             ; 0             ; --                    ; --  ;
; reset               ; Input    ; 6             ; 6             ; --                    ; --  ;
; set_a_key_in        ; Input    ; 6             ; 6             ; --                    ; --  ;
; set_waveform_key_in ; Input    ; 6             ; 6             ; --                    ; --  ;
; set_p_key_in        ; Input    ; 6             ; 6             ; --                    ; --  ;
; set_f_key_in        ; Input    ; 6             ; 6             ; --                    ; --  ;
+---------------------+----------+---------------+---------------+-----------------------+-----+


+---------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                      ;
+---------------------------------------+-------------------+---------+
; Source Pin / Fanout                   ; Pad To Core Index ; Setting ;
+---------------------------------------+-------------------+---------+
; clk                                   ;                   ;         ;
; reset                                 ;                   ;         ;
;      - key_coding:u10|a_control[1]    ; 0                 ; 6       ;
;      - key_coding:u10|a_control[2]    ; 0                 ; 6       ;
;      - key_coding:u10|a_control[3]    ; 0                 ; 6       ;
;      - key_coding:u10|set_waveform[0] ; 0                 ; 6       ;
;      - key_coding:u10|set_waveform[1] ; 0                 ; 6       ;
;      - key_coding:u10|p_control[3]    ; 0                 ; 6       ;
;      - key_coding:u10|p_control[4]    ; 0                 ; 6       ;
;      - key_coding:u10|p_control[5]    ; 0                 ; 6       ;
;      - key_coding:u10|p_control[6]    ; 0                 ; 6       ;
;      - key_coding:u10|p_control[7]    ; 0                 ; 6       ;
;      - key_coding:u10|p_control[8]    ; 0                 ; 6       ;
;      - key_coding:u10|f_control[20]   ; 0                 ; 6       ;
;      - key_coding:u10|f_control[19]   ; 0                 ; 6       ;
;      - key_coding:u10|f_control[18]   ; 0                 ; 6       ;
;      - key_coding:u10|f_control[17]   ; 0                 ; 6       ;
;      - key_coding:u10|f_control[16]   ; 0                 ; 6       ;
;      - key_coding:u10|f_control[15]   ; 0                 ; 6       ;
;      - key_coding:u10|f_control[14]   ; 0                 ; 6       ;
;      - key_coding:u10|f_control[13]   ; 0                 ; 6       ;
;      - key_coding:u10|f_control[12]   ; 0                 ; 6       ;
;      - key_coding:u10|f_control[11]   ; 0                 ; 6       ;
;      - key_coding:u10|f_control[10]   ; 0                 ; 6       ;
;      - key_coding:u10|f_control[9]    ; 0                 ; 6       ;
;      - key_coding:u10|f_control[8]    ; 0                 ; 6       ;
;      - key_coding:u10|f_control[7]    ; 0                 ; 6       ;
;      - key_coding:u10|f_control[6]    ; 0                 ; 6       ;
;      - key_coding:u10|f_control[5]    ; 0                 ; 6       ;
;      - key_coding:u10|f_control[4]    ; 0                 ; 6       ;
;      - key_coding:u10|f_control[3]    ; 0                 ; 6       ;
;      - key_coding:u10|f_control[2]    ; 0                 ; 6       ;
;      - key_coding:u10|a_control[0]    ; 0                 ; 6       ;
;      - key_coding:u10|p_control[2]    ; 0                 ; 6       ;
;      - key_coding:u10|f_control[1]    ; 0                 ; 6       ;
; set_a_key_in                          ;                   ;         ;
;      - key:u8|Selector0~1             ; 0                 ; 6       ;
;      - key:u8|state~22                ; 0                 ; 6       ;
;      - key:u8|state~23                ; 0                 ; 6       ;
;      - key:u8|Selector1~0             ; 0                 ; 6       ;
;      - key:u8|state~24                ; 0                 ; 6       ;
;      - key:u8|state~25                ; 0                 ; 6       ;
;      - key:u8|state.s0~1              ; 0                 ; 6       ;
; set_waveform_key_in                   ;                   ;         ;
;      - key:u6|Selector0~1             ; 0                 ; 6       ;
;      - key:u6|state~22                ; 0                 ; 6       ;
;      - key:u6|state~23                ; 0                 ; 6       ;
;      - key:u6|Selector1~0             ; 0                 ; 6       ;
;      - key:u6|state~24                ; 0                 ; 6       ;
;      - key:u6|state~25                ; 0                 ; 6       ;
;      - key:u6|state.s0~1              ; 0                 ; 6       ;
; set_p_key_in                          ;                   ;         ;
;      - key:u9|Selector0~1             ; 0                 ; 6       ;
;      - key:u9|state~22                ; 0                 ; 6       ;
;      - key:u9|state~23                ; 0                 ; 6       ;
;      - key:u9|Selector1~0             ; 0                 ; 6       ;
;      - key:u9|state~24                ; 0                 ; 6       ;
;      - key:u9|state~25                ; 0                 ; 6       ;
;      - key:u9|state.s0~1              ; 0                 ; 6       ;
; set_f_key_in                          ;                   ;         ;
;      - key:u7|Selector0~1             ; 0                 ; 6       ;
;      - key:u7|state~22                ; 0                 ; 6       ;
;      - key:u7|state~23                ; 0                 ; 6       ;
;      - key:u7|Selector1~0             ; 0                 ; 6       ;
;      - key:u7|state~24                ; 0                 ; 6       ;
;      - key:u7|state~25                ; 0                 ; 6       ;
;      - key:u7|state.s0~1              ; 0                 ; 6       ;
+---------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                             ; Location          ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~0                                                              ; LCCOMB_X12_Y8_N4  ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~1                                                        ; LCCOMB_X13_Y8_N6  ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~5                                                           ; LCCOMB_X10_Y8_N28 ; 4       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~7                                                           ; LCCOMB_X10_Y8_N30 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~8                                                           ; LCCOMB_X10_Y8_N22 ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]~32                                                ; LCCOMB_X12_Y8_N22 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~15      ; LCCOMB_X14_Y6_N30 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~32 ; LCCOMB_X14_Y6_N18 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~39 ; LCCOMB_X15_Y6_N14 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; TLC5615:U5|sclk                                                                                                                                                                  ; LCFF_X3_Y6_N17    ; 10      ; Clock                      ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                     ; JTAG_X1_Y7_N0     ; 104     ; Clock                      ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                     ; JTAG_X1_Y7_N0     ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                                                                              ; PIN_17            ; 6       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                                                                              ; PIN_17            ; 83      ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; key:u6|key_out                                                                                                                                                                   ; LCFF_X2_Y6_N9     ; 2       ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; key:u7|key_out                                                                                                                                                                   ; LCFF_X1_Y6_N21    ; 20      ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; key:u8|key_out                                                                                                                                                                   ; LCFF_X24_Y7_N17   ; 4       ; Clock                      ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; key:u9|key_out                                                                                                                                                                   ; LCFF_X25_Y7_N17   ; 7       ; Clock                      ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; reset                                                                                                                                                                            ; PIN_74            ; 33      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|clr_reg                                                                                                                                                     ; LCFF_X13_Y7_N17   ; 21      ; Async. clear               ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                               ; LCFF_X10_Y8_N3    ; 13      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|irf_reg[1][0]~38                                                                                                                                            ; LCCOMB_X13_Y8_N24 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                               ; LCFF_X14_Y8_N29   ; 9       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|irsr_reg[0]~31                                                                                                                                              ; LCCOMB_X12_Y6_N28 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                 ; LCFF_X15_Y8_N17   ; 18      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|reset_ena_reg                                                                                                                                               ; LCFF_X13_Y7_N31   ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]~32                                                                                                                                     ; LCCOMB_X13_Y7_N28 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~28                                                                                                                       ; LCCOMB_X13_Y6_N4  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~27                                                                                                                  ; LCCOMB_X13_Y6_N6  ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~28                                                                                                                  ; LCCOMB_X13_Y6_N0  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                          ; LCFF_X14_Y7_N31   ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                         ; LCFF_X14_Y7_N11   ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                          ; LCFF_X14_Y7_N1    ; 24      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                          ; LCFF_X13_Y7_N13   ; 8       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|virtual_ir_dr_scan_proc~2                                                                                                                                   ; LCCOMB_X13_Y7_N24 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                         ; LCFF_X12_Y7_N25   ; 19      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                    ;
+------------------------------+-----------------+---------+----------------------+------------------+---------------------------+
; Name                         ; Location        ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------+-----------------+---------+----------------------+------------------+---------------------------+
; TLC5615:U5|sclk              ; LCFF_X3_Y6_N17  ; 10      ; Global Clock         ; GCLK1            ; --                        ;
; altera_internal_jtag~TCKUTAP ; JTAG_X1_Y7_N0   ; 104     ; Global Clock         ; GCLK6            ; --                        ;
; clk                          ; PIN_17          ; 83      ; Global Clock         ; GCLK2            ; --                        ;
; key:u6|key_out               ; LCFF_X2_Y6_N9   ; 2       ; Global Clock         ; GCLK0            ; --                        ;
; key:u7|key_out               ; LCFF_X1_Y6_N21  ; 20      ; Global Clock         ; GCLK3            ; --                        ;
; key:u8|key_out               ; LCFF_X24_Y7_N17 ; 4       ; Global Clock         ; GCLK5            ; --                        ;
; key:u9|key_out               ; LCFF_X25_Y7_N17 ; 7       ; Global Clock         ; GCLK7            ; --                        ;
; sld_hub:sld_hub_inst|clr_reg ; LCFF_X13_Y7_N17 ; 21      ; Global Clock         ; GCLK4            ; --                        ;
+------------------------------+-----------------+---------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                          ; Fan-Out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; reset                                                                                                                                                                         ; 33      ;
; key_coding:u10|a_control[1]                                                                                                                                                   ; 32      ;
; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                       ; 27      ;
; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                       ; 24      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                  ; 23      ;
; key_coding:u10|set_waveform[0]                                                                                                                                                ; 22      ;
; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                      ; 19      ;
; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                              ; 18      ;
; key_coding:u10|a_control[2]                                                                                                                                                   ; 17      ;
; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                       ; 15      ;
; key_coding:u10|a_control[0]                                                                                                                                                   ; 15      ;
; key_coding:u10|a_control[3]                                                                                                                                                   ; 15      ;
; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                            ; 13      ;
; key_coding:u10|set_waveform[1]                                                                                                                                                ; 13      ;
; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                      ; 12      ;
; DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[5]~8                                             ; 12      ;
; DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[5]~8                                             ; 12      ;
; DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[5]~8                                             ; 12      ;
; DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[5]~8                                              ; 12      ;
; DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[5]~8                                              ; 12      ;
; DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[5]~8                                              ; 12      ;
; DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[5]~8                                              ; 12      ;
; DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[5]~8                                              ; 12      ;
; DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|le4a[11]                                                                                                                       ; 11      ;
; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]~32                                             ; 10      ;
; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                        ; 10      ;
; DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[5]~8                                             ; 10      ;
; DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[5]~8                                              ; 10      ;
; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                            ; 9       ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                  ; 9       ;
; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~8                                                        ; 9       ;
; DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|cs2a[1]~4                                                                                                                      ; 9       ;
; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                          ; 8       ;
; sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                              ; 8       ;
; sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                              ; 8       ;
; sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                              ; 8       ;
; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                       ; 8       ;
; TLC5615:U5|count2[1]                                                                                                                                                          ; 8       ;
; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; 8       ;
; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ; 8       ;
; set_f_key_in                                                                                                                                                                  ; 7       ;
; set_p_key_in                                                                                                                                                                  ; 7       ;
; set_waveform_key_in                                                                                                                                                           ; 7       ;
; set_a_key_in                                                                                                                                                                  ; 7       ;
; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                         ; 7       ;
; TLC5615:U5|count2[0]                                                                                                                                                          ; 7       ;
; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ; 7       ;
; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ; 7       ;
; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ; 7       ;
; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                     ; 6       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------------+------------------------------------+
; Name                                                                                                                    ; Type ; Mode           ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M4Ks ; MIF               ; Location                           ;
+-------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------------+------------------------------------+
; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; Dual Clocks  ; 512          ; 10           ; 512          ; 10           ; yes                    ; no                      ; yes                    ; no                      ; 5120 ; 512                         ; 10                          ; 512                         ; 10                          ; 5120                ; 2    ; ./512/sin.mif     ; M4K_X11_Y8, M4K_X11_Y7             ;
; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ALTSYNCRAM                             ; AUTO ; ROM            ; Single Clock ; 512          ; 10           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 5120 ; 512                         ; 10                          ; --                          ; --                          ; 5120                ; 3    ; ./512/squ_rom.mif ; M4K_X23_Y9, M4K_X11_Y9, M4K_X23_Y7 ;
; DDS:u4|tri_rom:u4|altsyncram:altsyncram_component|altsyncram_g881:auto_generated|ALTSYNCRAM                             ; AUTO ; ROM            ; Single Clock ; 512          ; 10           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 5120 ; 512                         ; 10                          ; --                          ; --                          ; 5120                ; 3    ; ./512/tri_rom.mif ; M4K_X23_Y9, M4K_X11_Y9, M4K_X23_Y7 ;
+-------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------------+------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------+
; Interconnect Usage Summary                          ;
+----------------------------+------------------------+
; Interconnect Resource Type ; Usage                  ;
+----------------------------+------------------------+
; Block interconnects        ; 641 / 15,666 ( 4 % )   ;
; C16 interconnects          ; 2 / 812 ( < 1 % )      ;
; C4 interconnects           ; 265 / 11,424 ( 2 % )   ;
; Direct links               ; 149 / 15,666 ( < 1 % ) ;
; Global clocks              ; 8 / 8 ( 100 % )        ;
; Local interconnects        ; 302 / 4,608 ( 7 % )    ;
; R24 interconnects          ; 9 / 652 ( 1 % )        ;
; R4 interconnects           ; 370 / 13,328 ( 3 % )   ;
+----------------------------+------------------------+


+---------------------------------------------------------------------------+
; LAB Logic Elements                                                        ;
+--------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 9.98) ; Number of LABs  (Total = 52) ;
+--------------------------------------------+------------------------------+
; 1                                          ; 8                            ;
; 2                                          ; 4                            ;
; 3                                          ; 0                            ;
; 4                                          ; 2                            ;
; 5                                          ; 1                            ;
; 6                                          ; 1                            ;
; 7                                          ; 7                            ;
; 8                                          ; 0                            ;
; 9                                          ; 1                            ;
; 10                                         ; 2                            ;
; 11                                         ; 0                            ;
; 12                                         ; 1                            ;
; 13                                         ; 1                            ;
; 14                                         ; 1                            ;
; 15                                         ; 1                            ;
; 16                                         ; 22                           ;
+--------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 1.31) ; Number of LABs  (Total = 52) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 15                           ;
; 1 Clock                            ; 29                           ;
; 1 Clock enable                     ; 7                            ;
; 1 Sync. clear                      ; 4                            ;
; 1 Sync. load                       ; 1                            ;
; 2 Async. clears                    ; 2                            ;
; 2 Clock enables                    ; 1                            ;
; 2 Clocks                           ; 9                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 13.92) ; Number of LABs  (Total = 52) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 1                            ;
; 1                                            ; 4                            ;
; 2                                            ; 4                            ;
; 3                                            ; 1                            ;
; 4                                            ; 3                            ;
; 5                                            ; 0                            ;
; 6                                            ; 1                            ;
; 7                                            ; 0                            ;
; 8                                            ; 0                            ;
; 9                                            ; 0                            ;
; 10                                           ; 1                            ;
; 11                                           ; 2                            ;
; 12                                           ; 1                            ;
; 13                                           ; 1                            ;
; 14                                           ; 8                            ;
; 15                                           ; 5                            ;
; 16                                           ; 1                            ;
; 17                                           ; 2                            ;
; 18                                           ; 3                            ;
; 19                                           ; 1                            ;
; 20                                           ; 2                            ;
; 21                                           ; 1                            ;
; 22                                           ; 1                            ;
; 23                                           ; 1                            ;
; 24                                           ; 2                            ;
; 25                                           ; 1                            ;
; 26                                           ; 1                            ;
; 27                                           ; 1                            ;
; 28                                           ; 1                            ;
; 29                                           ; 0                            ;
; 30                                           ; 0                            ;
; 31                                           ; 0                            ;
; 32                                           ; 2                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 5.92) ; Number of LABs  (Total = 52) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 1                            ;
; 1                                               ; 15                           ;
; 2                                               ; 5                            ;
; 3                                               ; 1                            ;
; 4                                               ; 3                            ;
; 5                                               ; 2                            ;
; 6                                               ; 1                            ;
; 7                                               ; 6                            ;
; 8                                               ; 1                            ;
; 9                                               ; 5                            ;
; 10                                              ; 3                            ;
; 11                                              ; 0                            ;
; 12                                              ; 1                            ;
; 13                                              ; 2                            ;
; 14                                              ; 3                            ;
; 15                                              ; 2                            ;
; 16                                              ; 0                            ;
; 17                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                        ;
+---------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 9.92) ; Number of LABs  (Total = 52) ;
+---------------------------------------------+------------------------------+
; 0                                           ; 0                            ;
; 1                                           ; 3                            ;
; 2                                           ; 6                            ;
; 3                                           ; 8                            ;
; 4                                           ; 2                            ;
; 5                                           ; 2                            ;
; 6                                           ; 2                            ;
; 7                                           ; 3                            ;
; 8                                           ; 1                            ;
; 9                                           ; 3                            ;
; 10                                          ; 2                            ;
; 11                                          ; 1                            ;
; 12                                          ; 5                            ;
; 13                                          ; 1                            ;
; 14                                          ; 0                            ;
; 15                                          ; 0                            ;
; 16                                          ; 0                            ;
; 17                                          ; 2                            ;
; 18                                          ; 2                            ;
; 19                                          ; 0                            ;
; 20                                          ; 2                            ;
; 21                                          ; 0                            ;
; 22                                          ; 0                            ;
; 23                                          ; 2                            ;
; 24                                          ; 0                            ;
; 25                                          ; 2                            ;
; 26                                          ; 2                            ;
; 27                                          ; 0                            ;
; 28                                          ; 0                            ;
; 29                                          ; 1                            ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; nCEO                                         ; As output driving ground ;
; ASDO,nCSO                                    ; As input tri-stated      ;
; Reserve all unused pins                      ; As input tri-stated      ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing                      ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clk             ; clk                  ; 0.806             ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Mon May 05 17:05:48 2014
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off DDS_sin -c DDS_sin
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Selected device EP2C5T144C8 for design "DDS_sin"
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP2C5T144I8 is compatible
    Info: Device EP2C8T144C8 is compatible
    Info: Device EP2C8T144I8 is compatible
Info: Fitter converted 3 user pins into dedicated programming pins
    Info: Pin ~ASDO~ is reserved at location 1
    Info: Pin ~nCSO~ is reserved at location 2
    Info: Pin ~LVDS41p/nCEO~ is reserved at location 76
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning: No exact pin location assignment(s) for 10 pins of 19 total pins
    Info: Pin sin_data[0] not assigned to an exact location on the device
    Info: Pin sin_data[1] not assigned to an exact location on the device
    Info: Pin sin_data[2] not assigned to an exact location on the device
    Info: Pin sin_data[3] not assigned to an exact location on the device
    Info: Pin sin_data[4] not assigned to an exact location on the device
    Info: Pin sin_data[5] not assigned to an exact location on the device
    Info: Pin sin_data[6] not assigned to an exact location on the device
    Info: Pin sin_data[7] not assigned to an exact location on the device
    Info: Pin sin_data[8] not assigned to an exact location on the device
    Info: Pin sin_data[9] not assigned to an exact location on the device
Info: Fitter is using the Classic Timing Analyzer
Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time.
Info: Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node TLC5615:U5|sclk
        Info: Destination node key:u8|key_out
        Info: Destination node key:u6|key_out
        Info: Destination node key:u9|key_out
        Info: Destination node key:u7|key_out
Info: Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node key:u7|key_out 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node key:u7|Selector0~1
Info: Automatically promoted node TLC5615:U5|sclk 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node TLC5615:U5|sclk~0
        Info: Destination node sclk
Info: Automatically promoted node key:u9|key_out 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node key:u9|Selector0~1
Info: Automatically promoted node key:u8|key_out 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node key:u8|Selector0~1
Info: Automatically promoted node key:u6|key_out 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node key:u6|Selector0~1
Info: Automatically promoted node sld_hub:sld_hub_inst|clr_reg 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node sld_hub:sld_hub_inst|clr_reg~_wirecell
Info: Starting register packing
Info: Finished register packing
    Extra Info: No registers were packed into other blocks
Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info: Number of I/O pins in group: 10 (unused VREF, 3.3V VCCIO, 0 input, 10 output, 0 bidirectional)
        Info: I/O standards used: 3.3-V LVTTL.
Info: I/O bank details before I/O pin placement
    Info: Statistics of I/O banks
        Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 7 total pin(s) used --  16 pins available
        Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available
        Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  21 pins available
        Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  17 pins available
Info: Fitter preparation operations ending: elapsed time is 00:00:01
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:01
Info: Slack time is -53.451 ns between source memory "DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg8" and destination register "TLC5615:U5|din_reg[0]"
    Info: + Largest memory to register requirement is 0.611 ns
    Info:   Shortest clock path from clock "clk" to destination register is 2.494 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 6; CLK Node = 'clk'
        Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 348; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'TLC5615:U5|din_reg[0]'
        Info: Total cell delay = 1.520 ns ( 60.95 % )
        Info: Total interconnect delay = 0.974 ns ( 39.05 % )
    Info:   Longest clock path from clock "clk" to destination register is 2.494 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 6; CLK Node = 'clk'
        Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 348; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'TLC5615:U5|din_reg[0]'
        Info: Total cell delay = 1.520 ns ( 60.95 % )
        Info: Total interconnect delay = 0.974 ns ( 39.05 % )
    Info:   Shortest clock path from clock "clk" to source register is 2.663 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 6; CLK Node = 'clk'
        Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 348; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.832 ns) + CELL(0.835 ns) = 2.663 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg8'
        Info: Total cell delay = 1.689 ns ( 63.42 % )
        Info: Total interconnect delay = 0.974 ns ( 36.58 % )
    Info:   Longest clock path from clock "clk" to source register is 2.663 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 6; CLK Node = 'clk'
        Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 348; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.832 ns) + CELL(0.835 ns) = 2.663 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg8'
        Info: Total cell delay = 1.689 ns ( 63.42 % )
        Info: Total interconnect delay = 0.974 ns ( 36.58 % )
    Info:   Micro clock to output delay of source is 0.260 ns
    Info:   Micro setup delay of destination is -0.040 ns
    Info: - Longest memory to register delay is 54.062 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg8'
        Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|q_a[1]'
        Info: 3: + IC(1.581 ns) + CELL(0.651 ns) = 5.993 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4|Mux8~0'
        Info: 4: + IC(0.605 ns) + CELL(0.206 ns) = 6.804 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'DDS:u4|Mux8~1'
        Info: 5: + IC(1.321 ns) + CELL(0.206 ns) = 8.331 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|le3a[2]'
        Info: 6: + IC(0.605 ns) + CELL(0.596 ns) = 9.532 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~34'
        Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 9.618 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~36'
        Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 9.704 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~38'
        Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 9.790 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~40'
        Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 9.876 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~42'
        Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 9.962 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~44'
        Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 10.048 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~46'
        Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 10.134 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~48'
        Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 10.220 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~50'
        Info: 15: + IC(0.000 ns) + CELL(0.506 ns) = 10.726 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~51'
        Info: 16: + IC(0.912 ns) + CELL(0.596 ns) = 12.234 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~62'
        Info: 17: + IC(0.000 ns) + CELL(0.506 ns) = 12.740 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~63'
        Info: 18: + IC(1.251 ns) + CELL(0.621 ns) = 14.612 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[2]~3'
        Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 14.698 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[3]~5'
        Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 14.784 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[4]~7'
        Info: 21: + IC(0.000 ns) + CELL(0.506 ns) = 15.290 ns; Loc. = Unassigned; Fanout = 10; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[5]~8'
        Info: 22: + IC(0.860 ns) + CELL(0.624 ns) = 16.774 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[22]~102'
        Info: 23: + IC(1.251 ns) + CELL(0.621 ns) = 18.646 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[3]~5'
        Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 18.732 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[4]~7'
        Info: 25: + IC(0.000 ns) + CELL(0.506 ns) = 19.238 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[5]~8'
        Info: 26: + IC(1.702 ns) + CELL(0.206 ns) = 21.146 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[27]~255'
        Info: 27: + IC(1.303 ns) + CELL(0.621 ns) = 23.070 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[3]~5'
        Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 23.156 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[4]~7'
        Info: 29: + IC(0.000 ns) + CELL(0.506 ns) = 23.662 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[5]~8'
        Info: 30: + IC(0.912 ns) + CELL(0.624 ns) = 25.198 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[31]~83'
        Info: 31: + IC(0.885 ns) + CELL(0.621 ns) = 26.704 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[2]~3'
        Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 26.790 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[3]~5'
        Info: 33: + IC(0.000 ns) + CELL(0.086 ns) = 26.876 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[4]~7'
        Info: 34: + IC(0.000 ns) + CELL(0.506 ns) = 27.382 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[5]~8'
        Info: 35: + IC(0.911 ns) + CELL(0.206 ns) = 28.499 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[37]~257'
        Info: 36: + IC(0.885 ns) + CELL(0.621 ns) = 30.005 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[3]~5'
        Info: 37: + IC(0.000 ns) + CELL(0.086 ns) = 30.091 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[4]~7'
        Info: 38: + IC(0.000 ns) + CELL(0.506 ns) = 30.597 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[5]~8'
        Info: 39: + IC(0.493 ns) + CELL(0.624 ns) = 31.714 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[41]~63'
        Info: 40: + IC(1.250 ns) + CELL(0.621 ns) = 33.585 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[2]~3'
        Info: 41: + IC(0.000 ns) + CELL(0.086 ns) = 33.671 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[3]~5'
        Info: 42: + IC(0.000 ns) + CELL(0.086 ns) = 33.757 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[4]~7'
        Info: 43: + IC(0.000 ns) + CELL(0.506 ns) = 34.263 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[5]~8'
        Info: 44: + IC(1.277 ns) + CELL(0.206 ns) = 35.746 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[47]~259'
        Info: 45: + IC(0.885 ns) + CELL(0.621 ns) = 37.252 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[3]~5'
        Info: 46: + IC(0.000 ns) + CELL(0.086 ns) = 37.338 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[4]~7'
        Info: 47: + IC(0.000 ns) + CELL(0.506 ns) = 37.844 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[5]~8'
        Info: 48: + IC(1.339 ns) + CELL(0.206 ns) = 39.389 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[52]~260'
        Info: 49: + IC(1.312 ns) + CELL(0.621 ns) = 41.322 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[3]~5'
        Info: 50: + IC(0.000 ns) + CELL(0.086 ns) = 41.408 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[4]~7'
        Info: 51: + IC(0.000 ns) + CELL(0.506 ns) = 41.914 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[5]~8'
        Info: 52: + IC(0.921 ns) + CELL(0.624 ns) = 43.459 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[56]~33'
        Info: 53: + IC(0.885 ns) + CELL(0.621 ns) = 44.965 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[2]~3'
        Info: 54: + IC(0.000 ns) + CELL(0.086 ns) = 45.051 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[3]~5'
        Info: 55: + IC(0.000 ns) + CELL(0.086 ns) = 45.137 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[4]~7'
        Info: 56: + IC(0.000 ns) + CELL(0.506 ns) = 45.643 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[5]~8'
        Info: 57: + IC(0.912 ns) + CELL(0.206 ns) = 46.761 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[62]~262'
        Info: 58: + IC(1.250 ns) + CELL(0.621 ns) = 48.632 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[3]~5'
        Info: 59: + IC(0.000 ns) + CELL(0.086 ns) = 48.718 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[4]~7'
        Info: 60: + IC(0.000 ns) + CELL(0.506 ns) = 49.224 ns; Loc. = Unassigned; Fanout = 10; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[5]~8'
        Info: 61: + IC(0.859 ns) + CELL(0.624 ns) = 50.707 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[66]~13'
        Info: 62: + IC(1.251 ns) + CELL(0.621 ns) = 52.579 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[2]~3'
        Info: 63: + IC(0.000 ns) + CELL(0.086 ns) = 52.665 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[3]~5'
        Info: 64: + IC(0.000 ns) + CELL(0.086 ns) = 52.751 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[4]~7'
        Info: 65: + IC(0.000 ns) + CELL(0.506 ns) = 53.257 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[5]~8'
        Info: 66: + IC(0.160 ns) + CELL(0.537 ns) = 53.954 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'TLC5615:U5|din_reg[0]~4'
        Info: 67: + IC(0.000 ns) + CELL(0.108 ns) = 54.062 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'TLC5615:U5|din_reg[0]'
        Info: Total cell delay = 26.284 ns ( 48.62 % )
        Info: Total interconnect delay = 27.778 ns ( 51.38 % )
Info: Estimated most critical path is memory to register delay of 54.062 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y8; Fanout = 1; MEM Node = 'DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg8'
    Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X11_Y8; Fanout = 1; MEM Node = 'DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|q_a[1]'
    Info: 3: + IC(1.581 ns) + CELL(0.651 ns) = 5.993 ns; Loc. = LAB_X17_Y9; Fanout = 1; COMB Node = 'DDS:u4|Mux8~0'
    Info: 4: + IC(0.605 ns) + CELL(0.206 ns) = 6.804 ns; Loc. = LAB_X17_Y9; Fanout = 5; COMB Node = 'DDS:u4|Mux8~1'
    Info: 5: + IC(1.321 ns) + CELL(0.206 ns) = 8.331 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|le3a[2]'
    Info: 6: + IC(0.605 ns) + CELL(0.596 ns) = 9.532 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~34'
    Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 9.618 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~36'
    Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 9.704 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~38'
    Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 9.790 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~40'
    Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 9.876 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~42'
    Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 9.962 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~44'
    Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 10.048 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~46'
    Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 10.134 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~48'
    Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 10.220 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~50'
    Info: 15: + IC(0.000 ns) + CELL(0.506 ns) = 10.726 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~51'
    Info: 16: + IC(0.912 ns) + CELL(0.596 ns) = 12.234 ns; Loc. = LAB_X19_Y10; Fanout = 2; COMB Node = 'DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~62'
    Info: 17: + IC(0.000 ns) + CELL(0.506 ns) = 12.740 ns; Loc. = LAB_X19_Y10; Fanout = 4; COMB Node = 'DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~63'
    Info: 18: + IC(1.251 ns) + CELL(0.621 ns) = 14.612 ns; Loc. = LAB_X22_Y10; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[2]~3'
    Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 14.698 ns; Loc. = LAB_X22_Y10; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[3]~5'
    Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 14.784 ns; Loc. = LAB_X22_Y10; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[4]~7'
    Info: 21: + IC(0.000 ns) + CELL(0.506 ns) = 15.290 ns; Loc. = LAB_X22_Y10; Fanout = 10; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[5]~8'
    Info: 22: + IC(0.860 ns) + CELL(0.624 ns) = 16.774 ns; Loc. = LAB_X19_Y10; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[22]~102'
    Info: 23: + IC(1.251 ns) + CELL(0.621 ns) = 18.646 ns; Loc. = LAB_X22_Y10; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[3]~5'
    Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 18.732 ns; Loc. = LAB_X22_Y10; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[4]~7'
    Info: 25: + IC(0.000 ns) + CELL(0.506 ns) = 19.238 ns; Loc. = LAB_X22_Y10; Fanout = 12; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[5]~8'
    Info: 26: + IC(1.702 ns) + CELL(0.206 ns) = 21.146 ns; Loc. = LAB_X26_Y12; Fanout = 3; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[27]~255'
    Info: 27: + IC(1.303 ns) + CELL(0.621 ns) = 23.070 ns; Loc. = LAB_X26_Y10; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[3]~5'
    Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 23.156 ns; Loc. = LAB_X26_Y10; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[4]~7'
    Info: 29: + IC(0.000 ns) + CELL(0.506 ns) = 23.662 ns; Loc. = LAB_X26_Y10; Fanout = 12; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[5]~8'
    Info: 30: + IC(0.912 ns) + CELL(0.624 ns) = 25.198 ns; Loc. = LAB_X26_Y12; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[31]~83'
    Info: 31: + IC(0.885 ns) + CELL(0.621 ns) = 26.704 ns; Loc. = LAB_X27_Y12; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[2]~3'
    Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 26.790 ns; Loc. = LAB_X27_Y12; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[3]~5'
    Info: 33: + IC(0.000 ns) + CELL(0.086 ns) = 26.876 ns; Loc. = LAB_X27_Y12; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[4]~7'
    Info: 34: + IC(0.000 ns) + CELL(0.506 ns) = 27.382 ns; Loc. = LAB_X27_Y12; Fanout = 12; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[5]~8'
    Info: 35: + IC(0.911 ns) + CELL(0.206 ns) = 28.499 ns; Loc. = LAB_X26_Y12; Fanout = 3; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[37]~257'
    Info: 36: + IC(0.885 ns) + CELL(0.621 ns) = 30.005 ns; Loc. = LAB_X27_Y12; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[3]~5'
    Info: 37: + IC(0.000 ns) + CELL(0.086 ns) = 30.091 ns; Loc. = LAB_X27_Y12; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[4]~7'
    Info: 38: + IC(0.000 ns) + CELL(0.506 ns) = 30.597 ns; Loc. = LAB_X27_Y12; Fanout = 12; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[5]~8'
    Info: 39: + IC(0.493 ns) + CELL(0.624 ns) = 31.714 ns; Loc. = LAB_X26_Y12; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[41]~63'
    Info: 40: + IC(1.250 ns) + CELL(0.621 ns) = 33.585 ns; Loc. = LAB_X24_Y12; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[2]~3'
    Info: 41: + IC(0.000 ns) + CELL(0.086 ns) = 33.671 ns; Loc. = LAB_X24_Y12; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[3]~5'
    Info: 42: + IC(0.000 ns) + CELL(0.086 ns) = 33.757 ns; Loc. = LAB_X24_Y12; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[4]~7'
    Info: 43: + IC(0.000 ns) + CELL(0.506 ns) = 34.263 ns; Loc. = LAB_X24_Y12; Fanout = 12; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[5]~8'
    Info: 44: + IC(1.277 ns) + CELL(0.206 ns) = 35.746 ns; Loc. = LAB_X26_Y12; Fanout = 3; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[47]~259'
    Info: 45: + IC(0.885 ns) + CELL(0.621 ns) = 37.252 ns; Loc. = LAB_X25_Y12; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[3]~5'
    Info: 46: + IC(0.000 ns) + CELL(0.086 ns) = 37.338 ns; Loc. = LAB_X25_Y12; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[4]~7'
    Info: 47: + IC(0.000 ns) + CELL(0.506 ns) = 37.844 ns; Loc. = LAB_X25_Y12; Fanout = 12; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[5]~8'
    Info: 48: + IC(1.339 ns) + CELL(0.206 ns) = 39.389 ns; Loc. = LAB_X25_Y9; Fanout = 3; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[52]~260'
    Info: 49: + IC(1.312 ns) + CELL(0.621 ns) = 41.322 ns; Loc. = LAB_X25_Y12; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[3]~5'
    Info: 50: + IC(0.000 ns) + CELL(0.086 ns) = 41.408 ns; Loc. = LAB_X25_Y12; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[4]~7'
    Info: 51: + IC(0.000 ns) + CELL(0.506 ns) = 41.914 ns; Loc. = LAB_X25_Y12; Fanout = 12; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[5]~8'
    Info: 52: + IC(0.921 ns) + CELL(0.624 ns) = 43.459 ns; Loc. = LAB_X25_Y9; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[56]~33'
    Info: 53: + IC(0.885 ns) + CELL(0.621 ns) = 44.965 ns; Loc. = LAB_X26_Y9; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[2]~3'
    Info: 54: + IC(0.000 ns) + CELL(0.086 ns) = 45.051 ns; Loc. = LAB_X26_Y9; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[3]~5'
    Info: 55: + IC(0.000 ns) + CELL(0.086 ns) = 45.137 ns; Loc. = LAB_X26_Y9; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[4]~7'
    Info: 56: + IC(0.000 ns) + CELL(0.506 ns) = 45.643 ns; Loc. = LAB_X26_Y9; Fanout = 12; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[5]~8'
    Info: 57: + IC(0.912 ns) + CELL(0.206 ns) = 46.761 ns; Loc. = LAB_X25_Y9; Fanout = 3; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[62]~262'
    Info: 58: + IC(1.250 ns) + CELL(0.621 ns) = 48.632 ns; Loc. = LAB_X27_Y9; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[3]~5'
    Info: 59: + IC(0.000 ns) + CELL(0.086 ns) = 48.718 ns; Loc. = LAB_X27_Y9; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[4]~7'
    Info: 60: + IC(0.000 ns) + CELL(0.506 ns) = 49.224 ns; Loc. = LAB_X27_Y9; Fanout = 10; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[5]~8'
    Info: 61: + IC(0.859 ns) + CELL(0.624 ns) = 50.707 ns; Loc. = LAB_X24_Y9; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[66]~13'
    Info: 62: + IC(1.251 ns) + CELL(0.621 ns) = 52.579 ns; Loc. = LAB_X27_Y9; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[2]~3'
    Info: 63: + IC(0.000 ns) + CELL(0.086 ns) = 52.665 ns; Loc. = LAB_X27_Y9; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[3]~5'
    Info: 64: + IC(0.000 ns) + CELL(0.086 ns) = 52.751 ns; Loc. = LAB_X27_Y9; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[4]~7'
    Info: 65: + IC(0.000 ns) + CELL(0.506 ns) = 53.257 ns; Loc. = LAB_X27_Y9; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[5]~8'
    Info: 66: + IC(0.160 ns) + CELL(0.537 ns) = 53.954 ns; Loc. = LAB_X27_Y9; Fanout = 1; COMB Node = 'TLC5615:U5|din_reg[0]~4'
    Info: 67: + IC(0.000 ns) + CELL(0.108 ns) = 54.062 ns; Loc. = LAB_X27_Y9; Fanout = 1; REG Node = 'TLC5615:U5|din_reg[0]'
    Info: Total cell delay = 26.284 ns ( 48.62 % )
    Info: Total interconnect delay = 27.778 ns ( 51.38 % )
Info: Fitter routing operations beginning
Info: Average interconnect usage is 2% of the available device resources
    Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14
Info: Fitter routing operations ending: elapsed time is 00:00:01
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info: Optimizations that may affect the design's routability were skipped
    Info: Optimizations that may affect the design's timing were skipped
Info: Fitter merged 3 physical RAM blocks that contain multiple logical RAM slices into a single location
    Info: Following physical RAM blocks contain multiple logical RAM slices
        Info: Physical RAM block M4K_X23_Y9 contains the following logical RAM slices
            Info: RAM slice: DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6
            Info: RAM slice: DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a7
            Info: RAM slice: DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a8
            Info: RAM slice: DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a9
            Info: RAM slice: DDS:u4|tri_rom:u4|altsyncram:altsyncram_component|altsyncram_g881:auto_generated|ram_block1a5
            Info: RAM slice: DDS:u4|tri_rom:u4|altsyncram:altsyncram_component|altsyncram_g881:auto_generated|ram_block1a6
            Info: RAM slice: DDS:u4|tri_rom:u4|altsyncram:altsyncram_component|altsyncram_g881:auto_generated|ram_block1a7
            Info: RAM slice: DDS:u4|tri_rom:u4|altsyncram:altsyncram_component|altsyncram_g881:auto_generated|ram_block1a8
            Info: RAM slice: DDS:u4|tri_rom:u4|altsyncram:altsyncram_component|altsyncram_g881:auto_generated|ram_block1a9
        Info: Physical RAM block M4K_X11_Y9 contains the following logical RAM slices
            Info: RAM slice: DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1
            Info: RAM slice: DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a2
            Info: RAM slice: DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a3
            Info: RAM slice: DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a4
            Info: RAM slice: DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a5
            Info: RAM slice: DDS:u4|tri_rom:u4|altsyncram:altsyncram_component|altsyncram_g881:auto_generated|ram_block1a1
            Info: RAM slice: DDS:u4|tri_rom:u4|altsyncram:altsyncram_component|altsyncram_g881:auto_generated|ram_block1a2
            Info: RAM slice: DDS:u4|tri_rom:u4|altsyncram:altsyncram_component|altsyncram_g881:auto_generated|ram_block1a3
            Info: RAM slice: DDS:u4|tri_rom:u4|altsyncram:altsyncram_component|altsyncram_g881:auto_generated|ram_block1a4
        Info: Physical RAM block M4K_X23_Y7 contains the following logical RAM slices
            Info: RAM slice: DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0
            Info: RAM slice: DDS:u4|tri_rom:u4|altsyncram:altsyncram_component|altsyncram_g881:auto_generated|ram_block1a0
Info: Started post-fitting delay annotation
Warning: Found 13 output pins without output pin load capacitance assignment
    Info: Pin "sclk" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "din" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "cs" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sin_data[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sin_data[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sin_data[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sin_data[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sin_data[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sin_data[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sin_data[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sin_data[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sin_data[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sin_data[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info: Generated suppressed messages file G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_sin.fit.smsg
Info: Quartus II Fitter was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 205 megabytes
    Info: Processing ended: Mon May 05 17:06:00 2014
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:12


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_sin.fit.smsg.


