# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../EmbeddedTestFramework.srcs/sources_1/bd/EmbeddedTestFramework/ipshared/ec67/hdl" --include "../../../../EmbeddedTestFramework.srcs/sources_1/bd/EmbeddedTestFramework/ipshared/5bb9/hdl/verilog" --include "../../../../EmbeddedTestFramework.srcs/sources_1/bd/EmbeddedTestFramework/ipshared/70fd/hdl" --include "../../../../EmbeddedTestFramework.srcs/sources_1/bd/EmbeddedTestFramework/ipshared/b65a" --include "C:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../EmbeddedTestFramework.srcs/sources_1/bd/EmbeddedTestFramework/ip/EmbeddedTestFramework_processing_system7_0_0/sim/EmbeddedTestFramework_processing_system7_0_0.v" \
"../../../../EmbeddedTestFramework.srcs/sources_1/bd/EmbeddedTestFramework/ip/EmbeddedTestFramework_xlconcat_0_0/sim/EmbeddedTestFramework_xlconcat_0_0.v" \
"../../../../EmbeddedTestFramework.srcs/sources_1/bd/EmbeddedTestFramework/ip/EmbeddedTestFramework_xbar_0/sim/EmbeddedTestFramework_xbar_0.v" \
"../../../../EmbeddedTestFramework.srcs/sources_1/bd/EmbeddedTestFramework/ip/EmbeddedTestFramework_clk_wiz_0_0/EmbeddedTestFramework_clk_wiz_0_0_clk_wiz.v" \
"../../../../EmbeddedTestFramework.srcs/sources_1/bd/EmbeddedTestFramework/ip/EmbeddedTestFramework_clk_wiz_0_0/EmbeddedTestFramework_clk_wiz_0_0.v" \
"../../../../EmbeddedTestFramework.srcs/sources_1/bd/EmbeddedTestFramework/ip/EmbeddedTestFramework_blk_mem_gen_0_0/sim/EmbeddedTestFramework_blk_mem_gen_0_0.v" \
"../../../../EmbeddedTestFramework.srcs/sources_1/bd/EmbeddedTestFramework/ip/EmbeddedTestFramework_util_vector_logic_0_0/sim/EmbeddedTestFramework_util_vector_logic_0_0.v" \
"../../../../EmbeddedTestFramework.srcs/sources_1/bd/EmbeddedTestFramework/ip/EmbeddedTestFramework_auto_pc_5/sim/EmbeddedTestFramework_auto_pc_5.v" \
"../../../../EmbeddedTestFramework.srcs/sources_1/bd/EmbeddedTestFramework/ip/EmbeddedTestFramework_auto_pc_4/sim/EmbeddedTestFramework_auto_pc_4.v" \
"../../../../EmbeddedTestFramework.srcs/sources_1/bd/EmbeddedTestFramework/ip/EmbeddedTestFramework_auto_pc_3/sim/EmbeddedTestFramework_auto_pc_3.v" \
"../../../../EmbeddedTestFramework.srcs/sources_1/bd/EmbeddedTestFramework/ip/EmbeddedTestFramework_auto_pc_2/sim/EmbeddedTestFramework_auto_pc_2.v" \
"../../../../EmbeddedTestFramework.srcs/sources_1/bd/EmbeddedTestFramework/ip/EmbeddedTestFramework_auto_pc_1/sim/EmbeddedTestFramework_auto_pc_1.v" \
"../../../../EmbeddedTestFramework.srcs/sources_1/bd/EmbeddedTestFramework/ip/EmbeddedTestFramework_auto_pc_0/sim/EmbeddedTestFramework_auto_pc_0.v" \
"../../../../EmbeddedTestFramework.srcs/sources_1/bd/EmbeddedTestFramework/ip/EmbeddedTestFramework_s00_data_fifo_0/sim/EmbeddedTestFramework_s00_data_fifo_0.v" \
"../../../../EmbeddedTestFramework.srcs/sources_1/bd/EmbeddedTestFramework/ip/EmbeddedTestFramework_auto_pc_6/sim/EmbeddedTestFramework_auto_pc_6.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
