v 20041228 1
C 67300 63300 1 270 0 capacitor-1.sym
{
T 67800 63100 5 10 1 1 270 0 1
refdes=C1
T 67300 63300 5 10 1 1 0 0 1
value=1uF
}
N 66900 63800 67500 63800 4
{
T 67200 63900 5 10 1 1 0 0 1
netname=out
}
N 66000 63800 65400 63800 4
{
T 65500 63900 5 10 1 1 0 0 1
netname=in
}
N 65400 63800 65400 63500 4
N 67500 63300 67500 63800 4
C 66000 63700 1 0 0 resistor-1.sym
{
T 66200 64000 5 10 1 1 0 0 1
refdes=R1
T 66000 63700 5 10 1 1 0 0 1
value=1k
}
C 66400 61700 1 0 0 gnd-1.sym
N 65400 62000 65400 62300 4
N 65400 62000 67500 62000 4
N 67500 62000 67500 62400 4
C 65100 62300 1 0 0 vdc-1.sym
{
T 65800 62950 5 10 1 1 0 0 1
refdes=V1
T 65800 62750 5 10 1 1 0 0 1
value=DC 1V
}
C 63300 64600 1 0 0 spice-include-1.sym
{
T 63400 65000 5 10 1 1 0 0 1
refdes=A1
T 63800 64700 5 10 1 1 0 0 1
file=simulation.cmd
}
