int
F_1 ( T_1 )
{
struct V_1 * V_2 = V_3 -> V_4 . V_5 . V_6 . V_2 ;
const T_2 V_7 = F_2 ( V_2 , 0x640414 + ( V_8 * 0x300 ) ) ;
const T_2 V_9 = F_2 ( V_2 , 0x64041c + ( V_8 * 0x300 ) ) ;
const T_2 V_10 = F_2 ( V_2 , 0x640420 + ( V_8 * 0x300 ) ) ;
union {
struct V_11 V_12 ;
} * args = V_13 ;
int V_14 ;
F_3 ( V_15 , L_1 , V_16 ) ;
if ( F_4 ( args -> V_12 , 0 , 0 , false ) ) {
F_3 ( V_15 , L_2 ,
args -> V_12 . V_17 ) ;
args -> V_12 . V_18 = ( V_9 & 0xffff0000 ) >> 16 ;
args -> V_12 . V_19 = ( V_9 & 0x0000ffff ) ;
args -> V_12 . V_20 = ( V_10 & 0xffff0000 ) >> 16 ;
args -> V_12 . V_21 = ( V_10 & 0x0000ffff ) ;
args -> V_12 . V_22 = ( V_7 & 0xffff0000 ) >> 16 ;
args -> V_12 . V_23 = ( V_7 & 0x0000ffff ) ;
args -> V_12 . time [ 0 ] = F_5 ( F_6 () ) ;
args -> V_12 . V_24 =
F_2 ( V_2 , 0x616340 + ( V_8 * 0x800 ) ) & 0xffff ;
args -> V_12 . time [ 1 ] = F_5 ( F_6 () ) ;
args -> V_12 . V_25 =
F_2 ( V_2 , 0x616344 + ( V_8 * 0x800 ) ) & 0xffff ;
} else
return V_14 ;
return 0 ;
}
void
F_7 ( struct V_26 * V_27 )
{
struct V_1 * V_2 = V_27 -> V_3 -> V_4 . V_5 . V_6 . V_2 ;
F_8 ( V_2 , 0x6100b0 , 0x00000000 ) ;
}
int
F_9 ( struct V_26 * V_27 )
{
struct V_28 * V_3 = V_27 -> V_3 ;
struct V_1 * V_2 = V_3 -> V_4 . V_5 . V_6 . V_2 ;
T_2 V_29 ;
int V_30 ;
for ( V_30 = 0 ; V_30 < V_3 -> V_4 . V_8 . V_31 ; V_30 ++ ) {
V_29 = F_2 ( V_2 , 0x616104 + ( V_30 * 0x800 ) ) ;
F_8 ( V_2 , 0x6101b4 + ( V_30 * 0x800 ) , V_29 ) ;
V_29 = F_2 ( V_2 , 0x616108 + ( V_30 * 0x800 ) ) ;
F_8 ( V_2 , 0x6101b8 + ( V_30 * 0x800 ) , V_29 ) ;
V_29 = F_2 ( V_2 , 0x61610c + ( V_30 * 0x800 ) ) ;
F_8 ( V_2 , 0x6101bc + ( V_30 * 0x800 ) , V_29 ) ;
}
for ( V_30 = 0 ; V_30 < V_3 -> V_32 -> V_33 . V_31 ; V_30 ++ ) {
V_29 = F_2 ( V_2 , 0x61a000 + ( V_30 * 0x800 ) ) ;
F_8 ( V_2 , 0x6101c0 + ( V_30 * 0x800 ) , V_29 ) ;
}
for ( V_30 = 0 ; V_30 < V_3 -> V_32 -> V_34 . V_31 ; V_30 ++ ) {
V_29 = F_2 ( V_2 , 0x61c000 + ( V_30 * 0x800 ) ) ;
F_8 ( V_2 , 0x6301c4 + ( V_30 * 0x800 ) , V_29 ) ;
}
if ( F_2 ( V_2 , 0x6100ac ) & 0x00000100 ) {
F_8 ( V_2 , 0x6100ac , 0x00000100 ) ;
F_10 ( V_2 , 0x6194e8 , 0x00000001 , 0x00000000 ) ;
if ( F_11 (device, 2000 ,
if (!(nvkm_rd32(device, 0x6194e8) & 0x00000002))
break;
) < 0 )
return - V_35 ;
}
F_8 ( V_2 , 0x610010 , ( V_27 -> V_36 -> V_37 >> 8 ) | 9 ) ;
F_8 ( V_2 , 0x610090 , 0x00000000 ) ;
F_8 ( V_2 , 0x6100a0 , 0x00000000 ) ;
F_8 ( V_2 , 0x6100b0 , 0x00000307 ) ;
for ( V_30 = 0 ; V_30 < V_3 -> V_4 . V_8 . V_31 ; V_30 ++ )
F_10 ( V_2 , 0x616308 + ( V_30 * 0x800 ) , 0x00000111 , 0x00000010 ) ;
return 0 ;
}
static int
F_12 ( struct V_38 * V_3 , const struct V_39 * V_40 ,
void * V_13 , T_2 V_16 , struct V_41 * * V_42 )
{
return F_13 ( & V_43 , V_3 , V_40 ,
V_13 , V_16 , V_42 ) ;
}
