# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"tb_tic_tac_toe_time_synth.v" \
"../../../../../tic_tac_toe.srcs/sim_1/new/tic_tac_toe_tb.v" \

# Do not sort compile order
nosort
