#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Mon Oct 29 21:04:33 2018
# Process ID: 4256
# Current directory: D:/BaiduYunDownload/MIZ7035_VIP/S08_VIP/S08_CH07_udp_ip_10g_sfp/S08_CH07_udp_ip_10g_sfp
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8168 D:\BaiduYunDownload\MIZ7035_VIP\S08_VIP\S08_CH07_udp_ip_10g_sfp\S08_CH07_udp_ip_10g_sfp\udp_ip_10g_sfp.xpr
# Log file: D:/BaiduYunDownload/MIZ7035_VIP/S08_VIP/S08_CH07_udp_ip_10g_sfp/S08_CH07_udp_ip_10g_sfp/vivado.log
# Journal file: D:/BaiduYunDownload/MIZ7035_VIP/S08_VIP/S08_CH07_udp_ip_10g_sfp/S08_CH07_udp_ip_10g_sfp\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/BaiduYunDownload/MIZ7035_VIP/S08_VIP/S08_CH07_udp_ip_10g_sfp/S08_CH07_udp_ip_10g_sfp/udp_ip_10g_sfp.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/BaiduYunDownload/MIZ7035_VIP/S08_VIP/S08_CH07_udp_ip_10g_sfp/S08_CH07_udp_ip_10g_sfp'
INFO: [Project 1-313] Project file moved from 'D:/vivado_project/miz7035/udp_ip_10g_sfp' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/VIVADO2016/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 792.777 ; gain = 164.879
create_run synth_2_420 -flow {Vivado Synthesis 2016} -strategy {Vivado Synthesis Defaults}
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constrs_1
Run is defaulting to part: xc7z035ffg676-2
current_run [get_runs synth_2_420]
set_property part xc7k420tiffg901-2L [current_project]
WARNING: [IP_Flow 19-2162] IP 'udp_packet_fifo' is locked:
* Current project part 'xc7k420tiffg901-2L' and the part 'xc7z035ffg676-2' used to customize the IP 'udp_packet_fifo' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* Current project part 'xc7k420tiffg901-2L' and the part 'xc7z035ffg676-2' used to customize the IP 'clk_wiz_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'axi_10g_ethernet_0' is locked:
* Current project part 'xc7k420tiffg901-2L' and the part 'xc7z035ffg676-2' used to customize the IP 'axi_10g_ethernet_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'axis_data_fifo_0' is locked:
* Current project part 'xc7k420tiffg901-2L' and the part 'xc7z035ffg676-2' used to customize the IP 'axis_data_fifo_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
upgrade_ip -vlnv xilinx.com:ip:axi_10g_ethernet:3.1 [get_ips  axi_10g_ethernet_0] -log ip_upgrade.log
Upgrading 'axi_10g_ethernet_0'
WARNING: [BD 41-1306] The connection to interface pin /xpcs/refclk_p is being overridden by the user. This pin will not be connected as a part of interface connection refclk_diff_port
WARNING: [BD 41-1306] The connection to interface pin /xpcs/refclk_n is being overridden by the user. This pin will not be connected as a part of interface connection refclk_diff_port
</xmac/s_axi/Reg> is being mapped into </s_axi> at <0x44A00000 [ 64K ]>
INFO: [IP_Flow 19-3420] Updated axi_10g_ethernet_0 to use current project options
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi_10g_ethernet_0'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/BaiduYunDownload/MIZ7035_VIP/S08_VIP/S08_CH07_udp_ip_10g_sfp/S08_CH07_udp_ip_10g_sfp/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1030.324 ; gain = 0.000
export_ip_user_files -of_objects [get_ips axi_10g_ethernet_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/BaiduYunDownload/MIZ7035_VIP/S08_VIP/S08_CH07_udp_ip_10g_sfp/S08_CH07_udp_ip_10g_sfp/udp_ip_10g_sfp.srcs/sources_1/ip/axi_10g_ethernet_0/axi_10g_ethernet_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_10g_ethernet_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axi_10g_ethernet_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_10g_ethernet_0'...
WARNING: [IP_Flow 19-650] IP license key 'ten_gig_eth_pcs_pma_basekr@2015.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'ten_gig_eth_pcs_pma_basekr@2015.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'ten_gig_eth_pcs_pma_basekr@2015.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'ten_gig_eth_pcs_pma_basekr@2015.04' is enabled with a Design_Linking license.
Exporting to file d:/BaiduYunDownload/MIZ7035_VIP/S08_VIP/S08_CH07_udp_ip_10g_sfp/S08_CH07_udp_ip_10g_sfp/udp_ip_10g_sfp.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/hw_handoff/axi_10g_ethernet_0.hwh
Generated Block Design Tcl file d:/BaiduYunDownload/MIZ7035_VIP/S08_VIP/S08_CH07_udp_ip_10g_sfp/S08_CH07_udp_ip_10g_sfp/udp_ip_10g_sfp.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/hw_handoff/axi_10g_ethernet_0_bd.tcl
Generated Hardware Definition File d:/BaiduYunDownload/MIZ7035_VIP/S08_VIP/S08_CH07_udp_ip_10g_sfp/S08_CH07_udp_ip_10g_sfp/udp_ip_10g_sfp.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/hdl/axi_10g_ethernet_0.hwdef
generate_target: Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1080.508 ; gain = 42.180
export_ip_user_files -of_objects [get_files D:/BaiduYunDownload/MIZ7035_VIP/S08_VIP/S08_CH07_udp_ip_10g_sfp/S08_CH07_udp_ip_10g_sfp/udp_ip_10g_sfp.srcs/sources_1/ip/axi_10g_ethernet_0/axi_10g_ethernet_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/BaiduYunDownload/MIZ7035_VIP/S08_VIP/S08_CH07_udp_ip_10g_sfp/S08_CH07_udp_ip_10g_sfp/udp_ip_10g_sfp.srcs/sources_1/ip/axi_10g_ethernet_0/axi_10g_ethernet_0.xci] -directory D:/BaiduYunDownload/MIZ7035_VIP/S08_VIP/S08_CH07_udp_ip_10g_sfp/S08_CH07_udp_ip_10g_sfp/udp_ip_10g_sfp.ip_user_files/sim_scripts -ip_user_files_dir D:/BaiduYunDownload/MIZ7035_VIP/S08_VIP/S08_CH07_udp_ip_10g_sfp/S08_CH07_udp_ip_10g_sfp/udp_ip_10g_sfp.ip_user_files -ipstatic_source_dir D:/BaiduYunDownload/MIZ7035_VIP/S08_VIP/S08_CH07_udp_ip_10g_sfp/S08_CH07_udp_ip_10g_sfp/udp_ip_10g_sfp.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/BaiduYunDownload/MIZ7035_VIP/S08_VIP/S08_CH07_udp_ip_10g_sfp/S08_CH07_udp_ip_10g_sfp/udp_ip_10g_sfp.cache/compile_simlib/modelsim} {questa=D:/BaiduYunDownload/MIZ7035_VIP/S08_VIP/S08_CH07_udp_ip_10g_sfp/S08_CH07_udp_ip_10g_sfp/udp_ip_10g_sfp.cache/compile_simlib/questa} {riviera=D:/BaiduYunDownload/MIZ7035_VIP/S08_VIP/S08_CH07_udp_ip_10g_sfp/S08_CH07_udp_ip_10g_sfp/udp_ip_10g_sfp.cache/compile_simlib/riviera} {activehdl=D:/BaiduYunDownload/MIZ7035_VIP/S08_VIP/S08_CH07_udp_ip_10g_sfp/S08_CH07_udp_ip_10g_sfp/udp_ip_10g_sfp.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
upgrade_ip -vlnv xilinx.com:ip:clk_wiz:5.3 [get_ips  clk_wiz_0] -log ip_upgrade.log
Upgrading 'clk_wiz_0'
INFO: [IP_Flow 19-3420] Updated clk_wiz_0 to use current project options
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/BaiduYunDownload/MIZ7035_VIP/S08_VIP/S08_CH07_udp_ip_10g_sfp/S08_CH07_udp_ip_10g_sfp/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1231.367 ; gain = 138.984
export_ip_user_files -of_objects [get_ips clk_wiz_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/BaiduYunDownload/MIZ7035_VIP/S08_VIP/S08_CH07_udp_ip_10g_sfp/S08_CH07_udp_ip_10g_sfp/udp_ip_10g_sfp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
export_ip_user_files -of_objects [get_files D:/BaiduYunDownload/MIZ7035_VIP/S08_VIP/S08_CH07_udp_ip_10g_sfp/S08_CH07_udp_ip_10g_sfp/udp_ip_10g_sfp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/BaiduYunDownload/MIZ7035_VIP/S08_VIP/S08_CH07_udp_ip_10g_sfp/S08_CH07_udp_ip_10g_sfp/udp_ip_10g_sfp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory D:/BaiduYunDownload/MIZ7035_VIP/S08_VIP/S08_CH07_udp_ip_10g_sfp/S08_CH07_udp_ip_10g_sfp/udp_ip_10g_sfp.ip_user_files/sim_scripts -ip_user_files_dir D:/BaiduYunDownload/MIZ7035_VIP/S08_VIP/S08_CH07_udp_ip_10g_sfp/S08_CH07_udp_ip_10g_sfp/udp_ip_10g_sfp.ip_user_files -ipstatic_source_dir D:/BaiduYunDownload/MIZ7035_VIP/S08_VIP/S08_CH07_udp_ip_10g_sfp/S08_CH07_udp_ip_10g_sfp/udp_ip_10g_sfp.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/BaiduYunDownload/MIZ7035_VIP/S08_VIP/S08_CH07_udp_ip_10g_sfp/S08_CH07_udp_ip_10g_sfp/udp_ip_10g_sfp.cache/compile_simlib/modelsim} {questa=D:/BaiduYunDownload/MIZ7035_VIP/S08_VIP/S08_CH07_udp_ip_10g_sfp/S08_CH07_udp_ip_10g_sfp/udp_ip_10g_sfp.cache/compile_simlib/questa} {riviera=D:/BaiduYunDownload/MIZ7035_VIP/S08_VIP/S08_CH07_udp_ip_10g_sfp/S08_CH07_udp_ip_10g_sfp/udp_ip_10g_sfp.cache/compile_simlib/riviera} {activehdl=D:/BaiduYunDownload/MIZ7035_VIP/S08_VIP/S08_CH07_udp_ip_10g_sfp/S08_CH07_udp_ip_10g_sfp/udp_ip_10g_sfp.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
upgrade_ip -vlnv xilinx.com:ip:axis_data_fifo:1.1 [get_ips  axis_data_fifo_0] -log ip_upgrade.log
Upgrading 'axis_data_fifo_0'
INFO: [IP_Flow 19-3420] Updated axis_data_fifo_0 to use current project options
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axis_data_fifo_0'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/BaiduYunDownload/MIZ7035_VIP/S08_VIP/S08_CH07_udp_ip_10g_sfp/S08_CH07_udp_ip_10g_sfp/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips axis_data_fifo_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/BaiduYunDownload/MIZ7035_VIP/S08_VIP/S08_CH07_udp_ip_10g_sfp/S08_CH07_udp_ip_10g_sfp/udp_ip_10g_sfp.srcs/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axis_data_fifo_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axis_data_fifo_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axis_data_fifo_0'...
export_ip_user_files -of_objects [get_files D:/BaiduYunDownload/MIZ7035_VIP/S08_VIP/S08_CH07_udp_ip_10g_sfp/S08_CH07_udp_ip_10g_sfp/udp_ip_10g_sfp.srcs/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/BaiduYunDownload/MIZ7035_VIP/S08_VIP/S08_CH07_udp_ip_10g_sfp/S08_CH07_udp_ip_10g_sfp/udp_ip_10g_sfp.srcs/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0.xci] -directory D:/BaiduYunDownload/MIZ7035_VIP/S08_VIP/S08_CH07_udp_ip_10g_sfp/S08_CH07_udp_ip_10g_sfp/udp_ip_10g_sfp.ip_user_files/sim_scripts -ip_user_files_dir D:/BaiduYunDownload/MIZ7035_VIP/S08_VIP/S08_CH07_udp_ip_10g_sfp/S08_CH07_udp_ip_10g_sfp/udp_ip_10g_sfp.ip_user_files -ipstatic_source_dir D:/BaiduYunDownload/MIZ7035_VIP/S08_VIP/S08_CH07_udp_ip_10g_sfp/S08_CH07_udp_ip_10g_sfp/udp_ip_10g_sfp.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/BaiduYunDownload/MIZ7035_VIP/S08_VIP/S08_CH07_udp_ip_10g_sfp/S08_CH07_udp_ip_10g_sfp/udp_ip_10g_sfp.cache/compile_simlib/modelsim} {questa=D:/BaiduYunDownload/MIZ7035_VIP/S08_VIP/S08_CH07_udp_ip_10g_sfp/S08_CH07_udp_ip_10g_sfp/udp_ip_10g_sfp.cache/compile_simlib/questa} {riviera=D:/BaiduYunDownload/MIZ7035_VIP/S08_VIP/S08_CH07_udp_ip_10g_sfp/S08_CH07_udp_ip_10g_sfp/udp_ip_10g_sfp.cache/compile_simlib/riviera} {activehdl=D:/BaiduYunDownload/MIZ7035_VIP/S08_VIP/S08_CH07_udp_ip_10g_sfp/S08_CH07_udp_ip_10g_sfp/udp_ip_10g_sfp.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
upgrade_ip -vlnv xilinx.com:ip:fifo_generator:13.1 [get_ips  udp_packet_fifo] -log ip_upgrade.log
Upgrading 'udp_packet_fifo'
INFO: [IP_Flow 19-3420] Updated udp_packet_fifo to use current project options
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'udp_packet_fifo'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/BaiduYunDownload/MIZ7035_VIP/S08_VIP/S08_CH07_udp_ip_10g_sfp/S08_CH07_udp_ip_10g_sfp/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips udp_packet_fifo] -no_script -sync -force -quiet
generate_target all [get_files  D:/BaiduYunDownload/MIZ7035_VIP/S08_VIP/S08_CH07_udp_ip_10g_sfp/S08_CH07_udp_ip_10g_sfp/udp_ip_10g_sfp.srcs/sources_1/ip/udp_packet_fifo/udp_packet_fifo.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'udp_packet_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'udp_packet_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'udp_packet_fifo'...
export_ip_user_files -of_objects [get_files D:/BaiduYunDownload/MIZ7035_VIP/S08_VIP/S08_CH07_udp_ip_10g_sfp/S08_CH07_udp_ip_10g_sfp/udp_ip_10g_sfp.srcs/sources_1/ip/udp_packet_fifo/udp_packet_fifo.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/BaiduYunDownload/MIZ7035_VIP/S08_VIP/S08_CH07_udp_ip_10g_sfp/S08_CH07_udp_ip_10g_sfp/udp_ip_10g_sfp.srcs/sources_1/ip/udp_packet_fifo/udp_packet_fifo.xci] -directory D:/BaiduYunDownload/MIZ7035_VIP/S08_VIP/S08_CH07_udp_ip_10g_sfp/S08_CH07_udp_ip_10g_sfp/udp_ip_10g_sfp.ip_user_files/sim_scripts -ip_user_files_dir D:/BaiduYunDownload/MIZ7035_VIP/S08_VIP/S08_CH07_udp_ip_10g_sfp/S08_CH07_udp_ip_10g_sfp/udp_ip_10g_sfp.ip_user_files -ipstatic_source_dir D:/BaiduYunDownload/MIZ7035_VIP/S08_VIP/S08_CH07_udp_ip_10g_sfp/S08_CH07_udp_ip_10g_sfp/udp_ip_10g_sfp.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/BaiduYunDownload/MIZ7035_VIP/S08_VIP/S08_CH07_udp_ip_10g_sfp/S08_CH07_udp_ip_10g_sfp/udp_ip_10g_sfp.cache/compile_simlib/modelsim} {questa=D:/BaiduYunDownload/MIZ7035_VIP/S08_VIP/S08_CH07_udp_ip_10g_sfp/S08_CH07_udp_ip_10g_sfp/udp_ip_10g_sfp.cache/compile_simlib/questa} {riviera=D:/BaiduYunDownload/MIZ7035_VIP/S08_VIP/S08_CH07_udp_ip_10g_sfp/S08_CH07_udp_ip_10g_sfp/udp_ip_10g_sfp.cache/compile_simlib/riviera} {activehdl=D:/BaiduYunDownload/MIZ7035_VIP/S08_VIP/S08_CH07_udp_ip_10g_sfp/S08_CH07_udp_ip_10g_sfp/udp_ip_10g_sfp.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
delete_runs "impl_1"
delete_runs "synth_1"
launch_runs synth_2_420 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "D:/BaiduYunDownload/MIZ7035_VIP/S08_VIP/S08_CH07_udp_ip_10g_sfp/S08_CH07_udp_ip_10g_sfp/udp_ip_10g_sfp.srcs/sources_1/imports/udp_ip_10g_sfp/udp_transmit_test.v" into library work [D:/BaiduYunDownload/MIZ7035_VIP/S08_VIP/S08_CH07_udp_ip_10g_sfp/S08_CH07_udp_ip_10g_sfp/udp_ip_10g_sfp.srcs/sources_1/imports/udp_ip_10g_sfp/udp_transmit_test.v:1]
[Mon Oct 29 22:13:55 2018] Launched synth_2_420...
Run output will be captured here: D:/BaiduYunDownload/MIZ7035_VIP/S08_VIP/S08_CH07_udp_ip_10g_sfp/S08_CH07_udp_ip_10g_sfp/udp_ip_10g_sfp.runs/synth_2_420/runme.log
launch_runs impl_2 -jobs 2
[Mon Oct 29 22:24:49 2018] Launched impl_2...
Run output will be captured here: D:/BaiduYunDownload/MIZ7035_VIP/S08_VIP/S08_CH07_udp_ip_10g_sfp/S08_CH07_udp_ip_10g_sfp/udp_ip_10g_sfp.runs/impl_2/runme.log
open_run impl_2
INFO: [Netlist 29-17] Analyzing 379 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7k420tiffg901-2L
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/BaiduYunDownload/MIZ7035_VIP/S08_VIP/S08_CH07_udp_ip_10g_sfp/S08_CH07_udp_ip_10g_sfp/.Xil/Vivado-4256-lyc-PC/dcp/udp_transmit_test_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [D:/BaiduYunDownload/MIZ7035_VIP/S08_VIP/S08_CH07_udp_ip_10g_sfp/S08_CH07_udp_ip_10g_sfp/udp_ip_10g_sfp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [D:/BaiduYunDownload/MIZ7035_VIP/S08_VIP/S08_CH07_udp_ip_10g_sfp/S08_CH07_udp_ip_10g_sfp/udp_ip_10g_sfp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 1978.605 ; gain = 541.277
Finished Parsing XDC File [D:/BaiduYunDownload/MIZ7035_VIP/S08_VIP/S08_CH07_udp_ip_10g_sfp/S08_CH07_udp_ip_10g_sfp/.Xil/Vivado-4256-lyc-PC/dcp/udp_transmit_test_early.xdc]
Parsing XDC File [D:/BaiduYunDownload/MIZ7035_VIP/S08_VIP/S08_CH07_udp_ip_10g_sfp/S08_CH07_udp_ip_10g_sfp/.Xil/Vivado-4256-lyc-PC/dcp/udp_transmit_test.xdc]
Finished Parsing XDC File [D:/BaiduYunDownload/MIZ7035_VIP/S08_VIP/S08_CH07_udp_ip_10g_sfp/S08_CH07_udp_ip_10g_sfp/.Xil/Vivado-4256-lyc-PC/dcp/udp_transmit_test.xdc]
Parsing XDC File [D:/BaiduYunDownload/MIZ7035_VIP/S08_VIP/S08_CH07_udp_ip_10g_sfp/S08_CH07_udp_ip_10g_sfp/.Xil/Vivado-4256-lyc-PC/dcp/udp_transmit_test_late.xdc]
Finished Parsing XDC File [D:/BaiduYunDownload/MIZ7035_VIP/S08_VIP/S08_CH07_udp_ip_10g_sfp/S08_CH07_udp_ip_10g_sfp/.Xil/Vivado-4256-lyc-PC/dcp/udp_transmit_test_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1989.781 ; gain = 0.000
Restored from archive | CPU: 4.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1989.781 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 39 instances were transformed.
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 37 instances
  RAM64X1S => RAM64X1S (RAMS64E): 2 instances

open_run: Time (s): cpu = 00:01:10 ; elapsed = 00:01:38 . Memory (MB): peak = 2073.469 ; gain = 795.563
open_report: Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2173.758 ; gain = 9.047
startgroup
set_property BITSTREAM.GENERAL.COMPRESS TRUE [get_designs impl_2]
set_property BITSTREAM.CONFIG.CCLK_TRISTATE TRUE [get_designs impl_2]
set_property CONFIG_VOLTAGE 2.5 [get_designs impl_2]
set_property CFGBVS VCCO [get_designs impl_2]
set_property BITSTREAM.CONFIG.CONFIGRATE 66 [get_designs impl_2]
set_property BITSTREAM.CONFIG.SPI_32BIT_ADDR YES [get_designs impl_2]
set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [get_designs impl_2]
set_property BITSTREAM.CONFIG.SPI_FALL_EDGE YES [get_designs impl_2]
set_property BITSTREAM.CONFIG.UNUSEDPIN PULLUP [get_designs impl_2]
endgroup
