regmap	,	V_18
pr_debug	,	F_38
GEMINI_CLK_APB	,	V_81
ENOMEM	,	V_23
mult	,	V_45
to_pciclk	,	F_2
gemini_reset	,	F_15
"TVC half divider value = %d\n"	,	L_7
to_gemini_reset	,	F_16
gemini_pci_disable	,	F_8
hw	,	V_2
prate	,	V_11
GEMINI_NUM_CLKS	,	V_75
gemini_pci_clk_setup	,	F_10
dev	,	V_41
GEMINI_CLK_TVC	,	V_71
gemini_reset_status	,	F_21
"rtc"	,	L_3
GEMINI_CLK_AHB	,	V_80
id	,	V_31
gemini_clk_data	,	V_54
clk_hw_register_gate	,	F_34
gemini_pci_enable	,	F_7
val	,	V_6
ARRAY_SIZE	,	F_33
init	,	V_20
regmap_read	,	F_3
"xtal"	,	L_9
"failed to read global status register\n"	,	L_12
of_clk_hw_onecell_get	,	V_83
clk_hw_register_fixed_factor	,	F_32
rcdev	,	V_30
gemini_pci_recalc_rate	,	F_1
gemini_clk_probe	,	F_22
"vco"	,	L_14
pr_err	,	F_37
of_node	,	V_44
syscon_node_to_regmap	,	F_28
GFP_KERNEL	,	V_22
device	,	V_40
kfree	,	F_14
hws	,	V_55
AHBSPEED_SHIFT	,	V_78
flags	,	V_26
freq	,	V_74
gemini_reset_deassert	,	F_20
"PCI"	,	L_10
device_node	,	V_42
gemini_reset_ops	,	V_53
gemini_gates	,	V_62
pciclk	,	V_5
bit_idx	,	V_66
GEMINI_CLK_RTC	,	V_56
map	,	V_7
clk_hw_register	,	F_13
clk_hw	,	V_1
devm_ioremap_resource	,	F_25
i	,	V_48
EPROBE_DEFER	,	V_76
"no syscon regmap\n"	,	L_1
clk_hw_register_fixed_rate	,	F_31
num_parents	,	V_28
regmap_update_bits	,	F_6
EINVAL	,	V_12
"secdiv"	,	L_6
TVC_HALFDIV_SHIFT	,	V_69
GEMINI_GLOBAL_MISC_CONTROL	,	V_8
gemini_cc_init	,	F_36
__init	,	T_3
cpu_ahb_div	,	V_38
platform_device	,	V_35
GEMINI_CLK_GATES	,	V_65
ERR_PTR	,	F_12
parent_name	,	V_17
gemini_clk_lock	,	V_68
"main crystal @%lu MHz\n"	,	L_13
"ahb"	,	L_5
__iomem	,	T_2
num	,	V_82
CPU_AHB_RATIO_MASK	,	V_59
dev_dbg	,	F_35
clk_init_data	,	V_19
gemini_pci_is_enabled	,	F_9
pdev	,	V_36
"cpu"	,	L_4
"uart"	,	L_11
u32	,	T_1
GEMINI_GLOBAL_STATUS	,	V_57
"apb"	,	L_15
gemini_pci_set_rate	,	F_5
ret	,	V_21
res	,	V_47
GEMINI_GLOBAL_CLOCK_CONTROL	,	V_13
resource	,	V_46
clk_gemini_pci	,	V_4
THIS_MODULE	,	V_51
PTR_ERR	,	F_27
cpu_ahb_mult	,	V_37
ops	,	V_24
nr_resets	,	V_52
SECURITY_CLK_SEL	,	V_61
AHBSPEED_MASK	,	V_79
name	,	V_16
platform_get_resource	,	F_24
CLK_GATE_SET_TO_DISABLE	,	V_67
devm_kzalloc	,	F_23
np	,	V_43
GEMINI_CLK_PCI	,	V_72
"tvcdiv"	,	L_8
GEMINI_GLOBAL_SOFT_RESET	,	V_33
dev_err	,	F_29
parent_rate	,	V_3
PCI_CLK_66MHZ	,	V_9
rate	,	V_10
kzalloc	,	F_11
GEMINI_RESET_CPU1	,	V_34
gemini_gate_data	,	V_63
reset_controller_dev	,	V_29
regmap_write	,	F_17
PLL_OSC_SEL	,	V_77
IORESOURCE_MEM	,	V_49
gd	,	V_64
gemini_pci_clk_ops	,	V_25
owner	,	V_50
PCI_CLKRUN_EN	,	V_14
GEMINI_CLK_UART	,	V_73
devm_reset_controller_register	,	F_30
gr	,	V_32
BIT	,	F_18
GEMINI_CLK_CPU	,	V_60
"could not register reset controller\n"	,	L_2
parent_names	,	V_27
TVC_HALFDIV_MASK	,	V_70
PCI_CLK_OE	,	V_15
gemini_pci_round_rate	,	F_4
of_clk_add_hw_provider	,	F_39
CPU_AHB_RATIO_SHIFT	,	V_58
gemini_reset_assert	,	F_19
base	,	V_39
IS_ERR	,	F_26
