#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Mon Aug 10 20:47:42 2020
# Process ID: 34180
# Current directory: C:/Projekt/spaceinvaders_project/SpaceInvaders_microblaze_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent31304 C:\Projekt\spaceinvaders_project\SpaceInvaders_microblaze_project\SpaceInvaders_microblaze_project.xpr
# Log file: C:/Projekt/spaceinvaders_project/SpaceInvaders_microblaze_project/vivado.log
# Journal file: C:/Projekt/spaceinvaders_project/SpaceInvaders_microblaze_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Projekt/spaceinvaders_project/SpaceInvaders_microblaze_project/SpaceInvaders_microblaze_project.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Projekt/spaceinvaders_project/SpaceInvaders_microblaze_project/SpaceInvaders_microblaze_project.srcs/sources_1/bd/system/system.bd}
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M01_AXI] [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_cells axi_gpio_0]
delete_bd_objs [get_bd_intf_ports dip_switches_16bits]
create_bd_cell -type module -reference VGA_v1_0 VGA_v1_0_0
set_property location {5 2212 336} [get_bd_cells VGA_v1_0_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins microblaze_0_axi_periph/M01_AXI] [get_bd_intf_pins VGA_v1_0_0/vga]
connect_bd_net [get_bd_pins VGA_v1_0_0/vga_aclk] [get_bd_pins microblaze_0/Clk]
connect_bd_net [get_bd_pins VGA_v1_0_0/vga_aresetn] [get_bd_pins rst_clk_wiz_0_100M/peripheral_aresetn]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_0/clk_out1 (100 MHz)" }  [get_bd_pins microblaze_0/Clk]
endgroup
report_ip_status -name ip_status 
upgrade_ip [get_ips  {system_axi_uartlite_0_0 system_rst_clk_wiz_0_100M_0 system_clk_wiz_0_0}] -log ip_upgrade.log
update_compile_order -fileset sources_1
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_0/clk_out1 (100 MHz)" }  [get_bd_pins microblaze_0/Clk]
endgroup
startgroup
create_bd_port -dir O -from 3 -to 0 r
connect_bd_net [get_bd_pins /VGA_v1_0_0/r] [get_bd_ports r]
endgroup
startgroup
create_bd_port -dir O -from 3 -to 0 g
connect_bd_net [get_bd_pins /VGA_v1_0_0/g] [get_bd_ports g]
endgroup
startgroup
create_bd_port -dir O -from 3 -to 0 b
connect_bd_net [get_bd_pins /VGA_v1_0_0/b] [get_bd_ports b]
endgroup
startgroup
create_bd_port -dir O vs
connect_bd_net [get_bd_pins /VGA_v1_0_0/vs] [get_bd_ports vs]
endgroup
startgroup
create_bd_port -dir O hs
connect_bd_net [get_bd_pins /VGA_v1_0_0/hs] [get_bd_ports hs]
endgroup
open_bd_design {C:/Projektupdate_compile_order -fileset sources_1
update_compile_order -fileset sources_1
_project.srcs/sources_1/bd/system/system.bd}
save_bd_design
close_bd_design [get_bd_designs system]
open_bd_design {C:/Projekt/spaceinvaders_project/SpaceInvaders_microblaze_project/SpaceInvaders_microblaze_project.srcs/sources_1/bd/system/system.bd}
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_0/clk_out1 (100 MHz)" }  [get_bd_pins microblaze_0/Clk]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Clk "/sys_clock (100 MHz)" }  [get_bd_pins clk_wiz_0/clk_in1]
endgroup
validate_bd_design
connect_bd_net [get_bd_pins clk_wiz_0/locked] [get_bd_pins rst_clk_wiz_0_100M/dcm_locked]
validate_bd_design
save_bd_design
close_bd_design [get_bd_designs system]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Projekt/spaceinvaders_project/SpaceInvaders_microblaze_project/SpaceInvaders_microblaze_project.srcs/sources_1/new/MicroBlaze_processor_wrapper.v] -no_script -reset -force -quiet
remove_files  C:/Projekt/spaceinvaders_project/SpaceInvaders_microblaze_project/SpaceInvaders_microblaze_project.srcs/sources_1/new/MicroBlaze_processor_wrapper.v
reset_run system_dlmb_bram_if_cntlr_0_synth_1
reset_run system_xbar_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
update_module_reference system_VGA_v1_0_0_0
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
validate_bd_design
set_property location {2.5 995 313} [get_bd_cells microblaze_0]
set_property location {3.5 1370 108} [get_bd_cells microblaze_0_axi_periph]
set_property location {4 1349 358} [get_bd_cells microblaze_0_local_memory]
set_property location {4.5 1701 115} [get_bd_cells axi_uartlite_0]
set_property location {5 1713 327} [get_bd_cells VGA_v1_0_0]
set_property location {1894 94} [get_bd_intf_ports usb_uart]
set_property location {1977 136} [get_bd_intf_ports usb_uart]
set_property location {2483 102} [get_bd_intf_ports usb_uart]
set_property location {2924 104} [get_bd_intf_ports usb_uart]
set_property location {2001 117} [get_bd_intf_ports usb_uart]
set_property location {2496 65} [get_bd_intf_ports usb_uart]
set_property location {1876 167} [get_bd_intf_ports usb_uart]
set_property location {2489 107} [get_bd_intf_ports usb_uart]
set_property location {2486 81} [get_bd_intf_ports usb_uart]
delete_bd_objs [get_bd_intf_nets axi_uartlite_0_UART]
set_property location {1006 38} [get_bd_intf_ports usb_uart]
set_property location {1935 144} [get_bd_intf_ports usb_uart]
undo
undo
undo
undo
set_property location {2019 91} [get_bd_intf_ports usb_uart]
delete_bd_objs [get_bd_intf_nets axi_uartlite_0_UART]
connect_bd_intf_net [get_bd_intf_ports usb_uart] [get_bd_intf_pins axi_uartlite_0/UART]
undo
undo
set_property location {2548 112} [get_bd_intf_ports usb_uart]
set_property location {2494 89} [get_bd_intf_ports usb_uart]
set_property location {2494 97} [get_bd_intf_ports usb_uart]
update_module_reference system_VGA_v1_0_0_0
reset_run system_dlmb_bram_if_cntlr_0_synth_1
reset_run system_xbar_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
report_ip_status -name ip_status 
export_ip_user_files -of_objects  [get_files C:/Projekt/spaceinvaders_project/SpaceInvaders_microblaze_project/SpaceInvaders_microblaze_project.srcs/constrs_1/imports/spaceinvaders_project/Basys3_Master.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Projekt/spaceinvaders_project/SpaceInvaders_microblaze_project/SpaceInvaders_microblaze_project.srcs/constrs_1/imports/spaceinvaders_project/Basys3_Master.xdc
file delete -force C:/Projekt/spaceinvaders_project/SpaceInvaders_microblaze_project/SpaceInvaders_microblaze_project.srcs/constrs_1/imports/spaceinvaders_project/Basys3_Master.xdc
export_ip_user_files -of_objects  [get_files C:/Projekt/spaceinvaders_project/SpaceInvaders_microblaze_project/SpaceInvaders_microblaze_project.srcs/constrs_1/imports/spaceinvaders_project/vga_example.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Projekt/spaceinvaders_project/SpaceInvaders_microblaze_project/SpaceInvaders_microblaze_project.srcs/constrs_1/imports/spaceinvaders_project/vga_example.xdc
file delete -force C:/Projekt/spaceinvaders_project/SpaceInvaders_microblaze_project/SpaceInvaders_microblaze_project.srcs/constrs_1/imports/spaceinvaders_project/vga_example.xdc
add_files -fileset constrs_1 -norecurse C:/Projekt/spaceinvaders_project/vga_constraints.xdc
import_files -fileset constrs_1 C:/Projekt/spaceinvaders_project/vga_constraints.xdc
add_files -fileset constrs_1 -norecurse C:/Projekt/spaceinvaders_project/Basys3_constraints.xdc
import_files -fileset constrs_1 C:/Projekt/spaceinvaders_project/Basys3_constraints.xdc
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_bd_design {C:/Projekt/spaceinvaders_project/SpaceInvaders_microblaze_project/SpaceInvaders_microblaze_project.srcs/sources_1/bd/system/system.bd}
regenerate_bd_layout -routing
validate_bd_design
validate_bd_design -force
reset_run system_dlmb_bram_if_cntlr_0_synth_1
reset_run system_xbar_0_synth_1
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 5.4 -module_name clk_wiz_0 -dir c:/Projekt/spaceinvaders_project/SpaceInvaders_microblaze_project/SpaceInvaders_microblaze_project.srcs/sources_1/ip
set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.CLK_OUT1_PORT {clk_out_100MHz} CONFIG.CLK_OUT2_PORT {clk_out_65MHz} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {65.000} CONFIG.USE_SAFE_CLOCK_STARTUP {true} CONFIG.CLKOUT1_DRIVES {BUFGCE} CONFIG.CLKOUT2_DRIVES {BUFGCE} CONFIG.CLKOUT3_DRIVES {BUFGCE} CONFIG.CLKOUT4_DRIVES {BUFGCE} CONFIG.CLKOUT5_DRIVES {BUFGCE} CONFIG.CLKOUT6_DRIVES {BUFGCE} CONFIG.CLKOUT7_DRIVES {BUFGCE} CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {9.750} CONFIG.MMCM_CLKOUT0_DIVIDE_F {9.750} CONFIG.MMCM_CLKOUT1_DIVIDE {15} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT1_JITTER {130.067} CONFIG.CLKOUT1_PHASE_ERROR {99.281} CONFIG.CLKOUT2_JITTER {142.278} CONFIG.CLKOUT2_PHASE_ERROR {99.281}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files c:/Projekt/spaceinvaders_project/SpaceInvaders_microblaze_project/SpaceInvaders_microblaze_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Projekt/spaceinvaders_project/SpaceInvaders_microblaze_project/SpaceInvaders_microblaze_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files c:/Projekt/spaceinvaders_project/SpaceInvaders_microblaze_project/SpaceInvaders_microblaze_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Projekt/spaceinvaders_project/SpaceInvaders_microblaze_project/SpaceInvaders_microblaze_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs -jobs 4 clk_wiz_0_synth_1
export_simulation -of_objects [get_files c:/Projekt/spaceinvaders_project/SpaceInvaders_microblaze_project/SpaceInvaders_microblaze_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory C:/Projekt/spaceinvaders_project/SpaceInvaders_microblaze_project/SpaceInvaders_microblaze_project.ip_user_files/sim_scripts -ip_user_files_dir C:/Projekt/spaceinvaders_project/SpaceInvaders_microblaze_project/SpaceInvaders_microblaze_project.ip_user_files -ipstatic_source_dir C:/Projekt/spaceinvaders_project/SpaceInvaders_microblaze_project/SpaceInvaders_microblaze_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projekt/spaceinvaders_project/SpaceInvaders_microblaze_project/SpaceInvaders_microblaze_project.cache/compile_simlib/modelsim} {questa=C:/Projekt/spaceinvaders_project/SpaceInvaders_microblaze_project/SpaceInvaders_microblaze_project.cache/compile_simlib/questa} {riviera=C:/Projekt/spaceinvaders_project/SpaceInvaders_microblaze_project/SpaceInvaders_microblaze_project.cache/compile_simlib/riviera} {activehdl=C:/Projekt/spaceinvaders_project/SpaceInvaders_microblaze_project/SpaceInvaders_microblaze_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_bd_design {C:/Projekt/spaceinvaders_project/SpaceInvaders_microblaze_project/SpaceInvaders_microblaze_project.srcs/sources_1/bd/system/system.bd}
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_bd_design {C:/Projekt/spaceinvaders_project/SpaceInvaders_microblaze_project/SpaceInvaders_microblaze_project.srcs/sources_1/bd/system/system.bd}
set_property screensize {234 100} [get_bd_cells microblaze_0_axi_periph]
validate_bd_design -force
assign_bd_address
validate_bd_design
reset_run system_dlmb_bram_if_cntlr_0_synth_1
reset_run system_xbar_0_synth_1
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
set_property location {4 1312 623} [get_bd_cells microblaze_0_local_memory]
regenerate_bd_layout
validate_bd_design -force
report_ip_status -name ip_status 
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:10.0 microblaze_1
delete_bd_objs [get_bd_cells microblaze_1]
report_ip_status -name ip_status 
validate_bd_design
report_ip_status -name ip_status 
regenerate_bd_layout
reset_run system_dlmb_bram_if_cntlr_0_synth_1
reset_run system_xbar_0_synth_1
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
update_module_reference system_VGA_v1_0_0_0
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
reset_run system_dlmb_bram_if_cntlr_0_synth_1
launch_runs system_dlmb_bram_if_cntlr_0_synth_1
wait_on_run system_dlmb_bram_if_cntlr_0_synth_1
reset_run system_xbar_0_synth_1
launch_runs system_xbar_0_synth_1
wait_on_run system_xbar_0_synth_1
synth_design -rtl -name rtl_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
update_module_reference system_VGA_v1_0_0_0
launch_runs impl_1 -jobs 4
wait_on_run impl_1
add_files -norecurse -scan_for_includes C:/Projekt/spaceinvaders_project/spaceinvaders_top.v
import_files -norecurse C:/Projekt/spaceinvaders_project/spaceinvaders_top.v
update_compile_order -fileset sources_1
