module module_0 (
    output logic [id_1[id_1] : id_1] id_2,
    output [id_1[1] : id_1] id_3,
    input logic id_4,
    input logic [id_3[id_1[id_2 : id_4]] : (  1  )] id_5,
    id_6,
    input [1 'b0 : id_3] id_7,
    id_8,
    id_9,
    input [id_8 : id_4] id_10,
    output id_11,
    id_12,
    id_13,
    output id_14,
    input [1 'd0 -  id_9 : id_8] id_15,
    output [id_11 : id_7[1 'b0 >>  id_14]] id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  assign id_18 = id_6[id_5[id_5]];
  logic id_22 (
      .id_1(1),
      1
  );
  logic id_23;
  always @(posedge id_12 or posedge id_21) begin
    id_20[id_22] <= id_7;
  end
endmodule
