INFO-FLOW: Workspace /primary/HLS/Alex_Net/Conv2 opened at Sat Jan 25 15:58:45 IST 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command     open_solution done; 1.08 sec.
Execute     set_part xczu7ev-ffvc1156-2-i 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-i 
Execute       create_platform xczu7ev-ffvc1156-2-i -board  
Command       create_platform done; 0.14 sec.
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.27 sec.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute       ::AP::init_summary_file csim 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 2.29 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 8.37 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:08; Allocated memory: 0.000 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.477 GB.
Execute         set_directive_top conv2 -name=conv2 
INFO: [HLS 200-10] Analyzing design file 'AlexNet-FPGA-implementation/Conv2/src/conv2.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling AlexNet-FPGA-implementation/Conv2/src/conv2.cpp as C++
Execute         ap_part_info -name xczu7ev-ffvc1156-2-i -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang AlexNet-FPGA-implementation/Conv2/src/conv2.cpp -foptimization-record-file=/primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/primary/HLS/Alex_Net/Conv2/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.pp.0.cpp -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-i > /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.cpp.clang.out.log 2> /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.5 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/primary/HLS/Alex_Net/Conv2/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.pp.0.cpp -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-i > /primary/HLS/Alex_Net/Conv2/.autopilot/db/clang.out.log 2> /primary/HLS/Alex_Net/Conv2/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.pp.0.cpp std=gnu++14 -target fpga  -directive=/primary/HLS/Alex_Net/Conv2/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/primary/HLS/Alex_Net/Conv2/.autopilot/db/.systemc_flag -fix-errors /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.99 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.pp.0.cpp std=gnu++14 -target fpga  -directive=/primary/HLS/Alex_Net/Conv2/.autopilot/db/all.directive.json 
INFO-FLOW: exec /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/primary/HLS/Alex_Net/Conv2/.autopilot/db/all.directive.json -fix-errors /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.56 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.pp.0.cpp.clang-tidy.loop-label.out.log 2> /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 1.77 sec.
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xczu7ev-ffvc1156-2-i -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.bc -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-i > /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.pp.0.cpp.clang.out.log 2> /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.88 seconds. CPU system time: 2.04 seconds. Elapsed time: 8.05 seconds; current allocated memory: 2.477 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /primary/HLS/Alex_Net/Conv2/.autopilot/db/a.g.ld.0.bc -args  "/primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.g.bc"  
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.g.bc -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/a.g.ld.0.bc > /primary/HLS/Alex_Net/Conv2/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /primary/HLS/Alex_Net/Conv2/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Command         run_link_or_opt done; 0.17 sec.
Execute         run_link_or_opt -opt -out /primary/HLS/Alex_Net/Conv2/.autopilot/db/a.g.ld.1.lower.bc -args /primary/HLS/Alex_Net/Conv2/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/primary/HLS/Alex_Net/Conv2/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /primary/HLS/Alex_Net/Conv2/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/a.g.ld.1.lower.bc > /primary/HLS/Alex_Net/Conv2/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /primary/HLS/Alex_Net/Conv2/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.27 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /primary/HLS/Alex_Net/Conv2/.autopilot/db/a.g.ld.2.m1.bc -args /primary/HLS/Alex_Net/Conv2/.autopilot/db/a.g.ld.1.lower.bc -only-needed /work/Xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /work/Xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /primary/HLS/Alex_Net/Conv2/.autopilot/db/a.g.ld.1.lower.bc -only-needed /work/Xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /work/Xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/a.g.ld.2.m1.bc > /primary/HLS/Alex_Net/Conv2/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /primary/HLS/Alex_Net/Conv2/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 1.96 sec.
Execute         run_link_or_opt -opt -out /primary/HLS/Alex_Net/Conv2/.autopilot/db/a.g.ld.3.fpc.bc -args /primary/HLS/Alex_Net/Conv2/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=conv2 -reflow-float-conversion 
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/primary/HLS/Alex_Net/Conv2/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /primary/HLS/Alex_Net/Conv2/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=conv2 -reflow-float-conversion -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/a.g.ld.3.fpc.bc > /primary/HLS/Alex_Net/Conv2/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /primary/HLS/Alex_Net/Conv2/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.92 sec.
Execute         run_link_or_opt -out /primary/HLS/Alex_Net/Conv2/.autopilot/db/a.g.ld.4.m2.bc -args /primary/HLS/Alex_Net/Conv2/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /work/Xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /primary/HLS/Alex_Net/Conv2/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /work/Xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/a.g.ld.4.m2.bc > /primary/HLS/Alex_Net/Conv2/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /primary/HLS/Alex_Net/Conv2/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Command         run_link_or_opt done; 0.16 sec.
Execute         run_link_or_opt -opt -out /primary/HLS/Alex_Net/Conv2/.autopilot/db/a.g.ld.5.gdce.bc -args /primary/HLS/Alex_Net/Conv2/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=conv2 
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/primary/HLS/Alex_Net/Conv2/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /primary/HLS/Alex_Net/Conv2/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=conv2 -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/a.g.ld.5.gdce.bc > /primary/HLS/Alex_Net/Conv2/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /primary/HLS/Alex_Net/Conv2/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.19 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/primary/HLS/Alex_Net/Conv2/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=conv2 -mllvm -hls-db-dir -mllvm /primary/HLS/Alex_Net/Conv2/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/primary/HLS/Alex_Net/Conv2/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/primary/HLS/Alex_Net/Conv2/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir /primary/HLS/Alex_Net/Conv2/.autopilot/db/a.g.ld.5.gdce.bc -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-i 2> /primary/HLS/Alex_Net/Conv2/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 649 Compile/Link /primary/HLS/Alex_Net/Conv2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 649 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv2/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,415 Unroll/Inline (step 1) /primary/HLS/Alex_Net/Conv2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,415 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv2/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,011 Unroll/Inline (step 2) /primary/HLS/Alex_Net/Conv2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,011 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv2/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,690 Unroll/Inline (step 3) /primary/HLS/Alex_Net/Conv2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,690 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv2/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,422 Unroll/Inline (step 4) /primary/HLS/Alex_Net/Conv2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,422 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv2/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 69,590 Array/Struct /primary/HLS/Alex_Net/Conv2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 69,590 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv2/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 31,608 Array/Struct (step 2) /primary/HLS/Alex_Net/Conv2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 31,608 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv2/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 31,608 Array/Struct (step 3) /primary/HLS/Alex_Net/Conv2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 31,608 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv2/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 31,608 Array/Struct (step 4) /primary/HLS/Alex_Net/Conv2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 31,608 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv2/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 36,692 Array/Struct (step 5) /primary/HLS/Alex_Net/Conv2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 36,692 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv2/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 36,688 Performance /primary/HLS/Alex_Net/Conv2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 36,688 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv2/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 31,304 Performance (step 2) /primary/HLS/Alex_Net/Conv2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 31,304 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv2/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 31,304 Performance (step 3) /primary/HLS/Alex_Net/Conv2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 31,304 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv2/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 31,304 Performance (step 4) /primary/HLS/Alex_Net/Conv2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 31,304 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv2/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 31,382 HW Transforms /primary/HLS/Alex_Net/Conv2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 31,382 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv2/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 31,343 HW Transforms (step 2) /primary/HLS/Alex_Net/Conv2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 31,343 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv2/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'S22' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:181:6)
INFO: [HLS 214-291] Loop 'F22' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:188:6)
INFO: [HLS 214-291] Loop 'w2_2' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:198:8)
INFO: [HLS 214-291] Loop 'w2_3' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:199:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_205_8' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:205:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_206_9' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:206:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_211_10' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:211:28)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_212_11' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:212:29)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_223_12' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:223:21)
INFO: [HLS 214-291] Loop 'S12' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:95:6)
INFO: [HLS 214-291] Loop 'F12' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:101:6)
INFO: [HLS 214-291] Loop 'w1_2' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:112:8)
INFO: [HLS 214-291] Loop 'w1_3' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:113:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_118_2' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:118:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_119_3' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:119:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_124_4' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:124:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_125_5' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:125:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_138_6' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:138:20)
INFO: [HLS 214-186] Unrolling loop 'S22' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:181:6) in function 'conv2' completely with a factor of 31 (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'F22' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:188:6) in function 'conv2' completely with a factor of 5 (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:198:8) in function 'conv2' completely with a factor of 5 (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:199:13) in function 'conv2' completely with a factor of 5 (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_205_8' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:205:24) in function 'conv2' completely with a factor of 5 (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_206_9' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:206:25) in function 'conv2' completely with a factor of 5 (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_211_10' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:211:28) in function 'conv2' completely with a factor of 5 (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_212_11' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:212:29) in function 'conv2' completely with a factor of 5 (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_223_12' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:223:21) in function 'conv2' completely with a factor of 27 (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'S12' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:95:6) in function 'conv2' completely with a factor of 31 (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'F12' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:101:6) in function 'conv2' completely with a factor of 5 (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:112:8) in function 'conv2' completely with a factor of 5 (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:113:13) in function 'conv2' completely with a factor of 5 (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_118_2' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:118:24) in function 'conv2' completely with a factor of 5 (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_119_3' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:119:25) in function 'conv2' completely with a factor of 5 (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_4' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:124:24) in function 'conv2' completely with a factor of 5 (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_125_5' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:125:25) in function 'conv2' completely with a factor of 5 (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_138_6' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:138:20) in function 'conv2' completely with a factor of 27 (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0)
INFO: [HLS 214-248] Applying array_partition to 'inp_image_local': Cyclic partitioning with factor 155 on dimension 1. (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50:11)
INFO: [HLS 214-248] Applying array_partition to 'inp_img_2D': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:52:11)
INFO: [HLS 214-248] Applying array_partition to 'filter_local': Cyclic partitioning with factor 25 on dimension 1. (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54:11)
INFO: [HLS 214-248] Applying array_partition to 'filter_2D': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56:11)
INFO: [HLS 214-248] Applying array_partition to 'conv_out': Cyclic partitioning with factor 27 on dimension 1. (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60:11)
INFO: [HLS 214-115] Multiple burst reads of length 46128 and bit width 32 in loop 'L1_1'(AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:69:7) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:69:7)
INFO: [HLS 214-115] Multiple burst writes of length 93312 and bit width 32 in loop 'L4'(AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:76:5) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:76:5)
INFO: [HLS 214-115] Multiple burst reads of length 1200 and bit width 32 in loop 'F1_1'(AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79:8) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79:8)
INFO: [HLS 214-115] Multiple burst reads of length 46128 and bit width 32 in loop 'L2_1'(AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:156:7) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:156:7)
INFO: [HLS 214-115] Multiple burst writes of length 93312 and bit width 32 in loop 'L7'(AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:164:5) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:164:5)
INFO: [HLS 214-115] Multiple burst reads of length 1200 and bit width 32 in loop 'F2_1'(AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167:8) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167:8)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /primary/HLS/Alex_Net/Conv2/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 92.92 seconds. CPU system time: 1.91 seconds. Elapsed time: 95.56 seconds; current allocated memory: 2.477 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 2.477 GB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top conv2 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /primary/HLS/Alex_Net/Conv2/.autopilot/db/a.g.0.bc -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 22.98 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 22.91 seconds. CPU system time: 0.07 seconds. Elapsed time: 22.99 seconds; current allocated memory: 2.477 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /primary/HLS/Alex_Net/Conv2/.autopilot/db/a.g.1.bc -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 3.5 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /primary/HLS/Alex_Net/Conv2/.autopilot/db/a.g.2.prechk.bc -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.33 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3.79 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.83 seconds; current allocated memory: 2.477 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /primary/HLS/Alex_Net/Conv2/.autopilot/db/a.g.1.bc to /primary/HLS/Alex_Net/Conv2/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /primary/HLS/Alex_Net/Conv2/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /primary/HLS/Alex_Net/Conv2/.autopilot/db/a.o.1.bc -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/a.o.1.tmp.bc -f 
Command           transform done; 50.17 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /primary/HLS/Alex_Net/Conv2/.autopilot/db/a.o.1.tmp.bc -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 4.44 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 54.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 54.61 seconds; current allocated memory: 2.477 GB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric /primary/HLS/Alex_Net/Conv2/.autopilot/db/a.o.2.bc -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'L5'(AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:107:6) and 'L6'(AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:109:8) in function 'conv2' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L8'(AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:194:6) and 'L9'(AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:196:8) in function 'conv2' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'L5' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:107:6) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'L8' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:194:6) in function 'conv2'.
Execute             auto_get_db
Command           transform done; 45.76 sec.
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build /primary/HLS/Alex_Net/Conv2/.autopilot/db/a.o.3.bc -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command           transform done; 2.9 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 48.54 seconds. CPU system time: 0.11 seconds. Elapsed time: 48.67 seconds; current allocated memory: 2.518 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 130.11 sec.
Command       elaborate done; 233.73 sec.
Execute       ap_eval exec zip -j /primary/HLS/Alex_Net/Conv2/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; 0.26 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'conv2' ...
Execute         ap_set_top_model conv2 
Execute         get_model_list conv2 -filter all-wo-channel -topdown 
Execute         preproc_iomode -model conv2 
Execute         preproc_iomode -model conv2_Pipeline_M2 
Execute         preproc_iomode -model conv2_Pipeline_L8_L9 
Execute         preproc_iomode -model conv2_Pipeline_F21 
Execute         preproc_iomode -model conv2_Pipeline_S21 
Execute         preproc_iomode -model conv2_Pipeline_VITIS_LOOP_173_7 
Execute         preproc_iomode -model conv2_Pipeline_F2_1 
Execute         preproc_iomode -model conv2_Pipeline_L2_1 
Execute         preproc_iomode -model conv2_Pipeline_M1 
Execute         preproc_iomode -model conv2_Pipeline_L5_L6 
Execute         preproc_iomode -model conv2_Pipeline_F11 
Execute         preproc_iomode -model conv2_Pipeline_S11 
Execute         preproc_iomode -model conv2_Pipeline_VITIS_LOOP_85_1 
Execute         preproc_iomode -model conv2_Pipeline_F1_1 
Execute         preproc_iomode -model conv2_Pipeline_L1_1 
Execute         create_clock 
Execute           ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute         get_model_list conv2 -filter all-wo-channel 
INFO-FLOW: Model list for configure: conv2_Pipeline_L1_1 conv2_Pipeline_F1_1 conv2_Pipeline_VITIS_LOOP_85_1 conv2_Pipeline_S11 conv2_Pipeline_F11 conv2_Pipeline_L5_L6 conv2_Pipeline_M1 conv2_Pipeline_L2_1 conv2_Pipeline_F2_1 conv2_Pipeline_VITIS_LOOP_173_7 conv2_Pipeline_S21 conv2_Pipeline_F21 conv2_Pipeline_L8_L9 conv2_Pipeline_M2 conv2
INFO-FLOW: Configuring Module : conv2_Pipeline_L1_1 ...
Execute         set_default_model conv2_Pipeline_L1_1 
Execute         apply_spec_resource_limit conv2_Pipeline_L1_1 
INFO-FLOW: Configuring Module : conv2_Pipeline_F1_1 ...
Execute         set_default_model conv2_Pipeline_F1_1 
Execute         apply_spec_resource_limit conv2_Pipeline_F1_1 
INFO-FLOW: Configuring Module : conv2_Pipeline_VITIS_LOOP_85_1 ...
Execute         set_default_model conv2_Pipeline_VITIS_LOOP_85_1 
Execute         apply_spec_resource_limit conv2_Pipeline_VITIS_LOOP_85_1 
INFO-FLOW: Configuring Module : conv2_Pipeline_S11 ...
Execute         set_default_model conv2_Pipeline_S11 
Execute         apply_spec_resource_limit conv2_Pipeline_S11 
INFO-FLOW: Configuring Module : conv2_Pipeline_F11 ...
Execute         set_default_model conv2_Pipeline_F11 
Execute         apply_spec_resource_limit conv2_Pipeline_F11 
INFO-FLOW: Configuring Module : conv2_Pipeline_L5_L6 ...
Execute         set_default_model conv2_Pipeline_L5_L6 
Execute         apply_spec_resource_limit conv2_Pipeline_L5_L6 
INFO-FLOW: Configuring Module : conv2_Pipeline_M1 ...
Execute         set_default_model conv2_Pipeline_M1 
Execute         apply_spec_resource_limit conv2_Pipeline_M1 
INFO-FLOW: Configuring Module : conv2_Pipeline_L2_1 ...
Execute         set_default_model conv2_Pipeline_L2_1 
Execute         apply_spec_resource_limit conv2_Pipeline_L2_1 
INFO-FLOW: Configuring Module : conv2_Pipeline_F2_1 ...
Execute         set_default_model conv2_Pipeline_F2_1 
Execute         apply_spec_resource_limit conv2_Pipeline_F2_1 
INFO-FLOW: Configuring Module : conv2_Pipeline_VITIS_LOOP_173_7 ...
Execute         set_default_model conv2_Pipeline_VITIS_LOOP_173_7 
Execute         apply_spec_resource_limit conv2_Pipeline_VITIS_LOOP_173_7 
INFO-FLOW: Configuring Module : conv2_Pipeline_S21 ...
Execute         set_default_model conv2_Pipeline_S21 
Execute         apply_spec_resource_limit conv2_Pipeline_S21 
INFO-FLOW: Configuring Module : conv2_Pipeline_F21 ...
Execute         set_default_model conv2_Pipeline_F21 
Execute         apply_spec_resource_limit conv2_Pipeline_F21 
INFO-FLOW: Configuring Module : conv2_Pipeline_L8_L9 ...
Execute         set_default_model conv2_Pipeline_L8_L9 
Execute         apply_spec_resource_limit conv2_Pipeline_L8_L9 
INFO-FLOW: Configuring Module : conv2_Pipeline_M2 ...
Execute         set_default_model conv2_Pipeline_M2 
Execute         apply_spec_resource_limit conv2_Pipeline_M2 
INFO-FLOW: Configuring Module : conv2 ...
Execute         set_default_model conv2 
Execute         apply_spec_resource_limit conv2 
INFO-FLOW: Model list for preprocess: conv2_Pipeline_L1_1 conv2_Pipeline_F1_1 conv2_Pipeline_VITIS_LOOP_85_1 conv2_Pipeline_S11 conv2_Pipeline_F11 conv2_Pipeline_L5_L6 conv2_Pipeline_M1 conv2_Pipeline_L2_1 conv2_Pipeline_F2_1 conv2_Pipeline_VITIS_LOOP_173_7 conv2_Pipeline_S21 conv2_Pipeline_F21 conv2_Pipeline_L8_L9 conv2_Pipeline_M2 conv2
INFO-FLOW: Preprocessing Module: conv2_Pipeline_L1_1 ...
Execute         set_default_model conv2_Pipeline_L1_1 
Execute         cdfg_preprocess -model conv2_Pipeline_L1_1 
Execute         rtl_gen_preprocess conv2_Pipeline_L1_1 
INFO-FLOW: Preprocessing Module: conv2_Pipeline_F1_1 ...
Execute         set_default_model conv2_Pipeline_F1_1 
Execute         cdfg_preprocess -model conv2_Pipeline_F1_1 
Execute         rtl_gen_preprocess conv2_Pipeline_F1_1 
INFO-FLOW: Preprocessing Module: conv2_Pipeline_VITIS_LOOP_85_1 ...
Execute         set_default_model conv2_Pipeline_VITIS_LOOP_85_1 
Execute         cdfg_preprocess -model conv2_Pipeline_VITIS_LOOP_85_1 
Execute         rtl_gen_preprocess conv2_Pipeline_VITIS_LOOP_85_1 
INFO-FLOW: Preprocessing Module: conv2_Pipeline_S11 ...
Execute         set_default_model conv2_Pipeline_S11 
Execute         cdfg_preprocess -model conv2_Pipeline_S11 
Command         cdfg_preprocess done; 18.4 sec.
Execute         rtl_gen_preprocess conv2_Pipeline_S11 
INFO-FLOW: Preprocessing Module: conv2_Pipeline_F11 ...
Execute         set_default_model conv2_Pipeline_F11 
Execute         cdfg_preprocess -model conv2_Pipeline_F11 
Execute         rtl_gen_preprocess conv2_Pipeline_F11 
INFO-FLOW: Preprocessing Module: conv2_Pipeline_L5_L6 ...
Execute         set_default_model conv2_Pipeline_L5_L6 
Execute         cdfg_preprocess -model conv2_Pipeline_L5_L6 
Execute         rtl_gen_preprocess conv2_Pipeline_L5_L6 
INFO-FLOW: Preprocessing Module: conv2_Pipeline_M1 ...
Execute         set_default_model conv2_Pipeline_M1 
Execute         cdfg_preprocess -model conv2_Pipeline_M1 
Execute         rtl_gen_preprocess conv2_Pipeline_M1 
INFO-FLOW: Preprocessing Module: conv2_Pipeline_L2_1 ...
Execute         set_default_model conv2_Pipeline_L2_1 
Execute         cdfg_preprocess -model conv2_Pipeline_L2_1 
Execute         rtl_gen_preprocess conv2_Pipeline_L2_1 
INFO-FLOW: Preprocessing Module: conv2_Pipeline_F2_1 ...
Execute         set_default_model conv2_Pipeline_F2_1 
Execute         cdfg_preprocess -model conv2_Pipeline_F2_1 
Execute         rtl_gen_preprocess conv2_Pipeline_F2_1 
INFO-FLOW: Preprocessing Module: conv2_Pipeline_VITIS_LOOP_173_7 ...
Execute         set_default_model conv2_Pipeline_VITIS_LOOP_173_7 
Execute         cdfg_preprocess -model conv2_Pipeline_VITIS_LOOP_173_7 
Execute         rtl_gen_preprocess conv2_Pipeline_VITIS_LOOP_173_7 
INFO-FLOW: Preprocessing Module: conv2_Pipeline_S21 ...
Execute         set_default_model conv2_Pipeline_S21 
Execute         cdfg_preprocess -model conv2_Pipeline_S21 
Command         cdfg_preprocess done; 16.5 sec.
Execute         rtl_gen_preprocess conv2_Pipeline_S21 
INFO-FLOW: Preprocessing Module: conv2_Pipeline_F21 ...
Execute         set_default_model conv2_Pipeline_F21 
Execute         cdfg_preprocess -model conv2_Pipeline_F21 
Execute         rtl_gen_preprocess conv2_Pipeline_F21 
INFO-FLOW: Preprocessing Module: conv2_Pipeline_L8_L9 ...
Execute         set_default_model conv2_Pipeline_L8_L9 
Execute         cdfg_preprocess -model conv2_Pipeline_L8_L9 
Execute         rtl_gen_preprocess conv2_Pipeline_L8_L9 
INFO-FLOW: Preprocessing Module: conv2_Pipeline_M2 ...
Execute         set_default_model conv2_Pipeline_M2 
Execute         cdfg_preprocess -model conv2_Pipeline_M2 
Execute         rtl_gen_preprocess conv2_Pipeline_M2 
INFO-FLOW: Preprocessing Module: conv2 ...
Execute         set_default_model conv2 
Execute         cdfg_preprocess -model conv2 
Command         cdfg_preprocess done; 24.15 sec.
Execute         rtl_gen_preprocess conv2 
INFO-FLOW: Model list for synthesis: conv2_Pipeline_L1_1 conv2_Pipeline_F1_1 conv2_Pipeline_VITIS_LOOP_85_1 conv2_Pipeline_S11 conv2_Pipeline_F11 conv2_Pipeline_L5_L6 conv2_Pipeline_M1 conv2_Pipeline_L2_1 conv2_Pipeline_F2_1 conv2_Pipeline_VITIS_LOOP_173_7 conv2_Pipeline_S21 conv2_Pipeline_F21 conv2_Pipeline_L8_L9 conv2_Pipeline_M2 conv2
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_L1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv2_Pipeline_L1_1 
Execute         schedule -model conv2_Pipeline_L1_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'L1_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 9.52 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 68.8 seconds. CPU system time: 0.28 seconds. Elapsed time: 69.07 seconds; current allocated memory: 2.518 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_L1_1.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_L1_1.sched.adb -f 
INFO-FLOW: Finish scheduling conv2_Pipeline_L1_1.
Execute         set_default_model conv2_Pipeline_L1_1 
Execute         bind -model conv2_Pipeline_L1_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.518 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_L1_1.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_L1_1.bind.adb -f 
INFO-FLOW: Finish binding conv2_Pipeline_L1_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_F1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv2_Pipeline_F1_1 
Execute         schedule -model conv2_Pipeline_F1_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'F1_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'F1_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.518 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_F1_1.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_F1_1.sched.adb -f 
INFO-FLOW: Finish scheduling conv2_Pipeline_F1_1.
Execute         set_default_model conv2_Pipeline_F1_1 
Execute         bind -model conv2_Pipeline_F1_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 2.518 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_F1_1.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_F1_1.bind.adb -f 
INFO-FLOW: Finish binding conv2_Pipeline_F1_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_VITIS_LOOP_85_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv2_Pipeline_VITIS_LOOP_85_1 
Execute         schedule -model conv2_Pipeline_VITIS_LOOP_85_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_85_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_85_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.518 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_VITIS_LOOP_85_1.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_VITIS_LOOP_85_1.sched.adb -f 
INFO-FLOW: Finish scheduling conv2_Pipeline_VITIS_LOOP_85_1.
Execute         set_default_model conv2_Pipeline_VITIS_LOOP_85_1 
Execute         bind -model conv2_Pipeline_VITIS_LOOP_85_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 2.518 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_VITIS_LOOP_85_1.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_VITIS_LOOP_85_1.bind.adb -f 
INFO-FLOW: Finish binding conv2_Pipeline_VITIS_LOOP_85_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_S11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv2_Pipeline_S11 
Execute         schedule -model conv2_Pipeline_S11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'S11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 22, loop 'S11'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 2714.1 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2713.79 seconds. CPU system time: 0.13 seconds. Elapsed time: 2714.16 seconds; current allocated memory: 2.638 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_S11.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.82 sec.
Execute         db_write -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_S11.sched.adb -f 
Command         db_write done; 0.75 sec.
INFO-FLOW: Finish scheduling conv2_Pipeline_S11.
Execute         set_default_model conv2_Pipeline_S11 
Execute         bind -model conv2_Pipeline_S11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 393.25 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 394.69 seconds. CPU system time: 0.06 seconds. Elapsed time: 394.83 seconds; current allocated memory: 2.638 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_S11.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.9 sec.
Execute         db_write -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_S11.bind.adb -f 
Command         db_write done; 1.12 sec.
INFO-FLOW: Finish binding conv2_Pipeline_S11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_F11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv2_Pipeline_F11 
Execute         schedule -model conv2_Pipeline_F11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'F11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'F11'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.21 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.14 seconds. CPU system time: 0.11 seconds. Elapsed time: 2.24 seconds; current allocated memory: 2.638 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_F11.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_F11.sched.adb -f 
INFO-FLOW: Finish scheduling conv2_Pipeline_F11.
Execute         set_default_model conv2_Pipeline_F11 
Execute         bind -model conv2_Pipeline_F11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 2.638 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_F11.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_F11.bind.adb -f 
INFO-FLOW: Finish binding conv2_Pipeline_F11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_L5_L6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv2_Pipeline_L5_L6 
Execute         schedule -model conv2_Pipeline_L5_L6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L5_L6'.
WARNING: [HLS 200-880] The II Violation in module 'conv2_Pipeline_L5_L6' (loop 'L5_L6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation 32 bit ('add', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:129) and 'sparsemux' operation 32 bit ('tmp_180', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:129).
WARNING: [HLS 200-880] The II Violation in module 'conv2_Pipeline_L5_L6' (loop 'L5_L6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation 32 bit ('add', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:129) and 'sparsemux' operation 32 bit ('tmp_180', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:129).
WARNING: [HLS 200-880] The II Violation in module 'conv2_Pipeline_L5_L6' (loop 'L5_L6'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation 32 bit ('add', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:129) and 'sparsemux' operation 32 bit ('tmp_180', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:129).
WARNING: [HLS 200-880] The II Violation in module 'conv2_Pipeline_L5_L6' (loop 'L5_L6'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation 32 bit ('add', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:129) and 'sparsemux' operation 32 bit ('tmp_180', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:129).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 109, loop 'L5_L6'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 2.1 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.15 seconds; current allocated memory: 2.638 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_L5_L6.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_L5_L6.sched.adb -f 
Command         db_write done; 0.13 sec.
INFO-FLOW: Finish scheduling conv2_Pipeline_L5_L6.
Execute         set_default_model conv2_Pipeline_L5_L6 
Execute         bind -model conv2_Pipeline_L5_L6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.638 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_L5_L6.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_L5_L6.bind.adb -f 
Command         db_write done; 0.15 sec.
INFO-FLOW: Finish binding conv2_Pipeline_L5_L6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_M1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv2_Pipeline_M1 
Execute         schedule -model conv2_Pipeline_M1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'M1'.
WARNING: [HLS 200-880] The II Violation in module 'conv2_Pipeline_M1' (loop 'M1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln136', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136) and bus write operation ('gmem0_addr_write_ln136', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136).
WARNING: [HLS 200-880] The II Violation in module 'conv2_Pipeline_M1' (loop 'M1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln136', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136) and bus write operation ('gmem0_addr_write_ln136', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136).
WARNING: [HLS 200-880] The II Violation in module 'conv2_Pipeline_M1' (loop 'M1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln136', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136) and bus write operation ('gmem0_addr_write_ln136', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136).
WARNING: [HLS 200-880] The II Violation in module 'conv2_Pipeline_M1' (loop 'M1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln136', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136) and bus write operation ('gmem0_addr_write_ln136', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136).
WARNING: [HLS 200-880] The II Violation in module 'conv2_Pipeline_M1' (loop 'M1'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln136', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136) and bus write operation ('gmem0_addr_write_ln136', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136).
WARNING: [HLS 200-880] The II Violation in module 'conv2_Pipeline_M1' (loop 'M1'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln136', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136) and bus write operation ('gmem0_addr_write_ln136', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136).
WARNING: [HLS 200-880] The II Violation in module 'conv2_Pipeline_M1' (loop 'M1'): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln136', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136) and bus write operation ('gmem0_addr_write_ln136', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136).
WARNING: [HLS 200-880] The II Violation in module 'conv2_Pipeline_M1' (loop 'M1'): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln136', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136) and bus write operation ('gmem0_addr_write_ln136', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 27, Depth = 34, loop 'M1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.4 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.67 seconds; current allocated memory: 2.638 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_M1.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_M1.sched.adb -f 
INFO-FLOW: Finish scheduling conv2_Pipeline_M1.
Execute         set_default_model conv2_Pipeline_M1 
Execute         bind -model conv2_Pipeline_M1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.638 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_M1.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_M1.bind.adb -f 
INFO-FLOW: Finish binding conv2_Pipeline_M1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_L2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv2_Pipeline_L2_1 
Execute         schedule -model conv2_Pipeline_L2_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L2_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'L2_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 12.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 12.24 seconds; current allocated memory: 2.638 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_L2_1.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_L2_1.sched.adb -f 
INFO-FLOW: Finish scheduling conv2_Pipeline_L2_1.
Execute         set_default_model conv2_Pipeline_L2_1 
Execute         bind -model conv2_Pipeline_L2_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.638 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_L2_1.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_L2_1.bind.adb -f 
INFO-FLOW: Finish binding conv2_Pipeline_L2_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_F2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv2_Pipeline_F2_1 
Execute         schedule -model conv2_Pipeline_F2_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'F2_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'F2_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.638 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_F2_1.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_F2_1.sched.adb -f 
INFO-FLOW: Finish scheduling conv2_Pipeline_F2_1.
Execute         set_default_model conv2_Pipeline_F2_1 
Execute         bind -model conv2_Pipeline_F2_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.638 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_F2_1.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_F2_1.bind.adb -f 
INFO-FLOW: Finish binding conv2_Pipeline_F2_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_VITIS_LOOP_173_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv2_Pipeline_VITIS_LOOP_173_7 
Execute         schedule -model conv2_Pipeline_VITIS_LOOP_173_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_173_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_173_7'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.638 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_VITIS_LOOP_173_7.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_VITIS_LOOP_173_7.sched.adb -f 
INFO-FLOW: Finish scheduling conv2_Pipeline_VITIS_LOOP_173_7.
Execute         set_default_model conv2_Pipeline_VITIS_LOOP_173_7 
Execute         bind -model conv2_Pipeline_VITIS_LOOP_173_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 2.638 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_VITIS_LOOP_173_7.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_VITIS_LOOP_173_7.bind.adb -f 
INFO-FLOW: Finish binding conv2_Pipeline_VITIS_LOOP_173_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_S21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv2_Pipeline_S21 
Execute         schedule -model conv2_Pipeline_S21 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'S21'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 22, loop 'S21'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 2752.59 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2752.23 seconds. CPU system time: 0.2 seconds. Elapsed time: 2752.67 seconds; current allocated memory: 2.775 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_S21.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.6 sec.
Execute         db_write -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_S21.sched.adb -f 
Command         db_write done; 0.77 sec.
INFO-FLOW: Finish scheduling conv2_Pipeline_S21.
Execute         set_default_model conv2_Pipeline_S21 
Execute         bind -model conv2_Pipeline_S21 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 376.51 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 377.79 seconds. CPU system time: 0.07 seconds. Elapsed time: 377.89 seconds; current allocated memory: 2.775 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_S21.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.68 sec.
Execute         db_write -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_S21.bind.adb -f 
Command         db_write done; 1.02 sec.
INFO-FLOW: Finish binding conv2_Pipeline_S21.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_F21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv2_Pipeline_F21 
Execute         schedule -model conv2_Pipeline_F21 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'F21'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'F21'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.2 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.8 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.91 seconds; current allocated memory: 2.775 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_F21.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_F21.sched.adb -f 
INFO-FLOW: Finish scheduling conv2_Pipeline_F21.
Execute         set_default_model conv2_Pipeline_F21 
Execute         bind -model conv2_Pipeline_F21 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 2.775 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_F21.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_F21.bind.adb -f 
INFO-FLOW: Finish binding conv2_Pipeline_F21.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_L8_L9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv2_Pipeline_L8_L9 
Execute         schedule -model conv2_Pipeline_L8_L9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L8_L9'.
WARNING: [HLS 200-880] The II Violation in module 'conv2_Pipeline_L8_L9' (loop 'L8_L9'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation 32 bit ('add2', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:216) and 'sparsemux' operation 32 bit ('tmp_285', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:216).
WARNING: [HLS 200-880] The II Violation in module 'conv2_Pipeline_L8_L9' (loop 'L8_L9'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation 32 bit ('add2', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:216) and 'sparsemux' operation 32 bit ('tmp_285', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:216).
WARNING: [HLS 200-880] The II Violation in module 'conv2_Pipeline_L8_L9' (loop 'L8_L9'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation 32 bit ('add2', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:216) and 'sparsemux' operation 32 bit ('tmp_285', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:216).
WARNING: [HLS 200-880] The II Violation in module 'conv2_Pipeline_L8_L9' (loop 'L8_L9'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation 32 bit ('add2', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:216) and 'sparsemux' operation 32 bit ('tmp_285', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:216).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 109, loop 'L8_L9'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.98 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.03 seconds. CPU system time: 0 seconds. Elapsed time: 2.03 seconds; current allocated memory: 2.775 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_L8_L9.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_L8_L9.sched.adb -f 
Command         db_write done; 0.13 sec.
INFO-FLOW: Finish scheduling conv2_Pipeline_L8_L9.
Execute         set_default_model conv2_Pipeline_L8_L9 
Execute         bind -model conv2_Pipeline_L8_L9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.775 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_L8_L9.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_L8_L9.bind.adb -f 
Command         db_write done; 0.14 sec.
INFO-FLOW: Finish binding conv2_Pipeline_L8_L9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_M2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv2_Pipeline_M2 
Execute         schedule -model conv2_Pipeline_M2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'M2'.
WARNING: [HLS 200-880] The II Violation in module 'conv2_Pipeline_M2' (loop 'M2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln221', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) and bus write operation ('gmem0_addr_write_ln221', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221).
WARNING: [HLS 200-880] The II Violation in module 'conv2_Pipeline_M2' (loop 'M2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln221', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) and bus write operation ('gmem0_addr_write_ln221', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221).
WARNING: [HLS 200-880] The II Violation in module 'conv2_Pipeline_M2' (loop 'M2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln221', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) and bus write operation ('gmem0_addr_write_ln221', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221).
WARNING: [HLS 200-880] The II Violation in module 'conv2_Pipeline_M2' (loop 'M2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln221', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) and bus write operation ('gmem0_addr_write_ln221', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221).
WARNING: [HLS 200-880] The II Violation in module 'conv2_Pipeline_M2' (loop 'M2'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln221', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) and bus write operation ('gmem0_addr_write_ln221', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221).
WARNING: [HLS 200-880] The II Violation in module 'conv2_Pipeline_M2' (loop 'M2'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln221', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) and bus write operation ('gmem0_addr_write_ln221', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221).
WARNING: [HLS 200-880] The II Violation in module 'conv2_Pipeline_M2' (loop 'M2'): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln221', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) and bus write operation ('gmem0_addr_write_ln221', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221).
WARNING: [HLS 200-880] The II Violation in module 'conv2_Pipeline_M2' (loop 'M2'): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln221', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) and bus write operation ('gmem0_addr_write_ln221', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 27, Depth = 34, loop 'M2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.4 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 2.775 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_M2.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_M2.sched.adb -f 
INFO-FLOW: Finish scheduling conv2_Pipeline_M2.
Execute         set_default_model conv2_Pipeline_M2 
Execute         bind -model conv2_Pipeline_M2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.775 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_M2.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_M2.bind.adb -f 
INFO-FLOW: Finish binding conv2_Pipeline_M2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv2 
Execute         schedule -model conv2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 8.78 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.76 seconds. CPU system time: 0.09 seconds. Elapsed time: 8.85 seconds; current allocated memory: 2.836 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.34 sec.
Execute         db_write -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.sched.adb -f 
Command         db_write done; 0.45 sec.
INFO-FLOW: Finish scheduling conv2.
Execute         set_default_model conv2 
Execute         bind -model conv2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 18.47 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 19.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 19.26 seconds; current allocated memory: 2.836 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.86 sec.
Execute         db_write -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.bind.adb -f 
Command         db_write done; 0.59 sec.
INFO-FLOW: Finish binding conv2.
Execute         get_model_list conv2 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess conv2_Pipeline_L1_1 
Execute         rtl_gen_preprocess conv2_Pipeline_F1_1 
Execute         rtl_gen_preprocess conv2_Pipeline_VITIS_LOOP_85_1 
Execute         rtl_gen_preprocess conv2_Pipeline_S11 
Execute         rtl_gen_preprocess conv2_Pipeline_F11 
Execute         rtl_gen_preprocess conv2_Pipeline_L5_L6 
Execute         rtl_gen_preprocess conv2_Pipeline_M1 
Execute         rtl_gen_preprocess conv2_Pipeline_L2_1 
Execute         rtl_gen_preprocess conv2_Pipeline_F2_1 
Execute         rtl_gen_preprocess conv2_Pipeline_VITIS_LOOP_173_7 
Execute         rtl_gen_preprocess conv2_Pipeline_S21 
Execute         rtl_gen_preprocess conv2_Pipeline_F21 
Execute         rtl_gen_preprocess conv2_Pipeline_L8_L9 
Execute         rtl_gen_preprocess conv2_Pipeline_M2 
Execute         rtl_gen_preprocess conv2 
INFO-FLOW: Model list for RTL generation: conv2_Pipeline_L1_1 conv2_Pipeline_F1_1 conv2_Pipeline_VITIS_LOOP_85_1 conv2_Pipeline_S11 conv2_Pipeline_F11 conv2_Pipeline_L5_L6 conv2_Pipeline_M1 conv2_Pipeline_L2_1 conv2_Pipeline_F2_1 conv2_Pipeline_VITIS_LOOP_173_7 conv2_Pipeline_S21 conv2_Pipeline_F21 conv2_Pipeline_L8_L9 conv2_Pipeline_M2 conv2
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_L1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv2_Pipeline_L1_1 -top_prefix conv2_ -sub_prefix conv2_ -mg_file /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_L1_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_L1_1' pipeline 'L1_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_L1_1/m_axi_gmem0_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_L1_1/m_axi_gmem0_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_L1_1/m_axi_gmem0_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_L1_1/m_axi_gmem0_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_L1_1/m_axi_gmem0_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_L1_1/m_axi_gmem0_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_L1_1/m_axi_gmem0_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_L1_1/m_axi_gmem0_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_L1_1/m_axi_gmem0_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_L1_1/m_axi_gmem0_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_L1_1/m_axi_gmem0_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_L1_1/m_axi_gmem0_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_L1_1'.
Command         create_rtl_model done; 0.47 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.91 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.97 seconds; current allocated memory: 2.836 GB.
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv2_Pipeline_L1_1 -style xilinx -f -lang vhdl -o /primary/HLS/Alex_Net/Conv2/syn/vhdl/conv2_conv2_Pipeline_L1_1 
Execute         gen_rtl conv2_Pipeline_L1_1 -style xilinx -f -lang vlog -o /primary/HLS/Alex_Net/Conv2/syn/verilog/conv2_conv2_Pipeline_L1_1 
Execute         syn_report -csynth -model conv2_Pipeline_L1_1 -o /primary/HLS/Alex_Net/Conv2/syn/report/conv2_Pipeline_L1_1_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -rtlxml -model conv2_Pipeline_L1_1 -o /primary/HLS/Alex_Net/Conv2/syn/report/conv2_Pipeline_L1_1_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -verbosereport -model conv2_Pipeline_L1_1 -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_L1_1.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -model conv2_Pipeline_L1_1 -f -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_L1_1.adb 
Execute         db_write -model conv2_Pipeline_L1_1 -bindview -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv2_Pipeline_L1_1 -p /primary/HLS/Alex_Net/Conv2/.autopilot/db -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_L1_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_F1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv2_Pipeline_F1_1 -top_prefix conv2_ -sub_prefix conv2_ -mg_file /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_F1_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_F1_1' pipeline 'F1_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_F1_1/m_axi_gmem0_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_F1_1/m_axi_gmem0_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_F1_1/m_axi_gmem0_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_F1_1/m_axi_gmem0_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_F1_1/m_axi_gmem0_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_F1_1/m_axi_gmem0_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_F1_1/m_axi_gmem0_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_F1_1/m_axi_gmem0_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_F1_1/m_axi_gmem0_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_F1_1/m_axi_gmem0_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_F1_1/m_axi_gmem0_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_F1_1/m_axi_gmem0_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_F1_1'.
Command         create_rtl_model done; 0.33 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.68 seconds; current allocated memory: 2.841 GB.
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv2_Pipeline_F1_1 -style xilinx -f -lang vhdl -o /primary/HLS/Alex_Net/Conv2/syn/vhdl/conv2_conv2_Pipeline_F1_1 
Execute         gen_rtl conv2_Pipeline_F1_1 -style xilinx -f -lang vlog -o /primary/HLS/Alex_Net/Conv2/syn/verilog/conv2_conv2_Pipeline_F1_1 
Execute         syn_report -csynth -model conv2_Pipeline_F1_1 -o /primary/HLS/Alex_Net/Conv2/syn/report/conv2_Pipeline_F1_1_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -rtlxml -model conv2_Pipeline_F1_1 -o /primary/HLS/Alex_Net/Conv2/syn/report/conv2_Pipeline_F1_1_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -verbosereport -model conv2_Pipeline_F1_1 -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_F1_1.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -model conv2_Pipeline_F1_1 -f -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_F1_1.adb 
Execute         db_write -model conv2_Pipeline_F1_1 -bindview -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv2_Pipeline_F1_1 -p /primary/HLS/Alex_Net/Conv2/.autopilot/db -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_F1_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_VITIS_LOOP_85_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv2_Pipeline_VITIS_LOOP_85_1 -top_prefix conv2_ -sub_prefix conv2_ -mg_file /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_VITIS_LOOP_85_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_VITIS_LOOP_85_1' pipeline 'VITIS_LOOP_85_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_VITIS_LOOP_85_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.844 GB.
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv2_Pipeline_VITIS_LOOP_85_1 -style xilinx -f -lang vhdl -o /primary/HLS/Alex_Net/Conv2/syn/vhdl/conv2_conv2_Pipeline_VITIS_LOOP_85_1 
Execute         gen_rtl conv2_Pipeline_VITIS_LOOP_85_1 -style xilinx -f -lang vlog -o /primary/HLS/Alex_Net/Conv2/syn/verilog/conv2_conv2_Pipeline_VITIS_LOOP_85_1 
Execute         syn_report -csynth -model conv2_Pipeline_VITIS_LOOP_85_1 -o /primary/HLS/Alex_Net/Conv2/syn/report/conv2_Pipeline_VITIS_LOOP_85_1_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -rtlxml -model conv2_Pipeline_VITIS_LOOP_85_1 -o /primary/HLS/Alex_Net/Conv2/syn/report/conv2_Pipeline_VITIS_LOOP_85_1_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -verbosereport -model conv2_Pipeline_VITIS_LOOP_85_1 -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_VITIS_LOOP_85_1.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -model conv2_Pipeline_VITIS_LOOP_85_1 -f -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_VITIS_LOOP_85_1.adb 
Execute         db_write -model conv2_Pipeline_VITIS_LOOP_85_1 -bindview -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv2_Pipeline_VITIS_LOOP_85_1 -p /primary/HLS/Alex_Net/Conv2/.autopilot/db -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_VITIS_LOOP_85_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_S11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv2_Pipeline_S11 -top_prefix conv2_ -sub_prefix conv2_ -mg_file /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_S11.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_S11' pipeline 'S11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'conv2_Pipeline_S11' is 31213 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_18ns_33_1_1': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_311_8_32_1_1': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_16ns_9ns_8_20_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_S11'.
Command         create_rtl_model done; 21.94 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 21.73 seconds. CPU system time: 0.31 seconds. Elapsed time: 22.04 seconds; current allocated memory: 3.056 GB.
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv2_Pipeline_S11 -style xilinx -f -lang vhdl -o /primary/HLS/Alex_Net/Conv2/syn/vhdl/conv2_conv2_Pipeline_S11 
Command         gen_rtl done; 0.18 sec.
Execute         gen_rtl conv2_Pipeline_S11 -style xilinx -f -lang vlog -o /primary/HLS/Alex_Net/Conv2/syn/verilog/conv2_conv2_Pipeline_S11 
Command         gen_rtl done; 0.21 sec.
Execute         syn_report -csynth -model conv2_Pipeline_S11 -o /primary/HLS/Alex_Net/Conv2/syn/report/conv2_Pipeline_S11_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.24 sec.
Execute         syn_report -rtlxml -model conv2_Pipeline_S11 -o /primary/HLS/Alex_Net/Conv2/syn/report/conv2_Pipeline_S11_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.12 sec.
Execute         syn_report -verbosereport -model conv2_Pipeline_S11 -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_S11.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 1.01 sec.
Execute         db_write -model conv2_Pipeline_S11 -f -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_S11.adb 
Command         db_write done; 1.06 sec.
Execute         db_write -model conv2_Pipeline_S11 -bindview -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv2_Pipeline_S11 -p /primary/HLS/Alex_Net/Conv2/.autopilot/db -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_S11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_F11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv2_Pipeline_F11 -top_prefix conv2_ -sub_prefix conv2_ -mg_file /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_F11.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_F11' pipeline 'F11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_11ns_13ns_23_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_F11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.58 seconds. CPU system time: 0.49 seconds. Elapsed time: 6.1 seconds; current allocated memory: 3.258 GB.
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv2_Pipeline_F11 -style xilinx -f -lang vhdl -o /primary/HLS/Alex_Net/Conv2/syn/vhdl/conv2_conv2_Pipeline_F11 
Execute         gen_rtl conv2_Pipeline_F11 -style xilinx -f -lang vlog -o /primary/HLS/Alex_Net/Conv2/syn/verilog/conv2_conv2_Pipeline_F11 
Execute         syn_report -csynth -model conv2_Pipeline_F11 -o /primary/HLS/Alex_Net/Conv2/syn/report/conv2_Pipeline_F11_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -rtlxml -model conv2_Pipeline_F11 -o /primary/HLS/Alex_Net/Conv2/syn/report/conv2_Pipeline_F11_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -verbosereport -model conv2_Pipeline_F11 -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_F11.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -model conv2_Pipeline_F11 -f -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_F11.adb 
Execute         db_write -model conv2_Pipeline_F11 -bindview -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv2_Pipeline_F11 -p /primary/HLS/Alex_Net/Conv2/.autopilot/db -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_F11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_L5_L6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv2_Pipeline_L5_L6 -top_prefix conv2_ -sub_prefix conv2_ -mg_file /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_L5_L6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_L5_L6' pipeline 'L5_L6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'conv2_Pipeline_L5_L6' is 5760 from HDL expression: ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_55_5_32_1_1': 181 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_L5_L6'.
Command         create_rtl_model done; 5 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.07 seconds. CPU system time: 0.08 seconds. Elapsed time: 5.15 seconds; current allocated memory: 3.313 GB.
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv2_Pipeline_L5_L6 -style xilinx -f -lang vhdl -o /primary/HLS/Alex_Net/Conv2/syn/vhdl/conv2_conv2_Pipeline_L5_L6 
Execute         gen_rtl conv2_Pipeline_L5_L6 -style xilinx -f -lang vlog -o /primary/HLS/Alex_Net/Conv2/syn/verilog/conv2_conv2_Pipeline_L5_L6 
Execute         syn_report -csynth -model conv2_Pipeline_L5_L6 -o /primary/HLS/Alex_Net/Conv2/syn/report/conv2_Pipeline_L5_L6_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.12 sec.
Execute         syn_report -rtlxml -model conv2_Pipeline_L5_L6 -o /primary/HLS/Alex_Net/Conv2/syn/report/conv2_Pipeline_L5_L6_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -verbosereport -model conv2_Pipeline_L5_L6 -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_L5_L6.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.15 sec.
Execute         db_write -model conv2_Pipeline_L5_L6 -f -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_L5_L6.adb 
Command         db_write done; 0.19 sec.
Execute         db_write -model conv2_Pipeline_L5_L6 -bindview -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv2_Pipeline_L5_L6 -p /primary/HLS/Alex_Net/Conv2/.autopilot/db -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_L5_L6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_M1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv2_Pipeline_M1 -top_prefix conv2_ -sub_prefix conv2_ -mg_file /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_M1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_M1' pipeline 'M1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_M1/m_axi_gmem0_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_M1/m_axi_gmem0_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_M1/m_axi_gmem0_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_M1/m_axi_gmem0_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_M1/m_axi_gmem0_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_M1/m_axi_gmem0_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_M1/m_axi_gmem0_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_M1/m_axi_gmem0_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_M1/m_axi_gmem0_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_M1/m_axi_gmem0_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_M1/m_axi_gmem0_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_M1/m_axi_gmem0_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_M1/m_axi_gmem0_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_M1'.
Command         create_rtl_model done; 0.47 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.55 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.65 seconds; current allocated memory: 3.354 GB.
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv2_Pipeline_M1 -style xilinx -f -lang vhdl -o /primary/HLS/Alex_Net/Conv2/syn/vhdl/conv2_conv2_Pipeline_M1 
Execute         gen_rtl conv2_Pipeline_M1 -style xilinx -f -lang vlog -o /primary/HLS/Alex_Net/Conv2/syn/verilog/conv2_conv2_Pipeline_M1 
Execute         syn_report -csynth -model conv2_Pipeline_M1 -o /primary/HLS/Alex_Net/Conv2/syn/report/conv2_Pipeline_M1_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -rtlxml -model conv2_Pipeline_M1 -o /primary/HLS/Alex_Net/Conv2/syn/report/conv2_Pipeline_M1_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -verbosereport -model conv2_Pipeline_M1 -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_M1.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -model conv2_Pipeline_M1 -f -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_M1.adb 
Execute         db_write -model conv2_Pipeline_M1 -bindview -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv2_Pipeline_M1 -p /primary/HLS/Alex_Net/Conv2/.autopilot/db -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_M1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_L2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv2_Pipeline_L2_1 -top_prefix conv2_ -sub_prefix conv2_ -mg_file /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_L2_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_L2_1' pipeline 'L2_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_L2_1/m_axi_gmem0_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_L2_1/m_axi_gmem0_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_L2_1/m_axi_gmem0_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_L2_1/m_axi_gmem0_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_L2_1/m_axi_gmem0_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_L2_1/m_axi_gmem0_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_L2_1/m_axi_gmem0_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_L2_1/m_axi_gmem0_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_L2_1/m_axi_gmem0_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_L2_1/m_axi_gmem0_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_L2_1/m_axi_gmem0_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_L2_1/m_axi_gmem0_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_L2_1'.
Command         create_rtl_model done; 0.49 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.76 seconds; current allocated memory: 3.363 GB.
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv2_Pipeline_L2_1 -style xilinx -f -lang vhdl -o /primary/HLS/Alex_Net/Conv2/syn/vhdl/conv2_conv2_Pipeline_L2_1 
Execute         gen_rtl conv2_Pipeline_L2_1 -style xilinx -f -lang vlog -o /primary/HLS/Alex_Net/Conv2/syn/verilog/conv2_conv2_Pipeline_L2_1 
Execute         syn_report -csynth -model conv2_Pipeline_L2_1 -o /primary/HLS/Alex_Net/Conv2/syn/report/conv2_Pipeline_L2_1_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -rtlxml -model conv2_Pipeline_L2_1 -o /primary/HLS/Alex_Net/Conv2/syn/report/conv2_Pipeline_L2_1_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -verbosereport -model conv2_Pipeline_L2_1 -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_L2_1.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -model conv2_Pipeline_L2_1 -f -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_L2_1.adb 
Execute         db_write -model conv2_Pipeline_L2_1 -bindview -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv2_Pipeline_L2_1 -p /primary/HLS/Alex_Net/Conv2/.autopilot/db -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_L2_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_F2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv2_Pipeline_F2_1 -top_prefix conv2_ -sub_prefix conv2_ -mg_file /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_F2_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_F2_1' pipeline 'F2_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_F2_1/m_axi_gmem0_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_F2_1/m_axi_gmem0_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_F2_1/m_axi_gmem0_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_F2_1/m_axi_gmem0_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_F2_1/m_axi_gmem0_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_F2_1/m_axi_gmem0_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_F2_1/m_axi_gmem0_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_F2_1/m_axi_gmem0_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_F2_1/m_axi_gmem0_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_F2_1/m_axi_gmem0_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_F2_1/m_axi_gmem0_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_F2_1/m_axi_gmem0_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_F2_1'.
Command         create_rtl_model done; 0.3 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.65 seconds; current allocated memory: 3.374 GB.
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv2_Pipeline_F2_1 -style xilinx -f -lang vhdl -o /primary/HLS/Alex_Net/Conv2/syn/vhdl/conv2_conv2_Pipeline_F2_1 
Execute         gen_rtl conv2_Pipeline_F2_1 -style xilinx -f -lang vlog -o /primary/HLS/Alex_Net/Conv2/syn/verilog/conv2_conv2_Pipeline_F2_1 
Execute         syn_report -csynth -model conv2_Pipeline_F2_1 -o /primary/HLS/Alex_Net/Conv2/syn/report/conv2_Pipeline_F2_1_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -rtlxml -model conv2_Pipeline_F2_1 -o /primary/HLS/Alex_Net/Conv2/syn/report/conv2_Pipeline_F2_1_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -verbosereport -model conv2_Pipeline_F2_1 -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_F2_1.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -model conv2_Pipeline_F2_1 -f -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_F2_1.adb 
Execute         db_write -model conv2_Pipeline_F2_1 -bindview -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv2_Pipeline_F2_1 -p /primary/HLS/Alex_Net/Conv2/.autopilot/db -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_F2_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_VITIS_LOOP_173_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv2_Pipeline_VITIS_LOOP_173_7 -top_prefix conv2_ -sub_prefix conv2_ -mg_file /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_VITIS_LOOP_173_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_VITIS_LOOP_173_7' pipeline 'VITIS_LOOP_173_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_VITIS_LOOP_173_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 3.377 GB.
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv2_Pipeline_VITIS_LOOP_173_7 -style xilinx -f -lang vhdl -o /primary/HLS/Alex_Net/Conv2/syn/vhdl/conv2_conv2_Pipeline_VITIS_LOOP_173_7 
Execute         gen_rtl conv2_Pipeline_VITIS_LOOP_173_7 -style xilinx -f -lang vlog -o /primary/HLS/Alex_Net/Conv2/syn/verilog/conv2_conv2_Pipeline_VITIS_LOOP_173_7 
Execute         syn_report -csynth -model conv2_Pipeline_VITIS_LOOP_173_7 -o /primary/HLS/Alex_Net/Conv2/syn/report/conv2_Pipeline_VITIS_LOOP_173_7_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -rtlxml -model conv2_Pipeline_VITIS_LOOP_173_7 -o /primary/HLS/Alex_Net/Conv2/syn/report/conv2_Pipeline_VITIS_LOOP_173_7_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -verbosereport -model conv2_Pipeline_VITIS_LOOP_173_7 -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_VITIS_LOOP_173_7.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -model conv2_Pipeline_VITIS_LOOP_173_7 -f -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_VITIS_LOOP_173_7.adb 
Execute         db_write -model conv2_Pipeline_VITIS_LOOP_173_7 -bindview -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv2_Pipeline_VITIS_LOOP_173_7 -p /primary/HLS/Alex_Net/Conv2/.autopilot/db -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_VITIS_LOOP_173_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_S21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv2_Pipeline_S21 -top_prefix conv2_ -sub_prefix conv2_ -mg_file /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_S21.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_S21' pipeline 'S21' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'conv2_Pipeline_S21' is 31213 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_18ns_33_1_1': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_311_8_32_1_1': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_16ns_9ns_8_20_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_S21'.
Command         create_rtl_model done; 18.34 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 18.09 seconds. CPU system time: 0.34 seconds. Elapsed time: 18.44 seconds; current allocated memory: 3.597 GB.
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv2_Pipeline_S21 -style xilinx -f -lang vhdl -o /primary/HLS/Alex_Net/Conv2/syn/vhdl/conv2_conv2_Pipeline_S21 
Command         gen_rtl done; 0.21 sec.
Execute         gen_rtl conv2_Pipeline_S21 -style xilinx -f -lang vlog -o /primary/HLS/Alex_Net/Conv2/syn/verilog/conv2_conv2_Pipeline_S21 
Command         gen_rtl done; 0.21 sec.
Execute         syn_report -csynth -model conv2_Pipeline_S21 -o /primary/HLS/Alex_Net/Conv2/syn/report/conv2_Pipeline_S21_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.23 sec.
Execute         syn_report -rtlxml -model conv2_Pipeline_S21 -o /primary/HLS/Alex_Net/Conv2/syn/report/conv2_Pipeline_S21_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.11 sec.
Execute         syn_report -verbosereport -model conv2_Pipeline_S21 -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_S21.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.89 sec.
Execute         db_write -model conv2_Pipeline_S21 -f -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_S21.adb 
Command         db_write done; 1.11 sec.
Execute         db_write -model conv2_Pipeline_S21 -bindview -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv2_Pipeline_S21 -p /primary/HLS/Alex_Net/Conv2/.autopilot/db -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_S21 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_F21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv2_Pipeline_F21 -top_prefix conv2_ -sub_prefix conv2_ -mg_file /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_F21.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_F21' pipeline 'F21' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_11ns_13ns_23_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_F21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.56 seconds. CPU system time: 0.49 seconds. Elapsed time: 6.07 seconds; current allocated memory: 3.802 GB.
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv2_Pipeline_F21 -style xilinx -f -lang vhdl -o /primary/HLS/Alex_Net/Conv2/syn/vhdl/conv2_conv2_Pipeline_F21 
Execute         gen_rtl conv2_Pipeline_F21 -style xilinx -f -lang vlog -o /primary/HLS/Alex_Net/Conv2/syn/verilog/conv2_conv2_Pipeline_F21 
Execute         syn_report -csynth -model conv2_Pipeline_F21 -o /primary/HLS/Alex_Net/Conv2/syn/report/conv2_Pipeline_F21_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -rtlxml -model conv2_Pipeline_F21 -o /primary/HLS/Alex_Net/Conv2/syn/report/conv2_Pipeline_F21_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -verbosereport -model conv2_Pipeline_F21 -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_F21.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -model conv2_Pipeline_F21 -f -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_F21.adb 
Execute         db_write -model conv2_Pipeline_F21 -bindview -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv2_Pipeline_F21 -p /primary/HLS/Alex_Net/Conv2/.autopilot/db -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_F21 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_L8_L9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv2_Pipeline_L8_L9 -top_prefix conv2_ -sub_prefix conv2_ -mg_file /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_L8_L9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_L8_L9' pipeline 'L8_L9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'conv2_Pipeline_L8_L9' is 5760 from HDL expression: ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_55_5_32_1_1': 181 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_L8_L9'.
Command         create_rtl_model done; 5.05 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.15 seconds. CPU system time: 0.08 seconds. Elapsed time: 5.22 seconds; current allocated memory: 3.856 GB.
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv2_Pipeline_L8_L9 -style xilinx -f -lang vhdl -o /primary/HLS/Alex_Net/Conv2/syn/vhdl/conv2_conv2_Pipeline_L8_L9 
Execute         gen_rtl conv2_Pipeline_L8_L9 -style xilinx -f -lang vlog -o /primary/HLS/Alex_Net/Conv2/syn/verilog/conv2_conv2_Pipeline_L8_L9 
Execute         syn_report -csynth -model conv2_Pipeline_L8_L9 -o /primary/HLS/Alex_Net/Conv2/syn/report/conv2_Pipeline_L8_L9_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.11 sec.
Execute         syn_report -rtlxml -model conv2_Pipeline_L8_L9 -o /primary/HLS/Alex_Net/Conv2/syn/report/conv2_Pipeline_L8_L9_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -verbosereport -model conv2_Pipeline_L8_L9 -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_L8_L9.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.16 sec.
Execute         db_write -model conv2_Pipeline_L8_L9 -f -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_L8_L9.adb 
Command         db_write done; 0.19 sec.
Execute         db_write -model conv2_Pipeline_L8_L9 -bindview -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv2_Pipeline_L8_L9 -p /primary/HLS/Alex_Net/Conv2/.autopilot/db -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_L8_L9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_M2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv2_Pipeline_M2 -top_prefix conv2_ -sub_prefix conv2_ -mg_file /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_M2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_M2' pipeline 'M2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_M2/m_axi_gmem0_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_M2/m_axi_gmem0_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_M2/m_axi_gmem0_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_M2/m_axi_gmem0_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_M2/m_axi_gmem0_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_M2/m_axi_gmem0_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_M2/m_axi_gmem0_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_M2/m_axi_gmem0_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_M2/m_axi_gmem0_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_M2/m_axi_gmem0_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_M2/m_axi_gmem0_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_M2/m_axi_gmem0_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_M2/m_axi_gmem0_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_M2'.
Command         create_rtl_model done; 0.46 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.62 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.72 seconds; current allocated memory: 3.897 GB.
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv2_Pipeline_M2 -style xilinx -f -lang vhdl -o /primary/HLS/Alex_Net/Conv2/syn/vhdl/conv2_conv2_Pipeline_M2 
Execute         gen_rtl conv2_Pipeline_M2 -style xilinx -f -lang vlog -o /primary/HLS/Alex_Net/Conv2/syn/verilog/conv2_conv2_Pipeline_M2 
Execute         syn_report -csynth -model conv2_Pipeline_M2 -o /primary/HLS/Alex_Net/Conv2/syn/report/conv2_Pipeline_M2_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -rtlxml -model conv2_Pipeline_M2 -o /primary/HLS/Alex_Net/Conv2/syn/report/conv2_Pipeline_M2_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -verbosereport -model conv2_Pipeline_M2 -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_M2.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -model conv2_Pipeline_M2 -f -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_M2.adb 
Execute         db_write -model conv2_Pipeline_M2 -bindview -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv2_Pipeline_M2 -p /primary/HLS/Alex_Net/Conv2/.autopilot/db -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_M2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv2 -top_prefix  -sub_prefix conv2_ -mg_file /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/inp_img' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/out_img' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/filter' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'inp_img', 'out_img', 'filter', 'bias' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv2' is 31581 from HDL expression: ((icmp_ln76_fu_27971_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state13))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2'.
INFO: [RTMG 210-278] Implementing memory 'conv2_inp_image_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv2_filter_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv2_conv_out_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 2.44 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.55 seconds. CPU system time: 0.13 seconds. Elapsed time: 2.7 seconds; current allocated memory: 3.996 GB.
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv2 -istop -style xilinx -f -lang vhdl -o /primary/HLS/Alex_Net/Conv2/syn/vhdl/conv2 
Command         gen_rtl done; 0.36 sec.
Execute         gen_rtl conv2 -istop -style xilinx -f -lang vlog -o /primary/HLS/Alex_Net/Conv2/syn/verilog/conv2 
Command         gen_rtl done; 0.24 sec.
Execute         syn_report -csynth -model conv2 -o /primary/HLS/Alex_Net/Conv2/syn/report/conv2_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.19 sec.
Execute         syn_report -rtlxml -model conv2 -o /primary/HLS/Alex_Net/Conv2/syn/report/conv2_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.11 sec.
Execute         syn_report -verbosereport -model conv2 -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 1.12 sec.
Execute         db_write -model conv2 -f -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.adb 
Command         db_write done; 0.76 sec.
Execute         db_write -model conv2 -bindview -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv2 -p /primary/HLS/Alex_Net/Conv2/.autopilot/db -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2 
Execute         export_constraint_db -f -tool general -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.constraint.tcl 
Execute         syn_report -designview -model conv2 -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.design.xml 
Command         syn_report done; 0.9 sec.
Execute         syn_report -csynthDesign -model conv2 -o /primary/HLS/Alex_Net/Conv2/syn/report/csynth.rpt -MHOut /primary/HLS/Alex_Net/Conv2/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -wcfg -model conv2 -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model conv2 -o /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.protoinst 
Execute         sc_get_clocks conv2 
Execute         sc_get_portdomain conv2 
INFO-FLOW: Model list for RTL component generation: conv2_Pipeline_L1_1 conv2_Pipeline_F1_1 conv2_Pipeline_VITIS_LOOP_85_1 conv2_Pipeline_S11 conv2_Pipeline_F11 conv2_Pipeline_L5_L6 conv2_Pipeline_M1 conv2_Pipeline_L2_1 conv2_Pipeline_F2_1 conv2_Pipeline_VITIS_LOOP_173_7 conv2_Pipeline_S21 conv2_Pipeline_F21 conv2_Pipeline_L8_L9 conv2_Pipeline_M2 conv2
INFO-FLOW: Handling components in module [conv2_Pipeline_L1_1] ... 
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_L1_1.compgen.tcl 
INFO-FLOW: Found component conv2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model conv2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv2_Pipeline_F1_1] ... 
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_F1_1.compgen.tcl 
INFO-FLOW: Found component conv2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model conv2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv2_Pipeline_VITIS_LOOP_85_1] ... 
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_VITIS_LOOP_85_1.compgen.tcl 
INFO-FLOW: Found component conv2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model conv2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv2_Pipeline_S11] ... 
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_S11.compgen.tcl 
INFO-FLOW: Found component conv2_urem_16ns_9ns_8_20_1.
INFO-FLOW: Append model conv2_urem_16ns_9ns_8_20_1
INFO-FLOW: Found component conv2_mul_16ns_18ns_33_1_1.
INFO-FLOW: Append model conv2_mul_16ns_18ns_33_1_1
INFO-FLOW: Found component conv2_sparsemux_311_8_32_1_1.
INFO-FLOW: Append model conv2_sparsemux_311_8_32_1_1
INFO-FLOW: Found component conv2_sparsemux_311_8_32_1_1.
INFO-FLOW: Append model conv2_sparsemux_311_8_32_1_1
INFO-FLOW: Found component conv2_sparsemux_311_8_32_1_1.
INFO-FLOW: Append model conv2_sparsemux_311_8_32_1_1
INFO-FLOW: Found component conv2_sparsemux_311_8_32_1_1.
INFO-FLOW: Append model conv2_sparsemux_311_8_32_1_1
INFO-FLOW: Found component conv2_sparsemux_311_8_32_1_1.
INFO-FLOW: Append model conv2_sparsemux_311_8_32_1_1
INFO-FLOW: Found component conv2_sparsemux_311_8_32_1_1.
INFO-FLOW: Append model conv2_sparsemux_311_8_32_1_1
INFO-FLOW: Found component conv2_sparsemux_311_8_32_1_1.
INFO-FLOW: Append model conv2_sparsemux_311_8_32_1_1
INFO-FLOW: Found component conv2_sparsemux_311_8_32_1_1.
INFO-FLOW: Append model conv2_sparsemux_311_8_32_1_1
INFO-FLOW: Found component conv2_sparsemux_311_8_32_1_1.
INFO-FLOW: Append model conv2_sparsemux_311_8_32_1_1
INFO-FLOW: Found component conv2_sparsemux_311_8_32_1_1.
INFO-FLOW: Append model conv2_sparsemux_311_8_32_1_1
INFO-FLOW: Found component conv2_sparsemux_311_8_32_1_1.
INFO-FLOW: Append model conv2_sparsemux_311_8_32_1_1
INFO-FLOW: Found component conv2_sparsemux_311_8_32_1_1.
INFO-FLOW: Append model conv2_sparsemux_311_8_32_1_1
INFO-FLOW: Found component conv2_sparsemux_311_8_32_1_1.
INFO-FLOW: Append model conv2_sparsemux_311_8_32_1_1
INFO-FLOW: Found component conv2_sparsemux_311_8_32_1_1.
INFO-FLOW: Append model conv2_sparsemux_311_8_32_1_1
INFO-FLOW: Found component conv2_sparsemux_311_8_32_1_1.
INFO-FLOW: Append model conv2_sparsemux_311_8_32_1_1
INFO-FLOW: Found component conv2_sparsemux_311_8_32_1_1.
INFO-FLOW: Append model conv2_sparsemux_311_8_32_1_1
INFO-FLOW: Found component conv2_sparsemux_311_8_32_1_1.
INFO-FLOW: Append model conv2_sparsemux_311_8_32_1_1
INFO-FLOW: Found component conv2_sparsemux_311_8_32_1_1.
INFO-FLOW: Append model conv2_sparsemux_311_8_32_1_1
INFO-FLOW: Found component conv2_sparsemux_311_8_32_1_1.
INFO-FLOW: Append model conv2_sparsemux_311_8_32_1_1
INFO-FLOW: Found component conv2_sparsemux_311_8_32_1_1.
INFO-FLOW: Append model conv2_sparsemux_311_8_32_1_1
INFO-FLOW: Found component conv2_sparsemux_311_8_32_1_1.
INFO-FLOW: Append model conv2_sparsemux_311_8_32_1_1
INFO-FLOW: Found component conv2_sparsemux_311_8_32_1_1.
INFO-FLOW: Append model conv2_sparsemux_311_8_32_1_1
INFO-FLOW: Found component conv2_sparsemux_311_8_32_1_1.
INFO-FLOW: Append model conv2_sparsemux_311_8_32_1_1
INFO-FLOW: Found component conv2_sparsemux_311_8_32_1_1.
INFO-FLOW: Append model conv2_sparsemux_311_8_32_1_1
INFO-FLOW: Found component conv2_sparsemux_311_8_32_1_1.
INFO-FLOW: Append model conv2_sparsemux_311_8_32_1_1
INFO-FLOW: Found component conv2_sparsemux_311_8_32_1_1.
INFO-FLOW: Append model conv2_sparsemux_311_8_32_1_1
INFO-FLOW: Found component conv2_sparsemux_311_8_32_1_1.
INFO-FLOW: Append model conv2_sparsemux_311_8_32_1_1
INFO-FLOW: Found component conv2_sparsemux_311_8_32_1_1.
INFO-FLOW: Append model conv2_sparsemux_311_8_32_1_1
INFO-FLOW: Found component conv2_sparsemux_311_8_32_1_1.
INFO-FLOW: Append model conv2_sparsemux_311_8_32_1_1
INFO-FLOW: Found component conv2_sparsemux_311_8_32_1_1.
INFO-FLOW: Append model conv2_sparsemux_311_8_32_1_1
INFO-FLOW: Found component conv2_sparsemux_311_8_32_1_1.
INFO-FLOW: Append model conv2_sparsemux_311_8_32_1_1
INFO-FLOW: Found component conv2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model conv2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv2_Pipeline_F11] ... 
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_F11.compgen.tcl 
INFO-FLOW: Found component conv2_sparsemux_11_3_32_1_1.
INFO-FLOW: Append model conv2_sparsemux_11_3_32_1_1
INFO-FLOW: Found component conv2_mul_11ns_13ns_23_1_1.
INFO-FLOW: Append model conv2_mul_11ns_13ns_23_1_1
INFO-FLOW: Found component conv2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model conv2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv2_Pipeline_L5_L6] ... 
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_L5_L6.compgen.tcl 
INFO-FLOW: Found component conv2_sparsemux_55_5_32_1_1.
INFO-FLOW: Append model conv2_sparsemux_55_5_32_1_1
INFO-FLOW: Found component conv2_sparsemux_55_5_32_1_1.
INFO-FLOW: Append model conv2_sparsemux_55_5_32_1_1
INFO-FLOW: Found component conv2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model conv2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv2_Pipeline_M1] ... 
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_M1.compgen.tcl 
INFO-FLOW: Found component conv2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model conv2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv2_Pipeline_L2_1] ... 
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_L2_1.compgen.tcl 
INFO-FLOW: Found component conv2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model conv2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv2_Pipeline_F2_1] ... 
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_F2_1.compgen.tcl 
INFO-FLOW: Found component conv2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model conv2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv2_Pipeline_VITIS_LOOP_173_7] ... 
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_VITIS_LOOP_173_7.compgen.tcl 
INFO-FLOW: Found component conv2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model conv2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv2_Pipeline_S21] ... 
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_S21.compgen.tcl 
INFO-FLOW: Found component conv2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model conv2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv2_Pipeline_F21] ... 
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_F21.compgen.tcl 
INFO-FLOW: Found component conv2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model conv2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv2_Pipeline_L8_L9] ... 
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_L8_L9.compgen.tcl 
INFO-FLOW: Found component conv2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model conv2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv2_Pipeline_M2] ... 
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_M2.compgen.tcl 
INFO-FLOW: Found component conv2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model conv2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv2] ... 
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.compgen.tcl 
INFO-FLOW: Found component conv2_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv2_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv2_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv2_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv2_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv2_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv2_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv2_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv2_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv2_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv2_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv2_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv2_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv2_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv2_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv2_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv2_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv2_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv2_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv2_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv2_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv2_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv2_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model conv2_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component conv2_inp_image_local_RAM_AUTO_1R1W.
INFO-FLOW: Append model conv2_inp_image_local_RAM_AUTO_1R1W
INFO-FLOW: Found component conv2_filter_local_RAM_AUTO_1R1W.
INFO-FLOW: Append model conv2_filter_local_RAM_AUTO_1R1W
INFO-FLOW: Found component conv2_conv_out_RAM_AUTO_1R1W.
INFO-FLOW: Append model conv2_conv_out_RAM_AUTO_1R1W
INFO-FLOW: Found component conv2_gmem0_m_axi.
INFO-FLOW: Append model conv2_gmem0_m_axi
INFO-FLOW: Found component conv2_control_s_axi.
INFO-FLOW: Append model conv2_control_s_axi
INFO-FLOW: Append model conv2_Pipeline_L1_1
INFO-FLOW: Append model conv2_Pipeline_F1_1
INFO-FLOW: Append model conv2_Pipeline_VITIS_LOOP_85_1
INFO-FLOW: Append model conv2_Pipeline_S11
INFO-FLOW: Append model conv2_Pipeline_F11
INFO-FLOW: Append model conv2_Pipeline_L5_L6
INFO-FLOW: Append model conv2_Pipeline_M1
INFO-FLOW: Append model conv2_Pipeline_L2_1
INFO-FLOW: Append model conv2_Pipeline_F2_1
INFO-FLOW: Append model conv2_Pipeline_VITIS_LOOP_173_7
INFO-FLOW: Append model conv2_Pipeline_S21
INFO-FLOW: Append model conv2_Pipeline_F21
INFO-FLOW: Append model conv2_Pipeline_L8_L9
INFO-FLOW: Append model conv2_Pipeline_M2
INFO-FLOW: Append model conv2
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: conv2_flow_control_loop_pipe_sequential_init conv2_flow_control_loop_pipe_sequential_init conv2_flow_control_loop_pipe_sequential_init conv2_urem_16ns_9ns_8_20_1 conv2_mul_16ns_18ns_33_1_1 conv2_sparsemux_311_8_32_1_1 conv2_sparsemux_311_8_32_1_1 conv2_sparsemux_311_8_32_1_1 conv2_sparsemux_311_8_32_1_1 conv2_sparsemux_311_8_32_1_1 conv2_sparsemux_311_8_32_1_1 conv2_sparsemux_311_8_32_1_1 conv2_sparsemux_311_8_32_1_1 conv2_sparsemux_311_8_32_1_1 conv2_sparsemux_311_8_32_1_1 conv2_sparsemux_311_8_32_1_1 conv2_sparsemux_311_8_32_1_1 conv2_sparsemux_311_8_32_1_1 conv2_sparsemux_311_8_32_1_1 conv2_sparsemux_311_8_32_1_1 conv2_sparsemux_311_8_32_1_1 conv2_sparsemux_311_8_32_1_1 conv2_sparsemux_311_8_32_1_1 conv2_sparsemux_311_8_32_1_1 conv2_sparsemux_311_8_32_1_1 conv2_sparsemux_311_8_32_1_1 conv2_sparsemux_311_8_32_1_1 conv2_sparsemux_311_8_32_1_1 conv2_sparsemux_311_8_32_1_1 conv2_sparsemux_311_8_32_1_1 conv2_sparsemux_311_8_32_1_1 conv2_sparsemux_311_8_32_1_1 conv2_sparsemux_311_8_32_1_1 conv2_sparsemux_311_8_32_1_1 conv2_sparsemux_311_8_32_1_1 conv2_sparsemux_311_8_32_1_1 conv2_flow_control_loop_pipe_sequential_init conv2_sparsemux_11_3_32_1_1 conv2_mul_11ns_13ns_23_1_1 conv2_flow_control_loop_pipe_sequential_init conv2_sparsemux_55_5_32_1_1 conv2_sparsemux_55_5_32_1_1 conv2_flow_control_loop_pipe_sequential_init conv2_flow_control_loop_pipe_sequential_init conv2_flow_control_loop_pipe_sequential_init conv2_flow_control_loop_pipe_sequential_init conv2_flow_control_loop_pipe_sequential_init conv2_flow_control_loop_pipe_sequential_init conv2_flow_control_loop_pipe_sequential_init conv2_flow_control_loop_pipe_sequential_init conv2_flow_control_loop_pipe_sequential_init conv2_fadd_32ns_32ns_32_4_full_dsp_1 conv2_fadd_32ns_32ns_32_4_full_dsp_1 conv2_fadd_32ns_32ns_32_4_full_dsp_1 conv2_fadd_32ns_32ns_32_4_full_dsp_1 conv2_fadd_32ns_32ns_32_4_full_dsp_1 conv2_fadd_32ns_32ns_32_4_full_dsp_1 conv2_fmul_32ns_32ns_32_3_max_dsp_1 conv2_fmul_32ns_32ns_32_3_max_dsp_1 conv2_fmul_32ns_32ns_32_3_max_dsp_1 conv2_fmul_32ns_32ns_32_3_max_dsp_1 conv2_fmul_32ns_32ns_32_3_max_dsp_1 conv2_fcmp_32ns_32ns_1_2_no_dsp_1 conv2_inp_image_local_RAM_AUTO_1R1W conv2_filter_local_RAM_AUTO_1R1W conv2_conv_out_RAM_AUTO_1R1W conv2_gmem0_m_axi conv2_control_s_axi conv2_Pipeline_L1_1 conv2_Pipeline_F1_1 conv2_Pipeline_VITIS_LOOP_85_1 conv2_Pipeline_S11 conv2_Pipeline_F11 conv2_Pipeline_L5_L6 conv2_Pipeline_M1 conv2_Pipeline_L2_1 conv2_Pipeline_F2_1 conv2_Pipeline_VITIS_LOOP_173_7 conv2_Pipeline_S21 conv2_Pipeline_F21 conv2_Pipeline_L8_L9 conv2_Pipeline_M2 conv2
INFO-FLOW: Generating /primary/HLS/Alex_Net/Conv2/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model conv2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model conv2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model conv2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model conv2_urem_16ns_9ns_8_20_1
INFO-FLOW: To file: write model conv2_mul_16ns_18ns_33_1_1
INFO-FLOW: To file: write model conv2_sparsemux_311_8_32_1_1
INFO-FLOW: To file: write model conv2_sparsemux_311_8_32_1_1
INFO-FLOW: To file: write model conv2_sparsemux_311_8_32_1_1
INFO-FLOW: To file: write model conv2_sparsemux_311_8_32_1_1
INFO-FLOW: To file: write model conv2_sparsemux_311_8_32_1_1
INFO-FLOW: To file: write model conv2_sparsemux_311_8_32_1_1
INFO-FLOW: To file: write model conv2_sparsemux_311_8_32_1_1
INFO-FLOW: To file: write model conv2_sparsemux_311_8_32_1_1
INFO-FLOW: To file: write model conv2_sparsemux_311_8_32_1_1
INFO-FLOW: To file: write model conv2_sparsemux_311_8_32_1_1
INFO-FLOW: To file: write model conv2_sparsemux_311_8_32_1_1
INFO-FLOW: To file: write model conv2_sparsemux_311_8_32_1_1
INFO-FLOW: To file: write model conv2_sparsemux_311_8_32_1_1
INFO-FLOW: To file: write model conv2_sparsemux_311_8_32_1_1
INFO-FLOW: To file: write model conv2_sparsemux_311_8_32_1_1
INFO-FLOW: To file: write model conv2_sparsemux_311_8_32_1_1
INFO-FLOW: To file: write model conv2_sparsemux_311_8_32_1_1
INFO-FLOW: To file: write model conv2_sparsemux_311_8_32_1_1
INFO-FLOW: To file: write model conv2_sparsemux_311_8_32_1_1
INFO-FLOW: To file: write model conv2_sparsemux_311_8_32_1_1
INFO-FLOW: To file: write model conv2_sparsemux_311_8_32_1_1
INFO-FLOW: To file: write model conv2_sparsemux_311_8_32_1_1
INFO-FLOW: To file: write model conv2_sparsemux_311_8_32_1_1
INFO-FLOW: To file: write model conv2_sparsemux_311_8_32_1_1
INFO-FLOW: To file: write model conv2_sparsemux_311_8_32_1_1
INFO-FLOW: To file: write model conv2_sparsemux_311_8_32_1_1
INFO-FLOW: To file: write model conv2_sparsemux_311_8_32_1_1
INFO-FLOW: To file: write model conv2_sparsemux_311_8_32_1_1
INFO-FLOW: To file: write model conv2_sparsemux_311_8_32_1_1
INFO-FLOW: To file: write model conv2_sparsemux_311_8_32_1_1
INFO-FLOW: To file: write model conv2_sparsemux_311_8_32_1_1
INFO-FLOW: To file: write model conv2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model conv2_sparsemux_11_3_32_1_1
INFO-FLOW: To file: write model conv2_mul_11ns_13ns_23_1_1
INFO-FLOW: To file: write model conv2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model conv2_sparsemux_55_5_32_1_1
INFO-FLOW: To file: write model conv2_sparsemux_55_5_32_1_1
INFO-FLOW: To file: write model conv2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model conv2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model conv2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model conv2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model conv2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model conv2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model conv2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model conv2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model conv2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model conv2_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv2_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv2_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv2_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv2_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv2_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv2_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv2_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv2_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv2_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv2_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv2_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model conv2_inp_image_local_RAM_AUTO_1R1W
INFO-FLOW: To file: write model conv2_filter_local_RAM_AUTO_1R1W
INFO-FLOW: To file: write model conv2_conv_out_RAM_AUTO_1R1W
INFO-FLOW: To file: write model conv2_gmem0_m_axi
INFO-FLOW: To file: write model conv2_control_s_axi
INFO-FLOW: To file: write model conv2_Pipeline_L1_1
INFO-FLOW: To file: write model conv2_Pipeline_F1_1
INFO-FLOW: To file: write model conv2_Pipeline_VITIS_LOOP_85_1
INFO-FLOW: To file: write model conv2_Pipeline_S11
INFO-FLOW: To file: write model conv2_Pipeline_F11
INFO-FLOW: To file: write model conv2_Pipeline_L5_L6
INFO-FLOW: To file: write model conv2_Pipeline_M1
INFO-FLOW: To file: write model conv2_Pipeline_L2_1
INFO-FLOW: To file: write model conv2_Pipeline_F2_1
INFO-FLOW: To file: write model conv2_Pipeline_VITIS_LOOP_173_7
INFO-FLOW: To file: write model conv2_Pipeline_S21
INFO-FLOW: To file: write model conv2_Pipeline_F21
INFO-FLOW: To file: write model conv2_Pipeline_L8_L9
INFO-FLOW: To file: write model conv2_Pipeline_M2
INFO-FLOW: To file: write model conv2
INFO-FLOW: Generating /primary/HLS/Alex_Net/Conv2/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /primary/HLS/Alex_Net/Conv2/.autopilot/db/global.setting.tcl
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/global.setting.tcl 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.13 sec.
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.18 sec.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='1' gen_for_export='1' dstSCDir='' dstVhdlDir='/primary/HLS/Alex_Net/Conv2/.autopilot/db/vhdl' dstVlogDir='/primary/HLS/Alex_Net/Conv2/.autopilot/db/vlog' tclDir='/primary/HLS/Alex_Net/Conv2/.autopilot/db' modelList='conv2_flow_control_loop_pipe_sequential_init
conv2_flow_control_loop_pipe_sequential_init
conv2_flow_control_loop_pipe_sequential_init
conv2_urem_16ns_9ns_8_20_1
conv2_mul_16ns_18ns_33_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_flow_control_loop_pipe_sequential_init
conv2_sparsemux_11_3_32_1_1
conv2_mul_11ns_13ns_23_1_1
conv2_flow_control_loop_pipe_sequential_init
conv2_sparsemux_55_5_32_1_1
conv2_sparsemux_55_5_32_1_1
conv2_flow_control_loop_pipe_sequential_init
conv2_flow_control_loop_pipe_sequential_init
conv2_flow_control_loop_pipe_sequential_init
conv2_flow_control_loop_pipe_sequential_init
conv2_flow_control_loop_pipe_sequential_init
conv2_flow_control_loop_pipe_sequential_init
conv2_flow_control_loop_pipe_sequential_init
conv2_flow_control_loop_pipe_sequential_init
conv2_flow_control_loop_pipe_sequential_init
conv2_fadd_32ns_32ns_32_4_full_dsp_1
conv2_fadd_32ns_32ns_32_4_full_dsp_1
conv2_fadd_32ns_32ns_32_4_full_dsp_1
conv2_fadd_32ns_32ns_32_4_full_dsp_1
conv2_fadd_32ns_32ns_32_4_full_dsp_1
conv2_fadd_32ns_32ns_32_4_full_dsp_1
conv2_fmul_32ns_32ns_32_3_max_dsp_1
conv2_fmul_32ns_32ns_32_3_max_dsp_1
conv2_fmul_32ns_32ns_32_3_max_dsp_1
conv2_fmul_32ns_32ns_32_3_max_dsp_1
conv2_fmul_32ns_32ns_32_3_max_dsp_1
conv2_fcmp_32ns_32ns_1_2_no_dsp_1
conv2_inp_image_local_RAM_AUTO_1R1W
conv2_filter_local_RAM_AUTO_1R1W
conv2_conv_out_RAM_AUTO_1R1W
conv2_gmem0_m_axi
conv2_control_s_axi
conv2_Pipeline_L1_1
conv2_Pipeline_F1_1
conv2_Pipeline_VITIS_LOOP_85_1
conv2_Pipeline_S11
conv2_Pipeline_F11
conv2_Pipeline_L5_L6
conv2_Pipeline_M1
conv2_Pipeline_L2_1
conv2_Pipeline_F2_1
conv2_Pipeline_VITIS_LOOP_173_7
conv2_Pipeline_S21
conv2_Pipeline_F21
conv2_Pipeline_L8_L9
conv2_Pipeline_M2
conv2
' expOnly='0'
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/global.setting.tcl 
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/global.setting.tcl 
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_L1_1.compgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_F1_1.compgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_VITIS_LOOP_85_1.compgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_S11.compgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_F11.compgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_L5_L6.compgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_M1.compgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_L2_1.compgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_F2_1.compgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_VITIS_LOOP_173_7.compgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_S21.compgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_F21.compgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_L8_L9.compgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_M2.compgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.compgen.tcl 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Execute           source ./control.slave.tcl 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Command         ap_source done; 0.23 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 6.12 seconds. CPU system time: 0.5 seconds. Elapsed time: 6.71 seconds; current allocated memory: 4.145 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='conv2_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/primary/HLS/Alex_Net/Conv2/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='conv2_flow_control_loop_pipe_sequential_init
conv2_flow_control_loop_pipe_sequential_init
conv2_flow_control_loop_pipe_sequential_init
conv2_urem_16ns_9ns_8_20_1
conv2_mul_16ns_18ns_33_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_flow_control_loop_pipe_sequential_init
conv2_sparsemux_11_3_32_1_1
conv2_mul_11ns_13ns_23_1_1
conv2_flow_control_loop_pipe_sequential_init
conv2_sparsemux_55_5_32_1_1
conv2_sparsemux_55_5_32_1_1
conv2_flow_control_loop_pipe_sequential_init
conv2_flow_control_loop_pipe_sequential_init
conv2_flow_control_loop_pipe_sequential_init
conv2_flow_control_loop_pipe_sequential_init
conv2_flow_control_loop_pipe_sequential_init
conv2_flow_control_loop_pipe_sequential_init
conv2_flow_control_loop_pipe_sequential_init
conv2_flow_control_loop_pipe_sequential_init
conv2_flow_control_loop_pipe_sequential_init
conv2_fadd_32ns_32ns_32_4_full_dsp_1
conv2_fadd_32ns_32ns_32_4_full_dsp_1
conv2_fadd_32ns_32ns_32_4_full_dsp_1
conv2_fadd_32ns_32ns_32_4_full_dsp_1
conv2_fadd_32ns_32ns_32_4_full_dsp_1
conv2_fadd_32ns_32ns_32_4_full_dsp_1
conv2_fmul_32ns_32ns_32_3_max_dsp_1
conv2_fmul_32ns_32ns_32_3_max_dsp_1
conv2_fmul_32ns_32ns_32_3_max_dsp_1
conv2_fmul_32ns_32ns_32_3_max_dsp_1
conv2_fmul_32ns_32ns_32_3_max_dsp_1
conv2_fcmp_32ns_32ns_1_2_no_dsp_1
conv2_inp_image_local_RAM_AUTO_1R1W
conv2_filter_local_RAM_AUTO_1R1W
conv2_conv_out_RAM_AUTO_1R1W
conv2_gmem0_m_axi
conv2_control_s_axi
conv2_Pipeline_L1_1
conv2_Pipeline_F1_1
conv2_Pipeline_VITIS_LOOP_85_1
conv2_Pipeline_S11
conv2_Pipeline_F11
conv2_Pipeline_L5_L6
conv2_Pipeline_M1
conv2_Pipeline_L2_1
conv2_Pipeline_F2_1
conv2_Pipeline_VITIS_LOOP_173_7
conv2_Pipeline_S21
conv2_Pipeline_F21
conv2_Pipeline_L8_L9
conv2_Pipeline_M2
conv2
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/global.setting.tcl 
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/global.setting.tcl 
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/top-io-be.tcl 
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.tbgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.compgen.dataonly.tcl 
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.compgen.dataonly.tcl 
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.rtl_wrap.cfg.tcl 
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.compgen.dataonly.tcl 
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_L1_1.tbgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_F1_1.tbgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_VITIS_LOOP_85_1.tbgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_S11.tbgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_F11.tbgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_L5_L6.tbgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_M1.tbgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_L2_1.tbgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_F2_1.tbgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_VITIS_LOOP_173_7.tbgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_S21.tbgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_F21.tbgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_L8_L9.tbgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_M2.tbgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.tbgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.constraint.tcl 
Execute         sc_get_clocks conv2 
Execute         source /primary/HLS/Alex_Net/Conv2/.autopilot/db/global.setting.tcl 
Execute         source /primary/HLS/Alex_Net/Conv2/impl/misc/conv2_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute         source /primary/HLS/Alex_Net/Conv2/impl/misc/conv2_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute         source /primary/HLS/Alex_Net/Conv2/impl/misc/conv2_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem0_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem0 DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST conv2 MODULE2INSTS {conv2 conv2 conv2_Pipeline_L1_1 grp_conv2_Pipeline_L1_1_fu_17043 conv2_Pipeline_F1_1 grp_conv2_Pipeline_F1_1_fu_17205 conv2_Pipeline_VITIS_LOOP_85_1 grp_conv2_Pipeline_VITIS_LOOP_85_1_fu_17237 conv2_Pipeline_S11 grp_conv2_Pipeline_S11_fu_17268 conv2_Pipeline_F11 grp_conv2_Pipeline_F11_fu_19351 conv2_Pipeline_L5_L6 grp_conv2_Pipeline_L5_L6_fu_19437 conv2_Pipeline_M1 grp_conv2_Pipeline_M1_fu_20454 conv2_Pipeline_L2_1 grp_conv2_Pipeline_L2_1_fu_20489 conv2_Pipeline_F2_1 grp_conv2_Pipeline_F2_1_fu_20651 conv2_Pipeline_VITIS_LOOP_173_7 grp_conv2_Pipeline_VITIS_LOOP_173_7_fu_20683 conv2_Pipeline_S21 grp_conv2_Pipeline_S21_fu_20714 conv2_Pipeline_F21 grp_conv2_Pipeline_F21_fu_22797 conv2_Pipeline_L8_L9 grp_conv2_Pipeline_L8_L9_fu_22883 conv2_Pipeline_M2 grp_conv2_Pipeline_M2_fu_23900} INST2MODULE {conv2 conv2 grp_conv2_Pipeline_L1_1_fu_17043 conv2_Pipeline_L1_1 grp_conv2_Pipeline_F1_1_fu_17205 conv2_Pipeline_F1_1 grp_conv2_Pipeline_VITIS_LOOP_85_1_fu_17237 conv2_Pipeline_VITIS_LOOP_85_1 grp_conv2_Pipeline_S11_fu_17268 conv2_Pipeline_S11 grp_conv2_Pipeline_F11_fu_19351 conv2_Pipeline_F11 grp_conv2_Pipeline_L5_L6_fu_19437 conv2_Pipeline_L5_L6 grp_conv2_Pipeline_M1_fu_20454 conv2_Pipeline_M1 grp_conv2_Pipeline_L2_1_fu_20489 conv2_Pipeline_L2_1 grp_conv2_Pipeline_F2_1_fu_20651 conv2_Pipeline_F2_1 grp_conv2_Pipeline_VITIS_LOOP_173_7_fu_20683 conv2_Pipeline_VITIS_LOOP_173_7 grp_conv2_Pipeline_S21_fu_20714 conv2_Pipeline_S21 grp_conv2_Pipeline_F21_fu_22797 conv2_Pipeline_F21 grp_conv2_Pipeline_L8_L9_fu_22883 conv2_Pipeline_L8_L9 grp_conv2_Pipeline_M2_fu_23900 conv2_Pipeline_M2} INSTDATA {conv2 {DEPTH 1 CHILDREN {grp_conv2_Pipeline_L1_1_fu_17043 grp_conv2_Pipeline_F1_1_fu_17205 grp_conv2_Pipeline_VITIS_LOOP_85_1_fu_17237 grp_conv2_Pipeline_S11_fu_17268 grp_conv2_Pipeline_F11_fu_19351 grp_conv2_Pipeline_L5_L6_fu_19437 grp_conv2_Pipeline_M1_fu_20454 grp_conv2_Pipeline_L2_1_fu_20489 grp_conv2_Pipeline_F2_1_fu_20651 grp_conv2_Pipeline_VITIS_LOOP_173_7_fu_20683 grp_conv2_Pipeline_S21_fu_20714 grp_conv2_Pipeline_F21_fu_22797 grp_conv2_Pipeline_L8_L9_fu_22883 grp_conv2_Pipeline_M2_fu_23900}} grp_conv2_Pipeline_L1_1_fu_17043 {DEPTH 2 CHILDREN {}} grp_conv2_Pipeline_F1_1_fu_17205 {DEPTH 2 CHILDREN {}} grp_conv2_Pipeline_VITIS_LOOP_85_1_fu_17237 {DEPTH 2 CHILDREN {}} grp_conv2_Pipeline_S11_fu_17268 {DEPTH 2 CHILDREN {}} grp_conv2_Pipeline_F11_fu_19351 {DEPTH 2 CHILDREN {}} grp_conv2_Pipeline_L5_L6_fu_19437 {DEPTH 2 CHILDREN {}} grp_conv2_Pipeline_M1_fu_20454 {DEPTH 2 CHILDREN {}} grp_conv2_Pipeline_L2_1_fu_20489 {DEPTH 2 CHILDREN {}} grp_conv2_Pipeline_F2_1_fu_20651 {DEPTH 2 CHILDREN {}} grp_conv2_Pipeline_VITIS_LOOP_173_7_fu_20683 {DEPTH 2 CHILDREN {}} grp_conv2_Pipeline_S21_fu_20714 {DEPTH 2 CHILDREN {}} grp_conv2_Pipeline_F21_fu_22797 {DEPTH 2 CHILDREN {}} grp_conv2_Pipeline_L8_L9_fu_22883 {DEPTH 2 CHILDREN {}} grp_conv2_Pipeline_M2_fu_23900 {DEPTH 2 CHILDREN {}}} MODULEDATA {conv2_Pipeline_L1_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln69_fu_2739_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:69 VARIABLE icmp_ln69 LOOP L1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_fu_2745_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:69 VARIABLE add_ln69 LOOP L1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_1_fu_2798_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:69 VARIABLE add_ln69_1 LOOP L1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_2_fu_2755_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:69 VARIABLE add_ln69_2 LOOP L1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln69_1_fu_2761_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:69 VARIABLE icmp_ln69_1 LOOP L1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_fu_2767_p3 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:69 VARIABLE select_ln69 LOOP L1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} conv2_Pipeline_F1_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln79_fu_527_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79 VARIABLE icmp_ln79 LOOP F1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_fu_533_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79 VARIABLE add_ln79 LOOP F1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_1_fu_586_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79 VARIABLE add_ln79_1 LOOP F1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_2_fu_543_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79 VARIABLE add_ln79_2 LOOP F1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln79_1_fu_549_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79 VARIABLE icmp_ln79_1 LOOP F1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln79_fu_555_p3 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79 VARIABLE select_ln79 LOOP F1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} conv2_Pipeline_VITIS_LOOP_85_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln85_fu_557_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:85 VARIABLE icmp_ln85 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_fu_563_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:85 VARIABLE add_ln85 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_1_fu_572_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:85 VARIABLE add_ln85_1 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_2_fu_623_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:85 VARIABLE add_ln85_2 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln85_1_fu_629_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:85 VARIABLE icmp_ln85_1 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln85_fu_635_p3 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:85 VARIABLE select_ln85 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} conv2_Pipeline_S11 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln93_fu_65005_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:93 VARIABLE icmp_ln93 LOOP S11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_65011_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:93 VARIABLE add_ln93 LOOP S11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_fu_65029_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:93 VARIABLE empty LOOP S11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_65045_p0 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:93 VARIABLE empty_45 LOOP S11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_18ns_33_1_1_U213 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE mul_ln96 LOOP S11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 19 OPTYPE urem PRAGMA {} RTLNAME urem_16ns_9ns_8_20_1_U212 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE urem_ln96 LOOP S11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_311_8_32_1_1_U244 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE inp_img_2D_2942 LOOP S11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_fu_65238_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE add_ln96 LOOP S11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_18ns_33_1_1_U214 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE mul_ln96_1 LOOP S11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_1_fu_65422_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE add_ln96_1 LOOP S11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_18ns_33_1_1_U215 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE mul_ln96_2 LOOP S11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_2_fu_65606_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE add_ln96_2 LOOP S11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_18ns_33_1_1_U216 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE mul_ln96_3 LOOP S11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_3_fu_65790_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE add_ln96_3 LOOP S11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_18ns_33_1_1_U217 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE mul_ln96_4 LOOP S11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_4_fu_65974_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE add_ln96_4 LOOP S11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_18ns_33_1_1_U218 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE mul_ln96_5 LOOP S11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_5_fu_66158_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE add_ln96_5 LOOP S11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_18ns_33_1_1_U219 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE mul_ln96_6 LOOP S11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_6_fu_66342_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE add_ln96_6 LOOP S11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_18ns_33_1_1_U220 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE mul_ln96_7 LOOP S11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_7_fu_66526_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE add_ln96_7 LOOP S11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_18ns_33_1_1_U221 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE mul_ln96_8 LOOP S11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_8_fu_66710_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE add_ln96_8 LOOP S11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_18ns_33_1_1_U222 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE mul_ln96_9 LOOP S11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_9_fu_66894_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE add_ln96_9 LOOP S11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_18ns_33_1_1_U223 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE mul_ln96_10 LOOP S11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_10_fu_67078_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE add_ln96_10 LOOP S11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_18ns_33_1_1_U224 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE mul_ln96_11 LOOP S11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_11_fu_67262_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE add_ln96_11 LOOP S11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_18ns_33_1_1_U225 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE mul_ln96_12 LOOP S11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_12_fu_67446_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE add_ln96_12 LOOP S11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_18ns_33_1_1_U226 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE mul_ln96_13 LOOP S11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_13_fu_67630_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE add_ln96_13 LOOP S11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_18ns_33_1_1_U227 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE mul_ln96_14 LOOP S11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_14_fu_67814_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE add_ln96_14 LOOP S11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_18ns_33_1_1_U228 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE mul_ln96_15 LOOP S11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_15_fu_67998_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE add_ln96_15 LOOP S11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_18ns_33_1_1_U229 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE mul_ln96_16 LOOP S11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_16_fu_68182_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE add_ln96_16 LOOP S11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_18ns_33_1_1_U230 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE mul_ln96_17 LOOP S11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_17_fu_68366_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE add_ln96_17 LOOP S11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_18ns_33_1_1_U231 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE mul_ln96_18 LOOP S11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_18_fu_68550_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE add_ln96_18 LOOP S11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_18ns_33_1_1_U232 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE mul_ln96_19 LOOP S11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_19_fu_68734_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE add_ln96_19 LOOP S11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_18ns_33_1_1_U233 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE mul_ln96_20 LOOP S11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_20_fu_68918_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE add_ln96_20 LOOP S11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_18ns_33_1_1_U234 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE mul_ln96_21 LOOP S11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_21_fu_69102_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE add_ln96_21 LOOP S11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_18ns_33_1_1_U235 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE mul_ln96_22 LOOP S11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_22_fu_69286_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE add_ln96_22 LOOP S11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_18ns_33_1_1_U236 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE mul_ln96_23 LOOP S11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_23_fu_69470_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE add_ln96_23 LOOP S11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_18ns_33_1_1_U237 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE mul_ln96_24 LOOP S11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_24_fu_69654_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE add_ln96_24 LOOP S11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_18ns_33_1_1_U238 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE mul_ln96_25 LOOP S11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_25_fu_69838_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE add_ln96_25 LOOP S11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_18ns_33_1_1_U239 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE mul_ln96_26 LOOP S11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_26_fu_70022_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE add_ln96_26 LOOP S11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_18ns_33_1_1_U240 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE mul_ln96_27 LOOP S11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_27_fu_70206_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE add_ln96_27 LOOP S11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_18ns_33_1_1_U241 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE mul_ln96_28 LOOP S11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_28_fu_70390_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE add_ln96_28 LOOP S11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_18ns_33_1_1_U242 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE mul_ln96_29 LOOP S11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_29_fu_70574_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE add_ln96_29 LOOP S11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_18ns_33_1_1_U243 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE mul_ln96_30 LOOP S11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_311_8_32_1_1_U245 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE inp_img_2D_991 LOOP S11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_311_8_32_1_1_U246 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE inp_img_2D_2913 LOOP S11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_311_8_32_1_1_U247 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE inp_img_2D_2914 LOOP S11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_311_8_32_1_1_U248 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE inp_img_2D_2915 LOOP S11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_311_8_32_1_1_U249 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE inp_img_2D_2916 LOOP S11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_311_8_32_1_1_U250 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE inp_img_2D_2917 LOOP S11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_311_8_32_1_1_U251 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE inp_img_2D_2918 LOOP S11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_311_8_32_1_1_U252 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE inp_img_2D_2919 LOOP S11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_311_8_32_1_1_U253 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE inp_img_2D_2920 LOOP S11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_311_8_32_1_1_U254 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE inp_img_2D_2921 LOOP S11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_311_8_32_1_1_U255 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE inp_img_2D_2922 LOOP S11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_311_8_32_1_1_U256 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE inp_img_2D_2923 LOOP S11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_311_8_32_1_1_U257 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE inp_img_2D_2924 LOOP S11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_311_8_32_1_1_U258 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE inp_img_2D_2925 LOOP S11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_311_8_32_1_1_U259 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE inp_img_2D_2926 LOOP S11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_311_8_32_1_1_U260 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE inp_img_2D_2927 LOOP S11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_311_8_32_1_1_U261 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE inp_img_2D_2928 LOOP S11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_311_8_32_1_1_U262 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE inp_img_2D_2929 LOOP S11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_311_8_32_1_1_U263 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE inp_img_2D_2930 LOOP S11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_311_8_32_1_1_U264 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE inp_img_2D_2931 LOOP S11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_311_8_32_1_1_U265 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE inp_img_2D_2932 LOOP S11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_311_8_32_1_1_U266 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE inp_img_2D_2933 LOOP S11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_311_8_32_1_1_U267 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE inp_img_2D_2934 LOOP S11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_311_8_32_1_1_U268 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE inp_img_2D_2935 LOOP S11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_311_8_32_1_1_U269 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE inp_img_2D_2936 LOOP S11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_311_8_32_1_1_U270 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE inp_img_2D_2937 LOOP S11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_311_8_32_1_1_U271 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE inp_img_2D_2938 LOOP S11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_311_8_32_1_1_U272 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE inp_img_2D_2939 LOOP S11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_311_8_32_1_1_U273 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE inp_img_2D_2940 LOOP S11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_311_8_32_1_1_U274 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96 VARIABLE inp_img_2D_2941 LOOP S11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false}} AREA {DSP 31 BRAM 0 URAM 0}} conv2_Pipeline_F11 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln99_fu_1072_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:99 VARIABLE icmp_ln99 LOOP F11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_fu_1078_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:99 VARIABLE add_ln99 LOOP F11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_1100_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:99 VARIABLE empty LOOP F11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_47_fu_1110_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:99 VARIABLE empty_47 LOOP F11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_11_3_32_1_1_U2386 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102 VARIABLE filter_2D_82 LOOP F11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_fu_1144_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102 VARIABLE add_ln102 LOOP F11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_13ns_23_1_1_U2387 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102 VARIABLE mul_ln102 LOOP F11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_1_fu_1179_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102 VARIABLE add_ln102_1 LOOP F11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_13ns_23_1_1_U2388 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102 VARIABLE mul_ln102_1 LOOP F11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_2_fu_1214_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102 VARIABLE add_ln102_2 LOOP F11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_13ns_23_1_1_U2389 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102 VARIABLE mul_ln102_2 LOOP F11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_3_fu_1249_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102 VARIABLE add_ln102_3 LOOP F11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_13ns_23_1_1_U2390 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102 VARIABLE mul_ln102_3 LOOP F11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_11_3_32_1_1_U2391 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102 VARIABLE filter_2D_29 LOOP F11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_11_3_32_1_1_U2392 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102 VARIABLE filter_2D_79 LOOP F11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_11_3_32_1_1_U2393 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102 VARIABLE filter_2D_80 LOOP F11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_11_3_32_1_1_U2394 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102 VARIABLE filter_2D_81 LOOP F11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false}} AREA {DSP 4 BRAM 0 URAM 0}} conv2_Pipeline_L5_L6 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln107_fu_11220_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:107 VARIABLE icmp_ln107 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_fu_11226_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:107 VARIABLE add_ln107 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln109_fu_11238_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:109 VARIABLE icmp_ln109 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln107_fu_11244_p3 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:107 VARIABLE select_ln107 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_1_fu_11252_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:107 VARIABLE add_ln107_1 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln107_1_fu_11258_p3 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:107 VARIABLE select_ln107_1 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_0_fu_32172_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:107 VARIABLE first_iter_0 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_32177_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:107 VARIABLE empty LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2484 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_s LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2485 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_1 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2486 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_2 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2487 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_3 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2488 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_4 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2489 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_5 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2490 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_6 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2491 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_7 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2492 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_8 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2493 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_9 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2494 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_10 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2495 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_11 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2496 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_12 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2497 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_13 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2498 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_14 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2499 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_15 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2500 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_16 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2501 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_17 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2502 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_18 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2503 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_19 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2504 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_20 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2505 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_21 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2506 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_22 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2507 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_23 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2508 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_24 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2509 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_25 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2510 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_26 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2511 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_27 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2512 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_28 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2513 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_29 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2514 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_30 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2515 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_31 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2516 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_32 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2517 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_33 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2518 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_34 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2519 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_35 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2520 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_36 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2521 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_37 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2522 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_38 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2523 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_39 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2524 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_40 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2525 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_41 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2526 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_42 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2527 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_43 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2528 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_44 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2529 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_45 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2530 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_46 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2531 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_47 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2532 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_48 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2533 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_49 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2534 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_50 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2535 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_51 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2536 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_52 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2537 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_53 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2538 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_54 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2539 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_55 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2540 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_56 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2541 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_57 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2542 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_58 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2543 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_59 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2544 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_60 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2545 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_61 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2546 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_62 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2547 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_63 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2548 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_64 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2549 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_65 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2550 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_66 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2551 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_67 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2552 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_68 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2553 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_69 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2554 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_70 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2555 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_71 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2556 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_72 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2557 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_73 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2558 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_74 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2559 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_75 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2560 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_76 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2561 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_77 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2562 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_78 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2563 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_79 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2564 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_80 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2565 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_81 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2566 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_82 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2567 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_83 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2568 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_84 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2569 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_85 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2570 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_86 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2571 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_87 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2572 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_88 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2573 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_89 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2574 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_90 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2575 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_91 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2576 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_92 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2577 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_93 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2578 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_94 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2579 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_95 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2580 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_96 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2581 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_97 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2582 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_98 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2583 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_99 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2584 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_100 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2585 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_101 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2586 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_102 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2587 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_103 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2588 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_104 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2589 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_105 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2590 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_106 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2591 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_107 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2592 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_108 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2593 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_109 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2594 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_110 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2595 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_111 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2596 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_112 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2597 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_113 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2598 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_114 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2599 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_115 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2600 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_116 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2601 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_117 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2602 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_118 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2603 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_119 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2604 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_120 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2605 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_121 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2606 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_122 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2607 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_123 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2608 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_124 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2609 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_125 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2610 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_126 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2611 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_127 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2612 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_128 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2613 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_129 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2614 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_130 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2615 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_131 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2616 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_132 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2617 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_133 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2618 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_134 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2619 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_135 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2620 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_136 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2621 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_137 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2622 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_138 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2623 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_139 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2624 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_140 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2625 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_141 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2626 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_142 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2627 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_143 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2628 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_144 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2629 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_145 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2630 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_146 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2631 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_147 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2632 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_148 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2633 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_149 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2634 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_150 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2635 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_151 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2636 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_152 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2637 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_153 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2638 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_154 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2639 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_155 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2640 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_156 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2641 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_157 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2642 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_158 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2643 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_159 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2644 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_160 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2645 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_161 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2646 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_162 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2647 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_163 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2648 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_164 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2649 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_165 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2650 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_166 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2651 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_167 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2652 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_168 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2653 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_169 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2654 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_170 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2655 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_171 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2656 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_172 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2657 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_173 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2658 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_174 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2659 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_175 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2660 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_176 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2661 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_177 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2662 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_178 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2663 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114 VARIABLE tmp_179 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln129_1_fu_32321_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:129 VARIABLE icmp_ln129_1 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_fu_32326_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:129 VARIABLE add_ln129 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_180_fu_32338_p56 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:129 VARIABLE select_ln129 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U2664 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:129 VARIABLE tmp_180 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_fu_32156_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:109 VARIABLE add_ln109 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln109_1_fu_32161_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:109 VARIABLE icmp_ln109_1 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} conv2_Pipeline_M1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln136_fu_733_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136 VARIABLE icmp_ln136 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_fu_739_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136 VARIABLE add_ln136 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln143_fu_805_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE icmp_ln143 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln143_1_fu_811_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE icmp_ln143_1 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln143_fu_817_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE or_ln143 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln143_fu_823_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE and_ln143 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln143_2_fu_855_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE icmp_ln143_2 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln143_3_fu_861_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE icmp_ln143_3 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln143_1_fu_867_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE or_ln143_1 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln143_1_fu_873_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE and_ln143_1 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln143_4_fu_905_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE icmp_ln143_4 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln143_5_fu_911_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE icmp_ln143_5 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln143_2_fu_917_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE or_ln143_2 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln143_2_fu_923_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE and_ln143_2 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln143_6_fu_955_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE icmp_ln143_6 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln143_7_fu_961_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE icmp_ln143_7 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln143_3_fu_967_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE or_ln143_3 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln143_3_fu_973_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE and_ln143_3 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln143_8_fu_1005_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE icmp_ln143_8 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln143_9_fu_1011_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE icmp_ln143_9 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln143_4_fu_1017_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE or_ln143_4 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln143_4_fu_1023_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE and_ln143_4 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln143_10_fu_1055_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE icmp_ln143_10 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln143_11_fu_1061_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE icmp_ln143_11 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln143_5_fu_1067_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE or_ln143_5 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln143_5_fu_1073_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE and_ln143_5 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln143_12_fu_1105_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE icmp_ln143_12 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln143_13_fu_1111_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE icmp_ln143_13 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln143_6_fu_1117_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE or_ln143_6 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln143_6_fu_1123_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE and_ln143_6 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln143_14_fu_1155_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE icmp_ln143_14 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln143_15_fu_1161_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE icmp_ln143_15 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln143_7_fu_1167_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE or_ln143_7 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln143_7_fu_1173_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE and_ln143_7 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln143_16_fu_1205_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE icmp_ln143_16 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln143_17_fu_1211_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE icmp_ln143_17 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln143_8_fu_1217_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE or_ln143_8 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln143_8_fu_1223_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE and_ln143_8 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln143_18_fu_1255_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE icmp_ln143_18 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln143_19_fu_1261_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE icmp_ln143_19 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln143_9_fu_1267_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE or_ln143_9 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln143_9_fu_1273_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE and_ln143_9 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln143_20_fu_1305_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE icmp_ln143_20 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln143_21_fu_1311_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE icmp_ln143_21 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln143_10_fu_1317_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE or_ln143_10 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln143_10_fu_1323_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE and_ln143_10 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln143_22_fu_1355_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE icmp_ln143_22 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln143_23_fu_1361_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE icmp_ln143_23 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln143_11_fu_1367_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE or_ln143_11 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln143_11_fu_1373_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE and_ln143_11 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln143_24_fu_1405_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE icmp_ln143_24 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln143_25_fu_1411_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE icmp_ln143_25 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln143_12_fu_1417_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE or_ln143_12 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln143_12_fu_1423_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE and_ln143_12 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln143_26_fu_1455_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE icmp_ln143_26 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln143_27_fu_1461_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE icmp_ln143_27 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln143_13_fu_1467_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE or_ln143_13 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln143_13_fu_1473_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE and_ln143_13 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln143_28_fu_1505_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE icmp_ln143_28 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln143_29_fu_1511_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE icmp_ln143_29 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln143_14_fu_1517_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE or_ln143_14 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln143_14_fu_1523_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE and_ln143_14 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln143_30_fu_1555_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE icmp_ln143_30 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln143_31_fu_1561_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE icmp_ln143_31 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln143_15_fu_1567_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE or_ln143_15 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln143_15_fu_1573_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE and_ln143_15 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln143_32_fu_1605_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE icmp_ln143_32 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln143_33_fu_1611_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE icmp_ln143_33 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln143_16_fu_1617_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE or_ln143_16 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln143_16_fu_1623_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE and_ln143_16 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln143_34_fu_1655_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE icmp_ln143_34 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln143_35_fu_1661_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE icmp_ln143_35 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln143_17_fu_1667_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE or_ln143_17 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln143_17_fu_1673_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE and_ln143_17 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln143_36_fu_1705_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE icmp_ln143_36 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln143_37_fu_1711_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE icmp_ln143_37 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln143_18_fu_1717_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE or_ln143_18 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln143_18_fu_1723_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE and_ln143_18 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln143_38_fu_1755_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE icmp_ln143_38 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln143_39_fu_1761_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE icmp_ln143_39 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln143_19_fu_1767_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE or_ln143_19 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln143_19_fu_1773_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE and_ln143_19 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln143_40_fu_1805_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE icmp_ln143_40 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln143_41_fu_1811_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE icmp_ln143_41 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln143_20_fu_1817_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE or_ln143_20 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln143_20_fu_1823_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE and_ln143_20 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln143_42_fu_1855_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE icmp_ln143_42 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln143_43_fu_1861_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE icmp_ln143_43 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln143_21_fu_1867_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE or_ln143_21 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln143_21_fu_1873_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE and_ln143_21 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln143_44_fu_1905_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE icmp_ln143_44 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln143_45_fu_1911_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE icmp_ln143_45 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln143_22_fu_1917_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE or_ln143_22 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln143_22_fu_1923_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE and_ln143_22 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln143_46_fu_1955_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE icmp_ln143_46 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln143_47_fu_1961_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE icmp_ln143_47 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln143_23_fu_1967_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE or_ln143_23 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln143_23_fu_1973_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE and_ln143_23 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln143_48_fu_2005_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE icmp_ln143_48 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln143_49_fu_2011_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE icmp_ln143_49 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln143_24_fu_2017_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE or_ln143_24 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln143_24_fu_2023_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE and_ln143_24 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln143_50_fu_2055_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE icmp_ln143_50 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln143_51_fu_2061_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE icmp_ln143_51 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln143_25_fu_2067_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE or_ln143_25 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln143_25_fu_2073_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE and_ln143_25 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln143_52_fu_2104_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE icmp_ln143_52 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln143_53_fu_2110_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE icmp_ln143_53 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln143_26_fu_2116_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE or_ln143_26 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln143_26_fu_2122_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 VARIABLE and_ln143_26 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln136_fu_829_p3 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136 VARIABLE select_ln136 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln136_1_fu_879_p3 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136 VARIABLE select_ln136_1 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln136_2_fu_929_p3 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136 VARIABLE select_ln136_2 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln136_3_fu_979_p3 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136 VARIABLE select_ln136_3 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln136_4_fu_1029_p3 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136 VARIABLE select_ln136_4 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln136_5_fu_1079_p3 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136 VARIABLE select_ln136_5 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln136_6_fu_1129_p3 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136 VARIABLE select_ln136_6 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln136_7_fu_1179_p3 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136 VARIABLE select_ln136_7 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln136_8_fu_1229_p3 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136 VARIABLE select_ln136_8 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln136_9_fu_1279_p3 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136 VARIABLE select_ln136_9 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln136_10_fu_1329_p3 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136 VARIABLE select_ln136_10 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln136_11_fu_1379_p3 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136 VARIABLE select_ln136_11 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln136_12_fu_1429_p3 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136 VARIABLE select_ln136_12 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln136_13_fu_1479_p3 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136 VARIABLE select_ln136_13 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln136_14_fu_1529_p3 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136 VARIABLE select_ln136_14 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln136_15_fu_1579_p3 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136 VARIABLE select_ln136_15 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln136_16_fu_1629_p3 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136 VARIABLE select_ln136_16 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln136_17_fu_1679_p3 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136 VARIABLE select_ln136_17 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln136_18_fu_1729_p3 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136 VARIABLE select_ln136_18 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln136_19_fu_1779_p3 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136 VARIABLE select_ln136_19 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln136_20_fu_1829_p3 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136 VARIABLE select_ln136_20 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln136_21_fu_1879_p3 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136 VARIABLE select_ln136_21 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln136_22_fu_1929_p3 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136 VARIABLE select_ln136_22 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln136_23_fu_1979_p3 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136 VARIABLE select_ln136_23 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln136_24_fu_2029_p3 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136 VARIABLE select_ln136_24 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln136_25_fu_2079_p3 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136 VARIABLE select_ln136_25 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln136_26_fu_2128_p3 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136 VARIABLE select_ln136_26 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} conv2_Pipeline_L2_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln156_fu_2739_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:156 VARIABLE icmp_ln156 LOOP L2_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_fu_2745_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:156 VARIABLE add_ln156 LOOP L2_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_1_fu_2798_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:156 VARIABLE add_ln156_1 LOOP L2_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_2_fu_2755_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:156 VARIABLE add_ln156_2 LOOP L2_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln156_1_fu_2761_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:156 VARIABLE icmp_ln156_1 LOOP L2_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln156_fu_2767_p3 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:156 VARIABLE select_ln156 LOOP L2_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} conv2_Pipeline_F2_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln167_fu_527_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167 VARIABLE icmp_ln167 LOOP F2_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_fu_533_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167 VARIABLE add_ln167 LOOP F2_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_1_fu_586_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167 VARIABLE add_ln167_1 LOOP F2_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_2_fu_543_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167 VARIABLE add_ln167_2 LOOP F2_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln167_1_fu_549_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167 VARIABLE icmp_ln167_1 LOOP F2_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln167_fu_555_p3 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167 VARIABLE select_ln167 LOOP F2_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} conv2_Pipeline_VITIS_LOOP_173_7 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln173_fu_557_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:173 VARIABLE icmp_ln173 LOOP VITIS_LOOP_173_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_fu_563_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:173 VARIABLE add_ln173 LOOP VITIS_LOOP_173_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_1_fu_572_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:173 VARIABLE add_ln173_1 LOOP VITIS_LOOP_173_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_2_fu_623_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:173 VARIABLE add_ln173_2 LOOP VITIS_LOOP_173_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln173_1_fu_629_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:173 VARIABLE icmp_ln173_1 LOOP VITIS_LOOP_173_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln173_fu_635_p3 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:173 VARIABLE select_ln173 LOOP VITIS_LOOP_173_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} conv2_Pipeline_S21 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln179_fu_65005_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:179 VARIABLE icmp_ln179 LOOP S21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln179_fu_65011_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:179 VARIABLE add_ln179 LOOP S21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_fu_65029_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:179 VARIABLE empty LOOP S21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_65045_p0 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:179 VARIABLE empty_44 LOOP S21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_18ns_33_1_1_U3924 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE mul_ln182 LOOP S21 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 19 OPTYPE urem PRAGMA {} RTLNAME urem_16ns_9ns_8_20_1_U3923 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE urem_ln182 LOOP S21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_311_8_32_1_1_U3955 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE inp_img_2D_991 LOOP S21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln182_fu_65238_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE add_ln182 LOOP S21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_18ns_33_1_1_U3925 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE mul_ln182_1 LOOP S21 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln182_1_fu_65422_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE add_ln182_1 LOOP S21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_18ns_33_1_1_U3926 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE mul_ln182_2 LOOP S21 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln182_2_fu_65606_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE add_ln182_2 LOOP S21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_18ns_33_1_1_U3927 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE mul_ln182_3 LOOP S21 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln182_3_fu_65790_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE add_ln182_3 LOOP S21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_18ns_33_1_1_U3928 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE mul_ln182_4 LOOP S21 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln182_4_fu_65974_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE add_ln182_4 LOOP S21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_18ns_33_1_1_U3929 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE mul_ln182_5 LOOP S21 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln182_5_fu_66158_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE add_ln182_5 LOOP S21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_18ns_33_1_1_U3930 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE mul_ln182_6 LOOP S21 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln182_6_fu_66342_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE add_ln182_6 LOOP S21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_18ns_33_1_1_U3931 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE mul_ln182_7 LOOP S21 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln182_7_fu_66526_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE add_ln182_7 LOOP S21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_18ns_33_1_1_U3932 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE mul_ln182_8 LOOP S21 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln182_8_fu_66710_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE add_ln182_8 LOOP S21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_18ns_33_1_1_U3933 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE mul_ln182_9 LOOP S21 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln182_9_fu_66894_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE add_ln182_9 LOOP S21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_18ns_33_1_1_U3934 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE mul_ln182_10 LOOP S21 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln182_10_fu_67078_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE add_ln182_10 LOOP S21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_18ns_33_1_1_U3935 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE mul_ln182_11 LOOP S21 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln182_11_fu_67262_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE add_ln182_11 LOOP S21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_18ns_33_1_1_U3936 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE mul_ln182_12 LOOP S21 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln182_12_fu_67446_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE add_ln182_12 LOOP S21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_18ns_33_1_1_U3937 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE mul_ln182_13 LOOP S21 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln182_13_fu_67630_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE add_ln182_13 LOOP S21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_18ns_33_1_1_U3938 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE mul_ln182_14 LOOP S21 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln182_14_fu_67814_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE add_ln182_14 LOOP S21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_18ns_33_1_1_U3939 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE mul_ln182_15 LOOP S21 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln182_15_fu_67998_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE add_ln182_15 LOOP S21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_18ns_33_1_1_U3940 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE mul_ln182_16 LOOP S21 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln182_16_fu_68182_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE add_ln182_16 LOOP S21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_18ns_33_1_1_U3941 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE mul_ln182_17 LOOP S21 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln182_17_fu_68366_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE add_ln182_17 LOOP S21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_18ns_33_1_1_U3942 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE mul_ln182_18 LOOP S21 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln182_18_fu_68550_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE add_ln182_18 LOOP S21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_18ns_33_1_1_U3943 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE mul_ln182_19 LOOP S21 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln182_19_fu_68734_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE add_ln182_19 LOOP S21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_18ns_33_1_1_U3944 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE mul_ln182_20 LOOP S21 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln182_20_fu_68918_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE add_ln182_20 LOOP S21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_18ns_33_1_1_U3945 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE mul_ln182_21 LOOP S21 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln182_21_fu_69102_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE add_ln182_21 LOOP S21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_18ns_33_1_1_U3946 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE mul_ln182_22 LOOP S21 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln182_22_fu_69286_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE add_ln182_22 LOOP S21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_18ns_33_1_1_U3947 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE mul_ln182_23 LOOP S21 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln182_23_fu_69470_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE add_ln182_23 LOOP S21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_18ns_33_1_1_U3948 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE mul_ln182_24 LOOP S21 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln182_24_fu_69654_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE add_ln182_24 LOOP S21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_18ns_33_1_1_U3949 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE mul_ln182_25 LOOP S21 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln182_25_fu_69838_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE add_ln182_25 LOOP S21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_18ns_33_1_1_U3950 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE mul_ln182_26 LOOP S21 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln182_26_fu_70022_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE add_ln182_26 LOOP S21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_18ns_33_1_1_U3951 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE mul_ln182_27 LOOP S21 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln182_27_fu_70206_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE add_ln182_27 LOOP S21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_18ns_33_1_1_U3952 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE mul_ln182_28 LOOP S21 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln182_28_fu_70390_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE add_ln182_28 LOOP S21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_18ns_33_1_1_U3953 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE mul_ln182_29 LOOP S21 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln182_29_fu_70574_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE add_ln182_29 LOOP S21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_18ns_33_1_1_U3954 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE mul_ln182_30 LOOP S21 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_311_8_32_1_1_U3956 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE inp_img_2D_961 LOOP S21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_311_8_32_1_1_U3957 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE inp_img_2D_962 LOOP S21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_311_8_32_1_1_U3958 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE inp_img_2D_963 LOOP S21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_311_8_32_1_1_U3959 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE inp_img_2D_964 LOOP S21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_311_8_32_1_1_U3960 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE inp_img_2D_965 LOOP S21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_311_8_32_1_1_U3961 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE inp_img_2D_966 LOOP S21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_311_8_32_1_1_U3962 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE inp_img_2D_967 LOOP S21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_311_8_32_1_1_U3963 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE inp_img_2D_968 LOOP S21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_311_8_32_1_1_U3964 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE inp_img_2D_969 LOOP S21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_311_8_32_1_1_U3965 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE inp_img_2D_970 LOOP S21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_311_8_32_1_1_U3966 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE inp_img_2D_971 LOOP S21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_311_8_32_1_1_U3967 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE inp_img_2D_972 LOOP S21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_311_8_32_1_1_U3968 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE inp_img_2D_973 LOOP S21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_311_8_32_1_1_U3969 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE inp_img_2D_974 LOOP S21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_311_8_32_1_1_U3970 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE inp_img_2D_975 LOOP S21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_311_8_32_1_1_U3971 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE inp_img_2D_976 LOOP S21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_311_8_32_1_1_U3972 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE inp_img_2D_977 LOOP S21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_311_8_32_1_1_U3973 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE inp_img_2D_978 LOOP S21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_311_8_32_1_1_U3974 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE inp_img_2D_979 LOOP S21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_311_8_32_1_1_U3975 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE inp_img_2D_980 LOOP S21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_311_8_32_1_1_U3976 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE inp_img_2D_981 LOOP S21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_311_8_32_1_1_U3977 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE inp_img_2D_982 LOOP S21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_311_8_32_1_1_U3978 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE inp_img_2D_983 LOOP S21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_311_8_32_1_1_U3979 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE inp_img_2D_984 LOOP S21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_311_8_32_1_1_U3980 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE inp_img_2D_985 LOOP S21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_311_8_32_1_1_U3981 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE inp_img_2D_986 LOOP S21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_311_8_32_1_1_U3982 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE inp_img_2D_987 LOOP S21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_311_8_32_1_1_U3983 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE inp_img_2D_988 LOOP S21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_311_8_32_1_1_U3984 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE inp_img_2D_989 LOOP S21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_311_8_32_1_1_U3985 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182 VARIABLE inp_img_2D_990 LOOP S21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false}} AREA {DSP 31 BRAM 0 URAM 0}} conv2_Pipeline_F21 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln186_fu_1072_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:186 VARIABLE icmp_ln186 LOOP F21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_fu_1078_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:186 VARIABLE add_ln186 LOOP F21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_1100_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:186 VARIABLE empty LOOP F21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_46_fu_1110_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:186 VARIABLE empty_46 LOOP F21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_11_3_32_1_1_U6064 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:189 VARIABLE filter_2D_29 LOOP F21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln189_fu_1144_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:189 VARIABLE add_ln189 LOOP F21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_13ns_23_1_1_U6065 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:189 VARIABLE mul_ln189 LOOP F21 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln189_1_fu_1179_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:189 VARIABLE add_ln189_1 LOOP F21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_13ns_23_1_1_U6066 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:189 VARIABLE mul_ln189_1 LOOP F21 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln189_2_fu_1214_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:189 VARIABLE add_ln189_2 LOOP F21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_13ns_23_1_1_U6067 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:189 VARIABLE mul_ln189_2 LOOP F21 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln189_3_fu_1249_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:189 VARIABLE add_ln189_3 LOOP F21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_13ns_23_1_1_U6068 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:189 VARIABLE mul_ln189_3 LOOP F21 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_11_3_32_1_1_U6069 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:189 VARIABLE filter_2D_25 LOOP F21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_11_3_32_1_1_U6070 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:189 VARIABLE filter_2D_26 LOOP F21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_11_3_32_1_1_U6071 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:189 VARIABLE filter_2D_27 LOOP F21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_11_3_32_1_1_U6072 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:189 VARIABLE filter_2D_28 LOOP F21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false}} AREA {DSP 4 BRAM 0 URAM 0}} conv2_Pipeline_L8_L9 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln194_fu_11220_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:194 VARIABLE icmp_ln194 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_fu_11226_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:194 VARIABLE add_ln194 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln196_fu_11238_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:196 VARIABLE icmp_ln196 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln194_fu_11244_p3 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:194 VARIABLE select_ln194 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_1_fu_11252_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:194 VARIABLE add_ln194_1 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln194_1_fu_11258_p3 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:194 VARIABLE select_ln194_1 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_1_fu_32172_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:194 VARIABLE first_iter_1 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_32177_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:194 VARIABLE empty LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6160 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6161 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_s LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6162 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_107 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6163 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_108 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6164 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_109 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6165 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_110 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6166 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_111 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6167 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_112 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6168 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_113 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6169 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_114 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6170 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_115 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6171 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_116 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6172 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_117 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6173 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_118 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6174 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_119 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6175 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_120 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6176 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_121 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6177 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_122 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6178 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_123 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6179 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_124 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6180 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_125 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6181 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_126 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6182 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_127 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6183 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_128 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6184 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_129 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6185 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_130 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6186 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_131 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6187 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_132 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6188 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_133 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6189 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_134 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6190 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_135 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6191 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_136 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6192 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_137 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6193 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_138 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6194 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_139 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6195 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_140 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6196 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_141 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6197 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_142 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6198 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_143 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6199 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_144 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6200 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_145 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6201 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_146 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6202 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_147 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6203 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_148 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6204 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_149 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6205 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_150 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6206 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_151 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6207 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_152 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6208 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_153 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6209 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_154 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6210 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_155 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6211 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_156 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6212 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_157 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6213 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_158 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6214 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_159 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6215 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_160 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6216 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_161 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6217 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_162 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6218 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_163 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6219 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_164 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6220 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_165 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6221 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_166 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6222 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_167 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6223 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_168 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6224 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_169 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6225 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_170 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6226 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_171 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6227 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_172 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6228 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_173 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6229 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_174 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6230 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_175 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6231 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_176 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6232 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_177 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6233 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_178 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6234 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_179 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6235 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_180 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6236 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_181 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6237 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_182 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6238 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_183 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6239 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_184 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6240 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_185 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6241 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_186 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6242 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_187 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6243 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_188 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6244 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_189 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6245 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_190 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6246 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_191 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6247 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_192 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6248 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_193 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6249 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_194 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6250 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_195 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6251 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_196 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6252 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_197 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6253 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_198 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6254 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_199 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6255 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_200 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6256 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_201 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6257 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_202 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6258 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_203 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6259 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_204 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6260 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_205 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6261 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_206 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6262 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_207 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6263 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_208 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6264 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_209 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6265 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_210 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6266 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_211 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6267 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_212 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6268 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_213 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6269 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_214 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6270 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_215 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6271 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_216 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6272 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_217 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6273 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_218 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6274 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_219 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6275 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_220 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6276 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_221 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6277 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_222 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6278 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_223 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6279 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_224 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6280 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_225 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6281 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_226 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6282 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_227 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6283 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_228 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6284 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_229 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6285 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_230 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6286 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_231 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6287 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_232 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6288 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_233 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6289 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_234 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6290 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_235 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6291 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_236 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6292 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_237 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6293 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_238 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6294 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_239 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6295 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_240 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6296 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_241 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6297 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_242 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6298 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_243 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6299 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_244 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6300 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_245 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6301 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_246 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6302 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_247 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6303 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_248 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6304 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_249 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6305 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_250 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6306 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_251 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6307 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_252 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6308 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_253 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6309 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_254 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6310 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_255 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6311 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_256 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6312 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_257 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6313 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_258 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6314 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_259 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6315 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_260 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6316 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_261 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6317 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_262 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6318 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_263 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6319 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_264 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6320 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_265 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6321 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_266 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6322 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_267 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6323 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_268 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6324 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_269 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6325 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_270 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6326 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_271 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6327 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_272 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6328 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_273 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6329 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_274 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6330 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_275 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6331 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_276 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6332 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_277 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6333 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_278 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6334 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_279 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6335 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_280 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6336 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_281 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6337 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_282 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6338 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_283 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6339 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201 VARIABLE tmp_284 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln216_1_fu_32321_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:216 VARIABLE icmp_ln216_1 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln216_fu_32326_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:216 VARIABLE add_ln216 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_285_fu_32338_p56 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:216 VARIABLE select_ln216 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_5_32_1_1_U6340 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:216 VARIABLE tmp_285 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_fu_32156_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:196 VARIABLE add_ln196 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln196_1_fu_32161_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:196 VARIABLE icmp_ln196_1 LOOP L8_L9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} conv2_Pipeline_M2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln221_fu_733_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221 VARIABLE icmp_ln221 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln221_fu_739_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221 VARIABLE add_ln221 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln228_fu_805_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE icmp_ln228 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln228_1_fu_811_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE icmp_ln228_1 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln228_fu_817_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE or_ln228 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln228_fu_823_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE and_ln228 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln228_2_fu_855_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE icmp_ln228_2 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln228_3_fu_861_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE icmp_ln228_3 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln228_1_fu_867_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE or_ln228_1 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln228_1_fu_873_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE and_ln228_1 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln228_4_fu_905_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE icmp_ln228_4 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln228_5_fu_911_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE icmp_ln228_5 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln228_2_fu_917_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE or_ln228_2 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln228_2_fu_923_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE and_ln228_2 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln228_6_fu_955_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE icmp_ln228_6 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln228_7_fu_961_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE icmp_ln228_7 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln228_3_fu_967_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE or_ln228_3 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln228_3_fu_973_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE and_ln228_3 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln228_8_fu_1005_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE icmp_ln228_8 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln228_9_fu_1011_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE icmp_ln228_9 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln228_4_fu_1017_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE or_ln228_4 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln228_4_fu_1023_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE and_ln228_4 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln228_10_fu_1055_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE icmp_ln228_10 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln228_11_fu_1061_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE icmp_ln228_11 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln228_5_fu_1067_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE or_ln228_5 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln228_5_fu_1073_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE and_ln228_5 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln228_12_fu_1105_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE icmp_ln228_12 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln228_13_fu_1111_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE icmp_ln228_13 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln228_6_fu_1117_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE or_ln228_6 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln228_6_fu_1123_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE and_ln228_6 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln228_14_fu_1155_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE icmp_ln228_14 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln228_15_fu_1161_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE icmp_ln228_15 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln228_7_fu_1167_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE or_ln228_7 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln228_7_fu_1173_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE and_ln228_7 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln228_16_fu_1205_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE icmp_ln228_16 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln228_17_fu_1211_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE icmp_ln228_17 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln228_8_fu_1217_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE or_ln228_8 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln228_8_fu_1223_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE and_ln228_8 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln228_18_fu_1255_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE icmp_ln228_18 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln228_19_fu_1261_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE icmp_ln228_19 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln228_9_fu_1267_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE or_ln228_9 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln228_9_fu_1273_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE and_ln228_9 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln228_20_fu_1305_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE icmp_ln228_20 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln228_21_fu_1311_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE icmp_ln228_21 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln228_10_fu_1317_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE or_ln228_10 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln228_10_fu_1323_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE and_ln228_10 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln228_22_fu_1355_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE icmp_ln228_22 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln228_23_fu_1361_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE icmp_ln228_23 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln228_11_fu_1367_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE or_ln228_11 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln228_11_fu_1373_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE and_ln228_11 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln228_24_fu_1405_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE icmp_ln228_24 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln228_25_fu_1411_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE icmp_ln228_25 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln228_12_fu_1417_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE or_ln228_12 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln228_12_fu_1423_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE and_ln228_12 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln228_26_fu_1455_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE icmp_ln228_26 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln228_27_fu_1461_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE icmp_ln228_27 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln228_13_fu_1467_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE or_ln228_13 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln228_13_fu_1473_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE and_ln228_13 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln228_28_fu_1505_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE icmp_ln228_28 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln228_29_fu_1511_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE icmp_ln228_29 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln228_14_fu_1517_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE or_ln228_14 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln228_14_fu_1523_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE and_ln228_14 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln228_30_fu_1555_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE icmp_ln228_30 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln228_31_fu_1561_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE icmp_ln228_31 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln228_15_fu_1567_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE or_ln228_15 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln228_15_fu_1573_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE and_ln228_15 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln228_32_fu_1605_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE icmp_ln228_32 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln228_33_fu_1611_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE icmp_ln228_33 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln228_16_fu_1617_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE or_ln228_16 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln228_16_fu_1623_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE and_ln228_16 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln228_34_fu_1655_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE icmp_ln228_34 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln228_35_fu_1661_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE icmp_ln228_35 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln228_17_fu_1667_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE or_ln228_17 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln228_17_fu_1673_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE and_ln228_17 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln228_36_fu_1705_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE icmp_ln228_36 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln228_37_fu_1711_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE icmp_ln228_37 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln228_18_fu_1717_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE or_ln228_18 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln228_18_fu_1723_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE and_ln228_18 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln228_38_fu_1755_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE icmp_ln228_38 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln228_39_fu_1761_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE icmp_ln228_39 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln228_19_fu_1767_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE or_ln228_19 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln228_19_fu_1773_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE and_ln228_19 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln228_40_fu_1805_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE icmp_ln228_40 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln228_41_fu_1811_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE icmp_ln228_41 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln228_20_fu_1817_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE or_ln228_20 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln228_20_fu_1823_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE and_ln228_20 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln228_42_fu_1855_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE icmp_ln228_42 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln228_43_fu_1861_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE icmp_ln228_43 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln228_21_fu_1867_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE or_ln228_21 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln228_21_fu_1873_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE and_ln228_21 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln228_44_fu_1905_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE icmp_ln228_44 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln228_45_fu_1911_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE icmp_ln228_45 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln228_22_fu_1917_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE or_ln228_22 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln228_22_fu_1923_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE and_ln228_22 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln228_46_fu_1955_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE icmp_ln228_46 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln228_47_fu_1961_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE icmp_ln228_47 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln228_23_fu_1967_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE or_ln228_23 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln228_23_fu_1973_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE and_ln228_23 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln228_48_fu_2005_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE icmp_ln228_48 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln228_49_fu_2011_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE icmp_ln228_49 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln228_24_fu_2017_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE or_ln228_24 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln228_24_fu_2023_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE and_ln228_24 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln228_50_fu_2055_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE icmp_ln228_50 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln228_51_fu_2061_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE icmp_ln228_51 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln228_25_fu_2067_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE or_ln228_25 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln228_25_fu_2073_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE and_ln228_25 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln228_52_fu_2104_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE icmp_ln228_52 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln228_53_fu_2110_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE icmp_ln228_53 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln228_26_fu_2116_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE or_ln228_26 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln228_26_fu_2122_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228 VARIABLE and_ln228_26 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln221_fu_829_p3 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221 VARIABLE select_ln221 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln221_1_fu_879_p3 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221 VARIABLE select_ln221_1 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln221_2_fu_929_p3 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221 VARIABLE select_ln221_2 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln221_3_fu_979_p3 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221 VARIABLE select_ln221_3 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln221_4_fu_1029_p3 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221 VARIABLE select_ln221_4 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln221_5_fu_1079_p3 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221 VARIABLE select_ln221_5 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln221_6_fu_1129_p3 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221 VARIABLE select_ln221_6 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln221_7_fu_1179_p3 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221 VARIABLE select_ln221_7 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln221_8_fu_1229_p3 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221 VARIABLE select_ln221_8 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln221_9_fu_1279_p3 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221 VARIABLE select_ln221_9 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln221_10_fu_1329_p3 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221 VARIABLE select_ln221_10 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln221_11_fu_1379_p3 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221 VARIABLE select_ln221_11 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln221_12_fu_1429_p3 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221 VARIABLE select_ln221_12 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln221_13_fu_1479_p3 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221 VARIABLE select_ln221_13 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln221_14_fu_1529_p3 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221 VARIABLE select_ln221_14 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln221_15_fu_1579_p3 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221 VARIABLE select_ln221_15 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln221_16_fu_1629_p3 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221 VARIABLE select_ln221_16 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln221_17_fu_1679_p3 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221 VARIABLE select_ln221_17 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln221_18_fu_1729_p3 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221 VARIABLE select_ln221_18 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln221_19_fu_1779_p3 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221 VARIABLE select_ln221_19 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln221_20_fu_1829_p3 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221 VARIABLE select_ln221_20 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln221_21_fu_1879_p3 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221 VARIABLE select_ln221_21 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln221_22_fu_1929_p3 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221 VARIABLE select_ln221_22 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln221_23_fu_1979_p3 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221 VARIABLE select_ln221_23 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln221_24_fu_2029_p3 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221 VARIABLE select_ln221_24 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln221_25_fu_2079_p3 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221 VARIABLE select_ln221_25 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln221_26_fu_2128_p3 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221 VARIABLE select_ln221_26 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} conv2 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_1_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_2_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_3_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_4_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_5_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_6_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_7_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_8_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_9_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_10_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_11_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_12_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_13_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_14_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_15_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_16_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_17_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_18_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_19_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_20_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_21_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_22_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_23_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_24_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_25_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_26_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_27_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_28_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_29_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_30_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_31_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_32_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_33_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_34_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_35_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_36_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_37_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_38_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_39_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_40_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_41_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_42_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_43_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_44_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_45_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_46_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_47_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_48_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_49_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_50_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_51_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_52_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_53_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_54_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_55_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_56_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_57_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_58_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_59_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_60_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_61_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_62_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_63_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_64_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_65_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_66_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_67_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_68_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_69_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_70_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_71_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_72_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_73_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_74_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_75_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_76_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_77_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_78_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_79_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_80_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_81_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_82_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_83_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_84_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_85_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_86_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_87_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_88_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_89_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_90_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_91_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_92_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_93_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_94_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_95_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_96_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_97_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_98_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_99_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_100_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_101_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_102_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_103_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_104_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_105_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_106_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_107_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_108_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_109_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_110_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_111_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_112_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_113_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_114_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_115_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_116_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_117_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_118_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_119_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_120_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_121_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_122_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_123_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_124_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_125_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_126_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_127_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_128_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_129_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_130_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_131_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_132_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_133_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_134_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_135_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_136_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_137_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_138_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_139_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_140_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_141_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_142_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_143_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_144_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_145_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_146_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_147_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_148_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_149_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_150_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_151_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_152_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_153_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_image_local_154_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50 VARIABLE inp_image_local_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 298 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filter_local_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54 VARIABLE filter_local LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filter_local_1_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54 VARIABLE filter_local_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filter_local_2_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54 VARIABLE filter_local_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filter_local_3_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54 VARIABLE filter_local_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filter_local_4_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54 VARIABLE filter_local_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filter_local_5_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54 VARIABLE filter_local_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filter_local_6_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54 VARIABLE filter_local_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filter_local_7_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54 VARIABLE filter_local_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filter_local_8_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54 VARIABLE filter_local_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filter_local_9_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54 VARIABLE filter_local_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filter_local_10_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54 VARIABLE filter_local_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filter_local_11_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54 VARIABLE filter_local_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filter_local_12_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54 VARIABLE filter_local_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filter_local_13_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54 VARIABLE filter_local_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filter_local_14_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54 VARIABLE filter_local_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filter_local_15_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54 VARIABLE filter_local_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filter_local_16_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54 VARIABLE filter_local_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filter_local_17_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54 VARIABLE filter_local_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filter_local_18_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54 VARIABLE filter_local_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filter_local_19_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54 VARIABLE filter_local_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filter_local_20_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54 VARIABLE filter_local_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filter_local_21_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54 VARIABLE filter_local_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filter_local_22_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54 VARIABLE filter_local_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filter_local_23_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54 VARIABLE filter_local_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filter_local_24_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54 VARIABLE filter_local_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_out_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60 VARIABLE conv_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 27 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_out_1_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60 VARIABLE conv_out_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 27 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_out_2_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60 VARIABLE conv_out_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 27 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_out_3_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60 VARIABLE conv_out_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 27 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_out_4_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60 VARIABLE conv_out_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 27 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_out_5_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60 VARIABLE conv_out_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 27 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_out_6_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60 VARIABLE conv_out_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 27 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_out_7_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60 VARIABLE conv_out_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 27 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_out_8_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60 VARIABLE conv_out_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 27 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_out_9_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60 VARIABLE conv_out_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 27 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_out_10_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60 VARIABLE conv_out_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 27 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_out_11_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60 VARIABLE conv_out_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 27 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_out_12_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60 VARIABLE conv_out_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 27 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_out_13_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60 VARIABLE conv_out_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 27 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_out_14_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60 VARIABLE conv_out_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 27 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_out_15_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60 VARIABLE conv_out_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 27 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_out_16_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60 VARIABLE conv_out_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 27 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_out_17_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60 VARIABLE conv_out_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 27 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_out_18_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60 VARIABLE conv_out_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 27 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_out_19_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60 VARIABLE conv_out_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 27 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_out_20_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60 VARIABLE conv_out_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 27 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_out_21_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60 VARIABLE conv_out_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 27 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_out_22_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60 VARIABLE conv_out_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 27 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_out_23_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60 VARIABLE conv_out_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 27 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_out_24_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60 VARIABLE conv_out_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 27 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_out_25_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60 VARIABLE conv_out_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 27 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_out_26_U SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60 VARIABLE conv_out_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 27 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_1_fu_27965_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:76 VARIABLE add_ln76_1 LOOP L4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln76_fu_27971_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:76 VARIABLE icmp_ln76 LOOP L4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_27977_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:76 VARIABLE add_ln76 LOOP L4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_49_fu_27987_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:76 VARIABLE empty_49 LOOP L4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_1_fu_32982_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:91 VARIABLE add_ln91_1 LOOP C1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_2_fu_32988_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:91 VARIABLE add_ln91_2 LOOP C1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln91_fu_32994_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:91 VARIABLE icmp_ln91 LOOP C1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_fu_33000_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:91 VARIABLE add_ln91 LOOP C1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_52_fu_33030_p2 SOURCE {} VARIABLE empty_52 LOOP L4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_fu_28002_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:156 VARIABLE add_ln156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_fu_28017_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:164 VARIABLE add_ln164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_2_fu_41972_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:164 VARIABLE add_ln164_2 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln164_fu_41978_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:164 VARIABLE icmp_ln164 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp1_fu_41984_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:164 VARIABLE tmp1 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_57_fu_41994_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:164 VARIABLE empty_57 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln177_1_fu_42019_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:177 VARIABLE add_ln177_1 LOOP C2_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln177_2_fu_42025_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:177 VARIABLE add_ln177_2 LOOP C2_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln177_fu_42031_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:177 VARIABLE icmp_ln177 LOOP C2_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln177_fu_42037_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:177 VARIABLE add_ln177 LOOP C2_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_60_fu_42067_p2 SOURCE {} VARIABLE empty_60 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_1_fu_42092_p2 SOURCE AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:164 VARIABLE add_ln164_1 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 97 BRAM 184 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 8.73 seconds. CPU system time: 0.22 seconds. Elapsed time: 9.02 seconds; current allocated memory: 4.203 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2.
Execute         syn_report -model conv2 -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 130.12 MHz
Command       autosyn done; 6450.32 sec.
Command     csynth_design done; 6684.47 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 01:51:24; Allocated memory: 1.727 GB.
Execute     export_design 
INFO: [HLS 200-1510] Running: export_design 
Execute       ::AP::init_summary_file package-ip 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute       source /primary/HLS/Alex_Net/Conv2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -tool vivado -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -tool vivado -rtl verilog'
Execute       source /primary/HLS/Alex_Net/Conv2/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /primary/HLS/Alex_Net/Conv2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /primary/HLS/Alex_Net/Conv2/.autopilot/db/global.setting.tcl
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source /primary/HLS/Alex_Net/Conv2/.autopilot/db/global.setting.tcl 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=conv2 xml_exists=0
Execute       source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.rtl_wrap.cfg.tcl 
Execute       source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.rtl_wrap.cfg.tcl 
Execute       source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.rtl_wrap.cfg.tcl 
Execute       source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/Conv2/.autopilot/db/global.setting.tcl 
Execute       source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to conv2
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=83 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='conv2_flow_control_loop_pipe_sequential_init
conv2_flow_control_loop_pipe_sequential_init
conv2_flow_control_loop_pipe_sequential_init
conv2_urem_16ns_9ns_8_20_1
conv2_mul_16ns_18ns_33_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_sparsemux_311_8_32_1_1
conv2_flow_control_loop_pipe_sequential_init
conv2_sparsemux_11_3_32_1_1
conv2_mul_11ns_13ns_23_1_1
conv2_flow_control_loop_pipe_sequential_init
conv2_sparsemux_55_5_32_1_1
conv2_sparsemux_55_5_32_1_1
conv2_flow_control_loop_pipe_sequential_init
conv2_flow_control_loop_pipe_sequential_init
conv2_flow_control_loop_pipe_sequential_init
conv2_flow_control_loop_pipe_sequential_init
conv2_flow_control_loop_pipe_sequential_init
conv2_flow_control_loop_pipe_sequential_init
conv2_flow_control_loop_pipe_sequential_init
conv2_flow_control_loop_pipe_sequential_init
conv2_flow_control_loop_pipe_sequential_init
conv2_fadd_32ns_32ns_32_4_full_dsp_1
conv2_fadd_32ns_32ns_32_4_full_dsp_1
conv2_fadd_32ns_32ns_32_4_full_dsp_1
conv2_fadd_32ns_32ns_32_4_full_dsp_1
conv2_fadd_32ns_32ns_32_4_full_dsp_1
conv2_fadd_32ns_32ns_32_4_full_dsp_1
conv2_fmul_32ns_32ns_32_3_max_dsp_1
conv2_fmul_32ns_32ns_32_3_max_dsp_1
conv2_fmul_32ns_32ns_32_3_max_dsp_1
conv2_fmul_32ns_32ns_32_3_max_dsp_1
conv2_fmul_32ns_32ns_32_3_max_dsp_1
conv2_fcmp_32ns_32ns_1_2_no_dsp_1
conv2_inp_image_local_RAM_AUTO_1R1W
conv2_filter_local_RAM_AUTO_1R1W
conv2_conv_out_RAM_AUTO_1R1W
conv2_gmem0_m_axi
conv2_control_s_axi
conv2_Pipeline_L1_1
conv2_Pipeline_F1_1
conv2_Pipeline_VITIS_LOOP_85_1
conv2_Pipeline_S11
conv2_Pipeline_F11
conv2_Pipeline_L5_L6
conv2_Pipeline_M1
conv2_Pipeline_L2_1
conv2_Pipeline_F2_1
conv2_Pipeline_VITIS_LOOP_173_7
conv2_Pipeline_S21
conv2_Pipeline_F21
conv2_Pipeline_L8_L9
conv2_Pipeline_M2
conv2
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /primary/HLS/Alex_Net/Conv2/.autopilot/db/global.setting.tcl 
Execute       source /primary/HLS/Alex_Net/Conv2/.autopilot/db/global.setting.tcl 
Execute       source /primary/HLS/Alex_Net/Conv2/.autopilot/db/top-io-be.tcl 
Execute       source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.compgen.dataonly.tcl 
Execute       source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.compgen.dataonly.tcl 
Execute       source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.rtl_wrap.cfg.tcl 
Execute       source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.compgen.dataonly.tcl 
Execute       source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_L1_1.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_F1_1.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_VITIS_LOOP_85_1.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_S11.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_F11.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_L5_L6.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_M1.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_L2_1.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_F2_1.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_VITIS_LOOP_173_7.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_S21.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_F21.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_L8_L9.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2_Pipeline_M2.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/Conv2/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Execute       source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.constraint.tcl 
Execute       sc_get_clocks conv2 
Execute       source /primary/HLS/Alex_Net/Conv2/.autopilot/db/global.setting.tcl 
Execute       source /primary/HLS/Alex_Net/Conv2/impl/misc/conv2_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source /primary/HLS/Alex_Net/Conv2/impl/misc/conv2_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source /primary/HLS/Alex_Net/Conv2/impl/misc/conv2_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Execute       source /primary/HLS/Alex_Net/Conv2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Execute       source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.constraint.tcl 
Execute       source /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /primary/HLS/Alex_Net/Conv2/.autopilot/db/global.setting.tcl
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source /primary/HLS/Alex_Net/Conv2/.autopilot/db/global.setting.tcl 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec /primary/HLS/Alex_Net/Conv2/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /primary/HLS/Alex_Net/Conv2/impl/ip/pack.sh
Execute       send_msg_by_id INFO @200-802@%s Alex_Net/Conv2/impl/export.zip 
INFO: [HLS 200-802] Generated output file Alex_Net/Conv2/impl/export.zip
Command     export_design done; 303.3 sec.
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:05:03; Allocated memory: 0.000 MB.
Execute     remove_files AlexNet-FPGA-implementation/Conv2/src/conv2.cpp AlexNet-FPGA-implementation/Conv2/src/conv2.h 
INFO: [HLS 200-1510] Running: remove_files AlexNet-FPGA-implementation/Conv2/src/conv2.cpp AlexNet-FPGA-implementation/Conv2/src/conv2.h 
Execute     remove_files /primary/HLS/AlexNet-FPGA-implementation/Conv2/src/testbench.cpp 
INFO: [HLS 200-1510] Running: remove_files /primary/HLS/AlexNet-FPGA-implementation/Conv2/src/testbench.cpp 
Execute     add_files /primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp 
INFO: [HLS 200-1510] Running: add_files /primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp' to the project
Execute     add_files /primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.h 
INFO: [HLS 200-1510] Running: add_files /primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.h 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.h' to the project
Execute     add_files -tb /primary/HLS/AlexNet-FPGA-implementation/Conv3/src/testbench.cpp 
INFO: [HLS 200-1510] Running: add_files -tb /primary/HLS/AlexNet-FPGA-implementation/Conv3/src/testbench.cpp 
INFO: [HLS 200-10] Adding test bench file '/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/testbench.cpp' to the project
Execute     set_top conv3 
INFO: [HLS 200-1510] Running: set_top conv3 
Execute     open_solution -reset Conv3 
INFO: [HLS 200-1510] Running: open_solution -reset Conv3 
Execute       cleanup_all 
Command       cleanup_all done; 3.22 sec.
Execute       cleanup_all 
