== Register map

Created with regmapGen vgit-latest.

=== Conventions

[#table-Register_access_modes,cols="1,1", options="header"]
|==========================
| Access mode | Description
| rw          | Read and Write
| rw1c        | Read and Write 1 to Clear
| rw1s        | Read and Write 1 to Set
| ro          | Read Only
| roc         | Read Only to Clear
| roll        | Read Only / Latch Low
| rolh        | Read Only / Latch High
| wo          | Write only
| wosc        | Write Only / Self Clear
|==========================

[[register_map_summary]]
=== Register map summary

Base address: 0x00000000

[#table-Register_map,cols="1,1,1", options="header"]
|==========================
| Name | Address | Description
| <<DATA>>                 | 0x0004     | Data register
| <<STAT>>                 | 0x000c     | Status register
| <<CTRL>>                 | 0x0010     | Control register
| <<LPMODE>>               | 0x0014     | Low power mode control
| <<INTSTAT>>              | 0x0020     | Interrupt status register
| <<ID>>                   | 0x0040     | IP-core ID register
|==========================



[[DATA]]
=== DATA

Data register

Address offset: 0x0004

Reset value: 0x00000000

image::adoc_img/data.svg[data]

[#table-DATA,cols="1,1,1,1,1", options="header"]
|==========================
| Name | Bits | Mode | Reset | Description
| PERR             | 17     | rolh            | 0x0        | Parity error flag. Read to clear.
| FERR             | 16     | rolh            | 0x0        | Frame error flag. Read to clear.
| FIFO             | 7:0    | rw              | 0x00       | Write to push value to TX FIFO, read to get data from RX FIFO
|==========================


Back to  <<register_map_summary>>

[[STAT]]
=== STAT

Status register

Address offset: 0x000c

Reset value: 0x00000000

image::adoc_img/stat.svg[stat]

[#table-STAT,cols="1,1,1,1,1", options="header"]
|==========================
| Name | Bits | Mode | Reset | Description
| TXF              | 8      | ro              | 0x0        | TX FIFO is full
| RXE              | 4      | ro              | 0x0        | RX FIFO is empty
| BUSY             | 2      | ro              | 0x0        | Transciever is busy
|==========================


Back to  <<register_map_summary>>

[[CTRL]]
=== CTRL

Control register

Address offset: 0x0010

Reset value: 0x00000000

image::adoc_img/ctrl.svg[ctrl]

[#table-CTRL,cols="1,1,1,1,1", options="header"]
|==========================
| Name | Bits | Mode | Reset | Description
| TXST             | 6      | wosc            | 0x0        | Force transmission start
| RXEN             | 5      | rw              | 0x0        | Receiver enable. Can be disabled by hardware on error.
| TXEN             | 4      | rw              | 0x0        | Transmitter enable. Can be disabled by hardware on error.
| BAUD             | 1:0    | rw              | 0x0        | Baudrate value
|==========================


Enumerated values for CTRL.BAUD.

[#table-CTRL_BAUD_enums,cols="1,1,1", options="header"]
|==========================
| Name | Bits | Description
| B9600            | 0x0    | 9600 baud
| B38400           | 0x1    | 38400 baud
| B115200          | 0x2    | 115200 baud
|==========================

Back to  <<register_map_summary>>

[[LPMODE]]
=== LPMODE

Low power mode control

Address offset: 0x0014

Reset value: 0x00000000

image::adoc_img/lpmode.svg[lpmode]

[#table-LPMODE,cols="1,1,1,1,1", options="header"]
|==========================
| Name | Bits | Mode | Reset | Description
| EN               | 31     | rw              | 0x0        | Low power mode enable
| DIV              | 7:0    | rw              | 0x00       | Clock divider in low power mode
|==========================


Back to  <<register_map_summary>>

[[INTSTAT]]
=== INTSTAT

Interrupt status register

Address offset: 0x0020

Reset value: 0x00000000

image::adoc_img/intstat.svg[intstat]

[#table-INTSTAT,cols="1,1,1,1,1", options="header"]
|==========================
| Name | Bits | Mode | Reset | Description
| RX               | 1      | rw1c            | 0x0        | Receiver interrupt. Write 1 to clear.
| TX               | 0      | rw1c            | 0x0        | Transmitter interrupt flag. Write 1 to clear.
|==========================


Back to  <<register_map_summary>>

[[ID]]
=== ID

IP-core ID register

Address offset: 0x0040

Reset value: 0xcafe0666

image::adoc_img/id.svg[id]

[#table-ID,cols="1,1,1,1,1", options="header"]
|==========================
| Name | Bits | Mode | Reset | Description
| UID              | 31:0   | ro              | 0xcafe0666 | Unique ID
|==========================


Back to  <<register_map_summary>>
