/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [5:0] _01_;
  wire [3:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire [8:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [17:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [10:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [4:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = !(celloutsig_0_6z[11] ? celloutsig_0_2z : celloutsig_0_4z);
  assign celloutsig_0_14z = !(celloutsig_0_9z[5] ? _00_ : celloutsig_0_1z[2]);
  assign celloutsig_1_4z = !(celloutsig_1_0z ? celloutsig_1_2z[3] : celloutsig_1_2z[7]);
  assign celloutsig_1_11z = ~(celloutsig_1_2z[7] ^ celloutsig_1_8z);
  assign celloutsig_0_4z = ~(in_data[13] ^ celloutsig_0_1z[2]);
  assign celloutsig_0_18z = ~(celloutsig_0_14z ^ celloutsig_0_7z);
  assign celloutsig_1_0z = ~(in_data[141] ^ in_data[184]);
  assign celloutsig_1_3z = ~(celloutsig_1_1z ^ celloutsig_1_2z[7]);
  assign celloutsig_1_7z = ~(celloutsig_1_0z ^ celloutsig_1_3z);
  assign celloutsig_1_9z = ~(celloutsig_1_7z ^ celloutsig_1_2z[6]);
  assign celloutsig_0_0z = in_data[57:54] + in_data[46:43];
  assign celloutsig_1_6z = { celloutsig_1_5z[3:1], 1'h0, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z } + celloutsig_1_2z[6:0];
  reg [4:0] _14_;
  always_ff @(negedge clkin_data[0], negedge out_data[96])
    if (!out_data[96]) _14_ <= 5'h00;
    else _14_ <= { celloutsig_0_1z[4], celloutsig_0_0z };
  assign { _01_[4:3], _00_, celloutsig_0_12z[2:1] } = _14_;
  assign celloutsig_1_2z = { in_data[164:160], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } / { 1'h1, in_data[178:175], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_13z = { celloutsig_1_5z[2:1], 1'h0, celloutsig_1_9z } >= { celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_1z };
  assign celloutsig_1_16z = { in_data[180:179], celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_14z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_15z, celloutsig_1_15z, celloutsig_1_4z } < { celloutsig_1_2z[5:0], celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_5z[3:1], 1'h0, celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_14z };
  assign celloutsig_1_17z = { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_5z[3:1], 1'h0, celloutsig_1_11z } < { celloutsig_1_2z[6:1], celloutsig_1_12z, celloutsig_1_6z };
  assign celloutsig_1_12z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z } !== { celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_10z };
  assign celloutsig_1_14z = { celloutsig_1_2z[5:3], celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_13z } !== celloutsig_1_2z[7:1];
  assign celloutsig_0_5z = { in_data[51:47], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z } !== { in_data[14:9], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_8z = { celloutsig_1_6z[3:2], celloutsig_1_3z } !== { celloutsig_1_5z[1], 1'h0, celloutsig_1_1z };
  assign celloutsig_1_10z = { in_data[171:168], celloutsig_1_8z } !== { celloutsig_1_2z[3], celloutsig_1_5z[3:1], 1'h0 };
  assign celloutsig_1_15z = ~ { celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_3z };
  assign celloutsig_0_9z = { celloutsig_0_6z[11:2], celloutsig_0_5z } | { celloutsig_0_0z[1:0], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_2z = & in_data[57:54];
  assign celloutsig_1_18z = { celloutsig_1_7z, celloutsig_1_16z, celloutsig_1_12z, celloutsig_1_3z } ^ { celloutsig_1_15z[3:1], celloutsig_1_10z };
  assign celloutsig_0_6z = { in_data[10:4], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_0z } ^ { in_data[74:66], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_1z = in_data[56:52] ^ in_data[38:34];
  assign celloutsig_0_17z = celloutsig_0_12z[5:1] ^ { celloutsig_0_1z[3:1], celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_1_1z = ~((in_data[99] & in_data[126]) | (celloutsig_1_0z & celloutsig_1_0z));
  assign celloutsig_0_10z[3:2] = celloutsig_0_0z[3:2] ^ celloutsig_0_9z[8:7];
  assign celloutsig_1_5z[3:1] = { celloutsig_1_2z[6:5], celloutsig_1_0z } ^ in_data[127:125];
  assign { celloutsig_0_12z[8:7], celloutsig_0_12z[0], celloutsig_0_12z[6:3] } = { celloutsig_0_10z[3:2], celloutsig_0_7z, celloutsig_0_7z, _01_[4:3], _00_ } | { celloutsig_0_6z[8:7], celloutsig_0_7z, celloutsig_0_6z[6], celloutsig_0_4z, celloutsig_0_10z[3:2] };
  assign { out_data[101], out_data[96], out_data[109], out_data[116], out_data[108], out_data[115:114], out_data[107], out_data[113], out_data[106], out_data[112], out_data[105], out_data[111], out_data[104], out_data[110], out_data[103:102], out_data[100:98] } = { celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_2z[7], celloutsig_1_2z[7:6], celloutsig_1_2z[6:5], celloutsig_1_2z[5:4], celloutsig_1_2z[4:3], celloutsig_1_2z[3:2], celloutsig_1_2z[2:1], celloutsig_1_2z[1:0], celloutsig_1_5z[3:1] } | { celloutsig_1_17z, celloutsig_1_9z, celloutsig_1_2z[6], celloutsig_1_5z[2], celloutsig_1_2z[5], celloutsig_1_5z[1], celloutsig_1_18z[3], celloutsig_1_2z[4], celloutsig_1_18z[2], celloutsig_1_2z[3], celloutsig_1_18z[1], celloutsig_1_2z[2], celloutsig_1_18z[0], celloutsig_1_2z[1], celloutsig_1_2z[7], celloutsig_1_2z[0], celloutsig_1_9z, celloutsig_1_18z[3:1] };
  assign _01_[2:0] = { _00_, celloutsig_0_12z[2:1] };
  assign celloutsig_0_10z[1:0] = 2'h0;
  assign celloutsig_1_5z[0] = 1'h0;
  assign { out_data[131:128], out_data[97], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_18z[0], celloutsig_0_17z, celloutsig_0_18z };
endmodule
