module wideexpr_00262(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (2'sb01)<=(3'sb010);
  assign y1 = +((ctrl[7]?(3'sb001)&(-(u1)):$signed(((ctrl[0]?$signed(((5'sb00000)>>(2'sb10))>>>(s5)):(+((5'b01100)==(s0)))>>>((ctrl[7]?s3:(3'sb110)>>(5'sb00110)))))|((ctrl[5]?$signed($signed((s6)|(s0))):s2)))));
  assign y2 = ($signed($unsigned((-({1{s4}}))^~(((4'sb0011)^~(s5))<<<((s7)<=(2'sb11))))))^~(((ctrl[2]?+((ctrl[3]?u1:(u7)&(2'sb01))):$signed((~^(6'b110101))-(^(s2)))))>>(5'sb11011));
  assign y3 = ({+(+(5'sb10010)),{(s0)<=(-(4'sb0010))},(ctrl[5]?s0:$signed((+({(u6)^(5'sb00110),(s0)+(4'sb1101),(ctrl[4]?s7:2'sb11),(s3)|(1'sb0)}))^~($signed((ctrl[6]?5'sb01101:(u1)-(s0)))))),(u1)>>($unsigned((1'sb1)+((-((ctrl[3]?s3:s3)))&((6'sb000010)|(5'sb01100)))))})>>>(2'sb00);
  assign y4 = (ctrl[3]?$signed((ctrl[7]?~|(~((ctrl[4]?6'sb011011:s2))):((({3{s0}})^((u2)>>(5'b00010)))^(4'b1110))>>>((ctrl[6]?(s5)&((s0)&(s0)):-({6'sb000101,s2,s3}))))):6'sb100000);
  assign y5 = ({(ctrl[1]?u1:(-(((s1)<<<(s4))<<($signed((ctrl[7]?(s3)^(s1):+(5'sb00111))))))>>>(&(({~^($signed(u2))})-(s6)))),+(1'b0),(ctrl[7]?((-(4'sb0011))|((ctrl[6]?(ctrl[5]?s2:((s3)<<<(1'sb0))-((s2)<<<(u7))):(ctrl[5]?-($signed(s2)):(s7)^((s6)^~(s2))))))^~(+(~^(($signed(5'b11100))<<(((s0)-(6'sb001010))>>(3'sb001))))):-(4'b1111))})|($unsigned(4'sb0101));
  assign y6 = $signed(s2);
  assign y7 = ({{&((s6)<<<(1'sb1))}})+({2{((ctrl[4]?{1{u0}}:(u4)^~(s0)))>=(((u0)<<<(2'sb10))&(5'b00010))}});
endmodule
