
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/Softwares/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/Softwares/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Softwares/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {D:/KGP Semesters/SEM 5/COA LAB/COA-Lab-22/Assignments/Assign 6/KGP_RISC/pa.fromNetlist.tcl}
# create_project -name KGP_RISC -dir "D:/KGP Semesters/SEM 5/COA LAB/COA-Lab-22/Assignments/Assign 6/KGP_RISC/planAhead_run_2" -part xc7a100tcsg324-1
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/KGP Semesters/SEM 5/COA LAB/COA-Lab-22/Assignments/Assign 6/KGP_RISC/KGP_RISC.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/KGP Semesters/SEM 5/COA LAB/COA-Lab-22/Assignments/Assign 6/KGP_RISC} {ipcore_dir} }
# add_files [list {ipcore_dir/data_memory_bram.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/instr_memory_bram.ncf}] -fileset [get_property constrset [current_run]]
# set_property target_constrs_file "timing.ucf" [current_fileset -constrset]
Adding file 'D:/KGP Semesters/SEM 5/COA LAB/COA-Lab-22/Assignments/Assign 6/KGP_RISC/timing.ucf' to fileset 'constrs_1'
# add_files [list {timing.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc7a100tcsg324-1
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design KGP_RISC.ngc ...
WARNING:NetListWriters:298 - No output is written to KGP_RISC.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
