
---------- Begin Simulation Statistics ----------
final_tick                               270776492564000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  41768                       # Simulator instruction rate (inst/s)
host_mem_usage                                 804436                       # Number of bytes of host memory used
host_op_rate                                    69751                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   239.42                       # Real time elapsed on the host
host_tick_rate                               38478566                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      16699646                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009213                       # Number of seconds simulated
sim_ticks                                  9212510250                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                           7                       # Number of instructions committed
system.cpu.committedOps                            18                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           1                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           9                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_writes                   2                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           1                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  40                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          1                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        12     66.67%     66.67% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemRead                        5     27.78%     94.44% # Class of executed instruction
system.cpu.op_class::MemWrite                       1      5.56%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         18                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       165651                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        334131                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1228607                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           33                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        60507                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1261517                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       943702                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1228607                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       284905                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1332565                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           35282                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        12602                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           6148195                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4088868                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        60578                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1012410                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1374143                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      2214053                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16699628                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     18080636                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.923620                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.287223                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     14596925     80.73%     80.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       947008      5.24%     85.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       120186      0.66%     86.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       190084      1.05%     87.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       479944      2.65%     90.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       254374      1.41%     91.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        68598      0.38%     92.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        49374      0.27%     92.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1374143      7.60%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     18080636                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            9250008                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        18108                       # Number of function calls committed.
system.switch_cpus.commit.int_insts           9386149                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2651089                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        28068      0.17%      0.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      7077496     42.38%     42.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult           15      0.00%     42.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           77      0.00%     42.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       834706      5.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1472440      8.82%     56.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     56.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            6      0.00%     56.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        40222      0.24%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      1392117      8.34%     64.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     64.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        20118      0.12%     65.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      1492478      8.94%     74.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     74.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     74.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      1432276      8.58%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       789848      4.73%     87.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       194915      1.17%     88.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      1861241     11.15%     99.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        63605      0.38%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16699628                       # Class of committed instruction
system.switch_cpus.commit.refs                2909609                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16699628                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.842499                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.842499                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      14551736                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       19653678                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1009830                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1892236                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          60761                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        878635                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3019668                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 10971                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              287921                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   607                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1332565                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1496293                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              16787002                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         12374                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               12416455                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           66                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1756                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          121522                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.072324                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1543614                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       978984                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.673892                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     18393199                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.131525                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.553097                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         14850687     80.74%     80.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           312720      1.70%     82.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           189237      1.03%     83.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           216270      1.18%     84.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           330745      1.80%     86.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           278235      1.51%     87.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           431119      2.34%     90.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           101995      0.55%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1682191      9.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     18393199                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          16017710                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          9300060                       # number of floating regfile writes
system.switch_cpus.idleCycles                   31801                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        67670                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1088812                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.984840                       # Inst execution rate
system.switch_cpus.iew.exec_refs              3341387                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             287910                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         7524074                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3072226                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         4816                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       324305                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     18911379                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3053477                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       109971                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      18145676                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          81228                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        749485                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          60761                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        879727                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        21571                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        38290                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          214                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          200                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           34                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       421115                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        65783                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          200                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        19843                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        47827                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          23651811                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              17913198                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.589816                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          13950217                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.972222                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               17938511                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         15424591                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         7205009                       # number of integer regfile writes
system.switch_cpus.ipc                       0.542741                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.542741                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        35573      0.19%      0.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       8007682     43.86%     44.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult           25      0.00%     44.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            80      0.00%     44.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       898387      4.92%     48.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     48.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     48.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     48.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     48.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     48.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     48.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     48.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     48.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     48.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1536494      8.42%     57.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     57.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           14      0.00%     57.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        41300      0.23%     57.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     57.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     57.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     57.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     57.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     57.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      1394793      7.64%     65.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        20124      0.11%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      1498733      8.21%     73.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      1435928      7.87%     81.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     81.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     81.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     81.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     81.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     81.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     81.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     81.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     81.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     81.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     81.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     81.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1085074      5.94%     87.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       228436      1.25%     88.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      2008882     11.00%     99.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        64128      0.35%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       18255653                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         9743466                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     19305468                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      9412744                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     10130490                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              311526                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.017065                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          102291     32.84%     32.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     32.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     32.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     32.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     32.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     32.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     32.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     32.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     32.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     32.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     32.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     32.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     32.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu          52671     16.91%     49.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     49.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     49.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     49.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     49.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     49.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     49.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     49.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     49.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     49.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd        71321     22.89%     72.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            4      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        19637      6.30%     78.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         4080      1.31%     80.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     80.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     80.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     80.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     80.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     80.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     80.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     80.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     80.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     80.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     80.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     80.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     80.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     80.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          21384      6.86%     87.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          4288      1.38%     88.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        35795     11.49%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           55      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        8788140                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     35948386                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      8500454                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     10992707                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           18911379                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          18255653                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      2211619                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        37829                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      3322893                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     18393199                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.992522                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.863815                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     12744435     69.29%     69.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1462945      7.95%     77.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1074526      5.84%     83.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       875392      4.76%     87.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       774290      4.21%     92.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       521440      2.83%     94.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       451064      2.45%     97.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       306120      1.66%     99.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       182987      0.99%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     18393199                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.990809                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1496555                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   298                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        44723                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        16400                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3072226                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       324305                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         5609655                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 18425000                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        11691091                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      19126939                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        1529338                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1365895                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         437775                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        147594                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      47010069                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       19363308                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     22318478                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2357456                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         677742                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          60761                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2917995                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          3191381                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     16831278                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     17046580                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4582236                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             35620174                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            38140638                       # The number of ROB writes
system.switch_cpus.timesIdled                     388                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       183456                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       160343                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       368226                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         160343                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 270776492564000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             158012                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        14852                       # Transaction distribution
system.membus.trans_dist::CleanEvict           150799                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10467                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10467                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        158013                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       502610                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       502610                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 502610                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     11733184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     11733184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11733184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            168480                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  168480    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              168480                       # Request fanout histogram
system.membus.reqLayer2.occupancy           428505000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          900752000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   9212510250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 270776492564000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 270776492564000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 270776492564000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            172432                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        43634                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          184                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          321228                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            12337                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           12337                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           473                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       171960                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1130                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       551865                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                552995                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        42048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     13636992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               13679040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          181590                       # Total snoops (count)
system.tol2bus.snoopTraffic                    950528                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           366360                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.437665                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.496100                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 206017     56.23%     56.23% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 160343     43.77%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             366360                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          213076500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         276439500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            706500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 270776492564000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           20                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        16270                       # number of demand (read+write) hits
system.l2.demand_hits::total                    16290                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           20                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        16270                       # number of overall hits
system.l2.overall_hits::total                   16290                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          451                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       168024                       # number of demand (read+write) misses
system.l2.demand_misses::total                 168480                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          451                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       168024                       # number of overall misses
system.l2.overall_misses::total                168480                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     40908500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  13834386500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      13875295000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     40908500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  13834386500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     13875295000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          471                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       184294                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               184770                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          471                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       184294                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              184770                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.957537                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.911717                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.911836                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.957537                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.911717                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.911836                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 90706.208426                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 82335.776437                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82355.739554                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 90706.208426                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 82335.776437                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82355.739554                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               14852                       # number of writebacks
system.l2.writebacks::total                     14852                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          451                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       168024                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            168475                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          451                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       168024                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           168475                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     36398500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  12154156500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12190555000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     36398500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  12154156500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12190555000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.957537                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.911717                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.911809                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.957537                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.911717                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.911809                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 80706.208426                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 72335.835952                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72358.243063                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 80706.208426                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 72335.835952                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72358.243063                       # average overall mshr miss latency
system.l2.replacements                         181590                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        28782                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            28782                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        28782                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        28782                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          184                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              184                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          184                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          184                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       144405                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        144405                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         1870                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1870                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        10466                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10467                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    841684000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     841684000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        12336                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             12337                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.848411                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.848423                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 80420.791133                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80413.107863                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        10466                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10466                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    737024000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    737024000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.848411                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.848342                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 70420.791133                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70420.791133                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           20                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 20                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          451                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              453                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     40908500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     40908500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          471                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            473                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.957537                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.957717                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 90706.208426                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90305.739514                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          451                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          451                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     36398500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     36398500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.957537                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.953488                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 80706.208426                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80706.208426                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        14400                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             14400                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       157558                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          157560                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  12992702500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  12992702500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       171958                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        171960                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.916259                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.916260                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82462.981886                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82461.935136                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       157558                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       157558                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  11417132500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  11417132500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.916259                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.916248                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72463.045355                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72463.045355                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 270776492564000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2035.798711                       # Cycle average of tags in use
system.l2.tags.total_refs                      197724                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    181590                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.088849                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              270767280054500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     305.182486                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.016186                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.578388                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     3.164832                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1726.856819                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.149015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000282                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.001545                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.843192                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.994042                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          188                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          352                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          281                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1227                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1656542                       # Number of tag accesses
system.l2.tags.data_accesses                  1656542                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 270776492564000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        28864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     10753536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10782720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        28864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         28992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       950528                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          950528                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          451                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       168024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              168480                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        14852                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              14852                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             13894                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             20841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3133131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1167275336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1170443202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        13894                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3133131                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3147025                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      103177958                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            103177958                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      103177958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            13894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            20841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3133131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1167275336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1273621161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     14850.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       451.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    167814.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000639240500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          917                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          917                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              342377                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              13941                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      168475                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      14852                       # Number of write requests accepted
system.mem_ctrls.readBursts                    168475                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    14852                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    210                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              643                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.71                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.88                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2090168250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  841325000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5245137000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12421.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31171.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   128058                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   10682                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.10                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.93                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                168475                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                14852                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   98910                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   52852                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   12770                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        44348                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    264.207089                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   154.556907                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   304.916249                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        19934     44.95%     44.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10187     22.97%     67.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3903      8.80%     76.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2472      5.57%     82.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1292      2.91%     85.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1076      2.43%     87.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          796      1.79%     89.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          664      1.50%     90.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4024      9.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        44348                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          917                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     182.669575                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     57.223067                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    383.274003                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           722     78.74%     78.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           68      7.42%     86.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           81      8.83%     94.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           23      2.51%     97.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            9      0.98%     98.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            8      0.87%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.11%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.11%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.11%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.11%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.11%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           917                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          917                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.169029                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.158148                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.620607                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              847     92.37%     92.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               10      1.09%     93.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               37      4.03%     97.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               21      2.29%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.22%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           917                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10768960                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   13440                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  948928                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10782400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               950528                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1168.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       103.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1170.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    103.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    9212390000                       # Total gap between requests
system.mem_ctrls.avgGap                      50251.14                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        28864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     10740096                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       948928                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3133130.842378167436                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1165816450.516296625137                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 103004281.596321702003                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          451                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       168024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        14852                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     17794750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   5227342250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 218825855000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     39456.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     31110.69                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14733763.47                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            138208980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             73456020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           553014420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           34112700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     727119120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4032276900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        141736800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5699924940                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        618.715723                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    332046000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    307580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   8572874000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            178464300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             94844640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           648397680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           43284240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     727119120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3971075430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        193512480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5856697890                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        635.733121                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    464563500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    307580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8440356500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 270767280053750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     9212500000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 270776492564000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            7                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1495660                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1495667                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            7                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1495660                       # number of overall hits
system.cpu.icache.overall_hits::total         1495667                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          633                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            635                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          633                       # number of overall misses
system.cpu.icache.overall_misses::total           635                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     52127000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52127000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     52127000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52127000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            9                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1496293                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1496302                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            9                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1496293                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1496302                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.222222                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000423                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000424                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.222222                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000423                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000424                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 82349.131122                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 82089.763780                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 82349.131122                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 82089.763780                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           91                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           91                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          184                       # number of writebacks
system.cpu.icache.writebacks::total               184                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          162                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          162                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          162                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          162                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          471                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          471                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          471                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          471                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     41830500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     41830500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     41830500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     41830500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000315                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000315                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000315                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000315                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 88812.101911                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 88812.101911                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 88812.101911                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 88812.101911                       # average overall mshr miss latency
system.cpu.icache.replacements                    184                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            7                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1495660                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1495667                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          633                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           635                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     52127000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52127000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            9                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1496293                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1496302                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.222222                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000423                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000424                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 82349.131122                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 82089.763780                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          162                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          162                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          471                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          471                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     41830500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     41830500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000315                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000315                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 88812.101911                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 88812.101911                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 270776492564000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.008754                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              411360                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               184                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2235.652174                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000039                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.008716                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000017                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000017                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          289                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          279                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.564453                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2993077                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2993077                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 270776492564000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270776492564000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270776492564000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 270776492564000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270776492564000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270776492564000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 270776492564000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      2461230                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2461233                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2461230                       # number of overall hits
system.cpu.dcache.overall_hits::total         2461233                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       770762                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         770765                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       770762                       # number of overall misses
system.cpu.dcache.overall_misses::total        770765                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  53114210909                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  53114210909                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  53114210909                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  53114210909                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3231992                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3231998                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3231992                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3231998                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.238479                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.238479                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.238479                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.238479                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 68911.299349                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68911.031130                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 68911.299349                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68911.031130                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       955343                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             22711                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    42.065211                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        28782                       # number of writebacks
system.cpu.dcache.writebacks::total             28782                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       586466                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       586466                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       586466                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       586466                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       184296                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       184296                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       184296                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       184296                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  14292756911                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  14292756911                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  14292756911                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  14292756911                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.057022                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.057022                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.057022                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.057022                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 77553.267087                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77553.267087                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 77553.267087                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77553.267087                       # average overall mshr miss latency
system.cpu.dcache.replacements                 183272                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            3                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2215093                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2215096                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       758375                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        758377                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  52219436500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  52219436500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2973468                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2973473                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.400000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.255047                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.255048                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 68857.012032                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68856.830442                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       586414                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       586414                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       171961                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       171961                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  13412710500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13412710500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.057832                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.057832                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 77998.560720                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77998.560720                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       246137                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         246137                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        12387                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12388                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    894774409                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    894774409                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       258524                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       258525                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.047914                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.047918                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 72234.956729                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72229.125686                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           52                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           52                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        12335                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12335                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    880046411                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    880046411                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.047713                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.047713                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 71345.473125                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71345.473125                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 270776492564000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.034717                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2566190                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            183272                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.002084                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.034715                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000034                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000034                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          200                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          821                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6648292                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6648292                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               270804227144000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  55534                       # Simulator instruction rate (inst/s)
host_mem_usage                                 814768                       # Number of bytes of host memory used
host_op_rate                                    93019                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   720.28                       # Real time elapsed on the host
host_tick_rate                               38505132                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000007                       # Number of instructions simulated
sim_ops                                      67000057                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.027735                       # Number of seconds simulated
sim_ticks                                 27734580000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       509272                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1018711                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      3809886                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       196756                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      3901337                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2901879                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3809886                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       908007                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4145829                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          120714                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        46857                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          18615431                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         12741233                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       196793                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            3060063                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4189050                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls           45                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      7496284                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999997                       # Number of instructions committed
system.switch_cpus.commit.committedOps       50300411                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     54280803                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.926670                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.298537                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     43904849     80.88%     80.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2712060      5.00%     85.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       438088      0.81%     86.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       629095      1.16%     87.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1304688      2.40%     90.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       699015      1.29%     91.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       229043      0.42%     91.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       174915      0.32%     92.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4189050      7.72%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     54280803                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           27065671                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        65144                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          29074553                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               8047941                       # Number of loads committed
system.switch_cpus.commit.membars                  20                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        85714      0.17%      0.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     21742509     43.23%     43.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          160      0.00%     43.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          211      0.00%     43.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      2629773      5.23%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd           18      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      4195732      8.34%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         1110      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       124907      0.25%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult           12      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            8      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      4072781      8.10%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        52369      0.10%     65.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      4213474      8.38%     73.79% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv         8328      0.02%     73.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      4134332      8.22%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2529110      5.03%     87.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       702923      1.40%     88.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      5518831     10.97%     99.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       288109      0.57%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     50300411                       # Class of committed instruction
system.switch_cpus.commit.refs                9038973                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999997                       # Number of Instructions Simulated
system.switch_cpus.committedOps              50300411                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.848972                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.848972                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      43261690                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       60279652                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3295449                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6066669                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         200207                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2509849                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             9283040                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 35282                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1179583                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1873                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4145829                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4809083                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              50146400                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         41786                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               37937087                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           38                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          292                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          400414                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.074741                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      4986896                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      3022593                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.683931                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     55333864                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.156796                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.571460                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         44455005     80.34%     80.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           876163      1.58%     81.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           610096      1.10%     83.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           681204      1.23%     84.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           983741      1.78%     86.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           967084      1.75%     87.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1334785      2.41%     90.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           315372      0.57%     90.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          5110414      9.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     55333864                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          46293134                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         27199913                       # number of floating regfile writes
system.switch_cpus.idleCycles                  135296                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       220045                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3329023                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.999014                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10645908                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1179526                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        22539822                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       9465477                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          193                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        18197                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1315157                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     57849564                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       9466382                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       360388                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      55414447                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         243833                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       2012028                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         200207                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2398693                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        75303                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       135206                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          722                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          705                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          183                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1417536                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       324127                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          705                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        66323                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       153722                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          70600577                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              54594577                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.594640                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          41981908                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.984233                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               54706723                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         48856047                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        22783006                       # number of integer regfile writes
system.switch_cpus.ipc                       0.540841                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.540841                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       143070      0.26%      0.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      24968909     44.77%     45.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          221      0.00%     45.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           339      0.00%     45.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      2830683      5.08%     50.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     50.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     50.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     50.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     50.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     50.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     50.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     50.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd           18      0.00%     50.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     50.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      4385638      7.86%     57.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     57.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         1136      0.00%     57.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       128012      0.23%     58.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult           12      0.00%     58.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     58.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            8      0.00%     58.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     58.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     58.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      4085979      7.33%     65.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        52372      0.09%     65.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      4234504      7.59%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv         8488      0.02%     73.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      4149128      7.44%     80.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3547883      6.36%     87.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       845807      1.52%     88.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      6041466     10.83%     99.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       351163      0.63%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       55774836                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        28756927                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     56919291                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     27701368                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     30034195                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1006605                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018048                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          300758     29.88%     29.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     29.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     29.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     29.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     29.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     29.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     29.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     29.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     29.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     29.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     29.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     29.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     29.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu         166568     16.55%     46.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     46.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     46.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc          1921      0.19%     46.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     46.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     46.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     46.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     46.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     46.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     46.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       227697     22.62%     69.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        63495      6.31%     75.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult        11700      1.16%     76.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          82228      8.17%     84.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         21144      2.10%     86.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       127550     12.67%     99.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         3544      0.35%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       27881444                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    111104647                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     26893209                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     35365193                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           57849016                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          55774836                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          548                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      7549141                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       133798                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          503                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     10548623                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     55333864                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.007969                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.886153                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     38225122     69.08%     69.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      4427518      8.00%     77.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      3188677      5.76%     82.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2624014      4.74%     87.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2331440      4.21%     91.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1623407      2.93%     94.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1363268      2.46%     97.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       927825      1.68%     98.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       622593      1.13%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     55333864                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.005511                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4809128                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    71                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       161456                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        65749                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      9465477                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1315157                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        17654377                       # number of misc regfile reads
system.switch_cpus.numCycles                 55469160                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        35104582                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      57617731                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        4312797                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4328617                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1430663                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        451792                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     143479321                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       59320075                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     68320931                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           7369322                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1780983                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         200207                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       8329683                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         10703186                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     48699061                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     54114003                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         1453                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           93                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          13205381                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           93                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            107852308                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           116647957                       # The number of ROB writes
system.switch_cpus.timesIdled                    1935                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       572680                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       487884                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1145530                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         487885                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  27734580000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             481889                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        44677                       # Transaction distribution
system.membus.trans_dist::CleanEvict           464594                       # Transaction distribution
system.membus.trans_dist::ReadExReq             27552                       # Transaction distribution
system.membus.trans_dist::ReadExResp            27552                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        481888                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1528152                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1528152                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1528152                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     35463552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     35463552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                35463552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            509440                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  509440    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              509440                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1305764000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2727306000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  27734580000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27734580000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  27734580000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  27734580000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            538877                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       142599                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2899                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          982235                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            33974                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           33973                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3069                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       535807                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         9037                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1709343                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1718380                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       381952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     42732992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               43114944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          555053                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2859328                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1127903                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.432561                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.495433                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 640017     56.74%     56.74% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 487885     43.26%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1127903                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          673586000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         854672498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4604997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  27734580000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         1225                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        62185                       # number of demand (read+write) hits
system.l2.demand_hits::total                    63410                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1225                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        62185                       # number of overall hits
system.l2.overall_hits::total                   63410                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1844                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       507596                       # number of demand (read+write) misses
system.l2.demand_misses::total                 509440                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1844                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       507596                       # number of overall misses
system.l2.overall_misses::total                509440                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    162378000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  42294171500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      42456549500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    162378000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  42294171500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     42456549500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         3069                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       569781                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               572850                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         3069                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       569781                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              572850                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.600847                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.890862                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.889308                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.600847                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.890862                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.889308                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 88057.483731                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 83322.507467                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83339.646475                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 88057.483731                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 83322.507467                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83339.646475                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               44677                       # number of writebacks
system.l2.writebacks::total                     44677                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1844                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       507596                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            509440                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1844                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       507596                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           509440                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    143938000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  37218201500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  37362139500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    143938000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  37218201500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  37362139500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.600847                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.890862                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.889308                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.600847                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.890862                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.889308                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 78057.483731                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 73322.487766                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73339.626845                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 78057.483731                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 73322.487766                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73339.626845                       # average overall mshr miss latency
system.l2.replacements                         555053                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        97922                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            97922                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        97922                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        97922                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2899                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2899                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2899                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2899                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       442104                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        442104                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         6422                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6422                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        27552                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               27552                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2239941500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2239941500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        33974                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             33974                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.810973                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.810973                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 81298.689750                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81298.689750                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        27552                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          27552                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1964421500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1964421500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.810973                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.810973                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 71298.689750                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71298.689750                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1225                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1225                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1844                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1844                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    162378000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    162378000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         3069                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3069                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.600847                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.600847                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 88057.483731                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88057.483731                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1844                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1844                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    143938000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    143938000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.600847                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.600847                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 78057.483731                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78057.483731                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        55763                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             55763                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       480044                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          480044                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  40054230000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  40054230000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       535807                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        535807                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.895927                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.895927                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83438.663956                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83438.663956                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       480044                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       480044                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  35253780000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  35253780000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.895927                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.895927                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73438.643124                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73438.643124                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  27734580000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                      729522                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    557101                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.309497                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     380.085604                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     8.122707                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1659.791689                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.185589                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003966                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.810445                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          195                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          343                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          315                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          864                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          331                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5137169                       # Number of tag accesses
system.l2.tags.data_accesses                  5137169                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27734580000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       118016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     32486144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           32604160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       118016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        118016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2859328                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2859328                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1844                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       507596                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              509440                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        44677                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              44677                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      4255193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1171322731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1175577925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      4255193                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4255193                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      103096135                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            103096135                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      103096135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      4255193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1171322731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1278674060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     44623.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1844.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    506971.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000837699250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2758                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2758                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1029979                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              41909                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      509440                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      44677                       # Number of write requests accepted
system.mem_ctrls.readBursts                    509440                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    44677                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    625                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    54                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             30494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             31493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             33120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             36530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             37097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             33454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             34643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             36685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             36183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            26795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            27652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            27373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            27930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2031                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.75                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.50                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6804887500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2544075000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             16345168750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13373.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32123.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   377342                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   30439                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.16                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.21                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                509440                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                44677                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  291371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  162938                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   42214                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   12190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       145659                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    243.169155                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   146.786572                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   282.391810                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        67001     46.00%     46.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        34664     23.80%     69.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        13582      9.32%     79.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         8429      5.79%     84.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4197      2.88%     87.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3357      2.30%     90.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2338      1.61%     91.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1634      1.12%     92.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10457      7.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       145659                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2758                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     184.716099                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     64.059963                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    311.935697                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2026     73.46%     73.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           99      3.59%     77.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          108      3.92%     80.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          115      4.17%     85.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          112      4.06%     89.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767          147      5.33%     94.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           50      1.81%     96.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           35      1.27%     97.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           19      0.69%     98.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           18      0.65%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           13      0.47%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            2      0.07%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.04%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.04%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.04%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            3      0.11%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            2      0.07%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.04%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            2      0.07%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            2      0.07%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2758                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2758                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.180928                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.168354                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.672459                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2542     92.17%     92.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               27      0.98%     93.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              124      4.50%     97.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               45      1.63%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               14      0.51%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.15%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2758                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               32564160                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   40000                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2856128                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                32604160                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2859328                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1174.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       102.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1175.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    103.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.98                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   27734560500                       # Total gap between requests
system.mem_ctrls.avgGap                      50051.81                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       118016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     32446144                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2856128                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 4255193.336261086166                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1169880488.545346498489                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 102980755.432388007641                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1844                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       507596                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        44677                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     67975000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  16277193750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 679294679250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     36862.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     32067.22                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15204572.36                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            453932640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            241263330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1680034860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          106957800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2189347680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      12172986690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        399142560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        17243665560                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        621.738839                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    928705250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    926120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  25879754750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            586086900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            311512575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1952904240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          125995140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2189347680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      11970422370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        569723040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        17705991945                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        638.408512                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1368379250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    926120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  25440080750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 270767280053750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    36947080000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 270804227144000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            7                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      6301042                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6301049                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            7                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      6301042                       # number of overall hits
system.cpu.icache.overall_hits::total         6301049                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         4334                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4336                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         4334                       # number of overall misses
system.cpu.icache.overall_misses::total          4336                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    270186500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    270186500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    270186500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    270186500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            9                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      6305376                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6305385                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            9                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      6305376                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6305385                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.222222                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000687                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000688                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.222222                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000687                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000688                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 62341.139825                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62312.384686                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 62341.139825                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62312.384686                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1358                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   113.166667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3083                       # number of writebacks
system.cpu.icache.writebacks::total              3083                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          794                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          794                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          794                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          794                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3540                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3540                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3540                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3540                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    221750500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    221750500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    221750500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    221750500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000561                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000561                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000561                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000561                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 62641.384181                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62641.384181                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 62641.384181                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62641.384181                       # average overall mshr miss latency
system.cpu.icache.replacements                   3083                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            7                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      6301042                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6301049                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         4334                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4336                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    270186500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    270186500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            9                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      6305376                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6305385                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.222222                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000687                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000688                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 62341.139825                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62312.384686                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          794                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          794                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3540                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3540                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    221750500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    221750500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000561                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000561                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 62641.384181                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62641.384181                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 270804227144000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.050454                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6304591                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3542                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1779.952287                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000111                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.050344                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000098                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000099                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          459                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          133                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          325                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.896484                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12614312                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12614312                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 270804227144000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270804227144000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270804227144000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 270804227144000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270804227144000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270804227144000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 270804227144000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     10260880                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10260883                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     10276933                       # number of overall hits
system.cpu.dcache.overall_hits::total        10276936                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3064389                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3064392                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3064736                       # number of overall misses
system.cpu.dcache.overall_misses::total       3064739                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 211252244859                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 211252244859                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 211252244859                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 211252244859                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     13325269                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13325275                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13341669                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13341675                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.229968                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.229968                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.229712                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.229712                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 68937.802890                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68937.735400                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 68929.997513                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68929.930039                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      4202549                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          251                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            102386                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    41.046129                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   125.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       126704                       # number of writebacks
system.cpu.dcache.writebacks::total            126704                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2310473                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2310473                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2310473                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2310473                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       753916                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       753916                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       754075                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       754075                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  58127981369                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  58127981369                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  58136817869                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  58136817869                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.056578                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.056578                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.056520                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.056520                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 77101.403033                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77101.403033                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 77096.864197                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77096.864197                       # average overall mshr miss latency
system.cpu.dcache.replacements                 753053                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            3                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9057839                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9057842                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3017837                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3017839                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 207955050500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 207955050500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     12075676                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     12075681                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.400000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.249910                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.249910                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 68908.642349                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68908.596681                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2310222                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2310222                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       707615                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       707615                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  54888700000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  54888700000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.058598                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.058598                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 77568.593091                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77568.593091                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1203041                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1203041                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        46552                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        46553                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3297194359                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3297194359                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1249593                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1249594                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.037254                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.037255                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 70828.199841                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70826.678388                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          251                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          251                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        46301                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        46301                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3239281369                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3239281369                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.037053                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.037053                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 69961.369495                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69961.369495                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        16053                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         16053                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data          347                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          347                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        16400                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16400                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.021159                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.021159                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data          159                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          159                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data      8836500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      8836500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.009695                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.009695                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 55575.471698                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 55575.471698                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 270804227144000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.139587                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11031013                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            754077                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.628497                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.139585                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000136                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000136                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          198                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          823                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          27437427                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         27437427                       # Number of data accesses

---------- End Simulation Statistics   ----------
