   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 3
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.file	"NVIC_SCU001.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.NVIC_GetPriorityGrouping,"ax",%progbits
  20              		.align	2
  21              		.thumb
  22              		.thumb_func
  24              	NVIC_GetPriorityGrouping:
  25              	.LFB96:
  26              		.file 1 "C:\\DAVE-3.1.10\\eclipse\\/../CMSIS/Include/core_cm4.h"
   1:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /**************************************************************************//**
   2:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  * @file     core_cm4.h
   3:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  * @version  V3.20
   5:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  * @date     25. February 2013
   6:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  *
   7:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  * @note
   8:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  *
   9:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  ******************************************************************************/
  10:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Copyright (c) 2009 - 2013 ARM LIMITED
  11:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  12:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    All rights reserved.
  13:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    Redistribution and use in source and binary forms, with or without
  14:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    modification, are permitted provided that the following conditions are met:
  15:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    - Redistributions of source code must retain the above copyright
  16:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      notice, this list of conditions and the following disclaimer.
  17:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    - Redistributions in binary form must reproduce the above copyright
  18:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      notice, this list of conditions and the following disclaimer in the
  19:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      documentation and/or other materials provided with the distribution.
  20:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    - Neither the name of ARM nor the names of its contributors may be used
  21:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      to endorse or promote products derived from this software without
  22:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      specific prior written permission.
  23:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    *
  24:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  25:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  26:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  27:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  28:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  29:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  30:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  31:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  32:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  33:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  34:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    POSSIBILITY OF SUCH DAMAGE.
  35:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    ---------------------------------------------------------------------------*/
  36:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  37:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  38:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if defined ( __ICCARM__ )
  39:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  #pragma system_include  /* treat file as system include file for MISRA check */
  40:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
  41:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  42:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
  43:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  extern "C" {
  44:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
  45:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  46:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  47:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_GENERIC
  48:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  49:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  50:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  51:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  52:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  53:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  54:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  55:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  56:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      Unions are used for effective representation of core registers.
  57:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  58:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  59:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      Function-like macros are used to allow more efficient code.
  60:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
  61:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  62:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  63:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*******************************************************************************
  64:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  *                 CMSIS definitions
  65:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  ******************************************************************************/
  66:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup Cortex_M4
  67:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
  68:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
  69:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  70:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*  CMSIS CM4 definitions */
  71:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x03)                                   /*!< [31:16] CMSIS HAL m
  72:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x20)                                   /*!< [15:0]  CMSIS HAL s
  73:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16) | \
  74:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB          )     /*!< CMSIS HAL version n
  75:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  76:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define __CORTEX_M                (0x04)                                   /*!< Cortex-M Core      
  77:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  78:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  79:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if   defined ( __CC_ARM )
  80:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  81:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  82:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static __inline
  83:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  84:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
  85:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  86:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
  87:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
  88:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  89:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __TMS470__ )
  90:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
  91:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
  92:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  93:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __GNUC__ )
  94:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  95:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  96:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
  97:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  98:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __TASKING__ )
  99:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 100:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 101:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
 102:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 103:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
 104:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 105:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not. For this, __FPU_PRESENT has to be checked p
 106:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** */
 107:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if defined ( __CC_ARM )
 108:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #if defined __TARGET_FPU_VFP
 109:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 110:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1
 111:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #else
 112:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 113:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0
 114:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #endif
 115:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #else
 116:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0
 117:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 118:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 119:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
 120:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #if defined __ARMVFP__
 121:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 122:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1
 123:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #else
 124:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 125:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0
 126:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #endif
 127:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #else
 128:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0
 129:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 130:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 131:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __TMS470__ )
 132:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 133:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 134:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1
 135:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #else
 136:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 137:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0
 138:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #endif
 139:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #else
 140:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0
 141:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 142:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 143:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __GNUC__ )
 144:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 145:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 146:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1
 147:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #else
 148:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 149:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0
 150:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #endif
 151:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #else
 152:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0
 153:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 154:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 155:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __TASKING__ )
 156:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #if defined __FPU_VFP__
 157:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 158:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1
 159:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #else
 160:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 161:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0
 162:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #endif
 163:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #else
 164:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0
 165:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 166:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
 167:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 168:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #include <stdint.h>                      /* standard types definitions                      */
 169:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #include <core_cmInstr.h>                /* Core Instruction Access                         */
 170:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #include <core_cmFunc.h>                 /* Core Function Access                            */
 171:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #include <core_cm4_simd.h>               /* Compiler specific SIMD Intrinsics               */
 172:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 173:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 174:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 175:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #ifndef __CMSIS_GENERIC
 176:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 177:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 178:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 179:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 180:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* check device defines and use defaults */
 181:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #ifndef __CM4_REV
 183:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __CM4_REV               0x0000
 184:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 186:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 187:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #ifndef __FPU_PRESENT
 188:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __FPU_PRESENT             0
 189:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 191:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 192:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #ifndef __MPU_PRESENT
 193:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __MPU_PRESENT             0
 194:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 196:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 197:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __NVIC_PRIO_BITS          4
 199:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 201:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 202:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __Vendor_SysTickConfig    0
 204:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 206:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
 207:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 208:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /**
 210:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 212:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \li to specify the access to peripheral variables.
 214:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** */
 216:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 217:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions                 */
 218:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #else
 219:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions                 */
 220:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
 221:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions                */
 222:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions              */
 223:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 224:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group Cortex_M4 */
 225:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 226:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 227:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 228:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*******************************************************************************
 229:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  *                 Register Abstraction
 230:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   Core Register contain:
 231:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core Register
 232:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core NVIC Register
 233:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core SCB Register
 234:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core SysTick Register
 235:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core Debug Register
 236:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core MPU Register
 237:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core FPU Register
 238:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  ******************************************************************************/
 239:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \defgroup CMSIS_core_register Defines and Type Definitions
 240:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief Type definitions and defines for Cortex-M processor based devices.
 241:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** */
 242:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 243:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup    CMSIS_core_register
 244:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup   CMSIS_CORE  Status and Control Registers
 245:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief  Core Register type definitions.
 246:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 247:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 248:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 249:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Union type to access the Application Program Status Register (APSR).
 250:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 251:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef union
 252:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 253:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   struct
 254:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   {
 255:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__CORTEX_M != 0x04)
 256:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved                           */
 257:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #else
 258:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved                           */
 259:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 260:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved                           */
 261:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
 262:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 263:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 264:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 265:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 266:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 267:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 268:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 269:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } APSR_Type;
 270:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 271:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 272:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Union type to access the Interrupt Program Status Register (IPSR).
 273:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 274:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef union
 275:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 276:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   struct
 277:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   {
 278:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 279:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved                           */
 280:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 281:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 282:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } IPSR_Type;
 283:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 284:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 285:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 286:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 287:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef union
 288:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 289:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   struct
 290:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   {
 291:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 292:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__CORTEX_M != 0x04)
 293:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved                           */
 294:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #else
 295:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved                           */
 296:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 297:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved                           */
 298:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
 299:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0)          */
 300:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0)          */
 301:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 302:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 303:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 304:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 305:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 306:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 307:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 308:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } xPSR_Type;
 309:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 310:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 311:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Union type to access the Control Registers (CONTROL).
 312:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 313:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef union
 314:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 315:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   struct
 316:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   {
 317:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 318:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used                   */
 319:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag           */
 320:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved                           */
 321:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 322:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 323:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } CONTROL_Type;
 324:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 325:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CORE */
 326:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 327:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 328:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup    CMSIS_core_register
 329:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 330:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the NVIC Registers
 331:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 332:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 333:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 334:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 335:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 336:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 337:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 338:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ISER[8];                 /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register   
 339:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[24];
 340:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ICER[8];                 /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 341:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RSERVED1[24];
 342:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ISPR[8];                 /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register  
 343:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED2[24];
 344:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ICPR[8];                 /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 345:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED3[24];
 346:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t IABR[8];                 /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register   
 347:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED4[56];
 348:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint8_t  IP[240];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 349:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED5[644];
 350:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __O  uint32_t STIR;                    /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 351:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }  NVIC_Type;
 352:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 353:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 354:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0                                          /*!< STIR: I
 355:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL << NVIC_STIR_INTID_Pos)            /*!< STIR: I
 356:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 357:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_NVIC */
 358:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 359:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 360:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 361:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_SCB     System Control Block (SCB)
 362:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the System Control Block Registers
 363:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 364:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 365:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 366:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the System Control Block (SCB).
 367:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 368:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 369:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 370:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t CPUID;                   /*!< Offset: 0x000 (R/ )  CPUID Base Register             
 371:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ICSR;                    /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 372:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t VTOR;                    /*!< Offset: 0x008 (R/W)  Vector Table Offset Register    
 373:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t AIRCR;                   /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 374:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t SCR;                     /*!< Offset: 0x010 (R/W)  System Control Register         
 375:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CCR;                     /*!< Offset: 0x014 (R/W)  Configuration Control Register  
 376:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint8_t  SHP[12];                 /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 377:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t SHCSR;                   /*!< Offset: 0x024 (R/W)  System Handler Control and State
 378:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CFSR;                    /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 379:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t HFSR;                    /*!< Offset: 0x02C (R/W)  HardFault Status Register       
 380:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t DFSR;                    /*!< Offset: 0x030 (R/W)  Debug Fault Status Register     
 381:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t MMFAR;                   /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 382:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t BFAR;                    /*!< Offset: 0x038 (R/W)  BusFault Address Register       
 383:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t AFSR;                    /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 384:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PFR[2];                  /*!< Offset: 0x040 (R/ )  Processor Feature Register      
 385:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t DFR;                     /*!< Offset: 0x048 (R/ )  Debug Feature Register          
 386:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t ADR;                     /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register      
 387:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t MMFR[4];                 /*!< Offset: 0x050 (R/ )  Memory Model Feature Register   
 388:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t ISAR[5];                 /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 389:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[5];
 390:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CPACR;                   /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 391:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } SCB_Type;
 392:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 393:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB CPUID Register Definitions */
 394:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 395:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 396:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 397:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 398:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 399:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 400:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16                                             /*!< SCB 
 401:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 402:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 403:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 404:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 405:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 406:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 407:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 408:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 409:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 410:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 411:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 412:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 413:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 414:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 415:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 416:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 417:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 418:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 419:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 420:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 421:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 422:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 423:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 424:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 425:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 426:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 427:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 428:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 429:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 430:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 431:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 432:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 433:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 434:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 435:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 436:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 437:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 438:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 439:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 440:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 441:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 442:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 443:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 444:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 445:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 446:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 447:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 448:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 449:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 450:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 451:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 452:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 453:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 454:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 455:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 456:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 457:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 458:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 459:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 460:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 461:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 462:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 463:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 464:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 465:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 466:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB System Control Register Definitions */
 467:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 468:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 469:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 470:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 471:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 472:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 473:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 474:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 475:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 476:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Configuration Control Register Definitions */
 477:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 478:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 479:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 480:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 481:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 482:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 483:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 484:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 485:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 486:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 487:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 488:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 489:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 490:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 491:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 492:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 493:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 494:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 495:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 496:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 497:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 498:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 499:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 500:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 501:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 502:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 503:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 504:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 505:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 506:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 507:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 508:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 509:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 510:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 511:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 512:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 513:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 514:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 515:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 516:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 517:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 518:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 519:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 520:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 521:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 522:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 523:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 524:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 525:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 526:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 527:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 528:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 529:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 530:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 531:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 532:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 533:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 534:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 535:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 536:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 537:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 538:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Configurable Fault Status Registers Definitions */
 539:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 540:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 541:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 542:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 543:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 544:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 545:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 546:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 547:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 548:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Hard Fault Status Registers Definitions */
 549:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 550:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 551:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 552:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 553:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 554:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 555:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 556:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 557:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 558:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 559:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 560:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 561:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 562:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 563:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 564:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 565:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 566:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 567:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 568:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 569:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 570:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 571:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 572:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 573:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 574:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCB */
 575:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 576:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 577:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 578:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 579:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the System Control and ID Register not in the SCB
 580:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 581:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 582:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 583:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the System Control and ID Register not in the SCB.
 584:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 585:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 586:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 587:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[1];
 588:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t ICTR;                    /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 589:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ACTLR;                   /*!< Offset: 0x008 (R/W)  Auxiliary Control Register      
 590:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } SCnSCB_Type;
 591:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 592:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 593:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          /*!< ICTR: I
 594:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL << SCnSCB_ICTR_INTLINESNUM_Pos)      /*!< ICTR: I
 595:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 596:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Auxiliary Control Register Definitions */
 597:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9                                          /*!< ACTLR: 
 598:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 599:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 600:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8                                          /*!< ACTLR: 
 601:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 602:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 603:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2                                          /*!< ACTLR: 
 604:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 605:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 606:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1                                          /*!< ACTLR: 
 607:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 608:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 609:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0                                          /*!< ACTLR: 
 610:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL << SCnSCB_ACTLR_DISMCYCINT_Pos)        /*!< ACTLR: 
 611:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 612:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 613:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 614:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 615:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 616:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 617:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the System Timer Registers.
 618:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 619:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 620:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 621:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the System Timer (SysTick).
 622:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 623:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 624:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 625:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 626:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t LOAD;                    /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register   
 627:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t VAL;                     /*!< Offset: 0x008 (R/W)  SysTick Current Value Register  
 628:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t CALIB;                   /*!< Offset: 0x00C (R/ )  SysTick Calibration Register    
 629:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } SysTick_Type;
 630:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 631:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SysTick Control / Status Register Definitions */
 632:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 633:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 634:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 635:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 636:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 637:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 638:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 639:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 640:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 641:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 642:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 643:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 644:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SysTick Reload Register Definitions */
 645:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 646:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 647:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 648:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SysTick Current Register Definitions */
 649:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 650:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 651:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 652:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SysTick Calibration Register Definitions */
 653:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 654:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 655:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 656:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 657:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 658:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 659:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 660:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 661:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 662:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SysTick */
 663:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 664:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 665:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 666:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 667:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Instrumentation Trace Macrocell (ITM)
 668:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 669:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 670:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 671:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 672:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 673:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 674:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 675:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __O  union
 676:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   {
 677:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     __O  uint8_t    u8;                  /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit         
 678:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     __O  uint16_t   u16;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit        
 679:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     __O  uint32_t   u32;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit        
 680:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   }  PORT [32];                          /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers     
 681:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[864];
 682:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t TER;                     /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register       
 683:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED1[15];
 684:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t TPR;                     /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register    
 685:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED2[15];
 686:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t TCR;                     /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register      
 687:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED3[29];
 688:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __O  uint32_t IWR;                     /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register  
 689:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t IRR;                     /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register   
 690:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t IMCR;                    /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 691:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED4[43];
 692:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __O  uint32_t LAR;                     /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register        
 693:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t LSR;                     /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register        
 694:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED5[6];
 695:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID4;                    /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 696:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID5;                    /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 697:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID6;                    /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 698:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID7;                    /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 699:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID0;                    /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 700:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID1;                    /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 701:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID2;                    /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 702:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID3;                    /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 703:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t CID0;                    /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 704:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t CID1;                    /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 705:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t CID2;                    /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 706:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t CID3;                    /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 707:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } ITM_Type;
 708:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 709:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 710:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /*!< ITM 
 711:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL << ITM_TPR_PRIVMASK_Pos)                /*!< ITM 
 712:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 713:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ITM Trace Control Register Definitions */
 714:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23                                             /*!< ITM 
 715:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 716:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 717:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16                                             /*!< ITM 
 718:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 719:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 720:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10                                             /*!< ITM 
 721:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 722:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 723:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /*!< ITM 
 724:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 725:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 726:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /*!< ITM 
 727:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 728:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 729:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /*!< ITM 
 730:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 731:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 732:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /*!< ITM 
 733:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 734:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 735:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1                                             /*!< ITM 
 736:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 737:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 738:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /*!< ITM 
 739:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL << ITM_TCR_ITMENA_Pos)                    /*!< ITM 
 740:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 741:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ITM Integration Write Register Definitions */
 742:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /*!< ITM 
 743:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL << ITM_IWR_ATVALIDM_Pos)                  /*!< ITM 
 744:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 745:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ITM Integration Read Register Definitions */
 746:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /*!< ITM 
 747:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL << ITM_IRR_ATREADYM_Pos)                  /*!< ITM 
 748:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 749:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 750:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /*!< ITM 
 751:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL << ITM_IMCR_INTEGRATION_Pos)              /*!< ITM 
 752:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 753:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ITM Lock Status Register Definitions */
 754:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /*!< ITM 
 755:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 756:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 757:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Pos                  1                                             /*!< ITM 
 758:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 759:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 760:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Pos                 0                                             /*!< ITM 
 761:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL << ITM_LSR_Present_Pos)                   /*!< ITM 
 762:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 763:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 764:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 765:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 766:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 767:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 768:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Data Watchpoint and Trace (DWT)
 769:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 770:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 771:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 772:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 773:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 774:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 775:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 776:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  Control Register                
 777:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CYCCNT;                  /*!< Offset: 0x004 (R/W)  Cycle Count Register            
 778:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CPICNT;                  /*!< Offset: 0x008 (R/W)  CPI Count Register              
 779:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t EXCCNT;                  /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 780:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t SLEEPCNT;                /*!< Offset: 0x010 (R/W)  Sleep Count Register            
 781:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t LSUCNT;                  /*!< Offset: 0x014 (R/W)  LSU Count Register              
 782:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FOLDCNT;                 /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 783:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PCSR;                    /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 784:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t COMP0;                   /*!< Offset: 0x020 (R/W)  Comparator Register 0           
 785:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t MASK0;                   /*!< Offset: 0x024 (R/W)  Mask Register 0                 
 786:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FUNCTION0;               /*!< Offset: 0x028 (R/W)  Function Register 0             
 787:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[1];
 788:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t COMP1;                   /*!< Offset: 0x030 (R/W)  Comparator Register 1           
 789:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t MASK1;                   /*!< Offset: 0x034 (R/W)  Mask Register 1                 
 790:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FUNCTION1;               /*!< Offset: 0x038 (R/W)  Function Register 1             
 791:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED1[1];
 792:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t COMP2;                   /*!< Offset: 0x040 (R/W)  Comparator Register 2           
 793:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t MASK2;                   /*!< Offset: 0x044 (R/W)  Mask Register 2                 
 794:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FUNCTION2;               /*!< Offset: 0x048 (R/W)  Function Register 2             
 795:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED2[1];
 796:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t COMP3;                   /*!< Offset: 0x050 (R/W)  Comparator Register 3           
 797:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t MASK3;                   /*!< Offset: 0x054 (R/W)  Mask Register 3                 
 798:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FUNCTION3;               /*!< Offset: 0x058 (R/W)  Function Register 3             
 799:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } DWT_Type;
 800:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 801:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT Control Register Definitions */
 802:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28                                          /*!< DWT CTR
 803:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 804:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 805:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27                                          /*!< DWT CTR
 806:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 807:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 808:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26                                          /*!< DWT CTR
 809:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 810:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 811:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25                                          /*!< DWT CTR
 812:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 813:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 814:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24                                          /*!< DWT CTR
 815:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 816:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 817:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22                                          /*!< DWT CTR
 818:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 819:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 820:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21                                          /*!< DWT CTR
 821:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 822:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 823:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20                                          /*!< DWT CTR
 824:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 825:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 826:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19                                          /*!< DWT CTR
 827:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 828:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 829:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18                                          /*!< DWT CTR
 830:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 831:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 832:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17                                          /*!< DWT CTR
 833:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 834:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 835:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16                                          /*!< DWT CTR
 836:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 837:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 838:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12                                          /*!< DWT CTR
 839:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 840:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 841:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10                                          /*!< DWT CTR
 842:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 843:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 844:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9                                          /*!< DWT CTR
 845:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 846:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 847:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5                                          /*!< DWT CTR
 848:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 849:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 850:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1                                          /*!< DWT CTR
 851:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 852:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 853:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0                                          /*!< DWT CTR
 854:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL << DWT_CTRL_CYCCNTENA_Pos)           /*!< DWT CTR
 855:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 856:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT CPI Count Register Definitions */
 857:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0                                          /*!< DWT CPI
 858:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL << DWT_CPICNT_CPICNT_Pos)           /*!< DWT CPI
 859:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 860:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 861:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0                                          /*!< DWT EXC
 862:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL << DWT_EXCCNT_EXCCNT_Pos)           /*!< DWT EXC
 863:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 864:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT Sleep Count Register Definitions */
 865:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0                                          /*!< DWT SLE
 866:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL << DWT_SLEEPCNT_SLEEPCNT_Pos)       /*!< DWT SLE
 867:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 868:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT LSU Count Register Definitions */
 869:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0                                          /*!< DWT LSU
 870:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL << DWT_LSUCNT_LSUCNT_Pos)           /*!< DWT LSU
 871:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 872:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 873:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0                                          /*!< DWT FOL
 874:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL << DWT_FOLDCNT_FOLDCNT_Pos)         /*!< DWT FOL
 875:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 876:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT Comparator Mask Register Definitions */
 877:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Pos                   0                                          /*!< DWT MAS
 878:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL << DWT_MASK_MASK_Pos)               /*!< DWT MAS
 879:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 880:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT Comparator Function Register Definitions */
 881:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24                                          /*!< DWT FUN
 882:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 883:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 884:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16                                          /*!< DWT FUN
 885:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 886:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 887:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12                                          /*!< DWT FUN
 888:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 889:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 890:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10                                          /*!< DWT FUN
 891:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 892:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 893:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9                                          /*!< DWT FUN
 894:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 895:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 896:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8                                          /*!< DWT FUN
 897:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 898:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 899:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7                                          /*!< DWT FUN
 900:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 901:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 902:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5                                          /*!< DWT FUN
 903:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 904:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 905:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0                                          /*!< DWT FUN
 906:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL << DWT_FUNCTION_FUNCTION_Pos)        /*!< DWT FUN
 907:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 908:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
 909:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 910:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 911:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 912:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 913:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Trace Port Interface (TPI)
 914:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 915:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 916:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 917:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Trace Port Interface Register (TPI).
 918:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 919:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 920:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 921:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t SSPSR;                   /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 922:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CSPSR;                   /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
 923:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[2];
 924:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ACPR;                    /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
 925:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED1[55];
 926:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t SPPR;                    /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
 927:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED2[131];
 928:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t FFSR;                    /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
 929:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FFCR;                    /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
 930:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t FSCR;                    /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
 931:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED3[759];
 932:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t TRIGGER;                 /*!< Offset: 0xEE8 (R/ )  TRIGGER */
 933:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t FIFO0;                   /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
 934:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t ITATBCTR2;               /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
 935:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED4[1];
 936:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t ITATBCTR0;               /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
 937:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t FIFO1;                   /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
 938:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ITCTRL;                  /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
 939:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED5[39];
 940:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CLAIMSET;                /*!< Offset: 0xFA0 (R/W)  Claim tag set */
 941:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CLAIMCLR;                /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
 942:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED7[8];
 943:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t DEVID;                   /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
 944:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t DEVTYPE;                 /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
 945:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } TPI_Type;
 946:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 947:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
 948:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0                                          /*!< TPI ACP
 949:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL << TPI_ACPR_PRESCALER_Pos)        /*!< TPI ACP
 950:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 951:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
 952:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0                                          /*!< TPI SPP
 953:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL << TPI_SPPR_TXMODE_Pos)              /*!< TPI SPP
 954:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 955:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
 956:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3                                          /*!< TPI FFS
 957:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
 958:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 959:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2                                          /*!< TPI FFS
 960:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
 961:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 962:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1                                          /*!< TPI FFS
 963:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
 964:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 965:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0                                          /*!< TPI FFS
 966:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL << TPI_FFSR_FlInProg_Pos)            /*!< TPI FFS
 967:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 968:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
 969:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8                                          /*!< TPI FFC
 970:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
 971:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 972:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1                                          /*!< TPI FFC
 973:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
 974:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 975:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI TRIGGER Register Definitions */
 976:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0                                          /*!< TPI TRI
 977:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL << TPI_TRIGGER_TRIGGER_Pos)          /*!< TPI TRI
 978:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 979:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
 980:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
 981:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
 982:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 983:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27                                          /*!< TPI FIF
 984:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
 985:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 986:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
 987:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
 988:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 989:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24                                          /*!< TPI FIF
 990:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
 991:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 992:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16                                          /*!< TPI FIF
 993:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
 994:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 995:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8                                          /*!< TPI FIF
 996:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
 997:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 998:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0                                          /*!< TPI FIF
 999:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL << TPI_FIFO0_ETM0_Pos)              /*!< TPI FIF
1000:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1001:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1002:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0                                          /*!< TPI ITA
1003:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL << TPI_ITATBCTR2_ATREADY_Pos)        /*!< TPI ITA
1004:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1005:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1006:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
1007:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1008:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1009:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27                                          /*!< TPI FIF
1010:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1011:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1012:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
1013:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1014:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1015:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24                                          /*!< TPI FIF
1016:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1017:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1018:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16                                          /*!< TPI FIF
1019:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1020:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1021:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8                                          /*!< TPI FIF
1022:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1023:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1024:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0                                          /*!< TPI FIF
1025:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL << TPI_FIFO1_ITM0_Pos)              /*!< TPI FIF
1026:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1027:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1028:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0                                          /*!< TPI ITA
1029:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL << TPI_ITATBCTR0_ATREADY_Pos)        /*!< TPI ITA
1030:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1031:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1032:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0                                          /*!< TPI ITC
1033:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL << TPI_ITCTRL_Mode_Pos)              /*!< TPI ITC
1034:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1035:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI DEVID Register Definitions */
1036:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11                                          /*!< TPI DEV
1037:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1038:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1039:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10                                          /*!< TPI DEV
1040:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1041:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1042:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9                                          /*!< TPI DEV
1043:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1044:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1045:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6                                          /*!< TPI DEV
1046:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1047:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1048:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5                                          /*!< TPI DEV
1049:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1050:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1051:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0                                          /*!< TPI DEV
1052:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL << TPI_DEVID_NrTraceInput_Pos)      /*!< TPI DEV
1053:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1054:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1055:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0                                          /*!< TPI DEV
1056:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL << TPI_DEVTYPE_SubType_Pos)          /*!< TPI DEV
1057:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1058:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4                                          /*!< TPI DEV
1059:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1060:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1061:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1062:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1063:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1064:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__MPU_PRESENT == 1)
1065:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
1066:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1067:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Memory Protection Unit (MPU)
1068:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
1069:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1070:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1071:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Memory Protection Unit (MPU).
1072:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1073:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
1074:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1075:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t TYPE;                    /*!< Offset: 0x000 (R/ )  MPU Type Register               
1076:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x004 (R/W)  MPU Control Register            
1077:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RNR;                     /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register      
1078:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RBAR;                    /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1079:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RASR;                    /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1080:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RBAR_A1;                 /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1081:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RASR_A1;                 /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1082:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RBAR_A2;                 /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1083:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RASR_A2;                 /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1084:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RBAR_A3;                 /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1085:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RASR_A3;                 /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1086:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } MPU_Type;
1087:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1088:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* MPU Type Register */
1089:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
1090:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1091:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1092:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
1093:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1094:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1095:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
1096:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
1097:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1098:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* MPU Control Register */
1099:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
1100:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1101:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1102:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
1103:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1104:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1105:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
1106:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
1107:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1108:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* MPU Region Number Register */
1109:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
1110:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL << MPU_RNR_REGION_Pos)                 /*!< MPU 
1111:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1112:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* MPU Region Base Address Register */
1113:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
1114:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1115:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1116:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
1117:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1118:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1119:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
1120:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL << MPU_RBAR_REGION_Pos)                 /*!< MPU 
1121:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1122:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* MPU Region Attribute and Size Register */
1123:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16                                             /*!< MPU 
1124:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1125:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1126:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Pos                    28                                             /*!< MPU 
1127:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1128:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1129:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Pos                    24                                             /*!< MPU 
1130:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1131:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1132:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Pos                   19                                             /*!< MPU 
1133:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1134:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1135:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Pos                     18                                             /*!< MPU 
1136:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1137:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1138:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Pos                     17                                             /*!< MPU 
1139:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1140:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1141:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Pos                     16                                             /*!< MPU 
1142:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1143:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1144:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
1145:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1146:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1147:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
1148:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1149:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1150:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0                                             /*!< MPU 
1151:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL << MPU_RASR_ENABLE_Pos)                   /*!< MPU 
1152:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1153:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_MPU */
1154:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
1155:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1156:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1157:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__FPU_PRESENT == 1)
1158:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
1159:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1160:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Floating Point Unit (FPU)
1161:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
1162:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1163:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1164:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Floating Point Unit (FPU).
1165:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1166:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
1167:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1168:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[1];
1169:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FPCCR;                   /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1170:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FPCAR;                   /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1171:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FPDSCR;                  /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1172:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t MVFR0;                   /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1173:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t MVFR1;                   /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1174:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } FPU_Type;
1175:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1176:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Floating-Point Context Control Register */
1177:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31                                             /*!< FPCC
1178:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1179:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1180:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30                                             /*!< FPCC
1181:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1182:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1183:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8                                             /*!< FPCC
1184:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1185:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1186:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6                                             /*!< FPCC
1187:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1188:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1189:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5                                             /*!< FPCC
1190:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1191:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1192:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4                                             /*!< FPCC
1193:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1194:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1195:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3                                             /*!< FPCC
1196:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1197:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1198:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1                                             /*!< FPCC
1199:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1200:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1201:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0                                             /*!< FPCC
1202:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL << FPU_FPCCR_LSPACT_Pos)                  /*!< FPCC
1203:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1204:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Floating-Point Context Address Register */
1205:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3                                             /*!< FPCA
1206:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1207:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1208:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Floating-Point Default Status Control Register */
1209:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26                                             /*!< FPDS
1210:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1211:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1212:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25                                             /*!< FPDS
1213:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1214:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1215:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24                                             /*!< FPDS
1216:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1217:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1218:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22                                             /*!< FPDS
1219:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1220:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1221:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 0 */
1222:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28                                             /*!< MVFR
1223:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1224:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1225:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24                                             /*!< MVFR
1226:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1227:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1228:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20                                             /*!< MVFR
1229:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1230:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1231:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16                                             /*!< MVFR
1232:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1233:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1234:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12                                             /*!< MVFR
1235:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1236:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1237:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8                                             /*!< MVFR
1238:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1239:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1240:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4                                             /*!< MVFR
1241:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1242:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1243:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0                                             /*!< MVFR
1244:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL << FPU_MVFR0_A_SIMD_registers_Pos)      /*!< MVFR
1245:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1246:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 1 */
1247:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28                                             /*!< MVFR
1248:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1249:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1250:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24                                             /*!< MVFR
1251:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1252:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1253:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4                                             /*!< MVFR
1254:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1255:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1256:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0                                             /*!< MVFR
1257:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL << FPU_MVFR1_FtZ_mode_Pos)              /*!< MVFR
1258:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1259:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_FPU */
1260:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
1261:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1262:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1263:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
1264:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1265:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Core Debug Registers
1266:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
1267:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1268:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1269:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Core Debug Register (CoreDebug).
1270:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1271:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
1272:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1273:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t DHCSR;                   /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1274:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __O  uint32_t DCRSR;                   /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1275:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t DCRDR;                   /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1276:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t DEMCR;                   /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1277:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } CoreDebug_Type;
1278:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1279:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Debug Halting Control and Status Register */
1280:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
1281:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1282:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1283:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
1284:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1285:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1286:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
1287:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1288:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1289:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
1290:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1291:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1292:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
1293:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1294:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1295:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
1296:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1297:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1298:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
1299:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1300:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1301:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
1302:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1303:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1304:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
1305:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1306:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1307:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
1308:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1309:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1310:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
1311:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1312:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1313:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
1314:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
1315:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1316:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Debug Core Register Selector Register */
1317:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
1318:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1319:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1320:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
1321:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
1322:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1323:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Debug Exception and Monitor Control Register */
1324:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
1325:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1326:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1327:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
1328:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1329:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1330:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
1331:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1332:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1333:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
1334:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1335:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1336:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
1337:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1338:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1339:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
1340:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1341:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1342:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
1343:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1344:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1345:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
1346:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1347:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1348:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
1349:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1350:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1351:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
1352:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1353:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1354:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
1355:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1356:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1357:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
1358:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1359:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1360:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
1361:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
1362:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1363:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1364:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1365:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1366:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup    CMSIS_core_register
1367:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup   CMSIS_core_base     Core Definitions
1368:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Definitions for base addresses, unions, and structures.
1369:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
1370:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1371:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1372:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
1373:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1374:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address        
1375:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address        
1376:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address        
1377:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1378:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address    
1379:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address       
1380:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1381:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1382:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1383:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1384:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1385:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1386:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1387:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1388:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1389:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1390:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1391:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__MPU_PRESENT == 1)
1392:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit  
1393:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit  
1394:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
1395:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1396:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__FPU_PRESENT == 1)
1397:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit     
1398:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit     
1399:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
1400:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1401:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} */
1402:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1403:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1404:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1405:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*******************************************************************************
1406:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  *                Hardware Abstraction Layer
1407:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   Core Function Interface contains:
1408:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core NVIC Functions
1409:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core SysTick Functions
1410:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core Debug Functions
1411:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core Register Access Functions
1412:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  ******************************************************************************/
1413:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1414:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** */
1415:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1416:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1417:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1418:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1419:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1420:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1421:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Functions that manage interrupts and exceptions via the NVIC.
1422:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     @{
1423:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1424:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1425:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Set Priority Grouping
1426:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1427:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   The function sets the priority grouping field using the required unlock sequence.
1428:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1429:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   Only values from 0..7 are used.
1430:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   In case of a conflict between priority grouping and available
1431:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1432:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1433:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      PriorityGroup  Priority grouping field.
1434:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1435:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1436:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1437:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t reg_value;
1438:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 a
1439:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1440:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1441:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to chan
1442:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   reg_value  =  (reg_value                                 |
1443:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****                 ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
1444:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****                 (PriorityGroupTmp << 8));                                     /* Insert write key a
1445:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   SCB->AIRCR =  reg_value;
1446:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1447:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1448:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1449:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Get Priority Grouping
1450:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1451:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   The function reads the priority grouping field from the NVIC Interrupt Controller.
1452:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1453:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1454:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1455:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1456:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
  27              		.loc 1 1456 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 80B4     		push	{r7}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 7, -4
  36 0002 00AF     		add	r7, sp, #0
  37              	.LCFI1:
  38              		.cfi_def_cfa_register 7
1457:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grou
  39              		.loc 1 1457 0
  40 0004 4FF46D43 		mov	r3, #60672
  41 0008 CEF20003 		movt	r3, 57344
  42 000c DB68     		ldr	r3, [r3, #12]
  43 000e 03F4E063 		and	r3, r3, #1792
  44 0012 4FEA1323 		lsr	r3, r3, #8
1458:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
  45              		.loc 1 1458 0
  46 0016 1846     		mov	r0, r3
  47 0018 BD46     		mov	sp, r7
  48 001a 80BC     		pop	{r7}
  49 001c 7047     		bx	lr
  50              		.cfi_endproc
  51              	.LFE96:
  53 001e 00BF     		.section	.text.NVIC_EnableIRQ,"ax",%progbits
  54              		.align	2
  55              		.thumb
  56              		.thumb_func
  58              	NVIC_EnableIRQ:
  59              	.LFB97:
1459:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1460:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1461:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Enable External Interrupt
1462:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1463:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function enables a device-specific interrupt in the NVIC interrupt controller.
1464:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1465:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1466:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1467:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1468:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
  60              		.loc 1 1468 0
  61              		.cfi_startproc
  62              		@ args = 0, pretend = 0, frame = 8
  63              		@ frame_needed = 1, uses_anonymous_args = 0
  64              		@ link register save eliminated.
  65 0000 80B4     		push	{r7}
  66              	.LCFI2:
  67              		.cfi_def_cfa_offset 4
  68              		.cfi_offset 7, -4
  69 0002 83B0     		sub	sp, sp, #12
  70              	.LCFI3:
  71              		.cfi_def_cfa_offset 16
  72 0004 00AF     		add	r7, sp, #0
  73              	.LCFI4:
  74              		.cfi_def_cfa_register 7
  75 0006 0346     		mov	r3, r0
  76 0008 FB71     		strb	r3, [r7, #7]
1469:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
1470:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32
  77              		.loc 1 1470 0
  78 000a 4FF46143 		mov	r3, #57600
  79 000e CEF20003 		movt	r3, 57344
  80 0012 97F90720 		ldrsb	r2, [r7, #7]
  81 0016 4FEA5212 		lsr	r2, r2, #5
  82 001a F979     		ldrb	r1, [r7, #7]	@ zero_extendqisi2
  83 001c 01F01F01 		and	r1, r1, #31
  84 0020 4FF00100 		mov	r0, #1
  85 0024 00FA01F1 		lsl	r1, r0, r1
  86 0028 43F82210 		str	r1, [r3, r2, lsl #2]
1471:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
  87              		.loc 1 1471 0
  88 002c 07F10C07 		add	r7, r7, #12
  89 0030 BD46     		mov	sp, r7
  90 0032 80BC     		pop	{r7}
  91 0034 7047     		bx	lr
  92              		.cfi_endproc
  93              	.LFE97:
  95 0036 00BF     		.section	.text.NVIC_SetPriority,"ax",%progbits
  96              		.align	2
  97              		.thumb
  98              		.thumb_func
 100              	NVIC_SetPriority:
 101              	.LFB103:
1472:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1473:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1474:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Disable External Interrupt
1475:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1476:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function disables a device-specific interrupt in the NVIC interrupt controller.
1477:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1478:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1479:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1480:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1481:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1482:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
1483:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1484:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1485:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1486:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Get Pending Interrupt
1487:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1488:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function reads the pending register in the NVIC and returns the pending bit
1489:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     for the specified interrupt.
1490:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1491:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  Interrupt number.
1492:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1493:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \return             0  Interrupt status is not pending.
1494:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \return             1  Interrupt status is pending.
1495:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1496:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1497:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1498:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   return((uint32_t) ((NVIC->ISPR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); 
1499:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1500:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1501:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1502:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Set Pending Interrupt
1503:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1504:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function sets the pending bit of an external interrupt.
1505:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1506:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  Interrupt number. Value cannot be negative.
1507:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1508:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1509:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1510:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   NVIC->ISPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* set interrupt pending 
1511:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1512:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1513:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1514:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Clear Pending Interrupt
1515:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1516:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function clears the pending bit of an external interrupt.
1517:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1518:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1519:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1520:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1521:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1522:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrup
1523:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1524:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1525:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1526:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Get Active Interrupt
1527:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1528:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function reads the active register in NVIC and returns the active bit.
1529:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1530:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  Interrupt number.
1531:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1532:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \return             0  Interrupt status is not active.
1533:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \return             1  Interrupt status is active.
1534:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1535:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1536:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1537:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   return((uint32_t)((NVIC->IABR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /
1538:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1539:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1540:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1541:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Set Interrupt Priority
1542:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1543:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function sets the priority of an interrupt.
1544:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1545:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \note The priority cannot be set for every core interrupt.
1546:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1547:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  Interrupt number.
1548:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]  priority  Priority to set.
1549:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1550:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1551:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 102              		.loc 1 1551 0
 103              		.cfi_startproc
 104              		@ args = 0, pretend = 0, frame = 8
 105              		@ frame_needed = 1, uses_anonymous_args = 0
 106              		@ link register save eliminated.
 107 0000 80B4     		push	{r7}
 108              	.LCFI5:
 109              		.cfi_def_cfa_offset 4
 110              		.cfi_offset 7, -4
 111 0002 83B0     		sub	sp, sp, #12
 112              	.LCFI6:
 113              		.cfi_def_cfa_offset 16
 114 0004 00AF     		add	r7, sp, #0
 115              	.LCFI7:
 116              		.cfi_def_cfa_register 7
 117 0006 0346     		mov	r3, r0
 118 0008 3960     		str	r1, [r7, #0]
 119 000a FB71     		strb	r3, [r7, #7]
1552:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   if(IRQn < 0) {
 120              		.loc 1 1552 0
 121 000c 97F90730 		ldrsb	r3, [r7, #7]
 122 0010 002B     		cmp	r3, #0
 123 0012 10DA     		bge	.L5
1553:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set 
 124              		.loc 1 1553 0
 125 0014 4FF46D43 		mov	r3, #60672
 126 0018 CEF20003 		movt	r3, 57344
 127 001c FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 128 001e 02F00F02 		and	r2, r2, #15
 129 0022 A2F10401 		sub	r1, r2, #4
 130 0026 3A68     		ldr	r2, [r7, #0]
 131 0028 D2B2     		uxtb	r2, r2
 132 002a 4FEA8202 		lsl	r2, r2, #2
 133 002e D2B2     		uxtb	r2, r2
 134 0030 5B18     		adds	r3, r3, r1
 135 0032 1A76     		strb	r2, [r3, #24]
 136 0034 0DE0     		b	.L4
 137              	.L5:
1554:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   else {
1555:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set 
 138              		.loc 1 1555 0
 139 0036 4FF46143 		mov	r3, #57600
 140 003a CEF20003 		movt	r3, 57344
 141 003e 97F90710 		ldrsb	r1, [r7, #7]
 142 0042 3A68     		ldr	r2, [r7, #0]
 143 0044 D2B2     		uxtb	r2, r2
 144 0046 4FEA8202 		lsl	r2, r2, #2
 145 004a D2B2     		uxtb	r2, r2
 146 004c 5B18     		adds	r3, r3, r1
 147 004e 83F80023 		strb	r2, [r3, #768]
 148              	.L4:
1556:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
 149              		.loc 1 1556 0
 150 0052 07F10C07 		add	r7, r7, #12
 151 0056 BD46     		mov	sp, r7
 152 0058 80BC     		pop	{r7}
 153 005a 7047     		bx	lr
 154              		.cfi_endproc
 155              	.LFE103:
 157              		.section	.text.NVIC_EncodePriority,"ax",%progbits
 158              		.align	2
 159              		.thumb
 160              		.thumb_func
 162              	NVIC_EncodePriority:
 163              	.LFB105:
1557:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1558:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1559:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Get Interrupt Priority
1560:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1561:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function reads the priority of an interrupt. The interrupt
1562:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     number can be positive to specify an external (device specific)
1563:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     interrupt, or negative to specify an internal (core) interrupt.
1564:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1565:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1566:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]   IRQn  Interrupt number.
1567:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \return             Interrupt Priority. Value is aligned automatically to the implemented
1568:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****                         priority bits of the microcontroller.
1569:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1570:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
1571:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1572:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1573:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   if(IRQn < 0) {
1574:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     return((uint32_t)(SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] >> (8 - __NVIC_PRIO_BITS)));  } /* get p
1575:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   else {
1576:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     return((uint32_t)(NVIC->IP[(uint32_t)(IRQn)]           >> (8 - __NVIC_PRIO_BITS)));  } /* get p
1577:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1578:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1579:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1580:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Encode Priority
1581:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1582:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function encodes the priority for an interrupt with the given priority group,
1583:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     preemptive priority value, and subpriority value.
1584:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     In case of a conflict between priority grouping and available
1585:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     priority bits (__NVIC_PRIO_BITS), the samllest possible priority group is set.
1586:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1587:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]     PriorityGroup  Used priority group.
1588:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1589:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]       SubPriority  Subpriority value (starting from 0).
1590:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \return                        Encoded priority. Value can be used in the function \ref NVIC_Se
1591:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1592:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1593:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 164              		.loc 1 1593 0
 165              		.cfi_startproc
 166              		@ args = 0, pretend = 0, frame = 32
 167              		@ frame_needed = 1, uses_anonymous_args = 0
 168              		@ link register save eliminated.
 169 0000 80B4     		push	{r7}
 170              	.LCFI8:
 171              		.cfi_def_cfa_offset 4
 172              		.cfi_offset 7, -4
 173 0002 89B0     		sub	sp, sp, #36
 174              	.LCFI9:
 175              		.cfi_def_cfa_offset 40
 176 0004 00AF     		add	r7, sp, #0
 177              	.LCFI10:
 178              		.cfi_def_cfa_register 7
 179 0006 F860     		str	r0, [r7, #12]
 180 0008 B960     		str	r1, [r7, #8]
 181 000a 7A60     		str	r2, [r7, #4]
1594:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used        
 182              		.loc 1 1594 0
 183 000c FB68     		ldr	r3, [r7, #12]
 184 000e 03F00703 		and	r3, r3, #7
 185 0012 FB61     		str	r3, [r7, #28]
1595:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t PreemptPriorityBits;
1596:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t SubPriorityBits;
1597:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1598:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - Priori
 186              		.loc 1 1598 0
 187 0014 FB69     		ldr	r3, [r7, #28]
 188 0016 C3F10703 		rsb	r3, r3, #7
 189 001a 062B     		cmp	r3, #6
 190 001c 28BF     		it	cs
 191 001e 0623     		movcs	r3, #6
 192 0020 BB61     		str	r3, [r7, #24]
1599:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __
 193              		.loc 1 1599 0
 194 0022 FB69     		ldr	r3, [r7, #28]
 195 0024 03F10603 		add	r3, r3, #6
 196 0028 062B     		cmp	r3, #6
 197 002a 03D9     		bls	.L8
 198              		.loc 1 1599 0 is_stmt 0 discriminator 1
 199 002c FB69     		ldr	r3, [r7, #28]
 200 002e 03F1FF33 		add	r3, r3, #-1
 201 0032 01E0     		b	.L9
 202              	.L8:
 203              		.loc 1 1599 0 discriminator 2
 204 0034 4FF00003 		mov	r3, #0
 205              	.L9:
 206              		.loc 1 1599 0 discriminator 3
 207 0038 7B61     		str	r3, [r7, #20]
1600:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1601:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   return (
1602:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****            ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 208              		.loc 1 1602 0 is_stmt 1 discriminator 3
 209 003a BB69     		ldr	r3, [r7, #24]
 210 003c 4FF00102 		mov	r2, #1
 211 0040 02FA03F3 		lsl	r3, r2, r3
 212 0044 03F1FF33 		add	r3, r3, #-1
 213 0048 1A46     		mov	r2, r3
 214 004a BB68     		ldr	r3, [r7, #8]
 215 004c 1A40     		ands	r2, r2, r3
 216 004e 7B69     		ldr	r3, [r7, #20]
 217 0050 02FA03F2 		lsl	r2, r2, r3
1603:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****            ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 218              		.loc 1 1603 0 discriminator 3
 219 0054 7B69     		ldr	r3, [r7, #20]
 220 0056 4FF00101 		mov	r1, #1
 221 005a 01FA03F3 		lsl	r3, r1, r3
 222 005e 03F1FF33 		add	r3, r3, #-1
 223 0062 1946     		mov	r1, r3
 224 0064 7B68     		ldr	r3, [r7, #4]
 225 0066 0B40     		ands	r3, r3, r1
1601:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   return (
 226              		.loc 1 1601 0 discriminator 3
 227 0068 1343     		orrs	r3, r3, r2
1604:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****          );
1605:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
 228              		.loc 1 1605 0 discriminator 3
 229 006a 1846     		mov	r0, r3
 230 006c 07F12407 		add	r7, r7, #36
 231 0070 BD46     		mov	sp, r7
 232 0072 80BC     		pop	{r7}
 233 0074 7047     		bx	lr
 234              		.cfi_endproc
 235              	.LFE105:
 237              		.comm	NVIC_SCU001_Handle0,136,4
 238 0076 00BF     		.section	.text.NVIC_SCU001_Init,"ax",%progbits
 239              		.align	2
 240              		.global	NVIC_SCU001_Init
 241              		.thumb
 242              		.thumb_func
 244              	NVIC_SCU001_Init:
 245              	.LFB117:
 246              		.file 2 "../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c"
   1:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** /*******************************************************************************
   2:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** **  DAVE App Name : NVIC_SCU001       App Version: 1.0.10               
   3:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** **  This file is generated by DAVE, User modification to this file will be    **
   4:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** **  overwritten at the next code generation.                                  **
   5:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** *******************************************************************************/
   6:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 
   7:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 
   8:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** /*CODE_BLOCK_BEGIN[NVIC_SCU001.c]*/
   9:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 
  10:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** /*******************************************************************************
  11:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****  Copyright (c) 2011, Infineon Technologies AG                                 **
  12:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****  All rights reserved.                                                         **
  13:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****                                                                               **
  14:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****  Redistribution and use in source and binary forms, with or without           **
  15:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****  modification,are permitted provided that the following conditions are met:   **
  16:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****                                                                               **
  17:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****  *Redistributions of source code must retain the above copyright notice,      **
  18:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****  this list of conditions and the following disclaimer.                        **
  19:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****  *Redistributions in binary form must reproduce the above copyright notice,   **
  20:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****  this list of conditions and the following disclaimer in the documentation    **
  21:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****  and/or other materials provided with the distribution.                       **
  22:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****  *Neither the name of the copyright holders nor the names of its contributors **
  23:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****  may be used to endorse or promote products derived from this software without** 
  24:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****  specific prior written permission.                                           **
  25:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****                                                                               **
  26:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"  **
  27:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE    **
  28:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****  IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE   **
  29:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****  ARE  DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE   **
  30:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****  LIABLE  FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR         **
  31:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF         **
  32:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****  SUBSTITUTE GOODS OR  SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS    **
  33:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN      **
  34:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****  CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)       **
  35:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE   **
  36:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****  POSSIBILITY OF SUCH DAMAGE.                                                  **
  37:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****                                                                               **
  38:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****  To improve the quality of the software, users are encouraged to share        **
  39:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****  modifications, enhancements or bug fixes with Infineon Technologies AG       **
  40:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****  dave@infineon.com).                                                          **
  41:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****                                                                               **
  42:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** ********************************************************************************
  43:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** **                                                                            **
  44:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** **                                                                            **
  45:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** ** PLATFORM : Infineon XMC4XXX Series   			                          **
  46:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** **                                                                            **
  47:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** ** COMPILER : Compiler Independent                                            **
  48:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** **                                                                            **
  49:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** ** AUTHOR : App Developer                                                     **
  50:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** **                                                                            **
  51:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** ** MAY BE CHANGED BY USER [yes/no]: Yes                                       **
  52:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** **                                                                            **
  53:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** ** MODIFICATION DATE : Jan 21, 2013                                          **
  54:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** **                                                                            **
  55:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** *******************************************************************************/
  56:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** /**
  57:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****  * @file   NVIC_SCU001.c
  58:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****  * 
  59:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****  * @brief  NVIC_SCU001 App
  60:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****  *
  61:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****  * Revision History
  62:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****  * 
  63:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****  * 21 Jan 2013  v1.0.10    Removed DBG002_FUNCTION_ENTRY &  DBG002_FUNCTION_EXIT
  64:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****  *							invocation from IRQ handler.
  65:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****  * 
  66:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****  */
  67:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 
  68:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** /*******************************************************************************
  69:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** **                      Author(s) Identity                                    **
  70:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** ********************************************************************************
  71:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** **                                                                            **
  72:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** ** Initials     Name                                                          **
  73:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** ** ---------------------------------------------------------------------------**
  74:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** ** PAE        App Developer                                                   **
  75:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** *******************************************************************************/
  76:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 
  77:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** /*******************************************************************************
  78:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****  ** INCLUDE FILES                                                             **
  79:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****  ******************************************************************************/
  80:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** /** Inclusion of header file */
  81:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 
  82:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** #include <DAVE3.h>
  83:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 
  84:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   
  85:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** /*****************************************************************************
  86:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****               DUMMY DEFINTIONS OF DEBUG LOG MACROS
  87:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** *****************************************************************************/
  88:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** /*These definitions are included here to avoid compilation errors,
  89:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****  since the DBG002 app is not part of the project. All the macros are defined
  90:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****  as empty*/ 
  91:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** #ifndef _DBG002_H_
  92:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 
  93:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** #define DBG002_RegisterCallBack(A,B,C)
  94:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** #define DBG002_I(e) 
  95:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** #define DBG002_IG(e,g) 
  96:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** #define DBG002_IH(e,h) 
  97:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** #define DBG002_IP(e,p) 
  98:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** #define DBG002_IGH(e,g,h) 
  99:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** #define DBG002_IGP(e,g,p) 
 100:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** #define DBG002_IHP(e,h,p) 
 101:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** #define DBG002_IGHP(e,g,h,p) 
 102:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** #define DBG002_N(e) 
 103:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** #define DBG002_NG(e,g) 
 104:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** #define DBG002_NH(e,h) 
 105:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** #define DBG002_NP(e,p) 
 106:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** #define DBG002_NGH(e,g,h) 
 107:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** #define DBG002_NGP(e,g,p) 
 108:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** #define DBG002_NHP(e,h,p) 
 109:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** #define DBG002_NGHP(e,g,h,p) 
 110:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** #define DBG002_ID(e) 
 111:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** #define DBG002_IS(e) 
 112:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** #define DBG002_ISG(e,g) 
 113:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** #define DBG002_SAFETY_CRITICAL(groupid,messageid,length,value)
 114:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** #define DBG002_CRITICAL(groupid,messageid,length,value)
 115:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** #define DBG002_ERROR(groupid,messageid,length,value)
 116:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** #define DBG002_WARNING(groupid,messageid,length,value)
 117:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** #define DBG002_INFO(groupid,messageid,length,value)
 118:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** #define DBG002_TRACE(groupid,messageid,length,value)
 119:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** #define DBG002_FUNCTION_ENTRY(GID, Status) 
 120:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** #define DBG002_FUNCTION_EXIT(GID, Status) 
 121:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 
 122:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** #endif/* End of defintions of dummy Debug Log macros*/                  
 123:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 
 124:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** /*******************************************************************************
 125:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** **                      Private Macro Definitions                             **
 126:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** *******************************************************************************/
 127:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 
 128:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** /*******************************************************************************
 129:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** **                      Private Type Definitions                              **
 130:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** *******************************************************************************/
 131:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** #define APP_GID DBG002_GID_NVIC_SCU001
 132:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** /*******************************************************************************
 133:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** **                 Private Function Declarations:
 134:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** *******************************************************************************/
 135:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** void SCU_0_IRQHandler(void);
 136:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** /*******************************************************************************
 137:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** **                      Global Constant Definitions                           **
 138:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** *******************************************************************************/
 139:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 
 140:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** /*******************************************************************************
 141:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** **                      Global Variable Definitions                           **
 142:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** *******************************************************************************/
 143:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** NVIC_SCU001_HandleType NVIC_SCU001_Handle0;
 144:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** /*******************************************************************************
 145:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** **                      Private Constant Definitions                          **
 146:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** *******************************************************************************/
 147:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 
 148:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** /*******************************************************************************
 149:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** **                 Function like macro definitions                            **
 150:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** *******************************************************************************/
 151:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** /*******************************************************************************
 152:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** **                      Private Function Definitions                          **
 153:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** *******************************************************************************/
 154:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 
 155:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** /*******************************************************************************
 156:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** **                      Public Function Definitions                           **
 157:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** *******************************************************************************/
 158:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 
 159:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** /*  Function to configure SCU Interrupts based on  user configuration.
 160:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****  * 
 161:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****  */
 162:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** void NVIC_SCU001_Init()
 163:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** {
 247              		.loc 2 163 0
 248              		.cfi_startproc
 249              		@ args = 0, pretend = 0, frame = 0
 250              		@ frame_needed = 1, uses_anonymous_args = 0
 251 0000 80B5     		push	{r7, lr}
 252              	.LCFI11:
 253              		.cfi_def_cfa_offset 8
 254              		.cfi_offset 7, -8
 255              		.cfi_offset 14, -4
 256 0002 00AF     		add	r7, sp, #0
 257              	.LCFI12:
 258              		.cfi_def_cfa_register 7
 164:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****  DBG002_FUNCTION_ENTRY(APP_GID,NVIC_SCU001_FUNC_ENTRY);
 165:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   NVIC_SetPriority((IRQn_Type)64, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),63,0));
 259              		.loc 2 165 0
 260 0004 FFF7FEFF 		bl	NVIC_GetPriorityGrouping
 261 0008 0346     		mov	r3, r0
 262 000a 1846     		mov	r0, r3
 263 000c 4FF03F01 		mov	r1, #63
 264 0010 4FF00002 		mov	r2, #0
 265 0014 FFF7FEFF 		bl	NVIC_EncodePriority
 266 0018 0346     		mov	r3, r0
 267 001a 4FF04000 		mov	r0, #64
 268 001e 1946     		mov	r1, r3
 269 0020 FFF7FEFF 		bl	NVIC_SetPriority
 166:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   /* Enable Interrupt */
 167:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   NVIC_EnableIRQ((IRQn_Type)64); 
 270              		.loc 2 167 0
 271 0024 4FF04000 		mov	r0, #64
 272 0028 FFF7FEFF 		bl	NVIC_EnableIRQ
 168:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****  
 169:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   DBG002_FUNCTION_EXIT(APP_GID,NVIC_SCU001_FUNC_EXIT);
 170:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** }
 273              		.loc 2 170 0
 274 002c 80BD     		pop	{r7, pc}
 275              		.cfi_endproc
 276              	.LFE117:
 278 002e 00BF     		.section	.text.NVIC_SCU001_RegisterCallback,"ax",%progbits
 279              		.align	2
 280              		.global	NVIC_SCU001_RegisterCallback
 281              		.thumb
 282              		.thumb_func
 284              	NVIC_SCU001_RegisterCallback:
 285              	.LFB118:
 171:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 
 172:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** /*  Utility function to register Event Handler for a given event.
 173:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****  * 
 174:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****  */
 175:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** void NVIC_SCU001_RegisterCallback
 176:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** (
 177:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   NVIC_SCU001_InterruptType IntID,
 178:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   NVIC_SCU001_CallbackType userFunction,
 179:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   uint32_t CbArgs
 180:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****  )
 181:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** {
 286              		.loc 2 181 0
 287              		.cfi_startproc
 288              		@ args = 0, pretend = 0, frame = 24
 289              		@ frame_needed = 1, uses_anonymous_args = 0
 290              		@ link register save eliminated.
 291 0000 80B4     		push	{r7}
 292              	.LCFI13:
 293              		.cfi_def_cfa_offset 4
 294              		.cfi_offset 7, -4
 295 0002 87B0     		sub	sp, sp, #28
 296              	.LCFI14:
 297              		.cfi_def_cfa_offset 32
 298 0004 00AF     		add	r7, sp, #0
 299              	.LCFI15:
 300              		.cfi_def_cfa_register 7
 301 0006 0346     		mov	r3, r0
 302 0008 B960     		str	r1, [r7, #8]
 303 000a 7A60     		str	r2, [r7, #4]
 304 000c FB73     		strb	r3, [r7, #15]
 182:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   /*<<<DD_NVIC_SCU001_API_2>>>*/
 183:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   NVIC_SCU001_HandleType* Handle = &NVIC_SCU001_Handle0;
 305              		.loc 2 183 0
 306 000e 40F20003 		movw	r3, #:lower16:NVIC_SCU001_Handle0
 307 0012 C0F20003 		movt	r3, #:upper16:NVIC_SCU001_Handle0
 308 0016 7B61     		str	r3, [r7, #20]
 184:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   DBG002_FUNCTION_ENTRY(APP_GID,NVIC_SCU001_FUNC_ENTRY);
 185:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   Handle->SCU[IntID].CbListener = userFunction;
 309              		.loc 2 185 0
 310 0018 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 311 001a 7B69     		ldr	r3, [r7, #20]
 312 001c B968     		ldr	r1, [r7, #8]
 313 001e 43F83210 		str	r1, [r3, r2, lsl #3]
 186:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   Handle->SCU[IntID].CbArg = CbArgs;
 314              		.loc 2 186 0
 315 0022 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 316 0024 7A69     		ldr	r2, [r7, #20]
 317 0026 4FEAC303 		lsl	r3, r3, #3
 318 002a D318     		adds	r3, r2, r3
 319 002c 7A68     		ldr	r2, [r7, #4]
 320 002e 5A60     		str	r2, [r3, #4]
 187:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****    DBG002_FUNCTION_EXIT(APP_GID,NVIC_SCU001_FUNC_EXIT);
 188:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** }
 321              		.loc 2 188 0
 322 0030 07F11C07 		add	r7, r7, #28
 323 0034 BD46     		mov	sp, r7
 324 0036 80BC     		pop	{r7}
 325 0038 7047     		bx	lr
 326              		.cfi_endproc
 327              	.LFE118:
 329 003a 00BF     		.section	.text.SCU_0_IRQHandler,"ax",%progbits
 330              		.align	2
 331              		.global	SCU_0_IRQHandler
 332              		.thumb
 333              		.thumb_func
 335              	SCU_0_IRQHandler:
 336              	.LFB119:
 189:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 
 190:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 
 191:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** /*  SCU Interrupt Handler.
 192:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****  * 
 193:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****  */
 194:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** void SCU_0_IRQHandler(void)
 195:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** {
 337              		.loc 2 195 0
 338              		.cfi_startproc
 339              		@ args = 0, pretend = 0, frame = 16
 340              		@ frame_needed = 1, uses_anonymous_args = 0
 341 0000 80B5     		push	{r7, lr}
 342              	.LCFI16:
 343              		.cfi_def_cfa_offset 8
 344              		.cfi_offset 7, -8
 345              		.cfi_offset 14, -4
 346 0002 84B0     		sub	sp, sp, #16
 347              	.LCFI17:
 348              		.cfi_def_cfa_offset 24
 349 0004 00AF     		add	r7, sp, #0
 350              	.LCFI18:
 351              		.cfi_def_cfa_register 7
 196:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   NVIC_SCU001_CallbackType UserCallback;
 197:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   NVIC_SCU001_HandleType* Handle = &NVIC_SCU001_Handle0;
 352              		.loc 2 197 0
 353 0006 40F20003 		movw	r3, #:lower16:NVIC_SCU001_Handle0
 354 000a C0F20003 		movt	r3, #:upper16:NVIC_SCU001_Handle0
 355 000e FB60     		str	r3, [r7, #12]
 198:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   uint32_t callbackArg = 0;
 356              		.loc 2 198 0
 357 0010 4FF00003 		mov	r3, #0
 358 0014 BB60     		str	r3, [r7, #8]
 199:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   uint32_t IrqActive= 0;
 359              		.loc 2 199 0
 360 0016 4FF00003 		mov	r3, #0
 361 001a 7B60     		str	r3, [r7, #4]
 200:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   /* read the interrupt status Register */
 201:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   IrqActive = SCU_INTERRUPT->SRSTAT;
 362              		.loc 2 201 0
 363 001c 44F27403 		movw	r3, #16500
 364 0020 C5F20003 		movt	r3, 20480
 365 0024 1B68     		ldr	r3, [r3, #0]
 366 0026 7B60     		str	r3, [r7, #4]
 202:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   
 203:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   
 204:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   /* WDT pre-warning Interrupt */
 205:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_PRWARN_Msk, SCU_INTERRUPT_SRSTAT_PRWARN_Pos))
 367              		.loc 2 205 0
 368 0028 7B68     		ldr	r3, [r7, #4]
 369 002a 03F00103 		and	r3, r3, #1
 370 002e 002B     		cmp	r3, #0
 371 0030 19D0     		beq	.L14
 206:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   {
 207:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****     /* run the listener function */
 208:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****     if(Handle->SCU[NVIC_SCU001_PRWARN].CbListener != NULL)
 372              		.loc 2 208 0
 373 0032 FB68     		ldr	r3, [r7, #12]
 374 0034 1B68     		ldr	r3, [r3, #0]
 375 0036 002B     		cmp	r3, #0
 376 0038 08D0     		beq	.L15
 209:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****     {
 210:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****       UserCallback = Handle->SCU[NVIC_SCU001_PRWARN].CbListener;
 377              		.loc 2 210 0
 378 003a FB68     		ldr	r3, [r7, #12]
 379 003c 1B68     		ldr	r3, [r3, #0]
 380 003e 3B60     		str	r3, [r7, #0]
 211:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****       callbackArg = Handle->SCU[NVIC_SCU001_PRWARN].CbArg;
 381              		.loc 2 211 0
 382 0040 FB68     		ldr	r3, [r7, #12]
 383 0042 5B68     		ldr	r3, [r3, #4]
 384 0044 BB60     		str	r3, [r7, #8]
 212:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****       UserCallback(callbackArg);
 385              		.loc 2 212 0
 386 0046 3B68     		ldr	r3, [r7, #0]
 387 0048 B868     		ldr	r0, [r7, #8]
 388 004a 9847     		blx	r3
 389              	.L15:
 213:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****     }
 214:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****     /* clear the interrupt */
 215:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****     SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_PRWARN_Msk;
 390              		.loc 2 215 0
 391 004c 44F27403 		movw	r3, #16500
 392 0050 C5F20003 		movt	r3, 20480
 393 0054 44F27402 		movw	r2, #16500
 394 0058 C5F20002 		movt	r2, 20480
 395 005c D268     		ldr	r2, [r2, #12]
 396 005e 42F00102 		orr	r2, r2, #1
 397 0062 DA60     		str	r2, [r3, #12]
 398 0064 11E2     		b	.L13
 399              	.L14:
 216:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   }
 217:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   /* RTC Periodic Interrupt */
 218:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   else if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_PI_Msk, SCU_INTERRUPT_SRSTAT_PI_Pos))
 400              		.loc 2 218 0
 401 0066 7B68     		ldr	r3, [r7, #4]
 402 0068 03F00203 		and	r3, r3, #2
 403 006c 4FEA5303 		lsr	r3, r3, #1
 404 0070 002B     		cmp	r3, #0
 405 0072 19D0     		beq	.L17
 219:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   {
 220:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	/* run the listener function */
 221:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	if(Handle->SCU[NVIC_SCU001_PI].CbListener != NULL)
 406              		.loc 2 221 0
 407 0074 FB68     		ldr	r3, [r7, #12]
 408 0076 9B68     		ldr	r3, [r3, #8]
 409 0078 002B     		cmp	r3, #0
 410 007a 08D0     		beq	.L18
 222:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	{
 223:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	  UserCallback = Handle->SCU[NVIC_SCU001_PI].CbListener;
 411              		.loc 2 223 0
 412 007c FB68     		ldr	r3, [r7, #12]
 413 007e 9B68     		ldr	r3, [r3, #8]
 414 0080 3B60     		str	r3, [r7, #0]
 224:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	  callbackArg = Handle->SCU[NVIC_SCU001_PI].CbArg;
 415              		.loc 2 224 0
 416 0082 FB68     		ldr	r3, [r7, #12]
 417 0084 DB68     		ldr	r3, [r3, #12]
 418 0086 BB60     		str	r3, [r7, #8]
 225:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	  UserCallback(callbackArg);
 419              		.loc 2 225 0
 420 0088 3B68     		ldr	r3, [r7, #0]
 421 008a B868     		ldr	r0, [r7, #8]
 422 008c 9847     		blx	r3
 423              	.L18:
 226:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	}
 227:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	/* clear the interrupt */
 228:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_PI_Msk;
 424              		.loc 2 228 0
 425 008e 44F27403 		movw	r3, #16500
 426 0092 C5F20003 		movt	r3, 20480
 427 0096 44F27402 		movw	r2, #16500
 428 009a C5F20002 		movt	r2, 20480
 429 009e D268     		ldr	r2, [r2, #12]
 430 00a0 42F00202 		orr	r2, r2, #2
 431 00a4 DA60     		str	r2, [r3, #12]
 432 00a6 F0E1     		b	.L13
 433              	.L17:
 229:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   }
 230:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   /* RTC Alarm Interrupt  */
 231:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   else if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_AI_Msk, SCU_INTERRUPT_SRSTAT_AI_Pos))
 434              		.loc 2 231 0
 435 00a8 7B68     		ldr	r3, [r7, #4]
 436 00aa 03F00403 		and	r3, r3, #4
 437 00ae 4FEA9303 		lsr	r3, r3, #2
 438 00b2 002B     		cmp	r3, #0
 439 00b4 19D0     		beq	.L19
 232:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   {
 233:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	/* run the listener function */
 234:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	if(Handle->SCU[NVIC_SCU001_AI].CbListener != NULL)
 440              		.loc 2 234 0
 441 00b6 FB68     		ldr	r3, [r7, #12]
 442 00b8 1B69     		ldr	r3, [r3, #16]
 443 00ba 002B     		cmp	r3, #0
 444 00bc 08D0     		beq	.L20
 235:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	{
 236:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	  UserCallback = Handle->SCU[NVIC_SCU001_AI].CbListener;
 445              		.loc 2 236 0
 446 00be FB68     		ldr	r3, [r7, #12]
 447 00c0 1B69     		ldr	r3, [r3, #16]
 448 00c2 3B60     		str	r3, [r7, #0]
 237:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	  callbackArg = Handle->SCU[NVIC_SCU001_AI].CbArg;
 449              		.loc 2 237 0
 450 00c4 FB68     		ldr	r3, [r7, #12]
 451 00c6 5B69     		ldr	r3, [r3, #20]
 452 00c8 BB60     		str	r3, [r7, #8]
 238:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	  UserCallback(callbackArg);
 453              		.loc 2 238 0
 454 00ca 3B68     		ldr	r3, [r7, #0]
 455 00cc B868     		ldr	r0, [r7, #8]
 456 00ce 9847     		blx	r3
 457              	.L20:
 239:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	}
 240:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	/* clear the interrupt */
 241:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_AI_Msk;
 458              		.loc 2 241 0
 459 00d0 44F27403 		movw	r3, #16500
 460 00d4 C5F20003 		movt	r3, 20480
 461 00d8 44F27402 		movw	r2, #16500
 462 00dc C5F20002 		movt	r2, 20480
 463 00e0 D268     		ldr	r2, [r2, #12]
 464 00e2 42F00402 		orr	r2, r2, #4
 465 00e6 DA60     		str	r2, [r3, #12]
 466 00e8 CFE1     		b	.L13
 467              	.L19:
 242:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   }
 243:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   /* DLR Request Overrun Interrupt  */
 244:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   else if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_DLROVR_Msk, SCU_INTERRUPT_SRSTAT_DLROVR_Pos))
 468              		.loc 2 244 0
 469 00ea 7B68     		ldr	r3, [r7, #4]
 470 00ec 03F00803 		and	r3, r3, #8
 471 00f0 4FEAD303 		lsr	r3, r3, #3
 472 00f4 002B     		cmp	r3, #0
 473 00f6 19D0     		beq	.L21
 245:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   {
 246:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	/* run the listener function */
 247:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	if(Handle->SCU[NVIC_SCU001_DLROVR].CbListener != NULL)
 474              		.loc 2 247 0
 475 00f8 FB68     		ldr	r3, [r7, #12]
 476 00fa 9B69     		ldr	r3, [r3, #24]
 477 00fc 002B     		cmp	r3, #0
 478 00fe 08D0     		beq	.L22
 248:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	{
 249:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	  UserCallback = Handle->SCU[NVIC_SCU001_DLROVR].CbListener;
 479              		.loc 2 249 0
 480 0100 FB68     		ldr	r3, [r7, #12]
 481 0102 9B69     		ldr	r3, [r3, #24]
 482 0104 3B60     		str	r3, [r7, #0]
 250:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	  callbackArg = Handle->SCU[NVIC_SCU001_DLROVR].CbArg;
 483              		.loc 2 250 0
 484 0106 FB68     		ldr	r3, [r7, #12]
 485 0108 DB69     		ldr	r3, [r3, #28]
 486 010a BB60     		str	r3, [r7, #8]
 251:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	  UserCallback(callbackArg);
 487              		.loc 2 251 0
 488 010c 3B68     		ldr	r3, [r7, #0]
 489 010e B868     		ldr	r0, [r7, #8]
 490 0110 9847     		blx	r3
 491              	.L22:
 252:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	}
 253:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	/* clear the interrupt */
 254:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_DLROVR_Msk;
 492              		.loc 2 254 0
 493 0112 44F27403 		movw	r3, #16500
 494 0116 C5F20003 		movt	r3, 20480
 495 011a 44F27402 		movw	r2, #16500
 496 011e C5F20002 		movt	r2, 20480
 497 0122 D268     		ldr	r2, [r2, #12]
 498 0124 42F00802 		orr	r2, r2, #8
 499 0128 DA60     		str	r2, [r3, #12]
 500 012a AEE1     		b	.L13
 501              	.L21:
 255:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   }
 256:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   /* HDSTAT Mirror Register Update Status  */
 257:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   else if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_HDSTAT_Msk, SCU_INTERRUPT_SRSTAT_HDSTAT_Pos))
 502              		.loc 2 257 0
 503 012c 7B68     		ldr	r3, [r7, #4]
 504 012e 03F48033 		and	r3, r3, #65536
 505 0132 4FEA1343 		lsr	r3, r3, #16
 506 0136 002B     		cmp	r3, #0
 507 0138 19D0     		beq	.L23
 258:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   {
 259:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	/* run the listener function */
 260:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	if(Handle->SCU[NVIC_SCU001_HDSTAT].CbListener != NULL)
 508              		.loc 2 260 0
 509 013a FB68     		ldr	r3, [r7, #12]
 510 013c 1B6A     		ldr	r3, [r3, #32]
 511 013e 002B     		cmp	r3, #0
 512 0140 08D0     		beq	.L24
 261:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	{
 262:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	  UserCallback = Handle->SCU[NVIC_SCU001_HDSTAT].CbListener;
 513              		.loc 2 262 0
 514 0142 FB68     		ldr	r3, [r7, #12]
 515 0144 1B6A     		ldr	r3, [r3, #32]
 516 0146 3B60     		str	r3, [r7, #0]
 263:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	  callbackArg = Handle->SCU[NVIC_SCU001_HDSTAT].CbArg;
 517              		.loc 2 263 0
 518 0148 FB68     		ldr	r3, [r7, #12]
 519 014a 5B6A     		ldr	r3, [r3, #36]
 520 014c BB60     		str	r3, [r7, #8]
 264:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	  UserCallback(callbackArg);
 521              		.loc 2 264 0
 522 014e 3B68     		ldr	r3, [r7, #0]
 523 0150 B868     		ldr	r0, [r7, #8]
 524 0152 9847     		blx	r3
 525              	.L24:
 265:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	}
 266:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	/* clear the interrupt */
 267:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_HDSTAT_Msk;
 526              		.loc 2 267 0
 527 0154 44F27403 		movw	r3, #16500
 528 0158 C5F20003 		movt	r3, 20480
 529 015c 44F27402 		movw	r2, #16500
 530 0160 C5F20002 		movt	r2, 20480
 531 0164 D268     		ldr	r2, [r2, #12]
 532 0166 42F48032 		orr	r2, r2, #65536
 533 016a DA60     		str	r2, [r3, #12]
 534 016c 8DE1     		b	.L13
 535              	.L23:
 268:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   }
 269:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   /* HDCLR Mirror Register Update  */
 270:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   else if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_HDCLR_Msk, SCU_INTERRUPT_SRSTAT_HDCLR_Pos))
 536              		.loc 2 270 0
 537 016e 7B68     		ldr	r3, [r7, #4]
 538 0170 03F40033 		and	r3, r3, #131072
 539 0174 4FEA5343 		lsr	r3, r3, #17
 540 0178 002B     		cmp	r3, #0
 541 017a 19D0     		beq	.L25
 271:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   {
 272:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	/* run the listener function */
 273:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	if(Handle->SCU[NVIC_SCU001_HDCLR].CbListener != NULL)
 542              		.loc 2 273 0
 543 017c FB68     		ldr	r3, [r7, #12]
 544 017e 9B6A     		ldr	r3, [r3, #40]
 545 0180 002B     		cmp	r3, #0
 546 0182 08D0     		beq	.L26
 274:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	{
 275:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	  UserCallback = Handle->SCU[NVIC_SCU001_HDCLR].CbListener;
 547              		.loc 2 275 0
 548 0184 FB68     		ldr	r3, [r7, #12]
 549 0186 9B6A     		ldr	r3, [r3, #40]
 550 0188 3B60     		str	r3, [r7, #0]
 276:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	  callbackArg = Handle->SCU[NVIC_SCU001_HDCLR].CbArg;
 551              		.loc 2 276 0
 552 018a FB68     		ldr	r3, [r7, #12]
 553 018c DB6A     		ldr	r3, [r3, #44]
 554 018e BB60     		str	r3, [r7, #8]
 277:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	  UserCallback(callbackArg);
 555              		.loc 2 277 0
 556 0190 3B68     		ldr	r3, [r7, #0]
 557 0192 B868     		ldr	r0, [r7, #8]
 558 0194 9847     		blx	r3
 559              	.L26:
 278:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	}
 279:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	/* clear the interrupt */
 280:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_HDCLR_Msk;
 560              		.loc 2 280 0
 561 0196 44F27403 		movw	r3, #16500
 562 019a C5F20003 		movt	r3, 20480
 563 019e 44F27402 		movw	r2, #16500
 564 01a2 C5F20002 		movt	r2, 20480
 565 01a6 D268     		ldr	r2, [r2, #12]
 566 01a8 42F40032 		orr	r2, r2, #131072
 567 01ac DA60     		str	r2, [r3, #12]
 568 01ae 6CE1     		b	.L13
 569              	.L25:
 281:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	
 282:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   }
 283:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   /* HDSET Mirror Register Update Status */
 284:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   else if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_HDSET_Msk, SCU_INTERRUPT_SRSTAT_HDSET_Pos))
 570              		.loc 2 284 0
 571 01b0 7B68     		ldr	r3, [r7, #4]
 572 01b2 03F48023 		and	r3, r3, #262144
 573 01b6 4FEA9343 		lsr	r3, r3, #18
 574 01ba 002B     		cmp	r3, #0
 575 01bc 19D0     		beq	.L27
 285:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   {
 286:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	/* run the listener function */
 287:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	if(Handle->SCU[NVIC_SCU001_HDSET].CbListener != NULL)
 576              		.loc 2 287 0
 577 01be FB68     		ldr	r3, [r7, #12]
 578 01c0 1B6B     		ldr	r3, [r3, #48]
 579 01c2 002B     		cmp	r3, #0
 580 01c4 08D0     		beq	.L28
 288:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	{
 289:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	  UserCallback = Handle->SCU[NVIC_SCU001_HDSET].CbListener;
 581              		.loc 2 289 0
 582 01c6 FB68     		ldr	r3, [r7, #12]
 583 01c8 1B6B     		ldr	r3, [r3, #48]
 584 01ca 3B60     		str	r3, [r7, #0]
 290:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	  callbackArg = Handle->SCU[NVIC_SCU001_HDSET].CbArg;
 585              		.loc 2 290 0
 586 01cc FB68     		ldr	r3, [r7, #12]
 587 01ce 5B6B     		ldr	r3, [r3, #52]
 588 01d0 BB60     		str	r3, [r7, #8]
 291:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	  UserCallback(callbackArg);
 589              		.loc 2 291 0
 590 01d2 3B68     		ldr	r3, [r7, #0]
 591 01d4 B868     		ldr	r0, [r7, #8]
 592 01d6 9847     		blx	r3
 593              	.L28:
 292:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	}
 293:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	/* clear the interrupt */
 294:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_HDSET_Msk;
 594              		.loc 2 294 0
 595 01d8 44F27403 		movw	r3, #16500
 596 01dc C5F20003 		movt	r3, 20480
 597 01e0 44F27402 		movw	r2, #16500
 598 01e4 C5F20002 		movt	r2, 20480
 599 01e8 D268     		ldr	r2, [r2, #12]
 600 01ea 42F48022 		orr	r2, r2, #262144
 601 01ee DA60     		str	r2, [r3, #12]
 602 01f0 4BE1     		b	.L13
 603              	.L27:
 295:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	
 296:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   } 
 297:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   /* HDCR Mirror Register Update Status */
 298:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   else if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_HDCR_Msk, SCU_INTERRUPT_SRSTAT_HDCR_Pos))
 604              		.loc 2 298 0
 605 01f2 7B68     		ldr	r3, [r7, #4]
 606 01f4 03F40023 		and	r3, r3, #524288
 607 01f8 4FEAD343 		lsr	r3, r3, #19
 608 01fc 002B     		cmp	r3, #0
 609 01fe 19D0     		beq	.L29
 299:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   {
 300:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	/* run the listener function */
 301:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	if(Handle->SCU[NVIC_SCU001_HDCR].CbListener != NULL)
 610              		.loc 2 301 0
 611 0200 FB68     		ldr	r3, [r7, #12]
 612 0202 9B6B     		ldr	r3, [r3, #56]
 613 0204 002B     		cmp	r3, #0
 614 0206 08D0     		beq	.L30
 302:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	{
 303:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	  UserCallback = Handle->SCU[NVIC_SCU001_HDCR].CbListener;
 615              		.loc 2 303 0
 616 0208 FB68     		ldr	r3, [r7, #12]
 617 020a 9B6B     		ldr	r3, [r3, #56]
 618 020c 3B60     		str	r3, [r7, #0]
 304:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	  callbackArg = Handle->SCU[NVIC_SCU001_HDCR].CbArg;
 619              		.loc 2 304 0
 620 020e FB68     		ldr	r3, [r7, #12]
 621 0210 DB6B     		ldr	r3, [r3, #60]
 622 0212 BB60     		str	r3, [r7, #8]
 305:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	  UserCallback(callbackArg);
 623              		.loc 2 305 0
 624 0214 3B68     		ldr	r3, [r7, #0]
 625 0216 B868     		ldr	r0, [r7, #8]
 626 0218 9847     		blx	r3
 627              	.L30:
 306:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	}
 307:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	/* clear the interrupt */
 308:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_HDCR_Msk;
 628              		.loc 2 308 0
 629 021a 44F27403 		movw	r3, #16500
 630 021e C5F20003 		movt	r3, 20480
 631 0222 44F27402 		movw	r2, #16500
 632 0226 C5F20002 		movt	r2, 20480
 633 022a D268     		ldr	r2, [r2, #12]
 634 022c 42F40022 		orr	r2, r2, #524288
 635 0230 DA60     		str	r2, [r3, #12]
 636 0232 2AE1     		b	.L13
 637              	.L29:
 309:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	
 310:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   }
 311:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   /* OSCSICTRL Mirror Register Update Status */
 312:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   else if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_OSCSICTRL_Msk, SCU_INTERRUPT_SRSTAT_OSCSICTRL_Pos))
 638              		.loc 2 312 0
 639 0234 7B68     		ldr	r3, [r7, #4]
 640 0236 03F40013 		and	r3, r3, #2097152
 641 023a 4FEA5353 		lsr	r3, r3, #21
 642 023e 002B     		cmp	r3, #0
 643 0240 19D0     		beq	.L31
 313:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   {
 314:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	/* run the listener function */
 315:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	if(Handle->SCU[NVIC_SCU001_OSCSICTRL].CbListener != NULL)
 644              		.loc 2 315 0
 645 0242 FB68     		ldr	r3, [r7, #12]
 646 0244 1B6C     		ldr	r3, [r3, #64]
 647 0246 002B     		cmp	r3, #0
 648 0248 08D0     		beq	.L32
 316:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	{
 317:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	  UserCallback = Handle->SCU[NVIC_SCU001_OSCSICTRL].CbListener;
 649              		.loc 2 317 0
 650 024a FB68     		ldr	r3, [r7, #12]
 651 024c 1B6C     		ldr	r3, [r3, #64]
 652 024e 3B60     		str	r3, [r7, #0]
 318:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	  callbackArg = Handle->SCU[NVIC_SCU001_OSCSICTRL].CbArg;
 653              		.loc 2 318 0
 654 0250 FB68     		ldr	r3, [r7, #12]
 655 0252 5B6C     		ldr	r3, [r3, #68]
 656 0254 BB60     		str	r3, [r7, #8]
 319:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	  UserCallback(callbackArg);
 657              		.loc 2 319 0
 658 0256 3B68     		ldr	r3, [r7, #0]
 659 0258 B868     		ldr	r0, [r7, #8]
 660 025a 9847     		blx	r3
 661              	.L32:
 320:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	}
 321:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	/* clear the interrupt */
 322:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_OSCSICTRL_Msk;
 662              		.loc 2 322 0
 663 025c 44F27403 		movw	r3, #16500
 664 0260 C5F20003 		movt	r3, 20480
 665 0264 44F27402 		movw	r2, #16500
 666 0268 C5F20002 		movt	r2, 20480
 667 026c D268     		ldr	r2, [r2, #12]
 668 026e 42F40012 		orr	r2, r2, #2097152
 669 0272 DA60     		str	r2, [r3, #12]
 670 0274 09E1     		b	.L13
 671              	.L31:
 323:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	
 324:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   } 
 325:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   /* OSCULSTAT Mirror Register Update Status */
 326:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   else if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_OSCULSTAT_Msk, SCU_INTERRUPT_SRSTAT_OSCULSTAT_Pos))
 672              		.loc 2 326 0
 673 0276 7B68     		ldr	r3, [r7, #4]
 674 0278 03F48003 		and	r3, r3, #4194304
 675 027c 4FEA9353 		lsr	r3, r3, #22
 676 0280 002B     		cmp	r3, #0
 677 0282 19D0     		beq	.L33
 327:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   {
 328:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	/* run the listener function */
 329:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	if(Handle->SCU[NVIC_SCU001_OSCULSTAT].CbListener != NULL)
 678              		.loc 2 329 0
 679 0284 FB68     		ldr	r3, [r7, #12]
 680 0286 9B6C     		ldr	r3, [r3, #72]
 681 0288 002B     		cmp	r3, #0
 682 028a 08D0     		beq	.L34
 330:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	{
 331:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	  UserCallback = Handle->SCU[NVIC_SCU001_OSCULSTAT].CbListener;
 683              		.loc 2 331 0
 684 028c FB68     		ldr	r3, [r7, #12]
 685 028e 9B6C     		ldr	r3, [r3, #72]
 686 0290 3B60     		str	r3, [r7, #0]
 332:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	  callbackArg = Handle->SCU[NVIC_SCU001_OSCULSTAT].CbArg;
 687              		.loc 2 332 0
 688 0292 FB68     		ldr	r3, [r7, #12]
 689 0294 DB6C     		ldr	r3, [r3, #76]
 690 0296 BB60     		str	r3, [r7, #8]
 333:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	  UserCallback(callbackArg);
 691              		.loc 2 333 0
 692 0298 3B68     		ldr	r3, [r7, #0]
 693 029a B868     		ldr	r0, [r7, #8]
 694 029c 9847     		blx	r3
 695              	.L34:
 334:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	}
 335:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	/* clear the interrupt */
 336:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_OSCULSTAT_Msk;
 696              		.loc 2 336 0
 697 029e 44F27403 		movw	r3, #16500
 698 02a2 C5F20003 		movt	r3, 20480
 699 02a6 44F27402 		movw	r2, #16500
 700 02aa C5F20002 		movt	r2, 20480
 701 02ae D268     		ldr	r2, [r2, #12]
 702 02b0 42F48002 		orr	r2, r2, #4194304
 703 02b4 DA60     		str	r2, [r3, #12]
 704 02b6 E8E0     		b	.L13
 705              	.L33:
 337:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	
 338:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   }
 339:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   /* OSCULCTRL Mirror Register Update Status */
 340:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   else if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_OSCULCTRL_Msk, SCU_INTERRUPT_SRSTAT_OSCULCTRL_Pos))
 706              		.loc 2 340 0
 707 02b8 7B68     		ldr	r3, [r7, #4]
 708 02ba 03F40003 		and	r3, r3, #8388608
 709 02be 4FEAD353 		lsr	r3, r3, #23
 710 02c2 002B     		cmp	r3, #0
 711 02c4 19D0     		beq	.L35
 341:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   {
 342:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	/* run the listener function */
 343:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	if(Handle->SCU[NVIC_SCU001_OSCULCTRL].CbListener != NULL)
 712              		.loc 2 343 0
 713 02c6 FB68     		ldr	r3, [r7, #12]
 714 02c8 1B6D     		ldr	r3, [r3, #80]
 715 02ca 002B     		cmp	r3, #0
 716 02cc 08D0     		beq	.L36
 344:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	{
 345:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	  UserCallback = Handle->SCU[NVIC_SCU001_OSCULCTRL].CbListener;
 717              		.loc 2 345 0
 718 02ce FB68     		ldr	r3, [r7, #12]
 719 02d0 1B6D     		ldr	r3, [r3, #80]
 720 02d2 3B60     		str	r3, [r7, #0]
 346:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	  callbackArg = Handle->SCU[NVIC_SCU001_OSCULCTRL].CbArg;
 721              		.loc 2 346 0
 722 02d4 FB68     		ldr	r3, [r7, #12]
 723 02d6 5B6D     		ldr	r3, [r3, #84]
 724 02d8 BB60     		str	r3, [r7, #8]
 347:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	  UserCallback(callbackArg);
 725              		.loc 2 347 0
 726 02da 3B68     		ldr	r3, [r7, #0]
 727 02dc B868     		ldr	r0, [r7, #8]
 728 02de 9847     		blx	r3
 729              	.L36:
 348:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	}
 349:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	/* clear the interrupt */
 350:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_OSCULCTRL_Msk;
 730              		.loc 2 350 0
 731 02e0 44F27403 		movw	r3, #16500
 732 02e4 C5F20003 		movt	r3, 20480
 733 02e8 44F27402 		movw	r2, #16500
 734 02ec C5F20002 		movt	r2, 20480
 735 02f0 D268     		ldr	r2, [r2, #12]
 736 02f2 42F40002 		orr	r2, r2, #8388608
 737 02f6 DA60     		str	r2, [r3, #12]
 738 02f8 C7E0     		b	.L13
 739              	.L35:
 351:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	
 352:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   } 
 353:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   /* RTC_CTR Mirror Register Update Status */
 354:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   else if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_RTC_CTR_Msk, SCU_INTERRUPT_SRSTAT_RTC_CTR_Pos))
 740              		.loc 2 354 0
 741 02fa 7B68     		ldr	r3, [r7, #4]
 742 02fc 03F08073 		and	r3, r3, #16777216
 743 0300 4FEA1363 		lsr	r3, r3, #24
 744 0304 002B     		cmp	r3, #0
 745 0306 19D0     		beq	.L37
 355:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   {
 356:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	/* run the listener function */
 357:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	if(Handle->SCU[NVIC_SCU001_RTC_CTR].CbListener != NULL)
 746              		.loc 2 357 0
 747 0308 FB68     		ldr	r3, [r7, #12]
 748 030a 9B6D     		ldr	r3, [r3, #88]
 749 030c 002B     		cmp	r3, #0
 750 030e 08D0     		beq	.L38
 358:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	{
 359:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	  UserCallback = Handle->SCU[NVIC_SCU001_RTC_CTR].CbListener;
 751              		.loc 2 359 0
 752 0310 FB68     		ldr	r3, [r7, #12]
 753 0312 9B6D     		ldr	r3, [r3, #88]
 754 0314 3B60     		str	r3, [r7, #0]
 360:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	  callbackArg = Handle->SCU[NVIC_SCU001_RTC_CTR].CbArg;
 755              		.loc 2 360 0
 756 0316 FB68     		ldr	r3, [r7, #12]
 757 0318 DB6D     		ldr	r3, [r3, #92]
 758 031a BB60     		str	r3, [r7, #8]
 361:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	  UserCallback(callbackArg);
 759              		.loc 2 361 0
 760 031c 3B68     		ldr	r3, [r7, #0]
 761 031e B868     		ldr	r0, [r7, #8]
 762 0320 9847     		blx	r3
 763              	.L38:
 362:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	}
 363:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	/* clear the interrupt */
 364:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_RTC_CTR_Msk;
 764              		.loc 2 364 0
 765 0322 44F27403 		movw	r3, #16500
 766 0326 C5F20003 		movt	r3, 20480
 767 032a 44F27402 		movw	r2, #16500
 768 032e C5F20002 		movt	r2, 20480
 769 0332 D268     		ldr	r2, [r2, #12]
 770 0334 42F08072 		orr	r2, r2, #16777216
 771 0338 DA60     		str	r2, [r3, #12]
 772 033a A6E0     		b	.L13
 773              	.L37:
 365:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	
 366:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   } 
 367:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   /* RTC_ATIM0 Mirror Register Update Status */
 368:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   else if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_RTC_ATIM0_Msk, SCU_INTERRUPT_SRSTAT_RTC_ATIM0_Pos))
 774              		.loc 2 368 0
 775 033c 7B68     		ldr	r3, [r7, #4]
 776 033e 03F00073 		and	r3, r3, #33554432
 777 0342 4FEA5363 		lsr	r3, r3, #25
 778 0346 002B     		cmp	r3, #0
 779 0348 19D0     		beq	.L39
 369:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   {
 370:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	/* run the listener function */
 371:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	if(Handle->SCU[NVIC_SCU001_RTC_ATIM0].CbListener != NULL)
 780              		.loc 2 371 0
 781 034a FB68     		ldr	r3, [r7, #12]
 782 034c 1B6E     		ldr	r3, [r3, #96]
 783 034e 002B     		cmp	r3, #0
 784 0350 08D0     		beq	.L40
 372:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	{
 373:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	  UserCallback = Handle->SCU[NVIC_SCU001_RTC_ATIM0].CbListener;
 785              		.loc 2 373 0
 786 0352 FB68     		ldr	r3, [r7, #12]
 787 0354 1B6E     		ldr	r3, [r3, #96]
 788 0356 3B60     		str	r3, [r7, #0]
 374:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	  callbackArg = Handle->SCU[NVIC_SCU001_RTC_ATIM0].CbArg;
 789              		.loc 2 374 0
 790 0358 FB68     		ldr	r3, [r7, #12]
 791 035a 5B6E     		ldr	r3, [r3, #100]
 792 035c BB60     		str	r3, [r7, #8]
 375:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	  UserCallback(callbackArg);
 793              		.loc 2 375 0
 794 035e 3B68     		ldr	r3, [r7, #0]
 795 0360 B868     		ldr	r0, [r7, #8]
 796 0362 9847     		blx	r3
 797              	.L40:
 376:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	}
 377:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	/* clear the interrupt */
 378:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_RTC_ATIM0_Msk;
 798              		.loc 2 378 0
 799 0364 44F27403 		movw	r3, #16500
 800 0368 C5F20003 		movt	r3, 20480
 801 036c 44F27402 		movw	r2, #16500
 802 0370 C5F20002 		movt	r2, 20480
 803 0374 D268     		ldr	r2, [r2, #12]
 804 0376 42F00072 		orr	r2, r2, #33554432
 805 037a DA60     		str	r2, [r3, #12]
 806 037c 85E0     		b	.L13
 807              	.L39:
 379:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	
 380:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   }
 381:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   /* RTC_ATIM1 Mirror Register Update Status */
 382:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   else if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_RTC_ATIM1_Msk, SCU_INTERRUPT_SRSTAT_RTC_ATIM1_Pos))
 808              		.loc 2 382 0
 809 037e 7B68     		ldr	r3, [r7, #4]
 810 0380 03F08063 		and	r3, r3, #67108864
 811 0384 4FEA9363 		lsr	r3, r3, #26
 812 0388 002B     		cmp	r3, #0
 813 038a 19D0     		beq	.L41
 383:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   {
 384:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	/* run the listener function */
 385:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	if(Handle->SCU[NVIC_SCU001_RTC_ATIM1].CbListener != NULL)
 814              		.loc 2 385 0
 815 038c FB68     		ldr	r3, [r7, #12]
 816 038e 9B6E     		ldr	r3, [r3, #104]
 817 0390 002B     		cmp	r3, #0
 818 0392 08D0     		beq	.L42
 386:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	{
 387:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	  UserCallback = Handle->SCU[NVIC_SCU001_RTC_ATIM1].CbListener;
 819              		.loc 2 387 0
 820 0394 FB68     		ldr	r3, [r7, #12]
 821 0396 9B6E     		ldr	r3, [r3, #104]
 822 0398 3B60     		str	r3, [r7, #0]
 388:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	  callbackArg = Handle->SCU[NVIC_SCU001_RTC_ATIM1].CbArg;
 823              		.loc 2 388 0
 824 039a FB68     		ldr	r3, [r7, #12]
 825 039c DB6E     		ldr	r3, [r3, #108]
 826 039e BB60     		str	r3, [r7, #8]
 389:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	  UserCallback(callbackArg);
 827              		.loc 2 389 0
 828 03a0 3B68     		ldr	r3, [r7, #0]
 829 03a2 B868     		ldr	r0, [r7, #8]
 830 03a4 9847     		blx	r3
 831              	.L42:
 390:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	}
 391:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	/* clear the interrupt */
 392:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_RTC_ATIM1_Msk;
 832              		.loc 2 392 0
 833 03a6 44F27403 		movw	r3, #16500
 834 03aa C5F20003 		movt	r3, 20480
 835 03ae 44F27402 		movw	r2, #16500
 836 03b2 C5F20002 		movt	r2, 20480
 837 03b6 D268     		ldr	r2, [r2, #12]
 838 03b8 42F08062 		orr	r2, r2, #67108864
 839 03bc DA60     		str	r2, [r3, #12]
 840 03be 64E0     		b	.L13
 841              	.L41:
 393:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	
 394:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   }
 395:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   /* RTC_TIM0 Mirror Register Update Status */
 396:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   else if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_RTC_TIM0_Msk, SCU_INTERRUPT_SRSTAT_RTC_TIM0_Pos))
 842              		.loc 2 396 0
 843 03c0 7B68     		ldr	r3, [r7, #4]
 844 03c2 03F00063 		and	r3, r3, #134217728
 845 03c6 4FEAD363 		lsr	r3, r3, #27
 846 03ca 002B     		cmp	r3, #0
 847 03cc 19D0     		beq	.L43
 397:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   {
 398:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	/* run the listener function */
 399:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	if(Handle->SCU[NVIC_SCU001_RTC_TIM0].CbListener != NULL)
 848              		.loc 2 399 0
 849 03ce FB68     		ldr	r3, [r7, #12]
 850 03d0 1B6F     		ldr	r3, [r3, #112]
 851 03d2 002B     		cmp	r3, #0
 852 03d4 08D0     		beq	.L44
 400:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	{
 401:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	  UserCallback = Handle->SCU[NVIC_SCU001_RTC_TIM0].CbListener;
 853              		.loc 2 401 0
 854 03d6 FB68     		ldr	r3, [r7, #12]
 855 03d8 1B6F     		ldr	r3, [r3, #112]
 856 03da 3B60     		str	r3, [r7, #0]
 402:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	  callbackArg = Handle->SCU[NVIC_SCU001_RTC_TIM0].CbArg;
 857              		.loc 2 402 0
 858 03dc FB68     		ldr	r3, [r7, #12]
 859 03de 5B6F     		ldr	r3, [r3, #116]
 860 03e0 BB60     		str	r3, [r7, #8]
 403:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	  UserCallback(callbackArg);
 861              		.loc 2 403 0
 862 03e2 3B68     		ldr	r3, [r7, #0]
 863 03e4 B868     		ldr	r0, [r7, #8]
 864 03e6 9847     		blx	r3
 865              	.L44:
 404:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	}
 405:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	/* clear the interrupt */
 406:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_RTC_TIM0_Msk;
 866              		.loc 2 406 0
 867 03e8 44F27403 		movw	r3, #16500
 868 03ec C5F20003 		movt	r3, 20480
 869 03f0 44F27402 		movw	r2, #16500
 870 03f4 C5F20002 		movt	r2, 20480
 871 03f8 D268     		ldr	r2, [r2, #12]
 872 03fa 42F00062 		orr	r2, r2, #134217728
 873 03fe DA60     		str	r2, [r3, #12]
 874 0400 43E0     		b	.L13
 875              	.L43:
 407:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	
 408:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   }
 409:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   /* RTC_TIM1 Mirror Register Update Status */
 410:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   else if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_RTC_TIM1_Msk, SCU_INTERRUPT_SRSTAT_RTC_TIM1_Pos))
 876              		.loc 2 410 0
 877 0402 7B68     		ldr	r3, [r7, #4]
 878 0404 03F08053 		and	r3, r3, #268435456
 879 0408 4FEA1373 		lsr	r3, r3, #28
 880 040c 002B     		cmp	r3, #0
 881 040e 19D0     		beq	.L45
 411:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   {
 412:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	/* run the listener function */
 413:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	if(Handle->SCU[NVIC_SCU001_RTC_TIM1].CbListener != NULL)
 882              		.loc 2 413 0
 883 0410 FB68     		ldr	r3, [r7, #12]
 884 0412 9B6F     		ldr	r3, [r3, #120]
 885 0414 002B     		cmp	r3, #0
 886 0416 08D0     		beq	.L46
 414:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	{
 415:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	  UserCallback = Handle->SCU[NVIC_SCU001_RTC_TIM1].CbListener;
 887              		.loc 2 415 0
 888 0418 FB68     		ldr	r3, [r7, #12]
 889 041a 9B6F     		ldr	r3, [r3, #120]
 890 041c 3B60     		str	r3, [r7, #0]
 416:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	  callbackArg = Handle->SCU[NVIC_SCU001_RTC_TIM1].CbArg;
 891              		.loc 2 416 0
 892 041e FB68     		ldr	r3, [r7, #12]
 893 0420 DB6F     		ldr	r3, [r3, #124]
 894 0422 BB60     		str	r3, [r7, #8]
 417:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	  UserCallback(callbackArg);
 895              		.loc 2 417 0
 896 0424 3B68     		ldr	r3, [r7, #0]
 897 0426 B868     		ldr	r0, [r7, #8]
 898 0428 9847     		blx	r3
 899              	.L46:
 418:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	}
 419:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	/* clear the interrupt */
 420:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_RTC_TIM1_Msk;
 900              		.loc 2 420 0
 901 042a 44F27403 		movw	r3, #16500
 902 042e C5F20003 		movt	r3, 20480
 903 0432 44F27402 		movw	r2, #16500
 904 0436 C5F20002 		movt	r2, 20480
 905 043a D268     		ldr	r2, [r2, #12]
 906 043c 42F08052 		orr	r2, r2, #268435456
 907 0440 DA60     		str	r2, [r3, #12]
 908 0442 22E0     		b	.L13
 909              	.L45:
 421:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	
 422:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   }
 423:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   /* Retention Memory Mirror Register Update Status */
 424:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   else if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_RMX_Msk, SCU_INTERRUPT_SRSTAT_RMX_Pos))
 910              		.loc 2 424 0
 911 0444 7B68     		ldr	r3, [r7, #4]
 912 0446 03F00053 		and	r3, r3, #536870912
 913 044a 4FEA5373 		lsr	r3, r3, #29
 914 044e 002B     		cmp	r3, #0
 915 0450 1BD0     		beq	.L13
 425:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   {
 426:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	/* run the listener function */
 427:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	if(Handle->SCU[NVIC_SCU001_RMX].CbListener != NULL)
 916              		.loc 2 427 0
 917 0452 FB68     		ldr	r3, [r7, #12]
 918 0454 D3F88030 		ldr	r3, [r3, #128]
 919 0458 002B     		cmp	r3, #0
 920 045a 0AD0     		beq	.L47
 428:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	{
 429:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	  UserCallback = Handle->SCU[NVIC_SCU001_RMX].CbListener;
 921              		.loc 2 429 0
 922 045c FB68     		ldr	r3, [r7, #12]
 923 045e D3F88030 		ldr	r3, [r3, #128]
 924 0462 3B60     		str	r3, [r7, #0]
 430:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	  callbackArg = Handle->SCU[NVIC_SCU001_RMX].CbArg;
 925              		.loc 2 430 0
 926 0464 FB68     		ldr	r3, [r7, #12]
 927 0466 D3F88430 		ldr	r3, [r3, #132]
 928 046a BB60     		str	r3, [r7, #8]
 431:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	  UserCallback(callbackArg);
 929              		.loc 2 431 0
 930 046c 3B68     		ldr	r3, [r7, #0]
 931 046e B868     		ldr	r0, [r7, #8]
 932 0470 9847     		blx	r3
 933              	.L47:
 432:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	}
 433:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	/* clear the interrupt */
 434:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_RMX_Msk;
 934              		.loc 2 434 0
 935 0472 44F27403 		movw	r3, #16500
 936 0476 C5F20003 		movt	r3, 20480
 937 047a 44F27402 		movw	r2, #16500
 938 047e C5F20002 		movt	r2, 20480
 939 0482 D268     		ldr	r2, [r2, #12]
 940 0484 42F00052 		orr	r2, r2, #536870912
 941 0488 DA60     		str	r2, [r3, #12]
 942              	.L13:
 435:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** 	
 436:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   }
 437:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   else
 438:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   {
 439:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****     /* If we've reached this point, either the enabling and
 440:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****      * disabling of SCU interrupts is not being handled
 441:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****      * properly or this function is being called unnecessarily.
 442:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****      */
 443:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   }
 444:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   
 445:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c ****   
 446:../Dave/Generated/src/NVIC_SCU001/NVIC_SCU001.c **** }
 943              		.loc 2 446 0
 944 048a 07F11007 		add	r7, r7, #16
 945 048e BD46     		mov	sp, r7
 946 0490 80BD     		pop	{r7, pc}
 947              		.cfi_endproc
 948              	.LFE119:
 950 0492 00BF     		.text
 951              	.Letext0:
 952              		.file 3 "C:\\DAVE-3.1.10\\eclipse\\/../CMSIS/Infineon/XMC4500_series/Include/XMC4500.h"
 953              		.file 4 "c:\\dave-3.1.10\\arm-gcc\\bin\\../lib/gcc/arm-none-eabi/4.7.4/../../../../arm-none-eabi/i
 954              		.file 5 "F:\\WORK\\SmartHome_checkout1\\XMC4500_RK_HTTPserver\\Dave\\Generated\\inc\\DAVESupport/.
 955              		.file 6 "F:\\WORK\\SmartHome_checkout1\\XMC4500_RK_HTTPserver\\Dave\\Generated\\inc\\DAVESupport/.
DEFINED SYMBOLS
                            *ABS*:00000000 NVIC_SCU001.c
C:\Users\Mihai\AppData\Local\Temp\ccSNbxMe.s:20     .text.NVIC_GetPriorityGrouping:00000000 $t
C:\Users\Mihai\AppData\Local\Temp\ccSNbxMe.s:24     .text.NVIC_GetPriorityGrouping:00000000 NVIC_GetPriorityGrouping
C:\Users\Mihai\AppData\Local\Temp\ccSNbxMe.s:54     .text.NVIC_EnableIRQ:00000000 $t
C:\Users\Mihai\AppData\Local\Temp\ccSNbxMe.s:58     .text.NVIC_EnableIRQ:00000000 NVIC_EnableIRQ
C:\Users\Mihai\AppData\Local\Temp\ccSNbxMe.s:96     .text.NVIC_SetPriority:00000000 $t
C:\Users\Mihai\AppData\Local\Temp\ccSNbxMe.s:100    .text.NVIC_SetPriority:00000000 NVIC_SetPriority
C:\Users\Mihai\AppData\Local\Temp\ccSNbxMe.s:158    .text.NVIC_EncodePriority:00000000 $t
C:\Users\Mihai\AppData\Local\Temp\ccSNbxMe.s:162    .text.NVIC_EncodePriority:00000000 NVIC_EncodePriority
                            *COM*:00000088 NVIC_SCU001_Handle0
C:\Users\Mihai\AppData\Local\Temp\ccSNbxMe.s:239    .text.NVIC_SCU001_Init:00000000 $t
C:\Users\Mihai\AppData\Local\Temp\ccSNbxMe.s:244    .text.NVIC_SCU001_Init:00000000 NVIC_SCU001_Init
C:\Users\Mihai\AppData\Local\Temp\ccSNbxMe.s:279    .text.NVIC_SCU001_RegisterCallback:00000000 $t
C:\Users\Mihai\AppData\Local\Temp\ccSNbxMe.s:284    .text.NVIC_SCU001_RegisterCallback:00000000 NVIC_SCU001_RegisterCallback
C:\Users\Mihai\AppData\Local\Temp\ccSNbxMe.s:330    .text.SCU_0_IRQHandler:00000000 $t
C:\Users\Mihai\AppData\Local\Temp\ccSNbxMe.s:335    .text.SCU_0_IRQHandler:00000000 SCU_0_IRQHandler
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.1.1791a5ae2e936ca1033c1c44be394cc7
                           .group:00000000 wm4.XMC4500.h.45.215f4b8c79f46c7645c15373868d08c0
                           .group:00000000 wm4.core_cm4.h.47.41af406cb4cda82c972f112a9cd0a024
                           .group:00000000 wm4.newlib.h.8.a9901dc52d1357e3e94003403d43f8b5
                           .group:00000000 wm4.features.h.22.b72b3baab2bb2eab3661375590100b6b
                           .group:00000000 wm4.config.h.193.5fb8ef056cdff92dec3dee9552839d8c
                           .group:00000000 wm4._ansi.h.23.7aefdac4826acebbfc9f3822a0aeb14c
                           .group:00000000 wm4.stdint.h.20.54ad762faa59e3c05491630641c8d8bf
                           .group:00000000 wm4.core_cmInstr.h.39.3d3d1b4a79aef37532666dc6ee87c6ac
                           .group:00000000 wm4.core_cm4_simd.h.43.b5d1d38735af6366227b4256d330cf13
                           .group:00000000 wm4.core_cm4.h.178.e5ef5ce66d198d7f00f9d0076e267c41
                           .group:00000000 wm4.system_XMC4500.h.29.827f68baa362c84f2abae4ab67dde7c9
                           .group:00000000 wm4.XMC4500.h.198.8e022f279ff353ed081df898dc7b9cf3
                           .group:00000000 wm4.stddef.h.40.50cf36416e06376af8a9dca28536f2e4
                           .group:00000000 wm4.types.h.55.0006b5fda1d606516f2dcaf4aca92b11
                           .group:00000000 wm4.MULTIPLEXER.h.43.4aa654be3ec80895f631b5281bbb9105
                           .group:00000000 wm4.CCU8PWMLIB.h.70.a5d6a5267902b8b4aea2a0224518259a
                           .group:00000000 wm4.DBG001.h.116.d6d9e7459a0faa3905c97c1d2edb339d
                           .group:00000000 wm4.SYSTM001.h.63.668098b2213d40a5bd0db5fbe813cf05
                           .group:00000000 wm4.ETH002_Conf.h.56.5bd2b085b66f43d51abd69396be7f35f
                           .group:00000000 wm4.EthernetPHY.h.54.7af1709186b21e62a5f1d4049da3988b
                           .group:00000000 wm4.ETH001_Conf.h.71.1e151af1ba54dd023e1f942bdf922819
                           .group:00000000 wm4.synopGMAC_plat.h.78.7a90e072b497857344aea4ba1e994097
                           .group:00000000 wm4.synopGMAC_stack_interface.h.73.6be6aaee0ac6637432f4d0589044479b
                           .group:00000000 wm4.SynopGMAC_Dev.h.72.7c89c07cf666d37f5c9b615720d5e111
                           .group:00000000 wm4.synopGMAC_network_interface.h.73.4dd08316a11bc43c8c4a9da15277fb0f
                           .group:00000000 wm4.stdlib.h.13.603ed7eb09a1561ab06840b7c0fcff58
                           .group:00000000 wm4.stddef.h.161.e50ff8a9d5d1abbc15641da28ac571bf
                           .group:00000000 wm4._default_types.h.6.5e12cd604db8ce00b62bb2f02708eaf3
                           .group:00000000 wm4.lock.h.2.9bc98482741e5e2a9450b12934a684ea
                           .group:00000000 wm4.stddef.h.161.c6104a0666cf681b6269ddc9b4f516d4
                           .group:00000000 wm4.reent.h.16.9e42f0e588b85e70b2bf6572af57ce64
                           .group:00000000 wm4.alloca.h.8.dfc0c703c47ec3e69746825b17d9e66d
                           .group:00000000 wm4.stdlib.h.53.c69c7609933ff56d59c757cec2d13230
                           .group:00000000 wm4.string.h.8.ef946ad0bc9ad5c970c365dcd1fc4b0a
                           .group:00000000 wm4.string.h.86.d5c872ff52e2712c985b588a0ef39f3c
                           .group:00000000 wm4.ETH004_Conf.h.56.564c3f309c32b3c742fc91049cf66940
                           .group:00000000 wm4.lwipopts.h.73.a7a63bda1e8216abd1d90275eaaa0027
                           .group:00000000 wm4.arch.h.33.6fa4aa86d33d1490ae882caef7316405
                           .group:00000000 wm4.cpu.h.33.b213c7fd77614ebc3691cef18ad2ff22
                           .group:00000000 wm4.cc.h.66.ec134211c658dcc89de4610e4e7bab46
                           .group:00000000 wm4.arch.h.47.5153c52bfb94ee3b37299920afab6afd
                           .group:00000000 wm4.debug.h.43.557ecd6c90cc70b375bb8a29118be47b
                           .group:00000000 wm4.opt.h.94.d36882acafebb8726bce646fc8b2397b
                           .group:00000000 wm4.err.h.52.37c5d17538f8e8347a9c84196701e92d
                           .group:00000000 wm4.pbuf.h.43.e9a1ad12b97478787a109e22d5306820
                           .group:00000000 wm4.inet.h.46.b516065779826845d16d49f513869a2b
                           .group:00000000 wm4.ip_addr.h.79.9a0ce887ca8c88c22ad7686bcb5105df
                           .group:00000000 wm4.sys.h.65.4a0cd87b9e0d8bb4cd6b30e939b2ca7e
                           .group:00000000 wm4.mem.h.96.20770766e6c9e6c42af6bfa95ef5c63f
                           .group:00000000 wm4.def.h.33.049f911dab26023a266ed46ced0ce4bc
                           .group:00000000 wm4.netif.h.53.c13431a64f0e73a26710e71455725e84
                           .group:00000000 wm4.ip.h.48.ad46847692d4d729760949b27e48a442
                           .group:00000000 wm4.icmp.h.44.450dbf91f594cc26ad19d086cdc83713
                           .group:00000000 wm4.tcp.h.55.5c30b9432fa60afaa85cbdd225b0c683
                           .group:00000000 wm4.udp.h.48.1a8dde095cd0a13580afaba1443e5a3f
                           .group:00000000 wm4.SDMMC003_Conf.h.50.e707c07613fb4e6f2eaec982a892429d
                           .group:00000000 wm4.SDMMC003.h.85.b66055f6032a052f5173e3d123f9c61e
                           .group:00000000 wm4.SDMMC001.h.50.3e2fedc7e5ace33db4121d5cc027e8a4
                           .group:00000000 wm4.types.h.23.0d949686bbcadd1621462d4fa1f884f9
                           .group:00000000 wm4.types.h.2.e9cec8c90ab35f77d9f499e06ae02400
                           .group:00000000 wm4.types.h.80.1f2c84c0d57dd52dd9936095d9ac218e
                           .group:00000000 wm4.time.h.16.a4579e68956d2601c6113814b546764b
                           .group:00000000 wm4.diskio.h.7.93a3c8131d08770c060b04d2180fd09a
                           .group:00000000 wm4.diskio.h.42.a863614abe78d56d18ed7cb292d0028d
                           .group:00000000 wm4.ffconf.h.57.4ab321a2116d35ff7f28236ac31fad7c
                           .group:00000000 wm4.ff.h.82.8f05a37d35a49dba2681a7f047fee4ee
                           .group:00000000 wm4.lmm001_debuglog.h.40.8031299705ecf04ad726bd19baff976d
                           .group:00000000 wm4.LMM001.h.42.c21fe9cbedc336738c3dc89405cad216
                           .group:00000000 wm4.stdio.h.27.f2ac352bab34f31f9f478442827b2ba6
                           .group:00000000 wm4.stdarg.h.34.3a23a216c0c293b3d2ea2e89281481e6
                           .group:00000000 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a
                           .group:00000000 wm4.stdio.h.63.dfdea6580b080784d08faace69b6ed76
                           .group:00000000 wm4.time.h.2.9857e62ad6ac99431e29d58067232314
                           .group:00000000 wm4.time.h.24.c499d4c1915694df17abb795fd34b719
                           .group:00000000 wm4.time.h.124.10ced469f846269cafc58b59c853e1bb
                           .group:00000000 wm4.errno.h.2.ba016d646105af6cad23be83630b6a3f
                           .group:00000000 wm4.errno.h.9.65044c2b5d8494e43f5986ab0a1d770f
                           .group:00000000 wm4.unistd.h.2.6ce1b91c4223f6078c1b210c7538c1d2
                           .group:00000000 wm4.unistd.h.251.605bc560cdc6c3b07b599bb71ac4e425
                           .group:00000000 wm4.malloc.h.4.62bd13b8107d5245f60bd92bb5994838
                           .group:00000000 wm4.malloc.h.148.73b7de3bd065dafbd594b04197a9466e
                           .group:00000000 wm4.reent.h.91.faac4d0ac97c0fcf23d10d0786197642
                           .group:00000000 wm4.SLTHA003.h.100.69cb08672bc6ab3f052aa9d5bd6dc5ca
                           .group:00000000 wm4._default_fcntl.h.6.d036cf640d0f9a06bcff1be55acd66be
                           .group:00000000 wm4.stat.h.2.a761b02482a54847ff0d09dfcff24a5c
                           .group:00000000 wm4.fcntl.h.9.9336f33d7f5028f694c75e6e224e0cf7
                           .group:00000000 wm4.SLTHA001.h.97.d7e87c19a31e3244bdd5839e7cc42a61
                           .group:00000000 wm4.WEBSERVER001_Conf.h.54.cd6d29aaa96a848cbc5321bab5d6cd90
                           .group:00000000 wm4.IO004.h.51.dbf9dd216c57d6a7f14a22b2cb7e5626
                           .group:00000000 wm4.MOTORLIBS.h.59.b2e97de0df555dedfa51e24447b57ab8
                           .group:00000000 wm4.uc_id.h.35.a6c4837fad81477ba31967683332b8cc
                           .group:00000000 wm4.Usic.h.90.22743468abc46f16747d12430b219aaf
                           .group:00000000 wm4.UART001_Conf.h.53.c5c972f6f634bc5116c171852aaab668
                           .group:00000000 wm4.UART001.h.109.3e835815a7a59791d8bd39655f4d4cc9
                           .group:00000000 wm4.NVIC002_Conf.h.63.4809ded45954a78aa476d1e9f44d110e
                           .group:00000000 wm4.ADCGROUP001.h.66.3ee81aba16709c201614af7d67499bdb
                           .group:00000000 wm4.IO001.h.49.4efcabb368feaef60c65bd7504b48505
                           .group:00000000 wm4.ADC001.h.72.a0f6b9479a18584b91fa95e6f862978d

NO UNDEFINED SYMBOLS
