#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Nov 25 16:52:15 2021
# Process ID: 4332
# Current directory: F:/2019011211011HangjenChan/project_6/project_6.runs/synth_1
# Command line: vivado.exe -log key_deboucing.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source key_deboucing.tcl
# Log file: F:/2019011211011HangjenChan/project_6/project_6.runs/synth_1/key_deboucing.vds
# Journal file: F:/2019011211011HangjenChan/project_6/project_6.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source key_deboucing.tcl -notrace
Command: synth_design -top key_deboucing -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1188 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 388.043 ; gain = 97.230
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'key_deboucing' [F:/2019011211011HangjenChan/project_6/project_6.srcs/sources_1/new/key_deboucing.v:23]
INFO: [Synth 8-638] synthesizing module 'dynamic_led6' [F:/2019011211011HangjenChan/project_6/project_6.srcs/sources_1/new/dynamic_led6.v:23]
WARNING: [Synth 8-567] referenced signal 'disp_data_right0' should be on the sensitivity list [F:/2019011211011HangjenChan/project_6/project_6.srcs/sources_1/new/dynamic_led6.v:70]
WARNING: [Synth 8-567] referenced signal 'disp_data_right1' should be on the sensitivity list [F:/2019011211011HangjenChan/project_6/project_6.srcs/sources_1/new/dynamic_led6.v:70]
WARNING: [Synth 8-567] referenced signal 'disp_data_right2' should be on the sensitivity list [F:/2019011211011HangjenChan/project_6/project_6.srcs/sources_1/new/dynamic_led6.v:70]
WARNING: [Synth 8-567] referenced signal 'disp_data_right3' should be on the sensitivity list [F:/2019011211011HangjenChan/project_6/project_6.srcs/sources_1/new/dynamic_led6.v:70]
WARNING: [Synth 8-567] referenced signal 'disp_data_right4' should be on the sensitivity list [F:/2019011211011HangjenChan/project_6/project_6.srcs/sources_1/new/dynamic_led6.v:70]
WARNING: [Synth 8-567] referenced signal 'disp_data_right5' should be on the sensitivity list [F:/2019011211011HangjenChan/project_6/project_6.srcs/sources_1/new/dynamic_led6.v:70]
INFO: [Synth 8-226] default block is never used [F:/2019011211011HangjenChan/project_6/project_6.srcs/sources_1/new/dynamic_led6.v:85]
INFO: [Synth 8-256] done synthesizing module 'dynamic_led6' (1#1) [F:/2019011211011HangjenChan/project_6/project_6.srcs/sources_1/new/dynamic_led6.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_div' [F:/2019011211011HangjenChan/project_6/project_6.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-256] done synthesizing module 'clk_div' (2#1) [F:/2019011211011HangjenChan/project_6/project_6.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-638] synthesizing module 'ajxd' [F:/2019011211011HangjenChan/project_6/project_6.srcs/sources_1/new/ajxd.v:23]
INFO: [Synth 8-256] done synthesizing module 'ajxd' (3#1) [F:/2019011211011HangjenChan/project_6/project_6.srcs/sources_1/new/ajxd.v:23]
INFO: [Synth 8-256] done synthesizing module 'key_deboucing' (4#1) [F:/2019011211011HangjenChan/project_6/project_6.srcs/sources_1/new/key_deboucing.v:23]
WARNING: [Synth 8-3917] design key_deboucing has port row[3] driven by constant 0
WARNING: [Synth 8-3917] design key_deboucing has port row[2] driven by constant 0
WARNING: [Synth 8-3917] design key_deboucing has port row[1] driven by constant 0
WARNING: [Synth 8-3917] design key_deboucing has port row[0] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 439.902 ; gain = 149.090
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 439.902 ; gain = 149.090
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/2019011211011HangjenChan/project_6/project_6.srcs/constrs_1/new/projectsix.xdc]
WARNING: [Vivado 12-507] No nets matched 'col_IBUF'. [F:/2019011211011HangjenChan/project_6/project_6.srcs/constrs_1/new/projectsix.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/2019011211011HangjenChan/project_6/project_6.srcs/constrs_1/new/projectsix.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [F:/2019011211011HangjenChan/project_6/project_6.srcs/constrs_1/new/projectsix.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/2019011211011HangjenChan/project_6/project_6.srcs/constrs_1/new/projectsix.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/key_deboucing_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/key_deboucing_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 767.938 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 767.938 ; gain = 477.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 767.938 ; gain = 477.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 767.938 ; gain = 477.125
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "clk_div" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "btnclk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "btnclk_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element cnt1_reg was removed.  [F:/2019011211011HangjenChan/project_6/project_6.srcs/sources_1/new/key_deboucing.v:54]
WARNING: [Synth 8-6014] Unused sequential element cnt2_reg was removed.  [F:/2019011211011HangjenChan/project_6/project_6.srcs/sources_1/new/key_deboucing.v:73]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 767.938 ; gain = 477.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dynamic_led6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ajxd 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "a/clk_div" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "clk_div/btnclk_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_div/btnclk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element cnt1_reg was removed.  [F:/2019011211011HangjenChan/project_6/project_6.srcs/sources_1/new/key_deboucing.v:54]
WARNING: [Synth 8-6014] Unused sequential element cnt2_reg was removed.  [F:/2019011211011HangjenChan/project_6/project_6.srcs/sources_1/new/key_deboucing.v:73]
WARNING: [Synth 8-3917] design key_deboucing has port row[3] driven by constant 0
WARNING: [Synth 8-3917] design key_deboucing has port row[2] driven by constant 0
WARNING: [Synth 8-3917] design key_deboucing has port row[1] driven by constant 0
WARNING: [Synth 8-3917] design key_deboucing has port row[0] driven by constant 1
WARNING: [Synth 8-3917] design key_deboucing has port seg[7] driven by constant 0
WARNING: [Synth 8-3332] Sequential element (ajxd/btn2_reg) is unused and will be removed from module key_deboucing.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 767.938 ; gain = 477.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 768.699 ; gain = 477.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 768.848 ; gain = 478.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 791.039 ; gain = 500.227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 791.039 ; gain = 500.227
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 791.039 ; gain = 500.227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 791.039 ; gain = 500.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 791.039 ; gain = 500.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 791.039 ; gain = 500.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 791.039 ; gain = 500.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    20|
|3     |LUT1   |     5|
|4     |LUT2   |     2|
|5     |LUT3   |     9|
|6     |LUT4   |    17|
|7     |LUT5   |     6|
|8     |LUT6   |     9|
|9     |FDRE   |    88|
|10    |IBUF   |     3|
|11    |OBUF   |    18|
+------+-------+------+

Report Instance Areas: 
+------+----------+-------------+------+
|      |Instance  |Module       |Cells |
+------+----------+-------------+------+
|1     |top       |             |   179|
|2     |  a       |dynamic_led6 |    69|
|3     |  ajxd    |ajxd         |     3|
|4     |  clk_div |clk_div      |    52|
+------+----------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 791.039 ; gain = 500.227
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 791.039 ; gain = 172.191
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 791.039 ; gain = 500.227
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 21 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 791.039 ; gain = 512.965
INFO: [Common 17-1381] The checkpoint 'F:/2019011211011HangjenChan/project_6/project_6.runs/synth_1/key_deboucing.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file key_deboucing_utilization_synth.rpt -pb key_deboucing_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 791.039 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Nov 25 16:52:55 2021...
