// Seed: 1603874662
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  always #1;
  wire id_13;
endmodule
module module_1 #(
    parameter id_4 = 32'd34,
    parameter id_5 = 32'd78
) (
    output supply1 id_0,
    input tri1 id_1
);
  uwire id_3;
  module_0(
      id_3, id_3, id_3, id_3, id_3, id_3, id_3, id_3, id_3, id_3, id_3, id_3
  ); defparam id_4.id_5 = 1'b0;
  assign id_3 = id_3;
  initial begin
    if (1) id_3 = 1'b0;
  end
  assign id_0 = id_1;
  wire id_6;
  wire id_7;
  assign id_3 = 1;
endmodule
