<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1180" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1180{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_1180{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_1180{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_1180{left:69px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t5_1180{left:69px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t6_1180{left:69px;bottom:1054px;letter-spacing:-0.16px;word-spacing:-0.7px;}
#t7_1180{left:69px;bottom:1037px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t8_1180{left:69px;bottom:1020px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t9_1180{left:69px;bottom:1004px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ta_1180{left:491px;bottom:1010px;}
#tb_1180{left:69px;bottom:981px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tc_1180{left:69px;bottom:964px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#td_1180{left:69px;bottom:947px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#te_1180{left:69px;bottom:930px;letter-spacing:-0.15px;word-spacing:-1.15px;}
#tf_1180{left:69px;bottom:894px;letter-spacing:0.14px;word-spacing:-0.03px;}
#tg_1180{left:69px;bottom:871px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#th_1180{left:69px;bottom:854px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#ti_1180{left:69px;bottom:837px;letter-spacing:-0.18px;word-spacing:-0.46px;}
#tj_1180{left:69px;bottom:820px;letter-spacing:-0.15px;word-spacing:-0.39px;}
#tk_1180{left:69px;bottom:797px;letter-spacing:-0.19px;word-spacing:-0.37px;}
#tl_1180{left:69px;bottom:781px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tm_1180{left:69px;bottom:764px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tn_1180{left:69px;bottom:741px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#to_1180{left:69px;bottom:724px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tp_1180{left:69px;bottom:687px;letter-spacing:0.12px;word-spacing:0.03px;}
#tq_1180{left:69px;bottom:664px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#tr_1180{left:69px;bottom:648px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#ts_1180{left:69px;bottom:411px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tt_1180{left:69px;bottom:133px;letter-spacing:-0.14px;}
#tu_1180{left:91px;bottom:133px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#tv_1180{left:91px;bottom:116px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tw_1180{left:320px;bottom:455px;letter-spacing:0.12px;word-spacing:-0.08px;}
#tx_1180{left:412px;bottom:455px;letter-spacing:0.12px;}
#ty_1180{left:333px;bottom:377px;letter-spacing:0.12px;word-spacing:-0.03px;}
#tz_1180{left:78px;bottom:354px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t10_1180{left:483px;bottom:354px;letter-spacing:-0.13px;}
#t11_1180{left:75px;bottom:330px;letter-spacing:-0.12px;}
#t12_1180{left:75px;bottom:313px;letter-spacing:-0.11px;}
#t13_1180{left:75px;bottom:296px;letter-spacing:-0.13px;}
#t14_1180{left:196px;bottom:330px;letter-spacing:-0.11px;}
#t15_1180{left:196px;bottom:313px;letter-spacing:-0.11px;}
#t16_1180{left:196px;bottom:296px;letter-spacing:-0.11px;}
#t17_1180{left:196px;bottom:279px;letter-spacing:-0.11px;word-spacing:-0.38px;}
#t18_1180{left:196px;bottom:262px;letter-spacing:-0.1px;word-spacing:-0.45px;}
#t19_1180{left:196px;bottom:246px;letter-spacing:-0.12px;}
#t1a_1180{left:196px;bottom:229px;letter-spacing:-0.12px;}
#t1b_1180{left:504px;bottom:601px;letter-spacing:-1.42px;}
#t1c_1180{left:535px;bottom:600px;}
#t1d_1180{left:519px;bottom:601px;letter-spacing:-0.61px;}
#t1e_1180{left:490px;bottom:601px;letter-spacing:-0.52px;}
#t1f_1180{left:300px;bottom:600px;letter-spacing:-0.29px;}
#t1g_1180{left:217px;bottom:530px;letter-spacing:0.11px;}
#t1h_1180{left:574px;bottom:600px;letter-spacing:6.6px;}
#t1i_1180{left:676px;bottom:600px;}
#t1j_1180{left:217px;bottom:516px;letter-spacing:0.07px;word-spacing:0.05px;}
#t1k_1180{left:217px;bottom:501px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1l_1180{left:217px;bottom:487px;letter-spacing:0.12px;}
#t1m_1180{left:308px;bottom:574px;letter-spacing:-0.16px;word-spacing:-0.13px;}
#t1n_1180{left:604px;bottom:600px;}
#t1o_1180{left:660px;bottom:600px;}
#t1p_1180{left:625px;bottom:600px;}
#t1q_1180{left:643px;bottom:600px;}
#t1r_1180{left:739px;bottom:497px;letter-spacing:0.11px;}
#t1s_1180{left:237px;bottom:600px;letter-spacing:-0.16px;}

.s1_1180{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1180{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1180{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_1180{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s5_1180{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_1180{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.s7_1180{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s8_1180{font-size:11px;font-family:Arial_3ed;color:#000;}
.s9_1180{font-size:12px;font-family:Arial_3ed;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1180" type="text/css" >

@font-face {
	font-family: Arial_3ed;
	src: url("fonts/Arial_3ed.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1180Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1180" style="-webkit-user-select: none;"><object width="935" height="1210" data="1180/1180.svg" type="image/svg+xml" id="pdf1180" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1180" class="t s1_1180">33-12 </span><span id="t2_1180" class="t s1_1180">Vol. 3C </span>
<span id="t3_1180" class="t s2_1180">INTEL® PROCESSOR TRACE </span>
<span id="t4_1180" class="t s3_1180">It is important to note that processor updates to the IA32_RTIT_OUTPUT_BASE and </span>
<span id="t5_1180" class="t s3_1180">IA32_RTIT_OUTPUT_MASK_PTRS MSRs are asynchronous to instruction execution. Thus, reads of these MSRs </span>
<span id="t6_1180" class="t s3_1180">while Intel PT is enabled may return stale values. Like all IA32_RTIT_* MSRs, the values of these MSRs should not </span>
<span id="t7_1180" class="t s3_1180">be trusted or saved unless trace packet generation is first disabled by clearing IA32_RTIT_CTL.TraceEn. This </span>
<span id="t8_1180" class="t s3_1180">ensures that the output MSR values account for all packets generated to that point, after which the processor will </span>
<span id="t9_1180" class="t s3_1180">cease updating the output MSR values until tracing resumes. </span>
<span id="ta_1180" class="t s4_1180">1 </span>
<span id="tb_1180" class="t s3_1180">The processor may cache internally any number of entries from the current table or from tables that it references </span>
<span id="tc_1180" class="t s3_1180">(directly or indirectly). If tracing is enabled, the processor may ignore or delay detection of modifications to these </span>
<span id="td_1180" class="t s3_1180">tables. To ensure that table changes are detected by the processor in a predictable manner, software should clear </span>
<span id="te_1180" class="t s3_1180">TraceEn before modifying the current table (or tables that it references) and only then re-enable packet generation. </span>
<span id="tf_1180" class="t s5_1180">Single Output Region ToPA Implementation </span>
<span id="tg_1180" class="t s3_1180">The first processor generation to implement Intel PT supports only ToPA configurations with a single ToPA entry </span>
<span id="th_1180" class="t s3_1180">followed by an END entry that points back to the first entry (creating one circular output buffer). Such processors </span>
<span id="ti_1180" class="t s3_1180">enumerate CPUID.(EAX=14H,ECX=0):ECX.MENTRY[bit 1] = 0 and CPUID.(EAX=14H,ECX=0):ECX.TOPAOUT[bit </span>
<span id="tj_1180" class="t s3_1180">0] = 1. </span>
<span id="tk_1180" class="t s3_1180">If CPUID.(EAX=14H,ECX=0):ECX.MENTRY[bit 1] = 0, ToPA tables can hold only one output entry, which must be </span>
<span id="tl_1180" class="t s3_1180">followed by an END=1 entry which points back to the base of the table. Hence only one contiguous block can be </span>
<span id="tm_1180" class="t s3_1180">used as output. </span>
<span id="tn_1180" class="t s3_1180">The lone output entry can have INT or STOP set, but nonetheless must be followed by an END entry as described </span>
<span id="to_1180" class="t s3_1180">above. Note that, if INT=1, the PMI will actually be delivered before the region is filled. </span>
<span id="tp_1180" class="t s5_1180">ToPA Table Entry Format </span>
<span id="tq_1180" class="t s3_1180">The format of ToPA table entries is shown in Figure 33-2. The size of the address field is determined by the </span>
<span id="tr_1180" class="t s3_1180">processor’s physical-address width (MAXPHYADDR) in bits, as reported in CPUID.80000008H:EAX[7:0]. </span>
<span id="ts_1180" class="t s3_1180">Table 33-3 describes the details of the ToPA table entry fields. If reserved bits are set to 1, an error is signaled. </span>
<span id="tt_1180" class="t s3_1180">1. </span><span id="tu_1180" class="t s3_1180">Although WRMSR is a serializing instruction, the execution of WRMSR that forces packet writes by clearing Tra- </span>
<span id="tv_1180" class="t s3_1180">ceEn does not itself cause these writes to be globally observed. </span>
<span id="tw_1180" class="t s5_1180">Figure 33-2. </span><span id="tx_1180" class="t s5_1180">Layout of ToPA Table Entry </span>
<span id="ty_1180" class="t s5_1180">Table 33-3. ToPA Table Entry Fields </span>
<span id="tz_1180" class="t s6_1180">ToPA Entry Field </span><span id="t10_1180" class="t s6_1180">Description </span>
<span id="t11_1180" class="t s7_1180">Output Region </span>
<span id="t12_1180" class="t s7_1180">Base Physical </span>
<span id="t13_1180" class="t s7_1180">Address </span>
<span id="t14_1180" class="t s7_1180">If END=0, this is the base physical address of the output region specified by this entry. Note that all regions </span>
<span id="t15_1180" class="t s7_1180">must be aligned based on their size. Thus a 2M region must have bits 20:12 clear. If the region is not properly </span>
<span id="t16_1180" class="t s7_1180">aligned, an operational error will be signaled when the entry is reached. </span>
<span id="t17_1180" class="t s7_1180">If END=1, this is the 4K-aligned base physical address of the next ToPA table (which may be the base of the cur- </span>
<span id="t18_1180" class="t s7_1180">rent table, or the first table in the linked list if a circular buffer is desired). If the processor supports only a single </span>
<span id="t19_1180" class="t s7_1180">ToPA output region (see above), this address must be the value currently in the IA32_RTIT_OUTPUT_BASE </span>
<span id="t1a_1180" class="t s7_1180">MSR. </span>
<span id="t1b_1180" class="t s8_1180">11 </span><span id="t1c_1180" class="t s8_1180">9 </span><span id="t1d_1180" class="t s8_1180">10 </span><span id="t1e_1180" class="t s8_1180">12 </span><span id="t1f_1180" class="t s8_1180">MAXPHYADDR–1 </span>
<span id="t1g_1180" class="t s9_1180">9:6 Size </span>
<span id="t1h_1180" class="t s8_1180">65 </span><span id="t1i_1180" class="t s8_1180">0 </span>
<span id="t1j_1180" class="t s9_1180">4 : STOP </span>
<span id="t1k_1180" class="t s9_1180">2 : INT </span>
<span id="t1l_1180" class="t s9_1180">0 : END </span>
<span id="t1m_1180" class="t s8_1180">Output Region Base Physical Address </span>
<span id="t1n_1180" class="t s8_1180">4 </span><span id="t1o_1180" class="t s8_1180">1 </span><span id="t1p_1180" class="t s8_1180">3 </span><span id="t1q_1180" class="t s8_1180">2 </span>
<span id="t1r_1180" class="t s9_1180">Reserved </span>
<span id="t1s_1180" class="t s8_1180">63 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
