WARNING: Hls::stream 'hls::stream<int, 0>1' contains leftover data, which may result in RTL simulation hanging.

D:\programs\Xlinx\2022_HLS_Projects\Lab_Vitis\Lab_A\deadlock\proj\solution1\sim\verilog>set PATH= 

D:\programs\Xlinx\2022_HLS_Projects\Lab_Vitis\Lab_A\deadlock\proj\solution1\sim\verilog>call D:/programs/Xlinx/Vitis/Vivado/2022.1/bin/xelab xil_defaultlib.apatb_example_top glbl -Oenable_linking_all_libraries  -prj example.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib "ieee_proposed=./ieee_proposed" -s example  
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/programs/Xlinx/Vitis/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_example_top glbl -Oenable_linking_all_libraries -prj example.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib ieee_proposed=./ieee_proposed -s example 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/programs/Xlinx/2022_HLS_Projects/Lab_Vitis/Lab_A/deadlock/proj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/programs/Xlinx/2022_HLS_Projects/Lab_Vitis/Lab_A/deadlock/proj/solution1/sim/verilog/AESL_autofifo_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/programs/Xlinx/2022_HLS_Projects/Lab_Vitis/Lab_A/deadlock/proj/solution1/sim/verilog/AESL_autofifo_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_B
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/programs/Xlinx/2022_HLS_Projects/Lab_Vitis/Lab_A/deadlock/proj/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/programs/Xlinx/2022_HLS_Projects/Lab_Vitis/Lab_A/deadlock/proj/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/programs/Xlinx/2022_HLS_Projects/Lab_Vitis/Lab_A/deadlock/proj/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/programs/Xlinx/2022_HLS_Projects/Lab_Vitis/Lab_A/deadlock/proj/solution1/sim/verilog/example.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_example_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/programs/Xlinx/2022_HLS_Projects/Lab_Vitis/Lab_A/deadlock/proj/solution1/sim/verilog/example.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/programs/Xlinx/2022_HLS_Projects/Lab_Vitis/Lab_A/deadlock/proj/solution1/sim/verilog/example_fifo_w32_d10_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_fifo_w32_d10_S_shiftReg
INFO: [VRFC 10-311] analyzing module example_fifo_w32_d10_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/programs/Xlinx/2022_HLS_Projects/Lab_Vitis/Lab_A/deadlock/proj/solution1/sim/verilog/example_fifo_w32_d10_S_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_fifo_w32_d10_S_x_shiftReg
INFO: [VRFC 10-311] analyzing module example_fifo_w32_d10_S_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/programs/Xlinx/2022_HLS_Projects/Lab_Vitis/Lab_A/deadlock/proj/solution1/sim/verilog/example_fifo_w32_d10_S_x0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_fifo_w32_d10_S_x0_shiftReg
INFO: [VRFC 10-311] analyzing module example_fifo_w32_d10_S_x0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/programs/Xlinx/2022_HLS_Projects/Lab_Vitis/Lab_A/deadlock/proj/solution1/sim/verilog/example_fifo_w32_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_fifo_w32_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module example_fifo_w32_d2_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/programs/Xlinx/2022_HLS_Projects/Lab_Vitis/Lab_A/deadlock/proj/solution1/sim/verilog/example_fifo_w32_d2_S_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_fifo_w32_d2_S_x_shiftReg
INFO: [VRFC 10-311] analyzing module example_fifo_w32_d2_S_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/programs/Xlinx/2022_HLS_Projects/Lab_Vitis/Lab_A/deadlock/proj/solution1/sim/verilog/example_fifo_w32_d2_S_x0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_fifo_w32_d2_S_x0_shiftReg
INFO: [VRFC 10-311] analyzing module example_fifo_w32_d2_S_x0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/programs/Xlinx/2022_HLS_Projects/Lab_Vitis/Lab_A/deadlock/proj/solution1/sim/verilog/example_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/programs/Xlinx/2022_HLS_Projects/Lab_Vitis/Lab_A/deadlock/proj/solution1/sim/verilog/example_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/programs/Xlinx/2022_HLS_Projects/Lab_Vitis/Lab_A/deadlock/proj/solution1/sim/verilog/example_proc_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_proc_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/programs/Xlinx/2022_HLS_Projects/Lab_Vitis/Lab_A/deadlock/proj/solution1/sim/verilog/example_proc_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_proc_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/programs/Xlinx/2022_HLS_Projects/Lab_Vitis/Lab_A/deadlock/proj/solution1/sim/verilog/example_proc_1_1_Pipeline_VITIS_LOOP_47_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_proc_1_1_Pipeline_VITIS_LOOP_47_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/programs/Xlinx/2022_HLS_Projects/Lab_Vitis/Lab_A/deadlock/proj/solution1/sim/verilog/example_proc_1_1_Pipeline_VITIS_LOOP_51_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_proc_1_1_Pipeline_VITIS_LOOP_51_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/programs/Xlinx/2022_HLS_Projects/Lab_Vitis/Lab_A/deadlock/proj/solution1/sim/verilog/example_proc_1_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_proc_1_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/programs/Xlinx/2022_HLS_Projects/Lab_Vitis/Lab_A/deadlock/proj/solution1/sim/verilog/example_proc_1_2_Pipeline_VITIS_LOOP_60_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_proc_1_2_Pipeline_VITIS_LOOP_60_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/programs/Xlinx/2022_HLS_Projects/Lab_Vitis/Lab_A/deadlock/proj/solution1/sim/verilog/example_proc_1_2_Pipeline_VITIS_LOOP_64_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_proc_1_2_Pipeline_VITIS_LOOP_64_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/programs/Xlinx/2022_HLS_Projects/Lab_Vitis/Lab_A/deadlock/proj/solution1/sim/verilog/example_proc_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_proc_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/programs/Xlinx/2022_HLS_Projects/Lab_Vitis/Lab_A/deadlock/proj/solution1/sim/verilog/example_proc_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_proc_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/programs/Xlinx/2022_HLS_Projects/Lab_Vitis/Lab_A/deadlock/proj/solution1/sim/verilog/example_proc_2_1_Pipeline_VITIS_LOOP_84_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_proc_2_1_Pipeline_VITIS_LOOP_84_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/programs/Xlinx/2022_HLS_Projects/Lab_Vitis/Lab_A/deadlock/proj/solution1/sim/verilog/example_proc_2_1_Pipeline_VITIS_LOOP_88_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_proc_2_1_Pipeline_VITIS_LOOP_88_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/programs/Xlinx/2022_HLS_Projects/Lab_Vitis/Lab_A/deadlock/proj/solution1/sim/verilog/example_proc_2_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_proc_2_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/programs/Xlinx/2022_HLS_Projects/Lab_Vitis/Lab_A/deadlock/proj/solution1/sim/verilog/example_start_for_proc_1_2_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_start_for_proc_1_2_U0_shiftReg
INFO: [VRFC 10-311] analyzing module example_start_for_proc_1_2_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/programs/Xlinx/2022_HLS_Projects/Lab_Vitis/Lab_A/deadlock/proj/solution1/sim/verilog/example_start_for_proc_2_2_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_start_for_proc_2_2_U0_shiftReg
INFO: [VRFC 10-311] analyzing module example_start_for_proc_2_2_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/programs/Xlinx/2022_HLS_Projects/Lab_Vitis/Lab_A/deadlock/proj/solution1/sim/verilog/example_start_for_proc_2_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_start_for_proc_2_U0_shiftReg
INFO: [VRFC 10-311] analyzing module example_start_for_proc_2_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/programs/Xlinx/2022_HLS_Projects/Lab_Vitis/Lab_A/deadlock/proj/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.example_flow_control_loop_pipe_s...
Compiling module xil_defaultlib.example_proc_1_1_Pipeline_VITIS_...
Compiling module xil_defaultlib.example_proc_1_1_Pipeline_VITIS_...
Compiling module xil_defaultlib.example_proc_1_1
Compiling module xil_defaultlib.example_proc_1_2_Pipeline_VITIS_...
Compiling module xil_defaultlib.example_proc_1_2_Pipeline_VITIS_...
Compiling module xil_defaultlib.example_proc_1_2
Compiling module xil_defaultlib.example_fifo_w32_d10_S_shiftReg
Compiling module xil_defaultlib.example_fifo_w32_d10_S
Compiling module xil_defaultlib.example_fifo_w32_d2_S_shiftReg
Compiling module xil_defaultlib.example_fifo_w32_d2_S
Compiling module xil_defaultlib.example_start_for_proc_1_2_U0_sh...
Compiling module xil_defaultlib.example_start_for_proc_1_2_U0
Compiling module xil_defaultlib.example_proc_1
Compiling module xil_defaultlib.example_proc_2_1_Pipeline_VITIS_...
Compiling module xil_defaultlib.example_proc_2_1_Pipeline_VITIS_...
Compiling module xil_defaultlib.example_proc_2_1
Compiling module xil_defaultlib.example_flow_control_loop_pipe
Compiling module xil_defaultlib.example_proc_2_2
Compiling module xil_defaultlib.example_fifo_w32_d10_S_x_shiftRe...
Compiling module xil_defaultlib.example_fifo_w32_d10_S_x
Compiling module xil_defaultlib.example_fifo_w32_d2_S_x_shiftReg
Compiling module xil_defaultlib.example_fifo_w32_d2_S_x
Compiling module xil_defaultlib.example_start_for_proc_2_2_U0_sh...
Compiling module xil_defaultlib.example_start_for_proc_2_2_U0
Compiling module xil_defaultlib.example_proc_2
Compiling module xil_defaultlib.example_fifo_w32_d10_S_x0_shiftR...
Compiling module xil_defaultlib.example_fifo_w32_d10_S_x0
Compiling module xil_defaultlib.example_fifo_w32_d2_S_x0_shiftRe...
Compiling module xil_defaultlib.example_fifo_w32_d2_S_x0
Compiling module xil_defaultlib.example_start_for_proc_2_U0_shif...
Compiling module xil_defaultlib.example_start_for_proc_2_U0
Compiling module xil_defaultlib.example
Compiling module xil_defaultlib.AESL_autofifo_A
Compiling module xil_defaultlib.AESL_autofifo_B
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_example_top
Compiling module work.glbl
Built simulation snapshot example

****** xsim v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/example/xsim_script.tcl
# xsim {example} -autoloadwcfg -tclbatch {example.tcl}
Time resolution is 1 ps
source example.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 4 [0.00%] @ "127000"
// RTL Simulation : 1 / 4 [82.35%] @ "860000"
// RTL Simulation : 2 / 4 [82.35%] @ "1194000"
// RTL Simulation : 3 / 4 [82.35%] @ "1567000"
// RTL Simulation : 4 / 4 [100.00%] @ "1901000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1980990 ps : File "D:/programs/Xlinx/2022_HLS_Projects/Lab_Vitis/Lab_A/deadlock/proj/solution1/sim/verilog/example.autotb.v" Line 269
## quit
INFO: [Common 17-206] Exiting xsim at Sat Oct  1 20:11:48 2022...
WARNING: Hls::stream 'hls::stream<int, 0>1' contains leftover data, which may result in RTL simulation hanging.
