 
****************************************
Report : qor
Design : s15850
Version: M-2016.12-SP1
Date   : Mon Mar  6 15:57:47 2023
****************************************


  Timing Path Group 'ideal_clock1'
  -----------------------------------
  Levels of Logic:              23.00
  Critical Path Length:          8.30
  Critical Path Slack:           0.00
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               1652
  Buf/Inv Cell Count:             207
  Buf Cell Count:                  34
  Inv Cell Count:                 173
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1210
  Sequential Cell Count:          442
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     2802.700053
  Noncombinational Area:  2920.622944
  Buf/Inv Area:            288.961732
  Total Buffer Area:            69.13
  Total Inverter Area:         219.83
  Macro/Black Box Area:      0.000000
  Net Area:               1156.772438
  -----------------------------------
  Cell Area:              5723.322997
  Design Area:            6880.095435


  Design Rules
  -----------------------------------
  Total Number of Nets:          1867
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.05
  Logic Optimization:                  1.85
  Mapping Optimization:                7.64
  -----------------------------------------
  Overall Compile Time:               23.83
  Overall Compile Wall Clock Time:    24.27

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
