// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_vcd_c.h"
#include "Vopentitan_soc_top__Syms.h"


//======================

void Vopentitan_soc_top::trace(VerilatedVcdC* tfp, int, int) {
    tfp->spTrace()->addInitCb(&traceInit, __VlSymsp);
    traceRegister(tfp->spTrace());
}

void Vopentitan_soc_top::traceInit(void* userp, VerilatedVcd* tracep, uint32_t code) {
    // Callback from tracep->open()
    Vopentitan_soc_top__Syms* __restrict vlSymsp = static_cast<Vopentitan_soc_top__Syms*>(userp);
    if (!vlSymsp->_vm_contextp__->calcUnusedSigs()) {
        VL_FATAL_MT(__FILE__, __LINE__, __FILE__,
                        "Turning on wave traces requires Verilated::traceEverOn(true) call before time 0.");
    }
    vlSymsp->__Vm_baseCode = code;
    tracep->module(vlSymsp->name());
    tracep->scopeEscape(' ');
    Vopentitan_soc_top::traceInitTop(vlSymsp, tracep);
    tracep->scopeEscape('.');
}

//======================


void Vopentitan_soc_top::traceInitTop(void* userp, VerilatedVcd* tracep) {
    Vopentitan_soc_top__Syms* __restrict vlSymsp = static_cast<Vopentitan_soc_top__Syms*>(userp);
    Vopentitan_soc_top* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    {
        vlTOPp->traceInitSub0(userp, tracep);
        vlTOPp->traceInitSub1(userp, tracep);
    }
}

void Vopentitan_soc_top::traceInitSub0(void* userp, VerilatedVcd* tracep) {
    Vopentitan_soc_top__Syms* __restrict vlSymsp = static_cast<Vopentitan_soc_top__Syms*>(userp);
    Vopentitan_soc_top* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+4163,"clk_i", false,-1);
        tracep->declBit(c+4164,"rst_ni", false,-1);
        tracep->declBus(c+4165,"gpio_i", false,-1, 19,0);
        tracep->declBus(c+4166,"gpio_o", false,-1, 19,0);
        tracep->declBit(c+4167,"uart_tx", false,-1);
        tracep->declBit(c+4168,"uart_rx", false,-1);
        tracep->declBit(c+4163,"opentitan_soc_top clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top rst_ni", false,-1);
        tracep->declBus(c+4165,"opentitan_soc_top gpio_i", false,-1, 19,0);
        tracep->declBus(c+4166,"opentitan_soc_top gpio_o", false,-1, 19,0);
        tracep->declBit(c+4167,"opentitan_soc_top uart_tx", false,-1);
        tracep->declBit(c+4168,"opentitan_soc_top uart_rx", false,-1);
        tracep->declBus(c+4165,"opentitan_soc_top gpio_in", false,-1, 19,0);
        tracep->declBus(c+3383,"opentitan_soc_top gpio_out", false,-1, 19,0);
        tracep->declBit(c+3097,"opentitan_soc_top ifu_to_xbar\014 a_valid", false,-1);
        tracep->declBus(c+3098,"opentitan_soc_top ifu_to_xbar\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3099,"opentitan_soc_top ifu_to_xbar\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3100,"opentitan_soc_top ifu_to_xbar\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3101,"opentitan_soc_top ifu_to_xbar\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3102,"opentitan_soc_top ifu_to_xbar\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3103,"opentitan_soc_top ifu_to_xbar\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3104,"opentitan_soc_top ifu_to_xbar\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3105,"opentitan_soc_top ifu_to_xbar\014 d_ready", false,-1);
        tracep->declBit(c+3038,"opentitan_soc_top xbar_to_ifu\014 d_valid", false,-1);
        tracep->declBus(c+3039,"opentitan_soc_top xbar_to_ifu\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+3040,"opentitan_soc_top xbar_to_ifu\014 d_param", false,-1, 2,0);
        tracep->declBus(c+3041,"opentitan_soc_top xbar_to_ifu\014 d_size", false,-1, 1,0);
        tracep->declBus(c+3042,"opentitan_soc_top xbar_to_ifu\014 d_source", false,-1, 7,0);
        tracep->declBus(c+3043,"opentitan_soc_top xbar_to_ifu\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+3044,"opentitan_soc_top xbar_to_ifu\014 d_data", false,-1, 31,0);
        tracep->declBit(c+3045,"opentitan_soc_top xbar_to_ifu\014 d_error", false,-1);
        tracep->declBit(c+3046,"opentitan_soc_top xbar_to_ifu\014 a_ready", false,-1);
        tracep->declBit(c+3529,"opentitan_soc_top xbar_to_iccm\014 a_valid", false,-1);
        tracep->declBus(c+3530,"opentitan_soc_top xbar_to_iccm\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3531,"opentitan_soc_top xbar_to_iccm\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3532,"opentitan_soc_top xbar_to_iccm\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3533,"opentitan_soc_top xbar_to_iccm\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3534,"opentitan_soc_top xbar_to_iccm\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3535,"opentitan_soc_top xbar_to_iccm\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3536,"opentitan_soc_top xbar_to_iccm\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3537,"opentitan_soc_top xbar_to_iccm\014 d_ready", false,-1);
        tracep->declBit(c+896,"opentitan_soc_top iccm_to_xbar\014 d_valid", false,-1);
        tracep->declBus(c+897,"opentitan_soc_top iccm_to_xbar\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+898,"opentitan_soc_top iccm_to_xbar\014 d_param", false,-1, 2,0);
        tracep->declBus(c+899,"opentitan_soc_top iccm_to_xbar\014 d_size", false,-1, 1,0);
        tracep->declBus(c+900,"opentitan_soc_top iccm_to_xbar\014 d_source", false,-1, 7,0);
        tracep->declBus(c+901,"opentitan_soc_top iccm_to_xbar\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+902,"opentitan_soc_top iccm_to_xbar\014 d_data", false,-1, 31,0);
        tracep->declBit(c+903,"opentitan_soc_top iccm_to_xbar\014 d_error", false,-1);
        tracep->declBit(c+904,"opentitan_soc_top iccm_to_xbar\014 a_ready", false,-1);
        tracep->declBit(c+1405,"opentitan_soc_top lsu_to_xbar\014 a_valid", false,-1);
        tracep->declBus(c+1406,"opentitan_soc_top lsu_to_xbar\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1407,"opentitan_soc_top lsu_to_xbar\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1408,"opentitan_soc_top lsu_to_xbar\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1409,"opentitan_soc_top lsu_to_xbar\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1410,"opentitan_soc_top lsu_to_xbar\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1411,"opentitan_soc_top lsu_to_xbar\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1412,"opentitan_soc_top lsu_to_xbar\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1413,"opentitan_soc_top lsu_to_xbar\014 d_ready", false,-1);
        tracep->declBit(c+2946,"opentitan_soc_top xbar_to_lsu\014 d_valid", false,-1);
        tracep->declBus(c+2947,"opentitan_soc_top xbar_to_lsu\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+2948,"opentitan_soc_top xbar_to_lsu\014 d_param", false,-1, 2,0);
        tracep->declBus(c+2949,"opentitan_soc_top xbar_to_lsu\014 d_size", false,-1, 1,0);
        tracep->declBus(c+2950,"opentitan_soc_top xbar_to_lsu\014 d_source", false,-1, 7,0);
        tracep->declBus(c+2951,"opentitan_soc_top xbar_to_lsu\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+2952,"opentitan_soc_top xbar_to_lsu\014 d_data", false,-1, 31,0);
        tracep->declBit(c+2953,"opentitan_soc_top xbar_to_lsu\014 d_error", false,-1);
        tracep->declBit(c+2954,"opentitan_soc_top xbar_to_lsu\014 a_ready", false,-1);
        tracep->declBit(c+1792,"opentitan_soc_top xbar_to_dccm\014 a_valid", false,-1);
        tracep->declBus(c+1793,"opentitan_soc_top xbar_to_dccm\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1794,"opentitan_soc_top xbar_to_dccm\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1795,"opentitan_soc_top xbar_to_dccm\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1796,"opentitan_soc_top xbar_to_dccm\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1797,"opentitan_soc_top xbar_to_dccm\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1798,"opentitan_soc_top xbar_to_dccm\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1799,"opentitan_soc_top xbar_to_dccm\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1800,"opentitan_soc_top xbar_to_dccm\014 d_ready", false,-1);
        tracep->declBit(c+923,"opentitan_soc_top dccm_to_xbar\014 d_valid", false,-1);
        tracep->declBus(c+924,"opentitan_soc_top dccm_to_xbar\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+925,"opentitan_soc_top dccm_to_xbar\014 d_param", false,-1, 2,0);
        tracep->declBus(c+926,"opentitan_soc_top dccm_to_xbar\014 d_size", false,-1, 1,0);
        tracep->declBus(c+927,"opentitan_soc_top dccm_to_xbar\014 d_source", false,-1, 7,0);
        tracep->declBus(c+928,"opentitan_soc_top dccm_to_xbar\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+929,"opentitan_soc_top dccm_to_xbar\014 d_data", false,-1, 31,0);
        tracep->declBit(c+930,"opentitan_soc_top dccm_to_xbar\014 d_error", false,-1);
        tracep->declBit(c+931,"opentitan_soc_top dccm_to_xbar\014 a_ready", false,-1);
        tracep->declBit(c+1801,"opentitan_soc_top xbar_to_gpio\014 a_valid", false,-1);
        tracep->declBus(c+1802,"opentitan_soc_top xbar_to_gpio\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1803,"opentitan_soc_top xbar_to_gpio\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1804,"opentitan_soc_top xbar_to_gpio\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1805,"opentitan_soc_top xbar_to_gpio\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1806,"opentitan_soc_top xbar_to_gpio\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1807,"opentitan_soc_top xbar_to_gpio\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1808,"opentitan_soc_top xbar_to_gpio\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1809,"opentitan_soc_top xbar_to_gpio\014 d_ready", false,-1);
        tracep->declBit(c+628,"opentitan_soc_top gpio_to_xbar\014 d_valid", false,-1);
        tracep->declBus(c+629,"opentitan_soc_top gpio_to_xbar\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+630,"opentitan_soc_top gpio_to_xbar\014 d_param", false,-1, 2,0);
        tracep->declBus(c+631,"opentitan_soc_top gpio_to_xbar\014 d_size", false,-1, 1,0);
        tracep->declBus(c+632,"opentitan_soc_top gpio_to_xbar\014 d_source", false,-1, 7,0);
        tracep->declBus(c+633,"opentitan_soc_top gpio_to_xbar\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+634,"opentitan_soc_top gpio_to_xbar\014 d_data", false,-1, 31,0);
        tracep->declBit(c+635,"opentitan_soc_top gpio_to_xbar\014 d_error", false,-1);
        tracep->declBit(c+636,"opentitan_soc_top gpio_to_xbar\014 a_ready", false,-1);
        tracep->declBit(c+4445,"opentitan_soc_top xbar_to_ldo1\014 a_valid", false,-1);
        tracep->declBus(c+4446,"opentitan_soc_top xbar_to_ldo1\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+4447,"opentitan_soc_top xbar_to_ldo1\014 a_param", false,-1, 2,0);
        tracep->declBus(c+4448,"opentitan_soc_top xbar_to_ldo1\014 a_size", false,-1, 1,0);
        tracep->declBus(c+4449,"opentitan_soc_top xbar_to_ldo1\014 a_source", false,-1, 7,0);
        tracep->declBus(c+4450,"opentitan_soc_top xbar_to_ldo1\014 a_address", false,-1, 31,0);
        tracep->declBus(c+4451,"opentitan_soc_top xbar_to_ldo1\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+4452,"opentitan_soc_top xbar_to_ldo1\014 a_data", false,-1, 31,0);
        tracep->declBit(c+4453,"opentitan_soc_top xbar_to_ldo1\014 d_ready", false,-1);
        tracep->declBit(c+4454,"opentitan_soc_top ldo1_to_xbar\014 d_valid", false,-1);
        tracep->declBus(c+4455,"opentitan_soc_top ldo1_to_xbar\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+4456,"opentitan_soc_top ldo1_to_xbar\014 d_param", false,-1, 2,0);
        tracep->declBus(c+4457,"opentitan_soc_top ldo1_to_xbar\014 d_size", false,-1, 1,0);
        tracep->declBus(c+4458,"opentitan_soc_top ldo1_to_xbar\014 d_source", false,-1, 7,0);
        tracep->declBus(c+4459,"opentitan_soc_top ldo1_to_xbar\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+4460,"opentitan_soc_top ldo1_to_xbar\014 d_data", false,-1, 31,0);
        tracep->declBit(c+4461,"opentitan_soc_top ldo1_to_xbar\014 d_error", false,-1);
        tracep->declBit(c+4462,"opentitan_soc_top ldo1_to_xbar\014 a_ready", false,-1);
        tracep->declBit(c+4463,"opentitan_soc_top xbar_to_ldo2\014 a_valid", false,-1);
        tracep->declBus(c+4464,"opentitan_soc_top xbar_to_ldo2\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+4465,"opentitan_soc_top xbar_to_ldo2\014 a_param", false,-1, 2,0);
        tracep->declBus(c+4466,"opentitan_soc_top xbar_to_ldo2\014 a_size", false,-1, 1,0);
        tracep->declBus(c+4467,"opentitan_soc_top xbar_to_ldo2\014 a_source", false,-1, 7,0);
        tracep->declBus(c+4468,"opentitan_soc_top xbar_to_ldo2\014 a_address", false,-1, 31,0);
        tracep->declBus(c+4469,"opentitan_soc_top xbar_to_ldo2\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+4470,"opentitan_soc_top xbar_to_ldo2\014 a_data", false,-1, 31,0);
        tracep->declBit(c+4471,"opentitan_soc_top xbar_to_ldo2\014 d_ready", false,-1);
        tracep->declBit(c+4472,"opentitan_soc_top ldo2_to_xbar\014 d_valid", false,-1);
        tracep->declBus(c+4473,"opentitan_soc_top ldo2_to_xbar\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+4474,"opentitan_soc_top ldo2_to_xbar\014 d_param", false,-1, 2,0);
        tracep->declBus(c+4475,"opentitan_soc_top ldo2_to_xbar\014 d_size", false,-1, 1,0);
        tracep->declBus(c+4476,"opentitan_soc_top ldo2_to_xbar\014 d_source", false,-1, 7,0);
        tracep->declBus(c+4477,"opentitan_soc_top ldo2_to_xbar\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+4478,"opentitan_soc_top ldo2_to_xbar\014 d_data", false,-1, 31,0);
        tracep->declBit(c+4479,"opentitan_soc_top ldo2_to_xbar\014 d_error", false,-1);
        tracep->declBit(c+4480,"opentitan_soc_top ldo2_to_xbar\014 a_ready", false,-1);
        tracep->declBit(c+4481,"opentitan_soc_top xbar_to_dcdc\014 a_valid", false,-1);
        tracep->declBus(c+4482,"opentitan_soc_top xbar_to_dcdc\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+4483,"opentitan_soc_top xbar_to_dcdc\014 a_param", false,-1, 2,0);
        tracep->declBus(c+4484,"opentitan_soc_top xbar_to_dcdc\014 a_size", false,-1, 1,0);
        tracep->declBus(c+4485,"opentitan_soc_top xbar_to_dcdc\014 a_source", false,-1, 7,0);
        tracep->declBus(c+4486,"opentitan_soc_top xbar_to_dcdc\014 a_address", false,-1, 31,0);
        tracep->declBus(c+4487,"opentitan_soc_top xbar_to_dcdc\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+4488,"opentitan_soc_top xbar_to_dcdc\014 a_data", false,-1, 31,0);
        tracep->declBit(c+4489,"opentitan_soc_top xbar_to_dcdc\014 d_ready", false,-1);
        tracep->declBit(c+4490,"opentitan_soc_top dcdc_to_xbar\014 d_valid", false,-1);
        tracep->declBus(c+4491,"opentitan_soc_top dcdc_to_xbar\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+4492,"opentitan_soc_top dcdc_to_xbar\014 d_param", false,-1, 2,0);
        tracep->declBus(c+4493,"opentitan_soc_top dcdc_to_xbar\014 d_size", false,-1, 1,0);
        tracep->declBus(c+4494,"opentitan_soc_top dcdc_to_xbar\014 d_source", false,-1, 7,0);
        tracep->declBus(c+4495,"opentitan_soc_top dcdc_to_xbar\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+4496,"opentitan_soc_top dcdc_to_xbar\014 d_data", false,-1, 31,0);
        tracep->declBit(c+4497,"opentitan_soc_top dcdc_to_xbar\014 d_error", false,-1);
        tracep->declBit(c+4498,"opentitan_soc_top dcdc_to_xbar\014 a_ready", false,-1);
        tracep->declBit(c+4499,"opentitan_soc_top xbar_to_pll1\014 a_valid", false,-1);
        tracep->declBus(c+4500,"opentitan_soc_top xbar_to_pll1\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+4501,"opentitan_soc_top xbar_to_pll1\014 a_param", false,-1, 2,0);
        tracep->declBus(c+4502,"opentitan_soc_top xbar_to_pll1\014 a_size", false,-1, 1,0);
        tracep->declBus(c+4503,"opentitan_soc_top xbar_to_pll1\014 a_source", false,-1, 7,0);
        tracep->declBus(c+4504,"opentitan_soc_top xbar_to_pll1\014 a_address", false,-1, 31,0);
        tracep->declBus(c+4505,"opentitan_soc_top xbar_to_pll1\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+4506,"opentitan_soc_top xbar_to_pll1\014 a_data", false,-1, 31,0);
        tracep->declBit(c+4507,"opentitan_soc_top xbar_to_pll1\014 d_ready", false,-1);
        tracep->declBit(c+4508,"opentitan_soc_top pll1_to_xbar\014 d_valid", false,-1);
        tracep->declBus(c+4509,"opentitan_soc_top pll1_to_xbar\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+4510,"opentitan_soc_top pll1_to_xbar\014 d_param", false,-1, 2,0);
        tracep->declBus(c+4511,"opentitan_soc_top pll1_to_xbar\014 d_size", false,-1, 1,0);
        tracep->declBus(c+4512,"opentitan_soc_top pll1_to_xbar\014 d_source", false,-1, 7,0);
        tracep->declBus(c+4513,"opentitan_soc_top pll1_to_xbar\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+4514,"opentitan_soc_top pll1_to_xbar\014 d_data", false,-1, 31,0);
        tracep->declBit(c+4515,"opentitan_soc_top pll1_to_xbar\014 d_error", false,-1);
        tracep->declBit(c+4516,"opentitan_soc_top pll1_to_xbar\014 a_ready", false,-1);
        tracep->declBit(c+1810,"opentitan_soc_top xbar_to_tsen1\014 a_valid", false,-1);
        tracep->declBus(c+1811,"opentitan_soc_top xbar_to_tsen1\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1812,"opentitan_soc_top xbar_to_tsen1\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1813,"opentitan_soc_top xbar_to_tsen1\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1814,"opentitan_soc_top xbar_to_tsen1\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1815,"opentitan_soc_top xbar_to_tsen1\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1816,"opentitan_soc_top xbar_to_tsen1\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1817,"opentitan_soc_top xbar_to_tsen1\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1818,"opentitan_soc_top xbar_to_tsen1\014 d_ready", false,-1);
        tracep->declBit(c+637,"opentitan_soc_top tsen1_to_xbar\014 d_valid", false,-1);
        tracep->declBus(c+638,"opentitan_soc_top tsen1_to_xbar\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+639,"opentitan_soc_top tsen1_to_xbar\014 d_param", false,-1, 2,0);
        tracep->declBus(c+640,"opentitan_soc_top tsen1_to_xbar\014 d_size", false,-1, 1,0);
        tracep->declBus(c+641,"opentitan_soc_top tsen1_to_xbar\014 d_source", false,-1, 7,0);
        tracep->declBus(c+642,"opentitan_soc_top tsen1_to_xbar\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+643,"opentitan_soc_top tsen1_to_xbar\014 d_data", false,-1, 31,0);
        tracep->declBit(c+644,"opentitan_soc_top tsen1_to_xbar\014 d_error", false,-1);
        tracep->declBit(c+645,"opentitan_soc_top tsen1_to_xbar\014 a_ready", false,-1);
        tracep->declBit(c+4517,"opentitan_soc_top xbar_to_tsen2\014 a_valid", false,-1);
        tracep->declBus(c+4518,"opentitan_soc_top xbar_to_tsen2\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+4519,"opentitan_soc_top xbar_to_tsen2\014 a_param", false,-1, 2,0);
        tracep->declBus(c+4520,"opentitan_soc_top xbar_to_tsen2\014 a_size", false,-1, 1,0);
        tracep->declBus(c+4521,"opentitan_soc_top xbar_to_tsen2\014 a_source", false,-1, 7,0);
        tracep->declBus(c+4522,"opentitan_soc_top xbar_to_tsen2\014 a_address", false,-1, 31,0);
        tracep->declBus(c+4523,"opentitan_soc_top xbar_to_tsen2\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+4524,"opentitan_soc_top xbar_to_tsen2\014 a_data", false,-1, 31,0);
        tracep->declBit(c+4525,"opentitan_soc_top xbar_to_tsen2\014 d_ready", false,-1);
        tracep->declBit(c+4526,"opentitan_soc_top tsen2_to_xbar\014 d_valid", false,-1);
        tracep->declBus(c+4527,"opentitan_soc_top tsen2_to_xbar\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+4528,"opentitan_soc_top tsen2_to_xbar\014 d_param", false,-1, 2,0);
        tracep->declBus(c+4529,"opentitan_soc_top tsen2_to_xbar\014 d_size", false,-1, 1,0);
        tracep->declBus(c+4530,"opentitan_soc_top tsen2_to_xbar\014 d_source", false,-1, 7,0);
        tracep->declBus(c+4531,"opentitan_soc_top tsen2_to_xbar\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+4532,"opentitan_soc_top tsen2_to_xbar\014 d_data", false,-1, 31,0);
        tracep->declBit(c+4533,"opentitan_soc_top tsen2_to_xbar\014 d_error", false,-1);
        tracep->declBit(c+4534,"opentitan_soc_top tsen2_to_xbar\014 a_ready", false,-1);
        tracep->declBit(c+4535,"opentitan_soc_top xbar_to_dap\014 a_valid", false,-1);
        tracep->declBus(c+4536,"opentitan_soc_top xbar_to_dap\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+4537,"opentitan_soc_top xbar_to_dap\014 a_param", false,-1, 2,0);
        tracep->declBus(c+4538,"opentitan_soc_top xbar_to_dap\014 a_size", false,-1, 1,0);
        tracep->declBus(c+4539,"opentitan_soc_top xbar_to_dap\014 a_source", false,-1, 7,0);
        tracep->declBus(c+4540,"opentitan_soc_top xbar_to_dap\014 a_address", false,-1, 31,0);
        tracep->declBus(c+4541,"opentitan_soc_top xbar_to_dap\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+4542,"opentitan_soc_top xbar_to_dap\014 a_data", false,-1, 31,0);
        tracep->declBit(c+4543,"opentitan_soc_top xbar_to_dap\014 d_ready", false,-1);
        tracep->declBit(c+4544,"opentitan_soc_top dap_to_xbar\014 d_valid", false,-1);
        tracep->declBus(c+4545,"opentitan_soc_top dap_to_xbar\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+4546,"opentitan_soc_top dap_to_xbar\014 d_param", false,-1, 2,0);
        tracep->declBus(c+4547,"opentitan_soc_top dap_to_xbar\014 d_size", false,-1, 1,0);
        tracep->declBus(c+4548,"opentitan_soc_top dap_to_xbar\014 d_source", false,-1, 7,0);
        tracep->declBus(c+4549,"opentitan_soc_top dap_to_xbar\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+4550,"opentitan_soc_top dap_to_xbar\014 d_data", false,-1, 31,0);
        tracep->declBit(c+4551,"opentitan_soc_top dap_to_xbar\014 d_error", false,-1);
        tracep->declBit(c+4552,"opentitan_soc_top dap_to_xbar\014 a_ready", false,-1);
        tracep->declBit(c+1819,"opentitan_soc_top plic_req\014 a_valid", false,-1);
        tracep->declBus(c+1820,"opentitan_soc_top plic_req\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1821,"opentitan_soc_top plic_req\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1822,"opentitan_soc_top plic_req\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1823,"opentitan_soc_top plic_req\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1824,"opentitan_soc_top plic_req\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1825,"opentitan_soc_top plic_req\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1826,"opentitan_soc_top plic_req\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1827,"opentitan_soc_top plic_req\014 d_ready", false,-1);
        tracep->declBit(c+351,"opentitan_soc_top plic_resp\014 d_valid", false,-1);
        tracep->declBus(c+352,"opentitan_soc_top plic_resp\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+353,"opentitan_soc_top plic_resp\014 d_param", false,-1, 2,0);
        tracep->declBus(c+354,"opentitan_soc_top plic_resp\014 d_size", false,-1, 1,0);
        tracep->declBus(c+355,"opentitan_soc_top plic_resp\014 d_source", false,-1, 7,0);
        tracep->declBus(c+356,"opentitan_soc_top plic_resp\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+357,"opentitan_soc_top plic_resp\014 d_data", false,-1, 31,0);
        tracep->declBit(c+358,"opentitan_soc_top plic_resp\014 d_error", false,-1);
        tracep->declBit(c+359,"opentitan_soc_top plic_resp\014 a_ready", false,-1);
        tracep->declBit(c+1828,"opentitan_soc_top xbar_to_uart\014 a_valid", false,-1);
        tracep->declBus(c+1829,"opentitan_soc_top xbar_to_uart\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1830,"opentitan_soc_top xbar_to_uart\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1831,"opentitan_soc_top xbar_to_uart\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1832,"opentitan_soc_top xbar_to_uart\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1833,"opentitan_soc_top xbar_to_uart\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1834,"opentitan_soc_top xbar_to_uart\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1835,"opentitan_soc_top xbar_to_uart\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1836,"opentitan_soc_top xbar_to_uart\014 d_ready", false,-1);
        tracep->declBit(c+619,"opentitan_soc_top uart_to_xbar\014 d_valid", false,-1);
        tracep->declBus(c+620,"opentitan_soc_top uart_to_xbar\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+621,"opentitan_soc_top uart_to_xbar\014 d_param", false,-1, 2,0);
        tracep->declBus(c+622,"opentitan_soc_top uart_to_xbar\014 d_size", false,-1, 1,0);
        tracep->declBus(c+623,"opentitan_soc_top uart_to_xbar\014 d_source", false,-1, 7,0);
        tracep->declBus(c+624,"opentitan_soc_top uart_to_xbar\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+625,"opentitan_soc_top uart_to_xbar\014 d_data", false,-1, 31,0);
        tracep->declBit(c+626,"opentitan_soc_top uart_to_xbar\014 d_error", false,-1);
        tracep->declBit(c+627,"opentitan_soc_top uart_to_xbar\014 a_ready", false,-1);
        tracep->declQuad(c+4169,"opentitan_soc_top intr_vector", false,-1, 32,0);
        tracep->declBus(c+3357,"opentitan_soc_top intr_gpio", false,-1, 31,0);
        tracep->declBit(c+3349,"opentitan_soc_top intr_uart0_tx_watermark", false,-1);
        tracep->declBit(c+3350,"opentitan_soc_top intr_uart0_rx_watermark", false,-1);
        tracep->declBit(c+3351,"opentitan_soc_top intr_uart0_tx_empty", false,-1);
        tracep->declBit(c+3352,"opentitan_soc_top intr_uart0_rx_overflow", false,-1);
        tracep->declBit(c+3353,"opentitan_soc_top intr_uart0_rx_frame_err", false,-1);
        tracep->declBit(c+3354,"opentitan_soc_top intr_uart0_rx_break_err", false,-1);
        tracep->declBit(c+3355,"opentitan_soc_top intr_uart0_rx_timeout", false,-1);
        tracep->declBit(c+3356,"opentitan_soc_top intr_uart0_rx_parity_err", false,-1);
        tracep->declBit(c+482,"opentitan_soc_top intr_req", false,-1);
        tracep->declBus(c+4553,"opentitan_soc_top gpio_intr", false,-1, 31,0);
        tracep->declQuad(c+4171,"opentitan_soc_top clk_count", false,-1, 63,0);
        tracep->declBit(c+4554,"opentitan_soc_top intr_timer", false,-1);
        tracep->declBit(c+4173,"opentitan_soc_top re_o", false,-1);
        tracep->declBit(c+4174,"opentitan_soc_top we_o", false,-1);
        tracep->declBit(c+4555,"opentitan_soc_top addr_o", false,-1);
        tracep->declBit(c+1837,"opentitan_soc_top wdata_o", false,-1);
        tracep->declBit(c+1838,"opentitan_soc_top be_o", false,-1);
        tracep->declBit(c+4556,"opentitan_soc_top rdata_i", false,-1);
        tracep->declBit(c+4557,"opentitan_soc_top error_i", false,-1);
        tracep->declBit(c+4558,"opentitan_soc_top CLK_REF", false,-1);
        tracep->declBit(c+4559,"opentitan_soc_top CLK_LC", false,-1);
        tracep->declBit(c+4560,"opentitan_soc_top clock", false,-1);
        tracep->declBit(c+4561,"opentitan_soc_top system_rst_ni", false,-1);
        tracep->declBit(c+4562,"opentitan_soc_top u_top PMPEnable", false,-1);
        tracep->declBus(c+4563,"opentitan_soc_top u_top PMPGranularity", false,-1, 31,0);
        tracep->declBus(c+4563,"opentitan_soc_top u_top PMPNumRegions", false,-1, 31,0);
        tracep->declBus(c+4563,"opentitan_soc_top u_top MHPMCounterNum", false,-1, 31,0);
        tracep->declBus(c+4564,"opentitan_soc_top u_top MHPMCounterWidth", false,-1, 31,0);
        tracep->declBit(c+4562,"opentitan_soc_top u_top RV32E", false,-1);
        tracep->declBit(c+4562,"opentitan_soc_top u_top BranchTargetALU", false,-1);
        tracep->declBit(c+4565,"opentitan_soc_top u_top WritebackStage", false,-1);
        tracep->declBit(c+4562,"opentitan_soc_top u_top ICache", false,-1);
        tracep->declBit(c+4562,"opentitan_soc_top u_top ICacheECC", false,-1);
        tracep->declBit(c+4562,"opentitan_soc_top u_top BranchPredictor", false,-1);
        tracep->declBit(c+4562,"opentitan_soc_top u_top DbgTriggerEn", false,-1);
        tracep->declBus(c+4566,"opentitan_soc_top u_top DbgHwBreakNum", false,-1, 31,0);
        tracep->declBit(c+4562,"opentitan_soc_top u_top SecureIbex", false,-1);
        tracep->declBus(c+4563,"opentitan_soc_top u_top DmHaltAddr", false,-1, 31,0);
        tracep->declBus(c+4563,"opentitan_soc_top u_top DmExceptionAddr", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top u_top clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top u_top rst_ni", false,-1);
        tracep->declBit(c+4567,"opentitan_soc_top u_top ram_cfg_i", false,-1);
        tracep->declBit(c+4568,"opentitan_soc_top u_top scan_rst_ni", false,-1);
        tracep->declBit(c+2882,"opentitan_soc_top u_top crash_dump_o", false,-1);
        tracep->declBit(c+3038,"opentitan_soc_top u_top tl_i_i\014 d_valid", false,-1);
        tracep->declBus(c+3039,"opentitan_soc_top u_top tl_i_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+3040,"opentitan_soc_top u_top tl_i_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+3041,"opentitan_soc_top u_top tl_i_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+3042,"opentitan_soc_top u_top tl_i_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+3043,"opentitan_soc_top u_top tl_i_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+3044,"opentitan_soc_top u_top tl_i_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+3045,"opentitan_soc_top u_top tl_i_i\014 d_error", false,-1);
        tracep->declBit(c+3046,"opentitan_soc_top u_top tl_i_i\014 a_ready", false,-1);
        tracep->declBit(c+3097,"opentitan_soc_top u_top tl_i_o\014 a_valid", false,-1);
        tracep->declBus(c+3098,"opentitan_soc_top u_top tl_i_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3099,"opentitan_soc_top u_top tl_i_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3100,"opentitan_soc_top u_top tl_i_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3101,"opentitan_soc_top u_top tl_i_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3102,"opentitan_soc_top u_top tl_i_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3103,"opentitan_soc_top u_top tl_i_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3104,"opentitan_soc_top u_top tl_i_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3105,"opentitan_soc_top u_top tl_i_o\014 d_ready", false,-1);
        tracep->declBit(c+2946,"opentitan_soc_top u_top tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+2947,"opentitan_soc_top u_top tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+2948,"opentitan_soc_top u_top tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+2949,"opentitan_soc_top u_top tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+2950,"opentitan_soc_top u_top tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+2951,"opentitan_soc_top u_top tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+2952,"opentitan_soc_top u_top tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+2953,"opentitan_soc_top u_top tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+2954,"opentitan_soc_top u_top tl_d_i\014 a_ready", false,-1);
        tracep->declBit(c+1405,"opentitan_soc_top u_top tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+1406,"opentitan_soc_top u_top tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1407,"opentitan_soc_top u_top tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1408,"opentitan_soc_top u_top tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1409,"opentitan_soc_top u_top tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1410,"opentitan_soc_top u_top tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1411,"opentitan_soc_top u_top tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1412,"opentitan_soc_top u_top tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1413,"opentitan_soc_top u_top tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+4567,"opentitan_soc_top u_top test_en_i", false,-1);
        tracep->declBus(c+4569,"opentitan_soc_top u_top hart_id_i", false,-1, 31,0);
        tracep->declBus(c+4570,"opentitan_soc_top u_top boot_addr_i", false,-1, 31,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_top irq_software_i", false,-1);
        tracep->declBit(c+4554,"opentitan_soc_top u_top irq_timer_i", false,-1);
        tracep->declBit(c+482,"opentitan_soc_top u_top irq_external_i", false,-1);
        tracep->declBus(c+4572,"opentitan_soc_top u_top irq_fast_i", false,-1, 14,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_top irq_nm_i", false,-1);
        tracep->declBit(c+4567,"opentitan_soc_top u_top fetch_enable_i", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top u_top alert_minor_o", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top u_top alert_major_o", false,-1);
        tracep->declBit(c+4175,"opentitan_soc_top u_top core_sleep_o", false,-1);
        tracep->declBit(c+4176,"opentitan_soc_top u_top instr_req", false,-1);
        tracep->declBit(c+3047,"opentitan_soc_top u_top instr_gnt", false,-1);
        tracep->declBit(c+3048,"opentitan_soc_top u_top instr_rvalid", false,-1);
        tracep->declBus(c+3032,"opentitan_soc_top u_top instr_addr", false,-1, 31,0);
        tracep->declBus(c+3049,"opentitan_soc_top u_top instr_rdata", false,-1, 31,0);
        tracep->declBit(c+3050,"opentitan_soc_top u_top instr_err", false,-1);
        tracep->declBit(c+4177,"opentitan_soc_top u_top data_req", false,-1);
        tracep->declBit(c+2955,"opentitan_soc_top u_top data_gnt", false,-1);
        tracep->declBit(c+2956,"opentitan_soc_top u_top data_rvalid", false,-1);
        tracep->declBit(c+292,"opentitan_soc_top u_top data_we", false,-1);
        tracep->declBus(c+1381,"opentitan_soc_top u_top data_be", false,-1, 3,0);
        tracep->declBus(c+1382,"opentitan_soc_top u_top data_addr", false,-1, 31,0);
        tracep->declBus(c+1383,"opentitan_soc_top u_top data_wdata", false,-1, 31,0);
        tracep->declBus(c+2957,"opentitan_soc_top u_top data_rdata", false,-1, 31,0);
        tracep->declBit(c+2958,"opentitan_soc_top u_top data_err", false,-1);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core PMPEnable", false,-1, 0,0);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core PMPGranularity", false,-1, 31,0);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core PMPNumRegions", false,-1, 31,0);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core MHPMCounterNum", false,-1, 31,0);
        tracep->declBus(c+4574,"opentitan_soc_top u_top u_core MHPMCounterWidth", false,-1, 31,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core RV32E", false,-1, 0,0);
        tracep->declBus(c+4575,"opentitan_soc_top u_top u_core ibex_pkg_RV32MFast", false,-1, 31,0);
        tracep->declBus(c+4575,"opentitan_soc_top u_top u_core RV32M", false,-1, 31,0);
        tracep->declBus(c+4576,"opentitan_soc_top u_top u_core ibex_pkg_RV32BNone", false,-1, 31,0);
        tracep->declBus(c+4576,"opentitan_soc_top u_top u_core RV32B", false,-1, 31,0);
        tracep->declBus(c+4576,"opentitan_soc_top u_top u_core ibex_pkg_RegFileFF", false,-1, 31,0);
        tracep->declBus(c+4576,"opentitan_soc_top u_top u_core RegFile", false,-1, 31,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core BranchTargetALU", false,-1, 0,0);
        tracep->declBus(c+4577,"opentitan_soc_top u_top u_core WritebackStage", false,-1, 0,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core ICache", false,-1, 0,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core ICacheECC", false,-1, 0,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core BranchPredictor", false,-1, 0,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core DbgTriggerEn", false,-1, 0,0);
        tracep->declBus(c+4578,"opentitan_soc_top u_top u_core DbgHwBreakNum", false,-1, 31,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core SecureIbex", false,-1, 0,0);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core DmHaltAddr", false,-1, 31,0);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core DmExceptionAddr", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top u_top u_core clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top u_top u_core rst_ni", false,-1);
        tracep->declBit(c+4567,"opentitan_soc_top u_top u_core test_en_i", false,-1);
        tracep->declBus(c+4579,"opentitan_soc_top u_top u_core ram_cfg_i", false,-1, 9,0);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core hart_id_i", false,-1, 31,0);
        tracep->declBus(c+4570,"opentitan_soc_top u_top u_core boot_addr_i", false,-1, 31,0);
        tracep->declBit(c+4176,"opentitan_soc_top u_top u_core instr_req_o", false,-1);
        tracep->declBit(c+3047,"opentitan_soc_top u_top u_core instr_gnt_i", false,-1);
        tracep->declBit(c+3048,"opentitan_soc_top u_top u_core instr_rvalid_i", false,-1);
        tracep->declBus(c+3032,"opentitan_soc_top u_top u_core instr_addr_o", false,-1, 31,0);
        tracep->declBus(c+3049,"opentitan_soc_top u_top u_core instr_rdata_i", false,-1, 31,0);
        tracep->declBit(c+3050,"opentitan_soc_top u_top u_core instr_err_i", false,-1);
        tracep->declBit(c+4177,"opentitan_soc_top u_top u_core data_req_o", false,-1);
        tracep->declBit(c+2955,"opentitan_soc_top u_top u_core data_gnt_i", false,-1);
        tracep->declBit(c+2956,"opentitan_soc_top u_top u_core data_rvalid_i", false,-1);
        tracep->declBit(c+292,"opentitan_soc_top u_top u_core data_we_o", false,-1);
        tracep->declBus(c+1381,"opentitan_soc_top u_top u_core data_be_o", false,-1, 3,0);
        tracep->declBus(c+1382,"opentitan_soc_top u_top u_core data_addr_o", false,-1, 31,0);
        tracep->declBus(c+1383,"opentitan_soc_top u_top u_core data_wdata_o", false,-1, 31,0);
        tracep->declBus(c+2957,"opentitan_soc_top u_top u_core data_rdata_i", false,-1, 31,0);
        tracep->declBit(c+2958,"opentitan_soc_top u_top u_core data_err_i", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core irq_software_i", false,-1);
        tracep->declBit(c+4554,"opentitan_soc_top u_top u_core irq_timer_i", false,-1);
        tracep->declBit(c+482,"opentitan_soc_top u_top u_core irq_external_i", false,-1);
        tracep->declBus(c+4572,"opentitan_soc_top u_top u_core irq_fast_i", false,-1, 14,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core irq_nm_i", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core debug_req_i", false,-1);
        tracep->declArray(c+2883,"opentitan_soc_top u_top u_core crash_dump_o", false,-1, 127,0);
        tracep->declBit(c+4567,"opentitan_soc_top u_top u_core fetch_enable_i", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core alert_minor_o", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core alert_major_o", false,-1);
        tracep->declBit(c+4175,"opentitan_soc_top u_top u_core core_sleep_o", false,-1);
        tracep->declBit(c+4568,"opentitan_soc_top u_top u_core scan_rst_ni", false,-1);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core Lockstep", false,-1, 0,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core DummyInstructions", false,-1, 0,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core RegFileECC", false,-1, 0,0);
        tracep->declBus(c+4580,"opentitan_soc_top u_top u_core RegFileDataWidth", false,-1, 31,0);
        tracep->declBus(c+4580,"opentitan_soc_top u_top u_core ibex_pkg_BUS_SIZE", false,-1, 31,0);
        tracep->declBus(c+4580,"opentitan_soc_top u_top u_core BusSizeECC", false,-1, 31,0);
        tracep->declBus(c+4581,"opentitan_soc_top u_top u_core ibex_pkg_BUS_BYTES", false,-1, 31,0);
        tracep->declBus(c+4582,"opentitan_soc_top u_top u_core ibex_pkg_IC_LINE_SIZE", false,-1, 31,0);
        tracep->declBus(c+4583,"opentitan_soc_top u_top u_core ibex_pkg_IC_LINE_BYTES", false,-1, 31,0);
        tracep->declBus(c+4584,"opentitan_soc_top u_top u_core ibex_pkg_IC_LINE_BEATS", false,-1, 31,0);
        tracep->declBus(c+4582,"opentitan_soc_top u_top u_core LineSizeECC", false,-1, 31,0);
        tracep->declBus(c+4580,"opentitan_soc_top u_top u_core ibex_pkg_ADDR_W", false,-1, 31,0);
        tracep->declBus(c+4584,"opentitan_soc_top u_top u_core ibex_pkg_IC_NUM_WAYS", false,-1, 31,0);
        tracep->declBus(c+4585,"opentitan_soc_top u_top u_core ibex_pkg_IC_SIZE_BYTES", false,-1, 31,0);
        tracep->declBus(c+4586,"opentitan_soc_top u_top u_core ibex_pkg_IC_NUM_LINES", false,-1, 31,0);
        tracep->declBus(c+4583,"opentitan_soc_top u_top u_core ibex_pkg_IC_INDEX_W", false,-1, 31,0);
        tracep->declBus(c+4587,"opentitan_soc_top u_top u_core ibex_pkg_IC_LINE_W", false,-1, 31,0);
        tracep->declBus(c+4588,"opentitan_soc_top u_top u_core ibex_pkg_IC_TAG_SIZE", false,-1, 31,0);
        tracep->declBus(c+4588,"opentitan_soc_top u_top u_core TagSizeECC", false,-1, 31,0);
        tracep->declBit(c+4178,"opentitan_soc_top u_top u_core clk", false,-1);
        tracep->declBit(c+4179,"opentitan_soc_top u_top u_core core_busy_d", false,-1);
        tracep->declBit(c+4180,"opentitan_soc_top u_top u_core core_busy_q", false,-1);
        tracep->declBit(c+614,"opentitan_soc_top u_top u_core fetch_enable_q", false,-1);
        tracep->declBit(c+4181,"opentitan_soc_top u_top u_core clock_en", false,-1);
        tracep->declBit(c+752,"opentitan_soc_top u_top u_core irq_pending", false,-1);
        tracep->declBit(c+4589,"opentitan_soc_top u_top u_core dummy_instr_id", false,-1);
        tracep->declBus(c+148,"opentitan_soc_top u_top u_core rf_raddr_a", false,-1, 4,0);
        tracep->declBus(c+149,"opentitan_soc_top u_top u_core rf_raddr_b", false,-1, 4,0);
        tracep->declBus(c+136,"opentitan_soc_top u_top u_core rf_waddr_wb", false,-1, 4,0);
        tracep->declBit(c+4182,"opentitan_soc_top u_top u_core rf_we_wb", false,-1);
        tracep->declBus(c+3489,"opentitan_soc_top u_top u_core rf_wdata_wb_ecc", false,-1, 31,0);
        tracep->declBus(c+4183,"opentitan_soc_top u_top u_core rf_rdata_a_ecc", false,-1, 31,0);
        tracep->declBus(c+4184,"opentitan_soc_top u_top u_core rf_rdata_b_ecc", false,-1, 31,0);
        tracep->declBus(c+4590,"opentitan_soc_top u_top u_core ic_tag_req", false,-1, 1,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core ic_tag_write", false,-1);
        tracep->declBus(c+4591,"opentitan_soc_top u_top u_core ic_tag_addr", false,-1, 7,0);
        tracep->declBus(c+4592,"opentitan_soc_top u_top u_core ic_tag_wdata", false,-1, 21,0);
        tracep->declQuad(c+4593,"opentitan_soc_top u_top u_core ic_tag_rdata", false,-1, 43,0);
        tracep->declBus(c+4590,"opentitan_soc_top u_top u_core ic_data_req", false,-1, 1,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core ic_data_write", false,-1);
        tracep->declBus(c+4591,"opentitan_soc_top u_top u_core ic_data_addr", false,-1, 7,0);
        tracep->declQuad(c+4595,"opentitan_soc_top u_top u_core ic_data_wdata", false,-1, 63,0);
        tracep->declArray(c+4597,"opentitan_soc_top u_top u_core ic_data_rdata", false,-1, 127,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core core_alert_major", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core core_alert_minor", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core lockstep_alert_major", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core lockstep_alert_minor", false,-1);
        tracep->declBus(c+4601,"opentitan_soc_top u_top u_core ibex_pkg_RegFileFPGA", false,-1, 31,0);
        tracep->declBus(c+4575,"opentitan_soc_top u_top u_core ibex_pkg_RegFileLatch", false,-1, 31,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core unused_lockstep_alert_major", false,-1);
        tracep->declBus(c+4579,"opentitan_soc_top u_top u_core gen_norams unused_ram_cfg", false,-1, 9,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core gen_norams unused_ram_inputs", false,-1);
        tracep->declBit(c+4568,"opentitan_soc_top u_top u_core gen_no_lockstep unused_scan", false,-1);
        tracep->declBit(c+4163,"opentitan_soc_top u_top u_core core_clock_gate_i clk_i", false,-1);
        tracep->declBit(c+4181,"opentitan_soc_top u_top u_core core_clock_gate_i en_i", false,-1);
        tracep->declBit(c+4567,"opentitan_soc_top u_top u_core core_clock_gate_i test_en_i", false,-1);
        tracep->declBit(c+4178,"opentitan_soc_top u_top u_core core_clock_gate_i clk_o", false,-1);
        tracep->declBit(c+4185,"opentitan_soc_top u_top u_core core_clock_gate_i en_latch", false,-1);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core u_ibex_core PMPEnable", false,-1, 0,0);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core u_ibex_core PMPGranularity", false,-1, 31,0);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core u_ibex_core PMPNumRegions", false,-1, 31,0);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core u_ibex_core MHPMCounterNum", false,-1, 31,0);
        tracep->declBus(c+4574,"opentitan_soc_top u_top u_core u_ibex_core MHPMCounterWidth", false,-1, 31,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core u_ibex_core RV32E", false,-1, 0,0);
        tracep->declBus(c+4575,"opentitan_soc_top u_top u_core u_ibex_core ibex_pkg_RV32MFast", false,-1, 31,0);
        tracep->declBus(c+4575,"opentitan_soc_top u_top u_core u_ibex_core RV32M", false,-1, 31,0);
        tracep->declBus(c+4576,"opentitan_soc_top u_top u_core u_ibex_core ibex_pkg_RV32BNone", false,-1, 31,0);
        tracep->declBus(c+4576,"opentitan_soc_top u_top u_core u_ibex_core RV32B", false,-1, 31,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core u_ibex_core BranchTargetALU", false,-1, 0,0);
        tracep->declBus(c+4577,"opentitan_soc_top u_top u_core u_ibex_core WritebackStage", false,-1, 0,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core u_ibex_core ICache", false,-1, 0,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core u_ibex_core ICacheECC", false,-1, 0,0);
        tracep->declBus(c+4580,"opentitan_soc_top u_top u_core u_ibex_core ibex_pkg_BUS_SIZE", false,-1, 31,0);
        tracep->declBus(c+4580,"opentitan_soc_top u_top u_core u_ibex_core BusSizeECC", false,-1, 31,0);
        tracep->declBus(c+4580,"opentitan_soc_top u_top u_core u_ibex_core ibex_pkg_ADDR_W", false,-1, 31,0);
        tracep->declBus(c+4582,"opentitan_soc_top u_top u_core u_ibex_core ibex_pkg_IC_LINE_SIZE", false,-1, 31,0);
        tracep->declBus(c+4583,"opentitan_soc_top u_top u_core u_ibex_core ibex_pkg_IC_LINE_BYTES", false,-1, 31,0);
        tracep->declBus(c+4584,"opentitan_soc_top u_top u_core u_ibex_core ibex_pkg_IC_NUM_WAYS", false,-1, 31,0);
        tracep->declBus(c+4585,"opentitan_soc_top u_top u_core u_ibex_core ibex_pkg_IC_SIZE_BYTES", false,-1, 31,0);
        tracep->declBus(c+4586,"opentitan_soc_top u_top u_core u_ibex_core ibex_pkg_IC_NUM_LINES", false,-1, 31,0);
        tracep->declBus(c+4583,"opentitan_soc_top u_top u_core u_ibex_core ibex_pkg_IC_INDEX_W", false,-1, 31,0);
        tracep->declBus(c+4587,"opentitan_soc_top u_top u_core u_ibex_core ibex_pkg_IC_LINE_W", false,-1, 31,0);
        tracep->declBus(c+4588,"opentitan_soc_top u_top u_core u_ibex_core ibex_pkg_IC_TAG_SIZE", false,-1, 31,0);
        tracep->declBus(c+4588,"opentitan_soc_top u_top u_core u_ibex_core TagSizeECC", false,-1, 31,0);
        tracep->declBus(c+4582,"opentitan_soc_top u_top u_core u_ibex_core LineSizeECC", false,-1, 31,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core u_ibex_core BranchPredictor", false,-1, 0,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core u_ibex_core DbgTriggerEn", false,-1, 0,0);
        tracep->declBus(c+4578,"opentitan_soc_top u_top u_core u_ibex_core DbgHwBreakNum", false,-1, 31,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core u_ibex_core SecureIbex", false,-1, 0,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core u_ibex_core DummyInstructions", false,-1, 0,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core u_ibex_core RegFileECC", false,-1, 0,0);
        tracep->declBus(c+4580,"opentitan_soc_top u_top u_core u_ibex_core RegFileDataWidth", false,-1, 31,0);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core u_ibex_core DmHaltAddr", false,-1, 31,0);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core u_ibex_core DmExceptionAddr", false,-1, 31,0);
        tracep->declBit(c+4178,"opentitan_soc_top u_top u_core u_ibex_core clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top u_top u_core u_ibex_core rst_ni", false,-1);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core u_ibex_core hart_id_i", false,-1, 31,0);
        tracep->declBus(c+4570,"opentitan_soc_top u_top u_core u_ibex_core boot_addr_i", false,-1, 31,0);
        tracep->declBit(c+4176,"opentitan_soc_top u_top u_core u_ibex_core instr_req_o", false,-1);
        tracep->declBit(c+3047,"opentitan_soc_top u_top u_core u_ibex_core instr_gnt_i", false,-1);
        tracep->declBit(c+3048,"opentitan_soc_top u_top u_core u_ibex_core instr_rvalid_i", false,-1);
        tracep->declBus(c+3032,"opentitan_soc_top u_top u_core u_ibex_core instr_addr_o", false,-1, 31,0);
        tracep->declBus(c+3049,"opentitan_soc_top u_top u_core u_ibex_core instr_rdata_i", false,-1, 31,0);
        tracep->declBit(c+3050,"opentitan_soc_top u_top u_core u_ibex_core instr_err_i", false,-1);
        tracep->declBit(c+4177,"opentitan_soc_top u_top u_core u_ibex_core data_req_o", false,-1);
        tracep->declBit(c+2955,"opentitan_soc_top u_top u_core u_ibex_core data_gnt_i", false,-1);
        tracep->declBit(c+2956,"opentitan_soc_top u_top u_core u_ibex_core data_rvalid_i", false,-1);
        tracep->declBit(c+292,"opentitan_soc_top u_top u_core u_ibex_core data_we_o", false,-1);
        tracep->declBus(c+1381,"opentitan_soc_top u_top u_core u_ibex_core data_be_o", false,-1, 3,0);
        tracep->declBus(c+1382,"opentitan_soc_top u_top u_core u_ibex_core data_addr_o", false,-1, 31,0);
        tracep->declBus(c+1383,"opentitan_soc_top u_top u_core u_ibex_core data_wdata_o", false,-1, 31,0);
        tracep->declBus(c+2957,"opentitan_soc_top u_top u_core u_ibex_core data_rdata_i", false,-1, 31,0);
        tracep->declBit(c+2958,"opentitan_soc_top u_top u_core u_ibex_core data_err_i", false,-1);
        tracep->declBit(c+4589,"opentitan_soc_top u_top u_core u_ibex_core dummy_instr_id_o", false,-1);
        tracep->declBus(c+148,"opentitan_soc_top u_top u_core u_ibex_core rf_raddr_a_o", false,-1, 4,0);
        tracep->declBus(c+149,"opentitan_soc_top u_top u_core u_ibex_core rf_raddr_b_o", false,-1, 4,0);
        tracep->declBus(c+136,"opentitan_soc_top u_top u_core u_ibex_core rf_waddr_wb_o", false,-1, 4,0);
        tracep->declBit(c+4182,"opentitan_soc_top u_top u_core u_ibex_core rf_we_wb_o", false,-1);
        tracep->declBus(c+3489,"opentitan_soc_top u_top u_core u_ibex_core rf_wdata_wb_ecc_o", false,-1, 31,0);
        tracep->declBus(c+4183,"opentitan_soc_top u_top u_core u_ibex_core rf_rdata_a_ecc_i", false,-1, 31,0);
        tracep->declBus(c+4184,"opentitan_soc_top u_top u_core u_ibex_core rf_rdata_b_ecc_i", false,-1, 31,0);
        tracep->declBus(c+4590,"opentitan_soc_top u_top u_core u_ibex_core ic_tag_req_o", false,-1, 1,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core ic_tag_write_o", false,-1);
        tracep->declBus(c+4591,"opentitan_soc_top u_top u_core u_ibex_core ic_tag_addr_o", false,-1, 7,0);
        tracep->declBus(c+4592,"opentitan_soc_top u_top u_core u_ibex_core ic_tag_wdata_o", false,-1, 21,0);
        tracep->declQuad(c+4593,"opentitan_soc_top u_top u_core u_ibex_core ic_tag_rdata_i", false,-1, 43,0);
        tracep->declBus(c+4590,"opentitan_soc_top u_top u_core u_ibex_core ic_data_req_o", false,-1, 1,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core ic_data_write_o", false,-1);
        tracep->declBus(c+4591,"opentitan_soc_top u_top u_core u_ibex_core ic_data_addr_o", false,-1, 7,0);
        tracep->declQuad(c+4595,"opentitan_soc_top u_top u_core u_ibex_core ic_data_wdata_o", false,-1, 63,0);
        tracep->declArray(c+4597,"opentitan_soc_top u_top u_core u_ibex_core ic_data_rdata_i", false,-1, 127,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core irq_software_i", false,-1);
        tracep->declBit(c+4554,"opentitan_soc_top u_top u_core u_ibex_core irq_timer_i", false,-1);
        tracep->declBit(c+482,"opentitan_soc_top u_top u_core u_ibex_core irq_external_i", false,-1);
        tracep->declBus(c+4572,"opentitan_soc_top u_top u_core u_ibex_core irq_fast_i", false,-1, 14,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core irq_nm_i", false,-1);
        tracep->declBit(c+752,"opentitan_soc_top u_top u_core u_ibex_core irq_pending_o", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core debug_req_i", false,-1);
        tracep->declArray(c+2883,"opentitan_soc_top u_top u_core u_ibex_core crash_dump_o", false,-1, 127,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core alert_minor_o", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core alert_major_o", false,-1);
        tracep->declBit(c+4179,"opentitan_soc_top u_top u_core u_ibex_core core_busy_o", false,-1);
        tracep->declBus(c+4584,"opentitan_soc_top u_top u_core u_ibex_core PMP_NUM_CHAN", false,-1, 31,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core u_ibex_core DataIndTiming", false,-1, 0,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core u_ibex_core PCIncrCheck", false,-1, 0,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core u_ibex_core ShadowCSR", false,-1, 0,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core u_ibex_core SpecBranch", false,-1, 0,0);
        tracep->declBit(c+4589,"opentitan_soc_top u_top u_core u_ibex_core dummy_instr_id", false,-1);
        tracep->declBit(c+143,"opentitan_soc_top u_top u_core u_ibex_core instr_valid_id", false,-1);
        tracep->declBit(c+2873,"opentitan_soc_top u_top u_core u_ibex_core instr_new_id", false,-1);
        tracep->declBus(c+150,"opentitan_soc_top u_top u_core u_ibex_core instr_rdata_id", false,-1, 31,0);
        tracep->declBus(c+137,"opentitan_soc_top u_top u_core u_ibex_core instr_rdata_alu_id", false,-1, 31,0);
        tracep->declBus(c+4186,"opentitan_soc_top u_top u_core u_ibex_core instr_rdata_c_id", false,-1, 15,0);
        tracep->declBit(c+4187,"opentitan_soc_top u_top u_core u_ibex_core instr_is_compressed_id", false,-1);
        tracep->declBit(c+4188,"opentitan_soc_top u_top u_core u_ibex_core instr_perf_count_id", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core instr_bp_taken_id", false,-1);
        tracep->declBit(c+4189,"opentitan_soc_top u_top u_core u_ibex_core instr_fetch_err", false,-1);
        tracep->declBit(c+489,"opentitan_soc_top u_top u_core u_ibex_core instr_fetch_err_plus2", false,-1);
        tracep->declBit(c+138,"opentitan_soc_top u_top u_core u_ibex_core illegal_c_insn_id", false,-1);
        tracep->declBus(c+4190,"opentitan_soc_top u_top u_core u_ibex_core pc_if", false,-1, 31,0);
        tracep->declBus(c+4191,"opentitan_soc_top u_top u_core u_ibex_core pc_id", false,-1, 31,0);
        tracep->declBus(c+159,"opentitan_soc_top u_top u_core u_ibex_core pc_wb", false,-1, 31,0);
        tracep->declArray(c+3506,"opentitan_soc_top u_top u_core u_ibex_core imd_val_d_ex", false,-1, 67,0);
        tracep->declArray(c+247,"opentitan_soc_top u_top u_core u_ibex_core imd_val_q_ex", false,-1, 67,0);
        tracep->declBus(c+3490,"opentitan_soc_top u_top u_core u_ibex_core imd_val_we_ex", false,-1, 1,0);
        tracep->declBit(c+495,"opentitan_soc_top u_top u_core u_ibex_core data_ind_timing", false,-1);
        tracep->declBit(c+496,"opentitan_soc_top u_top u_core u_ibex_core dummy_instr_en", false,-1);
        tracep->declBus(c+497,"opentitan_soc_top u_top u_core u_ibex_core dummy_instr_mask", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core dummy_instr_seed_en", false,-1);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core u_ibex_core dummy_instr_seed", false,-1, 31,0);
        tracep->declBit(c+498,"opentitan_soc_top u_top u_core u_ibex_core icache_enable", false,-1);
        tracep->declBit(c+293,"opentitan_soc_top u_top u_core u_ibex_core icache_inval", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core pc_mismatch_alert", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core csr_shadow_err", false,-1);
        tracep->declBit(c+4192,"opentitan_soc_top u_top u_core u_ibex_core instr_first_cycle_id", false,-1);
        tracep->declBit(c+3957,"opentitan_soc_top u_top u_core u_ibex_core instr_valid_clear", false,-1);
        tracep->declBit(c+2908,"opentitan_soc_top u_top u_core u_ibex_core pc_set", false,-1);
        tracep->declBit(c+2909,"opentitan_soc_top u_top u_core u_ibex_core pc_set_spec", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core nt_branch_mispredict", false,-1);
        tracep->declBus(c+2887,"opentitan_soc_top u_top u_core u_ibex_core pc_mux_id", false,-1, 2,0);
        tracep->declBus(c+2878,"opentitan_soc_top u_top u_core u_ibex_core exc_pc_mux_id", false,-1, 1,0);
        tracep->declBus(c+2888,"opentitan_soc_top u_top u_core u_ibex_core exc_cause", false,-1, 5,0);
        tracep->declBit(c+2959,"opentitan_soc_top u_top u_core u_ibex_core lsu_load_err", false,-1);
        tracep->declBit(c+2960,"opentitan_soc_top u_top u_core u_ibex_core lsu_store_err", false,-1);
        tracep->declBit(c+4193,"opentitan_soc_top u_top u_core u_ibex_core lsu_addr_incr_req", false,-1);
        tracep->declBus(c+162,"opentitan_soc_top u_top u_core u_ibex_core lsu_addr_last", false,-1, 31,0);
        tracep->declBus(c+1384,"opentitan_soc_top u_top u_core u_ibex_core branch_target_ex", false,-1, 31,0);
        tracep->declBit(c+2911,"opentitan_soc_top u_top u_core u_ibex_core branch_decision", false,-1);
        tracep->declBit(c+4194,"opentitan_soc_top u_top u_core u_ibex_core ctrl_busy", false,-1);
        tracep->declBit(c+4195,"opentitan_soc_top u_top u_core u_ibex_core if_busy", false,-1);
        tracep->declBit(c+250,"opentitan_soc_top u_top u_core u_ibex_core lsu_busy", false,-1);
        tracep->declBus(c+148,"opentitan_soc_top u_top u_core u_ibex_core rf_raddr_a", false,-1, 4,0);
        tracep->declBus(c+4183,"opentitan_soc_top u_top u_core u_ibex_core rf_rdata_a", false,-1, 31,0);
        tracep->declBus(c+149,"opentitan_soc_top u_top u_core u_ibex_core rf_raddr_b", false,-1, 4,0);
        tracep->declBus(c+4184,"opentitan_soc_top u_top u_core u_ibex_core rf_rdata_b", false,-1, 31,0);
        tracep->declBit(c+4196,"opentitan_soc_top u_top u_core u_ibex_core rf_ren_a", false,-1);
        tracep->declBit(c+4197,"opentitan_soc_top u_top u_core u_ibex_core rf_ren_b", false,-1);
        tracep->declBus(c+136,"opentitan_soc_top u_top u_core u_ibex_core rf_waddr_wb", false,-1, 4,0);
        tracep->declBus(c+3489,"opentitan_soc_top u_top u_core u_ibex_core rf_wdata_wb", false,-1, 31,0);
        tracep->declBus(c+139,"opentitan_soc_top u_top u_core u_ibex_core rf_wdata_fwd_wb", false,-1, 31,0);
        tracep->declBus(c+3491,"opentitan_soc_top u_top u_core u_ibex_core rf_wdata_lsu", false,-1, 31,0);
        tracep->declBit(c+4182,"opentitan_soc_top u_top u_core u_ibex_core rf_we_wb", false,-1);
        tracep->declBit(c+4198,"opentitan_soc_top u_top u_core u_ibex_core rf_we_lsu", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core rf_ecc_err_comb", false,-1);
        tracep->declBus(c+151,"opentitan_soc_top u_top u_core u_ibex_core rf_waddr_id", false,-1, 4,0);
        tracep->declBus(c+4199,"opentitan_soc_top u_top u_core u_ibex_core rf_wdata_id", false,-1, 31,0);
        tracep->declBit(c+4200,"opentitan_soc_top u_top u_core u_ibex_core rf_we_id", false,-1);
        tracep->declBit(c+4201,"opentitan_soc_top u_top u_core u_ibex_core rf_rd_a_wb_match", false,-1);
        tracep->declBit(c+4202,"opentitan_soc_top u_top u_core u_ibex_core rf_rd_b_wb_match", false,-1);
        tracep->declBus(c+165,"opentitan_soc_top u_top u_core u_ibex_core alu_operator_ex", false,-1, 5,0);
        tracep->declBus(c+1385,"opentitan_soc_top u_top u_core u_ibex_core alu_operand_a_ex", false,-1, 31,0);
        tracep->declBus(c+1386,"opentitan_soc_top u_top u_core u_ibex_core alu_operand_b_ex", false,-1, 31,0);
        tracep->declBus(c+4602,"opentitan_soc_top u_top u_core u_ibex_core bt_a_operand", false,-1, 31,0);
        tracep->declBus(c+4602,"opentitan_soc_top u_top u_core u_ibex_core bt_b_operand", false,-1, 31,0);
        tracep->declBus(c+1384,"opentitan_soc_top u_top u_core u_ibex_core alu_adder_result_ex", false,-1, 31,0);
        tracep->declBus(c+3509,"opentitan_soc_top u_top u_core u_ibex_core result_ex", false,-1, 31,0);
        tracep->declBit(c+4203,"opentitan_soc_top u_top u_core u_ibex_core mult_en_ex", false,-1);
        tracep->declBit(c+4204,"opentitan_soc_top u_top u_core u_ibex_core div_en_ex", false,-1);
        tracep->declBit(c+166,"opentitan_soc_top u_top u_core u_ibex_core mult_sel_ex", false,-1);
        tracep->declBit(c+167,"opentitan_soc_top u_top u_core u_ibex_core div_sel_ex", false,-1);
        tracep->declBus(c+294,"opentitan_soc_top u_top u_core u_ibex_core multdiv_operator_ex", false,-1, 1,0);
        tracep->declBus(c+295,"opentitan_soc_top u_top u_core u_ibex_core multdiv_signed_mode_ex", false,-1, 1,0);
        tracep->declBus(c+1387,"opentitan_soc_top u_top u_core u_ibex_core multdiv_operand_a_ex", false,-1, 31,0);
        tracep->declBus(c+1388,"opentitan_soc_top u_top u_core u_ibex_core multdiv_operand_b_ex", false,-1, 31,0);
        tracep->declBit(c+2961,"opentitan_soc_top u_top u_core u_ibex_core multdiv_ready_id", false,-1);
        tracep->declBit(c+296,"opentitan_soc_top u_top u_core u_ibex_core csr_access", false,-1);
        tracep->declBus(c+759,"opentitan_soc_top u_top u_core u_ibex_core csr_op", false,-1, 1,0);
        tracep->declBit(c+2962,"opentitan_soc_top u_top u_core u_ibex_core csr_op_en", false,-1);
        tracep->declBus(c+2891,"opentitan_soc_top u_top u_core u_ibex_core csr_addr", false,-1, 11,0);
        tracep->declBus(c+4205,"opentitan_soc_top u_top u_core u_ibex_core csr_rdata", false,-1, 31,0);
        tracep->declBus(c+1385,"opentitan_soc_top u_top u_core u_ibex_core csr_wdata", false,-1, 31,0);
        tracep->declBit(c+2900,"opentitan_soc_top u_top u_core u_ibex_core illegal_csr_insn_id", false,-1);
        tracep->declBit(c+292,"opentitan_soc_top u_top u_core u_ibex_core lsu_we", false,-1);
        tracep->declBus(c+297,"opentitan_soc_top u_top u_core u_ibex_core lsu_type", false,-1, 1,0);
        tracep->declBit(c+298,"opentitan_soc_top u_top u_core u_ibex_core lsu_sign_ext", false,-1);
        tracep->declBit(c+3492,"opentitan_soc_top u_top u_core u_ibex_core lsu_req", false,-1);
        tracep->declBus(c+1388,"opentitan_soc_top u_top u_core u_ibex_core lsu_wdata", false,-1, 31,0);
        tracep->declBit(c+2963,"opentitan_soc_top u_top u_core u_ibex_core lsu_req_done", false,-1);
        tracep->declBit(c+3340,"opentitan_soc_top u_top u_core u_ibex_core id_in_ready", false,-1);
        tracep->declBit(c+760,"opentitan_soc_top u_top u_core u_ibex_core ex_valid", false,-1);
        tracep->declBit(c+2964,"opentitan_soc_top u_top u_core u_ibex_core lsu_resp_valid", false,-1);
        tracep->declBit(c+2965,"opentitan_soc_top u_top u_core u_ibex_core lsu_resp_err", false,-1);
        tracep->declBit(c+537,"opentitan_soc_top u_top u_core u_ibex_core instr_req_int", false,-1);
        tracep->declBit(c+2966,"opentitan_soc_top u_top u_core u_ibex_core en_wb", false,-1);
        tracep->declBus(c+299,"opentitan_soc_top u_top u_core u_ibex_core instr_type_wb", false,-1, 1,0);
        tracep->declBit(c+2961,"opentitan_soc_top u_top u_core u_ibex_core ready_wb", false,-1);
        tracep->declBit(c+4206,"opentitan_soc_top u_top u_core u_ibex_core rf_write_wb", false,-1);
        tracep->declBit(c+538,"opentitan_soc_top u_top u_core u_ibex_core outstanding_load_wb", false,-1);
        tracep->declBit(c+4207,"opentitan_soc_top u_top u_core u_ibex_core outstanding_store_wb", false,-1);
        tracep->declBit(c+745,"opentitan_soc_top u_top u_core u_ibex_core nmi_mode", false,-1);
        tracep->declBus(c+753,"opentitan_soc_top u_top u_core u_ibex_core irqs", false,-1, 17,0);
        tracep->declBit(c+499,"opentitan_soc_top u_top u_core u_ibex_core csr_mstatus_mie", false,-1);
        tracep->declBus(c+539,"opentitan_soc_top u_top u_core u_ibex_core csr_mepc", false,-1, 31,0);
        tracep->declBus(c+500,"opentitan_soc_top u_top u_core u_ibex_core csr_depc", false,-1, 31,0);
        tracep->declBus(c+4603,"opentitan_soc_top u_top u_core u_ibex_core csr_pmp_addr", false,-1, -1,0);
        tracep->declBus(c+4604,"opentitan_soc_top u_top u_core u_ibex_core csr_pmp_cfg", false,-1, -1,0);
        tracep->declBus(c+4605,"opentitan_soc_top u_top u_core u_ibex_core csr_pmp_mseccfg", false,-1, 2,0);
        tracep->declBus(c+1,"opentitan_soc_top u_top u_core u_ibex_core pmp_req_err", false,-1, 1,0);
        tracep->declBit(c+3033,"opentitan_soc_top u_top u_core u_ibex_core instr_req_out", false,-1);
        tracep->declBit(c+4208,"opentitan_soc_top u_top u_core u_ibex_core data_req_out", false,-1);
        tracep->declBit(c+4209,"opentitan_soc_top u_top u_core u_ibex_core csr_save_if", false,-1);
        tracep->declBit(c+2912,"opentitan_soc_top u_top u_core u_ibex_core csr_save_id", false,-1);
        tracep->declBit(c+2879,"opentitan_soc_top u_top u_core u_ibex_core csr_save_wb", false,-1);
        tracep->declBit(c+2913,"opentitan_soc_top u_top u_core u_ibex_core csr_restore_mret_id", false,-1);
        tracep->declBit(c+2914,"opentitan_soc_top u_top u_core u_ibex_core csr_restore_dret_id", false,-1);
        tracep->declBit(c+2889,"opentitan_soc_top u_top u_core u_ibex_core csr_save_cause", false,-1);
        tracep->declBit(c+3034,"opentitan_soc_top u_top u_core u_ibex_core csr_mtvec_init", false,-1);
        tracep->declBus(c+501,"opentitan_soc_top u_top u_core u_ibex_core csr_mtvec", false,-1, 31,0);
        tracep->declBus(c+4210,"opentitan_soc_top u_top u_core u_ibex_core csr_mtval", false,-1, 31,0);
        tracep->declBit(c+502,"opentitan_soc_top u_top u_core u_ibex_core csr_mstatus_tw", false,-1);
        tracep->declBus(c+503,"opentitan_soc_top u_top u_core u_ibex_core priv_mode_id", false,-1, 1,0);
        tracep->declBus(c+2932,"opentitan_soc_top u_top u_core u_ibex_core priv_mode_if", false,-1, 1,0);
        tracep->declBus(c+504,"opentitan_soc_top u_top u_core u_ibex_core priv_mode_lsu", false,-1, 1,0);
        tracep->declBit(c+505,"opentitan_soc_top u_top u_core u_ibex_core debug_mode", false,-1);
        tracep->declBus(c+607,"opentitan_soc_top u_top u_core u_ibex_core debug_cause", false,-1, 2,0);
        tracep->declBit(c+608,"opentitan_soc_top u_top u_core u_ibex_core debug_csr_save", false,-1);
        tracep->declBit(c+506,"opentitan_soc_top u_top u_core u_ibex_core debug_single_step", false,-1);
        tracep->declBit(c+507,"opentitan_soc_top u_top u_core u_ibex_core debug_ebreakm", false,-1);
        tracep->declBit(c+508,"opentitan_soc_top u_top u_core u_ibex_core debug_ebreaku", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core trigger_match", false,-1);
        tracep->declBit(c+2967,"opentitan_soc_top u_top u_core u_ibex_core instr_id_done", false,-1);
        tracep->declBit(c+4211,"opentitan_soc_top u_top u_core u_ibex_core instr_done_wb", false,-1);
        tracep->declBit(c+2968,"opentitan_soc_top u_top u_core u_ibex_core perf_instr_ret_wb", false,-1);
        tracep->declBit(c+4212,"opentitan_soc_top u_top u_core u_ibex_core perf_instr_ret_compressed_wb", false,-1);
        tracep->declBit(c+4213,"opentitan_soc_top u_top u_core u_ibex_core perf_iside_wait", false,-1);
        tracep->declBit(c+4214,"opentitan_soc_top u_top u_core u_ibex_core perf_dside_wait", false,-1);
        tracep->declBit(c+4215,"opentitan_soc_top u_top u_core u_ibex_core perf_mul_wait", false,-1);
        tracep->declBit(c+4216,"opentitan_soc_top u_top u_core u_ibex_core perf_div_wait", false,-1);
        tracep->declBit(c+2940,"opentitan_soc_top u_top u_core u_ibex_core perf_jump", false,-1);
        tracep->declBit(c+2941,"opentitan_soc_top u_top u_core u_ibex_core perf_branch", false,-1);
        tracep->declBit(c+2942,"opentitan_soc_top u_top u_core u_ibex_core perf_tbranch", false,-1);
        tracep->declBit(c+4217,"opentitan_soc_top u_top u_core u_ibex_core perf_load", false,-1);
        tracep->declBit(c+4218,"opentitan_soc_top u_top u_core u_ibex_core perf_store", false,-1);
        tracep->declBit(c+2901,"opentitan_soc_top u_top u_core u_ibex_core illegal_insn_id", false,-1);
        tracep->declBit(c+2901,"opentitan_soc_top u_top u_core u_ibex_core unused_illegal_insn_id", false,-1);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core u_ibex_core ibex_pkg_PMP_I", false,-1, 31,0);
        tracep->declBus(c+4578,"opentitan_soc_top u_top u_core u_ibex_core ibex_pkg_PMP_D", false,-1, 31,0);
        tracep->declBus(c+4590,"opentitan_soc_top u_top u_core u_ibex_core ibex_pkg_PMP_ACC_EXEC", false,-1, 1,0);
        tracep->declBus(c+4606,"opentitan_soc_top u_top u_core u_ibex_core ibex_pkg_PMP_ACC_READ", false,-1, 1,0);
        tracep->declBus(c+4607,"opentitan_soc_top u_top u_core u_ibex_core ibex_pkg_PMP_ACC_WRITE", false,-1, 1,0);
        tracep->declBit(c+2873,"opentitan_soc_top u_top u_core u_ibex_core unused_instr_new_id", false,-1);
        tracep->declBit(c+2967,"opentitan_soc_top u_top u_core u_ibex_core unused_instr_id_done", false,-1);
        tracep->declBit(c+4211,"opentitan_soc_top u_top u_core u_ibex_core unused_instr_done_wb", false,-1);
        tracep->declBit(c+4196,"opentitan_soc_top u_top u_core u_ibex_core gen_no_regfile_ecc unused_rf_ren_a", false,-1);
        tracep->declBit(c+4197,"opentitan_soc_top u_top u_core u_ibex_core gen_no_regfile_ecc unused_rf_ren_b", false,-1);
        tracep->declBit(c+4201,"opentitan_soc_top u_top u_core u_ibex_core gen_no_regfile_ecc unused_rf_rd_a_wb_match", false,-1);
        tracep->declBit(c+4202,"opentitan_soc_top u_top u_core u_ibex_core gen_no_regfile_ecc unused_rf_rd_b_wb_match", false,-1);
        tracep->declBus(c+2932,"opentitan_soc_top u_top u_core u_ibex_core g_no_pmp unused_priv_lvl_if", false,-1, 1,0);
        tracep->declBus(c+504,"opentitan_soc_top u_top u_core u_ibex_core g_no_pmp unused_priv_lvl_ls", false,-1, 1,0);
        tracep->declBus(c+4603,"opentitan_soc_top u_top u_core u_ibex_core g_no_pmp unused_csr_pmp_addr", false,-1, -1,0);
        tracep->declBus(c+4604,"opentitan_soc_top u_top u_core u_ibex_core g_no_pmp unused_csr_pmp_cfg", false,-1, -1,0);
        tracep->declBus(c+4605,"opentitan_soc_top u_top u_core u_ibex_core g_no_pmp unused_csr_pmp_mseccfg", false,-1, 2,0);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i DmHaltAddr", false,-1, 31,0);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i DmExceptionAddr", false,-1, 31,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i DummyInstructions", false,-1, 0,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i ICache", false,-1, 0,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i ICacheECC", false,-1, 0,0);
        tracep->declBus(c+4580,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i ibex_pkg_BUS_SIZE", false,-1, 31,0);
        tracep->declBus(c+4580,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i BusSizeECC", false,-1, 31,0);
        tracep->declBus(c+4580,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i ibex_pkg_ADDR_W", false,-1, 31,0);
        tracep->declBus(c+4582,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i ibex_pkg_IC_LINE_SIZE", false,-1, 31,0);
        tracep->declBus(c+4583,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i ibex_pkg_IC_LINE_BYTES", false,-1, 31,0);
        tracep->declBus(c+4584,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i ibex_pkg_IC_NUM_WAYS", false,-1, 31,0);
        tracep->declBus(c+4585,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i ibex_pkg_IC_SIZE_BYTES", false,-1, 31,0);
        tracep->declBus(c+4586,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i ibex_pkg_IC_NUM_LINES", false,-1, 31,0);
        tracep->declBus(c+4583,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i ibex_pkg_IC_INDEX_W", false,-1, 31,0);
        tracep->declBus(c+4587,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i ibex_pkg_IC_LINE_W", false,-1, 31,0);
        tracep->declBus(c+4588,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i ibex_pkg_IC_TAG_SIZE", false,-1, 31,0);
        tracep->declBus(c+4588,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i TagSizeECC", false,-1, 31,0);
        tracep->declBus(c+4582,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i LineSizeECC", false,-1, 31,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i PCIncrCheck", false,-1, 0,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i BranchPredictor", false,-1, 0,0);
        tracep->declBit(c+4178,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i rst_ni", false,-1);
        tracep->declBus(c+4570,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i boot_addr_i", false,-1, 31,0);
        tracep->declBit(c+537,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i req_i", false,-1);
        tracep->declBit(c+3033,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i instr_req_o", false,-1);
        tracep->declBus(c+3032,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i instr_addr_o", false,-1, 31,0);
        tracep->declBit(c+3047,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i instr_gnt_i", false,-1);
        tracep->declBit(c+3048,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i instr_rvalid_i", false,-1);
        tracep->declBus(c+3049,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i instr_rdata_i", false,-1, 31,0);
        tracep->declBit(c+3050,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i instr_err_i", false,-1);
        tracep->declBit(c+2,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i instr_pmp_err_i", false,-1);
        tracep->declBus(c+4590,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i ic_tag_req_o", false,-1, 1,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i ic_tag_write_o", false,-1);
        tracep->declBus(c+4591,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i ic_tag_addr_o", false,-1, 7,0);
        tracep->declBus(c+4592,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i ic_tag_wdata_o", false,-1, 21,0);
        tracep->declQuad(c+4593,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i ic_tag_rdata_i", false,-1, 43,0);
        tracep->declBus(c+4590,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i ic_data_req_o", false,-1, 1,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i ic_data_write_o", false,-1);
        tracep->declBus(c+4591,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i ic_data_addr_o", false,-1, 7,0);
        tracep->declQuad(c+4595,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i ic_data_wdata_o", false,-1, 63,0);
        tracep->declArray(c+4597,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i ic_data_rdata_i", false,-1, 127,0);
        tracep->declBit(c+143,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i instr_valid_id_o", false,-1);
        tracep->declBit(c+2873,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i instr_new_id_o", false,-1);
        tracep->declBus(c+150,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i instr_rdata_id_o", false,-1, 31,0);
        tracep->declBus(c+137,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i instr_rdata_alu_id_o", false,-1, 31,0);
        tracep->declBus(c+4186,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i instr_rdata_c_id_o", false,-1, 15,0);
        tracep->declBit(c+4187,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i instr_is_compressed_id_o", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i instr_bp_taken_o", false,-1);
        tracep->declBit(c+4189,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i instr_fetch_err_o", false,-1);
        tracep->declBit(c+489,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i instr_fetch_err_plus2_o", false,-1);
        tracep->declBit(c+138,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i illegal_c_insn_id_o", false,-1);
        tracep->declBit(c+4589,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i dummy_instr_id_o", false,-1);
        tracep->declBus(c+4190,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i pc_if_o", false,-1, 31,0);
        tracep->declBus(c+4191,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i pc_id_o", false,-1, 31,0);
        tracep->declBit(c+3957,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i instr_valid_clear_i", false,-1);
        tracep->declBit(c+2908,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i pc_set_i", false,-1);
        tracep->declBit(c+2909,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i pc_set_spec_i", false,-1);
        tracep->declBus(c+2887,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i pc_mux_i", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i nt_branch_mispredict_i", false,-1);
        tracep->declBus(c+2878,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i exc_pc_mux_i", false,-1, 1,0);
        tracep->declBus(c+2888,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i exc_cause", false,-1, 5,0);
        tracep->declBit(c+496,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i dummy_instr_en_i", false,-1);
        tracep->declBus(c+497,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i dummy_instr_mask_i", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i dummy_instr_seed_en_i", false,-1);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i dummy_instr_seed_i", false,-1, 31,0);
        tracep->declBit(c+498,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i icache_enable_i", false,-1);
        tracep->declBit(c+293,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i icache_inval_i", false,-1);
        tracep->declBus(c+1384,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i branch_target_ex_i", false,-1, 31,0);
        tracep->declBus(c+539,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i csr_mepc_i", false,-1, 31,0);
        tracep->declBus(c+500,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i csr_depc_i", false,-1, 31,0);
        tracep->declBus(c+501,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i csr_mtvec_i", false,-1, 31,0);
        tracep->declBit(c+3034,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i csr_mtvec_init_o", false,-1);
        tracep->declBit(c+3340,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i id_in_ready_i", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i pc_mismatch_alert_o", false,-1);
        tracep->declBit(c+4195,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i if_busy_o", false,-1);
        tracep->declBit(c+4219,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i instr_valid_id_d", false,-1);
        tracep->declBit(c+143,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i instr_valid_id_q", false,-1);
        tracep->declBit(c+3958,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i instr_new_id_d", false,-1);
        tracep->declBit(c+2873,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i instr_new_id_q", false,-1);
        tracep->declBit(c+4195,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i prefetch_busy", false,-1);
        tracep->declBit(c+2908,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i branch_req", false,-1);
        tracep->declBit(c+2909,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i branch_spec", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i predicted_branch", false,-1);
        tracep->declBus(c+3025,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i fetch_addr_n", false,-1, 31,0);
        tracep->declBit(c+3026,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i unused_fetch_addr_n0", false,-1);
        tracep->declBit(c+3051,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i fetch_valid", false,-1);
        tracep->declBit(c+3340,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i fetch_ready", false,-1);
        tracep->declBus(c+3052,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i fetch_rdata", false,-1, 31,0);
        tracep->declBus(c+4190,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i fetch_addr", false,-1, 31,0);
        tracep->declBit(c+3053,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i fetch_err", false,-1);
        tracep->declBit(c+4220,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i fetch_err_plus2", false,-1);
        tracep->declBit(c+3051,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i if_instr_valid", false,-1);
        tracep->declBus(c+3052,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i if_instr_rdata", false,-1, 31,0);
        tracep->declBus(c+4190,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i if_instr_addr", false,-1, 31,0);
        tracep->declBit(c+3053,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i if_instr_err", false,-1);
        tracep->declBus(c+4221,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i exc_pc", false,-1, 31,0);
        tracep->declBus(c+2888,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i irq_id", false,-1, 5,0);
        tracep->declBit(c+2890,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i unused_irq_bit", false,-1);
        tracep->declBit(c+3958,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i if_id_pipe_reg_we", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i stall_dummy_instr", false,-1);
        tracep->declBus(c+3054,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i instr_out", false,-1, 31,0);
        tracep->declBit(c+3055,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i instr_is_compressed_out", false,-1);
        tracep->declBit(c+3056,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i illegal_c_instr_out", false,-1);
        tracep->declBit(c+3053,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i instr_err_out", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i predict_branch_taken", false,-1);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i predict_branch_pc", false,-1, 31,0);
        tracep->declBus(c+2887,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i pc_mux_internal", false,-1, 2,0);
        tracep->declBus(c+4591,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i unused_boot_addr", false,-1, 7,0);
        tracep->declBus(c+509,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i unused_csr_mtvec", false,-1, 7,0);
        tracep->declBus(c+4606,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i ibex_pkg_EXC_PC_DBD", false,-1, 1,0);
        tracep->declBus(c+4608,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i ibex_pkg_EXC_PC_DBG_EXC", false,-1, 1,0);
        tracep->declBus(c+4590,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i ibex_pkg_EXC_PC_EXC", false,-1, 1,0);
        tracep->declBus(c+4607,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i ibex_pkg_EXC_PC_IRQ", false,-1, 1,0);
        tracep->declBus(c+4609,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i ibex_pkg_PC_BP", false,-1, 2,0);
        tracep->declBus(c+4605,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i ibex_pkg_PC_BOOT", false,-1, 2,0);
        tracep->declBus(c+4610,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i ibex_pkg_PC_DRET", false,-1, 2,0);
        tracep->declBus(c+4611,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i ibex_pkg_PC_ERET", false,-1, 2,0);
        tracep->declBus(c+4612,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i ibex_pkg_PC_EXC", false,-1, 2,0);
        tracep->declBus(c+4613,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i ibex_pkg_PC_JUMP", false,-1, 2,0);
        tracep->declBus(c+3054,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i instr_decompressed", false,-1, 31,0);
        tracep->declBit(c+3056,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i illegal_c_insn", false,-1);
        tracep->declBit(c+3055,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i instr_is_compressed", false,-1);
        tracep->declBit(c+498,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer unused_icen", false,-1);
        tracep->declBit(c+293,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer unused_icinv", false,-1);
        tracep->declQuad(c+4593,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer unused_tag_ram_input", false,-1, 43,0);
        tracep->declArray(c+4597,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer unused_data_ram_input", false,-1, 127,0);
        tracep->declBit(c+496,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_no_dummy_instr unused_dummy_en", false,-1);
        tracep->declBus(c+497,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_no_dummy_instr unused_dummy_mask", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_no_dummy_instr unused_dummy_seed_en", false,-1);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_no_dummy_instr unused_dummy_seed", false,-1, 31,0);
        tracep->declBus(c+4571,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_no_dummy_instr sv2v_tmp_253B9", false,-1, 1,1);
        tracep->declBit(c+4178,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i compressed_decoder_i clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i compressed_decoder_i rst_ni", false,-1);
        tracep->declBit(c+3057,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i compressed_decoder_i valid_i", false,-1);
        tracep->declBus(c+3052,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i compressed_decoder_i instr_i", false,-1, 31,0);
        tracep->declBus(c+3054,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i compressed_decoder_i instr_o", false,-1, 31,0);
        tracep->declBit(c+3055,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i compressed_decoder_i is_compressed_o", false,-1);
        tracep->declBit(c+3056,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i compressed_decoder_i illegal_instr_o", false,-1);
        tracep->declBit(c+3057,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i compressed_decoder_i unused_valid", false,-1);
        tracep->declBus(c+4614,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i compressed_decoder_i ibex_pkg_OPCODE_BRANCH", false,-1, 6,0);
        tracep->declBus(c+4615,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i compressed_decoder_i ibex_pkg_OPCODE_JAL", false,-1, 6,0);
        tracep->declBus(c+4616,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i compressed_decoder_i ibex_pkg_OPCODE_JALR", false,-1, 6,0);
        tracep->declBus(c+4617,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i compressed_decoder_i ibex_pkg_OPCODE_LOAD", false,-1, 6,0);
        tracep->declBus(c+4618,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i compressed_decoder_i ibex_pkg_OPCODE_LUI", false,-1, 6,0);
        tracep->declBus(c+4619,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i compressed_decoder_i ibex_pkg_OPCODE_OP", false,-1, 6,0);
        tracep->declBus(c+4620,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i compressed_decoder_i ibex_pkg_OPCODE_OP_IMM", false,-1, 6,0);
        tracep->declBus(c+4621,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i compressed_decoder_i ibex_pkg_OPCODE_STORE", false,-1, 6,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i BranchPredictor", false,-1, 0,0);
        tracep->declBit(c+4178,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i rst_ni", false,-1);
        tracep->declBit(c+537,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i req_i", false,-1);
        tracep->declBit(c+2908,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i branch_i", false,-1);
        tracep->declBit(c+2909,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i branch_spec_i", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i predicted_branch_i", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i branch_mispredict_i", false,-1);
        tracep->declBus(c+3027,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i addr_i", false,-1, 31,0);
        tracep->declBit(c+3340,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i ready_i", false,-1);
        tracep->declBit(c+3051,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i valid_o", false,-1);
        tracep->declBus(c+3052,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i rdata_o", false,-1, 31,0);
        tracep->declBus(c+4190,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i addr_o", false,-1, 31,0);
        tracep->declBit(c+3053,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i err_o", false,-1);
        tracep->declBit(c+4220,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i err_plus2_o", false,-1);
        tracep->declBit(c+3033,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i instr_req_o", false,-1);
        tracep->declBit(c+3047,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i instr_gnt_i", false,-1);
        tracep->declBus(c+3032,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i instr_addr_o", false,-1, 31,0);
        tracep->declBus(c+3049,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i instr_rdata_i", false,-1, 31,0);
        tracep->declBit(c+3050,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i instr_err_i", false,-1);
        tracep->declBit(c+2,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i instr_pmp_err_i", false,-1);
        tracep->declBit(c+3048,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i instr_rvalid_i", false,-1);
        tracep->declBit(c+4195,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i busy_o", false,-1);
        tracep->declBus(c+4584,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i NUM_REQS", false,-1, 31,0);
        tracep->declBit(c+2910,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i branch_suppress", false,-1);
        tracep->declBit(c+3035,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i valid_new_req", false,-1);
        tracep->declBit(c+3033,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i valid_req", false,-1);
        tracep->declBit(c+4222,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i valid_req_d", false,-1);
        tracep->declBit(c+534,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i valid_req_q", false,-1);
        tracep->declBit(c+3036,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i discard_req_d", false,-1);
        tracep->declBit(c+510,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i discard_req_q", false,-1);
        tracep->declBit(c+3058,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i gnt_or_pmp_err", false,-1);
        tracep->declBit(c+3059,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i rvalid_or_pmp_err", false,-1);
        tracep->declBus(c+3060,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i rdata_outstanding_n", false,-1, 1,0);
        tracep->declBus(c+3061,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i rdata_outstanding_s", false,-1, 1,0);
        tracep->declBus(c+2874,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i rdata_outstanding_q", false,-1, 1,0);
        tracep->declBus(c+3062,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i branch_discard_n", false,-1, 1,0);
        tracep->declBus(c+3063,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i branch_discard_s", false,-1, 1,0);
        tracep->declBus(c+2875,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i branch_discard_q", false,-1, 1,0);
        tracep->declBus(c+3538,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i rdata_pmp_err_n", false,-1, 1,0);
        tracep->declBus(c+4223,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i rdata_pmp_err_s", false,-1, 1,0);
        tracep->declBus(c+2876,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i rdata_pmp_err_q", false,-1, 1,0);
        tracep->declBus(c+2880,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i rdata_outstanding_rev", false,-1, 1,0);
        tracep->declBus(c+3037,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i stored_addr_d", false,-1, 31,0);
        tracep->declBus(c+490,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i stored_addr_q", false,-1, 31,0);
        tracep->declBit(c+4224,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i stored_addr_en", false,-1);
        tracep->declBus(c+4225,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fetch_addr_d", false,-1, 31,0);
        tracep->declBus(c+491,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fetch_addr_q", false,-1, 31,0);
        tracep->declBit(c+4226,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fetch_addr_en", false,-1);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i branch_mispredict_addr", false,-1, 31,0);
        tracep->declBus(c+3037,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i instr_addr", false,-1, 31,0);
        tracep->declBus(c+3032,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i instr_addr_w_aligned", false,-1, 31,0);
        tracep->declBit(c+3064,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i instr_or_pmp_err", false,-1);
        tracep->declBit(c+3065,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_valid", false,-1);
        tracep->declBus(c+4227,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_addr", false,-1, 31,0);
        tracep->declBit(c+4228,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_ready", false,-1);
        tracep->declBit(c+2908,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_clear", false,-1);
        tracep->declBus(c+535,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_busy", false,-1, 1,0);
        tracep->declBit(c+3051,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i valid_raw", false,-1);
        tracep->declBus(c+4229,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i addr_next", false,-1, 31,0);
        tracep->declBit(c+2908,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i branch_or_mispredict", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i g_no_branch_predictor unused_predicted_branch", false,-1);
        tracep->declBus(c+4229,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i g_no_branch_predictor unused_addr_next", false,-1, 31,0);
        tracep->declBus(c+4584,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i NUM_REQS", false,-1, 31,0);
        tracep->declBit(c+4178,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i rst_ni", false,-1);
        tracep->declBit(c+2908,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i clear_i", false,-1);
        tracep->declBus(c+535,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i busy_o", false,-1, 1,0);
        tracep->declBit(c+3065,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i in_valid_i", false,-1);
        tracep->declBus(c+4227,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i in_addr_i", false,-1, 31,0);
        tracep->declBus(c+3049,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i in_rdata_i", false,-1, 31,0);
        tracep->declBit(c+3064,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i in_err_i", false,-1);
        tracep->declBit(c+3051,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i out_valid_o", false,-1);
        tracep->declBit(c+3340,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i out_ready_i", false,-1);
        tracep->declBus(c+4190,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i out_addr_o", false,-1, 31,0);
        tracep->declBus(c+4229,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i out_addr_next_o", false,-1, 31,0);
        tracep->declBus(c+3052,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i out_rdata_o", false,-1, 31,0);
        tracep->declBit(c+3053,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i out_err_o", false,-1);
        tracep->declBit(c+4220,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i out_err_plus2_o", false,-1);
        tracep->declBus(c+4587,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i DEPTH", false,-1, 31,0);
        tracep->declArray(c+3066,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i rdata_d", false,-1, 95,0);
        tracep->declArray(c+492,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i rdata_q", false,-1, 95,0);
        tracep->declBus(c+3069,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i err_d", false,-1, 2,0);
        tracep->declBus(c+4230,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i err_q", false,-1, 2,0);
        tracep->declBus(c+3959,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i valid_d", false,-1, 2,0);
        tracep->declBus(c+536,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i valid_q", false,-1, 2,0);
        tracep->declBus(c+609,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i lowest_free_entry", false,-1, 2,0);
        tracep->declBus(c+3070,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i valid_pushed", false,-1, 2,0);
        tracep->declBus(c+3960,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i valid_popped", false,-1, 2,0);
        tracep->declBus(c+4231,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i entry_en", false,-1, 2,0);
        tracep->declBit(c+3961,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i pop_fifo", false,-1);
        tracep->declBus(c+3071,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i rdata", false,-1, 31,0);
        tracep->declBus(c+4232,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i rdata_unaligned", false,-1, 31,0);
        tracep->declBit(c+3072,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i err", false,-1);
        tracep->declBit(c+4233,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i err_unaligned", false,-1);
        tracep->declBit(c+4234,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i err_plus2", false,-1);
        tracep->declBit(c+3073,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i valid", false,-1);
        tracep->declBit(c+4235,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i valid_unaligned", false,-1);
        tracep->declBit(c+3074,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i aligned_is_compressed", false,-1);
        tracep->declBit(c+3075,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i unaligned_is_compressed", false,-1);
        tracep->declBit(c+3076,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i addr_incr_two", false,-1);
        tracep->declBus(c+4236,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i instr_addr_next", false,-1, 31,1);
        tracep->declBus(c+4237,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i instr_addr_d", false,-1, 31,1);
        tracep->declBus(c+4238,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i instr_addr_q", false,-1, 31,1);
        tracep->declBit(c+4239,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i instr_addr_en", false,-1);
        tracep->declBit(c+4240,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i unused_addr_in", false,-1);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i RV32E", false,-1, 0,0);
        tracep->declBus(c+4575,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_RV32MFast", false,-1, 31,0);
        tracep->declBus(c+4575,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i RV32M", false,-1, 31,0);
        tracep->declBus(c+4576,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_RV32BNone", false,-1, 31,0);
        tracep->declBus(c+4576,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i RV32B", false,-1, 31,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i DataIndTiming", false,-1, 0,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i BranchTargetALU", false,-1, 0,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i SpecBranch", false,-1, 0,0);
        tracep->declBus(c+4577,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i WritebackStage", false,-1, 0,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i BranchPredictor", false,-1, 0,0);
        tracep->declBit(c+4178,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i rst_ni", false,-1);
        tracep->declBit(c+4194,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ctrl_busy_o", false,-1);
        tracep->declBit(c+2901,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i illegal_insn_o", false,-1);
        tracep->declBit(c+143,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i instr_valid_i", false,-1);
        tracep->declBus(c+150,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i instr_rdata_i", false,-1, 31,0);
        tracep->declBus(c+137,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i instr_rdata_alu_i", false,-1, 31,0);
        tracep->declBus(c+4186,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i instr_rdata_c_i", false,-1, 15,0);
        tracep->declBit(c+4187,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i instr_is_compressed_i", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i instr_bp_taken_i", false,-1);
        tracep->declBit(c+537,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i instr_req_o", false,-1);
        tracep->declBit(c+4192,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i instr_first_cycle_id_o", false,-1);
        tracep->declBit(c+3957,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i instr_valid_clear_o", false,-1);
        tracep->declBit(c+3340,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i id_in_ready_o", false,-1);
        tracep->declBit(c+293,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i icache_inval_o", false,-1);
        tracep->declBit(c+2911,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i branch_decision_i", false,-1);
        tracep->declBit(c+2908,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i pc_set_o", false,-1);
        tracep->declBit(c+2909,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i pc_set_spec_o", false,-1);
        tracep->declBus(c+2887,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i pc_mux_o", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i nt_branch_mispredict_o", false,-1);
        tracep->declBus(c+2878,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i exc_pc_mux_o", false,-1, 1,0);
        tracep->declBus(c+2888,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i exc_cause_o", false,-1, 5,0);
        tracep->declBit(c+138,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i illegal_c_insn_i", false,-1);
        tracep->declBit(c+4189,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i instr_fetch_err_i", false,-1);
        tracep->declBit(c+489,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i instr_fetch_err_plus2_i", false,-1);
        tracep->declBus(c+4191,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i pc_id_i", false,-1, 31,0);
        tracep->declBit(c+760,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ex_valid_i", false,-1);
        tracep->declBit(c+2964,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i lsu_resp_valid_i", false,-1);
        tracep->declBus(c+165,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i alu_operator_ex_o", false,-1, 5,0);
        tracep->declBus(c+1385,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i alu_operand_a_ex_o", false,-1, 31,0);
        tracep->declBus(c+1386,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i alu_operand_b_ex_o", false,-1, 31,0);
        tracep->declBus(c+3490,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i imd_val_we_ex_i", false,-1, 1,0);
        tracep->declArray(c+3506,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i imd_val_d_ex_i", false,-1, 67,0);
        tracep->declArray(c+247,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i imd_val_q_ex_o", false,-1, 67,0);
        tracep->declBus(c+4602,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i bt_a_operand_o", false,-1, 31,0);
        tracep->declBus(c+4602,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i bt_b_operand_o", false,-1, 31,0);
        tracep->declBit(c+4203,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i mult_en_ex_o", false,-1);
        tracep->declBit(c+4204,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i div_en_ex_o", false,-1);
        tracep->declBit(c+166,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i mult_sel_ex_o", false,-1);
        tracep->declBit(c+167,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i div_sel_ex_o", false,-1);
        tracep->declBus(c+294,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i multdiv_operator_ex_o", false,-1, 1,0);
        tracep->declBus(c+295,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i multdiv_signed_mode_ex_o", false,-1, 1,0);
        tracep->declBus(c+1387,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i multdiv_operand_a_ex_o", false,-1, 31,0);
        tracep->declBus(c+1388,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i multdiv_operand_b_ex_o", false,-1, 31,0);
        tracep->declBit(c+2961,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i multdiv_ready_id_o", false,-1);
        tracep->declBit(c+296,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i csr_access_o", false,-1);
        tracep->declBus(c+759,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i csr_op_o", false,-1, 1,0);
        tracep->declBit(c+2962,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i csr_op_en_o", false,-1);
        tracep->declBit(c+4209,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i csr_save_if_o", false,-1);
        tracep->declBit(c+2912,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i csr_save_id_o", false,-1);
        tracep->declBit(c+2879,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i csr_save_wb_o", false,-1);
        tracep->declBit(c+2913,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i csr_restore_mret_id_o", false,-1);
        tracep->declBit(c+2914,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i csr_restore_dret_id_o", false,-1);
        tracep->declBit(c+2889,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i csr_save_cause_o", false,-1);
        tracep->declBus(c+4210,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i csr_mtval_o", false,-1, 31,0);
        tracep->declBus(c+503,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i priv_mode_i", false,-1, 1,0);
        tracep->declBit(c+502,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i csr_mstatus_tw_i", false,-1);
        tracep->declBit(c+2900,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i illegal_csr_insn_i", false,-1);
        tracep->declBit(c+495,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i data_ind_timing_i", false,-1);
        tracep->declBit(c+3492,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i lsu_req_o", false,-1);
        tracep->declBit(c+292,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i lsu_we_o", false,-1);
        tracep->declBus(c+297,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i lsu_type_o", false,-1, 1,0);
        tracep->declBit(c+298,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i lsu_sign_ext_o", false,-1);
        tracep->declBus(c+1388,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i lsu_wdata_o", false,-1, 31,0);
        tracep->declBit(c+2963,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i lsu_req_done_i", false,-1);
        tracep->declBit(c+4193,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i lsu_addr_incr_req_i", false,-1);
        tracep->declBus(c+162,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i lsu_addr_last_i", false,-1, 31,0);
        tracep->declBit(c+499,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i csr_mstatus_mie_i", false,-1);
        tracep->declBit(c+752,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i irq_pending_i", false,-1);
        tracep->declBus(c+753,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i irqs_i", false,-1, 17,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i irq_nm_i", false,-1);
        tracep->declBit(c+745,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i nmi_mode_o", false,-1);
        tracep->declBit(c+2959,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i lsu_load_err_i", false,-1);
        tracep->declBit(c+2960,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i lsu_store_err_i", false,-1);
        tracep->declBit(c+505,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i debug_mode_o", false,-1);
        tracep->declBus(c+607,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i debug_cause_o", false,-1, 2,0);
        tracep->declBit(c+608,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i debug_csr_save_o", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i debug_req_i", false,-1);
        tracep->declBit(c+506,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i debug_single_step_i", false,-1);
        tracep->declBit(c+507,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i debug_ebreakm_i", false,-1);
        tracep->declBit(c+508,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i debug_ebreaku_i", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i trigger_match_i", false,-1);
        tracep->declBus(c+3509,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i result_ex_i", false,-1, 31,0);
        tracep->declBus(c+4205,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i csr_rdata_i", false,-1, 31,0);
        tracep->declBus(c+148,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i rf_raddr_a_o", false,-1, 4,0);
        tracep->declBus(c+4183,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i rf_rdata_a_i", false,-1, 31,0);
        tracep->declBus(c+149,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i rf_raddr_b_o", false,-1, 4,0);
        tracep->declBus(c+4184,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i rf_rdata_b_i", false,-1, 31,0);
        tracep->declBit(c+4196,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i rf_ren_a_o", false,-1);
        tracep->declBit(c+4197,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i rf_ren_b_o", false,-1);
        tracep->declBus(c+151,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i rf_waddr_id_o", false,-1, 4,0);
        tracep->declBus(c+4199,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i rf_wdata_id_o", false,-1, 31,0);
        tracep->declBit(c+4200,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i rf_we_id_o", false,-1);
        tracep->declBit(c+4201,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i rf_rd_a_wb_match_o", false,-1);
        tracep->declBit(c+4202,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i rf_rd_b_wb_match_o", false,-1);
        tracep->declBus(c+136,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i rf_waddr_wb_i", false,-1, 4,0);
        tracep->declBus(c+139,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i rf_wdata_fwd_wb_i", false,-1, 31,0);
        tracep->declBit(c+4206,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i rf_write_wb_i", false,-1);
        tracep->declBit(c+2966,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i en_wb_o", false,-1);
        tracep->declBus(c+299,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i instr_type_wb_o", false,-1, 1,0);
        tracep->declBit(c+4188,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i instr_perf_count_id_o", false,-1);
        tracep->declBit(c+2961,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ready_wb_i", false,-1);
        tracep->declBit(c+538,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i outstanding_load_wb_i", false,-1);
        tracep->declBit(c+4207,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i outstanding_store_wb_i", false,-1);
        tracep->declBit(c+2940,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i perf_jump_o", false,-1);
        tracep->declBit(c+2941,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i perf_branch_o", false,-1);
        tracep->declBit(c+2942,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i perf_tbranch_o", false,-1);
        tracep->declBit(c+4214,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i perf_dside_wait_o", false,-1);
        tracep->declBit(c+4215,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i perf_mul_wait_o", false,-1);
        tracep->declBit(c+4216,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i perf_div_wait_o", false,-1);
        tracep->declBit(c+2967,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i instr_id_done_o", false,-1);
        tracep->declBit(c+300,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i illegal_insn_dec", false,-1);
        tracep->declBit(c+301,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ebrk_insn", false,-1);
        tracep->declBit(c+302,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i mret_insn_dec", false,-1);
        tracep->declBit(c+303,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i dret_insn_dec", false,-1);
        tracep->declBit(c+304,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ecall_insn_dec", false,-1);
        tracep->declBit(c+305,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i wfi_insn_dec", false,-1);
        tracep->declBit(c+2969,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i wb_exception", false,-1);
        tracep->declBit(c+306,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i branch_in_dec", false,-1);
        tracep->declBit(c+2943,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i branch_spec", false,-1);
        tracep->declBit(c+746,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i branch_set_spec", false,-1);
        tracep->declBit(c+747,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i branch_set_raw_spec", false,-1);
        tracep->declBit(c+756,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i branch_set", false,-1);
        tracep->declBit(c+747,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i branch_set_raw", false,-1);
        tracep->declBit(c+2944,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i branch_set_raw_d", false,-1);
        tracep->declBit(c+748,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i branch_jump_set_done_q", false,-1);
        tracep->declBit(c+4241,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i branch_jump_set_done_d", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i branch_not_set", false,-1);
        tracep->declBit(c+4567,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i branch_taken", false,-1);
        tracep->declBit(c+307,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i jump_in_dec", false,-1);
        tracep->declBit(c+308,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i jump_set_dec", false,-1);
        tracep->declBit(c+2902,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i jump_set", false,-1);
        tracep->declBit(c+2903,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i jump_set_raw", false,-1);
        tracep->declBit(c+4192,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i instr_first_cycle", false,-1);
        tracep->declBit(c+2904,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i instr_executing_spec", false,-1);
        tracep->declBit(c+2970,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i instr_executing", false,-1);
        tracep->declBit(c+2966,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i instr_done", false,-1);
        tracep->declBit(c+540,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_run", false,-1);
        tracep->declBit(c+2905,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i stall_ld_hz", false,-1);
        tracep->declBit(c+2971,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i stall_mem", false,-1);
        tracep->declBit(c+2972,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i stall_multdiv", false,-1);
        tracep->declBit(c+2973,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i stall_branch", false,-1);
        tracep->declBit(c+2974,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i stall_jump", false,-1);
        tracep->declBit(c+2975,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i stall_id", false,-1);
        tracep->declBit(c+2976,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i stall_wb", false,-1);
        tracep->declBit(c+761,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i flush_id", false,-1);
        tracep->declBit(c+2977,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i multicycle_done", false,-1);
        tracep->declBus(c+152,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i imm_i_type", false,-1, 31,0);
        tracep->declBus(c+153,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i imm_s_type", false,-1, 31,0);
        tracep->declBus(c+154,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i imm_b_type", false,-1, 31,0);
        tracep->declBus(c+155,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i imm_u_type", false,-1, 31,0);
        tracep->declBus(c+156,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i imm_j_type", false,-1, 31,0);
        tracep->declBus(c+157,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i zimm_rs1_type", false,-1, 31,0);
        tracep->declBus(c+4242,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i imm_a", false,-1, 31,0);
        tracep->declBus(c+258,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i imm_b", false,-1, 31,0);
        tracep->declBit(c+309,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i rf_wdata_sel", false,-1);
        tracep->declBit(c+310,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i rf_we_dec", false,-1);
        tracep->declBit(c+2945,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i rf_we_raw", false,-1);
        tracep->declBit(c+4196,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i rf_ren_a", false,-1);
        tracep->declBit(c+4197,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i rf_ren_b", false,-1);
        tracep->declBit(c+311,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i rf_ren_a_dec", false,-1);
        tracep->declBit(c+312,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i rf_ren_b_dec", false,-1);
        tracep->declBus(c+1387,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i rf_rdata_a_fwd", false,-1, 31,0);
        tracep->declBus(c+1388,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i rf_rdata_b_fwd", false,-1, 31,0);
        tracep->declBus(c+165,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i alu_operator", false,-1, 5,0);
        tracep->declBus(c+259,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i alu_op_a_mux_sel", false,-1, 1,0);
        tracep->declBus(c+168,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i alu_op_a_mux_sel_dec", false,-1, 1,0);
        tracep->declBit(c+4243,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i alu_op_b_mux_sel", false,-1);
        tracep->declBit(c+169,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i alu_op_b_mux_sel_dec", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i alu_multicycle_dec", false,-1);
        tracep->declBit(c+3,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i stall_alu", false,-1);
        tracep->declArray(c+247,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i imd_val_q", false,-1, 67,0);
        tracep->declBus(c+4606,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i bt_a_mux_sel", false,-1, 1,0);
        tracep->declBus(c+4605,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i bt_b_mux_sel", false,-1, 2,0);
        tracep->declBit(c+170,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i imm_a_mux_sel", false,-1);
        tracep->declBus(c+260,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i imm_b_mux_sel", false,-1, 2,0);
        tracep->declBus(c+171,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i imm_b_mux_sel_dec", false,-1, 2,0);
        tracep->declBit(c+4203,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i mult_en_id", false,-1);
        tracep->declBit(c+762,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i mult_en_dec", false,-1);
        tracep->declBit(c+4204,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i div_en_id", false,-1);
        tracep->declBit(c+763,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i div_en_dec", false,-1);
        tracep->declBit(c+764,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i multdiv_en_dec", false,-1);
        tracep->declBus(c+294,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i multdiv_operator", false,-1, 1,0);
        tracep->declBus(c+295,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i multdiv_signed_mode", false,-1, 1,0);
        tracep->declBit(c+292,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i lsu_we", false,-1);
        tracep->declBus(c+297,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i lsu_type", false,-1, 1,0);
        tracep->declBit(c+298,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i lsu_sign_ext", false,-1);
        tracep->declBit(c+3492,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i lsu_req", false,-1);
        tracep->declBit(c+313,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i lsu_req_dec", false,-1);
        tracep->declBit(c+2978,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i data_req_allowed", false,-1);
        tracep->declBit(c+3341,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i csr_pipe_flush", false,-1);
        tracep->declBus(c+1385,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i alu_operand_a", false,-1, 31,0);
        tracep->declBus(c+1386,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i alu_operand_b", false,-1, 31,0);
        tracep->declBus(c+4607,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_OP_A_FWD", false,-1, 1,0);
        tracep->declBus(c+4577,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_OP_B_IMM", false,-1, 0,0);
        tracep->declBus(c+4622,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_IMM_B_INCR_ADDR", false,-1, 2,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_IMM_A_Z", false,-1, 0,0);
        tracep->declBus(c+4606,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_OP_A_CURRPC", false,-1, 1,0);
        tracep->declBus(c+4608,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_OP_A_IMM", false,-1, 1,0);
        tracep->declBus(c+4590,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_OP_A_REG_A", false,-1, 1,0);
        tracep->declBus(c+4612,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_IMM_B_B", false,-1, 2,0);
        tracep->declBus(c+4605,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_IMM_B_I", false,-1, 2,0);
        tracep->declBus(c+4609,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_IMM_B_INCR_PC", false,-1, 2,0);
        tracep->declBus(c+4610,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_IMM_B_J", false,-1, 2,0);
        tracep->declBus(c+4613,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_IMM_B_S", false,-1, 2,0);
        tracep->declBus(c+4611,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_IMM_B_U", false,-1, 2,0);
        tracep->declBus(c+4577,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_RF_WD_CSR", false,-1, 0,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_RF_WD_EX", false,-1, 0,0);
        tracep->declBus(c+4623,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_CSR_DCSR", false,-1, 11,0);
        tracep->declBus(c+4624,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_CSR_DPC", false,-1, 11,0);
        tracep->declBus(c+4625,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_CSR_DSCRATCH0", false,-1, 11,0);
        tracep->declBus(c+4626,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_CSR_DSCRATCH1", false,-1, 11,0);
        tracep->declBus(c+4627,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_CSR_MIE", false,-1, 11,0);
        tracep->declBus(c+4628,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_CSR_MSTATUS", false,-1, 11,0);
        tracep->declBus(c+4590,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_CSR_OP_READ", false,-1, 1,0);
        tracep->declBus(c+4606,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_CSR_OP_SET", false,-1, 1,0);
        tracep->declBus(c+4607,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_CSR_OP_WRITE", false,-1, 1,0);
        tracep->declBit(c+144,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i id_fsm_q", false,-1);
        tracep->declBit(c+2979,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i id_fsm_d", false,-1);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i FIRST_CYCLE", false,-1, 0,0);
        tracep->declBus(c+4577,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i MULTI_CYCLE", false,-1, 0,0);
        tracep->declBus(c+4590,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_WB_INSTR_LOAD", false,-1, 1,0);
        tracep->declBus(c+4606,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_WB_INSTR_OTHER", false,-1, 1,0);
        tracep->declBus(c+4607,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_WB_INSTR_STORE", false,-1, 1,0);
        tracep->declBus(c+4606,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i g_nobtalu unused_a_mux_sel", false,-1, 1,0);
        tracep->declBus(c+4605,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i g_nobtalu unused_b_mux_sel", false,-1, 2,0);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i g_nobtalu sv2v_tmp_456A8", false,-1, 32,1);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i g_nobtalu sv2v_tmp_EDBFD", false,-1, 32,1);
        tracep->declBit(c+747,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i g_branch_set_flop branch_set_raw_q", false,-1);
        tracep->declBit(c+4201,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i gen_stall_mem rf_rd_a_wb_match", false,-1);
        tracep->declBit(c+4202,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i gen_stall_mem rf_rd_b_wb_match", false,-1);
        tracep->declBit(c+4244,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i gen_stall_mem rf_rd_a_hz", false,-1);
        tracep->declBit(c+4245,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i gen_stall_mem rf_rd_b_hz", false,-1);
        tracep->declBit(c+2980,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i gen_stall_mem outstanding_memory_access", false,-1);
        tracep->declBit(c+2981,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i gen_stall_mem instr_kill", false,-1);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i RV32E", false,-1, 0,0);
        tracep->declBus(c+4575,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_RV32MFast", false,-1, 31,0);
        tracep->declBus(c+4575,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i RV32M", false,-1, 31,0);
        tracep->declBus(c+4576,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_RV32BNone", false,-1, 31,0);
        tracep->declBus(c+4576,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i RV32B", false,-1, 31,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i BranchTargetALU", false,-1, 0,0);
        tracep->declBit(c+4178,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i rst_ni", false,-1);
        tracep->declBit(c+300,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i illegal_insn_o", false,-1);
        tracep->declBit(c+301,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ebrk_insn_o", false,-1);
        tracep->declBit(c+302,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i mret_insn_o", false,-1);
        tracep->declBit(c+303,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i dret_insn_o", false,-1);
        tracep->declBit(c+304,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ecall_insn_o", false,-1);
        tracep->declBit(c+305,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i wfi_insn_o", false,-1);
        tracep->declBit(c+308,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i jump_set_o", false,-1);
        tracep->declBit(c+4567,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i branch_taken_i", false,-1);
        tracep->declBit(c+293,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i icache_inval_o", false,-1);
        tracep->declBit(c+4192,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i instr_first_cycle_i", false,-1);
        tracep->declBus(c+150,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i instr_rdata_i", false,-1, 31,0);
        tracep->declBus(c+137,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i instr_rdata_alu_i", false,-1, 31,0);
        tracep->declBit(c+138,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i illegal_c_insn_i", false,-1);
        tracep->declBit(c+170,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i imm_a_mux_sel_o", false,-1);
        tracep->declBus(c+171,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i imm_b_mux_sel_o", false,-1, 2,0);
        tracep->declBus(c+4606,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i bt_a_mux_sel_o", false,-1, 1,0);
        tracep->declBus(c+4605,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i bt_b_mux_sel_o", false,-1, 2,0);
        tracep->declBus(c+152,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i imm_i_type_o", false,-1, 31,0);
        tracep->declBus(c+153,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i imm_s_type_o", false,-1, 31,0);
        tracep->declBus(c+154,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i imm_b_type_o", false,-1, 31,0);
        tracep->declBus(c+155,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i imm_u_type_o", false,-1, 31,0);
        tracep->declBus(c+156,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i imm_j_type_o", false,-1, 31,0);
        tracep->declBus(c+157,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i zimm_rs1_type_o", false,-1, 31,0);
        tracep->declBit(c+309,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i rf_wdata_sel_o", false,-1);
        tracep->declBit(c+310,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i rf_we_o", false,-1);
        tracep->declBus(c+148,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i rf_raddr_a_o", false,-1, 4,0);
        tracep->declBus(c+149,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i rf_raddr_b_o", false,-1, 4,0);
        tracep->declBus(c+151,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i rf_waddr_o", false,-1, 4,0);
        tracep->declBit(c+311,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i rf_ren_a_o", false,-1);
        tracep->declBit(c+312,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i rf_ren_b_o", false,-1);
        tracep->declBus(c+165,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i alu_operator_o", false,-1, 5,0);
        tracep->declBus(c+168,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i alu_op_a_mux_sel_o", false,-1, 1,0);
        tracep->declBit(c+169,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i alu_op_b_mux_sel_o", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i alu_multicycle_o", false,-1);
        tracep->declBit(c+762,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i mult_en_o", false,-1);
        tracep->declBit(c+763,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i div_en_o", false,-1);
        tracep->declBit(c+166,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i mult_sel_o", false,-1);
        tracep->declBit(c+167,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i div_sel_o", false,-1);
        tracep->declBus(c+294,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i multdiv_operator_o", false,-1, 1,0);
        tracep->declBus(c+295,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i multdiv_signed_mode_o", false,-1, 1,0);
        tracep->declBit(c+296,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i csr_access_o", false,-1);
        tracep->declBus(c+759,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i csr_op_o", false,-1, 1,0);
        tracep->declBit(c+313,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i data_req_o", false,-1);
        tracep->declBit(c+292,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i data_we_o", false,-1);
        tracep->declBus(c+297,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i data_type_o", false,-1, 1,0);
        tracep->declBit(c+298,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i data_sign_extension_o", false,-1);
        tracep->declBit(c+307,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i jump_in_dec_o", false,-1);
        tracep->declBit(c+306,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i branch_in_dec_o", false,-1);
        tracep->declBit(c+300,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i illegal_insn", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i illegal_reg_rv32e", false,-1);
        tracep->declBit(c+314,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i csr_illegal", false,-1);
        tracep->declBit(c+310,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i rf_we", false,-1);
        tracep->declBus(c+150,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i instr", false,-1, 31,0);
        tracep->declBus(c+137,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i instr_alu", false,-1, 31,0);
        tracep->declBus(c+140,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i unused_instr_alu", false,-1, 9,0);
        tracep->declBus(c+148,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i instr_rs1", false,-1, 4,0);
        tracep->declBus(c+149,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i instr_rs2", false,-1, 4,0);
        tracep->declBus(c+158,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i instr_rs3", false,-1, 4,0);
        tracep->declBus(c+151,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i instr_rd", false,-1, 4,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i use_rs3_d", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i use_rs3_q", false,-1);
        tracep->declBus(c+315,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i csr_op", false,-1, 1,0);
        tracep->declBus(c+316,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i opcode", false,-1, 6,0);
        tracep->declBus(c+172,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i opcode_alu", false,-1, 6,0);
        tracep->declBus(c+4590,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_OP_A_REG_A", false,-1, 1,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_OP_B_REG_B", false,-1, 0,0);
        tracep->declBus(c+4608,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_CSR_OP_CLEAR", false,-1, 1,0);
        tracep->declBus(c+4590,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_CSR_OP_READ", false,-1, 1,0);
        tracep->declBus(c+4606,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_CSR_OP_SET", false,-1, 1,0);
        tracep->declBus(c+4607,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_CSR_OP_WRITE", false,-1, 1,0);
        tracep->declBus(c+4606,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_MD_OP_DIV", false,-1, 1,0);
        tracep->declBus(c+4607,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_MD_OP_MULH", false,-1, 1,0);
        tracep->declBus(c+4590,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_MD_OP_MULL", false,-1, 1,0);
        tracep->declBus(c+4608,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_MD_OP_REM", false,-1, 1,0);
        tracep->declBus(c+4629,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_OPCODE_AUIPC", false,-1, 6,0);
        tracep->declBus(c+4614,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_OPCODE_BRANCH", false,-1, 6,0);
        tracep->declBus(c+4615,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_OPCODE_JAL", false,-1, 6,0);
        tracep->declBus(c+4616,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_OPCODE_JALR", false,-1, 6,0);
        tracep->declBus(c+4617,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_OPCODE_LOAD", false,-1, 6,0);
        tracep->declBus(c+4618,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_OPCODE_LUI", false,-1, 6,0);
        tracep->declBus(c+4630,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_OPCODE_MISC_MEM", false,-1, 6,0);
        tracep->declBus(c+4619,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_OPCODE_OP", false,-1, 6,0);
        tracep->declBus(c+4620,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_OPCODE_OP_IMM", false,-1, 6,0);
        tracep->declBus(c+4621,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_OPCODE_STORE", false,-1, 6,0);
        tracep->declBus(c+4631,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_OPCODE_SYSTEM", false,-1, 6,0);
        tracep->declBus(c+4577,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_RF_WD_CSR", false,-1, 0,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_RF_WD_EX", false,-1, 0,0);
        tracep->declBus(c+4601,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_RV32BBalanced", false,-1, 31,0);
        tracep->declBus(c+4575,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_RV32BFull", false,-1, 31,0);
        tracep->declBus(c+4576,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_RV32MNone", false,-1, 31,0);
        tracep->declBus(c+4632,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_ADD", false,-1, 5,0);
        tracep->declBus(c+4633,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_AND", false,-1, 5,0);
        tracep->declBus(c+4634,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_ANDN", false,-1, 5,0);
        tracep->declBus(c+4635,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_BDEP", false,-1, 5,0);
        tracep->declBus(c+4636,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_BEXT", false,-1, 5,0);
        tracep->declBus(c+4637,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_BFP", false,-1, 5,0);
        tracep->declBus(c+4638,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_CLMUL", false,-1, 5,0);
        tracep->declBus(c+4639,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_CLMULH", false,-1, 5,0);
        tracep->declBus(c+4640,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_CLMULR", false,-1, 5,0);
        tracep->declBus(c+4641,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_CLZ", false,-1, 5,0);
        tracep->declBus(c+4642,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_CMIX", false,-1, 5,0);
        tracep->declBus(c+4643,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_CMOV", false,-1, 5,0);
        tracep->declBus(c+4644,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_CRC32C_B", false,-1, 5,0);
        tracep->declBus(c+4645,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_CRC32C_H", false,-1, 5,0);
        tracep->declBus(c+4646,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_CRC32C_W", false,-1, 5,0);
        tracep->declBus(c+4647,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_CRC32_B", false,-1, 5,0);
        tracep->declBus(c+4648,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_CRC32_H", false,-1, 5,0);
        tracep->declBus(c+4649,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_CRC32_W", false,-1, 5,0);
        tracep->declBus(c+4650,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_CTZ", false,-1, 5,0);
        tracep->declBus(c+4651,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_EQ", false,-1, 5,0);
        tracep->declBus(c+4652,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_FSL", false,-1, 5,0);
        tracep->declBus(c+4653,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_FSR", false,-1, 5,0);
        tracep->declBus(c+4654,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_GE", false,-1, 5,0);
        tracep->declBus(c+4655,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_GEU", false,-1, 5,0);
        tracep->declBus(c+4656,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_GORC", false,-1, 5,0);
        tracep->declBus(c+4657,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_GREV", false,-1, 5,0);
        tracep->declBus(c+4658,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_LT", false,-1, 5,0);
        tracep->declBus(c+4659,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_LTU", false,-1, 5,0);
        tracep->declBus(c+4660,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_MAX", false,-1, 5,0);
        tracep->declBus(c+4661,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_MAXU", false,-1, 5,0);
        tracep->declBus(c+4662,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_MIN", false,-1, 5,0);
        tracep->declBus(c+4663,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_MINU", false,-1, 5,0);
        tracep->declBus(c+4664,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_NE", false,-1, 5,0);
        tracep->declBus(c+4665,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_OR", false,-1, 5,0);
        tracep->declBus(c+4666,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_ORN", false,-1, 5,0);
        tracep->declBus(c+4667,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_PACK", false,-1, 5,0);
        tracep->declBus(c+4668,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_PACKH", false,-1, 5,0);
        tracep->declBus(c+4669,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_PACKU", false,-1, 5,0);
        tracep->declBus(c+4670,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_PCNT", false,-1, 5,0);
        tracep->declBus(c+4671,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_ROL", false,-1, 5,0);
        tracep->declBus(c+4672,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_ROR", false,-1, 5,0);
        tracep->declBus(c+4673,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_SBCLR", false,-1, 5,0);
        tracep->declBus(c+4674,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_SBEXT", false,-1, 5,0);
        tracep->declBus(c+4675,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_SBINV", false,-1, 5,0);
        tracep->declBus(c+4676,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_SBSET", false,-1, 5,0);
        tracep->declBus(c+4677,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_SEXTB", false,-1, 5,0);
        tracep->declBus(c+4678,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_SEXTH", false,-1, 5,0);
        tracep->declBus(c+4679,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_SHFL", false,-1, 5,0);
        tracep->declBus(c+4680,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_SLL", false,-1, 5,0);
        tracep->declBus(c+4681,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_SLO", false,-1, 5,0);
        tracep->declBus(c+4682,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_SLT", false,-1, 5,0);
        tracep->declBus(c+4683,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_SLTU", false,-1, 5,0);
        tracep->declBus(c+4684,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_SRA", false,-1, 5,0);
        tracep->declBus(c+4685,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_SRL", false,-1, 5,0);
        tracep->declBus(c+4686,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_SRO", false,-1, 5,0);
        tracep->declBus(c+4687,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_SUB", false,-1, 5,0);
        tracep->declBus(c+4688,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_UNSHFL", false,-1, 5,0);
        tracep->declBus(c+4689,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_XNOR", false,-1, 5,0);
        tracep->declBus(c+4690,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_XOR", false,-1, 5,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_IMM_A_Z", false,-1, 0,0);
        tracep->declBus(c+4577,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_IMM_A_ZERO", false,-1, 0,0);
        tracep->declBus(c+4612,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_IMM_B_B", false,-1, 2,0);
        tracep->declBus(c+4605,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_IMM_B_I", false,-1, 2,0);
        tracep->declBus(c+4609,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_IMM_B_INCR_PC", false,-1, 2,0);
        tracep->declBus(c+4610,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_IMM_B_J", false,-1, 2,0);
        tracep->declBus(c+4613,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_IMM_B_S", false,-1, 2,0);
        tracep->declBus(c+4611,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_IMM_B_U", false,-1, 2,0);
        tracep->declBus(c+4606,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_OP_A_CURRPC", false,-1, 1,0);
        tracep->declBus(c+4608,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_OP_A_IMM", false,-1, 1,0);
        tracep->declBus(c+4577,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_OP_B_IMM", false,-1, 0,0);
        tracep->declBit(c+4178,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i gen_no_rs3_flop unused_clk", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i gen_no_rs3_flop unused_rst_n", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i gen_no_rs3_flop sv2v_tmp_66FD5", false,-1, 1,1);
        tracep->declBus(c+4577,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i WritebackStage", false,-1, 0,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i BranchPredictor", false,-1, 0,0);
        tracep->declBit(c+4178,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i rst_ni", false,-1);
        tracep->declBit(c+4194,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ctrl_busy_o", false,-1);
        tracep->declBit(c+2901,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i illegal_insn_i", false,-1);
        tracep->declBit(c+304,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ecall_insn_i", false,-1);
        tracep->declBit(c+302,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i mret_insn_i", false,-1);
        tracep->declBit(c+303,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i dret_insn_i", false,-1);
        tracep->declBit(c+305,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i wfi_insn_i", false,-1);
        tracep->declBit(c+301,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ebrk_insn_i", false,-1);
        tracep->declBit(c+3341,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i csr_pipe_flush_i", false,-1);
        tracep->declBit(c+143,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i instr_valid_i", false,-1);
        tracep->declBus(c+150,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i instr_i", false,-1, 31,0);
        tracep->declBus(c+4186,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i instr_compressed_i", false,-1, 15,0);
        tracep->declBit(c+4187,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i instr_is_compressed_i", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i instr_bp_taken_i", false,-1);
        tracep->declBit(c+4189,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i instr_fetch_err_i", false,-1);
        tracep->declBit(c+489,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i instr_fetch_err_plus2_i", false,-1);
        tracep->declBus(c+4191,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i pc_id_i", false,-1, 31,0);
        tracep->declBit(c+3957,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i instr_valid_clear_o", false,-1);
        tracep->declBit(c+3340,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i id_in_ready_o", false,-1);
        tracep->declBit(c+540,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i controller_run_o", false,-1);
        tracep->declBit(c+537,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i instr_req_o", false,-1);
        tracep->declBit(c+2908,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i pc_set_o", false,-1);
        tracep->declBit(c+2909,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i pc_set_spec_o", false,-1);
        tracep->declBus(c+2887,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i pc_mux_o", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i nt_branch_mispredict_o", false,-1);
        tracep->declBus(c+2878,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i exc_pc_mux_o", false,-1, 1,0);
        tracep->declBus(c+2888,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i exc_cause_o", false,-1, 5,0);
        tracep->declBus(c+162,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i lsu_addr_last_i", false,-1, 31,0);
        tracep->declBit(c+2959,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i load_err_i", false,-1);
        tracep->declBit(c+2960,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i store_err_i", false,-1);
        tracep->declBit(c+2969,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i wb_exception_o", false,-1);
        tracep->declBit(c+756,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i branch_set_i", false,-1);
        tracep->declBit(c+746,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i branch_set_spec_i", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i branch_not_set_i", false,-1);
        tracep->declBit(c+2902,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i jump_set_i", false,-1);
        tracep->declBit(c+499,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i csr_mstatus_mie_i", false,-1);
        tracep->declBit(c+752,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i irq_pending_i", false,-1);
        tracep->declBus(c+753,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i irqs_i", false,-1, 17,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i irq_nm_i", false,-1);
        tracep->declBit(c+745,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i nmi_mode_o", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i debug_req_i", false,-1);
        tracep->declBus(c+607,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i debug_cause_o", false,-1, 2,0);
        tracep->declBit(c+608,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i debug_csr_save_o", false,-1);
        tracep->declBit(c+505,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i debug_mode_o", false,-1);
        tracep->declBit(c+506,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i debug_single_step_i", false,-1);
        tracep->declBit(c+507,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i debug_ebreakm_i", false,-1);
        tracep->declBit(c+508,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i debug_ebreaku_i", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i trigger_match_i", false,-1);
        tracep->declBit(c+4209,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i csr_save_if_o", false,-1);
        tracep->declBit(c+2912,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i csr_save_id_o", false,-1);
        tracep->declBit(c+2879,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i csr_save_wb_o", false,-1);
        tracep->declBit(c+2913,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i csr_restore_mret_id_o", false,-1);
        tracep->declBit(c+2914,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i csr_restore_dret_id_o", false,-1);
        tracep->declBit(c+2889,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i csr_save_cause_o", false,-1);
        tracep->declBus(c+4210,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i csr_mtval_o", false,-1, 31,0);
        tracep->declBus(c+503,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i priv_mode_i", false,-1, 1,0);
        tracep->declBit(c+502,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i csr_mstatus_tw_i", false,-1);
        tracep->declBit(c+2975,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i stall_id_i", false,-1);
        tracep->declBit(c+2976,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i stall_wb_i", false,-1);
        tracep->declBit(c+761,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i flush_id_o", false,-1);
        tracep->declBit(c+2961,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ready_wb_i", false,-1);
        tracep->declBit(c+2940,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i perf_jump_o", false,-1);
        tracep->declBit(c+2942,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i perf_tbranch_o", false,-1);
        tracep->declBus(c+511,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ctrl_fsm_cs", false,-1, 3,0);
        tracep->declBus(c+3962,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ctrl_fsm_ns", false,-1, 3,0);
        tracep->declBit(c+745,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i nmi_mode_q", false,-1);
        tracep->declBit(c+2915,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i nmi_mode_d", false,-1);
        tracep->declBit(c+505,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i debug_mode_q", false,-1);
        tracep->declBit(c+2916,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i debug_mode_d", false,-1);
        tracep->declBit(c+512,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i load_err_q", false,-1);
        tracep->declBit(c+2959,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i load_err_d", false,-1);
        tracep->declBit(c+513,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i store_err_q", false,-1);
        tracep->declBit(c+2960,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i store_err_d", false,-1);
        tracep->declBit(c+514,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i exc_req_q", false,-1);
        tracep->declBit(c+2906,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i exc_req_d", false,-1);
        tracep->declBit(c+515,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i illegal_insn_q", false,-1);
        tracep->declBit(c+2907,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i illegal_insn_d", false,-1);
        tracep->declBit(c+765,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i instr_fetch_err_prio", false,-1);
        tracep->declBit(c+766,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i illegal_insn_prio", false,-1);
        tracep->declBit(c+767,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ecall_insn_prio", false,-1);
        tracep->declBit(c+768,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ebrk_insn_prio", false,-1);
        tracep->declBit(c+769,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i store_err_prio", false,-1);
        tracep->declBit(c+770,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i load_err_prio", false,-1);
        tracep->declBit(c+2982,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i stall", false,-1);
        tracep->declBit(c+3342,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i halt_if", false,-1);
        tracep->declBit(c+3343,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i retain_id", false,-1);
        tracep->declBit(c+761,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i flush_id", false,-1);
        tracep->declBit(c+4246,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i illegal_dret", false,-1);
        tracep->declBit(c+4247,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i illegal_umode", false,-1);
        tracep->declBit(c+2983,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i exc_req_lsu", false,-1);
        tracep->declBit(c+3344,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i special_req", false,-1);
        tracep->declBit(c+4248,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i special_req_pc_change", false,-1);
        tracep->declBit(c+4249,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i special_req_flush_only", false,-1);
        tracep->declBit(c+757,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i do_single_step_d", false,-1);
        tracep->declBit(c+749,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i do_single_step_q", false,-1);
        tracep->declBit(c+771,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i enter_debug_mode_prio_d", false,-1);
        tracep->declBit(c+750,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i enter_debug_mode_prio_q", false,-1);
        tracep->declBit(c+771,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i enter_debug_mode", false,-1);
        tracep->declBit(c+541,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ebreak_into_debug", false,-1);
        tracep->declBit(c+4250,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i handle_irq", false,-1);
        tracep->declBit(c+2984,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i id_wb_pending", false,-1);
        tracep->declBus(c+754,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i mfip_id", false,-1, 3,0);
        tracep->declBit(c+755,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i unused_irq_timer", false,-1);
        tracep->declBit(c+772,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ecall_insn", false,-1);
        tracep->declBit(c+773,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i mret_insn", false,-1);
        tracep->declBit(c+774,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i dret_insn", false,-1);
        tracep->declBit(c+775,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i wfi_insn", false,-1);
        tracep->declBit(c+776,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ebrk_insn", false,-1);
        tracep->declBit(c+3345,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i csr_pipe_flush", false,-1);
        tracep->declBit(c+610,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i instr_fetch_err", false,-1);
        tracep->declBus(c+4608,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_PRIV_LVL_M", false,-1, 1,0);
        tracep->declBus(c+4691,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i FLUSH", false,-1, 3,0);
        tracep->declBus(c+4590,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_PRIV_LVL_U", false,-1, 1,0);
        tracep->declBus(c+4692,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i BOOT_SET", false,-1, 3,0);
        tracep->declBus(c+4693,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i DBG_TAKEN_ID", false,-1, 3,0);
        tracep->declBus(c+4694,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i DBG_TAKEN_IF", false,-1, 3,0);
        tracep->declBus(c+4695,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i DECODE", false,-1, 3,0);
        tracep->declBus(c+4696,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i FIRST_FETCH", false,-1, 3,0);
        tracep->declBus(c+4697,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i IRQ_TAKEN", false,-1, 3,0);
        tracep->declBus(c+4698,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i RESET", false,-1, 3,0);
        tracep->declBus(c+4699,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i SLEEP", false,-1, 3,0);
        tracep->declBus(c+4700,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i WAIT_SLEEP", false,-1, 3,0);
        tracep->declBus(c+4613,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_DBG_CAUSE_EBREAK", false,-1, 2,0);
        tracep->declBus(c+4611,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_DBG_CAUSE_HALTREQ", false,-1, 2,0);
        tracep->declBus(c+4610,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_DBG_CAUSE_STEP", false,-1, 2,0);
        tracep->declBus(c+4612,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_DBG_CAUSE_TRIGGER", false,-1, 2,0);
        tracep->declBus(c+4665,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_EXC_CAUSE_BREAKPOINT", false,-1, 5,0);
        tracep->declBus(c+4686,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_EXC_CAUSE_ECALL_MMODE", false,-1, 5,0);
        tracep->declBus(c+4684,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_EXC_CAUSE_ECALL_UMODE", false,-1, 5,0);
        tracep->declBus(c+4690,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_EXC_CAUSE_ILLEGAL_INSN", false,-1, 5,0);
        tracep->declBus(c+4632,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_EXC_CAUSE_INSN_ADDR_MISA", false,-1, 5,0);
        tracep->declBus(c+4687,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_EXC_CAUSE_INSTR_ACCESS_FAULT", false,-1, 5,0);
        tracep->declBus(c+4676,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_EXC_CAUSE_IRQ_EXTERNAL_M", false,-1, 5,0);
        tracep->declBus(c+4701,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_EXC_CAUSE_IRQ_NM", false,-1, 5,0);
        tracep->declBus(c+4650,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_EXC_CAUSE_IRQ_SOFTWARE_M", false,-1, 5,0);
        tracep->declBus(c+4643,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_EXC_CAUSE_IRQ_TIMER_M", false,-1, 5,0);
        tracep->declBus(c+4689,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_EXC_CAUSE_LOAD_ACCESS_FAULT", false,-1, 5,0);
        tracep->declBus(c+4634,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_EXC_CAUSE_STORE_ACCESS_FAULT", false,-1, 5,0);
        tracep->declBus(c+4606,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_EXC_PC_DBD", false,-1, 1,0);
        tracep->declBus(c+4608,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_EXC_PC_DBG_EXC", false,-1, 1,0);
        tracep->declBus(c+4590,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_EXC_PC_EXC", false,-1, 1,0);
        tracep->declBus(c+4607,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_EXC_PC_IRQ", false,-1, 1,0);
        tracep->declBus(c+4605,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_PC_BOOT", false,-1, 2,0);
        tracep->declBus(c+4610,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_PC_DRET", false,-1, 2,0);
        tracep->declBus(c+4611,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_PC_ERET", false,-1, 2,0);
        tracep->declBus(c+4612,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_PC_EXC", false,-1, 2,0);
        tracep->declBus(c+4613,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_PC_JUMP", false,-1, 2,0);
        tracep->declBus(c+4575,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i ibex_pkg_RV32MFast", false,-1, 31,0);
        tracep->declBus(c+4575,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i RV32M", false,-1, 31,0);
        tracep->declBus(c+4576,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i ibex_pkg_RV32BNone", false,-1, 31,0);
        tracep->declBus(c+4576,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i RV32B", false,-1, 31,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i BranchTargetALU", false,-1, 0,0);
        tracep->declBit(c+4178,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i rst_ni", false,-1);
        tracep->declBus(c+165,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_operator_i", false,-1, 5,0);
        tracep->declBus(c+1385,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_operand_a_i", false,-1, 31,0);
        tracep->declBus(c+1386,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_operand_b_i", false,-1, 31,0);
        tracep->declBit(c+4192,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_instr_first_cycle_i", false,-1);
        tracep->declBus(c+4602,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i bt_a_operand_i", false,-1, 31,0);
        tracep->declBus(c+4602,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i bt_b_operand_i", false,-1, 31,0);
        tracep->declBus(c+294,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i multdiv_operator_i", false,-1, 1,0);
        tracep->declBit(c+4203,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i mult_en_i", false,-1);
        tracep->declBit(c+4204,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i div_en_i", false,-1);
        tracep->declBit(c+166,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i mult_sel_i", false,-1);
        tracep->declBit(c+167,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i div_sel_i", false,-1);
        tracep->declBus(c+295,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i multdiv_signed_mode_i", false,-1, 1,0);
        tracep->declBus(c+1387,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i multdiv_operand_a_i", false,-1, 31,0);
        tracep->declBus(c+1388,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i multdiv_operand_b_i", false,-1, 31,0);
        tracep->declBit(c+2961,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i multdiv_ready_id_i", false,-1);
        tracep->declBit(c+495,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i data_ind_timing_i", false,-1);
        tracep->declBus(c+3490,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i imd_val_we_o", false,-1, 1,0);
        tracep->declArray(c+3506,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i imd_val_d_o", false,-1, 67,0);
        tracep->declArray(c+247,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i imd_val_q_i", false,-1, 67,0);
        tracep->declBus(c+1384,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_adder_result_ex_o", false,-1, 31,0);
        tracep->declBus(c+3509,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i result_ex_o", false,-1, 31,0);
        tracep->declBus(c+1384,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i branch_target_o", false,-1, 31,0);
        tracep->declBit(c+2911,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i branch_decision_o", false,-1);
        tracep->declBit(c+760,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i ex_valid_o", false,-1);
        tracep->declBus(c+2917,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_result", false,-1, 31,0);
        tracep->declBus(c+4251,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i multdiv_result", false,-1, 31,0);
        tracep->declQuad(c+1389,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i multdiv_alu_operand_b", false,-1, 32,0);
        tracep->declQuad(c+4252,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i multdiv_alu_operand_a", false,-1, 32,0);
        tracep->declQuad(c+1391,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_adder_result_ext", false,-1, 33,0);
        tracep->declBit(c+2911,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_cmp_result", false,-1);
        tracep->declBit(c+1393,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_is_equal_result", false,-1);
        tracep->declBit(c+4254,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i multdiv_valid", false,-1);
        tracep->declBit(c+261,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i multdiv_sel", false,-1);
        tracep->declQuad(c+251,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_imd_val_q", false,-1, 63,0);
        tracep->declQuad(c+4702,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_imd_val_d", false,-1, 63,0);
        tracep->declBus(c+4704,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_imd_val_we", false,-1, 1,0);
        tracep->declArray(c+3510,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i multdiv_imd_val_d", false,-1, 67,0);
        tracep->declBus(c+3493,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i multdiv_imd_val_we", false,-1, 1,0);
        tracep->declBus(c+4576,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i ibex_pkg_RV32MNone", false,-1, 31,0);
        tracep->declBus(c+4705,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i ibex_pkg_RV32MSingleCycle", false,-1, 31,0);
        tracep->declBus(c+4601,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i ibex_pkg_RV32MSlow", false,-1, 31,0);
        tracep->declBus(c+4602,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i g_no_branch_target_alu unused_bt_a_operand", false,-1, 31,0);
        tracep->declBus(c+4602,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i g_no_branch_target_alu unused_bt_b_operand", false,-1, 31,0);
        tracep->declBus(c+4576,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_RV32BNone", false,-1, 31,0);
        tracep->declBus(c+4576,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i RV32B", false,-1, 31,0);
        tracep->declBus(c+165,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i operator_i", false,-1, 5,0);
        tracep->declBus(c+1385,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i operand_a_i", false,-1, 31,0);
        tracep->declBus(c+1386,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i operand_b_i", false,-1, 31,0);
        tracep->declBit(c+4192,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i instr_first_cycle_i", false,-1);
        tracep->declQuad(c+4252,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i multdiv_operand_a_i", false,-1, 32,0);
        tracep->declQuad(c+1389,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i multdiv_operand_b_i", false,-1, 32,0);
        tracep->declBit(c+261,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i multdiv_sel_i", false,-1);
        tracep->declQuad(c+251,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i imd_val_q_i", false,-1, 63,0);
        tracep->declQuad(c+4702,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i imd_val_d_o", false,-1, 63,0);
        tracep->declBus(c+4704,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i imd_val_we_o", false,-1, 1,0);
        tracep->declBus(c+1384,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i adder_result_o", false,-1, 31,0);
        tracep->declQuad(c+1391,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i adder_result_ext_o", false,-1, 33,0);
        tracep->declBus(c+2917,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i result_o", false,-1, 31,0);
        tracep->declBit(c+2911,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i comparison_result_o", false,-1);
        tracep->declBit(c+1393,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i is_equal_result_o", false,-1);
        tracep->declBus(c+2918,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i operand_a_rev", false,-1, 31,0);
        tracep->declQuad(c+1394,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i operand_b_neg", false,-1, 32,0);
        tracep->declBit(c+262,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i adder_op_b_negate", false,-1);
        tracep->declQuad(c+4255,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i adder_in_a", false,-1, 32,0);
        tracep->declQuad(c+4257,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i adder_in_b", false,-1, 32,0);
        tracep->declBus(c+1384,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i adder_result", false,-1, 31,0);
        tracep->declBus(c+4651,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_EQ", false,-1, 5,0);
        tracep->declBus(c+4654,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_GE", false,-1, 5,0);
        tracep->declBus(c+4655,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_GEU", false,-1, 5,0);
        tracep->declBus(c+4658,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_LT", false,-1, 5,0);
        tracep->declBus(c+4659,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_LTU", false,-1, 5,0);
        tracep->declBus(c+4660,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_MAX", false,-1, 5,0);
        tracep->declBus(c+4661,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_MAXU", false,-1, 5,0);
        tracep->declBus(c+4662,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_MIN", false,-1, 5,0);
        tracep->declBus(c+4663,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_MINU", false,-1, 5,0);
        tracep->declBus(c+4664,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_NE", false,-1, 5,0);
        tracep->declBus(c+4682,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_SLT", false,-1, 5,0);
        tracep->declBus(c+4683,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_SLTU", false,-1, 5,0);
        tracep->declBus(c+4687,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_SUB", false,-1, 5,0);
        tracep->declBit(c+1393,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i is_equal", false,-1);
        tracep->declBit(c+4259,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i is_greater_equal", false,-1);
        tracep->declBit(c+2919,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i cmp_signed", false,-1);
        tracep->declBit(c+2911,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i cmp_result", false,-1);
        tracep->declBit(c+2920,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i shift_left", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i shift_ones", false,-1);
        tracep->declBit(c+173,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i shift_arith", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i shift_funnel", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i shift_sbmode", false,-1);
        tracep->declBus(c+2921,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i shift_amt", false,-1, 5,0);
        tracep->declBus(c+1396,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i shift_amt_compl", false,-1, 5,0);
        tracep->declBus(c+2922,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i shift_operand", false,-1, 31,0);
        tracep->declQuad(c+2923,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i shift_result_ext_signed", false,-1, 32,0);
        tracep->declQuad(c+2925,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i shift_result_ext", false,-1, 32,0);
        tracep->declBit(c+2927,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i unused_shift_result_ext", false,-1);
        tracep->declBus(c+2928,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i shift_result", false,-1, 31,0);
        tracep->declBus(c+2929,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i shift_result_rev", false,-1, 31,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i bfp_op", false,-1);
        tracep->declBus(c+1397,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i bfp_len", false,-1, 4,0);
        tracep->declBus(c+1398,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i bfp_off", false,-1, 4,0);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i bfp_mask", false,-1, 31,0);
        tracep->declBus(c+4,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i bfp_mask_rev", false,-1, 31,0);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i bfp_result", false,-1, 31,0);
        tracep->declBus(c+4637,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_BFP", false,-1, 5,0);
        tracep->declBus(c+4589,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i sv2v_tmp_86907", false,-1, 1,1);
        tracep->declBus(c+4673,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_SBCLR", false,-1, 5,0);
        tracep->declBus(c+4675,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_SBINV", false,-1, 5,0);
        tracep->declBus(c+4676,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_SBSET", false,-1, 5,0);
        tracep->declBus(c+4652,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_FSL", false,-1, 5,0);
        tracep->declBus(c+4653,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_FSR", false,-1, 5,0);
        tracep->declBus(c+4671,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_ROL", false,-1, 5,0);
        tracep->declBus(c+4672,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_ROR", false,-1, 5,0);
        tracep->declBus(c+4680,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_SLL", false,-1, 5,0);
        tracep->declBus(c+4681,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_SLO", false,-1, 5,0);
        tracep->declBus(c+4684,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_SRA", false,-1, 5,0);
        tracep->declBus(c+4686,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_SRO", false,-1, 5,0);
        tracep->declBit(c+174,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i bwlogic_or", false,-1);
        tracep->declBit(c+175,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i bwlogic_and", false,-1);
        tracep->declBus(c+1386,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i bwlogic_operand_b", false,-1, 31,0);
        tracep->declBus(c+1399,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i bwlogic_or_result", false,-1, 31,0);
        tracep->declBus(c+1400,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i bwlogic_and_result", false,-1, 31,0);
        tracep->declBus(c+1401,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i bwlogic_xor_result", false,-1, 31,0);
        tracep->declBus(c+2930,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i bwlogic_result", false,-1, 31,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i bwlogic_op_b_negate", false,-1);
        tracep->declBus(c+4634,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_ANDN", false,-1, 5,0);
        tracep->declBus(c+4642,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_CMIX", false,-1, 5,0);
        tracep->declBus(c+4666,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_ORN", false,-1, 5,0);
        tracep->declBus(c+4689,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_XNOR", false,-1, 5,0);
        tracep->declBus(c+4665,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_OR", false,-1, 5,0);
        tracep->declBus(c+4633,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_AND", false,-1, 5,0);
        tracep->declBus(c+4632,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i bitcnt_result", false,-1, 5,0);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i minmax_result", false,-1, 31,0);
        tracep->declBus(c+4602,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i pack_result", false,-1, 31,0);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i sext_result", false,-1, 31,0);
        tracep->declBus(c+4602,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i singlebit_result", false,-1, 31,0);
        tracep->declBus(c+4602,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i rev_result", false,-1, 31,0);
        tracep->declBus(c+4602,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i shuffle_result", false,-1, 31,0);
        tracep->declBus(c+4602,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i butterfly_result", false,-1, 31,0);
        tracep->declBus(c+4602,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i invbutterfly_result", false,-1, 31,0);
        tracep->declBus(c+4602,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i clmul_result", false,-1, 31,0);
        tracep->declBus(c+4602,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i multicycle_result", false,-1, 31,0);
        tracep->declBus(c+4635,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_BDEP", false,-1, 5,0);
        tracep->declBus(c+4636,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_BEXT", false,-1, 5,0);
        tracep->declBus(c+4639,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_CLMULH", false,-1, 5,0);
        tracep->declBus(c+4640,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_CLMULR", false,-1, 5,0);
        tracep->declBus(c+4641,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_CLZ", false,-1, 5,0);
        tracep->declBus(c+4643,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_CMOV", false,-1, 5,0);
        tracep->declBus(c+4644,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_CRC32C_B", false,-1, 5,0);
        tracep->declBus(c+4645,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_CRC32C_H", false,-1, 5,0);
        tracep->declBus(c+4646,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_CRC32C_W", false,-1, 5,0);
        tracep->declBus(c+4647,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_CRC32_B", false,-1, 5,0);
        tracep->declBus(c+4648,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_CRC32_H", false,-1, 5,0);
        tracep->declBus(c+4649,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_CRC32_W", false,-1, 5,0);
        tracep->declBus(c+4650,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_CTZ", false,-1, 5,0);
        tracep->declBus(c+4656,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_GORC", false,-1, 5,0);
        tracep->declBus(c+4668,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_PACKH", false,-1, 5,0);
        tracep->declBus(c+4669,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_PACKU", false,-1, 5,0);
        tracep->declBus(c+4677,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_SEXTB", false,-1, 5,0);
        tracep->declBus(c+4688,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_UNSHFL", false,-1, 5,0);
        tracep->declBus(c+4575,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_RV32BFull", false,-1, 31,0);
        tracep->declBus(c+4632,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_ADD", false,-1, 5,0);
        tracep->declBus(c+4638,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_CLMUL", false,-1, 5,0);
        tracep->declBus(c+4657,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_GREV", false,-1, 5,0);
        tracep->declBus(c+4667,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_PACK", false,-1, 5,0);
        tracep->declBus(c+4670,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_PCNT", false,-1, 5,0);
        tracep->declBus(c+4674,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_SBEXT", false,-1, 5,0);
        tracep->declBus(c+4678,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_SEXTH", false,-1, 5,0);
        tracep->declBus(c+4679,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_SHFL", false,-1, 5,0);
        tracep->declBus(c+4685,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_SRL", false,-1, 5,0);
        tracep->declBus(c+4690,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_XOR", false,-1, 5,0);
        tracep->declBit(c+1402,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i unused_shift_amt_compl", false,-1);
        tracep->declBus(c+4580,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i sv2v_autoblock_6 i", false,-1, 31,0);
        tracep->declQuad(c+251,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i g_no_alu_rvb unused_imd_val_q", false,-1, 63,0);
        tracep->declBus(c+4602,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i g_no_alu_rvb unused_butterfly_result", false,-1, 31,0);
        tracep->declBus(c+4602,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i g_no_alu_rvb unused_invbutterfly_result", false,-1, 31,0);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i g_no_alu_rvb sv2v_tmp_68181", false,-1, 32,1);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i g_no_alu_rvb sv2v_tmp_D756E", false,-1, 32,1);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i g_no_alu_rvb sv2v_tmp_BAAB3", false,-1, 32,1);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i g_no_alu_rvb sv2v_tmp_8C42B", false,-1, 32,1);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i g_no_alu_rvb sv2v_tmp_B0AD4", false,-1, 32,1);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i g_no_alu_rvb sv2v_tmp_AFC2C", false,-1, 32,1);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i g_no_alu_rvb sv2v_tmp_3A741", false,-1, 32,1);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i g_no_alu_rvb sv2v_tmp_172E8", false,-1, 32,1);
        tracep->declQuad(c+4595,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i g_no_alu_rvb sv2v_tmp_CAB3F", false,-1, 64,1);
        tracep->declBus(c+4590,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i g_no_alu_rvb sv2v_tmp_B65CC", false,-1, 2,1);
        tracep->declBus(c+4575,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i ibex_pkg_RV32MFast", false,-1, 31,0);
        tracep->declBus(c+4575,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i RV32M", false,-1, 31,0);
        tracep->declBit(c+4178,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i rst_ni", false,-1);
        tracep->declBit(c+4203,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i mult_en_i", false,-1);
        tracep->declBit(c+4204,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i div_en_i", false,-1);
        tracep->declBit(c+166,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i mult_sel_i", false,-1);
        tracep->declBit(c+167,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i div_sel_i", false,-1);
        tracep->declBus(c+294,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i operator_i", false,-1, 1,0);
        tracep->declBus(c+295,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i signed_mode_i", false,-1, 1,0);
        tracep->declBus(c+1387,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i op_a_i", false,-1, 31,0);
        tracep->declBus(c+1388,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i op_b_i", false,-1, 31,0);
        tracep->declQuad(c+1391,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i alu_adder_ext_i", false,-1, 33,0);
        tracep->declBus(c+1384,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i alu_adder_i", false,-1, 31,0);
        tracep->declBit(c+1393,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i equal_to_zero_i", false,-1);
        tracep->declBit(c+495,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i data_ind_timing_i", false,-1);
        tracep->declQuad(c+4252,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i alu_operand_a_o", false,-1, 32,0);
        tracep->declQuad(c+1389,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i alu_operand_b_o", false,-1, 32,0);
        tracep->declArray(c+247,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i imd_val_q_i", false,-1, 67,0);
        tracep->declArray(c+3510,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i imd_val_d_o", false,-1, 67,0);
        tracep->declBus(c+3493,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i imd_val_we_o", false,-1, 1,0);
        tracep->declBit(c+2961,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i multdiv_ready_id_i", false,-1);
        tracep->declBus(c+4251,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i multdiv_result_o", false,-1, 31,0);
        tracep->declBit(c+4254,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i valid_o", false,-1);
        tracep->declQuad(c+4260,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i mac_res_signed", false,-1, 34,0);
        tracep->declQuad(c+4260,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i mac_res_ext", false,-1, 34,0);
        tracep->declQuad(c+777,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i accum", false,-1, 33,0);
        tracep->declBit(c+3513,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i sign_a", false,-1);
        tracep->declBit(c+3514,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i sign_b", false,-1);
        tracep->declBit(c+779,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i mult_valid", false,-1);
        tracep->declBit(c+317,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i signed_mult", false,-1);
        tracep->declQuad(c+3515,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i mac_res_d", false,-1, 33,0);
        tracep->declQuad(c+3517,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i op_remainder_d", false,-1, 33,0);
        tracep->declQuad(c+4262,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i mac_res", false,-1, 33,0);
        tracep->declBit(c+3519,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i div_sign_a", false,-1);
        tracep->declBit(c+3520,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i div_sign_b", false,-1);
        tracep->declBit(c+3028,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i is_greater_equal", false,-1);
        tracep->declBit(c+4264,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i div_change_sign", false,-1);
        tracep->declBit(c+3519,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i rem_change_sign", false,-1);
        tracep->declBus(c+3020,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i one_shift", false,-1, 31,0);
        tracep->declBus(c+253,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i op_denominator_q", false,-1, 31,0);
        tracep->declBus(c+3021,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i op_numerator_q", false,-1, 31,0);
        tracep->declBus(c+3022,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i op_quotient_q", false,-1, 31,0);
        tracep->declBus(c+3521,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i op_denominator_d", false,-1, 31,0);
        tracep->declBus(c+3522,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i op_numerator_d", false,-1, 31,0);
        tracep->declBus(c+3523,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i op_quotient_d", false,-1, 31,0);
        tracep->declBus(c+3029,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i next_remainder", false,-1, 31,0);
        tracep->declQuad(c+3030,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i next_quotient", false,-1, 32,0);
        tracep->declBus(c+1384,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i res_adder_h", false,-1, 31,0);
        tracep->declBit(c+758,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i div_valid", false,-1);
        tracep->declBus(c+3023,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i div_counter_q", false,-1, 4,0);
        tracep->declBus(c+3524,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i div_counter_d", false,-1, 4,0);
        tracep->declBit(c+3494,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i multdiv_en", false,-1);
        tracep->declBit(c+3495,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i mult_hold", false,-1);
        tracep->declBit(c+3496,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i div_hold", false,-1);
        tracep->declBit(c+3525,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i div_by_zero_d", false,-1);
        tracep->declBit(c+3024,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i div_by_zero_q", false,-1);
        tracep->declBit(c+3497,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i mult_en_internal", false,-1);
        tracep->declBit(c+3498,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i div_en_internal", false,-1);
        tracep->declBus(c+254,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i md_state_q", false,-1, 2,0);
        tracep->declBus(c+3526,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i md_state_d", false,-1, 2,0);
        tracep->declBit(c+166,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i unused_mult_sel_i", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i MD_IDLE", false,-1, 2,0);
        tracep->declBus(c+255,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i unused_imd_val", false,-1, 1,0);
        tracep->declBit(c+4265,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i unused_mac_res_ext", false,-1);
        tracep->declBus(c+4608,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i AHBH", false,-1, 1,0);
        tracep->declBus(c+4606,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i AHBL", false,-1, 1,0);
        tracep->declBus(c+4607,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i ALBH", false,-1, 1,0);
        tracep->declBus(c+4590,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i ALBL", false,-1, 1,0);
        tracep->declBus(c+4577,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i MULH", false,-1, 0,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i MULL", false,-1, 0,0);
        tracep->declBus(c+4590,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i ibex_pkg_MD_OP_MULL", false,-1, 1,0);
        tracep->declBus(c+4705,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i ibex_pkg_RV32MSingleCycle", false,-1, 31,0);
        tracep->declBus(c+1403,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i unused_alu_adder_ext", false,-1, 1,0);
        tracep->declBus(c+4613,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i MD_ABS_A", false,-1, 2,0);
        tracep->declBus(c+4612,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i MD_ABS_B", false,-1, 2,0);
        tracep->declBus(c+4609,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i MD_CHANGE_SIGN", false,-1, 2,0);
        tracep->declBus(c+4611,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i MD_COMP", false,-1, 2,0);
        tracep->declBus(c+4622,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i MD_FINISH", false,-1, 2,0);
        tracep->declBus(c+4610,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i MD_LAST", false,-1, 2,0);
        tracep->declBus(c+4606,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i ibex_pkg_MD_OP_DIV", false,-1, 1,0);
        tracep->declBus(c+3527,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i gen_mult_fast mult_op_a", false,-1, 15,0);
        tracep->declBus(c+3528,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i gen_mult_fast mult_op_b", false,-1, 15,0);
        tracep->declBus(c+516,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i gen_mult_fast mult_state_q", false,-1, 1,0);
        tracep->declBus(c+780,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i gen_mult_fast mult_state_d", false,-1, 1,0);
        tracep->declBit(c+4178,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i rst_ni", false,-1);
        tracep->declBit(c+4208,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i data_req_o", false,-1);
        tracep->declBit(c+2955,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i data_gnt_i", false,-1);
        tracep->declBit(c+2956,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i data_rvalid_i", false,-1);
        tracep->declBit(c+2958,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i data_err_i", false,-1);
        tracep->declBit(c+5,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i data_pmp_err_i", false,-1);
        tracep->declBus(c+1382,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i data_addr_o", false,-1, 31,0);
        tracep->declBit(c+292,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i data_we_o", false,-1);
        tracep->declBus(c+1381,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i data_be_o", false,-1, 3,0);
        tracep->declBus(c+1383,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i data_wdata_o", false,-1, 31,0);
        tracep->declBus(c+2957,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i data_rdata_i", false,-1, 31,0);
        tracep->declBit(c+292,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i lsu_we_i", false,-1);
        tracep->declBus(c+297,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i lsu_type_i", false,-1, 1,0);
        tracep->declBus(c+1388,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i lsu_wdata_i", false,-1, 31,0);
        tracep->declBit(c+298,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i lsu_sign_ext_i", false,-1);
        tracep->declBus(c+3491,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i lsu_rdata_o", false,-1, 31,0);
        tracep->declBit(c+4198,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i lsu_rdata_valid_o", false,-1);
        tracep->declBit(c+3492,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i lsu_req_i", false,-1);
        tracep->declBus(c+1384,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i adder_result_ex_i", false,-1, 31,0);
        tracep->declBit(c+4193,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i addr_incr_req_o", false,-1);
        tracep->declBus(c+162,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i addr_last_o", false,-1, 31,0);
        tracep->declBit(c+2963,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i lsu_req_done_o", false,-1);
        tracep->declBit(c+2964,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i lsu_resp_valid_o", false,-1);
        tracep->declBit(c+2959,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i load_err_o", false,-1);
        tracep->declBit(c+2960,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i store_err_o", false,-1);
        tracep->declBit(c+250,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i busy_o", false,-1);
        tracep->declBit(c+4217,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i perf_load_o", false,-1);
        tracep->declBit(c+4218,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i perf_store_o", false,-1);
        tracep->declBus(c+1384,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i data_addr", false,-1, 31,0);
        tracep->declBus(c+1382,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i data_addr_w_aligned", false,-1, 31,0);
        tracep->declBus(c+162,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i addr_last_q", false,-1, 31,0);
        tracep->declBit(c+3499,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i addr_update", false,-1);
        tracep->declBit(c+3500,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i ctrl_update", false,-1);
        tracep->declBit(c+3501,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i rdata_update", false,-1);
        tracep->declBus(c+517,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i rdata_q", false,-1, 31,8);
        tracep->declBus(c+163,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i rdata_offset_q", false,-1, 1,0);
        tracep->declBus(c+145,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i data_type_q", false,-1, 1,0);
        tracep->declBit(c+146,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i data_sign_ext_q", false,-1);
        tracep->declBit(c+147,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i data_we_q", false,-1);
        tracep->declBus(c+1404,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i data_offset", false,-1, 1,0);
        tracep->declBus(c+1381,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i data_be", false,-1, 3,0);
        tracep->declBus(c+1383,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i data_wdata", false,-1, 31,0);
        tracep->declBus(c+3491,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i data_rdata_ext", false,-1, 31,0);
        tracep->declBus(c+4266,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i rdata_w_ext", false,-1, 31,0);
        tracep->declBus(c+4267,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i rdata_h_ext", false,-1, 31,0);
        tracep->declBus(c+4268,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i rdata_b_ext", false,-1, 31,0);
        tracep->declBit(c+2931,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i split_misaligned_access", false,-1);
        tracep->declBit(c+256,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i handle_misaligned_q", false,-1);
        tracep->declBit(c+3502,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i handle_misaligned_d", false,-1);
        tracep->declBit(c+518,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i pmp_err_q", false,-1);
        tracep->declBit(c+3503,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i pmp_err_d", false,-1);
        tracep->declBit(c+4269,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i lsu_err_q", false,-1);
        tracep->declBit(c+3504,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i lsu_err_d", false,-1);
        tracep->declBit(c+2985,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i data_or_pmp_err", false,-1);
        tracep->declBus(c+257,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i ls_fsm_cs", false,-1, 2,0);
        tracep->declBus(c+2986,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i ls_fsm_ns", false,-1, 2,0);
        tracep->declBus(c+4605,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i IDLE", false,-1, 2,0);
        tracep->declBus(c+4611,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i WAIT_GNT", false,-1, 2,0);
        tracep->declBus(c+4613,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i WAIT_GNT_MIS", false,-1, 2,0);
        tracep->declBus(c+4612,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i WAIT_RVALID_MIS", false,-1, 2,0);
        tracep->declBus(c+4610,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i WAIT_RVALID_MIS_GNTS_DONE", false,-1, 2,0);
        tracep->declBus(c+4577,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i WritebackStage", false,-1, 0,0);
        tracep->declBit(c+4178,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i rst_ni", false,-1);
        tracep->declBit(c+2966,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i en_wb_i", false,-1);
        tracep->declBus(c+299,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i instr_type_wb_i", false,-1, 1,0);
        tracep->declBus(c+4191,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i pc_id_i", false,-1, 31,0);
        tracep->declBit(c+4187,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i instr_is_compressed_id_i", false,-1);
        tracep->declBit(c+4188,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i instr_perf_count_id_i", false,-1);
        tracep->declBit(c+2961,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i ready_wb_o", false,-1);
        tracep->declBit(c+4206,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i rf_write_wb_o", false,-1);
        tracep->declBit(c+538,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i outstanding_load_wb_o", false,-1);
        tracep->declBit(c+4207,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i outstanding_store_wb_o", false,-1);
        tracep->declBus(c+159,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i pc_wb_o", false,-1, 31,0);
        tracep->declBit(c+2968,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i perf_instr_ret_wb_o", false,-1);
        tracep->declBit(c+4212,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i perf_instr_ret_compressed_wb_o", false,-1);
        tracep->declBus(c+151,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i rf_waddr_id_i", false,-1, 4,0);
        tracep->declBus(c+4199,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i rf_wdata_id_i", false,-1, 31,0);
        tracep->declBit(c+4200,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i rf_we_id_i", false,-1);
        tracep->declBus(c+3491,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i rf_wdata_lsu_i", false,-1, 31,0);
        tracep->declBit(c+4198,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i rf_we_lsu_i", false,-1);
        tracep->declBus(c+139,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i rf_wdata_fwd_wb_o", false,-1, 31,0);
        tracep->declBus(c+136,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i rf_waddr_wb_o", false,-1, 4,0);
        tracep->declBus(c+3489,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i rf_wdata_wb_o", false,-1, 31,0);
        tracep->declBit(c+4182,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i rf_we_wb_o", false,-1);
        tracep->declBit(c+2964,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i lsu_resp_valid_i", false,-1);
        tracep->declBit(c+2965,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i lsu_resp_err_i", false,-1);
        tracep->declBit(c+4211,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i instr_done_wb_o", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+4270+i*1,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i rf_wdata_wb_mux", true,(i+0), 31,0);}}
        tracep->declBus(c+4272,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i rf_wdata_wb_mux_we", false,-1, 1,0);
        tracep->declBus(c+4590,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i ibex_pkg_WB_INSTR_LOAD", false,-1, 1,0);
        tracep->declBus(c+4606,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i ibex_pkg_WB_INSTR_OTHER", false,-1, 1,0);
        tracep->declBus(c+4607,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i ibex_pkg_WB_INSTR_STORE", false,-1, 1,0);
        tracep->declBus(c+139,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i g_writeback_stage rf_wdata_wb_q", false,-1, 31,0);
        tracep->declBit(c+160,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i g_writeback_stage rf_we_wb_q", false,-1);
        tracep->declBus(c+136,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i g_writeback_stage rf_waddr_wb_q", false,-1, 4,0);
        tracep->declBit(c+2987,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i g_writeback_stage wb_done", false,-1);
        tracep->declBit(c+164,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i g_writeback_stage wb_valid_q", false,-1);
        tracep->declBus(c+159,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i g_writeback_stage wb_pc_q", false,-1, 31,0);
        tracep->declBit(c+161,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i g_writeback_stage wb_compressed_q", false,-1);
        tracep->declBit(c+141,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i g_writeback_stage wb_count_q", false,-1);
        tracep->declBus(c+142,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i g_writeback_stage wb_instr_type_q", false,-1, 1,0);
        tracep->declBit(c+4273,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i g_writeback_stage wb_valid_d", false,-1);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i DbgTriggerEn", false,-1, 0,0);
        tracep->declBus(c+4578,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i DbgHwBreakNum", false,-1, 31,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i DataIndTiming", false,-1, 0,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i DummyInstructions", false,-1, 0,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ShadowCSR", false,-1, 0,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ICache", false,-1, 0,0);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i MHPMCounterNum", false,-1, 31,0);
        tracep->declBus(c+4574,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i MHPMCounterWidth", false,-1, 31,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i PMPEnable", false,-1, 0,0);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i PMPGranularity", false,-1, 31,0);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i PMPNumRegions", false,-1, 31,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i RV32E", false,-1, 0,0);
        tracep->declBus(c+4575,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_RV32MFast", false,-1, 31,0);
        tracep->declBus(c+4575,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i RV32M", false,-1, 31,0);
        tracep->declBus(c+4576,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_RV32BNone", false,-1, 31,0);
        tracep->declBus(c+4576,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i RV32B", false,-1, 31,0);
        tracep->declBit(c+4178,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i rst_ni", false,-1);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i hart_id_i", false,-1, 31,0);
        tracep->declBus(c+503,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i priv_mode_id_o", false,-1, 1,0);
        tracep->declBus(c+2932,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i priv_mode_if_o", false,-1, 1,0);
        tracep->declBus(c+504,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i priv_mode_lsu_o", false,-1, 1,0);
        tracep->declBit(c+502,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i csr_mstatus_tw_o", false,-1);
        tracep->declBus(c+501,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i csr_mtvec_o", false,-1, 31,0);
        tracep->declBit(c+3034,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i csr_mtvec_init_i", false,-1);
        tracep->declBus(c+4570,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i boot_addr_i", false,-1, 31,0);
        tracep->declBit(c+296,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i csr_access_i", false,-1);
        tracep->declBus(c+2891,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i csr_addr_i", false,-1, 11,0);
        tracep->declBus(c+1385,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i csr_wdata_i", false,-1, 31,0);
        tracep->declBus(c+759,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i csr_op_i", false,-1, 1,0);
        tracep->declBit(c+2962,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i csr_op_en_i", false,-1);
        tracep->declBus(c+4205,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i csr_rdata_o", false,-1, 31,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i irq_software_i", false,-1);
        tracep->declBit(c+4554,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i irq_timer_i", false,-1);
        tracep->declBit(c+482,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i irq_external_i", false,-1);
        tracep->declBus(c+4572,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i irq_fast_i", false,-1, 14,0);
        tracep->declBit(c+745,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i nmi_mode_i", false,-1);
        tracep->declBit(c+752,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i irq_pending_o", false,-1);
        tracep->declBus(c+753,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i irqs_o", false,-1, 17,0);
        tracep->declBit(c+499,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i csr_mstatus_mie_o", false,-1);
        tracep->declBus(c+539,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i csr_mepc_o", false,-1, 31,0);
        tracep->declBus(c+4604,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i csr_pmp_cfg_o", false,-1, -1,0);
        tracep->declBus(c+4603,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i csr_pmp_addr_o", false,-1, -1,0);
        tracep->declBus(c+4605,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i csr_pmp_mseccfg_o", false,-1, 2,0);
        tracep->declBit(c+505,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i debug_mode_i", false,-1);
        tracep->declBus(c+607,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i debug_cause_i", false,-1, 2,0);
        tracep->declBit(c+608,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i debug_csr_save_i", false,-1);
        tracep->declBus(c+500,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i csr_depc_o", false,-1, 31,0);
        tracep->declBit(c+506,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i debug_single_step_o", false,-1);
        tracep->declBit(c+507,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i debug_ebreakm_o", false,-1);
        tracep->declBit(c+508,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i debug_ebreaku_o", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i trigger_match_o", false,-1);
        tracep->declBus(c+4190,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i pc_if_i", false,-1, 31,0);
        tracep->declBus(c+4191,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i pc_id_i", false,-1, 31,0);
        tracep->declBus(c+159,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i pc_wb_i", false,-1, 31,0);
        tracep->declBit(c+495,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i data_ind_timing_o", false,-1);
        tracep->declBit(c+496,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i dummy_instr_en_o", false,-1);
        tracep->declBus(c+497,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i dummy_instr_mask_o", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i dummy_instr_seed_en_o", false,-1);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i dummy_instr_seed_o", false,-1, 31,0);
        tracep->declBit(c+498,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i icache_enable_o", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i csr_shadow_err_o", false,-1);
        tracep->declBit(c+4209,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i csr_save_if_i", false,-1);
        tracep->declBit(c+2912,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i csr_save_id_i", false,-1);
        tracep->declBit(c+2879,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i csr_save_wb_i", false,-1);
        tracep->declBit(c+2913,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i csr_restore_mret_i", false,-1);
        tracep->declBit(c+2914,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i csr_restore_dret_i", false,-1);
        tracep->declBit(c+2889,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i csr_save_cause_i", false,-1);
        tracep->declBus(c+2888,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i csr_mcause_i", false,-1, 5,0);
        tracep->declBus(c+4210,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i csr_mtval_i", false,-1, 31,0);
        tracep->declBit(c+2900,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i illegal_csr_insn_o", false,-1);
        tracep->declBit(c+2968,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i instr_ret_i", false,-1);
        tracep->declBit(c+4212,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i instr_ret_compressed_i", false,-1);
        tracep->declBit(c+4213,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i iside_wait_i", false,-1);
        tracep->declBit(c+2940,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i jump_i", false,-1);
        tracep->declBit(c+2941,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i branch_i", false,-1);
        tracep->declBit(c+2942,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i branch_taken_i", false,-1);
        tracep->declBit(c+4217,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mem_load_i", false,-1);
        tracep->declBit(c+4218,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mem_store_i", false,-1);
        tracep->declBit(c+4214,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i dside_wait_i", false,-1);
        tracep->declBit(c+4215,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mul_wait_i", false,-1);
        tracep->declBit(c+4216,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i div_wait_i", false,-1);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i RV32BEnabled", false,-1, 31,0);
        tracep->declBus(c+4576,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_RV32MNone", false,-1, 31,0);
        tracep->declBus(c+4578,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i RV32MEnabled", false,-1, 31,0);
        tracep->declBus(c+4580,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i PMPAddrWidth", false,-1, 31,0);
        tracep->declBus(c+4607,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MISA_MXL", false,-1, 1,0);
        tracep->declBus(c+4706,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i MISA_VALUE", false,-1, 31,0);
        tracep->declBus(c+2933,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i exception_pc", false,-1, 31,0);
        tracep->declBus(c+503,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i priv_lvl_q", false,-1, 1,0);
        tracep->declBus(c+2932,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i priv_lvl_d", false,-1, 1,0);
        tracep->declBus(c+519,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mstatus_q", false,-1, 5,0);
        tracep->declBus(c+3327,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mstatus_d", false,-1, 5,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mstatus_err", false,-1);
        tracep->declBit(c+3333,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mstatus_en", false,-1);
        tracep->declBus(c+751,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mie_q", false,-1, 17,0);
        tracep->declBus(c+2934,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mie_d", false,-1, 17,0);
        tracep->declBit(c+3334,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mie_en", false,-1);
        tracep->declBus(c+520,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mscratch_q", false,-1, 31,0);
        tracep->declBit(c+3328,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mscratch_en", false,-1);
        tracep->declBus(c+539,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mepc_q", false,-1, 31,0);
        tracep->declBus(c+2935,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mepc_d", false,-1, 31,0);
        tracep->declBit(c+3335,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mepc_en", false,-1);
        tracep->declBus(c+542,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mcause_q", false,-1, 5,0);
        tracep->declBus(c+2936,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mcause_d", false,-1, 5,0);
        tracep->declBit(c+3336,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mcause_en", false,-1);
        tracep->declBus(c+521,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mtval_q", false,-1, 31,0);
        tracep->declBus(c+2937,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mtval_d", false,-1, 31,0);
        tracep->declBit(c+3337,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mtval_en", false,-1);
        tracep->declBus(c+501,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mtvec_q", false,-1, 31,0);
        tracep->declBus(c+4274,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mtvec_d", false,-1, 31,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mtvec_err", false,-1);
        tracep->declBit(c+3338,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mtvec_en", false,-1);
        tracep->declBus(c+4275,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mip", false,-1, 17,0);
        tracep->declBus(c+522,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i dcsr_q", false,-1, 31,0);
        tracep->declBus(c+3339,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i dcsr_d", false,-1, 31,0);
        tracep->declBit(c+3963,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i dcsr_en", false,-1);
        tracep->declBus(c+500,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i depc_q", false,-1, 31,0);
        tracep->declBus(c+2938,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i depc_d", false,-1, 31,0);
        tracep->declBit(c+3964,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i depc_en", false,-1);
        tracep->declBus(c+523,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i dscratch0_q", false,-1, 31,0);
        tracep->declBus(c+524,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i dscratch1_q", false,-1, 31,0);
        tracep->declBit(c+3329,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i dscratch0_en", false,-1);
        tracep->declBit(c+3330,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i dscratch1_en", false,-1);
        tracep->declBus(c+2877,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mstack_q", false,-1, 2,0);
        tracep->declBus(c+2881,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mstack_d", false,-1, 2,0);
        tracep->declBit(c+2939,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mstack_en", false,-1);
        tracep->declBus(c+525,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mstack_epc_q", false,-1, 31,0);
        tracep->declBus(c+539,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mstack_epc_d", false,-1, 31,0);
        tracep->declBus(c+526,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mstack_cause_q", false,-1, 5,0);
        tracep->declBus(c+542,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mstack_cause_d", false,-1, 5,0);
        tracep->declBus(c+4707,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_PMP_MAX_REGIONS", false,-1, 31,0);
        {int i; for (i=0; i<16; i++) {
                tracep->declBus(c+6+i*1,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i pmp_addr_rdata", true,(i+0), 31,0);}}
        tracep->declBus(c+4583,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_PMP_CFG_W", false,-1, 31,0);
        {int i; for (i=0; i<16; i++) {
                tracep->declBus(c+22+i*1,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i pmp_cfg_rdata", true,(i+0), 7,0);}}
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i pmp_csr_err", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i pmp_mseccfg", false,-1, 2,0);
        tracep->declBus(c+527,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mcountinhibit", false,-1, 31,0);
        tracep->declBus(c+4276,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mcountinhibit_d", false,-1, 2,0);
        tracep->declBus(c+528,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mcountinhibit_q", false,-1, 2,0);
        tracep->declBit(c+3331,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mcountinhibit_we", false,-1);
        {int i; for (i=0; i<32; i++) {
                tracep->declQuad(c+543+i*2,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mhpmcounter", true,(i+0), 63,0);}}
        tracep->declBus(c+3965,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mhpmcounter_we", false,-1, 31,0);
        tracep->declBus(c+3966,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mhpmcounterh_we", false,-1, 31,0);
        tracep->declBus(c+3346,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mhpmcounter_incr", false,-1, 31,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+38+i*1,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mhpmevent", true,(i+0), 31,0);}}
        tracep->declBus(c+2892,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mhpmcounter_idx", false,-1, 4,0);
        tracep->declBit(c+3967,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i unused_mhpmcounter_we_1", false,-1);
        tracep->declBit(c+3968,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i unused_mhpmcounterh_we_1", false,-1);
        tracep->declBit(c+3347,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i unused_mhpmcounter_incr_1", false,-1);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i tselect_rdata", false,-1, 31,0);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i tmatch_control_rdata", false,-1, 31,0);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i tmatch_value_rdata", false,-1, 31,0);
        tracep->declBus(c+529,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i cpuctrl_q", false,-1, 5,0);
        tracep->declBus(c+70,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i cpuctrl_d", false,-1, 5,0);
        tracep->declBus(c+2894,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i cpuctrl_wdata", false,-1, 5,0);
        tracep->declBit(c+3332,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i cpuctrl_we", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i cpuctrl_err", false,-1);
        tracep->declBus(c+2895,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i csr_wdata_int", false,-1, 31,0);
        tracep->declBus(c+4205,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i csr_rdata_int", false,-1, 31,0);
        tracep->declBit(c+2988,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i csr_we_int", false,-1);
        tracep->declBit(c+781,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i csr_wr", false,-1);
        tracep->declBit(c+4277,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i illegal_csr", false,-1);
        tracep->declBit(c+4278,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i illegal_csr_priv", false,-1);
        tracep->declBit(c+4279,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i illegal_csr_write", false,-1);
        tracep->declBus(c+4591,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i unused_boot_addr", false,-1, 7,0);
        tracep->declBus(c+2893,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i unused_csr_addr", false,-1, 2,0);
        tracep->declBus(c+2891,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i csr_addr", false,-1, 11,0);
        tracep->declBus(c+4708,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MEIX_BIT", false,-1, 31,0);
        tracep->declBus(c+4709,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MFIX_BIT_HIGH", false,-1, 31,0);
        tracep->declBus(c+4707,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MFIX_BIT_LOW", false,-1, 31,0);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MSECCFG_MML_BIT", false,-1, 31,0);
        tracep->declBus(c+4578,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MSECCFG_MMWP_BIT", false,-1, 31,0);
        tracep->declBus(c+4584,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MSECCFG_RLB_BIT", false,-1, 31,0);
        tracep->declBus(c+4587,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MSIX_BIT", false,-1, 31,0);
        tracep->declBus(c+4587,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MSTATUS_MIE_BIT", false,-1, 31,0);
        tracep->declBus(c+4710,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MSTATUS_MPIE_BIT", false,-1, 31,0);
        tracep->declBus(c+4711,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MSTATUS_MPP_BIT_HIGH", false,-1, 31,0);
        tracep->declBus(c+4708,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MSTATUS_MPP_BIT_LOW", false,-1, 31,0);
        tracep->declBus(c+4712,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MSTATUS_MPRV_BIT", false,-1, 31,0);
        tracep->declBus(c+4713,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MSTATUS_TW_BIT", false,-1, 31,0);
        tracep->declBus(c+4710,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MTIX_BIT", false,-1, 31,0);
        tracep->declBus(c+4714,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_CPUCTRL", false,-1, 11,0);
        tracep->declBus(c+4623,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_DCSR", false,-1, 11,0);
        tracep->declBus(c+4624,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_DPC", false,-1, 11,0);
        tracep->declBus(c+4625,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_DSCRATCH0", false,-1, 11,0);
        tracep->declBus(c+4626,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_DSCRATCH1", false,-1, 11,0);
        tracep->declBus(c+4715,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MCAUSE", false,-1, 11,0);
        tracep->declBus(c+4716,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MCONTEXT", false,-1, 11,0);
        tracep->declBus(c+4717,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MCOUNTEREN", false,-1, 11,0);
        tracep->declBus(c+4718,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MCOUNTINHIBIT", false,-1, 11,0);
        tracep->declBus(c+4719,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MCYCLE", false,-1, 11,0);
        tracep->declBus(c+4720,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MCYCLEH", false,-1, 11,0);
        tracep->declBus(c+4721,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MEPC", false,-1, 11,0);
        tracep->declBus(c+4722,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHARTID", false,-1, 11,0);
        tracep->declBus(c+4723,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER10", false,-1, 11,0);
        tracep->declBus(c+4724,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER10H", false,-1, 11,0);
        tracep->declBus(c+4725,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER11", false,-1, 11,0);
        tracep->declBus(c+4726,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER11H", false,-1, 11,0);
        tracep->declBus(c+4727,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER12", false,-1, 11,0);
        tracep->declBus(c+4728,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER12H", false,-1, 11,0);
        tracep->declBus(c+4729,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER13", false,-1, 11,0);
        tracep->declBus(c+4730,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER13H", false,-1, 11,0);
        tracep->declBus(c+4731,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER14", false,-1, 11,0);
        tracep->declBus(c+4732,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER14H", false,-1, 11,0);
        tracep->declBus(c+4733,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER15", false,-1, 11,0);
        tracep->declBus(c+4734,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER15H", false,-1, 11,0);
        tracep->declBus(c+4735,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER16", false,-1, 11,0);
        tracep->declBus(c+4736,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER16H", false,-1, 11,0);
        tracep->declBus(c+4737,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER17", false,-1, 11,0);
        tracep->declBus(c+4738,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER17H", false,-1, 11,0);
        tracep->declBus(c+4739,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER18", false,-1, 11,0);
        tracep->declBus(c+4740,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER18H", false,-1, 11,0);
        tracep->declBus(c+4741,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER19", false,-1, 11,0);
        tracep->declBus(c+4742,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER19H", false,-1, 11,0);
        tracep->declBus(c+4743,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER20", false,-1, 11,0);
        tracep->declBus(c+4744,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER20H", false,-1, 11,0);
        tracep->declBus(c+4745,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER21", false,-1, 11,0);
        tracep->declBus(c+4746,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER21H", false,-1, 11,0);
        tracep->declBus(c+4747,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER22", false,-1, 11,0);
        tracep->declBus(c+4748,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER22H", false,-1, 11,0);
        tracep->declBus(c+4749,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER23", false,-1, 11,0);
        tracep->declBus(c+4750,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER23H", false,-1, 11,0);
        tracep->declBus(c+4751,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER24", false,-1, 11,0);
        tracep->declBus(c+4752,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER24H", false,-1, 11,0);
        tracep->declBus(c+4753,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER25", false,-1, 11,0);
        tracep->declBus(c+4754,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER25H", false,-1, 11,0);
        tracep->declBus(c+4755,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER26", false,-1, 11,0);
        tracep->declBus(c+4756,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER26H", false,-1, 11,0);
        tracep->declBus(c+4757,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER27", false,-1, 11,0);
        tracep->declBus(c+4758,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER27H", false,-1, 11,0);
        tracep->declBus(c+4759,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER28", false,-1, 11,0);
        tracep->declBus(c+4760,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER28H", false,-1, 11,0);
        tracep->declBus(c+4761,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER29", false,-1, 11,0);
        tracep->declBus(c+4762,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER29H", false,-1, 11,0);
        tracep->declBus(c+4763,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER3", false,-1, 11,0);
        tracep->declBus(c+4764,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER30", false,-1, 11,0);
        tracep->declBus(c+4765,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER30H", false,-1, 11,0);
        tracep->declBus(c+4766,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER31", false,-1, 11,0);
        tracep->declBus(c+4767,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER31H", false,-1, 11,0);
        tracep->declBus(c+4768,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER3H", false,-1, 11,0);
        tracep->declBus(c+4769,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER4", false,-1, 11,0);
        tracep->declBus(c+4770,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER4H", false,-1, 11,0);
        tracep->declBus(c+4771,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER5", false,-1, 11,0);
        tracep->declBus(c+4772,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER5H", false,-1, 11,0);
        tracep->declBus(c+4773,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER6", false,-1, 11,0);
        tracep->declBus(c+4774,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER6H", false,-1, 11,0);
        tracep->declBus(c+4775,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER7", false,-1, 11,0);
        tracep->declBus(c+4776,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER7H", false,-1, 11,0);
        tracep->declBus(c+4777,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER8", false,-1, 11,0);
        tracep->declBus(c+4778,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER8H", false,-1, 11,0);
        tracep->declBus(c+4779,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER9", false,-1, 11,0);
        tracep->declBus(c+4780,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER9H", false,-1, 11,0);
        tracep->declBus(c+4781,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT10", false,-1, 11,0);
        tracep->declBus(c+4782,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT11", false,-1, 11,0);
        tracep->declBus(c+4783,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT12", false,-1, 11,0);
        tracep->declBus(c+4784,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT13", false,-1, 11,0);
        tracep->declBus(c+4785,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT14", false,-1, 11,0);
        tracep->declBus(c+4786,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT15", false,-1, 11,0);
        tracep->declBus(c+4787,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT16", false,-1, 11,0);
        tracep->declBus(c+4788,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT17", false,-1, 11,0);
        tracep->declBus(c+4789,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT18", false,-1, 11,0);
        tracep->declBus(c+4790,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT19", false,-1, 11,0);
        tracep->declBus(c+4791,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT20", false,-1, 11,0);
        tracep->declBus(c+4792,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT21", false,-1, 11,0);
        tracep->declBus(c+4793,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT22", false,-1, 11,0);
        tracep->declBus(c+4794,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT23", false,-1, 11,0);
        tracep->declBus(c+4795,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT24", false,-1, 11,0);
        tracep->declBus(c+4796,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT25", false,-1, 11,0);
        tracep->declBus(c+4797,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT26", false,-1, 11,0);
        tracep->declBus(c+4798,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT27", false,-1, 11,0);
        tracep->declBus(c+4799,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT28", false,-1, 11,0);
        tracep->declBus(c+4800,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT29", false,-1, 11,0);
        tracep->declBus(c+4801,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT3", false,-1, 11,0);
        tracep->declBus(c+4802,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT30", false,-1, 11,0);
        tracep->declBus(c+4803,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT31", false,-1, 11,0);
        tracep->declBus(c+4804,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT4", false,-1, 11,0);
        tracep->declBus(c+4805,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT5", false,-1, 11,0);
        tracep->declBus(c+4806,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT6", false,-1, 11,0);
        tracep->declBus(c+4807,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT7", false,-1, 11,0);
        tracep->declBus(c+4808,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT8", false,-1, 11,0);
        tracep->declBus(c+4809,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT9", false,-1, 11,0);
        tracep->declBus(c+4627,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MIE", false,-1, 11,0);
        tracep->declBus(c+4810,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MINSTRET", false,-1, 11,0);
        tracep->declBus(c+4811,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MINSTRETH", false,-1, 11,0);
        tracep->declBus(c+4812,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MIP", false,-1, 11,0);
        tracep->declBus(c+4813,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MISA", false,-1, 11,0);
        tracep->declBus(c+4814,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MSCRATCH", false,-1, 11,0);
        tracep->declBus(c+4815,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MSECCFG", false,-1, 11,0);
        tracep->declBus(c+4816,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MSECCFGH", false,-1, 11,0);
        tracep->declBus(c+4628,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MSTATUS", false,-1, 11,0);
        tracep->declBus(c+4817,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MTVAL", false,-1, 11,0);
        tracep->declBus(c+4818,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MTVEC", false,-1, 11,0);
        tracep->declBus(c+4819,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_PMPADDR0", false,-1, 11,0);
        tracep->declBus(c+4820,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_PMPADDR1", false,-1, 11,0);
        tracep->declBus(c+4821,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_PMPADDR10", false,-1, 11,0);
        tracep->declBus(c+4822,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_PMPADDR11", false,-1, 11,0);
        tracep->declBus(c+4823,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_PMPADDR12", false,-1, 11,0);
        tracep->declBus(c+4824,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_PMPADDR13", false,-1, 11,0);
        tracep->declBus(c+4825,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_PMPADDR14", false,-1, 11,0);
        tracep->declBus(c+4826,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_PMPADDR15", false,-1, 11,0);
        tracep->declBus(c+4827,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_PMPADDR2", false,-1, 11,0);
        tracep->declBus(c+4828,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_PMPADDR3", false,-1, 11,0);
        tracep->declBus(c+4829,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_PMPADDR4", false,-1, 11,0);
        tracep->declBus(c+4830,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_PMPADDR5", false,-1, 11,0);
        tracep->declBus(c+4831,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_PMPADDR6", false,-1, 11,0);
        tracep->declBus(c+4832,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_PMPADDR7", false,-1, 11,0);
        tracep->declBus(c+4833,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_PMPADDR8", false,-1, 11,0);
        tracep->declBus(c+4834,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_PMPADDR9", false,-1, 11,0);
        tracep->declBus(c+4835,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_PMPCFG0", false,-1, 11,0);
        tracep->declBus(c+4836,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_PMPCFG1", false,-1, 11,0);
        tracep->declBus(c+4837,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_PMPCFG2", false,-1, 11,0);
        tracep->declBus(c+4838,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_PMPCFG3", false,-1, 11,0);
        tracep->declBus(c+4839,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_SCONTEXT", false,-1, 11,0);
        tracep->declBus(c+4840,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_SECURESEED", false,-1, 11,0);
        tracep->declBus(c+4841,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_TDATA1", false,-1, 11,0);
        tracep->declBus(c+4842,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_TDATA2", false,-1, 11,0);
        tracep->declBus(c+4843,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_TDATA3", false,-1, 11,0);
        tracep->declBus(c+4844,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_TSELECT", false,-1, 11,0);
        tracep->declBus(c+4608,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_PRIV_LVL_M", false,-1, 1,0);
        tracep->declBus(c+4590,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_PRIV_LVL_U", false,-1, 1,0);
        tracep->declBus(c+4696,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_XDEBUGVER_STD", false,-1, 3,0);
        tracep->declBus(c+4608,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_OP_CLEAR", false,-1, 1,0);
        tracep->declBus(c+4590,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_OP_READ", false,-1, 1,0);
        tracep->declBus(c+4606,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_OP_SET", false,-1, 1,0);
        tracep->declBus(c+4607,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_OP_WRITE", false,-1, 1,0);
        tracep->declBus(c+4656,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i MSTATUS_RST_VAL", false,-1, 5,0);
        tracep->declBus(c+4605,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_DBG_CAUSE_NONE", false,-1, 2,0);
        tracep->declBus(c+4845,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i DCSR_RESET_VAL", false,-1, 31,0);
        tracep->declBus(c+4610,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i MSTACK_RESET_VAL", false,-1, 2,0);
        tracep->declBus(c+4819,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_OFF_PMP_ADDR", false,-1, 11,0);
        tracep->declBus(c+4835,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_OFF_PMP_CFG", false,-1, 11,0);
        tracep->declBus(c+4606,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_PMP_MODE_NA4", false,-1, 1,0);
        tracep->declBus(c+4608,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_PMP_MODE_NAPOT", false,-1, 1,0);
        tracep->declBus(c+4590,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_PMP_MODE_OFF", false,-1, 1,0);
        tracep->declBus(c+4607,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_PMP_MODE_TOR", false,-1, 1,0);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i g_no_pmp_tieoffs g_rdata[0] sv2v_tmp_313D8", false,-1, 32,1);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i g_no_pmp_tieoffs g_rdata[1] sv2v_tmp_313D8", false,-1, 32,1);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i g_no_pmp_tieoffs g_rdata[2] sv2v_tmp_313D8", false,-1, 32,1);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i g_no_pmp_tieoffs g_rdata[3] sv2v_tmp_313D8", false,-1, 32,1);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i g_no_pmp_tieoffs g_rdata[4] sv2v_tmp_313D8", false,-1, 32,1);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i g_no_pmp_tieoffs g_rdata[5] sv2v_tmp_313D8", false,-1, 32,1);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i g_no_pmp_tieoffs g_rdata[6] sv2v_tmp_313D8", false,-1, 32,1);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i g_no_pmp_tieoffs g_rdata[7] sv2v_tmp_313D8", false,-1, 32,1);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i g_no_pmp_tieoffs g_rdata[8] sv2v_tmp_313D8", false,-1, 32,1);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i g_no_pmp_tieoffs g_rdata[9] sv2v_tmp_313D8", false,-1, 32,1);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i g_no_pmp_tieoffs g_rdata[10] sv2v_tmp_313D8", false,-1, 32,1);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i g_no_pmp_tieoffs g_rdata[11] sv2v_tmp_313D8", false,-1, 32,1);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i g_no_pmp_tieoffs g_rdata[12] sv2v_tmp_313D8", false,-1, 32,1);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i g_no_pmp_tieoffs g_rdata[13] sv2v_tmp_313D8", false,-1, 32,1);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i g_no_pmp_tieoffs g_rdata[14] sv2v_tmp_313D8", false,-1, 32,1);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i g_no_pmp_tieoffs g_rdata[15] sv2v_tmp_313D8", false,-1, 32,1);
        tracep->declBus(c+4580,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i gen_mhpmcounter_incr sv2v_autoblock_7 i", false,-1, 31,0);
        tracep->declBus(c+4846,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i gen_mhpmevent sv2v_autoblock_8 i", false,-1, 31,0);
        tracep->declBus(c+4580,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i gen_mhpmevent sv2v_autoblock_9 i", false,-1, 31,0);
        tracep->declBus(c+3969,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i g_mcountinhibit_reduced unused_mhphcounter_we", false,-1, 28,0);
        tracep->declBus(c+3970,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i g_mcountinhibit_reduced unused_mhphcounterh_we", false,-1, 28,0);
        tracep->declBus(c+3348,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i g_mcountinhibit_reduced unused_mhphcounter_incr", false,-1, 28,0);
        tracep->declBit(c+2896,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i gen_no_dit unused_dit", false,-1);
        tracep->declBit(c+2897,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i gen_no_dummy unused_dummy_en", false,-1);
        tracep->declBus(c+2898,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i gen_no_dummy unused_dummy_mask", false,-1, 2,0);
        tracep->declBit(c+2899,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i gen_no_icache unused_icen", false,-1);
        tracep->declBus(c+4847,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstatus_csr Width", false,-1, 31,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstatus_csr ShadowCopy", false,-1, 0,0);
        tracep->declBus(c+4656,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstatus_csr ResetValue", false,-1, 5,0);
        tracep->declBit(c+4178,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstatus_csr clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstatus_csr rst_ni", false,-1);
        tracep->declBus(c+3327,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstatus_csr wr_data_i", false,-1, 5,0);
        tracep->declBit(c+3333,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstatus_csr wr_en_i", false,-1);
        tracep->declBus(c+519,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstatus_csr rd_data_o", false,-1, 5,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstatus_csr rd_error_o", false,-1);
        tracep->declBus(c+519,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstatus_csr rdata_q", false,-1, 5,0);
        tracep->declBus(c+4580,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mepc_csr Width", false,-1, 31,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mepc_csr ShadowCopy", false,-1, 0,0);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mepc_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+4178,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mepc_csr clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mepc_csr rst_ni", false,-1);
        tracep->declBus(c+2935,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mepc_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+3335,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mepc_csr wr_en_i", false,-1);
        tracep->declBus(c+539,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mepc_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mepc_csr rd_error_o", false,-1);
        tracep->declBus(c+539,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mepc_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+4848,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mie_csr Width", false,-1, 31,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mie_csr ShadowCopy", false,-1, 0,0);
        tracep->declBus(c+4849,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mie_csr ResetValue", false,-1, 17,0);
        tracep->declBit(c+4178,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mie_csr clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mie_csr rst_ni", false,-1);
        tracep->declBus(c+2934,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mie_csr wr_data_i", false,-1, 17,0);
        tracep->declBit(c+3334,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mie_csr wr_en_i", false,-1);
        tracep->declBus(c+751,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mie_csr rd_data_o", false,-1, 17,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mie_csr rd_error_o", false,-1);
        tracep->declBus(c+751,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mie_csr rdata_q", false,-1, 17,0);
        tracep->declBus(c+4580,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mscratch_csr Width", false,-1, 31,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mscratch_csr ShadowCopy", false,-1, 0,0);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mscratch_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+4178,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mscratch_csr clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mscratch_csr rst_ni", false,-1);
        tracep->declBus(c+2895,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mscratch_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+3328,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mscratch_csr wr_en_i", false,-1);
        tracep->declBus(c+520,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mscratch_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mscratch_csr rd_error_o", false,-1);
        tracep->declBus(c+520,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mscratch_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+4847,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mcause_csr Width", false,-1, 31,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mcause_csr ShadowCopy", false,-1, 0,0);
        tracep->declBus(c+4632,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mcause_csr ResetValue", false,-1, 5,0);
        tracep->declBit(c+4178,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mcause_csr clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mcause_csr rst_ni", false,-1);
        tracep->declBus(c+2936,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mcause_csr wr_data_i", false,-1, 5,0);
        tracep->declBit(c+3336,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mcause_csr wr_en_i", false,-1);
        tracep->declBus(c+542,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mcause_csr rd_data_o", false,-1, 5,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mcause_csr rd_error_o", false,-1);
        tracep->declBus(c+542,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mcause_csr rdata_q", false,-1, 5,0);
        tracep->declBus(c+4580,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mtval_csr Width", false,-1, 31,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mtval_csr ShadowCopy", false,-1, 0,0);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mtval_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+4178,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mtval_csr clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mtval_csr rst_ni", false,-1);
        tracep->declBus(c+2937,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mtval_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+3337,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mtval_csr wr_en_i", false,-1);
        tracep->declBus(c+521,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mtval_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mtval_csr rd_error_o", false,-1);
        tracep->declBus(c+521,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mtval_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+4580,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mtvec_csr Width", false,-1, 31,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mtvec_csr ShadowCopy", false,-1, 0,0);
        tracep->declBus(c+4578,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mtvec_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+4178,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mtvec_csr clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mtvec_csr rst_ni", false,-1);
        tracep->declBus(c+4274,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mtvec_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+3338,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mtvec_csr wr_en_i", false,-1);
        tracep->declBus(c+501,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mtvec_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mtvec_csr rd_error_o", false,-1);
        tracep->declBus(c+501,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mtvec_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+4580,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_dcsr_csr Width", false,-1, 31,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_dcsr_csr ShadowCopy", false,-1, 0,0);
        tracep->declBus(c+4845,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_dcsr_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+4178,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_dcsr_csr clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_dcsr_csr rst_ni", false,-1);
        tracep->declBus(c+3339,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_dcsr_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+3963,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_dcsr_csr wr_en_i", false,-1);
        tracep->declBus(c+522,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_dcsr_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_dcsr_csr rd_error_o", false,-1);
        tracep->declBus(c+522,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_dcsr_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+4580,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_depc_csr Width", false,-1, 31,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_depc_csr ShadowCopy", false,-1, 0,0);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_depc_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+4178,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_depc_csr clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_depc_csr rst_ni", false,-1);
        tracep->declBus(c+2938,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_depc_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+3964,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_depc_csr wr_en_i", false,-1);
        tracep->declBus(c+500,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_depc_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_depc_csr rd_error_o", false,-1);
        tracep->declBus(c+500,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_depc_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+4580,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_dscratch0_csr Width", false,-1, 31,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_dscratch0_csr ShadowCopy", false,-1, 0,0);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_dscratch0_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+4178,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_dscratch0_csr clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_dscratch0_csr rst_ni", false,-1);
        tracep->declBus(c+2895,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_dscratch0_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+3329,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_dscratch0_csr wr_en_i", false,-1);
        tracep->declBus(c+523,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_dscratch0_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_dscratch0_csr rd_error_o", false,-1);
        tracep->declBus(c+523,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_dscratch0_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+4580,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_dscratch1_csr Width", false,-1, 31,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_dscratch1_csr ShadowCopy", false,-1, 0,0);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_dscratch1_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+4178,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_dscratch1_csr clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_dscratch1_csr rst_ni", false,-1);
        tracep->declBus(c+2895,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_dscratch1_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+3330,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_dscratch1_csr wr_en_i", false,-1);
        tracep->declBus(c+524,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_dscratch1_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_dscratch1_csr rd_error_o", false,-1);
        tracep->declBus(c+524,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_dscratch1_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+4587,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_csr Width", false,-1, 31,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_csr ShadowCopy", false,-1, 0,0);
        tracep->declBus(c+4610,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_csr ResetValue", false,-1, 2,0);
        tracep->declBit(c+4178,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_csr clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_csr rst_ni", false,-1);
        tracep->declBus(c+2881,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_csr wr_data_i", false,-1, 2,0);
        tracep->declBit(c+2939,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_csr wr_en_i", false,-1);
        tracep->declBus(c+2877,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_csr rd_data_o", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_csr rd_error_o", false,-1);
        tracep->declBus(c+2877,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_csr rdata_q", false,-1, 2,0);
        tracep->declBus(c+4580,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_epc_csr Width", false,-1, 31,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_epc_csr ShadowCopy", false,-1, 0,0);
        tracep->declBus(c+4569,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_epc_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+4178,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_epc_csr clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_epc_csr rst_ni", false,-1);
        tracep->declBus(c+539,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_epc_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+2939,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_epc_csr wr_en_i", false,-1);
        tracep->declBus(c+525,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_epc_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_epc_csr rd_error_o", false,-1);
        tracep->declBus(c+525,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_epc_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+4847,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_cause_csr Width", false,-1, 31,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_cause_csr ShadowCopy", false,-1, 0,0);
        tracep->declBus(c+4632,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_cause_csr ResetValue", false,-1, 5,0);
        tracep->declBit(c+4178,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_cause_csr clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_cause_csr rst_ni", false,-1);
        tracep->declBus(c+542,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_cause_csr wr_data_i", false,-1, 5,0);
        tracep->declBit(c+2939,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_cause_csr wr_en_i", false,-1);
        tracep->declBus(c+526,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_cause_csr rd_data_o", false,-1, 5,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_cause_csr rd_error_o", false,-1);
        tracep->declBus(c+526,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_cause_csr rdata_q", false,-1, 5,0);
        tracep->declBus(c+4850,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mcycle_counter_i CounterWidth", false,-1, 31,0);
        tracep->declBit(c+4178,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mcycle_counter_i clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mcycle_counter_i rst_ni", false,-1);
        tracep->declBit(c+4280,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mcycle_counter_i counter_inc_i", false,-1);
        tracep->declBit(c+3971,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mcycle_counter_i counterh_we_i", false,-1);
        tracep->declBit(c+3972,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mcycle_counter_i counter_we_i", false,-1);
        tracep->declBus(c+2895,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mcycle_counter_i counter_val_i", false,-1, 31,0);
        tracep->declQuad(c+530,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mcycle_counter_i counter_val_o", false,-1, 63,0);
        tracep->declQuad(c+530,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mcycle_counter_i counter", false,-1, 63,0);
        tracep->declQuad(c+3973,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mcycle_counter_i counter_upd", false,-1, 63,0);
        tracep->declQuad(c+3975,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mcycle_counter_i counter_load", false,-1, 63,0);
        tracep->declBit(c+3977,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mcycle_counter_i we", false,-1);
        tracep->declQuad(c+3978,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mcycle_counter_i counter_d", false,-1, 63,0);
        tracep->declQuad(c+530,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mcycle_counter_i counter_q", false,-1, 63,0);
        tracep->declBus(c+4850,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i minstret_counter_i CounterWidth", false,-1, 31,0);
        tracep->declBit(c+4178,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i minstret_counter_i clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i minstret_counter_i rst_ni", false,-1);
        tracep->declBit(c+4281,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i minstret_counter_i counter_inc_i", false,-1);
        tracep->declBit(c+3980,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i minstret_counter_i counterh_we_i", false,-1);
        tracep->declBit(c+3981,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i minstret_counter_i counter_we_i", false,-1);
        tracep->declBus(c+2895,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i minstret_counter_i counter_val_i", false,-1, 31,0);
        tracep->declQuad(c+532,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i minstret_counter_i counter_val_o", false,-1, 63,0);
        tracep->declQuad(c+532,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i minstret_counter_i counter", false,-1, 63,0);
        tracep->declQuad(c+3982,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i minstret_counter_i counter_upd", false,-1, 63,0);
        tracep->declQuad(c+3984,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i minstret_counter_i counter_load", false,-1, 63,0);
        tracep->declBit(c+3986,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i minstret_counter_i we", false,-1);
        tracep->declQuad(c+3987,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i minstret_counter_i counter_d", false,-1, 63,0);
        tracep->declQuad(c+532,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i minstret_counter_i counter_q", false,-1, 63,0);
        tracep->declBus(c+4847,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_cpuctrl_csr Width", false,-1, 31,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_cpuctrl_csr ShadowCopy", false,-1, 0,0);
        tracep->declBus(c+4632,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_cpuctrl_csr ResetValue", false,-1, 5,0);
        tracep->declBit(c+4178,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_cpuctrl_csr clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_cpuctrl_csr rst_ni", false,-1);
        tracep->declBus(c+70,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_cpuctrl_csr wr_data_i", false,-1, 5,0);
        tracep->declBit(c+3332,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_cpuctrl_csr wr_en_i", false,-1);
        tracep->declBus(c+529,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_cpuctrl_csr rd_data_o", false,-1, 5,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_cpuctrl_csr rd_error_o", false,-1);
        tracep->declBus(c+529,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_cpuctrl_csr rdata_q", false,-1, 5,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core gen_regfile_ff register_file_i RV32E", false,-1, 0,0);
        tracep->declBus(c+4580,"opentitan_soc_top u_top u_core gen_regfile_ff register_file_i DataWidth", false,-1, 31,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_top u_core gen_regfile_ff register_file_i DummyInstructions", false,-1, 0,0);
        tracep->declBit(c+4178,"opentitan_soc_top u_top u_core gen_regfile_ff register_file_i clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top u_top u_core gen_regfile_ff register_file_i rst_ni", false,-1);
        tracep->declBit(c+4567,"opentitan_soc_top u_top u_core gen_regfile_ff register_file_i test_en_i", false,-1);
        tracep->declBit(c+4589,"opentitan_soc_top u_top u_core gen_regfile_ff register_file_i dummy_instr_id_i", false,-1);
        tracep->declBus(c+148,"opentitan_soc_top u_top u_core gen_regfile_ff register_file_i raddr_a_i", false,-1, 4,0);
        tracep->declBus(c+4183,"opentitan_soc_top u_top u_core gen_regfile_ff register_file_i rdata_a_o", false,-1, 31,0);
        tracep->declBus(c+149,"opentitan_soc_top u_top u_core gen_regfile_ff register_file_i raddr_b_i", false,-1, 4,0);
        tracep->declBus(c+4184,"opentitan_soc_top u_top u_core gen_regfile_ff register_file_i rdata_b_o", false,-1, 31,0);
        tracep->declBus(c+136,"opentitan_soc_top u_top u_core gen_regfile_ff register_file_i waddr_a_i", false,-1, 4,0);
        tracep->declBus(c+3489,"opentitan_soc_top u_top u_core gen_regfile_ff register_file_i wdata_a_i", false,-1, 31,0);
        tracep->declBit(c+4182,"opentitan_soc_top u_top u_core gen_regfile_ff register_file_i we_a_i", false,-1);
        tracep->declBus(c+4851,"opentitan_soc_top u_top u_core gen_regfile_ff register_file_i ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4580,"opentitan_soc_top u_top u_core gen_regfile_ff register_file_i NUM_WORDS", false,-1, 31,0);
        tracep->declArray(c+176,"opentitan_soc_top u_top u_core gen_regfile_ff register_file_i rf_reg", false,-1, 1023,0);
        tracep->declArray(c+208,"opentitan_soc_top u_top u_core gen_regfile_ff register_file_i rf_reg_q", false,-1, 1023,32);
        tracep->declBus(c+3505,"opentitan_soc_top u_top u_core gen_regfile_ff register_file_i we_a_dec", false,-1, 31,1);
        tracep->declBit(c+4567,"opentitan_soc_top u_top u_core gen_regfile_ff register_file_i unused_test_en", false,-1);
        tracep->declBus(c+4580,"opentitan_soc_top u_top u_core gen_regfile_ff register_file_i we_a_decoder sv2v_autoblock_2 i", false,-1, 31,0);
        tracep->declBit(c+4589,"opentitan_soc_top u_top u_core gen_regfile_ff register_file_i g_normal_r0 unused_dummy_instr_id", false,-1);
        tracep->declBus(c+4852,"opentitan_soc_top u_top intr_interface MAX_REQS", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top u_top intr_interface clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top u_top intr_interface rst_ni", false,-1);
        tracep->declBit(c+4176,"opentitan_soc_top u_top intr_interface req_i", false,-1);
        tracep->declBit(c+3047,"opentitan_soc_top u_top intr_interface gnt_o", false,-1);
        tracep->declBus(c+3032,"opentitan_soc_top u_top intr_interface addr_i", false,-1, 31,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_top intr_interface we_i", false,-1);
        tracep->declBus(c+4569,"opentitan_soc_top u_top intr_interface wdata_i", false,-1, 31,0);
        tracep->declBus(c+4853,"opentitan_soc_top u_top intr_interface be_i", false,-1, 3,0);
        tracep->declBit(c+3048,"opentitan_soc_top u_top intr_interface valid_o", false,-1);
        tracep->declBus(c+3049,"opentitan_soc_top u_top intr_interface rdata_o", false,-1, 31,0);
        tracep->declBit(c+3050,"opentitan_soc_top u_top intr_interface err_o", false,-1);
        tracep->declBit(c+3097,"opentitan_soc_top u_top intr_interface tl_h_c_a\014 a_valid", false,-1);
        tracep->declBus(c+3098,"opentitan_soc_top u_top intr_interface tl_h_c_a\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3099,"opentitan_soc_top u_top intr_interface tl_h_c_a\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3100,"opentitan_soc_top u_top intr_interface tl_h_c_a\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3101,"opentitan_soc_top u_top intr_interface tl_h_c_a\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3102,"opentitan_soc_top u_top intr_interface tl_h_c_a\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3103,"opentitan_soc_top u_top intr_interface tl_h_c_a\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3104,"opentitan_soc_top u_top intr_interface tl_h_c_a\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3105,"opentitan_soc_top u_top intr_interface tl_h_c_a\014 d_ready", false,-1);
        tracep->declBit(c+3038,"opentitan_soc_top u_top intr_interface tl_h_c_d\014 d_valid", false,-1);
        tracep->declBus(c+3039,"opentitan_soc_top u_top intr_interface tl_h_c_d\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+3040,"opentitan_soc_top u_top intr_interface tl_h_c_d\014 d_param", false,-1, 2,0);
        tracep->declBus(c+3041,"opentitan_soc_top u_top intr_interface tl_h_c_d\014 d_size", false,-1, 1,0);
        tracep->declBus(c+3042,"opentitan_soc_top u_top intr_interface tl_h_c_d\014 d_source", false,-1, 7,0);
        tracep->declBus(c+3043,"opentitan_soc_top u_top intr_interface tl_h_c_d\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+3044,"opentitan_soc_top u_top intr_interface tl_h_c_d\014 d_data", false,-1, 31,0);
        tracep->declBit(c+3045,"opentitan_soc_top u_top intr_interface tl_h_c_d\014 d_error", false,-1);
        tracep->declBit(c+3046,"opentitan_soc_top u_top intr_interface tl_h_c_d\014 a_ready", false,-1);
        tracep->declBus(c+4854,"opentitan_soc_top u_top intr_interface WordSize", false,-1, 31,0);
        tracep->declBus(c+806,"opentitan_soc_top u_top intr_interface tl_source", false,-1, 7,0);
        tracep->declBus(c+4853,"opentitan_soc_top u_top intr_interface tl_be", false,-1, 3,0);
        tracep->declBus(c+3049,"opentitan_soc_top u_top intr_interface rddata", false,-1, 31,0);
        tracep->declBus(c+4855,"opentitan_soc_top u_top intr_interface genblk1 ReqNumW", false,-1, 31,0);
        tracep->declBus(c+3077,"opentitan_soc_top u_top intr_interface genblk1 source_d", false,-1, 0,0);
        tracep->declBus(c+807,"opentitan_soc_top u_top intr_interface genblk1 source_q", false,-1, 0,0);
        tracep->declBus(c+4852,"opentitan_soc_top u_top data_interface MAX_REQS", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top u_top data_interface clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top u_top data_interface rst_ni", false,-1);
        tracep->declBit(c+4177,"opentitan_soc_top u_top data_interface req_i", false,-1);
        tracep->declBit(c+2955,"opentitan_soc_top u_top data_interface gnt_o", false,-1);
        tracep->declBus(c+1382,"opentitan_soc_top u_top data_interface addr_i", false,-1, 31,0);
        tracep->declBit(c+292,"opentitan_soc_top u_top data_interface we_i", false,-1);
        tracep->declBus(c+1383,"opentitan_soc_top u_top data_interface wdata_i", false,-1, 31,0);
        tracep->declBus(c+1381,"opentitan_soc_top u_top data_interface be_i", false,-1, 3,0);
        tracep->declBit(c+2956,"opentitan_soc_top u_top data_interface valid_o", false,-1);
        tracep->declBus(c+2957,"opentitan_soc_top u_top data_interface rdata_o", false,-1, 31,0);
        tracep->declBit(c+2958,"opentitan_soc_top u_top data_interface err_o", false,-1);
        tracep->declBit(c+1405,"opentitan_soc_top u_top data_interface tl_h_c_a\014 a_valid", false,-1);
        tracep->declBus(c+1406,"opentitan_soc_top u_top data_interface tl_h_c_a\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1407,"opentitan_soc_top u_top data_interface tl_h_c_a\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1408,"opentitan_soc_top u_top data_interface tl_h_c_a\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1409,"opentitan_soc_top u_top data_interface tl_h_c_a\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1410,"opentitan_soc_top u_top data_interface tl_h_c_a\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1411,"opentitan_soc_top u_top data_interface tl_h_c_a\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1412,"opentitan_soc_top u_top data_interface tl_h_c_a\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1413,"opentitan_soc_top u_top data_interface tl_h_c_a\014 d_ready", false,-1);
        tracep->declBit(c+2946,"opentitan_soc_top u_top data_interface tl_h_c_d\014 d_valid", false,-1);
        tracep->declBus(c+2947,"opentitan_soc_top u_top data_interface tl_h_c_d\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+2948,"opentitan_soc_top u_top data_interface tl_h_c_d\014 d_param", false,-1, 2,0);
        tracep->declBus(c+2949,"opentitan_soc_top u_top data_interface tl_h_c_d\014 d_size", false,-1, 1,0);
        tracep->declBus(c+2950,"opentitan_soc_top u_top data_interface tl_h_c_d\014 d_source", false,-1, 7,0);
        tracep->declBus(c+2951,"opentitan_soc_top u_top data_interface tl_h_c_d\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+2952,"opentitan_soc_top u_top data_interface tl_h_c_d\014 d_data", false,-1, 31,0);
        tracep->declBit(c+2953,"opentitan_soc_top u_top data_interface tl_h_c_d\014 d_error", false,-1);
        tracep->declBit(c+2954,"opentitan_soc_top u_top data_interface tl_h_c_d\014 a_ready", false,-1);
        tracep->declBus(c+4854,"opentitan_soc_top u_top data_interface WordSize", false,-1, 31,0);
        tracep->declBus(c+4282,"opentitan_soc_top u_top data_interface tl_source", false,-1, 7,0);
        tracep->declBus(c+4283,"opentitan_soc_top u_top data_interface tl_be", false,-1, 3,0);
        tracep->declBus(c+2957,"opentitan_soc_top u_top data_interface rddata", false,-1, 31,0);
        tracep->declBus(c+4855,"opentitan_soc_top u_top data_interface genblk1 ReqNumW", false,-1, 31,0);
        tracep->declBus(c+2989,"opentitan_soc_top u_top data_interface genblk1 source_d", false,-1, 0,0);
        tracep->declBus(c+4284,"opentitan_soc_top u_top data_interface genblk1 source_q", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top periph_switch clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top periph_switch rst_ni", false,-1);
        tracep->declBit(c+3097,"opentitan_soc_top periph_switch tl_if_i\014 a_valid", false,-1);
        tracep->declBus(c+3098,"opentitan_soc_top periph_switch tl_if_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3099,"opentitan_soc_top periph_switch tl_if_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3100,"opentitan_soc_top periph_switch tl_if_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3101,"opentitan_soc_top periph_switch tl_if_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3102,"opentitan_soc_top periph_switch tl_if_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3103,"opentitan_soc_top periph_switch tl_if_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3104,"opentitan_soc_top periph_switch tl_if_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3105,"opentitan_soc_top periph_switch tl_if_i\014 d_ready", false,-1);
        tracep->declBit(c+3038,"opentitan_soc_top periph_switch tl_if_o\014 d_valid", false,-1);
        tracep->declBus(c+3039,"opentitan_soc_top periph_switch tl_if_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+3040,"opentitan_soc_top periph_switch tl_if_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+3041,"opentitan_soc_top periph_switch tl_if_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+3042,"opentitan_soc_top periph_switch tl_if_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+3043,"opentitan_soc_top periph_switch tl_if_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+3044,"opentitan_soc_top periph_switch tl_if_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+3045,"opentitan_soc_top periph_switch tl_if_o\014 d_error", false,-1);
        tracep->declBit(c+3046,"opentitan_soc_top periph_switch tl_if_o\014 a_ready", false,-1);
        tracep->declBit(c+1405,"opentitan_soc_top periph_switch tl_lsu_i\014 a_valid", false,-1);
        tracep->declBus(c+1406,"opentitan_soc_top periph_switch tl_lsu_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1407,"opentitan_soc_top periph_switch tl_lsu_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1408,"opentitan_soc_top periph_switch tl_lsu_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1409,"opentitan_soc_top periph_switch tl_lsu_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1410,"opentitan_soc_top periph_switch tl_lsu_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1411,"opentitan_soc_top periph_switch tl_lsu_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1412,"opentitan_soc_top periph_switch tl_lsu_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1413,"opentitan_soc_top periph_switch tl_lsu_i\014 d_ready", false,-1);
        tracep->declBit(c+2946,"opentitan_soc_top periph_switch tl_lsu_o\014 d_valid", false,-1);
        tracep->declBus(c+2947,"opentitan_soc_top periph_switch tl_lsu_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+2948,"opentitan_soc_top periph_switch tl_lsu_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+2949,"opentitan_soc_top periph_switch tl_lsu_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+2950,"opentitan_soc_top periph_switch tl_lsu_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+2951,"opentitan_soc_top periph_switch tl_lsu_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+2952,"opentitan_soc_top periph_switch tl_lsu_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+2953,"opentitan_soc_top periph_switch tl_lsu_o\014 d_error", false,-1);
        tracep->declBit(c+2954,"opentitan_soc_top periph_switch tl_lsu_o\014 a_ready", false,-1);
        tracep->declBit(c+3529,"opentitan_soc_top periph_switch tl_iccm_o\014 a_valid", false,-1);
        tracep->declBus(c+3530,"opentitan_soc_top periph_switch tl_iccm_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3531,"opentitan_soc_top periph_switch tl_iccm_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3532,"opentitan_soc_top periph_switch tl_iccm_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3533,"opentitan_soc_top periph_switch tl_iccm_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3534,"opentitan_soc_top periph_switch tl_iccm_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3535,"opentitan_soc_top periph_switch tl_iccm_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3536,"opentitan_soc_top periph_switch tl_iccm_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3537,"opentitan_soc_top periph_switch tl_iccm_o\014 d_ready", false,-1);
        tracep->declBit(c+896,"opentitan_soc_top periph_switch tl_iccm_i\014 d_valid", false,-1);
        tracep->declBus(c+897,"opentitan_soc_top periph_switch tl_iccm_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+898,"opentitan_soc_top periph_switch tl_iccm_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+899,"opentitan_soc_top periph_switch tl_iccm_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+900,"opentitan_soc_top periph_switch tl_iccm_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+901,"opentitan_soc_top periph_switch tl_iccm_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+902,"opentitan_soc_top periph_switch tl_iccm_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+903,"opentitan_soc_top periph_switch tl_iccm_i\014 d_error", false,-1);
        tracep->declBit(c+904,"opentitan_soc_top periph_switch tl_iccm_i\014 a_ready", false,-1);
        tracep->declBit(c+1792,"opentitan_soc_top periph_switch tl_dccm_o\014 a_valid", false,-1);
        tracep->declBus(c+1793,"opentitan_soc_top periph_switch tl_dccm_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1794,"opentitan_soc_top periph_switch tl_dccm_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1795,"opentitan_soc_top periph_switch tl_dccm_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1796,"opentitan_soc_top periph_switch tl_dccm_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1797,"opentitan_soc_top periph_switch tl_dccm_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1798,"opentitan_soc_top periph_switch tl_dccm_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1799,"opentitan_soc_top periph_switch tl_dccm_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1800,"opentitan_soc_top periph_switch tl_dccm_o\014 d_ready", false,-1);
        tracep->declBit(c+923,"opentitan_soc_top periph_switch tl_dccm_i\014 d_valid", false,-1);
        tracep->declBus(c+924,"opentitan_soc_top periph_switch tl_dccm_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+925,"opentitan_soc_top periph_switch tl_dccm_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+926,"opentitan_soc_top periph_switch tl_dccm_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+927,"opentitan_soc_top periph_switch tl_dccm_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+928,"opentitan_soc_top periph_switch tl_dccm_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+929,"opentitan_soc_top periph_switch tl_dccm_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+930,"opentitan_soc_top periph_switch tl_dccm_i\014 d_error", false,-1);
        tracep->declBit(c+931,"opentitan_soc_top periph_switch tl_dccm_i\014 a_ready", false,-1);
        tracep->declBit(c+1801,"opentitan_soc_top periph_switch tl_gpio_o\014 a_valid", false,-1);
        tracep->declBus(c+1802,"opentitan_soc_top periph_switch tl_gpio_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1803,"opentitan_soc_top periph_switch tl_gpio_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1804,"opentitan_soc_top periph_switch tl_gpio_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1805,"opentitan_soc_top periph_switch tl_gpio_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1806,"opentitan_soc_top periph_switch tl_gpio_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1807,"opentitan_soc_top periph_switch tl_gpio_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1808,"opentitan_soc_top periph_switch tl_gpio_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1809,"opentitan_soc_top periph_switch tl_gpio_o\014 d_ready", false,-1);
        tracep->declBit(c+628,"opentitan_soc_top periph_switch tl_gpio_i\014 d_valid", false,-1);
        tracep->declBus(c+629,"opentitan_soc_top periph_switch tl_gpio_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+630,"opentitan_soc_top periph_switch tl_gpio_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+631,"opentitan_soc_top periph_switch tl_gpio_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+632,"opentitan_soc_top periph_switch tl_gpio_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+633,"opentitan_soc_top periph_switch tl_gpio_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+634,"opentitan_soc_top periph_switch tl_gpio_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+635,"opentitan_soc_top periph_switch tl_gpio_i\014 d_error", false,-1);
        tracep->declBit(c+636,"opentitan_soc_top periph_switch tl_gpio_i\014 a_ready", false,-1);
        tracep->declBit(c+1839,"opentitan_soc_top periph_switch tl_ldo1_o\014 a_valid", false,-1);
        tracep->declBus(c+1840,"opentitan_soc_top periph_switch tl_ldo1_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1841,"opentitan_soc_top periph_switch tl_ldo1_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1842,"opentitan_soc_top periph_switch tl_ldo1_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1843,"opentitan_soc_top periph_switch tl_ldo1_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1844,"opentitan_soc_top periph_switch tl_ldo1_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1845,"opentitan_soc_top periph_switch tl_ldo1_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1846,"opentitan_soc_top periph_switch tl_ldo1_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1847,"opentitan_soc_top periph_switch tl_ldo1_o\014 d_ready", false,-1);
        tracep->declBit(c+4856,"opentitan_soc_top periph_switch tl_ldo1_i\014 d_valid", false,-1);
        tracep->declBus(c+4857,"opentitan_soc_top periph_switch tl_ldo1_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+4858,"opentitan_soc_top periph_switch tl_ldo1_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+4859,"opentitan_soc_top periph_switch tl_ldo1_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+4860,"opentitan_soc_top periph_switch tl_ldo1_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+4861,"opentitan_soc_top periph_switch tl_ldo1_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+4862,"opentitan_soc_top periph_switch tl_ldo1_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+4863,"opentitan_soc_top periph_switch tl_ldo1_i\014 d_error", false,-1);
        tracep->declBit(c+4864,"opentitan_soc_top periph_switch tl_ldo1_i\014 a_ready", false,-1);
        tracep->declBit(c+1848,"opentitan_soc_top periph_switch tl_ldo2_o\014 a_valid", false,-1);
        tracep->declBus(c+1849,"opentitan_soc_top periph_switch tl_ldo2_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1850,"opentitan_soc_top periph_switch tl_ldo2_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1851,"opentitan_soc_top periph_switch tl_ldo2_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1852,"opentitan_soc_top periph_switch tl_ldo2_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1853,"opentitan_soc_top periph_switch tl_ldo2_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1854,"opentitan_soc_top periph_switch tl_ldo2_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1855,"opentitan_soc_top periph_switch tl_ldo2_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1856,"opentitan_soc_top periph_switch tl_ldo2_o\014 d_ready", false,-1);
        tracep->declBit(c+4865,"opentitan_soc_top periph_switch tl_ldo2_i\014 d_valid", false,-1);
        tracep->declBus(c+4866,"opentitan_soc_top periph_switch tl_ldo2_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+4867,"opentitan_soc_top periph_switch tl_ldo2_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+4868,"opentitan_soc_top periph_switch tl_ldo2_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+4869,"opentitan_soc_top periph_switch tl_ldo2_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+4870,"opentitan_soc_top periph_switch tl_ldo2_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+4871,"opentitan_soc_top periph_switch tl_ldo2_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+4872,"opentitan_soc_top periph_switch tl_ldo2_i\014 d_error", false,-1);
        tracep->declBit(c+4873,"opentitan_soc_top periph_switch tl_ldo2_i\014 a_ready", false,-1);
        tracep->declBit(c+1857,"opentitan_soc_top periph_switch tl_dcdc_o\014 a_valid", false,-1);
        tracep->declBus(c+1858,"opentitan_soc_top periph_switch tl_dcdc_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1859,"opentitan_soc_top periph_switch tl_dcdc_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1860,"opentitan_soc_top periph_switch tl_dcdc_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1861,"opentitan_soc_top periph_switch tl_dcdc_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1862,"opentitan_soc_top periph_switch tl_dcdc_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1863,"opentitan_soc_top periph_switch tl_dcdc_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1864,"opentitan_soc_top periph_switch tl_dcdc_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1865,"opentitan_soc_top periph_switch tl_dcdc_o\014 d_ready", false,-1);
        tracep->declBit(c+4874,"opentitan_soc_top periph_switch tl_dcdc_i\014 d_valid", false,-1);
        tracep->declBus(c+4875,"opentitan_soc_top periph_switch tl_dcdc_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+4876,"opentitan_soc_top periph_switch tl_dcdc_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+4877,"opentitan_soc_top periph_switch tl_dcdc_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+4878,"opentitan_soc_top periph_switch tl_dcdc_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+4879,"opentitan_soc_top periph_switch tl_dcdc_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+4880,"opentitan_soc_top periph_switch tl_dcdc_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+4881,"opentitan_soc_top periph_switch tl_dcdc_i\014 d_error", false,-1);
        tracep->declBit(c+4882,"opentitan_soc_top periph_switch tl_dcdc_i\014 a_ready", false,-1);
        tracep->declBit(c+1866,"opentitan_soc_top periph_switch tl_pll1_o\014 a_valid", false,-1);
        tracep->declBus(c+1867,"opentitan_soc_top periph_switch tl_pll1_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1868,"opentitan_soc_top periph_switch tl_pll1_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1869,"opentitan_soc_top periph_switch tl_pll1_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1870,"opentitan_soc_top periph_switch tl_pll1_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1871,"opentitan_soc_top periph_switch tl_pll1_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1872,"opentitan_soc_top periph_switch tl_pll1_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1873,"opentitan_soc_top periph_switch tl_pll1_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1874,"opentitan_soc_top periph_switch tl_pll1_o\014 d_ready", false,-1);
        tracep->declBit(c+4883,"opentitan_soc_top periph_switch tl_pll1_i\014 d_valid", false,-1);
        tracep->declBus(c+4884,"opentitan_soc_top periph_switch tl_pll1_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+4885,"opentitan_soc_top periph_switch tl_pll1_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+4886,"opentitan_soc_top periph_switch tl_pll1_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+4887,"opentitan_soc_top periph_switch tl_pll1_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+4888,"opentitan_soc_top periph_switch tl_pll1_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+4889,"opentitan_soc_top periph_switch tl_pll1_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+4890,"opentitan_soc_top periph_switch tl_pll1_i\014 d_error", false,-1);
        tracep->declBit(c+4891,"opentitan_soc_top periph_switch tl_pll1_i\014 a_ready", false,-1);
        tracep->declBit(c+1810,"opentitan_soc_top periph_switch tl_tsen1_o\014 a_valid", false,-1);
        tracep->declBus(c+1811,"opentitan_soc_top periph_switch tl_tsen1_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1812,"opentitan_soc_top periph_switch tl_tsen1_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1813,"opentitan_soc_top periph_switch tl_tsen1_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1814,"opentitan_soc_top periph_switch tl_tsen1_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1815,"opentitan_soc_top periph_switch tl_tsen1_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1816,"opentitan_soc_top periph_switch tl_tsen1_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1817,"opentitan_soc_top periph_switch tl_tsen1_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1818,"opentitan_soc_top periph_switch tl_tsen1_o\014 d_ready", false,-1);
        tracep->declBit(c+637,"opentitan_soc_top periph_switch tl_tsen1_i\014 d_valid", false,-1);
        tracep->declBus(c+638,"opentitan_soc_top periph_switch tl_tsen1_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+639,"opentitan_soc_top periph_switch tl_tsen1_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+640,"opentitan_soc_top periph_switch tl_tsen1_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+641,"opentitan_soc_top periph_switch tl_tsen1_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+642,"opentitan_soc_top periph_switch tl_tsen1_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+643,"opentitan_soc_top periph_switch tl_tsen1_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+644,"opentitan_soc_top periph_switch tl_tsen1_i\014 d_error", false,-1);
        tracep->declBit(c+645,"opentitan_soc_top periph_switch tl_tsen1_i\014 a_ready", false,-1);
        tracep->declBit(c+1875,"opentitan_soc_top periph_switch tl_tsen2_o\014 a_valid", false,-1);
        tracep->declBus(c+1876,"opentitan_soc_top periph_switch tl_tsen2_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1877,"opentitan_soc_top periph_switch tl_tsen2_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1878,"opentitan_soc_top periph_switch tl_tsen2_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1879,"opentitan_soc_top periph_switch tl_tsen2_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1880,"opentitan_soc_top periph_switch tl_tsen2_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1881,"opentitan_soc_top periph_switch tl_tsen2_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1882,"opentitan_soc_top periph_switch tl_tsen2_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1883,"opentitan_soc_top periph_switch tl_tsen2_o\014 d_ready", false,-1);
        tracep->declBit(c+4892,"opentitan_soc_top periph_switch tl_tsen2_i\014 d_valid", false,-1);
        tracep->declBus(c+4893,"opentitan_soc_top periph_switch tl_tsen2_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+4894,"opentitan_soc_top periph_switch tl_tsen2_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+4895,"opentitan_soc_top periph_switch tl_tsen2_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+4896,"opentitan_soc_top periph_switch tl_tsen2_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+4897,"opentitan_soc_top periph_switch tl_tsen2_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+4898,"opentitan_soc_top periph_switch tl_tsen2_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+4899,"opentitan_soc_top periph_switch tl_tsen2_i\014 d_error", false,-1);
        tracep->declBit(c+4900,"opentitan_soc_top periph_switch tl_tsen2_i\014 a_ready", false,-1);
        tracep->declBit(c+1884,"opentitan_soc_top periph_switch tl_dap_o\014 a_valid", false,-1);
        tracep->declBus(c+1885,"opentitan_soc_top periph_switch tl_dap_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1886,"opentitan_soc_top periph_switch tl_dap_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1887,"opentitan_soc_top periph_switch tl_dap_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1888,"opentitan_soc_top periph_switch tl_dap_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1889,"opentitan_soc_top periph_switch tl_dap_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1890,"opentitan_soc_top periph_switch tl_dap_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1891,"opentitan_soc_top periph_switch tl_dap_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1892,"opentitan_soc_top periph_switch tl_dap_o\014 d_ready", false,-1);
        tracep->declBit(c+4901,"opentitan_soc_top periph_switch tl_dap_i\014 d_valid", false,-1);
        tracep->declBus(c+4902,"opentitan_soc_top periph_switch tl_dap_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+4903,"opentitan_soc_top periph_switch tl_dap_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+4904,"opentitan_soc_top periph_switch tl_dap_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+4905,"opentitan_soc_top periph_switch tl_dap_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+4906,"opentitan_soc_top periph_switch tl_dap_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+4907,"opentitan_soc_top periph_switch tl_dap_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+4908,"opentitan_soc_top periph_switch tl_dap_i\014 d_error", false,-1);
        tracep->declBit(c+4909,"opentitan_soc_top periph_switch tl_dap_i\014 a_ready", false,-1);
        tracep->declBit(c+1819,"opentitan_soc_top periph_switch tl_plic_o\014 a_valid", false,-1);
        tracep->declBus(c+1820,"opentitan_soc_top periph_switch tl_plic_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1821,"opentitan_soc_top periph_switch tl_plic_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1822,"opentitan_soc_top periph_switch tl_plic_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1823,"opentitan_soc_top periph_switch tl_plic_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1824,"opentitan_soc_top periph_switch tl_plic_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1825,"opentitan_soc_top periph_switch tl_plic_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1826,"opentitan_soc_top periph_switch tl_plic_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1827,"opentitan_soc_top periph_switch tl_plic_o\014 d_ready", false,-1);
        tracep->declBit(c+351,"opentitan_soc_top periph_switch tl_plic_i\014 d_valid", false,-1);
        tracep->declBus(c+352,"opentitan_soc_top periph_switch tl_plic_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+353,"opentitan_soc_top periph_switch tl_plic_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+354,"opentitan_soc_top periph_switch tl_plic_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+355,"opentitan_soc_top periph_switch tl_plic_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+356,"opentitan_soc_top periph_switch tl_plic_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+357,"opentitan_soc_top periph_switch tl_plic_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+358,"opentitan_soc_top periph_switch tl_plic_i\014 d_error", false,-1);
        tracep->declBit(c+359,"opentitan_soc_top periph_switch tl_plic_i\014 a_ready", false,-1);
        tracep->declBit(c+1828,"opentitan_soc_top periph_switch tl_uart_o\014 a_valid", false,-1);
        tracep->declBus(c+1829,"opentitan_soc_top periph_switch tl_uart_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1830,"opentitan_soc_top periph_switch tl_uart_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1831,"opentitan_soc_top periph_switch tl_uart_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1832,"opentitan_soc_top periph_switch tl_uart_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1833,"opentitan_soc_top periph_switch tl_uart_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1834,"opentitan_soc_top periph_switch tl_uart_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1835,"opentitan_soc_top periph_switch tl_uart_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1836,"opentitan_soc_top periph_switch tl_uart_o\014 d_ready", false,-1);
        tracep->declBit(c+619,"opentitan_soc_top periph_switch tl_uart_i\014 d_valid", false,-1);
        tracep->declBus(c+620,"opentitan_soc_top periph_switch tl_uart_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+621,"opentitan_soc_top periph_switch tl_uart_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+622,"opentitan_soc_top periph_switch tl_uart_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+623,"opentitan_soc_top periph_switch tl_uart_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+624,"opentitan_soc_top periph_switch tl_uart_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+625,"opentitan_soc_top periph_switch tl_uart_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+626,"opentitan_soc_top periph_switch tl_uart_i\014 d_error", false,-1);
        tracep->declBit(c+627,"opentitan_soc_top periph_switch tl_uart_i\014 a_ready", false,-1);
        tracep->declBit(c+1405,"opentitan_soc_top periph_switch tl_s1n_10_us_h2d\014 a_valid", false,-1);
        tracep->declBus(c+1406,"opentitan_soc_top periph_switch tl_s1n_10_us_h2d\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1407,"opentitan_soc_top periph_switch tl_s1n_10_us_h2d\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1408,"opentitan_soc_top periph_switch tl_s1n_10_us_h2d\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1409,"opentitan_soc_top periph_switch tl_s1n_10_us_h2d\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1410,"opentitan_soc_top periph_switch tl_s1n_10_us_h2d\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1411,"opentitan_soc_top periph_switch tl_s1n_10_us_h2d\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1412,"opentitan_soc_top periph_switch tl_s1n_10_us_h2d\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1413,"opentitan_soc_top periph_switch tl_s1n_10_us_h2d\014 d_ready", false,-1);
        tracep->declBit(c+2946,"opentitan_soc_top periph_switch tl_s1n_10_us_d2h\014 d_valid", false,-1);
        tracep->declBus(c+2947,"opentitan_soc_top periph_switch tl_s1n_10_us_d2h\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+2948,"opentitan_soc_top periph_switch tl_s1n_10_us_d2h\014 d_param", false,-1, 2,0);
        tracep->declBus(c+2949,"opentitan_soc_top periph_switch tl_s1n_10_us_d2h\014 d_size", false,-1, 1,0);
        tracep->declBus(c+2950,"opentitan_soc_top periph_switch tl_s1n_10_us_d2h\014 d_source", false,-1, 7,0);
        tracep->declBus(c+2951,"opentitan_soc_top periph_switch tl_s1n_10_us_d2h\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+2952,"opentitan_soc_top periph_switch tl_s1n_10_us_d2h\014 d_data", false,-1, 31,0);
        tracep->declBit(c+2953,"opentitan_soc_top periph_switch tl_s1n_10_us_d2h\014 d_error", false,-1);
        tracep->declBit(c+2954,"opentitan_soc_top periph_switch tl_s1n_10_us_d2h\014 a_ready", false,-1);
        tracep->declBit(c+1893,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(0)\014 a_valid", false,-1);
        tracep->declBus(c+1894,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(0)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1895,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(0)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1896,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(0)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1897,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(0)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1898,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(0)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1899,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(0)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1900,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(0)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1901,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(0)\014 d_ready", false,-1);
        tracep->declBit(c+1902,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(1)\014 a_valid", false,-1);
        tracep->declBus(c+1903,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(1)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1904,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(1)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1905,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(1)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1906,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(1)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1907,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(1)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1908,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(1)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1909,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(1)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1910,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(1)\014 d_ready", false,-1);
        tracep->declBit(c+1911,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(2)\014 a_valid", false,-1);
        tracep->declBus(c+1912,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(2)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1913,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(2)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1914,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(2)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1915,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(2)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1916,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(2)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1917,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(2)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1918,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(2)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1919,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(2)\014 d_ready", false,-1);
        tracep->declBit(c+1920,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(3)\014 a_valid", false,-1);
        tracep->declBus(c+1921,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(3)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1922,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(3)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1923,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(3)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1924,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(3)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1925,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(3)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1926,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(3)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1927,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(3)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1928,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(3)\014 d_ready", false,-1);
        tracep->declBit(c+1929,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(4)\014 a_valid", false,-1);
        tracep->declBus(c+1930,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(4)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1931,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(4)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1932,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(4)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1933,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(4)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1934,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(4)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1935,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(4)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1936,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(4)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1937,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(4)\014 d_ready", false,-1);
        tracep->declBit(c+1938,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(5)\014 a_valid", false,-1);
        tracep->declBus(c+1939,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(5)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1940,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(5)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1941,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(5)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1942,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(5)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1943,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(5)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1944,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(5)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1945,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(5)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1946,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(5)\014 d_ready", false,-1);
        tracep->declBit(c+1947,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(6)\014 a_valid", false,-1);
        tracep->declBus(c+1948,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(6)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1949,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(6)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1950,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(6)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1951,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(6)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1952,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(6)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1953,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(6)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1954,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(6)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1955,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(6)\014 d_ready", false,-1);
        tracep->declBit(c+1956,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(7)\014 a_valid", false,-1);
        tracep->declBus(c+1957,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(7)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1958,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(7)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1959,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(7)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1960,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(7)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1961,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(7)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1962,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(7)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1963,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(7)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1964,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(7)\014 d_ready", false,-1);
        tracep->declBit(c+1965,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(8)\014 a_valid", false,-1);
        tracep->declBus(c+1966,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(8)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1967,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(8)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1968,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(8)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1969,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(8)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1970,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(8)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1971,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(8)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1972,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(8)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1973,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(8)\014 d_ready", false,-1);
        tracep->declBit(c+1974,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(9)\014 a_valid", false,-1);
        tracep->declBus(c+1975,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(9)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1976,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(9)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1977,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(9)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1978,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(9)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1979,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(9)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1980,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(9)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1981,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(9)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1982,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(9)\014 d_ready", false,-1);
        tracep->declBit(c+1983,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(10)\014 a_valid", false,-1);
        tracep->declBus(c+1984,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(10)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1985,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(10)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1986,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(10)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1987,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(10)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1988,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(10)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1989,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(10)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1990,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(10)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1991,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(10)\014 d_ready", false,-1);
        tracep->declBit(c+646,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(0)\014 d_valid", false,-1);
        tracep->declBus(c+647,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(0)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+648,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(0)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+649,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(0)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+650,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(0)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+651,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(0)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+652,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(0)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+653,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(0)\014 d_error", false,-1);
        tracep->declBit(c+654,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(0)\014 a_ready", false,-1);
        tracep->declBit(c+655,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(1)\014 d_valid", false,-1);
        tracep->declBus(c+656,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(1)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+657,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(1)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+658,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(1)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+659,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(1)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+660,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(1)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+661,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(1)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+662,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(1)\014 d_error", false,-1);
        tracep->declBit(c+663,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(1)\014 a_ready", false,-1);
        tracep->declBit(c+664,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(2)\014 d_valid", false,-1);
        tracep->declBus(c+665,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(2)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+666,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(2)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+667,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(2)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+668,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(2)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+669,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(2)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+670,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(2)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+671,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(2)\014 d_error", false,-1);
        tracep->declBit(c+672,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(2)\014 a_ready", false,-1);
        tracep->declBit(c+673,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(3)\014 d_valid", false,-1);
        tracep->declBus(c+674,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(3)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+675,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(3)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+676,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(3)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+677,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(3)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+678,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(3)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+679,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(3)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+680,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(3)\014 d_error", false,-1);
        tracep->declBit(c+681,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(3)\014 a_ready", false,-1);
        tracep->declBit(c+682,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(4)\014 d_valid", false,-1);
        tracep->declBus(c+683,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(4)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+684,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(4)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+685,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(4)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+686,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(4)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+687,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(4)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+688,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(4)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+689,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(4)\014 d_error", false,-1);
        tracep->declBit(c+690,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(4)\014 a_ready", false,-1);
        tracep->declBit(c+691,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(5)\014 d_valid", false,-1);
        tracep->declBus(c+692,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(5)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+693,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(5)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+694,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(5)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+695,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(5)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+696,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(5)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+697,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(5)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+698,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(5)\014 d_error", false,-1);
        tracep->declBit(c+699,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(5)\014 a_ready", false,-1);
        tracep->declBit(c+700,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(6)\014 d_valid", false,-1);
        tracep->declBus(c+701,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(6)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+702,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(6)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+703,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(6)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+704,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(6)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+705,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(6)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+706,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(6)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+707,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(6)\014 d_error", false,-1);
        tracep->declBit(c+708,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(6)\014 a_ready", false,-1);
        tracep->declBit(c+709,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(7)\014 d_valid", false,-1);
        tracep->declBus(c+710,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(7)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+711,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(7)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+712,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(7)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+713,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(7)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+714,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(7)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+715,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(7)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+716,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(7)\014 d_error", false,-1);
        tracep->declBit(c+717,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(7)\014 a_ready", false,-1);
        tracep->declBit(c+718,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(8)\014 d_valid", false,-1);
        tracep->declBus(c+719,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(8)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+720,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(8)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+721,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(8)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+722,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(8)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+723,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(8)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+724,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(8)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+725,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(8)\014 d_error", false,-1);
        tracep->declBit(c+726,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(8)\014 a_ready", false,-1);
        tracep->declBit(c+727,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(9)\014 d_valid", false,-1);
        tracep->declBus(c+728,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(9)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+729,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(9)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+730,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(9)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+731,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(9)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+732,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(9)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+733,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(9)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+734,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(9)\014 d_error", false,-1);
        tracep->declBit(c+735,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(9)\014 a_ready", false,-1);
        tracep->declBit(c+736,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(10)\014 d_valid", false,-1);
        tracep->declBus(c+737,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(10)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+738,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(10)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+739,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(10)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+740,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(10)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+741,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(10)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+742,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(10)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+743,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(10)\014 d_error", false,-1);
        tracep->declBit(c+744,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(10)\014 a_ready", false,-1);
        tracep->declBus(c+1414,"opentitan_soc_top periph_switch dev_sel_s1n_10", false,-1, 3,0);
        tracep->declBus(c+4910,"opentitan_soc_top periph_switch u_s1n_10 N", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 HReqPass", false,-1);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 HRspPass", false,-1);
        tracep->declBus(c+4911,"opentitan_soc_top periph_switch u_s1n_10 DReqPass", false,-1, 10,0);
        tracep->declBus(c+4911,"opentitan_soc_top periph_switch u_s1n_10 DRspPass", false,-1, 10,0);
        tracep->declBus(c+4912,"opentitan_soc_top periph_switch u_s1n_10 HReqDepth", false,-1, 3,0);
        tracep->declBus(c+4912,"opentitan_soc_top periph_switch u_s1n_10 HRspDepth", false,-1, 3,0);
        tracep->declQuad(c+4913,"opentitan_soc_top periph_switch u_s1n_10 DReqDepth", false,-1, 43,0);
        tracep->declQuad(c+4913,"opentitan_soc_top periph_switch u_s1n_10 DRspDepth", false,-1, 43,0);
        tracep->declBus(c+4915,"opentitan_soc_top periph_switch u_s1n_10 NWD", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top periph_switch u_s1n_10 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top periph_switch u_s1n_10 rst_ni", false,-1);
        tracep->declBit(c+1405,"opentitan_soc_top periph_switch u_s1n_10 tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+1406,"opentitan_soc_top periph_switch u_s1n_10 tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1407,"opentitan_soc_top periph_switch u_s1n_10 tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1408,"opentitan_soc_top periph_switch u_s1n_10 tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1409,"opentitan_soc_top periph_switch u_s1n_10 tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1410,"opentitan_soc_top periph_switch u_s1n_10 tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1411,"opentitan_soc_top periph_switch u_s1n_10 tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1412,"opentitan_soc_top periph_switch u_s1n_10 tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1413,"opentitan_soc_top periph_switch u_s1n_10 tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+2946,"opentitan_soc_top periph_switch u_s1n_10 tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+2947,"opentitan_soc_top periph_switch u_s1n_10 tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+2948,"opentitan_soc_top periph_switch u_s1n_10 tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+2949,"opentitan_soc_top periph_switch u_s1n_10 tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+2950,"opentitan_soc_top periph_switch u_s1n_10 tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+2951,"opentitan_soc_top periph_switch u_s1n_10 tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+2952,"opentitan_soc_top periph_switch u_s1n_10 tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+2953,"opentitan_soc_top periph_switch u_s1n_10 tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+2954,"opentitan_soc_top periph_switch u_s1n_10 tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+1992,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(0)\014 a_valid", false,-1);
        tracep->declBus(c+1993,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(0)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1994,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(0)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1995,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(0)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1996,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(0)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1997,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(0)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1998,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(0)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1999,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(0)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2000,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(0)\014 d_ready", false,-1);
        tracep->declBit(c+2001,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(1)\014 a_valid", false,-1);
        tracep->declBus(c+2002,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(1)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2003,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(1)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2004,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(1)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2005,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(1)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2006,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(1)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2007,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(1)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2008,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(1)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2009,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(1)\014 d_ready", false,-1);
        tracep->declBit(c+2010,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(2)\014 a_valid", false,-1);
        tracep->declBus(c+2011,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(2)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2012,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(2)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2013,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(2)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2014,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(2)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2015,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(2)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2016,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(2)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2017,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(2)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2018,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(2)\014 d_ready", false,-1);
        tracep->declBit(c+2019,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(3)\014 a_valid", false,-1);
        tracep->declBus(c+2020,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(3)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2021,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(3)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2022,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(3)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2023,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(3)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2024,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(3)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2025,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(3)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2026,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(3)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2027,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(3)\014 d_ready", false,-1);
        tracep->declBit(c+2028,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(4)\014 a_valid", false,-1);
        tracep->declBus(c+2029,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(4)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2030,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(4)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2031,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(4)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2032,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(4)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2033,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(4)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2034,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(4)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2035,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(4)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2036,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(4)\014 d_ready", false,-1);
        tracep->declBit(c+2037,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(5)\014 a_valid", false,-1);
        tracep->declBus(c+2038,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(5)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2039,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(5)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2040,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(5)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2041,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(5)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2042,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(5)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2043,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(5)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2044,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(5)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2045,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(5)\014 d_ready", false,-1);
        tracep->declBit(c+2046,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(6)\014 a_valid", false,-1);
        tracep->declBus(c+2047,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(6)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2048,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(6)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2049,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(6)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2050,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(6)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2051,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(6)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2052,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(6)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2053,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(6)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2054,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(6)\014 d_ready", false,-1);
        tracep->declBit(c+2055,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(7)\014 a_valid", false,-1);
        tracep->declBus(c+2056,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(7)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2057,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(7)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2058,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(7)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2059,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(7)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2060,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(7)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2061,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(7)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2062,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(7)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2063,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(7)\014 d_ready", false,-1);
        tracep->declBit(c+2064,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(8)\014 a_valid", false,-1);
        tracep->declBus(c+2065,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(8)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2066,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(8)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2067,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(8)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2068,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(8)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2069,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(8)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2070,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(8)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2071,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(8)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2072,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(8)\014 d_ready", false,-1);
        tracep->declBit(c+2073,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(9)\014 a_valid", false,-1);
        tracep->declBus(c+2074,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(9)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2075,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(9)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2076,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(9)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2077,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(9)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2078,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(9)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2079,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(9)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2080,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(9)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2081,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(9)\014 d_ready", false,-1);
        tracep->declBit(c+2082,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(10)\014 a_valid", false,-1);
        tracep->declBus(c+2083,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(10)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2084,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(10)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2085,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(10)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2086,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(10)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2087,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(10)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2088,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(10)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2089,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(10)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2090,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(10)\014 d_ready", false,-1);
        tracep->declBit(c+932,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(0)\014 d_valid", false,-1);
        tracep->declBus(c+933,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(0)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+934,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(0)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+935,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(0)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+936,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(0)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+937,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(0)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+938,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(0)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+939,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(0)\014 d_error", false,-1);
        tracep->declBit(c+940,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(0)\014 a_ready", false,-1);
        tracep->declBit(c+941,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(1)\014 d_valid", false,-1);
        tracep->declBus(c+942,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(1)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+943,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(1)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+944,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(1)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+945,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(1)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+946,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(1)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+947,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(1)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+948,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(1)\014 d_error", false,-1);
        tracep->declBit(c+949,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(1)\014 a_ready", false,-1);
        tracep->declBit(c+950,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(2)\014 d_valid", false,-1);
        tracep->declBus(c+951,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(2)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+952,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(2)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+953,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(2)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+954,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(2)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+955,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(2)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+956,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(2)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+957,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(2)\014 d_error", false,-1);
        tracep->declBit(c+958,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(2)\014 a_ready", false,-1);
        tracep->declBit(c+959,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(3)\014 d_valid", false,-1);
        tracep->declBus(c+960,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(3)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+961,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(3)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+962,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(3)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+963,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(3)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+964,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(3)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+965,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(3)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+966,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(3)\014 d_error", false,-1);
        tracep->declBit(c+967,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(3)\014 a_ready", false,-1);
        tracep->declBit(c+968,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(4)\014 d_valid", false,-1);
        tracep->declBus(c+969,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(4)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+970,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(4)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+971,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(4)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+972,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(4)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+973,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(4)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+974,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(4)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+975,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(4)\014 d_error", false,-1);
        tracep->declBit(c+976,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(4)\014 a_ready", false,-1);
        tracep->declBit(c+977,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(5)\014 d_valid", false,-1);
        tracep->declBus(c+978,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(5)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+979,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(5)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+980,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(5)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+981,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(5)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+982,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(5)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+983,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(5)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+984,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(5)\014 d_error", false,-1);
        tracep->declBit(c+985,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(5)\014 a_ready", false,-1);
        tracep->declBit(c+986,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(6)\014 d_valid", false,-1);
        tracep->declBus(c+987,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(6)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+988,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(6)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+989,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(6)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+990,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(6)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+991,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(6)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+992,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(6)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+993,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(6)\014 d_error", false,-1);
        tracep->declBit(c+994,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(6)\014 a_ready", false,-1);
        tracep->declBit(c+995,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(7)\014 d_valid", false,-1);
        tracep->declBus(c+996,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(7)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+997,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(7)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+998,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(7)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+999,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(7)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1000,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(7)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1001,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(7)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1002,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(7)\014 d_error", false,-1);
        tracep->declBit(c+1003,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(7)\014 a_ready", false,-1);
        tracep->declBit(c+1004,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(8)\014 d_valid", false,-1);
        tracep->declBus(c+1005,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(8)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1006,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(8)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1007,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(8)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1008,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(8)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1009,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(8)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1010,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(8)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1011,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(8)\014 d_error", false,-1);
        tracep->declBit(c+1012,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(8)\014 a_ready", false,-1);
        tracep->declBit(c+1013,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(9)\014 d_valid", false,-1);
        tracep->declBus(c+1014,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(9)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1015,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(9)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1016,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(9)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1017,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(9)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1018,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(9)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1019,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(9)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1020,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(9)\014 d_error", false,-1);
        tracep->declBit(c+1021,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(9)\014 a_ready", false,-1);
        tracep->declBit(c+1022,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(10)\014 d_valid", false,-1);
        tracep->declBus(c+1023,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(10)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1024,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(10)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1025,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(10)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1026,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(10)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1027,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(10)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1028,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(10)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1029,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(10)\014 d_error", false,-1);
        tracep->declBit(c+1030,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(10)\014 a_ready", false,-1);
        tracep->declBus(c+1414,"opentitan_soc_top periph_switch u_s1n_10 dev_select_i", false,-1, 3,0);
        tracep->declBus(c+1415,"opentitan_soc_top periph_switch u_s1n_10 dev_select_t", false,-1, 3,0);
        tracep->declBit(c+1416,"opentitan_soc_top periph_switch u_s1n_10 tl_t_o\014 a_valid", false,-1);
        tracep->declBus(c+1417,"opentitan_soc_top periph_switch u_s1n_10 tl_t_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1418,"opentitan_soc_top periph_switch u_s1n_10 tl_t_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1419,"opentitan_soc_top periph_switch u_s1n_10 tl_t_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1420,"opentitan_soc_top periph_switch u_s1n_10 tl_t_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1421,"opentitan_soc_top periph_switch u_s1n_10 tl_t_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1422,"opentitan_soc_top periph_switch u_s1n_10 tl_t_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1423,"opentitan_soc_top periph_switch u_s1n_10 tl_t_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1424,"opentitan_soc_top periph_switch u_s1n_10 tl_t_o\014 d_ready", false,-1);
        tracep->declBit(c+2990,"opentitan_soc_top periph_switch u_s1n_10 tl_t_i\014 d_valid", false,-1);
        tracep->declBus(c+2991,"opentitan_soc_top periph_switch u_s1n_10 tl_t_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+2992,"opentitan_soc_top periph_switch u_s1n_10 tl_t_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+2993,"opentitan_soc_top periph_switch u_s1n_10 tl_t_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+2994,"opentitan_soc_top periph_switch u_s1n_10 tl_t_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+2995,"opentitan_soc_top periph_switch u_s1n_10 tl_t_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+2996,"opentitan_soc_top periph_switch u_s1n_10 tl_t_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+2997,"opentitan_soc_top periph_switch u_s1n_10 tl_t_i\014 d_error", false,-1);
        tracep->declBit(c+2998,"opentitan_soc_top periph_switch u_s1n_10 tl_t_i\014 a_ready", false,-1);
        tracep->declBus(c+4916,"opentitan_soc_top periph_switch u_s1n_10 MaxOutstanding", false,-1, 31,0);
        tracep->declBus(c+4917,"opentitan_soc_top periph_switch u_s1n_10 OutstandingW", false,-1, 31,0);
        tracep->declBus(c+4285,"opentitan_soc_top periph_switch u_s1n_10 num_req_outstanding", false,-1, 16,0);
        tracep->declBus(c+263,"opentitan_soc_top periph_switch u_s1n_10 dev_select_outstanding", false,-1, 3,0);
        tracep->declBit(c+1425,"opentitan_soc_top periph_switch u_s1n_10 hold_all_requests", false,-1);
        tracep->declBit(c+2999,"opentitan_soc_top periph_switch u_s1n_10 accept_t_req", false,-1);
        tracep->declBit(c+3000,"opentitan_soc_top periph_switch u_s1n_10 accept_t_rsp", false,-1);
        tracep->declBit(c+1426,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(0)\014 a_valid", false,-1);
        tracep->declBus(c+1427,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(0)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1428,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(0)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1429,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(0)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1430,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(0)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1431,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(0)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1432,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(0)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1433,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(0)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1434,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(0)\014 d_ready", false,-1);
        tracep->declBit(c+1435,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(1)\014 a_valid", false,-1);
        tracep->declBus(c+1436,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(1)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1437,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(1)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1438,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(1)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1439,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(1)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1440,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(1)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1441,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(1)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1442,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(1)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1443,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(1)\014 d_ready", false,-1);
        tracep->declBit(c+1444,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(2)\014 a_valid", false,-1);
        tracep->declBus(c+1445,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(2)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1446,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(2)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1447,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(2)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1448,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(2)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1449,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(2)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1450,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(2)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1451,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(2)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1452,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(2)\014 d_ready", false,-1);
        tracep->declBit(c+1453,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(3)\014 a_valid", false,-1);
        tracep->declBus(c+1454,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(3)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1455,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(3)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1456,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(3)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1457,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(3)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1458,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(3)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1459,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(3)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1460,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(3)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1461,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(3)\014 d_ready", false,-1);
        tracep->declBit(c+1462,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(4)\014 a_valid", false,-1);
        tracep->declBus(c+1463,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(4)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1464,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(4)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1465,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(4)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1466,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(4)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1467,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(4)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1468,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(4)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1469,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(4)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1470,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(4)\014 d_ready", false,-1);
        tracep->declBit(c+1471,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(5)\014 a_valid", false,-1);
        tracep->declBus(c+1472,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(5)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1473,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(5)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1474,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(5)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1475,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(5)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1476,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(5)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1477,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(5)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1478,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(5)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1479,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(5)\014 d_ready", false,-1);
        tracep->declBit(c+1480,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(6)\014 a_valid", false,-1);
        tracep->declBus(c+1481,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(6)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1482,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(6)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1483,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(6)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1484,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(6)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1485,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(6)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1486,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(6)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1487,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(6)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1488,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(6)\014 d_ready", false,-1);
        tracep->declBit(c+1489,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(7)\014 a_valid", false,-1);
        tracep->declBus(c+1490,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(7)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1491,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(7)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1492,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(7)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1493,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(7)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1494,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(7)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1495,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(7)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1496,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(7)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1497,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(7)\014 d_ready", false,-1);
        tracep->declBit(c+1498,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(8)\014 a_valid", false,-1);
        tracep->declBus(c+1499,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(8)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1500,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(8)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1501,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(8)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1502,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(8)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1503,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(8)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1504,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(8)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1505,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(8)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1506,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(8)\014 d_ready", false,-1);
        tracep->declBit(c+1507,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(9)\014 a_valid", false,-1);
        tracep->declBus(c+1508,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(9)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1509,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(9)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1510,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(9)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1511,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(9)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1512,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(9)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1513,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(9)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1514,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(9)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1515,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(9)\014 d_ready", false,-1);
        tracep->declBit(c+1516,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(10)\014 a_valid", false,-1);
        tracep->declBus(c+1517,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(10)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1518,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(10)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1519,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(10)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1520,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(10)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1521,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(10)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1522,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(10)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1523,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(10)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1524,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(10)\014 d_ready", false,-1);
        tracep->declBit(c+1525,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(11)\014 a_valid", false,-1);
        tracep->declBus(c+1526,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(11)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1527,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(11)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1528,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(11)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1529,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(11)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1530,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(11)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1531,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(11)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1532,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(11)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1533,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(11)\014 d_ready", false,-1);
        tracep->declBit(c+1273,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(0)\014 d_valid", false,-1);
        tracep->declBus(c+1274,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(0)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1275,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(0)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1276,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(0)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1277,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(0)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1278,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(0)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1279,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(0)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1280,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(0)\014 d_error", false,-1);
        tracep->declBit(c+1281,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(0)\014 a_ready", false,-1);
        tracep->declBit(c+1282,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(1)\014 d_valid", false,-1);
        tracep->declBus(c+1283,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(1)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1284,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(1)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1285,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(1)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1286,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(1)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1287,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(1)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1288,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(1)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1289,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(1)\014 d_error", false,-1);
        tracep->declBit(c+1290,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(1)\014 a_ready", false,-1);
        tracep->declBit(c+1291,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(2)\014 d_valid", false,-1);
        tracep->declBus(c+1292,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(2)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1293,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(2)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1294,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(2)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1295,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(2)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1296,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(2)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1297,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(2)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1298,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(2)\014 d_error", false,-1);
        tracep->declBit(c+1299,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(2)\014 a_ready", false,-1);
        tracep->declBit(c+1300,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(3)\014 d_valid", false,-1);
        tracep->declBus(c+1301,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(3)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1302,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(3)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1303,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(3)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1304,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(3)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1305,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(3)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1306,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(3)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1307,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(3)\014 d_error", false,-1);
        tracep->declBit(c+1308,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(3)\014 a_ready", false,-1);
        tracep->declBit(c+1309,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(4)\014 d_valid", false,-1);
        tracep->declBus(c+1310,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(4)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1311,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(4)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1312,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(4)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1313,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(4)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1314,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(4)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1315,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(4)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1316,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(4)\014 d_error", false,-1);
        tracep->declBit(c+1317,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(4)\014 a_ready", false,-1);
        tracep->declBit(c+1318,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(5)\014 d_valid", false,-1);
        tracep->declBus(c+1319,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(5)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1320,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(5)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1321,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(5)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1322,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(5)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1323,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(5)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1324,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(5)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1325,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(5)\014 d_error", false,-1);
        tracep->declBit(c+1326,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(5)\014 a_ready", false,-1);
        tracep->declBit(c+1327,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(6)\014 d_valid", false,-1);
        tracep->declBus(c+1328,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(6)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1329,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(6)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1330,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(6)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1331,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(6)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1332,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(6)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1333,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(6)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1334,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(6)\014 d_error", false,-1);
        tracep->declBit(c+1335,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(6)\014 a_ready", false,-1);
        tracep->declBit(c+1336,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(7)\014 d_valid", false,-1);
        tracep->declBus(c+1337,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(7)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1338,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(7)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1339,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(7)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1340,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(7)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1341,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(7)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1342,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(7)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1343,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(7)\014 d_error", false,-1);
        tracep->declBit(c+1344,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(7)\014 a_ready", false,-1);
        tracep->declBit(c+1345,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(8)\014 d_valid", false,-1);
        tracep->declBus(c+1346,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(8)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1347,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(8)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1348,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(8)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1349,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(8)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1350,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(8)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1351,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(8)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1352,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(8)\014 d_error", false,-1);
        tracep->declBit(c+1353,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(8)\014 a_ready", false,-1);
        tracep->declBit(c+1354,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(9)\014 d_valid", false,-1);
        tracep->declBus(c+1355,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(9)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1356,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(9)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1357,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(9)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1358,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(9)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1359,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(9)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1360,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(9)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1361,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(9)\014 d_error", false,-1);
        tracep->declBit(c+1362,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(9)\014 a_ready", false,-1);
        tracep->declBit(c+1363,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(10)\014 d_valid", false,-1);
        tracep->declBus(c+1364,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(10)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1365,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(10)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1366,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(10)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1367,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(10)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1368,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(10)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1369,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(10)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1370,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(10)\014 d_error", false,-1);
        tracep->declBit(c+1371,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(10)\014 a_ready", false,-1);
        tracep->declBit(c+1372,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(11)\014 d_valid", false,-1);
        tracep->declBus(c+1373,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(11)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1374,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(11)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1375,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(11)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1376,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(11)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1377,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(11)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1378,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(11)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1379,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(11)\014 d_error", false,-1);
        tracep->declBit(c+1380,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(11)\014 a_ready", false,-1);
        tracep->declBit(c+3001,"opentitan_soc_top periph_switch u_s1n_10 tl_t_p\014 d_valid", false,-1);
        tracep->declBus(c+3002,"opentitan_soc_top periph_switch u_s1n_10 tl_t_p\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+3003,"opentitan_soc_top periph_switch u_s1n_10 tl_t_p\014 d_param", false,-1, 2,0);
        tracep->declBus(c+3004,"opentitan_soc_top periph_switch u_s1n_10 tl_t_p\014 d_size", false,-1, 1,0);
        tracep->declBus(c+3005,"opentitan_soc_top periph_switch u_s1n_10 tl_t_p\014 d_source", false,-1, 7,0);
        tracep->declBus(c+3006,"opentitan_soc_top periph_switch u_s1n_10 tl_t_p\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+3007,"opentitan_soc_top periph_switch u_s1n_10 tl_t_p\014 d_data", false,-1, 31,0);
        tracep->declBit(c+3008,"opentitan_soc_top periph_switch u_s1n_10 tl_t_p\014 d_error", false,-1);
        tracep->declBit(c+3009,"opentitan_soc_top periph_switch u_s1n_10 tl_t_p\014 a_ready", false,-1);
        tracep->declBit(c+3010,"opentitan_soc_top periph_switch u_s1n_10 hfifo_reqready", false,-1);
        tracep->declBus(c+4708,"opentitan_soc_top periph_switch u_s1n_10 unnamedblk1 idx", false,-1, 31,0);
        tracep->declBus(c+4708,"opentitan_soc_top periph_switch u_s1n_10 unnamedblk2 idx", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 fifo_h ReqPass", false,-1);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 fifo_h RspPass", false,-1);
        tracep->declBus(c+4563,"opentitan_soc_top periph_switch u_s1n_10 fifo_h ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4563,"opentitan_soc_top periph_switch u_s1n_10 fifo_h RspDepth", false,-1, 31,0);
        tracep->declBus(c+4915,"opentitan_soc_top periph_switch u_s1n_10 fifo_h SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4566,"opentitan_soc_top periph_switch u_s1n_10 fifo_h SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top periph_switch u_s1n_10 fifo_h clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top periph_switch u_s1n_10 fifo_h rst_ni", false,-1);
        tracep->declBit(c+1405,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+1406,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1407,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1408,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1409,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1410,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1411,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1412,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1413,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+2946,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+2947,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+2948,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+2949,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+2950,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+2951,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+2952,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+2953,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+2954,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+1416,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+1417,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1418,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1419,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1420,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1421,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1422,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1423,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1424,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+2990,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+2991,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+2992,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+2993,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+2994,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+2995,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+2996,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+2997,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+2998,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+1414,"opentitan_soc_top periph_switch u_s1n_10 fifo_h spare_req_i", false,-1, 3,0);
        tracep->declBus(c+1415,"opentitan_soc_top periph_switch u_s1n_10 fifo_h spare_req_o", false,-1, 3,0);
        tracep->declBus(c+4571,"opentitan_soc_top periph_switch u_s1n_10 fifo_h spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4555,"opentitan_soc_top periph_switch u_s1n_10 fifo_h spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4918,"opentitan_soc_top periph_switch u_s1n_10 fifo_h REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4919,"opentitan_soc_top periph_switch u_s1n_10 fifo_h RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4918,"opentitan_soc_top periph_switch u_s1n_10 fifo_h reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 fifo_h reqfifo Pass", false,-1);
        tracep->declBus(c+4563,"opentitan_soc_top periph_switch u_s1n_10 fifo_h reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 fifo_h reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4855,"opentitan_soc_top periph_switch u_s1n_10 fifo_h reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top periph_switch u_s1n_10 fifo_h reqfifo clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top periph_switch u_s1n_10 fifo_h reqfifo rst_ni", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top periph_switch u_s1n_10 fifo_h reqfifo clr_i", false,-1);
        tracep->declBit(c+1534,"opentitan_soc_top periph_switch u_s1n_10 fifo_h reqfifo wvalid_i", false,-1);
        tracep->declBit(c+3011,"opentitan_soc_top periph_switch u_s1n_10 fifo_h reqfifo wready_o", false,-1);
        tracep->declArray(c+1535,"opentitan_soc_top periph_switch u_s1n_10 fifo_h reqfifo wdata_i", false,-1, 87,0);
        tracep->declBit(c+1534,"opentitan_soc_top periph_switch u_s1n_10 fifo_h reqfifo rvalid_o", false,-1);
        tracep->declBit(c+3011,"opentitan_soc_top periph_switch u_s1n_10 fifo_h reqfifo rready_i", false,-1);
        tracep->declArray(c+1535,"opentitan_soc_top periph_switch u_s1n_10 fifo_h reqfifo rdata_o", false,-1, 87,0);
        tracep->declBus(c+4571,"opentitan_soc_top periph_switch u_s1n_10 fifo_h reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top periph_switch u_s1n_10 fifo_h reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4919,"opentitan_soc_top periph_switch u_s1n_10 fifo_h rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 fifo_h rspfifo Pass", false,-1);
        tracep->declBus(c+4563,"opentitan_soc_top periph_switch u_s1n_10 fifo_h rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 fifo_h rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4855,"opentitan_soc_top periph_switch u_s1n_10 fifo_h rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top periph_switch u_s1n_10 fifo_h rspfifo clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top periph_switch u_s1n_10 fifo_h rspfifo rst_ni", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top periph_switch u_s1n_10 fifo_h rspfifo clr_i", false,-1);
        tracep->declBit(c+3012,"opentitan_soc_top periph_switch u_s1n_10 fifo_h rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1538,"opentitan_soc_top periph_switch u_s1n_10 fifo_h rspfifo wready_o", false,-1);
        tracep->declQuad(c+3013,"opentitan_soc_top periph_switch u_s1n_10 fifo_h rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+3012,"opentitan_soc_top periph_switch u_s1n_10 fifo_h rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1538,"opentitan_soc_top periph_switch u_s1n_10 fifo_h rspfifo rready_i", false,-1);
        tracep->declQuad(c+3013,"opentitan_soc_top periph_switch u_s1n_10 fifo_h rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4571,"opentitan_soc_top periph_switch u_s1n_10 fifo_h rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top periph_switch u_s1n_10 fifo_h rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4163,"opentitan_soc_top periph_switch u_s1n_10 err_resp clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top periph_switch u_s1n_10 err_resp rst_ni", false,-1);
        tracep->declBit(c+1539,"opentitan_soc_top periph_switch u_s1n_10 err_resp tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+1540,"opentitan_soc_top periph_switch u_s1n_10 err_resp tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1541,"opentitan_soc_top periph_switch u_s1n_10 err_resp tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1542,"opentitan_soc_top periph_switch u_s1n_10 err_resp tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1543,"opentitan_soc_top periph_switch u_s1n_10 err_resp tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1544,"opentitan_soc_top periph_switch u_s1n_10 err_resp tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1545,"opentitan_soc_top periph_switch u_s1n_10 err_resp tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1546,"opentitan_soc_top periph_switch u_s1n_10 err_resp tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1547,"opentitan_soc_top periph_switch u_s1n_10 err_resp tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+879,"opentitan_soc_top periph_switch u_s1n_10 err_resp tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+880,"opentitan_soc_top periph_switch u_s1n_10 err_resp tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+881,"opentitan_soc_top periph_switch u_s1n_10 err_resp tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+882,"opentitan_soc_top periph_switch u_s1n_10 err_resp tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+883,"opentitan_soc_top periph_switch u_s1n_10 err_resp tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+884,"opentitan_soc_top periph_switch u_s1n_10 err_resp tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+885,"opentitan_soc_top periph_switch u_s1n_10 err_resp tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+886,"opentitan_soc_top periph_switch u_s1n_10 err_resp tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+887,"opentitan_soc_top periph_switch u_s1n_10 err_resp tl_h_o\014 a_ready", false,-1);
        tracep->declBus(c+239,"opentitan_soc_top periph_switch u_s1n_10 err_resp err_opcode", false,-1, 2,0);
        tracep->declBus(c+240,"opentitan_soc_top periph_switch u_s1n_10 err_resp err_source", false,-1, 7,0);
        tracep->declBus(c+241,"opentitan_soc_top periph_switch u_s1n_10 err_resp err_size", false,-1, 1,0);
        tracep->declBit(c+4286,"opentitan_soc_top periph_switch u_s1n_10 err_resp err_req_pending", false,-1);
        tracep->declBit(c+860,"opentitan_soc_top periph_switch u_s1n_10 err_resp err_rsp_pending", false,-1);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d RspPass", false,-1);
        tracep->declBus(c+4563,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4563,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4566,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4566,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d rst_ni", false,-1);
        tracep->declBit(c+1548,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+1549,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1550,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1551,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1552,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1553,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1554,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1555,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1556,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+1031,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+1032,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1033,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1034,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1035,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1036,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1037,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1038,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+1039,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+2091,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+2092,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2093,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2094,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2095,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2096,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2097,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2098,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2099,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+1040,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+1041,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1042,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1043,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1044,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1045,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1046,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1047,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+1048,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4555,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4555,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4920,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4919,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4920,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4563,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4855,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+1557,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1049,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+1558,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1557,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1049,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+1558,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4919,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4563,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4855,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+1050,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1561,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+1051,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1050,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1561,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+1051,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d RspPass", false,-1);
        tracep->declBus(c+4563,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4563,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4566,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4566,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d rst_ni", false,-1);
        tracep->declBit(c+1562,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+1563,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1564,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1566,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1567,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1568,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1569,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1570,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+1053,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+1054,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1055,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1056,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1057,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1058,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1059,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1060,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+1061,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+1702,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+1703,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1704,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1705,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1706,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1707,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1708,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1709,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1710,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+1062,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+1063,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1064,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1065,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1066,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1067,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1068,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1069,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+1070,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4555,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4555,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4920,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4919,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4920,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4563,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4855,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+1571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1071,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+1572,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1071,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+1572,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4919,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4563,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4855,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+1072,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1575,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+1073,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1072,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1575,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+1073,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d RspPass", false,-1);
        tracep->declBus(c+4563,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4563,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4566,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4566,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d rst_ni", false,-1);
        tracep->declBit(c+1576,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+1577,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1578,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1579,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1580,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1581,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1582,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1583,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1584,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+1075,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+1076,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1077,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1078,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1079,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1080,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1081,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1082,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+1083,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+1711,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+1712,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1713,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1714,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1715,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1716,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1717,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1718,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1719,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+1084,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+1085,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1086,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1087,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1088,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1089,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1090,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1091,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+1092,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4555,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4555,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4920,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4919,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4920,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4563,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4855,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+1585,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1093,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+1586,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1585,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1093,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+1586,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4919,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4563,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4855,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+1094,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1589,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+1095,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1094,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1589,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+1095,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d RspPass", false,-1);
        tracep->declBus(c+4563,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4563,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4566,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4566,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d rst_ni", false,-1);
        tracep->declBit(c+1590,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+1591,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1592,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1593,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1594,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1595,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1596,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1597,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1598,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+1097,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+1098,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1099,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1100,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1101,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1102,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1103,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1104,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+1105,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+1720,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+1721,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1722,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1723,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1724,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1725,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1726,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1727,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1728,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+1106,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+1107,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1108,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1109,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1110,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1111,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1112,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1113,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+1114,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4555,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4555,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4920,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4919,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4920,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4563,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4855,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+1599,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1115,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+1600,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1599,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1115,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+1600,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4919,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4563,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4855,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+1116,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1603,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+1117,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1116,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1603,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+1117,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d RspPass", false,-1);
        tracep->declBus(c+4563,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4563,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4566,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4566,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d rst_ni", false,-1);
        tracep->declBit(c+1604,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+1605,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1606,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1607,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1608,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1609,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1610,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1611,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1612,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+1119,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+1120,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1121,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1122,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1123,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1124,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1125,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1126,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+1127,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+1729,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+1730,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1731,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1732,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1733,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1734,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1735,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1736,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1737,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+1128,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+1129,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1130,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1131,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1132,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1133,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1134,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1135,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+1136,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4555,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4555,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4920,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4919,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4920,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4563,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4855,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+1613,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1137,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+1614,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1613,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1137,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+1614,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4919,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4563,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4855,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+1138,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1617,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+1139,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1138,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1617,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+1139,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d RspPass", false,-1);
        tracep->declBus(c+4563,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4563,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4566,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4566,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d rst_ni", false,-1);
        tracep->declBit(c+1618,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+1619,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1620,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1621,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1622,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1623,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1624,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1625,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1626,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+1141,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+1142,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1143,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1144,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1145,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1146,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1147,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1148,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+1149,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+1738,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+1739,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1740,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1741,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1742,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1743,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1744,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1745,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1746,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+1150,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+1151,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1152,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1153,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1154,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1155,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1156,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1157,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+1158,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4555,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4555,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4920,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4919,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4920,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4563,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4855,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+1627,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1159,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+1628,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1627,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1159,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+1628,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4919,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4563,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4855,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+1160,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1631,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+1161,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1160,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1631,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+1161,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d RspPass", false,-1);
        tracep->declBus(c+4563,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4563,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4566,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4566,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d rst_ni", false,-1);
        tracep->declBit(c+1632,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+1633,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1634,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1635,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1636,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1637,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1638,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1639,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1640,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+1163,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+1164,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1165,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1166,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1167,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1168,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1169,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1170,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+1171,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+1747,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+1748,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1749,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1750,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1751,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1752,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1753,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1754,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1755,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+1172,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+1173,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1174,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1175,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1176,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1177,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1178,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1179,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+1180,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4555,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4555,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4920,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4919,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4920,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4563,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4855,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+1641,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1181,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+1642,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1641,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1181,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+1642,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4919,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4563,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4855,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+1182,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1645,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+1183,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1182,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1645,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+1183,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d RspPass", false,-1);
        tracep->declBus(c+4563,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4563,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4566,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4566,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d rst_ni", false,-1);
        tracep->declBit(c+1646,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+1647,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1648,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1649,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1650,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1651,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1652,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1653,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1654,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+1185,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+1186,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1187,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1188,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1189,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1190,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1191,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1192,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+1193,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+1756,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+1757,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1758,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1759,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1760,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1761,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1762,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1763,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1764,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+1194,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+1195,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1196,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1197,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1198,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1199,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1200,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1201,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+1202,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4555,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4555,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4920,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4919,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4920,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4563,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4855,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+1655,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1203,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+1656,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1655,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1203,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+1656,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4919,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4563,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4855,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+1204,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1659,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+1205,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1204,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1659,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+1205,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d RspPass", false,-1);
        tracep->declBus(c+4563,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4563,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4566,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4566,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d rst_ni", false,-1);
        tracep->declBit(c+1660,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+1661,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1662,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1663,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1664,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1665,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1666,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1667,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1668,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+1207,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+1208,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1209,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1210,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1211,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1212,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1213,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1214,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+1215,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+1765,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+1766,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1767,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1768,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1769,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1770,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1771,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1772,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1773,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+1216,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+1217,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1218,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1219,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1220,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1221,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1222,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1223,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+1224,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4555,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4555,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4920,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4919,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4920,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4563,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4855,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+1669,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1225,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+1670,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1669,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1225,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+1670,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4919,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4563,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4855,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+1226,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1673,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+1227,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1226,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1673,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+1227,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d RspPass", false,-1);
        tracep->declBus(c+4563,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4563,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4566,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4566,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d rst_ni", false,-1);
        tracep->declBit(c+1674,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+1675,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1676,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1677,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1678,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1679,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1680,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1681,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1682,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+1229,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+1230,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1231,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1232,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1233,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1234,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1235,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1236,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+1237,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+1774,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+1775,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1776,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1777,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1778,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1779,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1780,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1781,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1782,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+1238,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+1239,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1240,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1241,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1242,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1243,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1244,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1245,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+1246,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4555,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4555,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4920,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4919,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4920,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4563,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4855,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+1683,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1247,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+1684,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1683,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1247,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+1684,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4919,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4563,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4855,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+1248,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1687,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+1249,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1248,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1687,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+1249,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d RspPass", false,-1);
        tracep->declBus(c+4563,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4563,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4566,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4566,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d rst_ni", false,-1);
        tracep->declBit(c+1688,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+1689,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1690,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1691,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1692,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1693,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1694,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1695,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1696,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+1251,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+1252,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1253,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1254,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1255,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1256,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1257,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1258,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+1259,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+1783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+1784,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1785,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1786,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1787,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1788,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1789,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1790,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+1260,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+1261,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+1262,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+1263,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+1264,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+1265,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+1266,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+1267,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+1268,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4555,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4555,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4920,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4919,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4920,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4563,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4855,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+1697,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1269,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+1698,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1697,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1269,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+1698,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4919,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4563,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4855,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+1270,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1701,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+1271,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1270,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1701,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+1271,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4163,"opentitan_soc_top gpio_32 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top gpio_32 rst_ni", false,-1);
        tracep->declBit(c+1801,"opentitan_soc_top gpio_32 tl_i\014 a_valid", false,-1);
        tracep->declBus(c+1802,"opentitan_soc_top gpio_32 tl_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1803,"opentitan_soc_top gpio_32 tl_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1804,"opentitan_soc_top gpio_32 tl_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1805,"opentitan_soc_top gpio_32 tl_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1806,"opentitan_soc_top gpio_32 tl_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1807,"opentitan_soc_top gpio_32 tl_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1808,"opentitan_soc_top gpio_32 tl_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1809,"opentitan_soc_top gpio_32 tl_i\014 d_ready", false,-1);
        tracep->declBit(c+628,"opentitan_soc_top gpio_32 tl_o\014 d_valid", false,-1);
        tracep->declBus(c+629,"opentitan_soc_top gpio_32 tl_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+630,"opentitan_soc_top gpio_32 tl_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+631,"opentitan_soc_top gpio_32 tl_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+632,"opentitan_soc_top gpio_32 tl_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+633,"opentitan_soc_top gpio_32 tl_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+634,"opentitan_soc_top gpio_32 tl_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+635,"opentitan_soc_top gpio_32 tl_o\014 d_error", false,-1);
        tracep->declBit(c+636,"opentitan_soc_top gpio_32 tl_o\014 a_ready", false,-1);
        tracep->declBus(c+4287,"opentitan_soc_top gpio_32 cio_gpio_i", false,-1, 31,0);
        tracep->declBus(c+3384,"opentitan_soc_top gpio_32 cio_gpio_o", false,-1, 31,0);
        tracep->declBus(c+3385,"opentitan_soc_top gpio_32 cio_gpio_en_o", false,-1, 31,0);
        tracep->declBus(c+3357,"opentitan_soc_top gpio_32 intr_gpio_o", false,-1, 31,0);
        tracep->declBus(c+3804,"opentitan_soc_top gpio_32 reg2hw\014 intr_state\014 q", false,-1, 31,0);
        tracep->declBus(c+3805,"opentitan_soc_top gpio_32 reg2hw\014 intr_enable\014 q", false,-1, 31,0);
        tracep->declBus(c+3806,"opentitan_soc_top gpio_32 reg2hw\014 intr_test\014 q", false,-1, 31,0);
        tracep->declBit(c+3807,"opentitan_soc_top gpio_32 reg2hw\014 intr_test\014 qe", false,-1);
        tracep->declBus(c+3808,"opentitan_soc_top gpio_32 reg2hw\014 direct_out\014 q", false,-1, 31,0);
        tracep->declBit(c+3809,"opentitan_soc_top gpio_32 reg2hw\014 direct_out\014 qe", false,-1);
        tracep->declBus(c+3810,"opentitan_soc_top gpio_32 reg2hw\014 masked_out_lower\014 data\014 q", false,-1, 15,0);
        tracep->declBit(c+3811,"opentitan_soc_top gpio_32 reg2hw\014 masked_out_lower\014 data\014 qe", false,-1);
        tracep->declBus(c+3812,"opentitan_soc_top gpio_32 reg2hw\014 masked_out_lower\014 mask\014 q", false,-1, 15,0);
        tracep->declBit(c+3813,"opentitan_soc_top gpio_32 reg2hw\014 masked_out_lower\014 mask\014 qe", false,-1);
        tracep->declBus(c+3814,"opentitan_soc_top gpio_32 reg2hw\014 masked_out_upper\014 data\014 q", false,-1, 15,0);
        tracep->declBit(c+3815,"opentitan_soc_top gpio_32 reg2hw\014 masked_out_upper\014 data\014 qe", false,-1);
        tracep->declBus(c+3816,"opentitan_soc_top gpio_32 reg2hw\014 masked_out_upper\014 mask\014 q", false,-1, 15,0);
        tracep->declBit(c+3817,"opentitan_soc_top gpio_32 reg2hw\014 masked_out_upper\014 mask\014 qe", false,-1);
        tracep->declBus(c+3818,"opentitan_soc_top gpio_32 reg2hw\014 direct_oe\014 q", false,-1, 31,0);
        tracep->declBit(c+3819,"opentitan_soc_top gpio_32 reg2hw\014 direct_oe\014 qe", false,-1);
        tracep->declBus(c+3820,"opentitan_soc_top gpio_32 reg2hw\014 masked_oe_lower\014 data\014 q", false,-1, 15,0);
        tracep->declBit(c+3821,"opentitan_soc_top gpio_32 reg2hw\014 masked_oe_lower\014 data\014 qe", false,-1);
        tracep->declBus(c+3822,"opentitan_soc_top gpio_32 reg2hw\014 masked_oe_lower\014 mask\014 q", false,-1, 15,0);
        tracep->declBit(c+3823,"opentitan_soc_top gpio_32 reg2hw\014 masked_oe_lower\014 mask\014 qe", false,-1);
        tracep->declBus(c+3824,"opentitan_soc_top gpio_32 reg2hw\014 masked_oe_upper\014 data\014 q", false,-1, 15,0);
        tracep->declBit(c+3825,"opentitan_soc_top gpio_32 reg2hw\014 masked_oe_upper\014 data\014 qe", false,-1);
        tracep->declBus(c+3826,"opentitan_soc_top gpio_32 reg2hw\014 masked_oe_upper\014 mask\014 q", false,-1, 15,0);
        tracep->declBit(c+3827,"opentitan_soc_top gpio_32 reg2hw\014 masked_oe_upper\014 mask\014 qe", false,-1);
        tracep->declBus(c+3828,"opentitan_soc_top gpio_32 reg2hw\014 intr_ctrl_en_rising\014 q", false,-1, 31,0);
        tracep->declBus(c+3829,"opentitan_soc_top gpio_32 reg2hw\014 intr_ctrl_en_falling\014 q", false,-1, 31,0);
        tracep->declBus(c+3830,"opentitan_soc_top gpio_32 reg2hw\014 intr_ctrl_en_lvlhigh\014 q", false,-1, 31,0);
        tracep->declBus(c+3831,"opentitan_soc_top gpio_32 reg2hw\014 intr_ctrl_en_lvllow\014 q", false,-1, 31,0);
        tracep->declBus(c+3832,"opentitan_soc_top gpio_32 reg2hw\014 ctrl_en_input_filter\014 q", false,-1, 31,0);
        tracep->declBus(c+3399,"opentitan_soc_top gpio_32 hw2reg\014 intr_state\014 d", false,-1, 31,0);
        tracep->declBit(c+3400,"opentitan_soc_top gpio_32 hw2reg\014 intr_state\014 de", false,-1);
        tracep->declBus(c+3401,"opentitan_soc_top gpio_32 hw2reg\014 data_in\014 d", false,-1, 31,0);
        tracep->declBit(c+3402,"opentitan_soc_top gpio_32 hw2reg\014 data_in\014 de", false,-1);
        tracep->declBus(c+3403,"opentitan_soc_top gpio_32 hw2reg\014 direct_out\014 d", false,-1, 31,0);
        tracep->declBus(c+3404,"opentitan_soc_top gpio_32 hw2reg\014 masked_out_lower\014 data\014 d", false,-1, 9,0);
        tracep->declBus(c+3405,"opentitan_soc_top gpio_32 hw2reg\014 masked_out_lower\014 mask\014 d", false,-1, 9,0);
        tracep->declBus(c+3406,"opentitan_soc_top gpio_32 hw2reg\014 masked_out_upper\014 data\014 d", false,-1, 15,0);
        tracep->declBus(c+3407,"opentitan_soc_top gpio_32 hw2reg\014 masked_out_upper\014 mask\014 d", false,-1, 15,0);
        tracep->declBus(c+3408,"opentitan_soc_top gpio_32 hw2reg\014 direct_oe\014 d", false,-1, 31,0);
        tracep->declBus(c+3409,"opentitan_soc_top gpio_32 hw2reg\014 masked_oe_lower\014 data\014 d", false,-1, 15,0);
        tracep->declBus(c+3410,"opentitan_soc_top gpio_32 hw2reg\014 masked_oe_lower\014 mask\014 d", false,-1, 15,0);
        tracep->declBus(c+3411,"opentitan_soc_top gpio_32 hw2reg\014 masked_oe_upper\014 data\014 d", false,-1, 15,0);
        tracep->declBus(c+3412,"opentitan_soc_top gpio_32 hw2reg\014 masked_oe_upper\014 mask\014 d", false,-1, 15,0);
        tracep->declBus(c+3384,"opentitan_soc_top gpio_32 cio_gpio_q", false,-1, 31,0);
        tracep->declBus(c+3385,"opentitan_soc_top gpio_32 cio_gpio_en_q", false,-1, 31,0);
        tracep->declBus(c+3833,"opentitan_soc_top gpio_32 data_in_d", false,-1, 31,0);
        tracep->declBus(c+4288,"opentitan_soc_top gpio_32 data_in_q", false,-1, 31,0);
        tracep->declBus(c+4289,"opentitan_soc_top gpio_32 event_intr_rise", false,-1, 31,0);
        tracep->declBus(c+4290,"opentitan_soc_top gpio_32 event_intr_fall", false,-1, 31,0);
        tracep->declBus(c+3834,"opentitan_soc_top gpio_32 event_intr_actlow", false,-1, 31,0);
        tracep->declBus(c+3835,"opentitan_soc_top gpio_32 event_intr_acthigh", false,-1, 31,0);
        tracep->declBus(c+4291,"opentitan_soc_top gpio_32 event_intr_combined", false,-1, 31,0);
        tracep->declBus(c+4921,"opentitan_soc_top gpio_32 intr_hw Width", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top gpio_32 intr_hw FlopOutput", false,-1);
        tracep->declBit(c+4163,"opentitan_soc_top gpio_32 intr_hw clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top gpio_32 intr_hw rst_ni", false,-1);
        tracep->declBus(c+4291,"opentitan_soc_top gpio_32 intr_hw event_intr_i", false,-1, 31,0);
        tracep->declBus(c+3836,"opentitan_soc_top gpio_32 intr_hw reg2hw_intr_enable_q_i", false,-1, 31,0);
        tracep->declBus(c+3837,"opentitan_soc_top gpio_32 intr_hw reg2hw_intr_test_q_i", false,-1, 31,0);
        tracep->declBit(c+3838,"opentitan_soc_top gpio_32 intr_hw reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+3839,"opentitan_soc_top gpio_32 intr_hw reg2hw_intr_state_q_i", false,-1, 31,0);
        tracep->declBit(c+3840,"opentitan_soc_top gpio_32 intr_hw hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+3841,"opentitan_soc_top gpio_32 intr_hw hw2reg_intr_state_d_o", false,-1, 31,0);
        tracep->declBus(c+3357,"opentitan_soc_top gpio_32 intr_hw intr_o", false,-1, 31,0);
        tracep->declBus(c+3842,"opentitan_soc_top gpio_32 intr_hw new_event", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top gpio_32 u_reg clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top gpio_32 u_reg rst_ni", false,-1);
        tracep->declBit(c+1801,"opentitan_soc_top gpio_32 u_reg tl_i\014 a_valid", false,-1);
        tracep->declBus(c+1802,"opentitan_soc_top gpio_32 u_reg tl_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1803,"opentitan_soc_top gpio_32 u_reg tl_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1804,"opentitan_soc_top gpio_32 u_reg tl_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1805,"opentitan_soc_top gpio_32 u_reg tl_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1806,"opentitan_soc_top gpio_32 u_reg tl_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1807,"opentitan_soc_top gpio_32 u_reg tl_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1808,"opentitan_soc_top gpio_32 u_reg tl_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1809,"opentitan_soc_top gpio_32 u_reg tl_i\014 d_ready", false,-1);
        tracep->declBit(c+628,"opentitan_soc_top gpio_32 u_reg tl_o\014 d_valid", false,-1);
        tracep->declBus(c+629,"opentitan_soc_top gpio_32 u_reg tl_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+630,"opentitan_soc_top gpio_32 u_reg tl_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+631,"opentitan_soc_top gpio_32 u_reg tl_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+632,"opentitan_soc_top gpio_32 u_reg tl_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+633,"opentitan_soc_top gpio_32 u_reg tl_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+634,"opentitan_soc_top gpio_32 u_reg tl_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+635,"opentitan_soc_top gpio_32 u_reg tl_o\014 d_error", false,-1);
        tracep->declBit(c+636,"opentitan_soc_top gpio_32 u_reg tl_o\014 a_ready", false,-1);
        tracep->declBus(c+3804,"opentitan_soc_top gpio_32 u_reg reg2hw\014 intr_state\014 q", false,-1, 31,0);
        tracep->declBus(c+3805,"opentitan_soc_top gpio_32 u_reg reg2hw\014 intr_enable\014 q", false,-1, 31,0);
        tracep->declBus(c+3806,"opentitan_soc_top gpio_32 u_reg reg2hw\014 intr_test\014 q", false,-1, 31,0);
        tracep->declBit(c+3807,"opentitan_soc_top gpio_32 u_reg reg2hw\014 intr_test\014 qe", false,-1);
        tracep->declBus(c+3808,"opentitan_soc_top gpio_32 u_reg reg2hw\014 direct_out\014 q", false,-1, 31,0);
        tracep->declBit(c+3809,"opentitan_soc_top gpio_32 u_reg reg2hw\014 direct_out\014 qe", false,-1);
        tracep->declBus(c+3810,"opentitan_soc_top gpio_32 u_reg reg2hw\014 masked_out_lower\014 data\014 q", false,-1, 15,0);
        tracep->declBit(c+3811,"opentitan_soc_top gpio_32 u_reg reg2hw\014 masked_out_lower\014 data\014 qe", false,-1);
        tracep->declBus(c+3812,"opentitan_soc_top gpio_32 u_reg reg2hw\014 masked_out_lower\014 mask\014 q", false,-1, 15,0);
        tracep->declBit(c+3813,"opentitan_soc_top gpio_32 u_reg reg2hw\014 masked_out_lower\014 mask\014 qe", false,-1);
        tracep->declBus(c+3814,"opentitan_soc_top gpio_32 u_reg reg2hw\014 masked_out_upper\014 data\014 q", false,-1, 15,0);
        tracep->declBit(c+3815,"opentitan_soc_top gpio_32 u_reg reg2hw\014 masked_out_upper\014 data\014 qe", false,-1);
        tracep->declBus(c+3816,"opentitan_soc_top gpio_32 u_reg reg2hw\014 masked_out_upper\014 mask\014 q", false,-1, 15,0);
        tracep->declBit(c+3817,"opentitan_soc_top gpio_32 u_reg reg2hw\014 masked_out_upper\014 mask\014 qe", false,-1);
        tracep->declBus(c+3818,"opentitan_soc_top gpio_32 u_reg reg2hw\014 direct_oe\014 q", false,-1, 31,0);
        tracep->declBit(c+3819,"opentitan_soc_top gpio_32 u_reg reg2hw\014 direct_oe\014 qe", false,-1);
        tracep->declBus(c+3820,"opentitan_soc_top gpio_32 u_reg reg2hw\014 masked_oe_lower\014 data\014 q", false,-1, 15,0);
        tracep->declBit(c+3821,"opentitan_soc_top gpio_32 u_reg reg2hw\014 masked_oe_lower\014 data\014 qe", false,-1);
        tracep->declBus(c+3822,"opentitan_soc_top gpio_32 u_reg reg2hw\014 masked_oe_lower\014 mask\014 q", false,-1, 15,0);
        tracep->declBit(c+3823,"opentitan_soc_top gpio_32 u_reg reg2hw\014 masked_oe_lower\014 mask\014 qe", false,-1);
        tracep->declBus(c+3824,"opentitan_soc_top gpio_32 u_reg reg2hw\014 masked_oe_upper\014 data\014 q", false,-1, 15,0);
        tracep->declBit(c+3825,"opentitan_soc_top gpio_32 u_reg reg2hw\014 masked_oe_upper\014 data\014 qe", false,-1);
        tracep->declBus(c+3826,"opentitan_soc_top gpio_32 u_reg reg2hw\014 masked_oe_upper\014 mask\014 q", false,-1, 15,0);
        tracep->declBit(c+3827,"opentitan_soc_top gpio_32 u_reg reg2hw\014 masked_oe_upper\014 mask\014 qe", false,-1);
        tracep->declBus(c+3828,"opentitan_soc_top gpio_32 u_reg reg2hw\014 intr_ctrl_en_rising\014 q", false,-1, 31,0);
        tracep->declBus(c+3829,"opentitan_soc_top gpio_32 u_reg reg2hw\014 intr_ctrl_en_falling\014 q", false,-1, 31,0);
        tracep->declBus(c+3830,"opentitan_soc_top gpio_32 u_reg reg2hw\014 intr_ctrl_en_lvlhigh\014 q", false,-1, 31,0);
        tracep->declBus(c+3831,"opentitan_soc_top gpio_32 u_reg reg2hw\014 intr_ctrl_en_lvllow\014 q", false,-1, 31,0);
        tracep->declBus(c+3832,"opentitan_soc_top gpio_32 u_reg reg2hw\014 ctrl_en_input_filter\014 q", false,-1, 31,0);
        tracep->declBus(c+3399,"opentitan_soc_top gpio_32 u_reg hw2reg\014 intr_state\014 d", false,-1, 31,0);
        tracep->declBit(c+3400,"opentitan_soc_top gpio_32 u_reg hw2reg\014 intr_state\014 de", false,-1);
        tracep->declBus(c+3401,"opentitan_soc_top gpio_32 u_reg hw2reg\014 data_in\014 d", false,-1, 31,0);
        tracep->declBit(c+3402,"opentitan_soc_top gpio_32 u_reg hw2reg\014 data_in\014 de", false,-1);
        tracep->declBus(c+3403,"opentitan_soc_top gpio_32 u_reg hw2reg\014 direct_out\014 d", false,-1, 31,0);
        tracep->declBus(c+3404,"opentitan_soc_top gpio_32 u_reg hw2reg\014 masked_out_lower\014 data\014 d", false,-1, 9,0);
        tracep->declBus(c+3405,"opentitan_soc_top gpio_32 u_reg hw2reg\014 masked_out_lower\014 mask\014 d", false,-1, 9,0);
        tracep->declBus(c+3406,"opentitan_soc_top gpio_32 u_reg hw2reg\014 masked_out_upper\014 data\014 d", false,-1, 15,0);
        tracep->declBus(c+3407,"opentitan_soc_top gpio_32 u_reg hw2reg\014 masked_out_upper\014 mask\014 d", false,-1, 15,0);
        tracep->declBus(c+3408,"opentitan_soc_top gpio_32 u_reg hw2reg\014 direct_oe\014 d", false,-1, 31,0);
        tracep->declBus(c+3409,"opentitan_soc_top gpio_32 u_reg hw2reg\014 masked_oe_lower\014 data\014 d", false,-1, 15,0);
        tracep->declBus(c+3410,"opentitan_soc_top gpio_32 u_reg hw2reg\014 masked_oe_lower\014 mask\014 d", false,-1, 15,0);
        tracep->declBus(c+3411,"opentitan_soc_top gpio_32 u_reg hw2reg\014 masked_oe_upper\014 data\014 d", false,-1, 15,0);
        tracep->declBus(c+3412,"opentitan_soc_top gpio_32 u_reg hw2reg\014 masked_oe_upper\014 mask\014 d", false,-1, 15,0);
        tracep->declBit(c+4567,"opentitan_soc_top gpio_32 u_reg devmode_i", false,-1);
        tracep->declBus(c+4922,"opentitan_soc_top gpio_32 u_reg AW", false,-1, 31,0);
        tracep->declBus(c+4923,"opentitan_soc_top gpio_32 u_reg DW", false,-1, 31,0);
        tracep->declBus(c+4924,"opentitan_soc_top gpio_32 u_reg DBW", false,-1, 31,0);
        tracep->declBit(c+3843,"opentitan_soc_top gpio_32 u_reg reg_we", false,-1);
        tracep->declBit(c+3844,"opentitan_soc_top gpio_32 u_reg reg_re", false,-1);
        tracep->declBus(c+2100,"opentitan_soc_top gpio_32 u_reg reg_addr", false,-1, 5,0);
        tracep->declBus(c+2101,"opentitan_soc_top gpio_32 u_reg reg_wdata", false,-1, 31,0);
        tracep->declBus(c+2102,"opentitan_soc_top gpio_32 u_reg reg_be", false,-1, 3,0);
        tracep->declBus(c+3845,"opentitan_soc_top gpio_32 u_reg reg_rdata", false,-1, 31,0);
        tracep->declBit(c+3846,"opentitan_soc_top gpio_32 u_reg reg_error", false,-1);
        tracep->declBit(c+3847,"opentitan_soc_top gpio_32 u_reg addrmiss", false,-1);
        tracep->declBit(c+3848,"opentitan_soc_top gpio_32 u_reg wr_err", false,-1);
        tracep->declBus(c+3845,"opentitan_soc_top gpio_32 u_reg reg_rdata_next", false,-1, 31,0);
        tracep->declBit(c+1801,"opentitan_soc_top gpio_32 u_reg tl_reg_h2d\014 a_valid", false,-1);
        tracep->declBus(c+1802,"opentitan_soc_top gpio_32 u_reg tl_reg_h2d\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1803,"opentitan_soc_top gpio_32 u_reg tl_reg_h2d\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1804,"opentitan_soc_top gpio_32 u_reg tl_reg_h2d\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1805,"opentitan_soc_top gpio_32 u_reg tl_reg_h2d\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1806,"opentitan_soc_top gpio_32 u_reg tl_reg_h2d\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1807,"opentitan_soc_top gpio_32 u_reg tl_reg_h2d\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1808,"opentitan_soc_top gpio_32 u_reg tl_reg_h2d\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1809,"opentitan_soc_top gpio_32 u_reg tl_reg_h2d\014 d_ready", false,-1);
        tracep->declBit(c+628,"opentitan_soc_top gpio_32 u_reg tl_reg_d2h\014 d_valid", false,-1);
        tracep->declBus(c+629,"opentitan_soc_top gpio_32 u_reg tl_reg_d2h\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+630,"opentitan_soc_top gpio_32 u_reg tl_reg_d2h\014 d_param", false,-1, 2,0);
        tracep->declBus(c+631,"opentitan_soc_top gpio_32 u_reg tl_reg_d2h\014 d_size", false,-1, 1,0);
        tracep->declBus(c+632,"opentitan_soc_top gpio_32 u_reg tl_reg_d2h\014 d_source", false,-1, 7,0);
        tracep->declBus(c+633,"opentitan_soc_top gpio_32 u_reg tl_reg_d2h\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+634,"opentitan_soc_top gpio_32 u_reg tl_reg_d2h\014 d_data", false,-1, 31,0);
        tracep->declBit(c+635,"opentitan_soc_top gpio_32 u_reg tl_reg_d2h\014 d_error", false,-1);
        tracep->declBit(c+636,"opentitan_soc_top gpio_32 u_reg tl_reg_d2h\014 a_ready", false,-1);
        tracep->declBus(c+3358,"opentitan_soc_top gpio_32 u_reg intr_state_qs", false,-1, 31,0);
        tracep->declBus(c+2101,"opentitan_soc_top gpio_32 u_reg intr_state_wd", false,-1, 31,0);
        tracep->declBit(c+3849,"opentitan_soc_top gpio_32 u_reg intr_state_we", false,-1);
        tracep->declBus(c+360,"opentitan_soc_top gpio_32 u_reg intr_enable_qs", false,-1, 31,0);
        tracep->declBus(c+2101,"opentitan_soc_top gpio_32 u_reg intr_enable_wd", false,-1, 31,0);
        tracep->declBit(c+3850,"opentitan_soc_top gpio_32 u_reg intr_enable_we", false,-1);
        tracep->declBus(c+2101,"opentitan_soc_top gpio_32 u_reg intr_test_wd", false,-1, 31,0);
        tracep->declBit(c+3851,"opentitan_soc_top gpio_32 u_reg intr_test_we", false,-1);
        tracep->declBus(c+3359,"opentitan_soc_top gpio_32 u_reg data_in_qs", false,-1, 31,0);
        tracep->declBus(c+3413,"opentitan_soc_top gpio_32 u_reg direct_out_qs", false,-1, 31,0);
        tracep->declBus(c+2101,"opentitan_soc_top gpio_32 u_reg direct_out_wd", false,-1, 31,0);
        tracep->declBit(c+3852,"opentitan_soc_top gpio_32 u_reg direct_out_we", false,-1);
        tracep->declBit(c+3853,"opentitan_soc_top gpio_32 u_reg direct_out_re", false,-1);
        tracep->declBus(c+3414,"opentitan_soc_top gpio_32 u_reg masked_out_lower_data_qs", false,-1, 9,0);
        tracep->declBus(c+2103,"opentitan_soc_top gpio_32 u_reg masked_out_lower_data_wd", false,-1, 9,0);
        tracep->declBit(c+3854,"opentitan_soc_top gpio_32 u_reg masked_out_lower_data_we", false,-1);
        tracep->declBit(c+3855,"opentitan_soc_top gpio_32 u_reg masked_out_lower_data_re", false,-1);
        tracep->declBus(c+2104,"opentitan_soc_top gpio_32 u_reg masked_out_lower_mask_wd", false,-1, 15,0);
        tracep->declBit(c+3854,"opentitan_soc_top gpio_32 u_reg masked_out_lower_mask_we", false,-1);
        tracep->declBus(c+3415,"opentitan_soc_top gpio_32 u_reg masked_out_upper_data_qs", false,-1, 15,0);
        tracep->declBus(c+2105,"opentitan_soc_top gpio_32 u_reg masked_out_upper_data_wd", false,-1, 15,0);
        tracep->declBit(c+3856,"opentitan_soc_top gpio_32 u_reg masked_out_upper_data_we", false,-1);
        tracep->declBit(c+3857,"opentitan_soc_top gpio_32 u_reg masked_out_upper_data_re", false,-1);
        tracep->declBus(c+2106,"opentitan_soc_top gpio_32 u_reg masked_out_upper_mask_wd", false,-1, 15,0);
        tracep->declBit(c+3856,"opentitan_soc_top gpio_32 u_reg masked_out_upper_mask_we", false,-1);
        tracep->declBus(c+3416,"opentitan_soc_top gpio_32 u_reg direct_oe_qs", false,-1, 31,0);
        tracep->declBus(c+2101,"opentitan_soc_top gpio_32 u_reg direct_oe_wd", false,-1, 31,0);
        tracep->declBit(c+3858,"opentitan_soc_top gpio_32 u_reg direct_oe_we", false,-1);
        tracep->declBit(c+3859,"opentitan_soc_top gpio_32 u_reg direct_oe_re", false,-1);
        tracep->declBus(c+3417,"opentitan_soc_top gpio_32 u_reg masked_oe_lower_data_qs", false,-1, 15,0);
        tracep->declBus(c+2105,"opentitan_soc_top gpio_32 u_reg masked_oe_lower_data_wd", false,-1, 15,0);
        tracep->declBit(c+3860,"opentitan_soc_top gpio_32 u_reg masked_oe_lower_data_we", false,-1);
        tracep->declBit(c+3861,"opentitan_soc_top gpio_32 u_reg masked_oe_lower_data_re", false,-1);
        tracep->declBus(c+3418,"opentitan_soc_top gpio_32 u_reg masked_oe_lower_mask_qs", false,-1, 15,0);
        tracep->declBus(c+2106,"opentitan_soc_top gpio_32 u_reg masked_oe_lower_mask_wd", false,-1, 15,0);
        tracep->declBit(c+3860,"opentitan_soc_top gpio_32 u_reg masked_oe_lower_mask_we", false,-1);
        tracep->declBit(c+3861,"opentitan_soc_top gpio_32 u_reg masked_oe_lower_mask_re", false,-1);
        tracep->declBus(c+3419,"opentitan_soc_top gpio_32 u_reg masked_oe_upper_data_qs", false,-1, 15,0);
        tracep->declBus(c+2105,"opentitan_soc_top gpio_32 u_reg masked_oe_upper_data_wd", false,-1, 15,0);
        tracep->declBit(c+3862,"opentitan_soc_top gpio_32 u_reg masked_oe_upper_data_we", false,-1);
        tracep->declBit(c+3863,"opentitan_soc_top gpio_32 u_reg masked_oe_upper_data_re", false,-1);
        tracep->declBus(c+3420,"opentitan_soc_top gpio_32 u_reg masked_oe_upper_mask_qs", false,-1, 15,0);
        tracep->declBus(c+2106,"opentitan_soc_top gpio_32 u_reg masked_oe_upper_mask_wd", false,-1, 15,0);
        tracep->declBit(c+3862,"opentitan_soc_top gpio_32 u_reg masked_oe_upper_mask_we", false,-1);
        tracep->declBit(c+3863,"opentitan_soc_top gpio_32 u_reg masked_oe_upper_mask_re", false,-1);
        tracep->declBus(c+361,"opentitan_soc_top gpio_32 u_reg intr_ctrl_en_rising_qs", false,-1, 31,0);
        tracep->declBus(c+2101,"opentitan_soc_top gpio_32 u_reg intr_ctrl_en_rising_wd", false,-1, 31,0);
        tracep->declBit(c+3864,"opentitan_soc_top gpio_32 u_reg intr_ctrl_en_rising_we", false,-1);
        tracep->declBus(c+423,"opentitan_soc_top gpio_32 u_reg intr_ctrl_en_falling_qs", false,-1, 31,0);
        tracep->declBus(c+2101,"opentitan_soc_top gpio_32 u_reg intr_ctrl_en_falling_wd", false,-1, 31,0);
        tracep->declBit(c+3865,"opentitan_soc_top gpio_32 u_reg intr_ctrl_en_falling_we", false,-1);
        tracep->declBus(c+424,"opentitan_soc_top gpio_32 u_reg intr_ctrl_en_lvlhigh_qs", false,-1, 31,0);
        tracep->declBus(c+2101,"opentitan_soc_top gpio_32 u_reg intr_ctrl_en_lvlhigh_wd", false,-1, 31,0);
        tracep->declBit(c+3866,"opentitan_soc_top gpio_32 u_reg intr_ctrl_en_lvlhigh_we", false,-1);
        tracep->declBus(c+425,"opentitan_soc_top gpio_32 u_reg intr_ctrl_en_lvllow_qs", false,-1, 31,0);
        tracep->declBus(c+2101,"opentitan_soc_top gpio_32 u_reg intr_ctrl_en_lvllow_wd", false,-1, 31,0);
        tracep->declBit(c+3867,"opentitan_soc_top gpio_32 u_reg intr_ctrl_en_lvllow_we", false,-1);
        tracep->declBus(c+426,"opentitan_soc_top gpio_32 u_reg ctrl_en_input_filter_qs", false,-1, 31,0);
        tracep->declBus(c+2101,"opentitan_soc_top gpio_32 u_reg ctrl_en_input_filter_wd", false,-1, 31,0);
        tracep->declBit(c+3868,"opentitan_soc_top gpio_32 u_reg ctrl_en_input_filter_we", false,-1);
        tracep->declBus(c+3869,"opentitan_soc_top gpio_32 u_reg addr_hit", false,-1, 14,0);
        tracep->declBus(c+4922,"opentitan_soc_top gpio_32 u_reg u_reg_if RegAw", false,-1, 31,0);
        tracep->declBus(c+4923,"opentitan_soc_top gpio_32 u_reg u_reg_if RegDw", false,-1, 31,0);
        tracep->declBus(c+4924,"opentitan_soc_top gpio_32 u_reg u_reg_if RegBw", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top gpio_32 u_reg u_reg_if clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top gpio_32 u_reg u_reg_if rst_ni", false,-1);
        tracep->declBit(c+1801,"opentitan_soc_top gpio_32 u_reg u_reg_if tl_i\014 a_valid", false,-1);
        tracep->declBus(c+1802,"opentitan_soc_top gpio_32 u_reg u_reg_if tl_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1803,"opentitan_soc_top gpio_32 u_reg u_reg_if tl_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1804,"opentitan_soc_top gpio_32 u_reg u_reg_if tl_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1805,"opentitan_soc_top gpio_32 u_reg u_reg_if tl_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1806,"opentitan_soc_top gpio_32 u_reg u_reg_if tl_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1807,"opentitan_soc_top gpio_32 u_reg u_reg_if tl_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1808,"opentitan_soc_top gpio_32 u_reg u_reg_if tl_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1809,"opentitan_soc_top gpio_32 u_reg u_reg_if tl_i\014 d_ready", false,-1);
        tracep->declBit(c+628,"opentitan_soc_top gpio_32 u_reg u_reg_if tl_o\014 d_valid", false,-1);
        tracep->declBus(c+629,"opentitan_soc_top gpio_32 u_reg u_reg_if tl_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+630,"opentitan_soc_top gpio_32 u_reg u_reg_if tl_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+631,"opentitan_soc_top gpio_32 u_reg u_reg_if tl_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+632,"opentitan_soc_top gpio_32 u_reg u_reg_if tl_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+633,"opentitan_soc_top gpio_32 u_reg u_reg_if tl_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+634,"opentitan_soc_top gpio_32 u_reg u_reg_if tl_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+635,"opentitan_soc_top gpio_32 u_reg u_reg_if tl_o\014 d_error", false,-1);
        tracep->declBit(c+636,"opentitan_soc_top gpio_32 u_reg u_reg_if tl_o\014 a_ready", false,-1);
        tracep->declBit(c+3844,"opentitan_soc_top gpio_32 u_reg u_reg_if re_o", false,-1);
        tracep->declBit(c+3843,"opentitan_soc_top gpio_32 u_reg u_reg_if we_o", false,-1);
        tracep->declBus(c+2100,"opentitan_soc_top gpio_32 u_reg u_reg_if addr_o", false,-1, 5,0);
        tracep->declBus(c+2101,"opentitan_soc_top gpio_32 u_reg u_reg_if wdata_o", false,-1, 31,0);
        tracep->declBus(c+2102,"opentitan_soc_top gpio_32 u_reg u_reg_if be_o", false,-1, 3,0);
        tracep->declBus(c+3845,"opentitan_soc_top gpio_32 u_reg u_reg_if rdata_i", false,-1, 31,0);
        tracep->declBit(c+3846,"opentitan_soc_top gpio_32 u_reg u_reg_if error_i", false,-1);
        tracep->declBus(c+4925,"opentitan_soc_top gpio_32 u_reg u_reg_if IW", false,-1, 31,0);
        tracep->declBus(c+4854,"opentitan_soc_top gpio_32 u_reg u_reg_if SZW", false,-1, 31,0);
        tracep->declBit(c+332,"opentitan_soc_top gpio_32 u_reg u_reg_if outstanding", false,-1);
        tracep->declBit(c+3870,"opentitan_soc_top gpio_32 u_reg u_reg_if a_ack", false,-1);
        tracep->declBit(c+4292,"opentitan_soc_top gpio_32 u_reg u_reg_if d_ack", false,-1);
        tracep->declBus(c+615,"opentitan_soc_top gpio_32 u_reg u_reg_if rdata", false,-1, 31,0);
        tracep->declBit(c+616,"opentitan_soc_top gpio_32 u_reg u_reg_if error", false,-1);
        tracep->declBit(c+3871,"opentitan_soc_top gpio_32 u_reg u_reg_if err_internal", false,-1);
        tracep->declBit(c+2298,"opentitan_soc_top gpio_32 u_reg u_reg_if addr_align_err", false,-1);
        tracep->declBit(c+2299,"opentitan_soc_top gpio_32 u_reg u_reg_if tl_err", false,-1);
        tracep->declBus(c+333,"opentitan_soc_top gpio_32 u_reg u_reg_if reqid", false,-1, 7,0);
        tracep->declBus(c+334,"opentitan_soc_top gpio_32 u_reg u_reg_if reqsz", false,-1, 1,0);
        tracep->declBus(c+617,"opentitan_soc_top gpio_32 u_reg u_reg_if rspop", false,-1, 2,0);
        tracep->declBit(c+3872,"opentitan_soc_top gpio_32 u_reg u_reg_if rd_req", false,-1);
        tracep->declBit(c+3873,"opentitan_soc_top gpio_32 u_reg u_reg_if wr_req", false,-1);
        tracep->declBit(c+4163,"opentitan_soc_top gpio_32 u_reg u_reg_if u_err clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top gpio_32 u_reg u_reg_if u_err rst_ni", false,-1);
        tracep->declBit(c+1801,"opentitan_soc_top gpio_32 u_reg u_reg_if u_err tl_i\014 a_valid", false,-1);
        tracep->declBus(c+1802,"opentitan_soc_top gpio_32 u_reg u_reg_if u_err tl_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1803,"opentitan_soc_top gpio_32 u_reg u_reg_if u_err tl_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1804,"opentitan_soc_top gpio_32 u_reg u_reg_if u_err tl_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1805,"opentitan_soc_top gpio_32 u_reg u_reg_if u_err tl_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1806,"opentitan_soc_top gpio_32 u_reg u_reg_if u_err tl_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1807,"opentitan_soc_top gpio_32 u_reg u_reg_if u_err tl_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1808,"opentitan_soc_top gpio_32 u_reg u_reg_if u_err tl_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1809,"opentitan_soc_top gpio_32 u_reg u_reg_if u_err tl_i\014 d_ready", false,-1);
        tracep->declBit(c+2299,"opentitan_soc_top gpio_32 u_reg u_reg_if u_err err_o", false,-1);
        tracep->declBus(c+4925,"opentitan_soc_top gpio_32 u_reg u_reg_if u_err IW", false,-1, 31,0);
        tracep->declBus(c+4854,"opentitan_soc_top gpio_32 u_reg u_reg_if u_err SZW", false,-1, 31,0);
        tracep->declBus(c+4923,"opentitan_soc_top gpio_32 u_reg u_reg_if u_err DW", false,-1, 31,0);
        tracep->declBus(c+4924,"opentitan_soc_top gpio_32 u_reg u_reg_if u_err MW", false,-1, 31,0);
        tracep->declBus(c+4854,"opentitan_soc_top gpio_32 u_reg u_reg_if u_err SubAW", false,-1, 31,0);
        tracep->declBit(c+2107,"opentitan_soc_top gpio_32 u_reg u_reg_if u_err opcode_allowed", false,-1);
        tracep->declBit(c+2300,"opentitan_soc_top gpio_32 u_reg u_reg_if u_err a_config_allowed", false,-1);
        tracep->declBit(c+2108,"opentitan_soc_top gpio_32 u_reg u_reg_if u_err op_full", false,-1);
        tracep->declBit(c+2109,"opentitan_soc_top gpio_32 u_reg u_reg_if u_err op_partial", false,-1);
        tracep->declBit(c+2110,"opentitan_soc_top gpio_32 u_reg u_reg_if u_err op_get", false,-1);
        tracep->declBit(c+3874,"opentitan_soc_top gpio_32 u_reg u_reg_if u_err addr_sz_chk", false,-1);
        tracep->declBit(c+3875,"opentitan_soc_top gpio_32 u_reg u_reg_if u_err mask_chk", false,-1);
        tracep->declBit(c+3876,"opentitan_soc_top gpio_32 u_reg u_reg_if u_err fulldata_chk", false,-1);
        tracep->declBus(c+2111,"opentitan_soc_top gpio_32 u_reg u_reg_if u_err mask", false,-1, 3,0);
        tracep->declBus(c+4923,"opentitan_soc_top gpio_32 u_reg u_intr_state DW", false,-1, 31,0);
        tracep->declBus(c+4926,"opentitan_soc_top gpio_32 u_reg u_intr_state SWACCESS", false,-1, 23,0);
        tracep->declBus(c+4569,"opentitan_soc_top gpio_32 u_reg u_intr_state RESVAL", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top gpio_32 u_reg u_intr_state clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top gpio_32 u_reg u_intr_state rst_ni", false,-1);
        tracep->declBit(c+3849,"opentitan_soc_top gpio_32 u_reg u_intr_state we", false,-1);
        tracep->declBus(c+2101,"opentitan_soc_top gpio_32 u_reg u_intr_state wd", false,-1, 31,0);
        tracep->declBit(c+3421,"opentitan_soc_top gpio_32 u_reg u_intr_state de", false,-1);
        tracep->declBus(c+3422,"opentitan_soc_top gpio_32 u_reg u_intr_state d", false,-1, 31,0);
        tracep->declBit(c+3360,"opentitan_soc_top gpio_32 u_reg u_intr_state qe", false,-1);
        tracep->declBus(c+3358,"opentitan_soc_top gpio_32 u_reg u_intr_state q", false,-1, 31,0);
        tracep->declBus(c+3358,"opentitan_soc_top gpio_32 u_reg u_intr_state qs", false,-1, 31,0);
        tracep->declBit(c+3423,"opentitan_soc_top gpio_32 u_reg u_intr_state wr_en", false,-1);
        tracep->declBus(c+4293,"opentitan_soc_top gpio_32 u_reg u_intr_state wr_data", false,-1, 31,0);
        tracep->declBus(c+4923,"opentitan_soc_top gpio_32 u_reg u_intr_state wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4926,"opentitan_soc_top gpio_32 u_reg u_intr_state wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+3849,"opentitan_soc_top gpio_32 u_reg u_intr_state wr_en_data_arb we", false,-1);
        tracep->declBus(c+2101,"opentitan_soc_top gpio_32 u_reg u_intr_state wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+3421,"opentitan_soc_top gpio_32 u_reg u_intr_state wr_en_data_arb de", false,-1);
        tracep->declBus(c+3422,"opentitan_soc_top gpio_32 u_reg u_intr_state wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+3358,"opentitan_soc_top gpio_32 u_reg u_intr_state wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+3423,"opentitan_soc_top gpio_32 u_reg u_intr_state wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+4293,"opentitan_soc_top gpio_32 u_reg u_intr_state wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBus(c+4923,"opentitan_soc_top gpio_32 u_reg u_intr_enable DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top gpio_32 u_reg u_intr_enable SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4569,"opentitan_soc_top gpio_32 u_reg u_intr_enable RESVAL", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top gpio_32 u_reg u_intr_enable clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top gpio_32 u_reg u_intr_enable rst_ni", false,-1);
        tracep->declBit(c+3850,"opentitan_soc_top gpio_32 u_reg u_intr_enable we", false,-1);
        tracep->declBus(c+2101,"opentitan_soc_top gpio_32 u_reg u_intr_enable wd", false,-1, 31,0);
        tracep->declBit(c+4571,"opentitan_soc_top gpio_32 u_reg u_intr_enable de", false,-1);
        tracep->declBus(c+4569,"opentitan_soc_top gpio_32 u_reg u_intr_enable d", false,-1, 31,0);
        tracep->declBit(c+2606,"opentitan_soc_top gpio_32 u_reg u_intr_enable qe", false,-1);
        tracep->declBus(c+360,"opentitan_soc_top gpio_32 u_reg u_intr_enable q", false,-1, 31,0);
        tracep->declBus(c+360,"opentitan_soc_top gpio_32 u_reg u_intr_enable qs", false,-1, 31,0);
        tracep->declBit(c+3850,"opentitan_soc_top gpio_32 u_reg u_intr_enable wr_en", false,-1);
        tracep->declBus(c+2301,"opentitan_soc_top gpio_32 u_reg u_intr_enable wr_data", false,-1, 31,0);
        tracep->declBus(c+4923,"opentitan_soc_top gpio_32 u_reg u_intr_enable wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top gpio_32 u_reg u_intr_enable wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3850,"opentitan_soc_top gpio_32 u_reg u_intr_enable wr_en_data_arb we", false,-1);
        tracep->declBus(c+2101,"opentitan_soc_top gpio_32 u_reg u_intr_enable wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+4571,"opentitan_soc_top gpio_32 u_reg u_intr_enable wr_en_data_arb de", false,-1);
        tracep->declBus(c+4569,"opentitan_soc_top gpio_32 u_reg u_intr_enable wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+360,"opentitan_soc_top gpio_32 u_reg u_intr_enable wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+3850,"opentitan_soc_top gpio_32 u_reg u_intr_enable wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2301,"opentitan_soc_top gpio_32 u_reg u_intr_enable wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBus(c+360,"opentitan_soc_top gpio_32 u_reg u_intr_enable wr_en_data_arb gen_w unused_q", false,-1, 31,0);
        tracep->declBus(c+4921,"opentitan_soc_top gpio_32 u_reg u_intr_test DW", false,-1, 31,0);
        tracep->declBit(c+4571,"opentitan_soc_top gpio_32 u_reg u_intr_test re", false,-1);
        tracep->declBit(c+3851,"opentitan_soc_top gpio_32 u_reg u_intr_test we", false,-1);
        tracep->declBus(c+2101,"opentitan_soc_top gpio_32 u_reg u_intr_test wd", false,-1, 31,0);
        tracep->declBus(c+4569,"opentitan_soc_top gpio_32 u_reg u_intr_test d", false,-1, 31,0);
        tracep->declBit(c+3851,"opentitan_soc_top gpio_32 u_reg u_intr_test qe", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top gpio_32 u_reg u_intr_test qre", false,-1);
        tracep->declBus(c+2101,"opentitan_soc_top gpio_32 u_reg u_intr_test q", false,-1, 31,0);
        tracep->declBus(c+4569,"opentitan_soc_top gpio_32 u_reg u_intr_test qs", false,-1, 31,0);
        tracep->declBus(c+4923,"opentitan_soc_top gpio_32 u_reg u_data_in DW", false,-1, 31,0);
        tracep->declBus(c+4928,"opentitan_soc_top gpio_32 u_reg u_data_in SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4569,"opentitan_soc_top gpio_32 u_reg u_data_in RESVAL", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top gpio_32 u_reg u_data_in clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top gpio_32 u_reg u_data_in rst_ni", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top gpio_32 u_reg u_data_in we", false,-1);
        tracep->declBus(c+4569,"opentitan_soc_top gpio_32 u_reg u_data_in wd", false,-1, 31,0);
        tracep->declBit(c+3424,"opentitan_soc_top gpio_32 u_reg u_data_in de", false,-1);
        tracep->declBus(c+3425,"opentitan_soc_top gpio_32 u_reg u_data_in d", false,-1, 31,0);
        tracep->declBit(c+242,"opentitan_soc_top gpio_32 u_reg u_data_in qe", false,-1);
        tracep->declBus(c+3359,"opentitan_soc_top gpio_32 u_reg u_data_in q", false,-1, 31,0);
        tracep->declBus(c+3359,"opentitan_soc_top gpio_32 u_reg u_data_in qs", false,-1, 31,0);
        tracep->declBit(c+3424,"opentitan_soc_top gpio_32 u_reg u_data_in wr_en", false,-1);
        tracep->declBus(c+3425,"opentitan_soc_top gpio_32 u_reg u_data_in wr_data", false,-1, 31,0);
        tracep->declBus(c+4923,"opentitan_soc_top gpio_32 u_reg u_data_in wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4928,"opentitan_soc_top gpio_32 u_reg u_data_in wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+4571,"opentitan_soc_top gpio_32 u_reg u_data_in wr_en_data_arb we", false,-1);
        tracep->declBus(c+4569,"opentitan_soc_top gpio_32 u_reg u_data_in wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+3424,"opentitan_soc_top gpio_32 u_reg u_data_in wr_en_data_arb de", false,-1);
        tracep->declBus(c+3425,"opentitan_soc_top gpio_32 u_reg u_data_in wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+3359,"opentitan_soc_top gpio_32 u_reg u_data_in wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+3424,"opentitan_soc_top gpio_32 u_reg u_data_in wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+3425,"opentitan_soc_top gpio_32 u_reg u_data_in wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBit(c+4571,"opentitan_soc_top gpio_32 u_reg u_data_in wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+4569,"opentitan_soc_top gpio_32 u_reg u_data_in wr_en_data_arb gen_ro unused_wd", false,-1, 31,0);
        tracep->declBus(c+3359,"opentitan_soc_top gpio_32 u_reg u_data_in wr_en_data_arb gen_ro unused_q", false,-1, 31,0);
        tracep->declBus(c+4921,"opentitan_soc_top gpio_32 u_reg u_direct_out DW", false,-1, 31,0);
        tracep->declBit(c+3853,"opentitan_soc_top gpio_32 u_reg u_direct_out re", false,-1);
        tracep->declBit(c+3852,"opentitan_soc_top gpio_32 u_reg u_direct_out we", false,-1);
        tracep->declBus(c+2101,"opentitan_soc_top gpio_32 u_reg u_direct_out wd", false,-1, 31,0);
        tracep->declBus(c+3413,"opentitan_soc_top gpio_32 u_reg u_direct_out d", false,-1, 31,0);
        tracep->declBit(c+3852,"opentitan_soc_top gpio_32 u_reg u_direct_out qe", false,-1);
        tracep->declBit(c+3853,"opentitan_soc_top gpio_32 u_reg u_direct_out qre", false,-1);
        tracep->declBus(c+2101,"opentitan_soc_top gpio_32 u_reg u_direct_out q", false,-1, 31,0);
        tracep->declBus(c+3413,"opentitan_soc_top gpio_32 u_reg u_direct_out qs", false,-1, 31,0);
        tracep->declBus(c+4929,"opentitan_soc_top gpio_32 u_reg u_masked_out_lower_data DW", false,-1, 31,0);
        tracep->declBit(c+3855,"opentitan_soc_top gpio_32 u_reg u_masked_out_lower_data re", false,-1);
        tracep->declBit(c+3854,"opentitan_soc_top gpio_32 u_reg u_masked_out_lower_data we", false,-1);
        tracep->declBus(c+2112,"opentitan_soc_top gpio_32 u_reg u_masked_out_lower_data wd", false,-1, 15,0);
        tracep->declBus(c+3426,"opentitan_soc_top gpio_32 u_reg u_masked_out_lower_data d", false,-1, 15,0);
        tracep->declBit(c+3854,"opentitan_soc_top gpio_32 u_reg u_masked_out_lower_data qe", false,-1);
        tracep->declBit(c+3855,"opentitan_soc_top gpio_32 u_reg u_masked_out_lower_data qre", false,-1);
        tracep->declBus(c+2112,"opentitan_soc_top gpio_32 u_reg u_masked_out_lower_data q", false,-1, 15,0);
        tracep->declBus(c+3426,"opentitan_soc_top gpio_32 u_reg u_masked_out_lower_data qs", false,-1, 15,0);
        tracep->declBus(c+4929,"opentitan_soc_top gpio_32 u_reg u_masked_out_lower_mask DW", false,-1, 31,0);
        tracep->declBit(c+4571,"opentitan_soc_top gpio_32 u_reg u_masked_out_lower_mask re", false,-1);
        tracep->declBit(c+3854,"opentitan_soc_top gpio_32 u_reg u_masked_out_lower_mask we", false,-1);
        tracep->declBus(c+2104,"opentitan_soc_top gpio_32 u_reg u_masked_out_lower_mask wd", false,-1, 15,0);
        tracep->declBus(c+3427,"opentitan_soc_top gpio_32 u_reg u_masked_out_lower_mask d", false,-1, 15,0);
        tracep->declBit(c+3854,"opentitan_soc_top gpio_32 u_reg u_masked_out_lower_mask qe", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top gpio_32 u_reg u_masked_out_lower_mask qre", false,-1);
        tracep->declBus(c+2104,"opentitan_soc_top gpio_32 u_reg u_masked_out_lower_mask q", false,-1, 15,0);
        tracep->declBus(c+3427,"opentitan_soc_top gpio_32 u_reg u_masked_out_lower_mask qs", false,-1, 15,0);
        tracep->declBus(c+4929,"opentitan_soc_top gpio_32 u_reg u_masked_out_upper_data DW", false,-1, 31,0);
        tracep->declBit(c+3857,"opentitan_soc_top gpio_32 u_reg u_masked_out_upper_data re", false,-1);
        tracep->declBit(c+3856,"opentitan_soc_top gpio_32 u_reg u_masked_out_upper_data we", false,-1);
        tracep->declBus(c+2105,"opentitan_soc_top gpio_32 u_reg u_masked_out_upper_data wd", false,-1, 15,0);
        tracep->declBus(c+3415,"opentitan_soc_top gpio_32 u_reg u_masked_out_upper_data d", false,-1, 15,0);
        tracep->declBit(c+3856,"opentitan_soc_top gpio_32 u_reg u_masked_out_upper_data qe", false,-1);
        tracep->declBit(c+3857,"opentitan_soc_top gpio_32 u_reg u_masked_out_upper_data qre", false,-1);
        tracep->declBus(c+2105,"opentitan_soc_top gpio_32 u_reg u_masked_out_upper_data q", false,-1, 15,0);
        tracep->declBus(c+3415,"opentitan_soc_top gpio_32 u_reg u_masked_out_upper_data qs", false,-1, 15,0);
        tracep->declBus(c+4929,"opentitan_soc_top gpio_32 u_reg u_masked_out_upper_mask DW", false,-1, 31,0);
        tracep->declBit(c+4571,"opentitan_soc_top gpio_32 u_reg u_masked_out_upper_mask re", false,-1);
        tracep->declBit(c+3856,"opentitan_soc_top gpio_32 u_reg u_masked_out_upper_mask we", false,-1);
        tracep->declBus(c+2106,"opentitan_soc_top gpio_32 u_reg u_masked_out_upper_mask wd", false,-1, 15,0);
        tracep->declBus(c+3428,"opentitan_soc_top gpio_32 u_reg u_masked_out_upper_mask d", false,-1, 15,0);
        tracep->declBit(c+3856,"opentitan_soc_top gpio_32 u_reg u_masked_out_upper_mask qe", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top gpio_32 u_reg u_masked_out_upper_mask qre", false,-1);
        tracep->declBus(c+2106,"opentitan_soc_top gpio_32 u_reg u_masked_out_upper_mask q", false,-1, 15,0);
        tracep->declBus(c+3428,"opentitan_soc_top gpio_32 u_reg u_masked_out_upper_mask qs", false,-1, 15,0);
        tracep->declBus(c+4921,"opentitan_soc_top gpio_32 u_reg u_direct_oe DW", false,-1, 31,0);
        tracep->declBit(c+3859,"opentitan_soc_top gpio_32 u_reg u_direct_oe re", false,-1);
        tracep->declBit(c+3858,"opentitan_soc_top gpio_32 u_reg u_direct_oe we", false,-1);
        tracep->declBus(c+2101,"opentitan_soc_top gpio_32 u_reg u_direct_oe wd", false,-1, 31,0);
        tracep->declBus(c+3416,"opentitan_soc_top gpio_32 u_reg u_direct_oe d", false,-1, 31,0);
        tracep->declBit(c+3858,"opentitan_soc_top gpio_32 u_reg u_direct_oe qe", false,-1);
        tracep->declBit(c+3859,"opentitan_soc_top gpio_32 u_reg u_direct_oe qre", false,-1);
        tracep->declBus(c+2101,"opentitan_soc_top gpio_32 u_reg u_direct_oe q", false,-1, 31,0);
        tracep->declBus(c+3416,"opentitan_soc_top gpio_32 u_reg u_direct_oe qs", false,-1, 31,0);
        tracep->declBus(c+4929,"opentitan_soc_top gpio_32 u_reg u_masked_oe_lower_data DW", false,-1, 31,0);
        tracep->declBit(c+3861,"opentitan_soc_top gpio_32 u_reg u_masked_oe_lower_data re", false,-1);
        tracep->declBit(c+3860,"opentitan_soc_top gpio_32 u_reg u_masked_oe_lower_data we", false,-1);
        tracep->declBus(c+2105,"opentitan_soc_top gpio_32 u_reg u_masked_oe_lower_data wd", false,-1, 15,0);
        tracep->declBus(c+3417,"opentitan_soc_top gpio_32 u_reg u_masked_oe_lower_data d", false,-1, 15,0);
        tracep->declBit(c+3860,"opentitan_soc_top gpio_32 u_reg u_masked_oe_lower_data qe", false,-1);
        tracep->declBit(c+3861,"opentitan_soc_top gpio_32 u_reg u_masked_oe_lower_data qre", false,-1);
        tracep->declBus(c+2105,"opentitan_soc_top gpio_32 u_reg u_masked_oe_lower_data q", false,-1, 15,0);
        tracep->declBus(c+3417,"opentitan_soc_top gpio_32 u_reg u_masked_oe_lower_data qs", false,-1, 15,0);
        tracep->declBus(c+4929,"opentitan_soc_top gpio_32 u_reg u_masked_oe_lower_mask DW", false,-1, 31,0);
        tracep->declBit(c+3861,"opentitan_soc_top gpio_32 u_reg u_masked_oe_lower_mask re", false,-1);
        tracep->declBit(c+3860,"opentitan_soc_top gpio_32 u_reg u_masked_oe_lower_mask we", false,-1);
        tracep->declBus(c+2106,"opentitan_soc_top gpio_32 u_reg u_masked_oe_lower_mask wd", false,-1, 15,0);
        tracep->declBus(c+3418,"opentitan_soc_top gpio_32 u_reg u_masked_oe_lower_mask d", false,-1, 15,0);
        tracep->declBit(c+3860,"opentitan_soc_top gpio_32 u_reg u_masked_oe_lower_mask qe", false,-1);
        tracep->declBit(c+3861,"opentitan_soc_top gpio_32 u_reg u_masked_oe_lower_mask qre", false,-1);
        tracep->declBus(c+2106,"opentitan_soc_top gpio_32 u_reg u_masked_oe_lower_mask q", false,-1, 15,0);
        tracep->declBus(c+3418,"opentitan_soc_top gpio_32 u_reg u_masked_oe_lower_mask qs", false,-1, 15,0);
        tracep->declBus(c+4929,"opentitan_soc_top gpio_32 u_reg u_masked_oe_upper_data DW", false,-1, 31,0);
        tracep->declBit(c+3863,"opentitan_soc_top gpio_32 u_reg u_masked_oe_upper_data re", false,-1);
        tracep->declBit(c+3862,"opentitan_soc_top gpio_32 u_reg u_masked_oe_upper_data we", false,-1);
        tracep->declBus(c+2105,"opentitan_soc_top gpio_32 u_reg u_masked_oe_upper_data wd", false,-1, 15,0);
        tracep->declBus(c+3419,"opentitan_soc_top gpio_32 u_reg u_masked_oe_upper_data d", false,-1, 15,0);
        tracep->declBit(c+3862,"opentitan_soc_top gpio_32 u_reg u_masked_oe_upper_data qe", false,-1);
        tracep->declBit(c+3863,"opentitan_soc_top gpio_32 u_reg u_masked_oe_upper_data qre", false,-1);
        tracep->declBus(c+2105,"opentitan_soc_top gpio_32 u_reg u_masked_oe_upper_data q", false,-1, 15,0);
        tracep->declBus(c+3419,"opentitan_soc_top gpio_32 u_reg u_masked_oe_upper_data qs", false,-1, 15,0);
        tracep->declBus(c+4929,"opentitan_soc_top gpio_32 u_reg u_masked_oe_upper_mask DW", false,-1, 31,0);
        tracep->declBit(c+3863,"opentitan_soc_top gpio_32 u_reg u_masked_oe_upper_mask re", false,-1);
        tracep->declBit(c+3862,"opentitan_soc_top gpio_32 u_reg u_masked_oe_upper_mask we", false,-1);
        tracep->declBus(c+2106,"opentitan_soc_top gpio_32 u_reg u_masked_oe_upper_mask wd", false,-1, 15,0);
        tracep->declBus(c+3420,"opentitan_soc_top gpio_32 u_reg u_masked_oe_upper_mask d", false,-1, 15,0);
        tracep->declBit(c+3862,"opentitan_soc_top gpio_32 u_reg u_masked_oe_upper_mask qe", false,-1);
        tracep->declBit(c+3863,"opentitan_soc_top gpio_32 u_reg u_masked_oe_upper_mask qre", false,-1);
        tracep->declBus(c+2106,"opentitan_soc_top gpio_32 u_reg u_masked_oe_upper_mask q", false,-1, 15,0);
        tracep->declBus(c+3420,"opentitan_soc_top gpio_32 u_reg u_masked_oe_upper_mask qs", false,-1, 15,0);
        tracep->declBus(c+4923,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_rising DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_rising SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4569,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_rising RESVAL", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_rising clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_rising rst_ni", false,-1);
        tracep->declBit(c+3864,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_rising we", false,-1);
        tracep->declBus(c+2101,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_rising wd", false,-1, 31,0);
        tracep->declBit(c+4571,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_rising de", false,-1);
        tracep->declBus(c+4569,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_rising d", false,-1, 31,0);
        tracep->declBit(c+3429,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_rising qe", false,-1);
        tracep->declBus(c+361,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_rising q", false,-1, 31,0);
        tracep->declBus(c+361,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_rising qs", false,-1, 31,0);
        tracep->declBit(c+3864,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_rising wr_en", false,-1);
        tracep->declBus(c+2302,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_rising wr_data", false,-1, 31,0);
        tracep->declBus(c+4923,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_rising wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_rising wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3864,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_rising wr_en_data_arb we", false,-1);
        tracep->declBus(c+2101,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_rising wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+4571,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_rising wr_en_data_arb de", false,-1);
        tracep->declBus(c+4569,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_rising wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+361,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_rising wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+3864,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_rising wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2302,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_rising wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBus(c+361,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_rising wr_en_data_arb gen_w unused_q", false,-1, 31,0);
        tracep->declBus(c+4923,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_falling DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_falling SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4569,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_falling RESVAL", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_falling clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_falling rst_ni", false,-1);
        tracep->declBit(c+3865,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_falling we", false,-1);
        tracep->declBus(c+2101,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_falling wd", false,-1, 31,0);
        tracep->declBit(c+4571,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_falling de", false,-1);
        tracep->declBus(c+4569,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_falling d", false,-1, 31,0);
        tracep->declBit(c+3430,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_falling qe", false,-1);
        tracep->declBus(c+423,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_falling q", false,-1, 31,0);
        tracep->declBus(c+423,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_falling qs", false,-1, 31,0);
        tracep->declBit(c+3865,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_falling wr_en", false,-1);
        tracep->declBus(c+2303,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_falling wr_data", false,-1, 31,0);
        tracep->declBus(c+4923,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_falling wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_falling wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3865,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_falling wr_en_data_arb we", false,-1);
        tracep->declBus(c+2101,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_falling wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+4571,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_falling wr_en_data_arb de", false,-1);
        tracep->declBus(c+4569,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_falling wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+423,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_falling wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+3865,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_falling wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2303,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_falling wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBus(c+423,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_falling wr_en_data_arb gen_w unused_q", false,-1, 31,0);
        tracep->declBus(c+4923,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4569,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh RESVAL", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh rst_ni", false,-1);
        tracep->declBit(c+3866,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh we", false,-1);
        tracep->declBus(c+2101,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh wd", false,-1, 31,0);
        tracep->declBit(c+4571,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh de", false,-1);
        tracep->declBus(c+4569,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh d", false,-1, 31,0);
        tracep->declBit(c+3431,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh qe", false,-1);
        tracep->declBus(c+424,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh q", false,-1, 31,0);
        tracep->declBus(c+424,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh qs", false,-1, 31,0);
        tracep->declBit(c+3866,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh wr_en", false,-1);
        tracep->declBus(c+2304,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh wr_data", false,-1, 31,0);
        tracep->declBus(c+4923,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3866,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb we", false,-1);
        tracep->declBus(c+2101,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+4571,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb de", false,-1);
        tracep->declBus(c+4569,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+424,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+3866,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2304,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBus(c+424,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb gen_w unused_q", false,-1, 31,0);
        tracep->declBus(c+4923,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4569,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow RESVAL", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow rst_ni", false,-1);
        tracep->declBit(c+3867,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow we", false,-1);
        tracep->declBus(c+2101,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow wd", false,-1, 31,0);
        tracep->declBit(c+4571,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow de", false,-1);
        tracep->declBus(c+4569,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow d", false,-1, 31,0);
        tracep->declBit(c+3432,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow qe", false,-1);
        tracep->declBus(c+425,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow q", false,-1, 31,0);
        tracep->declBus(c+425,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow qs", false,-1, 31,0);
        tracep->declBit(c+3867,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow wr_en", false,-1);
        tracep->declBus(c+2305,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow wr_data", false,-1, 31,0);
        tracep->declBus(c+4923,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3867,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow wr_en_data_arb we", false,-1);
        tracep->declBus(c+2101,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+4571,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow wr_en_data_arb de", false,-1);
        tracep->declBus(c+4569,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+425,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+3867,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2305,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBus(c+425,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow wr_en_data_arb gen_w unused_q", false,-1, 31,0);
        tracep->declBus(c+4923,"opentitan_soc_top gpio_32 u_reg u_ctrl_en_input_filter DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top gpio_32 u_reg u_ctrl_en_input_filter SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4569,"opentitan_soc_top gpio_32 u_reg u_ctrl_en_input_filter RESVAL", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top gpio_32 u_reg u_ctrl_en_input_filter clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top gpio_32 u_reg u_ctrl_en_input_filter rst_ni", false,-1);
        tracep->declBit(c+3868,"opentitan_soc_top gpio_32 u_reg u_ctrl_en_input_filter we", false,-1);
        tracep->declBus(c+2101,"opentitan_soc_top gpio_32 u_reg u_ctrl_en_input_filter wd", false,-1, 31,0);
        tracep->declBit(c+4571,"opentitan_soc_top gpio_32 u_reg u_ctrl_en_input_filter de", false,-1);
        tracep->declBus(c+4569,"opentitan_soc_top gpio_32 u_reg u_ctrl_en_input_filter d", false,-1, 31,0);
        tracep->declBit(c+3433,"opentitan_soc_top gpio_32 u_reg u_ctrl_en_input_filter qe", false,-1);
        tracep->declBus(c+426,"opentitan_soc_top gpio_32 u_reg u_ctrl_en_input_filter q", false,-1, 31,0);
        tracep->declBus(c+426,"opentitan_soc_top gpio_32 u_reg u_ctrl_en_input_filter qs", false,-1, 31,0);
        tracep->declBit(c+3868,"opentitan_soc_top gpio_32 u_reg u_ctrl_en_input_filter wr_en", false,-1);
        tracep->declBus(c+2306,"opentitan_soc_top gpio_32 u_reg u_ctrl_en_input_filter wr_data", false,-1, 31,0);
        tracep->declBus(c+4923,"opentitan_soc_top gpio_32 u_reg u_ctrl_en_input_filter wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top gpio_32 u_reg u_ctrl_en_input_filter wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3868,"opentitan_soc_top gpio_32 u_reg u_ctrl_en_input_filter wr_en_data_arb we", false,-1);
        tracep->declBus(c+2101,"opentitan_soc_top gpio_32 u_reg u_ctrl_en_input_filter wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+4571,"opentitan_soc_top gpio_32 u_reg u_ctrl_en_input_filter wr_en_data_arb de", false,-1);
        tracep->declBus(c+4569,"opentitan_soc_top gpio_32 u_reg u_ctrl_en_input_filter wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+426,"opentitan_soc_top gpio_32 u_reg u_ctrl_en_input_filter wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+3868,"opentitan_soc_top gpio_32 u_reg u_ctrl_en_input_filter wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2306,"opentitan_soc_top gpio_32 u_reg u_ctrl_en_input_filter wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBus(c+426,"opentitan_soc_top gpio_32 u_reg u_ctrl_en_input_filter wr_en_data_arb gen_w unused_q", false,-1, 31,0);
        tracep->declBus(c+4929,"opentitan_soc_top gpio_32 gen_filter[0] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top gpio_32 gen_filter[0] filter clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top gpio_32 gen_filter[0] filter rst_ni", false,-1);
        tracep->declBit(c+3877,"opentitan_soc_top gpio_32 gen_filter[0] filter enable_i", false,-1);
        tracep->declBit(c+4294,"opentitan_soc_top gpio_32 gen_filter[0] filter filter_i", false,-1);
        tracep->declBit(c+4295,"opentitan_soc_top gpio_32 gen_filter[0] filter filter_o", false,-1);
        tracep->declBus(c+4915,"opentitan_soc_top gpio_32 gen_filter[0] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4853,"opentitan_soc_top gpio_32 gen_filter[0] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+3434,"opentitan_soc_top gpio_32 gen_filter[0] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+3475,"opentitan_soc_top gpio_32 gen_filter[0] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+3435,"opentitan_soc_top gpio_32 gen_filter[0] filter filter_q", false,-1);
        tracep->declBit(c+3361,"opentitan_soc_top gpio_32 gen_filter[0] filter stored_value_q", false,-1);
        tracep->declBit(c+3476,"opentitan_soc_top gpio_32 gen_filter[0] filter update_stored_value", false,-1);
        tracep->declBus(c+4929,"opentitan_soc_top gpio_32 gen_filter[1] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top gpio_32 gen_filter[1] filter clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top gpio_32 gen_filter[1] filter rst_ni", false,-1);
        tracep->declBit(c+3878,"opentitan_soc_top gpio_32 gen_filter[1] filter enable_i", false,-1);
        tracep->declBit(c+4296,"opentitan_soc_top gpio_32 gen_filter[1] filter filter_i", false,-1);
        tracep->declBit(c+4297,"opentitan_soc_top gpio_32 gen_filter[1] filter filter_o", false,-1);
        tracep->declBus(c+4915,"opentitan_soc_top gpio_32 gen_filter[1] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4853,"opentitan_soc_top gpio_32 gen_filter[1] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+3436,"opentitan_soc_top gpio_32 gen_filter[1] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+3477,"opentitan_soc_top gpio_32 gen_filter[1] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+3437,"opentitan_soc_top gpio_32 gen_filter[1] filter filter_q", false,-1);
        tracep->declBit(c+2607,"opentitan_soc_top gpio_32 gen_filter[1] filter stored_value_q", false,-1);
        tracep->declBit(c+3478,"opentitan_soc_top gpio_32 gen_filter[1] filter update_stored_value", false,-1);
        tracep->declBus(c+4929,"opentitan_soc_top gpio_32 gen_filter[2] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top gpio_32 gen_filter[2] filter clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top gpio_32 gen_filter[2] filter rst_ni", false,-1);
        tracep->declBit(c+3879,"opentitan_soc_top gpio_32 gen_filter[2] filter enable_i", false,-1);
        tracep->declBit(c+4298,"opentitan_soc_top gpio_32 gen_filter[2] filter filter_i", false,-1);
        tracep->declBit(c+4299,"opentitan_soc_top gpio_32 gen_filter[2] filter filter_o", false,-1);
        tracep->declBus(c+4915,"opentitan_soc_top gpio_32 gen_filter[2] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4853,"opentitan_soc_top gpio_32 gen_filter[2] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2540,"opentitan_soc_top gpio_32 gen_filter[2] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+2588,"opentitan_soc_top gpio_32 gen_filter[2] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2541,"opentitan_soc_top gpio_32 gen_filter[2] filter filter_q", false,-1);
        tracep->declBit(c+2542,"opentitan_soc_top gpio_32 gen_filter[2] filter stored_value_q", false,-1);
        tracep->declBit(c+2589,"opentitan_soc_top gpio_32 gen_filter[2] filter update_stored_value", false,-1);
        tracep->declBus(c+4929,"opentitan_soc_top gpio_32 gen_filter[3] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top gpio_32 gen_filter[3] filter clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top gpio_32 gen_filter[3] filter rst_ni", false,-1);
        tracep->declBit(c+3880,"opentitan_soc_top gpio_32 gen_filter[3] filter enable_i", false,-1);
        tracep->declBit(c+4300,"opentitan_soc_top gpio_32 gen_filter[3] filter filter_i", false,-1);
        tracep->declBit(c+4301,"opentitan_soc_top gpio_32 gen_filter[3] filter filter_o", false,-1);
        tracep->declBus(c+4915,"opentitan_soc_top gpio_32 gen_filter[3] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4853,"opentitan_soc_top gpio_32 gen_filter[3] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2543,"opentitan_soc_top gpio_32 gen_filter[3] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+2590,"opentitan_soc_top gpio_32 gen_filter[3] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2544,"opentitan_soc_top gpio_32 gen_filter[3] filter filter_q", false,-1);
        tracep->declBit(c+2545,"opentitan_soc_top gpio_32 gen_filter[3] filter stored_value_q", false,-1);
        tracep->declBit(c+2591,"opentitan_soc_top gpio_32 gen_filter[3] filter update_stored_value", false,-1);
        tracep->declBus(c+4929,"opentitan_soc_top gpio_32 gen_filter[4] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top gpio_32 gen_filter[4] filter clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top gpio_32 gen_filter[4] filter rst_ni", false,-1);
        tracep->declBit(c+3881,"opentitan_soc_top gpio_32 gen_filter[4] filter enable_i", false,-1);
        tracep->declBit(c+4302,"opentitan_soc_top gpio_32 gen_filter[4] filter filter_i", false,-1);
        tracep->declBit(c+4303,"opentitan_soc_top gpio_32 gen_filter[4] filter filter_o", false,-1);
        tracep->declBus(c+4915,"opentitan_soc_top gpio_32 gen_filter[4] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4853,"opentitan_soc_top gpio_32 gen_filter[4] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2546,"opentitan_soc_top gpio_32 gen_filter[4] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+2592,"opentitan_soc_top gpio_32 gen_filter[4] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2547,"opentitan_soc_top gpio_32 gen_filter[4] filter filter_q", false,-1);
        tracep->declBit(c+2548,"opentitan_soc_top gpio_32 gen_filter[4] filter stored_value_q", false,-1);
        tracep->declBit(c+2593,"opentitan_soc_top gpio_32 gen_filter[4] filter update_stored_value", false,-1);
        tracep->declBus(c+4929,"opentitan_soc_top gpio_32 gen_filter[5] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top gpio_32 gen_filter[5] filter clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top gpio_32 gen_filter[5] filter rst_ni", false,-1);
        tracep->declBit(c+3882,"opentitan_soc_top gpio_32 gen_filter[5] filter enable_i", false,-1);
        tracep->declBit(c+4304,"opentitan_soc_top gpio_32 gen_filter[5] filter filter_i", false,-1);
        tracep->declBit(c+4305,"opentitan_soc_top gpio_32 gen_filter[5] filter filter_o", false,-1);
        tracep->declBus(c+4915,"opentitan_soc_top gpio_32 gen_filter[5] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4853,"opentitan_soc_top gpio_32 gen_filter[5] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2549,"opentitan_soc_top gpio_32 gen_filter[5] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+2594,"opentitan_soc_top gpio_32 gen_filter[5] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2550,"opentitan_soc_top gpio_32 gen_filter[5] filter filter_q", false,-1);
        tracep->declBit(c+2551,"opentitan_soc_top gpio_32 gen_filter[5] filter stored_value_q", false,-1);
        tracep->declBit(c+2595,"opentitan_soc_top gpio_32 gen_filter[5] filter update_stored_value", false,-1);
        tracep->declBus(c+4929,"opentitan_soc_top gpio_32 gen_filter[6] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top gpio_32 gen_filter[6] filter clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top gpio_32 gen_filter[6] filter rst_ni", false,-1);
        tracep->declBit(c+3883,"opentitan_soc_top gpio_32 gen_filter[6] filter enable_i", false,-1);
        tracep->declBit(c+4306,"opentitan_soc_top gpio_32 gen_filter[6] filter filter_i", false,-1);
        tracep->declBit(c+4307,"opentitan_soc_top gpio_32 gen_filter[6] filter filter_o", false,-1);
        tracep->declBus(c+4915,"opentitan_soc_top gpio_32 gen_filter[6] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4853,"opentitan_soc_top gpio_32 gen_filter[6] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2552,"opentitan_soc_top gpio_32 gen_filter[6] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+2596,"opentitan_soc_top gpio_32 gen_filter[6] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2553,"opentitan_soc_top gpio_32 gen_filter[6] filter filter_q", false,-1);
        tracep->declBit(c+2554,"opentitan_soc_top gpio_32 gen_filter[6] filter stored_value_q", false,-1);
        tracep->declBit(c+2597,"opentitan_soc_top gpio_32 gen_filter[6] filter update_stored_value", false,-1);
        tracep->declBus(c+4929,"opentitan_soc_top gpio_32 gen_filter[7] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top gpio_32 gen_filter[7] filter clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top gpio_32 gen_filter[7] filter rst_ni", false,-1);
        tracep->declBit(c+3884,"opentitan_soc_top gpio_32 gen_filter[7] filter enable_i", false,-1);
        tracep->declBit(c+4308,"opentitan_soc_top gpio_32 gen_filter[7] filter filter_i", false,-1);
        tracep->declBit(c+4309,"opentitan_soc_top gpio_32 gen_filter[7] filter filter_o", false,-1);
        tracep->declBus(c+4915,"opentitan_soc_top gpio_32 gen_filter[7] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4853,"opentitan_soc_top gpio_32 gen_filter[7] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2555,"opentitan_soc_top gpio_32 gen_filter[7] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+2598,"opentitan_soc_top gpio_32 gen_filter[7] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2556,"opentitan_soc_top gpio_32 gen_filter[7] filter filter_q", false,-1);
        tracep->declBit(c+2557,"opentitan_soc_top gpio_32 gen_filter[7] filter stored_value_q", false,-1);
        tracep->declBit(c+2599,"opentitan_soc_top gpio_32 gen_filter[7] filter update_stored_value", false,-1);
        tracep->declBus(c+4929,"opentitan_soc_top gpio_32 gen_filter[8] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top gpio_32 gen_filter[8] filter clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top gpio_32 gen_filter[8] filter rst_ni", false,-1);
        tracep->declBit(c+3885,"opentitan_soc_top gpio_32 gen_filter[8] filter enable_i", false,-1);
        tracep->declBit(c+4310,"opentitan_soc_top gpio_32 gen_filter[8] filter filter_i", false,-1);
        tracep->declBit(c+4311,"opentitan_soc_top gpio_32 gen_filter[8] filter filter_o", false,-1);
        tracep->declBus(c+4915,"opentitan_soc_top gpio_32 gen_filter[8] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4853,"opentitan_soc_top gpio_32 gen_filter[8] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2558,"opentitan_soc_top gpio_32 gen_filter[8] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+2600,"opentitan_soc_top gpio_32 gen_filter[8] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2559,"opentitan_soc_top gpio_32 gen_filter[8] filter filter_q", false,-1);
        tracep->declBit(c+2560,"opentitan_soc_top gpio_32 gen_filter[8] filter stored_value_q", false,-1);
        tracep->declBit(c+2601,"opentitan_soc_top gpio_32 gen_filter[8] filter update_stored_value", false,-1);
        tracep->declBus(c+4929,"opentitan_soc_top gpio_32 gen_filter[9] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top gpio_32 gen_filter[9] filter clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top gpio_32 gen_filter[9] filter rst_ni", false,-1);
        tracep->declBit(c+3886,"opentitan_soc_top gpio_32 gen_filter[9] filter enable_i", false,-1);
        tracep->declBit(c+4312,"opentitan_soc_top gpio_32 gen_filter[9] filter filter_i", false,-1);
        tracep->declBit(c+4313,"opentitan_soc_top gpio_32 gen_filter[9] filter filter_o", false,-1);
        tracep->declBus(c+4915,"opentitan_soc_top gpio_32 gen_filter[9] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4853,"opentitan_soc_top gpio_32 gen_filter[9] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2561,"opentitan_soc_top gpio_32 gen_filter[9] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+2602,"opentitan_soc_top gpio_32 gen_filter[9] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2562,"opentitan_soc_top gpio_32 gen_filter[9] filter filter_q", false,-1);
        tracep->declBit(c+2563,"opentitan_soc_top gpio_32 gen_filter[9] filter stored_value_q", false,-1);
        tracep->declBit(c+2603,"opentitan_soc_top gpio_32 gen_filter[9] filter update_stored_value", false,-1);
        tracep->declBus(c+4929,"opentitan_soc_top gpio_32 gen_filter[10] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top gpio_32 gen_filter[10] filter clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top gpio_32 gen_filter[10] filter rst_ni", false,-1);
        tracep->declBit(c+3887,"opentitan_soc_top gpio_32 gen_filter[10] filter enable_i", false,-1);
        tracep->declBit(c+4314,"opentitan_soc_top gpio_32 gen_filter[10] filter filter_i", false,-1);
        tracep->declBit(c+4315,"opentitan_soc_top gpio_32 gen_filter[10] filter filter_o", false,-1);
        tracep->declBus(c+4915,"opentitan_soc_top gpio_32 gen_filter[10] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4853,"opentitan_soc_top gpio_32 gen_filter[10] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+3362,"opentitan_soc_top gpio_32 gen_filter[10] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+3387,"opentitan_soc_top gpio_32 gen_filter[10] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+3363,"opentitan_soc_top gpio_32 gen_filter[10] filter filter_q", false,-1);
        tracep->declBit(c+2564,"opentitan_soc_top gpio_32 gen_filter[10] filter stored_value_q", false,-1);
        tracep->declBit(c+3388,"opentitan_soc_top gpio_32 gen_filter[10] filter update_stored_value", false,-1);
        tracep->declBus(c+4929,"opentitan_soc_top gpio_32 gen_filter[11] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top gpio_32 gen_filter[11] filter clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top gpio_32 gen_filter[11] filter rst_ni", false,-1);
        tracep->declBit(c+3888,"opentitan_soc_top gpio_32 gen_filter[11] filter enable_i", false,-1);
        tracep->declBit(c+4316,"opentitan_soc_top gpio_32 gen_filter[11] filter filter_i", false,-1);
        tracep->declBit(c+4317,"opentitan_soc_top gpio_32 gen_filter[11] filter filter_o", false,-1);
        tracep->declBus(c+4915,"opentitan_soc_top gpio_32 gen_filter[11] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4853,"opentitan_soc_top gpio_32 gen_filter[11] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+3364,"opentitan_soc_top gpio_32 gen_filter[11] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+3389,"opentitan_soc_top gpio_32 gen_filter[11] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+3365,"opentitan_soc_top gpio_32 gen_filter[11] filter filter_q", false,-1);
        tracep->declBit(c+2565,"opentitan_soc_top gpio_32 gen_filter[11] filter stored_value_q", false,-1);
        tracep->declBit(c+3390,"opentitan_soc_top gpio_32 gen_filter[11] filter update_stored_value", false,-1);
        tracep->declBus(c+4929,"opentitan_soc_top gpio_32 gen_filter[12] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top gpio_32 gen_filter[12] filter clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top gpio_32 gen_filter[12] filter rst_ni", false,-1);
        tracep->declBit(c+3889,"opentitan_soc_top gpio_32 gen_filter[12] filter enable_i", false,-1);
        tracep->declBit(c+4318,"opentitan_soc_top gpio_32 gen_filter[12] filter filter_i", false,-1);
        tracep->declBit(c+4319,"opentitan_soc_top gpio_32 gen_filter[12] filter filter_o", false,-1);
        tracep->declBus(c+4915,"opentitan_soc_top gpio_32 gen_filter[12] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4853,"opentitan_soc_top gpio_32 gen_filter[12] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+3366,"opentitan_soc_top gpio_32 gen_filter[12] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+3391,"opentitan_soc_top gpio_32 gen_filter[12] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+3367,"opentitan_soc_top gpio_32 gen_filter[12] filter filter_q", false,-1);
        tracep->declBit(c+2566,"opentitan_soc_top gpio_32 gen_filter[12] filter stored_value_q", false,-1);
        tracep->declBit(c+3392,"opentitan_soc_top gpio_32 gen_filter[12] filter update_stored_value", false,-1);
        tracep->declBus(c+4929,"opentitan_soc_top gpio_32 gen_filter[13] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top gpio_32 gen_filter[13] filter clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top gpio_32 gen_filter[13] filter rst_ni", false,-1);
        tracep->declBit(c+3890,"opentitan_soc_top gpio_32 gen_filter[13] filter enable_i", false,-1);
        tracep->declBit(c+4320,"opentitan_soc_top gpio_32 gen_filter[13] filter filter_i", false,-1);
        tracep->declBit(c+4321,"opentitan_soc_top gpio_32 gen_filter[13] filter filter_o", false,-1);
        tracep->declBus(c+4915,"opentitan_soc_top gpio_32 gen_filter[13] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4853,"opentitan_soc_top gpio_32 gen_filter[13] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+3368,"opentitan_soc_top gpio_32 gen_filter[13] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+3393,"opentitan_soc_top gpio_32 gen_filter[13] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+3369,"opentitan_soc_top gpio_32 gen_filter[13] filter filter_q", false,-1);
        tracep->declBit(c+2567,"opentitan_soc_top gpio_32 gen_filter[13] filter stored_value_q", false,-1);
        tracep->declBit(c+3394,"opentitan_soc_top gpio_32 gen_filter[13] filter update_stored_value", false,-1);
        tracep->declBus(c+4929,"opentitan_soc_top gpio_32 gen_filter[14] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top gpio_32 gen_filter[14] filter clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top gpio_32 gen_filter[14] filter rst_ni", false,-1);
        tracep->declBit(c+3891,"opentitan_soc_top gpio_32 gen_filter[14] filter enable_i", false,-1);
        tracep->declBit(c+4322,"opentitan_soc_top gpio_32 gen_filter[14] filter filter_i", false,-1);
        tracep->declBit(c+4323,"opentitan_soc_top gpio_32 gen_filter[14] filter filter_o", false,-1);
        tracep->declBus(c+4915,"opentitan_soc_top gpio_32 gen_filter[14] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4853,"opentitan_soc_top gpio_32 gen_filter[14] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+3370,"opentitan_soc_top gpio_32 gen_filter[14] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+3395,"opentitan_soc_top gpio_32 gen_filter[14] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+3371,"opentitan_soc_top gpio_32 gen_filter[14] filter filter_q", false,-1);
        tracep->declBit(c+2568,"opentitan_soc_top gpio_32 gen_filter[14] filter stored_value_q", false,-1);
        tracep->declBit(c+3396,"opentitan_soc_top gpio_32 gen_filter[14] filter update_stored_value", false,-1);
        tracep->declBus(c+4929,"opentitan_soc_top gpio_32 gen_filter[15] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top gpio_32 gen_filter[15] filter clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top gpio_32 gen_filter[15] filter rst_ni", false,-1);
        tracep->declBit(c+3892,"opentitan_soc_top gpio_32 gen_filter[15] filter enable_i", false,-1);
        tracep->declBit(c+4324,"opentitan_soc_top gpio_32 gen_filter[15] filter filter_i", false,-1);
        tracep->declBit(c+4325,"opentitan_soc_top gpio_32 gen_filter[15] filter filter_o", false,-1);
        tracep->declBus(c+4915,"opentitan_soc_top gpio_32 gen_filter[15] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4853,"opentitan_soc_top gpio_32 gen_filter[15] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+3372,"opentitan_soc_top gpio_32 gen_filter[15] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+3397,"opentitan_soc_top gpio_32 gen_filter[15] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+3373,"opentitan_soc_top gpio_32 gen_filter[15] filter filter_q", false,-1);
        tracep->declBit(c+2569,"opentitan_soc_top gpio_32 gen_filter[15] filter stored_value_q", false,-1);
        tracep->declBit(c+3398,"opentitan_soc_top gpio_32 gen_filter[15] filter update_stored_value", false,-1);
        tracep->declBus(c+4929,"opentitan_soc_top gpio_32 gen_filter[16] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top gpio_32 gen_filter[16] filter clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top gpio_32 gen_filter[16] filter rst_ni", false,-1);
        tracep->declBit(c+3893,"opentitan_soc_top gpio_32 gen_filter[16] filter enable_i", false,-1);
        tracep->declBit(c+4326,"opentitan_soc_top gpio_32 gen_filter[16] filter filter_i", false,-1);
        tracep->declBit(c+4327,"opentitan_soc_top gpio_32 gen_filter[16] filter filter_o", false,-1);
        tracep->declBus(c+4915,"opentitan_soc_top gpio_32 gen_filter[16] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4853,"opentitan_soc_top gpio_32 gen_filter[16] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2608,"opentitan_soc_top gpio_32 gen_filter[16] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+2636,"opentitan_soc_top gpio_32 gen_filter[16] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2609,"opentitan_soc_top gpio_32 gen_filter[16] filter filter_q", false,-1);
        tracep->declBit(c+2610,"opentitan_soc_top gpio_32 gen_filter[16] filter stored_value_q", false,-1);
        tracep->declBit(c+2637,"opentitan_soc_top gpio_32 gen_filter[16] filter update_stored_value", false,-1);
        tracep->declBus(c+4929,"opentitan_soc_top gpio_32 gen_filter[17] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top gpio_32 gen_filter[17] filter clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top gpio_32 gen_filter[17] filter rst_ni", false,-1);
        tracep->declBit(c+3894,"opentitan_soc_top gpio_32 gen_filter[17] filter enable_i", false,-1);
        tracep->declBit(c+4328,"opentitan_soc_top gpio_32 gen_filter[17] filter filter_i", false,-1);
        tracep->declBit(c+4329,"opentitan_soc_top gpio_32 gen_filter[17] filter filter_o", false,-1);
        tracep->declBus(c+4915,"opentitan_soc_top gpio_32 gen_filter[17] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4853,"opentitan_soc_top gpio_32 gen_filter[17] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2611,"opentitan_soc_top gpio_32 gen_filter[17] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+2638,"opentitan_soc_top gpio_32 gen_filter[17] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2612,"opentitan_soc_top gpio_32 gen_filter[17] filter filter_q", false,-1);
        tracep->declBit(c+2613,"opentitan_soc_top gpio_32 gen_filter[17] filter stored_value_q", false,-1);
        tracep->declBit(c+2639,"opentitan_soc_top gpio_32 gen_filter[17] filter update_stored_value", false,-1);
        tracep->declBus(c+4929,"opentitan_soc_top gpio_32 gen_filter[18] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top gpio_32 gen_filter[18] filter clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top gpio_32 gen_filter[18] filter rst_ni", false,-1);
        tracep->declBit(c+3895,"opentitan_soc_top gpio_32 gen_filter[18] filter enable_i", false,-1);
        tracep->declBit(c+4330,"opentitan_soc_top gpio_32 gen_filter[18] filter filter_i", false,-1);
        tracep->declBit(c+4331,"opentitan_soc_top gpio_32 gen_filter[18] filter filter_o", false,-1);
        tracep->declBus(c+4915,"opentitan_soc_top gpio_32 gen_filter[18] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4853,"opentitan_soc_top gpio_32 gen_filter[18] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+3438,"opentitan_soc_top gpio_32 gen_filter[18] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+3479,"opentitan_soc_top gpio_32 gen_filter[18] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+3439,"opentitan_soc_top gpio_32 gen_filter[18] filter filter_q", false,-1);
        tracep->declBit(c+2614,"opentitan_soc_top gpio_32 gen_filter[18] filter stored_value_q", false,-1);
        tracep->declBit(c+3480,"opentitan_soc_top gpio_32 gen_filter[18] filter update_stored_value", false,-1);
        tracep->declBus(c+4929,"opentitan_soc_top gpio_32 gen_filter[19] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top gpio_32 gen_filter[19] filter clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top gpio_32 gen_filter[19] filter rst_ni", false,-1);
        tracep->declBit(c+3896,"opentitan_soc_top gpio_32 gen_filter[19] filter enable_i", false,-1);
        tracep->declBit(c+4332,"opentitan_soc_top gpio_32 gen_filter[19] filter filter_i", false,-1);
        tracep->declBit(c+4333,"opentitan_soc_top gpio_32 gen_filter[19] filter filter_o", false,-1);
        tracep->declBus(c+4915,"opentitan_soc_top gpio_32 gen_filter[19] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4853,"opentitan_soc_top gpio_32 gen_filter[19] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+3440,"opentitan_soc_top gpio_32 gen_filter[19] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+3481,"opentitan_soc_top gpio_32 gen_filter[19] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+3441,"opentitan_soc_top gpio_32 gen_filter[19] filter filter_q", false,-1);
        tracep->declBit(c+2615,"opentitan_soc_top gpio_32 gen_filter[19] filter stored_value_q", false,-1);
        tracep->declBit(c+3482,"opentitan_soc_top gpio_32 gen_filter[19] filter update_stored_value", false,-1);
        tracep->declBus(c+4929,"opentitan_soc_top gpio_32 gen_filter[20] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top gpio_32 gen_filter[20] filter clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top gpio_32 gen_filter[20] filter rst_ni", false,-1);
        tracep->declBit(c+3897,"opentitan_soc_top gpio_32 gen_filter[20] filter enable_i", false,-1);
        tracep->declBit(c+4334,"opentitan_soc_top gpio_32 gen_filter[20] filter filter_i", false,-1);
        tracep->declBit(c+4335,"opentitan_soc_top gpio_32 gen_filter[20] filter filter_o", false,-1);
        tracep->declBus(c+4915,"opentitan_soc_top gpio_32 gen_filter[20] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4853,"opentitan_soc_top gpio_32 gen_filter[20] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+3442,"opentitan_soc_top gpio_32 gen_filter[20] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+3483,"opentitan_soc_top gpio_32 gen_filter[20] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+3443,"opentitan_soc_top gpio_32 gen_filter[20] filter filter_q", false,-1);
        tracep->declBit(c+2616,"opentitan_soc_top gpio_32 gen_filter[20] filter stored_value_q", false,-1);
        tracep->declBit(c+3484,"opentitan_soc_top gpio_32 gen_filter[20] filter update_stored_value", false,-1);
        tracep->declBus(c+4929,"opentitan_soc_top gpio_32 gen_filter[21] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top gpio_32 gen_filter[21] filter clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top gpio_32 gen_filter[21] filter rst_ni", false,-1);
        tracep->declBit(c+3898,"opentitan_soc_top gpio_32 gen_filter[21] filter enable_i", false,-1);
        tracep->declBit(c+4336,"opentitan_soc_top gpio_32 gen_filter[21] filter filter_i", false,-1);
        tracep->declBit(c+4337,"opentitan_soc_top gpio_32 gen_filter[21] filter filter_o", false,-1);
        tracep->declBus(c+4915,"opentitan_soc_top gpio_32 gen_filter[21] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4853,"opentitan_soc_top gpio_32 gen_filter[21] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+3444,"opentitan_soc_top gpio_32 gen_filter[21] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+3485,"opentitan_soc_top gpio_32 gen_filter[21] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+3445,"opentitan_soc_top gpio_32 gen_filter[21] filter filter_q", false,-1);
        tracep->declBit(c+2617,"opentitan_soc_top gpio_32 gen_filter[21] filter stored_value_q", false,-1);
        tracep->declBit(c+3486,"opentitan_soc_top gpio_32 gen_filter[21] filter update_stored_value", false,-1);
        tracep->declBus(c+4929,"opentitan_soc_top gpio_32 gen_filter[22] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top gpio_32 gen_filter[22] filter clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top gpio_32 gen_filter[22] filter rst_ni", false,-1);
        tracep->declBit(c+3899,"opentitan_soc_top gpio_32 gen_filter[22] filter enable_i", false,-1);
        tracep->declBit(c+4338,"opentitan_soc_top gpio_32 gen_filter[22] filter filter_i", false,-1);
        tracep->declBit(c+4339,"opentitan_soc_top gpio_32 gen_filter[22] filter filter_o", false,-1);
        tracep->declBus(c+4915,"opentitan_soc_top gpio_32 gen_filter[22] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4853,"opentitan_soc_top gpio_32 gen_filter[22] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+3446,"opentitan_soc_top gpio_32 gen_filter[22] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+3487,"opentitan_soc_top gpio_32 gen_filter[22] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+3447,"opentitan_soc_top gpio_32 gen_filter[22] filter filter_q", false,-1);
        tracep->declBit(c+2618,"opentitan_soc_top gpio_32 gen_filter[22] filter stored_value_q", false,-1);
        tracep->declBit(c+3488,"opentitan_soc_top gpio_32 gen_filter[22] filter update_stored_value", false,-1);
        tracep->declBus(c+4929,"opentitan_soc_top gpio_32 gen_filter[23] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top gpio_32 gen_filter[23] filter clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top gpio_32 gen_filter[23] filter rst_ni", false,-1);
        tracep->declBit(c+3900,"opentitan_soc_top gpio_32 gen_filter[23] filter enable_i", false,-1);
        tracep->declBit(c+4340,"opentitan_soc_top gpio_32 gen_filter[23] filter filter_i", false,-1);
        tracep->declBit(c+4341,"opentitan_soc_top gpio_32 gen_filter[23] filter filter_o", false,-1);
        tracep->declBus(c+4915,"opentitan_soc_top gpio_32 gen_filter[23] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4853,"opentitan_soc_top gpio_32 gen_filter[23] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2619,"opentitan_soc_top gpio_32 gen_filter[23] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+2640,"opentitan_soc_top gpio_32 gen_filter[23] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2620,"opentitan_soc_top gpio_32 gen_filter[23] filter filter_q", false,-1);
        tracep->declBit(c+2621,"opentitan_soc_top gpio_32 gen_filter[23] filter stored_value_q", false,-1);
        tracep->declBit(c+2641,"opentitan_soc_top gpio_32 gen_filter[23] filter update_stored_value", false,-1);
        tracep->declBus(c+4929,"opentitan_soc_top gpio_32 gen_filter[24] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top gpio_32 gen_filter[24] filter clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top gpio_32 gen_filter[24] filter rst_ni", false,-1);
        tracep->declBit(c+3901,"opentitan_soc_top gpio_32 gen_filter[24] filter enable_i", false,-1);
        tracep->declBit(c+4342,"opentitan_soc_top gpio_32 gen_filter[24] filter filter_i", false,-1);
        tracep->declBit(c+4343,"opentitan_soc_top gpio_32 gen_filter[24] filter filter_o", false,-1);
        tracep->declBus(c+4915,"opentitan_soc_top gpio_32 gen_filter[24] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4853,"opentitan_soc_top gpio_32 gen_filter[24] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2642,"opentitan_soc_top gpio_32 gen_filter[24] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+2726,"opentitan_soc_top gpio_32 gen_filter[24] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2643,"opentitan_soc_top gpio_32 gen_filter[24] filter filter_q", false,-1);
        tracep->declBit(c+2622,"opentitan_soc_top gpio_32 gen_filter[24] filter stored_value_q", false,-1);
        tracep->declBit(c+2727,"opentitan_soc_top gpio_32 gen_filter[24] filter update_stored_value", false,-1);
        tracep->declBus(c+4929,"opentitan_soc_top gpio_32 gen_filter[25] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top gpio_32 gen_filter[25] filter clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top gpio_32 gen_filter[25] filter rst_ni", false,-1);
        tracep->declBit(c+3902,"opentitan_soc_top gpio_32 gen_filter[25] filter enable_i", false,-1);
        tracep->declBit(c+4344,"opentitan_soc_top gpio_32 gen_filter[25] filter filter_i", false,-1);
        tracep->declBit(c+4345,"opentitan_soc_top gpio_32 gen_filter[25] filter filter_o", false,-1);
        tracep->declBus(c+4915,"opentitan_soc_top gpio_32 gen_filter[25] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4853,"opentitan_soc_top gpio_32 gen_filter[25] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2644,"opentitan_soc_top gpio_32 gen_filter[25] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+2728,"opentitan_soc_top gpio_32 gen_filter[25] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2645,"opentitan_soc_top gpio_32 gen_filter[25] filter filter_q", false,-1);
        tracep->declBit(c+2623,"opentitan_soc_top gpio_32 gen_filter[25] filter stored_value_q", false,-1);
        tracep->declBit(c+2729,"opentitan_soc_top gpio_32 gen_filter[25] filter update_stored_value", false,-1);
        tracep->declBus(c+4929,"opentitan_soc_top gpio_32 gen_filter[26] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top gpio_32 gen_filter[26] filter clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top gpio_32 gen_filter[26] filter rst_ni", false,-1);
        tracep->declBit(c+3903,"opentitan_soc_top gpio_32 gen_filter[26] filter enable_i", false,-1);
        tracep->declBit(c+4346,"opentitan_soc_top gpio_32 gen_filter[26] filter filter_i", false,-1);
        tracep->declBit(c+4347,"opentitan_soc_top gpio_32 gen_filter[26] filter filter_o", false,-1);
        tracep->declBus(c+4915,"opentitan_soc_top gpio_32 gen_filter[26] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4853,"opentitan_soc_top gpio_32 gen_filter[26] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2646,"opentitan_soc_top gpio_32 gen_filter[26] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+2730,"opentitan_soc_top gpio_32 gen_filter[26] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2647,"opentitan_soc_top gpio_32 gen_filter[26] filter filter_q", false,-1);
        tracep->declBit(c+2624,"opentitan_soc_top gpio_32 gen_filter[26] filter stored_value_q", false,-1);
        tracep->declBit(c+2731,"opentitan_soc_top gpio_32 gen_filter[26] filter update_stored_value", false,-1);
        tracep->declBus(c+4929,"opentitan_soc_top gpio_32 gen_filter[27] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top gpio_32 gen_filter[27] filter clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top gpio_32 gen_filter[27] filter rst_ni", false,-1);
        tracep->declBit(c+3904,"opentitan_soc_top gpio_32 gen_filter[27] filter enable_i", false,-1);
        tracep->declBit(c+4348,"opentitan_soc_top gpio_32 gen_filter[27] filter filter_i", false,-1);
        tracep->declBit(c+4349,"opentitan_soc_top gpio_32 gen_filter[27] filter filter_o", false,-1);
        tracep->declBus(c+4915,"opentitan_soc_top gpio_32 gen_filter[27] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4853,"opentitan_soc_top gpio_32 gen_filter[27] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2648,"opentitan_soc_top gpio_32 gen_filter[27] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+2732,"opentitan_soc_top gpio_32 gen_filter[27] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2649,"opentitan_soc_top gpio_32 gen_filter[27] filter filter_q", false,-1);
        tracep->declBit(c+2625,"opentitan_soc_top gpio_32 gen_filter[27] filter stored_value_q", false,-1);
        tracep->declBit(c+2733,"opentitan_soc_top gpio_32 gen_filter[27] filter update_stored_value", false,-1);
        tracep->declBus(c+4929,"opentitan_soc_top gpio_32 gen_filter[28] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top gpio_32 gen_filter[28] filter clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top gpio_32 gen_filter[28] filter rst_ni", false,-1);
        tracep->declBit(c+3905,"opentitan_soc_top gpio_32 gen_filter[28] filter enable_i", false,-1);
        tracep->declBit(c+4350,"opentitan_soc_top gpio_32 gen_filter[28] filter filter_i", false,-1);
        tracep->declBit(c+4351,"opentitan_soc_top gpio_32 gen_filter[28] filter filter_o", false,-1);
        tracep->declBus(c+4915,"opentitan_soc_top gpio_32 gen_filter[28] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4853,"opentitan_soc_top gpio_32 gen_filter[28] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2650,"opentitan_soc_top gpio_32 gen_filter[28] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+2734,"opentitan_soc_top gpio_32 gen_filter[28] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2651,"opentitan_soc_top gpio_32 gen_filter[28] filter filter_q", false,-1);
        tracep->declBit(c+2626,"opentitan_soc_top gpio_32 gen_filter[28] filter stored_value_q", false,-1);
        tracep->declBit(c+2735,"opentitan_soc_top gpio_32 gen_filter[28] filter update_stored_value", false,-1);
        tracep->declBus(c+4929,"opentitan_soc_top gpio_32 gen_filter[29] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top gpio_32 gen_filter[29] filter clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top gpio_32 gen_filter[29] filter rst_ni", false,-1);
        tracep->declBit(c+3906,"opentitan_soc_top gpio_32 gen_filter[29] filter enable_i", false,-1);
        tracep->declBit(c+4352,"opentitan_soc_top gpio_32 gen_filter[29] filter filter_i", false,-1);
        tracep->declBit(c+4353,"opentitan_soc_top gpio_32 gen_filter[29] filter filter_o", false,-1);
        tracep->declBus(c+4915,"opentitan_soc_top gpio_32 gen_filter[29] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4853,"opentitan_soc_top gpio_32 gen_filter[29] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2652,"opentitan_soc_top gpio_32 gen_filter[29] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+2736,"opentitan_soc_top gpio_32 gen_filter[29] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2653,"opentitan_soc_top gpio_32 gen_filter[29] filter filter_q", false,-1);
        tracep->declBit(c+2627,"opentitan_soc_top gpio_32 gen_filter[29] filter stored_value_q", false,-1);
        tracep->declBit(c+2737,"opentitan_soc_top gpio_32 gen_filter[29] filter update_stored_value", false,-1);
        tracep->declBus(c+4929,"opentitan_soc_top gpio_32 gen_filter[30] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top gpio_32 gen_filter[30] filter clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top gpio_32 gen_filter[30] filter rst_ni", false,-1);
        tracep->declBit(c+3907,"opentitan_soc_top gpio_32 gen_filter[30] filter enable_i", false,-1);
        tracep->declBit(c+4354,"opentitan_soc_top gpio_32 gen_filter[30] filter filter_i", false,-1);
        tracep->declBit(c+4355,"opentitan_soc_top gpio_32 gen_filter[30] filter filter_o", false,-1);
        tracep->declBus(c+4915,"opentitan_soc_top gpio_32 gen_filter[30] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4853,"opentitan_soc_top gpio_32 gen_filter[30] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2654,"opentitan_soc_top gpio_32 gen_filter[30] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+2738,"opentitan_soc_top gpio_32 gen_filter[30] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2655,"opentitan_soc_top gpio_32 gen_filter[30] filter filter_q", false,-1);
        tracep->declBit(c+2628,"opentitan_soc_top gpio_32 gen_filter[30] filter stored_value_q", false,-1);
        tracep->declBit(c+2739,"opentitan_soc_top gpio_32 gen_filter[30] filter update_stored_value", false,-1);
        tracep->declBus(c+4929,"opentitan_soc_top gpio_32 gen_filter[31] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top gpio_32 gen_filter[31] filter clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top gpio_32 gen_filter[31] filter rst_ni", false,-1);
        tracep->declBit(c+3908,"opentitan_soc_top gpio_32 gen_filter[31] filter enable_i", false,-1);
        tracep->declBit(c+4356,"opentitan_soc_top gpio_32 gen_filter[31] filter filter_i", false,-1);
        tracep->declBit(c+4357,"opentitan_soc_top gpio_32 gen_filter[31] filter filter_o", false,-1);
        tracep->declBus(c+4915,"opentitan_soc_top gpio_32 gen_filter[31] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4853,"opentitan_soc_top gpio_32 gen_filter[31] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2570,"opentitan_soc_top gpio_32 gen_filter[31] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+2604,"opentitan_soc_top gpio_32 gen_filter[31] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2571,"opentitan_soc_top gpio_32 gen_filter[31] filter filter_q", false,-1);
        tracep->declBit(c+2572,"opentitan_soc_top gpio_32 gen_filter[31] filter stored_value_q", false,-1);
        tracep->declBit(c+2605,"opentitan_soc_top gpio_32 gen_filter[31] filter update_stored_value", false,-1);
        tracep->declBit(c+4163,"opentitan_soc_top iccm clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top iccm rst_ni", false,-1);
        tracep->declBit(c+3529,"opentitan_soc_top iccm tl_d_i\014 a_valid", false,-1);
        tracep->declBus(c+3530,"opentitan_soc_top iccm tl_d_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3531,"opentitan_soc_top iccm tl_d_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3532,"opentitan_soc_top iccm tl_d_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3533,"opentitan_soc_top iccm tl_d_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3534,"opentitan_soc_top iccm tl_d_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3535,"opentitan_soc_top iccm tl_d_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3536,"opentitan_soc_top iccm tl_d_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3537,"opentitan_soc_top iccm tl_d_i\014 d_ready", false,-1);
        tracep->declBit(c+896,"opentitan_soc_top iccm tl_d_o\014 d_valid", false,-1);
        tracep->declBus(c+897,"opentitan_soc_top iccm tl_d_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+898,"opentitan_soc_top iccm tl_d_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+899,"opentitan_soc_top iccm tl_d_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+900,"opentitan_soc_top iccm tl_d_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+901,"opentitan_soc_top iccm tl_d_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+902,"opentitan_soc_top iccm tl_d_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+903,"opentitan_soc_top iccm tl_d_o\014 d_error", false,-1);
        tracep->declBit(c+904,"opentitan_soc_top iccm tl_d_o\014 a_ready", false,-1);
        tracep->declBit(c+4930,"opentitan_soc_top iccm we", false,-1);
        tracep->declBit(c+3549,"opentitan_soc_top iccm req", false,-1);
        tracep->declBus(c+3550,"opentitan_soc_top iccm addr", false,-1, 11,0);
        tracep->declBus(c+4931,"opentitan_soc_top iccm wdata", false,-1, 31,0);
        tracep->declBus(c+4932,"opentitan_soc_top iccm wmask", false,-1, 31,0);
        tracep->declBus(c+4358,"opentitan_soc_top iccm rdata", false,-1, 31,0);
        tracep->declBit(c+4933,"opentitan_soc_top iccm rvalid", false,-1);
        tracep->declBit(c+808,"opentitan_soc_top iccm instr_valid", false,-1);
        tracep->declBus(c+4934,"opentitan_soc_top iccm data_we", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top iccm inst_memory CLK", false,-1);
        tracep->declBit(c+3549,"opentitan_soc_top iccm inst_memory EN", false,-1);
        tracep->declBus(c+4935,"opentitan_soc_top iccm inst_memory WE", false,-1, 3,0);
        tracep->declBus(c+4931,"opentitan_soc_top iccm inst_memory DI", false,-1, 31,0);
        tracep->declBus(c+4358,"opentitan_soc_top iccm inst_memory DO", false,-1, 31,0);
        tracep->declBus(c+3550,"opentitan_soc_top iccm inst_memory A", false,-1, 11,0);
        tracep->declBus(c+4936,"opentitan_soc_top iccm inst_memory DEPTH", false,-1, 31,0);
        tracep->declBus(c+4937,"opentitan_soc_top iccm inst_mem SramAw", false,-1, 31,0);
        tracep->declBus(c+4923,"opentitan_soc_top iccm inst_mem SramDw", false,-1, 31,0);
        tracep->declBus(c+4854,"opentitan_soc_top iccm inst_mem Outstanding", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top iccm inst_mem ByteAccess", false,-1);
        tracep->declBit(c+4562,"opentitan_soc_top iccm inst_mem ErrOnWrite", false,-1);
        tracep->declBit(c+4562,"opentitan_soc_top iccm inst_mem ErrOnRead", false,-1);
        tracep->declBit(c+4163,"opentitan_soc_top iccm inst_mem clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top iccm inst_mem rst_ni", false,-1);
        tracep->declBit(c+3529,"opentitan_soc_top iccm inst_mem tl_i\014 a_valid", false,-1);
        tracep->declBus(c+3530,"opentitan_soc_top iccm inst_mem tl_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3531,"opentitan_soc_top iccm inst_mem tl_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3532,"opentitan_soc_top iccm inst_mem tl_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3533,"opentitan_soc_top iccm inst_mem tl_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3534,"opentitan_soc_top iccm inst_mem tl_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3535,"opentitan_soc_top iccm inst_mem tl_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3536,"opentitan_soc_top iccm inst_mem tl_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3537,"opentitan_soc_top iccm inst_mem tl_i\014 d_ready", false,-1);
        tracep->declBit(c+896,"opentitan_soc_top iccm inst_mem tl_o\014 d_valid", false,-1);
        tracep->declBus(c+897,"opentitan_soc_top iccm inst_mem tl_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+898,"opentitan_soc_top iccm inst_mem tl_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+899,"opentitan_soc_top iccm inst_mem tl_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+900,"opentitan_soc_top iccm inst_mem tl_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+901,"opentitan_soc_top iccm inst_mem tl_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+902,"opentitan_soc_top iccm inst_mem tl_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+903,"opentitan_soc_top iccm inst_mem tl_o\014 d_error", false,-1);
        tracep->declBit(c+904,"opentitan_soc_top iccm inst_mem tl_o\014 a_ready", false,-1);
        tracep->declBit(c+3549,"opentitan_soc_top iccm inst_mem req_o", false,-1);
        tracep->declBit(c+4567,"opentitan_soc_top iccm inst_mem gnt_i", false,-1);
        tracep->declBit(c+3551,"opentitan_soc_top iccm inst_mem we_o", false,-1);
        tracep->declBus(c+3550,"opentitan_soc_top iccm inst_mem addr_o", false,-1, 11,0);
        tracep->declBus(c+3552,"opentitan_soc_top iccm inst_mem wdata_o", false,-1, 31,0);
        tracep->declBus(c+3553,"opentitan_soc_top iccm inst_mem wmask_o", false,-1, 31,0);
        tracep->declBus(c+4359,"opentitan_soc_top iccm inst_mem rdata_i", false,-1, 31,0);
        tracep->declBit(c+808,"opentitan_soc_top iccm inst_mem rvalid_i", false,-1);
        tracep->declBus(c+4590,"opentitan_soc_top iccm inst_mem rerror_i", false,-1, 1,0);
        tracep->declBus(c+4924,"opentitan_soc_top iccm inst_mem SramByte", false,-1, 31,0);
        tracep->declBus(c+4854,"opentitan_soc_top iccm inst_mem DataBitWidth", false,-1, 31,0);
        tracep->declBus(c+4855,"opentitan_soc_top iccm inst_mem WidthMult", false,-1, 31,0);
        tracep->declBus(c+4855,"opentitan_soc_top iccm inst_mem WoffsetWidth", false,-1, 31,0);
        tracep->declBus(c+4938,"opentitan_soc_top iccm inst_mem SramReqFifoWidth", false,-1, 31,0);
        tracep->declBus(c+4939,"opentitan_soc_top iccm inst_mem ReqFifoWidth", false,-1, 31,0);
        tracep->declBus(c+4940,"opentitan_soc_top iccm inst_mem RspFifoWidth", false,-1, 31,0);
        tracep->declBit(c+4360,"opentitan_soc_top iccm inst_mem reqfifo_wvalid", false,-1);
        tracep->declBit(c+838,"opentitan_soc_top iccm inst_mem reqfifo_wready", false,-1);
        tracep->declBit(c+839,"opentitan_soc_top iccm inst_mem reqfifo_rvalid", false,-1);
        tracep->declBit(c+4361,"opentitan_soc_top iccm inst_mem reqfifo_rready", false,-1);
        tracep->declBus(c+3539,"opentitan_soc_top iccm inst_mem reqfifo_wdata\014 op", false,-1, 1,0);
        tracep->declBit(c+3554,"opentitan_soc_top iccm inst_mem reqfifo_wdata\014 error", false,-1);
        tracep->declBus(c+3540,"opentitan_soc_top iccm inst_mem reqfifo_wdata\014 size", false,-1, 1,0);
        tracep->declBus(c+3541,"opentitan_soc_top iccm inst_mem reqfifo_wdata\014 source", false,-1, 7,0);
        tracep->declBus(c+861,"opentitan_soc_top iccm inst_mem reqfifo_rdata\014 op", false,-1, 1,0);
        tracep->declBit(c+862,"opentitan_soc_top iccm inst_mem reqfifo_rdata\014 error", false,-1);
        tracep->declBus(c+863,"opentitan_soc_top iccm inst_mem reqfifo_rdata\014 size", false,-1, 1,0);
        tracep->declBus(c+864,"opentitan_soc_top iccm inst_mem reqfifo_rdata\014 source", false,-1, 7,0);
        tracep->declBit(c+3555,"opentitan_soc_top iccm inst_mem sramreqfifo_wvalid", false,-1);
        tracep->declBit(c+840,"opentitan_soc_top iccm inst_mem sramreqfifo_wready", false,-1);
        tracep->declBit(c+865,"opentitan_soc_top iccm inst_mem sramreqfifo_rready", false,-1);
        tracep->declBus(c+3542,"opentitan_soc_top iccm inst_mem sramreqfifo_wdata\014 mask", false,-1, 3,0);
        tracep->declBus(c+4555,"opentitan_soc_top iccm inst_mem sramreqfifo_wdata\014 woffset", false,-1, 0,0);
        tracep->declBus(c+866,"opentitan_soc_top iccm inst_mem sramreqfifo_rdata\014 mask", false,-1, 3,0);
        tracep->declBus(c+867,"opentitan_soc_top iccm inst_mem sramreqfifo_rdata\014 woffset", false,-1, 0,0);
        tracep->declBit(c+865,"opentitan_soc_top iccm inst_mem rspfifo_wvalid", false,-1);
        tracep->declBit(c+841,"opentitan_soc_top iccm inst_mem rspfifo_wready", false,-1);
        tracep->declBit(c+888,"opentitan_soc_top iccm inst_mem rspfifo_rvalid", false,-1);
        tracep->declBit(c+4362,"opentitan_soc_top iccm inst_mem rspfifo_rready", false,-1);
        tracep->declBus(c+905,"opentitan_soc_top iccm inst_mem rspfifo_wdata\014 data", false,-1, 31,0);
        tracep->declBit(c+4555,"opentitan_soc_top iccm inst_mem rspfifo_wdata\014 error", false,-1);
        tracep->declBus(c+906,"opentitan_soc_top iccm inst_mem rspfifo_rdata\014 data", false,-1, 31,0);
        tracep->declBit(c+907,"opentitan_soc_top iccm inst_mem rspfifo_rdata\014 error", false,-1);
        tracep->declBit(c+3556,"opentitan_soc_top iccm inst_mem error_internal", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top iccm inst_mem wr_attr_error", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top iccm inst_mem wr_vld_error", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top iccm inst_mem rd_vld_error", false,-1);
        tracep->declBit(c+3556,"opentitan_soc_top iccm inst_mem tlul_error", false,-1);
        tracep->declBit(c+4360,"opentitan_soc_top iccm inst_mem a_ack", false,-1);
        tracep->declBit(c+4361,"opentitan_soc_top iccm inst_mem d_ack", false,-1);
        tracep->declBit(c+3549,"opentitan_soc_top iccm inst_mem sram_ack", false,-1);
        tracep->declBit(c+913,"opentitan_soc_top iccm inst_mem d_valid", false,-1);
        tracep->declBit(c+4363,"opentitan_soc_top iccm inst_mem d_error", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top iccm inst_mem woffset", false,-1, 0,0);
        tracep->declBus(c+3557,"opentitan_soc_top iccm inst_mem wmask_int(0)", false,-1, 31,0);
        tracep->declBus(c+3558,"opentitan_soc_top iccm inst_mem wdata_int(0)", false,-1, 31,0);
        tracep->declBus(c+4364,"opentitan_soc_top iccm inst_mem rdata(0)", false,-1, 31,0);
        tracep->declBus(c+889,"opentitan_soc_top iccm inst_mem rmask(0)", false,-1, 31,0);
        tracep->declBus(c+908,"opentitan_soc_top iccm inst_mem rdata_tlword", false,-1, 31,0);
        tracep->declBit(c+4571,"opentitan_soc_top iccm inst_mem unused_rerror", false,-1);
        tracep->declBus(c+3559,"opentitan_soc_top iccm inst_mem unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+4581,"opentitan_soc_top iccm inst_mem unnamedblk2 i", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top iccm inst_mem u_err clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top iccm inst_mem u_err rst_ni", false,-1);
        tracep->declBit(c+3529,"opentitan_soc_top iccm inst_mem u_err tl_i\014 a_valid", false,-1);
        tracep->declBus(c+3530,"opentitan_soc_top iccm inst_mem u_err tl_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3531,"opentitan_soc_top iccm inst_mem u_err tl_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3532,"opentitan_soc_top iccm inst_mem u_err tl_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3533,"opentitan_soc_top iccm inst_mem u_err tl_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3534,"opentitan_soc_top iccm inst_mem u_err tl_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3535,"opentitan_soc_top iccm inst_mem u_err tl_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3536,"opentitan_soc_top iccm inst_mem u_err tl_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3537,"opentitan_soc_top iccm inst_mem u_err tl_i\014 d_ready", false,-1);
        tracep->declBit(c+3556,"opentitan_soc_top iccm inst_mem u_err err_o", false,-1);
        tracep->declBus(c+4925,"opentitan_soc_top iccm inst_mem u_err IW", false,-1, 31,0);
        tracep->declBus(c+4854,"opentitan_soc_top iccm inst_mem u_err SZW", false,-1, 31,0);
        tracep->declBus(c+4923,"opentitan_soc_top iccm inst_mem u_err DW", false,-1, 31,0);
        tracep->declBus(c+4924,"opentitan_soc_top iccm inst_mem u_err MW", false,-1, 31,0);
        tracep->declBus(c+4854,"opentitan_soc_top iccm inst_mem u_err SubAW", false,-1, 31,0);
        tracep->declBit(c+3543,"opentitan_soc_top iccm inst_mem u_err opcode_allowed", false,-1);
        tracep->declBit(c+4365,"opentitan_soc_top iccm inst_mem u_err a_config_allowed", false,-1);
        tracep->declBit(c+3544,"opentitan_soc_top iccm inst_mem u_err op_full", false,-1);
        tracep->declBit(c+3545,"opentitan_soc_top iccm inst_mem u_err op_partial", false,-1);
        tracep->declBit(c+3546,"opentitan_soc_top iccm inst_mem u_err op_get", false,-1);
        tracep->declBit(c+3560,"opentitan_soc_top iccm inst_mem u_err addr_sz_chk", false,-1);
        tracep->declBit(c+3561,"opentitan_soc_top iccm inst_mem u_err mask_chk", false,-1);
        tracep->declBit(c+3562,"opentitan_soc_top iccm inst_mem u_err fulldata_chk", false,-1);
        tracep->declBus(c+3547,"opentitan_soc_top iccm inst_mem u_err mask", false,-1, 3,0);
        tracep->declBus(c+4941,"opentitan_soc_top iccm inst_mem u_reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4562,"opentitan_soc_top iccm inst_mem u_reqfifo Pass", false,-1);
        tracep->declBus(c+4852,"opentitan_soc_top iccm inst_mem u_reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top iccm inst_mem u_reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4854,"opentitan_soc_top iccm inst_mem u_reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top iccm inst_mem u_reqfifo clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top iccm inst_mem u_reqfifo rst_ni", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top iccm inst_mem u_reqfifo clr_i", false,-1);
        tracep->declBit(c+4360,"opentitan_soc_top iccm inst_mem u_reqfifo wvalid_i", false,-1);
        tracep->declBit(c+838,"opentitan_soc_top iccm inst_mem u_reqfifo wready_o", false,-1);
        tracep->declBus(c+4366,"opentitan_soc_top iccm inst_mem u_reqfifo wdata_i", false,-1, 12,0);
        tracep->declBit(c+839,"opentitan_soc_top iccm inst_mem u_reqfifo rvalid_o", false,-1);
        tracep->declBit(c+4361,"opentitan_soc_top iccm inst_mem u_reqfifo rready_i", false,-1);
        tracep->declBus(c+868,"opentitan_soc_top iccm inst_mem u_reqfifo rdata_o", false,-1, 12,0);
        tracep->declBus(c+4367,"opentitan_soc_top iccm inst_mem u_reqfifo depth_o", false,-1, 1,0);
        tracep->declBus(c+4566,"opentitan_soc_top iccm inst_mem u_reqfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+4852,"opentitan_soc_top iccm inst_mem u_reqfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+826,"opentitan_soc_top iccm inst_mem u_reqfifo gen_normal_fifo fifo_wptr", false,-1, 1,0);
        tracep->declBus(c+782,"opentitan_soc_top iccm inst_mem u_reqfifo gen_normal_fifo fifo_rptr", false,-1, 1,0);
        tracep->declBit(c+4368,"opentitan_soc_top iccm inst_mem u_reqfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+4369,"opentitan_soc_top iccm inst_mem u_reqfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+842,"opentitan_soc_top iccm inst_mem u_reqfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+843,"opentitan_soc_top iccm inst_mem u_reqfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+842,"opentitan_soc_top iccm inst_mem u_reqfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+827,"opentitan_soc_top iccm inst_mem u_reqfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+783,"opentitan_soc_top iccm inst_mem u_reqfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+828,"opentitan_soc_top iccm inst_mem u_reqfifo gen_normal_fifo wptr_value", false,-1, 0,0);
        tracep->declBus(c+784,"opentitan_soc_top iccm inst_mem u_reqfifo gen_normal_fifo rptr_value", false,-1, 0,0);
        tracep->declBus(c+809,"opentitan_soc_top iccm inst_mem u_reqfifo gen_normal_fifo storage(0)", false,-1, 12,0);
        tracep->declBus(c+810,"opentitan_soc_top iccm inst_mem u_reqfifo gen_normal_fifo storage(1)", false,-1, 12,0);
        tracep->declBus(c+4370,"opentitan_soc_top iccm inst_mem u_reqfifo gen_normal_fifo storage_rdata", false,-1, 12,0);
        tracep->declBus(c+4370,"opentitan_soc_top iccm inst_mem u_reqfifo gen_normal_fifo rdata_int", false,-1, 12,0);
        tracep->declBus(c+4942,"opentitan_soc_top iccm inst_mem u_sramreqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4562,"opentitan_soc_top iccm inst_mem u_sramreqfifo Pass", false,-1);
        tracep->declBus(c+4852,"opentitan_soc_top iccm inst_mem u_sramreqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top iccm inst_mem u_sramreqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4854,"opentitan_soc_top iccm inst_mem u_sramreqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top iccm inst_mem u_sramreqfifo clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top iccm inst_mem u_sramreqfifo rst_ni", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top iccm inst_mem u_sramreqfifo clr_i", false,-1);
        tracep->declBit(c+3555,"opentitan_soc_top iccm inst_mem u_sramreqfifo wvalid_i", false,-1);
        tracep->declBit(c+840,"opentitan_soc_top iccm inst_mem u_sramreqfifo wready_o", false,-1);
        tracep->declBus(c+3548,"opentitan_soc_top iccm inst_mem u_sramreqfifo wdata_i", false,-1, 4,0);
        tracep->declBit(c+844,"opentitan_soc_top iccm inst_mem u_sramreqfifo rvalid_o", false,-1);
        tracep->declBit(c+865,"opentitan_soc_top iccm inst_mem u_sramreqfifo rready_i", false,-1);
        tracep->declBus(c+869,"opentitan_soc_top iccm inst_mem u_sramreqfifo rdata_o", false,-1, 4,0);
        tracep->declBus(c+4371,"opentitan_soc_top iccm inst_mem u_sramreqfifo depth_o", false,-1, 1,0);
        tracep->declBus(c+4566,"opentitan_soc_top iccm inst_mem u_sramreqfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+4852,"opentitan_soc_top iccm inst_mem u_sramreqfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+829,"opentitan_soc_top iccm inst_mem u_sramreqfifo gen_normal_fifo fifo_wptr", false,-1, 1,0);
        tracep->declBus(c+785,"opentitan_soc_top iccm inst_mem u_sramreqfifo gen_normal_fifo fifo_rptr", false,-1, 1,0);
        tracep->declBit(c+3563,"opentitan_soc_top iccm inst_mem u_sramreqfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+4372,"opentitan_soc_top iccm inst_mem u_sramreqfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+845,"opentitan_soc_top iccm inst_mem u_sramreqfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+846,"opentitan_soc_top iccm inst_mem u_sramreqfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+845,"opentitan_soc_top iccm inst_mem u_sramreqfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+830,"opentitan_soc_top iccm inst_mem u_sramreqfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+786,"opentitan_soc_top iccm inst_mem u_sramreqfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+831,"opentitan_soc_top iccm inst_mem u_sramreqfifo gen_normal_fifo wptr_value", false,-1, 0,0);
        tracep->declBus(c+787,"opentitan_soc_top iccm inst_mem u_sramreqfifo gen_normal_fifo rptr_value", false,-1, 0,0);
        tracep->declBus(c+811,"opentitan_soc_top iccm inst_mem u_sramreqfifo gen_normal_fifo storage(0)", false,-1, 4,0);
        tracep->declBus(c+812,"opentitan_soc_top iccm inst_mem u_sramreqfifo gen_normal_fifo storage(1)", false,-1, 4,0);
        tracep->declBus(c+4373,"opentitan_soc_top iccm inst_mem u_sramreqfifo gen_normal_fifo storage_rdata", false,-1, 4,0);
        tracep->declBus(c+4373,"opentitan_soc_top iccm inst_mem u_sramreqfifo gen_normal_fifo rdata_int", false,-1, 4,0);
        tracep->declBus(c+4943,"opentitan_soc_top iccm inst_mem u_rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top iccm inst_mem u_rspfifo Pass", false,-1);
        tracep->declBus(c+4852,"opentitan_soc_top iccm inst_mem u_rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top iccm inst_mem u_rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4854,"opentitan_soc_top iccm inst_mem u_rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top iccm inst_mem u_rspfifo clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top iccm inst_mem u_rspfifo rst_ni", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top iccm inst_mem u_rspfifo clr_i", false,-1);
        tracep->declBit(c+865,"opentitan_soc_top iccm inst_mem u_rspfifo wvalid_i", false,-1);
        tracep->declBit(c+841,"opentitan_soc_top iccm inst_mem u_rspfifo wready_o", false,-1);
        tracep->declQuad(c+909,"opentitan_soc_top iccm inst_mem u_rspfifo wdata_i", false,-1, 32,0);
        tracep->declBit(c+888,"opentitan_soc_top iccm inst_mem u_rspfifo rvalid_o", false,-1);
        tracep->declBit(c+4362,"opentitan_soc_top iccm inst_mem u_rspfifo rready_i", false,-1);
        tracep->declQuad(c+911,"opentitan_soc_top iccm inst_mem u_rspfifo rdata_o", false,-1, 32,0);
        tracep->declBus(c+4374,"opentitan_soc_top iccm inst_mem u_rspfifo depth_o", false,-1, 1,0);
        tracep->declBus(c+4566,"opentitan_soc_top iccm inst_mem u_rspfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+4852,"opentitan_soc_top iccm inst_mem u_rspfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+832,"opentitan_soc_top iccm inst_mem u_rspfifo gen_normal_fifo fifo_wptr", false,-1, 1,0);
        tracep->declBus(c+788,"opentitan_soc_top iccm inst_mem u_rspfifo gen_normal_fifo fifo_rptr", false,-1, 1,0);
        tracep->declBit(c+890,"opentitan_soc_top iccm inst_mem u_rspfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+4375,"opentitan_soc_top iccm inst_mem u_rspfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+847,"opentitan_soc_top iccm inst_mem u_rspfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+848,"opentitan_soc_top iccm inst_mem u_rspfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+891,"opentitan_soc_top iccm inst_mem u_rspfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+833,"opentitan_soc_top iccm inst_mem u_rspfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+789,"opentitan_soc_top iccm inst_mem u_rspfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+834,"opentitan_soc_top iccm inst_mem u_rspfifo gen_normal_fifo wptr_value", false,-1, 0,0);
        tracep->declBus(c+790,"opentitan_soc_top iccm inst_mem u_rspfifo gen_normal_fifo rptr_value", false,-1, 0,0);
        tracep->declQuad(c+813,"opentitan_soc_top iccm inst_mem u_rspfifo gen_normal_fifo storage(0)", false,-1, 32,0);
        tracep->declQuad(c+815,"opentitan_soc_top iccm inst_mem u_rspfifo gen_normal_fifo storage(1)", false,-1, 32,0);
        tracep->declQuad(c+4376,"opentitan_soc_top iccm inst_mem u_rspfifo gen_normal_fifo storage_rdata", false,-1, 32,0);
        tracep->declQuad(c+4378,"opentitan_soc_top iccm inst_mem u_rspfifo gen_normal_fifo rdata_int", false,-1, 32,0);
        tracep->declBit(c+4163,"opentitan_soc_top dccm clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top dccm rst_ni", false,-1);
        tracep->declBit(c+1792,"opentitan_soc_top dccm tl_d_i\014 a_valid", false,-1);
        tracep->declBus(c+1793,"opentitan_soc_top dccm tl_d_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1794,"opentitan_soc_top dccm tl_d_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1795,"opentitan_soc_top dccm tl_d_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1796,"opentitan_soc_top dccm tl_d_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1797,"opentitan_soc_top dccm tl_d_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1798,"opentitan_soc_top dccm tl_d_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1799,"opentitan_soc_top dccm tl_d_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1800,"opentitan_soc_top dccm tl_d_i\014 d_ready", false,-1);
        tracep->declBit(c+923,"opentitan_soc_top dccm tl_d_o\014 d_valid", false,-1);
        tracep->declBus(c+924,"opentitan_soc_top dccm tl_d_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+925,"opentitan_soc_top dccm tl_d_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+926,"opentitan_soc_top dccm tl_d_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+927,"opentitan_soc_top dccm tl_d_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+928,"opentitan_soc_top dccm tl_d_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+929,"opentitan_soc_top dccm tl_d_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+930,"opentitan_soc_top dccm tl_d_o\014 d_error", false,-1);
        tracep->declBit(c+931,"opentitan_soc_top dccm tl_d_o\014 a_ready", false,-1);
        tracep->declBit(c+3078,"opentitan_soc_top dccm we", false,-1);
        tracep->declBit(c+3079,"opentitan_soc_top dccm req", false,-1);
        tracep->declBus(c+3080,"opentitan_soc_top dccm addr", false,-1, 11,0);
        tracep->declBus(c+3081,"opentitan_soc_top dccm wdata", false,-1, 31,0);
        tracep->declBus(c+3082,"opentitan_soc_top dccm wmask", false,-1, 31,0);
        tracep->declBus(c+4380,"opentitan_soc_top dccm rdata", false,-1, 31,0);
        tracep->declBit(c+817,"opentitan_soc_top dccm rvalid", false,-1);
        tracep->declBus(c+3083,"opentitan_soc_top dccm data_we", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top dccm dccm CLK", false,-1);
        tracep->declBit(c+3079,"opentitan_soc_top dccm dccm EN", false,-1);
        tracep->declBus(c+3084,"opentitan_soc_top dccm dccm WE", false,-1, 3,0);
        tracep->declBus(c+3081,"opentitan_soc_top dccm dccm DI", false,-1, 31,0);
        tracep->declBus(c+4380,"opentitan_soc_top dccm dccm DO", false,-1, 31,0);
        tracep->declBus(c+3080,"opentitan_soc_top dccm dccm A", false,-1, 11,0);
        tracep->declBus(c+4936,"opentitan_soc_top dccm dccm DEPTH", false,-1, 31,0);
        tracep->declBus(c+4937,"opentitan_soc_top dccm data_mem SramAw", false,-1, 31,0);
        tracep->declBus(c+4923,"opentitan_soc_top dccm data_mem SramDw", false,-1, 31,0);
        tracep->declBus(c+4924,"opentitan_soc_top dccm data_mem Outstanding", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top dccm data_mem ByteAccess", false,-1);
        tracep->declBit(c+4562,"opentitan_soc_top dccm data_mem ErrOnWrite", false,-1);
        tracep->declBit(c+4562,"opentitan_soc_top dccm data_mem ErrOnRead", false,-1);
        tracep->declBit(c+4163,"opentitan_soc_top dccm data_mem clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top dccm data_mem rst_ni", false,-1);
        tracep->declBit(c+1792,"opentitan_soc_top dccm data_mem tl_i\014 a_valid", false,-1);
        tracep->declBus(c+1793,"opentitan_soc_top dccm data_mem tl_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1794,"opentitan_soc_top dccm data_mem tl_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1795,"opentitan_soc_top dccm data_mem tl_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1796,"opentitan_soc_top dccm data_mem tl_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1797,"opentitan_soc_top dccm data_mem tl_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1798,"opentitan_soc_top dccm data_mem tl_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1799,"opentitan_soc_top dccm data_mem tl_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1800,"opentitan_soc_top dccm data_mem tl_i\014 d_ready", false,-1);
        tracep->declBit(c+923,"opentitan_soc_top dccm data_mem tl_o\014 d_valid", false,-1);
        tracep->declBus(c+924,"opentitan_soc_top dccm data_mem tl_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+925,"opentitan_soc_top dccm data_mem tl_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+926,"opentitan_soc_top dccm data_mem tl_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+927,"opentitan_soc_top dccm data_mem tl_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+928,"opentitan_soc_top dccm data_mem tl_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+929,"opentitan_soc_top dccm data_mem tl_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+930,"opentitan_soc_top dccm data_mem tl_o\014 d_error", false,-1);
        tracep->declBit(c+931,"opentitan_soc_top dccm data_mem tl_o\014 a_ready", false,-1);
        tracep->declBit(c+3079,"opentitan_soc_top dccm data_mem req_o", false,-1);
        tracep->declBit(c+4567,"opentitan_soc_top dccm data_mem gnt_i", false,-1);
        tracep->declBit(c+3078,"opentitan_soc_top dccm data_mem we_o", false,-1);
        tracep->declBus(c+3080,"opentitan_soc_top dccm data_mem addr_o", false,-1, 11,0);
        tracep->declBus(c+3081,"opentitan_soc_top dccm data_mem wdata_o", false,-1, 31,0);
        tracep->declBus(c+3082,"opentitan_soc_top dccm data_mem wmask_o", false,-1, 31,0);
        tracep->declBus(c+4380,"opentitan_soc_top dccm data_mem rdata_i", false,-1, 31,0);
        tracep->declBit(c+817,"opentitan_soc_top dccm data_mem rvalid_i", false,-1);
        tracep->declBus(c+4590,"opentitan_soc_top dccm data_mem rerror_i", false,-1, 1,0);
        tracep->declBus(c+4924,"opentitan_soc_top dccm data_mem SramByte", false,-1, 31,0);
        tracep->declBus(c+4854,"opentitan_soc_top dccm data_mem DataBitWidth", false,-1, 31,0);
        tracep->declBus(c+4855,"opentitan_soc_top dccm data_mem WidthMult", false,-1, 31,0);
        tracep->declBus(c+4855,"opentitan_soc_top dccm data_mem WoffsetWidth", false,-1, 31,0);
        tracep->declBus(c+4938,"opentitan_soc_top dccm data_mem SramReqFifoWidth", false,-1, 31,0);
        tracep->declBus(c+4939,"opentitan_soc_top dccm data_mem ReqFifoWidth", false,-1, 31,0);
        tracep->declBus(c+4940,"opentitan_soc_top dccm data_mem RspFifoWidth", false,-1, 31,0);
        tracep->declBit(c+4381,"opentitan_soc_top dccm data_mem reqfifo_wvalid", false,-1);
        tracep->declBit(c+849,"opentitan_soc_top dccm data_mem reqfifo_wready", false,-1);
        tracep->declBit(c+850,"opentitan_soc_top dccm data_mem reqfifo_rvalid", false,-1);
        tracep->declBit(c+3085,"opentitan_soc_top dccm data_mem reqfifo_rready", false,-1);
        tracep->declBus(c+2113,"opentitan_soc_top dccm data_mem reqfifo_wdata\014 op", false,-1, 1,0);
        tracep->declBit(c+3086,"opentitan_soc_top dccm data_mem reqfifo_wdata\014 error", false,-1);
        tracep->declBus(c+2114,"opentitan_soc_top dccm data_mem reqfifo_wdata\014 size", false,-1, 1,0);
        tracep->declBus(c+2115,"opentitan_soc_top dccm data_mem reqfifo_wdata\014 source", false,-1, 7,0);
        tracep->declBus(c+870,"opentitan_soc_top dccm data_mem reqfifo_rdata\014 op", false,-1, 1,0);
        tracep->declBit(c+871,"opentitan_soc_top dccm data_mem reqfifo_rdata\014 error", false,-1);
        tracep->declBus(c+872,"opentitan_soc_top dccm data_mem reqfifo_rdata\014 size", false,-1, 1,0);
        tracep->declBus(c+873,"opentitan_soc_top dccm data_mem reqfifo_rdata\014 source", false,-1, 7,0);
        tracep->declBit(c+3087,"opentitan_soc_top dccm data_mem sramreqfifo_wvalid", false,-1);
        tracep->declBit(c+851,"opentitan_soc_top dccm data_mem sramreqfifo_wready", false,-1);
        tracep->declBit(c+874,"opentitan_soc_top dccm data_mem sramreqfifo_rready", false,-1);
        tracep->declBus(c+2116,"opentitan_soc_top dccm data_mem sramreqfifo_wdata\014 mask", false,-1, 3,0);
        tracep->declBus(c+4555,"opentitan_soc_top dccm data_mem sramreqfifo_wdata\014 woffset", false,-1, 0,0);
        tracep->declBus(c+875,"opentitan_soc_top dccm data_mem sramreqfifo_rdata\014 mask", false,-1, 3,0);
        tracep->declBus(c+876,"opentitan_soc_top dccm data_mem sramreqfifo_rdata\014 woffset", false,-1, 0,0);
        tracep->declBit(c+874,"opentitan_soc_top dccm data_mem rspfifo_wvalid", false,-1);
        tracep->declBit(c+852,"opentitan_soc_top dccm data_mem rspfifo_wready", false,-1);
        tracep->declBit(c+892,"opentitan_soc_top dccm data_mem rspfifo_rvalid", false,-1);
        tracep->declBit(c+4382,"opentitan_soc_top dccm data_mem rspfifo_rready", false,-1);
        tracep->declBus(c+914,"opentitan_soc_top dccm data_mem rspfifo_wdata\014 data", false,-1, 31,0);
        tracep->declBit(c+4555,"opentitan_soc_top dccm data_mem rspfifo_wdata\014 error", false,-1);
        tracep->declBus(c+919,"opentitan_soc_top dccm data_mem rspfifo_rdata\014 data", false,-1, 31,0);
        tracep->declBit(c+920,"opentitan_soc_top dccm data_mem rspfifo_rdata\014 error", false,-1);
        tracep->declBit(c+3088,"opentitan_soc_top dccm data_mem error_internal", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top dccm data_mem wr_attr_error", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top dccm data_mem wr_vld_error", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top dccm data_mem rd_vld_error", false,-1);
        tracep->declBit(c+3088,"opentitan_soc_top dccm data_mem tlul_error", false,-1);
        tracep->declBit(c+4381,"opentitan_soc_top dccm data_mem a_ack", false,-1);
        tracep->declBit(c+3085,"opentitan_soc_top dccm data_mem d_ack", false,-1);
        tracep->declBit(c+3079,"opentitan_soc_top dccm data_mem sram_ack", false,-1);
        tracep->declBit(c+915,"opentitan_soc_top dccm data_mem d_valid", false,-1);
        tracep->declBit(c+4383,"opentitan_soc_top dccm data_mem d_error", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top dccm data_mem woffset", false,-1, 0,0);
        tracep->declBus(c+3089,"opentitan_soc_top dccm data_mem wmask_int(0)", false,-1, 31,0);
        tracep->declBus(c+3090,"opentitan_soc_top dccm data_mem wdata_int(0)", false,-1, 31,0);
        tracep->declBus(c+4384,"opentitan_soc_top dccm data_mem rdata(0)", false,-1, 31,0);
        tracep->declBus(c+893,"opentitan_soc_top dccm data_mem rmask(0)", false,-1, 31,0);
        tracep->declBus(c+916,"opentitan_soc_top dccm data_mem rdata_tlword", false,-1, 31,0);
        tracep->declBit(c+4571,"opentitan_soc_top dccm data_mem unused_rerror", false,-1);
        tracep->declBus(c+3091,"opentitan_soc_top dccm data_mem unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+4581,"opentitan_soc_top dccm data_mem unnamedblk2 i", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top dccm data_mem u_err clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top dccm data_mem u_err rst_ni", false,-1);
        tracep->declBit(c+1792,"opentitan_soc_top dccm data_mem u_err tl_i\014 a_valid", false,-1);
        tracep->declBus(c+1793,"opentitan_soc_top dccm data_mem u_err tl_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1794,"opentitan_soc_top dccm data_mem u_err tl_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1795,"opentitan_soc_top dccm data_mem u_err tl_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1796,"opentitan_soc_top dccm data_mem u_err tl_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1797,"opentitan_soc_top dccm data_mem u_err tl_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1798,"opentitan_soc_top dccm data_mem u_err tl_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1799,"opentitan_soc_top dccm data_mem u_err tl_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1800,"opentitan_soc_top dccm data_mem u_err tl_i\014 d_ready", false,-1);
        tracep->declBit(c+3088,"opentitan_soc_top dccm data_mem u_err err_o", false,-1);
        tracep->declBus(c+4925,"opentitan_soc_top dccm data_mem u_err IW", false,-1, 31,0);
        tracep->declBus(c+4854,"opentitan_soc_top dccm data_mem u_err SZW", false,-1, 31,0);
        tracep->declBus(c+4923,"opentitan_soc_top dccm data_mem u_err DW", false,-1, 31,0);
        tracep->declBus(c+4924,"opentitan_soc_top dccm data_mem u_err MW", false,-1, 31,0);
        tracep->declBus(c+4854,"opentitan_soc_top dccm data_mem u_err SubAW", false,-1, 31,0);
        tracep->declBit(c+2117,"opentitan_soc_top dccm data_mem u_err opcode_allowed", false,-1);
        tracep->declBit(c+4385,"opentitan_soc_top dccm data_mem u_err a_config_allowed", false,-1);
        tracep->declBit(c+2118,"opentitan_soc_top dccm data_mem u_err op_full", false,-1);
        tracep->declBit(c+2119,"opentitan_soc_top dccm data_mem u_err op_partial", false,-1);
        tracep->declBit(c+2120,"opentitan_soc_top dccm data_mem u_err op_get", false,-1);
        tracep->declBit(c+3092,"opentitan_soc_top dccm data_mem u_err addr_sz_chk", false,-1);
        tracep->declBit(c+3093,"opentitan_soc_top dccm data_mem u_err mask_chk", false,-1);
        tracep->declBit(c+3094,"opentitan_soc_top dccm data_mem u_err fulldata_chk", false,-1);
        tracep->declBus(c+2121,"opentitan_soc_top dccm data_mem u_err mask", false,-1, 3,0);
        tracep->declBus(c+4941,"opentitan_soc_top dccm data_mem u_reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4562,"opentitan_soc_top dccm data_mem u_reqfifo Pass", false,-1);
        tracep->declBus(c+4915,"opentitan_soc_top dccm data_mem u_reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top dccm data_mem u_reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4944,"opentitan_soc_top dccm data_mem u_reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top dccm data_mem u_reqfifo clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top dccm data_mem u_reqfifo rst_ni", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top dccm data_mem u_reqfifo clr_i", false,-1);
        tracep->declBit(c+4381,"opentitan_soc_top dccm data_mem u_reqfifo wvalid_i", false,-1);
        tracep->declBit(c+849,"opentitan_soc_top dccm data_mem u_reqfifo wready_o", false,-1);
        tracep->declBus(c+4386,"opentitan_soc_top dccm data_mem u_reqfifo wdata_i", false,-1, 12,0);
        tracep->declBit(c+850,"opentitan_soc_top dccm data_mem u_reqfifo rvalid_o", false,-1);
        tracep->declBit(c+3085,"opentitan_soc_top dccm data_mem u_reqfifo rready_i", false,-1);
        tracep->declBus(c+877,"opentitan_soc_top dccm data_mem u_reqfifo rdata_o", false,-1, 12,0);
        tracep->declBus(c+4387,"opentitan_soc_top dccm data_mem u_reqfifo depth_o", false,-1, 2,0);
        tracep->declBus(c+4852,"opentitan_soc_top dccm data_mem u_reqfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+4945,"opentitan_soc_top dccm data_mem u_reqfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+791,"opentitan_soc_top dccm data_mem u_reqfifo gen_normal_fifo fifo_wptr", false,-1, 2,0);
        tracep->declBus(c+792,"opentitan_soc_top dccm data_mem u_reqfifo gen_normal_fifo fifo_rptr", false,-1, 2,0);
        tracep->declBit(c+3095,"opentitan_soc_top dccm data_mem u_reqfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+4388,"opentitan_soc_top dccm data_mem u_reqfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+853,"opentitan_soc_top dccm data_mem u_reqfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+854,"opentitan_soc_top dccm data_mem u_reqfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+853,"opentitan_soc_top dccm data_mem u_reqfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+793,"opentitan_soc_top dccm data_mem u_reqfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+794,"opentitan_soc_top dccm data_mem u_reqfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+795,"opentitan_soc_top dccm data_mem u_reqfifo gen_normal_fifo wptr_value", false,-1, 1,0);
        tracep->declBus(c+796,"opentitan_soc_top dccm data_mem u_reqfifo gen_normal_fifo rptr_value", false,-1, 1,0);
        tracep->declBus(c+343,"opentitan_soc_top dccm data_mem u_reqfifo gen_normal_fifo storage(0)", false,-1, 12,0);
        tracep->declBus(c+344,"opentitan_soc_top dccm data_mem u_reqfifo gen_normal_fifo storage(1)", false,-1, 12,0);
        tracep->declBus(c+345,"opentitan_soc_top dccm data_mem u_reqfifo gen_normal_fifo storage(2)", false,-1, 12,0);
        tracep->declBus(c+346,"opentitan_soc_top dccm data_mem u_reqfifo gen_normal_fifo storage(3)", false,-1, 12,0);
        tracep->declBus(c+4389,"opentitan_soc_top dccm data_mem u_reqfifo gen_normal_fifo storage_rdata", false,-1, 12,0);
        tracep->declBus(c+4389,"opentitan_soc_top dccm data_mem u_reqfifo gen_normal_fifo rdata_int", false,-1, 12,0);
        tracep->declBus(c+4942,"opentitan_soc_top dccm data_mem u_sramreqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4562,"opentitan_soc_top dccm data_mem u_sramreqfifo Pass", false,-1);
        tracep->declBus(c+4915,"opentitan_soc_top dccm data_mem u_sramreqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top dccm data_mem u_sramreqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4944,"opentitan_soc_top dccm data_mem u_sramreqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top dccm data_mem u_sramreqfifo clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top dccm data_mem u_sramreqfifo rst_ni", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top dccm data_mem u_sramreqfifo clr_i", false,-1);
        tracep->declBit(c+3087,"opentitan_soc_top dccm data_mem u_sramreqfifo wvalid_i", false,-1);
        tracep->declBit(c+851,"opentitan_soc_top dccm data_mem u_sramreqfifo wready_o", false,-1);
        tracep->declBus(c+2122,"opentitan_soc_top dccm data_mem u_sramreqfifo wdata_i", false,-1, 4,0);
        tracep->declBit(c+855,"opentitan_soc_top dccm data_mem u_sramreqfifo rvalid_o", false,-1);
        tracep->declBit(c+874,"opentitan_soc_top dccm data_mem u_sramreqfifo rready_i", false,-1);
        tracep->declBus(c+878,"opentitan_soc_top dccm data_mem u_sramreqfifo rdata_o", false,-1, 4,0);
        tracep->declBus(c+4390,"opentitan_soc_top dccm data_mem u_sramreqfifo depth_o", false,-1, 2,0);
        tracep->declBus(c+4852,"opentitan_soc_top dccm data_mem u_sramreqfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+4945,"opentitan_soc_top dccm data_mem u_sramreqfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+797,"opentitan_soc_top dccm data_mem u_sramreqfifo gen_normal_fifo fifo_wptr", false,-1, 2,0);
        tracep->declBus(c+798,"opentitan_soc_top dccm data_mem u_sramreqfifo gen_normal_fifo fifo_rptr", false,-1, 2,0);
        tracep->declBit(c+3096,"opentitan_soc_top dccm data_mem u_sramreqfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+4391,"opentitan_soc_top dccm data_mem u_sramreqfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+856,"opentitan_soc_top dccm data_mem u_sramreqfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+857,"opentitan_soc_top dccm data_mem u_sramreqfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+856,"opentitan_soc_top dccm data_mem u_sramreqfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+799,"opentitan_soc_top dccm data_mem u_sramreqfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+800,"opentitan_soc_top dccm data_mem u_sramreqfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+801,"opentitan_soc_top dccm data_mem u_sramreqfifo gen_normal_fifo wptr_value", false,-1, 1,0);
        tracep->declBus(c+802,"opentitan_soc_top dccm data_mem u_sramreqfifo gen_normal_fifo rptr_value", false,-1, 1,0);
        tracep->declBus(c+347,"opentitan_soc_top dccm data_mem u_sramreqfifo gen_normal_fifo storage(0)", false,-1, 4,0);
        tracep->declBus(c+348,"opentitan_soc_top dccm data_mem u_sramreqfifo gen_normal_fifo storage(1)", false,-1, 4,0);
        tracep->declBus(c+349,"opentitan_soc_top dccm data_mem u_sramreqfifo gen_normal_fifo storage(2)", false,-1, 4,0);
        tracep->declBus(c+350,"opentitan_soc_top dccm data_mem u_sramreqfifo gen_normal_fifo storage(3)", false,-1, 4,0);
        tracep->declBus(c+4392,"opentitan_soc_top dccm data_mem u_sramreqfifo gen_normal_fifo storage_rdata", false,-1, 4,0);
        tracep->declBus(c+4392,"opentitan_soc_top dccm data_mem u_sramreqfifo gen_normal_fifo rdata_int", false,-1, 4,0);
        tracep->declBus(c+4943,"opentitan_soc_top dccm data_mem u_rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top dccm data_mem u_rspfifo Pass", false,-1);
        tracep->declBus(c+4915,"opentitan_soc_top dccm data_mem u_rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top dccm data_mem u_rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4944,"opentitan_soc_top dccm data_mem u_rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top dccm data_mem u_rspfifo clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top dccm data_mem u_rspfifo rst_ni", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top dccm data_mem u_rspfifo clr_i", false,-1);
        tracep->declBit(c+874,"opentitan_soc_top dccm data_mem u_rspfifo wvalid_i", false,-1);
        tracep->declBit(c+852,"opentitan_soc_top dccm data_mem u_rspfifo wready_o", false,-1);
        tracep->declQuad(c+917,"opentitan_soc_top dccm data_mem u_rspfifo wdata_i", false,-1, 32,0);
        tracep->declBit(c+892,"opentitan_soc_top dccm data_mem u_rspfifo rvalid_o", false,-1);
        tracep->declBit(c+4382,"opentitan_soc_top dccm data_mem u_rspfifo rready_i", false,-1);
        tracep->declQuad(c+921,"opentitan_soc_top dccm data_mem u_rspfifo rdata_o", false,-1, 32,0);
        tracep->declBus(c+4393,"opentitan_soc_top dccm data_mem u_rspfifo depth_o", false,-1, 2,0);
        tracep->declBus(c+4852,"opentitan_soc_top dccm data_mem u_rspfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+4945,"opentitan_soc_top dccm data_mem u_rspfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+835,"opentitan_soc_top dccm data_mem u_rspfifo gen_normal_fifo fifo_wptr", false,-1, 2,0);
        tracep->declBus(c+803,"opentitan_soc_top dccm data_mem u_rspfifo gen_normal_fifo fifo_rptr", false,-1, 2,0);
        tracep->declBit(c+894,"opentitan_soc_top dccm data_mem u_rspfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+4394,"opentitan_soc_top dccm data_mem u_rspfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+858,"opentitan_soc_top dccm data_mem u_rspfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+859,"opentitan_soc_top dccm data_mem u_rspfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+895,"opentitan_soc_top dccm data_mem u_rspfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+836,"opentitan_soc_top dccm data_mem u_rspfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+804,"opentitan_soc_top dccm data_mem u_rspfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+837,"opentitan_soc_top dccm data_mem u_rspfifo gen_normal_fifo wptr_value", false,-1, 1,0);
        tracep->declBus(c+805,"opentitan_soc_top dccm data_mem u_rspfifo gen_normal_fifo rptr_value", false,-1, 1,0);
        tracep->declQuad(c+818,"opentitan_soc_top dccm data_mem u_rspfifo gen_normal_fifo storage(0)", false,-1, 32,0);
        tracep->declQuad(c+820,"opentitan_soc_top dccm data_mem u_rspfifo gen_normal_fifo storage(1)", false,-1, 32,0);
        tracep->declQuad(c+822,"opentitan_soc_top dccm data_mem u_rspfifo gen_normal_fifo storage(2)", false,-1, 32,0);
        tracep->declQuad(c+824,"opentitan_soc_top dccm data_mem u_rspfifo gen_normal_fifo storage(3)", false,-1, 32,0);
        tracep->declQuad(c+4395,"opentitan_soc_top dccm data_mem u_rspfifo gen_normal_fifo storage_rdata", false,-1, 32,0);
        tracep->declQuad(c+4397,"opentitan_soc_top dccm data_mem u_rspfifo gen_normal_fifo rdata_int", false,-1, 32,0);
        tracep->declBus(c+4938,"opentitan_soc_top intr_controller SRCW", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller rst_ni", false,-1);
        tracep->declBit(c+1819,"opentitan_soc_top intr_controller tl_i\014 a_valid", false,-1);
        tracep->declBus(c+1820,"opentitan_soc_top intr_controller tl_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1821,"opentitan_soc_top intr_controller tl_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1822,"opentitan_soc_top intr_controller tl_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1823,"opentitan_soc_top intr_controller tl_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1824,"opentitan_soc_top intr_controller tl_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1825,"opentitan_soc_top intr_controller tl_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1826,"opentitan_soc_top intr_controller tl_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1827,"opentitan_soc_top intr_controller tl_i\014 d_ready", false,-1);
        tracep->declBit(c+351,"opentitan_soc_top intr_controller tl_o\014 d_valid", false,-1);
        tracep->declBus(c+352,"opentitan_soc_top intr_controller tl_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+353,"opentitan_soc_top intr_controller tl_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+354,"opentitan_soc_top intr_controller tl_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+355,"opentitan_soc_top intr_controller tl_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+356,"opentitan_soc_top intr_controller tl_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+357,"opentitan_soc_top intr_controller tl_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+358,"opentitan_soc_top intr_controller tl_o\014 d_error", false,-1);
        tracep->declBit(c+359,"opentitan_soc_top intr_controller tl_o\014 a_ready", false,-1);
        tracep->declBus(c+4399,"opentitan_soc_top intr_controller intr_src_i", false,-1, 31,0);
        tracep->declBus(c+482,"opentitan_soc_top intr_controller irq_o", false,-1, 0,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+2740+i*1,"opentitan_soc_top intr_controller irq_id_o", true,(i+0), 4,0);}}
        tracep->declBus(c+2436,"opentitan_soc_top intr_controller msip_o", false,-1, 0,0);
        tracep->declBit(c+2437,"opentitan_soc_top intr_controller reg2hw\014 le(0)\014 q", false,-1);
        tracep->declBit(c+2438,"opentitan_soc_top intr_controller reg2hw\014 le(1)\014 q", false,-1);
        tracep->declBit(c+2439,"opentitan_soc_top intr_controller reg2hw\014 le(2)\014 q", false,-1);
        tracep->declBit(c+2440,"opentitan_soc_top intr_controller reg2hw\014 le(3)\014 q", false,-1);
        tracep->declBit(c+2441,"opentitan_soc_top intr_controller reg2hw\014 le(4)\014 q", false,-1);
        tracep->declBit(c+2442,"opentitan_soc_top intr_controller reg2hw\014 le(5)\014 q", false,-1);
        tracep->declBit(c+2443,"opentitan_soc_top intr_controller reg2hw\014 le(6)\014 q", false,-1);
        tracep->declBit(c+2444,"opentitan_soc_top intr_controller reg2hw\014 le(7)\014 q", false,-1);
        tracep->declBit(c+2445,"opentitan_soc_top intr_controller reg2hw\014 le(8)\014 q", false,-1);
        tracep->declBit(c+2446,"opentitan_soc_top intr_controller reg2hw\014 le(9)\014 q", false,-1);
    }
}

void Vopentitan_soc_top::traceInitSub1(void* userp, VerilatedVcd* tracep) {
    Vopentitan_soc_top__Syms* __restrict vlSymsp = static_cast<Vopentitan_soc_top__Syms*>(userp);
    Vopentitan_soc_top* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+2447,"opentitan_soc_top intr_controller reg2hw\014 le(10)\014 q", false,-1);
        tracep->declBit(c+2448,"opentitan_soc_top intr_controller reg2hw\014 le(11)\014 q", false,-1);
        tracep->declBit(c+2449,"opentitan_soc_top intr_controller reg2hw\014 le(12)\014 q", false,-1);
        tracep->declBit(c+2450,"opentitan_soc_top intr_controller reg2hw\014 le(13)\014 q", false,-1);
        tracep->declBit(c+2451,"opentitan_soc_top intr_controller reg2hw\014 le(14)\014 q", false,-1);
        tracep->declBit(c+2452,"opentitan_soc_top intr_controller reg2hw\014 le(15)\014 q", false,-1);
        tracep->declBit(c+2453,"opentitan_soc_top intr_controller reg2hw\014 le(16)\014 q", false,-1);
        tracep->declBit(c+2454,"opentitan_soc_top intr_controller reg2hw\014 le(17)\014 q", false,-1);
        tracep->declBit(c+2455,"opentitan_soc_top intr_controller reg2hw\014 le(18)\014 q", false,-1);
        tracep->declBit(c+2456,"opentitan_soc_top intr_controller reg2hw\014 le(19)\014 q", false,-1);
        tracep->declBit(c+2457,"opentitan_soc_top intr_controller reg2hw\014 le(20)\014 q", false,-1);
        tracep->declBit(c+2458,"opentitan_soc_top intr_controller reg2hw\014 le(21)\014 q", false,-1);
        tracep->declBit(c+2459,"opentitan_soc_top intr_controller reg2hw\014 le(22)\014 q", false,-1);
        tracep->declBit(c+2460,"opentitan_soc_top intr_controller reg2hw\014 le(23)\014 q", false,-1);
        tracep->declBit(c+2461,"opentitan_soc_top intr_controller reg2hw\014 le(24)\014 q", false,-1);
        tracep->declBit(c+2462,"opentitan_soc_top intr_controller reg2hw\014 le(25)\014 q", false,-1);
        tracep->declBit(c+2463,"opentitan_soc_top intr_controller reg2hw\014 le(26)\014 q", false,-1);
        tracep->declBit(c+2464,"opentitan_soc_top intr_controller reg2hw\014 le(27)\014 q", false,-1);
        tracep->declBit(c+2465,"opentitan_soc_top intr_controller reg2hw\014 le(28)\014 q", false,-1);
        tracep->declBit(c+2466,"opentitan_soc_top intr_controller reg2hw\014 le(29)\014 q", false,-1);
        tracep->declBit(c+2467,"opentitan_soc_top intr_controller reg2hw\014 le(30)\014 q", false,-1);
        tracep->declBit(c+2468,"opentitan_soc_top intr_controller reg2hw\014 le(31)\014 q", false,-1);
        tracep->declBus(c+2469,"opentitan_soc_top intr_controller reg2hw\014 prio0\014 q", false,-1, 2,0);
        tracep->declBus(c+2470,"opentitan_soc_top intr_controller reg2hw\014 prio1\014 q", false,-1, 2,0);
        tracep->declBus(c+2471,"opentitan_soc_top intr_controller reg2hw\014 prio2\014 q", false,-1, 2,0);
        tracep->declBus(c+2472,"opentitan_soc_top intr_controller reg2hw\014 prio3\014 q", false,-1, 2,0);
        tracep->declBus(c+2473,"opentitan_soc_top intr_controller reg2hw\014 prio4\014 q", false,-1, 2,0);
        tracep->declBus(c+2474,"opentitan_soc_top intr_controller reg2hw\014 prio5\014 q", false,-1, 2,0);
        tracep->declBus(c+2475,"opentitan_soc_top intr_controller reg2hw\014 prio6\014 q", false,-1, 2,0);
        tracep->declBus(c+2476,"opentitan_soc_top intr_controller reg2hw\014 prio7\014 q", false,-1, 2,0);
        tracep->declBus(c+2477,"opentitan_soc_top intr_controller reg2hw\014 prio8\014 q", false,-1, 2,0);
        tracep->declBus(c+2478,"opentitan_soc_top intr_controller reg2hw\014 prio9\014 q", false,-1, 2,0);
        tracep->declBus(c+2479,"opentitan_soc_top intr_controller reg2hw\014 prio10\014 q", false,-1, 2,0);
        tracep->declBus(c+2480,"opentitan_soc_top intr_controller reg2hw\014 prio11\014 q", false,-1, 2,0);
        tracep->declBus(c+2481,"opentitan_soc_top intr_controller reg2hw\014 prio12\014 q", false,-1, 2,0);
        tracep->declBus(c+2482,"opentitan_soc_top intr_controller reg2hw\014 prio13\014 q", false,-1, 2,0);
        tracep->declBus(c+2483,"opentitan_soc_top intr_controller reg2hw\014 prio14\014 q", false,-1, 2,0);
        tracep->declBus(c+2484,"opentitan_soc_top intr_controller reg2hw\014 prio15\014 q", false,-1, 2,0);
        tracep->declBus(c+2485,"opentitan_soc_top intr_controller reg2hw\014 prio16\014 q", false,-1, 2,0);
        tracep->declBus(c+2486,"opentitan_soc_top intr_controller reg2hw\014 prio17\014 q", false,-1, 2,0);
        tracep->declBus(c+2487,"opentitan_soc_top intr_controller reg2hw\014 prio18\014 q", false,-1, 2,0);
        tracep->declBus(c+2488,"opentitan_soc_top intr_controller reg2hw\014 prio19\014 q", false,-1, 2,0);
        tracep->declBus(c+2489,"opentitan_soc_top intr_controller reg2hw\014 prio20\014 q", false,-1, 2,0);
        tracep->declBus(c+2490,"opentitan_soc_top intr_controller reg2hw\014 prio21\014 q", false,-1, 2,0);
        tracep->declBus(c+2491,"opentitan_soc_top intr_controller reg2hw\014 prio22\014 q", false,-1, 2,0);
        tracep->declBus(c+2492,"opentitan_soc_top intr_controller reg2hw\014 prio23\014 q", false,-1, 2,0);
        tracep->declBus(c+2493,"opentitan_soc_top intr_controller reg2hw\014 prio24\014 q", false,-1, 2,0);
        tracep->declBus(c+2494,"opentitan_soc_top intr_controller reg2hw\014 prio25\014 q", false,-1, 2,0);
        tracep->declBus(c+2495,"opentitan_soc_top intr_controller reg2hw\014 prio26\014 q", false,-1, 2,0);
        tracep->declBus(c+2496,"opentitan_soc_top intr_controller reg2hw\014 prio27\014 q", false,-1, 2,0);
        tracep->declBus(c+2497,"opentitan_soc_top intr_controller reg2hw\014 prio28\014 q", false,-1, 2,0);
        tracep->declBus(c+2498,"opentitan_soc_top intr_controller reg2hw\014 prio29\014 q", false,-1, 2,0);
        tracep->declBus(c+2499,"opentitan_soc_top intr_controller reg2hw\014 prio30\014 q", false,-1, 2,0);
        tracep->declBus(c+2500,"opentitan_soc_top intr_controller reg2hw\014 prio31\014 q", false,-1, 2,0);
        tracep->declBit(c+2501,"opentitan_soc_top intr_controller reg2hw\014 ie0(0)\014 q", false,-1);
        tracep->declBit(c+2502,"opentitan_soc_top intr_controller reg2hw\014 ie0(1)\014 q", false,-1);
        tracep->declBit(c+2503,"opentitan_soc_top intr_controller reg2hw\014 ie0(2)\014 q", false,-1);
        tracep->declBit(c+2504,"opentitan_soc_top intr_controller reg2hw\014 ie0(3)\014 q", false,-1);
        tracep->declBit(c+2505,"opentitan_soc_top intr_controller reg2hw\014 ie0(4)\014 q", false,-1);
        tracep->declBit(c+2506,"opentitan_soc_top intr_controller reg2hw\014 ie0(5)\014 q", false,-1);
        tracep->declBit(c+2507,"opentitan_soc_top intr_controller reg2hw\014 ie0(6)\014 q", false,-1);
        tracep->declBit(c+2508,"opentitan_soc_top intr_controller reg2hw\014 ie0(7)\014 q", false,-1);
        tracep->declBit(c+2509,"opentitan_soc_top intr_controller reg2hw\014 ie0(8)\014 q", false,-1);
        tracep->declBit(c+2510,"opentitan_soc_top intr_controller reg2hw\014 ie0(9)\014 q", false,-1);
        tracep->declBit(c+2511,"opentitan_soc_top intr_controller reg2hw\014 ie0(10)\014 q", false,-1);
        tracep->declBit(c+2512,"opentitan_soc_top intr_controller reg2hw\014 ie0(11)\014 q", false,-1);
        tracep->declBit(c+2513,"opentitan_soc_top intr_controller reg2hw\014 ie0(12)\014 q", false,-1);
        tracep->declBit(c+2514,"opentitan_soc_top intr_controller reg2hw\014 ie0(13)\014 q", false,-1);
        tracep->declBit(c+2515,"opentitan_soc_top intr_controller reg2hw\014 ie0(14)\014 q", false,-1);
        tracep->declBit(c+2516,"opentitan_soc_top intr_controller reg2hw\014 ie0(15)\014 q", false,-1);
        tracep->declBit(c+2517,"opentitan_soc_top intr_controller reg2hw\014 ie0(16)\014 q", false,-1);
        tracep->declBit(c+2518,"opentitan_soc_top intr_controller reg2hw\014 ie0(17)\014 q", false,-1);
        tracep->declBit(c+2519,"opentitan_soc_top intr_controller reg2hw\014 ie0(18)\014 q", false,-1);
        tracep->declBit(c+2520,"opentitan_soc_top intr_controller reg2hw\014 ie0(19)\014 q", false,-1);
        tracep->declBit(c+2521,"opentitan_soc_top intr_controller reg2hw\014 ie0(20)\014 q", false,-1);
        tracep->declBit(c+2522,"opentitan_soc_top intr_controller reg2hw\014 ie0(21)\014 q", false,-1);
        tracep->declBit(c+2523,"opentitan_soc_top intr_controller reg2hw\014 ie0(22)\014 q", false,-1);
        tracep->declBit(c+2524,"opentitan_soc_top intr_controller reg2hw\014 ie0(23)\014 q", false,-1);
        tracep->declBit(c+2525,"opentitan_soc_top intr_controller reg2hw\014 ie0(24)\014 q", false,-1);
        tracep->declBit(c+2526,"opentitan_soc_top intr_controller reg2hw\014 ie0(25)\014 q", false,-1);
        tracep->declBit(c+2527,"opentitan_soc_top intr_controller reg2hw\014 ie0(26)\014 q", false,-1);
        tracep->declBit(c+2528,"opentitan_soc_top intr_controller reg2hw\014 ie0(27)\014 q", false,-1);
        tracep->declBit(c+2529,"opentitan_soc_top intr_controller reg2hw\014 ie0(28)\014 q", false,-1);
        tracep->declBit(c+2530,"opentitan_soc_top intr_controller reg2hw\014 ie0(29)\014 q", false,-1);
        tracep->declBit(c+2531,"opentitan_soc_top intr_controller reg2hw\014 ie0(30)\014 q", false,-1);
        tracep->declBit(c+2532,"opentitan_soc_top intr_controller reg2hw\014 ie0(31)\014 q", false,-1);
        tracep->declBus(c+2533,"opentitan_soc_top intr_controller reg2hw\014 threshold0\014 q", false,-1, 2,0);
        tracep->declBus(c+2534,"opentitan_soc_top intr_controller reg2hw\014 cc0\014 q", false,-1, 5,0);
        tracep->declBit(c+2535,"opentitan_soc_top intr_controller reg2hw\014 cc0\014 qe", false,-1);
        tracep->declBit(c+2536,"opentitan_soc_top intr_controller reg2hw\014 cc0\014 re", false,-1);
        tracep->declBit(c+2537,"opentitan_soc_top intr_controller reg2hw\014 msip0\014 q", false,-1);
        tracep->declBit(c+2741,"opentitan_soc_top intr_controller hw2reg\014 ip(0)\014 d", false,-1);
        tracep->declBit(c+2742,"opentitan_soc_top intr_controller hw2reg\014 ip(0)\014 de", false,-1);
        tracep->declBit(c+2743,"opentitan_soc_top intr_controller hw2reg\014 ip(1)\014 d", false,-1);
        tracep->declBit(c+2744,"opentitan_soc_top intr_controller hw2reg\014 ip(1)\014 de", false,-1);
        tracep->declBit(c+2745,"opentitan_soc_top intr_controller hw2reg\014 ip(2)\014 d", false,-1);
        tracep->declBit(c+2746,"opentitan_soc_top intr_controller hw2reg\014 ip(2)\014 de", false,-1);
        tracep->declBit(c+2747,"opentitan_soc_top intr_controller hw2reg\014 ip(3)\014 d", false,-1);
        tracep->declBit(c+2748,"opentitan_soc_top intr_controller hw2reg\014 ip(3)\014 de", false,-1);
        tracep->declBit(c+2749,"opentitan_soc_top intr_controller hw2reg\014 ip(4)\014 d", false,-1);
        tracep->declBit(c+2750,"opentitan_soc_top intr_controller hw2reg\014 ip(4)\014 de", false,-1);
        tracep->declBit(c+2751,"opentitan_soc_top intr_controller hw2reg\014 ip(5)\014 d", false,-1);
        tracep->declBit(c+2752,"opentitan_soc_top intr_controller hw2reg\014 ip(5)\014 de", false,-1);
        tracep->declBit(c+2753,"opentitan_soc_top intr_controller hw2reg\014 ip(6)\014 d", false,-1);
        tracep->declBit(c+2754,"opentitan_soc_top intr_controller hw2reg\014 ip(6)\014 de", false,-1);
        tracep->declBit(c+2755,"opentitan_soc_top intr_controller hw2reg\014 ip(7)\014 d", false,-1);
        tracep->declBit(c+2756,"opentitan_soc_top intr_controller hw2reg\014 ip(7)\014 de", false,-1);
        tracep->declBit(c+2757,"opentitan_soc_top intr_controller hw2reg\014 ip(8)\014 d", false,-1);
        tracep->declBit(c+2758,"opentitan_soc_top intr_controller hw2reg\014 ip(8)\014 de", false,-1);
        tracep->declBit(c+2759,"opentitan_soc_top intr_controller hw2reg\014 ip(9)\014 d", false,-1);
        tracep->declBit(c+2760,"opentitan_soc_top intr_controller hw2reg\014 ip(9)\014 de", false,-1);
        tracep->declBit(c+2761,"opentitan_soc_top intr_controller hw2reg\014 ip(10)\014 d", false,-1);
        tracep->declBit(c+2762,"opentitan_soc_top intr_controller hw2reg\014 ip(10)\014 de", false,-1);
        tracep->declBit(c+2763,"opentitan_soc_top intr_controller hw2reg\014 ip(11)\014 d", false,-1);
        tracep->declBit(c+2764,"opentitan_soc_top intr_controller hw2reg\014 ip(11)\014 de", false,-1);
        tracep->declBit(c+2765,"opentitan_soc_top intr_controller hw2reg\014 ip(12)\014 d", false,-1);
        tracep->declBit(c+2766,"opentitan_soc_top intr_controller hw2reg\014 ip(12)\014 de", false,-1);
        tracep->declBit(c+2767,"opentitan_soc_top intr_controller hw2reg\014 ip(13)\014 d", false,-1);
        tracep->declBit(c+2768,"opentitan_soc_top intr_controller hw2reg\014 ip(13)\014 de", false,-1);
        tracep->declBit(c+2769,"opentitan_soc_top intr_controller hw2reg\014 ip(14)\014 d", false,-1);
        tracep->declBit(c+2770,"opentitan_soc_top intr_controller hw2reg\014 ip(14)\014 de", false,-1);
        tracep->declBit(c+2771,"opentitan_soc_top intr_controller hw2reg\014 ip(15)\014 d", false,-1);
        tracep->declBit(c+2772,"opentitan_soc_top intr_controller hw2reg\014 ip(15)\014 de", false,-1);
        tracep->declBit(c+2773,"opentitan_soc_top intr_controller hw2reg\014 ip(16)\014 d", false,-1);
        tracep->declBit(c+2774,"opentitan_soc_top intr_controller hw2reg\014 ip(16)\014 de", false,-1);
        tracep->declBit(c+2775,"opentitan_soc_top intr_controller hw2reg\014 ip(17)\014 d", false,-1);
        tracep->declBit(c+2776,"opentitan_soc_top intr_controller hw2reg\014 ip(17)\014 de", false,-1);
        tracep->declBit(c+2777,"opentitan_soc_top intr_controller hw2reg\014 ip(18)\014 d", false,-1);
        tracep->declBit(c+2778,"opentitan_soc_top intr_controller hw2reg\014 ip(18)\014 de", false,-1);
        tracep->declBit(c+2779,"opentitan_soc_top intr_controller hw2reg\014 ip(19)\014 d", false,-1);
        tracep->declBit(c+2780,"opentitan_soc_top intr_controller hw2reg\014 ip(19)\014 de", false,-1);
        tracep->declBit(c+2781,"opentitan_soc_top intr_controller hw2reg\014 ip(20)\014 d", false,-1);
        tracep->declBit(c+2782,"opentitan_soc_top intr_controller hw2reg\014 ip(20)\014 de", false,-1);
        tracep->declBit(c+2783,"opentitan_soc_top intr_controller hw2reg\014 ip(21)\014 d", false,-1);
        tracep->declBit(c+2784,"opentitan_soc_top intr_controller hw2reg\014 ip(21)\014 de", false,-1);
        tracep->declBit(c+2785,"opentitan_soc_top intr_controller hw2reg\014 ip(22)\014 d", false,-1);
        tracep->declBit(c+2786,"opentitan_soc_top intr_controller hw2reg\014 ip(22)\014 de", false,-1);
        tracep->declBit(c+2787,"opentitan_soc_top intr_controller hw2reg\014 ip(23)\014 d", false,-1);
        tracep->declBit(c+2788,"opentitan_soc_top intr_controller hw2reg\014 ip(23)\014 de", false,-1);
        tracep->declBit(c+2789,"opentitan_soc_top intr_controller hw2reg\014 ip(24)\014 d", false,-1);
        tracep->declBit(c+2790,"opentitan_soc_top intr_controller hw2reg\014 ip(24)\014 de", false,-1);
        tracep->declBit(c+2791,"opentitan_soc_top intr_controller hw2reg\014 ip(25)\014 d", false,-1);
        tracep->declBit(c+2792,"opentitan_soc_top intr_controller hw2reg\014 ip(25)\014 de", false,-1);
        tracep->declBit(c+2793,"opentitan_soc_top intr_controller hw2reg\014 ip(26)\014 d", false,-1);
        tracep->declBit(c+2794,"opentitan_soc_top intr_controller hw2reg\014 ip(26)\014 de", false,-1);
        tracep->declBit(c+2795,"opentitan_soc_top intr_controller hw2reg\014 ip(27)\014 d", false,-1);
        tracep->declBit(c+2796,"opentitan_soc_top intr_controller hw2reg\014 ip(27)\014 de", false,-1);
        tracep->declBit(c+2797,"opentitan_soc_top intr_controller hw2reg\014 ip(28)\014 d", false,-1);
        tracep->declBit(c+2798,"opentitan_soc_top intr_controller hw2reg\014 ip(28)\014 de", false,-1);
        tracep->declBit(c+2799,"opentitan_soc_top intr_controller hw2reg\014 ip(29)\014 d", false,-1);
        tracep->declBit(c+2800,"opentitan_soc_top intr_controller hw2reg\014 ip(29)\014 de", false,-1);
        tracep->declBit(c+2801,"opentitan_soc_top intr_controller hw2reg\014 ip(30)\014 d", false,-1);
        tracep->declBit(c+2802,"opentitan_soc_top intr_controller hw2reg\014 ip(30)\014 de", false,-1);
        tracep->declBit(c+2803,"opentitan_soc_top intr_controller hw2reg\014 ip(31)\014 d", false,-1);
        tracep->declBit(c+2804,"opentitan_soc_top intr_controller hw2reg\014 ip(31)\014 de", false,-1);
        tracep->declBus(c+2805,"opentitan_soc_top intr_controller hw2reg\014 cc0\014 d", false,-1, 5,0);
        tracep->declBus(c+4946,"opentitan_soc_top intr_controller MAX_PRIO", false,-1, 31,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller PRIOW", false,-1, 31,0);
        tracep->declBus(c+3929,"opentitan_soc_top intr_controller le", false,-1, 31,0);
        tracep->declBus(c+483,"opentitan_soc_top intr_controller ip", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+4400+i*1,"opentitan_soc_top intr_controller ie", true,(i+0), 31,0);}}
        tracep->declBus(c+2538,"opentitan_soc_top intr_controller claim_re", false,-1, 0,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+2806+i*1,"opentitan_soc_top intr_controller claim_id", true,(i+0), 4,0);}}
        tracep->declBus(c+3701,"opentitan_soc_top intr_controller claim", false,-1, 31,0);
        tracep->declBus(c+2539,"opentitan_soc_top intr_controller complete_we", false,-1, 0,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+3702+i*1,"opentitan_soc_top intr_controller complete_id", true,(i+0), 4,0);}}
        tracep->declBus(c+3703,"opentitan_soc_top intr_controller complete", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+2807+i*1,"opentitan_soc_top intr_controller cc_id", true,(i+0), 4,0);}}
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+3106+i*1,"opentitan_soc_top intr_controller prio", true,(i+0), 2,0);}}
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+3704+i*1,"opentitan_soc_top intr_controller threshold", true,(i+0), 2,0);}}
        tracep->declBus(c+4578,"opentitan_soc_top intr_controller unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+4578,"opentitan_soc_top intr_controller unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+4923,"opentitan_soc_top intr_controller u_gateway N_SOURCE", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_gateway clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_gateway rst_ni", false,-1);
        tracep->declBus(c+4399,"opentitan_soc_top intr_controller u_gateway src_i", false,-1, 31,0);
        tracep->declBus(c+3929,"opentitan_soc_top intr_controller u_gateway le_i", false,-1, 31,0);
        tracep->declBus(c+3701,"opentitan_soc_top intr_controller u_gateway claim_i", false,-1, 31,0);
        tracep->declBus(c+3703,"opentitan_soc_top intr_controller u_gateway complete_i", false,-1, 31,0);
        tracep->declBus(c+483,"opentitan_soc_top intr_controller u_gateway ip_o", false,-1, 31,0);
        tracep->declBus(c+3386,"opentitan_soc_top intr_controller u_gateway ia", false,-1, 31,0);
        tracep->declBus(c+3930,"opentitan_soc_top intr_controller u_gateway set", false,-1, 31,0);
        tracep->declBus(c+3374,"opentitan_soc_top intr_controller u_gateway src_q", false,-1, 31,0);
        tracep->declBus(c+4580,"opentitan_soc_top intr_controller u_gateway unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg rst_ni", false,-1);
        tracep->declBit(c+1819,"opentitan_soc_top intr_controller u_reg tl_i\014 a_valid", false,-1);
        tracep->declBus(c+1820,"opentitan_soc_top intr_controller u_reg tl_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1821,"opentitan_soc_top intr_controller u_reg tl_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1822,"opentitan_soc_top intr_controller u_reg tl_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1823,"opentitan_soc_top intr_controller u_reg tl_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1824,"opentitan_soc_top intr_controller u_reg tl_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1825,"opentitan_soc_top intr_controller u_reg tl_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1826,"opentitan_soc_top intr_controller u_reg tl_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1827,"opentitan_soc_top intr_controller u_reg tl_i\014 d_ready", false,-1);
        tracep->declBit(c+351,"opentitan_soc_top intr_controller u_reg tl_o\014 d_valid", false,-1);
        tracep->declBus(c+352,"opentitan_soc_top intr_controller u_reg tl_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+353,"opentitan_soc_top intr_controller u_reg tl_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+354,"opentitan_soc_top intr_controller u_reg tl_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+355,"opentitan_soc_top intr_controller u_reg tl_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+356,"opentitan_soc_top intr_controller u_reg tl_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+357,"opentitan_soc_top intr_controller u_reg tl_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+358,"opentitan_soc_top intr_controller u_reg tl_o\014 d_error", false,-1);
        tracep->declBit(c+359,"opentitan_soc_top intr_controller u_reg tl_o\014 a_ready", false,-1);
        tracep->declBit(c+2437,"opentitan_soc_top intr_controller u_reg reg2hw\014 le(0)\014 q", false,-1);
        tracep->declBit(c+2438,"opentitan_soc_top intr_controller u_reg reg2hw\014 le(1)\014 q", false,-1);
        tracep->declBit(c+2439,"opentitan_soc_top intr_controller u_reg reg2hw\014 le(2)\014 q", false,-1);
        tracep->declBit(c+2440,"opentitan_soc_top intr_controller u_reg reg2hw\014 le(3)\014 q", false,-1);
        tracep->declBit(c+2441,"opentitan_soc_top intr_controller u_reg reg2hw\014 le(4)\014 q", false,-1);
        tracep->declBit(c+2442,"opentitan_soc_top intr_controller u_reg reg2hw\014 le(5)\014 q", false,-1);
        tracep->declBit(c+2443,"opentitan_soc_top intr_controller u_reg reg2hw\014 le(6)\014 q", false,-1);
        tracep->declBit(c+2444,"opentitan_soc_top intr_controller u_reg reg2hw\014 le(7)\014 q", false,-1);
        tracep->declBit(c+2445,"opentitan_soc_top intr_controller u_reg reg2hw\014 le(8)\014 q", false,-1);
        tracep->declBit(c+2446,"opentitan_soc_top intr_controller u_reg reg2hw\014 le(9)\014 q", false,-1);
        tracep->declBit(c+2447,"opentitan_soc_top intr_controller u_reg reg2hw\014 le(10)\014 q", false,-1);
        tracep->declBit(c+2448,"opentitan_soc_top intr_controller u_reg reg2hw\014 le(11)\014 q", false,-1);
        tracep->declBit(c+2449,"opentitan_soc_top intr_controller u_reg reg2hw\014 le(12)\014 q", false,-1);
        tracep->declBit(c+2450,"opentitan_soc_top intr_controller u_reg reg2hw\014 le(13)\014 q", false,-1);
        tracep->declBit(c+2451,"opentitan_soc_top intr_controller u_reg reg2hw\014 le(14)\014 q", false,-1);
        tracep->declBit(c+2452,"opentitan_soc_top intr_controller u_reg reg2hw\014 le(15)\014 q", false,-1);
        tracep->declBit(c+2453,"opentitan_soc_top intr_controller u_reg reg2hw\014 le(16)\014 q", false,-1);
        tracep->declBit(c+2454,"opentitan_soc_top intr_controller u_reg reg2hw\014 le(17)\014 q", false,-1);
        tracep->declBit(c+2455,"opentitan_soc_top intr_controller u_reg reg2hw\014 le(18)\014 q", false,-1);
        tracep->declBit(c+2456,"opentitan_soc_top intr_controller u_reg reg2hw\014 le(19)\014 q", false,-1);
        tracep->declBit(c+2457,"opentitan_soc_top intr_controller u_reg reg2hw\014 le(20)\014 q", false,-1);
        tracep->declBit(c+2458,"opentitan_soc_top intr_controller u_reg reg2hw\014 le(21)\014 q", false,-1);
        tracep->declBit(c+2459,"opentitan_soc_top intr_controller u_reg reg2hw\014 le(22)\014 q", false,-1);
        tracep->declBit(c+2460,"opentitan_soc_top intr_controller u_reg reg2hw\014 le(23)\014 q", false,-1);
        tracep->declBit(c+2461,"opentitan_soc_top intr_controller u_reg reg2hw\014 le(24)\014 q", false,-1);
        tracep->declBit(c+2462,"opentitan_soc_top intr_controller u_reg reg2hw\014 le(25)\014 q", false,-1);
        tracep->declBit(c+2463,"opentitan_soc_top intr_controller u_reg reg2hw\014 le(26)\014 q", false,-1);
        tracep->declBit(c+2464,"opentitan_soc_top intr_controller u_reg reg2hw\014 le(27)\014 q", false,-1);
        tracep->declBit(c+2465,"opentitan_soc_top intr_controller u_reg reg2hw\014 le(28)\014 q", false,-1);
        tracep->declBit(c+2466,"opentitan_soc_top intr_controller u_reg reg2hw\014 le(29)\014 q", false,-1);
        tracep->declBit(c+2467,"opentitan_soc_top intr_controller u_reg reg2hw\014 le(30)\014 q", false,-1);
        tracep->declBit(c+2468,"opentitan_soc_top intr_controller u_reg reg2hw\014 le(31)\014 q", false,-1);
        tracep->declBus(c+2469,"opentitan_soc_top intr_controller u_reg reg2hw\014 prio0\014 q", false,-1, 2,0);
        tracep->declBus(c+2470,"opentitan_soc_top intr_controller u_reg reg2hw\014 prio1\014 q", false,-1, 2,0);
        tracep->declBus(c+2471,"opentitan_soc_top intr_controller u_reg reg2hw\014 prio2\014 q", false,-1, 2,0);
        tracep->declBus(c+2472,"opentitan_soc_top intr_controller u_reg reg2hw\014 prio3\014 q", false,-1, 2,0);
        tracep->declBus(c+2473,"opentitan_soc_top intr_controller u_reg reg2hw\014 prio4\014 q", false,-1, 2,0);
        tracep->declBus(c+2474,"opentitan_soc_top intr_controller u_reg reg2hw\014 prio5\014 q", false,-1, 2,0);
        tracep->declBus(c+2475,"opentitan_soc_top intr_controller u_reg reg2hw\014 prio6\014 q", false,-1, 2,0);
        tracep->declBus(c+2476,"opentitan_soc_top intr_controller u_reg reg2hw\014 prio7\014 q", false,-1, 2,0);
        tracep->declBus(c+2477,"opentitan_soc_top intr_controller u_reg reg2hw\014 prio8\014 q", false,-1, 2,0);
        tracep->declBus(c+2478,"opentitan_soc_top intr_controller u_reg reg2hw\014 prio9\014 q", false,-1, 2,0);
        tracep->declBus(c+2479,"opentitan_soc_top intr_controller u_reg reg2hw\014 prio10\014 q", false,-1, 2,0);
        tracep->declBus(c+2480,"opentitan_soc_top intr_controller u_reg reg2hw\014 prio11\014 q", false,-1, 2,0);
        tracep->declBus(c+2481,"opentitan_soc_top intr_controller u_reg reg2hw\014 prio12\014 q", false,-1, 2,0);
        tracep->declBus(c+2482,"opentitan_soc_top intr_controller u_reg reg2hw\014 prio13\014 q", false,-1, 2,0);
        tracep->declBus(c+2483,"opentitan_soc_top intr_controller u_reg reg2hw\014 prio14\014 q", false,-1, 2,0);
        tracep->declBus(c+2484,"opentitan_soc_top intr_controller u_reg reg2hw\014 prio15\014 q", false,-1, 2,0);
        tracep->declBus(c+2485,"opentitan_soc_top intr_controller u_reg reg2hw\014 prio16\014 q", false,-1, 2,0);
        tracep->declBus(c+2486,"opentitan_soc_top intr_controller u_reg reg2hw\014 prio17\014 q", false,-1, 2,0);
        tracep->declBus(c+2487,"opentitan_soc_top intr_controller u_reg reg2hw\014 prio18\014 q", false,-1, 2,0);
        tracep->declBus(c+2488,"opentitan_soc_top intr_controller u_reg reg2hw\014 prio19\014 q", false,-1, 2,0);
        tracep->declBus(c+2489,"opentitan_soc_top intr_controller u_reg reg2hw\014 prio20\014 q", false,-1, 2,0);
        tracep->declBus(c+2490,"opentitan_soc_top intr_controller u_reg reg2hw\014 prio21\014 q", false,-1, 2,0);
        tracep->declBus(c+2491,"opentitan_soc_top intr_controller u_reg reg2hw\014 prio22\014 q", false,-1, 2,0);
        tracep->declBus(c+2492,"opentitan_soc_top intr_controller u_reg reg2hw\014 prio23\014 q", false,-1, 2,0);
        tracep->declBus(c+2493,"opentitan_soc_top intr_controller u_reg reg2hw\014 prio24\014 q", false,-1, 2,0);
        tracep->declBus(c+2494,"opentitan_soc_top intr_controller u_reg reg2hw\014 prio25\014 q", false,-1, 2,0);
        tracep->declBus(c+2495,"opentitan_soc_top intr_controller u_reg reg2hw\014 prio26\014 q", false,-1, 2,0);
        tracep->declBus(c+2496,"opentitan_soc_top intr_controller u_reg reg2hw\014 prio27\014 q", false,-1, 2,0);
        tracep->declBus(c+2497,"opentitan_soc_top intr_controller u_reg reg2hw\014 prio28\014 q", false,-1, 2,0);
        tracep->declBus(c+2498,"opentitan_soc_top intr_controller u_reg reg2hw\014 prio29\014 q", false,-1, 2,0);
        tracep->declBus(c+2499,"opentitan_soc_top intr_controller u_reg reg2hw\014 prio30\014 q", false,-1, 2,0);
        tracep->declBus(c+2500,"opentitan_soc_top intr_controller u_reg reg2hw\014 prio31\014 q", false,-1, 2,0);
        tracep->declBit(c+2501,"opentitan_soc_top intr_controller u_reg reg2hw\014 ie0(0)\014 q", false,-1);
        tracep->declBit(c+2502,"opentitan_soc_top intr_controller u_reg reg2hw\014 ie0(1)\014 q", false,-1);
        tracep->declBit(c+2503,"opentitan_soc_top intr_controller u_reg reg2hw\014 ie0(2)\014 q", false,-1);
        tracep->declBit(c+2504,"opentitan_soc_top intr_controller u_reg reg2hw\014 ie0(3)\014 q", false,-1);
        tracep->declBit(c+2505,"opentitan_soc_top intr_controller u_reg reg2hw\014 ie0(4)\014 q", false,-1);
        tracep->declBit(c+2506,"opentitan_soc_top intr_controller u_reg reg2hw\014 ie0(5)\014 q", false,-1);
        tracep->declBit(c+2507,"opentitan_soc_top intr_controller u_reg reg2hw\014 ie0(6)\014 q", false,-1);
        tracep->declBit(c+2508,"opentitan_soc_top intr_controller u_reg reg2hw\014 ie0(7)\014 q", false,-1);
        tracep->declBit(c+2509,"opentitan_soc_top intr_controller u_reg reg2hw\014 ie0(8)\014 q", false,-1);
        tracep->declBit(c+2510,"opentitan_soc_top intr_controller u_reg reg2hw\014 ie0(9)\014 q", false,-1);
        tracep->declBit(c+2511,"opentitan_soc_top intr_controller u_reg reg2hw\014 ie0(10)\014 q", false,-1);
        tracep->declBit(c+2512,"opentitan_soc_top intr_controller u_reg reg2hw\014 ie0(11)\014 q", false,-1);
        tracep->declBit(c+2513,"opentitan_soc_top intr_controller u_reg reg2hw\014 ie0(12)\014 q", false,-1);
        tracep->declBit(c+2514,"opentitan_soc_top intr_controller u_reg reg2hw\014 ie0(13)\014 q", false,-1);
        tracep->declBit(c+2515,"opentitan_soc_top intr_controller u_reg reg2hw\014 ie0(14)\014 q", false,-1);
        tracep->declBit(c+2516,"opentitan_soc_top intr_controller u_reg reg2hw\014 ie0(15)\014 q", false,-1);
        tracep->declBit(c+2517,"opentitan_soc_top intr_controller u_reg reg2hw\014 ie0(16)\014 q", false,-1);
        tracep->declBit(c+2518,"opentitan_soc_top intr_controller u_reg reg2hw\014 ie0(17)\014 q", false,-1);
        tracep->declBit(c+2519,"opentitan_soc_top intr_controller u_reg reg2hw\014 ie0(18)\014 q", false,-1);
        tracep->declBit(c+2520,"opentitan_soc_top intr_controller u_reg reg2hw\014 ie0(19)\014 q", false,-1);
        tracep->declBit(c+2521,"opentitan_soc_top intr_controller u_reg reg2hw\014 ie0(20)\014 q", false,-1);
        tracep->declBit(c+2522,"opentitan_soc_top intr_controller u_reg reg2hw\014 ie0(21)\014 q", false,-1);
        tracep->declBit(c+2523,"opentitan_soc_top intr_controller u_reg reg2hw\014 ie0(22)\014 q", false,-1);
        tracep->declBit(c+2524,"opentitan_soc_top intr_controller u_reg reg2hw\014 ie0(23)\014 q", false,-1);
        tracep->declBit(c+2525,"opentitan_soc_top intr_controller u_reg reg2hw\014 ie0(24)\014 q", false,-1);
        tracep->declBit(c+2526,"opentitan_soc_top intr_controller u_reg reg2hw\014 ie0(25)\014 q", false,-1);
        tracep->declBit(c+2527,"opentitan_soc_top intr_controller u_reg reg2hw\014 ie0(26)\014 q", false,-1);
        tracep->declBit(c+2528,"opentitan_soc_top intr_controller u_reg reg2hw\014 ie0(27)\014 q", false,-1);
        tracep->declBit(c+2529,"opentitan_soc_top intr_controller u_reg reg2hw\014 ie0(28)\014 q", false,-1);
        tracep->declBit(c+2530,"opentitan_soc_top intr_controller u_reg reg2hw\014 ie0(29)\014 q", false,-1);
        tracep->declBit(c+2531,"opentitan_soc_top intr_controller u_reg reg2hw\014 ie0(30)\014 q", false,-1);
        tracep->declBit(c+2532,"opentitan_soc_top intr_controller u_reg reg2hw\014 ie0(31)\014 q", false,-1);
        tracep->declBus(c+2533,"opentitan_soc_top intr_controller u_reg reg2hw\014 threshold0\014 q", false,-1, 2,0);
        tracep->declBus(c+2534,"opentitan_soc_top intr_controller u_reg reg2hw\014 cc0\014 q", false,-1, 5,0);
        tracep->declBit(c+2535,"opentitan_soc_top intr_controller u_reg reg2hw\014 cc0\014 qe", false,-1);
        tracep->declBit(c+2536,"opentitan_soc_top intr_controller u_reg reg2hw\014 cc0\014 re", false,-1);
        tracep->declBit(c+2537,"opentitan_soc_top intr_controller u_reg reg2hw\014 msip0\014 q", false,-1);
        tracep->declBit(c+2741,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(0)\014 d", false,-1);
        tracep->declBit(c+2742,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(0)\014 de", false,-1);
        tracep->declBit(c+2743,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(1)\014 d", false,-1);
        tracep->declBit(c+2744,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(1)\014 de", false,-1);
        tracep->declBit(c+2745,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(2)\014 d", false,-1);
        tracep->declBit(c+2746,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(2)\014 de", false,-1);
        tracep->declBit(c+2747,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(3)\014 d", false,-1);
        tracep->declBit(c+2748,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(3)\014 de", false,-1);
        tracep->declBit(c+2749,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(4)\014 d", false,-1);
        tracep->declBit(c+2750,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(4)\014 de", false,-1);
        tracep->declBit(c+2751,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(5)\014 d", false,-1);
        tracep->declBit(c+2752,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(5)\014 de", false,-1);
        tracep->declBit(c+2753,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(6)\014 d", false,-1);
        tracep->declBit(c+2754,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(6)\014 de", false,-1);
        tracep->declBit(c+2755,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(7)\014 d", false,-1);
        tracep->declBit(c+2756,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(7)\014 de", false,-1);
        tracep->declBit(c+2757,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(8)\014 d", false,-1);
        tracep->declBit(c+2758,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(8)\014 de", false,-1);
        tracep->declBit(c+2759,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(9)\014 d", false,-1);
        tracep->declBit(c+2760,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(9)\014 de", false,-1);
        tracep->declBit(c+2761,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(10)\014 d", false,-1);
        tracep->declBit(c+2762,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(10)\014 de", false,-1);
        tracep->declBit(c+2763,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(11)\014 d", false,-1);
        tracep->declBit(c+2764,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(11)\014 de", false,-1);
        tracep->declBit(c+2765,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(12)\014 d", false,-1);
        tracep->declBit(c+2766,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(12)\014 de", false,-1);
        tracep->declBit(c+2767,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(13)\014 d", false,-1);
        tracep->declBit(c+2768,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(13)\014 de", false,-1);
        tracep->declBit(c+2769,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(14)\014 d", false,-1);
        tracep->declBit(c+2770,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(14)\014 de", false,-1);
        tracep->declBit(c+2771,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(15)\014 d", false,-1);
        tracep->declBit(c+2772,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(15)\014 de", false,-1);
        tracep->declBit(c+2773,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(16)\014 d", false,-1);
        tracep->declBit(c+2774,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(16)\014 de", false,-1);
        tracep->declBit(c+2775,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(17)\014 d", false,-1);
        tracep->declBit(c+2776,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(17)\014 de", false,-1);
        tracep->declBit(c+2777,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(18)\014 d", false,-1);
        tracep->declBit(c+2778,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(18)\014 de", false,-1);
        tracep->declBit(c+2779,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(19)\014 d", false,-1);
        tracep->declBit(c+2780,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(19)\014 de", false,-1);
        tracep->declBit(c+2781,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(20)\014 d", false,-1);
        tracep->declBit(c+2782,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(20)\014 de", false,-1);
        tracep->declBit(c+2783,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(21)\014 d", false,-1);
        tracep->declBit(c+2784,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(21)\014 de", false,-1);
        tracep->declBit(c+2785,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(22)\014 d", false,-1);
        tracep->declBit(c+2786,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(22)\014 de", false,-1);
        tracep->declBit(c+2787,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(23)\014 d", false,-1);
        tracep->declBit(c+2788,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(23)\014 de", false,-1);
        tracep->declBit(c+2789,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(24)\014 d", false,-1);
        tracep->declBit(c+2790,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(24)\014 de", false,-1);
        tracep->declBit(c+2791,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(25)\014 d", false,-1);
        tracep->declBit(c+2792,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(25)\014 de", false,-1);
        tracep->declBit(c+2793,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(26)\014 d", false,-1);
        tracep->declBit(c+2794,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(26)\014 de", false,-1);
        tracep->declBit(c+2795,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(27)\014 d", false,-1);
        tracep->declBit(c+2796,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(27)\014 de", false,-1);
        tracep->declBit(c+2797,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(28)\014 d", false,-1);
        tracep->declBit(c+2798,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(28)\014 de", false,-1);
        tracep->declBit(c+2799,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(29)\014 d", false,-1);
        tracep->declBit(c+2800,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(29)\014 de", false,-1);
        tracep->declBit(c+2801,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(30)\014 d", false,-1);
        tracep->declBit(c+2802,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(30)\014 de", false,-1);
        tracep->declBit(c+2803,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(31)\014 d", false,-1);
        tracep->declBit(c+2804,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(31)\014 de", false,-1);
        tracep->declBus(c+2805,"opentitan_soc_top intr_controller u_reg hw2reg\014 cc0\014 d", false,-1, 5,0);
        tracep->declBit(c+4567,"opentitan_soc_top intr_controller u_reg devmode_i", false,-1);
        tracep->declBus(c+4947,"opentitan_soc_top intr_controller u_reg AW", false,-1, 31,0);
        tracep->declBus(c+4923,"opentitan_soc_top intr_controller u_reg DW", false,-1, 31,0);
        tracep->declBus(c+4924,"opentitan_soc_top intr_controller u_reg DBW", false,-1, 31,0);
        tracep->declBit(c+3015,"opentitan_soc_top intr_controller u_reg reg_we", false,-1);
        tracep->declBit(c+3016,"opentitan_soc_top intr_controller u_reg reg_re", false,-1);
        tracep->declBus(c+2123,"opentitan_soc_top intr_controller u_reg reg_addr", false,-1, 8,0);
        tracep->declBus(c+2124,"opentitan_soc_top intr_controller u_reg reg_wdata", false,-1, 31,0);
        tracep->declBus(c+2125,"opentitan_soc_top intr_controller u_reg reg_be", false,-1, 3,0);
        tracep->declBus(c+3705,"opentitan_soc_top intr_controller u_reg reg_rdata", false,-1, 31,0);
        tracep->declBit(c+2331,"opentitan_soc_top intr_controller u_reg reg_error", false,-1);
        tracep->declBit(c+2332,"opentitan_soc_top intr_controller u_reg addrmiss", false,-1);
        tracep->declBit(c+3017,"opentitan_soc_top intr_controller u_reg wr_err", false,-1);
        tracep->declBus(c+3705,"opentitan_soc_top intr_controller u_reg reg_rdata_next", false,-1, 31,0);
        tracep->declBit(c+1819,"opentitan_soc_top intr_controller u_reg tl_reg_h2d\014 a_valid", false,-1);
        tracep->declBus(c+1820,"opentitan_soc_top intr_controller u_reg tl_reg_h2d\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1821,"opentitan_soc_top intr_controller u_reg tl_reg_h2d\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1822,"opentitan_soc_top intr_controller u_reg tl_reg_h2d\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1823,"opentitan_soc_top intr_controller u_reg tl_reg_h2d\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1824,"opentitan_soc_top intr_controller u_reg tl_reg_h2d\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1825,"opentitan_soc_top intr_controller u_reg tl_reg_h2d\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1826,"opentitan_soc_top intr_controller u_reg tl_reg_h2d\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1827,"opentitan_soc_top intr_controller u_reg tl_reg_h2d\014 d_ready", false,-1);
        tracep->declBit(c+351,"opentitan_soc_top intr_controller u_reg tl_reg_d2h\014 d_valid", false,-1);
        tracep->declBus(c+352,"opentitan_soc_top intr_controller u_reg tl_reg_d2h\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+353,"opentitan_soc_top intr_controller u_reg tl_reg_d2h\014 d_param", false,-1, 2,0);
        tracep->declBus(c+354,"opentitan_soc_top intr_controller u_reg tl_reg_d2h\014 d_size", false,-1, 1,0);
        tracep->declBus(c+355,"opentitan_soc_top intr_controller u_reg tl_reg_d2h\014 d_source", false,-1, 7,0);
        tracep->declBus(c+356,"opentitan_soc_top intr_controller u_reg tl_reg_d2h\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+357,"opentitan_soc_top intr_controller u_reg tl_reg_d2h\014 d_data", false,-1, 31,0);
        tracep->declBit(c+358,"opentitan_soc_top intr_controller u_reg tl_reg_d2h\014 d_error", false,-1);
        tracep->declBit(c+359,"opentitan_soc_top intr_controller u_reg tl_reg_d2h\014 a_ready", false,-1);
        tracep->declBit(c+484,"opentitan_soc_top intr_controller u_reg ip_p_0_qs", false,-1);
        tracep->declBit(c+485,"opentitan_soc_top intr_controller u_reg ip_p_1_qs", false,-1);
        tracep->declBit(c+486,"opentitan_soc_top intr_controller u_reg ip_p_2_qs", false,-1);
        tracep->declBit(c+487,"opentitan_soc_top intr_controller u_reg ip_p_3_qs", false,-1);
        tracep->declBit(c+2656,"opentitan_soc_top intr_controller u_reg ip_p_4_qs", false,-1);
        tracep->declBit(c+2657,"opentitan_soc_top intr_controller u_reg ip_p_5_qs", false,-1);
        tracep->declBit(c+2658,"opentitan_soc_top intr_controller u_reg ip_p_6_qs", false,-1);
        tracep->declBit(c+2659,"opentitan_soc_top intr_controller u_reg ip_p_7_qs", false,-1);
        tracep->declBit(c+2660,"opentitan_soc_top intr_controller u_reg ip_p_8_qs", false,-1);
        tracep->declBit(c+2661,"opentitan_soc_top intr_controller u_reg ip_p_9_qs", false,-1);
        tracep->declBit(c+2662,"opentitan_soc_top intr_controller u_reg ip_p_10_qs", false,-1);
        tracep->declBit(c+2663,"opentitan_soc_top intr_controller u_reg ip_p_11_qs", false,-1);
        tracep->declBit(c+2664,"opentitan_soc_top intr_controller u_reg ip_p_12_qs", false,-1);
        tracep->declBit(c+2665,"opentitan_soc_top intr_controller u_reg ip_p_13_qs", false,-1);
        tracep->declBit(c+2666,"opentitan_soc_top intr_controller u_reg ip_p_14_qs", false,-1);
        tracep->declBit(c+2667,"opentitan_soc_top intr_controller u_reg ip_p_15_qs", false,-1);
        tracep->declBit(c+2668,"opentitan_soc_top intr_controller u_reg ip_p_16_qs", false,-1);
        tracep->declBit(c+2669,"opentitan_soc_top intr_controller u_reg ip_p_17_qs", false,-1);
        tracep->declBit(c+2670,"opentitan_soc_top intr_controller u_reg ip_p_18_qs", false,-1);
        tracep->declBit(c+2671,"opentitan_soc_top intr_controller u_reg ip_p_19_qs", false,-1);
        tracep->declBit(c+2672,"opentitan_soc_top intr_controller u_reg ip_p_20_qs", false,-1);
        tracep->declBit(c+2673,"opentitan_soc_top intr_controller u_reg ip_p_21_qs", false,-1);
        tracep->declBit(c+2674,"opentitan_soc_top intr_controller u_reg ip_p_22_qs", false,-1);
        tracep->declBit(c+2675,"opentitan_soc_top intr_controller u_reg ip_p_23_qs", false,-1);
        tracep->declBit(c+2676,"opentitan_soc_top intr_controller u_reg ip_p_24_qs", false,-1);
        tracep->declBit(c+2677,"opentitan_soc_top intr_controller u_reg ip_p_25_qs", false,-1);
        tracep->declBit(c+2678,"opentitan_soc_top intr_controller u_reg ip_p_26_qs", false,-1);
        tracep->declBit(c+2679,"opentitan_soc_top intr_controller u_reg ip_p_27_qs", false,-1);
        tracep->declBit(c+2680,"opentitan_soc_top intr_controller u_reg ip_p_28_qs", false,-1);
        tracep->declBit(c+2681,"opentitan_soc_top intr_controller u_reg ip_p_29_qs", false,-1);
        tracep->declBit(c+2682,"opentitan_soc_top intr_controller u_reg ip_p_30_qs", false,-1);
        tracep->declBit(c+2683,"opentitan_soc_top intr_controller u_reg ip_p_31_qs", false,-1);
        tracep->declBit(c+459,"opentitan_soc_top intr_controller u_reg le_le_0_qs", false,-1);
        tracep->declBit(c+2126,"opentitan_soc_top intr_controller u_reg le_le_0_wd", false,-1);
        tracep->declBit(c+3706,"opentitan_soc_top intr_controller u_reg le_le_0_we", false,-1);
        tracep->declBit(c+460,"opentitan_soc_top intr_controller u_reg le_le_1_qs", false,-1);
        tracep->declBit(c+2127,"opentitan_soc_top intr_controller u_reg le_le_1_wd", false,-1);
        tracep->declBit(c+3707,"opentitan_soc_top intr_controller u_reg le_le_1_we", false,-1);
        tracep->declBit(c+461,"opentitan_soc_top intr_controller u_reg le_le_2_qs", false,-1);
        tracep->declBit(c+2128,"opentitan_soc_top intr_controller u_reg le_le_2_wd", false,-1);
        tracep->declBit(c+3708,"opentitan_soc_top intr_controller u_reg le_le_2_we", false,-1);
        tracep->declBit(c+462,"opentitan_soc_top intr_controller u_reg le_le_3_qs", false,-1);
        tracep->declBit(c+2129,"opentitan_soc_top intr_controller u_reg le_le_3_wd", false,-1);
        tracep->declBit(c+3709,"opentitan_soc_top intr_controller u_reg le_le_3_we", false,-1);
        tracep->declBit(c+463,"opentitan_soc_top intr_controller u_reg le_le_4_qs", false,-1);
        tracep->declBit(c+2130,"opentitan_soc_top intr_controller u_reg le_le_4_wd", false,-1);
        tracep->declBit(c+3710,"opentitan_soc_top intr_controller u_reg le_le_4_we", false,-1);
        tracep->declBit(c+427,"opentitan_soc_top intr_controller u_reg le_le_5_qs", false,-1);
        tracep->declBit(c+2131,"opentitan_soc_top intr_controller u_reg le_le_5_wd", false,-1);
        tracep->declBit(c+3711,"opentitan_soc_top intr_controller u_reg le_le_5_we", false,-1);
        tracep->declBit(c+428,"opentitan_soc_top intr_controller u_reg le_le_6_qs", false,-1);
        tracep->declBit(c+2132,"opentitan_soc_top intr_controller u_reg le_le_6_wd", false,-1);
        tracep->declBit(c+3712,"opentitan_soc_top intr_controller u_reg le_le_6_we", false,-1);
        tracep->declBit(c+429,"opentitan_soc_top intr_controller u_reg le_le_7_qs", false,-1);
        tracep->declBit(c+2133,"opentitan_soc_top intr_controller u_reg le_le_7_wd", false,-1);
        tracep->declBit(c+3713,"opentitan_soc_top intr_controller u_reg le_le_7_we", false,-1);
        tracep->declBit(c+430,"opentitan_soc_top intr_controller u_reg le_le_8_qs", false,-1);
        tracep->declBit(c+2134,"opentitan_soc_top intr_controller u_reg le_le_8_wd", false,-1);
        tracep->declBit(c+3714,"opentitan_soc_top intr_controller u_reg le_le_8_we", false,-1);
        tracep->declBit(c+431,"opentitan_soc_top intr_controller u_reg le_le_9_qs", false,-1);
        tracep->declBit(c+2135,"opentitan_soc_top intr_controller u_reg le_le_9_wd", false,-1);
        tracep->declBit(c+3715,"opentitan_soc_top intr_controller u_reg le_le_9_we", false,-1);
        tracep->declBit(c+432,"opentitan_soc_top intr_controller u_reg le_le_10_qs", false,-1);
        tracep->declBit(c+2136,"opentitan_soc_top intr_controller u_reg le_le_10_wd", false,-1);
        tracep->declBit(c+3716,"opentitan_soc_top intr_controller u_reg le_le_10_we", false,-1);
        tracep->declBit(c+433,"opentitan_soc_top intr_controller u_reg le_le_11_qs", false,-1);
        tracep->declBit(c+2137,"opentitan_soc_top intr_controller u_reg le_le_11_wd", false,-1);
        tracep->declBit(c+3717,"opentitan_soc_top intr_controller u_reg le_le_11_we", false,-1);
        tracep->declBit(c+434,"opentitan_soc_top intr_controller u_reg le_le_12_qs", false,-1);
        tracep->declBit(c+2138,"opentitan_soc_top intr_controller u_reg le_le_12_wd", false,-1);
        tracep->declBit(c+3718,"opentitan_soc_top intr_controller u_reg le_le_12_we", false,-1);
        tracep->declBit(c+435,"opentitan_soc_top intr_controller u_reg le_le_13_qs", false,-1);
        tracep->declBit(c+2139,"opentitan_soc_top intr_controller u_reg le_le_13_wd", false,-1);
        tracep->declBit(c+3719,"opentitan_soc_top intr_controller u_reg le_le_13_we", false,-1);
        tracep->declBit(c+436,"opentitan_soc_top intr_controller u_reg le_le_14_qs", false,-1);
        tracep->declBit(c+2140,"opentitan_soc_top intr_controller u_reg le_le_14_wd", false,-1);
        tracep->declBit(c+3720,"opentitan_soc_top intr_controller u_reg le_le_14_we", false,-1);
        tracep->declBit(c+437,"opentitan_soc_top intr_controller u_reg le_le_15_qs", false,-1);
        tracep->declBit(c+2141,"opentitan_soc_top intr_controller u_reg le_le_15_wd", false,-1);
        tracep->declBit(c+3721,"opentitan_soc_top intr_controller u_reg le_le_15_we", false,-1);
        tracep->declBit(c+438,"opentitan_soc_top intr_controller u_reg le_le_16_qs", false,-1);
        tracep->declBit(c+2142,"opentitan_soc_top intr_controller u_reg le_le_16_wd", false,-1);
        tracep->declBit(c+3722,"opentitan_soc_top intr_controller u_reg le_le_16_we", false,-1);
        tracep->declBit(c+407,"opentitan_soc_top intr_controller u_reg le_le_17_qs", false,-1);
        tracep->declBit(c+2143,"opentitan_soc_top intr_controller u_reg le_le_17_wd", false,-1);
        tracep->declBit(c+3723,"opentitan_soc_top intr_controller u_reg le_le_17_we", false,-1);
        tracep->declBit(c+408,"opentitan_soc_top intr_controller u_reg le_le_18_qs", false,-1);
        tracep->declBit(c+2144,"opentitan_soc_top intr_controller u_reg le_le_18_wd", false,-1);
        tracep->declBit(c+3724,"opentitan_soc_top intr_controller u_reg le_le_18_we", false,-1);
        tracep->declBit(c+362,"opentitan_soc_top intr_controller u_reg le_le_19_qs", false,-1);
        tracep->declBit(c+2145,"opentitan_soc_top intr_controller u_reg le_le_19_wd", false,-1);
        tracep->declBit(c+3725,"opentitan_soc_top intr_controller u_reg le_le_19_we", false,-1);
        tracep->declBit(c+363,"opentitan_soc_top intr_controller u_reg le_le_20_qs", false,-1);
        tracep->declBit(c+2146,"opentitan_soc_top intr_controller u_reg le_le_20_wd", false,-1);
        tracep->declBit(c+3726,"opentitan_soc_top intr_controller u_reg le_le_20_we", false,-1);
        tracep->declBit(c+364,"opentitan_soc_top intr_controller u_reg le_le_21_qs", false,-1);
        tracep->declBit(c+2147,"opentitan_soc_top intr_controller u_reg le_le_21_wd", false,-1);
        tracep->declBit(c+3727,"opentitan_soc_top intr_controller u_reg le_le_21_we", false,-1);
        tracep->declBit(c+365,"opentitan_soc_top intr_controller u_reg le_le_22_qs", false,-1);
        tracep->declBit(c+2148,"opentitan_soc_top intr_controller u_reg le_le_22_wd", false,-1);
        tracep->declBit(c+3728,"opentitan_soc_top intr_controller u_reg le_le_22_we", false,-1);
        tracep->declBit(c+366,"opentitan_soc_top intr_controller u_reg le_le_23_qs", false,-1);
        tracep->declBit(c+2149,"opentitan_soc_top intr_controller u_reg le_le_23_wd", false,-1);
        tracep->declBit(c+3729,"opentitan_soc_top intr_controller u_reg le_le_23_we", false,-1);
        tracep->declBit(c+367,"opentitan_soc_top intr_controller u_reg le_le_24_qs", false,-1);
        tracep->declBit(c+2150,"opentitan_soc_top intr_controller u_reg le_le_24_wd", false,-1);
        tracep->declBit(c+3730,"opentitan_soc_top intr_controller u_reg le_le_24_we", false,-1);
        tracep->declBit(c+368,"opentitan_soc_top intr_controller u_reg le_le_25_qs", false,-1);
        tracep->declBit(c+2151,"opentitan_soc_top intr_controller u_reg le_le_25_wd", false,-1);
        tracep->declBit(c+3731,"opentitan_soc_top intr_controller u_reg le_le_25_we", false,-1);
        tracep->declBit(c+369,"opentitan_soc_top intr_controller u_reg le_le_26_qs", false,-1);
        tracep->declBit(c+2152,"opentitan_soc_top intr_controller u_reg le_le_26_wd", false,-1);
        tracep->declBit(c+3732,"opentitan_soc_top intr_controller u_reg le_le_26_we", false,-1);
        tracep->declBit(c+464,"opentitan_soc_top intr_controller u_reg le_le_27_qs", false,-1);
        tracep->declBit(c+2153,"opentitan_soc_top intr_controller u_reg le_le_27_wd", false,-1);
        tracep->declBit(c+3733,"opentitan_soc_top intr_controller u_reg le_le_27_we", false,-1);
        tracep->declBit(c+465,"opentitan_soc_top intr_controller u_reg le_le_28_qs", false,-1);
        tracep->declBit(c+2154,"opentitan_soc_top intr_controller u_reg le_le_28_wd", false,-1);
        tracep->declBit(c+3734,"opentitan_soc_top intr_controller u_reg le_le_28_we", false,-1);
        tracep->declBit(c+466,"opentitan_soc_top intr_controller u_reg le_le_29_qs", false,-1);
        tracep->declBit(c+2155,"opentitan_soc_top intr_controller u_reg le_le_29_wd", false,-1);
        tracep->declBit(c+3735,"opentitan_soc_top intr_controller u_reg le_le_29_we", false,-1);
        tracep->declBit(c+467,"opentitan_soc_top intr_controller u_reg le_le_30_qs", false,-1);
        tracep->declBit(c+2156,"opentitan_soc_top intr_controller u_reg le_le_30_wd", false,-1);
        tracep->declBit(c+3736,"opentitan_soc_top intr_controller u_reg le_le_30_we", false,-1);
        tracep->declBit(c+370,"opentitan_soc_top intr_controller u_reg le_le_31_qs", false,-1);
        tracep->declBit(c+2157,"opentitan_soc_top intr_controller u_reg le_le_31_wd", false,-1);
        tracep->declBit(c+3737,"opentitan_soc_top intr_controller u_reg le_le_31_we", false,-1);
        tracep->declBus(c+409,"opentitan_soc_top intr_controller u_reg prio0_qs", false,-1, 2,0);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg prio0_wd", false,-1, 2,0);
        tracep->declBit(c+3738,"opentitan_soc_top intr_controller u_reg prio0_we", false,-1);
        tracep->declBus(c+410,"opentitan_soc_top intr_controller u_reg prio1_qs", false,-1, 2,0);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg prio1_wd", false,-1, 2,0);
        tracep->declBit(c+3739,"opentitan_soc_top intr_controller u_reg prio1_we", false,-1);
        tracep->declBus(c+411,"opentitan_soc_top intr_controller u_reg prio2_qs", false,-1, 2,0);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg prio2_wd", false,-1, 2,0);
        tracep->declBit(c+3740,"opentitan_soc_top intr_controller u_reg prio2_we", false,-1);
        tracep->declBus(c+412,"opentitan_soc_top intr_controller u_reg prio3_qs", false,-1, 2,0);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg prio3_wd", false,-1, 2,0);
        tracep->declBit(c+3741,"opentitan_soc_top intr_controller u_reg prio3_we", false,-1);
        tracep->declBus(c+413,"opentitan_soc_top intr_controller u_reg prio4_qs", false,-1, 2,0);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg prio4_wd", false,-1, 2,0);
        tracep->declBit(c+3742,"opentitan_soc_top intr_controller u_reg prio4_we", false,-1);
        tracep->declBus(c+371,"opentitan_soc_top intr_controller u_reg prio5_qs", false,-1, 2,0);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg prio5_wd", false,-1, 2,0);
        tracep->declBit(c+3743,"opentitan_soc_top intr_controller u_reg prio5_we", false,-1);
        tracep->declBus(c+372,"opentitan_soc_top intr_controller u_reg prio6_qs", false,-1, 2,0);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg prio6_wd", false,-1, 2,0);
        tracep->declBit(c+3744,"opentitan_soc_top intr_controller u_reg prio6_we", false,-1);
        tracep->declBus(c+4401,"opentitan_soc_top intr_controller u_reg prio7_qs", false,-1, 2,0);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg prio7_wd", false,-1, 2,0);
        tracep->declBit(c+2333,"opentitan_soc_top intr_controller u_reg prio7_we", false,-1);
        tracep->declBus(c+468,"opentitan_soc_top intr_controller u_reg prio8_qs", false,-1, 2,0);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg prio8_wd", false,-1, 2,0);
        tracep->declBit(c+3745,"opentitan_soc_top intr_controller u_reg prio8_we", false,-1);
        tracep->declBus(c+414,"opentitan_soc_top intr_controller u_reg prio9_qs", false,-1, 2,0);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg prio9_wd", false,-1, 2,0);
        tracep->declBit(c+3746,"opentitan_soc_top intr_controller u_reg prio9_we", false,-1);
        tracep->declBus(c+469,"opentitan_soc_top intr_controller u_reg prio10_qs", false,-1, 2,0);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg prio10_wd", false,-1, 2,0);
        tracep->declBit(c+3747,"opentitan_soc_top intr_controller u_reg prio10_we", false,-1);
        tracep->declBus(c+470,"opentitan_soc_top intr_controller u_reg prio11_qs", false,-1, 2,0);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg prio11_wd", false,-1, 2,0);
        tracep->declBit(c+3748,"opentitan_soc_top intr_controller u_reg prio11_we", false,-1);
        tracep->declBus(c+471,"opentitan_soc_top intr_controller u_reg prio12_qs", false,-1, 2,0);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg prio12_wd", false,-1, 2,0);
        tracep->declBit(c+3749,"opentitan_soc_top intr_controller u_reg prio12_we", false,-1);
        tracep->declBus(c+439,"opentitan_soc_top intr_controller u_reg prio13_qs", false,-1, 2,0);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg prio13_wd", false,-1, 2,0);
        tracep->declBit(c+3750,"opentitan_soc_top intr_controller u_reg prio13_we", false,-1);
        tracep->declBus(c+440,"opentitan_soc_top intr_controller u_reg prio14_qs", false,-1, 2,0);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg prio14_wd", false,-1, 2,0);
        tracep->declBit(c+3751,"opentitan_soc_top intr_controller u_reg prio14_we", false,-1);
        tracep->declBus(c+472,"opentitan_soc_top intr_controller u_reg prio15_qs", false,-1, 2,0);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg prio15_wd", false,-1, 2,0);
        tracep->declBit(c+3752,"opentitan_soc_top intr_controller u_reg prio15_we", false,-1);
        tracep->declBus(c+473,"opentitan_soc_top intr_controller u_reg prio16_qs", false,-1, 2,0);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg prio16_wd", false,-1, 2,0);
        tracep->declBit(c+3753,"opentitan_soc_top intr_controller u_reg prio16_we", false,-1);
        tracep->declBus(c+474,"opentitan_soc_top intr_controller u_reg prio17_qs", false,-1, 2,0);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg prio17_wd", false,-1, 2,0);
        tracep->declBit(c+3754,"opentitan_soc_top intr_controller u_reg prio17_we", false,-1);
        tracep->declBus(c+475,"opentitan_soc_top intr_controller u_reg prio18_qs", false,-1, 2,0);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg prio18_wd", false,-1, 2,0);
        tracep->declBit(c+3755,"opentitan_soc_top intr_controller u_reg prio18_we", false,-1);
        tracep->declBus(c+441,"opentitan_soc_top intr_controller u_reg prio19_qs", false,-1, 2,0);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg prio19_wd", false,-1, 2,0);
        tracep->declBit(c+3756,"opentitan_soc_top intr_controller u_reg prio19_we", false,-1);
        tracep->declBus(c+442,"opentitan_soc_top intr_controller u_reg prio20_qs", false,-1, 2,0);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg prio20_wd", false,-1, 2,0);
        tracep->declBit(c+3757,"opentitan_soc_top intr_controller u_reg prio20_we", false,-1);
        tracep->declBus(c+443,"opentitan_soc_top intr_controller u_reg prio21_qs", false,-1, 2,0);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg prio21_wd", false,-1, 2,0);
        tracep->declBit(c+3758,"opentitan_soc_top intr_controller u_reg prio21_we", false,-1);
        tracep->declBus(c+444,"opentitan_soc_top intr_controller u_reg prio22_qs", false,-1, 2,0);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg prio22_wd", false,-1, 2,0);
        tracep->declBit(c+3759,"opentitan_soc_top intr_controller u_reg prio22_we", false,-1);
        tracep->declBus(c+445,"opentitan_soc_top intr_controller u_reg prio23_qs", false,-1, 2,0);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg prio23_wd", false,-1, 2,0);
        tracep->declBit(c+3760,"opentitan_soc_top intr_controller u_reg prio23_we", false,-1);
        tracep->declBus(c+446,"opentitan_soc_top intr_controller u_reg prio24_qs", false,-1, 2,0);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg prio24_wd", false,-1, 2,0);
        tracep->declBit(c+3761,"opentitan_soc_top intr_controller u_reg prio24_we", false,-1);
        tracep->declBus(c+447,"opentitan_soc_top intr_controller u_reg prio25_qs", false,-1, 2,0);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg prio25_wd", false,-1, 2,0);
        tracep->declBit(c+3762,"opentitan_soc_top intr_controller u_reg prio25_we", false,-1);
        tracep->declBus(c+415,"opentitan_soc_top intr_controller u_reg prio26_qs", false,-1, 2,0);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg prio26_wd", false,-1, 2,0);
        tracep->declBit(c+3763,"opentitan_soc_top intr_controller u_reg prio26_we", false,-1);
        tracep->declBus(c+416,"opentitan_soc_top intr_controller u_reg prio27_qs", false,-1, 2,0);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg prio27_wd", false,-1, 2,0);
        tracep->declBit(c+3764,"opentitan_soc_top intr_controller u_reg prio27_we", false,-1);
        tracep->declBus(c+448,"opentitan_soc_top intr_controller u_reg prio28_qs", false,-1, 2,0);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg prio28_wd", false,-1, 2,0);
        tracep->declBit(c+3765,"opentitan_soc_top intr_controller u_reg prio28_we", false,-1);
        tracep->declBus(c+417,"opentitan_soc_top intr_controller u_reg prio29_qs", false,-1, 2,0);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg prio29_wd", false,-1, 2,0);
        tracep->declBit(c+3766,"opentitan_soc_top intr_controller u_reg prio29_we", false,-1);
        tracep->declBus(c+418,"opentitan_soc_top intr_controller u_reg prio30_qs", false,-1, 2,0);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg prio30_wd", false,-1, 2,0);
        tracep->declBit(c+3767,"opentitan_soc_top intr_controller u_reg prio30_we", false,-1);
        tracep->declBus(c+419,"opentitan_soc_top intr_controller u_reg prio31_qs", false,-1, 2,0);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg prio31_wd", false,-1, 2,0);
        tracep->declBit(c+3768,"opentitan_soc_top intr_controller u_reg prio31_we", false,-1);
        tracep->declBit(c+373,"opentitan_soc_top intr_controller u_reg ie0_e_0_qs", false,-1);
        tracep->declBit(c+2126,"opentitan_soc_top intr_controller u_reg ie0_e_0_wd", false,-1);
        tracep->declBit(c+3769,"opentitan_soc_top intr_controller u_reg ie0_e_0_we", false,-1);
        tracep->declBit(c+374,"opentitan_soc_top intr_controller u_reg ie0_e_1_qs", false,-1);
        tracep->declBit(c+2127,"opentitan_soc_top intr_controller u_reg ie0_e_1_wd", false,-1);
        tracep->declBit(c+3770,"opentitan_soc_top intr_controller u_reg ie0_e_1_we", false,-1);
        tracep->declBit(c+375,"opentitan_soc_top intr_controller u_reg ie0_e_2_qs", false,-1);
        tracep->declBit(c+2128,"opentitan_soc_top intr_controller u_reg ie0_e_2_wd", false,-1);
        tracep->declBit(c+3771,"opentitan_soc_top intr_controller u_reg ie0_e_2_we", false,-1);
        tracep->declBit(c+376,"opentitan_soc_top intr_controller u_reg ie0_e_3_qs", false,-1);
        tracep->declBit(c+2129,"opentitan_soc_top intr_controller u_reg ie0_e_3_wd", false,-1);
        tracep->declBit(c+3772,"opentitan_soc_top intr_controller u_reg ie0_e_3_we", false,-1);
        tracep->declBit(c+476,"opentitan_soc_top intr_controller u_reg ie0_e_4_qs", false,-1);
        tracep->declBit(c+2130,"opentitan_soc_top intr_controller u_reg ie0_e_4_wd", false,-1);
        tracep->declBit(c+3773,"opentitan_soc_top intr_controller u_reg ie0_e_4_we", false,-1);
        tracep->declBit(c+477,"opentitan_soc_top intr_controller u_reg ie0_e_5_qs", false,-1);
        tracep->declBit(c+2131,"opentitan_soc_top intr_controller u_reg ie0_e_5_wd", false,-1);
        tracep->declBit(c+3774,"opentitan_soc_top intr_controller u_reg ie0_e_5_we", false,-1);
        tracep->declBit(c+478,"opentitan_soc_top intr_controller u_reg ie0_e_6_qs", false,-1);
        tracep->declBit(c+2132,"opentitan_soc_top intr_controller u_reg ie0_e_6_wd", false,-1);
        tracep->declBit(c+3775,"opentitan_soc_top intr_controller u_reg ie0_e_6_we", false,-1);
        tracep->declBit(c+479,"opentitan_soc_top intr_controller u_reg ie0_e_7_qs", false,-1);
        tracep->declBit(c+2133,"opentitan_soc_top intr_controller u_reg ie0_e_7_wd", false,-1);
        tracep->declBit(c+3776,"opentitan_soc_top intr_controller u_reg ie0_e_7_we", false,-1);
        tracep->declBit(c+449,"opentitan_soc_top intr_controller u_reg ie0_e_8_qs", false,-1);
        tracep->declBit(c+2134,"opentitan_soc_top intr_controller u_reg ie0_e_8_wd", false,-1);
        tracep->declBit(c+3777,"opentitan_soc_top intr_controller u_reg ie0_e_8_we", false,-1);
        tracep->declBit(c+450,"opentitan_soc_top intr_controller u_reg ie0_e_9_qs", false,-1);
        tracep->declBit(c+2135,"opentitan_soc_top intr_controller u_reg ie0_e_9_wd", false,-1);
        tracep->declBit(c+3778,"opentitan_soc_top intr_controller u_reg ie0_e_9_we", false,-1);
        tracep->declBit(c+451,"opentitan_soc_top intr_controller u_reg ie0_e_10_qs", false,-1);
        tracep->declBit(c+2136,"opentitan_soc_top intr_controller u_reg ie0_e_10_wd", false,-1);
        tracep->declBit(c+3779,"opentitan_soc_top intr_controller u_reg ie0_e_10_we", false,-1);
        tracep->declBit(c+452,"opentitan_soc_top intr_controller u_reg ie0_e_11_qs", false,-1);
        tracep->declBit(c+2137,"opentitan_soc_top intr_controller u_reg ie0_e_11_wd", false,-1);
        tracep->declBit(c+3780,"opentitan_soc_top intr_controller u_reg ie0_e_11_we", false,-1);
        tracep->declBit(c+377,"opentitan_soc_top intr_controller u_reg ie0_e_12_qs", false,-1);
        tracep->declBit(c+2138,"opentitan_soc_top intr_controller u_reg ie0_e_12_wd", false,-1);
        tracep->declBit(c+3781,"opentitan_soc_top intr_controller u_reg ie0_e_12_we", false,-1);
        tracep->declBit(c+378,"opentitan_soc_top intr_controller u_reg ie0_e_13_qs", false,-1);
        tracep->declBit(c+2139,"opentitan_soc_top intr_controller u_reg ie0_e_13_wd", false,-1);
        tracep->declBit(c+3782,"opentitan_soc_top intr_controller u_reg ie0_e_13_we", false,-1);
        tracep->declBit(c+379,"opentitan_soc_top intr_controller u_reg ie0_e_14_qs", false,-1);
        tracep->declBit(c+2140,"opentitan_soc_top intr_controller u_reg ie0_e_14_wd", false,-1);
        tracep->declBit(c+3783,"opentitan_soc_top intr_controller u_reg ie0_e_14_we", false,-1);
        tracep->declBit(c+380,"opentitan_soc_top intr_controller u_reg ie0_e_15_qs", false,-1);
        tracep->declBit(c+2141,"opentitan_soc_top intr_controller u_reg ie0_e_15_wd", false,-1);
        tracep->declBit(c+3784,"opentitan_soc_top intr_controller u_reg ie0_e_15_we", false,-1);
        tracep->declBit(c+381,"opentitan_soc_top intr_controller u_reg ie0_e_16_qs", false,-1);
        tracep->declBit(c+2142,"opentitan_soc_top intr_controller u_reg ie0_e_16_wd", false,-1);
        tracep->declBit(c+3785,"opentitan_soc_top intr_controller u_reg ie0_e_16_we", false,-1);
        tracep->declBit(c+382,"opentitan_soc_top intr_controller u_reg ie0_e_17_qs", false,-1);
        tracep->declBit(c+2143,"opentitan_soc_top intr_controller u_reg ie0_e_17_wd", false,-1);
        tracep->declBit(c+3786,"opentitan_soc_top intr_controller u_reg ie0_e_17_we", false,-1);
        tracep->declBit(c+383,"opentitan_soc_top intr_controller u_reg ie0_e_18_qs", false,-1);
        tracep->declBit(c+2144,"opentitan_soc_top intr_controller u_reg ie0_e_18_wd", false,-1);
        tracep->declBit(c+3787,"opentitan_soc_top intr_controller u_reg ie0_e_18_we", false,-1);
        tracep->declBit(c+384,"opentitan_soc_top intr_controller u_reg ie0_e_19_qs", false,-1);
        tracep->declBit(c+2145,"opentitan_soc_top intr_controller u_reg ie0_e_19_wd", false,-1);
        tracep->declBit(c+3788,"opentitan_soc_top intr_controller u_reg ie0_e_19_we", false,-1);
        tracep->declBit(c+385,"opentitan_soc_top intr_controller u_reg ie0_e_20_qs", false,-1);
        tracep->declBit(c+2146,"opentitan_soc_top intr_controller u_reg ie0_e_20_wd", false,-1);
        tracep->declBit(c+3789,"opentitan_soc_top intr_controller u_reg ie0_e_20_we", false,-1);
        tracep->declBit(c+386,"opentitan_soc_top intr_controller u_reg ie0_e_21_qs", false,-1);
        tracep->declBit(c+2147,"opentitan_soc_top intr_controller u_reg ie0_e_21_wd", false,-1);
        tracep->declBit(c+3790,"opentitan_soc_top intr_controller u_reg ie0_e_21_we", false,-1);
        tracep->declBit(c+387,"opentitan_soc_top intr_controller u_reg ie0_e_22_qs", false,-1);
        tracep->declBit(c+2148,"opentitan_soc_top intr_controller u_reg ie0_e_22_wd", false,-1);
        tracep->declBit(c+3791,"opentitan_soc_top intr_controller u_reg ie0_e_22_we", false,-1);
        tracep->declBit(c+388,"opentitan_soc_top intr_controller u_reg ie0_e_23_qs", false,-1);
        tracep->declBit(c+2149,"opentitan_soc_top intr_controller u_reg ie0_e_23_wd", false,-1);
        tracep->declBit(c+3792,"opentitan_soc_top intr_controller u_reg ie0_e_23_we", false,-1);
        tracep->declBit(c+453,"opentitan_soc_top intr_controller u_reg ie0_e_24_qs", false,-1);
        tracep->declBit(c+2150,"opentitan_soc_top intr_controller u_reg ie0_e_24_wd", false,-1);
        tracep->declBit(c+3793,"opentitan_soc_top intr_controller u_reg ie0_e_24_we", false,-1);
        tracep->declBit(c+454,"opentitan_soc_top intr_controller u_reg ie0_e_25_qs", false,-1);
        tracep->declBit(c+2151,"opentitan_soc_top intr_controller u_reg ie0_e_25_wd", false,-1);
        tracep->declBit(c+3794,"opentitan_soc_top intr_controller u_reg ie0_e_25_we", false,-1);
        tracep->declBit(c+389,"opentitan_soc_top intr_controller u_reg ie0_e_26_qs", false,-1);
        tracep->declBit(c+2152,"opentitan_soc_top intr_controller u_reg ie0_e_26_wd", false,-1);
        tracep->declBit(c+3795,"opentitan_soc_top intr_controller u_reg ie0_e_26_we", false,-1);
        tracep->declBit(c+390,"opentitan_soc_top intr_controller u_reg ie0_e_27_qs", false,-1);
        tracep->declBit(c+2153,"opentitan_soc_top intr_controller u_reg ie0_e_27_wd", false,-1);
        tracep->declBit(c+3796,"opentitan_soc_top intr_controller u_reg ie0_e_27_we", false,-1);
        tracep->declBit(c+455,"opentitan_soc_top intr_controller u_reg ie0_e_28_qs", false,-1);
        tracep->declBit(c+2154,"opentitan_soc_top intr_controller u_reg ie0_e_28_wd", false,-1);
        tracep->declBit(c+3797,"opentitan_soc_top intr_controller u_reg ie0_e_28_we", false,-1);
        tracep->declBit(c+456,"opentitan_soc_top intr_controller u_reg ie0_e_29_qs", false,-1);
        tracep->declBit(c+2155,"opentitan_soc_top intr_controller u_reg ie0_e_29_wd", false,-1);
        tracep->declBit(c+3798,"opentitan_soc_top intr_controller u_reg ie0_e_29_we", false,-1);
        tracep->declBit(c+457,"opentitan_soc_top intr_controller u_reg ie0_e_30_qs", false,-1);
        tracep->declBit(c+2156,"opentitan_soc_top intr_controller u_reg ie0_e_30_wd", false,-1);
        tracep->declBit(c+3799,"opentitan_soc_top intr_controller u_reg ie0_e_30_we", false,-1);
        tracep->declBit(c+458,"opentitan_soc_top intr_controller u_reg ie0_e_31_qs", false,-1);
        tracep->declBit(c+2157,"opentitan_soc_top intr_controller u_reg ie0_e_31_wd", false,-1);
        tracep->declBit(c+3800,"opentitan_soc_top intr_controller u_reg ie0_e_31_we", false,-1);
        tracep->declBus(c+480,"opentitan_soc_top intr_controller u_reg threshold0_qs", false,-1, 2,0);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg threshold0_wd", false,-1, 2,0);
        tracep->declBit(c+3801,"opentitan_soc_top intr_controller u_reg threshold0_we", false,-1);
        tracep->declBus(c+2808,"opentitan_soc_top intr_controller u_reg cc0_qs", false,-1, 5,0);
        tracep->declBus(c+2159,"opentitan_soc_top intr_controller u_reg cc0_wd", false,-1, 5,0);
        tracep->declBit(c+2334,"opentitan_soc_top intr_controller u_reg cc0_we", false,-1);
        tracep->declBit(c+2335,"opentitan_soc_top intr_controller u_reg cc0_re", false,-1);
        tracep->declBit(c+481,"opentitan_soc_top intr_controller u_reg msip0_qs", false,-1);
        tracep->declBit(c+2126,"opentitan_soc_top intr_controller u_reg msip0_wd", false,-1);
        tracep->declBit(c+3802,"opentitan_soc_top intr_controller u_reg msip0_we", false,-1);
        tracep->declQuad(c+4402,"opentitan_soc_top intr_controller u_reg addr_hit", false,-1, 37,0);
        tracep->declBus(c+4947,"opentitan_soc_top intr_controller u_reg u_reg_if RegAw", false,-1, 31,0);
        tracep->declBus(c+4923,"opentitan_soc_top intr_controller u_reg u_reg_if RegDw", false,-1, 31,0);
        tracep->declBus(c+4924,"opentitan_soc_top intr_controller u_reg u_reg_if RegBw", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_reg_if clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_reg_if rst_ni", false,-1);
        tracep->declBit(c+1819,"opentitan_soc_top intr_controller u_reg u_reg_if tl_i\014 a_valid", false,-1);
        tracep->declBus(c+1820,"opentitan_soc_top intr_controller u_reg u_reg_if tl_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1821,"opentitan_soc_top intr_controller u_reg u_reg_if tl_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1822,"opentitan_soc_top intr_controller u_reg u_reg_if tl_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1823,"opentitan_soc_top intr_controller u_reg u_reg_if tl_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1824,"opentitan_soc_top intr_controller u_reg u_reg_if tl_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1825,"opentitan_soc_top intr_controller u_reg u_reg_if tl_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1826,"opentitan_soc_top intr_controller u_reg u_reg_if tl_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1827,"opentitan_soc_top intr_controller u_reg u_reg_if tl_i\014 d_ready", false,-1);
        tracep->declBit(c+351,"opentitan_soc_top intr_controller u_reg u_reg_if tl_o\014 d_valid", false,-1);
        tracep->declBus(c+352,"opentitan_soc_top intr_controller u_reg u_reg_if tl_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+353,"opentitan_soc_top intr_controller u_reg u_reg_if tl_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+354,"opentitan_soc_top intr_controller u_reg u_reg_if tl_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+355,"opentitan_soc_top intr_controller u_reg u_reg_if tl_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+356,"opentitan_soc_top intr_controller u_reg u_reg_if tl_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+357,"opentitan_soc_top intr_controller u_reg u_reg_if tl_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+358,"opentitan_soc_top intr_controller u_reg u_reg_if tl_o\014 d_error", false,-1);
        tracep->declBit(c+359,"opentitan_soc_top intr_controller u_reg u_reg_if tl_o\014 a_ready", false,-1);
        tracep->declBit(c+3016,"opentitan_soc_top intr_controller u_reg u_reg_if re_o", false,-1);
        tracep->declBit(c+3015,"opentitan_soc_top intr_controller u_reg u_reg_if we_o", false,-1);
        tracep->declBus(c+2123,"opentitan_soc_top intr_controller u_reg u_reg_if addr_o", false,-1, 8,0);
        tracep->declBus(c+2124,"opentitan_soc_top intr_controller u_reg u_reg_if wdata_o", false,-1, 31,0);
        tracep->declBus(c+2125,"opentitan_soc_top intr_controller u_reg u_reg_if be_o", false,-1, 3,0);
        tracep->declBus(c+3705,"opentitan_soc_top intr_controller u_reg u_reg_if rdata_i", false,-1, 31,0);
        tracep->declBit(c+2331,"opentitan_soc_top intr_controller u_reg u_reg_if error_i", false,-1);
        tracep->declBus(c+4925,"opentitan_soc_top intr_controller u_reg u_reg_if IW", false,-1, 31,0);
        tracep->declBus(c+4854,"opentitan_soc_top intr_controller u_reg u_reg_if SZW", false,-1, 31,0);
        tracep->declBit(c+335,"opentitan_soc_top intr_controller u_reg u_reg_if outstanding", false,-1);
        tracep->declBit(c+2336,"opentitan_soc_top intr_controller u_reg u_reg_if a_ack", false,-1);
        tracep->declBit(c+4404,"opentitan_soc_top intr_controller u_reg u_reg_if d_ack", false,-1);
        tracep->declBus(c+336,"opentitan_soc_top intr_controller u_reg u_reg_if rdata", false,-1, 31,0);
        tracep->declBit(c+337,"opentitan_soc_top intr_controller u_reg u_reg_if error", false,-1);
        tracep->declBit(c+3018,"opentitan_soc_top intr_controller u_reg u_reg_if err_internal", false,-1);
        tracep->declBit(c+4405,"opentitan_soc_top intr_controller u_reg u_reg_if addr_align_err", false,-1);
        tracep->declBit(c+4406,"opentitan_soc_top intr_controller u_reg u_reg_if tl_err", false,-1);
        tracep->declBus(c+338,"opentitan_soc_top intr_controller u_reg u_reg_if reqid", false,-1, 7,0);
        tracep->declBus(c+339,"opentitan_soc_top intr_controller u_reg u_reg_if reqsz", false,-1, 1,0);
        tracep->declBus(c+340,"opentitan_soc_top intr_controller u_reg u_reg_if rspop", false,-1, 2,0);
        tracep->declBit(c+3019,"opentitan_soc_top intr_controller u_reg u_reg_if rd_req", false,-1);
        tracep->declBit(c+2337,"opentitan_soc_top intr_controller u_reg u_reg_if wr_req", false,-1);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_reg_if u_err clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_reg_if u_err rst_ni", false,-1);
        tracep->declBit(c+1819,"opentitan_soc_top intr_controller u_reg u_reg_if u_err tl_i\014 a_valid", false,-1);
        tracep->declBus(c+1820,"opentitan_soc_top intr_controller u_reg u_reg_if u_err tl_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1821,"opentitan_soc_top intr_controller u_reg u_reg_if u_err tl_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1822,"opentitan_soc_top intr_controller u_reg u_reg_if u_err tl_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1823,"opentitan_soc_top intr_controller u_reg u_reg_if u_err tl_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1824,"opentitan_soc_top intr_controller u_reg u_reg_if u_err tl_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1825,"opentitan_soc_top intr_controller u_reg u_reg_if u_err tl_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1826,"opentitan_soc_top intr_controller u_reg u_reg_if u_err tl_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1827,"opentitan_soc_top intr_controller u_reg u_reg_if u_err tl_i\014 d_ready", false,-1);
        tracep->declBit(c+4406,"opentitan_soc_top intr_controller u_reg u_reg_if u_err err_o", false,-1);
        tracep->declBus(c+4925,"opentitan_soc_top intr_controller u_reg u_reg_if u_err IW", false,-1, 31,0);
        tracep->declBus(c+4854,"opentitan_soc_top intr_controller u_reg u_reg_if u_err SZW", false,-1, 31,0);
        tracep->declBus(c+4923,"opentitan_soc_top intr_controller u_reg u_reg_if u_err DW", false,-1, 31,0);
        tracep->declBus(c+4924,"opentitan_soc_top intr_controller u_reg u_reg_if u_err MW", false,-1, 31,0);
        tracep->declBus(c+4854,"opentitan_soc_top intr_controller u_reg u_reg_if u_err SubAW", false,-1, 31,0);
        tracep->declBit(c+2160,"opentitan_soc_top intr_controller u_reg u_reg_if u_err opcode_allowed", false,-1);
        tracep->declBit(c+4407,"opentitan_soc_top intr_controller u_reg u_reg_if u_err a_config_allowed", false,-1);
        tracep->declBit(c+2161,"opentitan_soc_top intr_controller u_reg u_reg_if u_err op_full", false,-1);
        tracep->declBit(c+2162,"opentitan_soc_top intr_controller u_reg u_reg_if u_err op_partial", false,-1);
        tracep->declBit(c+2163,"opentitan_soc_top intr_controller u_reg u_reg_if u_err op_get", false,-1);
        tracep->declBit(c+2338,"opentitan_soc_top intr_controller u_reg u_reg_if u_err addr_sz_chk", false,-1);
        tracep->declBit(c+2339,"opentitan_soc_top intr_controller u_reg u_reg_if u_err mask_chk", false,-1);
        tracep->declBit(c+2340,"opentitan_soc_top intr_controller u_reg u_reg_if u_err fulldata_chk", false,-1);
        tracep->declBus(c+2164,"opentitan_soc_top intr_controller u_reg u_reg_if u_err mask", false,-1, 3,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ip_p_0 DW", false,-1, 31,0);
        tracep->declBus(c+4928,"opentitan_soc_top intr_controller u_reg u_ip_p_0 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_ip_p_0 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_ip_p_0 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_ip_p_0 rst_ni", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_0 we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_0 wd", false,-1, 0,0);
        tracep->declBit(c+2809,"opentitan_soc_top intr_controller u_reg u_ip_p_0 de", false,-1);
        tracep->declBus(c+2810,"opentitan_soc_top intr_controller u_reg u_ip_p_0 d", false,-1, 0,0);
        tracep->declBit(c+243,"opentitan_soc_top intr_controller u_reg u_ip_p_0 qe", false,-1);
        tracep->declBus(c+484,"opentitan_soc_top intr_controller u_reg u_ip_p_0 q", false,-1, 0,0);
        tracep->declBus(c+484,"opentitan_soc_top intr_controller u_reg u_ip_p_0 qs", false,-1, 0,0);
        tracep->declBit(c+2809,"opentitan_soc_top intr_controller u_reg u_ip_p_0 wr_en", false,-1);
        tracep->declBus(c+2810,"opentitan_soc_top intr_controller u_reg u_ip_p_0 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ip_p_0 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4928,"opentitan_soc_top intr_controller u_reg u_ip_p_0 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_0 wr_en_data_arb we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_0 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+2809,"opentitan_soc_top intr_controller u_reg u_ip_p_0 wr_en_data_arb de", false,-1);
        tracep->declBus(c+2810,"opentitan_soc_top intr_controller u_reg u_ip_p_0 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+484,"opentitan_soc_top intr_controller u_reg u_ip_p_0 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+2809,"opentitan_soc_top intr_controller u_reg u_ip_p_0 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2810,"opentitan_soc_top intr_controller u_reg u_ip_p_0 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_0 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_0 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+484,"opentitan_soc_top intr_controller u_reg u_ip_p_0 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ip_p_1 DW", false,-1, 31,0);
        tracep->declBus(c+4928,"opentitan_soc_top intr_controller u_reg u_ip_p_1 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_ip_p_1 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_ip_p_1 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_ip_p_1 rst_ni", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_1 we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_1 wd", false,-1, 0,0);
        tracep->declBit(c+2811,"opentitan_soc_top intr_controller u_reg u_ip_p_1 de", false,-1);
        tracep->declBus(c+2812,"opentitan_soc_top intr_controller u_reg u_ip_p_1 d", false,-1, 0,0);
        tracep->declBit(c+244,"opentitan_soc_top intr_controller u_reg u_ip_p_1 qe", false,-1);
        tracep->declBus(c+485,"opentitan_soc_top intr_controller u_reg u_ip_p_1 q", false,-1, 0,0);
        tracep->declBus(c+485,"opentitan_soc_top intr_controller u_reg u_ip_p_1 qs", false,-1, 0,0);
        tracep->declBit(c+2811,"opentitan_soc_top intr_controller u_reg u_ip_p_1 wr_en", false,-1);
        tracep->declBus(c+2812,"opentitan_soc_top intr_controller u_reg u_ip_p_1 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ip_p_1 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4928,"opentitan_soc_top intr_controller u_reg u_ip_p_1 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_1 wr_en_data_arb we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_1 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+2811,"opentitan_soc_top intr_controller u_reg u_ip_p_1 wr_en_data_arb de", false,-1);
        tracep->declBus(c+2812,"opentitan_soc_top intr_controller u_reg u_ip_p_1 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+485,"opentitan_soc_top intr_controller u_reg u_ip_p_1 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+2811,"opentitan_soc_top intr_controller u_reg u_ip_p_1 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2812,"opentitan_soc_top intr_controller u_reg u_ip_p_1 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_1 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_1 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+485,"opentitan_soc_top intr_controller u_reg u_ip_p_1 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ip_p_2 DW", false,-1, 31,0);
        tracep->declBus(c+4928,"opentitan_soc_top intr_controller u_reg u_ip_p_2 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_ip_p_2 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_ip_p_2 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_ip_p_2 rst_ni", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_2 we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_2 wd", false,-1, 0,0);
        tracep->declBit(c+2813,"opentitan_soc_top intr_controller u_reg u_ip_p_2 de", false,-1);
        tracep->declBus(c+2814,"opentitan_soc_top intr_controller u_reg u_ip_p_2 d", false,-1, 0,0);
        tracep->declBit(c+245,"opentitan_soc_top intr_controller u_reg u_ip_p_2 qe", false,-1);
        tracep->declBus(c+486,"opentitan_soc_top intr_controller u_reg u_ip_p_2 q", false,-1, 0,0);
        tracep->declBus(c+486,"opentitan_soc_top intr_controller u_reg u_ip_p_2 qs", false,-1, 0,0);
        tracep->declBit(c+2813,"opentitan_soc_top intr_controller u_reg u_ip_p_2 wr_en", false,-1);
        tracep->declBus(c+2814,"opentitan_soc_top intr_controller u_reg u_ip_p_2 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ip_p_2 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4928,"opentitan_soc_top intr_controller u_reg u_ip_p_2 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_2 wr_en_data_arb we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_2 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+2813,"opentitan_soc_top intr_controller u_reg u_ip_p_2 wr_en_data_arb de", false,-1);
        tracep->declBus(c+2814,"opentitan_soc_top intr_controller u_reg u_ip_p_2 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+486,"opentitan_soc_top intr_controller u_reg u_ip_p_2 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+2813,"opentitan_soc_top intr_controller u_reg u_ip_p_2 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2814,"opentitan_soc_top intr_controller u_reg u_ip_p_2 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_2 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_2 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+486,"opentitan_soc_top intr_controller u_reg u_ip_p_2 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ip_p_3 DW", false,-1, 31,0);
        tracep->declBus(c+4928,"opentitan_soc_top intr_controller u_reg u_ip_p_3 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_ip_p_3 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_ip_p_3 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_ip_p_3 rst_ni", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_3 we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_3 wd", false,-1, 0,0);
        tracep->declBit(c+2815,"opentitan_soc_top intr_controller u_reg u_ip_p_3 de", false,-1);
        tracep->declBus(c+2816,"opentitan_soc_top intr_controller u_reg u_ip_p_3 d", false,-1, 0,0);
        tracep->declBit(c+246,"opentitan_soc_top intr_controller u_reg u_ip_p_3 qe", false,-1);
        tracep->declBus(c+487,"opentitan_soc_top intr_controller u_reg u_ip_p_3 q", false,-1, 0,0);
        tracep->declBus(c+487,"opentitan_soc_top intr_controller u_reg u_ip_p_3 qs", false,-1, 0,0);
        tracep->declBit(c+2815,"opentitan_soc_top intr_controller u_reg u_ip_p_3 wr_en", false,-1);
        tracep->declBus(c+2816,"opentitan_soc_top intr_controller u_reg u_ip_p_3 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ip_p_3 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4928,"opentitan_soc_top intr_controller u_reg u_ip_p_3 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_3 wr_en_data_arb we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_3 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+2815,"opentitan_soc_top intr_controller u_reg u_ip_p_3 wr_en_data_arb de", false,-1);
        tracep->declBus(c+2816,"opentitan_soc_top intr_controller u_reg u_ip_p_3 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+487,"opentitan_soc_top intr_controller u_reg u_ip_p_3 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+2815,"opentitan_soc_top intr_controller u_reg u_ip_p_3 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2816,"opentitan_soc_top intr_controller u_reg u_ip_p_3 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_3 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_3 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+487,"opentitan_soc_top intr_controller u_reg u_ip_p_3 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ip_p_4 DW", false,-1, 31,0);
        tracep->declBus(c+4928,"opentitan_soc_top intr_controller u_reg u_ip_p_4 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_ip_p_4 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_ip_p_4 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_ip_p_4 rst_ni", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_4 we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_4 wd", false,-1, 0,0);
        tracep->declBit(c+2817,"opentitan_soc_top intr_controller u_reg u_ip_p_4 de", false,-1);
        tracep->declBus(c+2818,"opentitan_soc_top intr_controller u_reg u_ip_p_4 d", false,-1, 0,0);
        tracep->declBit(c+264,"opentitan_soc_top intr_controller u_reg u_ip_p_4 qe", false,-1);
        tracep->declBus(c+2656,"opentitan_soc_top intr_controller u_reg u_ip_p_4 q", false,-1, 0,0);
        tracep->declBus(c+2656,"opentitan_soc_top intr_controller u_reg u_ip_p_4 qs", false,-1, 0,0);
        tracep->declBit(c+2817,"opentitan_soc_top intr_controller u_reg u_ip_p_4 wr_en", false,-1);
        tracep->declBus(c+2818,"opentitan_soc_top intr_controller u_reg u_ip_p_4 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ip_p_4 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4928,"opentitan_soc_top intr_controller u_reg u_ip_p_4 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_4 wr_en_data_arb we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_4 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+2817,"opentitan_soc_top intr_controller u_reg u_ip_p_4 wr_en_data_arb de", false,-1);
        tracep->declBus(c+2818,"opentitan_soc_top intr_controller u_reg u_ip_p_4 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2656,"opentitan_soc_top intr_controller u_reg u_ip_p_4 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+2817,"opentitan_soc_top intr_controller u_reg u_ip_p_4 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2818,"opentitan_soc_top intr_controller u_reg u_ip_p_4 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_4 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_4 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+2656,"opentitan_soc_top intr_controller u_reg u_ip_p_4 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ip_p_5 DW", false,-1, 31,0);
        tracep->declBus(c+4928,"opentitan_soc_top intr_controller u_reg u_ip_p_5 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_ip_p_5 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_ip_p_5 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_ip_p_5 rst_ni", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_5 we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_5 wd", false,-1, 0,0);
        tracep->declBit(c+2819,"opentitan_soc_top intr_controller u_reg u_ip_p_5 de", false,-1);
        tracep->declBus(c+2820,"opentitan_soc_top intr_controller u_reg u_ip_p_5 d", false,-1, 0,0);
        tracep->declBit(c+265,"opentitan_soc_top intr_controller u_reg u_ip_p_5 qe", false,-1);
        tracep->declBus(c+2657,"opentitan_soc_top intr_controller u_reg u_ip_p_5 q", false,-1, 0,0);
        tracep->declBus(c+2657,"opentitan_soc_top intr_controller u_reg u_ip_p_5 qs", false,-1, 0,0);
        tracep->declBit(c+2819,"opentitan_soc_top intr_controller u_reg u_ip_p_5 wr_en", false,-1);
        tracep->declBus(c+2820,"opentitan_soc_top intr_controller u_reg u_ip_p_5 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ip_p_5 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4928,"opentitan_soc_top intr_controller u_reg u_ip_p_5 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_5 wr_en_data_arb we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_5 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+2819,"opentitan_soc_top intr_controller u_reg u_ip_p_5 wr_en_data_arb de", false,-1);
        tracep->declBus(c+2820,"opentitan_soc_top intr_controller u_reg u_ip_p_5 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2657,"opentitan_soc_top intr_controller u_reg u_ip_p_5 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+2819,"opentitan_soc_top intr_controller u_reg u_ip_p_5 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2820,"opentitan_soc_top intr_controller u_reg u_ip_p_5 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_5 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_5 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+2657,"opentitan_soc_top intr_controller u_reg u_ip_p_5 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ip_p_6 DW", false,-1, 31,0);
        tracep->declBus(c+4928,"opentitan_soc_top intr_controller u_reg u_ip_p_6 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_ip_p_6 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_ip_p_6 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_ip_p_6 rst_ni", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_6 we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_6 wd", false,-1, 0,0);
        tracep->declBit(c+2821,"opentitan_soc_top intr_controller u_reg u_ip_p_6 de", false,-1);
        tracep->declBus(c+2822,"opentitan_soc_top intr_controller u_reg u_ip_p_6 d", false,-1, 0,0);
        tracep->declBit(c+266,"opentitan_soc_top intr_controller u_reg u_ip_p_6 qe", false,-1);
        tracep->declBus(c+2658,"opentitan_soc_top intr_controller u_reg u_ip_p_6 q", false,-1, 0,0);
        tracep->declBus(c+2658,"opentitan_soc_top intr_controller u_reg u_ip_p_6 qs", false,-1, 0,0);
        tracep->declBit(c+2821,"opentitan_soc_top intr_controller u_reg u_ip_p_6 wr_en", false,-1);
        tracep->declBus(c+2822,"opentitan_soc_top intr_controller u_reg u_ip_p_6 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ip_p_6 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4928,"opentitan_soc_top intr_controller u_reg u_ip_p_6 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_6 wr_en_data_arb we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_6 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+2821,"opentitan_soc_top intr_controller u_reg u_ip_p_6 wr_en_data_arb de", false,-1);
        tracep->declBus(c+2822,"opentitan_soc_top intr_controller u_reg u_ip_p_6 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2658,"opentitan_soc_top intr_controller u_reg u_ip_p_6 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+2821,"opentitan_soc_top intr_controller u_reg u_ip_p_6 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2822,"opentitan_soc_top intr_controller u_reg u_ip_p_6 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_6 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_6 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+2658,"opentitan_soc_top intr_controller u_reg u_ip_p_6 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ip_p_7 DW", false,-1, 31,0);
        tracep->declBus(c+4928,"opentitan_soc_top intr_controller u_reg u_ip_p_7 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_ip_p_7 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_ip_p_7 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_ip_p_7 rst_ni", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_7 we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_7 wd", false,-1, 0,0);
        tracep->declBit(c+2823,"opentitan_soc_top intr_controller u_reg u_ip_p_7 de", false,-1);
        tracep->declBus(c+2824,"opentitan_soc_top intr_controller u_reg u_ip_p_7 d", false,-1, 0,0);
        tracep->declBit(c+267,"opentitan_soc_top intr_controller u_reg u_ip_p_7 qe", false,-1);
        tracep->declBus(c+2659,"opentitan_soc_top intr_controller u_reg u_ip_p_7 q", false,-1, 0,0);
        tracep->declBus(c+2659,"opentitan_soc_top intr_controller u_reg u_ip_p_7 qs", false,-1, 0,0);
        tracep->declBit(c+2823,"opentitan_soc_top intr_controller u_reg u_ip_p_7 wr_en", false,-1);
        tracep->declBus(c+2824,"opentitan_soc_top intr_controller u_reg u_ip_p_7 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ip_p_7 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4928,"opentitan_soc_top intr_controller u_reg u_ip_p_7 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_7 wr_en_data_arb we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_7 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+2823,"opentitan_soc_top intr_controller u_reg u_ip_p_7 wr_en_data_arb de", false,-1);
        tracep->declBus(c+2824,"opentitan_soc_top intr_controller u_reg u_ip_p_7 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2659,"opentitan_soc_top intr_controller u_reg u_ip_p_7 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+2823,"opentitan_soc_top intr_controller u_reg u_ip_p_7 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2824,"opentitan_soc_top intr_controller u_reg u_ip_p_7 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_7 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_7 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+2659,"opentitan_soc_top intr_controller u_reg u_ip_p_7 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ip_p_8 DW", false,-1, 31,0);
        tracep->declBus(c+4928,"opentitan_soc_top intr_controller u_reg u_ip_p_8 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_ip_p_8 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_ip_p_8 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_ip_p_8 rst_ni", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_8 we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_8 wd", false,-1, 0,0);
        tracep->declBit(c+2825,"opentitan_soc_top intr_controller u_reg u_ip_p_8 de", false,-1);
        tracep->declBus(c+2826,"opentitan_soc_top intr_controller u_reg u_ip_p_8 d", false,-1, 0,0);
        tracep->declBit(c+268,"opentitan_soc_top intr_controller u_reg u_ip_p_8 qe", false,-1);
        tracep->declBus(c+2660,"opentitan_soc_top intr_controller u_reg u_ip_p_8 q", false,-1, 0,0);
        tracep->declBus(c+2660,"opentitan_soc_top intr_controller u_reg u_ip_p_8 qs", false,-1, 0,0);
        tracep->declBit(c+2825,"opentitan_soc_top intr_controller u_reg u_ip_p_8 wr_en", false,-1);
        tracep->declBus(c+2826,"opentitan_soc_top intr_controller u_reg u_ip_p_8 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ip_p_8 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4928,"opentitan_soc_top intr_controller u_reg u_ip_p_8 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_8 wr_en_data_arb we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_8 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+2825,"opentitan_soc_top intr_controller u_reg u_ip_p_8 wr_en_data_arb de", false,-1);
        tracep->declBus(c+2826,"opentitan_soc_top intr_controller u_reg u_ip_p_8 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2660,"opentitan_soc_top intr_controller u_reg u_ip_p_8 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+2825,"opentitan_soc_top intr_controller u_reg u_ip_p_8 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2826,"opentitan_soc_top intr_controller u_reg u_ip_p_8 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_8 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_8 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+2660,"opentitan_soc_top intr_controller u_reg u_ip_p_8 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ip_p_9 DW", false,-1, 31,0);
        tracep->declBus(c+4928,"opentitan_soc_top intr_controller u_reg u_ip_p_9 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_ip_p_9 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_ip_p_9 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_ip_p_9 rst_ni", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_9 we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_9 wd", false,-1, 0,0);
        tracep->declBit(c+2827,"opentitan_soc_top intr_controller u_reg u_ip_p_9 de", false,-1);
        tracep->declBus(c+2828,"opentitan_soc_top intr_controller u_reg u_ip_p_9 d", false,-1, 0,0);
        tracep->declBit(c+269,"opentitan_soc_top intr_controller u_reg u_ip_p_9 qe", false,-1);
        tracep->declBus(c+2661,"opentitan_soc_top intr_controller u_reg u_ip_p_9 q", false,-1, 0,0);
        tracep->declBus(c+2661,"opentitan_soc_top intr_controller u_reg u_ip_p_9 qs", false,-1, 0,0);
        tracep->declBit(c+2827,"opentitan_soc_top intr_controller u_reg u_ip_p_9 wr_en", false,-1);
        tracep->declBus(c+2828,"opentitan_soc_top intr_controller u_reg u_ip_p_9 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ip_p_9 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4928,"opentitan_soc_top intr_controller u_reg u_ip_p_9 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_9 wr_en_data_arb we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_9 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+2827,"opentitan_soc_top intr_controller u_reg u_ip_p_9 wr_en_data_arb de", false,-1);
        tracep->declBus(c+2828,"opentitan_soc_top intr_controller u_reg u_ip_p_9 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2661,"opentitan_soc_top intr_controller u_reg u_ip_p_9 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+2827,"opentitan_soc_top intr_controller u_reg u_ip_p_9 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2828,"opentitan_soc_top intr_controller u_reg u_ip_p_9 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_9 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_9 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+2661,"opentitan_soc_top intr_controller u_reg u_ip_p_9 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ip_p_10 DW", false,-1, 31,0);
        tracep->declBus(c+4928,"opentitan_soc_top intr_controller u_reg u_ip_p_10 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_ip_p_10 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_ip_p_10 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_ip_p_10 rst_ni", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_10 we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_10 wd", false,-1, 0,0);
        tracep->declBit(c+2829,"opentitan_soc_top intr_controller u_reg u_ip_p_10 de", false,-1);
        tracep->declBus(c+2830,"opentitan_soc_top intr_controller u_reg u_ip_p_10 d", false,-1, 0,0);
        tracep->declBit(c+270,"opentitan_soc_top intr_controller u_reg u_ip_p_10 qe", false,-1);
        tracep->declBus(c+2662,"opentitan_soc_top intr_controller u_reg u_ip_p_10 q", false,-1, 0,0);
        tracep->declBus(c+2662,"opentitan_soc_top intr_controller u_reg u_ip_p_10 qs", false,-1, 0,0);
        tracep->declBit(c+2829,"opentitan_soc_top intr_controller u_reg u_ip_p_10 wr_en", false,-1);
        tracep->declBus(c+2830,"opentitan_soc_top intr_controller u_reg u_ip_p_10 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ip_p_10 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4928,"opentitan_soc_top intr_controller u_reg u_ip_p_10 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_10 wr_en_data_arb we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_10 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+2829,"opentitan_soc_top intr_controller u_reg u_ip_p_10 wr_en_data_arb de", false,-1);
        tracep->declBus(c+2830,"opentitan_soc_top intr_controller u_reg u_ip_p_10 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2662,"opentitan_soc_top intr_controller u_reg u_ip_p_10 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+2829,"opentitan_soc_top intr_controller u_reg u_ip_p_10 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2830,"opentitan_soc_top intr_controller u_reg u_ip_p_10 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_10 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_10 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+2662,"opentitan_soc_top intr_controller u_reg u_ip_p_10 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ip_p_11 DW", false,-1, 31,0);
        tracep->declBus(c+4928,"opentitan_soc_top intr_controller u_reg u_ip_p_11 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_ip_p_11 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_ip_p_11 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_ip_p_11 rst_ni", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_11 we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_11 wd", false,-1, 0,0);
        tracep->declBit(c+2831,"opentitan_soc_top intr_controller u_reg u_ip_p_11 de", false,-1);
        tracep->declBus(c+2832,"opentitan_soc_top intr_controller u_reg u_ip_p_11 d", false,-1, 0,0);
        tracep->declBit(c+271,"opentitan_soc_top intr_controller u_reg u_ip_p_11 qe", false,-1);
        tracep->declBus(c+2663,"opentitan_soc_top intr_controller u_reg u_ip_p_11 q", false,-1, 0,0);
        tracep->declBus(c+2663,"opentitan_soc_top intr_controller u_reg u_ip_p_11 qs", false,-1, 0,0);
        tracep->declBit(c+2831,"opentitan_soc_top intr_controller u_reg u_ip_p_11 wr_en", false,-1);
        tracep->declBus(c+2832,"opentitan_soc_top intr_controller u_reg u_ip_p_11 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ip_p_11 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4928,"opentitan_soc_top intr_controller u_reg u_ip_p_11 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_11 wr_en_data_arb we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_11 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+2831,"opentitan_soc_top intr_controller u_reg u_ip_p_11 wr_en_data_arb de", false,-1);
        tracep->declBus(c+2832,"opentitan_soc_top intr_controller u_reg u_ip_p_11 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2663,"opentitan_soc_top intr_controller u_reg u_ip_p_11 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+2831,"opentitan_soc_top intr_controller u_reg u_ip_p_11 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2832,"opentitan_soc_top intr_controller u_reg u_ip_p_11 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_11 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_11 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+2663,"opentitan_soc_top intr_controller u_reg u_ip_p_11 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ip_p_12 DW", false,-1, 31,0);
        tracep->declBus(c+4928,"opentitan_soc_top intr_controller u_reg u_ip_p_12 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_ip_p_12 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_ip_p_12 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_ip_p_12 rst_ni", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_12 we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_12 wd", false,-1, 0,0);
        tracep->declBit(c+2833,"opentitan_soc_top intr_controller u_reg u_ip_p_12 de", false,-1);
        tracep->declBus(c+2834,"opentitan_soc_top intr_controller u_reg u_ip_p_12 d", false,-1, 0,0);
        tracep->declBit(c+272,"opentitan_soc_top intr_controller u_reg u_ip_p_12 qe", false,-1);
        tracep->declBus(c+2664,"opentitan_soc_top intr_controller u_reg u_ip_p_12 q", false,-1, 0,0);
        tracep->declBus(c+2664,"opentitan_soc_top intr_controller u_reg u_ip_p_12 qs", false,-1, 0,0);
        tracep->declBit(c+2833,"opentitan_soc_top intr_controller u_reg u_ip_p_12 wr_en", false,-1);
        tracep->declBus(c+2834,"opentitan_soc_top intr_controller u_reg u_ip_p_12 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ip_p_12 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4928,"opentitan_soc_top intr_controller u_reg u_ip_p_12 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_12 wr_en_data_arb we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_12 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+2833,"opentitan_soc_top intr_controller u_reg u_ip_p_12 wr_en_data_arb de", false,-1);
        tracep->declBus(c+2834,"opentitan_soc_top intr_controller u_reg u_ip_p_12 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2664,"opentitan_soc_top intr_controller u_reg u_ip_p_12 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+2833,"opentitan_soc_top intr_controller u_reg u_ip_p_12 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2834,"opentitan_soc_top intr_controller u_reg u_ip_p_12 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_12 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_12 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+2664,"opentitan_soc_top intr_controller u_reg u_ip_p_12 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ip_p_13 DW", false,-1, 31,0);
        tracep->declBus(c+4928,"opentitan_soc_top intr_controller u_reg u_ip_p_13 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_ip_p_13 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_ip_p_13 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_ip_p_13 rst_ni", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_13 we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_13 wd", false,-1, 0,0);
        tracep->declBit(c+2835,"opentitan_soc_top intr_controller u_reg u_ip_p_13 de", false,-1);
        tracep->declBus(c+2836,"opentitan_soc_top intr_controller u_reg u_ip_p_13 d", false,-1, 0,0);
        tracep->declBit(c+273,"opentitan_soc_top intr_controller u_reg u_ip_p_13 qe", false,-1);
        tracep->declBus(c+2665,"opentitan_soc_top intr_controller u_reg u_ip_p_13 q", false,-1, 0,0);
        tracep->declBus(c+2665,"opentitan_soc_top intr_controller u_reg u_ip_p_13 qs", false,-1, 0,0);
        tracep->declBit(c+2835,"opentitan_soc_top intr_controller u_reg u_ip_p_13 wr_en", false,-1);
        tracep->declBus(c+2836,"opentitan_soc_top intr_controller u_reg u_ip_p_13 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ip_p_13 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4928,"opentitan_soc_top intr_controller u_reg u_ip_p_13 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_13 wr_en_data_arb we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_13 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+2835,"opentitan_soc_top intr_controller u_reg u_ip_p_13 wr_en_data_arb de", false,-1);
        tracep->declBus(c+2836,"opentitan_soc_top intr_controller u_reg u_ip_p_13 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2665,"opentitan_soc_top intr_controller u_reg u_ip_p_13 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+2835,"opentitan_soc_top intr_controller u_reg u_ip_p_13 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2836,"opentitan_soc_top intr_controller u_reg u_ip_p_13 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_13 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_13 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+2665,"opentitan_soc_top intr_controller u_reg u_ip_p_13 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ip_p_14 DW", false,-1, 31,0);
        tracep->declBus(c+4928,"opentitan_soc_top intr_controller u_reg u_ip_p_14 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_ip_p_14 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_ip_p_14 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_ip_p_14 rst_ni", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_14 we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_14 wd", false,-1, 0,0);
        tracep->declBit(c+2837,"opentitan_soc_top intr_controller u_reg u_ip_p_14 de", false,-1);
        tracep->declBus(c+2838,"opentitan_soc_top intr_controller u_reg u_ip_p_14 d", false,-1, 0,0);
        tracep->declBit(c+274,"opentitan_soc_top intr_controller u_reg u_ip_p_14 qe", false,-1);
        tracep->declBus(c+2666,"opentitan_soc_top intr_controller u_reg u_ip_p_14 q", false,-1, 0,0);
        tracep->declBus(c+2666,"opentitan_soc_top intr_controller u_reg u_ip_p_14 qs", false,-1, 0,0);
        tracep->declBit(c+2837,"opentitan_soc_top intr_controller u_reg u_ip_p_14 wr_en", false,-1);
        tracep->declBus(c+2838,"opentitan_soc_top intr_controller u_reg u_ip_p_14 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ip_p_14 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4928,"opentitan_soc_top intr_controller u_reg u_ip_p_14 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_14 wr_en_data_arb we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_14 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+2837,"opentitan_soc_top intr_controller u_reg u_ip_p_14 wr_en_data_arb de", false,-1);
        tracep->declBus(c+2838,"opentitan_soc_top intr_controller u_reg u_ip_p_14 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2666,"opentitan_soc_top intr_controller u_reg u_ip_p_14 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+2837,"opentitan_soc_top intr_controller u_reg u_ip_p_14 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2838,"opentitan_soc_top intr_controller u_reg u_ip_p_14 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_14 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_14 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+2666,"opentitan_soc_top intr_controller u_reg u_ip_p_14 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ip_p_15 DW", false,-1, 31,0);
        tracep->declBus(c+4928,"opentitan_soc_top intr_controller u_reg u_ip_p_15 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_ip_p_15 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_ip_p_15 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_ip_p_15 rst_ni", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_15 we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_15 wd", false,-1, 0,0);
        tracep->declBit(c+2839,"opentitan_soc_top intr_controller u_reg u_ip_p_15 de", false,-1);
        tracep->declBus(c+2840,"opentitan_soc_top intr_controller u_reg u_ip_p_15 d", false,-1, 0,0);
        tracep->declBit(c+275,"opentitan_soc_top intr_controller u_reg u_ip_p_15 qe", false,-1);
        tracep->declBus(c+2667,"opentitan_soc_top intr_controller u_reg u_ip_p_15 q", false,-1, 0,0);
        tracep->declBus(c+2667,"opentitan_soc_top intr_controller u_reg u_ip_p_15 qs", false,-1, 0,0);
        tracep->declBit(c+2839,"opentitan_soc_top intr_controller u_reg u_ip_p_15 wr_en", false,-1);
        tracep->declBus(c+2840,"opentitan_soc_top intr_controller u_reg u_ip_p_15 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ip_p_15 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4928,"opentitan_soc_top intr_controller u_reg u_ip_p_15 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_15 wr_en_data_arb we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_15 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+2839,"opentitan_soc_top intr_controller u_reg u_ip_p_15 wr_en_data_arb de", false,-1);
        tracep->declBus(c+2840,"opentitan_soc_top intr_controller u_reg u_ip_p_15 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2667,"opentitan_soc_top intr_controller u_reg u_ip_p_15 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+2839,"opentitan_soc_top intr_controller u_reg u_ip_p_15 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2840,"opentitan_soc_top intr_controller u_reg u_ip_p_15 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_15 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_15 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+2667,"opentitan_soc_top intr_controller u_reg u_ip_p_15 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ip_p_16 DW", false,-1, 31,0);
        tracep->declBus(c+4928,"opentitan_soc_top intr_controller u_reg u_ip_p_16 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_ip_p_16 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_ip_p_16 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_ip_p_16 rst_ni", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_16 we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_16 wd", false,-1, 0,0);
        tracep->declBit(c+2841,"opentitan_soc_top intr_controller u_reg u_ip_p_16 de", false,-1);
        tracep->declBus(c+2842,"opentitan_soc_top intr_controller u_reg u_ip_p_16 d", false,-1, 0,0);
        tracep->declBit(c+276,"opentitan_soc_top intr_controller u_reg u_ip_p_16 qe", false,-1);
        tracep->declBus(c+2668,"opentitan_soc_top intr_controller u_reg u_ip_p_16 q", false,-1, 0,0);
        tracep->declBus(c+2668,"opentitan_soc_top intr_controller u_reg u_ip_p_16 qs", false,-1, 0,0);
        tracep->declBit(c+2841,"opentitan_soc_top intr_controller u_reg u_ip_p_16 wr_en", false,-1);
        tracep->declBus(c+2842,"opentitan_soc_top intr_controller u_reg u_ip_p_16 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ip_p_16 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4928,"opentitan_soc_top intr_controller u_reg u_ip_p_16 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_16 wr_en_data_arb we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_16 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+2841,"opentitan_soc_top intr_controller u_reg u_ip_p_16 wr_en_data_arb de", false,-1);
        tracep->declBus(c+2842,"opentitan_soc_top intr_controller u_reg u_ip_p_16 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2668,"opentitan_soc_top intr_controller u_reg u_ip_p_16 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+2841,"opentitan_soc_top intr_controller u_reg u_ip_p_16 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2842,"opentitan_soc_top intr_controller u_reg u_ip_p_16 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_16 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_16 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+2668,"opentitan_soc_top intr_controller u_reg u_ip_p_16 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ip_p_17 DW", false,-1, 31,0);
        tracep->declBus(c+4928,"opentitan_soc_top intr_controller u_reg u_ip_p_17 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_ip_p_17 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_ip_p_17 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_ip_p_17 rst_ni", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_17 we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_17 wd", false,-1, 0,0);
        tracep->declBit(c+2843,"opentitan_soc_top intr_controller u_reg u_ip_p_17 de", false,-1);
        tracep->declBus(c+2844,"opentitan_soc_top intr_controller u_reg u_ip_p_17 d", false,-1, 0,0);
        tracep->declBit(c+277,"opentitan_soc_top intr_controller u_reg u_ip_p_17 qe", false,-1);
        tracep->declBus(c+2669,"opentitan_soc_top intr_controller u_reg u_ip_p_17 q", false,-1, 0,0);
        tracep->declBus(c+2669,"opentitan_soc_top intr_controller u_reg u_ip_p_17 qs", false,-1, 0,0);
        tracep->declBit(c+2843,"opentitan_soc_top intr_controller u_reg u_ip_p_17 wr_en", false,-1);
        tracep->declBus(c+2844,"opentitan_soc_top intr_controller u_reg u_ip_p_17 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ip_p_17 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4928,"opentitan_soc_top intr_controller u_reg u_ip_p_17 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_17 wr_en_data_arb we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_17 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+2843,"opentitan_soc_top intr_controller u_reg u_ip_p_17 wr_en_data_arb de", false,-1);
        tracep->declBus(c+2844,"opentitan_soc_top intr_controller u_reg u_ip_p_17 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2669,"opentitan_soc_top intr_controller u_reg u_ip_p_17 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+2843,"opentitan_soc_top intr_controller u_reg u_ip_p_17 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2844,"opentitan_soc_top intr_controller u_reg u_ip_p_17 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_17 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_17 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+2669,"opentitan_soc_top intr_controller u_reg u_ip_p_17 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ip_p_18 DW", false,-1, 31,0);
        tracep->declBus(c+4928,"opentitan_soc_top intr_controller u_reg u_ip_p_18 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_ip_p_18 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_ip_p_18 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_ip_p_18 rst_ni", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_18 we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_18 wd", false,-1, 0,0);
        tracep->declBit(c+2845,"opentitan_soc_top intr_controller u_reg u_ip_p_18 de", false,-1);
        tracep->declBus(c+2846,"opentitan_soc_top intr_controller u_reg u_ip_p_18 d", false,-1, 0,0);
        tracep->declBit(c+278,"opentitan_soc_top intr_controller u_reg u_ip_p_18 qe", false,-1);
        tracep->declBus(c+2670,"opentitan_soc_top intr_controller u_reg u_ip_p_18 q", false,-1, 0,0);
        tracep->declBus(c+2670,"opentitan_soc_top intr_controller u_reg u_ip_p_18 qs", false,-1, 0,0);
        tracep->declBit(c+2845,"opentitan_soc_top intr_controller u_reg u_ip_p_18 wr_en", false,-1);
        tracep->declBus(c+2846,"opentitan_soc_top intr_controller u_reg u_ip_p_18 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ip_p_18 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4928,"opentitan_soc_top intr_controller u_reg u_ip_p_18 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_18 wr_en_data_arb we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_18 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+2845,"opentitan_soc_top intr_controller u_reg u_ip_p_18 wr_en_data_arb de", false,-1);
        tracep->declBus(c+2846,"opentitan_soc_top intr_controller u_reg u_ip_p_18 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2670,"opentitan_soc_top intr_controller u_reg u_ip_p_18 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+2845,"opentitan_soc_top intr_controller u_reg u_ip_p_18 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2846,"opentitan_soc_top intr_controller u_reg u_ip_p_18 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_18 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_18 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+2670,"opentitan_soc_top intr_controller u_reg u_ip_p_18 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ip_p_19 DW", false,-1, 31,0);
        tracep->declBus(c+4928,"opentitan_soc_top intr_controller u_reg u_ip_p_19 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_ip_p_19 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_ip_p_19 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_ip_p_19 rst_ni", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_19 we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_19 wd", false,-1, 0,0);
        tracep->declBit(c+2847,"opentitan_soc_top intr_controller u_reg u_ip_p_19 de", false,-1);
        tracep->declBus(c+2848,"opentitan_soc_top intr_controller u_reg u_ip_p_19 d", false,-1, 0,0);
        tracep->declBit(c+279,"opentitan_soc_top intr_controller u_reg u_ip_p_19 qe", false,-1);
        tracep->declBus(c+2671,"opentitan_soc_top intr_controller u_reg u_ip_p_19 q", false,-1, 0,0);
        tracep->declBus(c+2671,"opentitan_soc_top intr_controller u_reg u_ip_p_19 qs", false,-1, 0,0);
        tracep->declBit(c+2847,"opentitan_soc_top intr_controller u_reg u_ip_p_19 wr_en", false,-1);
        tracep->declBus(c+2848,"opentitan_soc_top intr_controller u_reg u_ip_p_19 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ip_p_19 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4928,"opentitan_soc_top intr_controller u_reg u_ip_p_19 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_19 wr_en_data_arb we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_19 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+2847,"opentitan_soc_top intr_controller u_reg u_ip_p_19 wr_en_data_arb de", false,-1);
        tracep->declBus(c+2848,"opentitan_soc_top intr_controller u_reg u_ip_p_19 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2671,"opentitan_soc_top intr_controller u_reg u_ip_p_19 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+2847,"opentitan_soc_top intr_controller u_reg u_ip_p_19 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2848,"opentitan_soc_top intr_controller u_reg u_ip_p_19 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_19 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_19 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+2671,"opentitan_soc_top intr_controller u_reg u_ip_p_19 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ip_p_20 DW", false,-1, 31,0);
        tracep->declBus(c+4928,"opentitan_soc_top intr_controller u_reg u_ip_p_20 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_ip_p_20 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_ip_p_20 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_ip_p_20 rst_ni", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_20 we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_20 wd", false,-1, 0,0);
        tracep->declBit(c+2849,"opentitan_soc_top intr_controller u_reg u_ip_p_20 de", false,-1);
        tracep->declBus(c+2850,"opentitan_soc_top intr_controller u_reg u_ip_p_20 d", false,-1, 0,0);
        tracep->declBit(c+280,"opentitan_soc_top intr_controller u_reg u_ip_p_20 qe", false,-1);
        tracep->declBus(c+2672,"opentitan_soc_top intr_controller u_reg u_ip_p_20 q", false,-1, 0,0);
        tracep->declBus(c+2672,"opentitan_soc_top intr_controller u_reg u_ip_p_20 qs", false,-1, 0,0);
        tracep->declBit(c+2849,"opentitan_soc_top intr_controller u_reg u_ip_p_20 wr_en", false,-1);
        tracep->declBus(c+2850,"opentitan_soc_top intr_controller u_reg u_ip_p_20 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ip_p_20 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4928,"opentitan_soc_top intr_controller u_reg u_ip_p_20 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_20 wr_en_data_arb we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_20 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+2849,"opentitan_soc_top intr_controller u_reg u_ip_p_20 wr_en_data_arb de", false,-1);
        tracep->declBus(c+2850,"opentitan_soc_top intr_controller u_reg u_ip_p_20 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2672,"opentitan_soc_top intr_controller u_reg u_ip_p_20 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+2849,"opentitan_soc_top intr_controller u_reg u_ip_p_20 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2850,"opentitan_soc_top intr_controller u_reg u_ip_p_20 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_20 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_20 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+2672,"opentitan_soc_top intr_controller u_reg u_ip_p_20 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ip_p_21 DW", false,-1, 31,0);
        tracep->declBus(c+4928,"opentitan_soc_top intr_controller u_reg u_ip_p_21 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_ip_p_21 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_ip_p_21 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_ip_p_21 rst_ni", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_21 we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_21 wd", false,-1, 0,0);
        tracep->declBit(c+2851,"opentitan_soc_top intr_controller u_reg u_ip_p_21 de", false,-1);
        tracep->declBus(c+2852,"opentitan_soc_top intr_controller u_reg u_ip_p_21 d", false,-1, 0,0);
        tracep->declBit(c+281,"opentitan_soc_top intr_controller u_reg u_ip_p_21 qe", false,-1);
        tracep->declBus(c+2673,"opentitan_soc_top intr_controller u_reg u_ip_p_21 q", false,-1, 0,0);
        tracep->declBus(c+2673,"opentitan_soc_top intr_controller u_reg u_ip_p_21 qs", false,-1, 0,0);
        tracep->declBit(c+2851,"opentitan_soc_top intr_controller u_reg u_ip_p_21 wr_en", false,-1);
        tracep->declBus(c+2852,"opentitan_soc_top intr_controller u_reg u_ip_p_21 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ip_p_21 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4928,"opentitan_soc_top intr_controller u_reg u_ip_p_21 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_21 wr_en_data_arb we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_21 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+2851,"opentitan_soc_top intr_controller u_reg u_ip_p_21 wr_en_data_arb de", false,-1);
        tracep->declBus(c+2852,"opentitan_soc_top intr_controller u_reg u_ip_p_21 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2673,"opentitan_soc_top intr_controller u_reg u_ip_p_21 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+2851,"opentitan_soc_top intr_controller u_reg u_ip_p_21 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2852,"opentitan_soc_top intr_controller u_reg u_ip_p_21 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_21 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_21 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+2673,"opentitan_soc_top intr_controller u_reg u_ip_p_21 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ip_p_22 DW", false,-1, 31,0);
        tracep->declBus(c+4928,"opentitan_soc_top intr_controller u_reg u_ip_p_22 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_ip_p_22 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_ip_p_22 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_ip_p_22 rst_ni", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_22 we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_22 wd", false,-1, 0,0);
        tracep->declBit(c+2853,"opentitan_soc_top intr_controller u_reg u_ip_p_22 de", false,-1);
        tracep->declBus(c+2854,"opentitan_soc_top intr_controller u_reg u_ip_p_22 d", false,-1, 0,0);
        tracep->declBit(c+282,"opentitan_soc_top intr_controller u_reg u_ip_p_22 qe", false,-1);
        tracep->declBus(c+2674,"opentitan_soc_top intr_controller u_reg u_ip_p_22 q", false,-1, 0,0);
        tracep->declBus(c+2674,"opentitan_soc_top intr_controller u_reg u_ip_p_22 qs", false,-1, 0,0);
        tracep->declBit(c+2853,"opentitan_soc_top intr_controller u_reg u_ip_p_22 wr_en", false,-1);
        tracep->declBus(c+2854,"opentitan_soc_top intr_controller u_reg u_ip_p_22 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ip_p_22 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4928,"opentitan_soc_top intr_controller u_reg u_ip_p_22 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_22 wr_en_data_arb we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_22 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+2853,"opentitan_soc_top intr_controller u_reg u_ip_p_22 wr_en_data_arb de", false,-1);
        tracep->declBus(c+2854,"opentitan_soc_top intr_controller u_reg u_ip_p_22 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2674,"opentitan_soc_top intr_controller u_reg u_ip_p_22 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+2853,"opentitan_soc_top intr_controller u_reg u_ip_p_22 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2854,"opentitan_soc_top intr_controller u_reg u_ip_p_22 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_22 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_22 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+2674,"opentitan_soc_top intr_controller u_reg u_ip_p_22 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ip_p_23 DW", false,-1, 31,0);
        tracep->declBus(c+4928,"opentitan_soc_top intr_controller u_reg u_ip_p_23 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_ip_p_23 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_ip_p_23 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_ip_p_23 rst_ni", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_23 we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_23 wd", false,-1, 0,0);
        tracep->declBit(c+2855,"opentitan_soc_top intr_controller u_reg u_ip_p_23 de", false,-1);
        tracep->declBus(c+2856,"opentitan_soc_top intr_controller u_reg u_ip_p_23 d", false,-1, 0,0);
        tracep->declBit(c+283,"opentitan_soc_top intr_controller u_reg u_ip_p_23 qe", false,-1);
        tracep->declBus(c+2675,"opentitan_soc_top intr_controller u_reg u_ip_p_23 q", false,-1, 0,0);
        tracep->declBus(c+2675,"opentitan_soc_top intr_controller u_reg u_ip_p_23 qs", false,-1, 0,0);
        tracep->declBit(c+2855,"opentitan_soc_top intr_controller u_reg u_ip_p_23 wr_en", false,-1);
        tracep->declBus(c+2856,"opentitan_soc_top intr_controller u_reg u_ip_p_23 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ip_p_23 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4928,"opentitan_soc_top intr_controller u_reg u_ip_p_23 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_23 wr_en_data_arb we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_23 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+2855,"opentitan_soc_top intr_controller u_reg u_ip_p_23 wr_en_data_arb de", false,-1);
        tracep->declBus(c+2856,"opentitan_soc_top intr_controller u_reg u_ip_p_23 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2675,"opentitan_soc_top intr_controller u_reg u_ip_p_23 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+2855,"opentitan_soc_top intr_controller u_reg u_ip_p_23 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2856,"opentitan_soc_top intr_controller u_reg u_ip_p_23 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_23 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_23 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+2675,"opentitan_soc_top intr_controller u_reg u_ip_p_23 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ip_p_24 DW", false,-1, 31,0);
        tracep->declBus(c+4928,"opentitan_soc_top intr_controller u_reg u_ip_p_24 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_ip_p_24 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_ip_p_24 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_ip_p_24 rst_ni", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_24 we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_24 wd", false,-1, 0,0);
        tracep->declBit(c+2857,"opentitan_soc_top intr_controller u_reg u_ip_p_24 de", false,-1);
        tracep->declBus(c+2858,"opentitan_soc_top intr_controller u_reg u_ip_p_24 d", false,-1, 0,0);
        tracep->declBit(c+284,"opentitan_soc_top intr_controller u_reg u_ip_p_24 qe", false,-1);
        tracep->declBus(c+2676,"opentitan_soc_top intr_controller u_reg u_ip_p_24 q", false,-1, 0,0);
        tracep->declBus(c+2676,"opentitan_soc_top intr_controller u_reg u_ip_p_24 qs", false,-1, 0,0);
        tracep->declBit(c+2857,"opentitan_soc_top intr_controller u_reg u_ip_p_24 wr_en", false,-1);
        tracep->declBus(c+2858,"opentitan_soc_top intr_controller u_reg u_ip_p_24 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ip_p_24 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4928,"opentitan_soc_top intr_controller u_reg u_ip_p_24 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_24 wr_en_data_arb we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_24 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+2857,"opentitan_soc_top intr_controller u_reg u_ip_p_24 wr_en_data_arb de", false,-1);
        tracep->declBus(c+2858,"opentitan_soc_top intr_controller u_reg u_ip_p_24 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2676,"opentitan_soc_top intr_controller u_reg u_ip_p_24 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+2857,"opentitan_soc_top intr_controller u_reg u_ip_p_24 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2858,"opentitan_soc_top intr_controller u_reg u_ip_p_24 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_24 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_24 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+2676,"opentitan_soc_top intr_controller u_reg u_ip_p_24 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ip_p_25 DW", false,-1, 31,0);
        tracep->declBus(c+4928,"opentitan_soc_top intr_controller u_reg u_ip_p_25 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_ip_p_25 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_ip_p_25 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_ip_p_25 rst_ni", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_25 we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_25 wd", false,-1, 0,0);
        tracep->declBit(c+2859,"opentitan_soc_top intr_controller u_reg u_ip_p_25 de", false,-1);
        tracep->declBus(c+2860,"opentitan_soc_top intr_controller u_reg u_ip_p_25 d", false,-1, 0,0);
        tracep->declBit(c+285,"opentitan_soc_top intr_controller u_reg u_ip_p_25 qe", false,-1);
        tracep->declBus(c+2677,"opentitan_soc_top intr_controller u_reg u_ip_p_25 q", false,-1, 0,0);
        tracep->declBus(c+2677,"opentitan_soc_top intr_controller u_reg u_ip_p_25 qs", false,-1, 0,0);
        tracep->declBit(c+2859,"opentitan_soc_top intr_controller u_reg u_ip_p_25 wr_en", false,-1);
        tracep->declBus(c+2860,"opentitan_soc_top intr_controller u_reg u_ip_p_25 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ip_p_25 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4928,"opentitan_soc_top intr_controller u_reg u_ip_p_25 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_25 wr_en_data_arb we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_25 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+2859,"opentitan_soc_top intr_controller u_reg u_ip_p_25 wr_en_data_arb de", false,-1);
        tracep->declBus(c+2860,"opentitan_soc_top intr_controller u_reg u_ip_p_25 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2677,"opentitan_soc_top intr_controller u_reg u_ip_p_25 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+2859,"opentitan_soc_top intr_controller u_reg u_ip_p_25 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2860,"opentitan_soc_top intr_controller u_reg u_ip_p_25 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_25 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_25 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+2677,"opentitan_soc_top intr_controller u_reg u_ip_p_25 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ip_p_26 DW", false,-1, 31,0);
        tracep->declBus(c+4928,"opentitan_soc_top intr_controller u_reg u_ip_p_26 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_ip_p_26 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_ip_p_26 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_ip_p_26 rst_ni", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_26 we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_26 wd", false,-1, 0,0);
        tracep->declBit(c+2861,"opentitan_soc_top intr_controller u_reg u_ip_p_26 de", false,-1);
        tracep->declBus(c+2862,"opentitan_soc_top intr_controller u_reg u_ip_p_26 d", false,-1, 0,0);
        tracep->declBit(c+286,"opentitan_soc_top intr_controller u_reg u_ip_p_26 qe", false,-1);
        tracep->declBus(c+2678,"opentitan_soc_top intr_controller u_reg u_ip_p_26 q", false,-1, 0,0);
        tracep->declBus(c+2678,"opentitan_soc_top intr_controller u_reg u_ip_p_26 qs", false,-1, 0,0);
        tracep->declBit(c+2861,"opentitan_soc_top intr_controller u_reg u_ip_p_26 wr_en", false,-1);
        tracep->declBus(c+2862,"opentitan_soc_top intr_controller u_reg u_ip_p_26 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ip_p_26 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4928,"opentitan_soc_top intr_controller u_reg u_ip_p_26 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_26 wr_en_data_arb we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_26 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+2861,"opentitan_soc_top intr_controller u_reg u_ip_p_26 wr_en_data_arb de", false,-1);
        tracep->declBus(c+2862,"opentitan_soc_top intr_controller u_reg u_ip_p_26 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2678,"opentitan_soc_top intr_controller u_reg u_ip_p_26 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+2861,"opentitan_soc_top intr_controller u_reg u_ip_p_26 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2862,"opentitan_soc_top intr_controller u_reg u_ip_p_26 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_26 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_26 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+2678,"opentitan_soc_top intr_controller u_reg u_ip_p_26 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ip_p_27 DW", false,-1, 31,0);
        tracep->declBus(c+4928,"opentitan_soc_top intr_controller u_reg u_ip_p_27 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_ip_p_27 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_ip_p_27 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_ip_p_27 rst_ni", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_27 we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_27 wd", false,-1, 0,0);
        tracep->declBit(c+2863,"opentitan_soc_top intr_controller u_reg u_ip_p_27 de", false,-1);
        tracep->declBus(c+2864,"opentitan_soc_top intr_controller u_reg u_ip_p_27 d", false,-1, 0,0);
        tracep->declBit(c+287,"opentitan_soc_top intr_controller u_reg u_ip_p_27 qe", false,-1);
        tracep->declBus(c+2679,"opentitan_soc_top intr_controller u_reg u_ip_p_27 q", false,-1, 0,0);
        tracep->declBus(c+2679,"opentitan_soc_top intr_controller u_reg u_ip_p_27 qs", false,-1, 0,0);
        tracep->declBit(c+2863,"opentitan_soc_top intr_controller u_reg u_ip_p_27 wr_en", false,-1);
        tracep->declBus(c+2864,"opentitan_soc_top intr_controller u_reg u_ip_p_27 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ip_p_27 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4928,"opentitan_soc_top intr_controller u_reg u_ip_p_27 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_27 wr_en_data_arb we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_27 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+2863,"opentitan_soc_top intr_controller u_reg u_ip_p_27 wr_en_data_arb de", false,-1);
        tracep->declBus(c+2864,"opentitan_soc_top intr_controller u_reg u_ip_p_27 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2679,"opentitan_soc_top intr_controller u_reg u_ip_p_27 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+2863,"opentitan_soc_top intr_controller u_reg u_ip_p_27 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2864,"opentitan_soc_top intr_controller u_reg u_ip_p_27 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_27 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_27 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+2679,"opentitan_soc_top intr_controller u_reg u_ip_p_27 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ip_p_28 DW", false,-1, 31,0);
        tracep->declBus(c+4928,"opentitan_soc_top intr_controller u_reg u_ip_p_28 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_ip_p_28 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_ip_p_28 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_ip_p_28 rst_ni", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_28 we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_28 wd", false,-1, 0,0);
        tracep->declBit(c+2865,"opentitan_soc_top intr_controller u_reg u_ip_p_28 de", false,-1);
        tracep->declBus(c+2866,"opentitan_soc_top intr_controller u_reg u_ip_p_28 d", false,-1, 0,0);
        tracep->declBit(c+288,"opentitan_soc_top intr_controller u_reg u_ip_p_28 qe", false,-1);
        tracep->declBus(c+2680,"opentitan_soc_top intr_controller u_reg u_ip_p_28 q", false,-1, 0,0);
        tracep->declBus(c+2680,"opentitan_soc_top intr_controller u_reg u_ip_p_28 qs", false,-1, 0,0);
        tracep->declBit(c+2865,"opentitan_soc_top intr_controller u_reg u_ip_p_28 wr_en", false,-1);
        tracep->declBus(c+2866,"opentitan_soc_top intr_controller u_reg u_ip_p_28 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ip_p_28 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4928,"opentitan_soc_top intr_controller u_reg u_ip_p_28 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_28 wr_en_data_arb we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_28 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+2865,"opentitan_soc_top intr_controller u_reg u_ip_p_28 wr_en_data_arb de", false,-1);
        tracep->declBus(c+2866,"opentitan_soc_top intr_controller u_reg u_ip_p_28 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2680,"opentitan_soc_top intr_controller u_reg u_ip_p_28 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+2865,"opentitan_soc_top intr_controller u_reg u_ip_p_28 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2866,"opentitan_soc_top intr_controller u_reg u_ip_p_28 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_28 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_28 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+2680,"opentitan_soc_top intr_controller u_reg u_ip_p_28 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ip_p_29 DW", false,-1, 31,0);
        tracep->declBus(c+4928,"opentitan_soc_top intr_controller u_reg u_ip_p_29 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_ip_p_29 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_ip_p_29 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_ip_p_29 rst_ni", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_29 we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_29 wd", false,-1, 0,0);
        tracep->declBit(c+2867,"opentitan_soc_top intr_controller u_reg u_ip_p_29 de", false,-1);
        tracep->declBus(c+2868,"opentitan_soc_top intr_controller u_reg u_ip_p_29 d", false,-1, 0,0);
        tracep->declBit(c+289,"opentitan_soc_top intr_controller u_reg u_ip_p_29 qe", false,-1);
        tracep->declBus(c+2681,"opentitan_soc_top intr_controller u_reg u_ip_p_29 q", false,-1, 0,0);
        tracep->declBus(c+2681,"opentitan_soc_top intr_controller u_reg u_ip_p_29 qs", false,-1, 0,0);
        tracep->declBit(c+2867,"opentitan_soc_top intr_controller u_reg u_ip_p_29 wr_en", false,-1);
        tracep->declBus(c+2868,"opentitan_soc_top intr_controller u_reg u_ip_p_29 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ip_p_29 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4928,"opentitan_soc_top intr_controller u_reg u_ip_p_29 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_29 wr_en_data_arb we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_29 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+2867,"opentitan_soc_top intr_controller u_reg u_ip_p_29 wr_en_data_arb de", false,-1);
        tracep->declBus(c+2868,"opentitan_soc_top intr_controller u_reg u_ip_p_29 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2681,"opentitan_soc_top intr_controller u_reg u_ip_p_29 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+2867,"opentitan_soc_top intr_controller u_reg u_ip_p_29 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2868,"opentitan_soc_top intr_controller u_reg u_ip_p_29 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_29 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_29 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+2681,"opentitan_soc_top intr_controller u_reg u_ip_p_29 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ip_p_30 DW", false,-1, 31,0);
        tracep->declBus(c+4928,"opentitan_soc_top intr_controller u_reg u_ip_p_30 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_ip_p_30 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_ip_p_30 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_ip_p_30 rst_ni", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_30 we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_30 wd", false,-1, 0,0);
        tracep->declBit(c+2869,"opentitan_soc_top intr_controller u_reg u_ip_p_30 de", false,-1);
        tracep->declBus(c+2870,"opentitan_soc_top intr_controller u_reg u_ip_p_30 d", false,-1, 0,0);
        tracep->declBit(c+290,"opentitan_soc_top intr_controller u_reg u_ip_p_30 qe", false,-1);
        tracep->declBus(c+2682,"opentitan_soc_top intr_controller u_reg u_ip_p_30 q", false,-1, 0,0);
        tracep->declBus(c+2682,"opentitan_soc_top intr_controller u_reg u_ip_p_30 qs", false,-1, 0,0);
        tracep->declBit(c+2869,"opentitan_soc_top intr_controller u_reg u_ip_p_30 wr_en", false,-1);
        tracep->declBus(c+2870,"opentitan_soc_top intr_controller u_reg u_ip_p_30 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ip_p_30 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4928,"opentitan_soc_top intr_controller u_reg u_ip_p_30 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_30 wr_en_data_arb we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_30 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+2869,"opentitan_soc_top intr_controller u_reg u_ip_p_30 wr_en_data_arb de", false,-1);
        tracep->declBus(c+2870,"opentitan_soc_top intr_controller u_reg u_ip_p_30 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2682,"opentitan_soc_top intr_controller u_reg u_ip_p_30 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+2869,"opentitan_soc_top intr_controller u_reg u_ip_p_30 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2870,"opentitan_soc_top intr_controller u_reg u_ip_p_30 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_30 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_30 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+2682,"opentitan_soc_top intr_controller u_reg u_ip_p_30 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ip_p_31 DW", false,-1, 31,0);
        tracep->declBus(c+4928,"opentitan_soc_top intr_controller u_reg u_ip_p_31 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_ip_p_31 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_ip_p_31 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_ip_p_31 rst_ni", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_31 we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_31 wd", false,-1, 0,0);
        tracep->declBit(c+2871,"opentitan_soc_top intr_controller u_reg u_ip_p_31 de", false,-1);
        tracep->declBus(c+2872,"opentitan_soc_top intr_controller u_reg u_ip_p_31 d", false,-1, 0,0);
        tracep->declBit(c+291,"opentitan_soc_top intr_controller u_reg u_ip_p_31 qe", false,-1);
        tracep->declBus(c+2683,"opentitan_soc_top intr_controller u_reg u_ip_p_31 q", false,-1, 0,0);
        tracep->declBus(c+2683,"opentitan_soc_top intr_controller u_reg u_ip_p_31 qs", false,-1, 0,0);
        tracep->declBit(c+2871,"opentitan_soc_top intr_controller u_reg u_ip_p_31 wr_en", false,-1);
        tracep->declBus(c+2872,"opentitan_soc_top intr_controller u_reg u_ip_p_31 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ip_p_31 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4928,"opentitan_soc_top intr_controller u_reg u_ip_p_31 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_31 wr_en_data_arb we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_31 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+2871,"opentitan_soc_top intr_controller u_reg u_ip_p_31 wr_en_data_arb de", false,-1);
        tracep->declBus(c+2872,"opentitan_soc_top intr_controller u_reg u_ip_p_31 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2683,"opentitan_soc_top intr_controller u_reg u_ip_p_31 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+2871,"opentitan_soc_top intr_controller u_reg u_ip_p_31 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2872,"opentitan_soc_top intr_controller u_reg u_ip_p_31 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_31 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ip_p_31 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+2683,"opentitan_soc_top intr_controller u_reg u_ip_p_31 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_le_le_0 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_le_le_0 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_le_le_0 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_le_le_0 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_le_le_0 rst_ni", false,-1);
        tracep->declBit(c+3706,"opentitan_soc_top intr_controller u_reg u_le_le_0 we", false,-1);
        tracep->declBus(c+2126,"opentitan_soc_top intr_controller u_reg u_le_le_0 wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_0 de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_0 d", false,-1, 0,0);
        tracep->declBit(c+3375,"opentitan_soc_top intr_controller u_reg u_le_le_0 qe", false,-1);
        tracep->declBus(c+459,"opentitan_soc_top intr_controller u_reg u_le_le_0 q", false,-1, 0,0);
        tracep->declBus(c+459,"opentitan_soc_top intr_controller u_reg u_le_le_0 qs", false,-1, 0,0);
        tracep->declBit(c+3706,"opentitan_soc_top intr_controller u_reg u_le_le_0 wr_en", false,-1);
        tracep->declBus(c+2201,"opentitan_soc_top intr_controller u_reg u_le_le_0 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_le_le_0 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_le_le_0 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3706,"opentitan_soc_top intr_controller u_reg u_le_le_0 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2126,"opentitan_soc_top intr_controller u_reg u_le_le_0 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_0 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_0 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+459,"opentitan_soc_top intr_controller u_reg u_le_le_0 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3706,"opentitan_soc_top intr_controller u_reg u_le_le_0 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2201,"opentitan_soc_top intr_controller u_reg u_le_le_0 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+459,"opentitan_soc_top intr_controller u_reg u_le_le_0 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_le_le_1 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_le_le_1 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_le_le_1 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_le_le_1 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_le_le_1 rst_ni", false,-1);
        tracep->declBit(c+3707,"opentitan_soc_top intr_controller u_reg u_le_le_1 we", false,-1);
        tracep->declBus(c+2127,"opentitan_soc_top intr_controller u_reg u_le_le_1 wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_1 de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_1 d", false,-1, 0,0);
        tracep->declBit(c+2684,"opentitan_soc_top intr_controller u_reg u_le_le_1 qe", false,-1);
        tracep->declBus(c+460,"opentitan_soc_top intr_controller u_reg u_le_le_1 q", false,-1, 0,0);
        tracep->declBus(c+460,"opentitan_soc_top intr_controller u_reg u_le_le_1 qs", false,-1, 0,0);
        tracep->declBit(c+3707,"opentitan_soc_top intr_controller u_reg u_le_le_1 wr_en", false,-1);
        tracep->declBus(c+2202,"opentitan_soc_top intr_controller u_reg u_le_le_1 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_le_le_1 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_le_le_1 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3707,"opentitan_soc_top intr_controller u_reg u_le_le_1 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2127,"opentitan_soc_top intr_controller u_reg u_le_le_1 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_1 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_1 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+460,"opentitan_soc_top intr_controller u_reg u_le_le_1 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3707,"opentitan_soc_top intr_controller u_reg u_le_le_1 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2202,"opentitan_soc_top intr_controller u_reg u_le_le_1 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+460,"opentitan_soc_top intr_controller u_reg u_le_le_1 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_le_le_2 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_le_le_2 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_le_le_2 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_le_le_2 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_le_le_2 rst_ni", false,-1);
        tracep->declBit(c+3708,"opentitan_soc_top intr_controller u_reg u_le_le_2 we", false,-1);
        tracep->declBus(c+2128,"opentitan_soc_top intr_controller u_reg u_le_le_2 wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_2 de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_2 d", false,-1, 0,0);
        tracep->declBit(c+2685,"opentitan_soc_top intr_controller u_reg u_le_le_2 qe", false,-1);
        tracep->declBus(c+461,"opentitan_soc_top intr_controller u_reg u_le_le_2 q", false,-1, 0,0);
        tracep->declBus(c+461,"opentitan_soc_top intr_controller u_reg u_le_le_2 qs", false,-1, 0,0);
        tracep->declBit(c+3708,"opentitan_soc_top intr_controller u_reg u_le_le_2 wr_en", false,-1);
        tracep->declBus(c+2203,"opentitan_soc_top intr_controller u_reg u_le_le_2 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_le_le_2 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_le_le_2 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3708,"opentitan_soc_top intr_controller u_reg u_le_le_2 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2128,"opentitan_soc_top intr_controller u_reg u_le_le_2 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_2 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_2 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+461,"opentitan_soc_top intr_controller u_reg u_le_le_2 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3708,"opentitan_soc_top intr_controller u_reg u_le_le_2 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2203,"opentitan_soc_top intr_controller u_reg u_le_le_2 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+461,"opentitan_soc_top intr_controller u_reg u_le_le_2 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_le_le_3 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_le_le_3 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_le_le_3 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_le_le_3 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_le_le_3 rst_ni", false,-1);
        tracep->declBit(c+3709,"opentitan_soc_top intr_controller u_reg u_le_le_3 we", false,-1);
        tracep->declBus(c+2129,"opentitan_soc_top intr_controller u_reg u_le_le_3 wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_3 de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_3 d", false,-1, 0,0);
        tracep->declBit(c+2686,"opentitan_soc_top intr_controller u_reg u_le_le_3 qe", false,-1);
        tracep->declBus(c+462,"opentitan_soc_top intr_controller u_reg u_le_le_3 q", false,-1, 0,0);
        tracep->declBus(c+462,"opentitan_soc_top intr_controller u_reg u_le_le_3 qs", false,-1, 0,0);
        tracep->declBit(c+3709,"opentitan_soc_top intr_controller u_reg u_le_le_3 wr_en", false,-1);
        tracep->declBus(c+2204,"opentitan_soc_top intr_controller u_reg u_le_le_3 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_le_le_3 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_le_le_3 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3709,"opentitan_soc_top intr_controller u_reg u_le_le_3 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2129,"opentitan_soc_top intr_controller u_reg u_le_le_3 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_3 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_3 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+462,"opentitan_soc_top intr_controller u_reg u_le_le_3 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3709,"opentitan_soc_top intr_controller u_reg u_le_le_3 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2204,"opentitan_soc_top intr_controller u_reg u_le_le_3 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+462,"opentitan_soc_top intr_controller u_reg u_le_le_3 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_le_le_4 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_le_le_4 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_le_le_4 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_le_le_4 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_le_le_4 rst_ni", false,-1);
        tracep->declBit(c+3710,"opentitan_soc_top intr_controller u_reg u_le_le_4 we", false,-1);
        tracep->declBus(c+2130,"opentitan_soc_top intr_controller u_reg u_le_le_4 wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_4 de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_4 d", false,-1, 0,0);
        tracep->declBit(c+2687,"opentitan_soc_top intr_controller u_reg u_le_le_4 qe", false,-1);
        tracep->declBus(c+463,"opentitan_soc_top intr_controller u_reg u_le_le_4 q", false,-1, 0,0);
        tracep->declBus(c+463,"opentitan_soc_top intr_controller u_reg u_le_le_4 qs", false,-1, 0,0);
        tracep->declBit(c+3710,"opentitan_soc_top intr_controller u_reg u_le_le_4 wr_en", false,-1);
        tracep->declBus(c+2205,"opentitan_soc_top intr_controller u_reg u_le_le_4 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_le_le_4 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_le_le_4 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3710,"opentitan_soc_top intr_controller u_reg u_le_le_4 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2130,"opentitan_soc_top intr_controller u_reg u_le_le_4 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_4 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_4 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+463,"opentitan_soc_top intr_controller u_reg u_le_le_4 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3710,"opentitan_soc_top intr_controller u_reg u_le_le_4 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2205,"opentitan_soc_top intr_controller u_reg u_le_le_4 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+463,"opentitan_soc_top intr_controller u_reg u_le_le_4 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_le_le_5 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_le_le_5 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_le_le_5 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_le_le_5 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_le_le_5 rst_ni", false,-1);
        tracep->declBit(c+3711,"opentitan_soc_top intr_controller u_reg u_le_le_5 we", false,-1);
        tracep->declBus(c+2131,"opentitan_soc_top intr_controller u_reg u_le_le_5 wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_5 de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_5 d", false,-1, 0,0);
        tracep->declBit(c+2688,"opentitan_soc_top intr_controller u_reg u_le_le_5 qe", false,-1);
        tracep->declBus(c+427,"opentitan_soc_top intr_controller u_reg u_le_le_5 q", false,-1, 0,0);
        tracep->declBus(c+427,"opentitan_soc_top intr_controller u_reg u_le_le_5 qs", false,-1, 0,0);
        tracep->declBit(c+3711,"opentitan_soc_top intr_controller u_reg u_le_le_5 wr_en", false,-1);
        tracep->declBus(c+2206,"opentitan_soc_top intr_controller u_reg u_le_le_5 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_le_le_5 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_le_le_5 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3711,"opentitan_soc_top intr_controller u_reg u_le_le_5 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2131,"opentitan_soc_top intr_controller u_reg u_le_le_5 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_5 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_5 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+427,"opentitan_soc_top intr_controller u_reg u_le_le_5 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3711,"opentitan_soc_top intr_controller u_reg u_le_le_5 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2206,"opentitan_soc_top intr_controller u_reg u_le_le_5 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+427,"opentitan_soc_top intr_controller u_reg u_le_le_5 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_le_le_6 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_le_le_6 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_le_le_6 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_le_le_6 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_le_le_6 rst_ni", false,-1);
        tracep->declBit(c+3712,"opentitan_soc_top intr_controller u_reg u_le_le_6 we", false,-1);
        tracep->declBus(c+2132,"opentitan_soc_top intr_controller u_reg u_le_le_6 wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_6 de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_6 d", false,-1, 0,0);
        tracep->declBit(c+2689,"opentitan_soc_top intr_controller u_reg u_le_le_6 qe", false,-1);
        tracep->declBus(c+428,"opentitan_soc_top intr_controller u_reg u_le_le_6 q", false,-1, 0,0);
        tracep->declBus(c+428,"opentitan_soc_top intr_controller u_reg u_le_le_6 qs", false,-1, 0,0);
        tracep->declBit(c+3712,"opentitan_soc_top intr_controller u_reg u_le_le_6 wr_en", false,-1);
        tracep->declBus(c+2207,"opentitan_soc_top intr_controller u_reg u_le_le_6 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_le_le_6 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_le_le_6 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3712,"opentitan_soc_top intr_controller u_reg u_le_le_6 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2132,"opentitan_soc_top intr_controller u_reg u_le_le_6 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_6 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_6 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+428,"opentitan_soc_top intr_controller u_reg u_le_le_6 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3712,"opentitan_soc_top intr_controller u_reg u_le_le_6 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2207,"opentitan_soc_top intr_controller u_reg u_le_le_6 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+428,"opentitan_soc_top intr_controller u_reg u_le_le_6 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_le_le_7 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_le_le_7 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_le_le_7 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_le_le_7 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_le_le_7 rst_ni", false,-1);
        tracep->declBit(c+3713,"opentitan_soc_top intr_controller u_reg u_le_le_7 we", false,-1);
        tracep->declBus(c+2133,"opentitan_soc_top intr_controller u_reg u_le_le_7 wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_7 de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_7 d", false,-1, 0,0);
        tracep->declBit(c+2690,"opentitan_soc_top intr_controller u_reg u_le_le_7 qe", false,-1);
        tracep->declBus(c+429,"opentitan_soc_top intr_controller u_reg u_le_le_7 q", false,-1, 0,0);
        tracep->declBus(c+429,"opentitan_soc_top intr_controller u_reg u_le_le_7 qs", false,-1, 0,0);
        tracep->declBit(c+3713,"opentitan_soc_top intr_controller u_reg u_le_le_7 wr_en", false,-1);
        tracep->declBus(c+2208,"opentitan_soc_top intr_controller u_reg u_le_le_7 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_le_le_7 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_le_le_7 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3713,"opentitan_soc_top intr_controller u_reg u_le_le_7 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2133,"opentitan_soc_top intr_controller u_reg u_le_le_7 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_7 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_7 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+429,"opentitan_soc_top intr_controller u_reg u_le_le_7 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3713,"opentitan_soc_top intr_controller u_reg u_le_le_7 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2208,"opentitan_soc_top intr_controller u_reg u_le_le_7 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+429,"opentitan_soc_top intr_controller u_reg u_le_le_7 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_le_le_8 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_le_le_8 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_le_le_8 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_le_le_8 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_le_le_8 rst_ni", false,-1);
        tracep->declBit(c+3714,"opentitan_soc_top intr_controller u_reg u_le_le_8 we", false,-1);
        tracep->declBus(c+2134,"opentitan_soc_top intr_controller u_reg u_le_le_8 wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_8 de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_8 d", false,-1, 0,0);
        tracep->declBit(c+2573,"opentitan_soc_top intr_controller u_reg u_le_le_8 qe", false,-1);
        tracep->declBus(c+430,"opentitan_soc_top intr_controller u_reg u_le_le_8 q", false,-1, 0,0);
        tracep->declBus(c+430,"opentitan_soc_top intr_controller u_reg u_le_le_8 qs", false,-1, 0,0);
        tracep->declBit(c+3714,"opentitan_soc_top intr_controller u_reg u_le_le_8 wr_en", false,-1);
        tracep->declBus(c+2209,"opentitan_soc_top intr_controller u_reg u_le_le_8 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_le_le_8 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_le_le_8 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3714,"opentitan_soc_top intr_controller u_reg u_le_le_8 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2134,"opentitan_soc_top intr_controller u_reg u_le_le_8 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_8 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_8 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+430,"opentitan_soc_top intr_controller u_reg u_le_le_8 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3714,"opentitan_soc_top intr_controller u_reg u_le_le_8 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2209,"opentitan_soc_top intr_controller u_reg u_le_le_8 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+430,"opentitan_soc_top intr_controller u_reg u_le_le_8 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_le_le_9 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_le_le_9 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_le_le_9 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_le_le_9 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_le_le_9 rst_ni", false,-1);
        tracep->declBit(c+3715,"opentitan_soc_top intr_controller u_reg u_le_le_9 we", false,-1);
        tracep->declBus(c+2135,"opentitan_soc_top intr_controller u_reg u_le_le_9 wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_9 de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_9 d", false,-1, 0,0);
        tracep->declBit(c+2691,"opentitan_soc_top intr_controller u_reg u_le_le_9 qe", false,-1);
        tracep->declBus(c+431,"opentitan_soc_top intr_controller u_reg u_le_le_9 q", false,-1, 0,0);
        tracep->declBus(c+431,"opentitan_soc_top intr_controller u_reg u_le_le_9 qs", false,-1, 0,0);
        tracep->declBit(c+3715,"opentitan_soc_top intr_controller u_reg u_le_le_9 wr_en", false,-1);
        tracep->declBus(c+2210,"opentitan_soc_top intr_controller u_reg u_le_le_9 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_le_le_9 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_le_le_9 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3715,"opentitan_soc_top intr_controller u_reg u_le_le_9 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2135,"opentitan_soc_top intr_controller u_reg u_le_le_9 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_9 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_9 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+431,"opentitan_soc_top intr_controller u_reg u_le_le_9 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3715,"opentitan_soc_top intr_controller u_reg u_le_le_9 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2210,"opentitan_soc_top intr_controller u_reg u_le_le_9 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+431,"opentitan_soc_top intr_controller u_reg u_le_le_9 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_le_le_10 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_le_le_10 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_le_le_10 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_le_le_10 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_le_le_10 rst_ni", false,-1);
        tracep->declBit(c+3716,"opentitan_soc_top intr_controller u_reg u_le_le_10 we", false,-1);
        tracep->declBus(c+2136,"opentitan_soc_top intr_controller u_reg u_le_le_10 wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_10 de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_10 d", false,-1, 0,0);
        tracep->declBit(c+2692,"opentitan_soc_top intr_controller u_reg u_le_le_10 qe", false,-1);
        tracep->declBus(c+432,"opentitan_soc_top intr_controller u_reg u_le_le_10 q", false,-1, 0,0);
        tracep->declBus(c+432,"opentitan_soc_top intr_controller u_reg u_le_le_10 qs", false,-1, 0,0);
        tracep->declBit(c+3716,"opentitan_soc_top intr_controller u_reg u_le_le_10 wr_en", false,-1);
        tracep->declBus(c+2211,"opentitan_soc_top intr_controller u_reg u_le_le_10 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_le_le_10 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_le_le_10 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3716,"opentitan_soc_top intr_controller u_reg u_le_le_10 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2136,"opentitan_soc_top intr_controller u_reg u_le_le_10 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_10 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_10 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+432,"opentitan_soc_top intr_controller u_reg u_le_le_10 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3716,"opentitan_soc_top intr_controller u_reg u_le_le_10 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2211,"opentitan_soc_top intr_controller u_reg u_le_le_10 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+432,"opentitan_soc_top intr_controller u_reg u_le_le_10 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_le_le_11 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_le_le_11 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_le_le_11 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_le_le_11 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_le_le_11 rst_ni", false,-1);
        tracep->declBit(c+3717,"opentitan_soc_top intr_controller u_reg u_le_le_11 we", false,-1);
        tracep->declBus(c+2137,"opentitan_soc_top intr_controller u_reg u_le_le_11 wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_11 de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_11 d", false,-1, 0,0);
        tracep->declBit(c+2693,"opentitan_soc_top intr_controller u_reg u_le_le_11 qe", false,-1);
        tracep->declBus(c+433,"opentitan_soc_top intr_controller u_reg u_le_le_11 q", false,-1, 0,0);
        tracep->declBus(c+433,"opentitan_soc_top intr_controller u_reg u_le_le_11 qs", false,-1, 0,0);
        tracep->declBit(c+3717,"opentitan_soc_top intr_controller u_reg u_le_le_11 wr_en", false,-1);
        tracep->declBus(c+2212,"opentitan_soc_top intr_controller u_reg u_le_le_11 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_le_le_11 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_le_le_11 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3717,"opentitan_soc_top intr_controller u_reg u_le_le_11 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2137,"opentitan_soc_top intr_controller u_reg u_le_le_11 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_11 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_11 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+433,"opentitan_soc_top intr_controller u_reg u_le_le_11 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3717,"opentitan_soc_top intr_controller u_reg u_le_le_11 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2212,"opentitan_soc_top intr_controller u_reg u_le_le_11 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+433,"opentitan_soc_top intr_controller u_reg u_le_le_11 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_le_le_12 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_le_le_12 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_le_le_12 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_le_le_12 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_le_le_12 rst_ni", false,-1);
        tracep->declBit(c+3718,"opentitan_soc_top intr_controller u_reg u_le_le_12 we", false,-1);
        tracep->declBus(c+2138,"opentitan_soc_top intr_controller u_reg u_le_le_12 wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_12 de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_12 d", false,-1, 0,0);
        tracep->declBit(c+2694,"opentitan_soc_top intr_controller u_reg u_le_le_12 qe", false,-1);
        tracep->declBus(c+434,"opentitan_soc_top intr_controller u_reg u_le_le_12 q", false,-1, 0,0);
        tracep->declBus(c+434,"opentitan_soc_top intr_controller u_reg u_le_le_12 qs", false,-1, 0,0);
        tracep->declBit(c+3718,"opentitan_soc_top intr_controller u_reg u_le_le_12 wr_en", false,-1);
        tracep->declBus(c+2213,"opentitan_soc_top intr_controller u_reg u_le_le_12 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_le_le_12 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_le_le_12 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3718,"opentitan_soc_top intr_controller u_reg u_le_le_12 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2138,"opentitan_soc_top intr_controller u_reg u_le_le_12 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_12 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_12 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+434,"opentitan_soc_top intr_controller u_reg u_le_le_12 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3718,"opentitan_soc_top intr_controller u_reg u_le_le_12 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2213,"opentitan_soc_top intr_controller u_reg u_le_le_12 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+434,"opentitan_soc_top intr_controller u_reg u_le_le_12 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_le_le_13 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_le_le_13 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_le_le_13 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_le_le_13 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_le_le_13 rst_ni", false,-1);
        tracep->declBit(c+3719,"opentitan_soc_top intr_controller u_reg u_le_le_13 we", false,-1);
        tracep->declBus(c+2139,"opentitan_soc_top intr_controller u_reg u_le_le_13 wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_13 de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_13 d", false,-1, 0,0);
        tracep->declBit(c+2695,"opentitan_soc_top intr_controller u_reg u_le_le_13 qe", false,-1);
        tracep->declBus(c+435,"opentitan_soc_top intr_controller u_reg u_le_le_13 q", false,-1, 0,0);
        tracep->declBus(c+435,"opentitan_soc_top intr_controller u_reg u_le_le_13 qs", false,-1, 0,0);
        tracep->declBit(c+3719,"opentitan_soc_top intr_controller u_reg u_le_le_13 wr_en", false,-1);
        tracep->declBus(c+2214,"opentitan_soc_top intr_controller u_reg u_le_le_13 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_le_le_13 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_le_le_13 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3719,"opentitan_soc_top intr_controller u_reg u_le_le_13 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2139,"opentitan_soc_top intr_controller u_reg u_le_le_13 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_13 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_13 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+435,"opentitan_soc_top intr_controller u_reg u_le_le_13 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3719,"opentitan_soc_top intr_controller u_reg u_le_le_13 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2214,"opentitan_soc_top intr_controller u_reg u_le_le_13 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+435,"opentitan_soc_top intr_controller u_reg u_le_le_13 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_le_le_14 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_le_le_14 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_le_le_14 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_le_le_14 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_le_le_14 rst_ni", false,-1);
        tracep->declBit(c+3720,"opentitan_soc_top intr_controller u_reg u_le_le_14 we", false,-1);
        tracep->declBus(c+2140,"opentitan_soc_top intr_controller u_reg u_le_le_14 wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_14 de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_14 d", false,-1, 0,0);
        tracep->declBit(c+2696,"opentitan_soc_top intr_controller u_reg u_le_le_14 qe", false,-1);
        tracep->declBus(c+436,"opentitan_soc_top intr_controller u_reg u_le_le_14 q", false,-1, 0,0);
        tracep->declBus(c+436,"opentitan_soc_top intr_controller u_reg u_le_le_14 qs", false,-1, 0,0);
        tracep->declBit(c+3720,"opentitan_soc_top intr_controller u_reg u_le_le_14 wr_en", false,-1);
        tracep->declBus(c+2215,"opentitan_soc_top intr_controller u_reg u_le_le_14 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_le_le_14 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_le_le_14 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3720,"opentitan_soc_top intr_controller u_reg u_le_le_14 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2140,"opentitan_soc_top intr_controller u_reg u_le_le_14 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_14 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_14 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+436,"opentitan_soc_top intr_controller u_reg u_le_le_14 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3720,"opentitan_soc_top intr_controller u_reg u_le_le_14 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2215,"opentitan_soc_top intr_controller u_reg u_le_le_14 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+436,"opentitan_soc_top intr_controller u_reg u_le_le_14 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_le_le_15 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_le_le_15 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_le_le_15 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_le_le_15 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_le_le_15 rst_ni", false,-1);
        tracep->declBit(c+3721,"opentitan_soc_top intr_controller u_reg u_le_le_15 we", false,-1);
        tracep->declBus(c+2141,"opentitan_soc_top intr_controller u_reg u_le_le_15 wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_15 de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_15 d", false,-1, 0,0);
        tracep->declBit(c+2697,"opentitan_soc_top intr_controller u_reg u_le_le_15 qe", false,-1);
        tracep->declBus(c+437,"opentitan_soc_top intr_controller u_reg u_le_le_15 q", false,-1, 0,0);
        tracep->declBus(c+437,"opentitan_soc_top intr_controller u_reg u_le_le_15 qs", false,-1, 0,0);
        tracep->declBit(c+3721,"opentitan_soc_top intr_controller u_reg u_le_le_15 wr_en", false,-1);
        tracep->declBus(c+2216,"opentitan_soc_top intr_controller u_reg u_le_le_15 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_le_le_15 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_le_le_15 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3721,"opentitan_soc_top intr_controller u_reg u_le_le_15 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2141,"opentitan_soc_top intr_controller u_reg u_le_le_15 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_15 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_15 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+437,"opentitan_soc_top intr_controller u_reg u_le_le_15 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3721,"opentitan_soc_top intr_controller u_reg u_le_le_15 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2216,"opentitan_soc_top intr_controller u_reg u_le_le_15 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+437,"opentitan_soc_top intr_controller u_reg u_le_le_15 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_le_le_16 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_le_le_16 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_le_le_16 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_le_le_16 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_le_le_16 rst_ni", false,-1);
        tracep->declBit(c+3722,"opentitan_soc_top intr_controller u_reg u_le_le_16 we", false,-1);
        tracep->declBus(c+2142,"opentitan_soc_top intr_controller u_reg u_le_le_16 wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_16 de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_16 d", false,-1, 0,0);
        tracep->declBit(c+2574,"opentitan_soc_top intr_controller u_reg u_le_le_16 qe", false,-1);
        tracep->declBus(c+438,"opentitan_soc_top intr_controller u_reg u_le_le_16 q", false,-1, 0,0);
        tracep->declBus(c+438,"opentitan_soc_top intr_controller u_reg u_le_le_16 qs", false,-1, 0,0);
        tracep->declBit(c+3722,"opentitan_soc_top intr_controller u_reg u_le_le_16 wr_en", false,-1);
        tracep->declBus(c+2217,"opentitan_soc_top intr_controller u_reg u_le_le_16 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_le_le_16 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_le_le_16 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3722,"opentitan_soc_top intr_controller u_reg u_le_le_16 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2142,"opentitan_soc_top intr_controller u_reg u_le_le_16 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_16 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_16 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+438,"opentitan_soc_top intr_controller u_reg u_le_le_16 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3722,"opentitan_soc_top intr_controller u_reg u_le_le_16 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2217,"opentitan_soc_top intr_controller u_reg u_le_le_16 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+438,"opentitan_soc_top intr_controller u_reg u_le_le_16 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_le_le_17 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_le_le_17 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_le_le_17 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_le_le_17 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_le_le_17 rst_ni", false,-1);
        tracep->declBit(c+3723,"opentitan_soc_top intr_controller u_reg u_le_le_17 we", false,-1);
        tracep->declBus(c+2143,"opentitan_soc_top intr_controller u_reg u_le_le_17 wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_17 de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_17 d", false,-1, 0,0);
        tracep->declBit(c+3448,"opentitan_soc_top intr_controller u_reg u_le_le_17 qe", false,-1);
        tracep->declBus(c+407,"opentitan_soc_top intr_controller u_reg u_le_le_17 q", false,-1, 0,0);
        tracep->declBus(c+407,"opentitan_soc_top intr_controller u_reg u_le_le_17 qs", false,-1, 0,0);
        tracep->declBit(c+3723,"opentitan_soc_top intr_controller u_reg u_le_le_17 wr_en", false,-1);
        tracep->declBus(c+2218,"opentitan_soc_top intr_controller u_reg u_le_le_17 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_le_le_17 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_le_le_17 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3723,"opentitan_soc_top intr_controller u_reg u_le_le_17 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2143,"opentitan_soc_top intr_controller u_reg u_le_le_17 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_17 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_17 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+407,"opentitan_soc_top intr_controller u_reg u_le_le_17 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3723,"opentitan_soc_top intr_controller u_reg u_le_le_17 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2218,"opentitan_soc_top intr_controller u_reg u_le_le_17 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+407,"opentitan_soc_top intr_controller u_reg u_le_le_17 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_le_le_18 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_le_le_18 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_le_le_18 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_le_le_18 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_le_le_18 rst_ni", false,-1);
        tracep->declBit(c+3724,"opentitan_soc_top intr_controller u_reg u_le_le_18 we", false,-1);
        tracep->declBus(c+2144,"opentitan_soc_top intr_controller u_reg u_le_le_18 wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_18 de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_18 d", false,-1, 0,0);
        tracep->declBit(c+3449,"opentitan_soc_top intr_controller u_reg u_le_le_18 qe", false,-1);
        tracep->declBus(c+408,"opentitan_soc_top intr_controller u_reg u_le_le_18 q", false,-1, 0,0);
        tracep->declBus(c+408,"opentitan_soc_top intr_controller u_reg u_le_le_18 qs", false,-1, 0,0);
        tracep->declBit(c+3724,"opentitan_soc_top intr_controller u_reg u_le_le_18 wr_en", false,-1);
        tracep->declBus(c+2219,"opentitan_soc_top intr_controller u_reg u_le_le_18 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_le_le_18 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_le_le_18 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3724,"opentitan_soc_top intr_controller u_reg u_le_le_18 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2144,"opentitan_soc_top intr_controller u_reg u_le_le_18 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_18 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_18 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+408,"opentitan_soc_top intr_controller u_reg u_le_le_18 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3724,"opentitan_soc_top intr_controller u_reg u_le_le_18 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2219,"opentitan_soc_top intr_controller u_reg u_le_le_18 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+408,"opentitan_soc_top intr_controller u_reg u_le_le_18 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_le_le_19 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_le_le_19 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_le_le_19 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_le_le_19 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_le_le_19 rst_ni", false,-1);
        tracep->declBit(c+3725,"opentitan_soc_top intr_controller u_reg u_le_le_19 we", false,-1);
        tracep->declBus(c+2145,"opentitan_soc_top intr_controller u_reg u_le_le_19 wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_19 de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_19 d", false,-1, 0,0);
        tracep->declBit(c+3450,"opentitan_soc_top intr_controller u_reg u_le_le_19 qe", false,-1);
        tracep->declBus(c+362,"opentitan_soc_top intr_controller u_reg u_le_le_19 q", false,-1, 0,0);
        tracep->declBus(c+362,"opentitan_soc_top intr_controller u_reg u_le_le_19 qs", false,-1, 0,0);
        tracep->declBit(c+3725,"opentitan_soc_top intr_controller u_reg u_le_le_19 wr_en", false,-1);
        tracep->declBus(c+2220,"opentitan_soc_top intr_controller u_reg u_le_le_19 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_le_le_19 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_le_le_19 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3725,"opentitan_soc_top intr_controller u_reg u_le_le_19 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2145,"opentitan_soc_top intr_controller u_reg u_le_le_19 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_19 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_19 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+362,"opentitan_soc_top intr_controller u_reg u_le_le_19 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3725,"opentitan_soc_top intr_controller u_reg u_le_le_19 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2220,"opentitan_soc_top intr_controller u_reg u_le_le_19 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+362,"opentitan_soc_top intr_controller u_reg u_le_le_19 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_le_le_20 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_le_le_20 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_le_le_20 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_le_le_20 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_le_le_20 rst_ni", false,-1);
        tracep->declBit(c+3726,"opentitan_soc_top intr_controller u_reg u_le_le_20 we", false,-1);
        tracep->declBus(c+2146,"opentitan_soc_top intr_controller u_reg u_le_le_20 wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_20 de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_20 d", false,-1, 0,0);
        tracep->declBit(c+3451,"opentitan_soc_top intr_controller u_reg u_le_le_20 qe", false,-1);
        tracep->declBus(c+363,"opentitan_soc_top intr_controller u_reg u_le_le_20 q", false,-1, 0,0);
        tracep->declBus(c+363,"opentitan_soc_top intr_controller u_reg u_le_le_20 qs", false,-1, 0,0);
        tracep->declBit(c+3726,"opentitan_soc_top intr_controller u_reg u_le_le_20 wr_en", false,-1);
        tracep->declBus(c+2221,"opentitan_soc_top intr_controller u_reg u_le_le_20 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_le_le_20 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_le_le_20 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3726,"opentitan_soc_top intr_controller u_reg u_le_le_20 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2146,"opentitan_soc_top intr_controller u_reg u_le_le_20 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_20 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_20 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+363,"opentitan_soc_top intr_controller u_reg u_le_le_20 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3726,"opentitan_soc_top intr_controller u_reg u_le_le_20 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2221,"opentitan_soc_top intr_controller u_reg u_le_le_20 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+363,"opentitan_soc_top intr_controller u_reg u_le_le_20 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_le_le_21 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_le_le_21 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_le_le_21 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_le_le_21 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_le_le_21 rst_ni", false,-1);
        tracep->declBit(c+3727,"opentitan_soc_top intr_controller u_reg u_le_le_21 we", false,-1);
        tracep->declBus(c+2147,"opentitan_soc_top intr_controller u_reg u_le_le_21 wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_21 de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_21 d", false,-1, 0,0);
        tracep->declBit(c+3452,"opentitan_soc_top intr_controller u_reg u_le_le_21 qe", false,-1);
        tracep->declBus(c+364,"opentitan_soc_top intr_controller u_reg u_le_le_21 q", false,-1, 0,0);
        tracep->declBus(c+364,"opentitan_soc_top intr_controller u_reg u_le_le_21 qs", false,-1, 0,0);
        tracep->declBit(c+3727,"opentitan_soc_top intr_controller u_reg u_le_le_21 wr_en", false,-1);
        tracep->declBus(c+2222,"opentitan_soc_top intr_controller u_reg u_le_le_21 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_le_le_21 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_le_le_21 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3727,"opentitan_soc_top intr_controller u_reg u_le_le_21 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2147,"opentitan_soc_top intr_controller u_reg u_le_le_21 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_21 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_21 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+364,"opentitan_soc_top intr_controller u_reg u_le_le_21 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3727,"opentitan_soc_top intr_controller u_reg u_le_le_21 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2222,"opentitan_soc_top intr_controller u_reg u_le_le_21 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+364,"opentitan_soc_top intr_controller u_reg u_le_le_21 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_le_le_22 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_le_le_22 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_le_le_22 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_le_le_22 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_le_le_22 rst_ni", false,-1);
        tracep->declBit(c+3728,"opentitan_soc_top intr_controller u_reg u_le_le_22 we", false,-1);
        tracep->declBus(c+2148,"opentitan_soc_top intr_controller u_reg u_le_le_22 wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_22 de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_22 d", false,-1, 0,0);
        tracep->declBit(c+2629,"opentitan_soc_top intr_controller u_reg u_le_le_22 qe", false,-1);
        tracep->declBus(c+365,"opentitan_soc_top intr_controller u_reg u_le_le_22 q", false,-1, 0,0);
        tracep->declBus(c+365,"opentitan_soc_top intr_controller u_reg u_le_le_22 qs", false,-1, 0,0);
        tracep->declBit(c+3728,"opentitan_soc_top intr_controller u_reg u_le_le_22 wr_en", false,-1);
        tracep->declBus(c+2223,"opentitan_soc_top intr_controller u_reg u_le_le_22 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_le_le_22 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_le_le_22 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3728,"opentitan_soc_top intr_controller u_reg u_le_le_22 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2148,"opentitan_soc_top intr_controller u_reg u_le_le_22 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_22 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_22 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+365,"opentitan_soc_top intr_controller u_reg u_le_le_22 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3728,"opentitan_soc_top intr_controller u_reg u_le_le_22 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2223,"opentitan_soc_top intr_controller u_reg u_le_le_22 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+365,"opentitan_soc_top intr_controller u_reg u_le_le_22 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_le_le_23 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_le_le_23 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_le_le_23 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_le_le_23 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_le_le_23 rst_ni", false,-1);
        tracep->declBit(c+3729,"opentitan_soc_top intr_controller u_reg u_le_le_23 we", false,-1);
        tracep->declBus(c+2149,"opentitan_soc_top intr_controller u_reg u_le_le_23 wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_23 de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_23 d", false,-1, 0,0);
        tracep->declBit(c+2698,"opentitan_soc_top intr_controller u_reg u_le_le_23 qe", false,-1);
        tracep->declBus(c+366,"opentitan_soc_top intr_controller u_reg u_le_le_23 q", false,-1, 0,0);
        tracep->declBus(c+366,"opentitan_soc_top intr_controller u_reg u_le_le_23 qs", false,-1, 0,0);
        tracep->declBit(c+3729,"opentitan_soc_top intr_controller u_reg u_le_le_23 wr_en", false,-1);
        tracep->declBus(c+2224,"opentitan_soc_top intr_controller u_reg u_le_le_23 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_le_le_23 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_le_le_23 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3729,"opentitan_soc_top intr_controller u_reg u_le_le_23 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2149,"opentitan_soc_top intr_controller u_reg u_le_le_23 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_23 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_23 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+366,"opentitan_soc_top intr_controller u_reg u_le_le_23 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3729,"opentitan_soc_top intr_controller u_reg u_le_le_23 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2224,"opentitan_soc_top intr_controller u_reg u_le_le_23 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+366,"opentitan_soc_top intr_controller u_reg u_le_le_23 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_le_le_24 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_le_le_24 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_le_le_24 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_le_le_24 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_le_le_24 rst_ni", false,-1);
        tracep->declBit(c+3730,"opentitan_soc_top intr_controller u_reg u_le_le_24 we", false,-1);
        tracep->declBus(c+2150,"opentitan_soc_top intr_controller u_reg u_le_le_24 wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_24 de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_24 d", false,-1, 0,0);
        tracep->declBit(c+2699,"opentitan_soc_top intr_controller u_reg u_le_le_24 qe", false,-1);
        tracep->declBus(c+367,"opentitan_soc_top intr_controller u_reg u_le_le_24 q", false,-1, 0,0);
        tracep->declBus(c+367,"opentitan_soc_top intr_controller u_reg u_le_le_24 qs", false,-1, 0,0);
        tracep->declBit(c+3730,"opentitan_soc_top intr_controller u_reg u_le_le_24 wr_en", false,-1);
        tracep->declBus(c+2225,"opentitan_soc_top intr_controller u_reg u_le_le_24 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_le_le_24 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_le_le_24 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3730,"opentitan_soc_top intr_controller u_reg u_le_le_24 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2150,"opentitan_soc_top intr_controller u_reg u_le_le_24 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_24 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_24 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+367,"opentitan_soc_top intr_controller u_reg u_le_le_24 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3730,"opentitan_soc_top intr_controller u_reg u_le_le_24 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2225,"opentitan_soc_top intr_controller u_reg u_le_le_24 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+367,"opentitan_soc_top intr_controller u_reg u_le_le_24 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_le_le_25 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_le_le_25 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_le_le_25 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_le_le_25 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_le_le_25 rst_ni", false,-1);
        tracep->declBit(c+3731,"opentitan_soc_top intr_controller u_reg u_le_le_25 we", false,-1);
        tracep->declBus(c+2151,"opentitan_soc_top intr_controller u_reg u_le_le_25 wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_25 de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_25 d", false,-1, 0,0);
        tracep->declBit(c+2700,"opentitan_soc_top intr_controller u_reg u_le_le_25 qe", false,-1);
        tracep->declBus(c+368,"opentitan_soc_top intr_controller u_reg u_le_le_25 q", false,-1, 0,0);
        tracep->declBus(c+368,"opentitan_soc_top intr_controller u_reg u_le_le_25 qs", false,-1, 0,0);
        tracep->declBit(c+3731,"opentitan_soc_top intr_controller u_reg u_le_le_25 wr_en", false,-1);
        tracep->declBus(c+2226,"opentitan_soc_top intr_controller u_reg u_le_le_25 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_le_le_25 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_le_le_25 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3731,"opentitan_soc_top intr_controller u_reg u_le_le_25 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2151,"opentitan_soc_top intr_controller u_reg u_le_le_25 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_25 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_25 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+368,"opentitan_soc_top intr_controller u_reg u_le_le_25 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3731,"opentitan_soc_top intr_controller u_reg u_le_le_25 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2226,"opentitan_soc_top intr_controller u_reg u_le_le_25 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+368,"opentitan_soc_top intr_controller u_reg u_le_le_25 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_le_le_26 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_le_le_26 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_le_le_26 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_le_le_26 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_le_le_26 rst_ni", false,-1);
        tracep->declBit(c+3732,"opentitan_soc_top intr_controller u_reg u_le_le_26 we", false,-1);
        tracep->declBus(c+2152,"opentitan_soc_top intr_controller u_reg u_le_le_26 wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_26 de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_26 d", false,-1, 0,0);
        tracep->declBit(c+2701,"opentitan_soc_top intr_controller u_reg u_le_le_26 qe", false,-1);
        tracep->declBus(c+369,"opentitan_soc_top intr_controller u_reg u_le_le_26 q", false,-1, 0,0);
        tracep->declBus(c+369,"opentitan_soc_top intr_controller u_reg u_le_le_26 qs", false,-1, 0,0);
        tracep->declBit(c+3732,"opentitan_soc_top intr_controller u_reg u_le_le_26 wr_en", false,-1);
        tracep->declBus(c+2227,"opentitan_soc_top intr_controller u_reg u_le_le_26 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_le_le_26 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_le_le_26 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3732,"opentitan_soc_top intr_controller u_reg u_le_le_26 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2152,"opentitan_soc_top intr_controller u_reg u_le_le_26 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_26 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_26 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+369,"opentitan_soc_top intr_controller u_reg u_le_le_26 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3732,"opentitan_soc_top intr_controller u_reg u_le_le_26 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2227,"opentitan_soc_top intr_controller u_reg u_le_le_26 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+369,"opentitan_soc_top intr_controller u_reg u_le_le_26 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_le_le_27 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_le_le_27 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_le_le_27 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_le_le_27 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_le_le_27 rst_ni", false,-1);
        tracep->declBit(c+3733,"opentitan_soc_top intr_controller u_reg u_le_le_27 we", false,-1);
        tracep->declBus(c+2153,"opentitan_soc_top intr_controller u_reg u_le_le_27 wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_27 de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_27 d", false,-1, 0,0);
        tracep->declBit(c+2702,"opentitan_soc_top intr_controller u_reg u_le_le_27 qe", false,-1);
        tracep->declBus(c+464,"opentitan_soc_top intr_controller u_reg u_le_le_27 q", false,-1, 0,0);
        tracep->declBus(c+464,"opentitan_soc_top intr_controller u_reg u_le_le_27 qs", false,-1, 0,0);
        tracep->declBit(c+3733,"opentitan_soc_top intr_controller u_reg u_le_le_27 wr_en", false,-1);
        tracep->declBus(c+2228,"opentitan_soc_top intr_controller u_reg u_le_le_27 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_le_le_27 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_le_le_27 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3733,"opentitan_soc_top intr_controller u_reg u_le_le_27 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2153,"opentitan_soc_top intr_controller u_reg u_le_le_27 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_27 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_27 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+464,"opentitan_soc_top intr_controller u_reg u_le_le_27 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3733,"opentitan_soc_top intr_controller u_reg u_le_le_27 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2228,"opentitan_soc_top intr_controller u_reg u_le_le_27 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+464,"opentitan_soc_top intr_controller u_reg u_le_le_27 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_le_le_28 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_le_le_28 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_le_le_28 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_le_le_28 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_le_le_28 rst_ni", false,-1);
        tracep->declBit(c+3734,"opentitan_soc_top intr_controller u_reg u_le_le_28 we", false,-1);
        tracep->declBus(c+2154,"opentitan_soc_top intr_controller u_reg u_le_le_28 wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_28 de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_28 d", false,-1, 0,0);
        tracep->declBit(c+2703,"opentitan_soc_top intr_controller u_reg u_le_le_28 qe", false,-1);
        tracep->declBus(c+465,"opentitan_soc_top intr_controller u_reg u_le_le_28 q", false,-1, 0,0);
        tracep->declBus(c+465,"opentitan_soc_top intr_controller u_reg u_le_le_28 qs", false,-1, 0,0);
        tracep->declBit(c+3734,"opentitan_soc_top intr_controller u_reg u_le_le_28 wr_en", false,-1);
        tracep->declBus(c+2229,"opentitan_soc_top intr_controller u_reg u_le_le_28 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_le_le_28 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_le_le_28 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3734,"opentitan_soc_top intr_controller u_reg u_le_le_28 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2154,"opentitan_soc_top intr_controller u_reg u_le_le_28 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_28 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_28 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+465,"opentitan_soc_top intr_controller u_reg u_le_le_28 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3734,"opentitan_soc_top intr_controller u_reg u_le_le_28 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2229,"opentitan_soc_top intr_controller u_reg u_le_le_28 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+465,"opentitan_soc_top intr_controller u_reg u_le_le_28 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_le_le_29 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_le_le_29 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_le_le_29 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_le_le_29 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_le_le_29 rst_ni", false,-1);
        tracep->declBit(c+3735,"opentitan_soc_top intr_controller u_reg u_le_le_29 we", false,-1);
        tracep->declBus(c+2155,"opentitan_soc_top intr_controller u_reg u_le_le_29 wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_29 de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_29 d", false,-1, 0,0);
        tracep->declBit(c+2704,"opentitan_soc_top intr_controller u_reg u_le_le_29 qe", false,-1);
        tracep->declBus(c+466,"opentitan_soc_top intr_controller u_reg u_le_le_29 q", false,-1, 0,0);
        tracep->declBus(c+466,"opentitan_soc_top intr_controller u_reg u_le_le_29 qs", false,-1, 0,0);
        tracep->declBit(c+3735,"opentitan_soc_top intr_controller u_reg u_le_le_29 wr_en", false,-1);
        tracep->declBus(c+2230,"opentitan_soc_top intr_controller u_reg u_le_le_29 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_le_le_29 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_le_le_29 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3735,"opentitan_soc_top intr_controller u_reg u_le_le_29 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2155,"opentitan_soc_top intr_controller u_reg u_le_le_29 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_29 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_29 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+466,"opentitan_soc_top intr_controller u_reg u_le_le_29 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3735,"opentitan_soc_top intr_controller u_reg u_le_le_29 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2230,"opentitan_soc_top intr_controller u_reg u_le_le_29 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+466,"opentitan_soc_top intr_controller u_reg u_le_le_29 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_le_le_30 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_le_le_30 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_le_le_30 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_le_le_30 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_le_le_30 rst_ni", false,-1);
        tracep->declBit(c+3736,"opentitan_soc_top intr_controller u_reg u_le_le_30 we", false,-1);
        tracep->declBus(c+2156,"opentitan_soc_top intr_controller u_reg u_le_le_30 wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_30 de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_30 d", false,-1, 0,0);
        tracep->declBit(c+2575,"opentitan_soc_top intr_controller u_reg u_le_le_30 qe", false,-1);
        tracep->declBus(c+467,"opentitan_soc_top intr_controller u_reg u_le_le_30 q", false,-1, 0,0);
        tracep->declBus(c+467,"opentitan_soc_top intr_controller u_reg u_le_le_30 qs", false,-1, 0,0);
        tracep->declBit(c+3736,"opentitan_soc_top intr_controller u_reg u_le_le_30 wr_en", false,-1);
        tracep->declBus(c+2231,"opentitan_soc_top intr_controller u_reg u_le_le_30 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_le_le_30 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_le_le_30 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3736,"opentitan_soc_top intr_controller u_reg u_le_le_30 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2156,"opentitan_soc_top intr_controller u_reg u_le_le_30 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_30 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_30 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+467,"opentitan_soc_top intr_controller u_reg u_le_le_30 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3736,"opentitan_soc_top intr_controller u_reg u_le_le_30 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2231,"opentitan_soc_top intr_controller u_reg u_le_le_30 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+467,"opentitan_soc_top intr_controller u_reg u_le_le_30 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_le_le_31 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_le_le_31 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_le_le_31 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_le_le_31 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_le_le_31 rst_ni", false,-1);
        tracep->declBit(c+3737,"opentitan_soc_top intr_controller u_reg u_le_le_31 we", false,-1);
        tracep->declBus(c+2157,"opentitan_soc_top intr_controller u_reg u_le_le_31 wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_31 de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_31 d", false,-1, 0,0);
        tracep->declBit(c+3453,"opentitan_soc_top intr_controller u_reg u_le_le_31 qe", false,-1);
        tracep->declBus(c+370,"opentitan_soc_top intr_controller u_reg u_le_le_31 q", false,-1, 0,0);
        tracep->declBus(c+370,"opentitan_soc_top intr_controller u_reg u_le_le_31 qs", false,-1, 0,0);
        tracep->declBit(c+3737,"opentitan_soc_top intr_controller u_reg u_le_le_31 wr_en", false,-1);
        tracep->declBus(c+2232,"opentitan_soc_top intr_controller u_reg u_le_le_31 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_le_le_31 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_le_le_31 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3737,"opentitan_soc_top intr_controller u_reg u_le_le_31 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2157,"opentitan_soc_top intr_controller u_reg u_le_le_31 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_31 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_le_le_31 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+370,"opentitan_soc_top intr_controller u_reg u_le_le_31 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3737,"opentitan_soc_top intr_controller u_reg u_le_le_31 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2232,"opentitan_soc_top intr_controller u_reg u_le_le_31 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+370,"opentitan_soc_top intr_controller u_reg u_le_le_31 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller u_reg u_prio0 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_prio0 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio0 RESVAL", false,-1, 2,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_prio0 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_prio0 rst_ni", false,-1);
        tracep->declBit(c+3738,"opentitan_soc_top intr_controller u_reg u_prio0 we", false,-1);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg u_prio0 wd", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_prio0 de", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio0 d", false,-1, 2,0);
        tracep->declBit(c+3454,"opentitan_soc_top intr_controller u_reg u_prio0 qe", false,-1);
        tracep->declBus(c+409,"opentitan_soc_top intr_controller u_reg u_prio0 q", false,-1, 2,0);
        tracep->declBus(c+409,"opentitan_soc_top intr_controller u_reg u_prio0 qs", false,-1, 2,0);
        tracep->declBit(c+3738,"opentitan_soc_top intr_controller u_reg u_prio0 wr_en", false,-1);
        tracep->declBus(c+2233,"opentitan_soc_top intr_controller u_reg u_prio0 wr_data", false,-1, 2,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller u_reg u_prio0 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_prio0 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3738,"opentitan_soc_top intr_controller u_reg u_prio0 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg u_prio0 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_prio0 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio0 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+409,"opentitan_soc_top intr_controller u_reg u_prio0 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+3738,"opentitan_soc_top intr_controller u_reg u_prio0 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2233,"opentitan_soc_top intr_controller u_reg u_prio0 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+409,"opentitan_soc_top intr_controller u_reg u_prio0 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller u_reg u_prio1 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_prio1 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio1 RESVAL", false,-1, 2,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_prio1 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_prio1 rst_ni", false,-1);
        tracep->declBit(c+3739,"opentitan_soc_top intr_controller u_reg u_prio1 we", false,-1);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg u_prio1 wd", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_prio1 de", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio1 d", false,-1, 2,0);
        tracep->declBit(c+3455,"opentitan_soc_top intr_controller u_reg u_prio1 qe", false,-1);
        tracep->declBus(c+410,"opentitan_soc_top intr_controller u_reg u_prio1 q", false,-1, 2,0);
        tracep->declBus(c+410,"opentitan_soc_top intr_controller u_reg u_prio1 qs", false,-1, 2,0);
        tracep->declBit(c+3739,"opentitan_soc_top intr_controller u_reg u_prio1 wr_en", false,-1);
        tracep->declBus(c+2234,"opentitan_soc_top intr_controller u_reg u_prio1 wr_data", false,-1, 2,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller u_reg u_prio1 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_prio1 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3739,"opentitan_soc_top intr_controller u_reg u_prio1 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg u_prio1 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_prio1 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio1 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+410,"opentitan_soc_top intr_controller u_reg u_prio1 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+3739,"opentitan_soc_top intr_controller u_reg u_prio1 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2234,"opentitan_soc_top intr_controller u_reg u_prio1 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+410,"opentitan_soc_top intr_controller u_reg u_prio1 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller u_reg u_prio2 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_prio2 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio2 RESVAL", false,-1, 2,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_prio2 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_prio2 rst_ni", false,-1);
        tracep->declBit(c+3740,"opentitan_soc_top intr_controller u_reg u_prio2 we", false,-1);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg u_prio2 wd", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_prio2 de", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio2 d", false,-1, 2,0);
        tracep->declBit(c+3456,"opentitan_soc_top intr_controller u_reg u_prio2 qe", false,-1);
        tracep->declBus(c+411,"opentitan_soc_top intr_controller u_reg u_prio2 q", false,-1, 2,0);
        tracep->declBus(c+411,"opentitan_soc_top intr_controller u_reg u_prio2 qs", false,-1, 2,0);
        tracep->declBit(c+3740,"opentitan_soc_top intr_controller u_reg u_prio2 wr_en", false,-1);
        tracep->declBus(c+2235,"opentitan_soc_top intr_controller u_reg u_prio2 wr_data", false,-1, 2,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller u_reg u_prio2 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_prio2 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3740,"opentitan_soc_top intr_controller u_reg u_prio2 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg u_prio2 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_prio2 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio2 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+411,"opentitan_soc_top intr_controller u_reg u_prio2 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+3740,"opentitan_soc_top intr_controller u_reg u_prio2 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2235,"opentitan_soc_top intr_controller u_reg u_prio2 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+411,"opentitan_soc_top intr_controller u_reg u_prio2 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller u_reg u_prio3 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_prio3 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio3 RESVAL", false,-1, 2,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_prio3 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_prio3 rst_ni", false,-1);
        tracep->declBit(c+3741,"opentitan_soc_top intr_controller u_reg u_prio3 we", false,-1);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg u_prio3 wd", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_prio3 de", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio3 d", false,-1, 2,0);
        tracep->declBit(c+3457,"opentitan_soc_top intr_controller u_reg u_prio3 qe", false,-1);
        tracep->declBus(c+412,"opentitan_soc_top intr_controller u_reg u_prio3 q", false,-1, 2,0);
        tracep->declBus(c+412,"opentitan_soc_top intr_controller u_reg u_prio3 qs", false,-1, 2,0);
        tracep->declBit(c+3741,"opentitan_soc_top intr_controller u_reg u_prio3 wr_en", false,-1);
        tracep->declBus(c+2236,"opentitan_soc_top intr_controller u_reg u_prio3 wr_data", false,-1, 2,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller u_reg u_prio3 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_prio3 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3741,"opentitan_soc_top intr_controller u_reg u_prio3 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg u_prio3 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_prio3 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio3 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+412,"opentitan_soc_top intr_controller u_reg u_prio3 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+3741,"opentitan_soc_top intr_controller u_reg u_prio3 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2236,"opentitan_soc_top intr_controller u_reg u_prio3 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+412,"opentitan_soc_top intr_controller u_reg u_prio3 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller u_reg u_prio4 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_prio4 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio4 RESVAL", false,-1, 2,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_prio4 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_prio4 rst_ni", false,-1);
        tracep->declBit(c+3742,"opentitan_soc_top intr_controller u_reg u_prio4 we", false,-1);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg u_prio4 wd", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_prio4 de", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio4 d", false,-1, 2,0);
        tracep->declBit(c+2630,"opentitan_soc_top intr_controller u_reg u_prio4 qe", false,-1);
        tracep->declBus(c+413,"opentitan_soc_top intr_controller u_reg u_prio4 q", false,-1, 2,0);
        tracep->declBus(c+413,"opentitan_soc_top intr_controller u_reg u_prio4 qs", false,-1, 2,0);
        tracep->declBit(c+3742,"opentitan_soc_top intr_controller u_reg u_prio4 wr_en", false,-1);
        tracep->declBus(c+2237,"opentitan_soc_top intr_controller u_reg u_prio4 wr_data", false,-1, 2,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller u_reg u_prio4 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_prio4 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3742,"opentitan_soc_top intr_controller u_reg u_prio4 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg u_prio4 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_prio4 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio4 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+413,"opentitan_soc_top intr_controller u_reg u_prio4 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+3742,"opentitan_soc_top intr_controller u_reg u_prio4 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2237,"opentitan_soc_top intr_controller u_reg u_prio4 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+413,"opentitan_soc_top intr_controller u_reg u_prio4 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller u_reg u_prio5 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_prio5 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio5 RESVAL", false,-1, 2,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_prio5 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_prio5 rst_ni", false,-1);
        tracep->declBit(c+3743,"opentitan_soc_top intr_controller u_reg u_prio5 we", false,-1);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg u_prio5 wd", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_prio5 de", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio5 d", false,-1, 2,0);
        tracep->declBit(c+2705,"opentitan_soc_top intr_controller u_reg u_prio5 qe", false,-1);
        tracep->declBus(c+371,"opentitan_soc_top intr_controller u_reg u_prio5 q", false,-1, 2,0);
        tracep->declBus(c+371,"opentitan_soc_top intr_controller u_reg u_prio5 qs", false,-1, 2,0);
        tracep->declBit(c+3743,"opentitan_soc_top intr_controller u_reg u_prio5 wr_en", false,-1);
        tracep->declBus(c+2238,"opentitan_soc_top intr_controller u_reg u_prio5 wr_data", false,-1, 2,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller u_reg u_prio5 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_prio5 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3743,"opentitan_soc_top intr_controller u_reg u_prio5 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg u_prio5 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_prio5 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio5 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+371,"opentitan_soc_top intr_controller u_reg u_prio5 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+3743,"opentitan_soc_top intr_controller u_reg u_prio5 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2238,"opentitan_soc_top intr_controller u_reg u_prio5 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+371,"opentitan_soc_top intr_controller u_reg u_prio5 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller u_reg u_prio6 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_prio6 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio6 RESVAL", false,-1, 2,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_prio6 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_prio6 rst_ni", false,-1);
        tracep->declBit(c+3744,"opentitan_soc_top intr_controller u_reg u_prio6 we", false,-1);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg u_prio6 wd", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_prio6 de", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio6 d", false,-1, 2,0);
        tracep->declBit(c+2706,"opentitan_soc_top intr_controller u_reg u_prio6 qe", false,-1);
        tracep->declBus(c+372,"opentitan_soc_top intr_controller u_reg u_prio6 q", false,-1, 2,0);
        tracep->declBus(c+372,"opentitan_soc_top intr_controller u_reg u_prio6 qs", false,-1, 2,0);
        tracep->declBit(c+3744,"opentitan_soc_top intr_controller u_reg u_prio6 wr_en", false,-1);
        tracep->declBus(c+2239,"opentitan_soc_top intr_controller u_reg u_prio6 wr_data", false,-1, 2,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller u_reg u_prio6 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_prio6 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3744,"opentitan_soc_top intr_controller u_reg u_prio6 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg u_prio6 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_prio6 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio6 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+372,"opentitan_soc_top intr_controller u_reg u_prio6 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+3744,"opentitan_soc_top intr_controller u_reg u_prio6 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2239,"opentitan_soc_top intr_controller u_reg u_prio6 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+372,"opentitan_soc_top intr_controller u_reg u_prio6 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller u_reg u_prio7 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_prio7 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio7 RESVAL", false,-1, 2,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_prio7 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_prio7 rst_ni", false,-1);
        tracep->declBit(c+4948,"opentitan_soc_top intr_controller u_reg u_prio7 we", false,-1);
        tracep->declBus(c+4949,"opentitan_soc_top intr_controller u_reg u_prio7 wd", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_prio7 de", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio7 d", false,-1, 2,0);
        tracep->declBit(c+3458,"opentitan_soc_top intr_controller u_reg u_prio7 qe", false,-1);
        tracep->declBus(c+4401,"opentitan_soc_top intr_controller u_reg u_prio7 q", false,-1, 2,0);
        tracep->declBus(c+4401,"opentitan_soc_top intr_controller u_reg u_prio7 qs", false,-1, 2,0);
        tracep->declBit(c+4948,"opentitan_soc_top intr_controller u_reg u_prio7 wr_en", false,-1);
        tracep->declBus(c+4950,"opentitan_soc_top intr_controller u_reg u_prio7 wr_data", false,-1, 2,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller u_reg u_prio7 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_prio7 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+4948,"opentitan_soc_top intr_controller u_reg u_prio7 wr_en_data_arb we", false,-1);
        tracep->declBus(c+4949,"opentitan_soc_top intr_controller u_reg u_prio7 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_prio7 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio7 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+4401,"opentitan_soc_top intr_controller u_reg u_prio7 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+4948,"opentitan_soc_top intr_controller u_reg u_prio7 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+4950,"opentitan_soc_top intr_controller u_reg u_prio7 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+4401,"opentitan_soc_top intr_controller u_reg u_prio7 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller u_reg u_prio8 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_prio8 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio8 RESVAL", false,-1, 2,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_prio8 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_prio8 rst_ni", false,-1);
        tracep->declBit(c+3745,"opentitan_soc_top intr_controller u_reg u_prio8 we", false,-1);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg u_prio8 wd", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_prio8 de", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio8 d", false,-1, 2,0);
        tracep->declBit(c+2707,"opentitan_soc_top intr_controller u_reg u_prio8 qe", false,-1);
        tracep->declBus(c+468,"opentitan_soc_top intr_controller u_reg u_prio8 q", false,-1, 2,0);
        tracep->declBus(c+468,"opentitan_soc_top intr_controller u_reg u_prio8 qs", false,-1, 2,0);
        tracep->declBit(c+3745,"opentitan_soc_top intr_controller u_reg u_prio8 wr_en", false,-1);
        tracep->declBus(c+2240,"opentitan_soc_top intr_controller u_reg u_prio8 wr_data", false,-1, 2,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller u_reg u_prio8 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_prio8 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3745,"opentitan_soc_top intr_controller u_reg u_prio8 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg u_prio8 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_prio8 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio8 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+468,"opentitan_soc_top intr_controller u_reg u_prio8 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+3745,"opentitan_soc_top intr_controller u_reg u_prio8 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2240,"opentitan_soc_top intr_controller u_reg u_prio8 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+468,"opentitan_soc_top intr_controller u_reg u_prio8 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller u_reg u_prio9 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_prio9 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio9 RESVAL", false,-1, 2,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_prio9 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_prio9 rst_ni", false,-1);
        tracep->declBit(c+3746,"opentitan_soc_top intr_controller u_reg u_prio9 we", false,-1);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg u_prio9 wd", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_prio9 de", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio9 d", false,-1, 2,0);
        tracep->declBit(c+2708,"opentitan_soc_top intr_controller u_reg u_prio9 qe", false,-1);
        tracep->declBus(c+414,"opentitan_soc_top intr_controller u_reg u_prio9 q", false,-1, 2,0);
        tracep->declBus(c+414,"opentitan_soc_top intr_controller u_reg u_prio9 qs", false,-1, 2,0);
        tracep->declBit(c+3746,"opentitan_soc_top intr_controller u_reg u_prio9 wr_en", false,-1);
        tracep->declBus(c+2241,"opentitan_soc_top intr_controller u_reg u_prio9 wr_data", false,-1, 2,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller u_reg u_prio9 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_prio9 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3746,"opentitan_soc_top intr_controller u_reg u_prio9 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg u_prio9 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_prio9 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio9 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+414,"opentitan_soc_top intr_controller u_reg u_prio9 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+3746,"opentitan_soc_top intr_controller u_reg u_prio9 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2241,"opentitan_soc_top intr_controller u_reg u_prio9 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+414,"opentitan_soc_top intr_controller u_reg u_prio9 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller u_reg u_prio10 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_prio10 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio10 RESVAL", false,-1, 2,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_prio10 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_prio10 rst_ni", false,-1);
        tracep->declBit(c+3747,"opentitan_soc_top intr_controller u_reg u_prio10 we", false,-1);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg u_prio10 wd", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_prio10 de", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio10 d", false,-1, 2,0);
        tracep->declBit(c+2709,"opentitan_soc_top intr_controller u_reg u_prio10 qe", false,-1);
        tracep->declBus(c+469,"opentitan_soc_top intr_controller u_reg u_prio10 q", false,-1, 2,0);
        tracep->declBus(c+469,"opentitan_soc_top intr_controller u_reg u_prio10 qs", false,-1, 2,0);
        tracep->declBit(c+3747,"opentitan_soc_top intr_controller u_reg u_prio10 wr_en", false,-1);
        tracep->declBus(c+2242,"opentitan_soc_top intr_controller u_reg u_prio10 wr_data", false,-1, 2,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller u_reg u_prio10 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_prio10 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3747,"opentitan_soc_top intr_controller u_reg u_prio10 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg u_prio10 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_prio10 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio10 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+469,"opentitan_soc_top intr_controller u_reg u_prio10 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+3747,"opentitan_soc_top intr_controller u_reg u_prio10 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2242,"opentitan_soc_top intr_controller u_reg u_prio10 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+469,"opentitan_soc_top intr_controller u_reg u_prio10 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller u_reg u_prio11 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_prio11 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio11 RESVAL", false,-1, 2,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_prio11 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_prio11 rst_ni", false,-1);
        tracep->declBit(c+3748,"opentitan_soc_top intr_controller u_reg u_prio11 we", false,-1);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg u_prio11 wd", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_prio11 de", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio11 d", false,-1, 2,0);
        tracep->declBit(c+2710,"opentitan_soc_top intr_controller u_reg u_prio11 qe", false,-1);
        tracep->declBus(c+470,"opentitan_soc_top intr_controller u_reg u_prio11 q", false,-1, 2,0);
        tracep->declBus(c+470,"opentitan_soc_top intr_controller u_reg u_prio11 qs", false,-1, 2,0);
        tracep->declBit(c+3748,"opentitan_soc_top intr_controller u_reg u_prio11 wr_en", false,-1);
        tracep->declBus(c+2243,"opentitan_soc_top intr_controller u_reg u_prio11 wr_data", false,-1, 2,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller u_reg u_prio11 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_prio11 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3748,"opentitan_soc_top intr_controller u_reg u_prio11 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg u_prio11 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_prio11 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio11 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+470,"opentitan_soc_top intr_controller u_reg u_prio11 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+3748,"opentitan_soc_top intr_controller u_reg u_prio11 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2243,"opentitan_soc_top intr_controller u_reg u_prio11 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+470,"opentitan_soc_top intr_controller u_reg u_prio11 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller u_reg u_prio12 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_prio12 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio12 RESVAL", false,-1, 2,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_prio12 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_prio12 rst_ni", false,-1);
        tracep->declBit(c+3749,"opentitan_soc_top intr_controller u_reg u_prio12 we", false,-1);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg u_prio12 wd", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_prio12 de", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio12 d", false,-1, 2,0);
        tracep->declBit(c+2711,"opentitan_soc_top intr_controller u_reg u_prio12 qe", false,-1);
        tracep->declBus(c+471,"opentitan_soc_top intr_controller u_reg u_prio12 q", false,-1, 2,0);
        tracep->declBus(c+471,"opentitan_soc_top intr_controller u_reg u_prio12 qs", false,-1, 2,0);
        tracep->declBit(c+3749,"opentitan_soc_top intr_controller u_reg u_prio12 wr_en", false,-1);
        tracep->declBus(c+2244,"opentitan_soc_top intr_controller u_reg u_prio12 wr_data", false,-1, 2,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller u_reg u_prio12 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_prio12 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3749,"opentitan_soc_top intr_controller u_reg u_prio12 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg u_prio12 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_prio12 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio12 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+471,"opentitan_soc_top intr_controller u_reg u_prio12 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+3749,"opentitan_soc_top intr_controller u_reg u_prio12 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2244,"opentitan_soc_top intr_controller u_reg u_prio12 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+471,"opentitan_soc_top intr_controller u_reg u_prio12 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller u_reg u_prio13 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_prio13 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio13 RESVAL", false,-1, 2,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_prio13 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_prio13 rst_ni", false,-1);
        tracep->declBit(c+3750,"opentitan_soc_top intr_controller u_reg u_prio13 we", false,-1);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg u_prio13 wd", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_prio13 de", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio13 d", false,-1, 2,0);
        tracep->declBit(c+2576,"opentitan_soc_top intr_controller u_reg u_prio13 qe", false,-1);
        tracep->declBus(c+439,"opentitan_soc_top intr_controller u_reg u_prio13 q", false,-1, 2,0);
        tracep->declBus(c+439,"opentitan_soc_top intr_controller u_reg u_prio13 qs", false,-1, 2,0);
        tracep->declBit(c+3750,"opentitan_soc_top intr_controller u_reg u_prio13 wr_en", false,-1);
        tracep->declBus(c+2245,"opentitan_soc_top intr_controller u_reg u_prio13 wr_data", false,-1, 2,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller u_reg u_prio13 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_prio13 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3750,"opentitan_soc_top intr_controller u_reg u_prio13 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg u_prio13 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_prio13 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio13 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+439,"opentitan_soc_top intr_controller u_reg u_prio13 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+3750,"opentitan_soc_top intr_controller u_reg u_prio13 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2245,"opentitan_soc_top intr_controller u_reg u_prio13 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+439,"opentitan_soc_top intr_controller u_reg u_prio13 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller u_reg u_prio14 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_prio14 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio14 RESVAL", false,-1, 2,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_prio14 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_prio14 rst_ni", false,-1);
        tracep->declBit(c+3751,"opentitan_soc_top intr_controller u_reg u_prio14 we", false,-1);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg u_prio14 wd", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_prio14 de", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio14 d", false,-1, 2,0);
        tracep->declBit(c+3459,"opentitan_soc_top intr_controller u_reg u_prio14 qe", false,-1);
        tracep->declBus(c+440,"opentitan_soc_top intr_controller u_reg u_prio14 q", false,-1, 2,0);
        tracep->declBus(c+440,"opentitan_soc_top intr_controller u_reg u_prio14 qs", false,-1, 2,0);
        tracep->declBit(c+3751,"opentitan_soc_top intr_controller u_reg u_prio14 wr_en", false,-1);
        tracep->declBus(c+2246,"opentitan_soc_top intr_controller u_reg u_prio14 wr_data", false,-1, 2,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller u_reg u_prio14 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_prio14 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3751,"opentitan_soc_top intr_controller u_reg u_prio14 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg u_prio14 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_prio14 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio14 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+440,"opentitan_soc_top intr_controller u_reg u_prio14 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+3751,"opentitan_soc_top intr_controller u_reg u_prio14 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2246,"opentitan_soc_top intr_controller u_reg u_prio14 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+440,"opentitan_soc_top intr_controller u_reg u_prio14 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller u_reg u_prio15 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_prio15 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio15 RESVAL", false,-1, 2,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_prio15 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_prio15 rst_ni", false,-1);
        tracep->declBit(c+3752,"opentitan_soc_top intr_controller u_reg u_prio15 we", false,-1);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg u_prio15 wd", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_prio15 de", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio15 d", false,-1, 2,0);
        tracep->declBit(c+3460,"opentitan_soc_top intr_controller u_reg u_prio15 qe", false,-1);
        tracep->declBus(c+472,"opentitan_soc_top intr_controller u_reg u_prio15 q", false,-1, 2,0);
        tracep->declBus(c+472,"opentitan_soc_top intr_controller u_reg u_prio15 qs", false,-1, 2,0);
        tracep->declBit(c+3752,"opentitan_soc_top intr_controller u_reg u_prio15 wr_en", false,-1);
        tracep->declBus(c+2247,"opentitan_soc_top intr_controller u_reg u_prio15 wr_data", false,-1, 2,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller u_reg u_prio15 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_prio15 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3752,"opentitan_soc_top intr_controller u_reg u_prio15 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg u_prio15 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_prio15 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio15 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+472,"opentitan_soc_top intr_controller u_reg u_prio15 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+3752,"opentitan_soc_top intr_controller u_reg u_prio15 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2247,"opentitan_soc_top intr_controller u_reg u_prio15 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+472,"opentitan_soc_top intr_controller u_reg u_prio15 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller u_reg u_prio16 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_prio16 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio16 RESVAL", false,-1, 2,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_prio16 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_prio16 rst_ni", false,-1);
        tracep->declBit(c+3753,"opentitan_soc_top intr_controller u_reg u_prio16 we", false,-1);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg u_prio16 wd", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_prio16 de", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio16 d", false,-1, 2,0);
        tracep->declBit(c+3461,"opentitan_soc_top intr_controller u_reg u_prio16 qe", false,-1);
        tracep->declBus(c+473,"opentitan_soc_top intr_controller u_reg u_prio16 q", false,-1, 2,0);
        tracep->declBus(c+473,"opentitan_soc_top intr_controller u_reg u_prio16 qs", false,-1, 2,0);
        tracep->declBit(c+3753,"opentitan_soc_top intr_controller u_reg u_prio16 wr_en", false,-1);
        tracep->declBus(c+2248,"opentitan_soc_top intr_controller u_reg u_prio16 wr_data", false,-1, 2,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller u_reg u_prio16 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_prio16 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3753,"opentitan_soc_top intr_controller u_reg u_prio16 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg u_prio16 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_prio16 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio16 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+473,"opentitan_soc_top intr_controller u_reg u_prio16 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+3753,"opentitan_soc_top intr_controller u_reg u_prio16 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2248,"opentitan_soc_top intr_controller u_reg u_prio16 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+473,"opentitan_soc_top intr_controller u_reg u_prio16 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller u_reg u_prio17 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_prio17 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio17 RESVAL", false,-1, 2,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_prio17 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_prio17 rst_ni", false,-1);
        tracep->declBit(c+3754,"opentitan_soc_top intr_controller u_reg u_prio17 we", false,-1);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg u_prio17 wd", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_prio17 de", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio17 d", false,-1, 2,0);
        tracep->declBit(c+3462,"opentitan_soc_top intr_controller u_reg u_prio17 qe", false,-1);
        tracep->declBus(c+474,"opentitan_soc_top intr_controller u_reg u_prio17 q", false,-1, 2,0);
        tracep->declBus(c+474,"opentitan_soc_top intr_controller u_reg u_prio17 qs", false,-1, 2,0);
        tracep->declBit(c+3754,"opentitan_soc_top intr_controller u_reg u_prio17 wr_en", false,-1);
        tracep->declBus(c+2249,"opentitan_soc_top intr_controller u_reg u_prio17 wr_data", false,-1, 2,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller u_reg u_prio17 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_prio17 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3754,"opentitan_soc_top intr_controller u_reg u_prio17 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg u_prio17 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_prio17 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio17 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+474,"opentitan_soc_top intr_controller u_reg u_prio17 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+3754,"opentitan_soc_top intr_controller u_reg u_prio17 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2249,"opentitan_soc_top intr_controller u_reg u_prio17 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+474,"opentitan_soc_top intr_controller u_reg u_prio17 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller u_reg u_prio18 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_prio18 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio18 RESVAL", false,-1, 2,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_prio18 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_prio18 rst_ni", false,-1);
        tracep->declBit(c+3755,"opentitan_soc_top intr_controller u_reg u_prio18 we", false,-1);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg u_prio18 wd", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_prio18 de", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio18 d", false,-1, 2,0);
        tracep->declBit(c+3463,"opentitan_soc_top intr_controller u_reg u_prio18 qe", false,-1);
        tracep->declBus(c+475,"opentitan_soc_top intr_controller u_reg u_prio18 q", false,-1, 2,0);
        tracep->declBus(c+475,"opentitan_soc_top intr_controller u_reg u_prio18 qs", false,-1, 2,0);
        tracep->declBit(c+3755,"opentitan_soc_top intr_controller u_reg u_prio18 wr_en", false,-1);
        tracep->declBus(c+2250,"opentitan_soc_top intr_controller u_reg u_prio18 wr_data", false,-1, 2,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller u_reg u_prio18 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_prio18 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3755,"opentitan_soc_top intr_controller u_reg u_prio18 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg u_prio18 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_prio18 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio18 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+475,"opentitan_soc_top intr_controller u_reg u_prio18 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+3755,"opentitan_soc_top intr_controller u_reg u_prio18 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2250,"opentitan_soc_top intr_controller u_reg u_prio18 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+475,"opentitan_soc_top intr_controller u_reg u_prio18 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller u_reg u_prio19 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_prio19 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio19 RESVAL", false,-1, 2,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_prio19 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_prio19 rst_ni", false,-1);
        tracep->declBit(c+3756,"opentitan_soc_top intr_controller u_reg u_prio19 we", false,-1);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg u_prio19 wd", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_prio19 de", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio19 d", false,-1, 2,0);
        tracep->declBit(c+2631,"opentitan_soc_top intr_controller u_reg u_prio19 qe", false,-1);
        tracep->declBus(c+441,"opentitan_soc_top intr_controller u_reg u_prio19 q", false,-1, 2,0);
        tracep->declBus(c+441,"opentitan_soc_top intr_controller u_reg u_prio19 qs", false,-1, 2,0);
        tracep->declBit(c+3756,"opentitan_soc_top intr_controller u_reg u_prio19 wr_en", false,-1);
        tracep->declBus(c+2251,"opentitan_soc_top intr_controller u_reg u_prio19 wr_data", false,-1, 2,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller u_reg u_prio19 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_prio19 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3756,"opentitan_soc_top intr_controller u_reg u_prio19 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg u_prio19 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_prio19 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio19 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+441,"opentitan_soc_top intr_controller u_reg u_prio19 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+3756,"opentitan_soc_top intr_controller u_reg u_prio19 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2251,"opentitan_soc_top intr_controller u_reg u_prio19 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+441,"opentitan_soc_top intr_controller u_reg u_prio19 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller u_reg u_prio20 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_prio20 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio20 RESVAL", false,-1, 2,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_prio20 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_prio20 rst_ni", false,-1);
        tracep->declBit(c+3757,"opentitan_soc_top intr_controller u_reg u_prio20 we", false,-1);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg u_prio20 wd", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_prio20 de", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio20 d", false,-1, 2,0);
        tracep->declBit(c+2577,"opentitan_soc_top intr_controller u_reg u_prio20 qe", false,-1);
        tracep->declBus(c+442,"opentitan_soc_top intr_controller u_reg u_prio20 q", false,-1, 2,0);
        tracep->declBus(c+442,"opentitan_soc_top intr_controller u_reg u_prio20 qs", false,-1, 2,0);
        tracep->declBit(c+3757,"opentitan_soc_top intr_controller u_reg u_prio20 wr_en", false,-1);
        tracep->declBus(c+2252,"opentitan_soc_top intr_controller u_reg u_prio20 wr_data", false,-1, 2,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller u_reg u_prio20 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_prio20 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3757,"opentitan_soc_top intr_controller u_reg u_prio20 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg u_prio20 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_prio20 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio20 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+442,"opentitan_soc_top intr_controller u_reg u_prio20 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+3757,"opentitan_soc_top intr_controller u_reg u_prio20 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2252,"opentitan_soc_top intr_controller u_reg u_prio20 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+442,"opentitan_soc_top intr_controller u_reg u_prio20 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller u_reg u_prio21 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_prio21 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio21 RESVAL", false,-1, 2,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_prio21 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_prio21 rst_ni", false,-1);
        tracep->declBit(c+3758,"opentitan_soc_top intr_controller u_reg u_prio21 we", false,-1);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg u_prio21 wd", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_prio21 de", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio21 d", false,-1, 2,0);
        tracep->declBit(c+2578,"opentitan_soc_top intr_controller u_reg u_prio21 qe", false,-1);
        tracep->declBus(c+443,"opentitan_soc_top intr_controller u_reg u_prio21 q", false,-1, 2,0);
        tracep->declBus(c+443,"opentitan_soc_top intr_controller u_reg u_prio21 qs", false,-1, 2,0);
        tracep->declBit(c+3758,"opentitan_soc_top intr_controller u_reg u_prio21 wr_en", false,-1);
        tracep->declBus(c+2253,"opentitan_soc_top intr_controller u_reg u_prio21 wr_data", false,-1, 2,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller u_reg u_prio21 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_prio21 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3758,"opentitan_soc_top intr_controller u_reg u_prio21 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg u_prio21 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_prio21 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio21 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+443,"opentitan_soc_top intr_controller u_reg u_prio21 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+3758,"opentitan_soc_top intr_controller u_reg u_prio21 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2253,"opentitan_soc_top intr_controller u_reg u_prio21 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+443,"opentitan_soc_top intr_controller u_reg u_prio21 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller u_reg u_prio22 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_prio22 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio22 RESVAL", false,-1, 2,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_prio22 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_prio22 rst_ni", false,-1);
        tracep->declBit(c+3759,"opentitan_soc_top intr_controller u_reg u_prio22 we", false,-1);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg u_prio22 wd", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_prio22 de", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio22 d", false,-1, 2,0);
        tracep->declBit(c+2579,"opentitan_soc_top intr_controller u_reg u_prio22 qe", false,-1);
        tracep->declBus(c+444,"opentitan_soc_top intr_controller u_reg u_prio22 q", false,-1, 2,0);
        tracep->declBus(c+444,"opentitan_soc_top intr_controller u_reg u_prio22 qs", false,-1, 2,0);
        tracep->declBit(c+3759,"opentitan_soc_top intr_controller u_reg u_prio22 wr_en", false,-1);
        tracep->declBus(c+2254,"opentitan_soc_top intr_controller u_reg u_prio22 wr_data", false,-1, 2,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller u_reg u_prio22 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_prio22 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3759,"opentitan_soc_top intr_controller u_reg u_prio22 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg u_prio22 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_prio22 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio22 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+444,"opentitan_soc_top intr_controller u_reg u_prio22 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+3759,"opentitan_soc_top intr_controller u_reg u_prio22 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2254,"opentitan_soc_top intr_controller u_reg u_prio22 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+444,"opentitan_soc_top intr_controller u_reg u_prio22 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller u_reg u_prio23 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_prio23 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio23 RESVAL", false,-1, 2,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_prio23 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_prio23 rst_ni", false,-1);
        tracep->declBit(c+3760,"opentitan_soc_top intr_controller u_reg u_prio23 we", false,-1);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg u_prio23 wd", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_prio23 de", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio23 d", false,-1, 2,0);
        tracep->declBit(c+3376,"opentitan_soc_top intr_controller u_reg u_prio23 qe", false,-1);
        tracep->declBus(c+445,"opentitan_soc_top intr_controller u_reg u_prio23 q", false,-1, 2,0);
        tracep->declBus(c+445,"opentitan_soc_top intr_controller u_reg u_prio23 qs", false,-1, 2,0);
        tracep->declBit(c+3760,"opentitan_soc_top intr_controller u_reg u_prio23 wr_en", false,-1);
        tracep->declBus(c+2255,"opentitan_soc_top intr_controller u_reg u_prio23 wr_data", false,-1, 2,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller u_reg u_prio23 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_prio23 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3760,"opentitan_soc_top intr_controller u_reg u_prio23 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg u_prio23 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_prio23 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio23 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+445,"opentitan_soc_top intr_controller u_reg u_prio23 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+3760,"opentitan_soc_top intr_controller u_reg u_prio23 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2255,"opentitan_soc_top intr_controller u_reg u_prio23 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+445,"opentitan_soc_top intr_controller u_reg u_prio23 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller u_reg u_prio24 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_prio24 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio24 RESVAL", false,-1, 2,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_prio24 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_prio24 rst_ni", false,-1);
        tracep->declBit(c+3761,"opentitan_soc_top intr_controller u_reg u_prio24 we", false,-1);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg u_prio24 wd", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_prio24 de", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio24 d", false,-1, 2,0);
        tracep->declBit(c+3377,"opentitan_soc_top intr_controller u_reg u_prio24 qe", false,-1);
        tracep->declBus(c+446,"opentitan_soc_top intr_controller u_reg u_prio24 q", false,-1, 2,0);
        tracep->declBus(c+446,"opentitan_soc_top intr_controller u_reg u_prio24 qs", false,-1, 2,0);
        tracep->declBit(c+3761,"opentitan_soc_top intr_controller u_reg u_prio24 wr_en", false,-1);
        tracep->declBus(c+2256,"opentitan_soc_top intr_controller u_reg u_prio24 wr_data", false,-1, 2,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller u_reg u_prio24 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_prio24 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3761,"opentitan_soc_top intr_controller u_reg u_prio24 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg u_prio24 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_prio24 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio24 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+446,"opentitan_soc_top intr_controller u_reg u_prio24 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+3761,"opentitan_soc_top intr_controller u_reg u_prio24 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2256,"opentitan_soc_top intr_controller u_reg u_prio24 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+446,"opentitan_soc_top intr_controller u_reg u_prio24 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller u_reg u_prio25 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_prio25 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio25 RESVAL", false,-1, 2,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_prio25 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_prio25 rst_ni", false,-1);
        tracep->declBit(c+3762,"opentitan_soc_top intr_controller u_reg u_prio25 we", false,-1);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg u_prio25 wd", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_prio25 de", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio25 d", false,-1, 2,0);
        tracep->declBit(c+3378,"opentitan_soc_top intr_controller u_reg u_prio25 qe", false,-1);
        tracep->declBus(c+447,"opentitan_soc_top intr_controller u_reg u_prio25 q", false,-1, 2,0);
        tracep->declBus(c+447,"opentitan_soc_top intr_controller u_reg u_prio25 qs", false,-1, 2,0);
        tracep->declBit(c+3762,"opentitan_soc_top intr_controller u_reg u_prio25 wr_en", false,-1);
        tracep->declBus(c+2257,"opentitan_soc_top intr_controller u_reg u_prio25 wr_data", false,-1, 2,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller u_reg u_prio25 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_prio25 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3762,"opentitan_soc_top intr_controller u_reg u_prio25 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg u_prio25 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_prio25 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio25 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+447,"opentitan_soc_top intr_controller u_reg u_prio25 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+3762,"opentitan_soc_top intr_controller u_reg u_prio25 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2257,"opentitan_soc_top intr_controller u_reg u_prio25 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+447,"opentitan_soc_top intr_controller u_reg u_prio25 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller u_reg u_prio26 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_prio26 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio26 RESVAL", false,-1, 2,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_prio26 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_prio26 rst_ni", false,-1);
        tracep->declBit(c+3763,"opentitan_soc_top intr_controller u_reg u_prio26 we", false,-1);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg u_prio26 wd", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_prio26 de", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio26 d", false,-1, 2,0);
        tracep->declBit(c+2632,"opentitan_soc_top intr_controller u_reg u_prio26 qe", false,-1);
        tracep->declBus(c+415,"opentitan_soc_top intr_controller u_reg u_prio26 q", false,-1, 2,0);
        tracep->declBus(c+415,"opentitan_soc_top intr_controller u_reg u_prio26 qs", false,-1, 2,0);
        tracep->declBit(c+3763,"opentitan_soc_top intr_controller u_reg u_prio26 wr_en", false,-1);
        tracep->declBus(c+2258,"opentitan_soc_top intr_controller u_reg u_prio26 wr_data", false,-1, 2,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller u_reg u_prio26 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_prio26 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3763,"opentitan_soc_top intr_controller u_reg u_prio26 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg u_prio26 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_prio26 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio26 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+415,"opentitan_soc_top intr_controller u_reg u_prio26 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+3763,"opentitan_soc_top intr_controller u_reg u_prio26 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2258,"opentitan_soc_top intr_controller u_reg u_prio26 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+415,"opentitan_soc_top intr_controller u_reg u_prio26 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller u_reg u_prio27 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_prio27 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio27 RESVAL", false,-1, 2,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_prio27 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_prio27 rst_ni", false,-1);
        tracep->declBit(c+3764,"opentitan_soc_top intr_controller u_reg u_prio27 we", false,-1);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg u_prio27 wd", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_prio27 de", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio27 d", false,-1, 2,0);
        tracep->declBit(c+3464,"opentitan_soc_top intr_controller u_reg u_prio27 qe", false,-1);
        tracep->declBus(c+416,"opentitan_soc_top intr_controller u_reg u_prio27 q", false,-1, 2,0);
        tracep->declBus(c+416,"opentitan_soc_top intr_controller u_reg u_prio27 qs", false,-1, 2,0);
        tracep->declBit(c+3764,"opentitan_soc_top intr_controller u_reg u_prio27 wr_en", false,-1);
        tracep->declBus(c+2259,"opentitan_soc_top intr_controller u_reg u_prio27 wr_data", false,-1, 2,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller u_reg u_prio27 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_prio27 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3764,"opentitan_soc_top intr_controller u_reg u_prio27 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg u_prio27 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_prio27 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio27 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+416,"opentitan_soc_top intr_controller u_reg u_prio27 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+3764,"opentitan_soc_top intr_controller u_reg u_prio27 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2259,"opentitan_soc_top intr_controller u_reg u_prio27 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+416,"opentitan_soc_top intr_controller u_reg u_prio27 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller u_reg u_prio28 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_prio28 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio28 RESVAL", false,-1, 2,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_prio28 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_prio28 rst_ni", false,-1);
        tracep->declBit(c+3765,"opentitan_soc_top intr_controller u_reg u_prio28 we", false,-1);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg u_prio28 wd", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_prio28 de", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio28 d", false,-1, 2,0);
        tracep->declBit(c+3465,"opentitan_soc_top intr_controller u_reg u_prio28 qe", false,-1);
        tracep->declBus(c+448,"opentitan_soc_top intr_controller u_reg u_prio28 q", false,-1, 2,0);
        tracep->declBus(c+448,"opentitan_soc_top intr_controller u_reg u_prio28 qs", false,-1, 2,0);
        tracep->declBit(c+3765,"opentitan_soc_top intr_controller u_reg u_prio28 wr_en", false,-1);
        tracep->declBus(c+2260,"opentitan_soc_top intr_controller u_reg u_prio28 wr_data", false,-1, 2,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller u_reg u_prio28 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_prio28 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3765,"opentitan_soc_top intr_controller u_reg u_prio28 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg u_prio28 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_prio28 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio28 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+448,"opentitan_soc_top intr_controller u_reg u_prio28 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+3765,"opentitan_soc_top intr_controller u_reg u_prio28 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2260,"opentitan_soc_top intr_controller u_reg u_prio28 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+448,"opentitan_soc_top intr_controller u_reg u_prio28 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller u_reg u_prio29 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_prio29 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio29 RESVAL", false,-1, 2,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_prio29 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_prio29 rst_ni", false,-1);
        tracep->declBit(c+3766,"opentitan_soc_top intr_controller u_reg u_prio29 we", false,-1);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg u_prio29 wd", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_prio29 de", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio29 d", false,-1, 2,0);
        tracep->declBit(c+3466,"opentitan_soc_top intr_controller u_reg u_prio29 qe", false,-1);
        tracep->declBus(c+417,"opentitan_soc_top intr_controller u_reg u_prio29 q", false,-1, 2,0);
        tracep->declBus(c+417,"opentitan_soc_top intr_controller u_reg u_prio29 qs", false,-1, 2,0);
        tracep->declBit(c+3766,"opentitan_soc_top intr_controller u_reg u_prio29 wr_en", false,-1);
        tracep->declBus(c+2261,"opentitan_soc_top intr_controller u_reg u_prio29 wr_data", false,-1, 2,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller u_reg u_prio29 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_prio29 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3766,"opentitan_soc_top intr_controller u_reg u_prio29 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg u_prio29 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_prio29 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio29 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+417,"opentitan_soc_top intr_controller u_reg u_prio29 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+3766,"opentitan_soc_top intr_controller u_reg u_prio29 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2261,"opentitan_soc_top intr_controller u_reg u_prio29 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+417,"opentitan_soc_top intr_controller u_reg u_prio29 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller u_reg u_prio30 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_prio30 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio30 RESVAL", false,-1, 2,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_prio30 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_prio30 rst_ni", false,-1);
        tracep->declBit(c+3767,"opentitan_soc_top intr_controller u_reg u_prio30 we", false,-1);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg u_prio30 wd", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_prio30 de", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio30 d", false,-1, 2,0);
        tracep->declBit(c+3467,"opentitan_soc_top intr_controller u_reg u_prio30 qe", false,-1);
        tracep->declBus(c+418,"opentitan_soc_top intr_controller u_reg u_prio30 q", false,-1, 2,0);
        tracep->declBus(c+418,"opentitan_soc_top intr_controller u_reg u_prio30 qs", false,-1, 2,0);
        tracep->declBit(c+3767,"opentitan_soc_top intr_controller u_reg u_prio30 wr_en", false,-1);
        tracep->declBus(c+2262,"opentitan_soc_top intr_controller u_reg u_prio30 wr_data", false,-1, 2,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller u_reg u_prio30 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_prio30 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3767,"opentitan_soc_top intr_controller u_reg u_prio30 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg u_prio30 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_prio30 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio30 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+418,"opentitan_soc_top intr_controller u_reg u_prio30 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+3767,"opentitan_soc_top intr_controller u_reg u_prio30 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2262,"opentitan_soc_top intr_controller u_reg u_prio30 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+418,"opentitan_soc_top intr_controller u_reg u_prio30 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller u_reg u_prio31 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_prio31 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio31 RESVAL", false,-1, 2,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_prio31 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_prio31 rst_ni", false,-1);
        tracep->declBit(c+3768,"opentitan_soc_top intr_controller u_reg u_prio31 we", false,-1);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg u_prio31 wd", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_prio31 de", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio31 d", false,-1, 2,0);
        tracep->declBit(c+3468,"opentitan_soc_top intr_controller u_reg u_prio31 qe", false,-1);
        tracep->declBus(c+419,"opentitan_soc_top intr_controller u_reg u_prio31 q", false,-1, 2,0);
        tracep->declBus(c+419,"opentitan_soc_top intr_controller u_reg u_prio31 qs", false,-1, 2,0);
        tracep->declBit(c+3768,"opentitan_soc_top intr_controller u_reg u_prio31 wr_en", false,-1);
        tracep->declBus(c+2263,"opentitan_soc_top intr_controller u_reg u_prio31 wr_data", false,-1, 2,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller u_reg u_prio31 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_prio31 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3768,"opentitan_soc_top intr_controller u_reg u_prio31 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg u_prio31 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_prio31 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_prio31 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+419,"opentitan_soc_top intr_controller u_reg u_prio31 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+3768,"opentitan_soc_top intr_controller u_reg u_prio31 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2263,"opentitan_soc_top intr_controller u_reg u_prio31 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+419,"opentitan_soc_top intr_controller u_reg u_prio31 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ie0_e_0 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_ie0_e_0 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_ie0_e_0 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_ie0_e_0 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_ie0_e_0 rst_ni", false,-1);
        tracep->declBit(c+3769,"opentitan_soc_top intr_controller u_reg u_ie0_e_0 we", false,-1);
        tracep->declBus(c+2126,"opentitan_soc_top intr_controller u_reg u_ie0_e_0 wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_0 de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_0 d", false,-1, 0,0);
        tracep->declBit(c+2633,"opentitan_soc_top intr_controller u_reg u_ie0_e_0 qe", false,-1);
        tracep->declBus(c+373,"opentitan_soc_top intr_controller u_reg u_ie0_e_0 q", false,-1, 0,0);
        tracep->declBus(c+373,"opentitan_soc_top intr_controller u_reg u_ie0_e_0 qs", false,-1, 0,0);
        tracep->declBit(c+3769,"opentitan_soc_top intr_controller u_reg u_ie0_e_0 wr_en", false,-1);
        tracep->declBus(c+2264,"opentitan_soc_top intr_controller u_reg u_ie0_e_0 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ie0_e_0 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_ie0_e_0 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3769,"opentitan_soc_top intr_controller u_reg u_ie0_e_0 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2126,"opentitan_soc_top intr_controller u_reg u_ie0_e_0 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_0 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_0 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+373,"opentitan_soc_top intr_controller u_reg u_ie0_e_0 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3769,"opentitan_soc_top intr_controller u_reg u_ie0_e_0 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2264,"opentitan_soc_top intr_controller u_reg u_ie0_e_0 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+373,"opentitan_soc_top intr_controller u_reg u_ie0_e_0 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ie0_e_1 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_ie0_e_1 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_ie0_e_1 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_ie0_e_1 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_ie0_e_1 rst_ni", false,-1);
        tracep->declBit(c+3770,"opentitan_soc_top intr_controller u_reg u_ie0_e_1 we", false,-1);
        tracep->declBus(c+2127,"opentitan_soc_top intr_controller u_reg u_ie0_e_1 wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_1 de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_1 d", false,-1, 0,0);
        tracep->declBit(c+2712,"opentitan_soc_top intr_controller u_reg u_ie0_e_1 qe", false,-1);
        tracep->declBus(c+374,"opentitan_soc_top intr_controller u_reg u_ie0_e_1 q", false,-1, 0,0);
        tracep->declBus(c+374,"opentitan_soc_top intr_controller u_reg u_ie0_e_1 qs", false,-1, 0,0);
        tracep->declBit(c+3770,"opentitan_soc_top intr_controller u_reg u_ie0_e_1 wr_en", false,-1);
        tracep->declBus(c+2265,"opentitan_soc_top intr_controller u_reg u_ie0_e_1 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ie0_e_1 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_ie0_e_1 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3770,"opentitan_soc_top intr_controller u_reg u_ie0_e_1 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2127,"opentitan_soc_top intr_controller u_reg u_ie0_e_1 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_1 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_1 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+374,"opentitan_soc_top intr_controller u_reg u_ie0_e_1 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3770,"opentitan_soc_top intr_controller u_reg u_ie0_e_1 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2265,"opentitan_soc_top intr_controller u_reg u_ie0_e_1 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+374,"opentitan_soc_top intr_controller u_reg u_ie0_e_1 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ie0_e_2 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_ie0_e_2 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_ie0_e_2 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_ie0_e_2 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_ie0_e_2 rst_ni", false,-1);
        tracep->declBit(c+3771,"opentitan_soc_top intr_controller u_reg u_ie0_e_2 we", false,-1);
        tracep->declBus(c+2128,"opentitan_soc_top intr_controller u_reg u_ie0_e_2 wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_2 de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_2 d", false,-1, 0,0);
        tracep->declBit(c+2713,"opentitan_soc_top intr_controller u_reg u_ie0_e_2 qe", false,-1);
        tracep->declBus(c+375,"opentitan_soc_top intr_controller u_reg u_ie0_e_2 q", false,-1, 0,0);
        tracep->declBus(c+375,"opentitan_soc_top intr_controller u_reg u_ie0_e_2 qs", false,-1, 0,0);
        tracep->declBit(c+3771,"opentitan_soc_top intr_controller u_reg u_ie0_e_2 wr_en", false,-1);
        tracep->declBus(c+2266,"opentitan_soc_top intr_controller u_reg u_ie0_e_2 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ie0_e_2 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_ie0_e_2 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3771,"opentitan_soc_top intr_controller u_reg u_ie0_e_2 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2128,"opentitan_soc_top intr_controller u_reg u_ie0_e_2 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_2 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_2 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+375,"opentitan_soc_top intr_controller u_reg u_ie0_e_2 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3771,"opentitan_soc_top intr_controller u_reg u_ie0_e_2 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2266,"opentitan_soc_top intr_controller u_reg u_ie0_e_2 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+375,"opentitan_soc_top intr_controller u_reg u_ie0_e_2 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ie0_e_3 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_ie0_e_3 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_ie0_e_3 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_ie0_e_3 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_ie0_e_3 rst_ni", false,-1);
        tracep->declBit(c+3772,"opentitan_soc_top intr_controller u_reg u_ie0_e_3 we", false,-1);
        tracep->declBus(c+2129,"opentitan_soc_top intr_controller u_reg u_ie0_e_3 wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_3 de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_3 d", false,-1, 0,0);
        tracep->declBit(c+2714,"opentitan_soc_top intr_controller u_reg u_ie0_e_3 qe", false,-1);
        tracep->declBus(c+376,"opentitan_soc_top intr_controller u_reg u_ie0_e_3 q", false,-1, 0,0);
        tracep->declBus(c+376,"opentitan_soc_top intr_controller u_reg u_ie0_e_3 qs", false,-1, 0,0);
        tracep->declBit(c+3772,"opentitan_soc_top intr_controller u_reg u_ie0_e_3 wr_en", false,-1);
        tracep->declBus(c+2267,"opentitan_soc_top intr_controller u_reg u_ie0_e_3 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ie0_e_3 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_ie0_e_3 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3772,"opentitan_soc_top intr_controller u_reg u_ie0_e_3 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2129,"opentitan_soc_top intr_controller u_reg u_ie0_e_3 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_3 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_3 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+376,"opentitan_soc_top intr_controller u_reg u_ie0_e_3 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3772,"opentitan_soc_top intr_controller u_reg u_ie0_e_3 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2267,"opentitan_soc_top intr_controller u_reg u_ie0_e_3 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+376,"opentitan_soc_top intr_controller u_reg u_ie0_e_3 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ie0_e_4 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_ie0_e_4 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_ie0_e_4 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_ie0_e_4 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_ie0_e_4 rst_ni", false,-1);
        tracep->declBit(c+3773,"opentitan_soc_top intr_controller u_reg u_ie0_e_4 we", false,-1);
        tracep->declBus(c+2130,"opentitan_soc_top intr_controller u_reg u_ie0_e_4 wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_4 de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_4 d", false,-1, 0,0);
        tracep->declBit(c+2715,"opentitan_soc_top intr_controller u_reg u_ie0_e_4 qe", false,-1);
        tracep->declBus(c+476,"opentitan_soc_top intr_controller u_reg u_ie0_e_4 q", false,-1, 0,0);
        tracep->declBus(c+476,"opentitan_soc_top intr_controller u_reg u_ie0_e_4 qs", false,-1, 0,0);
        tracep->declBit(c+3773,"opentitan_soc_top intr_controller u_reg u_ie0_e_4 wr_en", false,-1);
        tracep->declBus(c+2268,"opentitan_soc_top intr_controller u_reg u_ie0_e_4 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ie0_e_4 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_ie0_e_4 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3773,"opentitan_soc_top intr_controller u_reg u_ie0_e_4 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2130,"opentitan_soc_top intr_controller u_reg u_ie0_e_4 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_4 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_4 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+476,"opentitan_soc_top intr_controller u_reg u_ie0_e_4 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3773,"opentitan_soc_top intr_controller u_reg u_ie0_e_4 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2268,"opentitan_soc_top intr_controller u_reg u_ie0_e_4 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+476,"opentitan_soc_top intr_controller u_reg u_ie0_e_4 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ie0_e_5 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_ie0_e_5 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_ie0_e_5 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_ie0_e_5 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_ie0_e_5 rst_ni", false,-1);
        tracep->declBit(c+3774,"opentitan_soc_top intr_controller u_reg u_ie0_e_5 we", false,-1);
        tracep->declBus(c+2131,"opentitan_soc_top intr_controller u_reg u_ie0_e_5 wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_5 de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_5 d", false,-1, 0,0);
        tracep->declBit(c+2716,"opentitan_soc_top intr_controller u_reg u_ie0_e_5 qe", false,-1);
        tracep->declBus(c+477,"opentitan_soc_top intr_controller u_reg u_ie0_e_5 q", false,-1, 0,0);
        tracep->declBus(c+477,"opentitan_soc_top intr_controller u_reg u_ie0_e_5 qs", false,-1, 0,0);
        tracep->declBit(c+3774,"opentitan_soc_top intr_controller u_reg u_ie0_e_5 wr_en", false,-1);
        tracep->declBus(c+2269,"opentitan_soc_top intr_controller u_reg u_ie0_e_5 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ie0_e_5 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_ie0_e_5 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3774,"opentitan_soc_top intr_controller u_reg u_ie0_e_5 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2131,"opentitan_soc_top intr_controller u_reg u_ie0_e_5 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_5 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_5 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+477,"opentitan_soc_top intr_controller u_reg u_ie0_e_5 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3774,"opentitan_soc_top intr_controller u_reg u_ie0_e_5 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2269,"opentitan_soc_top intr_controller u_reg u_ie0_e_5 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+477,"opentitan_soc_top intr_controller u_reg u_ie0_e_5 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ie0_e_6 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_ie0_e_6 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_ie0_e_6 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_ie0_e_6 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_ie0_e_6 rst_ni", false,-1);
        tracep->declBit(c+3775,"opentitan_soc_top intr_controller u_reg u_ie0_e_6 we", false,-1);
        tracep->declBus(c+2132,"opentitan_soc_top intr_controller u_reg u_ie0_e_6 wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_6 de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_6 d", false,-1, 0,0);
        tracep->declBit(c+2717,"opentitan_soc_top intr_controller u_reg u_ie0_e_6 qe", false,-1);
        tracep->declBus(c+478,"opentitan_soc_top intr_controller u_reg u_ie0_e_6 q", false,-1, 0,0);
        tracep->declBus(c+478,"opentitan_soc_top intr_controller u_reg u_ie0_e_6 qs", false,-1, 0,0);
        tracep->declBit(c+3775,"opentitan_soc_top intr_controller u_reg u_ie0_e_6 wr_en", false,-1);
        tracep->declBus(c+2270,"opentitan_soc_top intr_controller u_reg u_ie0_e_6 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ie0_e_6 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_ie0_e_6 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3775,"opentitan_soc_top intr_controller u_reg u_ie0_e_6 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2132,"opentitan_soc_top intr_controller u_reg u_ie0_e_6 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_6 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_6 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+478,"opentitan_soc_top intr_controller u_reg u_ie0_e_6 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3775,"opentitan_soc_top intr_controller u_reg u_ie0_e_6 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2270,"opentitan_soc_top intr_controller u_reg u_ie0_e_6 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+478,"opentitan_soc_top intr_controller u_reg u_ie0_e_6 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ie0_e_7 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_ie0_e_7 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_ie0_e_7 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_ie0_e_7 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_ie0_e_7 rst_ni", false,-1);
        tracep->declBit(c+3776,"opentitan_soc_top intr_controller u_reg u_ie0_e_7 we", false,-1);
        tracep->declBus(c+2133,"opentitan_soc_top intr_controller u_reg u_ie0_e_7 wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_7 de", false,-1);
        tracep->declBus(c+4951,"opentitan_soc_top intr_controller u_reg u_ie0_e_7 d", false,-1, 0,0);
        tracep->declBit(c+2718,"opentitan_soc_top intr_controller u_reg u_ie0_e_7 qe", false,-1);
        tracep->declBus(c+479,"opentitan_soc_top intr_controller u_reg u_ie0_e_7 q", false,-1, 0,0);
        tracep->declBus(c+479,"opentitan_soc_top intr_controller u_reg u_ie0_e_7 qs", false,-1, 0,0);
        tracep->declBit(c+3776,"opentitan_soc_top intr_controller u_reg u_ie0_e_7 wr_en", false,-1);
        tracep->declBus(c+2271,"opentitan_soc_top intr_controller u_reg u_ie0_e_7 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ie0_e_7 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_ie0_e_7 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3776,"opentitan_soc_top intr_controller u_reg u_ie0_e_7 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2133,"opentitan_soc_top intr_controller u_reg u_ie0_e_7 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_7 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4951,"opentitan_soc_top intr_controller u_reg u_ie0_e_7 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+479,"opentitan_soc_top intr_controller u_reg u_ie0_e_7 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3776,"opentitan_soc_top intr_controller u_reg u_ie0_e_7 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2271,"opentitan_soc_top intr_controller u_reg u_ie0_e_7 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+479,"opentitan_soc_top intr_controller u_reg u_ie0_e_7 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ie0_e_8 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_ie0_e_8 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_ie0_e_8 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_ie0_e_8 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_ie0_e_8 rst_ni", false,-1);
        tracep->declBit(c+3777,"opentitan_soc_top intr_controller u_reg u_ie0_e_8 we", false,-1);
        tracep->declBus(c+2134,"opentitan_soc_top intr_controller u_reg u_ie0_e_8 wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_8 de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_8 d", false,-1, 0,0);
        tracep->declBit(c+2580,"opentitan_soc_top intr_controller u_reg u_ie0_e_8 qe", false,-1);
        tracep->declBus(c+449,"opentitan_soc_top intr_controller u_reg u_ie0_e_8 q", false,-1, 0,0);
        tracep->declBus(c+449,"opentitan_soc_top intr_controller u_reg u_ie0_e_8 qs", false,-1, 0,0);
        tracep->declBit(c+3777,"opentitan_soc_top intr_controller u_reg u_ie0_e_8 wr_en", false,-1);
        tracep->declBus(c+2272,"opentitan_soc_top intr_controller u_reg u_ie0_e_8 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ie0_e_8 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_ie0_e_8 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3777,"opentitan_soc_top intr_controller u_reg u_ie0_e_8 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2134,"opentitan_soc_top intr_controller u_reg u_ie0_e_8 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_8 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_8 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+449,"opentitan_soc_top intr_controller u_reg u_ie0_e_8 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3777,"opentitan_soc_top intr_controller u_reg u_ie0_e_8 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2272,"opentitan_soc_top intr_controller u_reg u_ie0_e_8 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+449,"opentitan_soc_top intr_controller u_reg u_ie0_e_8 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ie0_e_9 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_ie0_e_9 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_ie0_e_9 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_ie0_e_9 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_ie0_e_9 rst_ni", false,-1);
        tracep->declBit(c+3778,"opentitan_soc_top intr_controller u_reg u_ie0_e_9 we", false,-1);
        tracep->declBus(c+2135,"opentitan_soc_top intr_controller u_reg u_ie0_e_9 wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_9 de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_9 d", false,-1, 0,0);
        tracep->declBit(c+2581,"opentitan_soc_top intr_controller u_reg u_ie0_e_9 qe", false,-1);
        tracep->declBus(c+450,"opentitan_soc_top intr_controller u_reg u_ie0_e_9 q", false,-1, 0,0);
        tracep->declBus(c+450,"opentitan_soc_top intr_controller u_reg u_ie0_e_9 qs", false,-1, 0,0);
        tracep->declBit(c+3778,"opentitan_soc_top intr_controller u_reg u_ie0_e_9 wr_en", false,-1);
        tracep->declBus(c+2273,"opentitan_soc_top intr_controller u_reg u_ie0_e_9 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ie0_e_9 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_ie0_e_9 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3778,"opentitan_soc_top intr_controller u_reg u_ie0_e_9 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2135,"opentitan_soc_top intr_controller u_reg u_ie0_e_9 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_9 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_9 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+450,"opentitan_soc_top intr_controller u_reg u_ie0_e_9 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3778,"opentitan_soc_top intr_controller u_reg u_ie0_e_9 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2273,"opentitan_soc_top intr_controller u_reg u_ie0_e_9 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+450,"opentitan_soc_top intr_controller u_reg u_ie0_e_9 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ie0_e_10 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_ie0_e_10 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_ie0_e_10 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_ie0_e_10 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_ie0_e_10 rst_ni", false,-1);
        tracep->declBit(c+3779,"opentitan_soc_top intr_controller u_reg u_ie0_e_10 we", false,-1);
        tracep->declBus(c+2136,"opentitan_soc_top intr_controller u_reg u_ie0_e_10 wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_10 de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_10 d", false,-1, 0,0);
        tracep->declBit(c+2582,"opentitan_soc_top intr_controller u_reg u_ie0_e_10 qe", false,-1);
        tracep->declBus(c+451,"opentitan_soc_top intr_controller u_reg u_ie0_e_10 q", false,-1, 0,0);
        tracep->declBus(c+451,"opentitan_soc_top intr_controller u_reg u_ie0_e_10 qs", false,-1, 0,0);
        tracep->declBit(c+3779,"opentitan_soc_top intr_controller u_reg u_ie0_e_10 wr_en", false,-1);
        tracep->declBus(c+2274,"opentitan_soc_top intr_controller u_reg u_ie0_e_10 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ie0_e_10 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_ie0_e_10 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3779,"opentitan_soc_top intr_controller u_reg u_ie0_e_10 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2136,"opentitan_soc_top intr_controller u_reg u_ie0_e_10 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_10 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_10 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+451,"opentitan_soc_top intr_controller u_reg u_ie0_e_10 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3779,"opentitan_soc_top intr_controller u_reg u_ie0_e_10 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2274,"opentitan_soc_top intr_controller u_reg u_ie0_e_10 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+451,"opentitan_soc_top intr_controller u_reg u_ie0_e_10 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ie0_e_11 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_ie0_e_11 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_ie0_e_11 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_ie0_e_11 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_ie0_e_11 rst_ni", false,-1);
        tracep->declBit(c+3780,"opentitan_soc_top intr_controller u_reg u_ie0_e_11 we", false,-1);
        tracep->declBus(c+2137,"opentitan_soc_top intr_controller u_reg u_ie0_e_11 wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_11 de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_11 d", false,-1, 0,0);
        tracep->declBit(c+2583,"opentitan_soc_top intr_controller u_reg u_ie0_e_11 qe", false,-1);
        tracep->declBus(c+452,"opentitan_soc_top intr_controller u_reg u_ie0_e_11 q", false,-1, 0,0);
        tracep->declBus(c+452,"opentitan_soc_top intr_controller u_reg u_ie0_e_11 qs", false,-1, 0,0);
        tracep->declBit(c+3780,"opentitan_soc_top intr_controller u_reg u_ie0_e_11 wr_en", false,-1);
        tracep->declBus(c+2275,"opentitan_soc_top intr_controller u_reg u_ie0_e_11 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ie0_e_11 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_ie0_e_11 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3780,"opentitan_soc_top intr_controller u_reg u_ie0_e_11 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2137,"opentitan_soc_top intr_controller u_reg u_ie0_e_11 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_11 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_11 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+452,"opentitan_soc_top intr_controller u_reg u_ie0_e_11 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3780,"opentitan_soc_top intr_controller u_reg u_ie0_e_11 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2275,"opentitan_soc_top intr_controller u_reg u_ie0_e_11 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+452,"opentitan_soc_top intr_controller u_reg u_ie0_e_11 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ie0_e_12 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_ie0_e_12 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_ie0_e_12 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_ie0_e_12 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_ie0_e_12 rst_ni", false,-1);
        tracep->declBit(c+3781,"opentitan_soc_top intr_controller u_reg u_ie0_e_12 we", false,-1);
        tracep->declBus(c+2138,"opentitan_soc_top intr_controller u_reg u_ie0_e_12 wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_12 de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_12 d", false,-1, 0,0);
        tracep->declBit(c+3379,"opentitan_soc_top intr_controller u_reg u_ie0_e_12 qe", false,-1);
        tracep->declBus(c+377,"opentitan_soc_top intr_controller u_reg u_ie0_e_12 q", false,-1, 0,0);
        tracep->declBus(c+377,"opentitan_soc_top intr_controller u_reg u_ie0_e_12 qs", false,-1, 0,0);
        tracep->declBit(c+3781,"opentitan_soc_top intr_controller u_reg u_ie0_e_12 wr_en", false,-1);
        tracep->declBus(c+2276,"opentitan_soc_top intr_controller u_reg u_ie0_e_12 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ie0_e_12 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_ie0_e_12 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3781,"opentitan_soc_top intr_controller u_reg u_ie0_e_12 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2138,"opentitan_soc_top intr_controller u_reg u_ie0_e_12 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_12 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_12 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+377,"opentitan_soc_top intr_controller u_reg u_ie0_e_12 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3781,"opentitan_soc_top intr_controller u_reg u_ie0_e_12 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2276,"opentitan_soc_top intr_controller u_reg u_ie0_e_12 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+377,"opentitan_soc_top intr_controller u_reg u_ie0_e_12 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ie0_e_13 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_ie0_e_13 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_ie0_e_13 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_ie0_e_13 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_ie0_e_13 rst_ni", false,-1);
        tracep->declBit(c+3782,"opentitan_soc_top intr_controller u_reg u_ie0_e_13 we", false,-1);
        tracep->declBus(c+2139,"opentitan_soc_top intr_controller u_reg u_ie0_e_13 wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_13 de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_13 d", false,-1, 0,0);
        tracep->declBit(c+3380,"opentitan_soc_top intr_controller u_reg u_ie0_e_13 qe", false,-1);
        tracep->declBus(c+378,"opentitan_soc_top intr_controller u_reg u_ie0_e_13 q", false,-1, 0,0);
        tracep->declBus(c+378,"opentitan_soc_top intr_controller u_reg u_ie0_e_13 qs", false,-1, 0,0);
        tracep->declBit(c+3782,"opentitan_soc_top intr_controller u_reg u_ie0_e_13 wr_en", false,-1);
        tracep->declBus(c+2277,"opentitan_soc_top intr_controller u_reg u_ie0_e_13 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ie0_e_13 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_ie0_e_13 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3782,"opentitan_soc_top intr_controller u_reg u_ie0_e_13 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2139,"opentitan_soc_top intr_controller u_reg u_ie0_e_13 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_13 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_13 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+378,"opentitan_soc_top intr_controller u_reg u_ie0_e_13 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3782,"opentitan_soc_top intr_controller u_reg u_ie0_e_13 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2277,"opentitan_soc_top intr_controller u_reg u_ie0_e_13 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+378,"opentitan_soc_top intr_controller u_reg u_ie0_e_13 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ie0_e_14 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_ie0_e_14 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_ie0_e_14 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_ie0_e_14 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_ie0_e_14 rst_ni", false,-1);
        tracep->declBit(c+3783,"opentitan_soc_top intr_controller u_reg u_ie0_e_14 we", false,-1);
        tracep->declBus(c+2140,"opentitan_soc_top intr_controller u_reg u_ie0_e_14 wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_14 de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_14 d", false,-1, 0,0);
        tracep->declBit(c+3381,"opentitan_soc_top intr_controller u_reg u_ie0_e_14 qe", false,-1);
        tracep->declBus(c+379,"opentitan_soc_top intr_controller u_reg u_ie0_e_14 q", false,-1, 0,0);
        tracep->declBus(c+379,"opentitan_soc_top intr_controller u_reg u_ie0_e_14 qs", false,-1, 0,0);
        tracep->declBit(c+3783,"opentitan_soc_top intr_controller u_reg u_ie0_e_14 wr_en", false,-1);
        tracep->declBus(c+2278,"opentitan_soc_top intr_controller u_reg u_ie0_e_14 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ie0_e_14 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_ie0_e_14 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3783,"opentitan_soc_top intr_controller u_reg u_ie0_e_14 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2140,"opentitan_soc_top intr_controller u_reg u_ie0_e_14 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_14 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_14 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+379,"opentitan_soc_top intr_controller u_reg u_ie0_e_14 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3783,"opentitan_soc_top intr_controller u_reg u_ie0_e_14 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2278,"opentitan_soc_top intr_controller u_reg u_ie0_e_14 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+379,"opentitan_soc_top intr_controller u_reg u_ie0_e_14 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ie0_e_15 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_ie0_e_15 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_ie0_e_15 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_ie0_e_15 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_ie0_e_15 rst_ni", false,-1);
        tracep->declBit(c+3784,"opentitan_soc_top intr_controller u_reg u_ie0_e_15 we", false,-1);
        tracep->declBus(c+2141,"opentitan_soc_top intr_controller u_reg u_ie0_e_15 wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_15 de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_15 d", false,-1, 0,0);
        tracep->declBit(c+2634,"opentitan_soc_top intr_controller u_reg u_ie0_e_15 qe", false,-1);
        tracep->declBus(c+380,"opentitan_soc_top intr_controller u_reg u_ie0_e_15 q", false,-1, 0,0);
        tracep->declBus(c+380,"opentitan_soc_top intr_controller u_reg u_ie0_e_15 qs", false,-1, 0,0);
        tracep->declBit(c+3784,"opentitan_soc_top intr_controller u_reg u_ie0_e_15 wr_en", false,-1);
        tracep->declBus(c+2279,"opentitan_soc_top intr_controller u_reg u_ie0_e_15 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ie0_e_15 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_ie0_e_15 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3784,"opentitan_soc_top intr_controller u_reg u_ie0_e_15 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2141,"opentitan_soc_top intr_controller u_reg u_ie0_e_15 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_15 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_15 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+380,"opentitan_soc_top intr_controller u_reg u_ie0_e_15 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3784,"opentitan_soc_top intr_controller u_reg u_ie0_e_15 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2279,"opentitan_soc_top intr_controller u_reg u_ie0_e_15 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+380,"opentitan_soc_top intr_controller u_reg u_ie0_e_15 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ie0_e_16 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_ie0_e_16 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_ie0_e_16 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_ie0_e_16 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_ie0_e_16 rst_ni", false,-1);
        tracep->declBit(c+3785,"opentitan_soc_top intr_controller u_reg u_ie0_e_16 we", false,-1);
        tracep->declBus(c+2142,"opentitan_soc_top intr_controller u_reg u_ie0_e_16 wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_16 de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_16 d", false,-1, 0,0);
        tracep->declBit(c+3469,"opentitan_soc_top intr_controller u_reg u_ie0_e_16 qe", false,-1);
        tracep->declBus(c+381,"opentitan_soc_top intr_controller u_reg u_ie0_e_16 q", false,-1, 0,0);
        tracep->declBus(c+381,"opentitan_soc_top intr_controller u_reg u_ie0_e_16 qs", false,-1, 0,0);
        tracep->declBit(c+3785,"opentitan_soc_top intr_controller u_reg u_ie0_e_16 wr_en", false,-1);
        tracep->declBus(c+2280,"opentitan_soc_top intr_controller u_reg u_ie0_e_16 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ie0_e_16 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_ie0_e_16 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3785,"opentitan_soc_top intr_controller u_reg u_ie0_e_16 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2142,"opentitan_soc_top intr_controller u_reg u_ie0_e_16 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_16 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_16 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+381,"opentitan_soc_top intr_controller u_reg u_ie0_e_16 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3785,"opentitan_soc_top intr_controller u_reg u_ie0_e_16 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2280,"opentitan_soc_top intr_controller u_reg u_ie0_e_16 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+381,"opentitan_soc_top intr_controller u_reg u_ie0_e_16 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ie0_e_17 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_ie0_e_17 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_ie0_e_17 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_ie0_e_17 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_ie0_e_17 rst_ni", false,-1);
        tracep->declBit(c+3786,"opentitan_soc_top intr_controller u_reg u_ie0_e_17 we", false,-1);
        tracep->declBus(c+2143,"opentitan_soc_top intr_controller u_reg u_ie0_e_17 wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_17 de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_17 d", false,-1, 0,0);
        tracep->declBit(c+3470,"opentitan_soc_top intr_controller u_reg u_ie0_e_17 qe", false,-1);
        tracep->declBus(c+382,"opentitan_soc_top intr_controller u_reg u_ie0_e_17 q", false,-1, 0,0);
        tracep->declBus(c+382,"opentitan_soc_top intr_controller u_reg u_ie0_e_17 qs", false,-1, 0,0);
        tracep->declBit(c+3786,"opentitan_soc_top intr_controller u_reg u_ie0_e_17 wr_en", false,-1);
        tracep->declBus(c+2281,"opentitan_soc_top intr_controller u_reg u_ie0_e_17 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ie0_e_17 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_ie0_e_17 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3786,"opentitan_soc_top intr_controller u_reg u_ie0_e_17 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2143,"opentitan_soc_top intr_controller u_reg u_ie0_e_17 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_17 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_17 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+382,"opentitan_soc_top intr_controller u_reg u_ie0_e_17 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3786,"opentitan_soc_top intr_controller u_reg u_ie0_e_17 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2281,"opentitan_soc_top intr_controller u_reg u_ie0_e_17 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+382,"opentitan_soc_top intr_controller u_reg u_ie0_e_17 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ie0_e_18 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_ie0_e_18 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_ie0_e_18 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_ie0_e_18 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_ie0_e_18 rst_ni", false,-1);
        tracep->declBit(c+3787,"opentitan_soc_top intr_controller u_reg u_ie0_e_18 we", false,-1);
        tracep->declBus(c+2144,"opentitan_soc_top intr_controller u_reg u_ie0_e_18 wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_18 de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_18 d", false,-1, 0,0);
        tracep->declBit(c+3471,"opentitan_soc_top intr_controller u_reg u_ie0_e_18 qe", false,-1);
        tracep->declBus(c+383,"opentitan_soc_top intr_controller u_reg u_ie0_e_18 q", false,-1, 0,0);
        tracep->declBus(c+383,"opentitan_soc_top intr_controller u_reg u_ie0_e_18 qs", false,-1, 0,0);
        tracep->declBit(c+3787,"opentitan_soc_top intr_controller u_reg u_ie0_e_18 wr_en", false,-1);
        tracep->declBus(c+2282,"opentitan_soc_top intr_controller u_reg u_ie0_e_18 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ie0_e_18 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_ie0_e_18 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3787,"opentitan_soc_top intr_controller u_reg u_ie0_e_18 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2144,"opentitan_soc_top intr_controller u_reg u_ie0_e_18 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_18 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_18 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+383,"opentitan_soc_top intr_controller u_reg u_ie0_e_18 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3787,"opentitan_soc_top intr_controller u_reg u_ie0_e_18 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2282,"opentitan_soc_top intr_controller u_reg u_ie0_e_18 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+383,"opentitan_soc_top intr_controller u_reg u_ie0_e_18 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ie0_e_19 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_ie0_e_19 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_ie0_e_19 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_ie0_e_19 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_ie0_e_19 rst_ni", false,-1);
        tracep->declBit(c+3788,"opentitan_soc_top intr_controller u_reg u_ie0_e_19 we", false,-1);
        tracep->declBus(c+2145,"opentitan_soc_top intr_controller u_reg u_ie0_e_19 wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_19 de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_19 d", false,-1, 0,0);
        tracep->declBit(c+3472,"opentitan_soc_top intr_controller u_reg u_ie0_e_19 qe", false,-1);
        tracep->declBus(c+384,"opentitan_soc_top intr_controller u_reg u_ie0_e_19 q", false,-1, 0,0);
        tracep->declBus(c+384,"opentitan_soc_top intr_controller u_reg u_ie0_e_19 qs", false,-1, 0,0);
        tracep->declBit(c+3788,"opentitan_soc_top intr_controller u_reg u_ie0_e_19 wr_en", false,-1);
        tracep->declBus(c+2283,"opentitan_soc_top intr_controller u_reg u_ie0_e_19 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ie0_e_19 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_ie0_e_19 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3788,"opentitan_soc_top intr_controller u_reg u_ie0_e_19 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2145,"opentitan_soc_top intr_controller u_reg u_ie0_e_19 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_19 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_19 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+384,"opentitan_soc_top intr_controller u_reg u_ie0_e_19 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3788,"opentitan_soc_top intr_controller u_reg u_ie0_e_19 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2283,"opentitan_soc_top intr_controller u_reg u_ie0_e_19 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+384,"opentitan_soc_top intr_controller u_reg u_ie0_e_19 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ie0_e_20 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_ie0_e_20 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_ie0_e_20 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_ie0_e_20 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_ie0_e_20 rst_ni", false,-1);
        tracep->declBit(c+3789,"opentitan_soc_top intr_controller u_reg u_ie0_e_20 we", false,-1);
        tracep->declBus(c+2146,"opentitan_soc_top intr_controller u_reg u_ie0_e_20 wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_20 de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_20 d", false,-1, 0,0);
        tracep->declBit(c+3473,"opentitan_soc_top intr_controller u_reg u_ie0_e_20 qe", false,-1);
        tracep->declBus(c+385,"opentitan_soc_top intr_controller u_reg u_ie0_e_20 q", false,-1, 0,0);
        tracep->declBus(c+385,"opentitan_soc_top intr_controller u_reg u_ie0_e_20 qs", false,-1, 0,0);
        tracep->declBit(c+3789,"opentitan_soc_top intr_controller u_reg u_ie0_e_20 wr_en", false,-1);
        tracep->declBus(c+2284,"opentitan_soc_top intr_controller u_reg u_ie0_e_20 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ie0_e_20 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_ie0_e_20 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3789,"opentitan_soc_top intr_controller u_reg u_ie0_e_20 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2146,"opentitan_soc_top intr_controller u_reg u_ie0_e_20 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_20 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_20 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+385,"opentitan_soc_top intr_controller u_reg u_ie0_e_20 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3789,"opentitan_soc_top intr_controller u_reg u_ie0_e_20 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2284,"opentitan_soc_top intr_controller u_reg u_ie0_e_20 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+385,"opentitan_soc_top intr_controller u_reg u_ie0_e_20 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ie0_e_21 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_ie0_e_21 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_ie0_e_21 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_ie0_e_21 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_ie0_e_21 rst_ni", false,-1);
        tracep->declBit(c+3790,"opentitan_soc_top intr_controller u_reg u_ie0_e_21 we", false,-1);
        tracep->declBus(c+2147,"opentitan_soc_top intr_controller u_reg u_ie0_e_21 wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_21 de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_21 d", false,-1, 0,0);
        tracep->declBit(c+2635,"opentitan_soc_top intr_controller u_reg u_ie0_e_21 qe", false,-1);
        tracep->declBus(c+386,"opentitan_soc_top intr_controller u_reg u_ie0_e_21 q", false,-1, 0,0);
        tracep->declBus(c+386,"opentitan_soc_top intr_controller u_reg u_ie0_e_21 qs", false,-1, 0,0);
        tracep->declBit(c+3790,"opentitan_soc_top intr_controller u_reg u_ie0_e_21 wr_en", false,-1);
        tracep->declBus(c+2285,"opentitan_soc_top intr_controller u_reg u_ie0_e_21 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ie0_e_21 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_ie0_e_21 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3790,"opentitan_soc_top intr_controller u_reg u_ie0_e_21 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2147,"opentitan_soc_top intr_controller u_reg u_ie0_e_21 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_21 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_21 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+386,"opentitan_soc_top intr_controller u_reg u_ie0_e_21 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3790,"opentitan_soc_top intr_controller u_reg u_ie0_e_21 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2285,"opentitan_soc_top intr_controller u_reg u_ie0_e_21 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+386,"opentitan_soc_top intr_controller u_reg u_ie0_e_21 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ie0_e_22 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_ie0_e_22 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_ie0_e_22 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_ie0_e_22 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_ie0_e_22 rst_ni", false,-1);
        tracep->declBit(c+3791,"opentitan_soc_top intr_controller u_reg u_ie0_e_22 we", false,-1);
        tracep->declBus(c+2148,"opentitan_soc_top intr_controller u_reg u_ie0_e_22 wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_22 de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_22 d", false,-1, 0,0);
        tracep->declBit(c+2719,"opentitan_soc_top intr_controller u_reg u_ie0_e_22 qe", false,-1);
        tracep->declBus(c+387,"opentitan_soc_top intr_controller u_reg u_ie0_e_22 q", false,-1, 0,0);
        tracep->declBus(c+387,"opentitan_soc_top intr_controller u_reg u_ie0_e_22 qs", false,-1, 0,0);
        tracep->declBit(c+3791,"opentitan_soc_top intr_controller u_reg u_ie0_e_22 wr_en", false,-1);
        tracep->declBus(c+2286,"opentitan_soc_top intr_controller u_reg u_ie0_e_22 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ie0_e_22 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_ie0_e_22 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3791,"opentitan_soc_top intr_controller u_reg u_ie0_e_22 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2148,"opentitan_soc_top intr_controller u_reg u_ie0_e_22 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_22 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_22 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+387,"opentitan_soc_top intr_controller u_reg u_ie0_e_22 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3791,"opentitan_soc_top intr_controller u_reg u_ie0_e_22 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2286,"opentitan_soc_top intr_controller u_reg u_ie0_e_22 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+387,"opentitan_soc_top intr_controller u_reg u_ie0_e_22 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ie0_e_23 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_ie0_e_23 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_ie0_e_23 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_ie0_e_23 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_ie0_e_23 rst_ni", false,-1);
        tracep->declBit(c+3792,"opentitan_soc_top intr_controller u_reg u_ie0_e_23 we", false,-1);
        tracep->declBus(c+2149,"opentitan_soc_top intr_controller u_reg u_ie0_e_23 wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_23 de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_23 d", false,-1, 0,0);
        tracep->declBit(c+2720,"opentitan_soc_top intr_controller u_reg u_ie0_e_23 qe", false,-1);
        tracep->declBus(c+388,"opentitan_soc_top intr_controller u_reg u_ie0_e_23 q", false,-1, 0,0);
        tracep->declBus(c+388,"opentitan_soc_top intr_controller u_reg u_ie0_e_23 qs", false,-1, 0,0);
        tracep->declBit(c+3792,"opentitan_soc_top intr_controller u_reg u_ie0_e_23 wr_en", false,-1);
        tracep->declBus(c+2287,"opentitan_soc_top intr_controller u_reg u_ie0_e_23 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ie0_e_23 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_ie0_e_23 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3792,"opentitan_soc_top intr_controller u_reg u_ie0_e_23 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2149,"opentitan_soc_top intr_controller u_reg u_ie0_e_23 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_23 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_23 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+388,"opentitan_soc_top intr_controller u_reg u_ie0_e_23 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3792,"opentitan_soc_top intr_controller u_reg u_ie0_e_23 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2287,"opentitan_soc_top intr_controller u_reg u_ie0_e_23 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+388,"opentitan_soc_top intr_controller u_reg u_ie0_e_23 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ie0_e_24 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_ie0_e_24 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_ie0_e_24 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_ie0_e_24 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_ie0_e_24 rst_ni", false,-1);
        tracep->declBit(c+3793,"opentitan_soc_top intr_controller u_reg u_ie0_e_24 we", false,-1);
        tracep->declBus(c+2150,"opentitan_soc_top intr_controller u_reg u_ie0_e_24 wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_24 de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_24 d", false,-1, 0,0);
        tracep->declBit(c+2721,"opentitan_soc_top intr_controller u_reg u_ie0_e_24 qe", false,-1);
        tracep->declBus(c+453,"opentitan_soc_top intr_controller u_reg u_ie0_e_24 q", false,-1, 0,0);
        tracep->declBus(c+453,"opentitan_soc_top intr_controller u_reg u_ie0_e_24 qs", false,-1, 0,0);
        tracep->declBit(c+3793,"opentitan_soc_top intr_controller u_reg u_ie0_e_24 wr_en", false,-1);
        tracep->declBus(c+2288,"opentitan_soc_top intr_controller u_reg u_ie0_e_24 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ie0_e_24 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_ie0_e_24 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3793,"opentitan_soc_top intr_controller u_reg u_ie0_e_24 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2150,"opentitan_soc_top intr_controller u_reg u_ie0_e_24 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_24 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_24 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+453,"opentitan_soc_top intr_controller u_reg u_ie0_e_24 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3793,"opentitan_soc_top intr_controller u_reg u_ie0_e_24 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2288,"opentitan_soc_top intr_controller u_reg u_ie0_e_24 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+453,"opentitan_soc_top intr_controller u_reg u_ie0_e_24 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ie0_e_25 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_ie0_e_25 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_ie0_e_25 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_ie0_e_25 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_ie0_e_25 rst_ni", false,-1);
        tracep->declBit(c+3794,"opentitan_soc_top intr_controller u_reg u_ie0_e_25 we", false,-1);
        tracep->declBus(c+2151,"opentitan_soc_top intr_controller u_reg u_ie0_e_25 wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_25 de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_25 d", false,-1, 0,0);
        tracep->declBit(c+2722,"opentitan_soc_top intr_controller u_reg u_ie0_e_25 qe", false,-1);
        tracep->declBus(c+454,"opentitan_soc_top intr_controller u_reg u_ie0_e_25 q", false,-1, 0,0);
        tracep->declBus(c+454,"opentitan_soc_top intr_controller u_reg u_ie0_e_25 qs", false,-1, 0,0);
        tracep->declBit(c+3794,"opentitan_soc_top intr_controller u_reg u_ie0_e_25 wr_en", false,-1);
        tracep->declBus(c+2289,"opentitan_soc_top intr_controller u_reg u_ie0_e_25 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ie0_e_25 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_ie0_e_25 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3794,"opentitan_soc_top intr_controller u_reg u_ie0_e_25 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2151,"opentitan_soc_top intr_controller u_reg u_ie0_e_25 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_25 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_25 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+454,"opentitan_soc_top intr_controller u_reg u_ie0_e_25 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3794,"opentitan_soc_top intr_controller u_reg u_ie0_e_25 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2289,"opentitan_soc_top intr_controller u_reg u_ie0_e_25 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+454,"opentitan_soc_top intr_controller u_reg u_ie0_e_25 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ie0_e_26 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_ie0_e_26 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_ie0_e_26 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_ie0_e_26 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_ie0_e_26 rst_ni", false,-1);
        tracep->declBit(c+3795,"opentitan_soc_top intr_controller u_reg u_ie0_e_26 we", false,-1);
        tracep->declBus(c+2152,"opentitan_soc_top intr_controller u_reg u_ie0_e_26 wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_26 de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_26 d", false,-1, 0,0);
        tracep->declBit(c+2723,"opentitan_soc_top intr_controller u_reg u_ie0_e_26 qe", false,-1);
        tracep->declBus(c+389,"opentitan_soc_top intr_controller u_reg u_ie0_e_26 q", false,-1, 0,0);
        tracep->declBus(c+389,"opentitan_soc_top intr_controller u_reg u_ie0_e_26 qs", false,-1, 0,0);
        tracep->declBit(c+3795,"opentitan_soc_top intr_controller u_reg u_ie0_e_26 wr_en", false,-1);
        tracep->declBus(c+2290,"opentitan_soc_top intr_controller u_reg u_ie0_e_26 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ie0_e_26 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_ie0_e_26 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3795,"opentitan_soc_top intr_controller u_reg u_ie0_e_26 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2152,"opentitan_soc_top intr_controller u_reg u_ie0_e_26 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_26 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_26 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+389,"opentitan_soc_top intr_controller u_reg u_ie0_e_26 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3795,"opentitan_soc_top intr_controller u_reg u_ie0_e_26 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2290,"opentitan_soc_top intr_controller u_reg u_ie0_e_26 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+389,"opentitan_soc_top intr_controller u_reg u_ie0_e_26 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ie0_e_27 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_ie0_e_27 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_ie0_e_27 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_ie0_e_27 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_ie0_e_27 rst_ni", false,-1);
        tracep->declBit(c+3796,"opentitan_soc_top intr_controller u_reg u_ie0_e_27 we", false,-1);
        tracep->declBus(c+2153,"opentitan_soc_top intr_controller u_reg u_ie0_e_27 wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_27 de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_27 d", false,-1, 0,0);
        tracep->declBit(c+2724,"opentitan_soc_top intr_controller u_reg u_ie0_e_27 qe", false,-1);
        tracep->declBus(c+390,"opentitan_soc_top intr_controller u_reg u_ie0_e_27 q", false,-1, 0,0);
        tracep->declBus(c+390,"opentitan_soc_top intr_controller u_reg u_ie0_e_27 qs", false,-1, 0,0);
        tracep->declBit(c+3796,"opentitan_soc_top intr_controller u_reg u_ie0_e_27 wr_en", false,-1);
        tracep->declBus(c+2291,"opentitan_soc_top intr_controller u_reg u_ie0_e_27 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ie0_e_27 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_ie0_e_27 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3796,"opentitan_soc_top intr_controller u_reg u_ie0_e_27 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2153,"opentitan_soc_top intr_controller u_reg u_ie0_e_27 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_27 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_27 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+390,"opentitan_soc_top intr_controller u_reg u_ie0_e_27 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3796,"opentitan_soc_top intr_controller u_reg u_ie0_e_27 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2291,"opentitan_soc_top intr_controller u_reg u_ie0_e_27 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+390,"opentitan_soc_top intr_controller u_reg u_ie0_e_27 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ie0_e_28 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_ie0_e_28 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_ie0_e_28 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_ie0_e_28 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_ie0_e_28 rst_ni", false,-1);
        tracep->declBit(c+3797,"opentitan_soc_top intr_controller u_reg u_ie0_e_28 we", false,-1);
        tracep->declBus(c+2154,"opentitan_soc_top intr_controller u_reg u_ie0_e_28 wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_28 de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_28 d", false,-1, 0,0);
        tracep->declBit(c+2725,"opentitan_soc_top intr_controller u_reg u_ie0_e_28 qe", false,-1);
        tracep->declBus(c+455,"opentitan_soc_top intr_controller u_reg u_ie0_e_28 q", false,-1, 0,0);
        tracep->declBus(c+455,"opentitan_soc_top intr_controller u_reg u_ie0_e_28 qs", false,-1, 0,0);
        tracep->declBit(c+3797,"opentitan_soc_top intr_controller u_reg u_ie0_e_28 wr_en", false,-1);
        tracep->declBus(c+2292,"opentitan_soc_top intr_controller u_reg u_ie0_e_28 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ie0_e_28 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_ie0_e_28 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3797,"opentitan_soc_top intr_controller u_reg u_ie0_e_28 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2154,"opentitan_soc_top intr_controller u_reg u_ie0_e_28 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_28 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_28 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+455,"opentitan_soc_top intr_controller u_reg u_ie0_e_28 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3797,"opentitan_soc_top intr_controller u_reg u_ie0_e_28 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2292,"opentitan_soc_top intr_controller u_reg u_ie0_e_28 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+455,"opentitan_soc_top intr_controller u_reg u_ie0_e_28 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ie0_e_29 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_ie0_e_29 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_ie0_e_29 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_ie0_e_29 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_ie0_e_29 rst_ni", false,-1);
        tracep->declBit(c+3798,"opentitan_soc_top intr_controller u_reg u_ie0_e_29 we", false,-1);
        tracep->declBus(c+2155,"opentitan_soc_top intr_controller u_reg u_ie0_e_29 wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_29 de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_29 d", false,-1, 0,0);
        tracep->declBit(c+2584,"opentitan_soc_top intr_controller u_reg u_ie0_e_29 qe", false,-1);
        tracep->declBus(c+456,"opentitan_soc_top intr_controller u_reg u_ie0_e_29 q", false,-1, 0,0);
        tracep->declBus(c+456,"opentitan_soc_top intr_controller u_reg u_ie0_e_29 qs", false,-1, 0,0);
        tracep->declBit(c+3798,"opentitan_soc_top intr_controller u_reg u_ie0_e_29 wr_en", false,-1);
        tracep->declBus(c+2293,"opentitan_soc_top intr_controller u_reg u_ie0_e_29 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ie0_e_29 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_ie0_e_29 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3798,"opentitan_soc_top intr_controller u_reg u_ie0_e_29 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2155,"opentitan_soc_top intr_controller u_reg u_ie0_e_29 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_29 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_29 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+456,"opentitan_soc_top intr_controller u_reg u_ie0_e_29 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3798,"opentitan_soc_top intr_controller u_reg u_ie0_e_29 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2293,"opentitan_soc_top intr_controller u_reg u_ie0_e_29 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+456,"opentitan_soc_top intr_controller u_reg u_ie0_e_29 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ie0_e_30 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_ie0_e_30 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_ie0_e_30 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_ie0_e_30 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_ie0_e_30 rst_ni", false,-1);
        tracep->declBit(c+3799,"opentitan_soc_top intr_controller u_reg u_ie0_e_30 we", false,-1);
        tracep->declBus(c+2156,"opentitan_soc_top intr_controller u_reg u_ie0_e_30 wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_30 de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_30 d", false,-1, 0,0);
        tracep->declBit(c+2585,"opentitan_soc_top intr_controller u_reg u_ie0_e_30 qe", false,-1);
        tracep->declBus(c+457,"opentitan_soc_top intr_controller u_reg u_ie0_e_30 q", false,-1, 0,0);
        tracep->declBus(c+457,"opentitan_soc_top intr_controller u_reg u_ie0_e_30 qs", false,-1, 0,0);
        tracep->declBit(c+3799,"opentitan_soc_top intr_controller u_reg u_ie0_e_30 wr_en", false,-1);
        tracep->declBus(c+2294,"opentitan_soc_top intr_controller u_reg u_ie0_e_30 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ie0_e_30 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_ie0_e_30 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3799,"opentitan_soc_top intr_controller u_reg u_ie0_e_30 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2156,"opentitan_soc_top intr_controller u_reg u_ie0_e_30 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_30 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_30 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+457,"opentitan_soc_top intr_controller u_reg u_ie0_e_30 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3799,"opentitan_soc_top intr_controller u_reg u_ie0_e_30 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2294,"opentitan_soc_top intr_controller u_reg u_ie0_e_30 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+457,"opentitan_soc_top intr_controller u_reg u_ie0_e_30 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ie0_e_31 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_ie0_e_31 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_ie0_e_31 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_ie0_e_31 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_ie0_e_31 rst_ni", false,-1);
        tracep->declBit(c+3800,"opentitan_soc_top intr_controller u_reg u_ie0_e_31 we", false,-1);
        tracep->declBus(c+2157,"opentitan_soc_top intr_controller u_reg u_ie0_e_31 wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_31 de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_31 d", false,-1, 0,0);
        tracep->declBit(c+2586,"opentitan_soc_top intr_controller u_reg u_ie0_e_31 qe", false,-1);
        tracep->declBus(c+458,"opentitan_soc_top intr_controller u_reg u_ie0_e_31 q", false,-1, 0,0);
        tracep->declBus(c+458,"opentitan_soc_top intr_controller u_reg u_ie0_e_31 qs", false,-1, 0,0);
        tracep->declBit(c+3800,"opentitan_soc_top intr_controller u_reg u_ie0_e_31 wr_en", false,-1);
        tracep->declBus(c+2295,"opentitan_soc_top intr_controller u_reg u_ie0_e_31 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_ie0_e_31 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_ie0_e_31 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3800,"opentitan_soc_top intr_controller u_reg u_ie0_e_31 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2157,"opentitan_soc_top intr_controller u_reg u_ie0_e_31 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_31 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_ie0_e_31 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+458,"opentitan_soc_top intr_controller u_reg u_ie0_e_31 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3800,"opentitan_soc_top intr_controller u_reg u_ie0_e_31 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2295,"opentitan_soc_top intr_controller u_reg u_ie0_e_31 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+458,"opentitan_soc_top intr_controller u_reg u_ie0_e_31 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller u_reg u_threshold0 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_threshold0 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_threshold0 RESVAL", false,-1, 2,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_threshold0 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_threshold0 rst_ni", false,-1);
        tracep->declBit(c+3801,"opentitan_soc_top intr_controller u_reg u_threshold0 we", false,-1);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg u_threshold0 wd", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_threshold0 de", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_threshold0 d", false,-1, 2,0);
        tracep->declBit(c+2587,"opentitan_soc_top intr_controller u_reg u_threshold0 qe", false,-1);
        tracep->declBus(c+480,"opentitan_soc_top intr_controller u_reg u_threshold0 q", false,-1, 2,0);
        tracep->declBus(c+480,"opentitan_soc_top intr_controller u_reg u_threshold0 qs", false,-1, 2,0);
        tracep->declBit(c+3801,"opentitan_soc_top intr_controller u_reg u_threshold0 wr_en", false,-1);
        tracep->declBus(c+2296,"opentitan_soc_top intr_controller u_reg u_threshold0 wr_data", false,-1, 2,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller u_reg u_threshold0 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_threshold0 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3801,"opentitan_soc_top intr_controller u_reg u_threshold0 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2158,"opentitan_soc_top intr_controller u_reg u_threshold0 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_threshold0 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_threshold0 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+480,"opentitan_soc_top intr_controller u_reg u_threshold0 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+3801,"opentitan_soc_top intr_controller u_reg u_threshold0 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2296,"opentitan_soc_top intr_controller u_reg u_threshold0 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+480,"opentitan_soc_top intr_controller u_reg u_threshold0 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4952,"opentitan_soc_top intr_controller u_reg u_cc0 DW", false,-1, 31,0);
        tracep->declBit(c+2335,"opentitan_soc_top intr_controller u_reg u_cc0 re", false,-1);
        tracep->declBit(c+2334,"opentitan_soc_top intr_controller u_reg u_cc0 we", false,-1);
        tracep->declBus(c+2159,"opentitan_soc_top intr_controller u_reg u_cc0 wd", false,-1, 5,0);
        tracep->declBus(c+2808,"opentitan_soc_top intr_controller u_reg u_cc0 d", false,-1, 5,0);
        tracep->declBit(c+2334,"opentitan_soc_top intr_controller u_reg u_cc0 qe", false,-1);
        tracep->declBit(c+2335,"opentitan_soc_top intr_controller u_reg u_cc0 qre", false,-1);
        tracep->declBus(c+2159,"opentitan_soc_top intr_controller u_reg u_cc0 q", false,-1, 5,0);
        tracep->declBus(c+2808,"opentitan_soc_top intr_controller u_reg u_cc0 qs", false,-1, 5,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_msip0 DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_msip0 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_msip0 RESVAL", false,-1, 0,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller u_reg u_msip0 clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller u_reg u_msip0 rst_ni", false,-1);
        tracep->declBit(c+3802,"opentitan_soc_top intr_controller u_reg u_msip0 we", false,-1);
        tracep->declBus(c+2126,"opentitan_soc_top intr_controller u_reg u_msip0 wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_msip0 de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_msip0 d", false,-1, 0,0);
        tracep->declBit(c+3382,"opentitan_soc_top intr_controller u_reg u_msip0 qe", false,-1);
        tracep->declBus(c+481,"opentitan_soc_top intr_controller u_reg u_msip0 q", false,-1, 0,0);
        tracep->declBus(c+481,"opentitan_soc_top intr_controller u_reg u_msip0 qs", false,-1, 0,0);
        tracep->declBit(c+3802,"opentitan_soc_top intr_controller u_reg u_msip0 wr_en", false,-1);
        tracep->declBus(c+2297,"opentitan_soc_top intr_controller u_reg u_msip0 wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller u_reg u_msip0 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top intr_controller u_reg u_msip0 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3802,"opentitan_soc_top intr_controller u_reg u_msip0 wr_en_data_arb we", false,-1);
        tracep->declBus(c+2126,"opentitan_soc_top intr_controller u_reg u_msip0 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top intr_controller u_reg u_msip0 wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_msip0 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+481,"opentitan_soc_top intr_controller u_reg u_msip0 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3802,"opentitan_soc_top intr_controller u_reg u_msip0 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2297,"opentitan_soc_top intr_controller u_reg u_msip0 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+481,"opentitan_soc_top intr_controller u_reg u_msip0 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4923,"opentitan_soc_top intr_controller gen_target[0] u_target N_SOURCE", false,-1, 31,0);
        tracep->declBus(c+4946,"opentitan_soc_top intr_controller gen_target[0] u_target MAX_PRIO", false,-1, 31,0);
        tracep->declBus(c+4922,"opentitan_soc_top intr_controller gen_target[0] u_target SrcWidth", false,-1, 31,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller gen_target[0] u_target PrioWidth", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top intr_controller gen_target[0] u_target clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top intr_controller gen_target[0] u_target rst_ni", false,-1);
        tracep->declBus(c+483,"opentitan_soc_top intr_controller gen_target[0] u_target ip_i", false,-1, 31,0);
        tracep->declBus(c+4408,"opentitan_soc_top intr_controller gen_target[0] u_target ie_i", false,-1, 31,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+3138+i*1,"opentitan_soc_top intr_controller gen_target[0] u_target prio_i", true,(i+0), 2,0);}}
        tracep->declBus(c+3803,"opentitan_soc_top intr_controller gen_target[0] u_target threshold_i", false,-1, 2,0);
        tracep->declBit(c+482,"opentitan_soc_top intr_controller gen_target[0] u_target irq_o", false,-1);
        tracep->declBus(c+488,"opentitan_soc_top intr_controller gen_target[0] u_target irq_id_o", false,-1, 5,0);
        tracep->declBus(c+4938,"opentitan_soc_top intr_controller gen_target[0] u_target NumLevels", false,-1, 31,0);
        tracep->declQuad(c+4409,"opentitan_soc_top intr_controller gen_target[0] u_target is_tree", false,-1, 62,0);
        tracep->declBus(c+3264,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(0)", false,-1, 5,0);
        tracep->declBus(c+3265,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(1)", false,-1, 5,0);
        tracep->declBus(c+3266,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(2)", false,-1, 5,0);
        tracep->declBus(c+3267,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(3)", false,-1, 5,0);
        tracep->declBus(c+3268,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(4)", false,-1, 5,0);
        tracep->declBus(c+3269,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(5)", false,-1, 5,0);
        tracep->declBus(c+3270,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(6)", false,-1, 5,0);
        tracep->declBus(c+3271,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(7)", false,-1, 5,0);
        tracep->declBus(c+3272,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(8)", false,-1, 5,0);
        tracep->declBus(c+3273,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(9)", false,-1, 5,0);
        tracep->declBus(c+3274,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(10)", false,-1, 5,0);
        tracep->declBus(c+3275,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(11)", false,-1, 5,0);
        tracep->declBus(c+3276,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(12)", false,-1, 5,0);
        tracep->declBus(c+3277,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(13)", false,-1, 5,0);
        tracep->declBus(c+3278,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(14)", false,-1, 5,0);
        tracep->declBus(c+3279,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(15)", false,-1, 5,0);
        tracep->declBus(c+3280,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(16)", false,-1, 5,0);
        tracep->declBus(c+3281,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(17)", false,-1, 5,0);
        tracep->declBus(c+3282,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(18)", false,-1, 5,0);
        tracep->declBus(c+3283,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(19)", false,-1, 5,0);
        tracep->declBus(c+3284,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(20)", false,-1, 5,0);
        tracep->declBus(c+3285,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(21)", false,-1, 5,0);
        tracep->declBus(c+3286,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(22)", false,-1, 5,0);
        tracep->declBus(c+3287,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(23)", false,-1, 5,0);
        tracep->declBus(c+3288,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(24)", false,-1, 5,0);
        tracep->declBus(c+3289,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(25)", false,-1, 5,0);
        tracep->declBus(c+3290,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(26)", false,-1, 5,0);
        tracep->declBus(c+3291,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(27)", false,-1, 5,0);
        tracep->declBus(c+3292,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(28)", false,-1, 5,0);
        tracep->declBus(c+3293,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(29)", false,-1, 5,0);
        tracep->declBus(c+3294,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(30)", false,-1, 5,0);
        tracep->declBus(c+3295,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(31)", false,-1, 5,0);
        tracep->declBus(c+3296,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(32)", false,-1, 5,0);
        tracep->declBus(c+3297,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(33)", false,-1, 5,0);
        tracep->declBus(c+3298,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(34)", false,-1, 5,0);
        tracep->declBus(c+3299,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(35)", false,-1, 5,0);
        tracep->declBus(c+3300,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(36)", false,-1, 5,0);
        tracep->declBus(c+3301,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(37)", false,-1, 5,0);
        tracep->declBus(c+3302,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(38)", false,-1, 5,0);
        tracep->declBus(c+3303,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(39)", false,-1, 5,0);
        tracep->declBus(c+3304,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(40)", false,-1, 5,0);
        tracep->declBus(c+3305,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(41)", false,-1, 5,0);
        tracep->declBus(c+3306,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(42)", false,-1, 5,0);
        tracep->declBus(c+3307,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(43)", false,-1, 5,0);
        tracep->declBus(c+3308,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(44)", false,-1, 5,0);
        tracep->declBus(c+3309,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(45)", false,-1, 5,0);
        tracep->declBus(c+3310,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(46)", false,-1, 5,0);
        tracep->declBus(c+3311,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(47)", false,-1, 5,0);
        tracep->declBus(c+3312,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(48)", false,-1, 5,0);
        tracep->declBus(c+3313,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(49)", false,-1, 5,0);
        tracep->declBus(c+3314,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(50)", false,-1, 5,0);
        tracep->declBus(c+3315,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(51)", false,-1, 5,0);
        tracep->declBus(c+3316,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(52)", false,-1, 5,0);
        tracep->declBus(c+3317,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(53)", false,-1, 5,0);
        tracep->declBus(c+3318,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(54)", false,-1, 5,0);
        tracep->declBus(c+3319,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(55)", false,-1, 5,0);
        tracep->declBus(c+3320,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(56)", false,-1, 5,0);
        tracep->declBus(c+3321,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(57)", false,-1, 5,0);
        tracep->declBus(c+3322,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(58)", false,-1, 5,0);
        tracep->declBus(c+3323,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(59)", false,-1, 5,0);
        tracep->declBus(c+3324,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(60)", false,-1, 5,0);
        tracep->declBus(c+3325,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(61)", false,-1, 5,0);
        tracep->declBus(c+3326,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(62)", false,-1, 5,0);
        tracep->declBus(c+3170,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(0)", false,-1, 2,0);
        tracep->declBus(c+3171,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(1)", false,-1, 2,0);
        tracep->declBus(c+3172,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(2)", false,-1, 2,0);
        tracep->declBus(c+3173,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(3)", false,-1, 2,0);
        tracep->declBus(c+3174,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(4)", false,-1, 2,0);
        tracep->declBus(c+3175,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(5)", false,-1, 2,0);
        tracep->declBus(c+3176,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(6)", false,-1, 2,0);
        tracep->declBus(c+3177,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(7)", false,-1, 2,0);
        tracep->declBus(c+3178,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(8)", false,-1, 2,0);
        tracep->declBus(c+3179,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(9)", false,-1, 2,0);
        tracep->declBus(c+3180,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(10)", false,-1, 2,0);
        tracep->declBus(c+3181,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(11)", false,-1, 2,0);
        tracep->declBus(c+3182,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(12)", false,-1, 2,0);
        tracep->declBus(c+3183,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(13)", false,-1, 2,0);
        tracep->declBus(c+3184,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(14)", false,-1, 2,0);
        tracep->declBus(c+3185,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(15)", false,-1, 2,0);
        tracep->declBus(c+3186,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(16)", false,-1, 2,0);
        tracep->declBus(c+3187,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(17)", false,-1, 2,0);
        tracep->declBus(c+3188,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(18)", false,-1, 2,0);
        tracep->declBus(c+3189,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(19)", false,-1, 2,0);
        tracep->declBus(c+3190,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(20)", false,-1, 2,0);
        tracep->declBus(c+3191,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(21)", false,-1, 2,0);
        tracep->declBus(c+3192,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(22)", false,-1, 2,0);
        tracep->declBus(c+3193,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(23)", false,-1, 2,0);
        tracep->declBus(c+3194,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(24)", false,-1, 2,0);
        tracep->declBus(c+3195,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(25)", false,-1, 2,0);
        tracep->declBus(c+3196,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(26)", false,-1, 2,0);
        tracep->declBus(c+3197,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(27)", false,-1, 2,0);
        tracep->declBus(c+3198,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(28)", false,-1, 2,0);
        tracep->declBus(c+3199,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(29)", false,-1, 2,0);
        tracep->declBus(c+3200,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(30)", false,-1, 2,0);
        tracep->declBus(c+3201,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(31)", false,-1, 2,0);
        tracep->declBus(c+3202,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(32)", false,-1, 2,0);
        tracep->declBus(c+3203,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(33)", false,-1, 2,0);
        tracep->declBus(c+3204,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(34)", false,-1, 2,0);
        tracep->declBus(c+3205,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(35)", false,-1, 2,0);
        tracep->declBus(c+3206,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(36)", false,-1, 2,0);
        tracep->declBus(c+3207,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(37)", false,-1, 2,0);
        tracep->declBus(c+3208,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(38)", false,-1, 2,0);
        tracep->declBus(c+3209,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(39)", false,-1, 2,0);
        tracep->declBus(c+3210,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(40)", false,-1, 2,0);
        tracep->declBus(c+3211,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(41)", false,-1, 2,0);
        tracep->declBus(c+3212,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(42)", false,-1, 2,0);
        tracep->declBus(c+3213,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(43)", false,-1, 2,0);
        tracep->declBus(c+3214,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(44)", false,-1, 2,0);
        tracep->declBus(c+3215,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(45)", false,-1, 2,0);
        tracep->declBus(c+3216,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(46)", false,-1, 2,0);
        tracep->declBus(c+3217,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(47)", false,-1, 2,0);
        tracep->declBus(c+3218,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(48)", false,-1, 2,0);
        tracep->declBus(c+3219,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(49)", false,-1, 2,0);
        tracep->declBus(c+3220,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(50)", false,-1, 2,0);
        tracep->declBus(c+3221,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(51)", false,-1, 2,0);
        tracep->declBus(c+3222,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(52)", false,-1, 2,0);
        tracep->declBus(c+3223,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(53)", false,-1, 2,0);
        tracep->declBus(c+3224,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(54)", false,-1, 2,0);
        tracep->declBus(c+3225,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(55)", false,-1, 2,0);
        tracep->declBus(c+3226,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(56)", false,-1, 2,0);
        tracep->declBus(c+3227,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(57)", false,-1, 2,0);
        tracep->declBus(c+3228,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(58)", false,-1, 2,0);
        tracep->declBus(c+3229,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(59)", false,-1, 2,0);
        tracep->declBus(c+3230,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(60)", false,-1, 2,0);
        tracep->declBus(c+3231,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(61)", false,-1, 2,0);
        tracep->declBus(c+3232,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(62)", false,-1, 2,0);
        tracep->declBit(c+4411,"opentitan_soc_top intr_controller gen_target[0] u_target irq_d", false,-1);
        tracep->declBit(c+482,"opentitan_soc_top intr_controller gen_target[0] u_target irq_q", false,-1);
        tracep->declBus(c+4412,"opentitan_soc_top intr_controller gen_target[0] u_target irq_id_d", false,-1, 5,0);
        tracep->declBus(c+488,"opentitan_soc_top intr_controller gen_target[0] u_target irq_id_q", false,-1, 5,0);
        tracep->declBus(c+4953,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[0] Base0", false,-1, 31,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[0] Base1", false,-1, 31,0);
        tracep->declBus(c+4953,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[0] gen_level[0] Pa", false,-1, 31,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[0] gen_level[0] C0", false,-1, 31,0);
        tracep->declBus(c+4854,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[0] gen_level[0] C1", false,-1, 31,0);
        tracep->declBit(c+3233,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[0] gen_level[0] gen_nodes sel", false,-1);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[1] Base0", false,-1, 31,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[1] Base1", false,-1, 31,0);
        tracep->declBus(c+4855,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[1] gen_level[0] Pa", false,-1, 31,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[1] gen_level[0] C0", false,-1, 31,0);
        tracep->declBus(c+4924,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[1] gen_level[0] C1", false,-1, 31,0);
        tracep->declBit(c+3234,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[1] gen_level[0] gen_nodes sel", false,-1);
        tracep->declBus(c+4854,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[1] gen_level[1] Pa", false,-1, 31,0);
        tracep->declBus(c+4938,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[1] gen_level[1] C0", false,-1, 31,0);
        tracep->declBus(c+4922,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[1] gen_level[1] C1", false,-1, 31,0);
        tracep->declBit(c+3235,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[1] gen_level[1] gen_nodes sel", false,-1);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[2] Base0", false,-1, 31,0);
        tracep->declBus(c+4946,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[2] Base1", false,-1, 31,0);
        tracep->declBus(c+4944,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[2] gen_level[0] Pa", false,-1, 31,0);
        tracep->declBus(c+4946,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[2] gen_level[0] C0", false,-1, 31,0);
        tracep->declBus(c+4925,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[2] gen_level[0] C1", false,-1, 31,0);
        tracep->declBit(c+3236,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[2] gen_level[0] gen_nodes sel", false,-1);
        tracep->declBus(c+4924,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[2] gen_level[1] Pa", false,-1, 31,0);
        tracep->declBus(c+4947,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[2] gen_level[1] C0", false,-1, 31,0);
        tracep->declBus(c+4954,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[2] gen_level[1] C1", false,-1, 31,0);
        tracep->declBit(c+3243,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[2] gen_level[1] gen_nodes sel", false,-1);
        tracep->declBus(c+4938,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[2] gen_level[2] Pa", false,-1, 31,0);
        tracep->declBus(c+4955,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[2] gen_level[2] C0", false,-1, 31,0);
        tracep->declBus(c+4937,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[2] gen_level[2] C1", false,-1, 31,0);
        tracep->declBit(c+3244,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[2] gen_level[2] gen_nodes sel", false,-1);
        tracep->declBus(c+4922,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[2] gen_level[3] Pa", false,-1, 31,0);
        tracep->declBus(c+4939,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[2] gen_level[3] C0", false,-1, 31,0);
        tracep->declBus(c+4956,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[2] gen_level[3] C1", false,-1, 31,0);
        tracep->declBit(c+3245,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[2] gen_level[3] gen_nodes sel", false,-1);
        tracep->declBus(c+4946,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] Base0", false,-1, 31,0);
        tracep->declBus(c+4957,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] Base1", false,-1, 31,0);
        tracep->declBus(c+4946,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[0] Pa", false,-1, 31,0);
        tracep->declBus(c+4957,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[0] C0", false,-1, 31,0);
        tracep->declBus(c+4958,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[0] C1", false,-1, 31,0);
        tracep->declBit(c+3246,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[0] gen_nodes sel", false,-1);
        tracep->declBus(c+4925,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[1] Pa", false,-1, 31,0);
        tracep->declBus(c+4917,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[1] C0", false,-1, 31,0);
        tracep->declBus(c+4959,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[1] C1", false,-1, 31,0);
        tracep->declBit(c+3247,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[1] gen_nodes sel", false,-1);
        tracep->declBus(c+4947,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[2] Pa", false,-1, 31,0);
        tracep->declBus(c+4960,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[2] C0", false,-1, 31,0);
        tracep->declBus(c+4961,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[2] C1", false,-1, 31,0);
        tracep->declBit(c+3248,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[2] gen_nodes sel", false,-1);
        tracep->declBus(c+4954,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[3] Pa", false,-1, 31,0);
        tracep->declBus(c+4962,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[3] C0", false,-1, 31,0);
        tracep->declBus(c+4963,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[3] C1", false,-1, 31,0);
        tracep->declBit(c+3249,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[3] gen_nodes sel", false,-1);
        tracep->declBus(c+4955,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[4] Pa", false,-1, 31,0);
        tracep->declBus(c+4964,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[4] C0", false,-1, 31,0);
        tracep->declBus(c+4965,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[4] C1", false,-1, 31,0);
        tracep->declBit(c+3250,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[4] gen_nodes sel", false,-1);
        tracep->declBus(c+4937,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[5] Pa", false,-1, 31,0);
        tracep->declBus(c+4966,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[5] C0", false,-1, 31,0);
        tracep->declBus(c+4967,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[5] C1", false,-1, 31,0);
        tracep->declBit(c+3251,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[5] gen_nodes sel", false,-1);
        tracep->declBus(c+4939,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[6] Pa", false,-1, 31,0);
        tracep->declBus(c+4968,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[6] C0", false,-1, 31,0);
        tracep->declBus(c+4969,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[6] C1", false,-1, 31,0);
        tracep->declBit(c+3252,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[6] gen_nodes sel", false,-1);
        tracep->declBus(c+4956,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[7] Pa", false,-1, 31,0);
        tracep->declBus(c+4970,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[7] C0", false,-1, 31,0);
        tracep->declBus(c+4971,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[7] C1", false,-1, 31,0);
        tracep->declBit(c+3253,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[7] gen_nodes sel", false,-1);
        tracep->declBus(c+4957,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] Base0", false,-1, 31,0);
        tracep->declBus(c+4972,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] Base1", false,-1, 31,0);
        tracep->declBus(c+4957,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[0] Pa", false,-1, 31,0);
        tracep->declBus(c+4972,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[0] C0", false,-1, 31,0);
        tracep->declBus(c+4923,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[0] C1", false,-1, 31,0);
        tracep->declBit(c+3254,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[0] gen_nodes sel", false,-1);
        tracep->declBus(c+4958,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[1] Pa", false,-1, 31,0);
        tracep->declBus(c+4940,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[1] C0", false,-1, 31,0);
        tracep->declBus(c+4973,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[1] C1", false,-1, 31,0);
        tracep->declBit(c+3255,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[1] gen_nodes sel", false,-1);
        tracep->declBus(c+4917,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[2] Pa", false,-1, 31,0);
        tracep->declBus(c+4974,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[2] C0", false,-1, 31,0);
        tracep->declBus(c+4975,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[2] C1", false,-1, 31,0);
        tracep->declBit(c+3256,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[2] gen_nodes sel", false,-1);
        tracep->declBus(c+4959,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[3] Pa", false,-1, 31,0);
        tracep->declBus(c+4976,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[3] C0", false,-1, 31,0);
        tracep->declBus(c+4977,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[3] C1", false,-1, 31,0);
        tracep->declBit(c+3257,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[3] gen_nodes sel", false,-1);
        tracep->declBus(c+4960,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[4] Pa", false,-1, 31,0);
        tracep->declBus(c+4978,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[4] C0", false,-1, 31,0);
        tracep->declBus(c+4979,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[4] C1", false,-1, 31,0);
        tracep->declBit(c+3258,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[4] gen_nodes sel", false,-1);
        tracep->declBus(c+4961,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[5] Pa", false,-1, 31,0);
        tracep->declBus(c+4980,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[5] C0", false,-1, 31,0);
        tracep->declBus(c+4981,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[5] C1", false,-1, 31,0);
        tracep->declBit(c+3237,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[5] gen_nodes sel", false,-1);
        tracep->declBus(c+4962,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[6] Pa", false,-1, 31,0);
        tracep->declBus(c+4982,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[6] C0", false,-1, 31,0);
        tracep->declBus(c+4983,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[6] C1", false,-1, 31,0);
        tracep->declBit(c+3238,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[6] gen_nodes sel", false,-1);
        tracep->declBus(c+4963,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[7] Pa", false,-1, 31,0);
        tracep->declBus(c+4984,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[7] C0", false,-1, 31,0);
        tracep->declBus(c+4985,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[7] C1", false,-1, 31,0);
        tracep->declBit(c+3239,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[7] gen_nodes sel", false,-1);
        tracep->declBus(c+4964,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[8] Pa", false,-1, 31,0);
        tracep->declBus(c+4986,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[8] C0", false,-1, 31,0);
        tracep->declBus(c+4987,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[8] C1", false,-1, 31,0);
        tracep->declBit(c+3240,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[8] gen_nodes sel", false,-1);
        tracep->declBus(c+4965,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[9] Pa", false,-1, 31,0);
        tracep->declBus(c+4988,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[9] C0", false,-1, 31,0);
        tracep->declBus(c+4989,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[9] C1", false,-1, 31,0);
        tracep->declBit(c+3241,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[9] gen_nodes sel", false,-1);
        tracep->declBus(c+4966,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[10] Pa", false,-1, 31,0);
        tracep->declBus(c+4990,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[10] C0", false,-1, 31,0);
        tracep->declBus(c+4991,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[10] C1", false,-1, 31,0);
        tracep->declBit(c+3242,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[10] gen_nodes sel", false,-1);
        tracep->declBus(c+4967,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[11] Pa", false,-1, 31,0);
        tracep->declBus(c+4992,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[11] C0", false,-1, 31,0);
        tracep->declBus(c+4993,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[11] C1", false,-1, 31,0);
        tracep->declBit(c+3259,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[11] gen_nodes sel", false,-1);
        tracep->declBus(c+4968,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[12] Pa", false,-1, 31,0);
        tracep->declBus(c+4994,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[12] C0", false,-1, 31,0);
        tracep->declBus(c+4995,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[12] C1", false,-1, 31,0);
        tracep->declBit(c+3260,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[12] gen_nodes sel", false,-1);
        tracep->declBus(c+4969,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[13] Pa", false,-1, 31,0);
        tracep->declBus(c+4996,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[13] C0", false,-1, 31,0);
        tracep->declBus(c+4997,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[13] C1", false,-1, 31,0);
        tracep->declBit(c+3261,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[13] gen_nodes sel", false,-1);
        tracep->declBus(c+4970,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[14] Pa", false,-1, 31,0);
        tracep->declBus(c+4998,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[14] C0", false,-1, 31,0);
        tracep->declBus(c+4999,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[14] C1", false,-1, 31,0);
        tracep->declBit(c+3262,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[14] gen_nodes sel", false,-1);
        tracep->declBus(c+4971,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[15] Pa", false,-1, 31,0);
        tracep->declBus(c+5000,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[15] C0", false,-1, 31,0);
        tracep->declBus(c+5001,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[15] C1", false,-1, 31,0);
        tracep->declBit(c+3263,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[15] gen_nodes sel", false,-1);
        tracep->declBus(c+4972,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] Base0", false,-1, 31,0);
        tracep->declBus(c+5002,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] Base1", false,-1, 31,0);
        tracep->declBus(c+4972,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[0] Pa", false,-1, 31,0);
        tracep->declBus(c+5002,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[0] C0", false,-1, 31,0);
        tracep->declBus(c+5003,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[0] C1", false,-1, 31,0);
        tracep->declBus(c+4923,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[1] Pa", false,-1, 31,0);
        tracep->declBus(c+5004,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[1] C0", false,-1, 31,0);
        tracep->declBus(c+5005,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[1] C1", false,-1, 31,0);
        tracep->declBus(c+4940,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[2] Pa", false,-1, 31,0);
        tracep->declBus(c+5006,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[2] C0", false,-1, 31,0);
        tracep->declBus(c+5007,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[2] C1", false,-1, 31,0);
        tracep->declBus(c+4973,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[3] Pa", false,-1, 31,0);
        tracep->declBus(c+5008,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[3] C0", false,-1, 31,0);
        tracep->declBus(c+5009,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[3] C1", false,-1, 31,0);
        tracep->declBus(c+4974,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[4] Pa", false,-1, 31,0);
        tracep->declBus(c+5010,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[4] C0", false,-1, 31,0);
        tracep->declBus(c+5011,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[4] C1", false,-1, 31,0);
        tracep->declBus(c+4975,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[5] Pa", false,-1, 31,0);
        tracep->declBus(c+5012,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[5] C0", false,-1, 31,0);
        tracep->declBus(c+5013,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[5] C1", false,-1, 31,0);
        tracep->declBus(c+4976,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[6] Pa", false,-1, 31,0);
        tracep->declBus(c+5014,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[6] C0", false,-1, 31,0);
        tracep->declBus(c+5015,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[6] C1", false,-1, 31,0);
        tracep->declBus(c+4977,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[7] Pa", false,-1, 31,0);
        tracep->declBus(c+5016,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[7] C0", false,-1, 31,0);
        tracep->declBus(c+5017,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[7] C1", false,-1, 31,0);
        tracep->declBus(c+4978,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[8] Pa", false,-1, 31,0);
        tracep->declBus(c+5018,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[8] C0", false,-1, 31,0);
        tracep->declBus(c+5019,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[8] C1", false,-1, 31,0);
        tracep->declBus(c+4979,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[9] Pa", false,-1, 31,0);
        tracep->declBus(c+5020,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[9] C0", false,-1, 31,0);
        tracep->declBus(c+5021,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[9] C1", false,-1, 31,0);
        tracep->declBus(c+4980,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[10] Pa", false,-1, 31,0);
        tracep->declBus(c+5022,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[10] C0", false,-1, 31,0);
        tracep->declBus(c+5023,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[10] C1", false,-1, 31,0);
        tracep->declBus(c+4981,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[11] Pa", false,-1, 31,0);
        tracep->declBus(c+5024,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[11] C0", false,-1, 31,0);
        tracep->declBus(c+5025,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[11] C1", false,-1, 31,0);
        tracep->declBus(c+4982,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[12] Pa", false,-1, 31,0);
        tracep->declBus(c+5026,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[12] C0", false,-1, 31,0);
        tracep->declBus(c+5027,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[12] C1", false,-1, 31,0);
        tracep->declBus(c+4983,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[13] Pa", false,-1, 31,0);
        tracep->declBus(c+5028,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[13] C0", false,-1, 31,0);
        tracep->declBus(c+5029,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[13] C1", false,-1, 31,0);
        tracep->declBus(c+4984,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[14] Pa", false,-1, 31,0);
        tracep->declBus(c+5030,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[14] C0", false,-1, 31,0);
        tracep->declBus(c+5031,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[14] C1", false,-1, 31,0);
        tracep->declBus(c+4985,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[15] Pa", false,-1, 31,0);
        tracep->declBus(c+5032,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[15] C0", false,-1, 31,0);
        tracep->declBus(c+5033,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[15] C1", false,-1, 31,0);
        tracep->declBus(c+4986,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[16] Pa", false,-1, 31,0);
        tracep->declBus(c+5034,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[16] C0", false,-1, 31,0);
        tracep->declBus(c+5035,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[16] C1", false,-1, 31,0);
        tracep->declBus(c+4987,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[17] Pa", false,-1, 31,0);
        tracep->declBus(c+5036,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[17] C0", false,-1, 31,0);
        tracep->declBus(c+5037,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[17] C1", false,-1, 31,0);
        tracep->declBus(c+4988,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[18] Pa", false,-1, 31,0);
        tracep->declBus(c+5038,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[18] C0", false,-1, 31,0);
        tracep->declBus(c+5039,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[18] C1", false,-1, 31,0);
        tracep->declBus(c+4989,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[19] Pa", false,-1, 31,0);
        tracep->declBus(c+5040,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[19] C0", false,-1, 31,0);
        tracep->declBus(c+5041,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[19] C1", false,-1, 31,0);
        tracep->declBus(c+4990,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[20] Pa", false,-1, 31,0);
        tracep->declBus(c+5042,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[20] C0", false,-1, 31,0);
        tracep->declBus(c+5043,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[20] C1", false,-1, 31,0);
        tracep->declBus(c+4991,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[21] Pa", false,-1, 31,0);
        tracep->declBus(c+5044,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[21] C0", false,-1, 31,0);
        tracep->declBus(c+5045,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[21] C1", false,-1, 31,0);
        tracep->declBus(c+4992,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[22] Pa", false,-1, 31,0);
        tracep->declBus(c+5046,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[22] C0", false,-1, 31,0);
        tracep->declBus(c+5047,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[22] C1", false,-1, 31,0);
        tracep->declBus(c+4993,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[23] Pa", false,-1, 31,0);
        tracep->declBus(c+5048,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[23] C0", false,-1, 31,0);
        tracep->declBus(c+5049,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[23] C1", false,-1, 31,0);
        tracep->declBus(c+4994,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[24] Pa", false,-1, 31,0);
        tracep->declBus(c+5050,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[24] C0", false,-1, 31,0);
        tracep->declBus(c+5051,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[24] C1", false,-1, 31,0);
        tracep->declBus(c+4995,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[25] Pa", false,-1, 31,0);
        tracep->declBus(c+5052,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[25] C0", false,-1, 31,0);
        tracep->declBus(c+5053,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[25] C1", false,-1, 31,0);
        tracep->declBus(c+4996,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[26] Pa", false,-1, 31,0);
        tracep->declBus(c+5054,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[26] C0", false,-1, 31,0);
        tracep->declBus(c+5055,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[26] C1", false,-1, 31,0);
        tracep->declBus(c+4997,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[27] Pa", false,-1, 31,0);
        tracep->declBus(c+5056,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[27] C0", false,-1, 31,0);
        tracep->declBus(c+5057,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[27] C1", false,-1, 31,0);
        tracep->declBus(c+4998,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[28] Pa", false,-1, 31,0);
        tracep->declBus(c+5058,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[28] C0", false,-1, 31,0);
        tracep->declBus(c+5059,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[28] C1", false,-1, 31,0);
        tracep->declBus(c+4999,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[29] Pa", false,-1, 31,0);
        tracep->declBus(c+5060,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[29] C0", false,-1, 31,0);
        tracep->declBus(c+5061,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[29] C1", false,-1, 31,0);
        tracep->declBus(c+5000,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[30] Pa", false,-1, 31,0);
        tracep->declBus(c+5062,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[30] C0", false,-1, 31,0);
        tracep->declBus(c+5063,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[30] C1", false,-1, 31,0);
        tracep->declBus(c+5001,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[31] Pa", false,-1, 31,0);
        tracep->declBus(c+5064,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[31] C0", false,-1, 31,0);
        tracep->declBus(c+5065,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[31] C1", false,-1, 31,0);
        tracep->declBit(c+4562,"opentitan_soc_top u_tempsense EnableDataIntgGen", false,-1);
        tracep->declBus(c+4925,"opentitan_soc_top u_tempsense RegAw", false,-1, 31,0);
        tracep->declBus(c+4923,"opentitan_soc_top u_tempsense RegDw", false,-1, 31,0);
        tracep->declBus(c+4924,"opentitan_soc_top u_tempsense RegBw", false,-1, 31,0);
        tracep->declBus(c+4946,"opentitan_soc_top u_tempsense DataIntgWidth", false,-1, 31,0);
        tracep->declBus(c+4996,"opentitan_soc_top u_tempsense DataMaxWidth", false,-1, 31,0);
        tracep->declBit(c+4163,"opentitan_soc_top u_tempsense clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top u_tempsense rst_ni", false,-1);
        tracep->declBit(c+1810,"opentitan_soc_top u_tempsense tl_i\014 a_valid", false,-1);
        tracep->declBus(c+1811,"opentitan_soc_top u_tempsense tl_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1812,"opentitan_soc_top u_tempsense tl_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1813,"opentitan_soc_top u_tempsense tl_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1814,"opentitan_soc_top u_tempsense tl_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1815,"opentitan_soc_top u_tempsense tl_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1816,"opentitan_soc_top u_tempsense tl_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1817,"opentitan_soc_top u_tempsense tl_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1818,"opentitan_soc_top u_tempsense tl_i\014 d_ready", false,-1);
        tracep->declBit(c+637,"opentitan_soc_top u_tempsense tl_o\014 d_valid", false,-1);
        tracep->declBus(c+638,"opentitan_soc_top u_tempsense tl_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+639,"opentitan_soc_top u_tempsense tl_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+640,"opentitan_soc_top u_tempsense tl_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+641,"opentitan_soc_top u_tempsense tl_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+642,"opentitan_soc_top u_tempsense tl_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+643,"opentitan_soc_top u_tempsense tl_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+644,"opentitan_soc_top u_tempsense tl_o\014 d_error", false,-1);
        tracep->declBit(c+645,"opentitan_soc_top u_tempsense tl_o\014 a_ready", false,-1);
        tracep->declBit(c+4173,"opentitan_soc_top u_tempsense re_o", false,-1);
        tracep->declBit(c+4174,"opentitan_soc_top u_tempsense we_o", false,-1);
        tracep->declBus(c+2165,"opentitan_soc_top u_tempsense addr_o", false,-1, 7,0);
        tracep->declBus(c+2166,"opentitan_soc_top u_tempsense wdata_o", false,-1, 31,0);
        tracep->declBus(c+2167,"opentitan_soc_top u_tempsense be_o", false,-1, 3,0);
        tracep->declBus(c+5066,"opentitan_soc_top u_tempsense rdata_i", false,-1, 31,0);
        tracep->declBit(c+4557,"opentitan_soc_top u_tempsense error_i", false,-1);
        tracep->declBit(c+4558,"opentitan_soc_top u_tempsense CLK_REF", false,-1);
        tracep->declBit(c+4559,"opentitan_soc_top u_tempsense CLK_LC", false,-1);
        tracep->declBus(c+4925,"opentitan_soc_top u_tempsense IW", false,-1, 31,0);
        tracep->declBus(c+4854,"opentitan_soc_top u_tempsense SZW", false,-1, 31,0);
        tracep->declBit(c+420,"opentitan_soc_top u_tempsense outstanding", false,-1);
        tracep->declBit(c+3680,"opentitan_soc_top u_tempsense a_ack", false,-1);
        tracep->declBit(c+4413,"opentitan_soc_top u_tempsense d_ack", false,-1);
        tracep->declBus(c+4414,"opentitan_soc_top u_tempsense rdata", false,-1, 31,0);
        tracep->declBit(c+4415,"opentitan_soc_top u_tempsense error", false,-1);
        tracep->declBit(c+4416,"opentitan_soc_top u_tempsense err_internal", false,-1);
        tracep->declBit(c+2196,"opentitan_soc_top u_tempsense addr_align_err", false,-1);
        tracep->declBit(c+5067,"opentitan_soc_top u_tempsense malformed_meta_err", false,-1);
        tracep->declBit(c+4417,"opentitan_soc_top u_tempsense tl_err", false,-1);
        tracep->declBus(c+618,"opentitan_soc_top u_tempsense reqid", false,-1, 7,0);
        tracep->declBus(c+341,"opentitan_soc_top u_tempsense reqsz", false,-1, 1,0);
        tracep->declBit(c+342,"opentitan_soc_top u_tempsense rspop", false,-1);
        tracep->declBit(c+2197,"opentitan_soc_top u_tempsense rd_req", false,-1);
        tracep->declBit(c+3681,"opentitan_soc_top u_tempsense wr_req", false,-1);
        tracep->declBit(c+3474,"opentitan_soc_top u_tempsense CLK_SEL", false,-1);
        tracep->declBit(c+391,"opentitan_soc_top u_tempsense RESET_REGn", false,-1);
        tracep->declBus(c+421,"opentitan_soc_top u_tempsense SEL_CONV_TIME_REG", false,-1, 3,0);
        tracep->declBit(c+422,"opentitan_soc_top u_tempsense en_REG", false,-1);
        tracep->declBus(c+4418,"opentitan_soc_top u_tempsense DOUT_REG", false,-1, 23,0);
        tracep->declBit(c+4419,"opentitan_soc_top u_tempsense DONE_REG", false,-1);
        tracep->declBus(c+5068,"opentitan_soc_top u_tempsense data_intg", false,-1, 6,0);
        tracep->declBit(c+5069,"opentitan_soc_top u_tempsense DOUT", false,-1);
        tracep->declBit(c+5070,"opentitan_soc_top u_tempsense DONE", false,-1);
        tracep->declBit(c+4558,"opentitan_soc_top u_tempsense u_tempsenseInst CLK_REF", false,-1);
        tracep->declBit(c+391,"opentitan_soc_top u_tempsense u_tempsenseInst RESET_COUNTERn", false,-1);
        tracep->declBus(c+421,"opentitan_soc_top u_tempsense u_tempsenseInst SEL_CONV_TIME", false,-1, 3,0);
        tracep->declBit(c+422,"opentitan_soc_top u_tempsense u_tempsenseInst en", false,-1);
        tracep->declBus(c+5071,"opentitan_soc_top u_tempsense u_tempsenseInst DOUT", false,-1, 23,0);
        tracep->declBit(c+5070,"opentitan_soc_top u_tempsense u_tempsenseInst DONE", false,-1);
        tracep->declBit(c+5072,"opentitan_soc_top u_tempsense u_tempsenseInst out", false,-1);
        tracep->declBit(c+5073,"opentitan_soc_top u_tempsense u_tempsenseInst outb", false,-1);
        tracep->declBit(c+4559,"opentitan_soc_top u_tempsense u_tempsenseInst lc_out", false,-1);
        tracep->declBit(c+4163,"opentitan_soc_top u_tempsense u_err clk_i", false,-1);
        tracep->declBit(c+4164,"opentitan_soc_top u_tempsense u_err rst_ni", false,-1);
        tracep->declBit(c+1810,"opentitan_soc_top u_tempsense u_err tl_i\014 a_valid", false,-1);
        tracep->declBus(c+1811,"opentitan_soc_top u_tempsense u_err tl_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1812,"opentitan_soc_top u_tempsense u_err tl_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1813,"opentitan_soc_top u_tempsense u_err tl_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1814,"opentitan_soc_top u_tempsense u_err tl_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1815,"opentitan_soc_top u_tempsense u_err tl_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1816,"opentitan_soc_top u_tempsense u_err tl_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1817,"opentitan_soc_top u_tempsense u_err tl_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1818,"opentitan_soc_top u_tempsense u_err tl_i\014 d_ready", false,-1);
        tracep->declBit(c+4417,"opentitan_soc_top u_tempsense u_err err_o", false,-1);
        tracep->declBus(c+4925,"opentitan_soc_top u_tempsense u_err IW", false,-1, 31,0);
        tracep->declBus(c+4854,"opentitan_soc_top u_tempsense u_err SZW", false,-1, 31,0);
        tracep->declBus(c+4923,"opentitan_soc_top u_tempsense u_err DW", false,-1, 31,0);
        tracep->declBus(c+4924,"opentitan_soc_top u_tempsense u_err MW", false,-1, 31,0);
        tracep->declBus(c+4854,"opentitan_soc_top u_tempsense u_err SubAW", false,-1, 31,0);
        tracep->declBit(c+2168,"opentitan_soc_top u_tempsense u_err opcode_allowed", false,-1);
        tracep->declBit(c+4420,"opentitan_soc_top u_tempsense u_err a_config_allowed", false,-1);
        tracep->declBit(c+2169,"opentitan_soc_top u_tempsense u_err op_full", false,-1);
        tracep->declBit(c+2170,"opentitan_soc_top u_tempsense u_err op_partial", false,-1);
        tracep->declBit(c+2171,"opentitan_soc_top u_tempsense u_err op_get", false,-1);
        tracep->declBit(c+3682,"opentitan_soc_top u_tempsense u_err addr_sz_chk", false,-1);
        tracep->declBit(c+2341,"opentitan_soc_top u_tempsense u_err mask_chk", false,-1);
        tracep->declBit(c+2342,"opentitan_soc_top u_tempsense u_err fulldata_chk", false,-1);
        tracep->declBus(c+2172,"opentitan_soc_top u_tempsense u_err mask", false,-1, 3,0);
        tracep->declBit(c+4560,"opentitan_soc_top u_uart0 clk_i", false,-1);
        tracep->declBit(c+4561,"opentitan_soc_top u_uart0 rst_ni", false,-1);
        tracep->declBit(c+1828,"opentitan_soc_top u_uart0 tl_i\014 a_valid", false,-1);
        tracep->declBus(c+1829,"opentitan_soc_top u_uart0 tl_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1830,"opentitan_soc_top u_uart0 tl_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1831,"opentitan_soc_top u_uart0 tl_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1832,"opentitan_soc_top u_uart0 tl_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1833,"opentitan_soc_top u_uart0 tl_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1834,"opentitan_soc_top u_uart0 tl_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1835,"opentitan_soc_top u_uart0 tl_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1836,"opentitan_soc_top u_uart0 tl_i\014 d_ready", false,-1);
        tracep->declBit(c+619,"opentitan_soc_top u_uart0 tl_o\014 d_valid", false,-1);
        tracep->declBus(c+620,"opentitan_soc_top u_uart0 tl_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+621,"opentitan_soc_top u_uart0 tl_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+622,"opentitan_soc_top u_uart0 tl_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+623,"opentitan_soc_top u_uart0 tl_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+624,"opentitan_soc_top u_uart0 tl_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+625,"opentitan_soc_top u_uart0 tl_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+626,"opentitan_soc_top u_uart0 tl_o\014 d_error", false,-1);
        tracep->declBit(c+627,"opentitan_soc_top u_uart0 tl_o\014 a_ready", false,-1);
        tracep->declBit(c+4168,"opentitan_soc_top u_uart0 cio_rx_i", false,-1);
        tracep->declBit(c+4167,"opentitan_soc_top u_uart0 cio_tx_o", false,-1);
        tracep->declBit(c+4567,"opentitan_soc_top u_uart0 cio_tx_en_o", false,-1);
        tracep->declBit(c+3349,"opentitan_soc_top u_uart0 intr_tx_watermark_o", false,-1);
        tracep->declBit(c+3350,"opentitan_soc_top u_uart0 intr_rx_watermark_o", false,-1);
        tracep->declBit(c+3351,"opentitan_soc_top u_uart0 intr_tx_empty_o", false,-1);
        tracep->declBit(c+3352,"opentitan_soc_top u_uart0 intr_rx_overflow_o", false,-1);
        tracep->declBit(c+3353,"opentitan_soc_top u_uart0 intr_rx_frame_err_o", false,-1);
        tracep->declBit(c+3354,"opentitan_soc_top u_uart0 intr_rx_break_err_o", false,-1);
        tracep->declBit(c+3355,"opentitan_soc_top u_uart0 intr_rx_timeout_o", false,-1);
        tracep->declBit(c+3356,"opentitan_soc_top u_uart0 intr_rx_parity_err_o", false,-1);
        tracep->declBit(c+3989,"opentitan_soc_top u_uart0 reg2hw\014 intr_state\014 tx_watermark\014 q", false,-1);
        tracep->declBit(c+3990,"opentitan_soc_top u_uart0 reg2hw\014 intr_state\014 rx_watermark\014 q", false,-1);
        tracep->declBit(c+3991,"opentitan_soc_top u_uart0 reg2hw\014 intr_state\014 tx_empty\014 q", false,-1);
        tracep->declBit(c+3992,"opentitan_soc_top u_uart0 reg2hw\014 intr_state\014 rx_overflow\014 q", false,-1);
        tracep->declBit(c+3993,"opentitan_soc_top u_uart0 reg2hw\014 intr_state\014 rx_frame_err\014 q", false,-1);
        tracep->declBit(c+3994,"opentitan_soc_top u_uart0 reg2hw\014 intr_state\014 rx_break_err\014 q", false,-1);
        tracep->declBit(c+3995,"opentitan_soc_top u_uart0 reg2hw\014 intr_state\014 rx_timeout\014 q", false,-1);
        tracep->declBit(c+3996,"opentitan_soc_top u_uart0 reg2hw\014 intr_state\014 rx_parity_err\014 q", false,-1);
        tracep->declBit(c+3997,"opentitan_soc_top u_uart0 reg2hw\014 intr_enable\014 tx_watermark\014 q", false,-1);
        tracep->declBit(c+3998,"opentitan_soc_top u_uart0 reg2hw\014 intr_enable\014 rx_watermark\014 q", false,-1);
        tracep->declBit(c+3999,"opentitan_soc_top u_uart0 reg2hw\014 intr_enable\014 tx_empty\014 q", false,-1);
        tracep->declBit(c+4000,"opentitan_soc_top u_uart0 reg2hw\014 intr_enable\014 rx_overflow\014 q", false,-1);
        tracep->declBit(c+4001,"opentitan_soc_top u_uart0 reg2hw\014 intr_enable\014 rx_frame_err\014 q", false,-1);
        tracep->declBit(c+4002,"opentitan_soc_top u_uart0 reg2hw\014 intr_enable\014 rx_break_err\014 q", false,-1);
        tracep->declBit(c+4003,"opentitan_soc_top u_uart0 reg2hw\014 intr_enable\014 rx_timeout\014 q", false,-1);
        tracep->declBit(c+4004,"opentitan_soc_top u_uart0 reg2hw\014 intr_enable\014 rx_parity_err\014 q", false,-1);
        tracep->declBit(c+4005,"opentitan_soc_top u_uart0 reg2hw\014 intr_test\014 tx_watermark\014 q", false,-1);
        tracep->declBit(c+4006,"opentitan_soc_top u_uart0 reg2hw\014 intr_test\014 tx_watermark\014 qe", false,-1);
        tracep->declBit(c+4007,"opentitan_soc_top u_uart0 reg2hw\014 intr_test\014 rx_watermark\014 q", false,-1);
        tracep->declBit(c+4008,"opentitan_soc_top u_uart0 reg2hw\014 intr_test\014 rx_watermark\014 qe", false,-1);
        tracep->declBit(c+4009,"opentitan_soc_top u_uart0 reg2hw\014 intr_test\014 tx_empty\014 q", false,-1);
        tracep->declBit(c+4010,"opentitan_soc_top u_uart0 reg2hw\014 intr_test\014 tx_empty\014 qe", false,-1);
        tracep->declBit(c+4011,"opentitan_soc_top u_uart0 reg2hw\014 intr_test\014 rx_overflow\014 q", false,-1);
        tracep->declBit(c+4012,"opentitan_soc_top u_uart0 reg2hw\014 intr_test\014 rx_overflow\014 qe", false,-1);
        tracep->declBit(c+4013,"opentitan_soc_top u_uart0 reg2hw\014 intr_test\014 rx_frame_err\014 q", false,-1);
        tracep->declBit(c+4014,"opentitan_soc_top u_uart0 reg2hw\014 intr_test\014 rx_frame_err\014 qe", false,-1);
        tracep->declBit(c+4015,"opentitan_soc_top u_uart0 reg2hw\014 intr_test\014 rx_break_err\014 q", false,-1);
        tracep->declBit(c+4016,"opentitan_soc_top u_uart0 reg2hw\014 intr_test\014 rx_break_err\014 qe", false,-1);
        tracep->declBit(c+4017,"opentitan_soc_top u_uart0 reg2hw\014 intr_test\014 rx_timeout\014 q", false,-1);
        tracep->declBit(c+4018,"opentitan_soc_top u_uart0 reg2hw\014 intr_test\014 rx_timeout\014 qe", false,-1);
        tracep->declBit(c+4019,"opentitan_soc_top u_uart0 reg2hw\014 intr_test\014 rx_parity_err\014 q", false,-1);
        tracep->declBit(c+4020,"opentitan_soc_top u_uart0 reg2hw\014 intr_test\014 rx_parity_err\014 qe", false,-1);
        tracep->declBit(c+4021,"opentitan_soc_top u_uart0 reg2hw\014 ctrl\014 tx\014 q", false,-1);
        tracep->declBit(c+4022,"opentitan_soc_top u_uart0 reg2hw\014 ctrl\014 rx\014 q", false,-1);
        tracep->declBit(c+4023,"opentitan_soc_top u_uart0 reg2hw\014 ctrl\014 nf\014 q", false,-1);
        tracep->declBit(c+4024,"opentitan_soc_top u_uart0 reg2hw\014 ctrl\014 slpbk\014 q", false,-1);
        tracep->declBit(c+4025,"opentitan_soc_top u_uart0 reg2hw\014 ctrl\014 llpbk\014 q", false,-1);
        tracep->declBit(c+4026,"opentitan_soc_top u_uart0 reg2hw\014 ctrl\014 parity_en\014 q", false,-1);
        tracep->declBit(c+4027,"opentitan_soc_top u_uart0 reg2hw\014 ctrl\014 parity_odd\014 q", false,-1);
        tracep->declBus(c+4028,"opentitan_soc_top u_uart0 reg2hw\014 ctrl\014 rxblvl\014 q", false,-1, 1,0);
        tracep->declBus(c+4029,"opentitan_soc_top u_uart0 reg2hw\014 ctrl\014 nco\014 q", false,-1, 15,0);
        tracep->declBit(c+4030,"opentitan_soc_top u_uart0 reg2hw\014 status\014 txfull\014 q", false,-1);
        tracep->declBit(c+4031,"opentitan_soc_top u_uart0 reg2hw\014 status\014 txfull\014 re", false,-1);
        tracep->declBit(c+4032,"opentitan_soc_top u_uart0 reg2hw\014 status\014 rxfull\014 q", false,-1);
        tracep->declBit(c+4033,"opentitan_soc_top u_uart0 reg2hw\014 status\014 rxfull\014 re", false,-1);
        tracep->declBit(c+4034,"opentitan_soc_top u_uart0 reg2hw\014 status\014 txempty\014 q", false,-1);
        tracep->declBit(c+4035,"opentitan_soc_top u_uart0 reg2hw\014 status\014 txempty\014 re", false,-1);
        tracep->declBit(c+4036,"opentitan_soc_top u_uart0 reg2hw\014 status\014 txidle\014 q", false,-1);
        tracep->declBit(c+4037,"opentitan_soc_top u_uart0 reg2hw\014 status\014 txidle\014 re", false,-1);
        tracep->declBit(c+4038,"opentitan_soc_top u_uart0 reg2hw\014 status\014 rxidle\014 q", false,-1);
        tracep->declBit(c+4039,"opentitan_soc_top u_uart0 reg2hw\014 status\014 rxidle\014 re", false,-1);
        tracep->declBit(c+4040,"opentitan_soc_top u_uart0 reg2hw\014 status\014 rxempty\014 q", false,-1);
        tracep->declBit(c+4041,"opentitan_soc_top u_uart0 reg2hw\014 status\014 rxempty\014 re", false,-1);
        tracep->declBus(c+4042,"opentitan_soc_top u_uart0 reg2hw\014 rdata\014 q", false,-1, 7,0);
        tracep->declBit(c+4043,"opentitan_soc_top u_uart0 reg2hw\014 rdata\014 re", false,-1);
        tracep->declBus(c+4044,"opentitan_soc_top u_uart0 reg2hw\014 wdata\014 q", false,-1, 7,0);
        tracep->declBit(c+4045,"opentitan_soc_top u_uart0 reg2hw\014 wdata\014 qe", false,-1);
        tracep->declBit(c+4046,"opentitan_soc_top u_uart0 reg2hw\014 fifo_ctrl\014 rxrst\014 q", false,-1);
        tracep->declBit(c+4047,"opentitan_soc_top u_uart0 reg2hw\014 fifo_ctrl\014 rxrst\014 qe", false,-1);
        tracep->declBit(c+4048,"opentitan_soc_top u_uart0 reg2hw\014 fifo_ctrl\014 txrst\014 q", false,-1);
        tracep->declBit(c+4049,"opentitan_soc_top u_uart0 reg2hw\014 fifo_ctrl\014 txrst\014 qe", false,-1);
        tracep->declBus(c+4050,"opentitan_soc_top u_uart0 reg2hw\014 fifo_ctrl\014 rxilvl\014 q", false,-1, 2,0);
        tracep->declBit(c+4051,"opentitan_soc_top u_uart0 reg2hw\014 fifo_ctrl\014 rxilvl\014 qe", false,-1);
        tracep->declBus(c+4052,"opentitan_soc_top u_uart0 reg2hw\014 fifo_ctrl\014 txilvl\014 q", false,-1, 1,0);
        tracep->declBit(c+4053,"opentitan_soc_top u_uart0 reg2hw\014 fifo_ctrl\014 txilvl\014 qe", false,-1);
        tracep->declBit(c+4054,"opentitan_soc_top u_uart0 reg2hw\014 ovrd\014 txen\014 q", false,-1);
        tracep->declBit(c+4055,"opentitan_soc_top u_uart0 reg2hw\014 ovrd\014 txval\014 q", false,-1);
        tracep->declBus(c+4056,"opentitan_soc_top u_uart0 reg2hw\014 timeout_ctrl\014 val\014 q", false,-1, 23,0);
        tracep->declBit(c+4057,"opentitan_soc_top u_uart0 reg2hw\014 timeout_ctrl\014 en\014 q", false,-1);
        tracep->declBit(c+3607,"opentitan_soc_top u_uart0 hw2reg\014 intr_state\014 tx_watermark\014 d", false,-1);
        tracep->declBit(c+3608,"opentitan_soc_top u_uart0 hw2reg\014 intr_state\014 tx_watermark\014 de", false,-1);
        tracep->declBit(c+3609,"opentitan_soc_top u_uart0 hw2reg\014 intr_state\014 rx_watermark\014 d", false,-1);
        tracep->declBit(c+3610,"opentitan_soc_top u_uart0 hw2reg\014 intr_state\014 rx_watermark\014 de", false,-1);
        tracep->declBit(c+3611,"opentitan_soc_top u_uart0 hw2reg\014 intr_state\014 tx_empty\014 d", false,-1);
        tracep->declBit(c+3612,"opentitan_soc_top u_uart0 hw2reg\014 intr_state\014 tx_empty\014 de", false,-1);
        tracep->declBit(c+3613,"opentitan_soc_top u_uart0 hw2reg\014 intr_state\014 rx_overflow\014 d", false,-1);
        tracep->declBit(c+3614,"opentitan_soc_top u_uart0 hw2reg\014 intr_state\014 rx_overflow\014 de", false,-1);
        tracep->declBit(c+3615,"opentitan_soc_top u_uart0 hw2reg\014 intr_state\014 rx_frame_err\014 d", false,-1);
        tracep->declBit(c+3616,"opentitan_soc_top u_uart0 hw2reg\014 intr_state\014 rx_frame_err\014 de", false,-1);
        tracep->declBit(c+3617,"opentitan_soc_top u_uart0 hw2reg\014 intr_state\014 rx_break_err\014 d", false,-1);
        tracep->declBit(c+3618,"opentitan_soc_top u_uart0 hw2reg\014 intr_state\014 rx_break_err\014 de", false,-1);
        tracep->declBit(c+3619,"opentitan_soc_top u_uart0 hw2reg\014 intr_state\014 rx_timeout\014 d", false,-1);
        tracep->declBit(c+3620,"opentitan_soc_top u_uart0 hw2reg\014 intr_state\014 rx_timeout\014 de", false,-1);
        tracep->declBit(c+3621,"opentitan_soc_top u_uart0 hw2reg\014 intr_state\014 rx_parity_err\014 d", false,-1);
        tracep->declBit(c+3622,"opentitan_soc_top u_uart0 hw2reg\014 intr_state\014 rx_parity_err\014 de", false,-1);
        tracep->declBit(c+3623,"opentitan_soc_top u_uart0 hw2reg\014 status\014 txfull\014 d", false,-1);
        tracep->declBit(c+3624,"opentitan_soc_top u_uart0 hw2reg\014 status\014 rxfull\014 d", false,-1);
        tracep->declBit(c+3625,"opentitan_soc_top u_uart0 hw2reg\014 status\014 txempty\014 d", false,-1);
        tracep->declBit(c+3626,"opentitan_soc_top u_uart0 hw2reg\014 status\014 txidle\014 d", false,-1);
        tracep->declBit(c+3627,"opentitan_soc_top u_uart0 hw2reg\014 status\014 rxidle\014 d", false,-1);
        tracep->declBit(c+3628,"opentitan_soc_top u_uart0 hw2reg\014 status\014 rxempty\014 d", false,-1);
        tracep->declBus(c+3629,"opentitan_soc_top u_uart0 hw2reg\014 rdata\014 d", false,-1, 7,0);
        tracep->declBus(c+3630,"opentitan_soc_top u_uart0 hw2reg\014 fifo_ctrl\014 rxilvl\014 d", false,-1, 2,0);
        tracep->declBit(c+3631,"opentitan_soc_top u_uart0 hw2reg\014 fifo_ctrl\014 rxilvl\014 de", false,-1);
        tracep->declBus(c+3632,"opentitan_soc_top u_uart0 hw2reg\014 fifo_ctrl\014 txilvl\014 d", false,-1, 1,0);
        tracep->declBit(c+3633,"opentitan_soc_top u_uart0 hw2reg\014 fifo_ctrl\014 txilvl\014 de", false,-1);
        tracep->declBus(c+3634,"opentitan_soc_top u_uart0 hw2reg\014 fifo_status\014 txlvl\014 d", false,-1, 5,0);
        tracep->declBus(c+3635,"opentitan_soc_top u_uart0 hw2reg\014 fifo_status\014 rxlvl\014 d", false,-1, 5,0);
        tracep->declBus(c+3636,"opentitan_soc_top u_uart0 hw2reg\014 val\014 d", false,-1, 15,0);
        tracep->declBit(c+4560,"opentitan_soc_top u_uart0 u_reg clk_i", false,-1);
        tracep->declBit(c+4561,"opentitan_soc_top u_uart0 u_reg rst_ni", false,-1);
        tracep->declBit(c+1828,"opentitan_soc_top u_uart0 u_reg tl_i\014 a_valid", false,-1);
        tracep->declBus(c+1829,"opentitan_soc_top u_uart0 u_reg tl_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1830,"opentitan_soc_top u_uart0 u_reg tl_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1831,"opentitan_soc_top u_uart0 u_reg tl_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1832,"opentitan_soc_top u_uart0 u_reg tl_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1833,"opentitan_soc_top u_uart0 u_reg tl_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1834,"opentitan_soc_top u_uart0 u_reg tl_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1835,"opentitan_soc_top u_uart0 u_reg tl_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1836,"opentitan_soc_top u_uart0 u_reg tl_i\014 d_ready", false,-1);
        tracep->declBit(c+619,"opentitan_soc_top u_uart0 u_reg tl_o\014 d_valid", false,-1);
        tracep->declBus(c+620,"opentitan_soc_top u_uart0 u_reg tl_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+621,"opentitan_soc_top u_uart0 u_reg tl_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+622,"opentitan_soc_top u_uart0 u_reg tl_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+623,"opentitan_soc_top u_uart0 u_reg tl_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+624,"opentitan_soc_top u_uart0 u_reg tl_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+625,"opentitan_soc_top u_uart0 u_reg tl_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+626,"opentitan_soc_top u_uart0 u_reg tl_o\014 d_error", false,-1);
        tracep->declBit(c+627,"opentitan_soc_top u_uart0 u_reg tl_o\014 a_ready", false,-1);
        tracep->declBit(c+3989,"opentitan_soc_top u_uart0 u_reg reg2hw\014 intr_state\014 tx_watermark\014 q", false,-1);
        tracep->declBit(c+3990,"opentitan_soc_top u_uart0 u_reg reg2hw\014 intr_state\014 rx_watermark\014 q", false,-1);
        tracep->declBit(c+3991,"opentitan_soc_top u_uart0 u_reg reg2hw\014 intr_state\014 tx_empty\014 q", false,-1);
        tracep->declBit(c+3992,"opentitan_soc_top u_uart0 u_reg reg2hw\014 intr_state\014 rx_overflow\014 q", false,-1);
        tracep->declBit(c+3993,"opentitan_soc_top u_uart0 u_reg reg2hw\014 intr_state\014 rx_frame_err\014 q", false,-1);
        tracep->declBit(c+3994,"opentitan_soc_top u_uart0 u_reg reg2hw\014 intr_state\014 rx_break_err\014 q", false,-1);
        tracep->declBit(c+3995,"opentitan_soc_top u_uart0 u_reg reg2hw\014 intr_state\014 rx_timeout\014 q", false,-1);
        tracep->declBit(c+3996,"opentitan_soc_top u_uart0 u_reg reg2hw\014 intr_state\014 rx_parity_err\014 q", false,-1);
        tracep->declBit(c+3997,"opentitan_soc_top u_uart0 u_reg reg2hw\014 intr_enable\014 tx_watermark\014 q", false,-1);
        tracep->declBit(c+3998,"opentitan_soc_top u_uart0 u_reg reg2hw\014 intr_enable\014 rx_watermark\014 q", false,-1);
        tracep->declBit(c+3999,"opentitan_soc_top u_uart0 u_reg reg2hw\014 intr_enable\014 tx_empty\014 q", false,-1);
        tracep->declBit(c+4000,"opentitan_soc_top u_uart0 u_reg reg2hw\014 intr_enable\014 rx_overflow\014 q", false,-1);
        tracep->declBit(c+4001,"opentitan_soc_top u_uart0 u_reg reg2hw\014 intr_enable\014 rx_frame_err\014 q", false,-1);
        tracep->declBit(c+4002,"opentitan_soc_top u_uart0 u_reg reg2hw\014 intr_enable\014 rx_break_err\014 q", false,-1);
        tracep->declBit(c+4003,"opentitan_soc_top u_uart0 u_reg reg2hw\014 intr_enable\014 rx_timeout\014 q", false,-1);
        tracep->declBit(c+4004,"opentitan_soc_top u_uart0 u_reg reg2hw\014 intr_enable\014 rx_parity_err\014 q", false,-1);
        tracep->declBit(c+4005,"opentitan_soc_top u_uart0 u_reg reg2hw\014 intr_test\014 tx_watermark\014 q", false,-1);
        tracep->declBit(c+4006,"opentitan_soc_top u_uart0 u_reg reg2hw\014 intr_test\014 tx_watermark\014 qe", false,-1);
        tracep->declBit(c+4007,"opentitan_soc_top u_uart0 u_reg reg2hw\014 intr_test\014 rx_watermark\014 q", false,-1);
        tracep->declBit(c+4008,"opentitan_soc_top u_uart0 u_reg reg2hw\014 intr_test\014 rx_watermark\014 qe", false,-1);
        tracep->declBit(c+4009,"opentitan_soc_top u_uart0 u_reg reg2hw\014 intr_test\014 tx_empty\014 q", false,-1);
        tracep->declBit(c+4010,"opentitan_soc_top u_uart0 u_reg reg2hw\014 intr_test\014 tx_empty\014 qe", false,-1);
        tracep->declBit(c+4011,"opentitan_soc_top u_uart0 u_reg reg2hw\014 intr_test\014 rx_overflow\014 q", false,-1);
        tracep->declBit(c+4012,"opentitan_soc_top u_uart0 u_reg reg2hw\014 intr_test\014 rx_overflow\014 qe", false,-1);
        tracep->declBit(c+4013,"opentitan_soc_top u_uart0 u_reg reg2hw\014 intr_test\014 rx_frame_err\014 q", false,-1);
        tracep->declBit(c+4014,"opentitan_soc_top u_uart0 u_reg reg2hw\014 intr_test\014 rx_frame_err\014 qe", false,-1);
        tracep->declBit(c+4015,"opentitan_soc_top u_uart0 u_reg reg2hw\014 intr_test\014 rx_break_err\014 q", false,-1);
        tracep->declBit(c+4016,"opentitan_soc_top u_uart0 u_reg reg2hw\014 intr_test\014 rx_break_err\014 qe", false,-1);
        tracep->declBit(c+4017,"opentitan_soc_top u_uart0 u_reg reg2hw\014 intr_test\014 rx_timeout\014 q", false,-1);
        tracep->declBit(c+4018,"opentitan_soc_top u_uart0 u_reg reg2hw\014 intr_test\014 rx_timeout\014 qe", false,-1);
        tracep->declBit(c+4019,"opentitan_soc_top u_uart0 u_reg reg2hw\014 intr_test\014 rx_parity_err\014 q", false,-1);
        tracep->declBit(c+4020,"opentitan_soc_top u_uart0 u_reg reg2hw\014 intr_test\014 rx_parity_err\014 qe", false,-1);
        tracep->declBit(c+4021,"opentitan_soc_top u_uart0 u_reg reg2hw\014 ctrl\014 tx\014 q", false,-1);
        tracep->declBit(c+4022,"opentitan_soc_top u_uart0 u_reg reg2hw\014 ctrl\014 rx\014 q", false,-1);
        tracep->declBit(c+4023,"opentitan_soc_top u_uart0 u_reg reg2hw\014 ctrl\014 nf\014 q", false,-1);
        tracep->declBit(c+4024,"opentitan_soc_top u_uart0 u_reg reg2hw\014 ctrl\014 slpbk\014 q", false,-1);
        tracep->declBit(c+4025,"opentitan_soc_top u_uart0 u_reg reg2hw\014 ctrl\014 llpbk\014 q", false,-1);
        tracep->declBit(c+4026,"opentitan_soc_top u_uart0 u_reg reg2hw\014 ctrl\014 parity_en\014 q", false,-1);
        tracep->declBit(c+4027,"opentitan_soc_top u_uart0 u_reg reg2hw\014 ctrl\014 parity_odd\014 q", false,-1);
        tracep->declBus(c+4028,"opentitan_soc_top u_uart0 u_reg reg2hw\014 ctrl\014 rxblvl\014 q", false,-1, 1,0);
        tracep->declBus(c+4029,"opentitan_soc_top u_uart0 u_reg reg2hw\014 ctrl\014 nco\014 q", false,-1, 15,0);
        tracep->declBit(c+4030,"opentitan_soc_top u_uart0 u_reg reg2hw\014 status\014 txfull\014 q", false,-1);
        tracep->declBit(c+4031,"opentitan_soc_top u_uart0 u_reg reg2hw\014 status\014 txfull\014 re", false,-1);
        tracep->declBit(c+4032,"opentitan_soc_top u_uart0 u_reg reg2hw\014 status\014 rxfull\014 q", false,-1);
        tracep->declBit(c+4033,"opentitan_soc_top u_uart0 u_reg reg2hw\014 status\014 rxfull\014 re", false,-1);
        tracep->declBit(c+4034,"opentitan_soc_top u_uart0 u_reg reg2hw\014 status\014 txempty\014 q", false,-1);
        tracep->declBit(c+4035,"opentitan_soc_top u_uart0 u_reg reg2hw\014 status\014 txempty\014 re", false,-1);
        tracep->declBit(c+4036,"opentitan_soc_top u_uart0 u_reg reg2hw\014 status\014 txidle\014 q", false,-1);
        tracep->declBit(c+4037,"opentitan_soc_top u_uart0 u_reg reg2hw\014 status\014 txidle\014 re", false,-1);
        tracep->declBit(c+4038,"opentitan_soc_top u_uart0 u_reg reg2hw\014 status\014 rxidle\014 q", false,-1);
        tracep->declBit(c+4039,"opentitan_soc_top u_uart0 u_reg reg2hw\014 status\014 rxidle\014 re", false,-1);
        tracep->declBit(c+4040,"opentitan_soc_top u_uart0 u_reg reg2hw\014 status\014 rxempty\014 q", false,-1);
        tracep->declBit(c+4041,"opentitan_soc_top u_uart0 u_reg reg2hw\014 status\014 rxempty\014 re", false,-1);
        tracep->declBus(c+4042,"opentitan_soc_top u_uart0 u_reg reg2hw\014 rdata\014 q", false,-1, 7,0);
        tracep->declBit(c+4043,"opentitan_soc_top u_uart0 u_reg reg2hw\014 rdata\014 re", false,-1);
        tracep->declBus(c+4044,"opentitan_soc_top u_uart0 u_reg reg2hw\014 wdata\014 q", false,-1, 7,0);
        tracep->declBit(c+4045,"opentitan_soc_top u_uart0 u_reg reg2hw\014 wdata\014 qe", false,-1);
        tracep->declBit(c+4046,"opentitan_soc_top u_uart0 u_reg reg2hw\014 fifo_ctrl\014 rxrst\014 q", false,-1);
        tracep->declBit(c+4047,"opentitan_soc_top u_uart0 u_reg reg2hw\014 fifo_ctrl\014 rxrst\014 qe", false,-1);
        tracep->declBit(c+4048,"opentitan_soc_top u_uart0 u_reg reg2hw\014 fifo_ctrl\014 txrst\014 q", false,-1);
        tracep->declBit(c+4049,"opentitan_soc_top u_uart0 u_reg reg2hw\014 fifo_ctrl\014 txrst\014 qe", false,-1);
        tracep->declBus(c+4050,"opentitan_soc_top u_uart0 u_reg reg2hw\014 fifo_ctrl\014 rxilvl\014 q", false,-1, 2,0);
        tracep->declBit(c+4051,"opentitan_soc_top u_uart0 u_reg reg2hw\014 fifo_ctrl\014 rxilvl\014 qe", false,-1);
        tracep->declBus(c+4052,"opentitan_soc_top u_uart0 u_reg reg2hw\014 fifo_ctrl\014 txilvl\014 q", false,-1, 1,0);
        tracep->declBit(c+4053,"opentitan_soc_top u_uart0 u_reg reg2hw\014 fifo_ctrl\014 txilvl\014 qe", false,-1);
        tracep->declBit(c+4054,"opentitan_soc_top u_uart0 u_reg reg2hw\014 ovrd\014 txen\014 q", false,-1);
        tracep->declBit(c+4055,"opentitan_soc_top u_uart0 u_reg reg2hw\014 ovrd\014 txval\014 q", false,-1);
        tracep->declBus(c+4056,"opentitan_soc_top u_uart0 u_reg reg2hw\014 timeout_ctrl\014 val\014 q", false,-1, 23,0);
        tracep->declBit(c+4057,"opentitan_soc_top u_uart0 u_reg reg2hw\014 timeout_ctrl\014 en\014 q", false,-1);
        tracep->declBit(c+3607,"opentitan_soc_top u_uart0 u_reg hw2reg\014 intr_state\014 tx_watermark\014 d", false,-1);
        tracep->declBit(c+3608,"opentitan_soc_top u_uart0 u_reg hw2reg\014 intr_state\014 tx_watermark\014 de", false,-1);
        tracep->declBit(c+3609,"opentitan_soc_top u_uart0 u_reg hw2reg\014 intr_state\014 rx_watermark\014 d", false,-1);
        tracep->declBit(c+3610,"opentitan_soc_top u_uart0 u_reg hw2reg\014 intr_state\014 rx_watermark\014 de", false,-1);
        tracep->declBit(c+3611,"opentitan_soc_top u_uart0 u_reg hw2reg\014 intr_state\014 tx_empty\014 d", false,-1);
        tracep->declBit(c+3612,"opentitan_soc_top u_uart0 u_reg hw2reg\014 intr_state\014 tx_empty\014 de", false,-1);
        tracep->declBit(c+3613,"opentitan_soc_top u_uart0 u_reg hw2reg\014 intr_state\014 rx_overflow\014 d", false,-1);
        tracep->declBit(c+3614,"opentitan_soc_top u_uart0 u_reg hw2reg\014 intr_state\014 rx_overflow\014 de", false,-1);
        tracep->declBit(c+3615,"opentitan_soc_top u_uart0 u_reg hw2reg\014 intr_state\014 rx_frame_err\014 d", false,-1);
        tracep->declBit(c+3616,"opentitan_soc_top u_uart0 u_reg hw2reg\014 intr_state\014 rx_frame_err\014 de", false,-1);
        tracep->declBit(c+3617,"opentitan_soc_top u_uart0 u_reg hw2reg\014 intr_state\014 rx_break_err\014 d", false,-1);
        tracep->declBit(c+3618,"opentitan_soc_top u_uart0 u_reg hw2reg\014 intr_state\014 rx_break_err\014 de", false,-1);
        tracep->declBit(c+3619,"opentitan_soc_top u_uart0 u_reg hw2reg\014 intr_state\014 rx_timeout\014 d", false,-1);
        tracep->declBit(c+3620,"opentitan_soc_top u_uart0 u_reg hw2reg\014 intr_state\014 rx_timeout\014 de", false,-1);
        tracep->declBit(c+3621,"opentitan_soc_top u_uart0 u_reg hw2reg\014 intr_state\014 rx_parity_err\014 d", false,-1);
        tracep->declBit(c+3622,"opentitan_soc_top u_uart0 u_reg hw2reg\014 intr_state\014 rx_parity_err\014 de", false,-1);
        tracep->declBit(c+3623,"opentitan_soc_top u_uart0 u_reg hw2reg\014 status\014 txfull\014 d", false,-1);
        tracep->declBit(c+3624,"opentitan_soc_top u_uart0 u_reg hw2reg\014 status\014 rxfull\014 d", false,-1);
        tracep->declBit(c+3625,"opentitan_soc_top u_uart0 u_reg hw2reg\014 status\014 txempty\014 d", false,-1);
        tracep->declBit(c+3626,"opentitan_soc_top u_uart0 u_reg hw2reg\014 status\014 txidle\014 d", false,-1);
        tracep->declBit(c+3627,"opentitan_soc_top u_uart0 u_reg hw2reg\014 status\014 rxidle\014 d", false,-1);
        tracep->declBit(c+3628,"opentitan_soc_top u_uart0 u_reg hw2reg\014 status\014 rxempty\014 d", false,-1);
        tracep->declBus(c+3629,"opentitan_soc_top u_uart0 u_reg hw2reg\014 rdata\014 d", false,-1, 7,0);
        tracep->declBus(c+3630,"opentitan_soc_top u_uart0 u_reg hw2reg\014 fifo_ctrl\014 rxilvl\014 d", false,-1, 2,0);
        tracep->declBit(c+3631,"opentitan_soc_top u_uart0 u_reg hw2reg\014 fifo_ctrl\014 rxilvl\014 de", false,-1);
        tracep->declBus(c+3632,"opentitan_soc_top u_uart0 u_reg hw2reg\014 fifo_ctrl\014 txilvl\014 d", false,-1, 1,0);
        tracep->declBit(c+3633,"opentitan_soc_top u_uart0 u_reg hw2reg\014 fifo_ctrl\014 txilvl\014 de", false,-1);
        tracep->declBus(c+3634,"opentitan_soc_top u_uart0 u_reg hw2reg\014 fifo_status\014 txlvl\014 d", false,-1, 5,0);
        tracep->declBus(c+3635,"opentitan_soc_top u_uart0 u_reg hw2reg\014 fifo_status\014 rxlvl\014 d", false,-1, 5,0);
        tracep->declBus(c+3636,"opentitan_soc_top u_uart0 u_reg hw2reg\014 val\014 d", false,-1, 15,0);
        tracep->declBit(c+4567,"opentitan_soc_top u_uart0 u_reg devmode_i", false,-1);
        tracep->declBus(c+4922,"opentitan_soc_top u_uart0 u_reg AW", false,-1, 31,0);
        tracep->declBus(c+4923,"opentitan_soc_top u_uart0 u_reg DW", false,-1, 31,0);
        tracep->declBus(c+4924,"opentitan_soc_top u_uart0 u_reg DBW", false,-1, 31,0);
        tracep->declBit(c+3683,"opentitan_soc_top u_uart0 u_reg reg_we", false,-1);
        tracep->declBit(c+3684,"opentitan_soc_top u_uart0 u_reg reg_re", false,-1);
        tracep->declBus(c+2173,"opentitan_soc_top u_uart0 u_reg reg_addr", false,-1, 5,0);
        tracep->declBus(c+2174,"opentitan_soc_top u_uart0 u_reg reg_wdata", false,-1, 31,0);
        tracep->declBus(c+2175,"opentitan_soc_top u_uart0 u_reg reg_be", false,-1, 3,0);
        tracep->declBus(c+4058,"opentitan_soc_top u_uart0 u_reg reg_rdata", false,-1, 31,0);
        tracep->declBit(c+3685,"opentitan_soc_top u_uart0 u_reg reg_error", false,-1);
        tracep->declBit(c+3686,"opentitan_soc_top u_uart0 u_reg addrmiss", false,-1);
        tracep->declBit(c+3687,"opentitan_soc_top u_uart0 u_reg wr_err", false,-1);
        tracep->declBus(c+4058,"opentitan_soc_top u_uart0 u_reg reg_rdata_next", false,-1, 31,0);
        tracep->declBit(c+1828,"opentitan_soc_top u_uart0 u_reg tl_reg_h2d\014 a_valid", false,-1);
        tracep->declBus(c+1829,"opentitan_soc_top u_uart0 u_reg tl_reg_h2d\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1830,"opentitan_soc_top u_uart0 u_reg tl_reg_h2d\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1831,"opentitan_soc_top u_uart0 u_reg tl_reg_h2d\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1832,"opentitan_soc_top u_uart0 u_reg tl_reg_h2d\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1833,"opentitan_soc_top u_uart0 u_reg tl_reg_h2d\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1834,"opentitan_soc_top u_uart0 u_reg tl_reg_h2d\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1835,"opentitan_soc_top u_uart0 u_reg tl_reg_h2d\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1836,"opentitan_soc_top u_uart0 u_reg tl_reg_h2d\014 d_ready", false,-1);
        tracep->declBit(c+619,"opentitan_soc_top u_uart0 u_reg tl_reg_d2h\014 d_valid", false,-1);
        tracep->declBus(c+620,"opentitan_soc_top u_uart0 u_reg tl_reg_d2h\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+621,"opentitan_soc_top u_uart0 u_reg tl_reg_d2h\014 d_param", false,-1, 2,0);
        tracep->declBus(c+622,"opentitan_soc_top u_uart0 u_reg tl_reg_d2h\014 d_size", false,-1, 1,0);
        tracep->declBus(c+623,"opentitan_soc_top u_uart0 u_reg tl_reg_d2h\014 d_source", false,-1, 7,0);
        tracep->declBus(c+624,"opentitan_soc_top u_uart0 u_reg tl_reg_d2h\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+625,"opentitan_soc_top u_uart0 u_reg tl_reg_d2h\014 d_data", false,-1, 31,0);
        tracep->declBit(c+626,"opentitan_soc_top u_uart0 u_reg tl_reg_d2h\014 d_error", false,-1);
        tracep->declBit(c+627,"opentitan_soc_top u_uart0 u_reg tl_reg_d2h\014 a_ready", false,-1);
        tracep->declBit(c+2343,"opentitan_soc_top u_uart0 u_reg intr_state_tx_watermark_qs", false,-1);
        tracep->declBit(c+2176,"opentitan_soc_top u_uart0 u_reg intr_state_tx_watermark_wd", false,-1);
        tracep->declBit(c+4059,"opentitan_soc_top u_uart0 u_reg intr_state_tx_watermark_we", false,-1);
        tracep->declBit(c+2344,"opentitan_soc_top u_uart0 u_reg intr_state_rx_watermark_qs", false,-1);
        tracep->declBit(c+2177,"opentitan_soc_top u_uart0 u_reg intr_state_rx_watermark_wd", false,-1);
        tracep->declBit(c+4060,"opentitan_soc_top u_uart0 u_reg intr_state_rx_watermark_we", false,-1);
        tracep->declBit(c+2345,"opentitan_soc_top u_uart0 u_reg intr_state_tx_empty_qs", false,-1);
        tracep->declBit(c+2178,"opentitan_soc_top u_uart0 u_reg intr_state_tx_empty_wd", false,-1);
        tracep->declBit(c+4061,"opentitan_soc_top u_uart0 u_reg intr_state_tx_empty_we", false,-1);
        tracep->declBit(c+2346,"opentitan_soc_top u_uart0 u_reg intr_state_rx_overflow_qs", false,-1);
        tracep->declBit(c+2179,"opentitan_soc_top u_uart0 u_reg intr_state_rx_overflow_wd", false,-1);
        tracep->declBit(c+4062,"opentitan_soc_top u_uart0 u_reg intr_state_rx_overflow_we", false,-1);
        tracep->declBit(c+2347,"opentitan_soc_top u_uart0 u_reg intr_state_rx_frame_err_qs", false,-1);
        tracep->declBit(c+2180,"opentitan_soc_top u_uart0 u_reg intr_state_rx_frame_err_wd", false,-1);
        tracep->declBit(c+4063,"opentitan_soc_top u_uart0 u_reg intr_state_rx_frame_err_we", false,-1);
        tracep->declBit(c+2348,"opentitan_soc_top u_uart0 u_reg intr_state_rx_break_err_qs", false,-1);
        tracep->declBit(c+2181,"opentitan_soc_top u_uart0 u_reg intr_state_rx_break_err_wd", false,-1);
        tracep->declBit(c+4064,"opentitan_soc_top u_uart0 u_reg intr_state_rx_break_err_we", false,-1);
        tracep->declBit(c+2349,"opentitan_soc_top u_uart0 u_reg intr_state_rx_timeout_qs", false,-1);
        tracep->declBit(c+2182,"opentitan_soc_top u_uart0 u_reg intr_state_rx_timeout_wd", false,-1);
        tracep->declBit(c+4065,"opentitan_soc_top u_uart0 u_reg intr_state_rx_timeout_we", false,-1);
        tracep->declBit(c+2350,"opentitan_soc_top u_uart0 u_reg intr_state_rx_parity_err_qs", false,-1);
        tracep->declBit(c+2183,"opentitan_soc_top u_uart0 u_reg intr_state_rx_parity_err_wd", false,-1);
        tracep->declBit(c+4066,"opentitan_soc_top u_uart0 u_reg intr_state_rx_parity_err_we", false,-1);
        tracep->declBit(c+318,"opentitan_soc_top u_uart0 u_reg intr_enable_tx_watermark_qs", false,-1);
        tracep->declBit(c+2176,"opentitan_soc_top u_uart0 u_reg intr_enable_tx_watermark_wd", false,-1);
        tracep->declBit(c+3931,"opentitan_soc_top u_uart0 u_reg intr_enable_tx_watermark_we", false,-1);
        tracep->declBit(c+319,"opentitan_soc_top u_uart0 u_reg intr_enable_rx_watermark_qs", false,-1);
        tracep->declBit(c+2177,"opentitan_soc_top u_uart0 u_reg intr_enable_rx_watermark_wd", false,-1);
        tracep->declBit(c+3932,"opentitan_soc_top u_uart0 u_reg intr_enable_rx_watermark_we", false,-1);
        tracep->declBit(c+320,"opentitan_soc_top u_uart0 u_reg intr_enable_tx_empty_qs", false,-1);
        tracep->declBit(c+2178,"opentitan_soc_top u_uart0 u_reg intr_enable_tx_empty_wd", false,-1);
        tracep->declBit(c+3933,"opentitan_soc_top u_uart0 u_reg intr_enable_tx_empty_we", false,-1);
        tracep->declBit(c+321,"opentitan_soc_top u_uart0 u_reg intr_enable_rx_overflow_qs", false,-1);
        tracep->declBit(c+2179,"opentitan_soc_top u_uart0 u_reg intr_enable_rx_overflow_wd", false,-1);
        tracep->declBit(c+3934,"opentitan_soc_top u_uart0 u_reg intr_enable_rx_overflow_we", false,-1);
        tracep->declBit(c+322,"opentitan_soc_top u_uart0 u_reg intr_enable_rx_frame_err_qs", false,-1);
        tracep->declBit(c+2180,"opentitan_soc_top u_uart0 u_reg intr_enable_rx_frame_err_wd", false,-1);
        tracep->declBit(c+3935,"opentitan_soc_top u_uart0 u_reg intr_enable_rx_frame_err_we", false,-1);
        tracep->declBit(c+323,"opentitan_soc_top u_uart0 u_reg intr_enable_rx_break_err_qs", false,-1);
        tracep->declBit(c+2181,"opentitan_soc_top u_uart0 u_reg intr_enable_rx_break_err_wd", false,-1);
        tracep->declBit(c+3936,"opentitan_soc_top u_uart0 u_reg intr_enable_rx_break_err_we", false,-1);
        tracep->declBit(c+392,"opentitan_soc_top u_uart0 u_reg intr_enable_rx_timeout_qs", false,-1);
        tracep->declBit(c+2182,"opentitan_soc_top u_uart0 u_reg intr_enable_rx_timeout_wd", false,-1);
        tracep->declBit(c+3937,"opentitan_soc_top u_uart0 u_reg intr_enable_rx_timeout_we", false,-1);
        tracep->declBit(c+393,"opentitan_soc_top u_uart0 u_reg intr_enable_rx_parity_err_qs", false,-1);
        tracep->declBit(c+2183,"opentitan_soc_top u_uart0 u_reg intr_enable_rx_parity_err_wd", false,-1);
        tracep->declBit(c+3938,"opentitan_soc_top u_uart0 u_reg intr_enable_rx_parity_err_we", false,-1);
        tracep->declBit(c+2176,"opentitan_soc_top u_uart0 u_reg intr_test_tx_watermark_wd", false,-1);
        tracep->declBit(c+3688,"opentitan_soc_top u_uart0 u_reg intr_test_tx_watermark_we", false,-1);
        tracep->declBit(c+2177,"opentitan_soc_top u_uart0 u_reg intr_test_rx_watermark_wd", false,-1);
        tracep->declBit(c+3688,"opentitan_soc_top u_uart0 u_reg intr_test_rx_watermark_we", false,-1);
        tracep->declBit(c+2178,"opentitan_soc_top u_uart0 u_reg intr_test_tx_empty_wd", false,-1);
        tracep->declBit(c+3688,"opentitan_soc_top u_uart0 u_reg intr_test_tx_empty_we", false,-1);
        tracep->declBit(c+2179,"opentitan_soc_top u_uart0 u_reg intr_test_rx_overflow_wd", false,-1);
        tracep->declBit(c+3688,"opentitan_soc_top u_uart0 u_reg intr_test_rx_overflow_we", false,-1);
        tracep->declBit(c+2180,"opentitan_soc_top u_uart0 u_reg intr_test_rx_frame_err_wd", false,-1);
        tracep->declBit(c+3688,"opentitan_soc_top u_uart0 u_reg intr_test_rx_frame_err_we", false,-1);
        tracep->declBit(c+2181,"opentitan_soc_top u_uart0 u_reg intr_test_rx_break_err_wd", false,-1);
        tracep->declBit(c+3688,"opentitan_soc_top u_uart0 u_reg intr_test_rx_break_err_we", false,-1);
        tracep->declBit(c+2182,"opentitan_soc_top u_uart0 u_reg intr_test_rx_timeout_wd", false,-1);
        tracep->declBit(c+3688,"opentitan_soc_top u_uart0 u_reg intr_test_rx_timeout_we", false,-1);
        tracep->declBit(c+2183,"opentitan_soc_top u_uart0 u_reg intr_test_rx_parity_err_wd", false,-1);
        tracep->declBit(c+3688,"opentitan_soc_top u_uart0 u_reg intr_test_rx_parity_err_we", false,-1);
        tracep->declBit(c+394,"opentitan_soc_top u_uart0 u_reg ctrl_tx_qs", false,-1);
        tracep->declBit(c+2176,"opentitan_soc_top u_uart0 u_reg ctrl_tx_wd", false,-1);
        tracep->declBit(c+3939,"opentitan_soc_top u_uart0 u_reg ctrl_tx_we", false,-1);
        tracep->declBit(c+324,"opentitan_soc_top u_uart0 u_reg ctrl_rx_qs", false,-1);
        tracep->declBit(c+2177,"opentitan_soc_top u_uart0 u_reg ctrl_rx_wd", false,-1);
        tracep->declBit(c+3940,"opentitan_soc_top u_uart0 u_reg ctrl_rx_we", false,-1);
        tracep->declBit(c+325,"opentitan_soc_top u_uart0 u_reg ctrl_nf_qs", false,-1);
        tracep->declBit(c+2178,"opentitan_soc_top u_uart0 u_reg ctrl_nf_wd", false,-1);
        tracep->declBit(c+3941,"opentitan_soc_top u_uart0 u_reg ctrl_nf_we", false,-1);
        tracep->declBit(c+326,"opentitan_soc_top u_uart0 u_reg ctrl_slpbk_qs", false,-1);
        tracep->declBit(c+2180,"opentitan_soc_top u_uart0 u_reg ctrl_slpbk_wd", false,-1);
        tracep->declBit(c+3942,"opentitan_soc_top u_uart0 u_reg ctrl_slpbk_we", false,-1);
        tracep->declBit(c+327,"opentitan_soc_top u_uart0 u_reg ctrl_llpbk_qs", false,-1);
        tracep->declBit(c+2181,"opentitan_soc_top u_uart0 u_reg ctrl_llpbk_wd", false,-1);
        tracep->declBit(c+3943,"opentitan_soc_top u_uart0 u_reg ctrl_llpbk_we", false,-1);
        tracep->declBit(c+395,"opentitan_soc_top u_uart0 u_reg ctrl_parity_en_qs", false,-1);
        tracep->declBit(c+2182,"opentitan_soc_top u_uart0 u_reg ctrl_parity_en_wd", false,-1);
        tracep->declBit(c+3944,"opentitan_soc_top u_uart0 u_reg ctrl_parity_en_we", false,-1);
        tracep->declBit(c+396,"opentitan_soc_top u_uart0 u_reg ctrl_parity_odd_qs", false,-1);
        tracep->declBit(c+2183,"opentitan_soc_top u_uart0 u_reg ctrl_parity_odd_wd", false,-1);
        tracep->declBit(c+3945,"opentitan_soc_top u_uart0 u_reg ctrl_parity_odd_we", false,-1);
        tracep->declBus(c+397,"opentitan_soc_top u_uart0 u_reg ctrl_rxblvl_qs", false,-1, 1,0);
        tracep->declBus(c+2184,"opentitan_soc_top u_uart0 u_reg ctrl_rxblvl_wd", false,-1, 1,0);
        tracep->declBit(c+3946,"opentitan_soc_top u_uart0 u_reg ctrl_rxblvl_we", false,-1);
        tracep->declBus(c+398,"opentitan_soc_top u_uart0 u_reg ctrl_nco_qs", false,-1, 15,0);
        tracep->declBus(c+2185,"opentitan_soc_top u_uart0 u_reg ctrl_nco_wd", false,-1, 15,0);
        tracep->declBit(c+3947,"opentitan_soc_top u_uart0 u_reg ctrl_nco_we", false,-1);
        tracep->declBit(c+3637,"opentitan_soc_top u_uart0 u_reg status_txfull_qs", false,-1);
        tracep->declBit(c+3689,"opentitan_soc_top u_uart0 u_reg status_txfull_re", false,-1);
        tracep->declBit(c+3638,"opentitan_soc_top u_uart0 u_reg status_rxfull_qs", false,-1);
        tracep->declBit(c+3689,"opentitan_soc_top u_uart0 u_reg status_rxfull_re", false,-1);
        tracep->declBit(c+3639,"opentitan_soc_top u_uart0 u_reg status_txempty_qs", false,-1);
        tracep->declBit(c+3689,"opentitan_soc_top u_uart0 u_reg status_txempty_re", false,-1);
        tracep->declBit(c+3640,"opentitan_soc_top u_uart0 u_reg status_txidle_qs", false,-1);
        tracep->declBit(c+3689,"opentitan_soc_top u_uart0 u_reg status_txidle_re", false,-1);
        tracep->declBit(c+3641,"opentitan_soc_top u_uart0 u_reg status_rxidle_qs", false,-1);
        tracep->declBit(c+3689,"opentitan_soc_top u_uart0 u_reg status_rxidle_re", false,-1);
        tracep->declBit(c+3642,"opentitan_soc_top u_uart0 u_reg status_rxempty_qs", false,-1);
        tracep->declBit(c+3689,"opentitan_soc_top u_uart0 u_reg status_rxempty_re", false,-1);
        tracep->declBus(c+3643,"opentitan_soc_top u_uart0 u_reg rdata_qs", false,-1, 7,0);
        tracep->declBit(c+3690,"opentitan_soc_top u_uart0 u_reg rdata_re", false,-1);
        tracep->declBus(c+2186,"opentitan_soc_top u_uart0 u_reg wdata_wd", false,-1, 7,0);
        tracep->declBit(c+3948,"opentitan_soc_top u_uart0 u_reg wdata_we", false,-1);
        tracep->declBit(c+2176,"opentitan_soc_top u_uart0 u_reg fifo_ctrl_rxrst_wd", false,-1);
        tracep->declBit(c+3949,"opentitan_soc_top u_uart0 u_reg fifo_ctrl_rxrst_we", false,-1);
        tracep->declBit(c+2177,"opentitan_soc_top u_uart0 u_reg fifo_ctrl_txrst_wd", false,-1);
        tracep->declBit(c+3950,"opentitan_soc_top u_uart0 u_reg fifo_ctrl_txrst_we", false,-1);
        tracep->declBus(c+399,"opentitan_soc_top u_uart0 u_reg fifo_ctrl_rxilvl_qs", false,-1, 2,0);
        tracep->declBus(c+2187,"opentitan_soc_top u_uart0 u_reg fifo_ctrl_rxilvl_wd", false,-1, 2,0);
        tracep->declBit(c+3951,"opentitan_soc_top u_uart0 u_reg fifo_ctrl_rxilvl_we", false,-1);
        tracep->declBus(c+400,"opentitan_soc_top u_uart0 u_reg fifo_ctrl_txilvl_qs", false,-1, 1,0);
        tracep->declBus(c+2188,"opentitan_soc_top u_uart0 u_reg fifo_ctrl_txilvl_wd", false,-1, 1,0);
        tracep->declBit(c+3952,"opentitan_soc_top u_uart0 u_reg fifo_ctrl_txilvl_we", false,-1);
        tracep->declBus(c+3644,"opentitan_soc_top u_uart0 u_reg fifo_status_txlvl_qs", false,-1, 5,0);
        tracep->declBit(c+3691,"opentitan_soc_top u_uart0 u_reg fifo_status_txlvl_re", false,-1);
        tracep->declBus(c+3645,"opentitan_soc_top u_uart0 u_reg fifo_status_rxlvl_qs", false,-1, 5,0);
        tracep->declBit(c+3691,"opentitan_soc_top u_uart0 u_reg fifo_status_rxlvl_re", false,-1);
        tracep->declBit(c+401,"opentitan_soc_top u_uart0 u_reg ovrd_txen_qs", false,-1);
        tracep->declBit(c+2176,"opentitan_soc_top u_uart0 u_reg ovrd_txen_wd", false,-1);
        tracep->declBit(c+3953,"opentitan_soc_top u_uart0 u_reg ovrd_txen_we", false,-1);
        tracep->declBit(c+402,"opentitan_soc_top u_uart0 u_reg ovrd_txval_qs", false,-1);
        tracep->declBit(c+2177,"opentitan_soc_top u_uart0 u_reg ovrd_txval_wd", false,-1);
        tracep->declBit(c+3954,"opentitan_soc_top u_uart0 u_reg ovrd_txval_we", false,-1);
        tracep->declBus(c+3646,"opentitan_soc_top u_uart0 u_reg val_qs", false,-1, 15,0);
        tracep->declBit(c+3692,"opentitan_soc_top u_uart0 u_reg val_re", false,-1);
        tracep->declBus(c+403,"opentitan_soc_top u_uart0 u_reg timeout_ctrl_val_qs", false,-1, 23,0);
        tracep->declBus(c+2189,"opentitan_soc_top u_uart0 u_reg timeout_ctrl_val_wd", false,-1, 23,0);
        tracep->declBit(c+3955,"opentitan_soc_top u_uart0 u_reg timeout_ctrl_val_we", false,-1);
        tracep->declBit(c+404,"opentitan_soc_top u_uart0 u_reg timeout_ctrl_en_qs", false,-1);
        tracep->declBit(c+2190,"opentitan_soc_top u_uart0 u_reg timeout_ctrl_en_wd", false,-1);
        tracep->declBit(c+3956,"opentitan_soc_top u_uart0 u_reg timeout_ctrl_en_we", false,-1);
        tracep->declBus(c+3693,"opentitan_soc_top u_uart0 u_reg addr_hit", false,-1, 11,0);
        tracep->declBus(c+4922,"opentitan_soc_top u_uart0 u_reg u_reg_if RegAw", false,-1, 31,0);
        tracep->declBus(c+4923,"opentitan_soc_top u_uart0 u_reg u_reg_if RegDw", false,-1, 31,0);
        tracep->declBus(c+4924,"opentitan_soc_top u_uart0 u_reg u_reg_if RegBw", false,-1, 31,0);
        tracep->declBit(c+4560,"opentitan_soc_top u_uart0 u_reg u_reg_if clk_i", false,-1);
        tracep->declBit(c+4561,"opentitan_soc_top u_uart0 u_reg u_reg_if rst_ni", false,-1);
        tracep->declBit(c+1828,"opentitan_soc_top u_uart0 u_reg u_reg_if tl_i\014 a_valid", false,-1);
        tracep->declBus(c+1829,"opentitan_soc_top u_uart0 u_reg u_reg_if tl_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1830,"opentitan_soc_top u_uart0 u_reg u_reg_if tl_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1831,"opentitan_soc_top u_uart0 u_reg u_reg_if tl_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1832,"opentitan_soc_top u_uart0 u_reg u_reg_if tl_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1833,"opentitan_soc_top u_uart0 u_reg u_reg_if tl_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1834,"opentitan_soc_top u_uart0 u_reg u_reg_if tl_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1835,"opentitan_soc_top u_uart0 u_reg u_reg_if tl_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1836,"opentitan_soc_top u_uart0 u_reg u_reg_if tl_i\014 d_ready", false,-1);
        tracep->declBit(c+619,"opentitan_soc_top u_uart0 u_reg u_reg_if tl_o\014 d_valid", false,-1);
        tracep->declBus(c+620,"opentitan_soc_top u_uart0 u_reg u_reg_if tl_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+621,"opentitan_soc_top u_uart0 u_reg u_reg_if tl_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+622,"opentitan_soc_top u_uart0 u_reg u_reg_if tl_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+623,"opentitan_soc_top u_uart0 u_reg u_reg_if tl_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+624,"opentitan_soc_top u_uart0 u_reg u_reg_if tl_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+625,"opentitan_soc_top u_uart0 u_reg u_reg_if tl_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+626,"opentitan_soc_top u_uart0 u_reg u_reg_if tl_o\014 d_error", false,-1);
        tracep->declBit(c+627,"opentitan_soc_top u_uart0 u_reg u_reg_if tl_o\014 a_ready", false,-1);
        tracep->declBit(c+3684,"opentitan_soc_top u_uart0 u_reg u_reg_if re_o", false,-1);
        tracep->declBit(c+3683,"opentitan_soc_top u_uart0 u_reg u_reg_if we_o", false,-1);
        tracep->declBus(c+2173,"opentitan_soc_top u_uart0 u_reg u_reg_if addr_o", false,-1, 5,0);
        tracep->declBus(c+2174,"opentitan_soc_top u_uart0 u_reg u_reg_if wdata_o", false,-1, 31,0);
        tracep->declBus(c+2175,"opentitan_soc_top u_uart0 u_reg u_reg_if be_o", false,-1, 3,0);
        tracep->declBus(c+4058,"opentitan_soc_top u_uart0 u_reg u_reg_if rdata_i", false,-1, 31,0);
        tracep->declBit(c+3685,"opentitan_soc_top u_uart0 u_reg u_reg_if error_i", false,-1);
        tracep->declBus(c+4925,"opentitan_soc_top u_uart0 u_reg u_reg_if IW", false,-1, 31,0);
        tracep->declBus(c+4854,"opentitan_soc_top u_uart0 u_reg u_reg_if SZW", false,-1, 31,0);
        tracep->declBit(c+405,"opentitan_soc_top u_uart0 u_reg u_reg_if outstanding", false,-1);
        tracep->declBit(c+3694,"opentitan_soc_top u_uart0 u_reg u_reg_if a_ack", false,-1);
        tracep->declBit(c+4421,"opentitan_soc_top u_uart0 u_reg u_reg_if d_ack", false,-1);
        tracep->declBus(c+611,"opentitan_soc_top u_uart0 u_reg u_reg_if rdata", false,-1, 31,0);
        tracep->declBit(c+612,"opentitan_soc_top u_uart0 u_reg u_reg_if error", false,-1);
        tracep->declBit(c+3695,"opentitan_soc_top u_uart0 u_reg u_reg_if err_internal", false,-1);
        tracep->declBit(c+2198,"opentitan_soc_top u_uart0 u_reg u_reg_if addr_align_err", false,-1);
        tracep->declBit(c+2199,"opentitan_soc_top u_uart0 u_reg u_reg_if tl_err", false,-1);
        tracep->declBus(c+328,"opentitan_soc_top u_uart0 u_reg u_reg_if reqid", false,-1, 7,0);
        tracep->declBus(c+329,"opentitan_soc_top u_uart0 u_reg u_reg_if reqsz", false,-1, 1,0);
        tracep->declBus(c+613,"opentitan_soc_top u_uart0 u_reg u_reg_if rspop", false,-1, 2,0);
        tracep->declBit(c+3696,"opentitan_soc_top u_uart0 u_reg u_reg_if rd_req", false,-1);
        tracep->declBit(c+3697,"opentitan_soc_top u_uart0 u_reg u_reg_if wr_req", false,-1);
        tracep->declBit(c+4560,"opentitan_soc_top u_uart0 u_reg u_reg_if u_err clk_i", false,-1);
        tracep->declBit(c+4561,"opentitan_soc_top u_uart0 u_reg u_reg_if u_err rst_ni", false,-1);
        tracep->declBit(c+1828,"opentitan_soc_top u_uart0 u_reg u_reg_if u_err tl_i\014 a_valid", false,-1);
        tracep->declBus(c+1829,"opentitan_soc_top u_uart0 u_reg u_reg_if u_err tl_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1830,"opentitan_soc_top u_uart0 u_reg u_reg_if u_err tl_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1831,"opentitan_soc_top u_uart0 u_reg u_reg_if u_err tl_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1832,"opentitan_soc_top u_uart0 u_reg u_reg_if u_err tl_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1833,"opentitan_soc_top u_uart0 u_reg u_reg_if u_err tl_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1834,"opentitan_soc_top u_uart0 u_reg u_reg_if u_err tl_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1835,"opentitan_soc_top u_uart0 u_reg u_reg_if u_err tl_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1836,"opentitan_soc_top u_uart0 u_reg u_reg_if u_err tl_i\014 d_ready", false,-1);
        tracep->declBit(c+2199,"opentitan_soc_top u_uart0 u_reg u_reg_if u_err err_o", false,-1);
        tracep->declBus(c+4925,"opentitan_soc_top u_uart0 u_reg u_reg_if u_err IW", false,-1, 31,0);
        tracep->declBus(c+4854,"opentitan_soc_top u_uart0 u_reg u_reg_if u_err SZW", false,-1, 31,0);
        tracep->declBus(c+4923,"opentitan_soc_top u_uart0 u_reg u_reg_if u_err DW", false,-1, 31,0);
        tracep->declBus(c+4924,"opentitan_soc_top u_uart0 u_reg u_reg_if u_err MW", false,-1, 31,0);
        tracep->declBus(c+4854,"opentitan_soc_top u_uart0 u_reg u_reg_if u_err SubAW", false,-1, 31,0);
        tracep->declBit(c+2191,"opentitan_soc_top u_uart0 u_reg u_reg_if u_err opcode_allowed", false,-1);
        tracep->declBit(c+2200,"opentitan_soc_top u_uart0 u_reg u_reg_if u_err a_config_allowed", false,-1);
        tracep->declBit(c+2192,"opentitan_soc_top u_uart0 u_reg u_reg_if u_err op_full", false,-1);
        tracep->declBit(c+2193,"opentitan_soc_top u_uart0 u_reg u_reg_if u_err op_partial", false,-1);
        tracep->declBit(c+2194,"opentitan_soc_top u_uart0 u_reg u_reg_if u_err op_get", false,-1);
        tracep->declBit(c+3698,"opentitan_soc_top u_uart0 u_reg u_reg_if u_err addr_sz_chk", false,-1);
        tracep->declBit(c+3699,"opentitan_soc_top u_uart0 u_reg u_reg_if u_err mask_chk", false,-1);
        tracep->declBit(c+3700,"opentitan_soc_top u_uart0 u_reg u_reg_if u_err fulldata_chk", false,-1);
        tracep->declBus(c+2195,"opentitan_soc_top u_uart0 u_reg u_reg_if u_err mask", false,-1, 3,0);
        tracep->declBus(c+4855,"opentitan_soc_top u_uart0 u_reg u_intr_state_tx_watermark DW", false,-1, 31,0);
        tracep->declBus(c+4926,"opentitan_soc_top u_uart0 u_reg u_intr_state_tx_watermark SWACCESS", false,-1, 23,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_uart0 u_reg u_intr_state_tx_watermark RESVAL", false,-1, 0,0);
        tracep->declBit(c+4560,"opentitan_soc_top u_uart0 u_reg u_intr_state_tx_watermark clk_i", false,-1);
        tracep->declBit(c+4561,"opentitan_soc_top u_uart0 u_reg u_intr_state_tx_watermark rst_ni", false,-1);
        tracep->declBit(c+4059,"opentitan_soc_top u_uart0 u_reg u_intr_state_tx_watermark we", false,-1);
        tracep->declBus(c+2176,"opentitan_soc_top u_uart0 u_reg u_intr_state_tx_watermark wd", false,-1, 0,0);
        tracep->declBit(c+3647,"opentitan_soc_top u_uart0 u_reg u_intr_state_tx_watermark de", false,-1);
        tracep->declBus(c+3648,"opentitan_soc_top u_uart0 u_reg u_intr_state_tx_watermark d", false,-1, 0,0);
        tracep->declBit(c+3564,"opentitan_soc_top u_uart0 u_reg u_intr_state_tx_watermark qe", false,-1);
        tracep->declBus(c+2343,"opentitan_soc_top u_uart0 u_reg u_intr_state_tx_watermark q", false,-1, 0,0);
        tracep->declBus(c+2343,"opentitan_soc_top u_uart0 u_reg u_intr_state_tx_watermark qs", false,-1, 0,0);
        tracep->declBit(c+3649,"opentitan_soc_top u_uart0 u_reg u_intr_state_tx_watermark wr_en", false,-1);
        tracep->declBus(c+4422,"opentitan_soc_top u_uart0 u_reg u_intr_state_tx_watermark wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top u_uart0 u_reg u_intr_state_tx_watermark wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4926,"opentitan_soc_top u_uart0 u_reg u_intr_state_tx_watermark wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+4059,"opentitan_soc_top u_uart0 u_reg u_intr_state_tx_watermark wr_en_data_arb we", false,-1);
        tracep->declBus(c+2176,"opentitan_soc_top u_uart0 u_reg u_intr_state_tx_watermark wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3647,"opentitan_soc_top u_uart0 u_reg u_intr_state_tx_watermark wr_en_data_arb de", false,-1);
        tracep->declBus(c+3648,"opentitan_soc_top u_uart0 u_reg u_intr_state_tx_watermark wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2343,"opentitan_soc_top u_uart0 u_reg u_intr_state_tx_watermark wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3649,"opentitan_soc_top u_uart0 u_reg u_intr_state_tx_watermark wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+4422,"opentitan_soc_top u_uart0 u_reg u_intr_state_tx_watermark wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_watermark DW", false,-1, 31,0);
        tracep->declBus(c+4926,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_watermark SWACCESS", false,-1, 23,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_watermark RESVAL", false,-1, 0,0);
        tracep->declBit(c+4560,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_watermark clk_i", false,-1);
        tracep->declBit(c+4561,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_watermark rst_ni", false,-1);
        tracep->declBit(c+4060,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_watermark we", false,-1);
        tracep->declBus(c+2177,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_watermark wd", false,-1, 0,0);
        tracep->declBit(c+3650,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_watermark de", false,-1);
        tracep->declBus(c+3651,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_watermark d", false,-1, 0,0);
        tracep->declBit(c+3565,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_watermark qe", false,-1);
        tracep->declBus(c+2344,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_watermark q", false,-1, 0,0);
        tracep->declBus(c+2344,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_watermark qs", false,-1, 0,0);
        tracep->declBit(c+3652,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_watermark wr_en", false,-1);
        tracep->declBus(c+4423,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_watermark wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_watermark wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4926,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_watermark wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+4060,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_watermark wr_en_data_arb we", false,-1);
        tracep->declBus(c+2177,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_watermark wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3650,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_watermark wr_en_data_arb de", false,-1);
        tracep->declBus(c+3651,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_watermark wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2344,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_watermark wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3652,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_watermark wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+4423,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_watermark wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top u_uart0 u_reg u_intr_state_tx_empty DW", false,-1, 31,0);
        tracep->declBus(c+4926,"opentitan_soc_top u_uart0 u_reg u_intr_state_tx_empty SWACCESS", false,-1, 23,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_uart0 u_reg u_intr_state_tx_empty RESVAL", false,-1, 0,0);
        tracep->declBit(c+4560,"opentitan_soc_top u_uart0 u_reg u_intr_state_tx_empty clk_i", false,-1);
        tracep->declBit(c+4561,"opentitan_soc_top u_uart0 u_reg u_intr_state_tx_empty rst_ni", false,-1);
        tracep->declBit(c+4061,"opentitan_soc_top u_uart0 u_reg u_intr_state_tx_empty we", false,-1);
        tracep->declBus(c+2178,"opentitan_soc_top u_uart0 u_reg u_intr_state_tx_empty wd", false,-1, 0,0);
        tracep->declBit(c+3653,"opentitan_soc_top u_uart0 u_reg u_intr_state_tx_empty de", false,-1);
        tracep->declBus(c+3654,"opentitan_soc_top u_uart0 u_reg u_intr_state_tx_empty d", false,-1, 0,0);
        tracep->declBit(c+3566,"opentitan_soc_top u_uart0 u_reg u_intr_state_tx_empty qe", false,-1);
        tracep->declBus(c+2345,"opentitan_soc_top u_uart0 u_reg u_intr_state_tx_empty q", false,-1, 0,0);
        tracep->declBus(c+2345,"opentitan_soc_top u_uart0 u_reg u_intr_state_tx_empty qs", false,-1, 0,0);
        tracep->declBit(c+3655,"opentitan_soc_top u_uart0 u_reg u_intr_state_tx_empty wr_en", false,-1);
        tracep->declBus(c+4424,"opentitan_soc_top u_uart0 u_reg u_intr_state_tx_empty wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top u_uart0 u_reg u_intr_state_tx_empty wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4926,"opentitan_soc_top u_uart0 u_reg u_intr_state_tx_empty wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+4061,"opentitan_soc_top u_uart0 u_reg u_intr_state_tx_empty wr_en_data_arb we", false,-1);
        tracep->declBus(c+2178,"opentitan_soc_top u_uart0 u_reg u_intr_state_tx_empty wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3653,"opentitan_soc_top u_uart0 u_reg u_intr_state_tx_empty wr_en_data_arb de", false,-1);
        tracep->declBus(c+3654,"opentitan_soc_top u_uart0 u_reg u_intr_state_tx_empty wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2345,"opentitan_soc_top u_uart0 u_reg u_intr_state_tx_empty wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3655,"opentitan_soc_top u_uart0 u_reg u_intr_state_tx_empty wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+4424,"opentitan_soc_top u_uart0 u_reg u_intr_state_tx_empty wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_overflow DW", false,-1, 31,0);
        tracep->declBus(c+4926,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_overflow SWACCESS", false,-1, 23,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_overflow RESVAL", false,-1, 0,0);
        tracep->declBit(c+4560,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_overflow clk_i", false,-1);
        tracep->declBit(c+4561,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_overflow rst_ni", false,-1);
        tracep->declBit(c+4062,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_overflow we", false,-1);
        tracep->declBus(c+2179,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_overflow wd", false,-1, 0,0);
        tracep->declBit(c+3656,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_overflow de", false,-1);
        tracep->declBus(c+3657,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_overflow d", false,-1, 0,0);
        tracep->declBit(c+3567,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_overflow qe", false,-1);
        tracep->declBus(c+2346,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_overflow q", false,-1, 0,0);
        tracep->declBus(c+2346,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_overflow qs", false,-1, 0,0);
        tracep->declBit(c+3658,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_overflow wr_en", false,-1);
        tracep->declBus(c+4425,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_overflow wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_overflow wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4926,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_overflow wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+4062,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_overflow wr_en_data_arb we", false,-1);
        tracep->declBus(c+2179,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_overflow wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3656,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_overflow wr_en_data_arb de", false,-1);
        tracep->declBus(c+3657,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_overflow wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2346,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_overflow wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3658,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_overflow wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+4425,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_overflow wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_frame_err DW", false,-1, 31,0);
        tracep->declBus(c+4926,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_frame_err SWACCESS", false,-1, 23,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_frame_err RESVAL", false,-1, 0,0);
        tracep->declBit(c+4560,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_frame_err clk_i", false,-1);
        tracep->declBit(c+4561,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_frame_err rst_ni", false,-1);
        tracep->declBit(c+4063,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_frame_err we", false,-1);
        tracep->declBus(c+2180,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_frame_err wd", false,-1, 0,0);
        tracep->declBit(c+3659,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_frame_err de", false,-1);
        tracep->declBus(c+3660,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_frame_err d", false,-1, 0,0);
        tracep->declBit(c+3568,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_frame_err qe", false,-1);
        tracep->declBus(c+2347,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_frame_err q", false,-1, 0,0);
        tracep->declBus(c+2347,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_frame_err qs", false,-1, 0,0);
        tracep->declBit(c+3661,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_frame_err wr_en", false,-1);
        tracep->declBus(c+4426,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_frame_err wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_frame_err wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4926,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_frame_err wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+4063,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_frame_err wr_en_data_arb we", false,-1);
        tracep->declBus(c+2180,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_frame_err wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3659,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_frame_err wr_en_data_arb de", false,-1);
        tracep->declBus(c+3660,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_frame_err wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2347,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_frame_err wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3661,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_frame_err wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+4426,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_frame_err wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_break_err DW", false,-1, 31,0);
        tracep->declBus(c+4926,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_break_err SWACCESS", false,-1, 23,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_break_err RESVAL", false,-1, 0,0);
        tracep->declBit(c+4560,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_break_err clk_i", false,-1);
        tracep->declBit(c+4561,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_break_err rst_ni", false,-1);
        tracep->declBit(c+4064,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_break_err we", false,-1);
        tracep->declBus(c+2181,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_break_err wd", false,-1, 0,0);
        tracep->declBit(c+3662,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_break_err de", false,-1);
        tracep->declBus(c+3663,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_break_err d", false,-1, 0,0);
        tracep->declBit(c+3569,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_break_err qe", false,-1);
        tracep->declBus(c+2348,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_break_err q", false,-1, 0,0);
        tracep->declBus(c+2348,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_break_err qs", false,-1, 0,0);
        tracep->declBit(c+3664,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_break_err wr_en", false,-1);
        tracep->declBus(c+4427,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_break_err wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_break_err wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4926,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_break_err wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+4064,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_break_err wr_en_data_arb we", false,-1);
        tracep->declBus(c+2181,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_break_err wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3662,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_break_err wr_en_data_arb de", false,-1);
        tracep->declBus(c+3663,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_break_err wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2348,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_break_err wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3664,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_break_err wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+4427,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_break_err wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_timeout DW", false,-1, 31,0);
        tracep->declBus(c+4926,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_timeout SWACCESS", false,-1, 23,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_timeout RESVAL", false,-1, 0,0);
        tracep->declBit(c+4560,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_timeout clk_i", false,-1);
        tracep->declBit(c+4561,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_timeout rst_ni", false,-1);
        tracep->declBit(c+4065,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_timeout we", false,-1);
        tracep->declBus(c+2182,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_timeout wd", false,-1, 0,0);
        tracep->declBit(c+3665,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_timeout de", false,-1);
        tracep->declBus(c+3666,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_timeout d", false,-1, 0,0);
        tracep->declBit(c+2351,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_timeout qe", false,-1);
        tracep->declBus(c+2349,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_timeout q", false,-1, 0,0);
        tracep->declBus(c+2349,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_timeout qs", false,-1, 0,0);
        tracep->declBit(c+3667,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_timeout wr_en", false,-1);
        tracep->declBus(c+4428,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_timeout wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_timeout wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4926,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_timeout wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+4065,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_timeout wr_en_data_arb we", false,-1);
        tracep->declBus(c+2182,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_timeout wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3665,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_timeout wr_en_data_arb de", false,-1);
        tracep->declBus(c+3666,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_timeout wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2349,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_timeout wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3667,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_timeout wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+4428,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_timeout wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_parity_err DW", false,-1, 31,0);
        tracep->declBus(c+4926,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_parity_err SWACCESS", false,-1, 23,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_parity_err RESVAL", false,-1, 0,0);
        tracep->declBit(c+4560,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_parity_err clk_i", false,-1);
        tracep->declBit(c+4561,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_parity_err rst_ni", false,-1);
        tracep->declBit(c+4066,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_parity_err we", false,-1);
        tracep->declBus(c+2183,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_parity_err wd", false,-1, 0,0);
        tracep->declBit(c+3668,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_parity_err de", false,-1);
        tracep->declBus(c+3669,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_parity_err d", false,-1, 0,0);
        tracep->declBit(c+2352,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_parity_err qe", false,-1);
        tracep->declBus(c+2350,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_parity_err q", false,-1, 0,0);
        tracep->declBus(c+2350,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_parity_err qs", false,-1, 0,0);
        tracep->declBit(c+3670,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_parity_err wr_en", false,-1);
        tracep->declBus(c+4429,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_parity_err wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_parity_err wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4926,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_parity_err wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+4066,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_parity_err wr_en_data_arb we", false,-1);
        tracep->declBus(c+2183,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_parity_err wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+3668,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_parity_err wr_en_data_arb de", false,-1);
        tracep->declBus(c+3669,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_parity_err wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2350,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_parity_err wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3670,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_parity_err wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+4429,"opentitan_soc_top u_uart0 u_reg u_intr_state_rx_parity_err wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top u_uart0 u_reg u_intr_enable_tx_watermark DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top u_uart0 u_reg u_intr_enable_tx_watermark SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_uart0 u_reg u_intr_enable_tx_watermark RESVAL", false,-1, 0,0);
        tracep->declBit(c+4560,"opentitan_soc_top u_uart0 u_reg u_intr_enable_tx_watermark clk_i", false,-1);
        tracep->declBit(c+4561,"opentitan_soc_top u_uart0 u_reg u_intr_enable_tx_watermark rst_ni", false,-1);
        tracep->declBit(c+3931,"opentitan_soc_top u_uart0 u_reg u_intr_enable_tx_watermark we", false,-1);
        tracep->declBus(c+2176,"opentitan_soc_top u_uart0 u_reg u_intr_enable_tx_watermark wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_intr_enable_tx_watermark de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_intr_enable_tx_watermark d", false,-1, 0,0);
        tracep->declBit(c+3909,"opentitan_soc_top u_uart0 u_reg u_intr_enable_tx_watermark qe", false,-1);
        tracep->declBus(c+318,"opentitan_soc_top u_uart0 u_reg u_intr_enable_tx_watermark q", false,-1, 0,0);
        tracep->declBus(c+318,"opentitan_soc_top u_uart0 u_reg u_intr_enable_tx_watermark qs", false,-1, 0,0);
        tracep->declBit(c+3931,"opentitan_soc_top u_uart0 u_reg u_intr_enable_tx_watermark wr_en", false,-1);
        tracep->declBus(c+2307,"opentitan_soc_top u_uart0 u_reg u_intr_enable_tx_watermark wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top u_uart0 u_reg u_intr_enable_tx_watermark wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top u_uart0 u_reg u_intr_enable_tx_watermark wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3931,"opentitan_soc_top u_uart0 u_reg u_intr_enable_tx_watermark wr_en_data_arb we", false,-1);
        tracep->declBus(c+2176,"opentitan_soc_top u_uart0 u_reg u_intr_enable_tx_watermark wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_intr_enable_tx_watermark wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_intr_enable_tx_watermark wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+318,"opentitan_soc_top u_uart0 u_reg u_intr_enable_tx_watermark wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3931,"opentitan_soc_top u_uart0 u_reg u_intr_enable_tx_watermark wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2307,"opentitan_soc_top u_uart0 u_reg u_intr_enable_tx_watermark wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+318,"opentitan_soc_top u_uart0 u_reg u_intr_enable_tx_watermark wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_watermark DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_watermark SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_watermark RESVAL", false,-1, 0,0);
        tracep->declBit(c+4560,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_watermark clk_i", false,-1);
        tracep->declBit(c+4561,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_watermark rst_ni", false,-1);
        tracep->declBit(c+3932,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_watermark we", false,-1);
        tracep->declBus(c+2177,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_watermark wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_watermark de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_watermark d", false,-1, 0,0);
        tracep->declBit(c+3910,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_watermark qe", false,-1);
        tracep->declBus(c+319,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_watermark q", false,-1, 0,0);
        tracep->declBus(c+319,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_watermark qs", false,-1, 0,0);
        tracep->declBit(c+3932,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_watermark wr_en", false,-1);
        tracep->declBus(c+2308,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_watermark wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_watermark wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_watermark wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3932,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_watermark wr_en_data_arb we", false,-1);
        tracep->declBus(c+2177,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_watermark wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_watermark wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_watermark wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+319,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_watermark wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3932,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_watermark wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2308,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_watermark wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+319,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_watermark wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top u_uart0 u_reg u_intr_enable_tx_empty DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top u_uart0 u_reg u_intr_enable_tx_empty SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_uart0 u_reg u_intr_enable_tx_empty RESVAL", false,-1, 0,0);
        tracep->declBit(c+4560,"opentitan_soc_top u_uart0 u_reg u_intr_enable_tx_empty clk_i", false,-1);
        tracep->declBit(c+4561,"opentitan_soc_top u_uart0 u_reg u_intr_enable_tx_empty rst_ni", false,-1);
        tracep->declBit(c+3933,"opentitan_soc_top u_uart0 u_reg u_intr_enable_tx_empty we", false,-1);
        tracep->declBus(c+2178,"opentitan_soc_top u_uart0 u_reg u_intr_enable_tx_empty wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_intr_enable_tx_empty de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_intr_enable_tx_empty d", false,-1, 0,0);
        tracep->declBit(c+3911,"opentitan_soc_top u_uart0 u_reg u_intr_enable_tx_empty qe", false,-1);
        tracep->declBus(c+320,"opentitan_soc_top u_uart0 u_reg u_intr_enable_tx_empty q", false,-1, 0,0);
        tracep->declBus(c+320,"opentitan_soc_top u_uart0 u_reg u_intr_enable_tx_empty qs", false,-1, 0,0);
        tracep->declBit(c+3933,"opentitan_soc_top u_uart0 u_reg u_intr_enable_tx_empty wr_en", false,-1);
        tracep->declBus(c+2309,"opentitan_soc_top u_uart0 u_reg u_intr_enable_tx_empty wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top u_uart0 u_reg u_intr_enable_tx_empty wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top u_uart0 u_reg u_intr_enable_tx_empty wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3933,"opentitan_soc_top u_uart0 u_reg u_intr_enable_tx_empty wr_en_data_arb we", false,-1);
        tracep->declBus(c+2178,"opentitan_soc_top u_uart0 u_reg u_intr_enable_tx_empty wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_intr_enable_tx_empty wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_intr_enable_tx_empty wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+320,"opentitan_soc_top u_uart0 u_reg u_intr_enable_tx_empty wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3933,"opentitan_soc_top u_uart0 u_reg u_intr_enable_tx_empty wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2309,"opentitan_soc_top u_uart0 u_reg u_intr_enable_tx_empty wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+320,"opentitan_soc_top u_uart0 u_reg u_intr_enable_tx_empty wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_overflow DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_overflow SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_overflow RESVAL", false,-1, 0,0);
        tracep->declBit(c+4560,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_overflow clk_i", false,-1);
        tracep->declBit(c+4561,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_overflow rst_ni", false,-1);
        tracep->declBit(c+3934,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_overflow we", false,-1);
        tracep->declBus(c+2179,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_overflow wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_overflow de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_overflow d", false,-1, 0,0);
        tracep->declBit(c+3912,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_overflow qe", false,-1);
        tracep->declBus(c+321,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_overflow q", false,-1, 0,0);
        tracep->declBus(c+321,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_overflow qs", false,-1, 0,0);
        tracep->declBit(c+3934,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_overflow wr_en", false,-1);
        tracep->declBus(c+2310,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_overflow wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_overflow wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_overflow wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3934,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_overflow wr_en_data_arb we", false,-1);
        tracep->declBus(c+2179,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_overflow wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_overflow wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_overflow wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+321,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_overflow wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3934,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_overflow wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2310,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_overflow wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+321,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_overflow wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_frame_err DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_frame_err SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_frame_err RESVAL", false,-1, 0,0);
        tracep->declBit(c+4560,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_frame_err clk_i", false,-1);
        tracep->declBit(c+4561,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_frame_err rst_ni", false,-1);
        tracep->declBit(c+3935,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_frame_err we", false,-1);
        tracep->declBus(c+2180,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_frame_err wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_frame_err de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_frame_err d", false,-1, 0,0);
        tracep->declBit(c+3913,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_frame_err qe", false,-1);
        tracep->declBus(c+322,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_frame_err q", false,-1, 0,0);
        tracep->declBus(c+322,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_frame_err qs", false,-1, 0,0);
        tracep->declBit(c+3935,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_frame_err wr_en", false,-1);
        tracep->declBus(c+2311,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_frame_err wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_frame_err wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_frame_err wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3935,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_frame_err wr_en_data_arb we", false,-1);
        tracep->declBus(c+2180,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_frame_err wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_frame_err wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_frame_err wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+322,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_frame_err wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3935,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_frame_err wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2311,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_frame_err wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+322,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_frame_err wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_break_err DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_break_err SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_break_err RESVAL", false,-1, 0,0);
        tracep->declBit(c+4560,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_break_err clk_i", false,-1);
        tracep->declBit(c+4561,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_break_err rst_ni", false,-1);
        tracep->declBit(c+3936,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_break_err we", false,-1);
        tracep->declBus(c+2181,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_break_err wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_break_err de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_break_err d", false,-1, 0,0);
        tracep->declBit(c+3914,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_break_err qe", false,-1);
        tracep->declBus(c+323,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_break_err q", false,-1, 0,0);
        tracep->declBus(c+323,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_break_err qs", false,-1, 0,0);
        tracep->declBit(c+3936,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_break_err wr_en", false,-1);
        tracep->declBus(c+2312,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_break_err wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_break_err wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_break_err wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3936,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_break_err wr_en_data_arb we", false,-1);
        tracep->declBus(c+2181,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_break_err wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_break_err wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_break_err wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+323,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_break_err wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3936,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_break_err wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2312,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_break_err wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+323,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_break_err wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_timeout DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_timeout SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_timeout RESVAL", false,-1, 0,0);
        tracep->declBit(c+4560,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_timeout clk_i", false,-1);
        tracep->declBit(c+4561,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_timeout rst_ni", false,-1);
        tracep->declBit(c+3937,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_timeout we", false,-1);
        tracep->declBus(c+2182,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_timeout wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_timeout de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_timeout d", false,-1, 0,0);
        tracep->declBit(c+3915,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_timeout qe", false,-1);
        tracep->declBus(c+392,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_timeout q", false,-1, 0,0);
        tracep->declBus(c+392,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_timeout qs", false,-1, 0,0);
        tracep->declBit(c+3937,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_timeout wr_en", false,-1);
        tracep->declBus(c+2313,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_timeout wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_timeout wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_timeout wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3937,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_timeout wr_en_data_arb we", false,-1);
        tracep->declBus(c+2182,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_timeout wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_timeout wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_timeout wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+392,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_timeout wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3937,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_timeout wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2313,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_timeout wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+392,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_timeout wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_parity_err DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_parity_err SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_parity_err RESVAL", false,-1, 0,0);
        tracep->declBit(c+4560,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_parity_err clk_i", false,-1);
        tracep->declBit(c+4561,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_parity_err rst_ni", false,-1);
        tracep->declBit(c+3938,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_parity_err we", false,-1);
        tracep->declBus(c+2183,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_parity_err wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_parity_err de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_parity_err d", false,-1, 0,0);
        tracep->declBit(c+3916,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_parity_err qe", false,-1);
        tracep->declBus(c+393,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_parity_err q", false,-1, 0,0);
        tracep->declBus(c+393,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_parity_err qs", false,-1, 0,0);
        tracep->declBit(c+3938,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_parity_err wr_en", false,-1);
        tracep->declBus(c+2314,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_parity_err wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_parity_err wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_parity_err wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3938,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_parity_err wr_en_data_arb we", false,-1);
        tracep->declBus(c+2183,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_parity_err wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_parity_err wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_parity_err wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+393,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_parity_err wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3938,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_parity_err wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2314,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_parity_err wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+393,"opentitan_soc_top u_uart0 u_reg u_intr_enable_rx_parity_err wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4566,"opentitan_soc_top u_uart0 u_reg u_intr_test_tx_watermark DW", false,-1, 31,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_intr_test_tx_watermark re", false,-1);
        tracep->declBit(c+3688,"opentitan_soc_top u_uart0 u_reg u_intr_test_tx_watermark we", false,-1);
        tracep->declBus(c+2176,"opentitan_soc_top u_uart0 u_reg u_intr_test_tx_watermark wd", false,-1, 0,0);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_intr_test_tx_watermark d", false,-1, 0,0);
        tracep->declBit(c+3688,"opentitan_soc_top u_uart0 u_reg u_intr_test_tx_watermark qe", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_intr_test_tx_watermark qre", false,-1);
        tracep->declBus(c+2176,"opentitan_soc_top u_uart0 u_reg u_intr_test_tx_watermark q", false,-1, 0,0);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_intr_test_tx_watermark qs", false,-1, 0,0);
        tracep->declBus(c+4566,"opentitan_soc_top u_uart0 u_reg u_intr_test_rx_watermark DW", false,-1, 31,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_intr_test_rx_watermark re", false,-1);
        tracep->declBit(c+3688,"opentitan_soc_top u_uart0 u_reg u_intr_test_rx_watermark we", false,-1);
        tracep->declBus(c+2177,"opentitan_soc_top u_uart0 u_reg u_intr_test_rx_watermark wd", false,-1, 0,0);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_intr_test_rx_watermark d", false,-1, 0,0);
        tracep->declBit(c+3688,"opentitan_soc_top u_uart0 u_reg u_intr_test_rx_watermark qe", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_intr_test_rx_watermark qre", false,-1);
        tracep->declBus(c+2177,"opentitan_soc_top u_uart0 u_reg u_intr_test_rx_watermark q", false,-1, 0,0);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_intr_test_rx_watermark qs", false,-1, 0,0);
        tracep->declBus(c+4566,"opentitan_soc_top u_uart0 u_reg u_intr_test_tx_empty DW", false,-1, 31,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_intr_test_tx_empty re", false,-1);
        tracep->declBit(c+3688,"opentitan_soc_top u_uart0 u_reg u_intr_test_tx_empty we", false,-1);
        tracep->declBus(c+2178,"opentitan_soc_top u_uart0 u_reg u_intr_test_tx_empty wd", false,-1, 0,0);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_intr_test_tx_empty d", false,-1, 0,0);
        tracep->declBit(c+3688,"opentitan_soc_top u_uart0 u_reg u_intr_test_tx_empty qe", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_intr_test_tx_empty qre", false,-1);
        tracep->declBus(c+2178,"opentitan_soc_top u_uart0 u_reg u_intr_test_tx_empty q", false,-1, 0,0);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_intr_test_tx_empty qs", false,-1, 0,0);
        tracep->declBus(c+4566,"opentitan_soc_top u_uart0 u_reg u_intr_test_rx_overflow DW", false,-1, 31,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_intr_test_rx_overflow re", false,-1);
        tracep->declBit(c+3688,"opentitan_soc_top u_uart0 u_reg u_intr_test_rx_overflow we", false,-1);
        tracep->declBus(c+2179,"opentitan_soc_top u_uart0 u_reg u_intr_test_rx_overflow wd", false,-1, 0,0);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_intr_test_rx_overflow d", false,-1, 0,0);
        tracep->declBit(c+3688,"opentitan_soc_top u_uart0 u_reg u_intr_test_rx_overflow qe", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_intr_test_rx_overflow qre", false,-1);
        tracep->declBus(c+2179,"opentitan_soc_top u_uart0 u_reg u_intr_test_rx_overflow q", false,-1, 0,0);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_intr_test_rx_overflow qs", false,-1, 0,0);
        tracep->declBus(c+4566,"opentitan_soc_top u_uart0 u_reg u_intr_test_rx_frame_err DW", false,-1, 31,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_intr_test_rx_frame_err re", false,-1);
        tracep->declBit(c+3688,"opentitan_soc_top u_uart0 u_reg u_intr_test_rx_frame_err we", false,-1);
        tracep->declBus(c+2180,"opentitan_soc_top u_uart0 u_reg u_intr_test_rx_frame_err wd", false,-1, 0,0);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_intr_test_rx_frame_err d", false,-1, 0,0);
        tracep->declBit(c+3688,"opentitan_soc_top u_uart0 u_reg u_intr_test_rx_frame_err qe", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_intr_test_rx_frame_err qre", false,-1);
        tracep->declBus(c+2180,"opentitan_soc_top u_uart0 u_reg u_intr_test_rx_frame_err q", false,-1, 0,0);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_intr_test_rx_frame_err qs", false,-1, 0,0);
        tracep->declBus(c+4566,"opentitan_soc_top u_uart0 u_reg u_intr_test_rx_break_err DW", false,-1, 31,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_intr_test_rx_break_err re", false,-1);
        tracep->declBit(c+3688,"opentitan_soc_top u_uart0 u_reg u_intr_test_rx_break_err we", false,-1);
        tracep->declBus(c+2181,"opentitan_soc_top u_uart0 u_reg u_intr_test_rx_break_err wd", false,-1, 0,0);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_intr_test_rx_break_err d", false,-1, 0,0);
        tracep->declBit(c+3688,"opentitan_soc_top u_uart0 u_reg u_intr_test_rx_break_err qe", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_intr_test_rx_break_err qre", false,-1);
        tracep->declBus(c+2181,"opentitan_soc_top u_uart0 u_reg u_intr_test_rx_break_err q", false,-1, 0,0);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_intr_test_rx_break_err qs", false,-1, 0,0);
        tracep->declBus(c+4566,"opentitan_soc_top u_uart0 u_reg u_intr_test_rx_timeout DW", false,-1, 31,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_intr_test_rx_timeout re", false,-1);
        tracep->declBit(c+3688,"opentitan_soc_top u_uart0 u_reg u_intr_test_rx_timeout we", false,-1);
        tracep->declBus(c+2182,"opentitan_soc_top u_uart0 u_reg u_intr_test_rx_timeout wd", false,-1, 0,0);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_intr_test_rx_timeout d", false,-1, 0,0);
        tracep->declBit(c+3688,"opentitan_soc_top u_uart0 u_reg u_intr_test_rx_timeout qe", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_intr_test_rx_timeout qre", false,-1);
        tracep->declBus(c+2182,"opentitan_soc_top u_uart0 u_reg u_intr_test_rx_timeout q", false,-1, 0,0);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_intr_test_rx_timeout qs", false,-1, 0,0);
        tracep->declBus(c+4566,"opentitan_soc_top u_uart0 u_reg u_intr_test_rx_parity_err DW", false,-1, 31,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_intr_test_rx_parity_err re", false,-1);
        tracep->declBit(c+3688,"opentitan_soc_top u_uart0 u_reg u_intr_test_rx_parity_err we", false,-1);
        tracep->declBus(c+2183,"opentitan_soc_top u_uart0 u_reg u_intr_test_rx_parity_err wd", false,-1, 0,0);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_intr_test_rx_parity_err d", false,-1, 0,0);
        tracep->declBit(c+3688,"opentitan_soc_top u_uart0 u_reg u_intr_test_rx_parity_err qe", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_intr_test_rx_parity_err qre", false,-1);
        tracep->declBus(c+2183,"opentitan_soc_top u_uart0 u_reg u_intr_test_rx_parity_err q", false,-1, 0,0);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_intr_test_rx_parity_err qs", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top u_uart0 u_reg u_ctrl_tx DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top u_uart0 u_reg u_ctrl_tx SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_uart0 u_reg u_ctrl_tx RESVAL", false,-1, 0,0);
        tracep->declBit(c+4560,"opentitan_soc_top u_uart0 u_reg u_ctrl_tx clk_i", false,-1);
        tracep->declBit(c+4561,"opentitan_soc_top u_uart0 u_reg u_ctrl_tx rst_ni", false,-1);
        tracep->declBit(c+3939,"opentitan_soc_top u_uart0 u_reg u_ctrl_tx we", false,-1);
        tracep->declBus(c+2176,"opentitan_soc_top u_uart0 u_reg u_ctrl_tx wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_ctrl_tx de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_ctrl_tx d", false,-1, 0,0);
        tracep->declBit(c+3917,"opentitan_soc_top u_uart0 u_reg u_ctrl_tx qe", false,-1);
        tracep->declBus(c+394,"opentitan_soc_top u_uart0 u_reg u_ctrl_tx q", false,-1, 0,0);
        tracep->declBus(c+394,"opentitan_soc_top u_uart0 u_reg u_ctrl_tx qs", false,-1, 0,0);
        tracep->declBit(c+3939,"opentitan_soc_top u_uart0 u_reg u_ctrl_tx wr_en", false,-1);
        tracep->declBus(c+2315,"opentitan_soc_top u_uart0 u_reg u_ctrl_tx wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top u_uart0 u_reg u_ctrl_tx wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top u_uart0 u_reg u_ctrl_tx wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3939,"opentitan_soc_top u_uart0 u_reg u_ctrl_tx wr_en_data_arb we", false,-1);
        tracep->declBus(c+2176,"opentitan_soc_top u_uart0 u_reg u_ctrl_tx wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_ctrl_tx wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_ctrl_tx wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+394,"opentitan_soc_top u_uart0 u_reg u_ctrl_tx wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3939,"opentitan_soc_top u_uart0 u_reg u_ctrl_tx wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2315,"opentitan_soc_top u_uart0 u_reg u_ctrl_tx wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+394,"opentitan_soc_top u_uart0 u_reg u_ctrl_tx wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top u_uart0 u_reg u_ctrl_rx DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top u_uart0 u_reg u_ctrl_rx SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_uart0 u_reg u_ctrl_rx RESVAL", false,-1, 0,0);
        tracep->declBit(c+4560,"opentitan_soc_top u_uart0 u_reg u_ctrl_rx clk_i", false,-1);
        tracep->declBit(c+4561,"opentitan_soc_top u_uart0 u_reg u_ctrl_rx rst_ni", false,-1);
        tracep->declBit(c+3940,"opentitan_soc_top u_uart0 u_reg u_ctrl_rx we", false,-1);
        tracep->declBus(c+2177,"opentitan_soc_top u_uart0 u_reg u_ctrl_rx wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_ctrl_rx de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_ctrl_rx d", false,-1, 0,0);
        tracep->declBit(c+3918,"opentitan_soc_top u_uart0 u_reg u_ctrl_rx qe", false,-1);
        tracep->declBus(c+324,"opentitan_soc_top u_uart0 u_reg u_ctrl_rx q", false,-1, 0,0);
        tracep->declBus(c+324,"opentitan_soc_top u_uart0 u_reg u_ctrl_rx qs", false,-1, 0,0);
        tracep->declBit(c+3940,"opentitan_soc_top u_uart0 u_reg u_ctrl_rx wr_en", false,-1);
        tracep->declBus(c+2316,"opentitan_soc_top u_uart0 u_reg u_ctrl_rx wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top u_uart0 u_reg u_ctrl_rx wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top u_uart0 u_reg u_ctrl_rx wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3940,"opentitan_soc_top u_uart0 u_reg u_ctrl_rx wr_en_data_arb we", false,-1);
        tracep->declBus(c+2177,"opentitan_soc_top u_uart0 u_reg u_ctrl_rx wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_ctrl_rx wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_ctrl_rx wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+324,"opentitan_soc_top u_uart0 u_reg u_ctrl_rx wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3940,"opentitan_soc_top u_uart0 u_reg u_ctrl_rx wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2316,"opentitan_soc_top u_uart0 u_reg u_ctrl_rx wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+324,"opentitan_soc_top u_uart0 u_reg u_ctrl_rx wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top u_uart0 u_reg u_ctrl_nf DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top u_uart0 u_reg u_ctrl_nf SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_uart0 u_reg u_ctrl_nf RESVAL", false,-1, 0,0);
        tracep->declBit(c+4560,"opentitan_soc_top u_uart0 u_reg u_ctrl_nf clk_i", false,-1);
        tracep->declBit(c+4561,"opentitan_soc_top u_uart0 u_reg u_ctrl_nf rst_ni", false,-1);
        tracep->declBit(c+3941,"opentitan_soc_top u_uart0 u_reg u_ctrl_nf we", false,-1);
        tracep->declBus(c+2178,"opentitan_soc_top u_uart0 u_reg u_ctrl_nf wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_ctrl_nf de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_ctrl_nf d", false,-1, 0,0);
        tracep->declBit(c+3919,"opentitan_soc_top u_uart0 u_reg u_ctrl_nf qe", false,-1);
        tracep->declBus(c+325,"opentitan_soc_top u_uart0 u_reg u_ctrl_nf q", false,-1, 0,0);
        tracep->declBus(c+325,"opentitan_soc_top u_uart0 u_reg u_ctrl_nf qs", false,-1, 0,0);
        tracep->declBit(c+3941,"opentitan_soc_top u_uart0 u_reg u_ctrl_nf wr_en", false,-1);
        tracep->declBus(c+2317,"opentitan_soc_top u_uart0 u_reg u_ctrl_nf wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top u_uart0 u_reg u_ctrl_nf wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top u_uart0 u_reg u_ctrl_nf wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3941,"opentitan_soc_top u_uart0 u_reg u_ctrl_nf wr_en_data_arb we", false,-1);
        tracep->declBus(c+2178,"opentitan_soc_top u_uart0 u_reg u_ctrl_nf wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_ctrl_nf wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_ctrl_nf wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+325,"opentitan_soc_top u_uart0 u_reg u_ctrl_nf wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3941,"opentitan_soc_top u_uart0 u_reg u_ctrl_nf wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2317,"opentitan_soc_top u_uart0 u_reg u_ctrl_nf wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+325,"opentitan_soc_top u_uart0 u_reg u_ctrl_nf wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top u_uart0 u_reg u_ctrl_slpbk DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top u_uart0 u_reg u_ctrl_slpbk SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_uart0 u_reg u_ctrl_slpbk RESVAL", false,-1, 0,0);
        tracep->declBit(c+4560,"opentitan_soc_top u_uart0 u_reg u_ctrl_slpbk clk_i", false,-1);
        tracep->declBit(c+4561,"opentitan_soc_top u_uart0 u_reg u_ctrl_slpbk rst_ni", false,-1);
        tracep->declBit(c+3942,"opentitan_soc_top u_uart0 u_reg u_ctrl_slpbk we", false,-1);
        tracep->declBus(c+2180,"opentitan_soc_top u_uart0 u_reg u_ctrl_slpbk wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_ctrl_slpbk de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_ctrl_slpbk d", false,-1, 0,0);
        tracep->declBit(c+3920,"opentitan_soc_top u_uart0 u_reg u_ctrl_slpbk qe", false,-1);
        tracep->declBus(c+326,"opentitan_soc_top u_uart0 u_reg u_ctrl_slpbk q", false,-1, 0,0);
        tracep->declBus(c+326,"opentitan_soc_top u_uart0 u_reg u_ctrl_slpbk qs", false,-1, 0,0);
        tracep->declBit(c+3942,"opentitan_soc_top u_uart0 u_reg u_ctrl_slpbk wr_en", false,-1);
        tracep->declBus(c+2318,"opentitan_soc_top u_uart0 u_reg u_ctrl_slpbk wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top u_uart0 u_reg u_ctrl_slpbk wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top u_uart0 u_reg u_ctrl_slpbk wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3942,"opentitan_soc_top u_uart0 u_reg u_ctrl_slpbk wr_en_data_arb we", false,-1);
        tracep->declBus(c+2180,"opentitan_soc_top u_uart0 u_reg u_ctrl_slpbk wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_ctrl_slpbk wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_ctrl_slpbk wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+326,"opentitan_soc_top u_uart0 u_reg u_ctrl_slpbk wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3942,"opentitan_soc_top u_uart0 u_reg u_ctrl_slpbk wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2318,"opentitan_soc_top u_uart0 u_reg u_ctrl_slpbk wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+326,"opentitan_soc_top u_uart0 u_reg u_ctrl_slpbk wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top u_uart0 u_reg u_ctrl_llpbk DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top u_uart0 u_reg u_ctrl_llpbk SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_uart0 u_reg u_ctrl_llpbk RESVAL", false,-1, 0,0);
        tracep->declBit(c+4560,"opentitan_soc_top u_uart0 u_reg u_ctrl_llpbk clk_i", false,-1);
        tracep->declBit(c+4561,"opentitan_soc_top u_uart0 u_reg u_ctrl_llpbk rst_ni", false,-1);
        tracep->declBit(c+3943,"opentitan_soc_top u_uart0 u_reg u_ctrl_llpbk we", false,-1);
        tracep->declBus(c+2181,"opentitan_soc_top u_uart0 u_reg u_ctrl_llpbk wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_ctrl_llpbk de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_ctrl_llpbk d", false,-1, 0,0);
        tracep->declBit(c+2353,"opentitan_soc_top u_uart0 u_reg u_ctrl_llpbk qe", false,-1);
        tracep->declBus(c+327,"opentitan_soc_top u_uart0 u_reg u_ctrl_llpbk q", false,-1, 0,0);
        tracep->declBus(c+327,"opentitan_soc_top u_uart0 u_reg u_ctrl_llpbk qs", false,-1, 0,0);
        tracep->declBit(c+3943,"opentitan_soc_top u_uart0 u_reg u_ctrl_llpbk wr_en", false,-1);
        tracep->declBus(c+2319,"opentitan_soc_top u_uart0 u_reg u_ctrl_llpbk wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top u_uart0 u_reg u_ctrl_llpbk wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top u_uart0 u_reg u_ctrl_llpbk wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3943,"opentitan_soc_top u_uart0 u_reg u_ctrl_llpbk wr_en_data_arb we", false,-1);
        tracep->declBus(c+2181,"opentitan_soc_top u_uart0 u_reg u_ctrl_llpbk wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_ctrl_llpbk wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_ctrl_llpbk wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+327,"opentitan_soc_top u_uart0 u_reg u_ctrl_llpbk wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3943,"opentitan_soc_top u_uart0 u_reg u_ctrl_llpbk wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2319,"opentitan_soc_top u_uart0 u_reg u_ctrl_llpbk wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+327,"opentitan_soc_top u_uart0 u_reg u_ctrl_llpbk wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top u_uart0 u_reg u_ctrl_parity_en DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top u_uart0 u_reg u_ctrl_parity_en SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_uart0 u_reg u_ctrl_parity_en RESVAL", false,-1, 0,0);
        tracep->declBit(c+4560,"opentitan_soc_top u_uart0 u_reg u_ctrl_parity_en clk_i", false,-1);
        tracep->declBit(c+4561,"opentitan_soc_top u_uart0 u_reg u_ctrl_parity_en rst_ni", false,-1);
        tracep->declBit(c+3944,"opentitan_soc_top u_uart0 u_reg u_ctrl_parity_en we", false,-1);
        tracep->declBus(c+2182,"opentitan_soc_top u_uart0 u_reg u_ctrl_parity_en wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_ctrl_parity_en de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_ctrl_parity_en d", false,-1, 0,0);
        tracep->declBit(c+3921,"opentitan_soc_top u_uart0 u_reg u_ctrl_parity_en qe", false,-1);
        tracep->declBus(c+395,"opentitan_soc_top u_uart0 u_reg u_ctrl_parity_en q", false,-1, 0,0);
        tracep->declBus(c+395,"opentitan_soc_top u_uart0 u_reg u_ctrl_parity_en qs", false,-1, 0,0);
        tracep->declBit(c+3944,"opentitan_soc_top u_uart0 u_reg u_ctrl_parity_en wr_en", false,-1);
        tracep->declBus(c+2320,"opentitan_soc_top u_uart0 u_reg u_ctrl_parity_en wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top u_uart0 u_reg u_ctrl_parity_en wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top u_uart0 u_reg u_ctrl_parity_en wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3944,"opentitan_soc_top u_uart0 u_reg u_ctrl_parity_en wr_en_data_arb we", false,-1);
        tracep->declBus(c+2182,"opentitan_soc_top u_uart0 u_reg u_ctrl_parity_en wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_ctrl_parity_en wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_ctrl_parity_en wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+395,"opentitan_soc_top u_uart0 u_reg u_ctrl_parity_en wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3944,"opentitan_soc_top u_uart0 u_reg u_ctrl_parity_en wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2320,"opentitan_soc_top u_uart0 u_reg u_ctrl_parity_en wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+395,"opentitan_soc_top u_uart0 u_reg u_ctrl_parity_en wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top u_uart0 u_reg u_ctrl_parity_odd DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top u_uart0 u_reg u_ctrl_parity_odd SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_uart0 u_reg u_ctrl_parity_odd RESVAL", false,-1, 0,0);
        tracep->declBit(c+4560,"opentitan_soc_top u_uart0 u_reg u_ctrl_parity_odd clk_i", false,-1);
        tracep->declBit(c+4561,"opentitan_soc_top u_uart0 u_reg u_ctrl_parity_odd rst_ni", false,-1);
        tracep->declBit(c+3945,"opentitan_soc_top u_uart0 u_reg u_ctrl_parity_odd we", false,-1);
        tracep->declBus(c+2183,"opentitan_soc_top u_uart0 u_reg u_ctrl_parity_odd wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_ctrl_parity_odd de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_ctrl_parity_odd d", false,-1, 0,0);
        tracep->declBit(c+3922,"opentitan_soc_top u_uart0 u_reg u_ctrl_parity_odd qe", false,-1);
        tracep->declBus(c+396,"opentitan_soc_top u_uart0 u_reg u_ctrl_parity_odd q", false,-1, 0,0);
        tracep->declBus(c+396,"opentitan_soc_top u_uart0 u_reg u_ctrl_parity_odd qs", false,-1, 0,0);
        tracep->declBit(c+3945,"opentitan_soc_top u_uart0 u_reg u_ctrl_parity_odd wr_en", false,-1);
        tracep->declBus(c+2321,"opentitan_soc_top u_uart0 u_reg u_ctrl_parity_odd wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top u_uart0 u_reg u_ctrl_parity_odd wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top u_uart0 u_reg u_ctrl_parity_odd wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3945,"opentitan_soc_top u_uart0 u_reg u_ctrl_parity_odd wr_en_data_arb we", false,-1);
        tracep->declBus(c+2183,"opentitan_soc_top u_uart0 u_reg u_ctrl_parity_odd wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_ctrl_parity_odd wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_ctrl_parity_odd wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+396,"opentitan_soc_top u_uart0 u_reg u_ctrl_parity_odd wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3945,"opentitan_soc_top u_uart0 u_reg u_ctrl_parity_odd wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2321,"opentitan_soc_top u_uart0 u_reg u_ctrl_parity_odd wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+396,"opentitan_soc_top u_uart0 u_reg u_ctrl_parity_odd wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4854,"opentitan_soc_top u_uart0 u_reg u_ctrl_rxblvl DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top u_uart0 u_reg u_ctrl_rxblvl SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4590,"opentitan_soc_top u_uart0 u_reg u_ctrl_rxblvl RESVAL", false,-1, 1,0);
        tracep->declBit(c+4560,"opentitan_soc_top u_uart0 u_reg u_ctrl_rxblvl clk_i", false,-1);
        tracep->declBit(c+4561,"opentitan_soc_top u_uart0 u_reg u_ctrl_rxblvl rst_ni", false,-1);
        tracep->declBit(c+3946,"opentitan_soc_top u_uart0 u_reg u_ctrl_rxblvl we", false,-1);
        tracep->declBus(c+2184,"opentitan_soc_top u_uart0 u_reg u_ctrl_rxblvl wd", false,-1, 1,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_ctrl_rxblvl de", false,-1);
        tracep->declBus(c+4590,"opentitan_soc_top u_uart0 u_reg u_ctrl_rxblvl d", false,-1, 1,0);
        tracep->declBit(c+3923,"opentitan_soc_top u_uart0 u_reg u_ctrl_rxblvl qe", false,-1);
        tracep->declBus(c+397,"opentitan_soc_top u_uart0 u_reg u_ctrl_rxblvl q", false,-1, 1,0);
        tracep->declBus(c+397,"opentitan_soc_top u_uart0 u_reg u_ctrl_rxblvl qs", false,-1, 1,0);
        tracep->declBit(c+3946,"opentitan_soc_top u_uart0 u_reg u_ctrl_rxblvl wr_en", false,-1);
        tracep->declBus(c+2322,"opentitan_soc_top u_uart0 u_reg u_ctrl_rxblvl wr_data", false,-1, 1,0);
        tracep->declBus(c+4854,"opentitan_soc_top u_uart0 u_reg u_ctrl_rxblvl wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top u_uart0 u_reg u_ctrl_rxblvl wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3946,"opentitan_soc_top u_uart0 u_reg u_ctrl_rxblvl wr_en_data_arb we", false,-1);
        tracep->declBus(c+2184,"opentitan_soc_top u_uart0 u_reg u_ctrl_rxblvl wr_en_data_arb wd", false,-1, 1,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_ctrl_rxblvl wr_en_data_arb de", false,-1);
        tracep->declBus(c+4590,"opentitan_soc_top u_uart0 u_reg u_ctrl_rxblvl wr_en_data_arb d", false,-1, 1,0);
        tracep->declBus(c+397,"opentitan_soc_top u_uart0 u_reg u_ctrl_rxblvl wr_en_data_arb q", false,-1, 1,0);
        tracep->declBit(c+3946,"opentitan_soc_top u_uart0 u_reg u_ctrl_rxblvl wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2322,"opentitan_soc_top u_uart0 u_reg u_ctrl_rxblvl wr_en_data_arb wr_data", false,-1, 1,0);
        tracep->declBus(c+397,"opentitan_soc_top u_uart0 u_reg u_ctrl_rxblvl wr_en_data_arb gen_w unused_q", false,-1, 1,0);
        tracep->declBus(c+4958,"opentitan_soc_top u_uart0 u_reg u_ctrl_nco DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top u_uart0 u_reg u_ctrl_nco SWACCESS", false,-1, 15,0);
        tracep->declBus(c+5074,"opentitan_soc_top u_uart0 u_reg u_ctrl_nco RESVAL", false,-1, 15,0);
        tracep->declBit(c+4560,"opentitan_soc_top u_uart0 u_reg u_ctrl_nco clk_i", false,-1);
        tracep->declBit(c+4561,"opentitan_soc_top u_uart0 u_reg u_ctrl_nco rst_ni", false,-1);
        tracep->declBit(c+3947,"opentitan_soc_top u_uart0 u_reg u_ctrl_nco we", false,-1);
        tracep->declBus(c+2185,"opentitan_soc_top u_uart0 u_reg u_ctrl_nco wd", false,-1, 15,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_ctrl_nco de", false,-1);
        tracep->declBus(c+5074,"opentitan_soc_top u_uart0 u_reg u_ctrl_nco d", false,-1, 15,0);
        tracep->declBit(c+3924,"opentitan_soc_top u_uart0 u_reg u_ctrl_nco qe", false,-1);
        tracep->declBus(c+398,"opentitan_soc_top u_uart0 u_reg u_ctrl_nco q", false,-1, 15,0);
        tracep->declBus(c+398,"opentitan_soc_top u_uart0 u_reg u_ctrl_nco qs", false,-1, 15,0);
        tracep->declBit(c+3947,"opentitan_soc_top u_uart0 u_reg u_ctrl_nco wr_en", false,-1);
        tracep->declBus(c+2323,"opentitan_soc_top u_uart0 u_reg u_ctrl_nco wr_data", false,-1, 15,0);
        tracep->declBus(c+4958,"opentitan_soc_top u_uart0 u_reg u_ctrl_nco wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top u_uart0 u_reg u_ctrl_nco wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3947,"opentitan_soc_top u_uart0 u_reg u_ctrl_nco wr_en_data_arb we", false,-1);
        tracep->declBus(c+2185,"opentitan_soc_top u_uart0 u_reg u_ctrl_nco wr_en_data_arb wd", false,-1, 15,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_ctrl_nco wr_en_data_arb de", false,-1);
        tracep->declBus(c+5074,"opentitan_soc_top u_uart0 u_reg u_ctrl_nco wr_en_data_arb d", false,-1, 15,0);
        tracep->declBus(c+398,"opentitan_soc_top u_uart0 u_reg u_ctrl_nco wr_en_data_arb q", false,-1, 15,0);
        tracep->declBit(c+3947,"opentitan_soc_top u_uart0 u_reg u_ctrl_nco wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2323,"opentitan_soc_top u_uart0 u_reg u_ctrl_nco wr_en_data_arb wr_data", false,-1, 15,0);
        tracep->declBus(c+398,"opentitan_soc_top u_uart0 u_reg u_ctrl_nco wr_en_data_arb gen_w unused_q", false,-1, 15,0);
        tracep->declBus(c+4566,"opentitan_soc_top u_uart0 u_reg u_status_txfull DW", false,-1, 31,0);
        tracep->declBit(c+3689,"opentitan_soc_top u_uart0 u_reg u_status_txfull re", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_status_txfull we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_status_txfull wd", false,-1, 0,0);
        tracep->declBus(c+3637,"opentitan_soc_top u_uart0 u_reg u_status_txfull d", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_status_txfull qe", false,-1);
        tracep->declBit(c+3689,"opentitan_soc_top u_uart0 u_reg u_status_txfull qre", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_status_txfull q", false,-1, 0,0);
        tracep->declBus(c+3637,"opentitan_soc_top u_uart0 u_reg u_status_txfull qs", false,-1, 0,0);
        tracep->declBus(c+4566,"opentitan_soc_top u_uart0 u_reg u_status_rxfull DW", false,-1, 31,0);
        tracep->declBit(c+3689,"opentitan_soc_top u_uart0 u_reg u_status_rxfull re", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_status_rxfull we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_status_rxfull wd", false,-1, 0,0);
        tracep->declBus(c+3638,"opentitan_soc_top u_uart0 u_reg u_status_rxfull d", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_status_rxfull qe", false,-1);
        tracep->declBit(c+3689,"opentitan_soc_top u_uart0 u_reg u_status_rxfull qre", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_status_rxfull q", false,-1, 0,0);
        tracep->declBus(c+3638,"opentitan_soc_top u_uart0 u_reg u_status_rxfull qs", false,-1, 0,0);
        tracep->declBus(c+4566,"opentitan_soc_top u_uart0 u_reg u_status_txempty DW", false,-1, 31,0);
        tracep->declBit(c+3689,"opentitan_soc_top u_uart0 u_reg u_status_txempty re", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_status_txempty we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_status_txempty wd", false,-1, 0,0);
        tracep->declBus(c+3639,"opentitan_soc_top u_uart0 u_reg u_status_txempty d", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_status_txempty qe", false,-1);
        tracep->declBit(c+3689,"opentitan_soc_top u_uart0 u_reg u_status_txempty qre", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_status_txempty q", false,-1, 0,0);
        tracep->declBus(c+3639,"opentitan_soc_top u_uart0 u_reg u_status_txempty qs", false,-1, 0,0);
        tracep->declBus(c+4566,"opentitan_soc_top u_uart0 u_reg u_status_txidle DW", false,-1, 31,0);
        tracep->declBit(c+3689,"opentitan_soc_top u_uart0 u_reg u_status_txidle re", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_status_txidle we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_status_txidle wd", false,-1, 0,0);
        tracep->declBus(c+3640,"opentitan_soc_top u_uart0 u_reg u_status_txidle d", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_status_txidle qe", false,-1);
        tracep->declBit(c+3689,"opentitan_soc_top u_uart0 u_reg u_status_txidle qre", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_status_txidle q", false,-1, 0,0);
        tracep->declBus(c+3640,"opentitan_soc_top u_uart0 u_reg u_status_txidle qs", false,-1, 0,0);
        tracep->declBus(c+4566,"opentitan_soc_top u_uart0 u_reg u_status_rxidle DW", false,-1, 31,0);
        tracep->declBit(c+3689,"opentitan_soc_top u_uart0 u_reg u_status_rxidle re", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_status_rxidle we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_status_rxidle wd", false,-1, 0,0);
        tracep->declBus(c+3641,"opentitan_soc_top u_uart0 u_reg u_status_rxidle d", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_status_rxidle qe", false,-1);
        tracep->declBit(c+3689,"opentitan_soc_top u_uart0 u_reg u_status_rxidle qre", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_status_rxidle q", false,-1, 0,0);
        tracep->declBus(c+3641,"opentitan_soc_top u_uart0 u_reg u_status_rxidle qs", false,-1, 0,0);
        tracep->declBus(c+4566,"opentitan_soc_top u_uart0 u_reg u_status_rxempty DW", false,-1, 31,0);
        tracep->declBit(c+3689,"opentitan_soc_top u_uart0 u_reg u_status_rxempty re", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_status_rxempty we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_status_rxempty wd", false,-1, 0,0);
        tracep->declBus(c+3642,"opentitan_soc_top u_uart0 u_reg u_status_rxempty d", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_status_rxempty qe", false,-1);
        tracep->declBit(c+3689,"opentitan_soc_top u_uart0 u_reg u_status_rxempty qre", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_status_rxempty q", false,-1, 0,0);
        tracep->declBus(c+3642,"opentitan_soc_top u_uart0 u_reg u_status_rxempty qs", false,-1, 0,0);
        tracep->declBus(c+5075,"opentitan_soc_top u_uart0 u_reg u_rdata DW", false,-1, 31,0);
        tracep->declBit(c+3690,"opentitan_soc_top u_uart0 u_reg u_rdata re", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_rdata we", false,-1);
        tracep->declBus(c+4591,"opentitan_soc_top u_uart0 u_reg u_rdata wd", false,-1, 7,0);
        tracep->declBus(c+3643,"opentitan_soc_top u_uart0 u_reg u_rdata d", false,-1, 7,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_rdata qe", false,-1);
        tracep->declBit(c+3690,"opentitan_soc_top u_uart0 u_reg u_rdata qre", false,-1);
        tracep->declBus(c+4591,"opentitan_soc_top u_uart0 u_reg u_rdata q", false,-1, 7,0);
        tracep->declBus(c+3643,"opentitan_soc_top u_uart0 u_reg u_rdata qs", false,-1, 7,0);
        tracep->declBus(c+4925,"opentitan_soc_top u_uart0 u_reg u_wdata DW", false,-1, 31,0);
        tracep->declBus(c+5076,"opentitan_soc_top u_uart0 u_reg u_wdata SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4591,"opentitan_soc_top u_uart0 u_reg u_wdata RESVAL", false,-1, 7,0);
        tracep->declBit(c+4560,"opentitan_soc_top u_uart0 u_reg u_wdata clk_i", false,-1);
        tracep->declBit(c+4561,"opentitan_soc_top u_uart0 u_reg u_wdata rst_ni", false,-1);
        tracep->declBit(c+3948,"opentitan_soc_top u_uart0 u_reg u_wdata we", false,-1);
        tracep->declBus(c+2186,"opentitan_soc_top u_uart0 u_reg u_wdata wd", false,-1, 7,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_wdata de", false,-1);
        tracep->declBus(c+4591,"opentitan_soc_top u_uart0 u_reg u_wdata d", false,-1, 7,0);
        tracep->declBit(c+3570,"opentitan_soc_top u_uart0 u_reg u_wdata qe", false,-1);
        tracep->declBus(c+406,"opentitan_soc_top u_uart0 u_reg u_wdata q", false,-1, 7,0);
        tracep->declBus(c+406,"opentitan_soc_top u_uart0 u_reg u_wdata qs", false,-1, 7,0);
        tracep->declBit(c+3948,"opentitan_soc_top u_uart0 u_reg u_wdata wr_en", false,-1);
        tracep->declBus(c+2324,"opentitan_soc_top u_uart0 u_reg u_wdata wr_data", false,-1, 7,0);
        tracep->declBus(c+4925,"opentitan_soc_top u_uart0 u_reg u_wdata wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+5076,"opentitan_soc_top u_uart0 u_reg u_wdata wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3948,"opentitan_soc_top u_uart0 u_reg u_wdata wr_en_data_arb we", false,-1);
        tracep->declBus(c+2186,"opentitan_soc_top u_uart0 u_reg u_wdata wr_en_data_arb wd", false,-1, 7,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_wdata wr_en_data_arb de", false,-1);
        tracep->declBus(c+4591,"opentitan_soc_top u_uart0 u_reg u_wdata wr_en_data_arb d", false,-1, 7,0);
        tracep->declBus(c+406,"opentitan_soc_top u_uart0 u_reg u_wdata wr_en_data_arb q", false,-1, 7,0);
        tracep->declBit(c+3948,"opentitan_soc_top u_uart0 u_reg u_wdata wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2324,"opentitan_soc_top u_uart0 u_reg u_wdata wr_en_data_arb wr_data", false,-1, 7,0);
        tracep->declBus(c+406,"opentitan_soc_top u_uart0 u_reg u_wdata wr_en_data_arb gen_w unused_q", false,-1, 7,0);
        tracep->declBus(c+4855,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_rxrst DW", false,-1, 31,0);
        tracep->declBus(c+5076,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_rxrst SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_rxrst RESVAL", false,-1, 0,0);
        tracep->declBit(c+4560,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_rxrst clk_i", false,-1);
        tracep->declBit(c+4561,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_rxrst rst_ni", false,-1);
        tracep->declBit(c+3949,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_rxrst we", false,-1);
        tracep->declBus(c+2176,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_rxrst wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_rxrst de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_rxrst d", false,-1, 0,0);
        tracep->declBit(c+3571,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_rxrst qe", false,-1);
        tracep->declBus(c+330,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_rxrst q", false,-1, 0,0);
        tracep->declBus(c+330,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_rxrst qs", false,-1, 0,0);
        tracep->declBit(c+3949,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_rxrst wr_en", false,-1);
        tracep->declBus(c+2325,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_rxrst wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+5076,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3949,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb we", false,-1);
        tracep->declBus(c+2176,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+330,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3949,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2325,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+330,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_txrst DW", false,-1, 31,0);
        tracep->declBus(c+5076,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_txrst SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_txrst RESVAL", false,-1, 0,0);
        tracep->declBit(c+4560,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_txrst clk_i", false,-1);
        tracep->declBit(c+4561,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_txrst rst_ni", false,-1);
        tracep->declBit(c+3950,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_txrst we", false,-1);
        tracep->declBus(c+2177,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_txrst wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_txrst de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_txrst d", false,-1, 0,0);
        tracep->declBit(c+3572,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_txrst qe", false,-1);
        tracep->declBus(c+331,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_txrst q", false,-1, 0,0);
        tracep->declBus(c+331,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_txrst qs", false,-1, 0,0);
        tracep->declBit(c+3950,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_txrst wr_en", false,-1);
        tracep->declBus(c+2326,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_txrst wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_txrst wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+5076,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_txrst wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3950,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_txrst wr_en_data_arb we", false,-1);
        tracep->declBus(c+2177,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_txrst wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_txrst wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_txrst wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+331,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_txrst wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3950,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_txrst wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2326,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_txrst wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+331,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_txrst wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4944,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_rxilvl DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_rxilvl SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4605,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_rxilvl RESVAL", false,-1, 2,0);
        tracep->declBit(c+4560,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_rxilvl clk_i", false,-1);
        tracep->declBit(c+4561,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_rxilvl rst_ni", false,-1);
        tracep->declBit(c+3951,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_rxilvl we", false,-1);
        tracep->declBus(c+2187,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_rxilvl wd", false,-1, 2,0);
        tracep->declBit(c+3671,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_rxilvl de", false,-1);
        tracep->declBus(c+3672,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_rxilvl d", false,-1, 2,0);
        tracep->declBit(c+2354,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_rxilvl qe", false,-1);
        tracep->declBus(c+399,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_rxilvl q", false,-1, 2,0);
        tracep->declBus(c+399,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_rxilvl qs", false,-1, 2,0);
        tracep->declBit(c+4430,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_rxilvl wr_en", false,-1);
        tracep->declBus(c+4431,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_rxilvl wr_data", false,-1, 2,0);
        tracep->declBus(c+4944,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3951,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb we", false,-1);
        tracep->declBus(c+2187,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+3671,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb de", false,-1);
        tracep->declBus(c+3672,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+399,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+4430,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+4431,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+399,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+4854,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_txilvl DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_txilvl SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4590,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_txilvl RESVAL", false,-1, 1,0);
        tracep->declBit(c+4560,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_txilvl clk_i", false,-1);
        tracep->declBit(c+4561,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_txilvl rst_ni", false,-1);
        tracep->declBit(c+3952,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_txilvl we", false,-1);
        tracep->declBus(c+2188,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_txilvl wd", false,-1, 1,0);
        tracep->declBit(c+3673,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_txilvl de", false,-1);
        tracep->declBus(c+3674,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_txilvl d", false,-1, 1,0);
        tracep->declBit(c+2355,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_txilvl qe", false,-1);
        tracep->declBus(c+400,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_txilvl q", false,-1, 1,0);
        tracep->declBus(c+400,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_txilvl qs", false,-1, 1,0);
        tracep->declBit(c+4432,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_txilvl wr_en", false,-1);
        tracep->declBus(c+4433,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_txilvl wr_data", false,-1, 1,0);
        tracep->declBus(c+4854,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_txilvl wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_txilvl wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3952,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_txilvl wr_en_data_arb we", false,-1);
        tracep->declBus(c+2188,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_txilvl wr_en_data_arb wd", false,-1, 1,0);
        tracep->declBit(c+3673,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_txilvl wr_en_data_arb de", false,-1);
        tracep->declBus(c+3674,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_txilvl wr_en_data_arb d", false,-1, 1,0);
        tracep->declBus(c+400,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_txilvl wr_en_data_arb q", false,-1, 1,0);
        tracep->declBit(c+4432,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_txilvl wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+4433,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_txilvl wr_en_data_arb wr_data", false,-1, 1,0);
        tracep->declBus(c+400,"opentitan_soc_top u_uart0 u_reg u_fifo_ctrl_txilvl wr_en_data_arb gen_w unused_q", false,-1, 1,0);
        tracep->declBus(c+4952,"opentitan_soc_top u_uart0 u_reg u_fifo_status_txlvl DW", false,-1, 31,0);
        tracep->declBit(c+3691,"opentitan_soc_top u_uart0 u_reg u_fifo_status_txlvl re", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_fifo_status_txlvl we", false,-1);
        tracep->declBus(c+4632,"opentitan_soc_top u_uart0 u_reg u_fifo_status_txlvl wd", false,-1, 5,0);
        tracep->declBus(c+3644,"opentitan_soc_top u_uart0 u_reg u_fifo_status_txlvl d", false,-1, 5,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_fifo_status_txlvl qe", false,-1);
        tracep->declBit(c+3691,"opentitan_soc_top u_uart0 u_reg u_fifo_status_txlvl qre", false,-1);
        tracep->declBus(c+4632,"opentitan_soc_top u_uart0 u_reg u_fifo_status_txlvl q", false,-1, 5,0);
        tracep->declBus(c+3644,"opentitan_soc_top u_uart0 u_reg u_fifo_status_txlvl qs", false,-1, 5,0);
        tracep->declBus(c+4952,"opentitan_soc_top u_uart0 u_reg u_fifo_status_rxlvl DW", false,-1, 31,0);
        tracep->declBit(c+3691,"opentitan_soc_top u_uart0 u_reg u_fifo_status_rxlvl re", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_fifo_status_rxlvl we", false,-1);
        tracep->declBus(c+4632,"opentitan_soc_top u_uart0 u_reg u_fifo_status_rxlvl wd", false,-1, 5,0);
        tracep->declBus(c+3645,"opentitan_soc_top u_uart0 u_reg u_fifo_status_rxlvl d", false,-1, 5,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_fifo_status_rxlvl qe", false,-1);
        tracep->declBit(c+3691,"opentitan_soc_top u_uart0 u_reg u_fifo_status_rxlvl qre", false,-1);
        tracep->declBus(c+4632,"opentitan_soc_top u_uart0 u_reg u_fifo_status_rxlvl q", false,-1, 5,0);
        tracep->declBus(c+3645,"opentitan_soc_top u_uart0 u_reg u_fifo_status_rxlvl qs", false,-1, 5,0);
        tracep->declBus(c+4855,"opentitan_soc_top u_uart0 u_reg u_ovrd_txen DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top u_uart0 u_reg u_ovrd_txen SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_uart0 u_reg u_ovrd_txen RESVAL", false,-1, 0,0);
        tracep->declBit(c+4560,"opentitan_soc_top u_uart0 u_reg u_ovrd_txen clk_i", false,-1);
        tracep->declBit(c+4561,"opentitan_soc_top u_uart0 u_reg u_ovrd_txen rst_ni", false,-1);
        tracep->declBit(c+3953,"opentitan_soc_top u_uart0 u_reg u_ovrd_txen we", false,-1);
        tracep->declBus(c+2176,"opentitan_soc_top u_uart0 u_reg u_ovrd_txen wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_ovrd_txen de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_ovrd_txen d", false,-1, 0,0);
        tracep->declBit(c+3925,"opentitan_soc_top u_uart0 u_reg u_ovrd_txen qe", false,-1);
        tracep->declBus(c+401,"opentitan_soc_top u_uart0 u_reg u_ovrd_txen q", false,-1, 0,0);
        tracep->declBus(c+401,"opentitan_soc_top u_uart0 u_reg u_ovrd_txen qs", false,-1, 0,0);
        tracep->declBit(c+3953,"opentitan_soc_top u_uart0 u_reg u_ovrd_txen wr_en", false,-1);
        tracep->declBus(c+2327,"opentitan_soc_top u_uart0 u_reg u_ovrd_txen wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top u_uart0 u_reg u_ovrd_txen wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top u_uart0 u_reg u_ovrd_txen wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3953,"opentitan_soc_top u_uart0 u_reg u_ovrd_txen wr_en_data_arb we", false,-1);
        tracep->declBus(c+2176,"opentitan_soc_top u_uart0 u_reg u_ovrd_txen wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_ovrd_txen wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_ovrd_txen wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+401,"opentitan_soc_top u_uart0 u_reg u_ovrd_txen wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3953,"opentitan_soc_top u_uart0 u_reg u_ovrd_txen wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2327,"opentitan_soc_top u_uart0 u_reg u_ovrd_txen wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+401,"opentitan_soc_top u_uart0 u_reg u_ovrd_txen wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top u_uart0 u_reg u_ovrd_txval DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top u_uart0 u_reg u_ovrd_txval SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_uart0 u_reg u_ovrd_txval RESVAL", false,-1, 0,0);
        tracep->declBit(c+4560,"opentitan_soc_top u_uart0 u_reg u_ovrd_txval clk_i", false,-1);
        tracep->declBit(c+4561,"opentitan_soc_top u_uart0 u_reg u_ovrd_txval rst_ni", false,-1);
        tracep->declBit(c+3954,"opentitan_soc_top u_uart0 u_reg u_ovrd_txval we", false,-1);
        tracep->declBus(c+2177,"opentitan_soc_top u_uart0 u_reg u_ovrd_txval wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_ovrd_txval de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_ovrd_txval d", false,-1, 0,0);
        tracep->declBit(c+3926,"opentitan_soc_top u_uart0 u_reg u_ovrd_txval qe", false,-1);
        tracep->declBus(c+402,"opentitan_soc_top u_uart0 u_reg u_ovrd_txval q", false,-1, 0,0);
        tracep->declBus(c+402,"opentitan_soc_top u_uart0 u_reg u_ovrd_txval qs", false,-1, 0,0);
        tracep->declBit(c+3954,"opentitan_soc_top u_uart0 u_reg u_ovrd_txval wr_en", false,-1);
        tracep->declBus(c+2328,"opentitan_soc_top u_uart0 u_reg u_ovrd_txval wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top u_uart0 u_reg u_ovrd_txval wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top u_uart0 u_reg u_ovrd_txval wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3954,"opentitan_soc_top u_uart0 u_reg u_ovrd_txval wr_en_data_arb we", false,-1);
        tracep->declBus(c+2177,"opentitan_soc_top u_uart0 u_reg u_ovrd_txval wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_ovrd_txval wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_ovrd_txval wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+402,"opentitan_soc_top u_uart0 u_reg u_ovrd_txval wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3954,"opentitan_soc_top u_uart0 u_reg u_ovrd_txval wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2328,"opentitan_soc_top u_uart0 u_reg u_ovrd_txval wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+402,"opentitan_soc_top u_uart0 u_reg u_ovrd_txval wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+4929,"opentitan_soc_top u_uart0 u_reg u_val DW", false,-1, 31,0);
        tracep->declBit(c+3692,"opentitan_soc_top u_uart0 u_reg u_val re", false,-1);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_val we", false,-1);
        tracep->declBus(c+5074,"opentitan_soc_top u_uart0 u_reg u_val wd", false,-1, 15,0);
        tracep->declBus(c+3646,"opentitan_soc_top u_uart0 u_reg u_val d", false,-1, 15,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_val qe", false,-1);
        tracep->declBit(c+3692,"opentitan_soc_top u_uart0 u_reg u_val qre", false,-1);
        tracep->declBus(c+5074,"opentitan_soc_top u_uart0 u_reg u_val q", false,-1, 15,0);
        tracep->declBus(c+3646,"opentitan_soc_top u_uart0 u_reg u_val qs", false,-1, 15,0);
        tracep->declBus(c+4965,"opentitan_soc_top u_uart0 u_reg u_timeout_ctrl_val DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top u_uart0 u_reg u_timeout_ctrl_val SWACCESS", false,-1, 15,0);
        tracep->declBus(c+5077,"opentitan_soc_top u_uart0 u_reg u_timeout_ctrl_val RESVAL", false,-1, 23,0);
        tracep->declBit(c+4560,"opentitan_soc_top u_uart0 u_reg u_timeout_ctrl_val clk_i", false,-1);
        tracep->declBit(c+4561,"opentitan_soc_top u_uart0 u_reg u_timeout_ctrl_val rst_ni", false,-1);
        tracep->declBit(c+3955,"opentitan_soc_top u_uart0 u_reg u_timeout_ctrl_val we", false,-1);
        tracep->declBus(c+2189,"opentitan_soc_top u_uart0 u_reg u_timeout_ctrl_val wd", false,-1, 23,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_timeout_ctrl_val de", false,-1);
        tracep->declBus(c+5077,"opentitan_soc_top u_uart0 u_reg u_timeout_ctrl_val d", false,-1, 23,0);
        tracep->declBit(c+3927,"opentitan_soc_top u_uart0 u_reg u_timeout_ctrl_val qe", false,-1);
        tracep->declBus(c+403,"opentitan_soc_top u_uart0 u_reg u_timeout_ctrl_val q", false,-1, 23,0);
        tracep->declBus(c+403,"opentitan_soc_top u_uart0 u_reg u_timeout_ctrl_val qs", false,-1, 23,0);
        tracep->declBit(c+3955,"opentitan_soc_top u_uart0 u_reg u_timeout_ctrl_val wr_en", false,-1);
        tracep->declBus(c+2329,"opentitan_soc_top u_uart0 u_reg u_timeout_ctrl_val wr_data", false,-1, 23,0);
        tracep->declBus(c+4965,"opentitan_soc_top u_uart0 u_reg u_timeout_ctrl_val wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top u_uart0 u_reg u_timeout_ctrl_val wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3955,"opentitan_soc_top u_uart0 u_reg u_timeout_ctrl_val wr_en_data_arb we", false,-1);
        tracep->declBus(c+2189,"opentitan_soc_top u_uart0 u_reg u_timeout_ctrl_val wr_en_data_arb wd", false,-1, 23,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_timeout_ctrl_val wr_en_data_arb de", false,-1);
        tracep->declBus(c+5077,"opentitan_soc_top u_uart0 u_reg u_timeout_ctrl_val wr_en_data_arb d", false,-1, 23,0);
        tracep->declBus(c+403,"opentitan_soc_top u_uart0 u_reg u_timeout_ctrl_val wr_en_data_arb q", false,-1, 23,0);
        tracep->declBit(c+3955,"opentitan_soc_top u_uart0 u_reg u_timeout_ctrl_val wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2329,"opentitan_soc_top u_uart0 u_reg u_timeout_ctrl_val wr_en_data_arb wr_data", false,-1, 23,0);
        tracep->declBus(c+403,"opentitan_soc_top u_uart0 u_reg u_timeout_ctrl_val wr_en_data_arb gen_w unused_q", false,-1, 23,0);
        tracep->declBus(c+4855,"opentitan_soc_top u_uart0 u_reg u_timeout_ctrl_en DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top u_uart0 u_reg u_timeout_ctrl_en SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4573,"opentitan_soc_top u_uart0 u_reg u_timeout_ctrl_en RESVAL", false,-1, 0,0);
        tracep->declBit(c+4560,"opentitan_soc_top u_uart0 u_reg u_timeout_ctrl_en clk_i", false,-1);
        tracep->declBit(c+4561,"opentitan_soc_top u_uart0 u_reg u_timeout_ctrl_en rst_ni", false,-1);
        tracep->declBit(c+3956,"opentitan_soc_top u_uart0 u_reg u_timeout_ctrl_en we", false,-1);
        tracep->declBus(c+2190,"opentitan_soc_top u_uart0 u_reg u_timeout_ctrl_en wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_timeout_ctrl_en de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_timeout_ctrl_en d", false,-1, 0,0);
        tracep->declBit(c+3928,"opentitan_soc_top u_uart0 u_reg u_timeout_ctrl_en qe", false,-1);
        tracep->declBus(c+404,"opentitan_soc_top u_uart0 u_reg u_timeout_ctrl_en q", false,-1, 0,0);
        tracep->declBus(c+404,"opentitan_soc_top u_uart0 u_reg u_timeout_ctrl_en qs", false,-1, 0,0);
        tracep->declBit(c+3956,"opentitan_soc_top u_uart0 u_reg u_timeout_ctrl_en wr_en", false,-1);
        tracep->declBus(c+2330,"opentitan_soc_top u_uart0 u_reg u_timeout_ctrl_en wr_data", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top u_uart0 u_reg u_timeout_ctrl_en wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4927,"opentitan_soc_top u_uart0 u_reg u_timeout_ctrl_en wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+3956,"opentitan_soc_top u_uart0 u_reg u_timeout_ctrl_en wr_en_data_arb we", false,-1);
        tracep->declBus(c+2190,"opentitan_soc_top u_uart0 u_reg u_timeout_ctrl_en wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+4571,"opentitan_soc_top u_uart0 u_reg u_timeout_ctrl_en wr_en_data_arb de", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top u_uart0 u_reg u_timeout_ctrl_en wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+404,"opentitan_soc_top u_uart0 u_reg u_timeout_ctrl_en wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+3956,"opentitan_soc_top u_uart0 u_reg u_timeout_ctrl_en wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2330,"opentitan_soc_top u_uart0 u_reg u_timeout_ctrl_en wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+404,"opentitan_soc_top u_uart0 u_reg u_timeout_ctrl_en wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBit(c+4560,"opentitan_soc_top u_uart0 uart_core clk_i", false,-1);
        tracep->declBit(c+4561,"opentitan_soc_top u_uart0 uart_core rst_ni", false,-1);
        tracep->declBit(c+3989,"opentitan_soc_top u_uart0 uart_core reg2hw\014 intr_state\014 tx_watermark\014 q", false,-1);
        tracep->declBit(c+3990,"opentitan_soc_top u_uart0 uart_core reg2hw\014 intr_state\014 rx_watermark\014 q", false,-1);
        tracep->declBit(c+3991,"opentitan_soc_top u_uart0 uart_core reg2hw\014 intr_state\014 tx_empty\014 q", false,-1);
        tracep->declBit(c+3992,"opentitan_soc_top u_uart0 uart_core reg2hw\014 intr_state\014 rx_overflow\014 q", false,-1);
        tracep->declBit(c+3993,"opentitan_soc_top u_uart0 uart_core reg2hw\014 intr_state\014 rx_frame_err\014 q", false,-1);
        tracep->declBit(c+3994,"opentitan_soc_top u_uart0 uart_core reg2hw\014 intr_state\014 rx_break_err\014 q", false,-1);
        tracep->declBit(c+3995,"opentitan_soc_top u_uart0 uart_core reg2hw\014 intr_state\014 rx_timeout\014 q", false,-1);
        tracep->declBit(c+3996,"opentitan_soc_top u_uart0 uart_core reg2hw\014 intr_state\014 rx_parity_err\014 q", false,-1);
        tracep->declBit(c+3997,"opentitan_soc_top u_uart0 uart_core reg2hw\014 intr_enable\014 tx_watermark\014 q", false,-1);
        tracep->declBit(c+3998,"opentitan_soc_top u_uart0 uart_core reg2hw\014 intr_enable\014 rx_watermark\014 q", false,-1);
        tracep->declBit(c+3999,"opentitan_soc_top u_uart0 uart_core reg2hw\014 intr_enable\014 tx_empty\014 q", false,-1);
        tracep->declBit(c+4000,"opentitan_soc_top u_uart0 uart_core reg2hw\014 intr_enable\014 rx_overflow\014 q", false,-1);
        tracep->declBit(c+4001,"opentitan_soc_top u_uart0 uart_core reg2hw\014 intr_enable\014 rx_frame_err\014 q", false,-1);
        tracep->declBit(c+4002,"opentitan_soc_top u_uart0 uart_core reg2hw\014 intr_enable\014 rx_break_err\014 q", false,-1);
        tracep->declBit(c+4003,"opentitan_soc_top u_uart0 uart_core reg2hw\014 intr_enable\014 rx_timeout\014 q", false,-1);
        tracep->declBit(c+4004,"opentitan_soc_top u_uart0 uart_core reg2hw\014 intr_enable\014 rx_parity_err\014 q", false,-1);
        tracep->declBit(c+4005,"opentitan_soc_top u_uart0 uart_core reg2hw\014 intr_test\014 tx_watermark\014 q", false,-1);
        tracep->declBit(c+4006,"opentitan_soc_top u_uart0 uart_core reg2hw\014 intr_test\014 tx_watermark\014 qe", false,-1);
        tracep->declBit(c+4007,"opentitan_soc_top u_uart0 uart_core reg2hw\014 intr_test\014 rx_watermark\014 q", false,-1);
        tracep->declBit(c+4008,"opentitan_soc_top u_uart0 uart_core reg2hw\014 intr_test\014 rx_watermark\014 qe", false,-1);
        tracep->declBit(c+4009,"opentitan_soc_top u_uart0 uart_core reg2hw\014 intr_test\014 tx_empty\014 q", false,-1);
        tracep->declBit(c+4010,"opentitan_soc_top u_uart0 uart_core reg2hw\014 intr_test\014 tx_empty\014 qe", false,-1);
        tracep->declBit(c+4011,"opentitan_soc_top u_uart0 uart_core reg2hw\014 intr_test\014 rx_overflow\014 q", false,-1);
        tracep->declBit(c+4012,"opentitan_soc_top u_uart0 uart_core reg2hw\014 intr_test\014 rx_overflow\014 qe", false,-1);
        tracep->declBit(c+4013,"opentitan_soc_top u_uart0 uart_core reg2hw\014 intr_test\014 rx_frame_err\014 q", false,-1);
        tracep->declBit(c+4014,"opentitan_soc_top u_uart0 uart_core reg2hw\014 intr_test\014 rx_frame_err\014 qe", false,-1);
        tracep->declBit(c+4015,"opentitan_soc_top u_uart0 uart_core reg2hw\014 intr_test\014 rx_break_err\014 q", false,-1);
        tracep->declBit(c+4016,"opentitan_soc_top u_uart0 uart_core reg2hw\014 intr_test\014 rx_break_err\014 qe", false,-1);
        tracep->declBit(c+4017,"opentitan_soc_top u_uart0 uart_core reg2hw\014 intr_test\014 rx_timeout\014 q", false,-1);
        tracep->declBit(c+4018,"opentitan_soc_top u_uart0 uart_core reg2hw\014 intr_test\014 rx_timeout\014 qe", false,-1);
        tracep->declBit(c+4019,"opentitan_soc_top u_uart0 uart_core reg2hw\014 intr_test\014 rx_parity_err\014 q", false,-1);
        tracep->declBit(c+4020,"opentitan_soc_top u_uart0 uart_core reg2hw\014 intr_test\014 rx_parity_err\014 qe", false,-1);
        tracep->declBit(c+4021,"opentitan_soc_top u_uart0 uart_core reg2hw\014 ctrl\014 tx\014 q", false,-1);
        tracep->declBit(c+4022,"opentitan_soc_top u_uart0 uart_core reg2hw\014 ctrl\014 rx\014 q", false,-1);
        tracep->declBit(c+4023,"opentitan_soc_top u_uart0 uart_core reg2hw\014 ctrl\014 nf\014 q", false,-1);
        tracep->declBit(c+4024,"opentitan_soc_top u_uart0 uart_core reg2hw\014 ctrl\014 slpbk\014 q", false,-1);
        tracep->declBit(c+4025,"opentitan_soc_top u_uart0 uart_core reg2hw\014 ctrl\014 llpbk\014 q", false,-1);
        tracep->declBit(c+4026,"opentitan_soc_top u_uart0 uart_core reg2hw\014 ctrl\014 parity_en\014 q", false,-1);
        tracep->declBit(c+4027,"opentitan_soc_top u_uart0 uart_core reg2hw\014 ctrl\014 parity_odd\014 q", false,-1);
        tracep->declBus(c+4028,"opentitan_soc_top u_uart0 uart_core reg2hw\014 ctrl\014 rxblvl\014 q", false,-1, 1,0);
        tracep->declBus(c+4029,"opentitan_soc_top u_uart0 uart_core reg2hw\014 ctrl\014 nco\014 q", false,-1, 15,0);
        tracep->declBit(c+4030,"opentitan_soc_top u_uart0 uart_core reg2hw\014 status\014 txfull\014 q", false,-1);
        tracep->declBit(c+4031,"opentitan_soc_top u_uart0 uart_core reg2hw\014 status\014 txfull\014 re", false,-1);
        tracep->declBit(c+4032,"opentitan_soc_top u_uart0 uart_core reg2hw\014 status\014 rxfull\014 q", false,-1);
        tracep->declBit(c+4033,"opentitan_soc_top u_uart0 uart_core reg2hw\014 status\014 rxfull\014 re", false,-1);
        tracep->declBit(c+4034,"opentitan_soc_top u_uart0 uart_core reg2hw\014 status\014 txempty\014 q", false,-1);
        tracep->declBit(c+4035,"opentitan_soc_top u_uart0 uart_core reg2hw\014 status\014 txempty\014 re", false,-1);
        tracep->declBit(c+4036,"opentitan_soc_top u_uart0 uart_core reg2hw\014 status\014 txidle\014 q", false,-1);
        tracep->declBit(c+4037,"opentitan_soc_top u_uart0 uart_core reg2hw\014 status\014 txidle\014 re", false,-1);
        tracep->declBit(c+4038,"opentitan_soc_top u_uart0 uart_core reg2hw\014 status\014 rxidle\014 q", false,-1);
        tracep->declBit(c+4039,"opentitan_soc_top u_uart0 uart_core reg2hw\014 status\014 rxidle\014 re", false,-1);
        tracep->declBit(c+4040,"opentitan_soc_top u_uart0 uart_core reg2hw\014 status\014 rxempty\014 q", false,-1);
        tracep->declBit(c+4041,"opentitan_soc_top u_uart0 uart_core reg2hw\014 status\014 rxempty\014 re", false,-1);
        tracep->declBus(c+4042,"opentitan_soc_top u_uart0 uart_core reg2hw\014 rdata\014 q", false,-1, 7,0);
        tracep->declBit(c+4043,"opentitan_soc_top u_uart0 uart_core reg2hw\014 rdata\014 re", false,-1);
        tracep->declBus(c+4044,"opentitan_soc_top u_uart0 uart_core reg2hw\014 wdata\014 q", false,-1, 7,0);
        tracep->declBit(c+4045,"opentitan_soc_top u_uart0 uart_core reg2hw\014 wdata\014 qe", false,-1);
        tracep->declBit(c+4046,"opentitan_soc_top u_uart0 uart_core reg2hw\014 fifo_ctrl\014 rxrst\014 q", false,-1);
        tracep->declBit(c+4047,"opentitan_soc_top u_uart0 uart_core reg2hw\014 fifo_ctrl\014 rxrst\014 qe", false,-1);
        tracep->declBit(c+4048,"opentitan_soc_top u_uart0 uart_core reg2hw\014 fifo_ctrl\014 txrst\014 q", false,-1);
        tracep->declBit(c+4049,"opentitan_soc_top u_uart0 uart_core reg2hw\014 fifo_ctrl\014 txrst\014 qe", false,-1);
        tracep->declBus(c+4050,"opentitan_soc_top u_uart0 uart_core reg2hw\014 fifo_ctrl\014 rxilvl\014 q", false,-1, 2,0);
        tracep->declBit(c+4051,"opentitan_soc_top u_uart0 uart_core reg2hw\014 fifo_ctrl\014 rxilvl\014 qe", false,-1);
        tracep->declBus(c+4052,"opentitan_soc_top u_uart0 uart_core reg2hw\014 fifo_ctrl\014 txilvl\014 q", false,-1, 1,0);
        tracep->declBit(c+4053,"opentitan_soc_top u_uart0 uart_core reg2hw\014 fifo_ctrl\014 txilvl\014 qe", false,-1);
        tracep->declBit(c+4054,"opentitan_soc_top u_uart0 uart_core reg2hw\014 ovrd\014 txen\014 q", false,-1);
        tracep->declBit(c+4055,"opentitan_soc_top u_uart0 uart_core reg2hw\014 ovrd\014 txval\014 q", false,-1);
        tracep->declBus(c+4056,"opentitan_soc_top u_uart0 uart_core reg2hw\014 timeout_ctrl\014 val\014 q", false,-1, 23,0);
        tracep->declBit(c+4057,"opentitan_soc_top u_uart0 uart_core reg2hw\014 timeout_ctrl\014 en\014 q", false,-1);
        tracep->declBit(c+3607,"opentitan_soc_top u_uart0 uart_core hw2reg\014 intr_state\014 tx_watermark\014 d", false,-1);
        tracep->declBit(c+3608,"opentitan_soc_top u_uart0 uart_core hw2reg\014 intr_state\014 tx_watermark\014 de", false,-1);
        tracep->declBit(c+3609,"opentitan_soc_top u_uart0 uart_core hw2reg\014 intr_state\014 rx_watermark\014 d", false,-1);
        tracep->declBit(c+3610,"opentitan_soc_top u_uart0 uart_core hw2reg\014 intr_state\014 rx_watermark\014 de", false,-1);
        tracep->declBit(c+3611,"opentitan_soc_top u_uart0 uart_core hw2reg\014 intr_state\014 tx_empty\014 d", false,-1);
        tracep->declBit(c+3612,"opentitan_soc_top u_uart0 uart_core hw2reg\014 intr_state\014 tx_empty\014 de", false,-1);
        tracep->declBit(c+3613,"opentitan_soc_top u_uart0 uart_core hw2reg\014 intr_state\014 rx_overflow\014 d", false,-1);
        tracep->declBit(c+3614,"opentitan_soc_top u_uart0 uart_core hw2reg\014 intr_state\014 rx_overflow\014 de", false,-1);
        tracep->declBit(c+3615,"opentitan_soc_top u_uart0 uart_core hw2reg\014 intr_state\014 rx_frame_err\014 d", false,-1);
        tracep->declBit(c+3616,"opentitan_soc_top u_uart0 uart_core hw2reg\014 intr_state\014 rx_frame_err\014 de", false,-1);
        tracep->declBit(c+3617,"opentitan_soc_top u_uart0 uart_core hw2reg\014 intr_state\014 rx_break_err\014 d", false,-1);
        tracep->declBit(c+3618,"opentitan_soc_top u_uart0 uart_core hw2reg\014 intr_state\014 rx_break_err\014 de", false,-1);
        tracep->declBit(c+3619,"opentitan_soc_top u_uart0 uart_core hw2reg\014 intr_state\014 rx_timeout\014 d", false,-1);
        tracep->declBit(c+3620,"opentitan_soc_top u_uart0 uart_core hw2reg\014 intr_state\014 rx_timeout\014 de", false,-1);
        tracep->declBit(c+3621,"opentitan_soc_top u_uart0 uart_core hw2reg\014 intr_state\014 rx_parity_err\014 d", false,-1);
        tracep->declBit(c+3622,"opentitan_soc_top u_uart0 uart_core hw2reg\014 intr_state\014 rx_parity_err\014 de", false,-1);
        tracep->declBit(c+3623,"opentitan_soc_top u_uart0 uart_core hw2reg\014 status\014 txfull\014 d", false,-1);
        tracep->declBit(c+3624,"opentitan_soc_top u_uart0 uart_core hw2reg\014 status\014 rxfull\014 d", false,-1);
        tracep->declBit(c+3625,"opentitan_soc_top u_uart0 uart_core hw2reg\014 status\014 txempty\014 d", false,-1);
        tracep->declBit(c+3626,"opentitan_soc_top u_uart0 uart_core hw2reg\014 status\014 txidle\014 d", false,-1);
        tracep->declBit(c+3627,"opentitan_soc_top u_uart0 uart_core hw2reg\014 status\014 rxidle\014 d", false,-1);
        tracep->declBit(c+3628,"opentitan_soc_top u_uart0 uart_core hw2reg\014 status\014 rxempty\014 d", false,-1);
        tracep->declBus(c+3629,"opentitan_soc_top u_uart0 uart_core hw2reg\014 rdata\014 d", false,-1, 7,0);
        tracep->declBus(c+3630,"opentitan_soc_top u_uart0 uart_core hw2reg\014 fifo_ctrl\014 rxilvl\014 d", false,-1, 2,0);
        tracep->declBit(c+3631,"opentitan_soc_top u_uart0 uart_core hw2reg\014 fifo_ctrl\014 rxilvl\014 de", false,-1);
        tracep->declBus(c+3632,"opentitan_soc_top u_uart0 uart_core hw2reg\014 fifo_ctrl\014 txilvl\014 d", false,-1, 1,0);
        tracep->declBit(c+3633,"opentitan_soc_top u_uart0 uart_core hw2reg\014 fifo_ctrl\014 txilvl\014 de", false,-1);
        tracep->declBus(c+3634,"opentitan_soc_top u_uart0 uart_core hw2reg\014 fifo_status\014 txlvl\014 d", false,-1, 5,0);
        tracep->declBus(c+3635,"opentitan_soc_top u_uart0 uart_core hw2reg\014 fifo_status\014 rxlvl\014 d", false,-1, 5,0);
        tracep->declBus(c+3636,"opentitan_soc_top u_uart0 uart_core hw2reg\014 val\014 d", false,-1, 15,0);
        tracep->declBit(c+4168,"opentitan_soc_top u_uart0 uart_core rx", false,-1);
        tracep->declBit(c+4167,"opentitan_soc_top u_uart0 uart_core tx", false,-1);
        tracep->declBit(c+3349,"opentitan_soc_top u_uart0 uart_core intr_tx_watermark_o", false,-1);
        tracep->declBit(c+3350,"opentitan_soc_top u_uart0 uart_core intr_rx_watermark_o", false,-1);
        tracep->declBit(c+3351,"opentitan_soc_top u_uart0 uart_core intr_tx_empty_o", false,-1);
        tracep->declBit(c+3352,"opentitan_soc_top u_uart0 uart_core intr_rx_overflow_o", false,-1);
        tracep->declBit(c+3353,"opentitan_soc_top u_uart0 uart_core intr_rx_frame_err_o", false,-1);
        tracep->declBit(c+3354,"opentitan_soc_top u_uart0 uart_core intr_rx_break_err_o", false,-1);
        tracep->declBit(c+3355,"opentitan_soc_top u_uart0 uart_core intr_rx_timeout_o", false,-1);
        tracep->declBit(c+3356,"opentitan_soc_top u_uart0 uart_core intr_rx_parity_err_o", false,-1);
        tracep->declBus(c+4958,"opentitan_soc_top u_uart0 uart_core NcoWidth", false,-1, 31,0);
        tracep->declBus(c+2356,"opentitan_soc_top u_uart0 uart_core rx_val_q", false,-1, 15,0);
        tracep->declBus(c+4434,"opentitan_soc_top u_uart0 uart_core uart_rdata", false,-1, 7,0);
        tracep->declBit(c+3573,"opentitan_soc_top u_uart0 uart_core tick_baud_x16", false,-1);
        tracep->declBit(c+3589,"opentitan_soc_top u_uart0 uart_core rx_tick_baud", false,-1);
        tracep->declBus(c+3590,"opentitan_soc_top u_uart0 uart_core tx_fifo_depth", false,-1, 5,0);
        tracep->declBus(c+3591,"opentitan_soc_top u_uart0 uart_core rx_fifo_depth", false,-1, 5,0);
        tracep->declBus(c+2357,"opentitan_soc_top u_uart0 uart_core rx_fifo_depth_prev_q", false,-1, 5,0);
        tracep->declBus(c+4435,"opentitan_soc_top u_uart0 uart_core rx_timeout_count_d", false,-1, 23,0);
        tracep->declBus(c+2358,"opentitan_soc_top u_uart0 uart_core rx_timeout_count_q", false,-1, 23,0);
        tracep->declBus(c+4067,"opentitan_soc_top u_uart0 uart_core uart_rxto_val", false,-1, 23,0);
        tracep->declBit(c+4436,"opentitan_soc_top u_uart0 uart_core rx_fifo_depth_changed", false,-1);
        tracep->declBit(c+4068,"opentitan_soc_top u_uart0 uart_core uart_rxto_en", false,-1);
        tracep->declBit(c+4069,"opentitan_soc_top u_uart0 uart_core tx_enable", false,-1);
        tracep->declBit(c+4070,"opentitan_soc_top u_uart0 uart_core rx_enable", false,-1);
        tracep->declBit(c+4071,"opentitan_soc_top u_uart0 uart_core sys_loopback", false,-1);
        tracep->declBit(c+4072,"opentitan_soc_top u_uart0 uart_core line_loopback", false,-1);
        tracep->declBit(c+4073,"opentitan_soc_top u_uart0 uart_core rxnf_enable", false,-1);
        tracep->declBit(c+4074,"opentitan_soc_top u_uart0 uart_core uart_fifo_rxrst", false,-1);
        tracep->declBit(c+4075,"opentitan_soc_top u_uart0 uart_core uart_fifo_txrst", false,-1);
        tracep->declBus(c+4076,"opentitan_soc_top u_uart0 uart_core uart_fifo_rxilvl", false,-1, 2,0);
        tracep->declBus(c+4077,"opentitan_soc_top u_uart0 uart_core uart_fifo_txilvl", false,-1, 1,0);
        tracep->declBit(c+4078,"opentitan_soc_top u_uart0 uart_core ovrd_tx_en", false,-1);
        tracep->declBit(c+4079,"opentitan_soc_top u_uart0 uart_core ovrd_tx_val", false,-1);
        tracep->declBus(c+3592,"opentitan_soc_top u_uart0 uart_core tx_fifo_data", false,-1, 7,0);
        tracep->declBit(c+4080,"opentitan_soc_top u_uart0 uart_core tx_fifo_rready", false,-1);
        tracep->declBit(c+3593,"opentitan_soc_top u_uart0 uart_core tx_fifo_rvalid", false,-1);
        tracep->declBit(c+3594,"opentitan_soc_top u_uart0 uart_core tx_fifo_wready", false,-1);
        tracep->declBit(c+4081,"opentitan_soc_top u_uart0 uart_core tx_uart_idle", false,-1);
        tracep->declBit(c+3595,"opentitan_soc_top u_uart0 uart_core tx_out", false,-1);
        tracep->declBit(c+2359,"opentitan_soc_top u_uart0 uart_core tx_out_q", false,-1);
        tracep->declBus(c+4082,"opentitan_soc_top u_uart0 uart_core rx_fifo_data", false,-1, 7,0);
        tracep->declBit(c+2360,"opentitan_soc_top u_uart0 uart_core rx_valid", false,-1);
        tracep->declBit(c+4083,"opentitan_soc_top u_uart0 uart_core rx_fifo_wvalid", false,-1);
        tracep->declBit(c+3596,"opentitan_soc_top u_uart0 uart_core rx_fifo_rvalid", false,-1);
        tracep->declBit(c+3597,"opentitan_soc_top u_uart0 uart_core rx_fifo_wready", false,-1);
        tracep->declBit(c+2361,"opentitan_soc_top u_uart0 uart_core rx_uart_idle", false,-1);
        tracep->declBit(c+3598,"opentitan_soc_top u_uart0 uart_core rx_sync", false,-1);
        tracep->declBit(c+4084,"opentitan_soc_top u_uart0 uart_core rx_in", false,-1);
        tracep->declBit(c+4085,"opentitan_soc_top u_uart0 uart_core break_err", false,-1);
        tracep->declBus(c+4086,"opentitan_soc_top u_uart0 uart_core allzero_cnt_d", false,-1, 4,0);
        tracep->declBus(c+2362,"opentitan_soc_top u_uart0 uart_core allzero_cnt_q", false,-1, 4,0);
        tracep->declBit(c+3675,"opentitan_soc_top u_uart0 uart_core allzero_err", false,-1);
        tracep->declBit(c+4437,"opentitan_soc_top u_uart0 uart_core not_allzero_char", false,-1);
        tracep->declBit(c+4438,"opentitan_soc_top u_uart0 uart_core event_tx_watermark", false,-1);
        tracep->declBit(c+4439,"opentitan_soc_top u_uart0 uart_core event_rx_watermark", false,-1);
        tracep->declBit(c+4440,"opentitan_soc_top u_uart0 uart_core event_tx_empty", false,-1);
        tracep->declBit(c+3676,"opentitan_soc_top u_uart0 uart_core event_rx_overflow", false,-1);
        tracep->declBit(c+3599,"opentitan_soc_top u_uart0 uart_core event_rx_frame_err", false,-1);
        tracep->declBit(c+4087,"opentitan_soc_top u_uart0 uart_core event_rx_break_err", false,-1);
        tracep->declBit(c+4088,"opentitan_soc_top u_uart0 uart_core event_rx_timeout", false,-1);
        tracep->declBit(c+4089,"opentitan_soc_top u_uart0 uart_core event_rx_parity_err", false,-1);
        tracep->declBit(c+4090,"opentitan_soc_top u_uart0 uart_core tx_watermark_d", false,-1);
        tracep->declBit(c+2363,"opentitan_soc_top u_uart0 uart_core tx_watermark_prev_q", false,-1);
        tracep->declBit(c+4091,"opentitan_soc_top u_uart0 uart_core rx_watermark_d", false,-1);
        tracep->declBit(c+2364,"opentitan_soc_top u_uart0 uart_core rx_watermark_prev_q", false,-1);
        tracep->declBit(c+2365,"opentitan_soc_top u_uart0 uart_core tx_uart_idle_q", false,-1);
        tracep->declBit(c+2366,"opentitan_soc_top u_uart0 uart_core break_st_q", false,-1);
        tracep->declBus(c+3574,"opentitan_soc_top u_uart0 uart_core nco_sum_q", false,-1, 16,0);
        tracep->declBit(c+3600,"opentitan_soc_top u_uart0 uart_core rx_sync_q1", false,-1);
        tracep->declBit(c+3575,"opentitan_soc_top u_uart0 uart_core rx_sync_q2", false,-1);
        tracep->declBit(c+4441,"opentitan_soc_top u_uart0 uart_core rx_in_mx", false,-1);
        tracep->declBit(c+4442,"opentitan_soc_top u_uart0 uart_core rx_in_maj", false,-1);
        tracep->declBus(c+5075,"opentitan_soc_top u_uart0 uart_core u_uart_txfifo Width", false,-1, 31,0);
        tracep->declBit(c+4562,"opentitan_soc_top u_uart0 uart_core u_uart_txfifo Pass", false,-1);
        tracep->declBus(c+4921,"opentitan_soc_top u_uart0 uart_core u_uart_txfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top u_uart0 uart_core u_uart_txfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4922,"opentitan_soc_top u_uart0 uart_core u_uart_txfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4560,"opentitan_soc_top u_uart0 uart_core u_uart_txfifo clk_i", false,-1);
        tracep->declBit(c+4561,"opentitan_soc_top u_uart0 uart_core u_uart_txfifo rst_ni", false,-1);
        tracep->declBit(c+4075,"opentitan_soc_top u_uart0 uart_core u_uart_txfifo clr_i", false,-1);
        tracep->declBit(c+4092,"opentitan_soc_top u_uart0 uart_core u_uart_txfifo wvalid_i", false,-1);
        tracep->declBit(c+3594,"opentitan_soc_top u_uart0 uart_core u_uart_txfifo wready_o", false,-1);
        tracep->declBus(c+4093,"opentitan_soc_top u_uart0 uart_core u_uart_txfifo wdata_i", false,-1, 7,0);
        tracep->declBit(c+3593,"opentitan_soc_top u_uart0 uart_core u_uart_txfifo rvalid_o", false,-1);
        tracep->declBit(c+4080,"opentitan_soc_top u_uart0 uart_core u_uart_txfifo rready_i", false,-1);
        tracep->declBus(c+3592,"opentitan_soc_top u_uart0 uart_core u_uart_txfifo rdata_o", false,-1, 7,0);
        tracep->declBus(c+3590,"opentitan_soc_top u_uart0 uart_core u_uart_txfifo depth_o", false,-1, 5,0);
        tracep->declBus(c+4942,"opentitan_soc_top u_uart0 uart_core u_uart_txfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+4952,"opentitan_soc_top u_uart0 uart_core u_uart_txfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+3576,"opentitan_soc_top u_uart0 uart_core u_uart_txfifo gen_normal_fifo fifo_wptr", false,-1, 5,0);
        tracep->declBus(c+2433,"opentitan_soc_top u_uart0 uart_core u_uart_txfifo gen_normal_fifo fifo_rptr", false,-1, 5,0);
        tracep->declBit(c+4094,"opentitan_soc_top u_uart0 uart_core u_uart_txfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+3677,"opentitan_soc_top u_uart0 uart_core u_uart_txfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+3601,"opentitan_soc_top u_uart0 uart_core u_uart_txfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+3602,"opentitan_soc_top u_uart0 uart_core u_uart_txfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+3601,"opentitan_soc_top u_uart0 uart_core u_uart_txfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+3577,"opentitan_soc_top u_uart0 uart_core u_uart_txfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+2434,"opentitan_soc_top u_uart0 uart_core u_uart_txfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+3578,"opentitan_soc_top u_uart0 uart_core u_uart_txfifo gen_normal_fifo wptr_value", false,-1, 4,0);
        tracep->declBus(c+2435,"opentitan_soc_top u_uart0 uart_core u_uart_txfifo gen_normal_fifo rptr_value", false,-1, 4,0);
        tracep->declBus(c+2369,"opentitan_soc_top u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(0)", false,-1, 7,0);
        tracep->declBus(c+2370,"opentitan_soc_top u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(1)", false,-1, 7,0);
        tracep->declBus(c+2371,"opentitan_soc_top u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(2)", false,-1, 7,0);
        tracep->declBus(c+2372,"opentitan_soc_top u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(3)", false,-1, 7,0);
        tracep->declBus(c+2373,"opentitan_soc_top u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(4)", false,-1, 7,0);
        tracep->declBus(c+2374,"opentitan_soc_top u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(5)", false,-1, 7,0);
        tracep->declBus(c+2375,"opentitan_soc_top u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(6)", false,-1, 7,0);
        tracep->declBus(c+2376,"opentitan_soc_top u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(7)", false,-1, 7,0);
        tracep->declBus(c+2377,"opentitan_soc_top u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(8)", false,-1, 7,0);
        tracep->declBus(c+2378,"opentitan_soc_top u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(9)", false,-1, 7,0);
        tracep->declBus(c+2379,"opentitan_soc_top u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(10)", false,-1, 7,0);
        tracep->declBus(c+2380,"opentitan_soc_top u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(11)", false,-1, 7,0);
        tracep->declBus(c+2381,"opentitan_soc_top u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(12)", false,-1, 7,0);
        tracep->declBus(c+2382,"opentitan_soc_top u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(13)", false,-1, 7,0);
        tracep->declBus(c+2383,"opentitan_soc_top u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(14)", false,-1, 7,0);
        tracep->declBus(c+2384,"opentitan_soc_top u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(15)", false,-1, 7,0);
        tracep->declBus(c+2385,"opentitan_soc_top u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(16)", false,-1, 7,0);
        tracep->declBus(c+2386,"opentitan_soc_top u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(17)", false,-1, 7,0);
        tracep->declBus(c+2387,"opentitan_soc_top u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(18)", false,-1, 7,0);
        tracep->declBus(c+2388,"opentitan_soc_top u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(19)", false,-1, 7,0);
        tracep->declBus(c+2389,"opentitan_soc_top u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(20)", false,-1, 7,0);
        tracep->declBus(c+2390,"opentitan_soc_top u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(21)", false,-1, 7,0);
        tracep->declBus(c+2391,"opentitan_soc_top u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(22)", false,-1, 7,0);
        tracep->declBus(c+2392,"opentitan_soc_top u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(23)", false,-1, 7,0);
        tracep->declBus(c+2393,"opentitan_soc_top u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(24)", false,-1, 7,0);
        tracep->declBus(c+2394,"opentitan_soc_top u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(25)", false,-1, 7,0);
        tracep->declBus(c+2395,"opentitan_soc_top u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(26)", false,-1, 7,0);
        tracep->declBus(c+2396,"opentitan_soc_top u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(27)", false,-1, 7,0);
        tracep->declBus(c+2397,"opentitan_soc_top u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(28)", false,-1, 7,0);
        tracep->declBus(c+2398,"opentitan_soc_top u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(29)", false,-1, 7,0);
        tracep->declBus(c+2399,"opentitan_soc_top u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(30)", false,-1, 7,0);
        tracep->declBus(c+2400,"opentitan_soc_top u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(31)", false,-1, 7,0);
        tracep->declBus(c+4443,"opentitan_soc_top u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage_rdata", false,-1, 7,0);
        tracep->declBus(c+4443,"opentitan_soc_top u_uart0 uart_core u_uart_txfifo gen_normal_fifo rdata_int", false,-1, 7,0);
        tracep->declBit(c+4560,"opentitan_soc_top u_uart0 uart_core uart_tx clk_i", false,-1);
        tracep->declBit(c+4561,"opentitan_soc_top u_uart0 uart_core uart_tx rst_ni", false,-1);
        tracep->declBit(c+4069,"opentitan_soc_top u_uart0 uart_core uart_tx tx_enable", false,-1);
        tracep->declBit(c+3573,"opentitan_soc_top u_uart0 uart_core uart_tx tick_baud_x16", false,-1);
        tracep->declBit(c+4095,"opentitan_soc_top u_uart0 uart_core uart_tx parity_enable", false,-1);
        tracep->declBit(c+4080,"opentitan_soc_top u_uart0 uart_core uart_tx wr", false,-1);
        tracep->declBit(c+3678,"opentitan_soc_top u_uart0 uart_core uart_tx wr_parity", false,-1);
        tracep->declBus(c+3592,"opentitan_soc_top u_uart0 uart_core uart_tx wr_data", false,-1, 7,0);
        tracep->declBit(c+4081,"opentitan_soc_top u_uart0 uart_core uart_tx idle", false,-1);
        tracep->declBit(c+3595,"opentitan_soc_top u_uart0 uart_core uart_tx tx", false,-1);
        tracep->declBus(c+3579,"opentitan_soc_top u_uart0 uart_core uart_tx baud_div_q", false,-1, 3,0);
        tracep->declBit(c+3580,"opentitan_soc_top u_uart0 uart_core uart_tx tick_baud_q", false,-1);
        tracep->declBus(c+2367,"opentitan_soc_top u_uart0 uart_core uart_tx bit_cnt_q", false,-1, 3,0);
        tracep->declBus(c+4096,"opentitan_soc_top u_uart0 uart_core uart_tx bit_cnt_d", false,-1, 3,0);
        tracep->declBus(c+3581,"opentitan_soc_top u_uart0 uart_core uart_tx sreg_q", false,-1, 10,0);
        tracep->declBus(c+4097,"opentitan_soc_top u_uart0 uart_core uart_tx sreg_d", false,-1, 10,0);
        tracep->declBit(c+3595,"opentitan_soc_top u_uart0 uart_core uart_tx tx_q", false,-1);
        tracep->declBit(c+4098,"opentitan_soc_top u_uart0 uart_core uart_tx tx_d", false,-1);
        tracep->declBus(c+4855,"opentitan_soc_top u_uart0 uart_core sync_rx Width", false,-1, 31,0);
        tracep->declBus(c+4953,"opentitan_soc_top u_uart0 uart_core sync_rx WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+4577,"opentitan_soc_top u_uart0 uart_core sync_rx ResetValue", false,-1, 0,0);
        tracep->declBit(c+4560,"opentitan_soc_top u_uart0 uart_core sync_rx clk_i", false,-1);
        tracep->declBit(c+4561,"opentitan_soc_top u_uart0 uart_core sync_rx rst_ni", false,-1);
        tracep->declBus(c+4168,"opentitan_soc_top u_uart0 uart_core sync_rx d_i", false,-1, 0,0);
        tracep->declBus(c+3598,"opentitan_soc_top u_uart0 uart_core sync_rx q_o", false,-1, 0,0);
        tracep->declBus(c+3603,"opentitan_soc_top u_uart0 uart_core sync_rx intq", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top u_uart0 uart_core sync_rx u_sync_1 Width", false,-1, 31,0);
        tracep->declBus(c+4953,"opentitan_soc_top u_uart0 uart_core sync_rx u_sync_1 WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+4577,"opentitan_soc_top u_uart0 uart_core sync_rx u_sync_1 ResetValue", false,-1, 0,0);
        tracep->declBit(c+4560,"opentitan_soc_top u_uart0 uart_core sync_rx u_sync_1 clk_i", false,-1);
        tracep->declBit(c+4561,"opentitan_soc_top u_uart0 uart_core sync_rx u_sync_1 rst_ni", false,-1);
        tracep->declBus(c+4168,"opentitan_soc_top u_uart0 uart_core sync_rx u_sync_1 d_i", false,-1, 0,0);
        tracep->declBus(c+3603,"opentitan_soc_top u_uart0 uart_core sync_rx u_sync_1 q_o", false,-1, 0,0);
        tracep->declBus(c+4855,"opentitan_soc_top u_uart0 uart_core sync_rx u_sync_2 Width", false,-1, 31,0);
        tracep->declBus(c+4953,"opentitan_soc_top u_uart0 uart_core sync_rx u_sync_2 WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+4577,"opentitan_soc_top u_uart0 uart_core sync_rx u_sync_2 ResetValue", false,-1, 0,0);
        tracep->declBit(c+4560,"opentitan_soc_top u_uart0 uart_core sync_rx u_sync_2 clk_i", false,-1);
        tracep->declBit(c+4561,"opentitan_soc_top u_uart0 uart_core sync_rx u_sync_2 rst_ni", false,-1);
        tracep->declBus(c+3603,"opentitan_soc_top u_uart0 uart_core sync_rx u_sync_2 d_i", false,-1, 0,0);
        tracep->declBus(c+3598,"opentitan_soc_top u_uart0 uart_core sync_rx u_sync_2 q_o", false,-1, 0,0);
        tracep->declBit(c+4560,"opentitan_soc_top u_uart0 uart_core uart_rx clk_i", false,-1);
        tracep->declBit(c+4561,"opentitan_soc_top u_uart0 uart_core uart_rx rst_ni", false,-1);
        tracep->declBit(c+4070,"opentitan_soc_top u_uart0 uart_core uart_rx rx_enable", false,-1);
        tracep->declBit(c+3573,"opentitan_soc_top u_uart0 uart_core uart_rx tick_baud_x16", false,-1);
        tracep->declBit(c+4095,"opentitan_soc_top u_uart0 uart_core uart_rx parity_enable", false,-1);
        tracep->declBit(c+4099,"opentitan_soc_top u_uart0 uart_core uart_rx parity_odd", false,-1);
        tracep->declBit(c+3589,"opentitan_soc_top u_uart0 uart_core uart_rx tick_baud", false,-1);
        tracep->declBit(c+2360,"opentitan_soc_top u_uart0 uart_core uart_rx rx_valid", false,-1);
        tracep->declBus(c+4082,"opentitan_soc_top u_uart0 uart_core uart_rx rx_data", false,-1, 7,0);
        tracep->declBit(c+2361,"opentitan_soc_top u_uart0 uart_core uart_rx idle", false,-1);
        tracep->declBit(c+3599,"opentitan_soc_top u_uart0 uart_core uart_rx frame_err", false,-1);
        tracep->declBit(c+4089,"opentitan_soc_top u_uart0 uart_core uart_rx rx_parity_err", false,-1);
        tracep->declBit(c+4084,"opentitan_soc_top u_uart0 uart_core uart_rx rx", false,-1);
        tracep->declBit(c+2360,"opentitan_soc_top u_uart0 uart_core uart_rx rx_valid_q", false,-1);
        tracep->declBus(c+2368,"opentitan_soc_top u_uart0 uart_core uart_rx sreg_q", false,-1, 10,0);
        tracep->declBus(c+4100,"opentitan_soc_top u_uart0 uart_core uart_rx sreg_d", false,-1, 10,0);
        tracep->declBus(c+3604,"opentitan_soc_top u_uart0 uart_core uart_rx bit_cnt_q", false,-1, 3,0);
        tracep->declBus(c+4101,"opentitan_soc_top u_uart0 uart_core uart_rx bit_cnt_d", false,-1, 3,0);
        tracep->declBus(c+3582,"opentitan_soc_top u_uart0 uart_core uart_rx baud_div_q", false,-1, 3,0);
        tracep->declBus(c+4102,"opentitan_soc_top u_uart0 uart_core uart_rx baud_div_d", false,-1, 3,0);
        tracep->declBit(c+4103,"opentitan_soc_top u_uart0 uart_core uart_rx tick_baud_d", false,-1);
        tracep->declBit(c+3589,"opentitan_soc_top u_uart0 uart_core uart_rx tick_baud_q", false,-1);
        tracep->declBit(c+4104,"opentitan_soc_top u_uart0 uart_core uart_rx idle_d", false,-1);
        tracep->declBit(c+2361,"opentitan_soc_top u_uart0 uart_core uart_rx idle_q", false,-1);
        tracep->declBus(c+5075,"opentitan_soc_top u_uart0 uart_core u_uart_rxfifo Width", false,-1, 31,0);
        tracep->declBit(c+4562,"opentitan_soc_top u_uart0 uart_core u_uart_rxfifo Pass", false,-1);
        tracep->declBus(c+4921,"opentitan_soc_top u_uart0 uart_core u_uart_rxfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top u_uart0 uart_core u_uart_rxfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4922,"opentitan_soc_top u_uart0 uart_core u_uart_rxfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+4560,"opentitan_soc_top u_uart0 uart_core u_uart_rxfifo clk_i", false,-1);
        tracep->declBit(c+4561,"opentitan_soc_top u_uart0 uart_core u_uart_rxfifo rst_ni", false,-1);
        tracep->declBit(c+4074,"opentitan_soc_top u_uart0 uart_core u_uart_rxfifo clr_i", false,-1);
        tracep->declBit(c+4083,"opentitan_soc_top u_uart0 uart_core u_uart_rxfifo wvalid_i", false,-1);
        tracep->declBit(c+3597,"opentitan_soc_top u_uart0 uart_core u_uart_rxfifo wready_o", false,-1);
        tracep->declBus(c+4082,"opentitan_soc_top u_uart0 uart_core u_uart_rxfifo wdata_i", false,-1, 7,0);
        tracep->declBit(c+3596,"opentitan_soc_top u_uart0 uart_core u_uart_rxfifo rvalid_o", false,-1);
        tracep->declBit(c+4105,"opentitan_soc_top u_uart0 uart_core u_uart_rxfifo rready_i", false,-1);
        tracep->declBus(c+4434,"opentitan_soc_top u_uart0 uart_core u_uart_rxfifo rdata_o", false,-1, 7,0);
        tracep->declBus(c+3591,"opentitan_soc_top u_uart0 uart_core u_uart_rxfifo depth_o", false,-1, 5,0);
        tracep->declBus(c+4942,"opentitan_soc_top u_uart0 uart_core u_uart_rxfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+4952,"opentitan_soc_top u_uart0 uart_core u_uart_rxfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+3583,"opentitan_soc_top u_uart0 uart_core u_uart_rxfifo gen_normal_fifo fifo_wptr", false,-1, 5,0);
        tracep->declBus(c+3584,"opentitan_soc_top u_uart0 uart_core u_uart_rxfifo gen_normal_fifo fifo_rptr", false,-1, 5,0);
        tracep->declBit(c+4106,"opentitan_soc_top u_uart0 uart_core u_uart_rxfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+3679,"opentitan_soc_top u_uart0 uart_core u_uart_rxfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+3605,"opentitan_soc_top u_uart0 uart_core u_uart_rxfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+3606,"opentitan_soc_top u_uart0 uart_core u_uart_rxfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+3605,"opentitan_soc_top u_uart0 uart_core u_uart_rxfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+3585,"opentitan_soc_top u_uart0 uart_core u_uart_rxfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+3586,"opentitan_soc_top u_uart0 uart_core u_uart_rxfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+3587,"opentitan_soc_top u_uart0 uart_core u_uart_rxfifo gen_normal_fifo wptr_value", false,-1, 4,0);
        tracep->declBus(c+3588,"opentitan_soc_top u_uart0 uart_core u_uart_rxfifo gen_normal_fifo rptr_value", false,-1, 4,0);
        tracep->declBus(c+2401,"opentitan_soc_top u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(0)", false,-1, 7,0);
        tracep->declBus(c+2402,"opentitan_soc_top u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(1)", false,-1, 7,0);
        tracep->declBus(c+2403,"opentitan_soc_top u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(2)", false,-1, 7,0);
        tracep->declBus(c+2404,"opentitan_soc_top u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(3)", false,-1, 7,0);
        tracep->declBus(c+2405,"opentitan_soc_top u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(4)", false,-1, 7,0);
        tracep->declBus(c+2406,"opentitan_soc_top u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(5)", false,-1, 7,0);
        tracep->declBus(c+2407,"opentitan_soc_top u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(6)", false,-1, 7,0);
        tracep->declBus(c+2408,"opentitan_soc_top u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(7)", false,-1, 7,0);
        tracep->declBus(c+2409,"opentitan_soc_top u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(8)", false,-1, 7,0);
        tracep->declBus(c+2410,"opentitan_soc_top u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(9)", false,-1, 7,0);
        tracep->declBus(c+2411,"opentitan_soc_top u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(10)", false,-1, 7,0);
        tracep->declBus(c+2412,"opentitan_soc_top u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(11)", false,-1, 7,0);
        tracep->declBus(c+2413,"opentitan_soc_top u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(12)", false,-1, 7,0);
        tracep->declBus(c+2414,"opentitan_soc_top u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(13)", false,-1, 7,0);
        tracep->declBus(c+2415,"opentitan_soc_top u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(14)", false,-1, 7,0);
        tracep->declBus(c+2416,"opentitan_soc_top u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(15)", false,-1, 7,0);
        tracep->declBus(c+2417,"opentitan_soc_top u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(16)", false,-1, 7,0);
        tracep->declBus(c+2418,"opentitan_soc_top u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(17)", false,-1, 7,0);
        tracep->declBus(c+2419,"opentitan_soc_top u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(18)", false,-1, 7,0);
        tracep->declBus(c+2420,"opentitan_soc_top u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(19)", false,-1, 7,0);
        tracep->declBus(c+2421,"opentitan_soc_top u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(20)", false,-1, 7,0);
        tracep->declBus(c+2422,"opentitan_soc_top u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(21)", false,-1, 7,0);
        tracep->declBus(c+2423,"opentitan_soc_top u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(22)", false,-1, 7,0);
        tracep->declBus(c+2424,"opentitan_soc_top u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(23)", false,-1, 7,0);
        tracep->declBus(c+2425,"opentitan_soc_top u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(24)", false,-1, 7,0);
        tracep->declBus(c+2426,"opentitan_soc_top u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(25)", false,-1, 7,0);
        tracep->declBus(c+2427,"opentitan_soc_top u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(26)", false,-1, 7,0);
        tracep->declBus(c+2428,"opentitan_soc_top u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(27)", false,-1, 7,0);
        tracep->declBus(c+2429,"opentitan_soc_top u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(28)", false,-1, 7,0);
        tracep->declBus(c+2430,"opentitan_soc_top u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(29)", false,-1, 7,0);
        tracep->declBus(c+2431,"opentitan_soc_top u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(30)", false,-1, 7,0);
        tracep->declBus(c+2432,"opentitan_soc_top u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(31)", false,-1, 7,0);
        tracep->declBus(c+4444,"opentitan_soc_top u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage_rdata", false,-1, 7,0);
        tracep->declBus(c+4444,"opentitan_soc_top u_uart0 uart_core u_uart_rxfifo gen_normal_fifo rdata_int", false,-1, 7,0);
        tracep->declBus(c+4566,"opentitan_soc_top u_uart0 uart_core intr_hw_tx_watermark Width", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top u_uart0 uart_core intr_hw_tx_watermark FlopOutput", false,-1);
        tracep->declBit(c+4560,"opentitan_soc_top u_uart0 uart_core intr_hw_tx_watermark clk_i", false,-1);
        tracep->declBit(c+4561,"opentitan_soc_top u_uart0 uart_core intr_hw_tx_watermark rst_ni", false,-1);
        tracep->declBus(c+4438,"opentitan_soc_top u_uart0 uart_core intr_hw_tx_watermark event_intr_i", false,-1, 0,0);
        tracep->declBus(c+4107,"opentitan_soc_top u_uart0 uart_core intr_hw_tx_watermark reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+4108,"opentitan_soc_top u_uart0 uart_core intr_hw_tx_watermark reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+4109,"opentitan_soc_top u_uart0 uart_core intr_hw_tx_watermark reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+4110,"opentitan_soc_top u_uart0 uart_core intr_hw_tx_watermark reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+4111,"opentitan_soc_top u_uart0 uart_core intr_hw_tx_watermark hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+4112,"opentitan_soc_top u_uart0 uart_core intr_hw_tx_watermark hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+3349,"opentitan_soc_top u_uart0 uart_core intr_hw_tx_watermark intr_o", false,-1, 0,0);
        tracep->declBus(c+4113,"opentitan_soc_top u_uart0 uart_core intr_hw_tx_watermark new_event", false,-1, 0,0);
        tracep->declBus(c+4566,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_watermark Width", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_watermark FlopOutput", false,-1);
        tracep->declBit(c+4560,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_watermark clk_i", false,-1);
        tracep->declBit(c+4561,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_watermark rst_ni", false,-1);
        tracep->declBus(c+4439,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_watermark event_intr_i", false,-1, 0,0);
        tracep->declBus(c+4114,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_watermark reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+4115,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_watermark reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+4116,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_watermark reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+4117,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_watermark reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+4118,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_watermark hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+4119,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_watermark hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+3350,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_watermark intr_o", false,-1, 0,0);
        tracep->declBus(c+4120,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_watermark new_event", false,-1, 0,0);
        tracep->declBus(c+4566,"opentitan_soc_top u_uart0 uart_core intr_hw_tx_empty Width", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top u_uart0 uart_core intr_hw_tx_empty FlopOutput", false,-1);
        tracep->declBit(c+4560,"opentitan_soc_top u_uart0 uart_core intr_hw_tx_empty clk_i", false,-1);
        tracep->declBit(c+4561,"opentitan_soc_top u_uart0 uart_core intr_hw_tx_empty rst_ni", false,-1);
        tracep->declBus(c+4440,"opentitan_soc_top u_uart0 uart_core intr_hw_tx_empty event_intr_i", false,-1, 0,0);
        tracep->declBus(c+4121,"opentitan_soc_top u_uart0 uart_core intr_hw_tx_empty reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+4122,"opentitan_soc_top u_uart0 uart_core intr_hw_tx_empty reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+4123,"opentitan_soc_top u_uart0 uart_core intr_hw_tx_empty reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+4124,"opentitan_soc_top u_uart0 uart_core intr_hw_tx_empty reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+4125,"opentitan_soc_top u_uart0 uart_core intr_hw_tx_empty hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+4126,"opentitan_soc_top u_uart0 uart_core intr_hw_tx_empty hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+3351,"opentitan_soc_top u_uart0 uart_core intr_hw_tx_empty intr_o", false,-1, 0,0);
        tracep->declBus(c+4127,"opentitan_soc_top u_uart0 uart_core intr_hw_tx_empty new_event", false,-1, 0,0);
        tracep->declBus(c+4566,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_overflow Width", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_overflow FlopOutput", false,-1);
        tracep->declBit(c+4560,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_overflow clk_i", false,-1);
        tracep->declBit(c+4561,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_overflow rst_ni", false,-1);
        tracep->declBus(c+3676,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_overflow event_intr_i", false,-1, 0,0);
        tracep->declBus(c+4128,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_overflow reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+4129,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_overflow reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+4130,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_overflow reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+4131,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_overflow reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+4132,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_overflow hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+4133,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_overflow hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+3352,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_overflow intr_o", false,-1, 0,0);
        tracep->declBus(c+4134,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_overflow new_event", false,-1, 0,0);
        tracep->declBus(c+4566,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_frame_err Width", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_frame_err FlopOutput", false,-1);
        tracep->declBit(c+4560,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_frame_err clk_i", false,-1);
        tracep->declBit(c+4561,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_frame_err rst_ni", false,-1);
        tracep->declBus(c+3599,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_frame_err event_intr_i", false,-1, 0,0);
        tracep->declBus(c+4135,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_frame_err reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+4136,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_frame_err reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+4137,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_frame_err reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+4138,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_frame_err reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+4139,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_frame_err hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+4140,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_frame_err hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+3353,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_frame_err intr_o", false,-1, 0,0);
        tracep->declBus(c+4141,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_frame_err new_event", false,-1, 0,0);
        tracep->declBus(c+4566,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_break_err Width", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_break_err FlopOutput", false,-1);
        tracep->declBit(c+4560,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_break_err clk_i", false,-1);
        tracep->declBit(c+4561,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_break_err rst_ni", false,-1);
        tracep->declBus(c+4087,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_break_err event_intr_i", false,-1, 0,0);
        tracep->declBus(c+4142,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_break_err reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+4143,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_break_err reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+4144,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_break_err reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+4145,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_break_err reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+4146,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_break_err hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+4147,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_break_err hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+3354,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_break_err intr_o", false,-1, 0,0);
        tracep->declBus(c+4148,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_break_err new_event", false,-1, 0,0);
        tracep->declBus(c+4566,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_timeout Width", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_timeout FlopOutput", false,-1);
        tracep->declBit(c+4560,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_timeout clk_i", false,-1);
        tracep->declBit(c+4561,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_timeout rst_ni", false,-1);
        tracep->declBus(c+4088,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_timeout event_intr_i", false,-1, 0,0);
        tracep->declBus(c+4149,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_timeout reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+4150,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_timeout reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+4151,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_timeout reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+4152,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_timeout reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+4153,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_timeout hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+4154,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_timeout hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+3355,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_timeout intr_o", false,-1, 0,0);
        tracep->declBus(c+4155,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_timeout new_event", false,-1, 0,0);
        tracep->declBus(c+4566,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_parity_err Width", false,-1, 31,0);
        tracep->declBit(c+4565,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_parity_err FlopOutput", false,-1);
        tracep->declBit(c+4560,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_parity_err clk_i", false,-1);
        tracep->declBit(c+4561,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_parity_err rst_ni", false,-1);
        tracep->declBus(c+4089,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_parity_err event_intr_i", false,-1, 0,0);
        tracep->declBus(c+4156,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_parity_err reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+4157,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_parity_err reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+4158,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_parity_err reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+4159,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_parity_err reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+4160,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_parity_err hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+4161,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_parity_err hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+3356,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_parity_err intr_o", false,-1, 0,0);
        tracep->declBus(c+4162,"opentitan_soc_top u_uart0 uart_core intr_hw_rx_parity_err new_event", false,-1, 0,0);
        tracep->declBus(c+4921,"ibex_pkg ADDR_W", false,-1, 31,0);
        tracep->declBus(c+4921,"ibex_pkg BUS_SIZE", false,-1, 31,0);
        tracep->declBus(c+4915,"ibex_pkg BUS_BYTES", false,-1, 31,0);
        tracep->declBus(c+4852,"ibex_pkg BUS_W", false,-1, 31,0);
        tracep->declBus(c+5078,"ibex_pkg IC_SIZE_BYTES", false,-1, 31,0);
        tracep->declBus(c+4852,"ibex_pkg IC_NUM_WAYS", false,-1, 31,0);
        tracep->declBus(c+5079,"ibex_pkg IC_LINE_SIZE", false,-1, 31,0);
        tracep->declBus(c+5075,"ibex_pkg IC_LINE_BYTES", false,-1, 31,0);
        tracep->declBus(c+4945,"ibex_pkg IC_LINE_W", false,-1, 31,0);
        tracep->declBus(c+5080,"ibex_pkg IC_NUM_LINES", false,-1, 31,0);
        tracep->declBus(c+4852,"ibex_pkg IC_LINE_BEATS", false,-1, 31,0);
        tracep->declBus(c+4566,"ibex_pkg IC_LINE_BEATS_W", false,-1, 31,0);
        tracep->declBus(c+5075,"ibex_pkg IC_INDEX_W", false,-1, 31,0);
        tracep->declBus(c+5081,"ibex_pkg IC_INDEX_HI", false,-1, 31,0);
        tracep->declBus(c+5082,"ibex_pkg IC_TAG_SIZE", false,-1, 31,0);
        tracep->declBus(c+4852,"ibex_pkg IC_OUTPUT_BEATS", false,-1, 31,0);
        tracep->declBus(c+4929,"ibex_pkg PMP_MAX_REGIONS", false,-1, 31,0);
        tracep->declBus(c+5075,"ibex_pkg PMP_CFG_W", false,-1, 31,0);
        tracep->declBus(c+4563,"ibex_pkg PMP_I", false,-1, 31,0);
        tracep->declBus(c+4566,"ibex_pkg PMP_D", false,-1, 31,0);
        tracep->declBus(c+4835,"ibex_pkg CSR_OFF_PMP_CFG", false,-1, 11,0);
        tracep->declBus(c+4819,"ibex_pkg CSR_OFF_PMP_ADDR", false,-1, 11,0);
        tracep->declBus(c+4945,"ibex_pkg CSR_MSTATUS_MIE_BIT", false,-1, 31,0);
        tracep->declBus(c+5083,"ibex_pkg CSR_MSTATUS_MPIE_BIT", false,-1, 31,0);
        tracep->declBus(c+4910,"ibex_pkg CSR_MSTATUS_MPP_BIT_LOW", false,-1, 31,0);
        tracep->declBus(c+5084,"ibex_pkg CSR_MSTATUS_MPP_BIT_HIGH", false,-1, 31,0);
        tracep->declBus(c+5085,"ibex_pkg CSR_MSTATUS_MPRV_BIT", false,-1, 31,0);
        tracep->declBus(c+5086,"ibex_pkg CSR_MSTATUS_TW_BIT", false,-1, 31,0);
        tracep->declBus(c+4607,"ibex_pkg CSR_MISA_MXL", false,-1, 1,0);
        tracep->declBus(c+4945,"ibex_pkg CSR_MSIX_BIT", false,-1, 31,0);
        tracep->declBus(c+5083,"ibex_pkg CSR_MTIX_BIT", false,-1, 31,0);
        tracep->declBus(c+4910,"ibex_pkg CSR_MEIX_BIT", false,-1, 31,0);
        tracep->declBus(c+4929,"ibex_pkg CSR_MFIX_BIT_LOW", false,-1, 31,0);
        tracep->declBus(c+5087,"ibex_pkg CSR_MFIX_BIT_HIGH", false,-1, 31,0);
        tracep->declBus(c+4563,"ibex_pkg CSR_MSECCFG_MML_BIT", false,-1, 31,0);
        tracep->declBus(c+4566,"ibex_pkg CSR_MSECCFG_MMWP_BIT", false,-1, 31,0);
        tracep->declBus(c+4852,"ibex_pkg CSR_MSECCFG_RLB_BIT", false,-1, 31,0);
        tracep->declBus(c+4570,"xbar_pkg ADDR_SPACE_ICCM", false,-1, 31,0);
        tracep->declBus(c+5088,"xbar_pkg ADDR_SPACE_DCCM", false,-1, 31,0);
        tracep->declBus(c+5089,"xbar_pkg ADDR_SPACE_GPIO", false,-1, 31,0);
        tracep->declBus(c+5090,"xbar_pkg ADDR_SPACE_LDO1", false,-1, 31,0);
        tracep->declBus(c+5091,"xbar_pkg ADDR_SPACE_LDO2", false,-1, 31,0);
        tracep->declBus(c+5092,"xbar_pkg ADDR_SPACE_DCDC", false,-1, 31,0);
        tracep->declBus(c+5093,"xbar_pkg ADDR_SPACE_PLL1", false,-1, 31,0);
        tracep->declBus(c+5094,"xbar_pkg ADDR_SPACE_TSEN1", false,-1, 31,0);
        tracep->declBus(c+5095,"xbar_pkg ADDR_SPACE_TSEN2", false,-1, 31,0);
        tracep->declBus(c+5096,"xbar_pkg ADDR_SPACE_DAP", false,-1, 31,0);
        tracep->declBus(c+5097,"xbar_pkg ADDR_SPACE_PLIC", false,-1, 31,0);
        tracep->declBus(c+5089,"xbar_pkg ADDR_SPACE_UART", false,-1, 31,0);
        tracep->declBus(c+5098,"xbar_pkg ADDR_MASK_ICCM", false,-1, 31,0);
        tracep->declBus(c+5098,"xbar_pkg ADDR_MASK_DCCM", false,-1, 31,0);
        tracep->declBus(c+5098,"xbar_pkg ADDR_MASK_GPIO", false,-1, 31,0);
        tracep->declBus(c+5098,"xbar_pkg ADDR_MASK_LDO1", false,-1, 31,0);
        tracep->declBus(c+5098,"xbar_pkg ADDR_MASK_LDO2", false,-1, 31,0);
        tracep->declBus(c+5098,"xbar_pkg ADDR_MASK_DCDC", false,-1, 31,0);
        tracep->declBus(c+5098,"xbar_pkg ADDR_MASK_PLL1", false,-1, 31,0);
        tracep->declBus(c+5098,"xbar_pkg ADDR_MASK_TSEN1", false,-1, 31,0);
        tracep->declBus(c+5098,"xbar_pkg ADDR_MASK_TSEN2", false,-1, 31,0);
        tracep->declBus(c+5098,"xbar_pkg ADDR_MASK_DAP", false,-1, 31,0);
        tracep->declBus(c+5098,"xbar_pkg ADDR_MASK_PLIC", false,-1, 31,0);
        tracep->declBus(c+5098,"xbar_pkg ADDR_MASK_UART", false,-1, 31,0);
        tracep->declBus(c+4854,"xbar_pkg N_HOST", false,-1, 31,0);
        tracep->declBus(c+4937,"xbar_pkg N_DEVICE", false,-1, 31,0);
        tracep->declBus(c+4922,"uart_reg_pkg BlockAw", false,-1, 31,0);
        tracep->declBus(c+4632,"uart_reg_pkg UART_INTR_STATE_OFFSET", false,-1, 5,0);
        tracep->declBus(c+4633,"uart_reg_pkg UART_INTR_ENABLE_OFFSET", false,-1, 5,0);
        tracep->declBus(c+4684,"uart_reg_pkg UART_INTR_TEST_OFFSET", false,-1, 5,0);
        tracep->declBus(c+4681,"uart_reg_pkg UART_CTRL_OFFSET", false,-1, 5,0);
        tracep->declBus(c+4656,"uart_reg_pkg UART_STATUS_OFFSET", false,-1, 5,0);
        tracep->declBus(c+4659,"uart_reg_pkg UART_RDATA_OFFSET", false,-1, 5,0);
        tracep->declBus(c+4664,"uart_reg_pkg UART_WDATA_OFFSET", false,-1, 5,0);
        tracep->declBus(c+4661,"uart_reg_pkg UART_FIFO_CTRL_OFFSET", false,-1, 5,0);
        tracep->declBus(c+4677,"uart_reg_pkg UART_FIFO_STATUS_OFFSET", false,-1, 5,0);
        tracep->declBus(c+4670,"uart_reg_pkg UART_OVRD_OFFSET", false,-1, 5,0);
        tracep->declBus(c+4642,"uart_reg_pkg UART_VAL_OFFSET", false,-1, 5,0);
        tracep->declBus(c+4673,"uart_reg_pkg UART_TIMEOUT_CTRL_OFFSET", false,-1, 5,0);
        {int i; for (i=0; i<12; i++) {
                tracep->declBus(c+71+i*1,"uart_reg_pkg UART_PERMIT", true,(i+0), 3,0);}}
        tracep->declBus(c+4923,"rv_plic_reg_pkg NumSrc", false,-1, 31,0);
        tracep->declBus(c+4855,"rv_plic_reg_pkg NumTarget", false,-1, 31,0);
        tracep->declBus(c+4947,"rv_plic_reg_pkg BlockAw", false,-1, 31,0);
        tracep->declBus(c+5099,"rv_plic_reg_pkg RV_PLIC_IP_OFFSET", false,-1, 8,0);
        tracep->declBus(c+5100,"rv_plic_reg_pkg RV_PLIC_LE_OFFSET", false,-1, 8,0);
        tracep->declBus(c+5101,"rv_plic_reg_pkg RV_PLIC_PRIO0_OFFSET", false,-1, 8,0);
        tracep->declBus(c+5102,"rv_plic_reg_pkg RV_PLIC_PRIO1_OFFSET", false,-1, 8,0);
        tracep->declBus(c+5103,"rv_plic_reg_pkg RV_PLIC_PRIO2_OFFSET", false,-1, 8,0);
        tracep->declBus(c+5104,"rv_plic_reg_pkg RV_PLIC_PRIO3_OFFSET", false,-1, 8,0);
        tracep->declBus(c+5105,"rv_plic_reg_pkg RV_PLIC_PRIO4_OFFSET", false,-1, 8,0);
        tracep->declBus(c+5106,"rv_plic_reg_pkg RV_PLIC_PRIO5_OFFSET", false,-1, 8,0);
        tracep->declBus(c+5107,"rv_plic_reg_pkg RV_PLIC_PRIO6_OFFSET", false,-1, 8,0);
        tracep->declBus(c+5108,"rv_plic_reg_pkg RV_PLIC_PRIO7_OFFSET", false,-1, 8,0);
        tracep->declBus(c+5109,"rv_plic_reg_pkg RV_PLIC_PRIO8_OFFSET", false,-1, 8,0);
        tracep->declBus(c+5110,"rv_plic_reg_pkg RV_PLIC_PRIO9_OFFSET", false,-1, 8,0);
        tracep->declBus(c+5111,"rv_plic_reg_pkg RV_PLIC_PRIO10_OFFSET", false,-1, 8,0);
        tracep->declBus(c+5112,"rv_plic_reg_pkg RV_PLIC_PRIO11_OFFSET", false,-1, 8,0);
        tracep->declBus(c+5113,"rv_plic_reg_pkg RV_PLIC_PRIO12_OFFSET", false,-1, 8,0);
        tracep->declBus(c+5114,"rv_plic_reg_pkg RV_PLIC_PRIO13_OFFSET", false,-1, 8,0);
        tracep->declBus(c+5115,"rv_plic_reg_pkg RV_PLIC_PRIO14_OFFSET", false,-1, 8,0);
        tracep->declBus(c+5116,"rv_plic_reg_pkg RV_PLIC_PRIO15_OFFSET", false,-1, 8,0);
        tracep->declBus(c+5117,"rv_plic_reg_pkg RV_PLIC_PRIO16_OFFSET", false,-1, 8,0);
        tracep->declBus(c+5118,"rv_plic_reg_pkg RV_PLIC_PRIO17_OFFSET", false,-1, 8,0);
        tracep->declBus(c+5119,"rv_plic_reg_pkg RV_PLIC_PRIO18_OFFSET", false,-1, 8,0);
        tracep->declBus(c+5120,"rv_plic_reg_pkg RV_PLIC_PRIO19_OFFSET", false,-1, 8,0);
        tracep->declBus(c+5121,"rv_plic_reg_pkg RV_PLIC_PRIO20_OFFSET", false,-1, 8,0);
        tracep->declBus(c+5122,"rv_plic_reg_pkg RV_PLIC_PRIO21_OFFSET", false,-1, 8,0);
        tracep->declBus(c+5123,"rv_plic_reg_pkg RV_PLIC_PRIO22_OFFSET", false,-1, 8,0);
        tracep->declBus(c+5124,"rv_plic_reg_pkg RV_PLIC_PRIO23_OFFSET", false,-1, 8,0);
        tracep->declBus(c+5125,"rv_plic_reg_pkg RV_PLIC_PRIO24_OFFSET", false,-1, 8,0);
        tracep->declBus(c+5126,"rv_plic_reg_pkg RV_PLIC_PRIO25_OFFSET", false,-1, 8,0);
        tracep->declBus(c+5127,"rv_plic_reg_pkg RV_PLIC_PRIO26_OFFSET", false,-1, 8,0);
        tracep->declBus(c+5128,"rv_plic_reg_pkg RV_PLIC_PRIO27_OFFSET", false,-1, 8,0);
        tracep->declBus(c+5129,"rv_plic_reg_pkg RV_PLIC_PRIO28_OFFSET", false,-1, 8,0);
        tracep->declBus(c+5130,"rv_plic_reg_pkg RV_PLIC_PRIO29_OFFSET", false,-1, 8,0);
        tracep->declBus(c+5131,"rv_plic_reg_pkg RV_PLIC_PRIO30_OFFSET", false,-1, 8,0);
        tracep->declBus(c+5132,"rv_plic_reg_pkg RV_PLIC_PRIO31_OFFSET", false,-1, 8,0);
        tracep->declBus(c+5133,"rv_plic_reg_pkg RV_PLIC_IE0_OFFSET", false,-1, 8,0);
        tracep->declBus(c+5134,"rv_plic_reg_pkg RV_PLIC_THRESHOLD0_OFFSET", false,-1, 8,0);
        tracep->declBus(c+5135,"rv_plic_reg_pkg RV_PLIC_CC0_OFFSET", false,-1, 8,0);
        tracep->declBus(c+5136,"rv_plic_reg_pkg RV_PLIC_MSIP0_OFFSET", false,-1, 8,0);
        {int i; for (i=0; i<38; i++) {
                tracep->declBus(c+83+i*1,"rv_plic_reg_pkg RV_PLIC_PERMIT", true,(i+0), 3,0);}}
        tracep->declBus(c+4632,"gpio_reg_pkg GPIO_INTR_STATE_OFFSET", false,-1, 5,0);
        tracep->declBus(c+4633,"gpio_reg_pkg GPIO_INTR_ENABLE_OFFSET", false,-1, 5,0);
        tracep->declBus(c+4684,"gpio_reg_pkg GPIO_INTR_TEST_OFFSET", false,-1, 5,0);
        tracep->declBus(c+4681,"gpio_reg_pkg GPIO_DATA_IN_OFFSET", false,-1, 5,0);
        tracep->declBus(c+4656,"gpio_reg_pkg GPIO_DIRECT_OUT_OFFSET", false,-1, 5,0);
        tracep->declBus(c+4659,"gpio_reg_pkg GPIO_MASKED_OUT_LOWER_OFFSET", false,-1, 5,0);
        tracep->declBus(c+4664,"gpio_reg_pkg GPIO_MASKED_OUT_UPPER_OFFSET", false,-1, 5,0);
        tracep->declBus(c+4661,"gpio_reg_pkg GPIO_DIRECT_OE_OFFSET", false,-1, 5,0);
        tracep->declBus(c+4677,"gpio_reg_pkg GPIO_MASKED_OE_LOWER_OFFSET", false,-1, 5,0);
        tracep->declBus(c+4670,"gpio_reg_pkg GPIO_MASKED_OE_UPPER_OFFSET", false,-1, 5,0);
        tracep->declBus(c+4642,"gpio_reg_pkg GPIO_INTR_CTRL_EN_RISING_OFFSET", false,-1, 5,0);
        tracep->declBus(c+4673,"gpio_reg_pkg GPIO_INTR_CTRL_EN_FALLING_OFFSET", false,-1, 5,0);
        tracep->declBus(c+4635,"gpio_reg_pkg GPIO_INTR_CTRL_EN_LVLHIGH_OFFSET", false,-1, 5,0);
        tracep->declBus(c+4639,"gpio_reg_pkg GPIO_INTR_CTRL_EN_LVLLOW_OFFSET", false,-1, 5,0);
        tracep->declBus(c+4645,"gpio_reg_pkg GPIO_CTRL_EN_INPUT_FILTER_OFFSET", false,-1, 5,0);
        {int i; for (i=0; i<15; i++) {
                tracep->declBus(c+121+i*1,"gpio_reg_pkg GPIO_PERMIT", true,(i+0), 3,0);}}
        tracep->declBus(c+5137,"tlul_pkg ArbiterImpl", false,-1, 23,0);
        tracep->declBus(c+4923,"tlul_pkg TL_AW", false,-1, 31,0);
        tracep->declBus(c+4923,"tlul_pkg TL_DW", false,-1, 31,0);
        tracep->declBus(c+4925,"tlul_pkg TL_AIW", false,-1, 31,0);
        tracep->declBus(c+4855,"tlul_pkg TL_DIW", false,-1, 31,0);
        tracep->declBus(c+4924,"tlul_pkg TL_DBW", false,-1, 31,0);
        tracep->declBus(c+4854,"tlul_pkg TL_SZW", false,-1, 31,0);
        tracep->declBit(c+4555,"tlul_pkg TL_H2D_DEFAULT\014 a_valid", false,-1);
        tracep->declBus(c+5138,"tlul_pkg TL_H2D_DEFAULT\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+5139,"tlul_pkg TL_H2D_DEFAULT\014 a_param", false,-1, 2,0);
        tracep->declBus(c+5140,"tlul_pkg TL_H2D_DEFAULT\014 a_size", false,-1, 1,0);
        tracep->declBus(c+5141,"tlul_pkg TL_H2D_DEFAULT\014 a_source", false,-1, 7,0);
        tracep->declBus(c+5142,"tlul_pkg TL_H2D_DEFAULT\014 a_address", false,-1, 31,0);
        tracep->declBus(c+5143,"tlul_pkg TL_H2D_DEFAULT\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+5144,"tlul_pkg TL_H2D_DEFAULT\014 a_data", false,-1, 31,0);
        tracep->declBit(c+5145,"tlul_pkg TL_H2D_DEFAULT\014 d_ready", false,-1);
        tracep->declBit(c+5146,"tlul_pkg TL_D2H_DEFAULT\014 d_valid", false,-1);
        tracep->declBus(c+5147,"tlul_pkg TL_D2H_DEFAULT\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+5148,"tlul_pkg TL_D2H_DEFAULT\014 d_param", false,-1, 2,0);
        tracep->declBus(c+5149,"tlul_pkg TL_D2H_DEFAULT\014 d_size", false,-1, 1,0);
        tracep->declBus(c+5150,"tlul_pkg TL_D2H_DEFAULT\014 d_source", false,-1, 7,0);
        tracep->declBus(c+5151,"tlul_pkg TL_D2H_DEFAULT\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+5152,"tlul_pkg TL_D2H_DEFAULT\014 d_data", false,-1, 31,0);
        tracep->declBit(c+5153,"tlul_pkg TL_D2H_DEFAULT\014 d_error", false,-1);
        tracep->declBit(c+5154,"tlul_pkg TL_D2H_DEFAULT\014 a_ready", false,-1);
    }
}

void Vopentitan_soc_top::traceRegister(VerilatedVcd* tracep) {
    // Body
    {
        tracep->addFullCb(&traceFullTop0, __VlSymsp);
        tracep->addChgCb(&traceChgTop0, __VlSymsp);
        tracep->addCleanupCb(&traceCleanup, __VlSymsp);
    }
}

void Vopentitan_soc_top::traceFullTop0(void* userp, VerilatedVcd* tracep) {
    Vopentitan_soc_top__Syms* __restrict vlSymsp = static_cast<Vopentitan_soc_top__Syms*>(userp);
    Vopentitan_soc_top* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    {
        vlTOPp->traceFullSub0(userp, tracep);
        vlTOPp->traceFullSub1(userp, tracep);
    }
}

void Vopentitan_soc_top::traceFullSub0(void* userp, VerilatedVcd* tracep) {
    Vopentitan_soc_top__Syms* __restrict vlSymsp = static_cast<Vopentitan_soc_top__Syms*>(userp);
    Vopentitan_soc_top* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    vluint32_t* const oldp = tracep->oldp(vlSymsp->__Vm_baseCode);
    if (false && oldp) {}  // Prevent unused
    // Variables
    // Begin mtask footprint all: 
    WData/*95:0*/ __Vtemp1437[3];
    WData/*95:0*/ __Vtemp1453[3];
    WData/*95:0*/ __Vtemp1469[3];
    WData/*95:0*/ __Vtemp1485[3];
    WData/*95:0*/ __Vtemp1501[3];
    WData/*95:0*/ __Vtemp1517[3];
    WData/*95:0*/ __Vtemp1533[3];
    WData/*95:0*/ __Vtemp1549[3];
    WData/*95:0*/ __Vtemp1565[3];
    WData/*95:0*/ __Vtemp1581[3];
    WData/*95:0*/ __Vtemp1597[3];
    // Body
    {
        tracep->fullCData(oldp+1,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__pmp_req_err),2);
        tracep->fullBit(oldp+2,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__pmp_req_err))));
        tracep->fullBit(oldp+3,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__stall_alu));
        tracep->fullIData(oldp+4,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__bfp_mask_rev),32);
        tracep->fullBit(oldp+5,((1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__pmp_req_err) 
                                       >> 1U))));
        tracep->fullIData(oldp+6,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[0]),32);
        tracep->fullIData(oldp+7,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[1]),32);
        tracep->fullIData(oldp+8,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[2]),32);
        tracep->fullIData(oldp+9,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[3]),32);
        tracep->fullIData(oldp+10,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[4]),32);
        tracep->fullIData(oldp+11,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[5]),32);
        tracep->fullIData(oldp+12,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[6]),32);
        tracep->fullIData(oldp+13,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[7]),32);
        tracep->fullIData(oldp+14,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[8]),32);
        tracep->fullIData(oldp+15,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[9]),32);
        tracep->fullIData(oldp+16,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[10]),32);
        tracep->fullIData(oldp+17,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[11]),32);
        tracep->fullIData(oldp+18,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[12]),32);
        tracep->fullIData(oldp+19,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[13]),32);
        tracep->fullIData(oldp+20,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[14]),32);
        tracep->fullIData(oldp+21,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[15]),32);
        tracep->fullCData(oldp+22,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[0]),8);
        tracep->fullCData(oldp+23,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[1]),8);
        tracep->fullCData(oldp+24,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[2]),8);
        tracep->fullCData(oldp+25,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[3]),8);
        tracep->fullCData(oldp+26,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[4]),8);
        tracep->fullCData(oldp+27,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[5]),8);
        tracep->fullCData(oldp+28,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[6]),8);
        tracep->fullCData(oldp+29,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[7]),8);
        tracep->fullCData(oldp+30,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[8]),8);
        tracep->fullCData(oldp+31,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[9]),8);
        tracep->fullCData(oldp+32,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[10]),8);
        tracep->fullCData(oldp+33,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[11]),8);
        tracep->fullCData(oldp+34,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[12]),8);
        tracep->fullCData(oldp+35,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[13]),8);
        tracep->fullCData(oldp+36,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[14]),8);
        tracep->fullCData(oldp+37,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[15]),8);
        tracep->fullIData(oldp+38,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[0]),32);
        tracep->fullIData(oldp+39,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[1]),32);
        tracep->fullIData(oldp+40,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[2]),32);
        tracep->fullIData(oldp+41,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[3]),32);
        tracep->fullIData(oldp+42,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[4]),32);
        tracep->fullIData(oldp+43,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[5]),32);
        tracep->fullIData(oldp+44,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[6]),32);
        tracep->fullIData(oldp+45,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[7]),32);
        tracep->fullIData(oldp+46,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[8]),32);
        tracep->fullIData(oldp+47,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[9]),32);
        tracep->fullIData(oldp+48,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[10]),32);
        tracep->fullIData(oldp+49,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[11]),32);
        tracep->fullIData(oldp+50,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[12]),32);
        tracep->fullIData(oldp+51,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[13]),32);
        tracep->fullIData(oldp+52,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[14]),32);
        tracep->fullIData(oldp+53,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[15]),32);
        tracep->fullIData(oldp+54,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[16]),32);
        tracep->fullIData(oldp+55,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[17]),32);
        tracep->fullIData(oldp+56,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[18]),32);
        tracep->fullIData(oldp+57,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[19]),32);
        tracep->fullIData(oldp+58,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[20]),32);
        tracep->fullIData(oldp+59,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[21]),32);
        tracep->fullIData(oldp+60,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[22]),32);
        tracep->fullIData(oldp+61,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[23]),32);
        tracep->fullIData(oldp+62,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[24]),32);
        tracep->fullIData(oldp+63,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[25]),32);
        tracep->fullIData(oldp+64,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[26]),32);
        tracep->fullIData(oldp+65,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[27]),32);
        tracep->fullIData(oldp+66,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[28]),32);
        tracep->fullIData(oldp+67,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[29]),32);
        tracep->fullIData(oldp+68,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[30]),32);
        tracep->fullIData(oldp+69,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[31]),32);
        tracep->fullCData(oldp+70,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__cpuctrl_d),6);
        tracep->fullCData(oldp+71,(vlSymsp->TOP__uart_reg_pkg.__PVT__UART_PERMIT[0]),4);
        tracep->fullCData(oldp+72,(vlSymsp->TOP__uart_reg_pkg.__PVT__UART_PERMIT[1]),4);
        tracep->fullCData(oldp+73,(vlSymsp->TOP__uart_reg_pkg.__PVT__UART_PERMIT[2]),4);
        tracep->fullCData(oldp+74,(vlSymsp->TOP__uart_reg_pkg.__PVT__UART_PERMIT[3]),4);
        tracep->fullCData(oldp+75,(vlSymsp->TOP__uart_reg_pkg.__PVT__UART_PERMIT[4]),4);
        tracep->fullCData(oldp+76,(vlSymsp->TOP__uart_reg_pkg.__PVT__UART_PERMIT[5]),4);
        tracep->fullCData(oldp+77,(vlSymsp->TOP__uart_reg_pkg.__PVT__UART_PERMIT[6]),4);
        tracep->fullCData(oldp+78,(vlSymsp->TOP__uart_reg_pkg.__PVT__UART_PERMIT[7]),4);
        tracep->fullCData(oldp+79,(vlSymsp->TOP__uart_reg_pkg.__PVT__UART_PERMIT[8]),4);
        tracep->fullCData(oldp+80,(vlSymsp->TOP__uart_reg_pkg.__PVT__UART_PERMIT[9]),4);
        tracep->fullCData(oldp+81,(vlSymsp->TOP__uart_reg_pkg.__PVT__UART_PERMIT[10]),4);
        tracep->fullCData(oldp+82,(vlSymsp->TOP__uart_reg_pkg.__PVT__UART_PERMIT[11]),4);
        tracep->fullCData(oldp+83,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[0]),4);
        tracep->fullCData(oldp+84,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[1]),4);
        tracep->fullCData(oldp+85,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[2]),4);
        tracep->fullCData(oldp+86,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[3]),4);
        tracep->fullCData(oldp+87,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[4]),4);
        tracep->fullCData(oldp+88,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[5]),4);
        tracep->fullCData(oldp+89,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[6]),4);
        tracep->fullCData(oldp+90,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[7]),4);
        tracep->fullCData(oldp+91,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[8]),4);
        tracep->fullCData(oldp+92,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[9]),4);
        tracep->fullCData(oldp+93,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[10]),4);
        tracep->fullCData(oldp+94,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[11]),4);
        tracep->fullCData(oldp+95,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[12]),4);
        tracep->fullCData(oldp+96,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[13]),4);
        tracep->fullCData(oldp+97,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[14]),4);
        tracep->fullCData(oldp+98,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[15]),4);
        tracep->fullCData(oldp+99,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[16]),4);
        tracep->fullCData(oldp+100,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[17]),4);
        tracep->fullCData(oldp+101,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[18]),4);
        tracep->fullCData(oldp+102,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[19]),4);
        tracep->fullCData(oldp+103,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[20]),4);
        tracep->fullCData(oldp+104,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[21]),4);
        tracep->fullCData(oldp+105,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[22]),4);
        tracep->fullCData(oldp+106,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[23]),4);
        tracep->fullCData(oldp+107,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[24]),4);
        tracep->fullCData(oldp+108,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[25]),4);
        tracep->fullCData(oldp+109,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[26]),4);
        tracep->fullCData(oldp+110,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[27]),4);
        tracep->fullCData(oldp+111,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[28]),4);
        tracep->fullCData(oldp+112,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[29]),4);
        tracep->fullCData(oldp+113,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[30]),4);
        tracep->fullCData(oldp+114,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[31]),4);
        tracep->fullCData(oldp+115,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[32]),4);
        tracep->fullCData(oldp+116,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[33]),4);
        tracep->fullCData(oldp+117,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[34]),4);
        tracep->fullCData(oldp+118,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[35]),4);
        tracep->fullCData(oldp+119,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[36]),4);
        tracep->fullCData(oldp+120,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[37]),4);
        tracep->fullCData(oldp+121,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[0]),4);
        tracep->fullCData(oldp+122,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[1]),4);
        tracep->fullCData(oldp+123,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[2]),4);
        tracep->fullCData(oldp+124,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[3]),4);
        tracep->fullCData(oldp+125,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[4]),4);
        tracep->fullCData(oldp+126,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[5]),4);
        tracep->fullCData(oldp+127,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[6]),4);
        tracep->fullCData(oldp+128,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[7]),4);
        tracep->fullCData(oldp+129,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[8]),4);
        tracep->fullCData(oldp+130,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[9]),4);
        tracep->fullCData(oldp+131,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[10]),4);
        tracep->fullCData(oldp+132,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[11]),4);
        tracep->fullCData(oldp+133,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[12]),4);
        tracep->fullCData(oldp+134,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[13]),4);
        tracep->fullCData(oldp+135,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[14]),4);
        tracep->fullCData(oldp+136,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__rf_waddr_wb_q),5);
        tracep->fullIData(oldp+137,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_alu_id),32);
        tracep->fullBit(oldp+138,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__illegal_c_insn_id));
        tracep->fullIData(oldp+139,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__rf_wdata_wb_q),32);
        tracep->fullSData(oldp+140,(((0x3e0U & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_alu_id 
                                                >> 0xaU)) 
                                     | (0x1fU & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_alu_id 
                                                 >> 7U)))),10);
        tracep->fullBit(oldp+141,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__wb_count_q));
        tracep->fullCData(oldp+142,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__wb_instr_type_q),2);
        tracep->fullBit(oldp+143,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__instr_valid_id_q));
        tracep->fullBit(oldp+144,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__id_fsm_q));
        tracep->fullCData(oldp+145,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_type_q),2);
        tracep->fullBit(oldp+146,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_sign_ext_q));
        tracep->fullBit(oldp+147,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_we_q));
        tracep->fullCData(oldp+148,((0x1fU & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id 
                                              >> 0xfU))),5);
        tracep->fullCData(oldp+149,((0x1fU & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id 
                                              >> 0x14U))),5);
        tracep->fullIData(oldp+150,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id),32);
        tracep->fullCData(oldp+151,((0x1fU & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id 
                                              >> 7U))),5);
        tracep->fullIData(oldp+152,(((0xfffff000U & 
                                      ((- (IData)((1U 
                                                   & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id 
                                                      >> 0x1fU)))) 
                                       << 0xcU)) | 
                                     (0xfffU & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id 
                                                >> 0x14U)))),32);
        tracep->fullIData(oldp+153,(((0xfffff000U & 
                                      ((- (IData)((1U 
                                                   & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id 
                                                      >> 0x1fU)))) 
                                       << 0xcU)) | 
                                     ((0xfe0U & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id 
                                                 >> 0x14U)) 
                                      | (0x1fU & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id 
                                                  >> 7U))))),32);
        tracep->fullIData(oldp+154,(((0xffffe000U & 
                                      ((- (IData)((1U 
                                                   & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id 
                                                      >> 0x1fU)))) 
                                       << 0xdU)) | 
                                     ((0x1000U & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id 
                                                  >> 0x13U)) 
                                      | ((0x800U & 
                                          (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id 
                                           << 4U)) 
                                         | ((0x7e0U 
                                             & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id 
                                                >> 0x14U)) 
                                            | (0x1eU 
                                               & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id 
                                                  >> 7U))))))),32);
        tracep->fullIData(oldp+155,((0xfffff000U & vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id)),32);
        tracep->fullIData(oldp+156,(((0xfff00000U & 
                                      ((- (IData)((1U 
                                                   & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id 
                                                      >> 0x1fU)))) 
                                       << 0x14U)) | 
                                     ((0xff000U & vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id) 
                                      | ((0x800U & 
                                          (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id 
                                           >> 9U)) 
                                         | (0x7feU 
                                            & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id 
                                               >> 0x14U)))))),32);
        tracep->fullIData(oldp+157,((0x1fU & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id 
                                              >> 0xfU))),32);
        tracep->fullCData(oldp+158,((0x1fU & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id 
                                              >> 0x1bU))),5);
        tracep->fullIData(oldp+159,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__wb_pc_q),32);
        tracep->fullBit(oldp+160,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__rf_we_wb_q));
        tracep->fullBit(oldp+161,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__wb_compressed_q));
        tracep->fullIData(oldp+162,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__addr_last_q),32);
        tracep->fullCData(oldp+163,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__rdata_offset_q),2);
        tracep->fullBit(oldp+164,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__wb_valid_q));
        tracep->fullCData(oldp+165,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operator),6);
        tracep->fullBit(oldp+166,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__mult_sel_ex));
        tracep->fullBit(oldp+167,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__div_sel_ex));
        tracep->fullCData(oldp+168,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_op_a_mux_sel_dec),2);
        tracep->fullBit(oldp+169,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_op_b_mux_sel_dec));
        tracep->fullBit(oldp+170,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__imm_a_mux_sel));
        tracep->fullCData(oldp+171,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__imm_b_mux_sel_dec),3);
        tracep->fullCData(oldp+172,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__decoder_i__DOT__opcode_alu),7);
        tracep->fullBit(oldp+173,((8U == (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operator))));
        tracep->fullBit(oldp+174,(((3U == (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operator)) 
                                   | (6U == (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operator)))));
        tracep->fullBit(oldp+175,(((4U == (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operator)) 
                                   | (7U == (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operator)))));
        tracep->fullWData(oldp+176,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg),1024);
        tracep->fullWData(oldp+208,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q),992);
        tracep->fullCData(oldp+239,(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__err_resp__DOT__err_opcode),3);
        tracep->fullCData(oldp+240,(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__err_resp__DOT__err_source),8);
        tracep->fullCData(oldp+241,(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__err_resp__DOT__err_size),2);
        tracep->fullBit(oldp+242,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_data_in__DOT__qe));
        tracep->fullBit(oldp+243,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_0__DOT__qe));
        tracep->fullBit(oldp+244,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_1__DOT__qe));
        tracep->fullBit(oldp+245,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_2__DOT__qe));
        tracep->fullBit(oldp+246,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_3__DOT__qe));
        tracep->fullWData(oldp+247,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__imd_val_q),68);
        tracep->fullBit(oldp+250,((0U != (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__ls_fsm_cs))));
        tracep->fullQData(oldp+251,((((QData)((IData)(
                                                      ((vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__imd_val_q[2U] 
                                                        << 0x1eU) 
                                                       | (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__imd_val_q[1U] 
                                                          >> 2U)))) 
                                      << 0x20U) | (QData)((IData)(
                                                                  vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__imd_val_q[0U])))),64);
        tracep->fullIData(oldp+253,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__imd_val_q[0U]),32);
        tracep->fullCData(oldp+254,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__md_state_q),3);
        tracep->fullCData(oldp+255,((3U & vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__imd_val_q[1U])),2);
        tracep->fullBit(oldp+256,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__handle_misaligned_q));
        tracep->fullCData(oldp+257,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__ls_fsm_cs),3);
        tracep->fullIData(oldp+258,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__imm_b),32);
        tracep->fullCData(oldp+259,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_op_a_mux_sel),2);
        tracep->fullCData(oldp+260,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__imm_b_mux_sel),3);
        tracep->fullBit(oldp+261,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__multdiv_sel));
        tracep->fullBit(oldp+262,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate));
        tracep->fullCData(oldp+263,(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__dev_select_outstanding),4);
        tracep->fullBit(oldp+264,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_4__DOT__qe));
        tracep->fullBit(oldp+265,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_5__DOT__qe));
        tracep->fullBit(oldp+266,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_6__DOT__qe));
        tracep->fullBit(oldp+267,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_7__DOT__qe));
        tracep->fullBit(oldp+268,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_8__DOT__qe));
        tracep->fullBit(oldp+269,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_9__DOT__qe));
        tracep->fullBit(oldp+270,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_10__DOT__qe));
        tracep->fullBit(oldp+271,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_11__DOT__qe));
        tracep->fullBit(oldp+272,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_12__DOT__qe));
        tracep->fullBit(oldp+273,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_13__DOT__qe));
        tracep->fullBit(oldp+274,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_14__DOT__qe));
        tracep->fullBit(oldp+275,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_15__DOT__qe));
        tracep->fullBit(oldp+276,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_16__DOT__qe));
        tracep->fullBit(oldp+277,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_17__DOT__qe));
        tracep->fullBit(oldp+278,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_18__DOT__qe));
        tracep->fullBit(oldp+279,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_19__DOT__qe));
        tracep->fullBit(oldp+280,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_20__DOT__qe));
        tracep->fullBit(oldp+281,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_21__DOT__qe));
        tracep->fullBit(oldp+282,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_22__DOT__qe));
        tracep->fullBit(oldp+283,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_23__DOT__qe));
        tracep->fullBit(oldp+284,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_24__DOT__qe));
        tracep->fullBit(oldp+285,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_25__DOT__qe));
        tracep->fullBit(oldp+286,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_26__DOT__qe));
        tracep->fullBit(oldp+287,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_27__DOT__qe));
        tracep->fullBit(oldp+288,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_28__DOT__qe));
        tracep->fullBit(oldp+289,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_29__DOT__qe));
        tracep->fullBit(oldp+290,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_30__DOT__qe));
        tracep->fullBit(oldp+291,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_31__DOT__qe));
        tracep->fullBit(oldp+292,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__lsu_we));
        tracep->fullBit(oldp+293,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__icache_inval));
        tracep->fullCData(oldp+294,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__multdiv_operator),2);
        tracep->fullCData(oldp+295,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__multdiv_signed_mode),2);
        tracep->fullBit(oldp+296,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__csr_access));
        tracep->fullCData(oldp+297,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__lsu_type),2);
        tracep->fullBit(oldp+298,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__lsu_sign_ext));
        tracep->fullCData(oldp+299,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__lsu_req_dec)
                                      ? ((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__lsu_we)
                                          ? 1U : 0U)
                                      : 2U)),2);
        tracep->fullBit(oldp+300,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__decoder_i__DOT__illegal_insn));
        tracep->fullBit(oldp+301,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__ebrk_insn));
        tracep->fullBit(oldp+302,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__mret_insn_dec));
        tracep->fullBit(oldp+303,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__dret_insn_dec));
        tracep->fullBit(oldp+304,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__ecall_insn_dec));
        tracep->fullBit(oldp+305,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__wfi_insn_dec));
        tracep->fullBit(oldp+306,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__branch_in_dec));
        tracep->fullBit(oldp+307,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__jump_in_dec));
        tracep->fullBit(oldp+308,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__jump_set_dec));
        tracep->fullBit(oldp+309,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__rf_wdata_sel));
        tracep->fullBit(oldp+310,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__decoder_i__DOT__rf_we));
        tracep->fullBit(oldp+311,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__rf_ren_a_dec));
        tracep->fullBit(oldp+312,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__rf_ren_b_dec));
        tracep->fullBit(oldp+313,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__lsu_req_dec));
        tracep->fullBit(oldp+314,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__decoder_i__DOT__csr_illegal));
        tracep->fullCData(oldp+315,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__decoder_i__DOT__csr_op),2);
        tracep->fullCData(oldp+316,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__decoder_i__DOT__opcode),7);
        tracep->fullBit(oldp+317,((0U != (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__multdiv_signed_mode))));
        tracep->fullBit(oldp+318,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_intr_enable_tx_watermark__q));
        tracep->fullBit(oldp+319,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_intr_enable_rx_watermark__q));
        tracep->fullBit(oldp+320,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_intr_enable_tx_empty__q));
        tracep->fullBit(oldp+321,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_intr_enable_rx_overflow__q));
        tracep->fullBit(oldp+322,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_intr_enable_rx_frame_err__q));
        tracep->fullBit(oldp+323,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_intr_enable_rx_break_err__q));
        tracep->fullBit(oldp+324,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_ctrl_rx__q));
        tracep->fullBit(oldp+325,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_ctrl_nf__q));
        tracep->fullBit(oldp+326,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_ctrl_slpbk__q));
        tracep->fullBit(oldp+327,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_ctrl_llpbk__q));
        tracep->fullCData(oldp+328,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__u_reg_if__DOT__reqid),8);
        tracep->fullCData(oldp+329,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__u_reg_if__DOT__reqsz),2);
        tracep->fullBit(oldp+330,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_fifo_ctrl_rxrst__q));
        tracep->fullBit(oldp+331,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_fifo_ctrl_txrst__q));
        tracep->fullBit(oldp+332,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_reg_if__DOT__outstanding));
        tracep->fullCData(oldp+333,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_reg_if__DOT__reqid),8);
        tracep->fullCData(oldp+334,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_reg_if__DOT__reqsz),2);
        tracep->fullBit(oldp+335,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_reg_if__DOT__outstanding));
        tracep->fullIData(oldp+336,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_reg_if__DOT__rdata),32);
        tracep->fullBit(oldp+337,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_reg_if__DOT__error));
        tracep->fullCData(oldp+338,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_reg_if__DOT__reqid),8);
        tracep->fullCData(oldp+339,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_reg_if__DOT__reqsz),2);
        tracep->fullCData(oldp+340,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_reg_if__DOT__rspop),3);
        tracep->fullCData(oldp+341,(vlTOPp->opentitan_soc_top__DOT__u_tempsense__DOT__reqsz),2);
        tracep->fullBit(oldp+342,(vlTOPp->opentitan_soc_top__DOT__u_tempsense__DOT__rspop));
        tracep->fullSData(oldp+343,((0x1fffU & (IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__storage))),13);
        tracep->fullSData(oldp+344,((0x1fffU & (IData)(
                                                       (vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__storage 
                                                        >> 0xdU)))),13);
        tracep->fullSData(oldp+345,((0x1fffU & (IData)(
                                                       (vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__storage 
                                                        >> 0x1aU)))),13);
        tracep->fullSData(oldp+346,((0x1fffU & (IData)(
                                                       (vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__storage 
                                                        >> 0x27U)))),13);
        tracep->fullCData(oldp+347,((0x1fU & vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__storage)),5);
        tracep->fullCData(oldp+348,((0x1fU & (vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__storage 
                                              >> 5U))),5);
        tracep->fullCData(oldp+349,((0x1fU & (vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__storage 
                                              >> 0xaU))),5);
        tracep->fullCData(oldp+350,((0x1fU & (vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__storage 
                                              >> 0xfU))),5);
        tracep->fullBit(oldp+351,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__tl_reg_d2h 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+352,((7U & (IData)((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__tl_reg_d2h 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+353,((7U & (IData)((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__tl_reg_d2h 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+354,((3U & (IData)((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__tl_reg_d2h 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+355,((0xffU & (IData)(
                                                     (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__tl_reg_d2h 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+356,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__tl_reg_d2h 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+357,((IData)((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__tl_reg_d2h 
                                             >> 2U))),32);
        tracep->fullBit(oldp+358,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__tl_reg_d2h 
                                                 >> 1U)))));
        tracep->fullBit(oldp+359,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__tl_reg_d2h))));
        tracep->fullIData(oldp+360,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT____Vcellout__u_intr_enable__q),32);
        tracep->fullIData(oldp+361,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT____Vcellout__u_intr_ctrl_en_rising__q),32);
        tracep->fullBit(oldp+362,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_19__q));
        tracep->fullBit(oldp+363,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_20__q));
        tracep->fullBit(oldp+364,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_21__q));
        tracep->fullBit(oldp+365,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_22__q));
        tracep->fullBit(oldp+366,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_23__q));
        tracep->fullBit(oldp+367,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_24__q));
        tracep->fullBit(oldp+368,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_25__q));
        tracep->fullBit(oldp+369,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_26__q));
        tracep->fullBit(oldp+370,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_31__q));
        tracep->fullCData(oldp+371,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio5__q),3);
        tracep->fullCData(oldp+372,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio6__q),3);
        tracep->fullBit(oldp+373,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_0__q));
        tracep->fullBit(oldp+374,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_1__q));
        tracep->fullBit(oldp+375,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_2__q));
        tracep->fullBit(oldp+376,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_3__q));
        tracep->fullBit(oldp+377,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_12__q));
        tracep->fullBit(oldp+378,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_13__q));
        tracep->fullBit(oldp+379,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_14__q));
        tracep->fullBit(oldp+380,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_15__q));
        tracep->fullBit(oldp+381,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_16__q));
        tracep->fullBit(oldp+382,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_17__q));
        tracep->fullBit(oldp+383,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_18__q));
        tracep->fullBit(oldp+384,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_19__q));
        tracep->fullBit(oldp+385,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_20__q));
        tracep->fullBit(oldp+386,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_21__q));
        tracep->fullBit(oldp+387,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_22__q));
        tracep->fullBit(oldp+388,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_23__q));
        tracep->fullBit(oldp+389,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_26__q));
        tracep->fullBit(oldp+390,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_27__q));
        tracep->fullBit(oldp+391,(vlTOPp->opentitan_soc_top__DOT__u_tempsense__DOT__RESET_REGn));
        tracep->fullBit(oldp+392,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_intr_enable_rx_timeout__q));
        tracep->fullBit(oldp+393,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_intr_enable_rx_parity_err__q));
        tracep->fullBit(oldp+394,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_ctrl_tx__q));
        tracep->fullBit(oldp+395,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_ctrl_parity_en__q));
        tracep->fullBit(oldp+396,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_ctrl_parity_odd__q));
        tracep->fullCData(oldp+397,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_ctrl_rxblvl__q),2);
        tracep->fullSData(oldp+398,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_ctrl_nco__q),16);
        tracep->fullCData(oldp+399,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_fifo_ctrl_rxilvl__q),3);
        tracep->fullCData(oldp+400,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_fifo_ctrl_txilvl__q),2);
        tracep->fullBit(oldp+401,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_ovrd_txen__q));
        tracep->fullBit(oldp+402,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_ovrd_txval__q));
        tracep->fullIData(oldp+403,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_timeout_ctrl_val__q),24);
        tracep->fullBit(oldp+404,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_timeout_ctrl_en__q));
        tracep->fullBit(oldp+405,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__u_reg_if__DOT__outstanding));
        tracep->fullCData(oldp+406,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_wdata__q),8);
        tracep->fullBit(oldp+407,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_17__q));
        tracep->fullBit(oldp+408,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_18__q));
        tracep->fullCData(oldp+409,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio0__q),3);
        tracep->fullCData(oldp+410,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio1__q),3);
        tracep->fullCData(oldp+411,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio2__q),3);
        tracep->fullCData(oldp+412,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio3__q),3);
        tracep->fullCData(oldp+413,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio4__q),3);
        tracep->fullCData(oldp+414,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio9__q),3);
        tracep->fullCData(oldp+415,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio26__q),3);
        tracep->fullCData(oldp+416,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio27__q),3);
        tracep->fullCData(oldp+417,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio29__q),3);
        tracep->fullCData(oldp+418,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio30__q),3);
        tracep->fullCData(oldp+419,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio31__q),3);
        tracep->fullBit(oldp+420,(vlTOPp->opentitan_soc_top__DOT__u_tempsense__DOT__outstanding));
        tracep->fullCData(oldp+421,(vlTOPp->opentitan_soc_top__DOT__u_tempsense__DOT__SEL_CONV_TIME_REG),4);
        tracep->fullBit(oldp+422,(vlTOPp->opentitan_soc_top__DOT__u_tempsense__DOT__en_REG));
        tracep->fullIData(oldp+423,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT____Vcellout__u_intr_ctrl_en_falling__q),32);
        tracep->fullIData(oldp+424,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT____Vcellout__u_intr_ctrl_en_lvlhigh__q),32);
        tracep->fullIData(oldp+425,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT____Vcellout__u_intr_ctrl_en_lvllow__q),32);
        tracep->fullIData(oldp+426,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT____Vcellout__u_ctrl_en_input_filter__q),32);
        tracep->fullBit(oldp+427,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_5__q));
        tracep->fullBit(oldp+428,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_6__q));
        tracep->fullBit(oldp+429,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_7__q));
        tracep->fullBit(oldp+430,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_8__q));
        tracep->fullBit(oldp+431,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_9__q));
        tracep->fullBit(oldp+432,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_10__q));
        tracep->fullBit(oldp+433,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_11__q));
        tracep->fullBit(oldp+434,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_12__q));
        tracep->fullBit(oldp+435,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_13__q));
        tracep->fullBit(oldp+436,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_14__q));
        tracep->fullBit(oldp+437,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_15__q));
        tracep->fullBit(oldp+438,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_16__q));
        tracep->fullCData(oldp+439,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio13__q),3);
        tracep->fullCData(oldp+440,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio14__q),3);
        tracep->fullCData(oldp+441,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio19__q),3);
        tracep->fullCData(oldp+442,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio20__q),3);
        tracep->fullCData(oldp+443,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio21__q),3);
        tracep->fullCData(oldp+444,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio22__q),3);
        tracep->fullCData(oldp+445,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio23__q),3);
        tracep->fullCData(oldp+446,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio24__q),3);
        tracep->fullCData(oldp+447,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio25__q),3);
        tracep->fullCData(oldp+448,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio28__q),3);
        tracep->fullBit(oldp+449,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_8__q));
        tracep->fullBit(oldp+450,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_9__q));
        tracep->fullBit(oldp+451,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_10__q));
        tracep->fullBit(oldp+452,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_11__q));
        tracep->fullBit(oldp+453,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_24__q));
        tracep->fullBit(oldp+454,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_25__q));
        tracep->fullBit(oldp+455,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_28__q));
        tracep->fullBit(oldp+456,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_29__q));
        tracep->fullBit(oldp+457,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_30__q));
        tracep->fullBit(oldp+458,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_31__q));
        tracep->fullBit(oldp+459,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_0__q));
        tracep->fullBit(oldp+460,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_1__q));
        tracep->fullBit(oldp+461,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_2__q));
        tracep->fullBit(oldp+462,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_3__q));
        tracep->fullBit(oldp+463,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_4__q));
        tracep->fullBit(oldp+464,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_27__q));
        tracep->fullBit(oldp+465,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_28__q));
        tracep->fullBit(oldp+466,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_29__q));
        tracep->fullBit(oldp+467,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_30__q));
        tracep->fullCData(oldp+468,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio8__q),3);
        tracep->fullCData(oldp+469,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio10__q),3);
        tracep->fullCData(oldp+470,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio11__q),3);
        tracep->fullCData(oldp+471,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio12__q),3);
        tracep->fullCData(oldp+472,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio15__q),3);
        tracep->fullCData(oldp+473,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio16__q),3);
        tracep->fullCData(oldp+474,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio17__q),3);
        tracep->fullCData(oldp+475,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio18__q),3);
        tracep->fullBit(oldp+476,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_4__q));
        tracep->fullBit(oldp+477,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_5__q));
        tracep->fullBit(oldp+478,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_6__q));
        tracep->fullBit(oldp+479,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_7__q));
        tracep->fullCData(oldp+480,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_threshold0__q),3);
        tracep->fullBit(oldp+481,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_msip0__q));
        tracep->fullBit(oldp+482,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__irq_q));
        tracep->fullIData(oldp+483,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__ip),32);
        tracep->fullBit(oldp+484,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_0__DOT__q));
        tracep->fullBit(oldp+485,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_1__DOT__q));
        tracep->fullBit(oldp+486,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_2__DOT__q));
        tracep->fullBit(oldp+487,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_3__DOT__q));
        tracep->fullCData(oldp+488,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__irq_id_q),6);
        tracep->fullBit(oldp+489,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_fetch_err_plus2));
        tracep->fullIData(oldp+490,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__stored_addr_q),32);
        tracep->fullIData(oldp+491,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fetch_addr_q),32);
        tracep->fullWData(oldp+492,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__rdata_q),96);
        tracep->fullBit(oldp+495,((1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_cpuctrl_csr__DOT__rdata_q) 
                                         >> 1U))));
        tracep->fullBit(oldp+496,((1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_cpuctrl_csr__DOT__rdata_q) 
                                         >> 2U))));
        tracep->fullCData(oldp+497,((7U & ((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_cpuctrl_csr__DOT__rdata_q) 
                                           >> 3U))),3);
        tracep->fullBit(oldp+498,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_cpuctrl_csr__DOT__rdata_q))));
        tracep->fullBit(oldp+499,((1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mstatus_csr__DOT__rdata_q) 
                                         >> 5U))));
        tracep->fullIData(oldp+500,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_depc_csr__DOT__rdata_q),32);
        tracep->fullIData(oldp+501,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mtvec_csr__DOT__rdata_q),32);
        tracep->fullBit(oldp+502,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mstatus_csr__DOT__rdata_q))));
        tracep->fullCData(oldp+503,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__priv_lvl_q),2);
        tracep->fullCData(oldp+504,((3U & ((2U & (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mstatus_csr__DOT__rdata_q))
                                            ? ((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mstatus_csr__DOT__rdata_q) 
                                               >> 2U)
                                            : (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__priv_lvl_q)))),2);
        tracep->fullBit(oldp+505,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__debug_mode_q));
        tracep->fullBit(oldp+506,((1U & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_dcsr_csr__DOT__rdata_q 
                                         >> 2U))));
        tracep->fullBit(oldp+507,((1U & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_dcsr_csr__DOT__rdata_q 
                                         >> 0xfU))));
        tracep->fullBit(oldp+508,((1U & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_dcsr_csr__DOT__rdata_q 
                                         >> 0xcU))));
        tracep->fullCData(oldp+509,((0xffU & vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mtvec_csr__DOT__rdata_q)),8);
        tracep->fullBit(oldp+510,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__discard_req_q));
        tracep->fullCData(oldp+511,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs),4);
        tracep->fullBit(oldp+512,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_q));
        tracep->fullBit(oldp+513,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_q));
        tracep->fullBit(oldp+514,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__exc_req_q));
        tracep->fullBit(oldp+515,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_q));
        tracep->fullCData(oldp+516,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__gen_mult_fast__DOT__mult_state_q),2);
        tracep->fullIData(oldp+517,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__rdata_q),24);
        tracep->fullBit(oldp+518,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__pmp_err_q));
        tracep->fullCData(oldp+519,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mstatus_csr__DOT__rdata_q),6);
        tracep->fullIData(oldp+520,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mscratch_csr__DOT__rdata_q),32);
        tracep->fullIData(oldp+521,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mtval_csr__DOT__rdata_q),32);
        tracep->fullIData(oldp+522,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_dcsr_csr__DOT__rdata_q),32);
        tracep->fullIData(oldp+523,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_dscratch0_csr__DOT__rdata_q),32);
        tracep->fullIData(oldp+524,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_dscratch1_csr__DOT__rdata_q),32);
        tracep->fullIData(oldp+525,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mstack_epc_csr__DOT__rdata_q),32);
        tracep->fullCData(oldp+526,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mstack_cause_csr__DOT__rdata_q),6);
        tracep->fullIData(oldp+527,((0xfffffff8U | (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mcountinhibit_q))),32);
        tracep->fullCData(oldp+528,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mcountinhibit_q),3);
        tracep->fullCData(oldp+529,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_cpuctrl_csr__DOT__rdata_q),6);
        tracep->fullQData(oldp+530,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mcycle_counter_i__DOT__counter_q),64);
        tracep->fullQData(oldp+532,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__minstret_counter_i__DOT__counter_q),64);
        tracep->fullBit(oldp+534,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__valid_req_q));
        tracep->fullCData(oldp+535,((3U & ((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_q) 
                                           >> 1U))),2);
        tracep->fullCData(oldp+536,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_q),3);
        tracep->fullBit(oldp+537,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_req_int));
        tracep->fullBit(oldp+538,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__outstanding_load_wb));
        tracep->fullIData(oldp+539,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mepc_csr__DOT__rdata_q),32);
        tracep->fullBit(oldp+540,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_run));
        tracep->fullBit(oldp+541,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebreak_into_debug));
        tracep->fullCData(oldp+542,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mcause_csr__DOT__rdata_q),6);
        tracep->fullQData(oldp+543,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[0]),64);
        tracep->fullQData(oldp+545,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[1]),64);
        tracep->fullQData(oldp+547,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[2]),64);
        tracep->fullQData(oldp+549,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[3]),64);
        tracep->fullQData(oldp+551,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[4]),64);
        tracep->fullQData(oldp+553,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[5]),64);
        tracep->fullQData(oldp+555,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[6]),64);
        tracep->fullQData(oldp+557,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[7]),64);
        tracep->fullQData(oldp+559,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[8]),64);
        tracep->fullQData(oldp+561,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[9]),64);
        tracep->fullQData(oldp+563,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[10]),64);
        tracep->fullQData(oldp+565,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[11]),64);
        tracep->fullQData(oldp+567,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[12]),64);
        tracep->fullQData(oldp+569,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[13]),64);
        tracep->fullQData(oldp+571,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[14]),64);
        tracep->fullQData(oldp+573,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[15]),64);
        tracep->fullQData(oldp+575,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[16]),64);
        tracep->fullQData(oldp+577,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[17]),64);
        tracep->fullQData(oldp+579,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[18]),64);
        tracep->fullQData(oldp+581,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[19]),64);
        tracep->fullQData(oldp+583,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[20]),64);
        tracep->fullQData(oldp+585,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[21]),64);
        tracep->fullQData(oldp+587,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[22]),64);
        tracep->fullQData(oldp+589,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[23]),64);
        tracep->fullQData(oldp+591,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[24]),64);
        tracep->fullQData(oldp+593,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[25]),64);
        tracep->fullQData(oldp+595,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[26]),64);
        tracep->fullQData(oldp+597,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[27]),64);
        tracep->fullQData(oldp+599,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[28]),64);
        tracep->fullQData(oldp+601,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[29]),64);
        tracep->fullQData(oldp+603,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[30]),64);
        tracep->fullQData(oldp+605,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[31]),64);
        tracep->fullCData(oldp+607,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__debug_cause),3);
        tracep->fullBit(oldp+608,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__debug_csr_save));
        tracep->fullCData(oldp+609,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__lowest_free_entry),3);
        tracep->fullBit(oldp+610,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err));
        tracep->fullIData(oldp+611,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__u_reg_if__DOT__rdata),32);
        tracep->fullBit(oldp+612,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__u_reg_if__DOT__error));
        tracep->fullCData(oldp+613,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__u_reg_if__DOT__rspop),3);
        tracep->fullBit(oldp+614,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__fetch_enable_q));
        tracep->fullIData(oldp+615,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_reg_if__DOT__rdata),32);
        tracep->fullBit(oldp+616,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_reg_if__DOT__error));
        tracep->fullCData(oldp+617,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_reg_if__DOT__rspop),3);
        tracep->fullCData(oldp+618,(vlTOPp->opentitan_soc_top__DOT__u_tempsense__DOT__reqid),8);
        tracep->fullBit(oldp+619,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__tl_reg_d2h 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+620,((7U & (IData)((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__tl_reg_d2h 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+621,((7U & (IData)((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__tl_reg_d2h 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+622,((3U & (IData)((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__tl_reg_d2h 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+623,((0xffU & (IData)(
                                                     (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__tl_reg_d2h 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+624,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__tl_reg_d2h 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+625,((IData)((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__tl_reg_d2h 
                                             >> 2U))),32);
        tracep->fullBit(oldp+626,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__tl_reg_d2h 
                                                 >> 1U)))));
        tracep->fullBit(oldp+627,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__tl_reg_d2h))));
        tracep->fullBit(oldp+628,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__tl_reg_d2h 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+629,((7U & (IData)((vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__tl_reg_d2h 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+630,((7U & (IData)((vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__tl_reg_d2h 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+631,((3U & (IData)((vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__tl_reg_d2h 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+632,((0xffU & (IData)(
                                                     (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__tl_reg_d2h 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+633,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__tl_reg_d2h 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+634,((IData)((vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__tl_reg_d2h 
                                             >> 2U))),32);
        tracep->fullBit(oldp+635,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__tl_reg_d2h 
                                                 >> 1U)))));
        tracep->fullBit(oldp+636,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__tl_reg_d2h))));
        tracep->fullBit(oldp+637,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__tsen1_to_xbar 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+638,((7U & (IData)((vlTOPp->opentitan_soc_top__DOT__tsen1_to_xbar 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+639,((7U & (IData)((vlTOPp->opentitan_soc_top__DOT__tsen1_to_xbar 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+640,((3U & (IData)((vlTOPp->opentitan_soc_top__DOT__tsen1_to_xbar 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+641,((0xffU & (IData)(
                                                     (vlTOPp->opentitan_soc_top__DOT__tsen1_to_xbar 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+642,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__tsen1_to_xbar 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+643,((IData)((vlTOPp->opentitan_soc_top__DOT__tsen1_to_xbar 
                                             >> 2U))),32);
        tracep->fullBit(oldp+644,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__tsen1_to_xbar 
                                                 >> 1U)))));
        tracep->fullBit(oldp+645,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__tsen1_to_xbar))));
        tracep->fullBit(oldp+646,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                 [0U] 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+647,((7U & (IData)((
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                   [0U] 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+648,((7U & (IData)((
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                   [0U] 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+649,((3U & (IData)((
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                   [0U] 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+650,((0xffU & (IData)(
                                                     (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                      [0U] 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+651,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                 [0U] 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+652,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                             [0U] >> 2U))),32);
        tracep->fullBit(oldp+653,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                 [0U] 
                                                 >> 1U)))));
        tracep->fullBit(oldp+654,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                [0U]))));
        tracep->fullBit(oldp+655,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                 [1U] 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+656,((7U & (IData)((
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                   [1U] 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+657,((7U & (IData)((
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                   [1U] 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+658,((3U & (IData)((
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                   [1U] 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+659,((0xffU & (IData)(
                                                     (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                      [1U] 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+660,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                 [1U] 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+661,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                             [1U] >> 2U))),32);
        tracep->fullBit(oldp+662,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                 [1U] 
                                                 >> 1U)))));
        tracep->fullBit(oldp+663,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                [1U]))));
        tracep->fullBit(oldp+664,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                 [2U] 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+665,((7U & (IData)((
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                   [2U] 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+666,((7U & (IData)((
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                   [2U] 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+667,((3U & (IData)((
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                   [2U] 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+668,((0xffU & (IData)(
                                                     (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                      [2U] 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+669,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                 [2U] 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+670,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                             [2U] >> 2U))),32);
        tracep->fullBit(oldp+671,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                 [2U] 
                                                 >> 1U)))));
        tracep->fullBit(oldp+672,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                [2U]))));
        tracep->fullBit(oldp+673,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                 [3U] 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+674,((7U & (IData)((
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                   [3U] 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+675,((7U & (IData)((
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                   [3U] 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+676,((3U & (IData)((
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                   [3U] 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+677,((0xffU & (IData)(
                                                     (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                      [3U] 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+678,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                 [3U] 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+679,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                             [3U] >> 2U))),32);
        tracep->fullBit(oldp+680,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                 [3U] 
                                                 >> 1U)))));
        tracep->fullBit(oldp+681,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                [3U]))));
        tracep->fullBit(oldp+682,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                 [4U] 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+683,((7U & (IData)((
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                   [4U] 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+684,((7U & (IData)((
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                   [4U] 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+685,((3U & (IData)((
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                   [4U] 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+686,((0xffU & (IData)(
                                                     (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                      [4U] 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+687,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                 [4U] 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+688,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                             [4U] >> 2U))),32);
        tracep->fullBit(oldp+689,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                 [4U] 
                                                 >> 1U)))));
        tracep->fullBit(oldp+690,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                [4U]))));
        tracep->fullBit(oldp+691,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                 [5U] 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+692,((7U & (IData)((
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                   [5U] 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+693,((7U & (IData)((
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                   [5U] 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+694,((3U & (IData)((
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                   [5U] 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+695,((0xffU & (IData)(
                                                     (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                      [5U] 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+696,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                 [5U] 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+697,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                             [5U] >> 2U))),32);
        tracep->fullBit(oldp+698,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                 [5U] 
                                                 >> 1U)))));
        tracep->fullBit(oldp+699,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                [5U]))));
        tracep->fullBit(oldp+700,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                 [6U] 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+701,((7U & (IData)((
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                   [6U] 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+702,((7U & (IData)((
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                   [6U] 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+703,((3U & (IData)((
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                   [6U] 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+704,((0xffU & (IData)(
                                                     (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                      [6U] 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+705,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                 [6U] 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+706,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                             [6U] >> 2U))),32);
        tracep->fullBit(oldp+707,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                 [6U] 
                                                 >> 1U)))));
        tracep->fullBit(oldp+708,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                [6U]))));
        tracep->fullBit(oldp+709,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                 [7U] 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+710,((7U & (IData)((
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                   [7U] 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+711,((7U & (IData)((
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                   [7U] 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+712,((3U & (IData)((
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                   [7U] 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+713,((0xffU & (IData)(
                                                     (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                      [7U] 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+714,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                 [7U] 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+715,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                             [7U] >> 2U))),32);
        tracep->fullBit(oldp+716,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                 [7U] 
                                                 >> 1U)))));
        tracep->fullBit(oldp+717,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                [7U]))));
        tracep->fullBit(oldp+718,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                 [8U] 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+719,((7U & (IData)((
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                   [8U] 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+720,((7U & (IData)((
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                   [8U] 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+721,((3U & (IData)((
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                   [8U] 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+722,((0xffU & (IData)(
                                                     (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                      [8U] 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+723,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                 [8U] 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+724,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                             [8U] >> 2U))),32);
        tracep->fullBit(oldp+725,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                 [8U] 
                                                 >> 1U)))));
        tracep->fullBit(oldp+726,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                [8U]))));
        tracep->fullBit(oldp+727,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                 [9U] 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+728,((7U & (IData)((
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                   [9U] 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+729,((7U & (IData)((
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                   [9U] 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+730,((3U & (IData)((
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                   [9U] 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+731,((0xffU & (IData)(
                                                     (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                      [9U] 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+732,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                 [9U] 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+733,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                             [9U] >> 2U))),32);
        tracep->fullBit(oldp+734,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                 [9U] 
                                                 >> 1U)))));
        tracep->fullBit(oldp+735,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                [9U]))));
        tracep->fullBit(oldp+736,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                 [0xaU] 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+737,((7U & (IData)((
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                   [0xaU] 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+738,((7U & (IData)((
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                   [0xaU] 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+739,((3U & (IData)((
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                   [0xaU] 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+740,((0xffU & (IData)(
                                                     (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                      [0xaU] 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+741,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                 [0xaU] 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+742,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                             [0xaU] 
                                             >> 2U))),32);
        tracep->fullBit(oldp+743,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                 [0xaU] 
                                                 >> 1U)))));
        tracep->fullBit(oldp+744,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h
                                                [0xaU]))));
        tracep->fullBit(oldp+745,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__nmi_mode_q));
        tracep->fullBit(oldp+746,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__g_branch_set_flop__DOT__branch_set_raw_q) 
                                   & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__branch_jump_set_done_q)))));
        tracep->fullBit(oldp+747,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__g_branch_set_flop__DOT__branch_set_raw_q));
        tracep->fullBit(oldp+748,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__branch_jump_set_done_q));
        tracep->fullBit(oldp+749,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__do_single_step_q));
        tracep->fullBit(oldp+750,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__enter_debug_mode_prio_q));
        tracep->fullIData(oldp+751,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mie_csr__DOT__rdata_q),18);
        tracep->fullBit(oldp+752,((0U != vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__irqs)));
        tracep->fullIData(oldp+753,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__irqs),18);
        tracep->fullCData(oldp+754,(((0x4000U & vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__irqs)
                                      ? 0xeU : ((0x2000U 
                                                 & vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__irqs)
                                                 ? 0xdU
                                                 : 
                                                ((0x1000U 
                                                  & vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__irqs)
                                                  ? 0xcU
                                                  : 
                                                 ((0x800U 
                                                   & vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__irqs)
                                                   ? 0xbU
                                                   : 
                                                  ((0x400U 
                                                    & vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__irqs)
                                                    ? 0xaU
                                                    : 
                                                   ((0x200U 
                                                     & vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__irqs)
                                                     ? 9U
                                                     : 
                                                    ((0x100U 
                                                      & vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__irqs)
                                                      ? 8U
                                                      : 
                                                     ((0x80U 
                                                       & vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__irqs)
                                                       ? 7U
                                                       : 
                                                      ((0x40U 
                                                        & vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__irqs)
                                                        ? 6U
                                                        : 
                                                       ((0x20U 
                                                         & vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__irqs)
                                                         ? 5U
                                                         : 
                                                        ((0x10U 
                                                          & vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__irqs)
                                                          ? 4U
                                                          : 
                                                         ((8U 
                                                           & vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__irqs)
                                                           ? 3U
                                                           : 
                                                          ((4U 
                                                            & vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__irqs)
                                                            ? 2U
                                                            : 
                                                           ((2U 
                                                             & vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__irqs)
                                                             ? 1U
                                                             : 0U))))))))))))))),4);
        tracep->fullBit(oldp+755,((1U & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__irqs 
                                         >> 0x10U))));
        tracep->fullBit(oldp+756,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__branch_set));
        tracep->fullBit(oldp+757,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__do_single_step_d));
        tracep->fullBit(oldp+758,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_valid));
        tracep->fullCData(oldp+759,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__csr_op),2);
        tracep->fullBit(oldp+760,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_valid));
        tracep->fullBit(oldp+761,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__flush_id));
        tracep->fullBit(oldp+762,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__mult_en_dec));
        tracep->fullBit(oldp+763,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__div_en_dec));
        tracep->fullBit(oldp+764,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__multdiv_en_dec));
        tracep->fullBit(oldp+765,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio));
        tracep->fullBit(oldp+766,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio));
        tracep->fullBit(oldp+767,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio));
        tracep->fullBit(oldp+768,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio));
        tracep->fullBit(oldp+769,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio));
        tracep->fullBit(oldp+770,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio));
        tracep->fullBit(oldp+771,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__enter_debug_mode_prio_d));
        tracep->fullBit(oldp+772,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn));
        tracep->fullBit(oldp+773,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__mret_insn));
        tracep->fullBit(oldp+774,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__dret_insn));
        tracep->fullBit(oldp+775,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__wfi_insn));
        tracep->fullBit(oldp+776,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn));
        tracep->fullQData(oldp+777,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__accum),34);
        tracep->fullBit(oldp+779,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__mult_valid));
        tracep->fullCData(oldp+780,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__gen_mult_fast__DOT__mult_state_d),2);
        tracep->fullBit(oldp+781,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__csr_wr));
        tracep->fullCData(oldp+782,(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr),2);
        tracep->fullBit(oldp+783,((1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                         >> 1U))));
        tracep->fullBit(oldp+784,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))));
        tracep->fullCData(oldp+785,(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr),2);
        tracep->fullBit(oldp+786,((1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                         >> 1U))));
        tracep->fullBit(oldp+787,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))));
        tracep->fullCData(oldp+788,(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr),2);
        tracep->fullBit(oldp+789,((1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                         >> 1U))));
        tracep->fullBit(oldp+790,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))));
        tracep->fullCData(oldp+791,(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr),3);
        tracep->fullCData(oldp+792,(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr),3);
        tracep->fullBit(oldp+793,((1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                         >> 2U))));
        tracep->fullBit(oldp+794,((1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                         >> 2U))));
        tracep->fullCData(oldp+795,((3U & (IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))),2);
        tracep->fullCData(oldp+796,((3U & (IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))),2);
        tracep->fullCData(oldp+797,(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr),3);
        tracep->fullCData(oldp+798,(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr),3);
        tracep->fullBit(oldp+799,((1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                         >> 2U))));
        tracep->fullBit(oldp+800,((1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                         >> 2U))));
        tracep->fullCData(oldp+801,((3U & (IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))),2);
        tracep->fullCData(oldp+802,((3U & (IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))),2);
        tracep->fullCData(oldp+803,(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr),3);
        tracep->fullBit(oldp+804,((1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                         >> 2U))));
        tracep->fullCData(oldp+805,((3U & (IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))),2);
        tracep->fullCData(oldp+806,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__intr_interface__DOT__genblk1__DOT__source_q),8);
        tracep->fullBit(oldp+807,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__intr_interface__DOT__genblk1__DOT__source_q));
        tracep->fullBit(oldp+808,(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__instr_valid));
        tracep->fullSData(oldp+809,((0x1fffU & vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__storage)),13);
        tracep->fullSData(oldp+810,((0x1fffU & (vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__storage 
                                                >> 0xdU))),13);
        tracep->fullCData(oldp+811,((0x1fU & (IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__storage))),5);
        tracep->fullCData(oldp+812,((0x1fU & ((IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__storage) 
                                              >> 5U))),5);
        tracep->fullQData(oldp+813,((0x1ffffffffULL 
                                     & (((QData)((IData)(
                                                         vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[1U])) 
                                         << 0x20U) 
                                        | (QData)((IData)(
                                                          vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[0U]))))),33);
        tracep->fullQData(oldp+815,((0x1ffffffffULL 
                                     & (((QData)((IData)(
                                                         vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[2U])) 
                                         << 0x1fU) 
                                        | ((QData)((IData)(
                                                           vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[1U])) 
                                           >> 1U)))),33);
        tracep->fullBit(oldp+817,(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__rvalid));
        tracep->fullQData(oldp+818,((0x1ffffffffULL 
                                     & (((QData)((IData)(
                                                         vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[1U])) 
                                         << 0x20U) 
                                        | (QData)((IData)(
                                                          vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[0U]))))),33);
        tracep->fullQData(oldp+820,((0x1ffffffffULL 
                                     & (((QData)((IData)(
                                                         vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[3U])) 
                                         << 0x3fU) 
                                        | (((QData)((IData)(
                                                            vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[2U])) 
                                            << 0x1fU) 
                                           | ((QData)((IData)(
                                                              vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[1U])) 
                                              >> 1U))))),33);
        tracep->fullQData(oldp+822,((0x1ffffffffULL 
                                     & (((QData)((IData)(
                                                         vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[4U])) 
                                         << 0x3eU) 
                                        | (((QData)((IData)(
                                                            vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[3U])) 
                                            << 0x1eU) 
                                           | ((QData)((IData)(
                                                              vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[2U])) 
                                              >> 2U))))),33);
        tracep->fullQData(oldp+824,((0x1ffffffffULL 
                                     & (((QData)((IData)(
                                                         vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[4U])) 
                                         << 0x1dU) 
                                        | ((QData)((IData)(
                                                           vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[3U])) 
                                           >> 3U)))),33);
        tracep->fullCData(oldp+826,(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr),2);
        tracep->fullBit(oldp+827,((1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                         >> 1U))));
        tracep->fullBit(oldp+828,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))));
        tracep->fullCData(oldp+829,(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr),2);
        tracep->fullBit(oldp+830,((1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                         >> 1U))));
        tracep->fullBit(oldp+831,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))));
        tracep->fullCData(oldp+832,(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr),2);
        tracep->fullBit(oldp+833,((1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                         >> 1U))));
        tracep->fullBit(oldp+834,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))));
        tracep->fullCData(oldp+835,(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr),3);
        tracep->fullBit(oldp+836,((1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                         >> 2U))));
        tracep->fullCData(oldp+837,((3U & (IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))),2);
        tracep->fullBit(oldp+838,((1U & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__full)))));
        tracep->fullBit(oldp+839,((1U & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_empty)))));
        tracep->fullBit(oldp+840,((1U & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__full)))));
        tracep->fullBit(oldp+841,((1U & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__full)))));
        tracep->fullBit(oldp+842,(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_empty));
        tracep->fullBit(oldp+843,(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__full));
        tracep->fullBit(oldp+844,((1U & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_empty)))));
        tracep->fullBit(oldp+845,(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_empty));
        tracep->fullBit(oldp+846,(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__full));
        tracep->fullBit(oldp+847,(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_empty));
        tracep->fullBit(oldp+848,(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__full));
        tracep->fullBit(oldp+849,((1U & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__full)))));
        tracep->fullBit(oldp+850,((1U & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_empty)))));
        tracep->fullBit(oldp+851,((1U & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__full)))));
        tracep->fullBit(oldp+852,((1U & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__full)))));
        tracep->fullBit(oldp+853,(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_empty));
        tracep->fullBit(oldp+854,(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__full));
        tracep->fullBit(oldp+855,((1U & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_empty)))));
        tracep->fullBit(oldp+856,(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_empty));
        tracep->fullBit(oldp+857,(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__full));
        tracep->fullBit(oldp+858,(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_empty));
        tracep->fullBit(oldp+859,(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__full));
        tracep->fullBit(oldp+860,(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__err_resp__DOT__err_rsp_pending));
        tracep->fullCData(oldp+861,((3U & ((IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                           >> 0xbU))),2);
        tracep->fullBit(oldp+862,((1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                         >> 0xaU))));
        tracep->fullCData(oldp+863,((3U & ((IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                           >> 8U))),2);
        tracep->fullCData(oldp+864,((0xffU & (IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT____Vcellout__u_reqfifo__rdata_o))),8);
        tracep->fullBit(oldp+865,(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__rspfifo_wvalid));
        tracep->fullCData(oldp+866,((0xfU & ((IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT____Vcellout__u_sramreqfifo__rdata_o) 
                                             >> 1U))),4);
        tracep->fullBit(oldp+867,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT____Vcellout__u_sramreqfifo__rdata_o))));
        tracep->fullSData(oldp+868,(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT____Vcellout__u_reqfifo__rdata_o),13);
        tracep->fullCData(oldp+869,(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT____Vcellout__u_sramreqfifo__rdata_o),5);
        tracep->fullCData(oldp+870,((3U & ((IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                           >> 0xbU))),2);
        tracep->fullBit(oldp+871,((1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                         >> 0xaU))));
        tracep->fullCData(oldp+872,((3U & ((IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                           >> 8U))),2);
        tracep->fullCData(oldp+873,((0xffU & (IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_reqfifo__rdata_o))),8);
        tracep->fullBit(oldp+874,(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__rspfifo_wvalid));
        tracep->fullCData(oldp+875,((0xfU & ((IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_sramreqfifo__rdata_o) 
                                             >> 1U))),4);
        tracep->fullBit(oldp+876,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_sramreqfifo__rdata_o))));
        tracep->fullSData(oldp+877,(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_reqfifo__rdata_o),13);
        tracep->fullCData(oldp+878,(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_sramreqfifo__rdata_o),5);
        tracep->fullBit(oldp+879,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__err_resp__tl_h_o 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+880,((7U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__err_resp__tl_h_o 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+881,((7U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__err_resp__tl_h_o 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+882,((3U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__err_resp__tl_h_o 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+883,((0xffU & (IData)(
                                                     (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__err_resp__tl_h_o 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+884,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__err_resp__tl_h_o 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+885,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__err_resp__tl_h_o 
                                             >> 2U))),32);
        tracep->fullBit(oldp+886,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__err_resp__tl_h_o 
                                                 >> 1U)))));
        tracep->fullBit(oldp+887,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__err_resp__tl_h_o))));
        tracep->fullBit(oldp+888,((1U & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__empty)))));
        tracep->fullIData(oldp+889,(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__rmask),32);
        tracep->fullBit(oldp+890,(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_incr_wptr));
        tracep->fullBit(oldp+891,(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__empty));
        tracep->fullBit(oldp+892,((1U & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__empty)))));
        tracep->fullIData(oldp+893,(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__rmask),32);
        tracep->fullBit(oldp+894,(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_incr_wptr));
        tracep->fullBit(oldp+895,(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__empty));
        tracep->fullBit(oldp+896,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__iccm_to_xbar 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+897,((7U & (IData)((vlTOPp->opentitan_soc_top__DOT__iccm_to_xbar 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+898,((7U & (IData)((vlTOPp->opentitan_soc_top__DOT__iccm_to_xbar 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+899,((3U & (IData)((vlTOPp->opentitan_soc_top__DOT__iccm_to_xbar 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+900,((0xffU & (IData)(
                                                     (vlTOPp->opentitan_soc_top__DOT__iccm_to_xbar 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+901,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__iccm_to_xbar 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+902,((IData)((vlTOPp->opentitan_soc_top__DOT__iccm_to_xbar 
                                             >> 2U))),32);
        tracep->fullBit(oldp+903,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__iccm_to_xbar 
                                                 >> 1U)))));
        tracep->fullBit(oldp+904,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__iccm_to_xbar))));
        tracep->fullIData(oldp+905,(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__rdata_tlword),32);
        tracep->fullIData(oldp+906,((IData)((vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT____Vcellout__u_rspfifo__rdata_o 
                                             >> 1U))),32);
        tracep->fullBit(oldp+907,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT____Vcellout__u_rspfifo__rdata_o))));
        tracep->fullIData(oldp+908,(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__rdata_tlword),32);
        tracep->fullQData(oldp+909,(((QData)((IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__rdata_tlword)) 
                                     << 1U)),33);
        tracep->fullQData(oldp+911,(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT____Vcellout__u_rspfifo__rdata_o),33);
        tracep->fullBit(oldp+913,(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__d_valid));
        tracep->fullIData(oldp+914,(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__rdata_tlword),32);
        tracep->fullBit(oldp+915,(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__d_valid));
        tracep->fullIData(oldp+916,(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__rdata_tlword),32);
        tracep->fullQData(oldp+917,(((QData)((IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__rdata_tlword)) 
                                     << 1U)),33);
        tracep->fullIData(oldp+919,((IData)((vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_rspfifo__rdata_o 
                                             >> 1U))),32);
        tracep->fullBit(oldp+920,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_rspfifo__rdata_o))));
        tracep->fullQData(oldp+921,(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_rspfifo__rdata_o),33);
        tracep->fullBit(oldp+923,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__dccm_to_xbar 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+924,((7U & (IData)((vlTOPp->opentitan_soc_top__DOT__dccm_to_xbar 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+925,((7U & (IData)((vlTOPp->opentitan_soc_top__DOT__dccm_to_xbar 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+926,((3U & (IData)((vlTOPp->opentitan_soc_top__DOT__dccm_to_xbar 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+927,((0xffU & (IData)(
                                                     (vlTOPp->opentitan_soc_top__DOT__dccm_to_xbar 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+928,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__dccm_to_xbar 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+929,((IData)((vlTOPp->opentitan_soc_top__DOT__dccm_to_xbar 
                                             >> 2U))),32);
        tracep->fullBit(oldp+930,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__dccm_to_xbar 
                                                 >> 1U)))));
        tracep->fullBit(oldp+931,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__dccm_to_xbar))));
        tracep->fullBit(oldp+932,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [0U] 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+933,((7U & (IData)((
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                   [0U] 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+934,((7U & (IData)((
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                   [0U] 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+935,((3U & (IData)((
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                   [0U] 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+936,((0xffU & (IData)(
                                                     (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                      [0U] 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+937,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [0U] 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+938,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                             [0U] >> 2U))),32);
        tracep->fullBit(oldp+939,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [0U] 
                                                 >> 1U)))));
        tracep->fullBit(oldp+940,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                [0U]))));
        tracep->fullBit(oldp+941,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [1U] 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+942,((7U & (IData)((
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                   [1U] 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+943,((7U & (IData)((
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                   [1U] 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+944,((3U & (IData)((
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                   [1U] 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+945,((0xffU & (IData)(
                                                     (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                      [1U] 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+946,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [1U] 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+947,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                             [1U] >> 2U))),32);
        tracep->fullBit(oldp+948,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [1U] 
                                                 >> 1U)))));
        tracep->fullBit(oldp+949,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                [1U]))));
        tracep->fullBit(oldp+950,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [2U] 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+951,((7U & (IData)((
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                   [2U] 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+952,((7U & (IData)((
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                   [2U] 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+953,((3U & (IData)((
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                   [2U] 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+954,((0xffU & (IData)(
                                                     (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                      [2U] 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+955,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [2U] 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+956,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                             [2U] >> 2U))),32);
        tracep->fullBit(oldp+957,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [2U] 
                                                 >> 1U)))));
        tracep->fullBit(oldp+958,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                [2U]))));
        tracep->fullBit(oldp+959,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [3U] 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+960,((7U & (IData)((
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                   [3U] 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+961,((7U & (IData)((
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                   [3U] 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+962,((3U & (IData)((
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                   [3U] 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+963,((0xffU & (IData)(
                                                     (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                      [3U] 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+964,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [3U] 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+965,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                             [3U] >> 2U))),32);
        tracep->fullBit(oldp+966,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [3U] 
                                                 >> 1U)))));
        tracep->fullBit(oldp+967,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                [3U]))));
        tracep->fullBit(oldp+968,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [4U] 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+969,((7U & (IData)((
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                   [4U] 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+970,((7U & (IData)((
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                   [4U] 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+971,((3U & (IData)((
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                   [4U] 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+972,((0xffU & (IData)(
                                                     (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                      [4U] 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+973,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [4U] 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+974,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                             [4U] >> 2U))),32);
        tracep->fullBit(oldp+975,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [4U] 
                                                 >> 1U)))));
        tracep->fullBit(oldp+976,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                [4U]))));
        tracep->fullBit(oldp+977,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [5U] 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+978,((7U & (IData)((
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                   [5U] 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+979,((7U & (IData)((
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                   [5U] 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+980,((3U & (IData)((
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                   [5U] 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+981,((0xffU & (IData)(
                                                     (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                      [5U] 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+982,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [5U] 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+983,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                             [5U] >> 2U))),32);
        tracep->fullBit(oldp+984,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [5U] 
                                                 >> 1U)))));
        tracep->fullBit(oldp+985,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                [5U]))));
        tracep->fullBit(oldp+986,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [6U] 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+987,((7U & (IData)((
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                   [6U] 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+988,((7U & (IData)((
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                   [6U] 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+989,((3U & (IData)((
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                   [6U] 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+990,((0xffU & (IData)(
                                                     (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                      [6U] 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+991,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [6U] 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+992,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                             [6U] >> 2U))),32);
        tracep->fullBit(oldp+993,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [6U] 
                                                 >> 1U)))));
        tracep->fullBit(oldp+994,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                [6U]))));
        tracep->fullBit(oldp+995,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [7U] 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+996,((7U & (IData)((
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                   [7U] 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+997,((7U & (IData)((
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                   [7U] 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+998,((3U & (IData)((
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                   [7U] 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+999,((0xffU & (IData)(
                                                     (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                      [7U] 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+1000,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [7U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1001,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                              [7U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1002,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [7U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1003,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [7U]))));
        tracep->fullBit(oldp+1004,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [8U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1005,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [8U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1006,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [8U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1007,((3U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [8U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1008,((0xffU & (IData)(
                                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                       [8U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1009,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [8U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1010,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                              [8U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1011,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [8U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1012,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [8U]))));
        tracep->fullBit(oldp+1013,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [9U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1014,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [9U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1015,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [9U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1016,((3U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [9U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1017,((0xffU & (IData)(
                                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                       [9U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1018,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [9U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1019,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                              [9U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1020,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [9U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1021,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [9U]))));
        tracep->fullBit(oldp+1022,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [0xaU] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1023,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [0xaU] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1024,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [0xaU] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1025,((3U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [0xaU] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1026,((0xffU & (IData)(
                                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                       [0xaU] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1027,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [0xaU] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1028,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                              [0xaU] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1029,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [0xaU] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1030,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [0xaU]))));
        tracep->fullBit(oldp+1031,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1032,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1033,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1034,((3U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1035,((0xffU & (IData)(
                                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1036,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1037,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1038,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1039,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_h_o))));
        tracep->fullBit(oldp+1040,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1041,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [0U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1042,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [0U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1043,((3U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [0U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1044,((0xffU & (IData)(
                                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                       [0U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1045,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [0U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1046,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                              [0U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1047,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [0U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1048,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [0U]))));
        tracep->fullBit(oldp+1049,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [0U]))));
        tracep->fullBit(oldp+1050,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+1051,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                   [0U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                      [0U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                     [0U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                              [0U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+1053,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1054,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1055,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1056,((3U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1057,((0xffU & (IData)(
                                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1058,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1059,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1060,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1061,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_h_o))));
        tracep->fullBit(oldp+1062,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1063,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [1U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1064,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [1U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1065,((3U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [1U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1066,((0xffU & (IData)(
                                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                       [1U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1067,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [1U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1068,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                              [1U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1069,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [1U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1070,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [1U]))));
        tracep->fullBit(oldp+1071,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [1U]))));
        tracep->fullBit(oldp+1072,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+1073,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                   [1U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                      [1U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                     [1U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                              [1U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+1075,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1076,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1077,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1078,((3U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1079,((0xffU & (IData)(
                                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1080,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1081,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1082,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1083,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_h_o))));
        tracep->fullBit(oldp+1084,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [2U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1085,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [2U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1086,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [2U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1087,((3U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [2U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1088,((0xffU & (IData)(
                                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                       [2U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1089,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [2U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1090,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                              [2U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1091,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [2U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1092,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [2U]))));
        tracep->fullBit(oldp+1093,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [2U]))));
        tracep->fullBit(oldp+1094,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [2U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+1095,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                   [2U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                      [2U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                     [2U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                              [2U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+1097,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1098,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1099,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1100,((3U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1101,((0xffU & (IData)(
                                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1102,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1103,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1104,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1105,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_h_o))));
        tracep->fullBit(oldp+1106,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [3U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1107,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [3U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1108,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [3U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1109,((3U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [3U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1110,((0xffU & (IData)(
                                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                       [3U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1111,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [3U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1112,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                              [3U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1113,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [3U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1114,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [3U]))));
        tracep->fullBit(oldp+1115,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [3U]))));
        tracep->fullBit(oldp+1116,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [3U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+1117,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                   [3U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                      [3U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                     [3U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                              [3U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+1119,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1120,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1121,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1122,((3U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1123,((0xffU & (IData)(
                                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1124,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1125,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1126,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1127,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_h_o))));
        tracep->fullBit(oldp+1128,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [4U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1129,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [4U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1130,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [4U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1131,((3U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [4U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1132,((0xffU & (IData)(
                                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                       [4U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1133,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [4U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1134,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                              [4U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1135,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [4U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1136,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [4U]))));
        tracep->fullBit(oldp+1137,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [4U]))));
        tracep->fullBit(oldp+1138,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [4U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+1139,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                   [4U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                      [4U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                     [4U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                              [4U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+1141,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1142,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1143,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1144,((3U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1145,((0xffU & (IData)(
                                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1146,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1147,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1148,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1149,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_h_o))));
        tracep->fullBit(oldp+1150,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [5U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1151,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [5U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1152,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [5U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1153,((3U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [5U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1154,((0xffU & (IData)(
                                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                       [5U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1155,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [5U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1156,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                              [5U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1157,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [5U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1158,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [5U]))));
        tracep->fullBit(oldp+1159,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [5U]))));
        tracep->fullBit(oldp+1160,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [5U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+1161,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                   [5U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                      [5U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                     [5U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                              [5U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+1163,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1164,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1165,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1166,((3U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1167,((0xffU & (IData)(
                                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1168,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1169,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1170,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1171,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_h_o))));
        tracep->fullBit(oldp+1172,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [6U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1173,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [6U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1174,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [6U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1175,((3U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [6U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1176,((0xffU & (IData)(
                                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                       [6U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1177,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [6U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1178,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                              [6U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1179,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [6U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1180,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [6U]))));
        tracep->fullBit(oldp+1181,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [6U]))));
        tracep->fullBit(oldp+1182,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [6U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+1183,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                   [6U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                      [6U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                     [6U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                              [6U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+1185,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1186,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1187,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1188,((3U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1189,((0xffU & (IData)(
                                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1190,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1191,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1192,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1193,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_h_o))));
        tracep->fullBit(oldp+1194,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [7U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1195,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [7U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1196,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [7U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1197,((3U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [7U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1198,((0xffU & (IData)(
                                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                       [7U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1199,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [7U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1200,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                              [7U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1201,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [7U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1202,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [7U]))));
        tracep->fullBit(oldp+1203,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [7U]))));
        tracep->fullBit(oldp+1204,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [7U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+1205,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                   [7U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                      [7U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                     [7U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                              [7U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+1207,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1208,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1209,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1210,((3U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1211,((0xffU & (IData)(
                                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1212,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1213,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1214,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1215,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_h_o))));
        tracep->fullBit(oldp+1216,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [8U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1217,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [8U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1218,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [8U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1219,((3U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [8U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1220,((0xffU & (IData)(
                                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                       [8U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1221,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [8U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1222,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                              [8U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1223,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [8U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1224,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [8U]))));
        tracep->fullBit(oldp+1225,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [8U]))));
        tracep->fullBit(oldp+1226,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [8U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+1227,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                   [8U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                      [8U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                     [8U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                              [8U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+1229,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1230,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1231,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1232,((3U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1233,((0xffU & (IData)(
                                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1234,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1235,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1236,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1237,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_h_o))));
        tracep->fullBit(oldp+1238,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [9U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1239,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [9U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1240,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [9U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1241,((3U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [9U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1242,((0xffU & (IData)(
                                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                       [9U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1243,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [9U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1244,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                              [9U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1245,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [9U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1246,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [9U]))));
        tracep->fullBit(oldp+1247,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [9U]))));
        tracep->fullBit(oldp+1248,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [9U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+1249,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                   [9U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                      [9U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                     [9U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                              [9U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+1251,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__10__KET____DOT__fifo_d__tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1252,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__10__KET____DOT__fifo_d__tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1253,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__10__KET____DOT__fifo_d__tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1254,((3U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__10__KET____DOT__fifo_d__tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1255,((0xffU & (IData)(
                                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__10__KET____DOT__fifo_d__tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1256,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__10__KET____DOT__fifo_d__tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1257,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__10__KET____DOT__fifo_d__tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1258,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__10__KET____DOT__fifo_d__tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1259,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__10__KET____DOT__fifo_d__tl_h_o))));
        tracep->fullBit(oldp+1260,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [0xaU] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1261,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [0xaU] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1262,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [0xaU] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1263,((3U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                    [0xaU] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1264,((0xffU & (IData)(
                                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                       [0xaU] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1265,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [0xaU] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1266,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                              [0xaU] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1267,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [0xaU] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1268,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [0xaU]))));
        tracep->fullBit(oldp+1269,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                 [0xaU]))));
        tracep->fullBit(oldp+1270,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                  [0xaU] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+1271,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                   [0xaU] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                      [0xaU] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                     [0xaU] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i
                                                                              [0xaU] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+1273,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1274,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [0U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1275,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [0U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1276,((3U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [0U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1277,((0xffU & (IData)(
                                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                       [0U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1278,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [0U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1279,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                              [0U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1280,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [0U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1281,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                 [0U]))));
        tracep->fullBit(oldp+1282,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1283,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [1U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1284,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [1U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1285,((3U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [1U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1286,((0xffU & (IData)(
                                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                       [1U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1287,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [1U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1288,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                              [1U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1289,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [1U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1290,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                 [1U]))));
        tracep->fullBit(oldp+1291,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [2U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1292,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [2U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1293,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [2U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1294,((3U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [2U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1295,((0xffU & (IData)(
                                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                       [2U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1296,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [2U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1297,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                              [2U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1298,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [2U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1299,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                 [2U]))));
        tracep->fullBit(oldp+1300,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [3U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1301,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [3U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1302,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [3U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1303,((3U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [3U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1304,((0xffU & (IData)(
                                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                       [3U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1305,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [3U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1306,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                              [3U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1307,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [3U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1308,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                 [3U]))));
        tracep->fullBit(oldp+1309,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [4U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1310,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [4U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1311,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [4U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1312,((3U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [4U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1313,((0xffU & (IData)(
                                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                       [4U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1314,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [4U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1315,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                              [4U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1316,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [4U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1317,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                 [4U]))));
        tracep->fullBit(oldp+1318,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [5U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1319,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [5U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1320,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [5U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1321,((3U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [5U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1322,((0xffU & (IData)(
                                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                       [5U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1323,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [5U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1324,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                              [5U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1325,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [5U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1326,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                 [5U]))));
        tracep->fullBit(oldp+1327,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [6U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1328,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [6U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1329,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [6U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1330,((3U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [6U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1331,((0xffU & (IData)(
                                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                       [6U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1332,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [6U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1333,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                              [6U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1334,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [6U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1335,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                 [6U]))));
        tracep->fullBit(oldp+1336,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [7U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1337,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [7U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1338,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [7U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1339,((3U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [7U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1340,((0xffU & (IData)(
                                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                       [7U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1341,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [7U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1342,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                              [7U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1343,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [7U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1344,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                 [7U]))));
        tracep->fullBit(oldp+1345,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [8U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1346,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [8U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1347,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [8U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1348,((3U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [8U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1349,((0xffU & (IData)(
                                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                       [8U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1350,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [8U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1351,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                              [8U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1352,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [8U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1353,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                 [8U]))));
        tracep->fullBit(oldp+1354,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [9U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1355,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [9U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1356,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [9U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1357,((3U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [9U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1358,((0xffU & (IData)(
                                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                       [9U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1359,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [9U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1360,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                              [9U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1361,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [9U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1362,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                 [9U]))));
        tracep->fullBit(oldp+1363,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [0xaU] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1364,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [0xaU] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1365,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [0xaU] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1366,((3U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [0xaU] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1367,((0xffU & (IData)(
                                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                       [0xaU] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1368,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [0xaU] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1369,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                              [0xaU] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1370,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [0xaU] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1371,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                 [0xaU]))));
        tracep->fullBit(oldp+1372,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [0xbU] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1373,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [0xbU] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1374,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [0xbU] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1375,((3U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                    [0xbU] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1376,((0xffU & (IData)(
                                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                       [0xbU] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1377,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [0xbU] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1378,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                              [0xbU] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1379,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                  [0xbU] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1380,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i
                                                 [0xbU]))));
        tracep->fullCData(oldp+1381,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_be),4);
        tracep->fullIData(oldp+1382,((0xfffffffcU & 
                                      ((IData)((vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                >> 3U)) 
                                       << 2U))),32);
        tracep->fullIData(oldp+1383,(((1U & (IData)(
                                                    (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                     >> 2U)))
                                       ? ((1U & (IData)(
                                                        (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                         >> 1U)))
                                           ? ((0xff000000U 
                                               & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__rf_rdata_b_fwd 
                                                  << 0x18U)) 
                                              | (0xffffffU 
                                                 & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__rf_rdata_b_fwd 
                                                    >> 8U)))
                                           : ((0xffff0000U 
                                               & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__rf_rdata_b_fwd 
                                                  << 0x10U)) 
                                              | (0xffffU 
                                                 & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__rf_rdata_b_fwd 
                                                    >> 0x10U))))
                                       : ((1U & (IData)(
                                                        (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                         >> 1U)))
                                           ? ((0xffffff00U 
                                               & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__rf_rdata_b_fwd 
                                                  << 8U)) 
                                              | (0xffU 
                                                 & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__rf_rdata_b_fwd 
                                                    >> 0x18U)))
                                           : vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__rf_rdata_b_fwd))),32);
        tracep->fullIData(oldp+1384,((IData)((vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                              >> 1U))),32);
        tracep->fullIData(oldp+1385,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operand_a),32);
        tracep->fullIData(oldp+1386,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operand_b),32);
        tracep->fullIData(oldp+1387,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__rf_rdata_a_fwd),32);
        tracep->fullIData(oldp+1388,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__rf_rdata_b_fwd),32);
        tracep->fullQData(oldp+1389,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__multdiv_alu_operand_b),33);
        tracep->fullQData(oldp+1391,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_adder_result_ext),34);
        tracep->fullBit(oldp+1393,((0U == (IData)((vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                   >> 1U)))));
        tracep->fullQData(oldp+1394,((0x1ffffffffULL 
                                      & (~ ((QData)((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operand_b)) 
                                            << 1U)))),33);
        tracep->fullCData(oldp+1396,((0x3fU & ((IData)(0x20U) 
                                               - (0x1fU 
                                                  & vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operand_b)))),6);
        tracep->fullCData(oldp+1397,(((0x10U & ((~ (IData)(
                                                           (0U 
                                                            != 
                                                            (0xfU 
                                                             & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operand_b 
                                                                >> 0x18U))))) 
                                                << 4U)) 
                                      | (0xfU & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operand_b 
                                                 >> 0x18U)))),5);
        tracep->fullCData(oldp+1398,((0x1fU & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operand_b 
                                               >> 0x10U))),5);
        tracep->fullIData(oldp+1399,((vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operand_a 
                                      | vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operand_b)),32);
        tracep->fullIData(oldp+1400,((vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operand_a 
                                      & vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operand_b)),32);
        tracep->fullIData(oldp+1401,((vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operand_a 
                                      ^ vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operand_b)),32);
        tracep->fullBit(oldp+1402,((1U & (((IData)(0x20U) 
                                           - (0x1fU 
                                              & vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operand_b)) 
                                          >> 5U))));
        tracep->fullCData(oldp+1403,(((2U & ((IData)(
                                                     (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                      >> 0x21U)) 
                                             << 1U)) 
                                      | (1U & (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_adder_result_ext)))),2);
        tracep->fullCData(oldp+1404,((3U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                    >> 1U)))),2);
        tracep->fullBit(oldp+1405,((1U & (vlTOPp->opentitan_soc_top__DOT__lsu_to_xbar[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1406,((7U & (vlTOPp->opentitan_soc_top__DOT__lsu_to_xbar[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1407,((7U & (vlTOPp->opentitan_soc_top__DOT__lsu_to_xbar[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1408,((3U & (vlTOPp->opentitan_soc_top__DOT__lsu_to_xbar[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1409,((0xffU & (vlTOPp->opentitan_soc_top__DOT__lsu_to_xbar[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1410,(((vlTOPp->opentitan_soc_top__DOT__lsu_to_xbar[2U] 
                                       << 0x1bU) | 
                                      (vlTOPp->opentitan_soc_top__DOT__lsu_to_xbar[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+1411,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__lsu_to_xbar[2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__lsu_to_xbar[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1412,(((vlTOPp->opentitan_soc_top__DOT__lsu_to_xbar[1U] 
                                       << 0x1fU) | 
                                      (vlTOPp->opentitan_soc_top__DOT__lsu_to_xbar[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+1413,((1U & vlTOPp->opentitan_soc_top__DOT__lsu_to_xbar[0U])));
        tracep->fullCData(oldp+1414,(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__dev_sel_s1n_10),4);
        tracep->fullCData(oldp+1415,((0xfU & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__fifo_h__DOT____Vcellinp__reqfifo__wdata_i[0U])),4);
        tracep->fullBit(oldp+1416,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1417,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1418,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1419,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1420,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1421,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_o[2U] 
                                       << 0x1bU) | 
                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+1422,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_o[2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1423,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_o[1U] 
                                       << 0x1fU) | 
                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+1424,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_o[0U])));
        tracep->fullBit(oldp+1425,(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__hold_all_requests));
        tracep->fullBit(oldp+1426,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                          [0U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1427,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [0U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1428,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [0U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1429,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [0U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1430,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                               [0U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1431,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                       [0U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [0U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1432,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                               [0U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                                 [0U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1433,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                       [0U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [0U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1434,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                    [0U][0U])));
        tracep->fullBit(oldp+1435,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                          [1U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1436,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [1U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1437,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [1U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1438,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [1U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1439,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                               [1U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1440,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                       [1U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [1U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1441,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                               [1U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                                 [1U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1442,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                       [1U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [1U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1443,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                    [1U][0U])));
        tracep->fullBit(oldp+1444,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                          [2U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1445,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [2U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1446,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [2U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1447,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [2U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1448,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                               [2U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1449,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                       [2U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [2U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1450,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                               [2U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                                 [2U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1451,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                       [2U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [2U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1452,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                    [2U][0U])));
        tracep->fullBit(oldp+1453,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                          [3U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1454,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [3U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1455,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [3U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1456,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [3U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1457,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                               [3U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1458,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                       [3U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [3U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1459,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                               [3U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                                 [3U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1460,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                       [3U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [3U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1461,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                    [3U][0U])));
        tracep->fullBit(oldp+1462,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                          [4U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1463,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [4U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1464,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [4U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1465,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [4U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1466,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                               [4U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1467,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                       [4U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [4U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1468,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                               [4U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                                 [4U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1469,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                       [4U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [4U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1470,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                    [4U][0U])));
        tracep->fullBit(oldp+1471,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                          [5U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1472,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [5U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1473,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [5U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1474,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [5U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1475,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                               [5U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1476,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                       [5U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [5U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1477,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                               [5U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                                 [5U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1478,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                       [5U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [5U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1479,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                    [5U][0U])));
        tracep->fullBit(oldp+1480,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                          [6U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1481,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [6U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1482,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [6U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1483,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [6U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1484,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                               [6U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1485,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                       [6U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [6U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1486,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                               [6U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                                 [6U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1487,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                       [6U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [6U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1488,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                    [6U][0U])));
        tracep->fullBit(oldp+1489,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                          [7U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1490,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [7U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1491,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [7U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1492,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [7U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1493,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                               [7U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1494,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                       [7U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [7U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1495,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                               [7U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                                 [7U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1496,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                       [7U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [7U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1497,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                    [7U][0U])));
        tracep->fullBit(oldp+1498,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                          [8U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1499,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [8U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1500,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [8U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1501,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [8U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1502,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                               [8U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1503,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                       [8U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [8U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1504,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                               [8U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                                 [8U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1505,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                       [8U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [8U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1506,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                    [8U][0U])));
        tracep->fullBit(oldp+1507,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                          [9U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1508,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [9U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1509,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [9U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1510,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [9U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1511,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                               [9U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1512,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                       [9U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [9U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1513,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                               [9U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                                 [9U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1514,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                       [9U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [9U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1515,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                    [9U][0U])));
        tracep->fullBit(oldp+1516,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                          [0xaU][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1517,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [0xaU][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1518,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [0xaU][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1519,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [0xaU][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1520,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                               [0xaU][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1521,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                       [0xaU][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [0xaU][1U] 
                                         >> 5U))),32);
        tracep->fullCData(oldp+1522,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                               [0xaU][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                                 [0xaU][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1523,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                       [0xaU][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [0xaU][0U] 
                                         >> 1U))),32);
        tracep->fullBit(oldp+1524,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                    [0xaU][0U])));
        tracep->fullBit(oldp+1525,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                          [0xbU][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1526,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [0xbU][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1527,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [0xbU][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1528,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [0xbU][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1529,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                               [0xbU][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1530,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                       [0xbU][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [0xbU][1U] 
                                         >> 5U))),32);
        tracep->fullCData(oldp+1531,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                               [0xbU][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                                 [0xbU][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1532,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                       [0xbU][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [0xbU][0U] 
                                         >> 1U))),32);
        tracep->fullBit(oldp+1533,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                    [0xbU][0U])));
        tracep->fullBit(oldp+1534,((1U & (vlTOPp->opentitan_soc_top__DOT__lsu_to_xbar[2U] 
                                          >> 0x15U))));
        tracep->fullWData(oldp+1535,(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__fifo_h__DOT____Vcellinp__reqfifo__wdata_i),88);
        tracep->fullBit(oldp+1538,((1U & vlTOPp->opentitan_soc_top__DOT__lsu_to_xbar[0U])));
        tracep->fullBit(oldp+1539,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                          [0xbU][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1540,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [0xbU][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1541,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [0xbU][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1542,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [0xbU][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1543,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                               [0xbU][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1544,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                       [0xbU][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [0xbU][1U] 
                                         >> 5U))),32);
        tracep->fullCData(oldp+1545,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                               [0xbU][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                                 [0xbU][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1546,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                       [0xbU][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [0xbU][0U] 
                                         >> 1U))),32);
        tracep->fullBit(oldp+1547,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                    [0xbU][0U])));
        tracep->fullBit(oldp+1548,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                          [0U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1549,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [0U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1550,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [0U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1551,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [0U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1552,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                               [0U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1553,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                       [0U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [0U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1554,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                               [0U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                                 [0U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1555,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                       [0U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [0U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1556,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                    [0U][0U])));
        tracep->fullBit(oldp+1557,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                          [0U][2U] 
                                          >> 0x15U))));
        __Vtemp1437[0U] = (0xfffffffeU & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                           [0U][0U]);
        __Vtemp1437[1U] = ((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                            [0U][1U]) | (0xfffffffeU 
                                         & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [0U][1U]));
        __Vtemp1437[2U] = ((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                            [0U][2U]) | (0x1ffffeU 
                                         & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [0U][2U]));
        tracep->fullWData(oldp+1558,(__Vtemp1437),85);
        tracep->fullBit(oldp+1561,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                    [0U][0U])));
        tracep->fullBit(oldp+1562,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                          [1U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1563,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [1U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1564,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [1U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1565,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [1U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1566,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                               [1U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1567,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                       [1U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [1U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1568,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                               [1U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                                 [1U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1569,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                       [1U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [1U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1570,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                    [1U][0U])));
        tracep->fullBit(oldp+1571,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                          [1U][2U] 
                                          >> 0x15U))));
        __Vtemp1453[0U] = (0xfffffffeU & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                           [1U][0U]);
        __Vtemp1453[1U] = ((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                            [1U][1U]) | (0xfffffffeU 
                                         & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [1U][1U]));
        __Vtemp1453[2U] = ((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                            [1U][2U]) | (0x1ffffeU 
                                         & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [1U][2U]));
        tracep->fullWData(oldp+1572,(__Vtemp1453),85);
        tracep->fullBit(oldp+1575,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                    [1U][0U])));
        tracep->fullBit(oldp+1576,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                          [2U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1577,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [2U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1578,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [2U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1579,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [2U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1580,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                               [2U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1581,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                       [2U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [2U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1582,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                               [2U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                                 [2U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1583,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                       [2U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [2U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1584,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                    [2U][0U])));
        tracep->fullBit(oldp+1585,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                          [2U][2U] 
                                          >> 0x15U))));
        __Vtemp1469[0U] = (0xfffffffeU & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                           [2U][0U]);
        __Vtemp1469[1U] = ((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                            [2U][1U]) | (0xfffffffeU 
                                         & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [2U][1U]));
        __Vtemp1469[2U] = ((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                            [2U][2U]) | (0x1ffffeU 
                                         & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [2U][2U]));
        tracep->fullWData(oldp+1586,(__Vtemp1469),85);
        tracep->fullBit(oldp+1589,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                    [2U][0U])));
        tracep->fullBit(oldp+1590,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                          [3U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1591,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [3U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1592,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [3U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1593,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [3U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1594,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                               [3U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1595,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                       [3U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [3U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1596,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                               [3U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                                 [3U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1597,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                       [3U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [3U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1598,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                    [3U][0U])));
        tracep->fullBit(oldp+1599,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                          [3U][2U] 
                                          >> 0x15U))));
        __Vtemp1485[0U] = (0xfffffffeU & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                           [3U][0U]);
        __Vtemp1485[1U] = ((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                            [3U][1U]) | (0xfffffffeU 
                                         & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [3U][1U]));
        __Vtemp1485[2U] = ((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                            [3U][2U]) | (0x1ffffeU 
                                         & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [3U][2U]));
        tracep->fullWData(oldp+1600,(__Vtemp1485),85);
        tracep->fullBit(oldp+1603,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                    [3U][0U])));
        tracep->fullBit(oldp+1604,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                          [4U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1605,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [4U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1606,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [4U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1607,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [4U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1608,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                               [4U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1609,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                       [4U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [4U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1610,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                               [4U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                                 [4U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1611,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                       [4U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [4U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1612,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                    [4U][0U])));
        tracep->fullBit(oldp+1613,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                          [4U][2U] 
                                          >> 0x15U))));
        __Vtemp1501[0U] = (0xfffffffeU & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                           [4U][0U]);
        __Vtemp1501[1U] = ((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                            [4U][1U]) | (0xfffffffeU 
                                         & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [4U][1U]));
        __Vtemp1501[2U] = ((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                            [4U][2U]) | (0x1ffffeU 
                                         & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [4U][2U]));
        tracep->fullWData(oldp+1614,(__Vtemp1501),85);
        tracep->fullBit(oldp+1617,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                    [4U][0U])));
        tracep->fullBit(oldp+1618,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                          [5U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1619,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [5U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1620,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [5U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1621,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [5U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1622,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                               [5U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1623,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                       [5U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [5U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1624,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                               [5U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                                 [5U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1625,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                       [5U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [5U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1626,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                    [5U][0U])));
        tracep->fullBit(oldp+1627,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                          [5U][2U] 
                                          >> 0x15U))));
        __Vtemp1517[0U] = (0xfffffffeU & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                           [5U][0U]);
        __Vtemp1517[1U] = ((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                            [5U][1U]) | (0xfffffffeU 
                                         & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [5U][1U]));
        __Vtemp1517[2U] = ((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                            [5U][2U]) | (0x1ffffeU 
                                         & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [5U][2U]));
        tracep->fullWData(oldp+1628,(__Vtemp1517),85);
        tracep->fullBit(oldp+1631,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                    [5U][0U])));
        tracep->fullBit(oldp+1632,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                          [6U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1633,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [6U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1634,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [6U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1635,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [6U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1636,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                               [6U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1637,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                       [6U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [6U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1638,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                               [6U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                                 [6U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1639,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                       [6U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [6U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1640,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                    [6U][0U])));
        tracep->fullBit(oldp+1641,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                          [6U][2U] 
                                          >> 0x15U))));
        __Vtemp1533[0U] = (0xfffffffeU & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                           [6U][0U]);
        __Vtemp1533[1U] = ((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                            [6U][1U]) | (0xfffffffeU 
                                         & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [6U][1U]));
        __Vtemp1533[2U] = ((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                            [6U][2U]) | (0x1ffffeU 
                                         & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [6U][2U]));
        tracep->fullWData(oldp+1642,(__Vtemp1533),85);
        tracep->fullBit(oldp+1645,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                    [6U][0U])));
        tracep->fullBit(oldp+1646,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                          [7U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1647,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [7U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1648,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [7U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1649,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [7U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1650,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                               [7U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1651,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                       [7U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [7U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1652,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                               [7U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                                 [7U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1653,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                       [7U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [7U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1654,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                    [7U][0U])));
        tracep->fullBit(oldp+1655,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                          [7U][2U] 
                                          >> 0x15U))));
        __Vtemp1549[0U] = (0xfffffffeU & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                           [7U][0U]);
        __Vtemp1549[1U] = ((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                            [7U][1U]) | (0xfffffffeU 
                                         & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [7U][1U]));
        __Vtemp1549[2U] = ((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                            [7U][2U]) | (0x1ffffeU 
                                         & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [7U][2U]));
        tracep->fullWData(oldp+1656,(__Vtemp1549),85);
        tracep->fullBit(oldp+1659,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                    [7U][0U])));
        tracep->fullBit(oldp+1660,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                          [8U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1661,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [8U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1662,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [8U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1663,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [8U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1664,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                               [8U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1665,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                       [8U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [8U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1666,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                               [8U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                                 [8U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1667,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                       [8U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [8U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1668,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                    [8U][0U])));
        tracep->fullBit(oldp+1669,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                          [8U][2U] 
                                          >> 0x15U))));
        __Vtemp1565[0U] = (0xfffffffeU & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                           [8U][0U]);
        __Vtemp1565[1U] = ((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                            [8U][1U]) | (0xfffffffeU 
                                         & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [8U][1U]));
        __Vtemp1565[2U] = ((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                            [8U][2U]) | (0x1ffffeU 
                                         & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [8U][2U]));
        tracep->fullWData(oldp+1670,(__Vtemp1565),85);
        tracep->fullBit(oldp+1673,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                    [8U][0U])));
        tracep->fullBit(oldp+1674,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                          [9U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1675,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [9U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1676,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [9U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1677,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [9U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1678,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                               [9U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1679,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                       [9U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [9U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1680,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                               [9U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                                 [9U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1681,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                       [9U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [9U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1682,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                    [9U][0U])));
        tracep->fullBit(oldp+1683,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                          [9U][2U] 
                                          >> 0x15U))));
        __Vtemp1581[0U] = (0xfffffffeU & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                           [9U][0U]);
        __Vtemp1581[1U] = ((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                            [9U][1U]) | (0xfffffffeU 
                                         & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [9U][1U]));
        __Vtemp1581[2U] = ((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                            [9U][2U]) | (0x1ffffeU 
                                         & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [9U][2U]));
        tracep->fullWData(oldp+1684,(__Vtemp1581),85);
        tracep->fullBit(oldp+1687,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                    [9U][0U])));
        tracep->fullBit(oldp+1688,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                          [0xaU][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1689,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [0xaU][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1690,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [0xaU][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1691,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                            [0xaU][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1692,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                               [0xaU][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1693,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                       [0xaU][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [0xaU][1U] 
                                         >> 5U))),32);
        tracep->fullCData(oldp+1694,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                               [0xaU][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                                 [0xaU][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1695,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                       [0xaU][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                         [0xaU][0U] 
                                         >> 1U))),32);
        tracep->fullBit(oldp+1696,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                    [0xaU][0U])));
        tracep->fullBit(oldp+1697,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                          [0xaU][2U] 
                                          >> 0x15U))));
        __Vtemp1597[0U] = (0xfffffffeU & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                           [0xaU][0U]);
        __Vtemp1597[1U] = ((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                            [0xaU][1U]) | (0xfffffffeU 
                                           & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [0xaU][1U]));
        __Vtemp1597[2U] = ((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                            [0xaU][2U]) | (0x1ffffeU 
                                           & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                           [0xaU][2U]));
        tracep->fullWData(oldp+1698,(__Vtemp1597),85);
        tracep->fullBit(oldp+1701,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o
                                    [0xaU][0U])));
        tracep->fullBit(oldp+1702,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1703,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1704,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1705,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1706,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1707,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+1708,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1709,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+1710,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_d_o[0U])));
        tracep->fullBit(oldp+1711,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1712,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1713,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1714,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1715,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1716,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+1717,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1718,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+1719,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_d_o[0U])));
        tracep->fullBit(oldp+1720,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1721,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1722,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1723,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1724,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1725,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+1726,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1727,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+1728,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_d_o[0U])));
        tracep->fullBit(oldp+1729,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1730,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1731,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1732,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1733,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1734,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+1735,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1736,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+1737,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_d_o[0U])));
        tracep->fullBit(oldp+1738,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1739,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1740,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1741,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1742,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1743,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+1744,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1745,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+1746,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_d_o[0U])));
        tracep->fullBit(oldp+1747,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1748,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1749,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1750,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1751,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1752,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+1753,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1754,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+1755,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_d_o[0U])));
        tracep->fullBit(oldp+1756,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1757,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1758,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1759,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1760,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1761,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+1762,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1763,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+1764,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_d_o[0U])));
        tracep->fullBit(oldp+1765,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1766,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1767,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1768,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1769,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1770,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+1771,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1772,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+1773,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_d_o[0U])));
        tracep->fullBit(oldp+1774,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1775,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1776,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1777,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1778,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1779,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+1780,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1781,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+1782,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_d_o[0U])));
        tracep->fullBit(oldp+1783,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__10__KET____DOT__fifo_d__tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1784,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__10__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1785,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__10__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1786,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__10__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1787,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__10__KET____DOT__fifo_d__tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1788,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__10__KET____DOT__fifo_d__tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__10__KET____DOT__fifo_d__tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+1789,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__10__KET____DOT__fifo_d__tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__10__KET____DOT__fifo_d__tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1790,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__10__KET____DOT__fifo_d__tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__10__KET____DOT__fifo_d__tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+1791,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__10__KET____DOT__fifo_d__tl_d_o[0U])));
        tracep->fullBit(oldp+1792,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [0U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1793,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [0U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1794,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [0U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1795,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [0U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1796,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [0U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1797,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [0U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [0U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1798,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [0U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [0U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1799,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [0U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [0U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1800,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                    [0U][0U])));
        tracep->fullBit(oldp+1801,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [1U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1802,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [1U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1803,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [1U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1804,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [1U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1805,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [1U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1806,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [1U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [1U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1807,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [1U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [1U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1808,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [1U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [1U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1809,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                    [1U][0U])));
        tracep->fullBit(oldp+1810,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [6U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1811,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [6U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1812,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [6U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1813,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [6U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1814,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [6U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1815,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [6U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [6U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1816,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [6U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [6U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1817,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [6U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [6U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1818,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                    [6U][0U])));
        tracep->fullBit(oldp+1819,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1820,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [9U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1821,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [9U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1822,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [9U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1823,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [9U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1824,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [9U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1825,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [9U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1826,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [9U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1827,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                    [9U][0U])));
        tracep->fullBit(oldp+1828,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [0xaU][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1829,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [0xaU][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1830,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [0xaU][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1831,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [0xaU][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1832,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [0xaU][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1833,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [0xaU][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [0xaU][1U] 
                                         >> 5U))),32);
        tracep->fullCData(oldp+1834,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [0xaU][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [0xaU][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1835,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [0xaU][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [0xaU][0U] 
                                         >> 1U))),32);
        tracep->fullBit(oldp+1836,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                    [0xaU][0U])));
        tracep->fullBit(oldp+1837,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [6U][0U] 
                                          >> 1U))));
        tracep->fullBit(oldp+1838,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [6U][1U] 
                                          >> 1U))));
        tracep->fullBit(oldp+1839,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [2U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1840,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [2U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1841,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [2U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1842,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [2U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1843,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [2U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1844,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [2U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [2U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1845,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [2U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [2U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1846,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [2U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [2U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1847,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                    [2U][0U])));
        tracep->fullBit(oldp+1848,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [3U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1849,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [3U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1850,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [3U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1851,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [3U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1852,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [3U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1853,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [3U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [3U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1854,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [3U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [3U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1855,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [3U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [3U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1856,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                    [3U][0U])));
        tracep->fullBit(oldp+1857,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [4U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1858,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [4U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1859,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [4U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1860,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [4U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1861,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [4U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1862,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [4U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [4U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1863,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [4U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [4U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1864,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [4U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [4U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1865,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                    [4U][0U])));
        tracep->fullBit(oldp+1866,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [5U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1867,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [5U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1868,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [5U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1869,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [5U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1870,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [5U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1871,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [5U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [5U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1872,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [5U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [5U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1873,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [5U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [5U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1874,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                    [5U][0U])));
        tracep->fullBit(oldp+1875,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [7U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1876,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [7U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1877,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [7U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1878,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [7U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1879,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [7U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1880,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [7U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [7U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1881,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [7U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [7U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1882,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [7U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [7U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1883,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                    [7U][0U])));
        tracep->fullBit(oldp+1884,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [8U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1885,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [8U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1886,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [8U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1887,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [8U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1888,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [8U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1889,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [8U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [8U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1890,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [8U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [8U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1891,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [8U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [8U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1892,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                    [8U][0U])));
        tracep->fullBit(oldp+1893,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [0U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1894,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [0U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1895,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [0U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1896,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [0U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1897,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [0U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1898,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [0U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [0U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1899,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [0U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [0U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1900,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [0U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [0U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1901,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                    [0U][0U])));
        tracep->fullBit(oldp+1902,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [1U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1903,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [1U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1904,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [1U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1905,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [1U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1906,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [1U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1907,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [1U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [1U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1908,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [1U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [1U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1909,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [1U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [1U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1910,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                    [1U][0U])));
        tracep->fullBit(oldp+1911,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [2U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1912,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [2U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1913,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [2U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1914,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [2U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1915,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [2U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1916,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [2U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [2U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1917,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [2U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [2U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1918,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [2U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [2U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1919,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                    [2U][0U])));
        tracep->fullBit(oldp+1920,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [3U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1921,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [3U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1922,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [3U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1923,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [3U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1924,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [3U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1925,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [3U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [3U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1926,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [3U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [3U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1927,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [3U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [3U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1928,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                    [3U][0U])));
        tracep->fullBit(oldp+1929,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [4U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1930,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [4U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1931,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [4U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1932,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [4U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1933,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [4U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1934,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [4U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [4U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1935,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [4U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [4U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1936,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [4U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [4U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1937,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                    [4U][0U])));
        tracep->fullBit(oldp+1938,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [5U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1939,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [5U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1940,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [5U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1941,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [5U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1942,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [5U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1943,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [5U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [5U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1944,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [5U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [5U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1945,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [5U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [5U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1946,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                    [5U][0U])));
        tracep->fullBit(oldp+1947,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [6U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1948,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [6U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1949,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [6U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1950,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [6U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1951,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [6U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1952,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [6U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [6U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1953,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [6U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [6U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1954,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [6U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [6U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1955,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                    [6U][0U])));
        tracep->fullBit(oldp+1956,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [7U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1957,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [7U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1958,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [7U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1959,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [7U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1960,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [7U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1961,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [7U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [7U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1962,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [7U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [7U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1963,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [7U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [7U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1964,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                    [7U][0U])));
        tracep->fullBit(oldp+1965,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [8U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1966,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [8U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1967,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [8U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1968,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [8U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1969,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [8U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1970,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [8U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [8U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1971,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [8U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [8U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1972,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [8U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [8U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1973,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                    [8U][0U])));
        tracep->fullBit(oldp+1974,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1975,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [9U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1976,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [9U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1977,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [9U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1978,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [9U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1979,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [9U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1980,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [9U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1981,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [9U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1982,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                    [9U][0U])));
        tracep->fullBit(oldp+1983,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [0xaU][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1984,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [0xaU][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1985,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [0xaU][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1986,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [0xaU][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1987,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [0xaU][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1988,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [0xaU][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [0xaU][1U] 
                                         >> 5U))),32);
        tracep->fullCData(oldp+1989,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [0xaU][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [0xaU][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1990,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [0xaU][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [0xaU][0U] 
                                         >> 1U))),32);
        tracep->fullBit(oldp+1991,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                    [0xaU][0U])));
        tracep->fullBit(oldp+1992,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                          [0U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1993,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                            [0U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1994,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                            [0U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1995,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                            [0U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1996,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                               [0U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1997,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                       [0U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                         [0U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1998,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                               [0U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                                 [0U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1999,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                       [0U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                         [0U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2000,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                    [0U][0U])));
        tracep->fullBit(oldp+2001,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                          [1U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2002,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                            [1U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2003,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                            [1U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2004,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                            [1U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2005,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                               [1U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2006,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                       [1U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                         [1U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2007,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                               [1U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                                 [1U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2008,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                       [1U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                         [1U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2009,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                    [1U][0U])));
        tracep->fullBit(oldp+2010,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                          [2U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2011,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                            [2U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2012,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                            [2U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2013,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                            [2U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2014,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                               [2U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2015,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                       [2U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                         [2U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2016,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                               [2U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                                 [2U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2017,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                       [2U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                         [2U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2018,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                    [2U][0U])));
        tracep->fullBit(oldp+2019,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                          [3U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2020,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                            [3U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2021,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                            [3U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2022,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                            [3U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2023,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                               [3U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2024,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                       [3U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                         [3U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2025,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                               [3U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                                 [3U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2026,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                       [3U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                         [3U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2027,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                    [3U][0U])));
        tracep->fullBit(oldp+2028,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                          [4U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2029,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                            [4U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2030,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                            [4U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2031,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                            [4U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2032,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                               [4U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2033,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                       [4U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                         [4U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2034,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                               [4U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                                 [4U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2035,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                       [4U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                         [4U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2036,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                    [4U][0U])));
        tracep->fullBit(oldp+2037,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                          [5U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2038,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                            [5U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2039,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                            [5U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2040,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                            [5U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2041,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                               [5U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2042,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                       [5U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                         [5U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2043,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                               [5U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                                 [5U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2044,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                       [5U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                         [5U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2045,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                    [5U][0U])));
        tracep->fullBit(oldp+2046,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                          [6U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2047,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                            [6U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2048,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                            [6U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2049,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                            [6U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2050,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                               [6U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2051,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                       [6U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                         [6U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2052,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                               [6U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                                 [6U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2053,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                       [6U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                         [6U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2054,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                    [6U][0U])));
        tracep->fullBit(oldp+2055,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                          [7U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2056,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                            [7U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2057,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                            [7U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2058,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                            [7U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2059,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                               [7U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2060,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                       [7U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                         [7U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2061,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                               [7U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                                 [7U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2062,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                       [7U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                         [7U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2063,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                    [7U][0U])));
        tracep->fullBit(oldp+2064,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                          [8U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2065,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                            [8U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2066,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                            [8U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2067,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                            [8U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2068,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                               [8U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2069,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                       [8U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                         [8U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2070,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                               [8U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                                 [8U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2071,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                       [8U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                         [8U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2072,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                    [8U][0U])));
        tracep->fullBit(oldp+2073,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                          [9U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2074,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                            [9U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2075,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                            [9U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2076,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                            [9U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2077,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                               [9U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2078,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                       [9U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                         [9U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2079,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                               [9U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                                 [9U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2080,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                       [9U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                         [9U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2081,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                    [9U][0U])));
        tracep->fullBit(oldp+2082,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                          [0xaU][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2083,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                            [0xaU][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2084,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                            [0xaU][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2085,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                            [0xaU][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2086,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                               [0xaU][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2087,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                       [0xaU][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                         [0xaU][1U] 
                                         >> 5U))),32);
        tracep->fullCData(oldp+2088,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                               [0xaU][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                                 [0xaU][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2089,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                       [0xaU][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                         [0xaU][0U] 
                                         >> 1U))),32);
        tracep->fullBit(oldp+2090,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o
                                    [0xaU][0U])));
        tracep->fullBit(oldp+2091,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2092,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2093,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2094,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2095,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2096,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+2097,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2098,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+2099,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_d_o[0U])));
        tracep->fullCData(oldp+2100,((0x3cU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                [1U][2U] 
                                                << 0x1bU) 
                                               | (0x7fffffcU 
                                                  & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                     [1U][1U] 
                                                     >> 5U))))),6);
        tracep->fullIData(oldp+2101,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [1U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [1U][0U] >> 1U))),32);
        tracep->fullCData(oldp+2102,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [1U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [1U][1U] 
                                                 >> 1U)))),4);
        tracep->fullSData(oldp+2103,((0x3ffU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [1U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [1U][0U] 
                                                   >> 1U)))),10);
        tracep->fullSData(oldp+2104,((0xfc00U | (0x3ffU 
                                                 & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                     [1U][1U] 
                                                     << 0x15U) 
                                                    | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                       [1U][0U] 
                                                       >> 0xbU))))),16);
        tracep->fullSData(oldp+2105,((0xffffU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                  [1U][1U] 
                                                  << 0x1fU) 
                                                 | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                    [1U][0U] 
                                                    >> 1U)))),16);
        tracep->fullSData(oldp+2106,((0xffffU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                  [1U][1U] 
                                                  << 0xfU) 
                                                 | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                    [1U][0U] 
                                                    >> 0x11U)))),16);
        tracep->fullBit(oldp+2107,((((0U == (7U & (
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [1U][2U] 
                                                   >> 0x12U))) 
                                     | (1U == (7U & 
                                               (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                [1U][2U] 
                                                >> 0x12U)))) 
                                    | (4U == (7U & 
                                              (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [1U][2U] 
                                               >> 0x12U))))));
        tracep->fullBit(oldp+2108,((0U == (7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [1U][2U] 
                                                 >> 0x12U)))));
        tracep->fullBit(oldp+2109,((1U == (7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [1U][2U] 
                                                 >> 0x12U)))));
        tracep->fullBit(oldp+2110,((4U == (7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [1U][2U] 
                                                 >> 0x12U)))));
        tracep->fullCData(oldp+2111,((0xfU & ((IData)(1U) 
                                              << (3U 
                                                  & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                      [1U][2U] 
                                                      << 0x1bU) 
                                                     | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                        [1U][1U] 
                                                        >> 5U)))))),4);
        tracep->fullSData(oldp+2112,((0x3ffU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [1U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [1U][0U] 
                                                   >> 1U)))),16);
        tracep->fullCData(oldp+2113,(((4U != (7U & 
                                              (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [0U][2U] 
                                               >> 0x12U)))
                                       ? 0U : 1U)),2);
        tracep->fullCData(oldp+2114,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [0U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2115,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [0U][2U] 
                                               >> 5U))),8);
        tracep->fullCData(oldp+2116,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [0U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [0U][1U] 
                                                 >> 1U)))),4);
        tracep->fullBit(oldp+2117,((((0U == (7U & (
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [0U][2U] 
                                                   >> 0x12U))) 
                                     | (1U == (7U & 
                                               (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                [0U][2U] 
                                                >> 0x12U)))) 
                                    | (4U == (7U & 
                                              (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [0U][2U] 
                                               >> 0x12U))))));
        tracep->fullBit(oldp+2118,((0U == (7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [0U][2U] 
                                                 >> 0x12U)))));
        tracep->fullBit(oldp+2119,((1U == (7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [0U][2U] 
                                                 >> 0x12U)))));
        tracep->fullBit(oldp+2120,((4U == (7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [0U][2U] 
                                                 >> 0x12U)))));
        tracep->fullCData(oldp+2121,((0xfU & ((IData)(1U) 
                                              << (3U 
                                                  & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                      [0U][2U] 
                                                      << 0x1bU) 
                                                     | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                        [0U][1U] 
                                                        >> 5U)))))),4);
        tracep->fullCData(oldp+2122,((0x1eU & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                      [0U][1U])),5);
        tracep->fullSData(oldp+2123,((0x1fcU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][2U] 
                                                 << 0x1bU) 
                                                | (0x7fffffcU 
                                                   & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                      [9U][1U] 
                                                      >> 5U))))),9);
        tracep->fullIData(oldp+2124,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [9U][0U] >> 1U))),32);
        tracep->fullCData(oldp+2125,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [9U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 >> 1U)))),4);
        tracep->fullBit(oldp+2126,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][0U] 
                                          >> 1U))));
        tracep->fullBit(oldp+2127,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][0U] 
                                          >> 2U))));
        tracep->fullBit(oldp+2128,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][0U] 
                                          >> 3U))));
        tracep->fullBit(oldp+2129,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][0U] 
                                          >> 4U))));
        tracep->fullBit(oldp+2130,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][0U] 
                                          >> 5U))));
        tracep->fullBit(oldp+2131,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][0U] 
                                          >> 6U))));
        tracep->fullBit(oldp+2132,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][0U] 
                                          >> 7U))));
        tracep->fullBit(oldp+2133,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][0U] 
                                          >> 8U))));
        tracep->fullBit(oldp+2134,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][0U] 
                                          >> 9U))));
        tracep->fullBit(oldp+2135,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][0U] 
                                          >> 0xaU))));
        tracep->fullBit(oldp+2136,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][0U] 
                                          >> 0xbU))));
        tracep->fullBit(oldp+2137,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][0U] 
                                          >> 0xcU))));
        tracep->fullBit(oldp+2138,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][0U] 
                                          >> 0xdU))));
        tracep->fullBit(oldp+2139,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][0U] 
                                          >> 0xeU))));
        tracep->fullBit(oldp+2140,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][0U] 
                                          >> 0xfU))));
        tracep->fullBit(oldp+2141,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][0U] 
                                          >> 0x10U))));
        tracep->fullBit(oldp+2142,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][0U] 
                                          >> 0x11U))));
        tracep->fullBit(oldp+2143,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][0U] 
                                          >> 0x12U))));
        tracep->fullBit(oldp+2144,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][0U] 
                                          >> 0x13U))));
        tracep->fullBit(oldp+2145,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][0U] 
                                          >> 0x14U))));
        tracep->fullBit(oldp+2146,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][0U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+2147,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][0U] 
                                          >> 0x16U))));
        tracep->fullBit(oldp+2148,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][0U] 
                                          >> 0x17U))));
        tracep->fullBit(oldp+2149,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][0U] 
                                          >> 0x18U))));
        tracep->fullBit(oldp+2150,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][0U] 
                                          >> 0x19U))));
        tracep->fullBit(oldp+2151,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][0U] 
                                          >> 0x1aU))));
        tracep->fullBit(oldp+2152,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][0U] 
                                          >> 0x1bU))));
        tracep->fullBit(oldp+2153,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][0U] 
                                          >> 0x1cU))));
        tracep->fullBit(oldp+2154,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][0U] 
                                          >> 0x1dU))));
        tracep->fullBit(oldp+2155,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][0U] 
                                          >> 0x1eU))));
        tracep->fullBit(oldp+2156,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][0U] 
                                          >> 0x1fU))));
        tracep->fullBit(oldp+2157,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                    [9U][1U])));
        tracep->fullCData(oldp+2158,((7U & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                             [9U][1U] 
                                             << 0x1fU) 
                                            | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [9U][0U] 
                                               >> 1U)))),3);
        tracep->fullCData(oldp+2159,((0x3fU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                [9U][1U] 
                                                << 0x1fU) 
                                               | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                  [9U][0U] 
                                                  >> 1U)))),6);
        tracep->fullBit(oldp+2160,((((0U == (7U & (
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][2U] 
                                                   >> 0x12U))) 
                                     | (1U == (7U & 
                                               (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                [9U][2U] 
                                                >> 0x12U)))) 
                                    | (4U == (7U & 
                                              (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [9U][2U] 
                                               >> 0x12U))))));
        tracep->fullBit(oldp+2161,((0U == (7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][2U] 
                                                 >> 0x12U)))));
        tracep->fullBit(oldp+2162,((1U == (7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][2U] 
                                                 >> 0x12U)))));
        tracep->fullBit(oldp+2163,((4U == (7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][2U] 
                                                 >> 0x12U)))));
        tracep->fullCData(oldp+2164,((0xfU & ((IData)(1U) 
                                              << (3U 
                                                  & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                      [9U][2U] 
                                                      << 0x1bU) 
                                                     | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                        [9U][1U] 
                                                        >> 5U)))))),4);
        tracep->fullCData(oldp+2165,((0xfcU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                [6U][2U] 
                                                << 0x1bU) 
                                               | (0x7fffffcU 
                                                  & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                     [6U][1U] 
                                                     >> 5U))))),8);
        tracep->fullIData(oldp+2166,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [6U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [6U][0U] >> 1U))),32);
        tracep->fullCData(oldp+2167,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [6U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [6U][1U] 
                                                 >> 1U)))),4);
        tracep->fullBit(oldp+2168,((((0U == (7U & (
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [6U][2U] 
                                                   >> 0x12U))) 
                                     | (1U == (7U & 
                                               (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                [6U][2U] 
                                                >> 0x12U)))) 
                                    | (4U == (7U & 
                                              (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [6U][2U] 
                                               >> 0x12U))))));
        tracep->fullBit(oldp+2169,((0U == (7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [6U][2U] 
                                                 >> 0x12U)))));
        tracep->fullBit(oldp+2170,((1U == (7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [6U][2U] 
                                                 >> 0x12U)))));
        tracep->fullBit(oldp+2171,((4U == (7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [6U][2U] 
                                                 >> 0x12U)))));
        tracep->fullCData(oldp+2172,((0xfU & ((IData)(1U) 
                                              << (3U 
                                                  & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                      [6U][2U] 
                                                      << 0x1bU) 
                                                     | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                        [6U][1U] 
                                                        >> 5U)))))),4);
        tracep->fullCData(oldp+2173,((0x3cU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                [0xaU][2U] 
                                                << 0x1bU) 
                                               | (0x7fffffcU 
                                                  & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                     [0xaU][1U] 
                                                     >> 5U))))),6);
        tracep->fullIData(oldp+2174,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [0xaU][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [0xaU][0U] 
                                         >> 1U))),32);
        tracep->fullCData(oldp+2175,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [0xaU][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [0xaU][1U] 
                                                 >> 1U)))),4);
        tracep->fullBit(oldp+2176,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [0xaU][0U] 
                                          >> 1U))));
        tracep->fullBit(oldp+2177,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [0xaU][0U] 
                                          >> 2U))));
        tracep->fullBit(oldp+2178,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [0xaU][0U] 
                                          >> 3U))));
        tracep->fullBit(oldp+2179,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [0xaU][0U] 
                                          >> 4U))));
        tracep->fullBit(oldp+2180,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [0xaU][0U] 
                                          >> 5U))));
        tracep->fullBit(oldp+2181,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [0xaU][0U] 
                                          >> 6U))));
        tracep->fullBit(oldp+2182,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [0xaU][0U] 
                                          >> 7U))));
        tracep->fullBit(oldp+2183,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [0xaU][0U] 
                                          >> 8U))));
        tracep->fullCData(oldp+2184,((3U & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                             [0xaU][1U] 
                                             << 0x17U) 
                                            | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [0xaU][0U] 
                                               >> 9U)))),2);
        tracep->fullSData(oldp+2185,((0xffffU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                  [0xaU][1U] 
                                                  << 0xfU) 
                                                 | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                    [0xaU][0U] 
                                                    >> 0x11U)))),16);
        tracep->fullCData(oldp+2186,((0xffU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                [0xaU][1U] 
                                                << 0x1fU) 
                                               | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                  [0xaU][0U] 
                                                  >> 1U)))),8);
        tracep->fullCData(oldp+2187,((7U & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                             [0xaU][1U] 
                                             << 0x1dU) 
                                            | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [0xaU][0U] 
                                               >> 3U)))),3);
        tracep->fullCData(oldp+2188,((3U & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                             [0xaU][1U] 
                                             << 0x1aU) 
                                            | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [0xaU][0U] 
                                               >> 6U)))),2);
        tracep->fullIData(oldp+2189,((0xffffffU & (
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                    [0xaU][1U] 
                                                    << 0x1fU) 
                                                   | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                      [0xaU][0U] 
                                                      >> 1U)))),24);
        tracep->fullBit(oldp+2190,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                    [0xaU][1U])));
        tracep->fullBit(oldp+2191,((((0U == (7U & (
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [0xaU][2U] 
                                                   >> 0x12U))) 
                                     | (1U == (7U & 
                                               (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                [0xaU][2U] 
                                                >> 0x12U)))) 
                                    | (4U == (7U & 
                                              (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [0xaU][2U] 
                                               >> 0x12U))))));
        tracep->fullBit(oldp+2192,((0U == (7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [0xaU][2U] 
                                                 >> 0x12U)))));
        tracep->fullBit(oldp+2193,((1U == (7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [0xaU][2U] 
                                                 >> 0x12U)))));
        tracep->fullBit(oldp+2194,((4U == (7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [0xaU][2U] 
                                                 >> 0x12U)))));
        tracep->fullCData(oldp+2195,((0xfU & ((IData)(1U) 
                                              << (3U 
                                                  & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                      [0xaU][2U] 
                                                      << 0x1bU) 
                                                     | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                        [0xaU][1U] 
                                                        >> 5U)))))),4);
        tracep->fullBit(oldp+2196,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_tempsense__DOT__wr_req) 
                                    & (0U != (3U & 
                                              ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                [6U][2U] 
                                                << 0x1bU) 
                                               | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                  [6U][1U] 
                                                  >> 5U)))))));
        tracep->fullBit(oldp+2197,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_tempsense__DOT__a_ack) 
                                    & (4U == (7U & 
                                              (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [6U][2U] 
                                               >> 0x12U))))));
        tracep->fullBit(oldp+2198,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__u_reg_if__DOT__wr_req) 
                                    & (0U != (3U & 
                                              ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                [0xaU][2U] 
                                                << 0x1bU) 
                                               | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                  [0xaU][1U] 
                                                  >> 5U)))))));
        tracep->fullBit(oldp+2199,((1U & (~ ((((0U 
                                                == 
                                                (7U 
                                                 & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                    [0xaU][2U] 
                                                    >> 0x12U))) 
                                               | (1U 
                                                  == 
                                                  (7U 
                                                   & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                      [0xaU][2U] 
                                                      >> 0x12U)))) 
                                              | (4U 
                                                 == 
                                                 (7U 
                                                  & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                     [0xaU][2U] 
                                                     >> 0x12U)))) 
                                             & (((IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__addr_sz_chk) 
                                                 & (IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__mask_chk)) 
                                                & (((4U 
                                                     == 
                                                     (7U 
                                                      & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                         [0xaU][2U] 
                                                         >> 0x12U))) 
                                                    | (1U 
                                                       == 
                                                       (7U 
                                                        & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                           [0xaU][2U] 
                                                           >> 0x12U)))) 
                                                   | (IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__fulldata_chk))))))));
        tracep->fullBit(oldp+2200,((((IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__addr_sz_chk) 
                                     & (IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__mask_chk)) 
                                    & (((4U == (7U 
                                                & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [0xaU][2U] 
                                                   >> 0x12U))) 
                                        | (1U == (7U 
                                                  & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                     [0xaU][2U] 
                                                     >> 0x12U)))) 
                                       | (IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__fulldata_chk)))));
        tracep->fullBit(oldp+2201,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_0_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 1U))));
        tracep->fullBit(oldp+2202,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_1_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 2U))));
        tracep->fullBit(oldp+2203,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_2_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 3U))));
        tracep->fullBit(oldp+2204,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_3_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 4U))));
        tracep->fullBit(oldp+2205,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_4_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 5U))));
        tracep->fullBit(oldp+2206,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_5_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 6U))));
        tracep->fullBit(oldp+2207,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_6_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 7U))));
        tracep->fullBit(oldp+2208,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_7_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 8U))));
        tracep->fullBit(oldp+2209,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_8_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 9U))));
        tracep->fullBit(oldp+2210,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_9_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0xaU))));
        tracep->fullBit(oldp+2211,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_10_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0xbU))));
        tracep->fullBit(oldp+2212,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_11_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0xcU))));
        tracep->fullBit(oldp+2213,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_12_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0xdU))));
        tracep->fullBit(oldp+2214,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_13_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0xeU))));
        tracep->fullBit(oldp+2215,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_14_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0xfU))));
        tracep->fullBit(oldp+2216,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_15_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0x10U))));
        tracep->fullBit(oldp+2217,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_16_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0x11U))));
        tracep->fullBit(oldp+2218,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_17_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0x12U))));
        tracep->fullBit(oldp+2219,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_18_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0x13U))));
        tracep->fullBit(oldp+2220,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_19_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0x14U))));
        tracep->fullBit(oldp+2221,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_20_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0x15U))));
        tracep->fullBit(oldp+2222,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_21_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0x16U))));
        tracep->fullBit(oldp+2223,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_22_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0x17U))));
        tracep->fullBit(oldp+2224,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_23_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0x18U))));
        tracep->fullBit(oldp+2225,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_24_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0x19U))));
        tracep->fullBit(oldp+2226,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_25_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0x1aU))));
        tracep->fullBit(oldp+2227,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_26_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0x1bU))));
        tracep->fullBit(oldp+2228,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_27_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0x1cU))));
        tracep->fullBit(oldp+2229,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_28_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0x1dU))));
        tracep->fullBit(oldp+2230,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_29_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0x1eU))));
        tracep->fullBit(oldp+2231,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_30_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0x1fU))));
        tracep->fullBit(oldp+2232,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_31_we) 
                                    & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                    [9U][1U])));
        tracep->fullCData(oldp+2233,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio0_we)
                                       ? (7U & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][0U] 
                                                   >> 1U)))
                                       : 0U)),3);
        tracep->fullCData(oldp+2234,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio1_we)
                                       ? (7U & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][0U] 
                                                   >> 1U)))
                                       : 0U)),3);
        tracep->fullCData(oldp+2235,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio2_we)
                                       ? (7U & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][0U] 
                                                   >> 1U)))
                                       : 0U)),3);
        tracep->fullCData(oldp+2236,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio3_we)
                                       ? (7U & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][0U] 
                                                   >> 1U)))
                                       : 0U)),3);
        tracep->fullCData(oldp+2237,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio4_we)
                                       ? (7U & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][0U] 
                                                   >> 1U)))
                                       : 0U)),3);
        tracep->fullCData(oldp+2238,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio5_we)
                                       ? (7U & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][0U] 
                                                   >> 1U)))
                                       : 0U)),3);
        tracep->fullCData(oldp+2239,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio6_we)
                                       ? (7U & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][0U] 
                                                   >> 1U)))
                                       : 0U)),3);
        tracep->fullCData(oldp+2240,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio8_we)
                                       ? (7U & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][0U] 
                                                   >> 1U)))
                                       : 0U)),3);
        tracep->fullCData(oldp+2241,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio9_we)
                                       ? (7U & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][0U] 
                                                   >> 1U)))
                                       : 0U)),3);
        tracep->fullCData(oldp+2242,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio10_we)
                                       ? (7U & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][0U] 
                                                   >> 1U)))
                                       : 0U)),3);
        tracep->fullCData(oldp+2243,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio11_we)
                                       ? (7U & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][0U] 
                                                   >> 1U)))
                                       : 0U)),3);
        tracep->fullCData(oldp+2244,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio12_we)
                                       ? (7U & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][0U] 
                                                   >> 1U)))
                                       : 0U)),3);
        tracep->fullCData(oldp+2245,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio13_we)
                                       ? (7U & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][0U] 
                                                   >> 1U)))
                                       : 0U)),3);
        tracep->fullCData(oldp+2246,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio14_we)
                                       ? (7U & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][0U] 
                                                   >> 1U)))
                                       : 0U)),3);
        tracep->fullCData(oldp+2247,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio15_we)
                                       ? (7U & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][0U] 
                                                   >> 1U)))
                                       : 0U)),3);
        tracep->fullCData(oldp+2248,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio16_we)
                                       ? (7U & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][0U] 
                                                   >> 1U)))
                                       : 0U)),3);
        tracep->fullCData(oldp+2249,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio17_we)
                                       ? (7U & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][0U] 
                                                   >> 1U)))
                                       : 0U)),3);
        tracep->fullCData(oldp+2250,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio18_we)
                                       ? (7U & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][0U] 
                                                   >> 1U)))
                                       : 0U)),3);
        tracep->fullCData(oldp+2251,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio19_we)
                                       ? (7U & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][0U] 
                                                   >> 1U)))
                                       : 0U)),3);
        tracep->fullCData(oldp+2252,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio20_we)
                                       ? (7U & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][0U] 
                                                   >> 1U)))
                                       : 0U)),3);
        tracep->fullCData(oldp+2253,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio21_we)
                                       ? (7U & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][0U] 
                                                   >> 1U)))
                                       : 0U)),3);
        tracep->fullCData(oldp+2254,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio22_we)
                                       ? (7U & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][0U] 
                                                   >> 1U)))
                                       : 0U)),3);
        tracep->fullCData(oldp+2255,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio23_we)
                                       ? (7U & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][0U] 
                                                   >> 1U)))
                                       : 0U)),3);
        tracep->fullCData(oldp+2256,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio24_we)
                                       ? (7U & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][0U] 
                                                   >> 1U)))
                                       : 0U)),3);
        tracep->fullCData(oldp+2257,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio25_we)
                                       ? (7U & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][0U] 
                                                   >> 1U)))
                                       : 0U)),3);
        tracep->fullCData(oldp+2258,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio26_we)
                                       ? (7U & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][0U] 
                                                   >> 1U)))
                                       : 0U)),3);
        tracep->fullCData(oldp+2259,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio27_we)
                                       ? (7U & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][0U] 
                                                   >> 1U)))
                                       : 0U)),3);
        tracep->fullCData(oldp+2260,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio28_we)
                                       ? (7U & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][0U] 
                                                   >> 1U)))
                                       : 0U)),3);
        tracep->fullCData(oldp+2261,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio29_we)
                                       ? (7U & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][0U] 
                                                   >> 1U)))
                                       : 0U)),3);
        tracep->fullCData(oldp+2262,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio30_we)
                                       ? (7U & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][0U] 
                                                   >> 1U)))
                                       : 0U)),3);
        tracep->fullCData(oldp+2263,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio31_we)
                                       ? (7U & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][0U] 
                                                   >> 1U)))
                                       : 0U)),3);
        tracep->fullBit(oldp+2264,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_0_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 1U))));
        tracep->fullBit(oldp+2265,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_1_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 2U))));
        tracep->fullBit(oldp+2266,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_2_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 3U))));
        tracep->fullBit(oldp+2267,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_3_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 4U))));
        tracep->fullBit(oldp+2268,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_4_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 5U))));
        tracep->fullBit(oldp+2269,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_5_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 6U))));
        tracep->fullBit(oldp+2270,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_6_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 7U))));
        tracep->fullBit(oldp+2271,((1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_7_we)
                                           ? (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                              [9U][0U] 
                                              >> 8U)
                                           : (IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_7__DOT__d)))));
        tracep->fullBit(oldp+2272,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_8_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 9U))));
        tracep->fullBit(oldp+2273,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_9_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0xaU))));
        tracep->fullBit(oldp+2274,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_10_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0xbU))));
        tracep->fullBit(oldp+2275,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_11_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0xcU))));
        tracep->fullBit(oldp+2276,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_12_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0xdU))));
        tracep->fullBit(oldp+2277,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_13_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0xeU))));
        tracep->fullBit(oldp+2278,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_14_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0xfU))));
        tracep->fullBit(oldp+2279,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_15_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0x10U))));
        tracep->fullBit(oldp+2280,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_16_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0x11U))));
        tracep->fullBit(oldp+2281,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_17_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0x12U))));
        tracep->fullBit(oldp+2282,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_18_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0x13U))));
        tracep->fullBit(oldp+2283,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_19_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0x14U))));
        tracep->fullBit(oldp+2284,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_20_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0x15U))));
        tracep->fullBit(oldp+2285,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_21_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0x16U))));
        tracep->fullBit(oldp+2286,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_22_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0x17U))));
        tracep->fullBit(oldp+2287,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_23_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0x18U))));
        tracep->fullBit(oldp+2288,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_24_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0x19U))));
        tracep->fullBit(oldp+2289,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_25_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0x1aU))));
        tracep->fullBit(oldp+2290,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_26_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0x1bU))));
        tracep->fullBit(oldp+2291,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_27_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0x1cU))));
        tracep->fullBit(oldp+2292,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_28_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0x1dU))));
        tracep->fullBit(oldp+2293,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_29_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0x1eU))));
        tracep->fullBit(oldp+2294,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_30_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 0x1fU))));
        tracep->fullBit(oldp+2295,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_31_we) 
                                    & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                    [9U][1U])));
        tracep->fullCData(oldp+2296,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__threshold0_we)
                                       ? (7U & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [9U][0U] 
                                                   >> 1U)))
                                       : 0U)),3);
        tracep->fullBit(oldp+2297,(((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__msip0_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][0U] >> 1U))));
        tracep->fullBit(oldp+2298,(((IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_reg_if__DOT__wr_req) 
                                    & (0U != (3U & 
                                              ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                [1U][2U] 
                                                << 0x1bU) 
                                               | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                  [1U][1U] 
                                                  >> 5U)))))));
        tracep->fullBit(oldp+2299,((1U & (~ ((((0U 
                                                == 
                                                (7U 
                                                 & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                    [1U][2U] 
                                                    >> 0x12U))) 
                                               | (1U 
                                                  == 
                                                  (7U 
                                                   & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                      [1U][2U] 
                                                      >> 0x12U)))) 
                                              | (4U 
                                                 == 
                                                 (7U 
                                                  & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                     [1U][2U] 
                                                     >> 0x12U)))) 
                                             & (((IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__addr_sz_chk) 
                                                 & (IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__mask_chk)) 
                                                & (((4U 
                                                     == 
                                                     (7U 
                                                      & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                         [1U][2U] 
                                                         >> 0x12U))) 
                                                    | (1U 
                                                       == 
                                                       (7U 
                                                        & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                           [1U][2U] 
                                                           >> 0x12U)))) 
                                                   | (IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__fulldata_chk))))))));
        tracep->fullBit(oldp+2300,((((IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__addr_sz_chk) 
                                     & (IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__mask_chk)) 
                                    & (((4U == (7U 
                                                & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [1U][2U] 
                                                   >> 0x12U))) 
                                        | (1U == (7U 
                                                  & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                     [1U][2U] 
                                                     >> 0x12U)))) 
                                       | (IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__fulldata_chk)))));
        tracep->fullIData(oldp+2301,(((IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__intr_enable_we)
                                       ? ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                           [1U][1U] 
                                           << 0x1fU) 
                                          | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                             [1U][0U] 
                                             >> 1U))
                                       : 0U)),32);
        tracep->fullIData(oldp+2302,(((IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__intr_ctrl_en_rising_we)
                                       ? ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                           [1U][1U] 
                                           << 0x1fU) 
                                          | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                             [1U][0U] 
                                             >> 1U))
                                       : 0U)),32);
        tracep->fullIData(oldp+2303,(((IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__intr_ctrl_en_falling_we)
                                       ? ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                           [1U][1U] 
                                           << 0x1fU) 
                                          | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                             [1U][0U] 
                                             >> 1U))
                                       : 0U)),32);
        tracep->fullIData(oldp+2304,(((IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__intr_ctrl_en_lvlhigh_we)
                                       ? ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                           [1U][1U] 
                                           << 0x1fU) 
                                          | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                             [1U][0U] 
                                             >> 1U))
                                       : 0U)),32);
        tracep->fullIData(oldp+2305,(((IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__intr_ctrl_en_lvllow_we)
                                       ? ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                           [1U][1U] 
                                           << 0x1fU) 
                                          | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                             [1U][0U] 
                                             >> 1U))
                                       : 0U)),32);
        tracep->fullIData(oldp+2306,(((IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__ctrl_en_input_filter_we)
                                       ? ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                           [1U][1U] 
                                           << 0x1fU) 
                                          | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                             [1U][0U] 
                                             >> 1U))
                                       : 0U)),32);
        tracep->fullBit(oldp+2307,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__intr_enable_tx_watermark_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [0xaU][0U] >> 1U))));
        tracep->fullBit(oldp+2308,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__intr_enable_rx_watermark_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [0xaU][0U] >> 2U))));
        tracep->fullBit(oldp+2309,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__intr_enable_tx_empty_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [0xaU][0U] >> 3U))));
        tracep->fullBit(oldp+2310,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__intr_enable_rx_overflow_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [0xaU][0U] >> 4U))));
        tracep->fullBit(oldp+2311,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__intr_enable_rx_frame_err_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [0xaU][0U] >> 5U))));
        tracep->fullBit(oldp+2312,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__intr_enable_rx_break_err_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [0xaU][0U] >> 6U))));
        tracep->fullBit(oldp+2313,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__intr_enable_rx_timeout_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [0xaU][0U] >> 7U))));
        tracep->fullBit(oldp+2314,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__intr_enable_rx_parity_err_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [0xaU][0U] >> 8U))));
        tracep->fullBit(oldp+2315,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__ctrl_tx_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [0xaU][0U] >> 1U))));
        tracep->fullBit(oldp+2316,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__ctrl_rx_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [0xaU][0U] >> 2U))));
        tracep->fullBit(oldp+2317,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__ctrl_nf_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [0xaU][0U] >> 3U))));
        tracep->fullBit(oldp+2318,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__ctrl_slpbk_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [0xaU][0U] >> 5U))));
        tracep->fullBit(oldp+2319,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__ctrl_llpbk_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [0xaU][0U] >> 6U))));
        tracep->fullBit(oldp+2320,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__ctrl_parity_en_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [0xaU][0U] >> 7U))));
        tracep->fullBit(oldp+2321,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__ctrl_parity_odd_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [0xaU][0U] >> 8U))));
        tracep->fullCData(oldp+2322,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__ctrl_rxblvl_we)
                                       ? (3U & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [0xaU][1U] 
                                                 << 0x17U) 
                                                | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                   [0xaU][0U] 
                                                   >> 9U)))
                                       : 0U)),2);
        tracep->fullSData(oldp+2323,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__ctrl_nco_we)
                                       ? (0xffffU & 
                                          ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [0xaU][1U] 
                                            << 0xfU) 
                                           | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                              [0xaU][0U] 
                                              >> 0x11U)))
                                       : 0U)),16);
        tracep->fullCData(oldp+2324,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__wdata_we)
                                       ? (0xffU & (
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                    [0xaU][1U] 
                                                    << 0x1fU) 
                                                   | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                      [0xaU][0U] 
                                                      >> 1U)))
                                       : 0U)),8);
        tracep->fullBit(oldp+2325,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__fifo_ctrl_rxrst_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [0xaU][0U] >> 1U))));
        tracep->fullBit(oldp+2326,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__fifo_ctrl_txrst_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [0xaU][0U] >> 2U))));
        tracep->fullBit(oldp+2327,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__ovrd_txen_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [0xaU][0U] >> 1U))));
        tracep->fullBit(oldp+2328,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__ovrd_txval_we) 
                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [0xaU][0U] >> 2U))));
        tracep->fullIData(oldp+2329,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__timeout_ctrl_val_we)
                                       ? (0xffffffU 
                                          & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                              [0xaU][1U] 
                                              << 0x1fU) 
                                             | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                [0xaU][0U] 
                                                >> 1U)))
                                       : 0U)),24);
        tracep->fullBit(oldp+2330,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__timeout_ctrl_en_we) 
                                    & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                    [0xaU][1U])));
        tracep->fullBit(oldp+2331,(((((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__reg_re) 
                                      | (IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__reg_we)) 
                                     & (~ (IData)((0U 
                                                   != vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__addr_hit)))) 
                                    | (IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__wr_err))));
        tracep->fullBit(oldp+2332,((((IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__reg_re) 
                                     | (IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__reg_we)) 
                                    & (~ (IData)((0U 
                                                  != vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__addr_hit))))));
        tracep->fullBit(oldp+2333,((((IData)((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__addr_hit 
                                              >> 9U)) 
                                     & (IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__reg_we)) 
                                    & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__wr_err)))));
        tracep->fullBit(oldp+2334,((((IData)((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__addr_hit 
                                              >> 0x24U)) 
                                     & (IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__reg_we)) 
                                    & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__wr_err)))));
        tracep->fullBit(oldp+2335,(((IData)((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__addr_hit 
                                             >> 0x24U)) 
                                    & (IData)(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__reg_re))));
        tracep->fullBit(oldp+2336,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_reg_if__DOT__a_ack));
        tracep->fullBit(oldp+2337,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_reg_if__DOT__wr_req));
        tracep->fullBit(oldp+2338,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__addr_sz_chk));
        tracep->fullBit(oldp+2339,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__mask_chk));
        tracep->fullBit(oldp+2340,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__fulldata_chk));
        tracep->fullBit(oldp+2341,(vlTOPp->opentitan_soc_top__DOT__u_tempsense__DOT__u_err__DOT__mask_chk));
        tracep->fullBit(oldp+2342,(vlTOPp->opentitan_soc_top__DOT__u_tempsense__DOT__u_err__DOT__fulldata_chk));
        tracep->fullBit(oldp+2343,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_intr_state_tx_watermark__q));
        tracep->fullBit(oldp+2344,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_intr_state_rx_watermark__q));
        tracep->fullBit(oldp+2345,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_intr_state_tx_empty__q));
        tracep->fullBit(oldp+2346,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_intr_state_rx_overflow__q));
        tracep->fullBit(oldp+2347,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_intr_state_rx_frame_err__q));
        tracep->fullBit(oldp+2348,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_intr_state_rx_break_err__q));
        tracep->fullBit(oldp+2349,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_intr_state_rx_timeout__q));
        tracep->fullBit(oldp+2350,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_intr_state_rx_parity_err__q));
        tracep->fullBit(oldp+2351,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__u_intr_state_rx_timeout__DOT__qe));
        tracep->fullBit(oldp+2352,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__u_intr_state_rx_parity_err__DOT__qe));
        tracep->fullBit(oldp+2353,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__u_ctrl_llpbk__DOT__qe));
        tracep->fullBit(oldp+2354,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_fifo_ctrl_rxilvl__qe));
        tracep->fullBit(oldp+2355,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_fifo_ctrl_txilvl__qe));
        tracep->fullSData(oldp+2356,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__rx_val_q),16);
        tracep->fullCData(oldp+2357,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__rx_fifo_depth_prev_q),6);
        tracep->fullIData(oldp+2358,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__rx_timeout_count_q),24);
        tracep->fullBit(oldp+2359,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__tx_out_q));
        tracep->fullBit(oldp+2360,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__uart_rx__DOT__rx_valid_q));
        tracep->fullBit(oldp+2361,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__uart_rx__DOT__idle_q));
        tracep->fullCData(oldp+2362,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__allzero_cnt_q),5);
        tracep->fullBit(oldp+2363,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__tx_watermark_prev_q));
        tracep->fullBit(oldp+2364,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__rx_watermark_prev_q));
        tracep->fullBit(oldp+2365,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__tx_uart_idle_q));
        tracep->fullBit(oldp+2366,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__break_st_q));
        tracep->fullCData(oldp+2367,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__uart_tx__DOT__bit_cnt_q),4);
        tracep->fullSData(oldp+2368,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__uart_rx__DOT__sreg_q),11);
        tracep->fullCData(oldp+2369,((0xffU & vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[0U])),8);
        tracep->fullCData(oldp+2370,((0xffU & ((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[1U] 
                                                << 0x18U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[0U] 
                                                  >> 8U)))),8);
        tracep->fullCData(oldp+2371,((0xffU & ((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[1U] 
                                                << 0x10U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[0U] 
                                                  >> 0x10U)))),8);
        tracep->fullCData(oldp+2372,((0xffU & ((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[1U] 
                                                << 8U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[0U] 
                                                  >> 0x18U)))),8);
        tracep->fullCData(oldp+2373,((0xffU & vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[1U])),8);
        tracep->fullCData(oldp+2374,((0xffU & ((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[2U] 
                                                << 0x18U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[1U] 
                                                  >> 8U)))),8);
        tracep->fullCData(oldp+2375,((0xffU & ((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[2U] 
                                                << 0x10U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[1U] 
                                                  >> 0x10U)))),8);
        tracep->fullCData(oldp+2376,((0xffU & ((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[2U] 
                                                << 8U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[1U] 
                                                  >> 0x18U)))),8);
        tracep->fullCData(oldp+2377,((0xffU & vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[2U])),8);
        tracep->fullCData(oldp+2378,((0xffU & ((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[3U] 
                                                << 0x18U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[2U] 
                                                  >> 8U)))),8);
        tracep->fullCData(oldp+2379,((0xffU & ((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[3U] 
                                                << 0x10U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[2U] 
                                                  >> 0x10U)))),8);
        tracep->fullCData(oldp+2380,((0xffU & ((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[3U] 
                                                << 8U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[2U] 
                                                  >> 0x18U)))),8);
        tracep->fullCData(oldp+2381,((0xffU & vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[3U])),8);
        tracep->fullCData(oldp+2382,((0xffU & ((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[4U] 
                                                << 0x18U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[3U] 
                                                  >> 8U)))),8);
        tracep->fullCData(oldp+2383,((0xffU & ((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[4U] 
                                                << 0x10U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[3U] 
                                                  >> 0x10U)))),8);
        tracep->fullCData(oldp+2384,((0xffU & ((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[4U] 
                                                << 8U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[3U] 
                                                  >> 0x18U)))),8);
        tracep->fullCData(oldp+2385,((0xffU & vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[4U])),8);
        tracep->fullCData(oldp+2386,((0xffU & ((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[5U] 
                                                << 0x18U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[4U] 
                                                  >> 8U)))),8);
        tracep->fullCData(oldp+2387,((0xffU & ((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[5U] 
                                                << 0x10U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[4U] 
                                                  >> 0x10U)))),8);
        tracep->fullCData(oldp+2388,((0xffU & ((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[5U] 
                                                << 8U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[4U] 
                                                  >> 0x18U)))),8);
        tracep->fullCData(oldp+2389,((0xffU & vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[5U])),8);
        tracep->fullCData(oldp+2390,((0xffU & ((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[6U] 
                                                << 0x18U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[5U] 
                                                  >> 8U)))),8);
        tracep->fullCData(oldp+2391,((0xffU & ((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[6U] 
                                                << 0x10U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[5U] 
                                                  >> 0x10U)))),8);
        tracep->fullCData(oldp+2392,((0xffU & ((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[6U] 
                                                << 8U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[5U] 
                                                  >> 0x18U)))),8);
        tracep->fullCData(oldp+2393,((0xffU & vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[6U])),8);
        tracep->fullCData(oldp+2394,((0xffU & ((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[7U] 
                                                << 0x18U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[6U] 
                                                  >> 8U)))),8);
        tracep->fullCData(oldp+2395,((0xffU & ((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[7U] 
                                                << 0x10U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[6U] 
                                                  >> 0x10U)))),8);
        tracep->fullCData(oldp+2396,((0xffU & ((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[7U] 
                                                << 8U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[6U] 
                                                  >> 0x18U)))),8);
        tracep->fullCData(oldp+2397,((0xffU & vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[7U])),8);
        tracep->fullCData(oldp+2398,((0xffU & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[7U] 
                                               >> 8U))),8);
        tracep->fullCData(oldp+2399,((0xffU & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[7U] 
                                               >> 0x10U))),8);
        tracep->fullCData(oldp+2400,((0xffU & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[7U] 
                                               >> 0x18U))),8);
        tracep->fullCData(oldp+2401,((0xffU & vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[0U])),8);
        tracep->fullCData(oldp+2402,((0xffU & ((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[1U] 
                                                << 0x18U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[0U] 
                                                  >> 8U)))),8);
        tracep->fullCData(oldp+2403,((0xffU & ((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[1U] 
                                                << 0x10U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[0U] 
                                                  >> 0x10U)))),8);
        tracep->fullCData(oldp+2404,((0xffU & ((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[1U] 
                                                << 8U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[0U] 
                                                  >> 0x18U)))),8);
        tracep->fullCData(oldp+2405,((0xffU & vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[1U])),8);
        tracep->fullCData(oldp+2406,((0xffU & ((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[2U] 
                                                << 0x18U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[1U] 
                                                  >> 8U)))),8);
        tracep->fullCData(oldp+2407,((0xffU & ((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[2U] 
                                                << 0x10U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[1U] 
                                                  >> 0x10U)))),8);
        tracep->fullCData(oldp+2408,((0xffU & ((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[2U] 
                                                << 8U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[1U] 
                                                  >> 0x18U)))),8);
        tracep->fullCData(oldp+2409,((0xffU & vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[2U])),8);
        tracep->fullCData(oldp+2410,((0xffU & ((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[3U] 
                                                << 0x18U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[2U] 
                                                  >> 8U)))),8);
        tracep->fullCData(oldp+2411,((0xffU & ((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[3U] 
                                                << 0x10U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[2U] 
                                                  >> 0x10U)))),8);
        tracep->fullCData(oldp+2412,((0xffU & ((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[3U] 
                                                << 8U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[2U] 
                                                  >> 0x18U)))),8);
        tracep->fullCData(oldp+2413,((0xffU & vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[3U])),8);
        tracep->fullCData(oldp+2414,((0xffU & ((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[4U] 
                                                << 0x18U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[3U] 
                                                  >> 8U)))),8);
        tracep->fullCData(oldp+2415,((0xffU & ((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[4U] 
                                                << 0x10U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[3U] 
                                                  >> 0x10U)))),8);
        tracep->fullCData(oldp+2416,((0xffU & ((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[4U] 
                                                << 8U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[3U] 
                                                  >> 0x18U)))),8);
        tracep->fullCData(oldp+2417,((0xffU & vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[4U])),8);
        tracep->fullCData(oldp+2418,((0xffU & ((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[5U] 
                                                << 0x18U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[4U] 
                                                  >> 8U)))),8);
        tracep->fullCData(oldp+2419,((0xffU & ((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[5U] 
                                                << 0x10U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[4U] 
                                                  >> 0x10U)))),8);
        tracep->fullCData(oldp+2420,((0xffU & ((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[5U] 
                                                << 8U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[4U] 
                                                  >> 0x18U)))),8);
        tracep->fullCData(oldp+2421,((0xffU & vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[5U])),8);
        tracep->fullCData(oldp+2422,((0xffU & ((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[6U] 
                                                << 0x18U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[5U] 
                                                  >> 8U)))),8);
        tracep->fullCData(oldp+2423,((0xffU & ((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[6U] 
                                                << 0x10U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[5U] 
                                                  >> 0x10U)))),8);
        tracep->fullCData(oldp+2424,((0xffU & ((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[6U] 
                                                << 8U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[5U] 
                                                  >> 0x18U)))),8);
        tracep->fullCData(oldp+2425,((0xffU & vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[6U])),8);
        tracep->fullCData(oldp+2426,((0xffU & ((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[7U] 
                                                << 0x18U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[6U] 
                                                  >> 8U)))),8);
        tracep->fullCData(oldp+2427,((0xffU & ((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[7U] 
                                                << 0x10U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[6U] 
                                                  >> 0x10U)))),8);
        tracep->fullCData(oldp+2428,((0xffU & ((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[7U] 
                                                << 8U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[6U] 
                                                  >> 0x18U)))),8);
        tracep->fullCData(oldp+2429,((0xffU & vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[7U])),8);
        tracep->fullCData(oldp+2430,((0xffU & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[7U] 
                                               >> 8U))),8);
        tracep->fullCData(oldp+2431,((0xffU & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[7U] 
                                               >> 0x10U))),8);
        tracep->fullCData(oldp+2432,((0xffU & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[7U] 
                                               >> 0x18U))),8);
        tracep->fullCData(oldp+2433,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__fifo_rptr),6);
        tracep->fullBit(oldp+2434,((1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                          >> 5U))));
        tracep->fullCData(oldp+2435,((0x1fU & (IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))),5);
        tracep->fullBit(oldp+2436,((1U & vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[0U])));
        tracep->fullBit(oldp+2437,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[4U] 
                                          >> 0xcU))));
        tracep->fullBit(oldp+2438,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[4U] 
                                          >> 0xdU))));
        tracep->fullBit(oldp+2439,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[4U] 
                                          >> 0xeU))));
        tracep->fullBit(oldp+2440,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[4U] 
                                          >> 0xfU))));
        tracep->fullBit(oldp+2441,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[4U] 
                                          >> 0x10U))));
        tracep->fullBit(oldp+2442,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[4U] 
                                          >> 0x11U))));
        tracep->fullBit(oldp+2443,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[4U] 
                                          >> 0x12U))));
        tracep->fullBit(oldp+2444,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[4U] 
                                          >> 0x13U))));
        tracep->fullBit(oldp+2445,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[4U] 
                                          >> 0x14U))));
        tracep->fullBit(oldp+2446,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[4U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+2447,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[4U] 
                                          >> 0x16U))));
        tracep->fullBit(oldp+2448,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[4U] 
                                          >> 0x17U))));
        tracep->fullBit(oldp+2449,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[4U] 
                                          >> 0x18U))));
        tracep->fullBit(oldp+2450,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[4U] 
                                          >> 0x19U))));
        tracep->fullBit(oldp+2451,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[4U] 
                                          >> 0x1aU))));
        tracep->fullBit(oldp+2452,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[4U] 
                                          >> 0x1bU))));
        tracep->fullBit(oldp+2453,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[4U] 
                                          >> 0x1cU))));
        tracep->fullBit(oldp+2454,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[4U] 
                                          >> 0x1dU))));
        tracep->fullBit(oldp+2455,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[4U] 
                                          >> 0x1eU))));
        tracep->fullBit(oldp+2456,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[4U] 
                                          >> 0x1fU))));
        tracep->fullBit(oldp+2457,((1U & vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[5U])));
        tracep->fullBit(oldp+2458,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[5U] 
                                          >> 1U))));
        tracep->fullBit(oldp+2459,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[5U] 
                                          >> 2U))));
        tracep->fullBit(oldp+2460,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[5U] 
                                          >> 3U))));
        tracep->fullBit(oldp+2461,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[5U] 
                                          >> 4U))));
        tracep->fullBit(oldp+2462,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[5U] 
                                          >> 5U))));
        tracep->fullBit(oldp+2463,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[5U] 
                                          >> 6U))));
        tracep->fullBit(oldp+2464,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[5U] 
                                          >> 7U))));
        tracep->fullBit(oldp+2465,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[5U] 
                                          >> 8U))));
        tracep->fullBit(oldp+2466,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[5U] 
                                          >> 9U))));
        tracep->fullBit(oldp+2467,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[5U] 
                                          >> 0xaU))));
        tracep->fullBit(oldp+2468,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[5U] 
                                          >> 0xbU))));
        tracep->fullCData(oldp+2469,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[5U] 
                                             << 0x17U) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[4U] 
                                               >> 9U)))),3);
        tracep->fullCData(oldp+2470,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[5U] 
                                             << 0x1aU) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[4U] 
                                               >> 6U)))),3);
        tracep->fullCData(oldp+2471,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[5U] 
                                             << 0x1dU) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[4U] 
                                               >> 3U)))),3);
        tracep->fullCData(oldp+2472,((7U & vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[4U])),3);
        tracep->fullCData(oldp+2473,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[4U] 
                                             << 3U) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[3U] 
                                               >> 0x1dU)))),3);
        tracep->fullCData(oldp+2474,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[4U] 
                                             << 6U) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[3U] 
                                               >> 0x1aU)))),3);
        tracep->fullCData(oldp+2475,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[4U] 
                                             << 9U) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[3U] 
                                               >> 0x17U)))),3);
        tracep->fullCData(oldp+2476,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[4U] 
                                             << 0xcU) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[3U] 
                                               >> 0x14U)))),3);
        tracep->fullCData(oldp+2477,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[4U] 
                                             << 0xfU) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[3U] 
                                               >> 0x11U)))),3);
        tracep->fullCData(oldp+2478,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[4U] 
                                             << 0x12U) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[3U] 
                                               >> 0xeU)))),3);
        tracep->fullCData(oldp+2479,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[4U] 
                                             << 0x15U) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[3U] 
                                               >> 0xbU)))),3);
        tracep->fullCData(oldp+2480,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[4U] 
                                             << 0x18U) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[3U] 
                                               >> 8U)))),3);
        tracep->fullCData(oldp+2481,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[4U] 
                                             << 0x1bU) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[3U] 
                                               >> 5U)))),3);
        tracep->fullCData(oldp+2482,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[4U] 
                                             << 0x1eU) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[3U] 
                                               >> 2U)))),3);
        tracep->fullCData(oldp+2483,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[3U] 
                                             << 1U) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[2U] 
                                               >> 0x1fU)))),3);
        tracep->fullCData(oldp+2484,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[3U] 
                                             << 4U) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[2U] 
                                               >> 0x1cU)))),3);
        tracep->fullCData(oldp+2485,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[3U] 
                                             << 7U) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[2U] 
                                               >> 0x19U)))),3);
        tracep->fullCData(oldp+2486,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[3U] 
                                             << 0xaU) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[2U] 
                                               >> 0x16U)))),3);
        tracep->fullCData(oldp+2487,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[3U] 
                                             << 0xdU) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[2U] 
                                               >> 0x13U)))),3);
        tracep->fullCData(oldp+2488,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[3U] 
                                             << 0x10U) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[2U] 
                                               >> 0x10U)))),3);
        tracep->fullCData(oldp+2489,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[3U] 
                                             << 0x13U) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[2U] 
                                               >> 0xdU)))),3);
        tracep->fullCData(oldp+2490,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[3U] 
                                             << 0x16U) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[2U] 
                                               >> 0xaU)))),3);
        tracep->fullCData(oldp+2491,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[3U] 
                                             << 0x19U) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[2U] 
                                               >> 7U)))),3);
        tracep->fullCData(oldp+2492,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[3U] 
                                             << 0x1cU) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[2U] 
                                               >> 4U)))),3);
        tracep->fullCData(oldp+2493,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[3U] 
                                             << 0x1fU) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[2U] 
                                               >> 1U)))),3);
        tracep->fullCData(oldp+2494,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[2U] 
                                             << 2U) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[1U] 
                                               >> 0x1eU)))),3);
        tracep->fullCData(oldp+2495,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[2U] 
                                             << 5U) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[1U] 
                                               >> 0x1bU)))),3);
        tracep->fullCData(oldp+2496,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[2U] 
                                             << 8U) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[1U] 
                                               >> 0x18U)))),3);
        tracep->fullCData(oldp+2497,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[2U] 
                                             << 0xbU) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[1U] 
                                               >> 0x15U)))),3);
        tracep->fullCData(oldp+2498,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[2U] 
                                             << 0xeU) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[1U] 
                                               >> 0x12U)))),3);
        tracep->fullCData(oldp+2499,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[2U] 
                                             << 0x11U) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[1U] 
                                               >> 0xfU)))),3);
        tracep->fullCData(oldp+2500,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[2U] 
                                             << 0x14U) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[1U] 
                                               >> 0xcU)))),3);
        tracep->fullBit(oldp+2501,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 0xcU))));
        tracep->fullBit(oldp+2502,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 0xdU))));
        tracep->fullBit(oldp+2503,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 0xeU))));
        tracep->fullBit(oldp+2504,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 0xfU))));
        tracep->fullBit(oldp+2505,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 0x10U))));
        tracep->fullBit(oldp+2506,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 0x11U))));
        tracep->fullBit(oldp+2507,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 0x12U))));
        tracep->fullBit(oldp+2508,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 0x13U))));
        tracep->fullBit(oldp+2509,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 0x14U))));
        tracep->fullBit(oldp+2510,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+2511,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 0x16U))));
        tracep->fullBit(oldp+2512,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 0x17U))));
        tracep->fullBit(oldp+2513,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 0x18U))));
        tracep->fullBit(oldp+2514,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 0x19U))));
        tracep->fullBit(oldp+2515,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 0x1aU))));
        tracep->fullBit(oldp+2516,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 0x1bU))));
        tracep->fullBit(oldp+2517,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 0x1cU))));
        tracep->fullBit(oldp+2518,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 0x1dU))));
        tracep->fullBit(oldp+2519,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 0x1eU))));
        tracep->fullBit(oldp+2520,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 0x1fU))));
        tracep->fullBit(oldp+2521,((1U & vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[1U])));
        tracep->fullBit(oldp+2522,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[1U] 
                                          >> 1U))));
        tracep->fullBit(oldp+2523,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[1U] 
                                          >> 2U))));
        tracep->fullBit(oldp+2524,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[1U] 
                                          >> 3U))));
        tracep->fullBit(oldp+2525,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[1U] 
                                          >> 4U))));
        tracep->fullBit(oldp+2526,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[1U] 
                                          >> 5U))));
        tracep->fullBit(oldp+2527,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[1U] 
                                          >> 6U))));
        tracep->fullBit(oldp+2528,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[1U] 
                                          >> 7U))));
        tracep->fullBit(oldp+2529,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[1U] 
                                          >> 8U))));
        tracep->fullBit(oldp+2530,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[1U] 
                                          >> 9U))));
        tracep->fullBit(oldp+2531,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[1U] 
                                          >> 0xaU))));
        tracep->fullBit(oldp+2532,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[1U] 
                                          >> 0xbU))));
        tracep->fullCData(oldp+2533,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[1U] 
                                             << 0x17U) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[0U] 
                                               >> 9U)))),3);
        tracep->fullCData(oldp+2534,((0x3fU & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[1U] 
                                                << 0x1dU) 
                                               | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[0U] 
                                                  >> 3U)))),6);
        tracep->fullBit(oldp+2535,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 2U))));
        tracep->fullBit(oldp+2536,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 1U))));
        tracep->fullBit(oldp+2537,((1U & vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[0U])));
        tracep->fullBit(oldp+2538,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 1U))));
        tracep->fullBit(oldp+2539,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__reg2hw[0U] 
                                          >> 2U))));
        tracep->fullCData(oldp+2540,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__2__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2541,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__2__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2542,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__2__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+2543,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__3__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2544,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__3__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2545,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__3__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+2546,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__4__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2547,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__4__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2548,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__4__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+2549,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__5__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2550,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__5__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2551,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__5__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+2552,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__6__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2553,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__6__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2554,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__6__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+2555,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__7__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2556,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__7__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2557,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__7__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+2558,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__8__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2559,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__8__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2560,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__8__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+2561,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__9__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2562,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__9__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2563,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__9__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+2564,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__10__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+2565,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__11__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+2566,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__12__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+2567,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__13__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+2568,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__14__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+2569,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__15__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+2570,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__31__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2571,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__31__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2572,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__31__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+2573,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_8__DOT__qe));
        tracep->fullBit(oldp+2574,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_16__DOT__qe));
        tracep->fullBit(oldp+2575,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_30__DOT__qe));
        tracep->fullBit(oldp+2576,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio13__DOT__qe));
        tracep->fullBit(oldp+2577,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio20__DOT__qe));
        tracep->fullBit(oldp+2578,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio21__DOT__qe));
        tracep->fullBit(oldp+2579,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio22__DOT__qe));
        tracep->fullBit(oldp+2580,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_8__DOT__qe));
        tracep->fullBit(oldp+2581,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_9__DOT__qe));
        tracep->fullBit(oldp+2582,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_10__DOT__qe));
        tracep->fullBit(oldp+2583,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_11__DOT__qe));
        tracep->fullBit(oldp+2584,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_29__DOT__qe));
        tracep->fullBit(oldp+2585,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_30__DOT__qe));
        tracep->fullBit(oldp+2586,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_31__DOT__qe));
        tracep->fullBit(oldp+2587,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_threshold0__DOT__qe));
        tracep->fullCData(oldp+2588,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__2__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+2589,((0xfU == (IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__2__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullCData(oldp+2590,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__3__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+2591,((0xfU == (IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__3__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullCData(oldp+2592,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__4__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+2593,((0xfU == (IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__4__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullCData(oldp+2594,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__5__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+2595,((0xfU == (IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__5__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullCData(oldp+2596,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__6__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+2597,((0xfU == (IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__6__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullCData(oldp+2598,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__7__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+2599,((0xfU == (IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__7__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullCData(oldp+2600,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__8__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+2601,((0xfU == (IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__8__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullCData(oldp+2602,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__9__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+2603,((0xfU == (IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__9__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullCData(oldp+2604,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__31__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+2605,((0xfU == (IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__31__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullBit(oldp+2606,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_intr_enable__DOT__qe));
        tracep->fullBit(oldp+2607,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__1__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+2608,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__16__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2609,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__16__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2610,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__16__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+2611,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__17__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2612,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__17__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2613,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__17__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+2614,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__18__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+2615,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__19__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+2616,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__20__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+2617,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__21__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+2618,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__22__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+2619,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__23__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2620,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__23__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2621,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__23__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+2622,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__24__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+2623,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__25__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+2624,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__26__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+2625,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__27__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+2626,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__28__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+2627,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__29__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+2628,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__30__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+2629,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_22__DOT__qe));
        tracep->fullBit(oldp+2630,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio4__DOT__qe));
        tracep->fullBit(oldp+2631,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio19__DOT__qe));
        tracep->fullBit(oldp+2632,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio26__DOT__qe));
        tracep->fullBit(oldp+2633,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_0__DOT__qe));
        tracep->fullBit(oldp+2634,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_15__DOT__qe));
        tracep->fullBit(oldp+2635,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_21__DOT__qe));
        tracep->fullCData(oldp+2636,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__16__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+2637,((0xfU == (IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__16__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullCData(oldp+2638,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__17__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+2639,((0xfU == (IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__17__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullCData(oldp+2640,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__23__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+2641,((0xfU == (IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__23__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullCData(oldp+2642,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__24__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2643,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__24__KET____DOT__filter__DOT__filter_q));
        tracep->fullCData(oldp+2644,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__25__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2645,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__25__KET____DOT__filter__DOT__filter_q));
        tracep->fullCData(oldp+2646,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__26__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2647,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__26__KET____DOT__filter__DOT__filter_q));
        tracep->fullCData(oldp+2648,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__27__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2649,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__27__KET____DOT__filter__DOT__filter_q));
        tracep->fullCData(oldp+2650,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__28__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2651,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__28__KET____DOT__filter__DOT__filter_q));
        tracep->fullCData(oldp+2652,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__29__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2653,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__29__KET____DOT__filter__DOT__filter_q));
        tracep->fullCData(oldp+2654,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__30__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2655,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__30__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2656,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_4__DOT__q));
        tracep->fullBit(oldp+2657,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_5__DOT__q));
        tracep->fullBit(oldp+2658,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_6__DOT__q));
        tracep->fullBit(oldp+2659,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_7__DOT__q));
        tracep->fullBit(oldp+2660,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_8__DOT__q));
        tracep->fullBit(oldp+2661,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_9__DOT__q));
        tracep->fullBit(oldp+2662,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_10__DOT__q));
        tracep->fullBit(oldp+2663,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_11__DOT__q));
        tracep->fullBit(oldp+2664,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_12__DOT__q));
        tracep->fullBit(oldp+2665,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_13__DOT__q));
        tracep->fullBit(oldp+2666,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_14__DOT__q));
        tracep->fullBit(oldp+2667,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_15__DOT__q));
        tracep->fullBit(oldp+2668,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_16__DOT__q));
        tracep->fullBit(oldp+2669,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_17__DOT__q));
        tracep->fullBit(oldp+2670,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_18__DOT__q));
        tracep->fullBit(oldp+2671,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_19__DOT__q));
        tracep->fullBit(oldp+2672,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_20__DOT__q));
        tracep->fullBit(oldp+2673,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_21__DOT__q));
        tracep->fullBit(oldp+2674,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_22__DOT__q));
        tracep->fullBit(oldp+2675,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_23__DOT__q));
        tracep->fullBit(oldp+2676,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_24__DOT__q));
        tracep->fullBit(oldp+2677,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_25__DOT__q));
        tracep->fullBit(oldp+2678,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_26__DOT__q));
        tracep->fullBit(oldp+2679,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_27__DOT__q));
        tracep->fullBit(oldp+2680,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_28__DOT__q));
        tracep->fullBit(oldp+2681,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_29__DOT__q));
        tracep->fullBit(oldp+2682,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_30__DOT__q));
        tracep->fullBit(oldp+2683,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_31__DOT__q));
        tracep->fullBit(oldp+2684,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_1__DOT__qe));
        tracep->fullBit(oldp+2685,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_2__DOT__qe));
        tracep->fullBit(oldp+2686,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_3__DOT__qe));
        tracep->fullBit(oldp+2687,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_4__DOT__qe));
        tracep->fullBit(oldp+2688,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_5__DOT__qe));
        tracep->fullBit(oldp+2689,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_6__DOT__qe));
        tracep->fullBit(oldp+2690,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_7__DOT__qe));
        tracep->fullBit(oldp+2691,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_9__DOT__qe));
        tracep->fullBit(oldp+2692,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_10__DOT__qe));
        tracep->fullBit(oldp+2693,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_11__DOT__qe));
        tracep->fullBit(oldp+2694,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_12__DOT__qe));
        tracep->fullBit(oldp+2695,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_13__DOT__qe));
        tracep->fullBit(oldp+2696,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_14__DOT__qe));
        tracep->fullBit(oldp+2697,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_15__DOT__qe));
        tracep->fullBit(oldp+2698,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_23__DOT__qe));
        tracep->fullBit(oldp+2699,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_24__DOT__qe));
        tracep->fullBit(oldp+2700,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_25__DOT__qe));
        tracep->fullBit(oldp+2701,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_26__DOT__qe));
        tracep->fullBit(oldp+2702,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_27__DOT__qe));
        tracep->fullBit(oldp+2703,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_28__DOT__qe));
        tracep->fullBit(oldp+2704,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_29__DOT__qe));
        tracep->fullBit(oldp+2705,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio5__DOT__qe));
        tracep->fullBit(oldp+2706,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio6__DOT__qe));
        tracep->fullBit(oldp+2707,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio8__DOT__qe));
        tracep->fullBit(oldp+2708,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio9__DOT__qe));
        tracep->fullBit(oldp+2709,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio10__DOT__qe));
        tracep->fullBit(oldp+2710,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio11__DOT__qe));
        tracep->fullBit(oldp+2711,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio12__DOT__qe));
        tracep->fullBit(oldp+2712,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_1__DOT__qe));
        tracep->fullBit(oldp+2713,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_2__DOT__qe));
        tracep->fullBit(oldp+2714,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_3__DOT__qe));
        tracep->fullBit(oldp+2715,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_4__DOT__qe));
        tracep->fullBit(oldp+2716,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_5__DOT__qe));
        tracep->fullBit(oldp+2717,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_6__DOT__qe));
        tracep->fullBit(oldp+2718,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_7__DOT__qe));
        tracep->fullBit(oldp+2719,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_22__DOT__qe));
        tracep->fullBit(oldp+2720,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_23__DOT__qe));
        tracep->fullBit(oldp+2721,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_24__DOT__qe));
        tracep->fullBit(oldp+2722,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_25__DOT__qe));
        tracep->fullBit(oldp+2723,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_26__DOT__qe));
        tracep->fullBit(oldp+2724,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_27__DOT__qe));
        tracep->fullBit(oldp+2725,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_28__DOT__qe));
        tracep->fullCData(oldp+2726,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__24__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+2727,((0xfU == (IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__24__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullCData(oldp+2728,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__25__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+2729,((0xfU == (IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__25__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullCData(oldp+2730,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__26__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+2731,((0xfU == (IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__26__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullCData(oldp+2732,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__27__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+2733,((0xfU == (IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__27__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullCData(oldp+2734,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__28__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+2735,((0xfU == (IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__28__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullCData(oldp+2736,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__29__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+2737,((0xfU == (IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__29__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullCData(oldp+2738,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__30__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+2739,((0xfU == (IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__30__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullCData(oldp+2740,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__irq_id_o[0]),5);
        tracep->fullBit(oldp+2741,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 7U))));
        tracep->fullBit(oldp+2742,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 6U))));
        tracep->fullBit(oldp+2743,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 9U))));
        tracep->fullBit(oldp+2744,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 8U))));
        tracep->fullBit(oldp+2745,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0xbU))));
        tracep->fullBit(oldp+2746,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0xaU))));
        tracep->fullBit(oldp+2747,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0xdU))));
        tracep->fullBit(oldp+2748,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0xcU))));
        tracep->fullBit(oldp+2749,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0xfU))));
        tracep->fullBit(oldp+2750,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0xeU))));
        tracep->fullBit(oldp+2751,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0x11U))));
        tracep->fullBit(oldp+2752,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0x10U))));
        tracep->fullBit(oldp+2753,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0x13U))));
        tracep->fullBit(oldp+2754,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0x12U))));
        tracep->fullBit(oldp+2755,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+2756,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0x14U))));
        tracep->fullBit(oldp+2757,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0x17U))));
        tracep->fullBit(oldp+2758,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0x16U))));
        tracep->fullBit(oldp+2759,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0x19U))));
        tracep->fullBit(oldp+2760,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0x18U))));
        tracep->fullBit(oldp+2761,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0x1bU))));
        tracep->fullBit(oldp+2762,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0x1aU))));
        tracep->fullBit(oldp+2763,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0x1dU))));
        tracep->fullBit(oldp+2764,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0x1cU))));
        tracep->fullBit(oldp+2765,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0x1fU))));
        tracep->fullBit(oldp+2766,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0x1eU))));
        tracep->fullBit(oldp+2767,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 1U))));
        tracep->fullBit(oldp+2768,((1U & vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[1U])));
        tracep->fullBit(oldp+2769,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 3U))));
        tracep->fullBit(oldp+2770,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 2U))));
        tracep->fullBit(oldp+2771,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 5U))));
        tracep->fullBit(oldp+2772,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 4U))));
        tracep->fullBit(oldp+2773,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 7U))));
        tracep->fullBit(oldp+2774,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 6U))));
        tracep->fullBit(oldp+2775,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 9U))));
        tracep->fullBit(oldp+2776,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 8U))));
        tracep->fullBit(oldp+2777,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0xbU))));
        tracep->fullBit(oldp+2778,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0xaU))));
        tracep->fullBit(oldp+2779,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0xdU))));
        tracep->fullBit(oldp+2780,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0xcU))));
        tracep->fullBit(oldp+2781,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0xfU))));
        tracep->fullBit(oldp+2782,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0xeU))));
        tracep->fullBit(oldp+2783,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0x11U))));
        tracep->fullBit(oldp+2784,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0x10U))));
        tracep->fullBit(oldp+2785,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0x13U))));
        tracep->fullBit(oldp+2786,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0x12U))));
        tracep->fullBit(oldp+2787,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+2788,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0x14U))));
        tracep->fullBit(oldp+2789,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0x17U))));
        tracep->fullBit(oldp+2790,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0x16U))));
        tracep->fullBit(oldp+2791,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0x19U))));
        tracep->fullBit(oldp+2792,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0x18U))));
        tracep->fullBit(oldp+2793,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0x1bU))));
        tracep->fullBit(oldp+2794,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0x1aU))));
        tracep->fullBit(oldp+2795,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0x1dU))));
        tracep->fullBit(oldp+2796,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0x1cU))));
        tracep->fullBit(oldp+2797,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0x1fU))));
        tracep->fullBit(oldp+2798,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0x1eU))));
        tracep->fullBit(oldp+2799,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[2U] 
                                          >> 1U))));
        tracep->fullBit(oldp+2800,((1U & vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[2U])));
        tracep->fullBit(oldp+2801,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[2U] 
                                          >> 3U))));
        tracep->fullBit(oldp+2802,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[2U] 
                                          >> 2U))));
        tracep->fullBit(oldp+2803,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[2U] 
                                          >> 5U))));
        tracep->fullBit(oldp+2804,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[2U] 
                                          >> 4U))));
        tracep->fullCData(oldp+2805,((0x3fU & vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[0U])),6);
        tracep->fullCData(oldp+2806,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__claim_id[0]),5);
        tracep->fullCData(oldp+2807,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__cc_id[0]),5);
        tracep->fullCData(oldp+2808,((0x3fU & vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[0U])),6);
        tracep->fullBit(oldp+2809,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 6U))));
        tracep->fullBit(oldp+2810,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 7U))));
        tracep->fullBit(oldp+2811,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 8U))));
        tracep->fullBit(oldp+2812,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 9U))));
        tracep->fullBit(oldp+2813,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0xaU))));
        tracep->fullBit(oldp+2814,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0xbU))));
        tracep->fullBit(oldp+2815,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0xcU))));
        tracep->fullBit(oldp+2816,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0xdU))));
        tracep->fullBit(oldp+2817,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0xeU))));
        tracep->fullBit(oldp+2818,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0xfU))));
        tracep->fullBit(oldp+2819,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0x10U))));
        tracep->fullBit(oldp+2820,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0x11U))));
        tracep->fullBit(oldp+2821,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0x12U))));
        tracep->fullBit(oldp+2822,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0x13U))));
        tracep->fullBit(oldp+2823,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0x14U))));
        tracep->fullBit(oldp+2824,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+2825,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0x16U))));
        tracep->fullBit(oldp+2826,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0x17U))));
        tracep->fullBit(oldp+2827,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0x18U))));
        tracep->fullBit(oldp+2828,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0x19U))));
        tracep->fullBit(oldp+2829,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0x1aU))));
        tracep->fullBit(oldp+2830,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0x1bU))));
        tracep->fullBit(oldp+2831,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0x1cU))));
        tracep->fullBit(oldp+2832,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0x1dU))));
        tracep->fullBit(oldp+2833,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0x1eU))));
        tracep->fullBit(oldp+2834,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[0U] 
                                          >> 0x1fU))));
        tracep->fullBit(oldp+2835,((1U & vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[1U])));
        tracep->fullBit(oldp+2836,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 1U))));
        tracep->fullBit(oldp+2837,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 2U))));
        tracep->fullBit(oldp+2838,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 3U))));
        tracep->fullBit(oldp+2839,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 4U))));
        tracep->fullBit(oldp+2840,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 5U))));
        tracep->fullBit(oldp+2841,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 6U))));
        tracep->fullBit(oldp+2842,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 7U))));
        tracep->fullBit(oldp+2843,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 8U))));
        tracep->fullBit(oldp+2844,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 9U))));
        tracep->fullBit(oldp+2845,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0xaU))));
        tracep->fullBit(oldp+2846,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0xbU))));
        tracep->fullBit(oldp+2847,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0xcU))));
        tracep->fullBit(oldp+2848,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0xdU))));
        tracep->fullBit(oldp+2849,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0xeU))));
        tracep->fullBit(oldp+2850,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0xfU))));
        tracep->fullBit(oldp+2851,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0x10U))));
        tracep->fullBit(oldp+2852,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0x11U))));
        tracep->fullBit(oldp+2853,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0x12U))));
        tracep->fullBit(oldp+2854,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0x13U))));
        tracep->fullBit(oldp+2855,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0x14U))));
        tracep->fullBit(oldp+2856,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+2857,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0x16U))));
        tracep->fullBit(oldp+2858,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0x17U))));
        tracep->fullBit(oldp+2859,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0x18U))));
        tracep->fullBit(oldp+2860,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0x19U))));
        tracep->fullBit(oldp+2861,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0x1aU))));
        tracep->fullBit(oldp+2862,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0x1bU))));
        tracep->fullBit(oldp+2863,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0x1cU))));
        tracep->fullBit(oldp+2864,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0x1dU))));
        tracep->fullBit(oldp+2865,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0x1eU))));
        tracep->fullBit(oldp+2866,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[1U] 
                                          >> 0x1fU))));
        tracep->fullBit(oldp+2867,((1U & vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[2U])));
        tracep->fullBit(oldp+2868,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[2U] 
                                          >> 1U))));
        tracep->fullBit(oldp+2869,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[2U] 
                                          >> 2U))));
        tracep->fullBit(oldp+2870,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[2U] 
                                          >> 3U))));
        tracep->fullBit(oldp+2871,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[2U] 
                                          >> 4U))));
        tracep->fullBit(oldp+2872,((1U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__hw2reg[2U] 
                                          >> 5U))));
        tracep->fullBit(oldp+2873,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__instr_new_id_q));
        tracep->fullCData(oldp+2874,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__rdata_outstanding_q),2);
        tracep->fullCData(oldp+2875,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__branch_discard_q),2);
        tracep->fullCData(oldp+2876,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__rdata_pmp_err_q),2);
        tracep->fullCData(oldp+2877,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mstack_csr__DOT__rdata_q),3);
        tracep->fullCData(oldp+2878,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__exc_pc_mux_id),2);
        tracep->fullBit(oldp+2879,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__csr_save_wb));
        tracep->fullCData(oldp+2880,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__rdata_outstanding_rev),2);
        tracep->fullCData(oldp+2881,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mstack_d),3);
        tracep->fullBit(oldp+2882,((1U & vlTOPp->opentitan_soc_top__DOT__u_top__DOT____Vcellout__u_core__crash_dump_o[0U])));
        tracep->fullWData(oldp+2883,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT____Vcellout__u_core__crash_dump_o),128);
        tracep->fullCData(oldp+2887,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__pc_mux_id),3);
        tracep->fullCData(oldp+2888,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__exc_cause),6);
        tracep->fullBit(oldp+2889,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__csr_save_cause));
        tracep->fullBit(oldp+2890,((1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__exc_cause) 
                                          >> 5U))));
        tracep->fullSData(oldp+2891,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__csr_addr),12);
        tracep->fullCData(oldp+2892,((0x1fU & (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__csr_addr))),5);
        tracep->fullCData(oldp+2893,((7U & ((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__csr_addr) 
                                            >> 5U))),3);
        tracep->fullCData(oldp+2894,((0x3fU & vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__csr_wdata_int)),6);
        tracep->fullIData(oldp+2895,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__csr_wdata_int),32);
        tracep->fullBit(oldp+2896,((1U & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__csr_wdata_int 
                                          >> 1U))));
        tracep->fullBit(oldp+2897,((1U & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__csr_wdata_int 
                                          >> 2U))));
        tracep->fullCData(oldp+2898,((7U & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__csr_wdata_int 
                                            >> 3U))),3);
        tracep->fullBit(oldp+2899,((1U & vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__csr_wdata_int)));
        tracep->fullBit(oldp+2900,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__illegal_csr_insn_id));
        tracep->fullBit(oldp+2901,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__illegal_insn_id));
        tracep->fullBit(oldp+2902,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__jump_set));
        tracep->fullBit(oldp+2903,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__jump_set_raw));
        tracep->fullBit(oldp+2904,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__instr_executing_spec));
        tracep->fullBit(oldp+2905,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__stall_ld_hz));
        tracep->fullBit(oldp+2906,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__exc_req_d));
        tracep->fullBit(oldp+2907,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_d));
        tracep->fullBit(oldp+2908,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__pc_set));
        tracep->fullBit(oldp+2909,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__pc_set_spec));
        tracep->fullBit(oldp+2910,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__pc_set_spec) 
                                    & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__pc_set)))));
        tracep->fullBit(oldp+2911,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result));
        tracep->fullBit(oldp+2912,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__csr_save_id));
        tracep->fullBit(oldp+2913,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__csr_restore_mret_id));
        tracep->fullBit(oldp+2914,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__csr_restore_dret_id));
        tracep->fullBit(oldp+2915,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__nmi_mode_d));
        tracep->fullBit(oldp+2916,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__debug_mode_d));
        tracep->fullIData(oldp+2917,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_result),32);
        tracep->fullIData(oldp+2918,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__operand_a_rev),32);
        tracep->fullBit(oldp+2919,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed));
        tracep->fullBit(oldp+2920,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left));
        tracep->fullCData(oldp+2921,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_amt),6);
        tracep->fullIData(oldp+2922,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_operand),32);
        tracep->fullQData(oldp+2923,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_result_ext_signed),33);
        tracep->fullQData(oldp+2925,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_result_ext),33);
        tracep->fullBit(oldp+2927,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__unused_shift_result_ext));
        tracep->fullIData(oldp+2928,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_result),32);
        tracep->fullIData(oldp+2929,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_result_rev),32);
        tracep->fullIData(oldp+2930,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__bwlogic_result),32);
        tracep->fullBit(oldp+2931,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__split_misaligned_access));
        tracep->fullCData(oldp+2932,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__priv_lvl_d),2);
        tracep->fullIData(oldp+2933,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__exception_pc),32);
        tracep->fullIData(oldp+2934,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mie_d),18);
        tracep->fullIData(oldp+2935,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mepc_d),32);
        tracep->fullCData(oldp+2936,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mcause_d),6);
        tracep->fullIData(oldp+2937,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mtval_d),32);
        tracep->fullIData(oldp+2938,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__depc_d),32);
        tracep->fullBit(oldp+2939,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mstack_en));
        tracep->fullBit(oldp+2940,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__perf_jump));
        tracep->fullBit(oldp+2941,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__perf_branch));
        tracep->fullBit(oldp+2942,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__perf_tbranch));
        tracep->fullBit(oldp+2943,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__branch_spec));
        tracep->fullBit(oldp+2944,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__branch_set_raw_d));
        tracep->fullBit(oldp+2945,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__rf_we_raw));
        tracep->fullBit(oldp+2946,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2947,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2948,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2949,((3U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2950,((0xffU & (IData)(
                                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2951,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2952,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2953,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2954,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h))));
        tracep->fullBit(oldp+2955,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h))));
        tracep->fullBit(oldp+2956,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                  >> 0x33U)))));
        tracep->fullIData(oldp+2957,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2958,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2959,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__lsu_load_err));
        tracep->fullBit(oldp+2960,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__lsu_store_err));
        tracep->fullBit(oldp+2961,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ready_wb));
        tracep->fullBit(oldp+2962,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__csr_op_en));
        tracep->fullBit(oldp+2963,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__lsu_req_done));
        tracep->fullBit(oldp+2964,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__lsu_resp_valid));
        tracep->fullBit(oldp+2965,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__lsu_load_err) 
                                    | (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__lsu_store_err))));
        tracep->fullBit(oldp+2966,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__instr_done));
        tracep->fullBit(oldp+2967,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__instr_done) 
                                    & (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ready_wb))));
        tracep->fullBit(oldp+2968,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__perf_instr_ret_wb));
        tracep->fullBit(oldp+2969,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__wb_exception));
        tracep->fullBit(oldp+2970,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__instr_executing));
        tracep->fullBit(oldp+2971,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__stall_mem));
        tracep->fullBit(oldp+2972,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__stall_multdiv));
        tracep->fullBit(oldp+2973,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__stall_branch));
        tracep->fullBit(oldp+2974,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__stall_jump));
        tracep->fullBit(oldp+2975,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__stall_id));
        tracep->fullBit(oldp+2976,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__instr_done) 
                                    & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ready_wb)))));
        tracep->fullBit(oldp+2977,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__multicycle_done));
        tracep->fullBit(oldp+2978,((1U & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__gen_stall_mem__DOT__outstanding_memory_access)))));
        tracep->fullBit(oldp+2979,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__id_fsm_d));
        tracep->fullBit(oldp+2980,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__gen_stall_mem__DOT__outstanding_memory_access));
        tracep->fullBit(oldp+2981,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__gen_stall_mem__DOT__instr_kill));
        tracep->fullBit(oldp+2982,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__stall));
        tracep->fullBit(oldp+2983,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__lsu_store_err) 
                                    | (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__lsu_load_err))));
        tracep->fullBit(oldp+2984,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__id_wb_pending));
        tracep->fullBit(oldp+2985,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_or_pmp_err));
        tracep->fullCData(oldp+2986,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__ls_fsm_ns),3);
        tracep->fullBit(oldp+2987,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__wb_done));
        tracep->fullBit(oldp+2988,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__csr_we_int));
        tracep->fullBit(oldp+2989,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__data_interface__DOT__genblk1__DOT__source_d));
        tracep->fullBit(oldp+2990,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_i 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2991,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_i 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2992,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_i 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2993,((3U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_i 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2994,((0xffU & (IData)(
                                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_i 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2995,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_i 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2996,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_i 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2997,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_i 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2998,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_i))));
        tracep->fullBit(oldp+2999,(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__accept_t_req));
        tracep->fullBit(oldp+3000,(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__accept_t_rsp));
        tracep->fullBit(oldp+3001,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_p 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3002,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_p 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3003,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_p 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3004,((3U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_p 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3005,((0xffU & (IData)(
                                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_p 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3006,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_p 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3007,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_p 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3008,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_p 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3009,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_p))));
        tracep->fullBit(oldp+3010,(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__hfifo_reqready));
        tracep->fullBit(oldp+3011,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_i))));
        tracep->fullBit(oldp+3012,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_i 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+3013,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_i 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_i 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_i 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_i 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+3015,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__reg_we));
        tracep->fullBit(oldp+3016,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__reg_re));
        tracep->fullBit(oldp+3017,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__wr_err));
        tracep->fullBit(oldp+3018,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_reg_if__DOT__err_internal));
        tracep->fullBit(oldp+3019,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_reg_if__DOT__rd_req));
        tracep->fullIData(oldp+3020,(((IData)(1U) << (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_counter_q))),32);
        tracep->fullIData(oldp+3021,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__op_numerator_q),32);
        tracep->fullIData(oldp+3022,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__op_quotient_q),32);
        tracep->fullCData(oldp+3023,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_counter_q),5);
        tracep->fullBit(oldp+3024,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_by_zero_q));
        tracep->fullIData(oldp+3025,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__fetch_addr_n),32);
        tracep->fullBit(oldp+3026,((1U & vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__fetch_addr_n)));
        tracep->fullIData(oldp+3027,((0xfffffffeU & vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__fetch_addr_n)),32);
        tracep->fullBit(oldp+3028,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__is_greater_equal));
        tracep->fullIData(oldp+3029,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__next_remainder),32);
        tracep->fullQData(oldp+3030,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__next_quotient),33);
        tracep->fullIData(oldp+3032,((0xfffffffcU & vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__instr_addr)),32);
        tracep->fullBit(oldp+3033,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__valid_req));
        tracep->fullBit(oldp+3034,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__csr_mtvec_init));
        tracep->fullBit(oldp+3035,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__valid_new_req));
        tracep->fullBit(oldp+3036,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__discard_req_d));
        tracep->fullIData(oldp+3037,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__instr_addr),32);
        tracep->fullBit(oldp+3038,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__xbar_to_ifu 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3039,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__xbar_to_ifu 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3040,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__xbar_to_ifu 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3041,((3U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__xbar_to_ifu 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3042,((0xffU & (IData)(
                                                      (vlTOPp->opentitan_soc_top__DOT__xbar_to_ifu 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3043,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__xbar_to_ifu 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3044,((IData)((vlTOPp->opentitan_soc_top__DOT__xbar_to_ifu 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3045,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__xbar_to_ifu 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3046,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__xbar_to_ifu))));
        tracep->fullBit(oldp+3047,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__xbar_to_ifu))));
        tracep->fullBit(oldp+3048,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__xbar_to_ifu 
                                                  >> 0x33U)))));
        tracep->fullIData(oldp+3049,((IData)((vlTOPp->opentitan_soc_top__DOT__xbar_to_ifu 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3050,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__xbar_to_ifu 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3051,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__valid_raw));
        tracep->fullIData(oldp+3052,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__fetch_rdata),32);
        tracep->fullBit(oldp+3053,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__fetch_err));
        tracep->fullIData(oldp+3054,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__instr_decompressed),32);
        tracep->fullBit(oldp+3055,((3U != (3U & vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__fetch_rdata))));
        tracep->fullBit(oldp+3056,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__illegal_c_insn));
        tracep->fullBit(oldp+3057,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__valid_raw) 
                                    & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__fetch_err)))));
        tracep->fullBit(oldp+3058,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__gnt_or_pmp_err));
        tracep->fullBit(oldp+3059,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__rvalid_or_pmp_err));
        tracep->fullCData(oldp+3060,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__rdata_outstanding_n),2);
        tracep->fullCData(oldp+3061,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__rvalid_or_pmp_err)
                                       ? (1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__rdata_outstanding_n) 
                                                >> 1U))
                                       : (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__rdata_outstanding_n))),2);
        tracep->fullCData(oldp+3062,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__branch_discard_n),2);
        tracep->fullCData(oldp+3063,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__rvalid_or_pmp_err)
                                       ? (1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__branch_discard_n) 
                                                >> 1U))
                                       : (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__branch_discard_n))),2);
        tracep->fullBit(oldp+3064,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__instr_or_pmp_err));
        tracep->fullBit(oldp+3065,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_valid));
        tracep->fullWData(oldp+3066,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__rdata_d),96);
        tracep->fullCData(oldp+3069,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__err_d),3);
        tracep->fullCData(oldp+3070,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_pushed),3);
        tracep->fullIData(oldp+3071,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__rdata),32);
        tracep->fullBit(oldp+3072,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__err));
        tracep->fullBit(oldp+3073,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid));
        tracep->fullBit(oldp+3074,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__aligned_is_compressed));
        tracep->fullBit(oldp+3075,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__unaligned_is_compressed));
        tracep->fullBit(oldp+3076,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__addr_incr_two));
        tracep->fullBit(oldp+3077,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__intr_interface__DOT__genblk1__DOT__source_d));
        tracep->fullBit(oldp+3078,(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__we));
        tracep->fullBit(oldp+3079,(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__req));
        tracep->fullSData(oldp+3080,(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__addr),12);
        tracep->fullIData(oldp+3081,(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__wdata_int),32);
        tracep->fullIData(oldp+3082,(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__wmask_int),32);
        tracep->fullIData(oldp+3083,(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_we),32);
        tracep->fullCData(oldp+3084,((0xfU & vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_we)),4);
        tracep->fullBit(oldp+3085,(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__d_ack));
        tracep->fullBit(oldp+3086,(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__tlul_error));
        tracep->fullBit(oldp+3087,(((IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__req) 
                                    & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__we)))));
        tracep->fullBit(oldp+3088,(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__tlul_error));
        tracep->fullIData(oldp+3089,(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__wmask_int),32);
        tracep->fullIData(oldp+3090,(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__wdata_int),32);
        tracep->fullIData(oldp+3091,(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__unnamedblk1__DOT__i),32);
        tracep->fullBit(oldp+3092,(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_err__DOT__addr_sz_chk));
        tracep->fullBit(oldp+3093,(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_err__DOT__mask_chk));
        tracep->fullBit(oldp+3094,(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_err__DOT__fulldata_chk));
        tracep->fullBit(oldp+3095,(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_incr_wptr));
        tracep->fullBit(oldp+3096,(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_incr_wptr));
        tracep->fullBit(oldp+3097,((1U & (vlTOPp->opentitan_soc_top__DOT__ifu_to_xbar[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3098,((7U & (vlTOPp->opentitan_soc_top__DOT__ifu_to_xbar[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3099,((7U & (vlTOPp->opentitan_soc_top__DOT__ifu_to_xbar[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3100,((3U & (vlTOPp->opentitan_soc_top__DOT__ifu_to_xbar[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3101,((0xffU & (vlTOPp->opentitan_soc_top__DOT__ifu_to_xbar[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3102,(((vlTOPp->opentitan_soc_top__DOT__ifu_to_xbar[2U] 
                                       << 0x1bU) | 
                                      (vlTOPp->opentitan_soc_top__DOT__ifu_to_xbar[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+3103,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__ifu_to_xbar[2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__ifu_to_xbar[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3104,(((vlTOPp->opentitan_soc_top__DOT__ifu_to_xbar[1U] 
                                       << 0x1fU) | 
                                      (vlTOPp->opentitan_soc_top__DOT__ifu_to_xbar[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+3105,((1U & vlTOPp->opentitan_soc_top__DOT__ifu_to_xbar[0U])));
        tracep->fullCData(oldp+3106,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__prio[0]),3);
        tracep->fullCData(oldp+3107,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__prio[1]),3);
        tracep->fullCData(oldp+3108,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__prio[2]),3);
        tracep->fullCData(oldp+3109,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__prio[3]),3);
        tracep->fullCData(oldp+3110,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__prio[4]),3);
        tracep->fullCData(oldp+3111,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__prio[5]),3);
        tracep->fullCData(oldp+3112,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__prio[6]),3);
        tracep->fullCData(oldp+3113,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__prio[7]),3);
        tracep->fullCData(oldp+3114,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__prio[8]),3);
        tracep->fullCData(oldp+3115,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__prio[9]),3);
        tracep->fullCData(oldp+3116,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__prio[10]),3);
        tracep->fullCData(oldp+3117,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__prio[11]),3);
        tracep->fullCData(oldp+3118,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__prio[12]),3);
        tracep->fullCData(oldp+3119,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__prio[13]),3);
        tracep->fullCData(oldp+3120,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__prio[14]),3);
        tracep->fullCData(oldp+3121,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__prio[15]),3);
        tracep->fullCData(oldp+3122,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__prio[16]),3);
        tracep->fullCData(oldp+3123,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__prio[17]),3);
        tracep->fullCData(oldp+3124,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__prio[18]),3);
        tracep->fullCData(oldp+3125,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__prio[19]),3);
        tracep->fullCData(oldp+3126,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__prio[20]),3);
        tracep->fullCData(oldp+3127,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__prio[21]),3);
        tracep->fullCData(oldp+3128,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__prio[22]),3);
        tracep->fullCData(oldp+3129,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__prio[23]),3);
        tracep->fullCData(oldp+3130,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__prio[24]),3);
        tracep->fullCData(oldp+3131,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__prio[25]),3);
        tracep->fullCData(oldp+3132,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__prio[26]),3);
        tracep->fullCData(oldp+3133,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__prio[27]),3);
        tracep->fullCData(oldp+3134,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__prio[28]),3);
        tracep->fullCData(oldp+3135,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__prio[29]),3);
        tracep->fullCData(oldp+3136,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__prio[30]),3);
        tracep->fullCData(oldp+3137,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__prio[31]),3);
        tracep->fullCData(oldp+3138,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT____Vcellinp__gen_target__BRA__0__KET____DOT__u_target__prio_i[0]),3);
        tracep->fullCData(oldp+3139,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT____Vcellinp__gen_target__BRA__0__KET____DOT__u_target__prio_i[1]),3);
        tracep->fullCData(oldp+3140,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT____Vcellinp__gen_target__BRA__0__KET____DOT__u_target__prio_i[2]),3);
        tracep->fullCData(oldp+3141,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT____Vcellinp__gen_target__BRA__0__KET____DOT__u_target__prio_i[3]),3);
        tracep->fullCData(oldp+3142,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT____Vcellinp__gen_target__BRA__0__KET____DOT__u_target__prio_i[4]),3);
        tracep->fullCData(oldp+3143,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT____Vcellinp__gen_target__BRA__0__KET____DOT__u_target__prio_i[5]),3);
        tracep->fullCData(oldp+3144,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT____Vcellinp__gen_target__BRA__0__KET____DOT__u_target__prio_i[6]),3);
        tracep->fullCData(oldp+3145,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT____Vcellinp__gen_target__BRA__0__KET____DOT__u_target__prio_i[7]),3);
        tracep->fullCData(oldp+3146,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT____Vcellinp__gen_target__BRA__0__KET____DOT__u_target__prio_i[8]),3);
        tracep->fullCData(oldp+3147,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT____Vcellinp__gen_target__BRA__0__KET____DOT__u_target__prio_i[9]),3);
        tracep->fullCData(oldp+3148,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT____Vcellinp__gen_target__BRA__0__KET____DOT__u_target__prio_i[10]),3);
        tracep->fullCData(oldp+3149,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT____Vcellinp__gen_target__BRA__0__KET____DOT__u_target__prio_i[11]),3);
        tracep->fullCData(oldp+3150,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT____Vcellinp__gen_target__BRA__0__KET____DOT__u_target__prio_i[12]),3);
        tracep->fullCData(oldp+3151,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT____Vcellinp__gen_target__BRA__0__KET____DOT__u_target__prio_i[13]),3);
        tracep->fullCData(oldp+3152,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT____Vcellinp__gen_target__BRA__0__KET____DOT__u_target__prio_i[14]),3);
        tracep->fullCData(oldp+3153,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT____Vcellinp__gen_target__BRA__0__KET____DOT__u_target__prio_i[15]),3);
        tracep->fullCData(oldp+3154,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT____Vcellinp__gen_target__BRA__0__KET____DOT__u_target__prio_i[16]),3);
        tracep->fullCData(oldp+3155,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT____Vcellinp__gen_target__BRA__0__KET____DOT__u_target__prio_i[17]),3);
        tracep->fullCData(oldp+3156,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT____Vcellinp__gen_target__BRA__0__KET____DOT__u_target__prio_i[18]),3);
        tracep->fullCData(oldp+3157,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT____Vcellinp__gen_target__BRA__0__KET____DOT__u_target__prio_i[19]),3);
        tracep->fullCData(oldp+3158,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT____Vcellinp__gen_target__BRA__0__KET____DOT__u_target__prio_i[20]),3);
        tracep->fullCData(oldp+3159,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT____Vcellinp__gen_target__BRA__0__KET____DOT__u_target__prio_i[21]),3);
        tracep->fullCData(oldp+3160,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT____Vcellinp__gen_target__BRA__0__KET____DOT__u_target__prio_i[22]),3);
        tracep->fullCData(oldp+3161,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT____Vcellinp__gen_target__BRA__0__KET____DOT__u_target__prio_i[23]),3);
        tracep->fullCData(oldp+3162,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT____Vcellinp__gen_target__BRA__0__KET____DOT__u_target__prio_i[24]),3);
        tracep->fullCData(oldp+3163,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT____Vcellinp__gen_target__BRA__0__KET____DOT__u_target__prio_i[25]),3);
        tracep->fullCData(oldp+3164,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT____Vcellinp__gen_target__BRA__0__KET____DOT__u_target__prio_i[26]),3);
        tracep->fullCData(oldp+3165,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT____Vcellinp__gen_target__BRA__0__KET____DOT__u_target__prio_i[27]),3);
        tracep->fullCData(oldp+3166,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT____Vcellinp__gen_target__BRA__0__KET____DOT__u_target__prio_i[28]),3);
        tracep->fullCData(oldp+3167,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT____Vcellinp__gen_target__BRA__0__KET____DOT__u_target__prio_i[29]),3);
        tracep->fullCData(oldp+3168,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT____Vcellinp__gen_target__BRA__0__KET____DOT__u_target__prio_i[30]),3);
        tracep->fullCData(oldp+3169,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT____Vcellinp__gen_target__BRA__0__KET____DOT__u_target__prio_i[31]),3);
        tracep->fullCData(oldp+3170,((7U & vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[0U])),3);
        tracep->fullCData(oldp+3171,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[1U] 
                                             << 0x1dU) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[0U] 
                                               >> 3U)))),3);
        tracep->fullCData(oldp+3172,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[1U] 
                                             << 0x1aU) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[0U] 
                                               >> 6U)))),3);
        tracep->fullCData(oldp+3173,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[1U] 
                                             << 0x17U) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[0U] 
                                               >> 9U)))),3);
        tracep->fullCData(oldp+3174,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[1U] 
                                             << 0x14U) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[0U] 
                                               >> 0xcU)))),3);
        tracep->fullCData(oldp+3175,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[1U] 
                                             << 0x11U) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[0U] 
                                               >> 0xfU)))),3);
        tracep->fullCData(oldp+3176,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[1U] 
                                             << 0xeU) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[0U] 
                                               >> 0x12U)))),3);
        tracep->fullCData(oldp+3177,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[1U] 
                                             << 0xbU) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[0U] 
                                               >> 0x15U)))),3);
        tracep->fullCData(oldp+3178,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[1U] 
                                             << 8U) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[0U] 
                                               >> 0x18U)))),3);
        tracep->fullCData(oldp+3179,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[1U] 
                                             << 5U) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[0U] 
                                               >> 0x1bU)))),3);
        tracep->fullCData(oldp+3180,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[1U] 
                                             << 2U) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[0U] 
                                               >> 0x1eU)))),3);
        tracep->fullCData(oldp+3181,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[2U] 
                                             << 0x1fU) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[1U] 
                                               >> 1U)))),3);
        tracep->fullCData(oldp+3182,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[2U] 
                                             << 0x1cU) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[1U] 
                                               >> 4U)))),3);
        tracep->fullCData(oldp+3183,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[2U] 
                                             << 0x19U) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[1U] 
                                               >> 7U)))),3);
        tracep->fullCData(oldp+3184,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[2U] 
                                             << 0x16U) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[1U] 
                                               >> 0xaU)))),3);
        tracep->fullCData(oldp+3185,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[2U] 
                                             << 0x13U) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[1U] 
                                               >> 0xdU)))),3);
        tracep->fullCData(oldp+3186,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[2U] 
                                             << 0x10U) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[1U] 
                                               >> 0x10U)))),3);
        tracep->fullCData(oldp+3187,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[2U] 
                                             << 0xdU) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[1U] 
                                               >> 0x13U)))),3);
        tracep->fullCData(oldp+3188,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[2U] 
                                             << 0xaU) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[1U] 
                                               >> 0x16U)))),3);
        tracep->fullCData(oldp+3189,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[2U] 
                                             << 7U) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[1U] 
                                               >> 0x19U)))),3);
        tracep->fullCData(oldp+3190,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[2U] 
                                             << 4U) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[1U] 
                                               >> 0x1cU)))),3);
        tracep->fullCData(oldp+3191,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[2U] 
                                             << 1U) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[1U] 
                                               >> 0x1fU)))),3);
        tracep->fullCData(oldp+3192,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[3U] 
                                             << 0x1eU) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[2U] 
                                               >> 2U)))),3);
        tracep->fullCData(oldp+3193,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[3U] 
                                             << 0x1bU) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[2U] 
                                               >> 5U)))),3);
        tracep->fullCData(oldp+3194,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[3U] 
                                             << 0x18U) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[2U] 
                                               >> 8U)))),3);
        tracep->fullCData(oldp+3195,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[3U] 
                                             << 0x15U) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[2U] 
                                               >> 0xbU)))),3);
        tracep->fullCData(oldp+3196,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[3U] 
                                             << 0x12U) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[2U] 
                                               >> 0xeU)))),3);
        tracep->fullCData(oldp+3197,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[3U] 
                                             << 0xfU) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[2U] 
                                               >> 0x11U)))),3);
        tracep->fullCData(oldp+3198,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[3U] 
                                             << 0xcU) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[2U] 
                                               >> 0x14U)))),3);
        tracep->fullCData(oldp+3199,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[3U] 
                                             << 9U) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[2U] 
                                               >> 0x17U)))),3);
        tracep->fullCData(oldp+3200,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[3U] 
                                             << 6U) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[2U] 
                                               >> 0x1aU)))),3);
        tracep->fullCData(oldp+3201,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[3U] 
                                             << 3U) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[2U] 
                                               >> 0x1dU)))),3);
        tracep->fullCData(oldp+3202,((7U & vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[3U])),3);
        tracep->fullCData(oldp+3203,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[4U] 
                                             << 0x1dU) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[3U] 
                                               >> 3U)))),3);
        tracep->fullCData(oldp+3204,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[4U] 
                                             << 0x1aU) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[3U] 
                                               >> 6U)))),3);
        tracep->fullCData(oldp+3205,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[4U] 
                                             << 0x17U) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[3U] 
                                               >> 9U)))),3);
        tracep->fullCData(oldp+3206,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[4U] 
                                             << 0x14U) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[3U] 
                                               >> 0xcU)))),3);
        tracep->fullCData(oldp+3207,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[4U] 
                                             << 0x11U) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[3U] 
                                               >> 0xfU)))),3);
        tracep->fullCData(oldp+3208,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[4U] 
                                             << 0xeU) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[3U] 
                                               >> 0x12U)))),3);
        tracep->fullCData(oldp+3209,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[4U] 
                                             << 0xbU) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[3U] 
                                               >> 0x15U)))),3);
        tracep->fullCData(oldp+3210,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[4U] 
                                             << 8U) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[3U] 
                                               >> 0x18U)))),3);
        tracep->fullCData(oldp+3211,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[4U] 
                                             << 5U) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[3U] 
                                               >> 0x1bU)))),3);
        tracep->fullCData(oldp+3212,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[4U] 
                                             << 2U) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[3U] 
                                               >> 0x1eU)))),3);
        tracep->fullCData(oldp+3213,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[5U] 
                                             << 0x1fU) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[4U] 
                                               >> 1U)))),3);
        tracep->fullCData(oldp+3214,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[5U] 
                                             << 0x1cU) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[4U] 
                                               >> 4U)))),3);
        tracep->fullCData(oldp+3215,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[5U] 
                                             << 0x19U) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[4U] 
                                               >> 7U)))),3);
        tracep->fullCData(oldp+3216,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[5U] 
                                             << 0x16U) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[4U] 
                                               >> 0xaU)))),3);
        tracep->fullCData(oldp+3217,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[5U] 
                                             << 0x13U) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[4U] 
                                               >> 0xdU)))),3);
        tracep->fullCData(oldp+3218,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[5U] 
                                             << 0x10U) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[4U] 
                                               >> 0x10U)))),3);
        tracep->fullCData(oldp+3219,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[5U] 
                                             << 0xdU) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[4U] 
                                               >> 0x13U)))),3);
        tracep->fullCData(oldp+3220,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[5U] 
                                             << 0xaU) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[4U] 
                                               >> 0x16U)))),3);
        tracep->fullCData(oldp+3221,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[5U] 
                                             << 7U) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[4U] 
                                               >> 0x19U)))),3);
        tracep->fullCData(oldp+3222,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[5U] 
                                             << 4U) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[4U] 
                                               >> 0x1cU)))),3);
        tracep->fullCData(oldp+3223,((7U & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[5U] 
                                             << 1U) 
                                            | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[4U] 
                                               >> 0x1fU)))),3);
        tracep->fullCData(oldp+3224,((7U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[5U] 
                                            >> 2U))),3);
        tracep->fullCData(oldp+3225,((7U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[5U] 
                                            >> 5U))),3);
        tracep->fullCData(oldp+3226,((7U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[5U] 
                                            >> 8U))),3);
        tracep->fullCData(oldp+3227,((7U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[5U] 
                                            >> 0xbU))),3);
        tracep->fullCData(oldp+3228,((7U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[5U] 
                                            >> 0xeU))),3);
        tracep->fullCData(oldp+3229,((7U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[5U] 
                                            >> 0x11U))),3);
        tracep->fullCData(oldp+3230,((7U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[5U] 
                                            >> 0x14U))),3);
        tracep->fullCData(oldp+3231,((7U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[5U] 
                                            >> 0x17U))),3);
        tracep->fullCData(oldp+3232,((7U & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree[5U] 
                                            >> 0x1aU))),3);
        tracep->fullBit(oldp+3233,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__gen_nodes__DOT__sel));
        tracep->fullBit(oldp+3234,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__gen_nodes__DOT__sel));
        tracep->fullBit(oldp+3235,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__gen_nodes__DOT__sel));
        tracep->fullBit(oldp+3236,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__gen_nodes__DOT__sel));
        tracep->fullBit(oldp+3237,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__4__KET____DOT__gen_level__BRA__5__KET____DOT__gen_nodes__DOT__sel));
        tracep->fullBit(oldp+3238,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__4__KET____DOT__gen_level__BRA__6__KET____DOT__gen_nodes__DOT__sel));
        tracep->fullBit(oldp+3239,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__4__KET____DOT__gen_level__BRA__7__KET____DOT__gen_nodes__DOT__sel));
        tracep->fullBit(oldp+3240,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__4__KET____DOT__gen_level__BRA__8__KET____DOT__gen_nodes__DOT__sel));
        tracep->fullBit(oldp+3241,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__4__KET____DOT__gen_level__BRA__9__KET____DOT__gen_nodes__DOT__sel));
        tracep->fullBit(oldp+3242,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__4__KET____DOT__gen_level__BRA__10__KET____DOT__gen_nodes__DOT__sel));
        tracep->fullBit(oldp+3243,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__gen_nodes__DOT__sel));
        tracep->fullBit(oldp+3244,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__2__KET____DOT__gen_level__BRA__2__KET____DOT__gen_nodes__DOT__sel));
        tracep->fullBit(oldp+3245,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__2__KET____DOT__gen_level__BRA__3__KET____DOT__gen_nodes__DOT__sel));
        tracep->fullBit(oldp+3246,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__3__KET____DOT__gen_level__BRA__0__KET____DOT__gen_nodes__DOT__sel));
        tracep->fullBit(oldp+3247,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__3__KET____DOT__gen_level__BRA__1__KET____DOT__gen_nodes__DOT__sel));
        tracep->fullBit(oldp+3248,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__3__KET____DOT__gen_level__BRA__2__KET____DOT__gen_nodes__DOT__sel));
        tracep->fullBit(oldp+3249,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__3__KET____DOT__gen_level__BRA__3__KET____DOT__gen_nodes__DOT__sel));
        tracep->fullBit(oldp+3250,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__gen_nodes__DOT__sel));
        tracep->fullBit(oldp+3251,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__gen_nodes__DOT__sel));
        tracep->fullBit(oldp+3252,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__gen_nodes__DOT__sel));
        tracep->fullBit(oldp+3253,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__gen_nodes__DOT__sel));
        tracep->fullBit(oldp+3254,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__4__KET____DOT__gen_level__BRA__0__KET____DOT__gen_nodes__DOT__sel));
        tracep->fullBit(oldp+3255,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__4__KET____DOT__gen_level__BRA__1__KET____DOT__gen_nodes__DOT__sel));
        tracep->fullBit(oldp+3256,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__4__KET____DOT__gen_level__BRA__2__KET____DOT__gen_nodes__DOT__sel));
        tracep->fullBit(oldp+3257,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__4__KET____DOT__gen_level__BRA__3__KET____DOT__gen_nodes__DOT__sel));
        tracep->fullBit(oldp+3258,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__4__KET____DOT__gen_level__BRA__4__KET____DOT__gen_nodes__DOT__sel));
        tracep->fullBit(oldp+3259,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__4__KET____DOT__gen_level__BRA__11__KET____DOT__gen_nodes__DOT__sel));
        tracep->fullBit(oldp+3260,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__4__KET____DOT__gen_level__BRA__12__KET____DOT__gen_nodes__DOT__sel));
        tracep->fullBit(oldp+3261,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__4__KET____DOT__gen_level__BRA__13__KET____DOT__gen_nodes__DOT__sel));
        tracep->fullBit(oldp+3262,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__4__KET____DOT__gen_level__BRA__14__KET____DOT__gen_nodes__DOT__sel));
        tracep->fullBit(oldp+3263,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__4__KET____DOT__gen_level__BRA__15__KET____DOT__gen_nodes__DOT__sel));
        tracep->fullCData(oldp+3264,((0x3fU & vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[0U])),6);
        tracep->fullCData(oldp+3265,((0x3fU & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[1U] 
                                                << 0x1aU) 
                                               | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[0U] 
                                                  >> 6U)))),6);
        tracep->fullCData(oldp+3266,((0x3fU & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[1U] 
                                                << 0x14U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[0U] 
                                                  >> 0xcU)))),6);
        tracep->fullCData(oldp+3267,((0x3fU & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[1U] 
                                                << 0xeU) 
                                               | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[0U] 
                                                  >> 0x12U)))),6);
        tracep->fullCData(oldp+3268,((0x3fU & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[1U] 
                                                << 8U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[0U] 
                                                  >> 0x18U)))),6);
        tracep->fullCData(oldp+3269,((0x3fU & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[1U] 
                                                << 2U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[0U] 
                                                  >> 0x1eU)))),6);
        tracep->fullCData(oldp+3270,((0x3fU & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[2U] 
                                                << 0x1cU) 
                                               | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[1U] 
                                                  >> 4U)))),6);
        tracep->fullCData(oldp+3271,((0x3fU & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[2U] 
                                                << 0x16U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[1U] 
                                                  >> 0xaU)))),6);
        tracep->fullCData(oldp+3272,((0x3fU & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[2U] 
                                                << 0x10U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[1U] 
                                                  >> 0x10U)))),6);
        tracep->fullCData(oldp+3273,((0x3fU & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[2U] 
                                                << 0xaU) 
                                               | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[1U] 
                                                  >> 0x16U)))),6);
        tracep->fullCData(oldp+3274,((0x3fU & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[2U] 
                                                << 4U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[1U] 
                                                  >> 0x1cU)))),6);
        tracep->fullCData(oldp+3275,((0x3fU & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[3U] 
                                                << 0x1eU) 
                                               | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[2U] 
                                                  >> 2U)))),6);
        tracep->fullCData(oldp+3276,((0x3fU & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[3U] 
                                                << 0x18U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[2U] 
                                                  >> 8U)))),6);
        tracep->fullCData(oldp+3277,((0x3fU & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[3U] 
                                                << 0x12U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[2U] 
                                                  >> 0xeU)))),6);
        tracep->fullCData(oldp+3278,((0x3fU & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[3U] 
                                                << 0xcU) 
                                               | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[2U] 
                                                  >> 0x14U)))),6);
        tracep->fullCData(oldp+3279,((0x3fU & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[3U] 
                                                << 6U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[2U] 
                                                  >> 0x1aU)))),6);
        tracep->fullCData(oldp+3280,((0x3fU & vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[3U])),6);
        tracep->fullCData(oldp+3281,((0x3fU & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[4U] 
                                                << 0x1aU) 
                                               | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[3U] 
                                                  >> 6U)))),6);
        tracep->fullCData(oldp+3282,((0x3fU & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[4U] 
                                                << 0x14U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[3U] 
                                                  >> 0xcU)))),6);
        tracep->fullCData(oldp+3283,((0x3fU & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[4U] 
                                                << 0xeU) 
                                               | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[3U] 
                                                  >> 0x12U)))),6);
        tracep->fullCData(oldp+3284,((0x3fU & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[4U] 
                                                << 8U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[3U] 
                                                  >> 0x18U)))),6);
        tracep->fullCData(oldp+3285,((0x3fU & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[4U] 
                                                << 2U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[3U] 
                                                  >> 0x1eU)))),6);
        tracep->fullCData(oldp+3286,((0x3fU & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[5U] 
                                                << 0x1cU) 
                                               | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[4U] 
                                                  >> 4U)))),6);
        tracep->fullCData(oldp+3287,((0x3fU & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[5U] 
                                                << 0x16U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[4U] 
                                                  >> 0xaU)))),6);
        tracep->fullCData(oldp+3288,((0x3fU & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[5U] 
                                                << 0x10U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[4U] 
                                                  >> 0x10U)))),6);
        tracep->fullCData(oldp+3289,((0x3fU & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[5U] 
                                                << 0xaU) 
                                               | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[4U] 
                                                  >> 0x16U)))),6);
        tracep->fullCData(oldp+3290,((0x3fU & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[5U] 
                                                << 4U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[4U] 
                                                  >> 0x1cU)))),6);
        tracep->fullCData(oldp+3291,((0x3fU & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[6U] 
                                                << 0x1eU) 
                                               | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[5U] 
                                                  >> 2U)))),6);
        tracep->fullCData(oldp+3292,((0x3fU & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[6U] 
                                                << 0x18U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[5U] 
                                                  >> 8U)))),6);
        tracep->fullCData(oldp+3293,((0x3fU & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[6U] 
                                                << 0x12U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[5U] 
                                                  >> 0xeU)))),6);
        tracep->fullCData(oldp+3294,((0x3fU & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[6U] 
                                                << 0xcU) 
                                               | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[5U] 
                                                  >> 0x14U)))),6);
        tracep->fullCData(oldp+3295,((0x3fU & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[6U] 
                                                << 6U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[5U] 
                                                  >> 0x1aU)))),6);
        tracep->fullCData(oldp+3296,((0x3fU & vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[6U])),6);
        tracep->fullCData(oldp+3297,((0x3fU & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[7U] 
                                                << 0x1aU) 
                                               | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[6U] 
                                                  >> 6U)))),6);
        tracep->fullCData(oldp+3298,((0x3fU & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[7U] 
                                                << 0x14U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[6U] 
                                                  >> 0xcU)))),6);
        tracep->fullCData(oldp+3299,((0x3fU & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[7U] 
                                                << 0xeU) 
                                               | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[6U] 
                                                  >> 0x12U)))),6);
        tracep->fullCData(oldp+3300,((0x3fU & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[7U] 
                                                << 8U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[6U] 
                                                  >> 0x18U)))),6);
        tracep->fullCData(oldp+3301,((0x3fU & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[7U] 
                                                << 2U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[6U] 
                                                  >> 0x1eU)))),6);
        tracep->fullCData(oldp+3302,((0x3fU & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[8U] 
                                                << 0x1cU) 
                                               | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[7U] 
                                                  >> 4U)))),6);
        tracep->fullCData(oldp+3303,((0x3fU & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[8U] 
                                                << 0x16U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[7U] 
                                                  >> 0xaU)))),6);
        tracep->fullCData(oldp+3304,((0x3fU & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[8U] 
                                                << 0x10U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[7U] 
                                                  >> 0x10U)))),6);
        tracep->fullCData(oldp+3305,((0x3fU & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[8U] 
                                                << 0xaU) 
                                               | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[7U] 
                                                  >> 0x16U)))),6);
        tracep->fullCData(oldp+3306,((0x3fU & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[8U] 
                                                << 4U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[7U] 
                                                  >> 0x1cU)))),6);
        tracep->fullCData(oldp+3307,((0x3fU & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[9U] 
                                                << 0x1eU) 
                                               | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[8U] 
                                                  >> 2U)))),6);
        tracep->fullCData(oldp+3308,((0x3fU & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[9U] 
                                                << 0x18U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[8U] 
                                                  >> 8U)))),6);
        tracep->fullCData(oldp+3309,((0x3fU & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[9U] 
                                                << 0x12U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[8U] 
                                                  >> 0xeU)))),6);
        tracep->fullCData(oldp+3310,((0x3fU & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[9U] 
                                                << 0xcU) 
                                               | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[8U] 
                                                  >> 0x14U)))),6);
        tracep->fullCData(oldp+3311,((0x3fU & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[9U] 
                                                << 6U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[8U] 
                                                  >> 0x1aU)))),6);
        tracep->fullCData(oldp+3312,((0x3fU & vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[9U])),6);
        tracep->fullCData(oldp+3313,((0x3fU & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[0xaU] 
                                                << 0x1aU) 
                                               | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[9U] 
                                                  >> 6U)))),6);
        tracep->fullCData(oldp+3314,((0x3fU & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[0xaU] 
                                                << 0x14U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[9U] 
                                                  >> 0xcU)))),6);
        tracep->fullCData(oldp+3315,((0x3fU & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[0xaU] 
                                                << 0xeU) 
                                               | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[9U] 
                                                  >> 0x12U)))),6);
        tracep->fullCData(oldp+3316,((0x3fU & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[0xaU] 
                                                << 8U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[9U] 
                                                  >> 0x18U)))),6);
        tracep->fullCData(oldp+3317,((0x3fU & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[0xaU] 
                                                << 2U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[9U] 
                                                  >> 0x1eU)))),6);
        tracep->fullCData(oldp+3318,((0x3fU & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[0xbU] 
                                                << 0x1cU) 
                                               | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[0xaU] 
                                                  >> 4U)))),6);
        tracep->fullCData(oldp+3319,((0x3fU & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[0xbU] 
                                                << 0x16U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[0xaU] 
                                                  >> 0xaU)))),6);
        tracep->fullCData(oldp+3320,((0x3fU & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[0xbU] 
                                                << 0x10U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[0xaU] 
                                                  >> 0x10U)))),6);
        tracep->fullCData(oldp+3321,((0x3fU & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[0xbU] 
                                                << 0xaU) 
                                               | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[0xaU] 
                                                  >> 0x16U)))),6);
        tracep->fullCData(oldp+3322,((0x3fU & ((vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[0xbU] 
                                                << 4U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[0xaU] 
                                                  >> 0x1cU)))),6);
        tracep->fullCData(oldp+3323,((0x3fU & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[0xbU] 
                                               >> 2U))),6);
        tracep->fullCData(oldp+3324,((0x3fU & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[0xbU] 
                                               >> 8U))),6);
        tracep->fullCData(oldp+3325,((0x3fU & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[0xbU] 
                                               >> 0xeU))),6);
        tracep->fullCData(oldp+3326,((0x3fU & (vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree[0xbU] 
                                               >> 0x14U))),6);
        tracep->fullCData(oldp+3327,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mstatus_d),6);
        tracep->fullBit(oldp+3328,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mscratch_en));
        tracep->fullBit(oldp+3329,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__dscratch0_en));
        tracep->fullBit(oldp+3330,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__dscratch1_en));
        tracep->fullBit(oldp+3331,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mcountinhibit_we));
        tracep->fullBit(oldp+3332,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__cpuctrl_we));
        tracep->fullBit(oldp+3333,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mstatus_en));
        tracep->fullBit(oldp+3334,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mie_en));
        tracep->fullBit(oldp+3335,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mepc_en));
        tracep->fullBit(oldp+3336,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mcause_en));
        tracep->fullBit(oldp+3337,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mtval_en));
        tracep->fullBit(oldp+3338,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mtvec_en));
        tracep->fullIData(oldp+3339,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__dcsr_d),32);
        tracep->fullBit(oldp+3340,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_in_ready));
        tracep->fullBit(oldp+3341,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__csr_pipe_flush));
        tracep->fullBit(oldp+3342,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__halt_if));
        tracep->fullBit(oldp+3343,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__retain_id));
        tracep->fullBit(oldp+3344,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__special_req));
        tracep->fullBit(oldp+3345,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__csr_pipe_flush));
        tracep->fullIData(oldp+3346,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter_incr),32);
        tracep->fullBit(oldp+3347,((1U & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter_incr 
                                          >> 1U))));
        tracep->fullIData(oldp+3348,((0x1fffffffU & 
                                      (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter_incr 
                                       >> 3U))),29);
        tracep->fullBit(oldp+3349,(vlTOPp->opentitan_soc_top__DOT__intr_uart0_tx_watermark));
        tracep->fullBit(oldp+3350,(vlTOPp->opentitan_soc_top__DOT__intr_uart0_rx_watermark));
        tracep->fullBit(oldp+3351,(vlTOPp->opentitan_soc_top__DOT__intr_uart0_tx_empty));
        tracep->fullBit(oldp+3352,(vlTOPp->opentitan_soc_top__DOT__intr_uart0_rx_overflow));
        tracep->fullBit(oldp+3353,(vlTOPp->opentitan_soc_top__DOT__intr_uart0_rx_frame_err));
        tracep->fullBit(oldp+3354,(vlTOPp->opentitan_soc_top__DOT__intr_uart0_rx_break_err));
        tracep->fullBit(oldp+3355,(vlTOPp->opentitan_soc_top__DOT__intr_uart0_rx_timeout));
        tracep->fullBit(oldp+3356,(vlTOPp->opentitan_soc_top__DOT__intr_uart0_rx_parity_err));
        tracep->fullIData(oldp+3357,(vlTOPp->opentitan_soc_top__DOT__intr_gpio),32);
        tracep->fullIData(oldp+3358,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT____Vcellout__u_intr_state__q),32);
        tracep->fullIData(oldp+3359,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_data_in__DOT__q),32);
        tracep->fullBit(oldp+3360,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_intr_state__DOT__qe));
        tracep->fullBit(oldp+3361,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__0__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+3362,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__10__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+3363,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__10__KET____DOT__filter__DOT__filter_q));
        tracep->fullCData(oldp+3364,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__11__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+3365,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__11__KET____DOT__filter__DOT__filter_q));
        tracep->fullCData(oldp+3366,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__12__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+3367,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__12__KET____DOT__filter__DOT__filter_q));
        tracep->fullCData(oldp+3368,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__13__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+3369,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__13__KET____DOT__filter__DOT__filter_q));
        tracep->fullCData(oldp+3370,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__14__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+3371,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__14__KET____DOT__filter__DOT__filter_q));
        tracep->fullCData(oldp+3372,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__15__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+3373,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__15__KET____DOT__filter__DOT__filter_q));
        tracep->fullIData(oldp+3374,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_gateway__DOT__src_q),32);
        tracep->fullBit(oldp+3375,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_0__DOT__qe));
        tracep->fullBit(oldp+3376,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio23__DOT__qe));
        tracep->fullBit(oldp+3377,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio24__DOT__qe));
        tracep->fullBit(oldp+3378,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio25__DOT__qe));
        tracep->fullBit(oldp+3379,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_12__DOT__qe));
        tracep->fullBit(oldp+3380,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_13__DOT__qe));
        tracep->fullBit(oldp+3381,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_14__DOT__qe));
        tracep->fullBit(oldp+3382,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_msip0__DOT__qe));
        tracep->fullIData(oldp+3383,((0xfffffU & vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__cio_gpio_q)),20);
        tracep->fullIData(oldp+3384,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__cio_gpio_q),32);
        tracep->fullIData(oldp+3385,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__cio_gpio_en_q),32);
        tracep->fullIData(oldp+3386,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_gateway__DOT__ia),32);
        tracep->fullCData(oldp+3387,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__10__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+3388,((0xfU == (IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__10__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullCData(oldp+3389,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__11__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+3390,((0xfU == (IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__11__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullCData(oldp+3391,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__12__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+3392,((0xfU == (IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__12__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullCData(oldp+3393,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__13__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+3394,((0xfU == (IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__13__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullCData(oldp+3395,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__14__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+3396,((0xfU == (IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__14__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullCData(oldp+3397,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__15__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+3398,((0xfU == (IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__15__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullIData(oldp+3399,(((vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__hw2reg[7U] 
                                       << 0xaU) | (
                                                   vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__hw2reg[6U] 
                                                   >> 0x16U))),32);
        tracep->fullBit(oldp+3400,((1U & (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__hw2reg[6U] 
                                          >> 0x15U))));
        tracep->fullIData(oldp+3401,(((vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__hw2reg[6U] 
                                       << 0xbU) | (
                                                   vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__hw2reg[5U] 
                                                   >> 0x15U))),32);
        tracep->fullBit(oldp+3402,((1U & (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__hw2reg[5U] 
                                          >> 0x14U))));
        tracep->fullIData(oldp+3403,(((vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__hw2reg[5U] 
                                       << 0xcU) | (
                                                   vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__hw2reg[4U] 
                                                   >> 0x14U))),32);
        tracep->fullSData(oldp+3404,((0x3ffU & ((vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__hw2reg[5U] 
                                                 << 0x16U) 
                                                | (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__hw2reg[4U] 
                                                   >> 0xaU)))),10);
        tracep->fullSData(oldp+3405,((0x3ffU & vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__hw2reg[4U])),10);
        tracep->fullSData(oldp+3406,((0xffffU & ((vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__hw2reg[4U] 
                                                  << 0x10U) 
                                                 | (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__hw2reg[3U] 
                                                    >> 0x10U)))),16);
        tracep->fullSData(oldp+3407,((0xffffU & vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__hw2reg[3U])),16);
        tracep->fullIData(oldp+3408,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__hw2reg[2U]),32);
        tracep->fullSData(oldp+3409,((0xffffU & ((vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__hw2reg[2U] 
                                                  << 0x10U) 
                                                 | (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__hw2reg[1U] 
                                                    >> 0x10U)))),16);
        tracep->fullSData(oldp+3410,((0xffffU & vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__hw2reg[1U])),16);
        tracep->fullSData(oldp+3411,((0xffffU & ((vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__hw2reg[1U] 
                                                  << 0x10U) 
                                                 | (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__hw2reg[0U] 
                                                    >> 0x10U)))),16);
        tracep->fullSData(oldp+3412,((0xffffU & vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__hw2reg[0U])),16);
        tracep->fullIData(oldp+3413,(((vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__hw2reg[5U] 
                                       << 0xcU) | (
                                                   vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__hw2reg[4U] 
                                                   >> 0x14U))),32);
        tracep->fullSData(oldp+3414,((0x3ffU & ((vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__hw2reg[5U] 
                                                 << 0x16U) 
                                                | (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__hw2reg[4U] 
                                                   >> 0xaU)))),10);
        tracep->fullSData(oldp+3415,((0xffffU & ((vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__hw2reg[4U] 
                                                  << 0x10U) 
                                                 | (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__hw2reg[3U] 
                                                    >> 0x10U)))),16);
        tracep->fullIData(oldp+3416,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__hw2reg[2U]),32);
        tracep->fullSData(oldp+3417,((0xffffU & ((vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__hw2reg[2U] 
                                                  << 0x10U) 
                                                 | (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__hw2reg[1U] 
                                                    >> 0x10U)))),16);
        tracep->fullSData(oldp+3418,((0xffffU & vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__hw2reg[1U])),16);
        tracep->fullSData(oldp+3419,((0xffffU & ((vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__hw2reg[1U] 
                                                  << 0x10U) 
                                                 | (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__hw2reg[0U] 
                                                    >> 0x10U)))),16);
        tracep->fullSData(oldp+3420,((0xffffU & vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__hw2reg[0U])),16);
        tracep->fullBit(oldp+3421,((1U & (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__hw2reg[6U] 
                                          >> 0x15U))));
        tracep->fullIData(oldp+3422,(((vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__hw2reg[7U] 
                                       << 0xaU) | (
                                                   vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__hw2reg[6U] 
                                                   >> 0x16U))),32);
        tracep->fullBit(oldp+3423,((1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__intr_state_we) 
                                          | (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__hw2reg[6U] 
                                             >> 0x15U)))));
        tracep->fullBit(oldp+3424,((1U & (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__hw2reg[5U] 
                                          >> 0x14U))));
        tracep->fullIData(oldp+3425,(((vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__hw2reg[6U] 
                                       << 0xbU) | (
                                                   vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__hw2reg[5U] 
                                                   >> 0x15U))),32);
        tracep->fullSData(oldp+3426,((0x3ffU & ((vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__hw2reg[5U] 
                                                 << 0x16U) 
                                                | (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__hw2reg[4U] 
                                                   >> 0xaU)))),16);
        tracep->fullSData(oldp+3427,((0x3ffU & vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__hw2reg[4U])),16);
        tracep->fullSData(oldp+3428,((0xffffU & vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__hw2reg[3U])),16);
        tracep->fullBit(oldp+3429,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_intr_ctrl_en_rising__DOT__qe));
        tracep->fullBit(oldp+3430,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_intr_ctrl_en_falling__DOT__qe));
        tracep->fullBit(oldp+3431,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_intr_ctrl_en_lvlhigh__DOT__qe));
        tracep->fullBit(oldp+3432,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_intr_ctrl_en_lvllow__DOT__qe));
        tracep->fullBit(oldp+3433,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_ctrl_en_input_filter__DOT__qe));
        tracep->fullCData(oldp+3434,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__0__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+3435,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__0__KET____DOT__filter__DOT__filter_q));
        tracep->fullCData(oldp+3436,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__1__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+3437,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__1__KET____DOT__filter__DOT__filter_q));
        tracep->fullCData(oldp+3438,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__18__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+3439,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__18__KET____DOT__filter__DOT__filter_q));
        tracep->fullCData(oldp+3440,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__19__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+3441,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__19__KET____DOT__filter__DOT__filter_q));
        tracep->fullCData(oldp+3442,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__20__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+3443,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__20__KET____DOT__filter__DOT__filter_q));
        tracep->fullCData(oldp+3444,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__21__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+3445,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__21__KET____DOT__filter__DOT__filter_q));
        tracep->fullCData(oldp+3446,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__22__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+3447,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__22__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+3448,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_17__DOT__qe));
        tracep->fullBit(oldp+3449,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_18__DOT__qe));
        tracep->fullBit(oldp+3450,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_19__DOT__qe));
        tracep->fullBit(oldp+3451,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_20__DOT__qe));
        tracep->fullBit(oldp+3452,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_21__DOT__qe));
        tracep->fullBit(oldp+3453,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_31__DOT__qe));
        tracep->fullBit(oldp+3454,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio0__DOT__qe));
        tracep->fullBit(oldp+3455,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio1__DOT__qe));
        tracep->fullBit(oldp+3456,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio2__DOT__qe));
        tracep->fullBit(oldp+3457,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio3__DOT__qe));
        tracep->fullBit(oldp+3458,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio7__DOT__qe));
        tracep->fullBit(oldp+3459,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio14__DOT__qe));
        tracep->fullBit(oldp+3460,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio15__DOT__qe));
        tracep->fullBit(oldp+3461,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio16__DOT__qe));
        tracep->fullBit(oldp+3462,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio17__DOT__qe));
        tracep->fullBit(oldp+3463,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio18__DOT__qe));
        tracep->fullBit(oldp+3464,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio27__DOT__qe));
        tracep->fullBit(oldp+3465,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio28__DOT__qe));
        tracep->fullBit(oldp+3466,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio29__DOT__qe));
        tracep->fullBit(oldp+3467,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio30__DOT__qe));
        tracep->fullBit(oldp+3468,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio31__DOT__qe));
        tracep->fullBit(oldp+3469,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_16__DOT__qe));
        tracep->fullBit(oldp+3470,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_17__DOT__qe));
        tracep->fullBit(oldp+3471,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_18__DOT__qe));
        tracep->fullBit(oldp+3472,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_19__DOT__qe));
        tracep->fullBit(oldp+3473,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_20__DOT__qe));
        tracep->fullBit(oldp+3474,(vlTOPp->opentitan_soc_top__DOT__u_tempsense__DOT__CLK_SEL));
        tracep->fullCData(oldp+3475,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__0__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+3476,((0xfU == (IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__0__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullCData(oldp+3477,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__1__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+3478,((0xfU == (IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__1__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullCData(oldp+3479,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__18__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+3480,((0xfU == (IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__18__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullCData(oldp+3481,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__19__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+3482,((0xfU == (IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__19__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullCData(oldp+3483,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__20__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+3484,((0xfU == (IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__20__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullCData(oldp+3485,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__21__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+3486,((0xfU == (IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__21__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullCData(oldp+3487,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__22__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+3488,((0xfU == (IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__gen_filter__BRA__22__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullIData(oldp+3489,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__rf_wdata_wb),32);
        tracep->fullCData(oldp+3490,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__imd_val_we_ex),2);
        tracep->fullIData(oldp+3491,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_rdata_ext),32);
        tracep->fullBit(oldp+3492,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__lsu_req));
        tracep->fullCData(oldp+3493,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__multdiv_imd_val_we),2);
        tracep->fullBit(oldp+3494,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__mult_en_internal) 
                                    | (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_en_internal))));
        tracep->fullBit(oldp+3495,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__mult_hold));
        tracep->fullBit(oldp+3496,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_hold));
        tracep->fullBit(oldp+3497,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__mult_en_internal));
        tracep->fullBit(oldp+3498,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_en_internal));
        tracep->fullBit(oldp+3499,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__addr_update));
        tracep->fullBit(oldp+3500,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__ctrl_update));
        tracep->fullBit(oldp+3501,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__rdata_update));
        tracep->fullBit(oldp+3502,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__handle_misaligned_d));
        tracep->fullBit(oldp+3503,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__pmp_err_d));
        tracep->fullBit(oldp+3504,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__lsu_err_d));
        tracep->fullIData(oldp+3505,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__we_a_dec),31);
        tracep->fullWData(oldp+3506,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__imd_val_d_ex),68);
        tracep->fullIData(oldp+3509,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__result_ex),32);
        tracep->fullWData(oldp+3510,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__multdiv_imd_val_d),68);
        tracep->fullBit(oldp+3513,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__sign_a));
        tracep->fullBit(oldp+3514,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__sign_b));
        tracep->fullQData(oldp+3515,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__mac_res_d),34);
        tracep->fullQData(oldp+3517,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__op_remainder_d),34);
        tracep->fullBit(oldp+3519,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_sign_a));
        tracep->fullBit(oldp+3520,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_sign_b));
        tracep->fullIData(oldp+3521,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__op_denominator_d),32);
        tracep->fullIData(oldp+3522,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__op_numerator_d),32);
        tracep->fullIData(oldp+3523,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__op_quotient_d),32);
        tracep->fullCData(oldp+3524,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_counter_d),5);
        tracep->fullBit(oldp+3525,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_by_zero_d));
        tracep->fullCData(oldp+3526,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__md_state_d),3);
        tracep->fullSData(oldp+3527,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__gen_mult_fast__DOT__mult_op_a),16);
        tracep->fullSData(oldp+3528,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__gen_mult_fast__DOT__mult_op_b),16);
        tracep->fullBit(oldp+3529,((1U & (vlTOPp->opentitan_soc_top__DOT__xbar_to_iccm[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3530,((7U & (vlTOPp->opentitan_soc_top__DOT__xbar_to_iccm[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3531,((7U & (vlTOPp->opentitan_soc_top__DOT__xbar_to_iccm[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3532,((3U & (vlTOPp->opentitan_soc_top__DOT__xbar_to_iccm[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3533,((0xffU & (vlTOPp->opentitan_soc_top__DOT__xbar_to_iccm[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3534,(((vlTOPp->opentitan_soc_top__DOT__xbar_to_iccm[2U] 
                                       << 0x1bU) | 
                                      (vlTOPp->opentitan_soc_top__DOT__xbar_to_iccm[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+3535,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__xbar_to_iccm[2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__xbar_to_iccm[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3536,(((vlTOPp->opentitan_soc_top__DOT__xbar_to_iccm[1U] 
                                       << 0x1fU) | 
                                      (vlTOPp->opentitan_soc_top__DOT__xbar_to_iccm[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+3537,((1U & vlTOPp->opentitan_soc_top__DOT__xbar_to_iccm[0U])));
        tracep->fullCData(oldp+3538,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__rdata_pmp_err_n),2);
        tracep->fullCData(oldp+3539,(((4U != (7U & 
                                              (vlTOPp->opentitan_soc_top__DOT__xbar_to_iccm[2U] 
                                               >> 0x12U)))
                                       ? 0U : 1U)),2);
        tracep->fullCData(oldp+3540,((3U & (vlTOPp->opentitan_soc_top__DOT__xbar_to_iccm[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3541,((0xffU & (vlTOPp->opentitan_soc_top__DOT__xbar_to_iccm[2U] 
                                               >> 5U))),8);
        tracep->fullCData(oldp+3542,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__xbar_to_iccm[2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__xbar_to_iccm[1U] 
                                                 >> 1U)))),4);
        tracep->fullBit(oldp+3543,((((0U == (7U & (
                                                   vlTOPp->opentitan_soc_top__DOT__xbar_to_iccm[2U] 
                                                   >> 0x12U))) 
                                     | (1U == (7U & 
                                               (vlTOPp->opentitan_soc_top__DOT__xbar_to_iccm[2U] 
                                                >> 0x12U)))) 
                                    | (4U == (7U & 
                                              (vlTOPp->opentitan_soc_top__DOT__xbar_to_iccm[2U] 
                                               >> 0x12U))))));
        tracep->fullBit(oldp+3544,((0U == (7U & (vlTOPp->opentitan_soc_top__DOT__xbar_to_iccm[2U] 
                                                 >> 0x12U)))));
        tracep->fullBit(oldp+3545,((1U == (7U & (vlTOPp->opentitan_soc_top__DOT__xbar_to_iccm[2U] 
                                                 >> 0x12U)))));
        tracep->fullBit(oldp+3546,((4U == (7U & (vlTOPp->opentitan_soc_top__DOT__xbar_to_iccm[2U] 
                                                 >> 0x12U)))));
        tracep->fullCData(oldp+3547,((0xfU & ((IData)(1U) 
                                              << (3U 
                                                  & ((vlTOPp->opentitan_soc_top__DOT__xbar_to_iccm[2U] 
                                                      << 0x1bU) 
                                                     | (vlTOPp->opentitan_soc_top__DOT__xbar_to_iccm[1U] 
                                                        >> 5U)))))),4);
        tracep->fullCData(oldp+3548,((0x1eU & vlTOPp->opentitan_soc_top__DOT__xbar_to_iccm[1U])),5);
        tracep->fullBit(oldp+3549,(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__req));
        tracep->fullSData(oldp+3550,(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__addr),12);
        tracep->fullBit(oldp+3551,(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__we_o));
        tracep->fullIData(oldp+3552,(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__wdata_int),32);
        tracep->fullIData(oldp+3553,(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__wmask_int),32);
        tracep->fullBit(oldp+3554,(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__tlul_error));
        tracep->fullBit(oldp+3555,(((IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__req) 
                                    & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__we_o)))));
        tracep->fullBit(oldp+3556,(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__tlul_error));
        tracep->fullIData(oldp+3557,(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__wmask_int),32);
        tracep->fullIData(oldp+3558,(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__wdata_int),32);
        tracep->fullIData(oldp+3559,(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__unnamedblk1__DOT__i),32);
        tracep->fullBit(oldp+3560,(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_err__DOT__addr_sz_chk));
        tracep->fullBit(oldp+3561,(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_err__DOT__mask_chk));
        tracep->fullBit(oldp+3562,(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_err__DOT__fulldata_chk));
        tracep->fullBit(oldp+3563,(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_incr_wptr));
        tracep->fullBit(oldp+3564,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__u_intr_state_tx_watermark__DOT__qe));
        tracep->fullBit(oldp+3565,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__u_intr_state_rx_watermark__DOT__qe));
        tracep->fullBit(oldp+3566,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__u_intr_state_tx_empty__DOT__qe));
        tracep->fullBit(oldp+3567,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__u_intr_state_rx_overflow__DOT__qe));
        tracep->fullBit(oldp+3568,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__u_intr_state_rx_frame_err__DOT__qe));
        tracep->fullBit(oldp+3569,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__u_intr_state_rx_break_err__DOT__qe));
        tracep->fullBit(oldp+3570,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_wdata__qe));
        tracep->fullBit(oldp+3571,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_fifo_ctrl_rxrst__qe));
        tracep->fullBit(oldp+3572,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_fifo_ctrl_txrst__qe));
        tracep->fullBit(oldp+3573,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__nco_sum_q 
                                          >> 0x10U))));
        tracep->fullIData(oldp+3574,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__nco_sum_q),17);
        tracep->fullBit(oldp+3575,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__rx_sync_q2));
        tracep->fullCData(oldp+3576,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__fifo_wptr),6);
        tracep->fullBit(oldp+3577,((1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                          >> 5U))));
        tracep->fullCData(oldp+3578,((0x1fU & (IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))),5);
        tracep->fullCData(oldp+3579,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__uart_tx__DOT__baud_div_q),4);
        tracep->fullBit(oldp+3580,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__uart_tx__DOT__tick_baud_q));
        tracep->fullSData(oldp+3581,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__uart_tx__DOT__sreg_q),11);
        tracep->fullCData(oldp+3582,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__uart_rx__DOT__baud_div_q),4);
        tracep->fullCData(oldp+3583,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__fifo_wptr),6);
        tracep->fullCData(oldp+3584,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__fifo_rptr),6);
        tracep->fullBit(oldp+3585,((1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                          >> 5U))));
        tracep->fullBit(oldp+3586,((1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                          >> 5U))));
        tracep->fullCData(oldp+3587,((0x1fU & (IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))),5);
        tracep->fullCData(oldp+3588,((0x1fU & (IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))),5);
        tracep->fullBit(oldp+3589,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__uart_rx__DOT__tick_baud_q));
        tracep->fullCData(oldp+3590,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__tx_fifo_depth),6);
        tracep->fullCData(oldp+3591,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__rx_fifo_depth),6);
        tracep->fullCData(oldp+3592,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__tx_fifo_data),8);
        tracep->fullBit(oldp+3593,((1U & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__fifo_empty)))));
        tracep->fullBit(oldp+3594,((1U & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__full)))));
        tracep->fullBit(oldp+3595,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__uart_tx__DOT__tx_q));
        tracep->fullBit(oldp+3596,((1U & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__fifo_empty)))));
        tracep->fullBit(oldp+3597,((1U & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__full)))));
        tracep->fullBit(oldp+3598,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__rx_sync));
        tracep->fullBit(oldp+3599,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__event_rx_frame_err));
        tracep->fullBit(oldp+3600,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__rx_sync_q1));
        tracep->fullBit(oldp+3601,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__fifo_empty));
        tracep->fullBit(oldp+3602,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__full));
        tracep->fullBit(oldp+3603,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__sync_rx__DOT__intq));
        tracep->fullCData(oldp+3604,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__uart_rx__DOT__bit_cnt_q),4);
        tracep->fullBit(oldp+3605,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__fifo_empty));
        tracep->fullBit(oldp+3606,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__full));
        tracep->fullBit(oldp+3607,((1U & vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[2U])));
        tracep->fullBit(oldp+3608,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[1U] 
                                          >> 0x1fU))));
        tracep->fullBit(oldp+3609,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[1U] 
                                          >> 0x1eU))));
        tracep->fullBit(oldp+3610,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[1U] 
                                          >> 0x1dU))));
        tracep->fullBit(oldp+3611,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[1U] 
                                          >> 0x1cU))));
        tracep->fullBit(oldp+3612,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[1U] 
                                          >> 0x1bU))));
        tracep->fullBit(oldp+3613,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[1U] 
                                          >> 0x1aU))));
        tracep->fullBit(oldp+3614,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[1U] 
                                          >> 0x19U))));
        tracep->fullBit(oldp+3615,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[1U] 
                                          >> 0x18U))));
        tracep->fullBit(oldp+3616,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[1U] 
                                          >> 0x17U))));
        tracep->fullBit(oldp+3617,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[1U] 
                                          >> 0x16U))));
        tracep->fullBit(oldp+3618,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[1U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+3619,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[1U] 
                                          >> 0x14U))));
        tracep->fullBit(oldp+3620,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[1U] 
                                          >> 0x13U))));
        tracep->fullBit(oldp+3621,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[1U] 
                                          >> 0x12U))));
        tracep->fullBit(oldp+3622,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[1U] 
                                          >> 0x11U))));
        tracep->fullBit(oldp+3623,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[1U] 
                                          >> 0x10U))));
        tracep->fullBit(oldp+3624,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[1U] 
                                          >> 0xfU))));
        tracep->fullBit(oldp+3625,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[1U] 
                                          >> 0xeU))));
        tracep->fullBit(oldp+3626,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[1U] 
                                          >> 0xdU))));
        tracep->fullBit(oldp+3627,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[1U] 
                                          >> 0xcU))));
        tracep->fullBit(oldp+3628,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[1U] 
                                          >> 0xbU))));
        tracep->fullCData(oldp+3629,((0xffU & ((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[2U] 
                                                << 0x1dU) 
                                               | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[1U] 
                                                  >> 3U)))),8);
        tracep->fullCData(oldp+3630,((7U & vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[1U])),3);
        tracep->fullBit(oldp+3631,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[0U] 
                                          >> 0x1fU))));
        tracep->fullCData(oldp+3632,((3U & ((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[1U] 
                                             << 3U) 
                                            | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[0U] 
                                               >> 0x1dU)))),2);
        tracep->fullBit(oldp+3633,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[0U] 
                                          >> 0x1cU))));
        tracep->fullCData(oldp+3634,((0x3fU & ((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[1U] 
                                                << 0xaU) 
                                               | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[0U] 
                                                  >> 0x16U)))),6);
        tracep->fullCData(oldp+3635,((0x3fU & ((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[1U] 
                                                << 0x10U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[0U] 
                                                  >> 0x10U)))),6);
        tracep->fullSData(oldp+3636,((0xffffU & vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[0U])),16);
        tracep->fullBit(oldp+3637,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[1U] 
                                          >> 0x10U))));
        tracep->fullBit(oldp+3638,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[1U] 
                                          >> 0xfU))));
        tracep->fullBit(oldp+3639,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[1U] 
                                          >> 0xeU))));
        tracep->fullBit(oldp+3640,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[1U] 
                                          >> 0xdU))));
        tracep->fullBit(oldp+3641,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[1U] 
                                          >> 0xcU))));
        tracep->fullBit(oldp+3642,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[1U] 
                                          >> 0xbU))));
        tracep->fullCData(oldp+3643,((0xffU & ((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[2U] 
                                                << 0x1dU) 
                                               | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[1U] 
                                                  >> 3U)))),8);
        tracep->fullCData(oldp+3644,((0x3fU & ((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[1U] 
                                                << 0xaU) 
                                               | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[0U] 
                                                  >> 0x16U)))),6);
        tracep->fullCData(oldp+3645,((0x3fU & ((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[1U] 
                                                << 0x10U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[0U] 
                                                  >> 0x10U)))),6);
        tracep->fullSData(oldp+3646,((0xffffU & vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[0U])),16);
        tracep->fullBit(oldp+3647,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[1U] 
                                          >> 0x1fU))));
        tracep->fullBit(oldp+3648,((1U & vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[2U])));
        tracep->fullBit(oldp+3649,((1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__intr_state_tx_watermark_we) 
                                          | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[1U] 
                                             >> 0x1fU)))));
        tracep->fullBit(oldp+3650,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[1U] 
                                          >> 0x1dU))));
        tracep->fullBit(oldp+3651,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[1U] 
                                          >> 0x1eU))));
        tracep->fullBit(oldp+3652,((1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__intr_state_rx_watermark_we) 
                                          | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[1U] 
                                             >> 0x1dU)))));
        tracep->fullBit(oldp+3653,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[1U] 
                                          >> 0x1bU))));
        tracep->fullBit(oldp+3654,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[1U] 
                                          >> 0x1cU))));
        tracep->fullBit(oldp+3655,((1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__intr_state_tx_empty_we) 
                                          | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[1U] 
                                             >> 0x1bU)))));
        tracep->fullBit(oldp+3656,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[1U] 
                                          >> 0x19U))));
        tracep->fullBit(oldp+3657,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[1U] 
                                          >> 0x1aU))));
        tracep->fullBit(oldp+3658,((1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__intr_state_rx_overflow_we) 
                                          | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[1U] 
                                             >> 0x19U)))));
        tracep->fullBit(oldp+3659,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[1U] 
                                          >> 0x17U))));
        tracep->fullBit(oldp+3660,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[1U] 
                                          >> 0x18U))));
        tracep->fullBit(oldp+3661,((1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__intr_state_rx_frame_err_we) 
                                          | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[1U] 
                                             >> 0x17U)))));
        tracep->fullBit(oldp+3662,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[1U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+3663,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[1U] 
                                          >> 0x16U))));
        tracep->fullBit(oldp+3664,((1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__intr_state_rx_break_err_we) 
                                          | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[1U] 
                                             >> 0x15U)))));
        tracep->fullBit(oldp+3665,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[1U] 
                                          >> 0x13U))));
        tracep->fullBit(oldp+3666,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[1U] 
                                          >> 0x14U))));
        tracep->fullBit(oldp+3667,((1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__intr_state_rx_timeout_we) 
                                          | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[1U] 
                                             >> 0x13U)))));
        tracep->fullBit(oldp+3668,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[1U] 
                                          >> 0x11U))));
        tracep->fullBit(oldp+3669,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[1U] 
                                          >> 0x12U))));
        tracep->fullBit(oldp+3670,((1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__intr_state_rx_parity_err_we) 
                                          | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[1U] 
                                             >> 0x11U)))));
        tracep->fullBit(oldp+3671,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[0U] 
                                          >> 0x1fU))));
        tracep->fullCData(oldp+3672,((7U & vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[1U])),3);
        tracep->fullBit(oldp+3673,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[0U] 
                                          >> 0x1cU))));
        tracep->fullCData(oldp+3674,((3U & ((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[1U] 
                                             << 3U) 
                                            | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__hw2reg[0U] 
                                               >> 0x1dU)))),2);
        tracep->fullBit(oldp+3675,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__event_rx_frame_err) 
                                    & (0U == (IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__rx_fifo_data)))));
        tracep->fullBit(oldp+3676,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__rx_fifo_wvalid) 
                                    & (IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__full))));
        tracep->fullBit(oldp+3677,(((~ (IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__fifo_empty)) 
                                    & (IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__tx_fifo_rready))));
        tracep->fullBit(oldp+3678,((1U & (VL_REDXOR_32((IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__tx_fifo_data)) 
                                          ^ (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[2U] 
                                             >> 0x16U)))));
        tracep->fullBit(oldp+3679,((1U & ((~ (IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__fifo_empty)) 
                                          & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[1U] 
                                             >> 0xfU)))));
        tracep->fullBit(oldp+3680,(vlTOPp->opentitan_soc_top__DOT__u_tempsense__DOT__a_ack));
        tracep->fullBit(oldp+3681,(vlTOPp->opentitan_soc_top__DOT__u_tempsense__DOT__wr_req));
        tracep->fullBit(oldp+3682,(vlTOPp->opentitan_soc_top__DOT__u_tempsense__DOT__u_err__DOT__addr_sz_chk));
        tracep->fullBit(oldp+3683,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__reg_we));
        tracep->fullBit(oldp+3684,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__reg_re));
        tracep->fullBit(oldp+3685,(((((IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__reg_re) 
                                      | (IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__reg_we)) 
                                     & (~ (IData)((0U 
                                                   != (IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__addr_hit))))) 
                                    | (IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__wr_err))));
        tracep->fullBit(oldp+3686,((((IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__reg_re) 
                                     | (IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__reg_we)) 
                                    & (~ (IData)((0U 
                                                  != (IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__addr_hit)))))));
        tracep->fullBit(oldp+3687,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__wr_err));
        tracep->fullBit(oldp+3688,(((((IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__addr_hit) 
                                      >> 2U) & (IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__reg_we)) 
                                    & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__wr_err)))));
        tracep->fullBit(oldp+3689,((((IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__addr_hit) 
                                     >> 4U) & (IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__reg_re))));
        tracep->fullBit(oldp+3690,((((IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__addr_hit) 
                                     >> 5U) & (IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__reg_re))));
        tracep->fullBit(oldp+3691,((((IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__addr_hit) 
                                     >> 8U) & (IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__reg_re))));
        tracep->fullBit(oldp+3692,((((IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__addr_hit) 
                                     >> 0xaU) & (IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__reg_re))));
        tracep->fullSData(oldp+3693,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__addr_hit),12);
        tracep->fullBit(oldp+3694,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__u_reg_if__DOT__a_ack));
        tracep->fullBit(oldp+3695,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__u_reg_if__DOT__err_internal));
        tracep->fullBit(oldp+3696,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__u_reg_if__DOT__rd_req));
        tracep->fullBit(oldp+3697,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__u_reg_if__DOT__wr_req));
        tracep->fullBit(oldp+3698,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__addr_sz_chk));
        tracep->fullBit(oldp+3699,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__mask_chk));
        tracep->fullBit(oldp+3700,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__fulldata_chk));
        tracep->fullIData(oldp+3701,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__claim),32);
        tracep->fullCData(oldp+3702,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__complete_id[0]),5);
        tracep->fullIData(oldp+3703,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__complete),32);
        tracep->fullCData(oldp+3704,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__threshold[0]),3);
        tracep->fullIData(oldp+3705,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__reg_rdata_next),32);
        tracep->fullBit(oldp+3706,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_0_we));
        tracep->fullBit(oldp+3707,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_1_we));
        tracep->fullBit(oldp+3708,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_2_we));
        tracep->fullBit(oldp+3709,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_3_we));
        tracep->fullBit(oldp+3710,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_4_we));
        tracep->fullBit(oldp+3711,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_5_we));
        tracep->fullBit(oldp+3712,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_6_we));
        tracep->fullBit(oldp+3713,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_7_we));
        tracep->fullBit(oldp+3714,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_8_we));
        tracep->fullBit(oldp+3715,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_9_we));
        tracep->fullBit(oldp+3716,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_10_we));
        tracep->fullBit(oldp+3717,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_11_we));
        tracep->fullBit(oldp+3718,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_12_we));
        tracep->fullBit(oldp+3719,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_13_we));
        tracep->fullBit(oldp+3720,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_14_we));
        tracep->fullBit(oldp+3721,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_15_we));
        tracep->fullBit(oldp+3722,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_16_we));
        tracep->fullBit(oldp+3723,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_17_we));
        tracep->fullBit(oldp+3724,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_18_we));
        tracep->fullBit(oldp+3725,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_19_we));
        tracep->fullBit(oldp+3726,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_20_we));
        tracep->fullBit(oldp+3727,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_21_we));
        tracep->fullBit(oldp+3728,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_22_we));
        tracep->fullBit(oldp+3729,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_23_we));
        tracep->fullBit(oldp+3730,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_24_we));
        tracep->fullBit(oldp+3731,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_25_we));
        tracep->fullBit(oldp+3732,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_26_we));
        tracep->fullBit(oldp+3733,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_27_we));
        tracep->fullBit(oldp+3734,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_28_we));
        tracep->fullBit(oldp+3735,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_29_we));
        tracep->fullBit(oldp+3736,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_30_we));
        tracep->fullBit(oldp+3737,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_31_we));
        tracep->fullBit(oldp+3738,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio0_we));
        tracep->fullBit(oldp+3739,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio1_we));
        tracep->fullBit(oldp+3740,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio2_we));
        tracep->fullBit(oldp+3741,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio3_we));
        tracep->fullBit(oldp+3742,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio4_we));
        tracep->fullBit(oldp+3743,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio5_we));
        tracep->fullBit(oldp+3744,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio6_we));
        tracep->fullBit(oldp+3745,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio8_we));
        tracep->fullBit(oldp+3746,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio9_we));
        tracep->fullBit(oldp+3747,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio10_we));
        tracep->fullBit(oldp+3748,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio11_we));
        tracep->fullBit(oldp+3749,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio12_we));
        tracep->fullBit(oldp+3750,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio13_we));
        tracep->fullBit(oldp+3751,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio14_we));
        tracep->fullBit(oldp+3752,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio15_we));
        tracep->fullBit(oldp+3753,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio16_we));
        tracep->fullBit(oldp+3754,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio17_we));
        tracep->fullBit(oldp+3755,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio18_we));
        tracep->fullBit(oldp+3756,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio19_we));
        tracep->fullBit(oldp+3757,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio20_we));
        tracep->fullBit(oldp+3758,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio21_we));
        tracep->fullBit(oldp+3759,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio22_we));
        tracep->fullBit(oldp+3760,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio23_we));
        tracep->fullBit(oldp+3761,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio24_we));
        tracep->fullBit(oldp+3762,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio25_we));
        tracep->fullBit(oldp+3763,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio26_we));
        tracep->fullBit(oldp+3764,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio27_we));
        tracep->fullBit(oldp+3765,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio28_we));
        tracep->fullBit(oldp+3766,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio29_we));
        tracep->fullBit(oldp+3767,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio30_we));
        tracep->fullBit(oldp+3768,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio31_we));
        tracep->fullBit(oldp+3769,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_0_we));
        tracep->fullBit(oldp+3770,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_1_we));
        tracep->fullBit(oldp+3771,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_2_we));
        tracep->fullBit(oldp+3772,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_3_we));
        tracep->fullBit(oldp+3773,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_4_we));
        tracep->fullBit(oldp+3774,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_5_we));
        tracep->fullBit(oldp+3775,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_6_we));
        tracep->fullBit(oldp+3776,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_7_we));
        tracep->fullBit(oldp+3777,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_8_we));
        tracep->fullBit(oldp+3778,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_9_we));
        tracep->fullBit(oldp+3779,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_10_we));
        tracep->fullBit(oldp+3780,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_11_we));
        tracep->fullBit(oldp+3781,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_12_we));
        tracep->fullBit(oldp+3782,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_13_we));
        tracep->fullBit(oldp+3783,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_14_we));
        tracep->fullBit(oldp+3784,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_15_we));
        tracep->fullBit(oldp+3785,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_16_we));
        tracep->fullBit(oldp+3786,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_17_we));
        tracep->fullBit(oldp+3787,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_18_we));
        tracep->fullBit(oldp+3788,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_19_we));
        tracep->fullBit(oldp+3789,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_20_we));
        tracep->fullBit(oldp+3790,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_21_we));
        tracep->fullBit(oldp+3791,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_22_we));
        tracep->fullBit(oldp+3792,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_23_we));
        tracep->fullBit(oldp+3793,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_24_we));
        tracep->fullBit(oldp+3794,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_25_we));
        tracep->fullBit(oldp+3795,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_26_we));
        tracep->fullBit(oldp+3796,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_27_we));
        tracep->fullBit(oldp+3797,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_28_we));
        tracep->fullBit(oldp+3798,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_29_we));
        tracep->fullBit(oldp+3799,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_30_we));
        tracep->fullBit(oldp+3800,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_31_we));
        tracep->fullBit(oldp+3801,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__threshold0_we));
        tracep->fullBit(oldp+3802,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__msip0_we));
        tracep->fullCData(oldp+3803,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__threshold
                                     [0U]),3);
        tracep->fullIData(oldp+3804,(((vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[0xeU] 
                                       << 0x15U) | 
                                      (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[0xdU] 
                                       >> 0xbU))),32);
        tracep->fullIData(oldp+3805,(((vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[0xdU] 
                                       << 0x15U) | 
                                      (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[0xcU] 
                                       >> 0xbU))),32);
        tracep->fullIData(oldp+3806,(((vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[0xcU] 
                                       << 0x15U) | 
                                      (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[0xbU] 
                                       >> 0xbU))),32);
        tracep->fullBit(oldp+3807,((1U & (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[0xbU] 
                                          >> 0xaU))));
        tracep->fullIData(oldp+3808,(((vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[0xbU] 
                                       << 0x16U) | 
                                      (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[0xaU] 
                                       >> 0xaU))),32);
        tracep->fullBit(oldp+3809,((1U & (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[0xaU] 
                                          >> 9U))));
        tracep->fullSData(oldp+3810,((0xffffU & ((vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[0xaU] 
                                                  << 7U) 
                                                 | (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[9U] 
                                                    >> 0x19U)))),16);
        tracep->fullBit(oldp+3811,((1U & (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[9U] 
                                          >> 0x18U))));
        tracep->fullSData(oldp+3812,((0xffffU & ((vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[0xaU] 
                                                  << 0x18U) 
                                                 | (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[9U] 
                                                    >> 8U)))),16);
        tracep->fullBit(oldp+3813,((1U & (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[9U] 
                                          >> 7U))));
        tracep->fullSData(oldp+3814,((0xffffU & ((vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[9U] 
                                                  << 9U) 
                                                 | (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[8U] 
                                                    >> 0x17U)))),16);
        tracep->fullBit(oldp+3815,((1U & (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[8U] 
                                          >> 0x16U))));
        tracep->fullSData(oldp+3816,((0xffffU & ((vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[9U] 
                                                  << 0x1aU) 
                                                 | (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[8U] 
                                                    >> 6U)))),16);
        tracep->fullBit(oldp+3817,((1U & (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[8U] 
                                          >> 5U))));
        tracep->fullIData(oldp+3818,(((vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[8U] 
                                       << 0x1bU) | 
                                      (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[7U] 
                                       >> 5U))),32);
        tracep->fullBit(oldp+3819,((1U & (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[7U] 
                                          >> 4U))));
        tracep->fullSData(oldp+3820,((0xffffU & ((vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[7U] 
                                                  << 0xcU) 
                                                 | (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[6U] 
                                                    >> 0x14U)))),16);
        tracep->fullBit(oldp+3821,((1U & (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[6U] 
                                          >> 0x13U))));
        tracep->fullSData(oldp+3822,((0xffffU & ((vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[7U] 
                                                  << 0x1dU) 
                                                 | (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[6U] 
                                                    >> 3U)))),16);
        tracep->fullBit(oldp+3823,((1U & (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[6U] 
                                          >> 2U))));
        tracep->fullSData(oldp+3824,((0xffffU & ((vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[6U] 
                                                  << 0xeU) 
                                                 | (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[5U] 
                                                    >> 0x12U)))),16);
        tracep->fullBit(oldp+3825,((1U & (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[5U] 
                                          >> 0x11U))));
        tracep->fullSData(oldp+3826,((0xffffU & ((vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[6U] 
                                                  << 0x1fU) 
                                                 | (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[5U] 
                                                    >> 1U)))),16);
        tracep->fullBit(oldp+3827,((1U & vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[5U])));
        tracep->fullIData(oldp+3828,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[4U]),32);
        tracep->fullIData(oldp+3829,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[3U]),32);
        tracep->fullIData(oldp+3830,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[2U]),32);
        tracep->fullIData(oldp+3831,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[1U]),32);
        tracep->fullIData(oldp+3832,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[0U]),32);
        tracep->fullIData(oldp+3833,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__data_in_d),32);
        tracep->fullIData(oldp+3834,(((~ vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__data_in_d) 
                                      & vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[1U])),32);
        tracep->fullIData(oldp+3835,((vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__data_in_d 
                                      & vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[2U])),32);
        tracep->fullIData(oldp+3836,(((vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[0xdU] 
                                       << 0x15U) | 
                                      (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[0xcU] 
                                       >> 0xbU))),32);
        tracep->fullIData(oldp+3837,(((vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[0xcU] 
                                       << 0x15U) | 
                                      (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[0xbU] 
                                       >> 0xbU))),32);
        tracep->fullBit(oldp+3838,((1U & (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[0xbU] 
                                          >> 0xaU))));
        tracep->fullIData(oldp+3839,(((vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[0xeU] 
                                       << 0x15U) | 
                                      (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[0xdU] 
                                       >> 0xbU))),32);
        tracep->fullBit(oldp+3840,((0U != vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__intr_hw__DOT__new_event)));
        tracep->fullIData(oldp+3841,((vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__intr_hw__DOT__new_event 
                                      | ((vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[0xeU] 
                                          << 0x15U) 
                                         | (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[0xdU] 
                                            >> 0xbU)))),32);
        tracep->fullIData(oldp+3842,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__intr_hw__DOT__new_event),32);
        tracep->fullBit(oldp+3843,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__reg_we));
        tracep->fullBit(oldp+3844,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__reg_re));
        tracep->fullIData(oldp+3845,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__reg_rdata_next),32);
        tracep->fullBit(oldp+3846,(((((IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__reg_re) 
                                      | (IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__reg_we)) 
                                     & (~ (IData)((0U 
                                                   != (IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__addr_hit))))) 
                                    | (IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__wr_err))));
        tracep->fullBit(oldp+3847,((((IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__reg_re) 
                                     | (IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__reg_we)) 
                                    & (~ (IData)((0U 
                                                  != (IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__addr_hit)))))));
        tracep->fullBit(oldp+3848,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__wr_err));
        tracep->fullBit(oldp+3849,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__intr_state_we));
        tracep->fullBit(oldp+3850,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__intr_enable_we));
        tracep->fullBit(oldp+3851,(((((IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__addr_hit) 
                                      >> 2U) & (IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__reg_we)) 
                                    & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__wr_err)))));
        tracep->fullBit(oldp+3852,(((((IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__addr_hit) 
                                      >> 4U) & (IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__reg_we)) 
                                    & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__wr_err)))));
        tracep->fullBit(oldp+3853,((((IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__addr_hit) 
                                     >> 4U) & (IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__reg_re))));
        tracep->fullBit(oldp+3854,(((((IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__addr_hit) 
                                      >> 5U) & (IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__reg_we)) 
                                    & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__wr_err)))));
        tracep->fullBit(oldp+3855,((((IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__addr_hit) 
                                     >> 5U) & (IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__reg_re))));
        tracep->fullBit(oldp+3856,(((((IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__addr_hit) 
                                      >> 6U) & (IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__reg_we)) 
                                    & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__wr_err)))));
        tracep->fullBit(oldp+3857,((((IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__addr_hit) 
                                     >> 6U) & (IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__reg_re))));
        tracep->fullBit(oldp+3858,(((((IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__addr_hit) 
                                      >> 7U) & (IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__reg_we)) 
                                    & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__wr_err)))));
        tracep->fullBit(oldp+3859,((((IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__addr_hit) 
                                     >> 7U) & (IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__reg_re))));
        tracep->fullBit(oldp+3860,(((((IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__addr_hit) 
                                      >> 8U) & (IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__reg_we)) 
                                    & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__wr_err)))));
        tracep->fullBit(oldp+3861,((((IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__addr_hit) 
                                     >> 8U) & (IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__reg_re))));
        tracep->fullBit(oldp+3862,(((((IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__addr_hit) 
                                      >> 9U) & (IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__reg_we)) 
                                    & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__wr_err)))));
        tracep->fullBit(oldp+3863,((((IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__addr_hit) 
                                     >> 9U) & (IData)(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__reg_re))));
        tracep->fullBit(oldp+3864,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__intr_ctrl_en_rising_we));
        tracep->fullBit(oldp+3865,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__intr_ctrl_en_falling_we));
        tracep->fullBit(oldp+3866,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__intr_ctrl_en_lvlhigh_we));
        tracep->fullBit(oldp+3867,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__intr_ctrl_en_lvllow_we));
        tracep->fullBit(oldp+3868,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__ctrl_en_input_filter_we));
        tracep->fullSData(oldp+3869,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__addr_hit),15);
        tracep->fullBit(oldp+3870,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_reg_if__DOT__a_ack));
        tracep->fullBit(oldp+3871,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_reg_if__DOT__err_internal));
        tracep->fullBit(oldp+3872,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_reg_if__DOT__rd_req));
        tracep->fullBit(oldp+3873,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_reg_if__DOT__wr_req));
        tracep->fullBit(oldp+3874,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__addr_sz_chk));
        tracep->fullBit(oldp+3875,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__mask_chk));
        tracep->fullBit(oldp+3876,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__fulldata_chk));
        tracep->fullBit(oldp+3877,((1U & vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[0U])));
        tracep->fullBit(oldp+3878,((1U & (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[0U] 
                                          >> 1U))));
        tracep->fullBit(oldp+3879,((1U & (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[0U] 
                                          >> 2U))));
        tracep->fullBit(oldp+3880,((1U & (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[0U] 
                                          >> 3U))));
        tracep->fullBit(oldp+3881,((1U & (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[0U] 
                                          >> 4U))));
        tracep->fullBit(oldp+3882,((1U & (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[0U] 
                                          >> 5U))));
        tracep->fullBit(oldp+3883,((1U & (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[0U] 
                                          >> 6U))));
        tracep->fullBit(oldp+3884,((1U & (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[0U] 
                                          >> 7U))));
        tracep->fullBit(oldp+3885,((1U & (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[0U] 
                                          >> 8U))));
        tracep->fullBit(oldp+3886,((1U & (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[0U] 
                                          >> 9U))));
        tracep->fullBit(oldp+3887,((1U & (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[0U] 
                                          >> 0xaU))));
        tracep->fullBit(oldp+3888,((1U & (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[0U] 
                                          >> 0xbU))));
        tracep->fullBit(oldp+3889,((1U & (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[0U] 
                                          >> 0xcU))));
        tracep->fullBit(oldp+3890,((1U & (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[0U] 
                                          >> 0xdU))));
        tracep->fullBit(oldp+3891,((1U & (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[0U] 
                                          >> 0xeU))));
        tracep->fullBit(oldp+3892,((1U & (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[0U] 
                                          >> 0xfU))));
        tracep->fullBit(oldp+3893,((1U & (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[0U] 
                                          >> 0x10U))));
        tracep->fullBit(oldp+3894,((1U & (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[0U] 
                                          >> 0x11U))));
        tracep->fullBit(oldp+3895,((1U & (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[0U] 
                                          >> 0x12U))));
        tracep->fullBit(oldp+3896,((1U & (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[0U] 
                                          >> 0x13U))));
        tracep->fullBit(oldp+3897,((1U & (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[0U] 
                                          >> 0x14U))));
        tracep->fullBit(oldp+3898,((1U & (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[0U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+3899,((1U & (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[0U] 
                                          >> 0x16U))));
        tracep->fullBit(oldp+3900,((1U & (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[0U] 
                                          >> 0x17U))));
        tracep->fullBit(oldp+3901,((1U & (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[0U] 
                                          >> 0x18U))));
        tracep->fullBit(oldp+3902,((1U & (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[0U] 
                                          >> 0x19U))));
        tracep->fullBit(oldp+3903,((1U & (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[0U] 
                                          >> 0x1aU))));
        tracep->fullBit(oldp+3904,((1U & (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[0U] 
                                          >> 0x1bU))));
        tracep->fullBit(oldp+3905,((1U & (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[0U] 
                                          >> 0x1cU))));
        tracep->fullBit(oldp+3906,((1U & (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[0U] 
                                          >> 0x1dU))));
        tracep->fullBit(oldp+3907,((1U & (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[0U] 
                                          >> 0x1eU))));
        tracep->fullBit(oldp+3908,((1U & (vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__reg2hw[0U] 
                                          >> 0x1fU))));
        tracep->fullBit(oldp+3909,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__u_intr_enable_tx_watermark__DOT__qe));
        tracep->fullBit(oldp+3910,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__u_intr_enable_rx_watermark__DOT__qe));
        tracep->fullBit(oldp+3911,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__u_intr_enable_tx_empty__DOT__qe));
        tracep->fullBit(oldp+3912,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__u_intr_enable_rx_overflow__DOT__qe));
        tracep->fullBit(oldp+3913,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__u_intr_enable_rx_frame_err__DOT__qe));
        tracep->fullBit(oldp+3914,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__u_intr_enable_rx_break_err__DOT__qe));
        tracep->fullBit(oldp+3915,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__u_intr_enable_rx_timeout__DOT__qe));
        tracep->fullBit(oldp+3916,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__u_intr_enable_rx_parity_err__DOT__qe));
        tracep->fullBit(oldp+3917,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__u_ctrl_tx__DOT__qe));
        tracep->fullBit(oldp+3918,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__u_ctrl_rx__DOT__qe));
        tracep->fullBit(oldp+3919,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__u_ctrl_nf__DOT__qe));
        tracep->fullBit(oldp+3920,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__u_ctrl_slpbk__DOT__qe));
        tracep->fullBit(oldp+3921,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__u_ctrl_parity_en__DOT__qe));
        tracep->fullBit(oldp+3922,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__u_ctrl_parity_odd__DOT__qe));
        tracep->fullBit(oldp+3923,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__u_ctrl_rxblvl__DOT__qe));
        tracep->fullBit(oldp+3924,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__u_ctrl_nco__DOT__qe));
        tracep->fullBit(oldp+3925,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__u_ovrd_txen__DOT__qe));
        tracep->fullBit(oldp+3926,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__u_ovrd_txval__DOT__qe));
        tracep->fullBit(oldp+3927,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__u_timeout_ctrl_val__DOT__qe));
        tracep->fullBit(oldp+3928,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__u_timeout_ctrl_en__DOT__qe));
        tracep->fullIData(oldp+3929,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__le),32);
        tracep->fullIData(oldp+3930,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_gateway__DOT__set),32);
        tracep->fullBit(oldp+3931,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__intr_enable_tx_watermark_we));
        tracep->fullBit(oldp+3932,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__intr_enable_rx_watermark_we));
        tracep->fullBit(oldp+3933,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__intr_enable_tx_empty_we));
        tracep->fullBit(oldp+3934,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__intr_enable_rx_overflow_we));
        tracep->fullBit(oldp+3935,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__intr_enable_rx_frame_err_we));
        tracep->fullBit(oldp+3936,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__intr_enable_rx_break_err_we));
        tracep->fullBit(oldp+3937,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__intr_enable_rx_timeout_we));
        tracep->fullBit(oldp+3938,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__intr_enable_rx_parity_err_we));
        tracep->fullBit(oldp+3939,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__ctrl_tx_we));
        tracep->fullBit(oldp+3940,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__ctrl_rx_we));
        tracep->fullBit(oldp+3941,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__ctrl_nf_we));
        tracep->fullBit(oldp+3942,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__ctrl_slpbk_we));
        tracep->fullBit(oldp+3943,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__ctrl_llpbk_we));
        tracep->fullBit(oldp+3944,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__ctrl_parity_en_we));
        tracep->fullBit(oldp+3945,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__ctrl_parity_odd_we));
        tracep->fullBit(oldp+3946,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__ctrl_rxblvl_we));
        tracep->fullBit(oldp+3947,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__ctrl_nco_we));
        tracep->fullBit(oldp+3948,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__wdata_we));
        tracep->fullBit(oldp+3949,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__fifo_ctrl_rxrst_we));
        tracep->fullBit(oldp+3950,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__fifo_ctrl_txrst_we));
        tracep->fullBit(oldp+3951,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__fifo_ctrl_rxilvl_we));
        tracep->fullBit(oldp+3952,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__fifo_ctrl_txilvl_we));
        tracep->fullBit(oldp+3953,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__ovrd_txen_we));
        tracep->fullBit(oldp+3954,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__ovrd_txval_we));
        tracep->fullBit(oldp+3955,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__timeout_ctrl_val_we));
        tracep->fullBit(oldp+3956,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__timeout_ctrl_en_we));
        tracep->fullBit(oldp+3957,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_valid_clear));
        tracep->fullBit(oldp+3958,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__instr_new_id_d));
        tracep->fullCData(oldp+3959,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_d),3);
        tracep->fullCData(oldp+3960,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_popped),3);
        tracep->fullBit(oldp+3961,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__pop_fifo));
        tracep->fullCData(oldp+3962,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns),4);
        tracep->fullBit(oldp+3963,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__dcsr_en));
        tracep->fullBit(oldp+3964,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__depc_en));
        tracep->fullIData(oldp+3965,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter_we),32);
        tracep->fullIData(oldp+3966,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounterh_we),32);
        tracep->fullBit(oldp+3967,((1U & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter_we 
                                          >> 1U))));
        tracep->fullBit(oldp+3968,((1U & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounterh_we 
                                          >> 1U))));
        tracep->fullIData(oldp+3969,((0x1fffffffU & 
                                      (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter_we 
                                       >> 3U))),29);
        tracep->fullIData(oldp+3970,((0x1fffffffU & 
                                      (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounterh_we 
                                       >> 3U))),29);
        tracep->fullBit(oldp+3971,((1U & vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounterh_we)));
        tracep->fullBit(oldp+3972,((1U & vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter_we)));
        tracep->fullQData(oldp+3973,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mcycle_counter_i__DOT__counter_upd),64);
        tracep->fullQData(oldp+3975,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mcycle_counter_i__DOT__counter_load),64);
        tracep->fullBit(oldp+3977,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mcycle_counter_i__DOT__we));
        tracep->fullQData(oldp+3978,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mcycle_counter_i__DOT__counter_d),64);
        tracep->fullBit(oldp+3980,((1U & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounterh_we 
                                          >> 2U))));
        tracep->fullBit(oldp+3981,((1U & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter_we 
                                          >> 2U))));
        tracep->fullQData(oldp+3982,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__minstret_counter_i__DOT__counter_upd),64);
        tracep->fullQData(oldp+3984,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__minstret_counter_i__DOT__counter_load),64);
        tracep->fullBit(oldp+3986,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__minstret_counter_i__DOT__we));
        tracep->fullQData(oldp+3987,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__minstret_counter_i__DOT__counter_d),64);
        tracep->fullBit(oldp+3989,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                          >> 0x1cU))));
        tracep->fullBit(oldp+3990,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                          >> 0x1bU))));
        tracep->fullBit(oldp+3991,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                          >> 0x1aU))));
        tracep->fullBit(oldp+3992,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                          >> 0x19U))));
        tracep->fullBit(oldp+3993,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                          >> 0x18U))));
        tracep->fullBit(oldp+3994,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                          >> 0x17U))));
        tracep->fullBit(oldp+3995,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                          >> 0x16U))));
        tracep->fullBit(oldp+3996,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+3997,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                          >> 0x14U))));
        tracep->fullBit(oldp+3998,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                          >> 0x13U))));
        tracep->fullBit(oldp+3999,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                          >> 0x12U))));
        tracep->fullBit(oldp+4000,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                          >> 0x11U))));
        tracep->fullBit(oldp+4001,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                          >> 0x10U))));
        tracep->fullBit(oldp+4002,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                          >> 0xfU))));
        tracep->fullBit(oldp+4003,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                          >> 0xeU))));
        tracep->fullBit(oldp+4004,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                          >> 0xdU))));
        tracep->fullBit(oldp+4005,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                          >> 0xcU))));
        tracep->fullBit(oldp+4006,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                          >> 0xbU))));
        tracep->fullBit(oldp+4007,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                          >> 0xaU))));
        tracep->fullBit(oldp+4008,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                          >> 9U))));
        tracep->fullBit(oldp+4009,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                          >> 8U))));
        tracep->fullBit(oldp+4010,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                          >> 7U))));
        tracep->fullBit(oldp+4011,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                          >> 6U))));
        tracep->fullBit(oldp+4012,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                          >> 5U))));
        tracep->fullBit(oldp+4013,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                          >> 4U))));
        tracep->fullBit(oldp+4014,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                          >> 3U))));
        tracep->fullBit(oldp+4015,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                          >> 2U))));
        tracep->fullBit(oldp+4016,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                          >> 1U))));
        tracep->fullBit(oldp+4017,((1U & vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U])));
        tracep->fullBit(oldp+4018,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[2U] 
                                          >> 0x1fU))));
        tracep->fullBit(oldp+4019,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[2U] 
                                          >> 0x1eU))));
        tracep->fullBit(oldp+4020,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[2U] 
                                          >> 0x1dU))));
        tracep->fullBit(oldp+4021,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[2U] 
                                          >> 0x1cU))));
        tracep->fullBit(oldp+4022,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[2U] 
                                          >> 0x1bU))));
        tracep->fullBit(oldp+4023,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[2U] 
                                          >> 0x1aU))));
        tracep->fullBit(oldp+4024,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[2U] 
                                          >> 0x19U))));
        tracep->fullBit(oldp+4025,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[2U] 
                                          >> 0x18U))));
        tracep->fullBit(oldp+4026,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[2U] 
                                          >> 0x17U))));
        tracep->fullBit(oldp+4027,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[2U] 
                                          >> 0x16U))));
        tracep->fullCData(oldp+4028,((3U & ((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                             << 0xcU) 
                                            | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[2U] 
                                               >> 0x14U)))),2);
        tracep->fullSData(oldp+4029,((0xffffU & ((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                                  << 0x1cU) 
                                                 | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[2U] 
                                                    >> 4U)))),16);
        tracep->fullBit(oldp+4030,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[2U] 
                                          >> 3U))));
        tracep->fullBit(oldp+4031,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[2U] 
                                          >> 2U))));
        tracep->fullBit(oldp+4032,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[2U] 
                                          >> 1U))));
        tracep->fullBit(oldp+4033,((1U & vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[2U])));
        tracep->fullBit(oldp+4034,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[1U] 
                                          >> 0x1fU))));
        tracep->fullBit(oldp+4035,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[1U] 
                                          >> 0x1eU))));
        tracep->fullBit(oldp+4036,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[1U] 
                                          >> 0x1dU))));
        tracep->fullBit(oldp+4037,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[1U] 
                                          >> 0x1cU))));
        tracep->fullBit(oldp+4038,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[1U] 
                                          >> 0x1bU))));
        tracep->fullBit(oldp+4039,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[1U] 
                                          >> 0x1aU))));
        tracep->fullBit(oldp+4040,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[1U] 
                                          >> 0x19U))));
        tracep->fullBit(oldp+4041,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[1U] 
                                          >> 0x18U))));
        tracep->fullCData(oldp+4042,((0xffU & ((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[2U] 
                                                << 0x10U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[1U] 
                                                  >> 0x10U)))),8);
        tracep->fullBit(oldp+4043,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[1U] 
                                          >> 0xfU))));
        tracep->fullCData(oldp+4044,((0xffU & ((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[2U] 
                                                << 0x19U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[1U] 
                                                  >> 7U)))),8);
        tracep->fullBit(oldp+4045,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[1U] 
                                          >> 6U))));
        tracep->fullBit(oldp+4046,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[1U] 
                                          >> 5U))));
        tracep->fullBit(oldp+4047,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[1U] 
                                          >> 4U))));
        tracep->fullBit(oldp+4048,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[1U] 
                                          >> 3U))));
        tracep->fullBit(oldp+4049,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[1U] 
                                          >> 2U))));
        tracep->fullCData(oldp+4050,((7U & ((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[1U] 
                                             << 1U) 
                                            | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[0U] 
                                               >> 0x1fU)))),3);
        tracep->fullBit(oldp+4051,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[0U] 
                                          >> 0x1eU))));
        tracep->fullCData(oldp+4052,((3U & ((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[1U] 
                                             << 4U) 
                                            | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[0U] 
                                               >> 0x1cU)))),2);
        tracep->fullBit(oldp+4053,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[0U] 
                                          >> 0x1bU))));
        tracep->fullBit(oldp+4054,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[0U] 
                                          >> 0x1aU))));
        tracep->fullBit(oldp+4055,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[0U] 
                                          >> 0x19U))));
        tracep->fullIData(oldp+4056,((0xffffffU & (
                                                   (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[1U] 
                                                    << 0x1fU) 
                                                   | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[0U] 
                                                      >> 1U)))),24);
        tracep->fullBit(oldp+4057,((1U & vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[0U])));
        tracep->fullIData(oldp+4058,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__reg_rdata_next),32);
        tracep->fullBit(oldp+4059,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__intr_state_tx_watermark_we));
        tracep->fullBit(oldp+4060,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__intr_state_rx_watermark_we));
        tracep->fullBit(oldp+4061,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__intr_state_tx_empty_we));
        tracep->fullBit(oldp+4062,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__intr_state_rx_overflow_we));
        tracep->fullBit(oldp+4063,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__intr_state_rx_frame_err_we));
        tracep->fullBit(oldp+4064,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__intr_state_rx_break_err_we));
        tracep->fullBit(oldp+4065,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__intr_state_rx_timeout_we));
        tracep->fullBit(oldp+4066,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__u_reg__DOT__intr_state_rx_parity_err_we));
        tracep->fullIData(oldp+4067,((0xffffffU & (
                                                   (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[1U] 
                                                    << 0x1fU) 
                                                   | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[0U] 
                                                      >> 1U)))),24);
        tracep->fullBit(oldp+4068,((1U & vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[0U])));
        tracep->fullBit(oldp+4069,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[2U] 
                                          >> 0x1cU))));
        tracep->fullBit(oldp+4070,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[2U] 
                                          >> 0x1bU))));
        tracep->fullBit(oldp+4071,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[2U] 
                                          >> 0x19U))));
        tracep->fullBit(oldp+4072,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[2U] 
                                          >> 0x18U))));
        tracep->fullBit(oldp+4073,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[2U] 
                                          >> 0x1aU))));
        tracep->fullBit(oldp+4074,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__uart_fifo_rxrst));
        tracep->fullBit(oldp+4075,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__uart_fifo_txrst));
        tracep->fullCData(oldp+4076,((7U & ((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[1U] 
                                             << 1U) 
                                            | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[0U] 
                                               >> 0x1fU)))),3);
        tracep->fullCData(oldp+4077,((3U & ((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[1U] 
                                             << 4U) 
                                            | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[0U] 
                                               >> 0x1cU)))),2);
        tracep->fullBit(oldp+4078,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[0U] 
                                          >> 0x1aU))));
        tracep->fullBit(oldp+4079,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[0U] 
                                          >> 0x19U))));
        tracep->fullBit(oldp+4080,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__tx_fifo_rready));
        tracep->fullBit(oldp+4081,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__tx_uart_idle));
        tracep->fullCData(oldp+4082,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__rx_fifo_data),8);
        tracep->fullBit(oldp+4083,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__rx_fifo_wvalid));
        tracep->fullBit(oldp+4084,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__rx_in));
        tracep->fullBit(oldp+4085,(((0U == (3U & ((
                                                   vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                                   << 0xcU) 
                                                  | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[2U] 
                                                     >> 0x14U))))
                                     ? (2U <= (IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__allzero_cnt_d))
                                     : ((1U == (3U 
                                                & ((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                                    << 0xcU) 
                                                   | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[2U] 
                                                      >> 0x14U))))
                                         ? (4U <= (IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__allzero_cnt_d))
                                         : ((2U == 
                                             (3U & 
                                              ((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                                << 0xcU) 
                                               | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[2U] 
                                                  >> 0x14U))))
                                             ? (8U 
                                                <= (IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__allzero_cnt_d))
                                             : (0x10U 
                                                <= (IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__allzero_cnt_d)))))));
        tracep->fullCData(oldp+4086,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__allzero_cnt_d),5);
        tracep->fullBit(oldp+4087,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__event_rx_break_err));
        tracep->fullBit(oldp+4088,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__event_rx_timeout));
        tracep->fullBit(oldp+4089,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__event_rx_parity_err));
        tracep->fullBit(oldp+4090,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__tx_watermark_d));
        tracep->fullBit(oldp+4091,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__rx_watermark_d));
        tracep->fullBit(oldp+4092,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[1U] 
                                          >> 6U))));
        tracep->fullCData(oldp+4093,((0xffU & ((vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[2U] 
                                                << 0x19U) 
                                               | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[1U] 
                                                  >> 7U)))),8);
        tracep->fullBit(oldp+4094,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__fifo_incr_wptr));
        tracep->fullBit(oldp+4095,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[2U] 
                                          >> 0x17U))));
        tracep->fullCData(oldp+4096,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__uart_tx__DOT__bit_cnt_d),4);
        tracep->fullSData(oldp+4097,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__uart_tx__DOT__sreg_d),11);
        tracep->fullBit(oldp+4098,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__uart_tx__DOT__tx_d));
        tracep->fullBit(oldp+4099,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[2U] 
                                          >> 0x16U))));
        tracep->fullSData(oldp+4100,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__uart_rx__DOT__sreg_d),11);
        tracep->fullCData(oldp+4101,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__uart_rx__DOT__bit_cnt_d),4);
        tracep->fullCData(oldp+4102,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__uart_rx__DOT__baud_div_d),4);
        tracep->fullBit(oldp+4103,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__uart_rx__DOT__tick_baud_d));
        tracep->fullBit(oldp+4104,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__uart_rx__DOT__idle_d));
        tracep->fullBit(oldp+4105,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[1U] 
                                          >> 0xfU))));
        tracep->fullBit(oldp+4106,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__fifo_incr_wptr));
        tracep->fullBit(oldp+4107,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                          >> 0x14U))));
        tracep->fullBit(oldp+4108,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                          >> 0xcU))));
        tracep->fullBit(oldp+4109,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                          >> 0xbU))));
        tracep->fullBit(oldp+4110,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                          >> 0x1cU))));
        tracep->fullBit(oldp+4111,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__intr_hw_tx_watermark__DOT__new_event));
        tracep->fullBit(oldp+4112,((1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__intr_hw_tx_watermark__DOT__new_event) 
                                          | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                             >> 0x1cU)))));
        tracep->fullBit(oldp+4113,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__intr_hw_tx_watermark__DOT__new_event));
        tracep->fullBit(oldp+4114,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                          >> 0x13U))));
        tracep->fullBit(oldp+4115,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                          >> 0xaU))));
        tracep->fullBit(oldp+4116,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                          >> 9U))));
        tracep->fullBit(oldp+4117,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                          >> 0x1bU))));
        tracep->fullBit(oldp+4118,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__intr_hw_rx_watermark__DOT__new_event));
        tracep->fullBit(oldp+4119,((1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__intr_hw_rx_watermark__DOT__new_event) 
                                          | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                             >> 0x1bU)))));
        tracep->fullBit(oldp+4120,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__intr_hw_rx_watermark__DOT__new_event));
        tracep->fullBit(oldp+4121,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                          >> 0x12U))));
        tracep->fullBit(oldp+4122,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                          >> 8U))));
        tracep->fullBit(oldp+4123,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                          >> 7U))));
        tracep->fullBit(oldp+4124,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                          >> 0x1aU))));
        tracep->fullBit(oldp+4125,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__intr_hw_tx_empty__DOT__new_event));
        tracep->fullBit(oldp+4126,((1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__intr_hw_tx_empty__DOT__new_event) 
                                          | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                             >> 0x1aU)))));
        tracep->fullBit(oldp+4127,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__intr_hw_tx_empty__DOT__new_event));
        tracep->fullBit(oldp+4128,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                          >> 0x11U))));
        tracep->fullBit(oldp+4129,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                          >> 6U))));
        tracep->fullBit(oldp+4130,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                          >> 5U))));
        tracep->fullBit(oldp+4131,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                          >> 0x19U))));
        tracep->fullBit(oldp+4132,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__intr_hw_rx_overflow__DOT__new_event));
        tracep->fullBit(oldp+4133,((1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__intr_hw_rx_overflow__DOT__new_event) 
                                          | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                             >> 0x19U)))));
        tracep->fullBit(oldp+4134,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__intr_hw_rx_overflow__DOT__new_event));
        tracep->fullBit(oldp+4135,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                          >> 0x10U))));
        tracep->fullBit(oldp+4136,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                          >> 4U))));
        tracep->fullBit(oldp+4137,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                          >> 3U))));
        tracep->fullBit(oldp+4138,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                          >> 0x18U))));
        tracep->fullBit(oldp+4139,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__intr_hw_rx_frame_err__DOT__new_event));
        tracep->fullBit(oldp+4140,((1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__intr_hw_rx_frame_err__DOT__new_event) 
                                          | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                             >> 0x18U)))));
        tracep->fullBit(oldp+4141,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__intr_hw_rx_frame_err__DOT__new_event));
        tracep->fullBit(oldp+4142,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                          >> 0xfU))));
        tracep->fullBit(oldp+4143,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                          >> 2U))));
        tracep->fullBit(oldp+4144,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                          >> 1U))));
        tracep->fullBit(oldp+4145,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                          >> 0x17U))));
        tracep->fullBit(oldp+4146,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__intr_hw_rx_break_err__DOT__new_event));
        tracep->fullBit(oldp+4147,((1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__intr_hw_rx_break_err__DOT__new_event) 
                                          | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                             >> 0x17U)))));
        tracep->fullBit(oldp+4148,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__intr_hw_rx_break_err__DOT__new_event));
        tracep->fullBit(oldp+4149,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                          >> 0xeU))));
        tracep->fullBit(oldp+4150,((1U & vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U])));
        tracep->fullBit(oldp+4151,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[2U] 
                                          >> 0x1fU))));
        tracep->fullBit(oldp+4152,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                          >> 0x16U))));
        tracep->fullBit(oldp+4153,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__intr_hw_rx_timeout__DOT__new_event));
        tracep->fullBit(oldp+4154,((1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__intr_hw_rx_timeout__DOT__new_event) 
                                          | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                             >> 0x16U)))));
        tracep->fullBit(oldp+4155,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__intr_hw_rx_timeout__DOT__new_event));
        tracep->fullBit(oldp+4156,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                          >> 0xdU))));
        tracep->fullBit(oldp+4157,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[2U] 
                                          >> 0x1eU))));
        tracep->fullBit(oldp+4158,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[2U] 
                                          >> 0x1dU))));
        tracep->fullBit(oldp+4159,((1U & (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+4160,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__intr_hw_rx_parity_err__DOT__new_event));
        tracep->fullBit(oldp+4161,((1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__intr_hw_rx_parity_err__DOT__new_event) 
                                          | (vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__reg2hw[3U] 
                                             >> 0x15U)))));
        tracep->fullBit(oldp+4162,(vlTOPp->opentitan_soc_top__DOT__u_uart0__DOT__uart_core__DOT__intr_hw_rx_parity_err__DOT__new_event));
        tracep->fullBit(oldp+4163,(vlTOPp->clk_i));
        tracep->fullBit(oldp+4164,(vlTOPp->rst_ni));
        tracep->fullIData(oldp+4165,(vlTOPp->gpio_i),20);
        tracep->fullIData(oldp+4166,(vlTOPp->gpio_o),20);
        tracep->fullBit(oldp+4167,(vlTOPp->uart_tx));
        tracep->fullBit(oldp+4168,(vlTOPp->uart_rx));
        tracep->fullQData(oldp+4169,(vlTOPp->opentitan_soc_top__DOT__intr_vector),33);
        tracep->fullQData(oldp+4171,(vlTOPp->opentitan_soc_top__DOT__clk_count),64);
        tracep->fullBit(oldp+4173,((((IData)(vlTOPp->opentitan_soc_top__DOT__u_tempsense__DOT__a_ack) 
                                     & (4U == (7U & 
                                               (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                [6U][2U] 
                                                >> 0x12U)))) 
                                    & (~ ((((IData)(vlTOPp->opentitan_soc_top__DOT__u_tempsense__DOT__wr_req) 
                                            & (0U != 
                                               (3U 
                                                & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                    [6U][2U] 
                                                    << 0x1bU) 
                                                   | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                      [6U][1U] 
                                                      >> 5U))))) 
                                           | (IData)(vlTOPp->opentitan_soc_top__DOT__u_tempsense__DOT__malformed_meta_err)) 
                                          | (~ ((((0U 
                                                   == 
                                                   (7U 
                                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                       [6U][2U] 
                                                       >> 0x12U))) 
                                                  | (1U 
                                                     == 
                                                     (7U 
                                                      & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                         [6U][2U] 
                                                         >> 0x12U)))) 
                                                 | (4U 
                                                    == 
                                                    (7U 
                                                     & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                        [6U][2U] 
                                                        >> 0x12U)))) 
                                                & (((IData)(vlTOPp->opentitan_soc_top__DOT__u_tempsense__DOT__u_err__DOT__addr_sz_chk) 
                                                    & (IData)(vlTOPp->opentitan_soc_top__DOT__u_tempsense__DOT__u_err__DOT__mask_chk)) 
                                                   & (((4U 
                                                        == 
                                                        (7U 
                                                         & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                            [6U][2U] 
                                                            >> 0x12U))) 
                                                       | (1U 
                                                          == 
                                                          (7U 
                                                           & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                              [6U][2U] 
                                                              >> 0x12U)))) 
                                                      | (IData)(vlTOPp->opentitan_soc_top__DOT__u_tempsense__DOT__u_err__DOT__fulldata_chk))))))))));
        tracep->fullBit(oldp+4174,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_tempsense__DOT__wr_req) 
                                    & (~ ((((IData)(vlTOPp->opentitan_soc_top__DOT__u_tempsense__DOT__wr_req) 
                                            & (0U != 
                                               (3U 
                                                & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                    [6U][2U] 
                                                    << 0x1bU) 
                                                   | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                      [6U][1U] 
                                                      >> 5U))))) 
                                           | (IData)(vlTOPp->opentitan_soc_top__DOT__u_tempsense__DOT__malformed_meta_err)) 
                                          | (~ ((((0U 
                                                   == 
                                                   (7U 
                                                    & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                       [6U][2U] 
                                                       >> 0x12U))) 
                                                  | (1U 
                                                     == 
                                                     (7U 
                                                      & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                         [6U][2U] 
                                                         >> 0x12U)))) 
                                                 | (4U 
                                                    == 
                                                    (7U 
                                                     & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                        [6U][2U] 
                                                        >> 0x12U)))) 
                                                & (((IData)(vlTOPp->opentitan_soc_top__DOT__u_tempsense__DOT__u_err__DOT__addr_sz_chk) 
                                                    & (IData)(vlTOPp->opentitan_soc_top__DOT__u_tempsense__DOT__u_err__DOT__mask_chk)) 
                                                   & (((4U 
                                                        == 
                                                        (7U 
                                                         & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                            [6U][2U] 
                                                            >> 0x12U))) 
                                                       | (1U 
                                                          == 
                                                          (7U 
                                                           & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                              [6U][2U] 
                                                              >> 0x12U)))) 
                                                      | (IData)(vlTOPp->opentitan_soc_top__DOT__u_tempsense__DOT__u_err__DOT__fulldata_chk))))))))));
        tracep->fullBit(oldp+4175,((1U & (~ ((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__fetch_enable_q) 
                                             & ((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__core_busy_q) 
                                                | (0U 
                                                   != vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__irqs)))))));
        tracep->fullBit(oldp+4176,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__instr_req));
        tracep->fullBit(oldp+4177,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__data_req));
        tracep->fullBit(oldp+4178,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__clk));
        tracep->fullBit(oldp+4179,((((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ctrl_busy) 
                                     | ((0U != (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__rdata_outstanding_q)) 
                                        | (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__valid_req))) 
                                    | (0U != (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__ls_fsm_cs)))));
        tracep->fullBit(oldp+4180,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__core_busy_q));
        tracep->fullBit(oldp+4181,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__fetch_enable_q) 
                                    & ((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__core_busy_q) 
                                       | (0U != vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__irqs)))));
        tracep->fullBit(oldp+4182,((0U != (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__wb_stage_i__DOT__rf_wdata_wb_mux_we))));
        tracep->fullIData(oldp+4183,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[
                                     (0x1fU & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id 
                                               >> 0xfU))]),32);
        tracep->fullIData(oldp+4184,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[
                                     (0x1fU & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id 
                                               >> 0x14U))]),32);
        tracep->fullBit(oldp+4185,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__core_clock_gate_i__DOT__en_latch));
        tracep->fullSData(oldp+4186,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_c_id),16);
        tracep->fullBit(oldp+4187,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_is_compressed_id));
        tracep->fullBit(oldp+4188,((1U & (((((~ (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__ebrk_insn)) 
                                             & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__ecall_insn_dec))) 
                                            & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__decoder_i__DOT__illegal_insn))) 
                                           & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__illegal_csr_insn_id))) 
                                          & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_fetch_err))))));
        tracep->fullBit(oldp+4189,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_fetch_err));
        tracep->fullIData(oldp+4190,((vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__instr_addr_q 
                                      << 1U)),32);
        tracep->fullIData(oldp+4191,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__pc_id),32);
        tracep->fullBit(oldp+4192,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__instr_first_cycle));
        tracep->fullBit(oldp+4193,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__lsu_addr_incr_req));
        tracep->fullBit(oldp+4194,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ctrl_busy));
        tracep->fullBit(oldp+4195,(((0U != (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__rdata_outstanding_q)) 
                                    | (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__valid_req))));
        tracep->fullBit(oldp+4196,(((((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__instr_valid_id_q) 
                                      & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_fetch_err))) 
                                     & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__illegal_insn_id))) 
                                    & (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__rf_ren_a_dec))));
        tracep->fullBit(oldp+4197,(((((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__instr_valid_id_q) 
                                      & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_fetch_err))) 
                                     & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__illegal_insn_id))) 
                                    & (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__rf_ren_b_dec))));
        tracep->fullBit(oldp+4198,(((((0U == (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__ls_fsm_cs)) 
                                      & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                 >> 0x33U))) 
                                     & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_or_pmp_err))) 
                                    & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_we_q)))));
        tracep->fullIData(oldp+4199,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__rf_wdata_sel)
                                       ? ((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__rf_wdata_sel)
                                           ? vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__csr_rdata_int
                                           : vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__result_ex)
                                       : vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__result_ex)),32);
        tracep->fullBit(oldp+4200,((((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__rf_we_raw) 
                                     & (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__instr_executing)) 
                                    & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__illegal_csr_insn_id)))));
        tracep->fullBit(oldp+4201,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__gen_stall_mem__DOT__rf_rd_a_wb_match));
        tracep->fullBit(oldp+4202,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__gen_stall_mem__DOT__rf_rd_b_wb_match));
        tracep->fullBit(oldp+4203,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__instr_executing) 
                                    & (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__mult_en_dec))));
        tracep->fullBit(oldp+4204,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__instr_executing) 
                                    & (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__div_en_dec))));
        tracep->fullIData(oldp+4205,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__csr_rdata_int),32);
        tracep->fullBit(oldp+4206,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__rf_write_wb));
        tracep->fullBit(oldp+4207,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__wb_valid_q) 
                                    & (1U == (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__wb_instr_type_q)))));
        tracep->fullBit(oldp+4208,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__data_req_out));
        tracep->fullBit(oldp+4209,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__csr_save_if));
        tracep->fullIData(oldp+4210,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__csr_mtval),32);
        tracep->fullBit(oldp+4211,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__wb_valid_q) 
                                    & (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__wb_done))));
        tracep->fullBit(oldp+4212,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__perf_instr_ret_wb) 
                                    & (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__wb_compressed_q))));
        tracep->fullBit(oldp+4213,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_in_ready) 
                                    & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__instr_valid_id_q)))));
        tracep->fullBit(oldp+4214,((((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__instr_valid_id_q) 
                                     & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__gen_stall_mem__DOT__instr_kill))) 
                                    & ((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__gen_stall_mem__DOT__outstanding_memory_access) 
                                       | (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__stall_ld_hz)))));
        tracep->fullBit(oldp+4215,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__stall_multdiv) 
                                    & (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__mult_en_dec))));
        tracep->fullBit(oldp+4216,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__stall_multdiv) 
                                    & (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__div_en_dec))));
        tracep->fullBit(oldp+4217,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__perf_load));
        tracep->fullBit(oldp+4218,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__perf_store));
        tracep->fullBit(oldp+4219,(((((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__valid_raw) 
                                      & (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_in_ready)) 
                                     & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__pc_set))) 
                                    | ((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__instr_valid_id_q) 
                                       & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_valid_clear))))));
        tracep->fullBit(oldp+4220,((1U & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__instr_addr_q 
                                          & ((2U & (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_q))
                                              ? (((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__err_q) 
                                                  >> 1U) 
                                                 & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__err_q)))
                                              : (((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__instr_or_pmp_err) 
                                                  & (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_q)) 
                                                 & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__err_q))))))));
        tracep->fullIData(oldp+4221,(((2U & (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__exc_pc_mux_id))
                                       ? 0U : ((1U 
                                                & (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__exc_pc_mux_id))
                                                ? (
                                                   (0xffffff00U 
                                                    & vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mtvec_csr__DOT__rdata_q) 
                                                   | (0x7cU 
                                                      & ((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__exc_cause) 
                                                         << 2U)))
                                                : (0xffffff00U 
                                                   & vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mtvec_csr__DOT__rdata_q)))),32);
        tracep->fullBit(oldp+4222,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__valid_req) 
                                    & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__gnt_or_pmp_err)))));
        tracep->fullCData(oldp+4223,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__rvalid_or_pmp_err)
                                       ? (1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__rdata_pmp_err_n) 
                                                >> 1U))
                                       : (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__rdata_pmp_err_n))),2);
        tracep->fullBit(oldp+4224,((((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__valid_new_req) 
                                     & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__valid_req_q))) 
                                    & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__gnt_or_pmp_err)))));
        tracep->fullIData(oldp+4225,((((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__pc_set)
                                        ? (0xfffffffeU 
                                           & vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__fetch_addr_n)
                                        : (0xfffffffcU 
                                           & vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fetch_addr_q)) 
                                      + (((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__valid_new_req) 
                                          & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__valid_req_q))) 
                                         << 2U))),32);
        tracep->fullBit(oldp+4226,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__pc_set) 
                                    | ((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__valid_new_req) 
                                       & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__valid_req_q))))));
        tracep->fullIData(oldp+4227,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__pc_set)
                                       ? (0xfffffffeU 
                                          & vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__fetch_addr_n)
                                       : 0U)),32);
        tracep->fullBit(oldp+4228,((1U & (~ (IData)(
                                                    (3U 
                                                     == 
                                                     (3U 
                                                      & (((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_q) 
                                                          >> 1U) 
                                                         | (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__rdata_outstanding_rev)))))))));
        tracep->fullIData(oldp+4229,((0xfffffffeU & 
                                      ((vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__instr_addr_q 
                                        + ((2U & ((~ (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__addr_incr_two)) 
                                                  << 1U)) 
                                           | (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__addr_incr_two))) 
                                       << 1U))),32);
        tracep->fullCData(oldp+4230,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__err_q),3);
        tracep->fullCData(oldp+4231,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__entry_en),3);
        tracep->fullIData(oldp+4232,(((2U & (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_q))
                                       ? ((0xffff0000U 
                                           & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__rdata_q[1U] 
                                              << 0x10U)) 
                                          | (0xffffU 
                                             & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__rdata 
                                                >> 0x10U)))
                                       : ((0xffff0000U 
                                           & ((IData)(
                                                      (vlTOPp->opentitan_soc_top__DOT__xbar_to_ifu 
                                                       >> 2U)) 
                                              << 0x10U)) 
                                          | (0xffffU 
                                             & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__rdata 
                                                >> 0x10U))))),32);
        tracep->fullBit(oldp+4233,((1U & ((2U & (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_q))
                                           ? ((((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__err_q) 
                                                >> 1U) 
                                               & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__unaligned_is_compressed))) 
                                              | (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__err_q))
                                           : (((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_q) 
                                               & (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__err_q)) 
                                              | ((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__instr_or_pmp_err) 
                                                 & ((~ (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_q)) 
                                                    | (~ (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__unaligned_is_compressed)))))))));
        tracep->fullBit(oldp+4234,((1U & ((2U & (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_q))
                                           ? (((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__err_q) 
                                               >> 1U) 
                                              & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__err_q)))
                                           : (((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__instr_or_pmp_err) 
                                               & (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_q)) 
                                              & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__err_q)))))));
        tracep->fullBit(oldp+4235,((1U & (((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_q) 
                                           >> 1U) | 
                                          ((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_q) 
                                           & (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_valid))))));
        tracep->fullIData(oldp+4236,((0x7fffffffU & 
                                      (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__instr_addr_q 
                                       + ((2U & ((~ (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__addr_incr_two)) 
                                                 << 1U)) 
                                          | (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__addr_incr_two))))),31);
        tracep->fullIData(oldp+4237,((0x7fffffffU & 
                                      ((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__pc_set)
                                        ? (((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__pc_set)
                                             ? (0xfffffffeU 
                                                & vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__fetch_addr_n)
                                             : 0U) 
                                           >> 1U) : 
                                       (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__instr_addr_q 
                                        + ((2U & ((~ (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__addr_incr_two)) 
                                                  << 1U)) 
                                           | (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__addr_incr_two)))))),31);
        tracep->fullIData(oldp+4238,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__instr_addr_q),31);
        tracep->fullBit(oldp+4239,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__pc_set) 
                                    | ((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_in_ready) 
                                       & (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__valid_raw)))));
        tracep->fullBit(oldp+4240,(0U));
        tracep->fullBit(oldp+4241,(((((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__g_branch_set_flop__DOT__branch_set_raw_q) 
                                      | (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__jump_set_raw)) 
                                     | (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__branch_jump_set_done_q)) 
                                    & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_valid_clear)))));
        tracep->fullIData(oldp+4242,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__imm_a_mux_sel)
                                       ? 0U : (0x1fU 
                                               & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id 
                                                  >> 0xfU)))),32);
        tracep->fullBit(oldp+4243,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__lsu_addr_incr_req) 
                                    | (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_op_b_mux_sel_dec))));
        tracep->fullBit(oldp+4244,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__gen_stall_mem__DOT__rf_rd_a_wb_match) 
                                    & ((((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__instr_valid_id_q) 
                                         & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_fetch_err))) 
                                        & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__illegal_insn_id))) 
                                       & (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__rf_ren_a_dec)))));
        tracep->fullBit(oldp+4245,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__gen_stall_mem__DOT__rf_rd_b_wb_match) 
                                    & ((((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__instr_valid_id_q) 
                                         & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_fetch_err))) 
                                        & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__illegal_insn_id))) 
                                       & (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__rf_ren_b_dec)))));
        tracep->fullBit(oldp+4246,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__dret_insn) 
                                    & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__debug_mode_q)))));
        tracep->fullBit(oldp+4247,(((3U != (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__priv_lvl_q)) 
                                    & ((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__mret_insn) 
                                       | ((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mstatus_csr__DOT__rdata_q) 
                                          & (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__wfi_insn))))));
        tracep->fullBit(oldp+4248,(((((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__mret_insn) 
                                      | (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__dret_insn)) 
                                     | (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__exc_req_d)) 
                                    | ((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__lsu_store_err) 
                                       | (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__lsu_load_err)))));
        tracep->fullBit(oldp+4249,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__wfi_insn) 
                                    | (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__csr_pipe_flush))));
        tracep->fullBit(oldp+4250,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__handle_irq));
        tracep->fullIData(oldp+4251,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__div_sel_ex)
                                       ? ((vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__imd_val_q[2U] 
                                           << 0x1eU) 
                                          | (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__imd_val_q[1U] 
                                             >> 2U))
                                       : (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__mac_res_d))),32);
        tracep->fullQData(oldp+4252,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__multdiv_alu_operand_a),33);
        tracep->fullBit(oldp+4254,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__mult_valid) 
                                    | (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_valid))));
        tracep->fullQData(oldp+4255,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__multdiv_sel)
                                       ? vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__multdiv_alu_operand_a
                                       : (1ULL | ((QData)((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operand_a)) 
                                                  << 1U)))),33);
        tracep->fullQData(oldp+4257,((0x1ffffffffULL 
                                      & ((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__multdiv_sel)
                                          ? vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__multdiv_alu_operand_b
                                          : ((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate)
                                              ? (~ 
                                                 ((QData)((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operand_b)) 
                                                  << 1U))
                                              : ((QData)((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operand_b)) 
                                                 << 1U))))),33);
        tracep->fullBit(oldp+4259,((1U & ((0x80000000U 
                                           & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operand_a 
                                              ^ vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operand_b))
                                           ? ((vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operand_a 
                                               >> 0x1fU) 
                                              ^ (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed))
                                           : (~ (IData)(
                                                        (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                         >> 0x20U)))))));
        tracep->fullQData(oldp+4260,((0x7ffffffffULL 
                                      & (VL_MULS_QQQ(35,35,35, 
                                                     (0x7ffffffffULL 
                                                      & VL_EXTENDS_QI(35,17, 
                                                                      (((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__sign_a) 
                                                                        << 0x10U) 
                                                                       | (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__gen_mult_fast__DOT__mult_op_a)))), 
                                                     (0x7ffffffffULL 
                                                      & VL_EXTENDS_QI(35,17, 
                                                                      (((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__sign_b) 
                                                                        << 0x10U) 
                                                                       | (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__gen_mult_fast__DOT__mult_op_b))))) 
                                         + VL_EXTENDS_QQ(35,34, vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__accum)))),35);
        tracep->fullQData(oldp+4262,((0x3ffffffffULL 
                                      & ((0x7ffffffffULL 
                                          & VL_MULS_QQQ(35,35,35, 
                                                        (0x7ffffffffULL 
                                                         & VL_EXTENDS_QI(35,17, 
                                                                         (((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__sign_a) 
                                                                           << 0x10U) 
                                                                          | (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__gen_mult_fast__DOT__mult_op_a)))), 
                                                        (0x7ffffffffULL 
                                                         & VL_EXTENDS_QI(35,17, 
                                                                         (((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__sign_b) 
                                                                           << 0x10U) 
                                                                          | (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__gen_mult_fast__DOT__mult_op_b)))))) 
                                         + (0x7ffffffffULL 
                                            & VL_EXTENDS_QQ(35,34, vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__accum))))),34);
        tracep->fullBit(oldp+4264,((((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_sign_a) 
                                     ^ (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_sign_b)) 
                                    & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_by_zero_q)))));
        tracep->fullBit(oldp+4265,((1U & (IData)((1ULL 
                                                  & ((VL_MULS_QQQ(35,35,35, 
                                                                  (0x7ffffffffULL 
                                                                   & VL_EXTENDS_QI(35,17, 
                                                                                (((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__sign_a) 
                                                                                << 0x10U) 
                                                                                | (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__gen_mult_fast__DOT__mult_op_a)))), 
                                                                  (0x7ffffffffULL 
                                                                   & VL_EXTENDS_QI(35,17, 
                                                                                (((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__sign_b) 
                                                                                << 0x10U) 
                                                                                | (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__gen_mult_fast__DOT__mult_op_b))))) 
                                                      + 
                                                      VL_EXTENDS_QQ(35,34, vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__accum)) 
                                                     >> 0x22U))))));
        tracep->fullIData(oldp+4266,(((2U & (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__rdata_offset_q))
                                       ? ((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__rdata_offset_q))
                                           ? ((0xffffff00U 
                                               & ((IData)(
                                                          (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                           >> 2U)) 
                                                  << 8U)) 
                                              | (0xffU 
                                                 & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__rdata_q 
                                                    >> 0x10U)))
                                           : ((0xffff0000U 
                                               & ((IData)(
                                                          (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                           >> 2U)) 
                                                  << 0x10U)) 
                                              | (0xffffU 
                                                 & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__rdata_q 
                                                    >> 8U))))
                                       : ((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__rdata_offset_q))
                                           ? ((0xff000000U 
                                               & ((IData)(
                                                          (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                           >> 2U)) 
                                                  << 0x18U)) 
                                              | vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__rdata_q)
                                           : (IData)(
                                                     (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                      >> 2U))))),32);
        tracep->fullIData(oldp+4267,(((2U & (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__rdata_offset_q))
                                       ? ((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__rdata_offset_q))
                                           ? ((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_sign_ext_q)
                                               ? ((0xffff0000U 
                                                   & ((- (IData)(
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                                             >> 9U))))) 
                                                      << 0x10U)) 
                                                  | ((0xff00U 
                                                      & ((IData)(
                                                                 (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                                  >> 2U)) 
                                                         << 8U)) 
                                                     | (0xffU 
                                                        & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__rdata_q 
                                                           >> 0x10U))))
                                               : ((0xff00U 
                                                   & ((IData)(
                                                              (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                               >> 2U)) 
                                                      << 8U)) 
                                                  | (0xffU 
                                                     & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__rdata_q 
                                                        >> 0x10U))))
                                           : ((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_sign_ext_q)
                                               ? ((0xffff0000U 
                                                   & ((- (IData)(
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                                             >> 0x21U))))) 
                                                      << 0x10U)) 
                                                  | (0xffffU 
                                                     & (IData)(
                                                               (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                                >> 0x12U))))
                                               : (0xffffU 
                                                  & (IData)(
                                                            (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                             >> 0x12U)))))
                                       : ((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__rdata_offset_q))
                                           ? ((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_sign_ext_q)
                                               ? ((0xffff0000U 
                                                   & ((- (IData)(
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                                             >> 0x19U))))) 
                                                      << 0x10U)) 
                                                  | (0xffffU 
                                                     & (IData)(
                                                               (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                                >> 0xaU))))
                                               : (0xffffU 
                                                  & (IData)(
                                                            (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                             >> 0xaU))))
                                           : ((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_sign_ext_q)
                                               ? ((0xffff0000U 
                                                   & ((- (IData)(
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                                             >> 0x11U))))) 
                                                      << 0x10U)) 
                                                  | (0xffffU 
                                                     & (IData)(
                                                               (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                                >> 2U))))
                                               : (0xffffU 
                                                  & (IData)(
                                                            (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                             >> 2U))))))),32);
        tracep->fullIData(oldp+4268,(((2U & (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__rdata_offset_q))
                                       ? ((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__rdata_offset_q))
                                           ? ((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_sign_ext_q)
                                               ? ((0xffffff00U 
                                                   & ((- (IData)(
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                                             >> 0x21U))))) 
                                                      << 8U)) 
                                                  | (0xffU 
                                                     & (IData)(
                                                               (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                                >> 0x1aU))))
                                               : (0xffU 
                                                  & (IData)(
                                                            (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                             >> 0x1aU))))
                                           : ((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_sign_ext_q)
                                               ? ((0xffffff00U 
                                                   & ((- (IData)(
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                                             >> 0x19U))))) 
                                                      << 8U)) 
                                                  | (0xffU 
                                                     & (IData)(
                                                               (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                                >> 0x12U))))
                                               : (0xffU 
                                                  & (IData)(
                                                            (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                             >> 0x12U)))))
                                       : ((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__rdata_offset_q))
                                           ? ((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_sign_ext_q)
                                               ? ((0xffffff00U 
                                                   & ((- (IData)(
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                                             >> 0x11U))))) 
                                                      << 8U)) 
                                                  | (0xffU 
                                                     & (IData)(
                                                               (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                                >> 0xaU))))
                                               : (0xffU 
                                                  & (IData)(
                                                            (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                             >> 0xaU))))
                                           : ((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_sign_ext_q)
                                               ? ((0xffffff00U 
                                                   & ((- (IData)(
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                                             >> 9U))))) 
                                                      << 8U)) 
                                                  | (0xffU 
                                                     & (IData)(
                                                               (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                                >> 2U))))
                                               : (0xffU 
                                                  & (IData)(
                                                            (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h 
                                                             >> 2U))))))),32);
    }
}
