
HW_05_2c.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006b58  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003a0  08006cf8  08006cf8  00007cf8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007098  08007098  000091fc  2**0
                  CONTENTS
  4 .ARM          00000008  08007098  08007098  00008098  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080070a0  080070a0  000091fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080070a0  080070a0  000080a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080070a4  080070a4  000080a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001fc  20000000  080070a8  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000025c  200001fc  080072a4  000091fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000458  080072a4  00009458  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000091fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ec71  00000000  00000000  0000922c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000021d4  00000000  00000000  00017e9d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e80  00000000  00000000  0001a078  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b4d  00000000  00000000  0001aef8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001892d  00000000  00000000  0001ba45  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010fb9  00000000  00000000  00034372  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009b44b  00000000  00000000  0004532b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e0776  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004e34  00000000  00000000  000e07bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004b  00000000  00000000  000e55f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001fc 	.word	0x200001fc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08006ce0 	.word	0x08006ce0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000200 	.word	0x20000200
 80001dc:	08006ce0 	.word	0x08006ce0

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b96a 	b.w	8000ea4 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	460c      	mov	r4, r1
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d14e      	bne.n	8000c92 <__udivmoddi4+0xaa>
 8000bf4:	4694      	mov	ip, r2
 8000bf6:	458c      	cmp	ip, r1
 8000bf8:	4686      	mov	lr, r0
 8000bfa:	fab2 f282 	clz	r2, r2
 8000bfe:	d962      	bls.n	8000cc6 <__udivmoddi4+0xde>
 8000c00:	b14a      	cbz	r2, 8000c16 <__udivmoddi4+0x2e>
 8000c02:	f1c2 0320 	rsb	r3, r2, #32
 8000c06:	4091      	lsls	r1, r2
 8000c08:	fa20 f303 	lsr.w	r3, r0, r3
 8000c0c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c10:	4319      	orrs	r1, r3
 8000c12:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c16:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c1a:	fa1f f68c 	uxth.w	r6, ip
 8000c1e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c22:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c26:	fb07 1114 	mls	r1, r7, r4, r1
 8000c2a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c2e:	fb04 f106 	mul.w	r1, r4, r6
 8000c32:	4299      	cmp	r1, r3
 8000c34:	d90a      	bls.n	8000c4c <__udivmoddi4+0x64>
 8000c36:	eb1c 0303 	adds.w	r3, ip, r3
 8000c3a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c3e:	f080 8112 	bcs.w	8000e66 <__udivmoddi4+0x27e>
 8000c42:	4299      	cmp	r1, r3
 8000c44:	f240 810f 	bls.w	8000e66 <__udivmoddi4+0x27e>
 8000c48:	3c02      	subs	r4, #2
 8000c4a:	4463      	add	r3, ip
 8000c4c:	1a59      	subs	r1, r3, r1
 8000c4e:	fa1f f38e 	uxth.w	r3, lr
 8000c52:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c56:	fb07 1110 	mls	r1, r7, r0, r1
 8000c5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5e:	fb00 f606 	mul.w	r6, r0, r6
 8000c62:	429e      	cmp	r6, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x94>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c6e:	f080 80fc 	bcs.w	8000e6a <__udivmoddi4+0x282>
 8000c72:	429e      	cmp	r6, r3
 8000c74:	f240 80f9 	bls.w	8000e6a <__udivmoddi4+0x282>
 8000c78:	4463      	add	r3, ip
 8000c7a:	3802      	subs	r0, #2
 8000c7c:	1b9b      	subs	r3, r3, r6
 8000c7e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c82:	2100      	movs	r1, #0
 8000c84:	b11d      	cbz	r5, 8000c8e <__udivmoddi4+0xa6>
 8000c86:	40d3      	lsrs	r3, r2
 8000c88:	2200      	movs	r2, #0
 8000c8a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c92:	428b      	cmp	r3, r1
 8000c94:	d905      	bls.n	8000ca2 <__udivmoddi4+0xba>
 8000c96:	b10d      	cbz	r5, 8000c9c <__udivmoddi4+0xb4>
 8000c98:	e9c5 0100 	strd	r0, r1, [r5]
 8000c9c:	2100      	movs	r1, #0
 8000c9e:	4608      	mov	r0, r1
 8000ca0:	e7f5      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000ca2:	fab3 f183 	clz	r1, r3
 8000ca6:	2900      	cmp	r1, #0
 8000ca8:	d146      	bne.n	8000d38 <__udivmoddi4+0x150>
 8000caa:	42a3      	cmp	r3, r4
 8000cac:	d302      	bcc.n	8000cb4 <__udivmoddi4+0xcc>
 8000cae:	4290      	cmp	r0, r2
 8000cb0:	f0c0 80f0 	bcc.w	8000e94 <__udivmoddi4+0x2ac>
 8000cb4:	1a86      	subs	r6, r0, r2
 8000cb6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cba:	2001      	movs	r0, #1
 8000cbc:	2d00      	cmp	r5, #0
 8000cbe:	d0e6      	beq.n	8000c8e <__udivmoddi4+0xa6>
 8000cc0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cc4:	e7e3      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000cc6:	2a00      	cmp	r2, #0
 8000cc8:	f040 8090 	bne.w	8000dec <__udivmoddi4+0x204>
 8000ccc:	eba1 040c 	sub.w	r4, r1, ip
 8000cd0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cd4:	fa1f f78c 	uxth.w	r7, ip
 8000cd8:	2101      	movs	r1, #1
 8000cda:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cde:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000ce2:	fb08 4416 	mls	r4, r8, r6, r4
 8000ce6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cea:	fb07 f006 	mul.w	r0, r7, r6
 8000cee:	4298      	cmp	r0, r3
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x11c>
 8000cf2:	eb1c 0303 	adds.w	r3, ip, r3
 8000cf6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x11a>
 8000cfc:	4298      	cmp	r0, r3
 8000cfe:	f200 80cd 	bhi.w	8000e9c <__udivmoddi4+0x2b4>
 8000d02:	4626      	mov	r6, r4
 8000d04:	1a1c      	subs	r4, r3, r0
 8000d06:	fa1f f38e 	uxth.w	r3, lr
 8000d0a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d0e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d12:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d16:	fb00 f707 	mul.w	r7, r0, r7
 8000d1a:	429f      	cmp	r7, r3
 8000d1c:	d908      	bls.n	8000d30 <__udivmoddi4+0x148>
 8000d1e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d22:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d26:	d202      	bcs.n	8000d2e <__udivmoddi4+0x146>
 8000d28:	429f      	cmp	r7, r3
 8000d2a:	f200 80b0 	bhi.w	8000e8e <__udivmoddi4+0x2a6>
 8000d2e:	4620      	mov	r0, r4
 8000d30:	1bdb      	subs	r3, r3, r7
 8000d32:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d36:	e7a5      	b.n	8000c84 <__udivmoddi4+0x9c>
 8000d38:	f1c1 0620 	rsb	r6, r1, #32
 8000d3c:	408b      	lsls	r3, r1
 8000d3e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d42:	431f      	orrs	r7, r3
 8000d44:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d48:	fa04 f301 	lsl.w	r3, r4, r1
 8000d4c:	ea43 030c 	orr.w	r3, r3, ip
 8000d50:	40f4      	lsrs	r4, r6
 8000d52:	fa00 f801 	lsl.w	r8, r0, r1
 8000d56:	0c38      	lsrs	r0, r7, #16
 8000d58:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d5c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d60:	fa1f fc87 	uxth.w	ip, r7
 8000d64:	fb00 441e 	mls	r4, r0, lr, r4
 8000d68:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d6c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d70:	45a1      	cmp	r9, r4
 8000d72:	fa02 f201 	lsl.w	r2, r2, r1
 8000d76:	d90a      	bls.n	8000d8e <__udivmoddi4+0x1a6>
 8000d78:	193c      	adds	r4, r7, r4
 8000d7a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d7e:	f080 8084 	bcs.w	8000e8a <__udivmoddi4+0x2a2>
 8000d82:	45a1      	cmp	r9, r4
 8000d84:	f240 8081 	bls.w	8000e8a <__udivmoddi4+0x2a2>
 8000d88:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d8c:	443c      	add	r4, r7
 8000d8e:	eba4 0409 	sub.w	r4, r4, r9
 8000d92:	fa1f f983 	uxth.w	r9, r3
 8000d96:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d9a:	fb00 4413 	mls	r4, r0, r3, r4
 8000d9e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000da2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da6:	45a4      	cmp	ip, r4
 8000da8:	d907      	bls.n	8000dba <__udivmoddi4+0x1d2>
 8000daa:	193c      	adds	r4, r7, r4
 8000dac:	f103 30ff 	add.w	r0, r3, #4294967295
 8000db0:	d267      	bcs.n	8000e82 <__udivmoddi4+0x29a>
 8000db2:	45a4      	cmp	ip, r4
 8000db4:	d965      	bls.n	8000e82 <__udivmoddi4+0x29a>
 8000db6:	3b02      	subs	r3, #2
 8000db8:	443c      	add	r4, r7
 8000dba:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dbe:	fba0 9302 	umull	r9, r3, r0, r2
 8000dc2:	eba4 040c 	sub.w	r4, r4, ip
 8000dc6:	429c      	cmp	r4, r3
 8000dc8:	46ce      	mov	lr, r9
 8000dca:	469c      	mov	ip, r3
 8000dcc:	d351      	bcc.n	8000e72 <__udivmoddi4+0x28a>
 8000dce:	d04e      	beq.n	8000e6e <__udivmoddi4+0x286>
 8000dd0:	b155      	cbz	r5, 8000de8 <__udivmoddi4+0x200>
 8000dd2:	ebb8 030e 	subs.w	r3, r8, lr
 8000dd6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dda:	fa04 f606 	lsl.w	r6, r4, r6
 8000dde:	40cb      	lsrs	r3, r1
 8000de0:	431e      	orrs	r6, r3
 8000de2:	40cc      	lsrs	r4, r1
 8000de4:	e9c5 6400 	strd	r6, r4, [r5]
 8000de8:	2100      	movs	r1, #0
 8000dea:	e750      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000dec:	f1c2 0320 	rsb	r3, r2, #32
 8000df0:	fa20 f103 	lsr.w	r1, r0, r3
 8000df4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000df8:	fa24 f303 	lsr.w	r3, r4, r3
 8000dfc:	4094      	lsls	r4, r2
 8000dfe:	430c      	orrs	r4, r1
 8000e00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e04:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e08:	fa1f f78c 	uxth.w	r7, ip
 8000e0c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e10:	fb08 3110 	mls	r1, r8, r0, r3
 8000e14:	0c23      	lsrs	r3, r4, #16
 8000e16:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e1a:	fb00 f107 	mul.w	r1, r0, r7
 8000e1e:	4299      	cmp	r1, r3
 8000e20:	d908      	bls.n	8000e34 <__udivmoddi4+0x24c>
 8000e22:	eb1c 0303 	adds.w	r3, ip, r3
 8000e26:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e2a:	d22c      	bcs.n	8000e86 <__udivmoddi4+0x29e>
 8000e2c:	4299      	cmp	r1, r3
 8000e2e:	d92a      	bls.n	8000e86 <__udivmoddi4+0x29e>
 8000e30:	3802      	subs	r0, #2
 8000e32:	4463      	add	r3, ip
 8000e34:	1a5b      	subs	r3, r3, r1
 8000e36:	b2a4      	uxth	r4, r4
 8000e38:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e3c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e40:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e44:	fb01 f307 	mul.w	r3, r1, r7
 8000e48:	42a3      	cmp	r3, r4
 8000e4a:	d908      	bls.n	8000e5e <__udivmoddi4+0x276>
 8000e4c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e50:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e54:	d213      	bcs.n	8000e7e <__udivmoddi4+0x296>
 8000e56:	42a3      	cmp	r3, r4
 8000e58:	d911      	bls.n	8000e7e <__udivmoddi4+0x296>
 8000e5a:	3902      	subs	r1, #2
 8000e5c:	4464      	add	r4, ip
 8000e5e:	1ae4      	subs	r4, r4, r3
 8000e60:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e64:	e739      	b.n	8000cda <__udivmoddi4+0xf2>
 8000e66:	4604      	mov	r4, r0
 8000e68:	e6f0      	b.n	8000c4c <__udivmoddi4+0x64>
 8000e6a:	4608      	mov	r0, r1
 8000e6c:	e706      	b.n	8000c7c <__udivmoddi4+0x94>
 8000e6e:	45c8      	cmp	r8, r9
 8000e70:	d2ae      	bcs.n	8000dd0 <__udivmoddi4+0x1e8>
 8000e72:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e76:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e7a:	3801      	subs	r0, #1
 8000e7c:	e7a8      	b.n	8000dd0 <__udivmoddi4+0x1e8>
 8000e7e:	4631      	mov	r1, r6
 8000e80:	e7ed      	b.n	8000e5e <__udivmoddi4+0x276>
 8000e82:	4603      	mov	r3, r0
 8000e84:	e799      	b.n	8000dba <__udivmoddi4+0x1d2>
 8000e86:	4630      	mov	r0, r6
 8000e88:	e7d4      	b.n	8000e34 <__udivmoddi4+0x24c>
 8000e8a:	46d6      	mov	lr, sl
 8000e8c:	e77f      	b.n	8000d8e <__udivmoddi4+0x1a6>
 8000e8e:	4463      	add	r3, ip
 8000e90:	3802      	subs	r0, #2
 8000e92:	e74d      	b.n	8000d30 <__udivmoddi4+0x148>
 8000e94:	4606      	mov	r6, r0
 8000e96:	4623      	mov	r3, r4
 8000e98:	4608      	mov	r0, r1
 8000e9a:	e70f      	b.n	8000cbc <__udivmoddi4+0xd4>
 8000e9c:	3e02      	subs	r6, #2
 8000e9e:	4463      	add	r3, ip
 8000ea0:	e730      	b.n	8000d04 <__udivmoddi4+0x11c>
 8000ea2:	bf00      	nop

08000ea4 <__aeabi_idiv0>:
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop

08000ea8 <DWT_Delay_Init>:

//Microsecond delay functions. Credit:
//https://deepbluembedded.com/stm32-delay-microsecond-millisecond-utility-dwt-delay-timer-delay/

uint32_t DWT_Delay_Init(void)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8000eac:	4b14      	ldr	r3, [pc, #80]	@ (8000f00 <DWT_Delay_Init+0x58>)
 8000eae:	68db      	ldr	r3, [r3, #12]
 8000eb0:	4a13      	ldr	r2, [pc, #76]	@ (8000f00 <DWT_Delay_Init+0x58>)
 8000eb2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8000eb6:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8000eb8:	4b11      	ldr	r3, [pc, #68]	@ (8000f00 <DWT_Delay_Init+0x58>)
 8000eba:	68db      	ldr	r3, [r3, #12]
 8000ebc:	4a10      	ldr	r2, [pc, #64]	@ (8000f00 <DWT_Delay_Init+0x58>)
 8000ebe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000ec2:	60d3      	str	r3, [r2, #12]

    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8000ec4:	4b0f      	ldr	r3, [pc, #60]	@ (8000f04 <DWT_Delay_Init+0x5c>)
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	4a0e      	ldr	r2, [pc, #56]	@ (8000f04 <DWT_Delay_Init+0x5c>)
 8000eca:	f023 0301 	bic.w	r3, r3, #1
 8000ece:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8000ed0:	4b0c      	ldr	r3, [pc, #48]	@ (8000f04 <DWT_Delay_Init+0x5c>)
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	4a0b      	ldr	r2, [pc, #44]	@ (8000f04 <DWT_Delay_Init+0x5c>)
 8000ed6:	f043 0301 	orr.w	r3, r3, #1
 8000eda:	6013      	str	r3, [r2, #0]

    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 8000edc:	4b09      	ldr	r3, [pc, #36]	@ (8000f04 <DWT_Delay_Init+0x5c>)
 8000ede:	2200      	movs	r2, #0
 8000ee0:	605a      	str	r2, [r3, #4]

    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 8000ee2:	bf00      	nop
    __ASM volatile ("NOP");
 8000ee4:	bf00      	nop
    __ASM volatile ("NOP");
 8000ee6:	bf00      	nop

    /* Check if clock cycle counter has started */
    if(DWT->CYCCNT)
 8000ee8:	4b06      	ldr	r3, [pc, #24]	@ (8000f04 <DWT_Delay_Init+0x5c>)
 8000eea:	685b      	ldr	r3, [r3, #4]
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d001      	beq.n	8000ef4 <DWT_Delay_Init+0x4c>
    {
       return 0; /*clock cycle counter started*/
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	e000      	b.n	8000ef6 <DWT_Delay_Init+0x4e>
    }
    else
    {
      return 1; /*clock cycle counter not started*/
 8000ef4:	2301      	movs	r3, #1
    }
}
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efe:	4770      	bx	lr
 8000f00:	e000edf0 	.word	0xe000edf0
 8000f04:	e0001000 	.word	0xe0001000

08000f08 <DWT_Delay_us>:

void DWT_Delay_us(volatile uint32_t au32_microseconds)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b084      	sub	sp, #16
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
  uint32_t au32_initial_ticks = DWT->CYCCNT;
 8000f10:	4b0f      	ldr	r3, [pc, #60]	@ (8000f50 <DWT_Delay_us+0x48>)
 8000f12:	685b      	ldr	r3, [r3, #4]
 8000f14:	60fb      	str	r3, [r7, #12]
  uint32_t au32_ticks = (HAL_RCC_GetHCLKFreq() / 1000000);
 8000f16:	f002 fa8b 	bl	8003430 <HAL_RCC_GetHCLKFreq>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	4a0d      	ldr	r2, [pc, #52]	@ (8000f54 <DWT_Delay_us+0x4c>)
 8000f1e:	fba2 2303 	umull	r2, r3, r2, r3
 8000f22:	0c9b      	lsrs	r3, r3, #18
 8000f24:	60bb      	str	r3, [r7, #8]
  au32_microseconds *= au32_ticks;
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	68ba      	ldr	r2, [r7, #8]
 8000f2a:	fb02 f303 	mul.w	r3, r2, r3
 8000f2e:	607b      	str	r3, [r7, #4]
  while ((DWT->CYCCNT - au32_initial_ticks) < au32_microseconds-au32_ticks);
 8000f30:	bf00      	nop
 8000f32:	4b07      	ldr	r3, [pc, #28]	@ (8000f50 <DWT_Delay_us+0x48>)
 8000f34:	685a      	ldr	r2, [r3, #4]
 8000f36:	68fb      	ldr	r3, [r7, #12]
 8000f38:	1ad2      	subs	r2, r2, r3
 8000f3a:	6879      	ldr	r1, [r7, #4]
 8000f3c:	68bb      	ldr	r3, [r7, #8]
 8000f3e:	1acb      	subs	r3, r1, r3
 8000f40:	429a      	cmp	r2, r3
 8000f42:	d3f6      	bcc.n	8000f32 <DWT_Delay_us+0x2a>
}
 8000f44:	bf00      	nop
 8000f46:	bf00      	nop
 8000f48:	3710      	adds	r7, #16
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}
 8000f4e:	bf00      	nop
 8000f50:	e0001000 	.word	0xe0001000
 8000f54:	431bde83 	.word	0x431bde83

08000f58 <lcd_enable>:


//  LCD code


void lcd_enable(){
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	af00      	add	r7, sp, #0
	//HAL_GPIO_WritePin(LCD_E, GPIO_PIN_RESET);
	//HAL_Delay(1);
	//DWT_Delay_us(50);
	HAL_GPIO_WritePin(LCD_E, GPIO_PIN_SET);  //pulse needs to be some clock cycles long, we are not in hurry right now
 8000f5c:	2201      	movs	r2, #1
 8000f5e:	2102      	movs	r1, #2
 8000f60:	4807      	ldr	r0, [pc, #28]	@ (8000f80 <lcd_enable+0x28>)
 8000f62:	f001 fde7 	bl	8002b34 <HAL_GPIO_WritePin>
	//HAL_Delay(1);
	DWT_Delay_us(50);
 8000f66:	2032      	movs	r0, #50	@ 0x32
 8000f68:	f7ff ffce 	bl	8000f08 <DWT_Delay_us>
	HAL_GPIO_WritePin(LCD_E, GPIO_PIN_RESET);
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	2102      	movs	r1, #2
 8000f70:	4803      	ldr	r0, [pc, #12]	@ (8000f80 <lcd_enable+0x28>)
 8000f72:	f001 fddf 	bl	8002b34 <HAL_GPIO_WritePin>
	//HAL_Delay(1);
	DWT_Delay_us(50);
 8000f76:	2032      	movs	r0, #50	@ 0x32
 8000f78:	f7ff ffc6 	bl	8000f08 <DWT_Delay_us>
}
 8000f7c:	bf00      	nop
 8000f7e:	bd80      	pop	{r7, pc}
 8000f80:	40020400 	.word	0x40020400

08000f84 <lcd_write4>:

//  write a nibble (4 bits)
void lcd_write4(uint8_t word){
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b082      	sub	sp, #8
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	71fb      	strb	r3, [r7, #7]
		HAL_GPIO_WritePin(LCD_D4, (word & 0x01)?GPIO_PIN_SET:GPIO_PIN_RESET); //we AND the word and the mask. If it's true, we write GPIO_PIN_SET, else _RESET
 8000f8e:	79fb      	ldrb	r3, [r7, #7]
 8000f90:	f003 0301 	and.w	r3, r3, #1
 8000f94:	b2db      	uxtb	r3, r3
 8000f96:	461a      	mov	r2, r3
 8000f98:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000f9c:	4816      	ldr	r0, [pc, #88]	@ (8000ff8 <lcd_write4+0x74>)
 8000f9e:	f001 fdc9 	bl	8002b34 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LCD_D5, (word & 0x02)?GPIO_PIN_SET:GPIO_PIN_RESET);
 8000fa2:	79fb      	ldrb	r3, [r7, #7]
 8000fa4:	105b      	asrs	r3, r3, #1
 8000fa6:	b2db      	uxtb	r3, r3
 8000fa8:	f003 0301 	and.w	r3, r3, #1
 8000fac:	b2db      	uxtb	r3, r3
 8000fae:	461a      	mov	r2, r3
 8000fb0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000fb4:	4810      	ldr	r0, [pc, #64]	@ (8000ff8 <lcd_write4+0x74>)
 8000fb6:	f001 fdbd 	bl	8002b34 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LCD_D6, (word & 0x04)?GPIO_PIN_SET:GPIO_PIN_RESET);
 8000fba:	79fb      	ldrb	r3, [r7, #7]
 8000fbc:	109b      	asrs	r3, r3, #2
 8000fbe:	b2db      	uxtb	r3, r3
 8000fc0:	f003 0301 	and.w	r3, r3, #1
 8000fc4:	b2db      	uxtb	r3, r3
 8000fc6:	461a      	mov	r2, r3
 8000fc8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000fcc:	480a      	ldr	r0, [pc, #40]	@ (8000ff8 <lcd_write4+0x74>)
 8000fce:	f001 fdb1 	bl	8002b34 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LCD_D7, (word & 0x08)?GPIO_PIN_SET:GPIO_PIN_RESET);
 8000fd2:	79fb      	ldrb	r3, [r7, #7]
 8000fd4:	10db      	asrs	r3, r3, #3
 8000fd6:	b2db      	uxtb	r3, r3
 8000fd8:	f003 0301 	and.w	r3, r3, #1
 8000fdc:	b2db      	uxtb	r3, r3
 8000fde:	461a      	mov	r2, r3
 8000fe0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000fe4:	4804      	ldr	r0, [pc, #16]	@ (8000ff8 <lcd_write4+0x74>)
 8000fe6:	f001 fda5 	bl	8002b34 <HAL_GPIO_WritePin>
		lcd_enable();  //pulse the E line
 8000fea:	f7ff ffb5 	bl	8000f58 <lcd_enable>
}
 8000fee:	bf00      	nop
 8000ff0:	3708      	adds	r7, #8
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	bf00      	nop
 8000ff8:	40020400 	.word	0x40020400

08000ffc <lcd_write>:

//  write a byte (8 bits)
void lcd_write(uint8_t word){	
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b082      	sub	sp, #8
 8001000:	af00      	add	r7, sp, #0
 8001002:	4603      	mov	r3, r0
 8001004:	71fb      	strb	r3, [r7, #7]
		lcd_write4(word>>4); //we first write the upper nibble
 8001006:	79fb      	ldrb	r3, [r7, #7]
 8001008:	091b      	lsrs	r3, r3, #4
 800100a:	b2db      	uxtb	r3, r3
 800100c:	4618      	mov	r0, r3
 800100e:	f7ff ffb9 	bl	8000f84 <lcd_write4>
		lcd_write4(word);    //and then the lower nibble
 8001012:	79fb      	ldrb	r3, [r7, #7]
 8001014:	4618      	mov	r0, r3
 8001016:	f7ff ffb5 	bl	8000f84 <lcd_write4>
}
 800101a:	bf00      	nop
 800101c:	3708      	adds	r7, #8
 800101e:	46bd      	mov	sp, r7
 8001020:	bd80      	pop	{r7, pc}
	...

08001024 <lcd_command>:
#define DISPLAY_ON 0x04
#define LCD_SETDRAMADD 0x80
uint8_t _display_ctrl = 0;

//  send an instruction to the LCD
void lcd_command(uint8_t byte){
 8001024:	b580      	push	{r7, lr}
 8001026:	b082      	sub	sp, #8
 8001028:	af00      	add	r7, sp, #0
 800102a:	4603      	mov	r3, r0
 800102c:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_RS, GPIO_PIN_RESET); //write an instruction -> RS must be low
 800102e:	2200      	movs	r2, #0
 8001030:	2104      	movs	r1, #4
 8001032:	4805      	ldr	r0, [pc, #20]	@ (8001048 <lcd_command+0x24>)
 8001034:	f001 fd7e 	bl	8002b34 <HAL_GPIO_WritePin>
	lcd_write(byte);
 8001038:	79fb      	ldrb	r3, [r7, #7]
 800103a:	4618      	mov	r0, r3
 800103c:	f7ff ffde 	bl	8000ffc <lcd_write>
}
 8001040:	bf00      	nop
 8001042:	3708      	adds	r7, #8
 8001044:	46bd      	mov	sp, r7
 8001046:	bd80      	pop	{r7, pc}
 8001048:	40020400 	.word	0x40020400

0800104c <lcd_data>:
	lcd_command(LCD_CLEAR_COMMAND);
	DWT_Delay_us(2000);
}

//  send data to the LCD
void lcd_data(uint8_t byte){
 800104c:	b580      	push	{r7, lr}
 800104e:	b082      	sub	sp, #8
 8001050:	af00      	add	r7, sp, #0
 8001052:	4603      	mov	r3, r0
 8001054:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_RS, GPIO_PIN_SET); //write data, not instruction -> RS must be high
 8001056:	2201      	movs	r2, #1
 8001058:	2104      	movs	r1, #4
 800105a:	4805      	ldr	r0, [pc, #20]	@ (8001070 <lcd_data+0x24>)
 800105c:	f001 fd6a 	bl	8002b34 <HAL_GPIO_WritePin>
	lcd_write(byte);
 8001060:	79fb      	ldrb	r3, [r7, #7]
 8001062:	4618      	mov	r0, r3
 8001064:	f7ff ffca 	bl	8000ffc <lcd_write>
}
 8001068:	bf00      	nop
 800106a:	3708      	adds	r7, #8
 800106c:	46bd      	mov	sp, r7
 800106e:	bd80      	pop	{r7, pc}
 8001070:	40020400 	.word	0x40020400

08001074 <setCursor>:

//  set (x, y) position of the cursor
void setCursor(uint8_t col, uint8_t row){
 8001074:	b580      	push	{r7, lr}
 8001076:	b082      	sub	sp, #8
 8001078:	af00      	add	r7, sp, #0
 800107a:	4603      	mov	r3, r0
 800107c:	460a      	mov	r2, r1
 800107e:	71fb      	strb	r3, [r7, #7]
 8001080:	4613      	mov	r3, r2
 8001082:	71bb      	strb	r3, [r7, #6]
	if ((col+1)*(row+1)<80){
 8001084:	79fb      	ldrb	r3, [r7, #7]
 8001086:	3301      	adds	r3, #1
 8001088:	79ba      	ldrb	r2, [r7, #6]
 800108a:	3201      	adds	r2, #1
 800108c:	fb02 f303 	mul.w	r3, r2, r3
 8001090:	2b4f      	cmp	r3, #79	@ 0x4f
 8001092:	dc10      	bgt.n	80010b6 <setCursor+0x42>
		lcd_command(LCD_SETDRAMADD|(col + 40*row)); //in the second row, address is offset by 40
 8001094:	79bb      	ldrb	r3, [r7, #6]
 8001096:	461a      	mov	r2, r3
 8001098:	0092      	lsls	r2, r2, #2
 800109a:	4413      	add	r3, r2
 800109c:	00db      	lsls	r3, r3, #3
 800109e:	b2da      	uxtb	r2, r3
 80010a0:	79fb      	ldrb	r3, [r7, #7]
 80010a2:	4413      	add	r3, r2
 80010a4:	b2db      	uxtb	r3, r3
 80010a6:	b25b      	sxtb	r3, r3
 80010a8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80010ac:	b25b      	sxtb	r3, r3
 80010ae:	b2db      	uxtb	r3, r3
 80010b0:	4618      	mov	r0, r3
 80010b2:	f7ff ffb7 	bl	8001024 <lcd_command>
	}
}
 80010b6:	bf00      	nop
 80010b8:	3708      	adds	r7, #8
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}

080010be <lcd_print>:

//  print a string on the display, starting from the cursor position
void lcd_print(char string[]){  //pointer to first char in the string
 80010be:	b580      	push	{r7, lr}
 80010c0:	b084      	sub	sp, #16
 80010c2:	af00      	add	r7, sp, #0
 80010c4:	6078      	str	r0, [r7, #4]
	
	int size = strlen(string);
 80010c6:	6878      	ldr	r0, [r7, #4]
 80010c8:	f7ff f8da 	bl	8000280 <strlen>
 80010cc:	4603      	mov	r3, r0
 80010ce:	60fb      	str	r3, [r7, #12]
	
	while (size--){
 80010d0:	e006      	b.n	80010e0 <lcd_print+0x22>
		lcd_data(*string++);
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	1c5a      	adds	r2, r3, #1
 80010d6:	607a      	str	r2, [r7, #4]
 80010d8:	781b      	ldrb	r3, [r3, #0]
 80010da:	4618      	mov	r0, r3
 80010dc:	f7ff ffb6 	bl	800104c <lcd_data>
	while (size--){
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	1e5a      	subs	r2, r3, #1
 80010e4:	60fa      	str	r2, [r7, #12]
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d1f3      	bne.n	80010d2 <lcd_print+0x14>
	}
}
 80010ea:	bf00      	nop
 80010ec:	bf00      	nop
 80010ee:	3710      	adds	r7, #16
 80010f0:	46bd      	mov	sp, r7
 80010f2:	bd80      	pop	{r7, pc}

080010f4 <lcd_println>:

void lcd_println(char string[], uint8_t row){
 80010f4:	b5b0      	push	{r4, r5, r7, lr}
 80010f6:	b088      	sub	sp, #32
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
 80010fc:	460b      	mov	r3, r1
 80010fe:	70fb      	strb	r3, [r7, #3]
	
	char line[] = "                ";
 8001100:	4b17      	ldr	r3, [pc, #92]	@ (8001160 <lcd_println+0x6c>)
 8001102:	f107 0408 	add.w	r4, r7, #8
 8001106:	461d      	mov	r5, r3
 8001108:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800110a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800110c:	682b      	ldr	r3, [r5, #0]
 800110e:	7023      	strb	r3, [r4, #0]
	
	int size = strlen(string);
 8001110:	6878      	ldr	r0, [r7, #4]
 8001112:	f7ff f8b5 	bl	8000280 <strlen>
 8001116:	4603      	mov	r3, r0
 8001118:	61fb      	str	r3, [r7, #28]
	
	if (size > 16)
 800111a:	69fb      	ldr	r3, [r7, #28]
 800111c:	2b10      	cmp	r3, #16
 800111e:	dd0c      	ble.n	800113a <lcd_println+0x46>
		size = 16;
 8001120:	2310      	movs	r3, #16
 8001122:	61fb      	str	r3, [r7, #28]

	while (size--){
 8001124:	e009      	b.n	800113a <lcd_println+0x46>
		line[size] = string[size];
 8001126:	69fb      	ldr	r3, [r7, #28]
 8001128:	687a      	ldr	r2, [r7, #4]
 800112a:	4413      	add	r3, r2
 800112c:	7819      	ldrb	r1, [r3, #0]
 800112e:	f107 0208 	add.w	r2, r7, #8
 8001132:	69fb      	ldr	r3, [r7, #28]
 8001134:	4413      	add	r3, r2
 8001136:	460a      	mov	r2, r1
 8001138:	701a      	strb	r2, [r3, #0]
	while (size--){
 800113a:	69fb      	ldr	r3, [r7, #28]
 800113c:	1e5a      	subs	r2, r3, #1
 800113e:	61fa      	str	r2, [r7, #28]
 8001140:	2b00      	cmp	r3, #0
 8001142:	d1f0      	bne.n	8001126 <lcd_println+0x32>
	}
	setCursor(0, row);
 8001144:	78fb      	ldrb	r3, [r7, #3]
 8001146:	4619      	mov	r1, r3
 8001148:	2000      	movs	r0, #0
 800114a:	f7ff ff93 	bl	8001074 <setCursor>
	lcd_print(line);
 800114e:	f107 0308 	add.w	r3, r7, #8
 8001152:	4618      	mov	r0, r3
 8001154:	f7ff ffb3 	bl	80010be <lcd_print>
}
 8001158:	bf00      	nop
 800115a:	3720      	adds	r7, #32
 800115c:	46bd      	mov	sp, r7
 800115e:	bdb0      	pop	{r4, r5, r7, pc}
 8001160:	08006cf8 	.word	0x08006cf8

08001164 <writeCustomChar>:

void writeCustomChar(uint8_t address, uint8_t map[]){ //fill Character Generator RAM with custom symbols
 8001164:	b580      	push	{r7, lr}
 8001166:	b084      	sub	sp, #16
 8001168:	af00      	add	r7, sp, #0
 800116a:	4603      	mov	r3, r0
 800116c:	6039      	str	r1, [r7, #0]
 800116e:	71fb      	strb	r3, [r7, #7]
	address &= 0x7; //address must be 0 to 7
 8001170:	79fb      	ldrb	r3, [r7, #7]
 8001172:	f003 0307 	and.w	r3, r3, #7
 8001176:	71fb      	strb	r3, [r7, #7]
	lcd_command(0x40 | (address <<3)); //Set CGRAM address + address shifted left by 3 bits to start writing first byte
 8001178:	79fb      	ldrb	r3, [r7, #7]
 800117a:	00db      	lsls	r3, r3, #3
 800117c:	b25b      	sxtb	r3, r3
 800117e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001182:	b25b      	sxtb	r3, r3
 8001184:	b2db      	uxtb	r3, r3
 8001186:	4618      	mov	r0, r3
 8001188:	f7ff ff4c 	bl	8001024 <lcd_command>
	for (int i = 0; i<8; i++){
 800118c:	2300      	movs	r3, #0
 800118e:	60fb      	str	r3, [r7, #12]
 8001190:	e009      	b.n	80011a6 <writeCustomChar+0x42>
		lcd_data(map[i]);	
 8001192:	68fb      	ldr	r3, [r7, #12]
 8001194:	683a      	ldr	r2, [r7, #0]
 8001196:	4413      	add	r3, r2
 8001198:	781b      	ldrb	r3, [r3, #0]
 800119a:	4618      	mov	r0, r3
 800119c:	f7ff ff56 	bl	800104c <lcd_data>
	for (int i = 0; i<8; i++){
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	3301      	adds	r3, #1
 80011a4:	60fb      	str	r3, [r7, #12]
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	2b07      	cmp	r3, #7
 80011aa:	ddf2      	ble.n	8001192 <writeCustomChar+0x2e>
	}
}
 80011ac:	bf00      	nop
 80011ae:	bf00      	nop
 80011b0:	3710      	adds	r7, #16
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}
	...

080011b8 <loadCustomChars>:

void loadCustomChars(){ //write all custom characters to the LCD module memory
 80011b8:	b580      	push	{r7, lr}
 80011ba:	af00      	add	r7, sp, #0
	writeCustomChar(CHAR_1_5, CUSTOM_1_5);
 80011bc:	490a      	ldr	r1, [pc, #40]	@ (80011e8 <loadCustomChars+0x30>)
 80011be:	2001      	movs	r0, #1
 80011c0:	f7ff ffd0 	bl	8001164 <writeCustomChar>
	writeCustomChar(CHAR_2_5, CUSTOM_2_5);
 80011c4:	4909      	ldr	r1, [pc, #36]	@ (80011ec <loadCustomChars+0x34>)
 80011c6:	2002      	movs	r0, #2
 80011c8:	f7ff ffcc 	bl	8001164 <writeCustomChar>
	writeCustomChar(CHAR_3_5, CUSTOM_3_5);
 80011cc:	4908      	ldr	r1, [pc, #32]	@ (80011f0 <loadCustomChars+0x38>)
 80011ce:	2003      	movs	r0, #3
 80011d0:	f7ff ffc8 	bl	8001164 <writeCustomChar>
	writeCustomChar(CHAR_4_5, CUSTOM_4_5);
 80011d4:	4907      	ldr	r1, [pc, #28]	@ (80011f4 <loadCustomChars+0x3c>)
 80011d6:	2004      	movs	r0, #4
 80011d8:	f7ff ffc4 	bl	8001164 <writeCustomChar>
	writeCustomChar(CHAR_5_5, CUSTOM_5_5);
 80011dc:	4906      	ldr	r1, [pc, #24]	@ (80011f8 <loadCustomChars+0x40>)
 80011de:	2005      	movs	r0, #5
 80011e0:	f7ff ffc0 	bl	8001164 <writeCustomChar>
}
 80011e4:	bf00      	nop
 80011e6:	bd80      	pop	{r7, pc}
 80011e8:	20000000 	.word	0x20000000
 80011ec:	20000008 	.word	0x20000008
 80011f0:	20000010 	.word	0x20000010
 80011f4:	20000018 	.word	0x20000018
 80011f8:	20000020 	.word	0x20000020

080011fc <lcd_drawBar>:

void lcd_drawBar(int value){ //draws a bar using custom characters and spaces
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b086      	sub	sp, #24
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
	setCursor(0,1); //bar is placed in the bottom row
 8001204:	2101      	movs	r1, #1
 8001206:	2000      	movs	r0, #0
 8001208:	f7ff ff34 	bl	8001074 <setCursor>

	if (value>80)
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	2b50      	cmp	r3, #80	@ 0x50
 8001210:	dd01      	ble.n	8001216 <lcd_drawBar+0x1a>
		value = 80;
 8001212:	2350      	movs	r3, #80	@ 0x50
 8001214:	607b      	str	r3, [r7, #4]
	int quotient = value / 5;
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	4a25      	ldr	r2, [pc, #148]	@ (80012b0 <lcd_drawBar+0xb4>)
 800121a:	fb82 1203 	smull	r1, r2, r2, r3
 800121e:	1052      	asrs	r2, r2, #1
 8001220:	17db      	asrs	r3, r3, #31
 8001222:	1ad3      	subs	r3, r2, r3
 8001224:	613b      	str	r3, [r7, #16]
	int modulo = value % 5;
 8001226:	687a      	ldr	r2, [r7, #4]
 8001228:	4b21      	ldr	r3, [pc, #132]	@ (80012b0 <lcd_drawBar+0xb4>)
 800122a:	fb83 1302 	smull	r1, r3, r3, r2
 800122e:	1059      	asrs	r1, r3, #1
 8001230:	17d3      	asrs	r3, r2, #31
 8001232:	1ac9      	subs	r1, r1, r3
 8001234:	460b      	mov	r3, r1
 8001236:	009b      	lsls	r3, r3, #2
 8001238:	440b      	add	r3, r1
 800123a:	1ad3      	subs	r3, r2, r3
 800123c:	60fb      	str	r3, [r7, #12]
	
	int i = 0;
 800123e:	2300      	movs	r3, #0
 8001240:	617b      	str	r3, [r7, #20]
	
	while (i<quotient){ //we write the required number of CHAR_5_5
 8001242:	e007      	b.n	8001254 <lcd_drawBar+0x58>
		bar[i] = CHAR_5_5;
 8001244:	4a1b      	ldr	r2, [pc, #108]	@ (80012b4 <lcd_drawBar+0xb8>)
 8001246:	697b      	ldr	r3, [r7, #20]
 8001248:	4413      	add	r3, r2
 800124a:	2205      	movs	r2, #5
 800124c:	701a      	strb	r2, [r3, #0]
		i++;
 800124e:	697b      	ldr	r3, [r7, #20]
 8001250:	3301      	adds	r3, #1
 8001252:	617b      	str	r3, [r7, #20]
	while (i<quotient){ //we write the required number of CHAR_5_5
 8001254:	697a      	ldr	r2, [r7, #20]
 8001256:	693b      	ldr	r3, [r7, #16]
 8001258:	429a      	cmp	r2, r3
 800125a:	dbf3      	blt.n	8001244 <lcd_drawBar+0x48>
	}
	if (i < 16){
 800125c:	697b      	ldr	r3, [r7, #20]
 800125e:	2b0f      	cmp	r3, #15
 8001260:	dc1b      	bgt.n	800129a <lcd_drawBar+0x9e>
	if (modulo == 0) bar[i] = ' '; //then we either place a space
 8001262:	68fb      	ldr	r3, [r7, #12]
 8001264:	2b00      	cmp	r3, #0
 8001266:	d105      	bne.n	8001274 <lcd_drawBar+0x78>
 8001268:	4a12      	ldr	r2, [pc, #72]	@ (80012b4 <lcd_drawBar+0xb8>)
 800126a:	697b      	ldr	r3, [r7, #20]
 800126c:	4413      	add	r3, r2
 800126e:	2220      	movs	r2, #32
 8001270:	701a      	strb	r2, [r3, #0]
 8001272:	e006      	b.n	8001282 <lcd_drawBar+0x86>
	else {
		bar[i] = CHAR_1_5 + modulo -1; //or the correct partial block
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	b2d9      	uxtb	r1, r3
 8001278:	4a0e      	ldr	r2, [pc, #56]	@ (80012b4 <lcd_drawBar+0xb8>)
 800127a:	697b      	ldr	r3, [r7, #20]
 800127c:	4413      	add	r3, r2
 800127e:	460a      	mov	r2, r1
 8001280:	701a      	strb	r2, [r3, #0]
	}
	i++;
 8001282:	697b      	ldr	r3, [r7, #20]
 8001284:	3301      	adds	r3, #1
 8001286:	617b      	str	r3, [r7, #20]
	}
	while (i<16){ //and we fill the remainder with spaces
 8001288:	e007      	b.n	800129a <lcd_drawBar+0x9e>
		bar[i] = ' ';
 800128a:	4a0a      	ldr	r2, [pc, #40]	@ (80012b4 <lcd_drawBar+0xb8>)
 800128c:	697b      	ldr	r3, [r7, #20]
 800128e:	4413      	add	r3, r2
 8001290:	2220      	movs	r2, #32
 8001292:	701a      	strb	r2, [r3, #0]
		i++;
 8001294:	697b      	ldr	r3, [r7, #20]
 8001296:	3301      	adds	r3, #1
 8001298:	617b      	str	r3, [r7, #20]
	while (i<16){ //and we fill the remainder with spaces
 800129a:	697b      	ldr	r3, [r7, #20]
 800129c:	2b0f      	cmp	r3, #15
 800129e:	ddf4      	ble.n	800128a <lcd_drawBar+0x8e>
	}
	lcd_print(bar); //finally we write to the LCD
 80012a0:	4804      	ldr	r0, [pc, #16]	@ (80012b4 <lcd_drawBar+0xb8>)
 80012a2:	f7ff ff0c 	bl	80010be <lcd_print>
}
 80012a6:	bf00      	nop
 80012a8:	3718      	adds	r7, #24
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bd80      	pop	{r7, pc}
 80012ae:	bf00      	nop
 80012b0:	66666667 	.word	0x66666667
 80012b4:	20000218 	.word	0x20000218

080012b8 <lcd_initialize>:

void lcd_initialize(){  //initialize WH1602C LCD module in 4 bit mode, page 25
 80012b8:	b580      	push	{r7, lr}
 80012ba:	af00      	add	r7, sp, #0

	HAL_Delay(50);  //wait >40 ms as per datasheet
 80012bc:	2032      	movs	r0, #50	@ 0x32
 80012be:	f000 fd23 	bl	8001d08 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_RS, GPIO_PIN_RESET);
 80012c2:	2200      	movs	r2, #0
 80012c4:	2104      	movs	r1, #4
 80012c6:	4824      	ldr	r0, [pc, #144]	@ (8001358 <lcd_initialize+0xa0>)
 80012c8:	f001 fc34 	bl	8002b34 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_E, GPIO_PIN_RESET);
 80012cc:	2200      	movs	r2, #0
 80012ce:	2102      	movs	r1, #2
 80012d0:	4821      	ldr	r0, [pc, #132]	@ (8001358 <lcd_initialize+0xa0>)
 80012d2:	f001 fc2f 	bl	8002b34 <HAL_GPIO_WritePin>
	//LCD WritePIn is hard-wired low as per board schematic
	DWT_Delay_Init();
 80012d6:	f7ff fde7 	bl	8000ea8 <DWT_Delay_Init>
	//Magic reset sequence
	lcd_write4(0x03);  //4-bit mode
 80012da:	2003      	movs	r0, #3
 80012dc:	f7ff fe52 	bl	8000f84 <lcd_write4>
	HAL_Delay(5);
 80012e0:	2005      	movs	r0, #5
 80012e2:	f000 fd11 	bl	8001d08 <HAL_Delay>
	lcd_write4(0x03);
 80012e6:	2003      	movs	r0, #3
 80012e8:	f7ff fe4c 	bl	8000f84 <lcd_write4>
	HAL_Delay(5);
 80012ec:	2005      	movs	r0, #5
 80012ee:	f000 fd0b 	bl	8001d08 <HAL_Delay>
	lcd_write4(0x03);
 80012f2:	2003      	movs	r0, #3
 80012f4:	f7ff fe46 	bl	8000f84 <lcd_write4>
	HAL_Delay(5);
 80012f8:	2005      	movs	r0, #5
 80012fa:	f000 fd05 	bl	8001d08 <HAL_Delay>
	lcd_write4(0x02); //Set 4-bit mode
 80012fe:	2002      	movs	r0, #2
 8001300:	f7ff fe40 	bl	8000f84 <lcd_write4>
	lcd_write(0x28); //4bit, 2 lines, 5x8 font
 8001304:	2028      	movs	r0, #40	@ 0x28
 8001306:	f7ff fe79 	bl	8000ffc <lcd_write>
	HAL_Delay(5);
 800130a:	2005      	movs	r0, #5
 800130c:	f000 fcfc 	bl	8001d08 <HAL_Delay>
	lcd_write(0x08); //display off;
 8001310:	2008      	movs	r0, #8
 8001312:	f7ff fe73 	bl	8000ffc <lcd_write>
	lcd_write(LCD_CLEAR_COMMAND); 			 //display clear;
 8001316:	2001      	movs	r0, #1
 8001318:	f7ff fe70 	bl	8000ffc <lcd_write>
	HAL_Delay(5);
 800131c:	2005      	movs	r0, #5
 800131e:	f000 fcf3 	bl	8001d08 <HAL_Delay>
	lcd_write(0x06); //entry mode set: increment
 8001322:	2006      	movs	r0, #6
 8001324:	f7ff fe6a 	bl	8000ffc <lcd_write>
	HAL_GPIO_WritePin(LCD_BL_ON, GPIO_PIN_SET);  //enable backlight
 8001328:	2201      	movs	r2, #1
 800132a:	2110      	movs	r1, #16
 800132c:	480b      	ldr	r0, [pc, #44]	@ (800135c <lcd_initialize+0xa4>)
 800132e:	f001 fc01 	bl	8002b34 <HAL_GPIO_WritePin>
	//_display_ctrl = DISPLAY_COMMAND|DISPLAY_ON|CURSOR_ON|BLINK_ON;
	_display_ctrl = DISPLAY_COMMAND|DISPLAY_ON;
 8001332:	4b0b      	ldr	r3, [pc, #44]	@ (8001360 <lcd_initialize+0xa8>)
 8001334:	220c      	movs	r2, #12
 8001336:	701a      	strb	r2, [r3, #0]
	lcd_write(_display_ctrl); //set as above
 8001338:	4b09      	ldr	r3, [pc, #36]	@ (8001360 <lcd_initialize+0xa8>)
 800133a:	781b      	ldrb	r3, [r3, #0]
 800133c:	4618      	mov	r0, r3
 800133e:	f7ff fe5d 	bl	8000ffc <lcd_write>
	lcd_write(0x02); //go home
 8001342:	2002      	movs	r0, #2
 8001344:	f7ff fe5a 	bl	8000ffc <lcd_write>
	HAL_Delay(2);
 8001348:	2002      	movs	r0, #2
 800134a:	f000 fcdd 	bl	8001d08 <HAL_Delay>
	loadCustomChars();
 800134e:	f7ff ff33 	bl	80011b8 <loadCustomChars>

}
 8001352:	bf00      	nop
 8001354:	bd80      	pop	{r7, pc}
 8001356:	bf00      	nop
 8001358:	40020400 	.word	0x40020400
 800135c:	40020000 	.word	0x40020000
 8001360:	20000228 	.word	0x20000228

08001364 <lcd_backlight_ON>:

void lcd_backlight_ON(){
 8001364:	b580      	push	{r7, lr}
 8001366:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_BL_ON, GPIO_PIN_SET);
 8001368:	2201      	movs	r2, #1
 800136a:	2110      	movs	r1, #16
 800136c:	4802      	ldr	r0, [pc, #8]	@ (8001378 <lcd_backlight_ON+0x14>)
 800136e:	f001 fbe1 	bl	8002b34 <HAL_GPIO_WritePin>
}
 8001372:	bf00      	nop
 8001374:	bd80      	pop	{r7, pc}
 8001376:	bf00      	nop
 8001378:	40020000 	.word	0x40020000
 800137c:	00000000 	.word	0x00000000

08001380 <HAL_ADC_ConvCpltCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc){
 8001380:	b580      	push	{r7, lr}
 8001382:	b098      	sub	sp, #96	@ 0x60
 8001384:	af02      	add	r7, sp, #8
 8001386:	6078      	str	r0, [r7, #4]
	uint32_t adcval = HAL_ADC_GetValue(&hadc1);
 8001388:	4825      	ldr	r0, [pc, #148]	@ (8001420 <HAL_ADC_ConvCpltCallback+0xa0>)
 800138a:	f000 fef3 	bl	8002174 <HAL_ADC_GetValue>
 800138e:	6578      	str	r0, [r7, #84]	@ 0x54
	float supply = 3.3;
 8001390:	4b24      	ldr	r3, [pc, #144]	@ (8001424 <HAL_ADC_ConvCpltCallback+0xa4>)
 8001392:	653b      	str	r3, [r7, #80]	@ 0x50
	float voltage = adcval * supply / 4096;
 8001394:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001396:	ee07 3a90 	vmov	s15, r3
 800139a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800139e:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 80013a2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013a6:	eddf 6a20 	vldr	s13, [pc, #128]	@ 8001428 <HAL_ADC_ConvCpltCallback+0xa8>
 80013aa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013ae:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
	//char uartstring[64];
	char lcdstring[64];
	//int uartlength = snprintf(uartstring, sizeof(uartstring), "%f\r\n", voltage);
	int lcdlength = snprintf(lcdstring, sizeof(lcdstring), "%f", voltage);
 80013b2:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80013b4:	f7ff f8d0 	bl	8000558 <__aeabi_f2d>
 80013b8:	4602      	mov	r2, r0
 80013ba:	460b      	mov	r3, r1
 80013bc:	f107 0008 	add.w	r0, r7, #8
 80013c0:	e9cd 2300 	strd	r2, r3, [sp]
 80013c4:	4a19      	ldr	r2, [pc, #100]	@ (800142c <HAL_ADC_ConvCpltCallback+0xac>)
 80013c6:	2140      	movs	r1, #64	@ 0x40
 80013c8:	f003 fb4a 	bl	8004a60 <sniprintf>
 80013cc:	64b8      	str	r0, [r7, #72]	@ 0x48
	//HAL_UART_Transmit(&huart2, uartstring, uartlength, 100000);
	lcd_println(lcdstring, 0);
 80013ce:	f107 0308 	add.w	r3, r7, #8
 80013d2:	2100      	movs	r1, #0
 80013d4:	4618      	mov	r0, r3
 80013d6:	f7ff fe8d 	bl	80010f4 <lcd_println>
	lcd_drawBar(voltage*80.0/3.3);
 80013da:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80013dc:	f7ff f8bc 	bl	8000558 <__aeabi_f2d>
 80013e0:	f04f 0200 	mov.w	r2, #0
 80013e4:	4b12      	ldr	r3, [pc, #72]	@ (8001430 <HAL_ADC_ConvCpltCallback+0xb0>)
 80013e6:	f7ff f90f 	bl	8000608 <__aeabi_dmul>
 80013ea:	4602      	mov	r2, r0
 80013ec:	460b      	mov	r3, r1
 80013ee:	4610      	mov	r0, r2
 80013f0:	4619      	mov	r1, r3
 80013f2:	a309      	add	r3, pc, #36	@ (adr r3, 8001418 <HAL_ADC_ConvCpltCallback+0x98>)
 80013f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013f8:	f7ff fa30 	bl	800085c <__aeabi_ddiv>
 80013fc:	4602      	mov	r2, r0
 80013fe:	460b      	mov	r3, r1
 8001400:	4610      	mov	r0, r2
 8001402:	4619      	mov	r1, r3
 8001404:	f7ff fbb0 	bl	8000b68 <__aeabi_d2iz>
 8001408:	4603      	mov	r3, r0
 800140a:	4618      	mov	r0, r3
 800140c:	f7ff fef6 	bl	80011fc <lcd_drawBar>
}
 8001410:	bf00      	nop
 8001412:	3758      	adds	r7, #88	@ 0x58
 8001414:	46bd      	mov	sp, r7
 8001416:	bd80      	pop	{r7, pc}
 8001418:	66666666 	.word	0x66666666
 800141c:	400a6666 	.word	0x400a6666
 8001420:	2000022c 	.word	0x2000022c
 8001424:	40533333 	.word	0x40533333
 8001428:	45800000 	.word	0x45800000
 800142c:	08006d0c 	.word	0x08006d0c
 8001430:	40540000 	.word	0x40540000

08001434 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001438:	f000 fbf4 	bl	8001c24 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800143c:	f000 f818 	bl	8001470 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001440:	f000 f94c 	bl	80016dc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001444:	f000 f920 	bl	8001688 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8001448:	f000 f87e 	bl	8001548 <MX_ADC1_Init>
  MX_TIM2_Init();
 800144c:	f000 f8ce 	bl	80015ec <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  lcd_initialize();                   //initialize the lcd display
 8001450:	f7ff ff32 	bl	80012b8 <lcd_initialize>
  lcd_backlight_ON();                 //power on the lcd backlight
 8001454:	f7ff ff86 	bl	8001364 <lcd_backlight_ON>

	if(HAL_TIM_Base_Start(&htim2) != HAL_OK){      //Start the timer in interrupt mode
 8001458:	4803      	ldr	r0, [pc, #12]	@ (8001468 <main+0x34>)
 800145a:	f002 f86d 	bl	8003538 <HAL_TIM_Base_Start>
	  //err;
	}
	if(HAL_ADC_Start_IT(&hadc1) != HAL_OK){           //start the adc in interrupt mode
 800145e:	4803      	ldr	r0, [pc, #12]	@ (800146c <main+0x38>)
 8001460:	f000 fcba 	bl	8001dd8 <HAL_ADC_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001464:	bf00      	nop
 8001466:	e7fd      	b.n	8001464 <main+0x30>
 8001468:	20000274 	.word	0x20000274
 800146c:	2000022c 	.word	0x2000022c

08001470 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b094      	sub	sp, #80	@ 0x50
 8001474:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001476:	f107 0320 	add.w	r3, r7, #32
 800147a:	2230      	movs	r2, #48	@ 0x30
 800147c:	2100      	movs	r1, #0
 800147e:	4618      	mov	r0, r3
 8001480:	f003 fb65 	bl	8004b4e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001484:	f107 030c 	add.w	r3, r7, #12
 8001488:	2200      	movs	r2, #0
 800148a:	601a      	str	r2, [r3, #0]
 800148c:	605a      	str	r2, [r3, #4]
 800148e:	609a      	str	r2, [r3, #8]
 8001490:	60da      	str	r2, [r3, #12]
 8001492:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001494:	2300      	movs	r3, #0
 8001496:	60bb      	str	r3, [r7, #8]
 8001498:	4b29      	ldr	r3, [pc, #164]	@ (8001540 <SystemClock_Config+0xd0>)
 800149a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800149c:	4a28      	ldr	r2, [pc, #160]	@ (8001540 <SystemClock_Config+0xd0>)
 800149e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014a2:	6413      	str	r3, [r2, #64]	@ 0x40
 80014a4:	4b26      	ldr	r3, [pc, #152]	@ (8001540 <SystemClock_Config+0xd0>)
 80014a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014ac:	60bb      	str	r3, [r7, #8]
 80014ae:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80014b0:	2300      	movs	r3, #0
 80014b2:	607b      	str	r3, [r7, #4]
 80014b4:	4b23      	ldr	r3, [pc, #140]	@ (8001544 <SystemClock_Config+0xd4>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80014bc:	4a21      	ldr	r2, [pc, #132]	@ (8001544 <SystemClock_Config+0xd4>)
 80014be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80014c2:	6013      	str	r3, [r2, #0]
 80014c4:	4b1f      	ldr	r3, [pc, #124]	@ (8001544 <SystemClock_Config+0xd4>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80014cc:	607b      	str	r3, [r7, #4]
 80014ce:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80014d0:	2302      	movs	r3, #2
 80014d2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80014d4:	2301      	movs	r3, #1
 80014d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80014d8:	2310      	movs	r3, #16
 80014da:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014dc:	2302      	movs	r3, #2
 80014de:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80014e0:	2300      	movs	r3, #0
 80014e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80014e4:	2310      	movs	r3, #16
 80014e6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80014e8:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80014ec:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80014ee:	2304      	movs	r3, #4
 80014f0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80014f2:	2307      	movs	r3, #7
 80014f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014f6:	f107 0320 	add.w	r3, r7, #32
 80014fa:	4618      	mov	r0, r3
 80014fc:	f001 fb34 	bl	8002b68 <HAL_RCC_OscConfig>
 8001500:	4603      	mov	r3, r0
 8001502:	2b00      	cmp	r3, #0
 8001504:	d001      	beq.n	800150a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001506:	f000 f96f 	bl	80017e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800150a:	230f      	movs	r3, #15
 800150c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800150e:	2302      	movs	r3, #2
 8001510:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001512:	2300      	movs	r3, #0
 8001514:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001516:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800151a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800151c:	2300      	movs	r3, #0
 800151e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001520:	f107 030c 	add.w	r3, r7, #12
 8001524:	2102      	movs	r1, #2
 8001526:	4618      	mov	r0, r3
 8001528:	f001 fd96 	bl	8003058 <HAL_RCC_ClockConfig>
 800152c:	4603      	mov	r3, r0
 800152e:	2b00      	cmp	r3, #0
 8001530:	d001      	beq.n	8001536 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8001532:	f000 f959 	bl	80017e8 <Error_Handler>
  }
}
 8001536:	bf00      	nop
 8001538:	3750      	adds	r7, #80	@ 0x50
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}
 800153e:	bf00      	nop
 8001540:	40023800 	.word	0x40023800
 8001544:	40007000 	.word	0x40007000

08001548 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b084      	sub	sp, #16
 800154c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800154e:	463b      	mov	r3, r7
 8001550:	2200      	movs	r2, #0
 8001552:	601a      	str	r2, [r3, #0]
 8001554:	605a      	str	r2, [r3, #4]
 8001556:	609a      	str	r2, [r3, #8]
 8001558:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800155a:	4b22      	ldr	r3, [pc, #136]	@ (80015e4 <MX_ADC1_Init+0x9c>)
 800155c:	4a22      	ldr	r2, [pc, #136]	@ (80015e8 <MX_ADC1_Init+0xa0>)
 800155e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001560:	4b20      	ldr	r3, [pc, #128]	@ (80015e4 <MX_ADC1_Init+0x9c>)
 8001562:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001566:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001568:	4b1e      	ldr	r3, [pc, #120]	@ (80015e4 <MX_ADC1_Init+0x9c>)
 800156a:	2200      	movs	r2, #0
 800156c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800156e:	4b1d      	ldr	r3, [pc, #116]	@ (80015e4 <MX_ADC1_Init+0x9c>)
 8001570:	2200      	movs	r2, #0
 8001572:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001574:	4b1b      	ldr	r3, [pc, #108]	@ (80015e4 <MX_ADC1_Init+0x9c>)
 8001576:	2200      	movs	r2, #0
 8001578:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800157a:	4b1a      	ldr	r3, [pc, #104]	@ (80015e4 <MX_ADC1_Init+0x9c>)
 800157c:	2200      	movs	r2, #0
 800157e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001582:	4b18      	ldr	r3, [pc, #96]	@ (80015e4 <MX_ADC1_Init+0x9c>)
 8001584:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001588:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 800158a:	4b16      	ldr	r3, [pc, #88]	@ (80015e4 <MX_ADC1_Init+0x9c>)
 800158c:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8001590:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001592:	4b14      	ldr	r3, [pc, #80]	@ (80015e4 <MX_ADC1_Init+0x9c>)
 8001594:	2200      	movs	r2, #0
 8001596:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001598:	4b12      	ldr	r3, [pc, #72]	@ (80015e4 <MX_ADC1_Init+0x9c>)
 800159a:	2201      	movs	r2, #1
 800159c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800159e:	4b11      	ldr	r3, [pc, #68]	@ (80015e4 <MX_ADC1_Init+0x9c>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80015a6:	4b0f      	ldr	r3, [pc, #60]	@ (80015e4 <MX_ADC1_Init+0x9c>)
 80015a8:	2201      	movs	r2, #1
 80015aa:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80015ac:	480d      	ldr	r0, [pc, #52]	@ (80015e4 <MX_ADC1_Init+0x9c>)
 80015ae:	f000 fbcf 	bl	8001d50 <HAL_ADC_Init>
 80015b2:	4603      	mov	r3, r0
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d001      	beq.n	80015bc <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 80015b8:	f000 f916 	bl	80017e8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80015bc:	2301      	movs	r3, #1
 80015be:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80015c0:	2301      	movs	r3, #1
 80015c2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 80015c4:	2307      	movs	r3, #7
 80015c6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015c8:	463b      	mov	r3, r7
 80015ca:	4619      	mov	r1, r3
 80015cc:	4805      	ldr	r0, [pc, #20]	@ (80015e4 <MX_ADC1_Init+0x9c>)
 80015ce:	f000 fdf3 	bl	80021b8 <HAL_ADC_ConfigChannel>
 80015d2:	4603      	mov	r3, r0
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d001      	beq.n	80015dc <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 80015d8:	f000 f906 	bl	80017e8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80015dc:	bf00      	nop
 80015de:	3710      	adds	r7, #16
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bd80      	pop	{r7, pc}
 80015e4:	2000022c 	.word	0x2000022c
 80015e8:	40012000 	.word	0x40012000

080015ec <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b086      	sub	sp, #24
 80015f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015f2:	f107 0308 	add.w	r3, r7, #8
 80015f6:	2200      	movs	r2, #0
 80015f8:	601a      	str	r2, [r3, #0]
 80015fa:	605a      	str	r2, [r3, #4]
 80015fc:	609a      	str	r2, [r3, #8]
 80015fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001600:	463b      	mov	r3, r7
 8001602:	2200      	movs	r2, #0
 8001604:	601a      	str	r2, [r3, #0]
 8001606:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001608:	4b1e      	ldr	r3, [pc, #120]	@ (8001684 <MX_TIM2_Init+0x98>)
 800160a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800160e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8400-1;
 8001610:	4b1c      	ldr	r3, [pc, #112]	@ (8001684 <MX_TIM2_Init+0x98>)
 8001612:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 8001616:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001618:	4b1a      	ldr	r3, [pc, #104]	@ (8001684 <MX_TIM2_Init+0x98>)
 800161a:	2200      	movs	r2, #0
 800161c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000-1;
 800161e:	4b19      	ldr	r3, [pc, #100]	@ (8001684 <MX_TIM2_Init+0x98>)
 8001620:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001624:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001626:	4b17      	ldr	r3, [pc, #92]	@ (8001684 <MX_TIM2_Init+0x98>)
 8001628:	2200      	movs	r2, #0
 800162a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800162c:	4b15      	ldr	r3, [pc, #84]	@ (8001684 <MX_TIM2_Init+0x98>)
 800162e:	2200      	movs	r2, #0
 8001630:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001632:	4814      	ldr	r0, [pc, #80]	@ (8001684 <MX_TIM2_Init+0x98>)
 8001634:	f001 ff30 	bl	8003498 <HAL_TIM_Base_Init>
 8001638:	4603      	mov	r3, r0
 800163a:	2b00      	cmp	r3, #0
 800163c:	d001      	beq.n	8001642 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800163e:	f000 f8d3 	bl	80017e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001642:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001646:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001648:	f107 0308 	add.w	r3, r7, #8
 800164c:	4619      	mov	r1, r3
 800164e:	480d      	ldr	r0, [pc, #52]	@ (8001684 <MX_TIM2_Init+0x98>)
 8001650:	f001 ffcc 	bl	80035ec <HAL_TIM_ConfigClockSource>
 8001654:	4603      	mov	r3, r0
 8001656:	2b00      	cmp	r3, #0
 8001658:	d001      	beq.n	800165e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800165a:	f000 f8c5 	bl	80017e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800165e:	2320      	movs	r3, #32
 8001660:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001662:	2300      	movs	r3, #0
 8001664:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001666:	463b      	mov	r3, r7
 8001668:	4619      	mov	r1, r3
 800166a:	4806      	ldr	r0, [pc, #24]	@ (8001684 <MX_TIM2_Init+0x98>)
 800166c:	f002 f9ac 	bl	80039c8 <HAL_TIMEx_MasterConfigSynchronization>
 8001670:	4603      	mov	r3, r0
 8001672:	2b00      	cmp	r3, #0
 8001674:	d001      	beq.n	800167a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001676:	f000 f8b7 	bl	80017e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800167a:	bf00      	nop
 800167c:	3718      	adds	r7, #24
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	20000274 	.word	0x20000274

08001688 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800168c:	4b11      	ldr	r3, [pc, #68]	@ (80016d4 <MX_USART2_UART_Init+0x4c>)
 800168e:	4a12      	ldr	r2, [pc, #72]	@ (80016d8 <MX_USART2_UART_Init+0x50>)
 8001690:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001692:	4b10      	ldr	r3, [pc, #64]	@ (80016d4 <MX_USART2_UART_Init+0x4c>)
 8001694:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001698:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800169a:	4b0e      	ldr	r3, [pc, #56]	@ (80016d4 <MX_USART2_UART_Init+0x4c>)
 800169c:	2200      	movs	r2, #0
 800169e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80016a0:	4b0c      	ldr	r3, [pc, #48]	@ (80016d4 <MX_USART2_UART_Init+0x4c>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80016a6:	4b0b      	ldr	r3, [pc, #44]	@ (80016d4 <MX_USART2_UART_Init+0x4c>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80016ac:	4b09      	ldr	r3, [pc, #36]	@ (80016d4 <MX_USART2_UART_Init+0x4c>)
 80016ae:	220c      	movs	r2, #12
 80016b0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016b2:	4b08      	ldr	r3, [pc, #32]	@ (80016d4 <MX_USART2_UART_Init+0x4c>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80016b8:	4b06      	ldr	r3, [pc, #24]	@ (80016d4 <MX_USART2_UART_Init+0x4c>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80016be:	4805      	ldr	r0, [pc, #20]	@ (80016d4 <MX_USART2_UART_Init+0x4c>)
 80016c0:	f002 f9f0 	bl	8003aa4 <HAL_UART_Init>
 80016c4:	4603      	mov	r3, r0
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d001      	beq.n	80016ce <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80016ca:	f000 f88d 	bl	80017e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80016ce:	bf00      	nop
 80016d0:	bd80      	pop	{r7, pc}
 80016d2:	bf00      	nop
 80016d4:	200002bc 	.word	0x200002bc
 80016d8:	40004400 	.word	0x40004400

080016dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b08a      	sub	sp, #40	@ 0x28
 80016e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016e2:	f107 0314 	add.w	r3, r7, #20
 80016e6:	2200      	movs	r2, #0
 80016e8:	601a      	str	r2, [r3, #0]
 80016ea:	605a      	str	r2, [r3, #4]
 80016ec:	609a      	str	r2, [r3, #8]
 80016ee:	60da      	str	r2, [r3, #12]
 80016f0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016f2:	2300      	movs	r3, #0
 80016f4:	613b      	str	r3, [r7, #16]
 80016f6:	4b38      	ldr	r3, [pc, #224]	@ (80017d8 <MX_GPIO_Init+0xfc>)
 80016f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016fa:	4a37      	ldr	r2, [pc, #220]	@ (80017d8 <MX_GPIO_Init+0xfc>)
 80016fc:	f043 0304 	orr.w	r3, r3, #4
 8001700:	6313      	str	r3, [r2, #48]	@ 0x30
 8001702:	4b35      	ldr	r3, [pc, #212]	@ (80017d8 <MX_GPIO_Init+0xfc>)
 8001704:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001706:	f003 0304 	and.w	r3, r3, #4
 800170a:	613b      	str	r3, [r7, #16]
 800170c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800170e:	2300      	movs	r3, #0
 8001710:	60fb      	str	r3, [r7, #12]
 8001712:	4b31      	ldr	r3, [pc, #196]	@ (80017d8 <MX_GPIO_Init+0xfc>)
 8001714:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001716:	4a30      	ldr	r2, [pc, #192]	@ (80017d8 <MX_GPIO_Init+0xfc>)
 8001718:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800171c:	6313      	str	r3, [r2, #48]	@ 0x30
 800171e:	4b2e      	ldr	r3, [pc, #184]	@ (80017d8 <MX_GPIO_Init+0xfc>)
 8001720:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001722:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001726:	60fb      	str	r3, [r7, #12]
 8001728:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800172a:	2300      	movs	r3, #0
 800172c:	60bb      	str	r3, [r7, #8]
 800172e:	4b2a      	ldr	r3, [pc, #168]	@ (80017d8 <MX_GPIO_Init+0xfc>)
 8001730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001732:	4a29      	ldr	r2, [pc, #164]	@ (80017d8 <MX_GPIO_Init+0xfc>)
 8001734:	f043 0301 	orr.w	r3, r3, #1
 8001738:	6313      	str	r3, [r2, #48]	@ 0x30
 800173a:	4b27      	ldr	r3, [pc, #156]	@ (80017d8 <MX_GPIO_Init+0xfc>)
 800173c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800173e:	f003 0301 	and.w	r3, r3, #1
 8001742:	60bb      	str	r3, [r7, #8]
 8001744:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001746:	2300      	movs	r3, #0
 8001748:	607b      	str	r3, [r7, #4]
 800174a:	4b23      	ldr	r3, [pc, #140]	@ (80017d8 <MX_GPIO_Init+0xfc>)
 800174c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800174e:	4a22      	ldr	r2, [pc, #136]	@ (80017d8 <MX_GPIO_Init+0xfc>)
 8001750:	f043 0302 	orr.w	r3, r3, #2
 8001754:	6313      	str	r3, [r2, #48]	@ 0x30
 8001756:	4b20      	ldr	r3, [pc, #128]	@ (80017d8 <MX_GPIO_Init+0xfc>)
 8001758:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800175a:	f003 0302 	and.w	r3, r3, #2
 800175e:	607b      	str	r3, [r7, #4]
 8001760:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|LD2_Pin, GPIO_PIN_RESET);
 8001762:	2200      	movs	r2, #0
 8001764:	2130      	movs	r1, #48	@ 0x30
 8001766:	481d      	ldr	r0, [pc, #116]	@ (80017dc <MX_GPIO_Init+0x100>)
 8001768:	f001 f9e4 	bl	8002b34 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12|GPIO_PIN_13
 800176c:	2200      	movs	r2, #0
 800176e:	f24f 0106 	movw	r1, #61446	@ 0xf006
 8001772:	481b      	ldr	r0, [pc, #108]	@ (80017e0 <MX_GPIO_Init+0x104>)
 8001774:	f001 f9de 	bl	8002b34 <HAL_GPIO_WritePin>
                          |GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001778:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800177c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800177e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001782:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001784:	2300      	movs	r3, #0
 8001786:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001788:	f107 0314 	add.w	r3, r7, #20
 800178c:	4619      	mov	r1, r3
 800178e:	4815      	ldr	r0, [pc, #84]	@ (80017e4 <MX_GPIO_Init+0x108>)
 8001790:	f001 f84c 	bl	800282c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 LD2_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_4|LD2_Pin;
 8001794:	2330      	movs	r3, #48	@ 0x30
 8001796:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001798:	2301      	movs	r3, #1
 800179a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800179c:	2300      	movs	r3, #0
 800179e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017a0:	2300      	movs	r3, #0
 80017a2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017a4:	f107 0314 	add.w	r3, r7, #20
 80017a8:	4619      	mov	r1, r3
 80017aa:	480c      	ldr	r0, [pc, #48]	@ (80017dc <MX_GPIO_Init+0x100>)
 80017ac:	f001 f83e 	bl	800282c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB2 PB12 PB13
                           PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12|GPIO_PIN_13
 80017b0:	f24f 0306 	movw	r3, #61446	@ 0xf006
 80017b4:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017b6:	2301      	movs	r3, #1
 80017b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ba:	2300      	movs	r3, #0
 80017bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017be:	2300      	movs	r3, #0
 80017c0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017c2:	f107 0314 	add.w	r3, r7, #20
 80017c6:	4619      	mov	r1, r3
 80017c8:	4805      	ldr	r0, [pc, #20]	@ (80017e0 <MX_GPIO_Init+0x104>)
 80017ca:	f001 f82f 	bl	800282c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80017ce:	bf00      	nop
 80017d0:	3728      	adds	r7, #40	@ 0x28
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bd80      	pop	{r7, pc}
 80017d6:	bf00      	nop
 80017d8:	40023800 	.word	0x40023800
 80017dc:	40020000 	.word	0x40020000
 80017e0:	40020400 	.word	0x40020400
 80017e4:	40020800 	.word	0x40020800

080017e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017e8:	b480      	push	{r7}
 80017ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017ec:	b672      	cpsid	i
}
 80017ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017f0:	bf00      	nop
 80017f2:	e7fd      	b.n	80017f0 <Error_Handler+0x8>

080017f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b082      	sub	sp, #8
 80017f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017fa:	2300      	movs	r3, #0
 80017fc:	607b      	str	r3, [r7, #4]
 80017fe:	4b10      	ldr	r3, [pc, #64]	@ (8001840 <HAL_MspInit+0x4c>)
 8001800:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001802:	4a0f      	ldr	r2, [pc, #60]	@ (8001840 <HAL_MspInit+0x4c>)
 8001804:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001808:	6453      	str	r3, [r2, #68]	@ 0x44
 800180a:	4b0d      	ldr	r3, [pc, #52]	@ (8001840 <HAL_MspInit+0x4c>)
 800180c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800180e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001812:	607b      	str	r3, [r7, #4]
 8001814:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001816:	2300      	movs	r3, #0
 8001818:	603b      	str	r3, [r7, #0]
 800181a:	4b09      	ldr	r3, [pc, #36]	@ (8001840 <HAL_MspInit+0x4c>)
 800181c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800181e:	4a08      	ldr	r2, [pc, #32]	@ (8001840 <HAL_MspInit+0x4c>)
 8001820:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001824:	6413      	str	r3, [r2, #64]	@ 0x40
 8001826:	4b06      	ldr	r3, [pc, #24]	@ (8001840 <HAL_MspInit+0x4c>)
 8001828:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800182a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800182e:	603b      	str	r3, [r7, #0]
 8001830:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001832:	2007      	movs	r0, #7
 8001834:	f000 ffb8 	bl	80027a8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001838:	bf00      	nop
 800183a:	3708      	adds	r7, #8
 800183c:	46bd      	mov	sp, r7
 800183e:	bd80      	pop	{r7, pc}
 8001840:	40023800 	.word	0x40023800

08001844 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b08a      	sub	sp, #40	@ 0x28
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800184c:	f107 0314 	add.w	r3, r7, #20
 8001850:	2200      	movs	r2, #0
 8001852:	601a      	str	r2, [r3, #0]
 8001854:	605a      	str	r2, [r3, #4]
 8001856:	609a      	str	r2, [r3, #8]
 8001858:	60da      	str	r2, [r3, #12]
 800185a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	4a1b      	ldr	r2, [pc, #108]	@ (80018d0 <HAL_ADC_MspInit+0x8c>)
 8001862:	4293      	cmp	r3, r2
 8001864:	d12f      	bne.n	80018c6 <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001866:	2300      	movs	r3, #0
 8001868:	613b      	str	r3, [r7, #16]
 800186a:	4b1a      	ldr	r3, [pc, #104]	@ (80018d4 <HAL_ADC_MspInit+0x90>)
 800186c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800186e:	4a19      	ldr	r2, [pc, #100]	@ (80018d4 <HAL_ADC_MspInit+0x90>)
 8001870:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001874:	6453      	str	r3, [r2, #68]	@ 0x44
 8001876:	4b17      	ldr	r3, [pc, #92]	@ (80018d4 <HAL_ADC_MspInit+0x90>)
 8001878:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800187a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800187e:	613b      	str	r3, [r7, #16]
 8001880:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001882:	2300      	movs	r3, #0
 8001884:	60fb      	str	r3, [r7, #12]
 8001886:	4b13      	ldr	r3, [pc, #76]	@ (80018d4 <HAL_ADC_MspInit+0x90>)
 8001888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800188a:	4a12      	ldr	r2, [pc, #72]	@ (80018d4 <HAL_ADC_MspInit+0x90>)
 800188c:	f043 0301 	orr.w	r3, r3, #1
 8001890:	6313      	str	r3, [r2, #48]	@ 0x30
 8001892:	4b10      	ldr	r3, [pc, #64]	@ (80018d4 <HAL_ADC_MspInit+0x90>)
 8001894:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001896:	f003 0301 	and.w	r3, r3, #1
 800189a:	60fb      	str	r3, [r7, #12]
 800189c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800189e:	2302      	movs	r3, #2
 80018a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018a2:	2303      	movs	r3, #3
 80018a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a6:	2300      	movs	r3, #0
 80018a8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018aa:	f107 0314 	add.w	r3, r7, #20
 80018ae:	4619      	mov	r1, r3
 80018b0:	4809      	ldr	r0, [pc, #36]	@ (80018d8 <HAL_ADC_MspInit+0x94>)
 80018b2:	f000 ffbb 	bl	800282c <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80018b6:	2200      	movs	r2, #0
 80018b8:	2100      	movs	r1, #0
 80018ba:	2012      	movs	r0, #18
 80018bc:	f000 ff7f 	bl	80027be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80018c0:	2012      	movs	r0, #18
 80018c2:	f000 ff98 	bl	80027f6 <HAL_NVIC_EnableIRQ>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 80018c6:	bf00      	nop
 80018c8:	3728      	adds	r7, #40	@ 0x28
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}
 80018ce:	bf00      	nop
 80018d0:	40012000 	.word	0x40012000
 80018d4:	40023800 	.word	0x40023800
 80018d8:	40020000 	.word	0x40020000

080018dc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80018dc:	b480      	push	{r7}
 80018de:	b085      	sub	sp, #20
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80018ec:	d10d      	bne.n	800190a <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80018ee:	2300      	movs	r3, #0
 80018f0:	60fb      	str	r3, [r7, #12]
 80018f2:	4b09      	ldr	r3, [pc, #36]	@ (8001918 <HAL_TIM_Base_MspInit+0x3c>)
 80018f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018f6:	4a08      	ldr	r2, [pc, #32]	@ (8001918 <HAL_TIM_Base_MspInit+0x3c>)
 80018f8:	f043 0301 	orr.w	r3, r3, #1
 80018fc:	6413      	str	r3, [r2, #64]	@ 0x40
 80018fe:	4b06      	ldr	r3, [pc, #24]	@ (8001918 <HAL_TIM_Base_MspInit+0x3c>)
 8001900:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001902:	f003 0301 	and.w	r3, r3, #1
 8001906:	60fb      	str	r3, [r7, #12]
 8001908:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 800190a:	bf00      	nop
 800190c:	3714      	adds	r7, #20
 800190e:	46bd      	mov	sp, r7
 8001910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001914:	4770      	bx	lr
 8001916:	bf00      	nop
 8001918:	40023800 	.word	0x40023800

0800191c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b08a      	sub	sp, #40	@ 0x28
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001924:	f107 0314 	add.w	r3, r7, #20
 8001928:	2200      	movs	r2, #0
 800192a:	601a      	str	r2, [r3, #0]
 800192c:	605a      	str	r2, [r3, #4]
 800192e:	609a      	str	r2, [r3, #8]
 8001930:	60da      	str	r2, [r3, #12]
 8001932:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	4a19      	ldr	r2, [pc, #100]	@ (80019a0 <HAL_UART_MspInit+0x84>)
 800193a:	4293      	cmp	r3, r2
 800193c:	d12b      	bne.n	8001996 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800193e:	2300      	movs	r3, #0
 8001940:	613b      	str	r3, [r7, #16]
 8001942:	4b18      	ldr	r3, [pc, #96]	@ (80019a4 <HAL_UART_MspInit+0x88>)
 8001944:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001946:	4a17      	ldr	r2, [pc, #92]	@ (80019a4 <HAL_UART_MspInit+0x88>)
 8001948:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800194c:	6413      	str	r3, [r2, #64]	@ 0x40
 800194e:	4b15      	ldr	r3, [pc, #84]	@ (80019a4 <HAL_UART_MspInit+0x88>)
 8001950:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001952:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001956:	613b      	str	r3, [r7, #16]
 8001958:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800195a:	2300      	movs	r3, #0
 800195c:	60fb      	str	r3, [r7, #12]
 800195e:	4b11      	ldr	r3, [pc, #68]	@ (80019a4 <HAL_UART_MspInit+0x88>)
 8001960:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001962:	4a10      	ldr	r2, [pc, #64]	@ (80019a4 <HAL_UART_MspInit+0x88>)
 8001964:	f043 0301 	orr.w	r3, r3, #1
 8001968:	6313      	str	r3, [r2, #48]	@ 0x30
 800196a:	4b0e      	ldr	r3, [pc, #56]	@ (80019a4 <HAL_UART_MspInit+0x88>)
 800196c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800196e:	f003 0301 	and.w	r3, r3, #1
 8001972:	60fb      	str	r3, [r7, #12]
 8001974:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001976:	230c      	movs	r3, #12
 8001978:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800197a:	2302      	movs	r3, #2
 800197c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800197e:	2300      	movs	r3, #0
 8001980:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001982:	2300      	movs	r3, #0
 8001984:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001986:	2307      	movs	r3, #7
 8001988:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800198a:	f107 0314 	add.w	r3, r7, #20
 800198e:	4619      	mov	r1, r3
 8001990:	4805      	ldr	r0, [pc, #20]	@ (80019a8 <HAL_UART_MspInit+0x8c>)
 8001992:	f000 ff4b 	bl	800282c <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8001996:	bf00      	nop
 8001998:	3728      	adds	r7, #40	@ 0x28
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	40004400 	.word	0x40004400
 80019a4:	40023800 	.word	0x40023800
 80019a8:	40020000 	.word	0x40020000

080019ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019ac:	b480      	push	{r7}
 80019ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80019b0:	bf00      	nop
 80019b2:	e7fd      	b.n	80019b0 <NMI_Handler+0x4>

080019b4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019b4:	b480      	push	{r7}
 80019b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019b8:	bf00      	nop
 80019ba:	e7fd      	b.n	80019b8 <HardFault_Handler+0x4>

080019bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019bc:	b480      	push	{r7}
 80019be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019c0:	bf00      	nop
 80019c2:	e7fd      	b.n	80019c0 <MemManage_Handler+0x4>

080019c4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019c4:	b480      	push	{r7}
 80019c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019c8:	bf00      	nop
 80019ca:	e7fd      	b.n	80019c8 <BusFault_Handler+0x4>

080019cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019cc:	b480      	push	{r7}
 80019ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019d0:	bf00      	nop
 80019d2:	e7fd      	b.n	80019d0 <UsageFault_Handler+0x4>

080019d4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019d4:	b480      	push	{r7}
 80019d6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019d8:	bf00      	nop
 80019da:	46bd      	mov	sp, r7
 80019dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e0:	4770      	bx	lr

080019e2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019e2:	b480      	push	{r7}
 80019e4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019e6:	bf00      	nop
 80019e8:	46bd      	mov	sp, r7
 80019ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ee:	4770      	bx	lr

080019f0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019f0:	b480      	push	{r7}
 80019f2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019f4:	bf00      	nop
 80019f6:	46bd      	mov	sp, r7
 80019f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fc:	4770      	bx	lr

080019fe <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019fe:	b580      	push	{r7, lr}
 8001a00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a02:	f000 f961 	bl	8001cc8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a06:	bf00      	nop
 8001a08:	bd80      	pop	{r7, pc}
	...

08001a0c <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001a10:	4802      	ldr	r0, [pc, #8]	@ (8001a1c <ADC_IRQHandler+0x10>)
 8001a12:	f000 fa9f 	bl	8001f54 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001a16:	bf00      	nop
 8001a18:	bd80      	pop	{r7, pc}
 8001a1a:	bf00      	nop
 8001a1c:	2000022c 	.word	0x2000022c

08001a20 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a20:	b480      	push	{r7}
 8001a22:	af00      	add	r7, sp, #0
  return 1;
 8001a24:	2301      	movs	r3, #1
}
 8001a26:	4618      	mov	r0, r3
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2e:	4770      	bx	lr

08001a30 <_kill>:

int _kill(int pid, int sig)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b082      	sub	sp, #8
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
 8001a38:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a3a:	f003 f8db 	bl	8004bf4 <__errno>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	2216      	movs	r2, #22
 8001a42:	601a      	str	r2, [r3, #0]
  return -1;
 8001a44:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a48:	4618      	mov	r0, r3
 8001a4a:	3708      	adds	r7, #8
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bd80      	pop	{r7, pc}

08001a50 <_exit>:

void _exit (int status)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b082      	sub	sp, #8
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001a58:	f04f 31ff 	mov.w	r1, #4294967295
 8001a5c:	6878      	ldr	r0, [r7, #4]
 8001a5e:	f7ff ffe7 	bl	8001a30 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a62:	bf00      	nop
 8001a64:	e7fd      	b.n	8001a62 <_exit+0x12>

08001a66 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a66:	b580      	push	{r7, lr}
 8001a68:	b086      	sub	sp, #24
 8001a6a:	af00      	add	r7, sp, #0
 8001a6c:	60f8      	str	r0, [r7, #12]
 8001a6e:	60b9      	str	r1, [r7, #8]
 8001a70:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a72:	2300      	movs	r3, #0
 8001a74:	617b      	str	r3, [r7, #20]
 8001a76:	e00a      	b.n	8001a8e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a78:	f3af 8000 	nop.w
 8001a7c:	4601      	mov	r1, r0
 8001a7e:	68bb      	ldr	r3, [r7, #8]
 8001a80:	1c5a      	adds	r2, r3, #1
 8001a82:	60ba      	str	r2, [r7, #8]
 8001a84:	b2ca      	uxtb	r2, r1
 8001a86:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a88:	697b      	ldr	r3, [r7, #20]
 8001a8a:	3301      	adds	r3, #1
 8001a8c:	617b      	str	r3, [r7, #20]
 8001a8e:	697a      	ldr	r2, [r7, #20]
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	429a      	cmp	r2, r3
 8001a94:	dbf0      	blt.n	8001a78 <_read+0x12>
  }

  return len;
 8001a96:	687b      	ldr	r3, [r7, #4]
}
 8001a98:	4618      	mov	r0, r3
 8001a9a:	3718      	adds	r7, #24
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	bd80      	pop	{r7, pc}

08001aa0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b086      	sub	sp, #24
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	60f8      	str	r0, [r7, #12]
 8001aa8:	60b9      	str	r1, [r7, #8]
 8001aaa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001aac:	2300      	movs	r3, #0
 8001aae:	617b      	str	r3, [r7, #20]
 8001ab0:	e009      	b.n	8001ac6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001ab2:	68bb      	ldr	r3, [r7, #8]
 8001ab4:	1c5a      	adds	r2, r3, #1
 8001ab6:	60ba      	str	r2, [r7, #8]
 8001ab8:	781b      	ldrb	r3, [r3, #0]
 8001aba:	4618      	mov	r0, r3
 8001abc:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ac0:	697b      	ldr	r3, [r7, #20]
 8001ac2:	3301      	adds	r3, #1
 8001ac4:	617b      	str	r3, [r7, #20]
 8001ac6:	697a      	ldr	r2, [r7, #20]
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	429a      	cmp	r2, r3
 8001acc:	dbf1      	blt.n	8001ab2 <_write+0x12>
  }
  return len;
 8001ace:	687b      	ldr	r3, [r7, #4]
}
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	3718      	adds	r7, #24
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	bd80      	pop	{r7, pc}

08001ad8 <_close>:

int _close(int file)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	b083      	sub	sp, #12
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001ae0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	370c      	adds	r7, #12
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aee:	4770      	bx	lr

08001af0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001af0:	b480      	push	{r7}
 8001af2:	b083      	sub	sp, #12
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
 8001af8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001afa:	683b      	ldr	r3, [r7, #0]
 8001afc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001b00:	605a      	str	r2, [r3, #4]
  return 0;
 8001b02:	2300      	movs	r3, #0
}
 8001b04:	4618      	mov	r0, r3
 8001b06:	370c      	adds	r7, #12
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0e:	4770      	bx	lr

08001b10 <_isatty>:

int _isatty(int file)
{
 8001b10:	b480      	push	{r7}
 8001b12:	b083      	sub	sp, #12
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b18:	2301      	movs	r3, #1
}
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	370c      	adds	r7, #12
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b24:	4770      	bx	lr

08001b26 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b26:	b480      	push	{r7}
 8001b28:	b085      	sub	sp, #20
 8001b2a:	af00      	add	r7, sp, #0
 8001b2c:	60f8      	str	r0, [r7, #12]
 8001b2e:	60b9      	str	r1, [r7, #8]
 8001b30:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b32:	2300      	movs	r3, #0
}
 8001b34:	4618      	mov	r0, r3
 8001b36:	3714      	adds	r7, #20
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3e:	4770      	bx	lr

08001b40 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b086      	sub	sp, #24
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b48:	4a14      	ldr	r2, [pc, #80]	@ (8001b9c <_sbrk+0x5c>)
 8001b4a:	4b15      	ldr	r3, [pc, #84]	@ (8001ba0 <_sbrk+0x60>)
 8001b4c:	1ad3      	subs	r3, r2, r3
 8001b4e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b50:	697b      	ldr	r3, [r7, #20]
 8001b52:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b54:	4b13      	ldr	r3, [pc, #76]	@ (8001ba4 <_sbrk+0x64>)
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d102      	bne.n	8001b62 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b5c:	4b11      	ldr	r3, [pc, #68]	@ (8001ba4 <_sbrk+0x64>)
 8001b5e:	4a12      	ldr	r2, [pc, #72]	@ (8001ba8 <_sbrk+0x68>)
 8001b60:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b62:	4b10      	ldr	r3, [pc, #64]	@ (8001ba4 <_sbrk+0x64>)
 8001b64:	681a      	ldr	r2, [r3, #0]
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	4413      	add	r3, r2
 8001b6a:	693a      	ldr	r2, [r7, #16]
 8001b6c:	429a      	cmp	r2, r3
 8001b6e:	d207      	bcs.n	8001b80 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b70:	f003 f840 	bl	8004bf4 <__errno>
 8001b74:	4603      	mov	r3, r0
 8001b76:	220c      	movs	r2, #12
 8001b78:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b7a:	f04f 33ff 	mov.w	r3, #4294967295
 8001b7e:	e009      	b.n	8001b94 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b80:	4b08      	ldr	r3, [pc, #32]	@ (8001ba4 <_sbrk+0x64>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b86:	4b07      	ldr	r3, [pc, #28]	@ (8001ba4 <_sbrk+0x64>)
 8001b88:	681a      	ldr	r2, [r3, #0]
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	4413      	add	r3, r2
 8001b8e:	4a05      	ldr	r2, [pc, #20]	@ (8001ba4 <_sbrk+0x64>)
 8001b90:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b92:	68fb      	ldr	r3, [r7, #12]
}
 8001b94:	4618      	mov	r0, r3
 8001b96:	3718      	adds	r7, #24
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	bd80      	pop	{r7, pc}
 8001b9c:	20018000 	.word	0x20018000
 8001ba0:	00000400 	.word	0x00000400
 8001ba4:	20000304 	.word	0x20000304
 8001ba8:	20000458 	.word	0x20000458

08001bac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001bac:	b480      	push	{r7}
 8001bae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001bb0:	4b06      	ldr	r3, [pc, #24]	@ (8001bcc <SystemInit+0x20>)
 8001bb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001bb6:	4a05      	ldr	r2, [pc, #20]	@ (8001bcc <SystemInit+0x20>)
 8001bb8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001bbc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bc0:	bf00      	nop
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc8:	4770      	bx	lr
 8001bca:	bf00      	nop
 8001bcc:	e000ed00 	.word	0xe000ed00

08001bd0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001bd0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001c08 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001bd4:	f7ff ffea 	bl	8001bac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001bd8:	480c      	ldr	r0, [pc, #48]	@ (8001c0c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001bda:	490d      	ldr	r1, [pc, #52]	@ (8001c10 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001bdc:	4a0d      	ldr	r2, [pc, #52]	@ (8001c14 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001bde:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001be0:	e002      	b.n	8001be8 <LoopCopyDataInit>

08001be2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001be2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001be4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001be6:	3304      	adds	r3, #4

08001be8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001be8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bec:	d3f9      	bcc.n	8001be2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bee:	4a0a      	ldr	r2, [pc, #40]	@ (8001c18 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001bf0:	4c0a      	ldr	r4, [pc, #40]	@ (8001c1c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001bf2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001bf4:	e001      	b.n	8001bfa <LoopFillZerobss>

08001bf6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001bf6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001bf8:	3204      	adds	r2, #4

08001bfa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001bfa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001bfc:	d3fb      	bcc.n	8001bf6 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8001bfe:	f002 ffff 	bl	8004c00 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c02:	f7ff fc17 	bl	8001434 <main>
  bx  lr    
 8001c06:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001c08:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001c0c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c10:	200001fc 	.word	0x200001fc
  ldr r2, =_sidata
 8001c14:	080070a8 	.word	0x080070a8
  ldr r2, =_sbss
 8001c18:	200001fc 	.word	0x200001fc
  ldr r4, =_ebss
 8001c1c:	20000458 	.word	0x20000458

08001c20 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c20:	e7fe      	b.n	8001c20 <DMA1_Stream0_IRQHandler>
	...

08001c24 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001c28:	4b0e      	ldr	r3, [pc, #56]	@ (8001c64 <HAL_Init+0x40>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	4a0d      	ldr	r2, [pc, #52]	@ (8001c64 <HAL_Init+0x40>)
 8001c2e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001c32:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001c34:	4b0b      	ldr	r3, [pc, #44]	@ (8001c64 <HAL_Init+0x40>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	4a0a      	ldr	r2, [pc, #40]	@ (8001c64 <HAL_Init+0x40>)
 8001c3a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001c3e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c40:	4b08      	ldr	r3, [pc, #32]	@ (8001c64 <HAL_Init+0x40>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	4a07      	ldr	r2, [pc, #28]	@ (8001c64 <HAL_Init+0x40>)
 8001c46:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c4a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c4c:	2003      	movs	r0, #3
 8001c4e:	f000 fdab 	bl	80027a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c52:	2000      	movs	r0, #0
 8001c54:	f000 f808 	bl	8001c68 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c58:	f7ff fdcc 	bl	80017f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c5c:	2300      	movs	r3, #0
}
 8001c5e:	4618      	mov	r0, r3
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop
 8001c64:	40023c00 	.word	0x40023c00

08001c68 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b082      	sub	sp, #8
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c70:	4b12      	ldr	r3, [pc, #72]	@ (8001cbc <HAL_InitTick+0x54>)
 8001c72:	681a      	ldr	r2, [r3, #0]
 8001c74:	4b12      	ldr	r3, [pc, #72]	@ (8001cc0 <HAL_InitTick+0x58>)
 8001c76:	781b      	ldrb	r3, [r3, #0]
 8001c78:	4619      	mov	r1, r3
 8001c7a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c7e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c82:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c86:	4618      	mov	r0, r3
 8001c88:	f000 fdc3 	bl	8002812 <HAL_SYSTICK_Config>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d001      	beq.n	8001c96 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c92:	2301      	movs	r3, #1
 8001c94:	e00e      	b.n	8001cb4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	2b0f      	cmp	r3, #15
 8001c9a:	d80a      	bhi.n	8001cb2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	6879      	ldr	r1, [r7, #4]
 8001ca0:	f04f 30ff 	mov.w	r0, #4294967295
 8001ca4:	f000 fd8b 	bl	80027be <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ca8:	4a06      	ldr	r2, [pc, #24]	@ (8001cc4 <HAL_InitTick+0x5c>)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	e000      	b.n	8001cb4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001cb2:	2301      	movs	r3, #1
}
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	3708      	adds	r7, #8
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	bd80      	pop	{r7, pc}
 8001cbc:	20000028 	.word	0x20000028
 8001cc0:	20000030 	.word	0x20000030
 8001cc4:	2000002c 	.word	0x2000002c

08001cc8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ccc:	4b06      	ldr	r3, [pc, #24]	@ (8001ce8 <HAL_IncTick+0x20>)
 8001cce:	781b      	ldrb	r3, [r3, #0]
 8001cd0:	461a      	mov	r2, r3
 8001cd2:	4b06      	ldr	r3, [pc, #24]	@ (8001cec <HAL_IncTick+0x24>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	4413      	add	r3, r2
 8001cd8:	4a04      	ldr	r2, [pc, #16]	@ (8001cec <HAL_IncTick+0x24>)
 8001cda:	6013      	str	r3, [r2, #0]
}
 8001cdc:	bf00      	nop
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce4:	4770      	bx	lr
 8001ce6:	bf00      	nop
 8001ce8:	20000030 	.word	0x20000030
 8001cec:	20000308 	.word	0x20000308

08001cf0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	af00      	add	r7, sp, #0
  return uwTick;
 8001cf4:	4b03      	ldr	r3, [pc, #12]	@ (8001d04 <HAL_GetTick+0x14>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
}
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d00:	4770      	bx	lr
 8001d02:	bf00      	nop
 8001d04:	20000308 	.word	0x20000308

08001d08 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b084      	sub	sp, #16
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d10:	f7ff ffee 	bl	8001cf0 <HAL_GetTick>
 8001d14:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d20:	d005      	beq.n	8001d2e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d22:	4b0a      	ldr	r3, [pc, #40]	@ (8001d4c <HAL_Delay+0x44>)
 8001d24:	781b      	ldrb	r3, [r3, #0]
 8001d26:	461a      	mov	r2, r3
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	4413      	add	r3, r2
 8001d2c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001d2e:	bf00      	nop
 8001d30:	f7ff ffde 	bl	8001cf0 <HAL_GetTick>
 8001d34:	4602      	mov	r2, r0
 8001d36:	68bb      	ldr	r3, [r7, #8]
 8001d38:	1ad3      	subs	r3, r2, r3
 8001d3a:	68fa      	ldr	r2, [r7, #12]
 8001d3c:	429a      	cmp	r2, r3
 8001d3e:	d8f7      	bhi.n	8001d30 <HAL_Delay+0x28>
  {
  }
}
 8001d40:	bf00      	nop
 8001d42:	bf00      	nop
 8001d44:	3710      	adds	r7, #16
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bd80      	pop	{r7, pc}
 8001d4a:	bf00      	nop
 8001d4c:	20000030 	.word	0x20000030

08001d50 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b084      	sub	sp, #16
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d101      	bne.n	8001d66 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001d62:	2301      	movs	r3, #1
 8001d64:	e033      	b.n	8001dce <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d109      	bne.n	8001d82 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001d6e:	6878      	ldr	r0, [r7, #4]
 8001d70:	f7ff fd68 	bl	8001844 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	2200      	movs	r2, #0
 8001d78:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d86:	f003 0310 	and.w	r3, r3, #16
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d118      	bne.n	8001dc0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d92:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001d96:	f023 0302 	bic.w	r3, r3, #2
 8001d9a:	f043 0202 	orr.w	r2, r3, #2
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001da2:	6878      	ldr	r0, [r7, #4]
 8001da4:	f000 fb2a 	bl	80023fc <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	2200      	movs	r2, #0
 8001dac:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001db2:	f023 0303 	bic.w	r3, r3, #3
 8001db6:	f043 0201 	orr.w	r2, r3, #1
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	641a      	str	r2, [r3, #64]	@ 0x40
 8001dbe:	e001      	b.n	8001dc4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001dc0:	2301      	movs	r3, #1
 8001dc2:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001dcc:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dce:	4618      	mov	r0, r3
 8001dd0:	3710      	adds	r7, #16
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bd80      	pop	{r7, pc}
	...

08001dd8 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	b085      	sub	sp, #20
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001de0:	2300      	movs	r3, #0
 8001de2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001dea:	2b01      	cmp	r3, #1
 8001dec:	d101      	bne.n	8001df2 <HAL_ADC_Start_IT+0x1a>
 8001dee:	2302      	movs	r3, #2
 8001df0:	e0a1      	b.n	8001f36 <HAL_ADC_Start_IT+0x15e>
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	2201      	movs	r2, #1
 8001df6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	689b      	ldr	r3, [r3, #8]
 8001e00:	f003 0301 	and.w	r3, r3, #1
 8001e04:	2b01      	cmp	r3, #1
 8001e06:	d018      	beq.n	8001e3a <HAL_ADC_Start_IT+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	689a      	ldr	r2, [r3, #8]
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f042 0201 	orr.w	r2, r2, #1
 8001e16:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001e18:	4b4a      	ldr	r3, [pc, #296]	@ (8001f44 <HAL_ADC_Start_IT+0x16c>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4a4a      	ldr	r2, [pc, #296]	@ (8001f48 <HAL_ADC_Start_IT+0x170>)
 8001e1e:	fba2 2303 	umull	r2, r3, r2, r3
 8001e22:	0c9a      	lsrs	r2, r3, #18
 8001e24:	4613      	mov	r3, r2
 8001e26:	005b      	lsls	r3, r3, #1
 8001e28:	4413      	add	r3, r2
 8001e2a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001e2c:	e002      	b.n	8001e34 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 8001e2e:	68bb      	ldr	r3, [r7, #8]
 8001e30:	3b01      	subs	r3, #1
 8001e32:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001e34:	68bb      	ldr	r3, [r7, #8]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d1f9      	bne.n	8001e2e <HAL_ADC_Start_IT+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	689b      	ldr	r3, [r3, #8]
 8001e40:	f003 0301 	and.w	r3, r3, #1
 8001e44:	2b01      	cmp	r3, #1
 8001e46:	d169      	bne.n	8001f1c <HAL_ADC_Start_IT+0x144>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e4c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001e50:	f023 0301 	bic.w	r3, r3, #1
 8001e54:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	685b      	ldr	r3, [r3, #4]
 8001e62:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d007      	beq.n	8001e7a <HAL_ADC_Start_IT+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e6e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001e72:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e7e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001e82:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001e86:	d106      	bne.n	8001e96 <HAL_ADC_Start_IT+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e8c:	f023 0206 	bic.w	r2, r3, #6
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	645a      	str	r2, [r3, #68]	@ 0x44
 8001e94:	e002      	b.n	8001e9c <HAL_ADC_Start_IT+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	2200      	movs	r2, #0
 8001e9a:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001ea4:	4b29      	ldr	r3, [pc, #164]	@ (8001f4c <HAL_ADC_Start_IT+0x174>)
 8001ea6:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001eb0:	601a      	str	r2, [r3, #0]

    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	685b      	ldr	r3, [r3, #4]
 8001eb8:	687a      	ldr	r2, [r7, #4]
 8001eba:	6812      	ldr	r2, [r2, #0]
 8001ebc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001ec0:	f043 0320 	orr.w	r3, r3, #32
 8001ec4:	6053      	str	r3, [r2, #4]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	685b      	ldr	r3, [r3, #4]
 8001eca:	f003 031f 	and.w	r3, r3, #31
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d10f      	bne.n	8001ef2 <HAL_ADC_Start_IT+0x11a>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	689b      	ldr	r3, [r3, #8]
 8001ed8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d129      	bne.n	8001f34 <HAL_ADC_Start_IT+0x15c>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	689a      	ldr	r2, [r3, #8]
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001eee:	609a      	str	r2, [r3, #8]
 8001ef0:	e020      	b.n	8001f34 <HAL_ADC_Start_IT+0x15c>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	4a16      	ldr	r2, [pc, #88]	@ (8001f50 <HAL_ADC_Start_IT+0x178>)
 8001ef8:	4293      	cmp	r3, r2
 8001efa:	d11b      	bne.n	8001f34 <HAL_ADC_Start_IT+0x15c>
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	689b      	ldr	r3, [r3, #8]
 8001f02:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d114      	bne.n	8001f34 <HAL_ADC_Start_IT+0x15c>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	689a      	ldr	r2, [r3, #8]
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001f18:	609a      	str	r2, [r3, #8]
 8001f1a:	e00b      	b.n	8001f34 <HAL_ADC_Start_IT+0x15c>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f20:	f043 0210 	orr.w	r2, r3, #16
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f2c:	f043 0201 	orr.w	r2, r3, #1
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8001f34:	2300      	movs	r3, #0
}
 8001f36:	4618      	mov	r0, r3
 8001f38:	3714      	adds	r7, #20
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f40:	4770      	bx	lr
 8001f42:	bf00      	nop
 8001f44:	20000028 	.word	0x20000028
 8001f48:	431bde83 	.word	0x431bde83
 8001f4c:	40012300 	.word	0x40012300
 8001f50:	40012000 	.word	0x40012000

08001f54 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b086      	sub	sp, #24
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	617b      	str	r3, [r7, #20]
 8001f60:	2300      	movs	r3, #0
 8001f62:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	685b      	ldr	r3, [r3, #4]
 8001f72:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	f003 0302 	and.w	r3, r3, #2
 8001f7a:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8001f7c:	68bb      	ldr	r3, [r7, #8]
 8001f7e:	f003 0320 	and.w	r3, r3, #32
 8001f82:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8001f84:	697b      	ldr	r3, [r7, #20]
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d049      	beq.n	800201e <HAL_ADC_IRQHandler+0xca>
 8001f8a:	693b      	ldr	r3, [r7, #16]
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d046      	beq.n	800201e <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f94:	f003 0310 	and.w	r3, r3, #16
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d105      	bne.n	8001fa8 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fa0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	689b      	ldr	r3, [r3, #8]
 8001fae:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d12b      	bne.n	800200e <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d127      	bne.n	800200e <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fc4:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d006      	beq.n	8001fda <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	689b      	ldr	r3, [r3, #8]
 8001fd2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d119      	bne.n	800200e <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	685a      	ldr	r2, [r3, #4]
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f022 0220 	bic.w	r2, r2, #32
 8001fe8:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fee:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ffa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d105      	bne.n	800200e <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002006:	f043 0201 	orr.w	r2, r3, #1
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800200e:	6878      	ldr	r0, [r7, #4]
 8002010:	f7ff f9b6 	bl	8001380 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f06f 0212 	mvn.w	r2, #18
 800201c:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	f003 0304 	and.w	r3, r3, #4
 8002024:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8002026:	68bb      	ldr	r3, [r7, #8]
 8002028:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800202c:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 800202e:	697b      	ldr	r3, [r7, #20]
 8002030:	2b00      	cmp	r3, #0
 8002032:	d057      	beq.n	80020e4 <HAL_ADC_IRQHandler+0x190>
 8002034:	693b      	ldr	r3, [r7, #16]
 8002036:	2b00      	cmp	r3, #0
 8002038:	d054      	beq.n	80020e4 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800203e:	f003 0310 	and.w	r3, r3, #16
 8002042:	2b00      	cmp	r3, #0
 8002044:	d105      	bne.n	8002052 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800204a:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	689b      	ldr	r3, [r3, #8]
 8002058:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800205c:	2b00      	cmp	r3, #0
 800205e:	d139      	bne.n	80020d4 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002066:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800206a:	2b00      	cmp	r3, #0
 800206c:	d006      	beq.n	800207c <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	689b      	ldr	r3, [r3, #8]
 8002074:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002078:	2b00      	cmp	r3, #0
 800207a:	d12b      	bne.n	80020d4 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	685b      	ldr	r3, [r3, #4]
 8002082:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002086:	2b00      	cmp	r3, #0
 8002088:	d124      	bne.n	80020d4 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	689b      	ldr	r3, [r3, #8]
 8002090:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002094:	2b00      	cmp	r3, #0
 8002096:	d11d      	bne.n	80020d4 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800209c:	2b00      	cmp	r3, #0
 800209e:	d119      	bne.n	80020d4 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	685a      	ldr	r2, [r3, #4]
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80020ae:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020b4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d105      	bne.n	80020d4 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020cc:	f043 0201 	orr.w	r2, r3, #1
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80020d4:	6878      	ldr	r0, [r7, #4]
 80020d6:	f000 fa8d 	bl	80025f4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f06f 020c 	mvn.w	r2, #12
 80020e2:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	f003 0301 	and.w	r3, r3, #1
 80020ea:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 80020ec:	68bb      	ldr	r3, [r7, #8]
 80020ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80020f2:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 80020f4:	697b      	ldr	r3, [r7, #20]
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d017      	beq.n	800212a <HAL_ADC_IRQHandler+0x1d6>
 80020fa:	693b      	ldr	r3, [r7, #16]
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d014      	beq.n	800212a <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f003 0301 	and.w	r3, r3, #1
 800210a:	2b01      	cmp	r3, #1
 800210c:	d10d      	bne.n	800212a <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002112:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800211a:	6878      	ldr	r0, [r7, #4]
 800211c:	f000 f837 	bl	800218e <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f06f 0201 	mvn.w	r2, #1
 8002128:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	f003 0320 	and.w	r3, r3, #32
 8002130:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8002132:	68bb      	ldr	r3, [r7, #8]
 8002134:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002138:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 800213a:	697b      	ldr	r3, [r7, #20]
 800213c:	2b00      	cmp	r3, #0
 800213e:	d015      	beq.n	800216c <HAL_ADC_IRQHandler+0x218>
 8002140:	693b      	ldr	r3, [r7, #16]
 8002142:	2b00      	cmp	r3, #0
 8002144:	d012      	beq.n	800216c <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800214a:	f043 0202 	orr.w	r2, r3, #2
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f06f 0220 	mvn.w	r2, #32
 800215a:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 800215c:	6878      	ldr	r0, [r7, #4]
 800215e:	f000 f820 	bl	80021a2 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f06f 0220 	mvn.w	r2, #32
 800216a:	601a      	str	r2, [r3, #0]
  }
}
 800216c:	bf00      	nop
 800216e:	3718      	adds	r7, #24
 8002170:	46bd      	mov	sp, r7
 8002172:	bd80      	pop	{r7, pc}

08002174 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002174:	b480      	push	{r7}
 8002176:	b083      	sub	sp, #12
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002182:	4618      	mov	r0, r3
 8002184:	370c      	adds	r7, #12
 8002186:	46bd      	mov	sp, r7
 8002188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218c:	4770      	bx	lr

0800218e <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 800218e:	b480      	push	{r7}
 8002190:	b083      	sub	sp, #12
 8002192:	af00      	add	r7, sp, #0
 8002194:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002196:	bf00      	nop
 8002198:	370c      	adds	r7, #12
 800219a:	46bd      	mov	sp, r7
 800219c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a0:	4770      	bx	lr

080021a2 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80021a2:	b480      	push	{r7}
 80021a4:	b083      	sub	sp, #12
 80021a6:	af00      	add	r7, sp, #0
 80021a8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80021aa:	bf00      	nop
 80021ac:	370c      	adds	r7, #12
 80021ae:	46bd      	mov	sp, r7
 80021b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b4:	4770      	bx	lr
	...

080021b8 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80021b8:	b480      	push	{r7}
 80021ba:	b085      	sub	sp, #20
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
 80021c0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80021c2:	2300      	movs	r3, #0
 80021c4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80021cc:	2b01      	cmp	r3, #1
 80021ce:	d101      	bne.n	80021d4 <HAL_ADC_ConfigChannel+0x1c>
 80021d0:	2302      	movs	r3, #2
 80021d2:	e105      	b.n	80023e0 <HAL_ADC_ConfigChannel+0x228>
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	2201      	movs	r2, #1
 80021d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	2b09      	cmp	r3, #9
 80021e2:	d925      	bls.n	8002230 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	68d9      	ldr	r1, [r3, #12]
 80021ea:	683b      	ldr	r3, [r7, #0]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	b29b      	uxth	r3, r3
 80021f0:	461a      	mov	r2, r3
 80021f2:	4613      	mov	r3, r2
 80021f4:	005b      	lsls	r3, r3, #1
 80021f6:	4413      	add	r3, r2
 80021f8:	3b1e      	subs	r3, #30
 80021fa:	2207      	movs	r2, #7
 80021fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002200:	43da      	mvns	r2, r3
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	400a      	ands	r2, r1
 8002208:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	68d9      	ldr	r1, [r3, #12]
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	689a      	ldr	r2, [r3, #8]
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	b29b      	uxth	r3, r3
 800221a:	4618      	mov	r0, r3
 800221c:	4603      	mov	r3, r0
 800221e:	005b      	lsls	r3, r3, #1
 8002220:	4403      	add	r3, r0
 8002222:	3b1e      	subs	r3, #30
 8002224:	409a      	lsls	r2, r3
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	430a      	orrs	r2, r1
 800222c:	60da      	str	r2, [r3, #12]
 800222e:	e022      	b.n	8002276 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	6919      	ldr	r1, [r3, #16]
 8002236:	683b      	ldr	r3, [r7, #0]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	b29b      	uxth	r3, r3
 800223c:	461a      	mov	r2, r3
 800223e:	4613      	mov	r3, r2
 8002240:	005b      	lsls	r3, r3, #1
 8002242:	4413      	add	r3, r2
 8002244:	2207      	movs	r2, #7
 8002246:	fa02 f303 	lsl.w	r3, r2, r3
 800224a:	43da      	mvns	r2, r3
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	400a      	ands	r2, r1
 8002252:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	6919      	ldr	r1, [r3, #16]
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	689a      	ldr	r2, [r3, #8]
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	b29b      	uxth	r3, r3
 8002264:	4618      	mov	r0, r3
 8002266:	4603      	mov	r3, r0
 8002268:	005b      	lsls	r3, r3, #1
 800226a:	4403      	add	r3, r0
 800226c:	409a      	lsls	r2, r3
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	430a      	orrs	r2, r1
 8002274:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	685b      	ldr	r3, [r3, #4]
 800227a:	2b06      	cmp	r3, #6
 800227c:	d824      	bhi.n	80022c8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	685a      	ldr	r2, [r3, #4]
 8002288:	4613      	mov	r3, r2
 800228a:	009b      	lsls	r3, r3, #2
 800228c:	4413      	add	r3, r2
 800228e:	3b05      	subs	r3, #5
 8002290:	221f      	movs	r2, #31
 8002292:	fa02 f303 	lsl.w	r3, r2, r3
 8002296:	43da      	mvns	r2, r3
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	400a      	ands	r2, r1
 800229e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	b29b      	uxth	r3, r3
 80022ac:	4618      	mov	r0, r3
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	685a      	ldr	r2, [r3, #4]
 80022b2:	4613      	mov	r3, r2
 80022b4:	009b      	lsls	r3, r3, #2
 80022b6:	4413      	add	r3, r2
 80022b8:	3b05      	subs	r3, #5
 80022ba:	fa00 f203 	lsl.w	r2, r0, r3
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	430a      	orrs	r2, r1
 80022c4:	635a      	str	r2, [r3, #52]	@ 0x34
 80022c6:	e04c      	b.n	8002362 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	685b      	ldr	r3, [r3, #4]
 80022cc:	2b0c      	cmp	r3, #12
 80022ce:	d824      	bhi.n	800231a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	685a      	ldr	r2, [r3, #4]
 80022da:	4613      	mov	r3, r2
 80022dc:	009b      	lsls	r3, r3, #2
 80022de:	4413      	add	r3, r2
 80022e0:	3b23      	subs	r3, #35	@ 0x23
 80022e2:	221f      	movs	r2, #31
 80022e4:	fa02 f303 	lsl.w	r3, r2, r3
 80022e8:	43da      	mvns	r2, r3
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	400a      	ands	r2, r1
 80022f0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	b29b      	uxth	r3, r3
 80022fe:	4618      	mov	r0, r3
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	685a      	ldr	r2, [r3, #4]
 8002304:	4613      	mov	r3, r2
 8002306:	009b      	lsls	r3, r3, #2
 8002308:	4413      	add	r3, r2
 800230a:	3b23      	subs	r3, #35	@ 0x23
 800230c:	fa00 f203 	lsl.w	r2, r0, r3
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	430a      	orrs	r2, r1
 8002316:	631a      	str	r2, [r3, #48]	@ 0x30
 8002318:	e023      	b.n	8002362 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	685a      	ldr	r2, [r3, #4]
 8002324:	4613      	mov	r3, r2
 8002326:	009b      	lsls	r3, r3, #2
 8002328:	4413      	add	r3, r2
 800232a:	3b41      	subs	r3, #65	@ 0x41
 800232c:	221f      	movs	r2, #31
 800232e:	fa02 f303 	lsl.w	r3, r2, r3
 8002332:	43da      	mvns	r2, r3
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	400a      	ands	r2, r1
 800233a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	b29b      	uxth	r3, r3
 8002348:	4618      	mov	r0, r3
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	685a      	ldr	r2, [r3, #4]
 800234e:	4613      	mov	r3, r2
 8002350:	009b      	lsls	r3, r3, #2
 8002352:	4413      	add	r3, r2
 8002354:	3b41      	subs	r3, #65	@ 0x41
 8002356:	fa00 f203 	lsl.w	r2, r0, r3
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	430a      	orrs	r2, r1
 8002360:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002362:	4b22      	ldr	r3, [pc, #136]	@ (80023ec <HAL_ADC_ConfigChannel+0x234>)
 8002364:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	4a21      	ldr	r2, [pc, #132]	@ (80023f0 <HAL_ADC_ConfigChannel+0x238>)
 800236c:	4293      	cmp	r3, r2
 800236e:	d109      	bne.n	8002384 <HAL_ADC_ConfigChannel+0x1cc>
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	2b12      	cmp	r3, #18
 8002376:	d105      	bne.n	8002384 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	4a19      	ldr	r2, [pc, #100]	@ (80023f0 <HAL_ADC_ConfigChannel+0x238>)
 800238a:	4293      	cmp	r3, r2
 800238c:	d123      	bne.n	80023d6 <HAL_ADC_ConfigChannel+0x21e>
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	2b10      	cmp	r3, #16
 8002394:	d003      	beq.n	800239e <HAL_ADC_ConfigChannel+0x1e6>
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	2b11      	cmp	r3, #17
 800239c:	d11b      	bne.n	80023d6 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	685b      	ldr	r3, [r3, #4]
 80023a2:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80023aa:	683b      	ldr	r3, [r7, #0]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	2b10      	cmp	r3, #16
 80023b0:	d111      	bne.n	80023d6 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80023b2:	4b10      	ldr	r3, [pc, #64]	@ (80023f4 <HAL_ADC_ConfigChannel+0x23c>)
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	4a10      	ldr	r2, [pc, #64]	@ (80023f8 <HAL_ADC_ConfigChannel+0x240>)
 80023b8:	fba2 2303 	umull	r2, r3, r2, r3
 80023bc:	0c9a      	lsrs	r2, r3, #18
 80023be:	4613      	mov	r3, r2
 80023c0:	009b      	lsls	r3, r3, #2
 80023c2:	4413      	add	r3, r2
 80023c4:	005b      	lsls	r3, r3, #1
 80023c6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80023c8:	e002      	b.n	80023d0 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80023ca:	68bb      	ldr	r3, [r7, #8]
 80023cc:	3b01      	subs	r3, #1
 80023ce:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80023d0:	68bb      	ldr	r3, [r7, #8]
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d1f9      	bne.n	80023ca <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	2200      	movs	r2, #0
 80023da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80023de:	2300      	movs	r3, #0
}
 80023e0:	4618      	mov	r0, r3
 80023e2:	3714      	adds	r7, #20
 80023e4:	46bd      	mov	sp, r7
 80023e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ea:	4770      	bx	lr
 80023ec:	40012300 	.word	0x40012300
 80023f0:	40012000 	.word	0x40012000
 80023f4:	20000028 	.word	0x20000028
 80023f8:	431bde83 	.word	0x431bde83

080023fc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80023fc:	b480      	push	{r7}
 80023fe:	b085      	sub	sp, #20
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002404:	4b79      	ldr	r3, [pc, #484]	@ (80025ec <ADC_Init+0x1f0>)
 8002406:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	685b      	ldr	r3, [r3, #4]
 800240c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	685a      	ldr	r2, [r3, #4]
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	685b      	ldr	r3, [r3, #4]
 800241c:	431a      	orrs	r2, r3
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	685a      	ldr	r2, [r3, #4]
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002430:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	6859      	ldr	r1, [r3, #4]
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	691b      	ldr	r3, [r3, #16]
 800243c:	021a      	lsls	r2, r3, #8
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	430a      	orrs	r2, r1
 8002444:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	685a      	ldr	r2, [r3, #4]
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002454:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	6859      	ldr	r1, [r3, #4]
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	689a      	ldr	r2, [r3, #8]
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	430a      	orrs	r2, r1
 8002466:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	689a      	ldr	r2, [r3, #8]
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002476:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	6899      	ldr	r1, [r3, #8]
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	68da      	ldr	r2, [r3, #12]
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	430a      	orrs	r2, r1
 8002488:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800248e:	4a58      	ldr	r2, [pc, #352]	@ (80025f0 <ADC_Init+0x1f4>)
 8002490:	4293      	cmp	r3, r2
 8002492:	d022      	beq.n	80024da <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	689a      	ldr	r2, [r3, #8]
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80024a2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	6899      	ldr	r1, [r3, #8]
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	430a      	orrs	r2, r1
 80024b4:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	689a      	ldr	r2, [r3, #8]
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80024c4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	6899      	ldr	r1, [r3, #8]
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	430a      	orrs	r2, r1
 80024d6:	609a      	str	r2, [r3, #8]
 80024d8:	e00f      	b.n	80024fa <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	689a      	ldr	r2, [r3, #8]
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80024e8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	689a      	ldr	r2, [r3, #8]
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80024f8:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	689a      	ldr	r2, [r3, #8]
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f022 0202 	bic.w	r2, r2, #2
 8002508:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	6899      	ldr	r1, [r3, #8]
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	7e1b      	ldrb	r3, [r3, #24]
 8002514:	005a      	lsls	r2, r3, #1
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	430a      	orrs	r2, r1
 800251c:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d01b      	beq.n	8002560 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	685a      	ldr	r2, [r3, #4]
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002536:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	685a      	ldr	r2, [r3, #4]
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002546:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	6859      	ldr	r1, [r3, #4]
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002552:	3b01      	subs	r3, #1
 8002554:	035a      	lsls	r2, r3, #13
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	430a      	orrs	r2, r1
 800255c:	605a      	str	r2, [r3, #4]
 800255e:	e007      	b.n	8002570 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	685a      	ldr	r2, [r3, #4]
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800256e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800257e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	69db      	ldr	r3, [r3, #28]
 800258a:	3b01      	subs	r3, #1
 800258c:	051a      	lsls	r2, r3, #20
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	430a      	orrs	r2, r1
 8002594:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	689a      	ldr	r2, [r3, #8]
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80025a4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	6899      	ldr	r1, [r3, #8]
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80025b2:	025a      	lsls	r2, r3, #9
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	430a      	orrs	r2, r1
 80025ba:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	689a      	ldr	r2, [r3, #8]
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80025ca:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	6899      	ldr	r1, [r3, #8]
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	695b      	ldr	r3, [r3, #20]
 80025d6:	029a      	lsls	r2, r3, #10
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	430a      	orrs	r2, r1
 80025de:	609a      	str	r2, [r3, #8]
}
 80025e0:	bf00      	nop
 80025e2:	3714      	adds	r7, #20
 80025e4:	46bd      	mov	sp, r7
 80025e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ea:	4770      	bx	lr
 80025ec:	40012300 	.word	0x40012300
 80025f0:	0f000001 	.word	0x0f000001

080025f4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80025f4:	b480      	push	{r7}
 80025f6:	b083      	sub	sp, #12
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80025fc:	bf00      	nop
 80025fe:	370c      	adds	r7, #12
 8002600:	46bd      	mov	sp, r7
 8002602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002606:	4770      	bx	lr

08002608 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002608:	b480      	push	{r7}
 800260a:	b085      	sub	sp, #20
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	f003 0307 	and.w	r3, r3, #7
 8002616:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002618:	4b0c      	ldr	r3, [pc, #48]	@ (800264c <__NVIC_SetPriorityGrouping+0x44>)
 800261a:	68db      	ldr	r3, [r3, #12]
 800261c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800261e:	68ba      	ldr	r2, [r7, #8]
 8002620:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002624:	4013      	ands	r3, r2
 8002626:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800262c:	68bb      	ldr	r3, [r7, #8]
 800262e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002630:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002634:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002638:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800263a:	4a04      	ldr	r2, [pc, #16]	@ (800264c <__NVIC_SetPriorityGrouping+0x44>)
 800263c:	68bb      	ldr	r3, [r7, #8]
 800263e:	60d3      	str	r3, [r2, #12]
}
 8002640:	bf00      	nop
 8002642:	3714      	adds	r7, #20
 8002644:	46bd      	mov	sp, r7
 8002646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264a:	4770      	bx	lr
 800264c:	e000ed00 	.word	0xe000ed00

08002650 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002650:	b480      	push	{r7}
 8002652:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002654:	4b04      	ldr	r3, [pc, #16]	@ (8002668 <__NVIC_GetPriorityGrouping+0x18>)
 8002656:	68db      	ldr	r3, [r3, #12]
 8002658:	0a1b      	lsrs	r3, r3, #8
 800265a:	f003 0307 	and.w	r3, r3, #7
}
 800265e:	4618      	mov	r0, r3
 8002660:	46bd      	mov	sp, r7
 8002662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002666:	4770      	bx	lr
 8002668:	e000ed00 	.word	0xe000ed00

0800266c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800266c:	b480      	push	{r7}
 800266e:	b083      	sub	sp, #12
 8002670:	af00      	add	r7, sp, #0
 8002672:	4603      	mov	r3, r0
 8002674:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002676:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800267a:	2b00      	cmp	r3, #0
 800267c:	db0b      	blt.n	8002696 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800267e:	79fb      	ldrb	r3, [r7, #7]
 8002680:	f003 021f 	and.w	r2, r3, #31
 8002684:	4907      	ldr	r1, [pc, #28]	@ (80026a4 <__NVIC_EnableIRQ+0x38>)
 8002686:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800268a:	095b      	lsrs	r3, r3, #5
 800268c:	2001      	movs	r0, #1
 800268e:	fa00 f202 	lsl.w	r2, r0, r2
 8002692:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002696:	bf00      	nop
 8002698:	370c      	adds	r7, #12
 800269a:	46bd      	mov	sp, r7
 800269c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a0:	4770      	bx	lr
 80026a2:	bf00      	nop
 80026a4:	e000e100 	.word	0xe000e100

080026a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80026a8:	b480      	push	{r7}
 80026aa:	b083      	sub	sp, #12
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	4603      	mov	r3, r0
 80026b0:	6039      	str	r1, [r7, #0]
 80026b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	db0a      	blt.n	80026d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	b2da      	uxtb	r2, r3
 80026c0:	490c      	ldr	r1, [pc, #48]	@ (80026f4 <__NVIC_SetPriority+0x4c>)
 80026c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026c6:	0112      	lsls	r2, r2, #4
 80026c8:	b2d2      	uxtb	r2, r2
 80026ca:	440b      	add	r3, r1
 80026cc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80026d0:	e00a      	b.n	80026e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026d2:	683b      	ldr	r3, [r7, #0]
 80026d4:	b2da      	uxtb	r2, r3
 80026d6:	4908      	ldr	r1, [pc, #32]	@ (80026f8 <__NVIC_SetPriority+0x50>)
 80026d8:	79fb      	ldrb	r3, [r7, #7]
 80026da:	f003 030f 	and.w	r3, r3, #15
 80026de:	3b04      	subs	r3, #4
 80026e0:	0112      	lsls	r2, r2, #4
 80026e2:	b2d2      	uxtb	r2, r2
 80026e4:	440b      	add	r3, r1
 80026e6:	761a      	strb	r2, [r3, #24]
}
 80026e8:	bf00      	nop
 80026ea:	370c      	adds	r7, #12
 80026ec:	46bd      	mov	sp, r7
 80026ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f2:	4770      	bx	lr
 80026f4:	e000e100 	.word	0xe000e100
 80026f8:	e000ed00 	.word	0xe000ed00

080026fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026fc:	b480      	push	{r7}
 80026fe:	b089      	sub	sp, #36	@ 0x24
 8002700:	af00      	add	r7, sp, #0
 8002702:	60f8      	str	r0, [r7, #12]
 8002704:	60b9      	str	r1, [r7, #8]
 8002706:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	f003 0307 	and.w	r3, r3, #7
 800270e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002710:	69fb      	ldr	r3, [r7, #28]
 8002712:	f1c3 0307 	rsb	r3, r3, #7
 8002716:	2b04      	cmp	r3, #4
 8002718:	bf28      	it	cs
 800271a:	2304      	movcs	r3, #4
 800271c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800271e:	69fb      	ldr	r3, [r7, #28]
 8002720:	3304      	adds	r3, #4
 8002722:	2b06      	cmp	r3, #6
 8002724:	d902      	bls.n	800272c <NVIC_EncodePriority+0x30>
 8002726:	69fb      	ldr	r3, [r7, #28]
 8002728:	3b03      	subs	r3, #3
 800272a:	e000      	b.n	800272e <NVIC_EncodePriority+0x32>
 800272c:	2300      	movs	r3, #0
 800272e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002730:	f04f 32ff 	mov.w	r2, #4294967295
 8002734:	69bb      	ldr	r3, [r7, #24]
 8002736:	fa02 f303 	lsl.w	r3, r2, r3
 800273a:	43da      	mvns	r2, r3
 800273c:	68bb      	ldr	r3, [r7, #8]
 800273e:	401a      	ands	r2, r3
 8002740:	697b      	ldr	r3, [r7, #20]
 8002742:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002744:	f04f 31ff 	mov.w	r1, #4294967295
 8002748:	697b      	ldr	r3, [r7, #20]
 800274a:	fa01 f303 	lsl.w	r3, r1, r3
 800274e:	43d9      	mvns	r1, r3
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002754:	4313      	orrs	r3, r2
         );
}
 8002756:	4618      	mov	r0, r3
 8002758:	3724      	adds	r7, #36	@ 0x24
 800275a:	46bd      	mov	sp, r7
 800275c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002760:	4770      	bx	lr
	...

08002764 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b082      	sub	sp, #8
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	3b01      	subs	r3, #1
 8002770:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002774:	d301      	bcc.n	800277a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002776:	2301      	movs	r3, #1
 8002778:	e00f      	b.n	800279a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800277a:	4a0a      	ldr	r2, [pc, #40]	@ (80027a4 <SysTick_Config+0x40>)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	3b01      	subs	r3, #1
 8002780:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002782:	210f      	movs	r1, #15
 8002784:	f04f 30ff 	mov.w	r0, #4294967295
 8002788:	f7ff ff8e 	bl	80026a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800278c:	4b05      	ldr	r3, [pc, #20]	@ (80027a4 <SysTick_Config+0x40>)
 800278e:	2200      	movs	r2, #0
 8002790:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002792:	4b04      	ldr	r3, [pc, #16]	@ (80027a4 <SysTick_Config+0x40>)
 8002794:	2207      	movs	r2, #7
 8002796:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002798:	2300      	movs	r3, #0
}
 800279a:	4618      	mov	r0, r3
 800279c:	3708      	adds	r7, #8
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd80      	pop	{r7, pc}
 80027a2:	bf00      	nop
 80027a4:	e000e010 	.word	0xe000e010

080027a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b082      	sub	sp, #8
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80027b0:	6878      	ldr	r0, [r7, #4]
 80027b2:	f7ff ff29 	bl	8002608 <__NVIC_SetPriorityGrouping>
}
 80027b6:	bf00      	nop
 80027b8:	3708      	adds	r7, #8
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bd80      	pop	{r7, pc}

080027be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80027be:	b580      	push	{r7, lr}
 80027c0:	b086      	sub	sp, #24
 80027c2:	af00      	add	r7, sp, #0
 80027c4:	4603      	mov	r3, r0
 80027c6:	60b9      	str	r1, [r7, #8]
 80027c8:	607a      	str	r2, [r7, #4]
 80027ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80027cc:	2300      	movs	r3, #0
 80027ce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80027d0:	f7ff ff3e 	bl	8002650 <__NVIC_GetPriorityGrouping>
 80027d4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80027d6:	687a      	ldr	r2, [r7, #4]
 80027d8:	68b9      	ldr	r1, [r7, #8]
 80027da:	6978      	ldr	r0, [r7, #20]
 80027dc:	f7ff ff8e 	bl	80026fc <NVIC_EncodePriority>
 80027e0:	4602      	mov	r2, r0
 80027e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027e6:	4611      	mov	r1, r2
 80027e8:	4618      	mov	r0, r3
 80027ea:	f7ff ff5d 	bl	80026a8 <__NVIC_SetPriority>
}
 80027ee:	bf00      	nop
 80027f0:	3718      	adds	r7, #24
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bd80      	pop	{r7, pc}

080027f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027f6:	b580      	push	{r7, lr}
 80027f8:	b082      	sub	sp, #8
 80027fa:	af00      	add	r7, sp, #0
 80027fc:	4603      	mov	r3, r0
 80027fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002800:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002804:	4618      	mov	r0, r3
 8002806:	f7ff ff31 	bl	800266c <__NVIC_EnableIRQ>
}
 800280a:	bf00      	nop
 800280c:	3708      	adds	r7, #8
 800280e:	46bd      	mov	sp, r7
 8002810:	bd80      	pop	{r7, pc}

08002812 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002812:	b580      	push	{r7, lr}
 8002814:	b082      	sub	sp, #8
 8002816:	af00      	add	r7, sp, #0
 8002818:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800281a:	6878      	ldr	r0, [r7, #4]
 800281c:	f7ff ffa2 	bl	8002764 <SysTick_Config>
 8002820:	4603      	mov	r3, r0
}
 8002822:	4618      	mov	r0, r3
 8002824:	3708      	adds	r7, #8
 8002826:	46bd      	mov	sp, r7
 8002828:	bd80      	pop	{r7, pc}
	...

0800282c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800282c:	b480      	push	{r7}
 800282e:	b089      	sub	sp, #36	@ 0x24
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
 8002834:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002836:	2300      	movs	r3, #0
 8002838:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800283a:	2300      	movs	r3, #0
 800283c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800283e:	2300      	movs	r3, #0
 8002840:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002842:	2300      	movs	r3, #0
 8002844:	61fb      	str	r3, [r7, #28]
 8002846:	e159      	b.n	8002afc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002848:	2201      	movs	r2, #1
 800284a:	69fb      	ldr	r3, [r7, #28]
 800284c:	fa02 f303 	lsl.w	r3, r2, r3
 8002850:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	697a      	ldr	r2, [r7, #20]
 8002858:	4013      	ands	r3, r2
 800285a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800285c:	693a      	ldr	r2, [r7, #16]
 800285e:	697b      	ldr	r3, [r7, #20]
 8002860:	429a      	cmp	r2, r3
 8002862:	f040 8148 	bne.w	8002af6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	685b      	ldr	r3, [r3, #4]
 800286a:	f003 0303 	and.w	r3, r3, #3
 800286e:	2b01      	cmp	r3, #1
 8002870:	d005      	beq.n	800287e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800287a:	2b02      	cmp	r3, #2
 800287c:	d130      	bne.n	80028e0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	689b      	ldr	r3, [r3, #8]
 8002882:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002884:	69fb      	ldr	r3, [r7, #28]
 8002886:	005b      	lsls	r3, r3, #1
 8002888:	2203      	movs	r2, #3
 800288a:	fa02 f303 	lsl.w	r3, r2, r3
 800288e:	43db      	mvns	r3, r3
 8002890:	69ba      	ldr	r2, [r7, #24]
 8002892:	4013      	ands	r3, r2
 8002894:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002896:	683b      	ldr	r3, [r7, #0]
 8002898:	68da      	ldr	r2, [r3, #12]
 800289a:	69fb      	ldr	r3, [r7, #28]
 800289c:	005b      	lsls	r3, r3, #1
 800289e:	fa02 f303 	lsl.w	r3, r2, r3
 80028a2:	69ba      	ldr	r2, [r7, #24]
 80028a4:	4313      	orrs	r3, r2
 80028a6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	69ba      	ldr	r2, [r7, #24]
 80028ac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	685b      	ldr	r3, [r3, #4]
 80028b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80028b4:	2201      	movs	r2, #1
 80028b6:	69fb      	ldr	r3, [r7, #28]
 80028b8:	fa02 f303 	lsl.w	r3, r2, r3
 80028bc:	43db      	mvns	r3, r3
 80028be:	69ba      	ldr	r2, [r7, #24]
 80028c0:	4013      	ands	r3, r2
 80028c2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	091b      	lsrs	r3, r3, #4
 80028ca:	f003 0201 	and.w	r2, r3, #1
 80028ce:	69fb      	ldr	r3, [r7, #28]
 80028d0:	fa02 f303 	lsl.w	r3, r2, r3
 80028d4:	69ba      	ldr	r2, [r7, #24]
 80028d6:	4313      	orrs	r3, r2
 80028d8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	69ba      	ldr	r2, [r7, #24]
 80028de:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80028e0:	683b      	ldr	r3, [r7, #0]
 80028e2:	685b      	ldr	r3, [r3, #4]
 80028e4:	f003 0303 	and.w	r3, r3, #3
 80028e8:	2b03      	cmp	r3, #3
 80028ea:	d017      	beq.n	800291c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	68db      	ldr	r3, [r3, #12]
 80028f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80028f2:	69fb      	ldr	r3, [r7, #28]
 80028f4:	005b      	lsls	r3, r3, #1
 80028f6:	2203      	movs	r2, #3
 80028f8:	fa02 f303 	lsl.w	r3, r2, r3
 80028fc:	43db      	mvns	r3, r3
 80028fe:	69ba      	ldr	r2, [r7, #24]
 8002900:	4013      	ands	r3, r2
 8002902:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	689a      	ldr	r2, [r3, #8]
 8002908:	69fb      	ldr	r3, [r7, #28]
 800290a:	005b      	lsls	r3, r3, #1
 800290c:	fa02 f303 	lsl.w	r3, r2, r3
 8002910:	69ba      	ldr	r2, [r7, #24]
 8002912:	4313      	orrs	r3, r2
 8002914:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	69ba      	ldr	r2, [r7, #24]
 800291a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	685b      	ldr	r3, [r3, #4]
 8002920:	f003 0303 	and.w	r3, r3, #3
 8002924:	2b02      	cmp	r3, #2
 8002926:	d123      	bne.n	8002970 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002928:	69fb      	ldr	r3, [r7, #28]
 800292a:	08da      	lsrs	r2, r3, #3
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	3208      	adds	r2, #8
 8002930:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002934:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002936:	69fb      	ldr	r3, [r7, #28]
 8002938:	f003 0307 	and.w	r3, r3, #7
 800293c:	009b      	lsls	r3, r3, #2
 800293e:	220f      	movs	r2, #15
 8002940:	fa02 f303 	lsl.w	r3, r2, r3
 8002944:	43db      	mvns	r3, r3
 8002946:	69ba      	ldr	r2, [r7, #24]
 8002948:	4013      	ands	r3, r2
 800294a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	691a      	ldr	r2, [r3, #16]
 8002950:	69fb      	ldr	r3, [r7, #28]
 8002952:	f003 0307 	and.w	r3, r3, #7
 8002956:	009b      	lsls	r3, r3, #2
 8002958:	fa02 f303 	lsl.w	r3, r2, r3
 800295c:	69ba      	ldr	r2, [r7, #24]
 800295e:	4313      	orrs	r3, r2
 8002960:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002962:	69fb      	ldr	r3, [r7, #28]
 8002964:	08da      	lsrs	r2, r3, #3
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	3208      	adds	r2, #8
 800296a:	69b9      	ldr	r1, [r7, #24]
 800296c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002976:	69fb      	ldr	r3, [r7, #28]
 8002978:	005b      	lsls	r3, r3, #1
 800297a:	2203      	movs	r2, #3
 800297c:	fa02 f303 	lsl.w	r3, r2, r3
 8002980:	43db      	mvns	r3, r3
 8002982:	69ba      	ldr	r2, [r7, #24]
 8002984:	4013      	ands	r3, r2
 8002986:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	685b      	ldr	r3, [r3, #4]
 800298c:	f003 0203 	and.w	r2, r3, #3
 8002990:	69fb      	ldr	r3, [r7, #28]
 8002992:	005b      	lsls	r3, r3, #1
 8002994:	fa02 f303 	lsl.w	r3, r2, r3
 8002998:	69ba      	ldr	r2, [r7, #24]
 800299a:	4313      	orrs	r3, r2
 800299c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	69ba      	ldr	r2, [r7, #24]
 80029a2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	685b      	ldr	r3, [r3, #4]
 80029a8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	f000 80a2 	beq.w	8002af6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029b2:	2300      	movs	r3, #0
 80029b4:	60fb      	str	r3, [r7, #12]
 80029b6:	4b57      	ldr	r3, [pc, #348]	@ (8002b14 <HAL_GPIO_Init+0x2e8>)
 80029b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029ba:	4a56      	ldr	r2, [pc, #344]	@ (8002b14 <HAL_GPIO_Init+0x2e8>)
 80029bc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80029c0:	6453      	str	r3, [r2, #68]	@ 0x44
 80029c2:	4b54      	ldr	r3, [pc, #336]	@ (8002b14 <HAL_GPIO_Init+0x2e8>)
 80029c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80029ca:	60fb      	str	r3, [r7, #12]
 80029cc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80029ce:	4a52      	ldr	r2, [pc, #328]	@ (8002b18 <HAL_GPIO_Init+0x2ec>)
 80029d0:	69fb      	ldr	r3, [r7, #28]
 80029d2:	089b      	lsrs	r3, r3, #2
 80029d4:	3302      	adds	r3, #2
 80029d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029da:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80029dc:	69fb      	ldr	r3, [r7, #28]
 80029de:	f003 0303 	and.w	r3, r3, #3
 80029e2:	009b      	lsls	r3, r3, #2
 80029e4:	220f      	movs	r2, #15
 80029e6:	fa02 f303 	lsl.w	r3, r2, r3
 80029ea:	43db      	mvns	r3, r3
 80029ec:	69ba      	ldr	r2, [r7, #24]
 80029ee:	4013      	ands	r3, r2
 80029f0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	4a49      	ldr	r2, [pc, #292]	@ (8002b1c <HAL_GPIO_Init+0x2f0>)
 80029f6:	4293      	cmp	r3, r2
 80029f8:	d019      	beq.n	8002a2e <HAL_GPIO_Init+0x202>
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	4a48      	ldr	r2, [pc, #288]	@ (8002b20 <HAL_GPIO_Init+0x2f4>)
 80029fe:	4293      	cmp	r3, r2
 8002a00:	d013      	beq.n	8002a2a <HAL_GPIO_Init+0x1fe>
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	4a47      	ldr	r2, [pc, #284]	@ (8002b24 <HAL_GPIO_Init+0x2f8>)
 8002a06:	4293      	cmp	r3, r2
 8002a08:	d00d      	beq.n	8002a26 <HAL_GPIO_Init+0x1fa>
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	4a46      	ldr	r2, [pc, #280]	@ (8002b28 <HAL_GPIO_Init+0x2fc>)
 8002a0e:	4293      	cmp	r3, r2
 8002a10:	d007      	beq.n	8002a22 <HAL_GPIO_Init+0x1f6>
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	4a45      	ldr	r2, [pc, #276]	@ (8002b2c <HAL_GPIO_Init+0x300>)
 8002a16:	4293      	cmp	r3, r2
 8002a18:	d101      	bne.n	8002a1e <HAL_GPIO_Init+0x1f2>
 8002a1a:	2304      	movs	r3, #4
 8002a1c:	e008      	b.n	8002a30 <HAL_GPIO_Init+0x204>
 8002a1e:	2307      	movs	r3, #7
 8002a20:	e006      	b.n	8002a30 <HAL_GPIO_Init+0x204>
 8002a22:	2303      	movs	r3, #3
 8002a24:	e004      	b.n	8002a30 <HAL_GPIO_Init+0x204>
 8002a26:	2302      	movs	r3, #2
 8002a28:	e002      	b.n	8002a30 <HAL_GPIO_Init+0x204>
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	e000      	b.n	8002a30 <HAL_GPIO_Init+0x204>
 8002a2e:	2300      	movs	r3, #0
 8002a30:	69fa      	ldr	r2, [r7, #28]
 8002a32:	f002 0203 	and.w	r2, r2, #3
 8002a36:	0092      	lsls	r2, r2, #2
 8002a38:	4093      	lsls	r3, r2
 8002a3a:	69ba      	ldr	r2, [r7, #24]
 8002a3c:	4313      	orrs	r3, r2
 8002a3e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002a40:	4935      	ldr	r1, [pc, #212]	@ (8002b18 <HAL_GPIO_Init+0x2ec>)
 8002a42:	69fb      	ldr	r3, [r7, #28]
 8002a44:	089b      	lsrs	r3, r3, #2
 8002a46:	3302      	adds	r3, #2
 8002a48:	69ba      	ldr	r2, [r7, #24]
 8002a4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002a4e:	4b38      	ldr	r3, [pc, #224]	@ (8002b30 <HAL_GPIO_Init+0x304>)
 8002a50:	689b      	ldr	r3, [r3, #8]
 8002a52:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a54:	693b      	ldr	r3, [r7, #16]
 8002a56:	43db      	mvns	r3, r3
 8002a58:	69ba      	ldr	r2, [r7, #24]
 8002a5a:	4013      	ands	r3, r2
 8002a5c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	685b      	ldr	r3, [r3, #4]
 8002a62:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d003      	beq.n	8002a72 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002a6a:	69ba      	ldr	r2, [r7, #24]
 8002a6c:	693b      	ldr	r3, [r7, #16]
 8002a6e:	4313      	orrs	r3, r2
 8002a70:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002a72:	4a2f      	ldr	r2, [pc, #188]	@ (8002b30 <HAL_GPIO_Init+0x304>)
 8002a74:	69bb      	ldr	r3, [r7, #24]
 8002a76:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002a78:	4b2d      	ldr	r3, [pc, #180]	@ (8002b30 <HAL_GPIO_Init+0x304>)
 8002a7a:	68db      	ldr	r3, [r3, #12]
 8002a7c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a7e:	693b      	ldr	r3, [r7, #16]
 8002a80:	43db      	mvns	r3, r3
 8002a82:	69ba      	ldr	r2, [r7, #24]
 8002a84:	4013      	ands	r3, r2
 8002a86:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002a88:	683b      	ldr	r3, [r7, #0]
 8002a8a:	685b      	ldr	r3, [r3, #4]
 8002a8c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d003      	beq.n	8002a9c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002a94:	69ba      	ldr	r2, [r7, #24]
 8002a96:	693b      	ldr	r3, [r7, #16]
 8002a98:	4313      	orrs	r3, r2
 8002a9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002a9c:	4a24      	ldr	r2, [pc, #144]	@ (8002b30 <HAL_GPIO_Init+0x304>)
 8002a9e:	69bb      	ldr	r3, [r7, #24]
 8002aa0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002aa2:	4b23      	ldr	r3, [pc, #140]	@ (8002b30 <HAL_GPIO_Init+0x304>)
 8002aa4:	685b      	ldr	r3, [r3, #4]
 8002aa6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002aa8:	693b      	ldr	r3, [r7, #16]
 8002aaa:	43db      	mvns	r3, r3
 8002aac:	69ba      	ldr	r2, [r7, #24]
 8002aae:	4013      	ands	r3, r2
 8002ab0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	685b      	ldr	r3, [r3, #4]
 8002ab6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d003      	beq.n	8002ac6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002abe:	69ba      	ldr	r2, [r7, #24]
 8002ac0:	693b      	ldr	r3, [r7, #16]
 8002ac2:	4313      	orrs	r3, r2
 8002ac4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002ac6:	4a1a      	ldr	r2, [pc, #104]	@ (8002b30 <HAL_GPIO_Init+0x304>)
 8002ac8:	69bb      	ldr	r3, [r7, #24]
 8002aca:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002acc:	4b18      	ldr	r3, [pc, #96]	@ (8002b30 <HAL_GPIO_Init+0x304>)
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ad2:	693b      	ldr	r3, [r7, #16]
 8002ad4:	43db      	mvns	r3, r3
 8002ad6:	69ba      	ldr	r2, [r7, #24]
 8002ad8:	4013      	ands	r3, r2
 8002ada:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	685b      	ldr	r3, [r3, #4]
 8002ae0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d003      	beq.n	8002af0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002ae8:	69ba      	ldr	r2, [r7, #24]
 8002aea:	693b      	ldr	r3, [r7, #16]
 8002aec:	4313      	orrs	r3, r2
 8002aee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002af0:	4a0f      	ldr	r2, [pc, #60]	@ (8002b30 <HAL_GPIO_Init+0x304>)
 8002af2:	69bb      	ldr	r3, [r7, #24]
 8002af4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002af6:	69fb      	ldr	r3, [r7, #28]
 8002af8:	3301      	adds	r3, #1
 8002afa:	61fb      	str	r3, [r7, #28]
 8002afc:	69fb      	ldr	r3, [r7, #28]
 8002afe:	2b0f      	cmp	r3, #15
 8002b00:	f67f aea2 	bls.w	8002848 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002b04:	bf00      	nop
 8002b06:	bf00      	nop
 8002b08:	3724      	adds	r7, #36	@ 0x24
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b10:	4770      	bx	lr
 8002b12:	bf00      	nop
 8002b14:	40023800 	.word	0x40023800
 8002b18:	40013800 	.word	0x40013800
 8002b1c:	40020000 	.word	0x40020000
 8002b20:	40020400 	.word	0x40020400
 8002b24:	40020800 	.word	0x40020800
 8002b28:	40020c00 	.word	0x40020c00
 8002b2c:	40021000 	.word	0x40021000
 8002b30:	40013c00 	.word	0x40013c00

08002b34 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b34:	b480      	push	{r7}
 8002b36:	b083      	sub	sp, #12
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
 8002b3c:	460b      	mov	r3, r1
 8002b3e:	807b      	strh	r3, [r7, #2]
 8002b40:	4613      	mov	r3, r2
 8002b42:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002b44:	787b      	ldrb	r3, [r7, #1]
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d003      	beq.n	8002b52 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002b4a:	887a      	ldrh	r2, [r7, #2]
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002b50:	e003      	b.n	8002b5a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002b52:	887b      	ldrh	r3, [r7, #2]
 8002b54:	041a      	lsls	r2, r3, #16
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	619a      	str	r2, [r3, #24]
}
 8002b5a:	bf00      	nop
 8002b5c:	370c      	adds	r7, #12
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b64:	4770      	bx	lr
	...

08002b68 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b086      	sub	sp, #24
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d101      	bne.n	8002b7a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002b76:	2301      	movs	r3, #1
 8002b78:	e267      	b.n	800304a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f003 0301 	and.w	r3, r3, #1
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d075      	beq.n	8002c72 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002b86:	4b88      	ldr	r3, [pc, #544]	@ (8002da8 <HAL_RCC_OscConfig+0x240>)
 8002b88:	689b      	ldr	r3, [r3, #8]
 8002b8a:	f003 030c 	and.w	r3, r3, #12
 8002b8e:	2b04      	cmp	r3, #4
 8002b90:	d00c      	beq.n	8002bac <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002b92:	4b85      	ldr	r3, [pc, #532]	@ (8002da8 <HAL_RCC_OscConfig+0x240>)
 8002b94:	689b      	ldr	r3, [r3, #8]
 8002b96:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002b9a:	2b08      	cmp	r3, #8
 8002b9c:	d112      	bne.n	8002bc4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002b9e:	4b82      	ldr	r3, [pc, #520]	@ (8002da8 <HAL_RCC_OscConfig+0x240>)
 8002ba0:	685b      	ldr	r3, [r3, #4]
 8002ba2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ba6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002baa:	d10b      	bne.n	8002bc4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002bac:	4b7e      	ldr	r3, [pc, #504]	@ (8002da8 <HAL_RCC_OscConfig+0x240>)
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d05b      	beq.n	8002c70 <HAL_RCC_OscConfig+0x108>
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	685b      	ldr	r3, [r3, #4]
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d157      	bne.n	8002c70 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002bc0:	2301      	movs	r3, #1
 8002bc2:	e242      	b.n	800304a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	685b      	ldr	r3, [r3, #4]
 8002bc8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002bcc:	d106      	bne.n	8002bdc <HAL_RCC_OscConfig+0x74>
 8002bce:	4b76      	ldr	r3, [pc, #472]	@ (8002da8 <HAL_RCC_OscConfig+0x240>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	4a75      	ldr	r2, [pc, #468]	@ (8002da8 <HAL_RCC_OscConfig+0x240>)
 8002bd4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002bd8:	6013      	str	r3, [r2, #0]
 8002bda:	e01d      	b.n	8002c18 <HAL_RCC_OscConfig+0xb0>
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	685b      	ldr	r3, [r3, #4]
 8002be0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002be4:	d10c      	bne.n	8002c00 <HAL_RCC_OscConfig+0x98>
 8002be6:	4b70      	ldr	r3, [pc, #448]	@ (8002da8 <HAL_RCC_OscConfig+0x240>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	4a6f      	ldr	r2, [pc, #444]	@ (8002da8 <HAL_RCC_OscConfig+0x240>)
 8002bec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002bf0:	6013      	str	r3, [r2, #0]
 8002bf2:	4b6d      	ldr	r3, [pc, #436]	@ (8002da8 <HAL_RCC_OscConfig+0x240>)
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	4a6c      	ldr	r2, [pc, #432]	@ (8002da8 <HAL_RCC_OscConfig+0x240>)
 8002bf8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002bfc:	6013      	str	r3, [r2, #0]
 8002bfe:	e00b      	b.n	8002c18 <HAL_RCC_OscConfig+0xb0>
 8002c00:	4b69      	ldr	r3, [pc, #420]	@ (8002da8 <HAL_RCC_OscConfig+0x240>)
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	4a68      	ldr	r2, [pc, #416]	@ (8002da8 <HAL_RCC_OscConfig+0x240>)
 8002c06:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c0a:	6013      	str	r3, [r2, #0]
 8002c0c:	4b66      	ldr	r3, [pc, #408]	@ (8002da8 <HAL_RCC_OscConfig+0x240>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	4a65      	ldr	r2, [pc, #404]	@ (8002da8 <HAL_RCC_OscConfig+0x240>)
 8002c12:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002c16:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	685b      	ldr	r3, [r3, #4]
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d013      	beq.n	8002c48 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c20:	f7ff f866 	bl	8001cf0 <HAL_GetTick>
 8002c24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c26:	e008      	b.n	8002c3a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c28:	f7ff f862 	bl	8001cf0 <HAL_GetTick>
 8002c2c:	4602      	mov	r2, r0
 8002c2e:	693b      	ldr	r3, [r7, #16]
 8002c30:	1ad3      	subs	r3, r2, r3
 8002c32:	2b64      	cmp	r3, #100	@ 0x64
 8002c34:	d901      	bls.n	8002c3a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002c36:	2303      	movs	r3, #3
 8002c38:	e207      	b.n	800304a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c3a:	4b5b      	ldr	r3, [pc, #364]	@ (8002da8 <HAL_RCC_OscConfig+0x240>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d0f0      	beq.n	8002c28 <HAL_RCC_OscConfig+0xc0>
 8002c46:	e014      	b.n	8002c72 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c48:	f7ff f852 	bl	8001cf0 <HAL_GetTick>
 8002c4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c4e:	e008      	b.n	8002c62 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c50:	f7ff f84e 	bl	8001cf0 <HAL_GetTick>
 8002c54:	4602      	mov	r2, r0
 8002c56:	693b      	ldr	r3, [r7, #16]
 8002c58:	1ad3      	subs	r3, r2, r3
 8002c5a:	2b64      	cmp	r3, #100	@ 0x64
 8002c5c:	d901      	bls.n	8002c62 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002c5e:	2303      	movs	r3, #3
 8002c60:	e1f3      	b.n	800304a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c62:	4b51      	ldr	r3, [pc, #324]	@ (8002da8 <HAL_RCC_OscConfig+0x240>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d1f0      	bne.n	8002c50 <HAL_RCC_OscConfig+0xe8>
 8002c6e:	e000      	b.n	8002c72 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c70:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f003 0302 	and.w	r3, r3, #2
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d063      	beq.n	8002d46 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002c7e:	4b4a      	ldr	r3, [pc, #296]	@ (8002da8 <HAL_RCC_OscConfig+0x240>)
 8002c80:	689b      	ldr	r3, [r3, #8]
 8002c82:	f003 030c 	and.w	r3, r3, #12
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d00b      	beq.n	8002ca2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002c8a:	4b47      	ldr	r3, [pc, #284]	@ (8002da8 <HAL_RCC_OscConfig+0x240>)
 8002c8c:	689b      	ldr	r3, [r3, #8]
 8002c8e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002c92:	2b08      	cmp	r3, #8
 8002c94:	d11c      	bne.n	8002cd0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002c96:	4b44      	ldr	r3, [pc, #272]	@ (8002da8 <HAL_RCC_OscConfig+0x240>)
 8002c98:	685b      	ldr	r3, [r3, #4]
 8002c9a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d116      	bne.n	8002cd0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ca2:	4b41      	ldr	r3, [pc, #260]	@ (8002da8 <HAL_RCC_OscConfig+0x240>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f003 0302 	and.w	r3, r3, #2
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d005      	beq.n	8002cba <HAL_RCC_OscConfig+0x152>
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	68db      	ldr	r3, [r3, #12]
 8002cb2:	2b01      	cmp	r3, #1
 8002cb4:	d001      	beq.n	8002cba <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	e1c7      	b.n	800304a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cba:	4b3b      	ldr	r3, [pc, #236]	@ (8002da8 <HAL_RCC_OscConfig+0x240>)
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	691b      	ldr	r3, [r3, #16]
 8002cc6:	00db      	lsls	r3, r3, #3
 8002cc8:	4937      	ldr	r1, [pc, #220]	@ (8002da8 <HAL_RCC_OscConfig+0x240>)
 8002cca:	4313      	orrs	r3, r2
 8002ccc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002cce:	e03a      	b.n	8002d46 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	68db      	ldr	r3, [r3, #12]
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d020      	beq.n	8002d1a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002cd8:	4b34      	ldr	r3, [pc, #208]	@ (8002dac <HAL_RCC_OscConfig+0x244>)
 8002cda:	2201      	movs	r2, #1
 8002cdc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cde:	f7ff f807 	bl	8001cf0 <HAL_GetTick>
 8002ce2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ce4:	e008      	b.n	8002cf8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ce6:	f7ff f803 	bl	8001cf0 <HAL_GetTick>
 8002cea:	4602      	mov	r2, r0
 8002cec:	693b      	ldr	r3, [r7, #16]
 8002cee:	1ad3      	subs	r3, r2, r3
 8002cf0:	2b02      	cmp	r3, #2
 8002cf2:	d901      	bls.n	8002cf8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002cf4:	2303      	movs	r3, #3
 8002cf6:	e1a8      	b.n	800304a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cf8:	4b2b      	ldr	r3, [pc, #172]	@ (8002da8 <HAL_RCC_OscConfig+0x240>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f003 0302 	and.w	r3, r3, #2
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d0f0      	beq.n	8002ce6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d04:	4b28      	ldr	r3, [pc, #160]	@ (8002da8 <HAL_RCC_OscConfig+0x240>)
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	691b      	ldr	r3, [r3, #16]
 8002d10:	00db      	lsls	r3, r3, #3
 8002d12:	4925      	ldr	r1, [pc, #148]	@ (8002da8 <HAL_RCC_OscConfig+0x240>)
 8002d14:	4313      	orrs	r3, r2
 8002d16:	600b      	str	r3, [r1, #0]
 8002d18:	e015      	b.n	8002d46 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002d1a:	4b24      	ldr	r3, [pc, #144]	@ (8002dac <HAL_RCC_OscConfig+0x244>)
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d20:	f7fe ffe6 	bl	8001cf0 <HAL_GetTick>
 8002d24:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d26:	e008      	b.n	8002d3a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d28:	f7fe ffe2 	bl	8001cf0 <HAL_GetTick>
 8002d2c:	4602      	mov	r2, r0
 8002d2e:	693b      	ldr	r3, [r7, #16]
 8002d30:	1ad3      	subs	r3, r2, r3
 8002d32:	2b02      	cmp	r3, #2
 8002d34:	d901      	bls.n	8002d3a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002d36:	2303      	movs	r3, #3
 8002d38:	e187      	b.n	800304a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d3a:	4b1b      	ldr	r3, [pc, #108]	@ (8002da8 <HAL_RCC_OscConfig+0x240>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f003 0302 	and.w	r3, r3, #2
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d1f0      	bne.n	8002d28 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f003 0308 	and.w	r3, r3, #8
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d036      	beq.n	8002dc0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	695b      	ldr	r3, [r3, #20]
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d016      	beq.n	8002d88 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002d5a:	4b15      	ldr	r3, [pc, #84]	@ (8002db0 <HAL_RCC_OscConfig+0x248>)
 8002d5c:	2201      	movs	r2, #1
 8002d5e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d60:	f7fe ffc6 	bl	8001cf0 <HAL_GetTick>
 8002d64:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d66:	e008      	b.n	8002d7a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d68:	f7fe ffc2 	bl	8001cf0 <HAL_GetTick>
 8002d6c:	4602      	mov	r2, r0
 8002d6e:	693b      	ldr	r3, [r7, #16]
 8002d70:	1ad3      	subs	r3, r2, r3
 8002d72:	2b02      	cmp	r3, #2
 8002d74:	d901      	bls.n	8002d7a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002d76:	2303      	movs	r3, #3
 8002d78:	e167      	b.n	800304a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d7a:	4b0b      	ldr	r3, [pc, #44]	@ (8002da8 <HAL_RCC_OscConfig+0x240>)
 8002d7c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d7e:	f003 0302 	and.w	r3, r3, #2
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d0f0      	beq.n	8002d68 <HAL_RCC_OscConfig+0x200>
 8002d86:	e01b      	b.n	8002dc0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d88:	4b09      	ldr	r3, [pc, #36]	@ (8002db0 <HAL_RCC_OscConfig+0x248>)
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d8e:	f7fe ffaf 	bl	8001cf0 <HAL_GetTick>
 8002d92:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d94:	e00e      	b.n	8002db4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d96:	f7fe ffab 	bl	8001cf0 <HAL_GetTick>
 8002d9a:	4602      	mov	r2, r0
 8002d9c:	693b      	ldr	r3, [r7, #16]
 8002d9e:	1ad3      	subs	r3, r2, r3
 8002da0:	2b02      	cmp	r3, #2
 8002da2:	d907      	bls.n	8002db4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002da4:	2303      	movs	r3, #3
 8002da6:	e150      	b.n	800304a <HAL_RCC_OscConfig+0x4e2>
 8002da8:	40023800 	.word	0x40023800
 8002dac:	42470000 	.word	0x42470000
 8002db0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002db4:	4b88      	ldr	r3, [pc, #544]	@ (8002fd8 <HAL_RCC_OscConfig+0x470>)
 8002db6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002db8:	f003 0302 	and.w	r3, r3, #2
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d1ea      	bne.n	8002d96 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f003 0304 	and.w	r3, r3, #4
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	f000 8097 	beq.w	8002efc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002dce:	2300      	movs	r3, #0
 8002dd0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002dd2:	4b81      	ldr	r3, [pc, #516]	@ (8002fd8 <HAL_RCC_OscConfig+0x470>)
 8002dd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dd6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d10f      	bne.n	8002dfe <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002dde:	2300      	movs	r3, #0
 8002de0:	60bb      	str	r3, [r7, #8]
 8002de2:	4b7d      	ldr	r3, [pc, #500]	@ (8002fd8 <HAL_RCC_OscConfig+0x470>)
 8002de4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002de6:	4a7c      	ldr	r2, [pc, #496]	@ (8002fd8 <HAL_RCC_OscConfig+0x470>)
 8002de8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002dec:	6413      	str	r3, [r2, #64]	@ 0x40
 8002dee:	4b7a      	ldr	r3, [pc, #488]	@ (8002fd8 <HAL_RCC_OscConfig+0x470>)
 8002df0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002df2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002df6:	60bb      	str	r3, [r7, #8]
 8002df8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dfe:	4b77      	ldr	r3, [pc, #476]	@ (8002fdc <HAL_RCC_OscConfig+0x474>)
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d118      	bne.n	8002e3c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002e0a:	4b74      	ldr	r3, [pc, #464]	@ (8002fdc <HAL_RCC_OscConfig+0x474>)
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	4a73      	ldr	r2, [pc, #460]	@ (8002fdc <HAL_RCC_OscConfig+0x474>)
 8002e10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e14:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e16:	f7fe ff6b 	bl	8001cf0 <HAL_GetTick>
 8002e1a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e1c:	e008      	b.n	8002e30 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e1e:	f7fe ff67 	bl	8001cf0 <HAL_GetTick>
 8002e22:	4602      	mov	r2, r0
 8002e24:	693b      	ldr	r3, [r7, #16]
 8002e26:	1ad3      	subs	r3, r2, r3
 8002e28:	2b02      	cmp	r3, #2
 8002e2a:	d901      	bls.n	8002e30 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002e2c:	2303      	movs	r3, #3
 8002e2e:	e10c      	b.n	800304a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e30:	4b6a      	ldr	r3, [pc, #424]	@ (8002fdc <HAL_RCC_OscConfig+0x474>)
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d0f0      	beq.n	8002e1e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	689b      	ldr	r3, [r3, #8]
 8002e40:	2b01      	cmp	r3, #1
 8002e42:	d106      	bne.n	8002e52 <HAL_RCC_OscConfig+0x2ea>
 8002e44:	4b64      	ldr	r3, [pc, #400]	@ (8002fd8 <HAL_RCC_OscConfig+0x470>)
 8002e46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e48:	4a63      	ldr	r2, [pc, #396]	@ (8002fd8 <HAL_RCC_OscConfig+0x470>)
 8002e4a:	f043 0301 	orr.w	r3, r3, #1
 8002e4e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e50:	e01c      	b.n	8002e8c <HAL_RCC_OscConfig+0x324>
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	689b      	ldr	r3, [r3, #8]
 8002e56:	2b05      	cmp	r3, #5
 8002e58:	d10c      	bne.n	8002e74 <HAL_RCC_OscConfig+0x30c>
 8002e5a:	4b5f      	ldr	r3, [pc, #380]	@ (8002fd8 <HAL_RCC_OscConfig+0x470>)
 8002e5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e5e:	4a5e      	ldr	r2, [pc, #376]	@ (8002fd8 <HAL_RCC_OscConfig+0x470>)
 8002e60:	f043 0304 	orr.w	r3, r3, #4
 8002e64:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e66:	4b5c      	ldr	r3, [pc, #368]	@ (8002fd8 <HAL_RCC_OscConfig+0x470>)
 8002e68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e6a:	4a5b      	ldr	r2, [pc, #364]	@ (8002fd8 <HAL_RCC_OscConfig+0x470>)
 8002e6c:	f043 0301 	orr.w	r3, r3, #1
 8002e70:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e72:	e00b      	b.n	8002e8c <HAL_RCC_OscConfig+0x324>
 8002e74:	4b58      	ldr	r3, [pc, #352]	@ (8002fd8 <HAL_RCC_OscConfig+0x470>)
 8002e76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e78:	4a57      	ldr	r2, [pc, #348]	@ (8002fd8 <HAL_RCC_OscConfig+0x470>)
 8002e7a:	f023 0301 	bic.w	r3, r3, #1
 8002e7e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e80:	4b55      	ldr	r3, [pc, #340]	@ (8002fd8 <HAL_RCC_OscConfig+0x470>)
 8002e82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e84:	4a54      	ldr	r2, [pc, #336]	@ (8002fd8 <HAL_RCC_OscConfig+0x470>)
 8002e86:	f023 0304 	bic.w	r3, r3, #4
 8002e8a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	689b      	ldr	r3, [r3, #8]
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d015      	beq.n	8002ec0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e94:	f7fe ff2c 	bl	8001cf0 <HAL_GetTick>
 8002e98:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e9a:	e00a      	b.n	8002eb2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e9c:	f7fe ff28 	bl	8001cf0 <HAL_GetTick>
 8002ea0:	4602      	mov	r2, r0
 8002ea2:	693b      	ldr	r3, [r7, #16]
 8002ea4:	1ad3      	subs	r3, r2, r3
 8002ea6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002eaa:	4293      	cmp	r3, r2
 8002eac:	d901      	bls.n	8002eb2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002eae:	2303      	movs	r3, #3
 8002eb0:	e0cb      	b.n	800304a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002eb2:	4b49      	ldr	r3, [pc, #292]	@ (8002fd8 <HAL_RCC_OscConfig+0x470>)
 8002eb4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002eb6:	f003 0302 	and.w	r3, r3, #2
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d0ee      	beq.n	8002e9c <HAL_RCC_OscConfig+0x334>
 8002ebe:	e014      	b.n	8002eea <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ec0:	f7fe ff16 	bl	8001cf0 <HAL_GetTick>
 8002ec4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ec6:	e00a      	b.n	8002ede <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ec8:	f7fe ff12 	bl	8001cf0 <HAL_GetTick>
 8002ecc:	4602      	mov	r2, r0
 8002ece:	693b      	ldr	r3, [r7, #16]
 8002ed0:	1ad3      	subs	r3, r2, r3
 8002ed2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ed6:	4293      	cmp	r3, r2
 8002ed8:	d901      	bls.n	8002ede <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002eda:	2303      	movs	r3, #3
 8002edc:	e0b5      	b.n	800304a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ede:	4b3e      	ldr	r3, [pc, #248]	@ (8002fd8 <HAL_RCC_OscConfig+0x470>)
 8002ee0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ee2:	f003 0302 	and.w	r3, r3, #2
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d1ee      	bne.n	8002ec8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002eea:	7dfb      	ldrb	r3, [r7, #23]
 8002eec:	2b01      	cmp	r3, #1
 8002eee:	d105      	bne.n	8002efc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ef0:	4b39      	ldr	r3, [pc, #228]	@ (8002fd8 <HAL_RCC_OscConfig+0x470>)
 8002ef2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ef4:	4a38      	ldr	r2, [pc, #224]	@ (8002fd8 <HAL_RCC_OscConfig+0x470>)
 8002ef6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002efa:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	699b      	ldr	r3, [r3, #24]
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	f000 80a1 	beq.w	8003048 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002f06:	4b34      	ldr	r3, [pc, #208]	@ (8002fd8 <HAL_RCC_OscConfig+0x470>)
 8002f08:	689b      	ldr	r3, [r3, #8]
 8002f0a:	f003 030c 	and.w	r3, r3, #12
 8002f0e:	2b08      	cmp	r3, #8
 8002f10:	d05c      	beq.n	8002fcc <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	699b      	ldr	r3, [r3, #24]
 8002f16:	2b02      	cmp	r3, #2
 8002f18:	d141      	bne.n	8002f9e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f1a:	4b31      	ldr	r3, [pc, #196]	@ (8002fe0 <HAL_RCC_OscConfig+0x478>)
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f20:	f7fe fee6 	bl	8001cf0 <HAL_GetTick>
 8002f24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f26:	e008      	b.n	8002f3a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f28:	f7fe fee2 	bl	8001cf0 <HAL_GetTick>
 8002f2c:	4602      	mov	r2, r0
 8002f2e:	693b      	ldr	r3, [r7, #16]
 8002f30:	1ad3      	subs	r3, r2, r3
 8002f32:	2b02      	cmp	r3, #2
 8002f34:	d901      	bls.n	8002f3a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002f36:	2303      	movs	r3, #3
 8002f38:	e087      	b.n	800304a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f3a:	4b27      	ldr	r3, [pc, #156]	@ (8002fd8 <HAL_RCC_OscConfig+0x470>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d1f0      	bne.n	8002f28 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	69da      	ldr	r2, [r3, #28]
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6a1b      	ldr	r3, [r3, #32]
 8002f4e:	431a      	orrs	r2, r3
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f54:	019b      	lsls	r3, r3, #6
 8002f56:	431a      	orrs	r2, r3
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f5c:	085b      	lsrs	r3, r3, #1
 8002f5e:	3b01      	subs	r3, #1
 8002f60:	041b      	lsls	r3, r3, #16
 8002f62:	431a      	orrs	r2, r3
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f68:	061b      	lsls	r3, r3, #24
 8002f6a:	491b      	ldr	r1, [pc, #108]	@ (8002fd8 <HAL_RCC_OscConfig+0x470>)
 8002f6c:	4313      	orrs	r3, r2
 8002f6e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f70:	4b1b      	ldr	r3, [pc, #108]	@ (8002fe0 <HAL_RCC_OscConfig+0x478>)
 8002f72:	2201      	movs	r2, #1
 8002f74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f76:	f7fe febb 	bl	8001cf0 <HAL_GetTick>
 8002f7a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f7c:	e008      	b.n	8002f90 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f7e:	f7fe feb7 	bl	8001cf0 <HAL_GetTick>
 8002f82:	4602      	mov	r2, r0
 8002f84:	693b      	ldr	r3, [r7, #16]
 8002f86:	1ad3      	subs	r3, r2, r3
 8002f88:	2b02      	cmp	r3, #2
 8002f8a:	d901      	bls.n	8002f90 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002f8c:	2303      	movs	r3, #3
 8002f8e:	e05c      	b.n	800304a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f90:	4b11      	ldr	r3, [pc, #68]	@ (8002fd8 <HAL_RCC_OscConfig+0x470>)
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d0f0      	beq.n	8002f7e <HAL_RCC_OscConfig+0x416>
 8002f9c:	e054      	b.n	8003048 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f9e:	4b10      	ldr	r3, [pc, #64]	@ (8002fe0 <HAL_RCC_OscConfig+0x478>)
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fa4:	f7fe fea4 	bl	8001cf0 <HAL_GetTick>
 8002fa8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002faa:	e008      	b.n	8002fbe <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fac:	f7fe fea0 	bl	8001cf0 <HAL_GetTick>
 8002fb0:	4602      	mov	r2, r0
 8002fb2:	693b      	ldr	r3, [r7, #16]
 8002fb4:	1ad3      	subs	r3, r2, r3
 8002fb6:	2b02      	cmp	r3, #2
 8002fb8:	d901      	bls.n	8002fbe <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002fba:	2303      	movs	r3, #3
 8002fbc:	e045      	b.n	800304a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002fbe:	4b06      	ldr	r3, [pc, #24]	@ (8002fd8 <HAL_RCC_OscConfig+0x470>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d1f0      	bne.n	8002fac <HAL_RCC_OscConfig+0x444>
 8002fca:	e03d      	b.n	8003048 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	699b      	ldr	r3, [r3, #24]
 8002fd0:	2b01      	cmp	r3, #1
 8002fd2:	d107      	bne.n	8002fe4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002fd4:	2301      	movs	r3, #1
 8002fd6:	e038      	b.n	800304a <HAL_RCC_OscConfig+0x4e2>
 8002fd8:	40023800 	.word	0x40023800
 8002fdc:	40007000 	.word	0x40007000
 8002fe0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002fe4:	4b1b      	ldr	r3, [pc, #108]	@ (8003054 <HAL_RCC_OscConfig+0x4ec>)
 8002fe6:	685b      	ldr	r3, [r3, #4]
 8002fe8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	699b      	ldr	r3, [r3, #24]
 8002fee:	2b01      	cmp	r3, #1
 8002ff0:	d028      	beq.n	8003044 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002ffc:	429a      	cmp	r2, r3
 8002ffe:	d121      	bne.n	8003044 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800300a:	429a      	cmp	r2, r3
 800300c:	d11a      	bne.n	8003044 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800300e:	68fa      	ldr	r2, [r7, #12]
 8003010:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003014:	4013      	ands	r3, r2
 8003016:	687a      	ldr	r2, [r7, #4]
 8003018:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800301a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800301c:	4293      	cmp	r3, r2
 800301e:	d111      	bne.n	8003044 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800302a:	085b      	lsrs	r3, r3, #1
 800302c:	3b01      	subs	r3, #1
 800302e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003030:	429a      	cmp	r2, r3
 8003032:	d107      	bne.n	8003044 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800303e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003040:	429a      	cmp	r2, r3
 8003042:	d001      	beq.n	8003048 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003044:	2301      	movs	r3, #1
 8003046:	e000      	b.n	800304a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003048:	2300      	movs	r3, #0
}
 800304a:	4618      	mov	r0, r3
 800304c:	3718      	adds	r7, #24
 800304e:	46bd      	mov	sp, r7
 8003050:	bd80      	pop	{r7, pc}
 8003052:	bf00      	nop
 8003054:	40023800 	.word	0x40023800

08003058 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	b084      	sub	sp, #16
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
 8003060:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	2b00      	cmp	r3, #0
 8003066:	d101      	bne.n	800306c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003068:	2301      	movs	r3, #1
 800306a:	e0cc      	b.n	8003206 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800306c:	4b68      	ldr	r3, [pc, #416]	@ (8003210 <HAL_RCC_ClockConfig+0x1b8>)
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f003 0307 	and.w	r3, r3, #7
 8003074:	683a      	ldr	r2, [r7, #0]
 8003076:	429a      	cmp	r2, r3
 8003078:	d90c      	bls.n	8003094 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800307a:	4b65      	ldr	r3, [pc, #404]	@ (8003210 <HAL_RCC_ClockConfig+0x1b8>)
 800307c:	683a      	ldr	r2, [r7, #0]
 800307e:	b2d2      	uxtb	r2, r2
 8003080:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003082:	4b63      	ldr	r3, [pc, #396]	@ (8003210 <HAL_RCC_ClockConfig+0x1b8>)
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f003 0307 	and.w	r3, r3, #7
 800308a:	683a      	ldr	r2, [r7, #0]
 800308c:	429a      	cmp	r2, r3
 800308e:	d001      	beq.n	8003094 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003090:	2301      	movs	r3, #1
 8003092:	e0b8      	b.n	8003206 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f003 0302 	and.w	r3, r3, #2
 800309c:	2b00      	cmp	r3, #0
 800309e:	d020      	beq.n	80030e2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f003 0304 	and.w	r3, r3, #4
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d005      	beq.n	80030b8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80030ac:	4b59      	ldr	r3, [pc, #356]	@ (8003214 <HAL_RCC_ClockConfig+0x1bc>)
 80030ae:	689b      	ldr	r3, [r3, #8]
 80030b0:	4a58      	ldr	r2, [pc, #352]	@ (8003214 <HAL_RCC_ClockConfig+0x1bc>)
 80030b2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80030b6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f003 0308 	and.w	r3, r3, #8
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d005      	beq.n	80030d0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80030c4:	4b53      	ldr	r3, [pc, #332]	@ (8003214 <HAL_RCC_ClockConfig+0x1bc>)
 80030c6:	689b      	ldr	r3, [r3, #8]
 80030c8:	4a52      	ldr	r2, [pc, #328]	@ (8003214 <HAL_RCC_ClockConfig+0x1bc>)
 80030ca:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80030ce:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80030d0:	4b50      	ldr	r3, [pc, #320]	@ (8003214 <HAL_RCC_ClockConfig+0x1bc>)
 80030d2:	689b      	ldr	r3, [r3, #8]
 80030d4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	689b      	ldr	r3, [r3, #8]
 80030dc:	494d      	ldr	r1, [pc, #308]	@ (8003214 <HAL_RCC_ClockConfig+0x1bc>)
 80030de:	4313      	orrs	r3, r2
 80030e0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f003 0301 	and.w	r3, r3, #1
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d044      	beq.n	8003178 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	685b      	ldr	r3, [r3, #4]
 80030f2:	2b01      	cmp	r3, #1
 80030f4:	d107      	bne.n	8003106 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030f6:	4b47      	ldr	r3, [pc, #284]	@ (8003214 <HAL_RCC_ClockConfig+0x1bc>)
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d119      	bne.n	8003136 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003102:	2301      	movs	r3, #1
 8003104:	e07f      	b.n	8003206 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	685b      	ldr	r3, [r3, #4]
 800310a:	2b02      	cmp	r3, #2
 800310c:	d003      	beq.n	8003116 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003112:	2b03      	cmp	r3, #3
 8003114:	d107      	bne.n	8003126 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003116:	4b3f      	ldr	r3, [pc, #252]	@ (8003214 <HAL_RCC_ClockConfig+0x1bc>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800311e:	2b00      	cmp	r3, #0
 8003120:	d109      	bne.n	8003136 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003122:	2301      	movs	r3, #1
 8003124:	e06f      	b.n	8003206 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003126:	4b3b      	ldr	r3, [pc, #236]	@ (8003214 <HAL_RCC_ClockConfig+0x1bc>)
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f003 0302 	and.w	r3, r3, #2
 800312e:	2b00      	cmp	r3, #0
 8003130:	d101      	bne.n	8003136 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003132:	2301      	movs	r3, #1
 8003134:	e067      	b.n	8003206 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003136:	4b37      	ldr	r3, [pc, #220]	@ (8003214 <HAL_RCC_ClockConfig+0x1bc>)
 8003138:	689b      	ldr	r3, [r3, #8]
 800313a:	f023 0203 	bic.w	r2, r3, #3
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	685b      	ldr	r3, [r3, #4]
 8003142:	4934      	ldr	r1, [pc, #208]	@ (8003214 <HAL_RCC_ClockConfig+0x1bc>)
 8003144:	4313      	orrs	r3, r2
 8003146:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003148:	f7fe fdd2 	bl	8001cf0 <HAL_GetTick>
 800314c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800314e:	e00a      	b.n	8003166 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003150:	f7fe fdce 	bl	8001cf0 <HAL_GetTick>
 8003154:	4602      	mov	r2, r0
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	1ad3      	subs	r3, r2, r3
 800315a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800315e:	4293      	cmp	r3, r2
 8003160:	d901      	bls.n	8003166 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003162:	2303      	movs	r3, #3
 8003164:	e04f      	b.n	8003206 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003166:	4b2b      	ldr	r3, [pc, #172]	@ (8003214 <HAL_RCC_ClockConfig+0x1bc>)
 8003168:	689b      	ldr	r3, [r3, #8]
 800316a:	f003 020c 	and.w	r2, r3, #12
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	685b      	ldr	r3, [r3, #4]
 8003172:	009b      	lsls	r3, r3, #2
 8003174:	429a      	cmp	r2, r3
 8003176:	d1eb      	bne.n	8003150 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003178:	4b25      	ldr	r3, [pc, #148]	@ (8003210 <HAL_RCC_ClockConfig+0x1b8>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f003 0307 	and.w	r3, r3, #7
 8003180:	683a      	ldr	r2, [r7, #0]
 8003182:	429a      	cmp	r2, r3
 8003184:	d20c      	bcs.n	80031a0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003186:	4b22      	ldr	r3, [pc, #136]	@ (8003210 <HAL_RCC_ClockConfig+0x1b8>)
 8003188:	683a      	ldr	r2, [r7, #0]
 800318a:	b2d2      	uxtb	r2, r2
 800318c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800318e:	4b20      	ldr	r3, [pc, #128]	@ (8003210 <HAL_RCC_ClockConfig+0x1b8>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f003 0307 	and.w	r3, r3, #7
 8003196:	683a      	ldr	r2, [r7, #0]
 8003198:	429a      	cmp	r2, r3
 800319a:	d001      	beq.n	80031a0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800319c:	2301      	movs	r3, #1
 800319e:	e032      	b.n	8003206 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f003 0304 	and.w	r3, r3, #4
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d008      	beq.n	80031be <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80031ac:	4b19      	ldr	r3, [pc, #100]	@ (8003214 <HAL_RCC_ClockConfig+0x1bc>)
 80031ae:	689b      	ldr	r3, [r3, #8]
 80031b0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	68db      	ldr	r3, [r3, #12]
 80031b8:	4916      	ldr	r1, [pc, #88]	@ (8003214 <HAL_RCC_ClockConfig+0x1bc>)
 80031ba:	4313      	orrs	r3, r2
 80031bc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f003 0308 	and.w	r3, r3, #8
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d009      	beq.n	80031de <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80031ca:	4b12      	ldr	r3, [pc, #72]	@ (8003214 <HAL_RCC_ClockConfig+0x1bc>)
 80031cc:	689b      	ldr	r3, [r3, #8]
 80031ce:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	691b      	ldr	r3, [r3, #16]
 80031d6:	00db      	lsls	r3, r3, #3
 80031d8:	490e      	ldr	r1, [pc, #56]	@ (8003214 <HAL_RCC_ClockConfig+0x1bc>)
 80031da:	4313      	orrs	r3, r2
 80031dc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80031de:	f000 f821 	bl	8003224 <HAL_RCC_GetSysClockFreq>
 80031e2:	4602      	mov	r2, r0
 80031e4:	4b0b      	ldr	r3, [pc, #44]	@ (8003214 <HAL_RCC_ClockConfig+0x1bc>)
 80031e6:	689b      	ldr	r3, [r3, #8]
 80031e8:	091b      	lsrs	r3, r3, #4
 80031ea:	f003 030f 	and.w	r3, r3, #15
 80031ee:	490a      	ldr	r1, [pc, #40]	@ (8003218 <HAL_RCC_ClockConfig+0x1c0>)
 80031f0:	5ccb      	ldrb	r3, [r1, r3]
 80031f2:	fa22 f303 	lsr.w	r3, r2, r3
 80031f6:	4a09      	ldr	r2, [pc, #36]	@ (800321c <HAL_RCC_ClockConfig+0x1c4>)
 80031f8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80031fa:	4b09      	ldr	r3, [pc, #36]	@ (8003220 <HAL_RCC_ClockConfig+0x1c8>)
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	4618      	mov	r0, r3
 8003200:	f7fe fd32 	bl	8001c68 <HAL_InitTick>

  return HAL_OK;
 8003204:	2300      	movs	r3, #0
}
 8003206:	4618      	mov	r0, r3
 8003208:	3710      	adds	r7, #16
 800320a:	46bd      	mov	sp, r7
 800320c:	bd80      	pop	{r7, pc}
 800320e:	bf00      	nop
 8003210:	40023c00 	.word	0x40023c00
 8003214:	40023800 	.word	0x40023800
 8003218:	08006d10 	.word	0x08006d10
 800321c:	20000028 	.word	0x20000028
 8003220:	2000002c 	.word	0x2000002c

08003224 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003224:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003228:	b094      	sub	sp, #80	@ 0x50
 800322a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800322c:	2300      	movs	r3, #0
 800322e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003230:	2300      	movs	r3, #0
 8003232:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003234:	2300      	movs	r3, #0
 8003236:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003238:	2300      	movs	r3, #0
 800323a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800323c:	4b79      	ldr	r3, [pc, #484]	@ (8003424 <HAL_RCC_GetSysClockFreq+0x200>)
 800323e:	689b      	ldr	r3, [r3, #8]
 8003240:	f003 030c 	and.w	r3, r3, #12
 8003244:	2b08      	cmp	r3, #8
 8003246:	d00d      	beq.n	8003264 <HAL_RCC_GetSysClockFreq+0x40>
 8003248:	2b08      	cmp	r3, #8
 800324a:	f200 80e1 	bhi.w	8003410 <HAL_RCC_GetSysClockFreq+0x1ec>
 800324e:	2b00      	cmp	r3, #0
 8003250:	d002      	beq.n	8003258 <HAL_RCC_GetSysClockFreq+0x34>
 8003252:	2b04      	cmp	r3, #4
 8003254:	d003      	beq.n	800325e <HAL_RCC_GetSysClockFreq+0x3a>
 8003256:	e0db      	b.n	8003410 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003258:	4b73      	ldr	r3, [pc, #460]	@ (8003428 <HAL_RCC_GetSysClockFreq+0x204>)
 800325a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800325c:	e0db      	b.n	8003416 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800325e:	4b73      	ldr	r3, [pc, #460]	@ (800342c <HAL_RCC_GetSysClockFreq+0x208>)
 8003260:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003262:	e0d8      	b.n	8003416 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003264:	4b6f      	ldr	r3, [pc, #444]	@ (8003424 <HAL_RCC_GetSysClockFreq+0x200>)
 8003266:	685b      	ldr	r3, [r3, #4]
 8003268:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800326c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800326e:	4b6d      	ldr	r3, [pc, #436]	@ (8003424 <HAL_RCC_GetSysClockFreq+0x200>)
 8003270:	685b      	ldr	r3, [r3, #4]
 8003272:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003276:	2b00      	cmp	r3, #0
 8003278:	d063      	beq.n	8003342 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800327a:	4b6a      	ldr	r3, [pc, #424]	@ (8003424 <HAL_RCC_GetSysClockFreq+0x200>)
 800327c:	685b      	ldr	r3, [r3, #4]
 800327e:	099b      	lsrs	r3, r3, #6
 8003280:	2200      	movs	r2, #0
 8003282:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003284:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003286:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003288:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800328c:	633b      	str	r3, [r7, #48]	@ 0x30
 800328e:	2300      	movs	r3, #0
 8003290:	637b      	str	r3, [r7, #52]	@ 0x34
 8003292:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003296:	4622      	mov	r2, r4
 8003298:	462b      	mov	r3, r5
 800329a:	f04f 0000 	mov.w	r0, #0
 800329e:	f04f 0100 	mov.w	r1, #0
 80032a2:	0159      	lsls	r1, r3, #5
 80032a4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80032a8:	0150      	lsls	r0, r2, #5
 80032aa:	4602      	mov	r2, r0
 80032ac:	460b      	mov	r3, r1
 80032ae:	4621      	mov	r1, r4
 80032b0:	1a51      	subs	r1, r2, r1
 80032b2:	6139      	str	r1, [r7, #16]
 80032b4:	4629      	mov	r1, r5
 80032b6:	eb63 0301 	sbc.w	r3, r3, r1
 80032ba:	617b      	str	r3, [r7, #20]
 80032bc:	f04f 0200 	mov.w	r2, #0
 80032c0:	f04f 0300 	mov.w	r3, #0
 80032c4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80032c8:	4659      	mov	r1, fp
 80032ca:	018b      	lsls	r3, r1, #6
 80032cc:	4651      	mov	r1, sl
 80032ce:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80032d2:	4651      	mov	r1, sl
 80032d4:	018a      	lsls	r2, r1, #6
 80032d6:	4651      	mov	r1, sl
 80032d8:	ebb2 0801 	subs.w	r8, r2, r1
 80032dc:	4659      	mov	r1, fp
 80032de:	eb63 0901 	sbc.w	r9, r3, r1
 80032e2:	f04f 0200 	mov.w	r2, #0
 80032e6:	f04f 0300 	mov.w	r3, #0
 80032ea:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80032ee:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80032f2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80032f6:	4690      	mov	r8, r2
 80032f8:	4699      	mov	r9, r3
 80032fa:	4623      	mov	r3, r4
 80032fc:	eb18 0303 	adds.w	r3, r8, r3
 8003300:	60bb      	str	r3, [r7, #8]
 8003302:	462b      	mov	r3, r5
 8003304:	eb49 0303 	adc.w	r3, r9, r3
 8003308:	60fb      	str	r3, [r7, #12]
 800330a:	f04f 0200 	mov.w	r2, #0
 800330e:	f04f 0300 	mov.w	r3, #0
 8003312:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003316:	4629      	mov	r1, r5
 8003318:	024b      	lsls	r3, r1, #9
 800331a:	4621      	mov	r1, r4
 800331c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003320:	4621      	mov	r1, r4
 8003322:	024a      	lsls	r2, r1, #9
 8003324:	4610      	mov	r0, r2
 8003326:	4619      	mov	r1, r3
 8003328:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800332a:	2200      	movs	r2, #0
 800332c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800332e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003330:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003334:	f7fd fc40 	bl	8000bb8 <__aeabi_uldivmod>
 8003338:	4602      	mov	r2, r0
 800333a:	460b      	mov	r3, r1
 800333c:	4613      	mov	r3, r2
 800333e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003340:	e058      	b.n	80033f4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003342:	4b38      	ldr	r3, [pc, #224]	@ (8003424 <HAL_RCC_GetSysClockFreq+0x200>)
 8003344:	685b      	ldr	r3, [r3, #4]
 8003346:	099b      	lsrs	r3, r3, #6
 8003348:	2200      	movs	r2, #0
 800334a:	4618      	mov	r0, r3
 800334c:	4611      	mov	r1, r2
 800334e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003352:	623b      	str	r3, [r7, #32]
 8003354:	2300      	movs	r3, #0
 8003356:	627b      	str	r3, [r7, #36]	@ 0x24
 8003358:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800335c:	4642      	mov	r2, r8
 800335e:	464b      	mov	r3, r9
 8003360:	f04f 0000 	mov.w	r0, #0
 8003364:	f04f 0100 	mov.w	r1, #0
 8003368:	0159      	lsls	r1, r3, #5
 800336a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800336e:	0150      	lsls	r0, r2, #5
 8003370:	4602      	mov	r2, r0
 8003372:	460b      	mov	r3, r1
 8003374:	4641      	mov	r1, r8
 8003376:	ebb2 0a01 	subs.w	sl, r2, r1
 800337a:	4649      	mov	r1, r9
 800337c:	eb63 0b01 	sbc.w	fp, r3, r1
 8003380:	f04f 0200 	mov.w	r2, #0
 8003384:	f04f 0300 	mov.w	r3, #0
 8003388:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800338c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003390:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003394:	ebb2 040a 	subs.w	r4, r2, sl
 8003398:	eb63 050b 	sbc.w	r5, r3, fp
 800339c:	f04f 0200 	mov.w	r2, #0
 80033a0:	f04f 0300 	mov.w	r3, #0
 80033a4:	00eb      	lsls	r3, r5, #3
 80033a6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80033aa:	00e2      	lsls	r2, r4, #3
 80033ac:	4614      	mov	r4, r2
 80033ae:	461d      	mov	r5, r3
 80033b0:	4643      	mov	r3, r8
 80033b2:	18e3      	adds	r3, r4, r3
 80033b4:	603b      	str	r3, [r7, #0]
 80033b6:	464b      	mov	r3, r9
 80033b8:	eb45 0303 	adc.w	r3, r5, r3
 80033bc:	607b      	str	r3, [r7, #4]
 80033be:	f04f 0200 	mov.w	r2, #0
 80033c2:	f04f 0300 	mov.w	r3, #0
 80033c6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80033ca:	4629      	mov	r1, r5
 80033cc:	028b      	lsls	r3, r1, #10
 80033ce:	4621      	mov	r1, r4
 80033d0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80033d4:	4621      	mov	r1, r4
 80033d6:	028a      	lsls	r2, r1, #10
 80033d8:	4610      	mov	r0, r2
 80033da:	4619      	mov	r1, r3
 80033dc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80033de:	2200      	movs	r2, #0
 80033e0:	61bb      	str	r3, [r7, #24]
 80033e2:	61fa      	str	r2, [r7, #28]
 80033e4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80033e8:	f7fd fbe6 	bl	8000bb8 <__aeabi_uldivmod>
 80033ec:	4602      	mov	r2, r0
 80033ee:	460b      	mov	r3, r1
 80033f0:	4613      	mov	r3, r2
 80033f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80033f4:	4b0b      	ldr	r3, [pc, #44]	@ (8003424 <HAL_RCC_GetSysClockFreq+0x200>)
 80033f6:	685b      	ldr	r3, [r3, #4]
 80033f8:	0c1b      	lsrs	r3, r3, #16
 80033fa:	f003 0303 	and.w	r3, r3, #3
 80033fe:	3301      	adds	r3, #1
 8003400:	005b      	lsls	r3, r3, #1
 8003402:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003404:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003406:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003408:	fbb2 f3f3 	udiv	r3, r2, r3
 800340c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800340e:	e002      	b.n	8003416 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003410:	4b05      	ldr	r3, [pc, #20]	@ (8003428 <HAL_RCC_GetSysClockFreq+0x204>)
 8003412:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003414:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003416:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003418:	4618      	mov	r0, r3
 800341a:	3750      	adds	r7, #80	@ 0x50
 800341c:	46bd      	mov	sp, r7
 800341e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003422:	bf00      	nop
 8003424:	40023800 	.word	0x40023800
 8003428:	00f42400 	.word	0x00f42400
 800342c:	007a1200 	.word	0x007a1200

08003430 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003430:	b480      	push	{r7}
 8003432:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003434:	4b03      	ldr	r3, [pc, #12]	@ (8003444 <HAL_RCC_GetHCLKFreq+0x14>)
 8003436:	681b      	ldr	r3, [r3, #0]
}
 8003438:	4618      	mov	r0, r3
 800343a:	46bd      	mov	sp, r7
 800343c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003440:	4770      	bx	lr
 8003442:	bf00      	nop
 8003444:	20000028 	.word	0x20000028

08003448 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800344c:	f7ff fff0 	bl	8003430 <HAL_RCC_GetHCLKFreq>
 8003450:	4602      	mov	r2, r0
 8003452:	4b05      	ldr	r3, [pc, #20]	@ (8003468 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003454:	689b      	ldr	r3, [r3, #8]
 8003456:	0a9b      	lsrs	r3, r3, #10
 8003458:	f003 0307 	and.w	r3, r3, #7
 800345c:	4903      	ldr	r1, [pc, #12]	@ (800346c <HAL_RCC_GetPCLK1Freq+0x24>)
 800345e:	5ccb      	ldrb	r3, [r1, r3]
 8003460:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003464:	4618      	mov	r0, r3
 8003466:	bd80      	pop	{r7, pc}
 8003468:	40023800 	.word	0x40023800
 800346c:	08006d20 	.word	0x08006d20

08003470 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003474:	f7ff ffdc 	bl	8003430 <HAL_RCC_GetHCLKFreq>
 8003478:	4602      	mov	r2, r0
 800347a:	4b05      	ldr	r3, [pc, #20]	@ (8003490 <HAL_RCC_GetPCLK2Freq+0x20>)
 800347c:	689b      	ldr	r3, [r3, #8]
 800347e:	0b5b      	lsrs	r3, r3, #13
 8003480:	f003 0307 	and.w	r3, r3, #7
 8003484:	4903      	ldr	r1, [pc, #12]	@ (8003494 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003486:	5ccb      	ldrb	r3, [r1, r3]
 8003488:	fa22 f303 	lsr.w	r3, r2, r3
}
 800348c:	4618      	mov	r0, r3
 800348e:	bd80      	pop	{r7, pc}
 8003490:	40023800 	.word	0x40023800
 8003494:	08006d20 	.word	0x08006d20

08003498 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003498:	b580      	push	{r7, lr}
 800349a:	b082      	sub	sp, #8
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d101      	bne.n	80034aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80034a6:	2301      	movs	r3, #1
 80034a8:	e041      	b.n	800352e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80034b0:	b2db      	uxtb	r3, r3
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d106      	bne.n	80034c4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	2200      	movs	r2, #0
 80034ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80034be:	6878      	ldr	r0, [r7, #4]
 80034c0:	f7fe fa0c 	bl	80018dc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	2202      	movs	r2, #2
 80034c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681a      	ldr	r2, [r3, #0]
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	3304      	adds	r3, #4
 80034d4:	4619      	mov	r1, r3
 80034d6:	4610      	mov	r0, r2
 80034d8:	f000 f950 	bl	800377c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	2201      	movs	r2, #1
 80034e0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	2201      	movs	r2, #1
 80034e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	2201      	movs	r2, #1
 80034f0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	2201      	movs	r2, #1
 80034f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	2201      	movs	r2, #1
 8003500:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	2201      	movs	r2, #1
 8003508:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2201      	movs	r2, #1
 8003510:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2201      	movs	r2, #1
 8003518:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2201      	movs	r2, #1
 8003520:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2201      	movs	r2, #1
 8003528:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800352c:	2300      	movs	r3, #0
}
 800352e:	4618      	mov	r0, r3
 8003530:	3708      	adds	r7, #8
 8003532:	46bd      	mov	sp, r7
 8003534:	bd80      	pop	{r7, pc}
	...

08003538 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003538:	b480      	push	{r7}
 800353a:	b085      	sub	sp, #20
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003546:	b2db      	uxtb	r3, r3
 8003548:	2b01      	cmp	r3, #1
 800354a:	d001      	beq.n	8003550 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800354c:	2301      	movs	r3, #1
 800354e:	e03c      	b.n	80035ca <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	2202      	movs	r2, #2
 8003554:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4a1e      	ldr	r2, [pc, #120]	@ (80035d8 <HAL_TIM_Base_Start+0xa0>)
 800355e:	4293      	cmp	r3, r2
 8003560:	d018      	beq.n	8003594 <HAL_TIM_Base_Start+0x5c>
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800356a:	d013      	beq.n	8003594 <HAL_TIM_Base_Start+0x5c>
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4a1a      	ldr	r2, [pc, #104]	@ (80035dc <HAL_TIM_Base_Start+0xa4>)
 8003572:	4293      	cmp	r3, r2
 8003574:	d00e      	beq.n	8003594 <HAL_TIM_Base_Start+0x5c>
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	4a19      	ldr	r2, [pc, #100]	@ (80035e0 <HAL_TIM_Base_Start+0xa8>)
 800357c:	4293      	cmp	r3, r2
 800357e:	d009      	beq.n	8003594 <HAL_TIM_Base_Start+0x5c>
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	4a17      	ldr	r2, [pc, #92]	@ (80035e4 <HAL_TIM_Base_Start+0xac>)
 8003586:	4293      	cmp	r3, r2
 8003588:	d004      	beq.n	8003594 <HAL_TIM_Base_Start+0x5c>
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	4a16      	ldr	r2, [pc, #88]	@ (80035e8 <HAL_TIM_Base_Start+0xb0>)
 8003590:	4293      	cmp	r3, r2
 8003592:	d111      	bne.n	80035b8 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	689b      	ldr	r3, [r3, #8]
 800359a:	f003 0307 	and.w	r3, r3, #7
 800359e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	2b06      	cmp	r3, #6
 80035a4:	d010      	beq.n	80035c8 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	681a      	ldr	r2, [r3, #0]
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f042 0201 	orr.w	r2, r2, #1
 80035b4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80035b6:	e007      	b.n	80035c8 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	681a      	ldr	r2, [r3, #0]
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f042 0201 	orr.w	r2, r2, #1
 80035c6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80035c8:	2300      	movs	r3, #0
}
 80035ca:	4618      	mov	r0, r3
 80035cc:	3714      	adds	r7, #20
 80035ce:	46bd      	mov	sp, r7
 80035d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d4:	4770      	bx	lr
 80035d6:	bf00      	nop
 80035d8:	40010000 	.word	0x40010000
 80035dc:	40000400 	.word	0x40000400
 80035e0:	40000800 	.word	0x40000800
 80035e4:	40000c00 	.word	0x40000c00
 80035e8:	40014000 	.word	0x40014000

080035ec <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b084      	sub	sp, #16
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
 80035f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80035f6:	2300      	movs	r3, #0
 80035f8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003600:	2b01      	cmp	r3, #1
 8003602:	d101      	bne.n	8003608 <HAL_TIM_ConfigClockSource+0x1c>
 8003604:	2302      	movs	r3, #2
 8003606:	e0b4      	b.n	8003772 <HAL_TIM_ConfigClockSource+0x186>
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2201      	movs	r2, #1
 800360c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2202      	movs	r2, #2
 8003614:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	689b      	ldr	r3, [r3, #8]
 800361e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003620:	68bb      	ldr	r3, [r7, #8]
 8003622:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003626:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003628:	68bb      	ldr	r3, [r7, #8]
 800362a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800362e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	68ba      	ldr	r2, [r7, #8]
 8003636:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003640:	d03e      	beq.n	80036c0 <HAL_TIM_ConfigClockSource+0xd4>
 8003642:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003646:	f200 8087 	bhi.w	8003758 <HAL_TIM_ConfigClockSource+0x16c>
 800364a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800364e:	f000 8086 	beq.w	800375e <HAL_TIM_ConfigClockSource+0x172>
 8003652:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003656:	d87f      	bhi.n	8003758 <HAL_TIM_ConfigClockSource+0x16c>
 8003658:	2b70      	cmp	r3, #112	@ 0x70
 800365a:	d01a      	beq.n	8003692 <HAL_TIM_ConfigClockSource+0xa6>
 800365c:	2b70      	cmp	r3, #112	@ 0x70
 800365e:	d87b      	bhi.n	8003758 <HAL_TIM_ConfigClockSource+0x16c>
 8003660:	2b60      	cmp	r3, #96	@ 0x60
 8003662:	d050      	beq.n	8003706 <HAL_TIM_ConfigClockSource+0x11a>
 8003664:	2b60      	cmp	r3, #96	@ 0x60
 8003666:	d877      	bhi.n	8003758 <HAL_TIM_ConfigClockSource+0x16c>
 8003668:	2b50      	cmp	r3, #80	@ 0x50
 800366a:	d03c      	beq.n	80036e6 <HAL_TIM_ConfigClockSource+0xfa>
 800366c:	2b50      	cmp	r3, #80	@ 0x50
 800366e:	d873      	bhi.n	8003758 <HAL_TIM_ConfigClockSource+0x16c>
 8003670:	2b40      	cmp	r3, #64	@ 0x40
 8003672:	d058      	beq.n	8003726 <HAL_TIM_ConfigClockSource+0x13a>
 8003674:	2b40      	cmp	r3, #64	@ 0x40
 8003676:	d86f      	bhi.n	8003758 <HAL_TIM_ConfigClockSource+0x16c>
 8003678:	2b30      	cmp	r3, #48	@ 0x30
 800367a:	d064      	beq.n	8003746 <HAL_TIM_ConfigClockSource+0x15a>
 800367c:	2b30      	cmp	r3, #48	@ 0x30
 800367e:	d86b      	bhi.n	8003758 <HAL_TIM_ConfigClockSource+0x16c>
 8003680:	2b20      	cmp	r3, #32
 8003682:	d060      	beq.n	8003746 <HAL_TIM_ConfigClockSource+0x15a>
 8003684:	2b20      	cmp	r3, #32
 8003686:	d867      	bhi.n	8003758 <HAL_TIM_ConfigClockSource+0x16c>
 8003688:	2b00      	cmp	r3, #0
 800368a:	d05c      	beq.n	8003746 <HAL_TIM_ConfigClockSource+0x15a>
 800368c:	2b10      	cmp	r3, #16
 800368e:	d05a      	beq.n	8003746 <HAL_TIM_ConfigClockSource+0x15a>
 8003690:	e062      	b.n	8003758 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800369a:	683b      	ldr	r3, [r7, #0]
 800369c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80036a2:	f000 f971 	bl	8003988 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	689b      	ldr	r3, [r3, #8]
 80036ac:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80036ae:	68bb      	ldr	r3, [r7, #8]
 80036b0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80036b4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	68ba      	ldr	r2, [r7, #8]
 80036bc:	609a      	str	r2, [r3, #8]
      break;
 80036be:	e04f      	b.n	8003760 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80036cc:	683b      	ldr	r3, [r7, #0]
 80036ce:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80036d0:	f000 f95a 	bl	8003988 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	689a      	ldr	r2, [r3, #8]
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80036e2:	609a      	str	r2, [r3, #8]
      break;
 80036e4:	e03c      	b.n	8003760 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80036f2:	461a      	mov	r2, r3
 80036f4:	f000 f8ce 	bl	8003894 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	2150      	movs	r1, #80	@ 0x50
 80036fe:	4618      	mov	r0, r3
 8003700:	f000 f927 	bl	8003952 <TIM_ITRx_SetConfig>
      break;
 8003704:	e02c      	b.n	8003760 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003712:	461a      	mov	r2, r3
 8003714:	f000 f8ed 	bl	80038f2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	2160      	movs	r1, #96	@ 0x60
 800371e:	4618      	mov	r0, r3
 8003720:	f000 f917 	bl	8003952 <TIM_ITRx_SetConfig>
      break;
 8003724:	e01c      	b.n	8003760 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800372a:	683b      	ldr	r3, [r7, #0]
 800372c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003732:	461a      	mov	r2, r3
 8003734:	f000 f8ae 	bl	8003894 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	2140      	movs	r1, #64	@ 0x40
 800373e:	4618      	mov	r0, r3
 8003740:	f000 f907 	bl	8003952 <TIM_ITRx_SetConfig>
      break;
 8003744:	e00c      	b.n	8003760 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681a      	ldr	r2, [r3, #0]
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	4619      	mov	r1, r3
 8003750:	4610      	mov	r0, r2
 8003752:	f000 f8fe 	bl	8003952 <TIM_ITRx_SetConfig>
      break;
 8003756:	e003      	b.n	8003760 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003758:	2301      	movs	r3, #1
 800375a:	73fb      	strb	r3, [r7, #15]
      break;
 800375c:	e000      	b.n	8003760 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800375e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2201      	movs	r2, #1
 8003764:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2200      	movs	r2, #0
 800376c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003770:	7bfb      	ldrb	r3, [r7, #15]
}
 8003772:	4618      	mov	r0, r3
 8003774:	3710      	adds	r7, #16
 8003776:	46bd      	mov	sp, r7
 8003778:	bd80      	pop	{r7, pc}
	...

0800377c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800377c:	b480      	push	{r7}
 800377e:	b085      	sub	sp, #20
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
 8003784:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	4a3a      	ldr	r2, [pc, #232]	@ (8003878 <TIM_Base_SetConfig+0xfc>)
 8003790:	4293      	cmp	r3, r2
 8003792:	d00f      	beq.n	80037b4 <TIM_Base_SetConfig+0x38>
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800379a:	d00b      	beq.n	80037b4 <TIM_Base_SetConfig+0x38>
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	4a37      	ldr	r2, [pc, #220]	@ (800387c <TIM_Base_SetConfig+0x100>)
 80037a0:	4293      	cmp	r3, r2
 80037a2:	d007      	beq.n	80037b4 <TIM_Base_SetConfig+0x38>
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	4a36      	ldr	r2, [pc, #216]	@ (8003880 <TIM_Base_SetConfig+0x104>)
 80037a8:	4293      	cmp	r3, r2
 80037aa:	d003      	beq.n	80037b4 <TIM_Base_SetConfig+0x38>
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	4a35      	ldr	r2, [pc, #212]	@ (8003884 <TIM_Base_SetConfig+0x108>)
 80037b0:	4293      	cmp	r3, r2
 80037b2:	d108      	bne.n	80037c6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80037ba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80037bc:	683b      	ldr	r3, [r7, #0]
 80037be:	685b      	ldr	r3, [r3, #4]
 80037c0:	68fa      	ldr	r2, [r7, #12]
 80037c2:	4313      	orrs	r3, r2
 80037c4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	4a2b      	ldr	r2, [pc, #172]	@ (8003878 <TIM_Base_SetConfig+0xfc>)
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d01b      	beq.n	8003806 <TIM_Base_SetConfig+0x8a>
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80037d4:	d017      	beq.n	8003806 <TIM_Base_SetConfig+0x8a>
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	4a28      	ldr	r2, [pc, #160]	@ (800387c <TIM_Base_SetConfig+0x100>)
 80037da:	4293      	cmp	r3, r2
 80037dc:	d013      	beq.n	8003806 <TIM_Base_SetConfig+0x8a>
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	4a27      	ldr	r2, [pc, #156]	@ (8003880 <TIM_Base_SetConfig+0x104>)
 80037e2:	4293      	cmp	r3, r2
 80037e4:	d00f      	beq.n	8003806 <TIM_Base_SetConfig+0x8a>
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	4a26      	ldr	r2, [pc, #152]	@ (8003884 <TIM_Base_SetConfig+0x108>)
 80037ea:	4293      	cmp	r3, r2
 80037ec:	d00b      	beq.n	8003806 <TIM_Base_SetConfig+0x8a>
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	4a25      	ldr	r2, [pc, #148]	@ (8003888 <TIM_Base_SetConfig+0x10c>)
 80037f2:	4293      	cmp	r3, r2
 80037f4:	d007      	beq.n	8003806 <TIM_Base_SetConfig+0x8a>
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	4a24      	ldr	r2, [pc, #144]	@ (800388c <TIM_Base_SetConfig+0x110>)
 80037fa:	4293      	cmp	r3, r2
 80037fc:	d003      	beq.n	8003806 <TIM_Base_SetConfig+0x8a>
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	4a23      	ldr	r2, [pc, #140]	@ (8003890 <TIM_Base_SetConfig+0x114>)
 8003802:	4293      	cmp	r3, r2
 8003804:	d108      	bne.n	8003818 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800380c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800380e:	683b      	ldr	r3, [r7, #0]
 8003810:	68db      	ldr	r3, [r3, #12]
 8003812:	68fa      	ldr	r2, [r7, #12]
 8003814:	4313      	orrs	r3, r2
 8003816:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800381e:	683b      	ldr	r3, [r7, #0]
 8003820:	695b      	ldr	r3, [r3, #20]
 8003822:	4313      	orrs	r3, r2
 8003824:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	68fa      	ldr	r2, [r7, #12]
 800382a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	689a      	ldr	r2, [r3, #8]
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003834:	683b      	ldr	r3, [r7, #0]
 8003836:	681a      	ldr	r2, [r3, #0]
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	4a0e      	ldr	r2, [pc, #56]	@ (8003878 <TIM_Base_SetConfig+0xfc>)
 8003840:	4293      	cmp	r3, r2
 8003842:	d103      	bne.n	800384c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	691a      	ldr	r2, [r3, #16]
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2201      	movs	r2, #1
 8003850:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	691b      	ldr	r3, [r3, #16]
 8003856:	f003 0301 	and.w	r3, r3, #1
 800385a:	2b01      	cmp	r3, #1
 800385c:	d105      	bne.n	800386a <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	691b      	ldr	r3, [r3, #16]
 8003862:	f023 0201 	bic.w	r2, r3, #1
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	611a      	str	r2, [r3, #16]
  }
}
 800386a:	bf00      	nop
 800386c:	3714      	adds	r7, #20
 800386e:	46bd      	mov	sp, r7
 8003870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003874:	4770      	bx	lr
 8003876:	bf00      	nop
 8003878:	40010000 	.word	0x40010000
 800387c:	40000400 	.word	0x40000400
 8003880:	40000800 	.word	0x40000800
 8003884:	40000c00 	.word	0x40000c00
 8003888:	40014000 	.word	0x40014000
 800388c:	40014400 	.word	0x40014400
 8003890:	40014800 	.word	0x40014800

08003894 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003894:	b480      	push	{r7}
 8003896:	b087      	sub	sp, #28
 8003898:	af00      	add	r7, sp, #0
 800389a:	60f8      	str	r0, [r7, #12]
 800389c:	60b9      	str	r1, [r7, #8]
 800389e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	6a1b      	ldr	r3, [r3, #32]
 80038a4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	6a1b      	ldr	r3, [r3, #32]
 80038aa:	f023 0201 	bic.w	r2, r3, #1
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	699b      	ldr	r3, [r3, #24]
 80038b6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80038b8:	693b      	ldr	r3, [r7, #16]
 80038ba:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80038be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	011b      	lsls	r3, r3, #4
 80038c4:	693a      	ldr	r2, [r7, #16]
 80038c6:	4313      	orrs	r3, r2
 80038c8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80038ca:	697b      	ldr	r3, [r7, #20]
 80038cc:	f023 030a 	bic.w	r3, r3, #10
 80038d0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80038d2:	697a      	ldr	r2, [r7, #20]
 80038d4:	68bb      	ldr	r3, [r7, #8]
 80038d6:	4313      	orrs	r3, r2
 80038d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	693a      	ldr	r2, [r7, #16]
 80038de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	697a      	ldr	r2, [r7, #20]
 80038e4:	621a      	str	r2, [r3, #32]
}
 80038e6:	bf00      	nop
 80038e8:	371c      	adds	r7, #28
 80038ea:	46bd      	mov	sp, r7
 80038ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f0:	4770      	bx	lr

080038f2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80038f2:	b480      	push	{r7}
 80038f4:	b087      	sub	sp, #28
 80038f6:	af00      	add	r7, sp, #0
 80038f8:	60f8      	str	r0, [r7, #12]
 80038fa:	60b9      	str	r1, [r7, #8]
 80038fc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	6a1b      	ldr	r3, [r3, #32]
 8003902:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	6a1b      	ldr	r3, [r3, #32]
 8003908:	f023 0210 	bic.w	r2, r3, #16
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	699b      	ldr	r3, [r3, #24]
 8003914:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003916:	693b      	ldr	r3, [r7, #16]
 8003918:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800391c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	031b      	lsls	r3, r3, #12
 8003922:	693a      	ldr	r2, [r7, #16]
 8003924:	4313      	orrs	r3, r2
 8003926:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003928:	697b      	ldr	r3, [r7, #20]
 800392a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800392e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003930:	68bb      	ldr	r3, [r7, #8]
 8003932:	011b      	lsls	r3, r3, #4
 8003934:	697a      	ldr	r2, [r7, #20]
 8003936:	4313      	orrs	r3, r2
 8003938:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	693a      	ldr	r2, [r7, #16]
 800393e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	697a      	ldr	r2, [r7, #20]
 8003944:	621a      	str	r2, [r3, #32]
}
 8003946:	bf00      	nop
 8003948:	371c      	adds	r7, #28
 800394a:	46bd      	mov	sp, r7
 800394c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003950:	4770      	bx	lr

08003952 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003952:	b480      	push	{r7}
 8003954:	b085      	sub	sp, #20
 8003956:	af00      	add	r7, sp, #0
 8003958:	6078      	str	r0, [r7, #4]
 800395a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	689b      	ldr	r3, [r3, #8]
 8003960:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003968:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800396a:	683a      	ldr	r2, [r7, #0]
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	4313      	orrs	r3, r2
 8003970:	f043 0307 	orr.w	r3, r3, #7
 8003974:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	68fa      	ldr	r2, [r7, #12]
 800397a:	609a      	str	r2, [r3, #8]
}
 800397c:	bf00      	nop
 800397e:	3714      	adds	r7, #20
 8003980:	46bd      	mov	sp, r7
 8003982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003986:	4770      	bx	lr

08003988 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003988:	b480      	push	{r7}
 800398a:	b087      	sub	sp, #28
 800398c:	af00      	add	r7, sp, #0
 800398e:	60f8      	str	r0, [r7, #12]
 8003990:	60b9      	str	r1, [r7, #8]
 8003992:	607a      	str	r2, [r7, #4]
 8003994:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	689b      	ldr	r3, [r3, #8]
 800399a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800399c:	697b      	ldr	r3, [r7, #20]
 800399e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80039a2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	021a      	lsls	r2, r3, #8
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	431a      	orrs	r2, r3
 80039ac:	68bb      	ldr	r3, [r7, #8]
 80039ae:	4313      	orrs	r3, r2
 80039b0:	697a      	ldr	r2, [r7, #20]
 80039b2:	4313      	orrs	r3, r2
 80039b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	697a      	ldr	r2, [r7, #20]
 80039ba:	609a      	str	r2, [r3, #8]
}
 80039bc:	bf00      	nop
 80039be:	371c      	adds	r7, #28
 80039c0:	46bd      	mov	sp, r7
 80039c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c6:	4770      	bx	lr

080039c8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80039c8:	b480      	push	{r7}
 80039ca:	b085      	sub	sp, #20
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
 80039d0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80039d8:	2b01      	cmp	r3, #1
 80039da:	d101      	bne.n	80039e0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80039dc:	2302      	movs	r3, #2
 80039de:	e050      	b.n	8003a82 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2201      	movs	r2, #1
 80039e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2202      	movs	r2, #2
 80039ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	685b      	ldr	r3, [r3, #4]
 80039f6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	689b      	ldr	r3, [r3, #8]
 80039fe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003a06:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003a08:	683b      	ldr	r3, [r7, #0]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	68fa      	ldr	r2, [r7, #12]
 8003a0e:	4313      	orrs	r3, r2
 8003a10:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	68fa      	ldr	r2, [r7, #12]
 8003a18:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	4a1c      	ldr	r2, [pc, #112]	@ (8003a90 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003a20:	4293      	cmp	r3, r2
 8003a22:	d018      	beq.n	8003a56 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a2c:	d013      	beq.n	8003a56 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	4a18      	ldr	r2, [pc, #96]	@ (8003a94 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003a34:	4293      	cmp	r3, r2
 8003a36:	d00e      	beq.n	8003a56 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	4a16      	ldr	r2, [pc, #88]	@ (8003a98 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003a3e:	4293      	cmp	r3, r2
 8003a40:	d009      	beq.n	8003a56 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	4a15      	ldr	r2, [pc, #84]	@ (8003a9c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003a48:	4293      	cmp	r3, r2
 8003a4a:	d004      	beq.n	8003a56 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	4a13      	ldr	r2, [pc, #76]	@ (8003aa0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8003a52:	4293      	cmp	r3, r2
 8003a54:	d10c      	bne.n	8003a70 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003a56:	68bb      	ldr	r3, [r7, #8]
 8003a58:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003a5c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003a5e:	683b      	ldr	r3, [r7, #0]
 8003a60:	685b      	ldr	r3, [r3, #4]
 8003a62:	68ba      	ldr	r2, [r7, #8]
 8003a64:	4313      	orrs	r3, r2
 8003a66:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	68ba      	ldr	r2, [r7, #8]
 8003a6e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2201      	movs	r2, #1
 8003a74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003a80:	2300      	movs	r3, #0
}
 8003a82:	4618      	mov	r0, r3
 8003a84:	3714      	adds	r7, #20
 8003a86:	46bd      	mov	sp, r7
 8003a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8c:	4770      	bx	lr
 8003a8e:	bf00      	nop
 8003a90:	40010000 	.word	0x40010000
 8003a94:	40000400 	.word	0x40000400
 8003a98:	40000800 	.word	0x40000800
 8003a9c:	40000c00 	.word	0x40000c00
 8003aa0:	40014000 	.word	0x40014000

08003aa4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b082      	sub	sp, #8
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d101      	bne.n	8003ab6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003ab2:	2301      	movs	r3, #1
 8003ab4:	e042      	b.n	8003b3c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003abc:	b2db      	uxtb	r3, r3
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d106      	bne.n	8003ad0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003aca:	6878      	ldr	r0, [r7, #4]
 8003acc:	f7fd ff26 	bl	800191c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	2224      	movs	r2, #36	@ 0x24
 8003ad4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	68da      	ldr	r2, [r3, #12]
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003ae6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003ae8:	6878      	ldr	r0, [r7, #4]
 8003aea:	f000 f82b 	bl	8003b44 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	691a      	ldr	r2, [r3, #16]
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003afc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	695a      	ldr	r2, [r3, #20]
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003b0c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	68da      	ldr	r2, [r3, #12]
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003b1c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	2200      	movs	r2, #0
 8003b22:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2220      	movs	r2, #32
 8003b28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2220      	movs	r2, #32
 8003b30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2200      	movs	r2, #0
 8003b38:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003b3a:	2300      	movs	r3, #0
}
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	3708      	adds	r7, #8
 8003b40:	46bd      	mov	sp, r7
 8003b42:	bd80      	pop	{r7, pc}

08003b44 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003b44:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003b48:	b0c0      	sub	sp, #256	@ 0x100
 8003b4a:	af00      	add	r7, sp, #0
 8003b4c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003b50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	691b      	ldr	r3, [r3, #16]
 8003b58:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003b5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b60:	68d9      	ldr	r1, [r3, #12]
 8003b62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b66:	681a      	ldr	r2, [r3, #0]
 8003b68:	ea40 0301 	orr.w	r3, r0, r1
 8003b6c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003b6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b72:	689a      	ldr	r2, [r3, #8]
 8003b74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b78:	691b      	ldr	r3, [r3, #16]
 8003b7a:	431a      	orrs	r2, r3
 8003b7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b80:	695b      	ldr	r3, [r3, #20]
 8003b82:	431a      	orrs	r2, r3
 8003b84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b88:	69db      	ldr	r3, [r3, #28]
 8003b8a:	4313      	orrs	r3, r2
 8003b8c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003b90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	68db      	ldr	r3, [r3, #12]
 8003b98:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003b9c:	f021 010c 	bic.w	r1, r1, #12
 8003ba0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ba4:	681a      	ldr	r2, [r3, #0]
 8003ba6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003baa:	430b      	orrs	r3, r1
 8003bac:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003bae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	695b      	ldr	r3, [r3, #20]
 8003bb6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003bba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bbe:	6999      	ldr	r1, [r3, #24]
 8003bc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bc4:	681a      	ldr	r2, [r3, #0]
 8003bc6:	ea40 0301 	orr.w	r3, r0, r1
 8003bca:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003bcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bd0:	681a      	ldr	r2, [r3, #0]
 8003bd2:	4b8f      	ldr	r3, [pc, #572]	@ (8003e10 <UART_SetConfig+0x2cc>)
 8003bd4:	429a      	cmp	r2, r3
 8003bd6:	d005      	beq.n	8003be4 <UART_SetConfig+0xa0>
 8003bd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bdc:	681a      	ldr	r2, [r3, #0]
 8003bde:	4b8d      	ldr	r3, [pc, #564]	@ (8003e14 <UART_SetConfig+0x2d0>)
 8003be0:	429a      	cmp	r2, r3
 8003be2:	d104      	bne.n	8003bee <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003be4:	f7ff fc44 	bl	8003470 <HAL_RCC_GetPCLK2Freq>
 8003be8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003bec:	e003      	b.n	8003bf6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003bee:	f7ff fc2b 	bl	8003448 <HAL_RCC_GetPCLK1Freq>
 8003bf2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003bf6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bfa:	69db      	ldr	r3, [r3, #28]
 8003bfc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003c00:	f040 810c 	bne.w	8003e1c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003c04:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003c08:	2200      	movs	r2, #0
 8003c0a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003c0e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003c12:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003c16:	4622      	mov	r2, r4
 8003c18:	462b      	mov	r3, r5
 8003c1a:	1891      	adds	r1, r2, r2
 8003c1c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003c1e:	415b      	adcs	r3, r3
 8003c20:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003c22:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003c26:	4621      	mov	r1, r4
 8003c28:	eb12 0801 	adds.w	r8, r2, r1
 8003c2c:	4629      	mov	r1, r5
 8003c2e:	eb43 0901 	adc.w	r9, r3, r1
 8003c32:	f04f 0200 	mov.w	r2, #0
 8003c36:	f04f 0300 	mov.w	r3, #0
 8003c3a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003c3e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003c42:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003c46:	4690      	mov	r8, r2
 8003c48:	4699      	mov	r9, r3
 8003c4a:	4623      	mov	r3, r4
 8003c4c:	eb18 0303 	adds.w	r3, r8, r3
 8003c50:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003c54:	462b      	mov	r3, r5
 8003c56:	eb49 0303 	adc.w	r3, r9, r3
 8003c5a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003c5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c62:	685b      	ldr	r3, [r3, #4]
 8003c64:	2200      	movs	r2, #0
 8003c66:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003c6a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003c6e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003c72:	460b      	mov	r3, r1
 8003c74:	18db      	adds	r3, r3, r3
 8003c76:	653b      	str	r3, [r7, #80]	@ 0x50
 8003c78:	4613      	mov	r3, r2
 8003c7a:	eb42 0303 	adc.w	r3, r2, r3
 8003c7e:	657b      	str	r3, [r7, #84]	@ 0x54
 8003c80:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003c84:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003c88:	f7fc ff96 	bl	8000bb8 <__aeabi_uldivmod>
 8003c8c:	4602      	mov	r2, r0
 8003c8e:	460b      	mov	r3, r1
 8003c90:	4b61      	ldr	r3, [pc, #388]	@ (8003e18 <UART_SetConfig+0x2d4>)
 8003c92:	fba3 2302 	umull	r2, r3, r3, r2
 8003c96:	095b      	lsrs	r3, r3, #5
 8003c98:	011c      	lsls	r4, r3, #4
 8003c9a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003ca4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003ca8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003cac:	4642      	mov	r2, r8
 8003cae:	464b      	mov	r3, r9
 8003cb0:	1891      	adds	r1, r2, r2
 8003cb2:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003cb4:	415b      	adcs	r3, r3
 8003cb6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003cb8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003cbc:	4641      	mov	r1, r8
 8003cbe:	eb12 0a01 	adds.w	sl, r2, r1
 8003cc2:	4649      	mov	r1, r9
 8003cc4:	eb43 0b01 	adc.w	fp, r3, r1
 8003cc8:	f04f 0200 	mov.w	r2, #0
 8003ccc:	f04f 0300 	mov.w	r3, #0
 8003cd0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003cd4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003cd8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003cdc:	4692      	mov	sl, r2
 8003cde:	469b      	mov	fp, r3
 8003ce0:	4643      	mov	r3, r8
 8003ce2:	eb1a 0303 	adds.w	r3, sl, r3
 8003ce6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003cea:	464b      	mov	r3, r9
 8003cec:	eb4b 0303 	adc.w	r3, fp, r3
 8003cf0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003cf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cf8:	685b      	ldr	r3, [r3, #4]
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003d00:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003d04:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003d08:	460b      	mov	r3, r1
 8003d0a:	18db      	adds	r3, r3, r3
 8003d0c:	643b      	str	r3, [r7, #64]	@ 0x40
 8003d0e:	4613      	mov	r3, r2
 8003d10:	eb42 0303 	adc.w	r3, r2, r3
 8003d14:	647b      	str	r3, [r7, #68]	@ 0x44
 8003d16:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003d1a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003d1e:	f7fc ff4b 	bl	8000bb8 <__aeabi_uldivmod>
 8003d22:	4602      	mov	r2, r0
 8003d24:	460b      	mov	r3, r1
 8003d26:	4611      	mov	r1, r2
 8003d28:	4b3b      	ldr	r3, [pc, #236]	@ (8003e18 <UART_SetConfig+0x2d4>)
 8003d2a:	fba3 2301 	umull	r2, r3, r3, r1
 8003d2e:	095b      	lsrs	r3, r3, #5
 8003d30:	2264      	movs	r2, #100	@ 0x64
 8003d32:	fb02 f303 	mul.w	r3, r2, r3
 8003d36:	1acb      	subs	r3, r1, r3
 8003d38:	00db      	lsls	r3, r3, #3
 8003d3a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003d3e:	4b36      	ldr	r3, [pc, #216]	@ (8003e18 <UART_SetConfig+0x2d4>)
 8003d40:	fba3 2302 	umull	r2, r3, r3, r2
 8003d44:	095b      	lsrs	r3, r3, #5
 8003d46:	005b      	lsls	r3, r3, #1
 8003d48:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003d4c:	441c      	add	r4, r3
 8003d4e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003d52:	2200      	movs	r2, #0
 8003d54:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003d58:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003d5c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003d60:	4642      	mov	r2, r8
 8003d62:	464b      	mov	r3, r9
 8003d64:	1891      	adds	r1, r2, r2
 8003d66:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003d68:	415b      	adcs	r3, r3
 8003d6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003d6c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003d70:	4641      	mov	r1, r8
 8003d72:	1851      	adds	r1, r2, r1
 8003d74:	6339      	str	r1, [r7, #48]	@ 0x30
 8003d76:	4649      	mov	r1, r9
 8003d78:	414b      	adcs	r3, r1
 8003d7a:	637b      	str	r3, [r7, #52]	@ 0x34
 8003d7c:	f04f 0200 	mov.w	r2, #0
 8003d80:	f04f 0300 	mov.w	r3, #0
 8003d84:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003d88:	4659      	mov	r1, fp
 8003d8a:	00cb      	lsls	r3, r1, #3
 8003d8c:	4651      	mov	r1, sl
 8003d8e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003d92:	4651      	mov	r1, sl
 8003d94:	00ca      	lsls	r2, r1, #3
 8003d96:	4610      	mov	r0, r2
 8003d98:	4619      	mov	r1, r3
 8003d9a:	4603      	mov	r3, r0
 8003d9c:	4642      	mov	r2, r8
 8003d9e:	189b      	adds	r3, r3, r2
 8003da0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003da4:	464b      	mov	r3, r9
 8003da6:	460a      	mov	r2, r1
 8003da8:	eb42 0303 	adc.w	r3, r2, r3
 8003dac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003db0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003db4:	685b      	ldr	r3, [r3, #4]
 8003db6:	2200      	movs	r2, #0
 8003db8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003dbc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003dc0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003dc4:	460b      	mov	r3, r1
 8003dc6:	18db      	adds	r3, r3, r3
 8003dc8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003dca:	4613      	mov	r3, r2
 8003dcc:	eb42 0303 	adc.w	r3, r2, r3
 8003dd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003dd2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003dd6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003dda:	f7fc feed 	bl	8000bb8 <__aeabi_uldivmod>
 8003dde:	4602      	mov	r2, r0
 8003de0:	460b      	mov	r3, r1
 8003de2:	4b0d      	ldr	r3, [pc, #52]	@ (8003e18 <UART_SetConfig+0x2d4>)
 8003de4:	fba3 1302 	umull	r1, r3, r3, r2
 8003de8:	095b      	lsrs	r3, r3, #5
 8003dea:	2164      	movs	r1, #100	@ 0x64
 8003dec:	fb01 f303 	mul.w	r3, r1, r3
 8003df0:	1ad3      	subs	r3, r2, r3
 8003df2:	00db      	lsls	r3, r3, #3
 8003df4:	3332      	adds	r3, #50	@ 0x32
 8003df6:	4a08      	ldr	r2, [pc, #32]	@ (8003e18 <UART_SetConfig+0x2d4>)
 8003df8:	fba2 2303 	umull	r2, r3, r2, r3
 8003dfc:	095b      	lsrs	r3, r3, #5
 8003dfe:	f003 0207 	and.w	r2, r3, #7
 8003e02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	4422      	add	r2, r4
 8003e0a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003e0c:	e106      	b.n	800401c <UART_SetConfig+0x4d8>
 8003e0e:	bf00      	nop
 8003e10:	40011000 	.word	0x40011000
 8003e14:	40011400 	.word	0x40011400
 8003e18:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003e1c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003e20:	2200      	movs	r2, #0
 8003e22:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003e26:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003e2a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003e2e:	4642      	mov	r2, r8
 8003e30:	464b      	mov	r3, r9
 8003e32:	1891      	adds	r1, r2, r2
 8003e34:	6239      	str	r1, [r7, #32]
 8003e36:	415b      	adcs	r3, r3
 8003e38:	627b      	str	r3, [r7, #36]	@ 0x24
 8003e3a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003e3e:	4641      	mov	r1, r8
 8003e40:	1854      	adds	r4, r2, r1
 8003e42:	4649      	mov	r1, r9
 8003e44:	eb43 0501 	adc.w	r5, r3, r1
 8003e48:	f04f 0200 	mov.w	r2, #0
 8003e4c:	f04f 0300 	mov.w	r3, #0
 8003e50:	00eb      	lsls	r3, r5, #3
 8003e52:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003e56:	00e2      	lsls	r2, r4, #3
 8003e58:	4614      	mov	r4, r2
 8003e5a:	461d      	mov	r5, r3
 8003e5c:	4643      	mov	r3, r8
 8003e5e:	18e3      	adds	r3, r4, r3
 8003e60:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003e64:	464b      	mov	r3, r9
 8003e66:	eb45 0303 	adc.w	r3, r5, r3
 8003e6a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003e6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e72:	685b      	ldr	r3, [r3, #4]
 8003e74:	2200      	movs	r2, #0
 8003e76:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003e7a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003e7e:	f04f 0200 	mov.w	r2, #0
 8003e82:	f04f 0300 	mov.w	r3, #0
 8003e86:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003e8a:	4629      	mov	r1, r5
 8003e8c:	008b      	lsls	r3, r1, #2
 8003e8e:	4621      	mov	r1, r4
 8003e90:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003e94:	4621      	mov	r1, r4
 8003e96:	008a      	lsls	r2, r1, #2
 8003e98:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003e9c:	f7fc fe8c 	bl	8000bb8 <__aeabi_uldivmod>
 8003ea0:	4602      	mov	r2, r0
 8003ea2:	460b      	mov	r3, r1
 8003ea4:	4b60      	ldr	r3, [pc, #384]	@ (8004028 <UART_SetConfig+0x4e4>)
 8003ea6:	fba3 2302 	umull	r2, r3, r3, r2
 8003eaa:	095b      	lsrs	r3, r3, #5
 8003eac:	011c      	lsls	r4, r3, #4
 8003eae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003eb8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003ebc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003ec0:	4642      	mov	r2, r8
 8003ec2:	464b      	mov	r3, r9
 8003ec4:	1891      	adds	r1, r2, r2
 8003ec6:	61b9      	str	r1, [r7, #24]
 8003ec8:	415b      	adcs	r3, r3
 8003eca:	61fb      	str	r3, [r7, #28]
 8003ecc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003ed0:	4641      	mov	r1, r8
 8003ed2:	1851      	adds	r1, r2, r1
 8003ed4:	6139      	str	r1, [r7, #16]
 8003ed6:	4649      	mov	r1, r9
 8003ed8:	414b      	adcs	r3, r1
 8003eda:	617b      	str	r3, [r7, #20]
 8003edc:	f04f 0200 	mov.w	r2, #0
 8003ee0:	f04f 0300 	mov.w	r3, #0
 8003ee4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003ee8:	4659      	mov	r1, fp
 8003eea:	00cb      	lsls	r3, r1, #3
 8003eec:	4651      	mov	r1, sl
 8003eee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003ef2:	4651      	mov	r1, sl
 8003ef4:	00ca      	lsls	r2, r1, #3
 8003ef6:	4610      	mov	r0, r2
 8003ef8:	4619      	mov	r1, r3
 8003efa:	4603      	mov	r3, r0
 8003efc:	4642      	mov	r2, r8
 8003efe:	189b      	adds	r3, r3, r2
 8003f00:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003f04:	464b      	mov	r3, r9
 8003f06:	460a      	mov	r2, r1
 8003f08:	eb42 0303 	adc.w	r3, r2, r3
 8003f0c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003f10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f14:	685b      	ldr	r3, [r3, #4]
 8003f16:	2200      	movs	r2, #0
 8003f18:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003f1a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003f1c:	f04f 0200 	mov.w	r2, #0
 8003f20:	f04f 0300 	mov.w	r3, #0
 8003f24:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003f28:	4649      	mov	r1, r9
 8003f2a:	008b      	lsls	r3, r1, #2
 8003f2c:	4641      	mov	r1, r8
 8003f2e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003f32:	4641      	mov	r1, r8
 8003f34:	008a      	lsls	r2, r1, #2
 8003f36:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003f3a:	f7fc fe3d 	bl	8000bb8 <__aeabi_uldivmod>
 8003f3e:	4602      	mov	r2, r0
 8003f40:	460b      	mov	r3, r1
 8003f42:	4611      	mov	r1, r2
 8003f44:	4b38      	ldr	r3, [pc, #224]	@ (8004028 <UART_SetConfig+0x4e4>)
 8003f46:	fba3 2301 	umull	r2, r3, r3, r1
 8003f4a:	095b      	lsrs	r3, r3, #5
 8003f4c:	2264      	movs	r2, #100	@ 0x64
 8003f4e:	fb02 f303 	mul.w	r3, r2, r3
 8003f52:	1acb      	subs	r3, r1, r3
 8003f54:	011b      	lsls	r3, r3, #4
 8003f56:	3332      	adds	r3, #50	@ 0x32
 8003f58:	4a33      	ldr	r2, [pc, #204]	@ (8004028 <UART_SetConfig+0x4e4>)
 8003f5a:	fba2 2303 	umull	r2, r3, r2, r3
 8003f5e:	095b      	lsrs	r3, r3, #5
 8003f60:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003f64:	441c      	add	r4, r3
 8003f66:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	673b      	str	r3, [r7, #112]	@ 0x70
 8003f6e:	677a      	str	r2, [r7, #116]	@ 0x74
 8003f70:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003f74:	4642      	mov	r2, r8
 8003f76:	464b      	mov	r3, r9
 8003f78:	1891      	adds	r1, r2, r2
 8003f7a:	60b9      	str	r1, [r7, #8]
 8003f7c:	415b      	adcs	r3, r3
 8003f7e:	60fb      	str	r3, [r7, #12]
 8003f80:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003f84:	4641      	mov	r1, r8
 8003f86:	1851      	adds	r1, r2, r1
 8003f88:	6039      	str	r1, [r7, #0]
 8003f8a:	4649      	mov	r1, r9
 8003f8c:	414b      	adcs	r3, r1
 8003f8e:	607b      	str	r3, [r7, #4]
 8003f90:	f04f 0200 	mov.w	r2, #0
 8003f94:	f04f 0300 	mov.w	r3, #0
 8003f98:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003f9c:	4659      	mov	r1, fp
 8003f9e:	00cb      	lsls	r3, r1, #3
 8003fa0:	4651      	mov	r1, sl
 8003fa2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003fa6:	4651      	mov	r1, sl
 8003fa8:	00ca      	lsls	r2, r1, #3
 8003faa:	4610      	mov	r0, r2
 8003fac:	4619      	mov	r1, r3
 8003fae:	4603      	mov	r3, r0
 8003fb0:	4642      	mov	r2, r8
 8003fb2:	189b      	adds	r3, r3, r2
 8003fb4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003fb6:	464b      	mov	r3, r9
 8003fb8:	460a      	mov	r2, r1
 8003fba:	eb42 0303 	adc.w	r3, r2, r3
 8003fbe:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003fc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fc4:	685b      	ldr	r3, [r3, #4]
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	663b      	str	r3, [r7, #96]	@ 0x60
 8003fca:	667a      	str	r2, [r7, #100]	@ 0x64
 8003fcc:	f04f 0200 	mov.w	r2, #0
 8003fd0:	f04f 0300 	mov.w	r3, #0
 8003fd4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003fd8:	4649      	mov	r1, r9
 8003fda:	008b      	lsls	r3, r1, #2
 8003fdc:	4641      	mov	r1, r8
 8003fde:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003fe2:	4641      	mov	r1, r8
 8003fe4:	008a      	lsls	r2, r1, #2
 8003fe6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003fea:	f7fc fde5 	bl	8000bb8 <__aeabi_uldivmod>
 8003fee:	4602      	mov	r2, r0
 8003ff0:	460b      	mov	r3, r1
 8003ff2:	4b0d      	ldr	r3, [pc, #52]	@ (8004028 <UART_SetConfig+0x4e4>)
 8003ff4:	fba3 1302 	umull	r1, r3, r3, r2
 8003ff8:	095b      	lsrs	r3, r3, #5
 8003ffa:	2164      	movs	r1, #100	@ 0x64
 8003ffc:	fb01 f303 	mul.w	r3, r1, r3
 8004000:	1ad3      	subs	r3, r2, r3
 8004002:	011b      	lsls	r3, r3, #4
 8004004:	3332      	adds	r3, #50	@ 0x32
 8004006:	4a08      	ldr	r2, [pc, #32]	@ (8004028 <UART_SetConfig+0x4e4>)
 8004008:	fba2 2303 	umull	r2, r3, r2, r3
 800400c:	095b      	lsrs	r3, r3, #5
 800400e:	f003 020f 	and.w	r2, r3, #15
 8004012:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	4422      	add	r2, r4
 800401a:	609a      	str	r2, [r3, #8]
}
 800401c:	bf00      	nop
 800401e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004022:	46bd      	mov	sp, r7
 8004024:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004028:	51eb851f 	.word	0x51eb851f

0800402c <__cvt>:
 800402c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004030:	ec57 6b10 	vmov	r6, r7, d0
 8004034:	2f00      	cmp	r7, #0
 8004036:	460c      	mov	r4, r1
 8004038:	4619      	mov	r1, r3
 800403a:	463b      	mov	r3, r7
 800403c:	bfbb      	ittet	lt
 800403e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8004042:	461f      	movlt	r7, r3
 8004044:	2300      	movge	r3, #0
 8004046:	232d      	movlt	r3, #45	@ 0x2d
 8004048:	700b      	strb	r3, [r1, #0]
 800404a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800404c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8004050:	4691      	mov	r9, r2
 8004052:	f023 0820 	bic.w	r8, r3, #32
 8004056:	bfbc      	itt	lt
 8004058:	4632      	movlt	r2, r6
 800405a:	4616      	movlt	r6, r2
 800405c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004060:	d005      	beq.n	800406e <__cvt+0x42>
 8004062:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004066:	d100      	bne.n	800406a <__cvt+0x3e>
 8004068:	3401      	adds	r4, #1
 800406a:	2102      	movs	r1, #2
 800406c:	e000      	b.n	8004070 <__cvt+0x44>
 800406e:	2103      	movs	r1, #3
 8004070:	ab03      	add	r3, sp, #12
 8004072:	9301      	str	r3, [sp, #4]
 8004074:	ab02      	add	r3, sp, #8
 8004076:	9300      	str	r3, [sp, #0]
 8004078:	ec47 6b10 	vmov	d0, r6, r7
 800407c:	4653      	mov	r3, sl
 800407e:	4622      	mov	r2, r4
 8004080:	f000 fe6e 	bl	8004d60 <_dtoa_r>
 8004084:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004088:	4605      	mov	r5, r0
 800408a:	d119      	bne.n	80040c0 <__cvt+0x94>
 800408c:	f019 0f01 	tst.w	r9, #1
 8004090:	d00e      	beq.n	80040b0 <__cvt+0x84>
 8004092:	eb00 0904 	add.w	r9, r0, r4
 8004096:	2200      	movs	r2, #0
 8004098:	2300      	movs	r3, #0
 800409a:	4630      	mov	r0, r6
 800409c:	4639      	mov	r1, r7
 800409e:	f7fc fd1b 	bl	8000ad8 <__aeabi_dcmpeq>
 80040a2:	b108      	cbz	r0, 80040a8 <__cvt+0x7c>
 80040a4:	f8cd 900c 	str.w	r9, [sp, #12]
 80040a8:	2230      	movs	r2, #48	@ 0x30
 80040aa:	9b03      	ldr	r3, [sp, #12]
 80040ac:	454b      	cmp	r3, r9
 80040ae:	d31e      	bcc.n	80040ee <__cvt+0xc2>
 80040b0:	9b03      	ldr	r3, [sp, #12]
 80040b2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80040b4:	1b5b      	subs	r3, r3, r5
 80040b6:	4628      	mov	r0, r5
 80040b8:	6013      	str	r3, [r2, #0]
 80040ba:	b004      	add	sp, #16
 80040bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80040c0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80040c4:	eb00 0904 	add.w	r9, r0, r4
 80040c8:	d1e5      	bne.n	8004096 <__cvt+0x6a>
 80040ca:	7803      	ldrb	r3, [r0, #0]
 80040cc:	2b30      	cmp	r3, #48	@ 0x30
 80040ce:	d10a      	bne.n	80040e6 <__cvt+0xba>
 80040d0:	2200      	movs	r2, #0
 80040d2:	2300      	movs	r3, #0
 80040d4:	4630      	mov	r0, r6
 80040d6:	4639      	mov	r1, r7
 80040d8:	f7fc fcfe 	bl	8000ad8 <__aeabi_dcmpeq>
 80040dc:	b918      	cbnz	r0, 80040e6 <__cvt+0xba>
 80040de:	f1c4 0401 	rsb	r4, r4, #1
 80040e2:	f8ca 4000 	str.w	r4, [sl]
 80040e6:	f8da 3000 	ldr.w	r3, [sl]
 80040ea:	4499      	add	r9, r3
 80040ec:	e7d3      	b.n	8004096 <__cvt+0x6a>
 80040ee:	1c59      	adds	r1, r3, #1
 80040f0:	9103      	str	r1, [sp, #12]
 80040f2:	701a      	strb	r2, [r3, #0]
 80040f4:	e7d9      	b.n	80040aa <__cvt+0x7e>

080040f6 <__exponent>:
 80040f6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80040f8:	2900      	cmp	r1, #0
 80040fa:	bfba      	itte	lt
 80040fc:	4249      	neglt	r1, r1
 80040fe:	232d      	movlt	r3, #45	@ 0x2d
 8004100:	232b      	movge	r3, #43	@ 0x2b
 8004102:	2909      	cmp	r1, #9
 8004104:	7002      	strb	r2, [r0, #0]
 8004106:	7043      	strb	r3, [r0, #1]
 8004108:	dd29      	ble.n	800415e <__exponent+0x68>
 800410a:	f10d 0307 	add.w	r3, sp, #7
 800410e:	461d      	mov	r5, r3
 8004110:	270a      	movs	r7, #10
 8004112:	461a      	mov	r2, r3
 8004114:	fbb1 f6f7 	udiv	r6, r1, r7
 8004118:	fb07 1416 	mls	r4, r7, r6, r1
 800411c:	3430      	adds	r4, #48	@ 0x30
 800411e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004122:	460c      	mov	r4, r1
 8004124:	2c63      	cmp	r4, #99	@ 0x63
 8004126:	f103 33ff 	add.w	r3, r3, #4294967295
 800412a:	4631      	mov	r1, r6
 800412c:	dcf1      	bgt.n	8004112 <__exponent+0x1c>
 800412e:	3130      	adds	r1, #48	@ 0x30
 8004130:	1e94      	subs	r4, r2, #2
 8004132:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004136:	1c41      	adds	r1, r0, #1
 8004138:	4623      	mov	r3, r4
 800413a:	42ab      	cmp	r3, r5
 800413c:	d30a      	bcc.n	8004154 <__exponent+0x5e>
 800413e:	f10d 0309 	add.w	r3, sp, #9
 8004142:	1a9b      	subs	r3, r3, r2
 8004144:	42ac      	cmp	r4, r5
 8004146:	bf88      	it	hi
 8004148:	2300      	movhi	r3, #0
 800414a:	3302      	adds	r3, #2
 800414c:	4403      	add	r3, r0
 800414e:	1a18      	subs	r0, r3, r0
 8004150:	b003      	add	sp, #12
 8004152:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004154:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004158:	f801 6f01 	strb.w	r6, [r1, #1]!
 800415c:	e7ed      	b.n	800413a <__exponent+0x44>
 800415e:	2330      	movs	r3, #48	@ 0x30
 8004160:	3130      	adds	r1, #48	@ 0x30
 8004162:	7083      	strb	r3, [r0, #2]
 8004164:	70c1      	strb	r1, [r0, #3]
 8004166:	1d03      	adds	r3, r0, #4
 8004168:	e7f1      	b.n	800414e <__exponent+0x58>
	...

0800416c <_printf_float>:
 800416c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004170:	b08d      	sub	sp, #52	@ 0x34
 8004172:	460c      	mov	r4, r1
 8004174:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8004178:	4616      	mov	r6, r2
 800417a:	461f      	mov	r7, r3
 800417c:	4605      	mov	r5, r0
 800417e:	f000 fcef 	bl	8004b60 <_localeconv_r>
 8004182:	6803      	ldr	r3, [r0, #0]
 8004184:	9304      	str	r3, [sp, #16]
 8004186:	4618      	mov	r0, r3
 8004188:	f7fc f87a 	bl	8000280 <strlen>
 800418c:	2300      	movs	r3, #0
 800418e:	930a      	str	r3, [sp, #40]	@ 0x28
 8004190:	f8d8 3000 	ldr.w	r3, [r8]
 8004194:	9005      	str	r0, [sp, #20]
 8004196:	3307      	adds	r3, #7
 8004198:	f023 0307 	bic.w	r3, r3, #7
 800419c:	f103 0208 	add.w	r2, r3, #8
 80041a0:	f894 a018 	ldrb.w	sl, [r4, #24]
 80041a4:	f8d4 b000 	ldr.w	fp, [r4]
 80041a8:	f8c8 2000 	str.w	r2, [r8]
 80041ac:	e9d3 8900 	ldrd	r8, r9, [r3]
 80041b0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80041b4:	9307      	str	r3, [sp, #28]
 80041b6:	f8cd 8018 	str.w	r8, [sp, #24]
 80041ba:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80041be:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80041c2:	4b9c      	ldr	r3, [pc, #624]	@ (8004434 <_printf_float+0x2c8>)
 80041c4:	f04f 32ff 	mov.w	r2, #4294967295
 80041c8:	f7fc fcb8 	bl	8000b3c <__aeabi_dcmpun>
 80041cc:	bb70      	cbnz	r0, 800422c <_printf_float+0xc0>
 80041ce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80041d2:	4b98      	ldr	r3, [pc, #608]	@ (8004434 <_printf_float+0x2c8>)
 80041d4:	f04f 32ff 	mov.w	r2, #4294967295
 80041d8:	f7fc fc92 	bl	8000b00 <__aeabi_dcmple>
 80041dc:	bb30      	cbnz	r0, 800422c <_printf_float+0xc0>
 80041de:	2200      	movs	r2, #0
 80041e0:	2300      	movs	r3, #0
 80041e2:	4640      	mov	r0, r8
 80041e4:	4649      	mov	r1, r9
 80041e6:	f7fc fc81 	bl	8000aec <__aeabi_dcmplt>
 80041ea:	b110      	cbz	r0, 80041f2 <_printf_float+0x86>
 80041ec:	232d      	movs	r3, #45	@ 0x2d
 80041ee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80041f2:	4a91      	ldr	r2, [pc, #580]	@ (8004438 <_printf_float+0x2cc>)
 80041f4:	4b91      	ldr	r3, [pc, #580]	@ (800443c <_printf_float+0x2d0>)
 80041f6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80041fa:	bf94      	ite	ls
 80041fc:	4690      	movls	r8, r2
 80041fe:	4698      	movhi	r8, r3
 8004200:	2303      	movs	r3, #3
 8004202:	6123      	str	r3, [r4, #16]
 8004204:	f02b 0304 	bic.w	r3, fp, #4
 8004208:	6023      	str	r3, [r4, #0]
 800420a:	f04f 0900 	mov.w	r9, #0
 800420e:	9700      	str	r7, [sp, #0]
 8004210:	4633      	mov	r3, r6
 8004212:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004214:	4621      	mov	r1, r4
 8004216:	4628      	mov	r0, r5
 8004218:	f000 f9d2 	bl	80045c0 <_printf_common>
 800421c:	3001      	adds	r0, #1
 800421e:	f040 808d 	bne.w	800433c <_printf_float+0x1d0>
 8004222:	f04f 30ff 	mov.w	r0, #4294967295
 8004226:	b00d      	add	sp, #52	@ 0x34
 8004228:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800422c:	4642      	mov	r2, r8
 800422e:	464b      	mov	r3, r9
 8004230:	4640      	mov	r0, r8
 8004232:	4649      	mov	r1, r9
 8004234:	f7fc fc82 	bl	8000b3c <__aeabi_dcmpun>
 8004238:	b140      	cbz	r0, 800424c <_printf_float+0xe0>
 800423a:	464b      	mov	r3, r9
 800423c:	2b00      	cmp	r3, #0
 800423e:	bfbc      	itt	lt
 8004240:	232d      	movlt	r3, #45	@ 0x2d
 8004242:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004246:	4a7e      	ldr	r2, [pc, #504]	@ (8004440 <_printf_float+0x2d4>)
 8004248:	4b7e      	ldr	r3, [pc, #504]	@ (8004444 <_printf_float+0x2d8>)
 800424a:	e7d4      	b.n	80041f6 <_printf_float+0x8a>
 800424c:	6863      	ldr	r3, [r4, #4]
 800424e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8004252:	9206      	str	r2, [sp, #24]
 8004254:	1c5a      	adds	r2, r3, #1
 8004256:	d13b      	bne.n	80042d0 <_printf_float+0x164>
 8004258:	2306      	movs	r3, #6
 800425a:	6063      	str	r3, [r4, #4]
 800425c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8004260:	2300      	movs	r3, #0
 8004262:	6022      	str	r2, [r4, #0]
 8004264:	9303      	str	r3, [sp, #12]
 8004266:	ab0a      	add	r3, sp, #40	@ 0x28
 8004268:	e9cd a301 	strd	sl, r3, [sp, #4]
 800426c:	ab09      	add	r3, sp, #36	@ 0x24
 800426e:	9300      	str	r3, [sp, #0]
 8004270:	6861      	ldr	r1, [r4, #4]
 8004272:	ec49 8b10 	vmov	d0, r8, r9
 8004276:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800427a:	4628      	mov	r0, r5
 800427c:	f7ff fed6 	bl	800402c <__cvt>
 8004280:	9b06      	ldr	r3, [sp, #24]
 8004282:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004284:	2b47      	cmp	r3, #71	@ 0x47
 8004286:	4680      	mov	r8, r0
 8004288:	d129      	bne.n	80042de <_printf_float+0x172>
 800428a:	1cc8      	adds	r0, r1, #3
 800428c:	db02      	blt.n	8004294 <_printf_float+0x128>
 800428e:	6863      	ldr	r3, [r4, #4]
 8004290:	4299      	cmp	r1, r3
 8004292:	dd41      	ble.n	8004318 <_printf_float+0x1ac>
 8004294:	f1aa 0a02 	sub.w	sl, sl, #2
 8004298:	fa5f fa8a 	uxtb.w	sl, sl
 800429c:	3901      	subs	r1, #1
 800429e:	4652      	mov	r2, sl
 80042a0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80042a4:	9109      	str	r1, [sp, #36]	@ 0x24
 80042a6:	f7ff ff26 	bl	80040f6 <__exponent>
 80042aa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80042ac:	1813      	adds	r3, r2, r0
 80042ae:	2a01      	cmp	r2, #1
 80042b0:	4681      	mov	r9, r0
 80042b2:	6123      	str	r3, [r4, #16]
 80042b4:	dc02      	bgt.n	80042bc <_printf_float+0x150>
 80042b6:	6822      	ldr	r2, [r4, #0]
 80042b8:	07d2      	lsls	r2, r2, #31
 80042ba:	d501      	bpl.n	80042c0 <_printf_float+0x154>
 80042bc:	3301      	adds	r3, #1
 80042be:	6123      	str	r3, [r4, #16]
 80042c0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d0a2      	beq.n	800420e <_printf_float+0xa2>
 80042c8:	232d      	movs	r3, #45	@ 0x2d
 80042ca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80042ce:	e79e      	b.n	800420e <_printf_float+0xa2>
 80042d0:	9a06      	ldr	r2, [sp, #24]
 80042d2:	2a47      	cmp	r2, #71	@ 0x47
 80042d4:	d1c2      	bne.n	800425c <_printf_float+0xf0>
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d1c0      	bne.n	800425c <_printf_float+0xf0>
 80042da:	2301      	movs	r3, #1
 80042dc:	e7bd      	b.n	800425a <_printf_float+0xee>
 80042de:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80042e2:	d9db      	bls.n	800429c <_printf_float+0x130>
 80042e4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80042e8:	d118      	bne.n	800431c <_printf_float+0x1b0>
 80042ea:	2900      	cmp	r1, #0
 80042ec:	6863      	ldr	r3, [r4, #4]
 80042ee:	dd0b      	ble.n	8004308 <_printf_float+0x19c>
 80042f0:	6121      	str	r1, [r4, #16]
 80042f2:	b913      	cbnz	r3, 80042fa <_printf_float+0x18e>
 80042f4:	6822      	ldr	r2, [r4, #0]
 80042f6:	07d0      	lsls	r0, r2, #31
 80042f8:	d502      	bpl.n	8004300 <_printf_float+0x194>
 80042fa:	3301      	adds	r3, #1
 80042fc:	440b      	add	r3, r1
 80042fe:	6123      	str	r3, [r4, #16]
 8004300:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004302:	f04f 0900 	mov.w	r9, #0
 8004306:	e7db      	b.n	80042c0 <_printf_float+0x154>
 8004308:	b913      	cbnz	r3, 8004310 <_printf_float+0x1a4>
 800430a:	6822      	ldr	r2, [r4, #0]
 800430c:	07d2      	lsls	r2, r2, #31
 800430e:	d501      	bpl.n	8004314 <_printf_float+0x1a8>
 8004310:	3302      	adds	r3, #2
 8004312:	e7f4      	b.n	80042fe <_printf_float+0x192>
 8004314:	2301      	movs	r3, #1
 8004316:	e7f2      	b.n	80042fe <_printf_float+0x192>
 8004318:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800431c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800431e:	4299      	cmp	r1, r3
 8004320:	db05      	blt.n	800432e <_printf_float+0x1c2>
 8004322:	6823      	ldr	r3, [r4, #0]
 8004324:	6121      	str	r1, [r4, #16]
 8004326:	07d8      	lsls	r0, r3, #31
 8004328:	d5ea      	bpl.n	8004300 <_printf_float+0x194>
 800432a:	1c4b      	adds	r3, r1, #1
 800432c:	e7e7      	b.n	80042fe <_printf_float+0x192>
 800432e:	2900      	cmp	r1, #0
 8004330:	bfd4      	ite	le
 8004332:	f1c1 0202 	rsble	r2, r1, #2
 8004336:	2201      	movgt	r2, #1
 8004338:	4413      	add	r3, r2
 800433a:	e7e0      	b.n	80042fe <_printf_float+0x192>
 800433c:	6823      	ldr	r3, [r4, #0]
 800433e:	055a      	lsls	r2, r3, #21
 8004340:	d407      	bmi.n	8004352 <_printf_float+0x1e6>
 8004342:	6923      	ldr	r3, [r4, #16]
 8004344:	4642      	mov	r2, r8
 8004346:	4631      	mov	r1, r6
 8004348:	4628      	mov	r0, r5
 800434a:	47b8      	blx	r7
 800434c:	3001      	adds	r0, #1
 800434e:	d12b      	bne.n	80043a8 <_printf_float+0x23c>
 8004350:	e767      	b.n	8004222 <_printf_float+0xb6>
 8004352:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004356:	f240 80dd 	bls.w	8004514 <_printf_float+0x3a8>
 800435a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800435e:	2200      	movs	r2, #0
 8004360:	2300      	movs	r3, #0
 8004362:	f7fc fbb9 	bl	8000ad8 <__aeabi_dcmpeq>
 8004366:	2800      	cmp	r0, #0
 8004368:	d033      	beq.n	80043d2 <_printf_float+0x266>
 800436a:	4a37      	ldr	r2, [pc, #220]	@ (8004448 <_printf_float+0x2dc>)
 800436c:	2301      	movs	r3, #1
 800436e:	4631      	mov	r1, r6
 8004370:	4628      	mov	r0, r5
 8004372:	47b8      	blx	r7
 8004374:	3001      	adds	r0, #1
 8004376:	f43f af54 	beq.w	8004222 <_printf_float+0xb6>
 800437a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800437e:	4543      	cmp	r3, r8
 8004380:	db02      	blt.n	8004388 <_printf_float+0x21c>
 8004382:	6823      	ldr	r3, [r4, #0]
 8004384:	07d8      	lsls	r0, r3, #31
 8004386:	d50f      	bpl.n	80043a8 <_printf_float+0x23c>
 8004388:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800438c:	4631      	mov	r1, r6
 800438e:	4628      	mov	r0, r5
 8004390:	47b8      	blx	r7
 8004392:	3001      	adds	r0, #1
 8004394:	f43f af45 	beq.w	8004222 <_printf_float+0xb6>
 8004398:	f04f 0900 	mov.w	r9, #0
 800439c:	f108 38ff 	add.w	r8, r8, #4294967295
 80043a0:	f104 0a1a 	add.w	sl, r4, #26
 80043a4:	45c8      	cmp	r8, r9
 80043a6:	dc09      	bgt.n	80043bc <_printf_float+0x250>
 80043a8:	6823      	ldr	r3, [r4, #0]
 80043aa:	079b      	lsls	r3, r3, #30
 80043ac:	f100 8103 	bmi.w	80045b6 <_printf_float+0x44a>
 80043b0:	68e0      	ldr	r0, [r4, #12]
 80043b2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80043b4:	4298      	cmp	r0, r3
 80043b6:	bfb8      	it	lt
 80043b8:	4618      	movlt	r0, r3
 80043ba:	e734      	b.n	8004226 <_printf_float+0xba>
 80043bc:	2301      	movs	r3, #1
 80043be:	4652      	mov	r2, sl
 80043c0:	4631      	mov	r1, r6
 80043c2:	4628      	mov	r0, r5
 80043c4:	47b8      	blx	r7
 80043c6:	3001      	adds	r0, #1
 80043c8:	f43f af2b 	beq.w	8004222 <_printf_float+0xb6>
 80043cc:	f109 0901 	add.w	r9, r9, #1
 80043d0:	e7e8      	b.n	80043a4 <_printf_float+0x238>
 80043d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	dc39      	bgt.n	800444c <_printf_float+0x2e0>
 80043d8:	4a1b      	ldr	r2, [pc, #108]	@ (8004448 <_printf_float+0x2dc>)
 80043da:	2301      	movs	r3, #1
 80043dc:	4631      	mov	r1, r6
 80043de:	4628      	mov	r0, r5
 80043e0:	47b8      	blx	r7
 80043e2:	3001      	adds	r0, #1
 80043e4:	f43f af1d 	beq.w	8004222 <_printf_float+0xb6>
 80043e8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80043ec:	ea59 0303 	orrs.w	r3, r9, r3
 80043f0:	d102      	bne.n	80043f8 <_printf_float+0x28c>
 80043f2:	6823      	ldr	r3, [r4, #0]
 80043f4:	07d9      	lsls	r1, r3, #31
 80043f6:	d5d7      	bpl.n	80043a8 <_printf_float+0x23c>
 80043f8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80043fc:	4631      	mov	r1, r6
 80043fe:	4628      	mov	r0, r5
 8004400:	47b8      	blx	r7
 8004402:	3001      	adds	r0, #1
 8004404:	f43f af0d 	beq.w	8004222 <_printf_float+0xb6>
 8004408:	f04f 0a00 	mov.w	sl, #0
 800440c:	f104 0b1a 	add.w	fp, r4, #26
 8004410:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004412:	425b      	negs	r3, r3
 8004414:	4553      	cmp	r3, sl
 8004416:	dc01      	bgt.n	800441c <_printf_float+0x2b0>
 8004418:	464b      	mov	r3, r9
 800441a:	e793      	b.n	8004344 <_printf_float+0x1d8>
 800441c:	2301      	movs	r3, #1
 800441e:	465a      	mov	r2, fp
 8004420:	4631      	mov	r1, r6
 8004422:	4628      	mov	r0, r5
 8004424:	47b8      	blx	r7
 8004426:	3001      	adds	r0, #1
 8004428:	f43f aefb 	beq.w	8004222 <_printf_float+0xb6>
 800442c:	f10a 0a01 	add.w	sl, sl, #1
 8004430:	e7ee      	b.n	8004410 <_printf_float+0x2a4>
 8004432:	bf00      	nop
 8004434:	7fefffff 	.word	0x7fefffff
 8004438:	08006d28 	.word	0x08006d28
 800443c:	08006d2c 	.word	0x08006d2c
 8004440:	08006d30 	.word	0x08006d30
 8004444:	08006d34 	.word	0x08006d34
 8004448:	08006d38 	.word	0x08006d38
 800444c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800444e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004452:	4553      	cmp	r3, sl
 8004454:	bfa8      	it	ge
 8004456:	4653      	movge	r3, sl
 8004458:	2b00      	cmp	r3, #0
 800445a:	4699      	mov	r9, r3
 800445c:	dc36      	bgt.n	80044cc <_printf_float+0x360>
 800445e:	f04f 0b00 	mov.w	fp, #0
 8004462:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004466:	f104 021a 	add.w	r2, r4, #26
 800446a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800446c:	9306      	str	r3, [sp, #24]
 800446e:	eba3 0309 	sub.w	r3, r3, r9
 8004472:	455b      	cmp	r3, fp
 8004474:	dc31      	bgt.n	80044da <_printf_float+0x36e>
 8004476:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004478:	459a      	cmp	sl, r3
 800447a:	dc3a      	bgt.n	80044f2 <_printf_float+0x386>
 800447c:	6823      	ldr	r3, [r4, #0]
 800447e:	07da      	lsls	r2, r3, #31
 8004480:	d437      	bmi.n	80044f2 <_printf_float+0x386>
 8004482:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004484:	ebaa 0903 	sub.w	r9, sl, r3
 8004488:	9b06      	ldr	r3, [sp, #24]
 800448a:	ebaa 0303 	sub.w	r3, sl, r3
 800448e:	4599      	cmp	r9, r3
 8004490:	bfa8      	it	ge
 8004492:	4699      	movge	r9, r3
 8004494:	f1b9 0f00 	cmp.w	r9, #0
 8004498:	dc33      	bgt.n	8004502 <_printf_float+0x396>
 800449a:	f04f 0800 	mov.w	r8, #0
 800449e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80044a2:	f104 0b1a 	add.w	fp, r4, #26
 80044a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80044a8:	ebaa 0303 	sub.w	r3, sl, r3
 80044ac:	eba3 0309 	sub.w	r3, r3, r9
 80044b0:	4543      	cmp	r3, r8
 80044b2:	f77f af79 	ble.w	80043a8 <_printf_float+0x23c>
 80044b6:	2301      	movs	r3, #1
 80044b8:	465a      	mov	r2, fp
 80044ba:	4631      	mov	r1, r6
 80044bc:	4628      	mov	r0, r5
 80044be:	47b8      	blx	r7
 80044c0:	3001      	adds	r0, #1
 80044c2:	f43f aeae 	beq.w	8004222 <_printf_float+0xb6>
 80044c6:	f108 0801 	add.w	r8, r8, #1
 80044ca:	e7ec      	b.n	80044a6 <_printf_float+0x33a>
 80044cc:	4642      	mov	r2, r8
 80044ce:	4631      	mov	r1, r6
 80044d0:	4628      	mov	r0, r5
 80044d2:	47b8      	blx	r7
 80044d4:	3001      	adds	r0, #1
 80044d6:	d1c2      	bne.n	800445e <_printf_float+0x2f2>
 80044d8:	e6a3      	b.n	8004222 <_printf_float+0xb6>
 80044da:	2301      	movs	r3, #1
 80044dc:	4631      	mov	r1, r6
 80044de:	4628      	mov	r0, r5
 80044e0:	9206      	str	r2, [sp, #24]
 80044e2:	47b8      	blx	r7
 80044e4:	3001      	adds	r0, #1
 80044e6:	f43f ae9c 	beq.w	8004222 <_printf_float+0xb6>
 80044ea:	9a06      	ldr	r2, [sp, #24]
 80044ec:	f10b 0b01 	add.w	fp, fp, #1
 80044f0:	e7bb      	b.n	800446a <_printf_float+0x2fe>
 80044f2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80044f6:	4631      	mov	r1, r6
 80044f8:	4628      	mov	r0, r5
 80044fa:	47b8      	blx	r7
 80044fc:	3001      	adds	r0, #1
 80044fe:	d1c0      	bne.n	8004482 <_printf_float+0x316>
 8004500:	e68f      	b.n	8004222 <_printf_float+0xb6>
 8004502:	9a06      	ldr	r2, [sp, #24]
 8004504:	464b      	mov	r3, r9
 8004506:	4442      	add	r2, r8
 8004508:	4631      	mov	r1, r6
 800450a:	4628      	mov	r0, r5
 800450c:	47b8      	blx	r7
 800450e:	3001      	adds	r0, #1
 8004510:	d1c3      	bne.n	800449a <_printf_float+0x32e>
 8004512:	e686      	b.n	8004222 <_printf_float+0xb6>
 8004514:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004518:	f1ba 0f01 	cmp.w	sl, #1
 800451c:	dc01      	bgt.n	8004522 <_printf_float+0x3b6>
 800451e:	07db      	lsls	r3, r3, #31
 8004520:	d536      	bpl.n	8004590 <_printf_float+0x424>
 8004522:	2301      	movs	r3, #1
 8004524:	4642      	mov	r2, r8
 8004526:	4631      	mov	r1, r6
 8004528:	4628      	mov	r0, r5
 800452a:	47b8      	blx	r7
 800452c:	3001      	adds	r0, #1
 800452e:	f43f ae78 	beq.w	8004222 <_printf_float+0xb6>
 8004532:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004536:	4631      	mov	r1, r6
 8004538:	4628      	mov	r0, r5
 800453a:	47b8      	blx	r7
 800453c:	3001      	adds	r0, #1
 800453e:	f43f ae70 	beq.w	8004222 <_printf_float+0xb6>
 8004542:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004546:	2200      	movs	r2, #0
 8004548:	2300      	movs	r3, #0
 800454a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800454e:	f7fc fac3 	bl	8000ad8 <__aeabi_dcmpeq>
 8004552:	b9c0      	cbnz	r0, 8004586 <_printf_float+0x41a>
 8004554:	4653      	mov	r3, sl
 8004556:	f108 0201 	add.w	r2, r8, #1
 800455a:	4631      	mov	r1, r6
 800455c:	4628      	mov	r0, r5
 800455e:	47b8      	blx	r7
 8004560:	3001      	adds	r0, #1
 8004562:	d10c      	bne.n	800457e <_printf_float+0x412>
 8004564:	e65d      	b.n	8004222 <_printf_float+0xb6>
 8004566:	2301      	movs	r3, #1
 8004568:	465a      	mov	r2, fp
 800456a:	4631      	mov	r1, r6
 800456c:	4628      	mov	r0, r5
 800456e:	47b8      	blx	r7
 8004570:	3001      	adds	r0, #1
 8004572:	f43f ae56 	beq.w	8004222 <_printf_float+0xb6>
 8004576:	f108 0801 	add.w	r8, r8, #1
 800457a:	45d0      	cmp	r8, sl
 800457c:	dbf3      	blt.n	8004566 <_printf_float+0x3fa>
 800457e:	464b      	mov	r3, r9
 8004580:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004584:	e6df      	b.n	8004346 <_printf_float+0x1da>
 8004586:	f04f 0800 	mov.w	r8, #0
 800458a:	f104 0b1a 	add.w	fp, r4, #26
 800458e:	e7f4      	b.n	800457a <_printf_float+0x40e>
 8004590:	2301      	movs	r3, #1
 8004592:	4642      	mov	r2, r8
 8004594:	e7e1      	b.n	800455a <_printf_float+0x3ee>
 8004596:	2301      	movs	r3, #1
 8004598:	464a      	mov	r2, r9
 800459a:	4631      	mov	r1, r6
 800459c:	4628      	mov	r0, r5
 800459e:	47b8      	blx	r7
 80045a0:	3001      	adds	r0, #1
 80045a2:	f43f ae3e 	beq.w	8004222 <_printf_float+0xb6>
 80045a6:	f108 0801 	add.w	r8, r8, #1
 80045aa:	68e3      	ldr	r3, [r4, #12]
 80045ac:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80045ae:	1a5b      	subs	r3, r3, r1
 80045b0:	4543      	cmp	r3, r8
 80045b2:	dcf0      	bgt.n	8004596 <_printf_float+0x42a>
 80045b4:	e6fc      	b.n	80043b0 <_printf_float+0x244>
 80045b6:	f04f 0800 	mov.w	r8, #0
 80045ba:	f104 0919 	add.w	r9, r4, #25
 80045be:	e7f4      	b.n	80045aa <_printf_float+0x43e>

080045c0 <_printf_common>:
 80045c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80045c4:	4616      	mov	r6, r2
 80045c6:	4698      	mov	r8, r3
 80045c8:	688a      	ldr	r2, [r1, #8]
 80045ca:	690b      	ldr	r3, [r1, #16]
 80045cc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80045d0:	4293      	cmp	r3, r2
 80045d2:	bfb8      	it	lt
 80045d4:	4613      	movlt	r3, r2
 80045d6:	6033      	str	r3, [r6, #0]
 80045d8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80045dc:	4607      	mov	r7, r0
 80045de:	460c      	mov	r4, r1
 80045e0:	b10a      	cbz	r2, 80045e6 <_printf_common+0x26>
 80045e2:	3301      	adds	r3, #1
 80045e4:	6033      	str	r3, [r6, #0]
 80045e6:	6823      	ldr	r3, [r4, #0]
 80045e8:	0699      	lsls	r1, r3, #26
 80045ea:	bf42      	ittt	mi
 80045ec:	6833      	ldrmi	r3, [r6, #0]
 80045ee:	3302      	addmi	r3, #2
 80045f0:	6033      	strmi	r3, [r6, #0]
 80045f2:	6825      	ldr	r5, [r4, #0]
 80045f4:	f015 0506 	ands.w	r5, r5, #6
 80045f8:	d106      	bne.n	8004608 <_printf_common+0x48>
 80045fa:	f104 0a19 	add.w	sl, r4, #25
 80045fe:	68e3      	ldr	r3, [r4, #12]
 8004600:	6832      	ldr	r2, [r6, #0]
 8004602:	1a9b      	subs	r3, r3, r2
 8004604:	42ab      	cmp	r3, r5
 8004606:	dc26      	bgt.n	8004656 <_printf_common+0x96>
 8004608:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800460c:	6822      	ldr	r2, [r4, #0]
 800460e:	3b00      	subs	r3, #0
 8004610:	bf18      	it	ne
 8004612:	2301      	movne	r3, #1
 8004614:	0692      	lsls	r2, r2, #26
 8004616:	d42b      	bmi.n	8004670 <_printf_common+0xb0>
 8004618:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800461c:	4641      	mov	r1, r8
 800461e:	4638      	mov	r0, r7
 8004620:	47c8      	blx	r9
 8004622:	3001      	adds	r0, #1
 8004624:	d01e      	beq.n	8004664 <_printf_common+0xa4>
 8004626:	6823      	ldr	r3, [r4, #0]
 8004628:	6922      	ldr	r2, [r4, #16]
 800462a:	f003 0306 	and.w	r3, r3, #6
 800462e:	2b04      	cmp	r3, #4
 8004630:	bf02      	ittt	eq
 8004632:	68e5      	ldreq	r5, [r4, #12]
 8004634:	6833      	ldreq	r3, [r6, #0]
 8004636:	1aed      	subeq	r5, r5, r3
 8004638:	68a3      	ldr	r3, [r4, #8]
 800463a:	bf0c      	ite	eq
 800463c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004640:	2500      	movne	r5, #0
 8004642:	4293      	cmp	r3, r2
 8004644:	bfc4      	itt	gt
 8004646:	1a9b      	subgt	r3, r3, r2
 8004648:	18ed      	addgt	r5, r5, r3
 800464a:	2600      	movs	r6, #0
 800464c:	341a      	adds	r4, #26
 800464e:	42b5      	cmp	r5, r6
 8004650:	d11a      	bne.n	8004688 <_printf_common+0xc8>
 8004652:	2000      	movs	r0, #0
 8004654:	e008      	b.n	8004668 <_printf_common+0xa8>
 8004656:	2301      	movs	r3, #1
 8004658:	4652      	mov	r2, sl
 800465a:	4641      	mov	r1, r8
 800465c:	4638      	mov	r0, r7
 800465e:	47c8      	blx	r9
 8004660:	3001      	adds	r0, #1
 8004662:	d103      	bne.n	800466c <_printf_common+0xac>
 8004664:	f04f 30ff 	mov.w	r0, #4294967295
 8004668:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800466c:	3501      	adds	r5, #1
 800466e:	e7c6      	b.n	80045fe <_printf_common+0x3e>
 8004670:	18e1      	adds	r1, r4, r3
 8004672:	1c5a      	adds	r2, r3, #1
 8004674:	2030      	movs	r0, #48	@ 0x30
 8004676:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800467a:	4422      	add	r2, r4
 800467c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004680:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004684:	3302      	adds	r3, #2
 8004686:	e7c7      	b.n	8004618 <_printf_common+0x58>
 8004688:	2301      	movs	r3, #1
 800468a:	4622      	mov	r2, r4
 800468c:	4641      	mov	r1, r8
 800468e:	4638      	mov	r0, r7
 8004690:	47c8      	blx	r9
 8004692:	3001      	adds	r0, #1
 8004694:	d0e6      	beq.n	8004664 <_printf_common+0xa4>
 8004696:	3601      	adds	r6, #1
 8004698:	e7d9      	b.n	800464e <_printf_common+0x8e>
	...

0800469c <_printf_i>:
 800469c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80046a0:	7e0f      	ldrb	r7, [r1, #24]
 80046a2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80046a4:	2f78      	cmp	r7, #120	@ 0x78
 80046a6:	4691      	mov	r9, r2
 80046a8:	4680      	mov	r8, r0
 80046aa:	460c      	mov	r4, r1
 80046ac:	469a      	mov	sl, r3
 80046ae:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80046b2:	d807      	bhi.n	80046c4 <_printf_i+0x28>
 80046b4:	2f62      	cmp	r7, #98	@ 0x62
 80046b6:	d80a      	bhi.n	80046ce <_printf_i+0x32>
 80046b8:	2f00      	cmp	r7, #0
 80046ba:	f000 80d2 	beq.w	8004862 <_printf_i+0x1c6>
 80046be:	2f58      	cmp	r7, #88	@ 0x58
 80046c0:	f000 80b9 	beq.w	8004836 <_printf_i+0x19a>
 80046c4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80046c8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80046cc:	e03a      	b.n	8004744 <_printf_i+0xa8>
 80046ce:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80046d2:	2b15      	cmp	r3, #21
 80046d4:	d8f6      	bhi.n	80046c4 <_printf_i+0x28>
 80046d6:	a101      	add	r1, pc, #4	@ (adr r1, 80046dc <_printf_i+0x40>)
 80046d8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80046dc:	08004735 	.word	0x08004735
 80046e0:	08004749 	.word	0x08004749
 80046e4:	080046c5 	.word	0x080046c5
 80046e8:	080046c5 	.word	0x080046c5
 80046ec:	080046c5 	.word	0x080046c5
 80046f0:	080046c5 	.word	0x080046c5
 80046f4:	08004749 	.word	0x08004749
 80046f8:	080046c5 	.word	0x080046c5
 80046fc:	080046c5 	.word	0x080046c5
 8004700:	080046c5 	.word	0x080046c5
 8004704:	080046c5 	.word	0x080046c5
 8004708:	08004849 	.word	0x08004849
 800470c:	08004773 	.word	0x08004773
 8004710:	08004803 	.word	0x08004803
 8004714:	080046c5 	.word	0x080046c5
 8004718:	080046c5 	.word	0x080046c5
 800471c:	0800486b 	.word	0x0800486b
 8004720:	080046c5 	.word	0x080046c5
 8004724:	08004773 	.word	0x08004773
 8004728:	080046c5 	.word	0x080046c5
 800472c:	080046c5 	.word	0x080046c5
 8004730:	0800480b 	.word	0x0800480b
 8004734:	6833      	ldr	r3, [r6, #0]
 8004736:	1d1a      	adds	r2, r3, #4
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	6032      	str	r2, [r6, #0]
 800473c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004740:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004744:	2301      	movs	r3, #1
 8004746:	e09d      	b.n	8004884 <_printf_i+0x1e8>
 8004748:	6833      	ldr	r3, [r6, #0]
 800474a:	6820      	ldr	r0, [r4, #0]
 800474c:	1d19      	adds	r1, r3, #4
 800474e:	6031      	str	r1, [r6, #0]
 8004750:	0606      	lsls	r6, r0, #24
 8004752:	d501      	bpl.n	8004758 <_printf_i+0xbc>
 8004754:	681d      	ldr	r5, [r3, #0]
 8004756:	e003      	b.n	8004760 <_printf_i+0xc4>
 8004758:	0645      	lsls	r5, r0, #25
 800475a:	d5fb      	bpl.n	8004754 <_printf_i+0xb8>
 800475c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004760:	2d00      	cmp	r5, #0
 8004762:	da03      	bge.n	800476c <_printf_i+0xd0>
 8004764:	232d      	movs	r3, #45	@ 0x2d
 8004766:	426d      	negs	r5, r5
 8004768:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800476c:	4859      	ldr	r0, [pc, #356]	@ (80048d4 <_printf_i+0x238>)
 800476e:	230a      	movs	r3, #10
 8004770:	e011      	b.n	8004796 <_printf_i+0xfa>
 8004772:	6821      	ldr	r1, [r4, #0]
 8004774:	6833      	ldr	r3, [r6, #0]
 8004776:	0608      	lsls	r0, r1, #24
 8004778:	f853 5b04 	ldr.w	r5, [r3], #4
 800477c:	d402      	bmi.n	8004784 <_printf_i+0xe8>
 800477e:	0649      	lsls	r1, r1, #25
 8004780:	bf48      	it	mi
 8004782:	b2ad      	uxthmi	r5, r5
 8004784:	2f6f      	cmp	r7, #111	@ 0x6f
 8004786:	4853      	ldr	r0, [pc, #332]	@ (80048d4 <_printf_i+0x238>)
 8004788:	6033      	str	r3, [r6, #0]
 800478a:	bf14      	ite	ne
 800478c:	230a      	movne	r3, #10
 800478e:	2308      	moveq	r3, #8
 8004790:	2100      	movs	r1, #0
 8004792:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004796:	6866      	ldr	r6, [r4, #4]
 8004798:	60a6      	str	r6, [r4, #8]
 800479a:	2e00      	cmp	r6, #0
 800479c:	bfa2      	ittt	ge
 800479e:	6821      	ldrge	r1, [r4, #0]
 80047a0:	f021 0104 	bicge.w	r1, r1, #4
 80047a4:	6021      	strge	r1, [r4, #0]
 80047a6:	b90d      	cbnz	r5, 80047ac <_printf_i+0x110>
 80047a8:	2e00      	cmp	r6, #0
 80047aa:	d04b      	beq.n	8004844 <_printf_i+0x1a8>
 80047ac:	4616      	mov	r6, r2
 80047ae:	fbb5 f1f3 	udiv	r1, r5, r3
 80047b2:	fb03 5711 	mls	r7, r3, r1, r5
 80047b6:	5dc7      	ldrb	r7, [r0, r7]
 80047b8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80047bc:	462f      	mov	r7, r5
 80047be:	42bb      	cmp	r3, r7
 80047c0:	460d      	mov	r5, r1
 80047c2:	d9f4      	bls.n	80047ae <_printf_i+0x112>
 80047c4:	2b08      	cmp	r3, #8
 80047c6:	d10b      	bne.n	80047e0 <_printf_i+0x144>
 80047c8:	6823      	ldr	r3, [r4, #0]
 80047ca:	07df      	lsls	r7, r3, #31
 80047cc:	d508      	bpl.n	80047e0 <_printf_i+0x144>
 80047ce:	6923      	ldr	r3, [r4, #16]
 80047d0:	6861      	ldr	r1, [r4, #4]
 80047d2:	4299      	cmp	r1, r3
 80047d4:	bfde      	ittt	le
 80047d6:	2330      	movle	r3, #48	@ 0x30
 80047d8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80047dc:	f106 36ff 	addle.w	r6, r6, #4294967295
 80047e0:	1b92      	subs	r2, r2, r6
 80047e2:	6122      	str	r2, [r4, #16]
 80047e4:	f8cd a000 	str.w	sl, [sp]
 80047e8:	464b      	mov	r3, r9
 80047ea:	aa03      	add	r2, sp, #12
 80047ec:	4621      	mov	r1, r4
 80047ee:	4640      	mov	r0, r8
 80047f0:	f7ff fee6 	bl	80045c0 <_printf_common>
 80047f4:	3001      	adds	r0, #1
 80047f6:	d14a      	bne.n	800488e <_printf_i+0x1f2>
 80047f8:	f04f 30ff 	mov.w	r0, #4294967295
 80047fc:	b004      	add	sp, #16
 80047fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004802:	6823      	ldr	r3, [r4, #0]
 8004804:	f043 0320 	orr.w	r3, r3, #32
 8004808:	6023      	str	r3, [r4, #0]
 800480a:	4833      	ldr	r0, [pc, #204]	@ (80048d8 <_printf_i+0x23c>)
 800480c:	2778      	movs	r7, #120	@ 0x78
 800480e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004812:	6823      	ldr	r3, [r4, #0]
 8004814:	6831      	ldr	r1, [r6, #0]
 8004816:	061f      	lsls	r7, r3, #24
 8004818:	f851 5b04 	ldr.w	r5, [r1], #4
 800481c:	d402      	bmi.n	8004824 <_printf_i+0x188>
 800481e:	065f      	lsls	r7, r3, #25
 8004820:	bf48      	it	mi
 8004822:	b2ad      	uxthmi	r5, r5
 8004824:	6031      	str	r1, [r6, #0]
 8004826:	07d9      	lsls	r1, r3, #31
 8004828:	bf44      	itt	mi
 800482a:	f043 0320 	orrmi.w	r3, r3, #32
 800482e:	6023      	strmi	r3, [r4, #0]
 8004830:	b11d      	cbz	r5, 800483a <_printf_i+0x19e>
 8004832:	2310      	movs	r3, #16
 8004834:	e7ac      	b.n	8004790 <_printf_i+0xf4>
 8004836:	4827      	ldr	r0, [pc, #156]	@ (80048d4 <_printf_i+0x238>)
 8004838:	e7e9      	b.n	800480e <_printf_i+0x172>
 800483a:	6823      	ldr	r3, [r4, #0]
 800483c:	f023 0320 	bic.w	r3, r3, #32
 8004840:	6023      	str	r3, [r4, #0]
 8004842:	e7f6      	b.n	8004832 <_printf_i+0x196>
 8004844:	4616      	mov	r6, r2
 8004846:	e7bd      	b.n	80047c4 <_printf_i+0x128>
 8004848:	6833      	ldr	r3, [r6, #0]
 800484a:	6825      	ldr	r5, [r4, #0]
 800484c:	6961      	ldr	r1, [r4, #20]
 800484e:	1d18      	adds	r0, r3, #4
 8004850:	6030      	str	r0, [r6, #0]
 8004852:	062e      	lsls	r6, r5, #24
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	d501      	bpl.n	800485c <_printf_i+0x1c0>
 8004858:	6019      	str	r1, [r3, #0]
 800485a:	e002      	b.n	8004862 <_printf_i+0x1c6>
 800485c:	0668      	lsls	r0, r5, #25
 800485e:	d5fb      	bpl.n	8004858 <_printf_i+0x1bc>
 8004860:	8019      	strh	r1, [r3, #0]
 8004862:	2300      	movs	r3, #0
 8004864:	6123      	str	r3, [r4, #16]
 8004866:	4616      	mov	r6, r2
 8004868:	e7bc      	b.n	80047e4 <_printf_i+0x148>
 800486a:	6833      	ldr	r3, [r6, #0]
 800486c:	1d1a      	adds	r2, r3, #4
 800486e:	6032      	str	r2, [r6, #0]
 8004870:	681e      	ldr	r6, [r3, #0]
 8004872:	6862      	ldr	r2, [r4, #4]
 8004874:	2100      	movs	r1, #0
 8004876:	4630      	mov	r0, r6
 8004878:	f7fb fcb2 	bl	80001e0 <memchr>
 800487c:	b108      	cbz	r0, 8004882 <_printf_i+0x1e6>
 800487e:	1b80      	subs	r0, r0, r6
 8004880:	6060      	str	r0, [r4, #4]
 8004882:	6863      	ldr	r3, [r4, #4]
 8004884:	6123      	str	r3, [r4, #16]
 8004886:	2300      	movs	r3, #0
 8004888:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800488c:	e7aa      	b.n	80047e4 <_printf_i+0x148>
 800488e:	6923      	ldr	r3, [r4, #16]
 8004890:	4632      	mov	r2, r6
 8004892:	4649      	mov	r1, r9
 8004894:	4640      	mov	r0, r8
 8004896:	47d0      	blx	sl
 8004898:	3001      	adds	r0, #1
 800489a:	d0ad      	beq.n	80047f8 <_printf_i+0x15c>
 800489c:	6823      	ldr	r3, [r4, #0]
 800489e:	079b      	lsls	r3, r3, #30
 80048a0:	d413      	bmi.n	80048ca <_printf_i+0x22e>
 80048a2:	68e0      	ldr	r0, [r4, #12]
 80048a4:	9b03      	ldr	r3, [sp, #12]
 80048a6:	4298      	cmp	r0, r3
 80048a8:	bfb8      	it	lt
 80048aa:	4618      	movlt	r0, r3
 80048ac:	e7a6      	b.n	80047fc <_printf_i+0x160>
 80048ae:	2301      	movs	r3, #1
 80048b0:	4632      	mov	r2, r6
 80048b2:	4649      	mov	r1, r9
 80048b4:	4640      	mov	r0, r8
 80048b6:	47d0      	blx	sl
 80048b8:	3001      	adds	r0, #1
 80048ba:	d09d      	beq.n	80047f8 <_printf_i+0x15c>
 80048bc:	3501      	adds	r5, #1
 80048be:	68e3      	ldr	r3, [r4, #12]
 80048c0:	9903      	ldr	r1, [sp, #12]
 80048c2:	1a5b      	subs	r3, r3, r1
 80048c4:	42ab      	cmp	r3, r5
 80048c6:	dcf2      	bgt.n	80048ae <_printf_i+0x212>
 80048c8:	e7eb      	b.n	80048a2 <_printf_i+0x206>
 80048ca:	2500      	movs	r5, #0
 80048cc:	f104 0619 	add.w	r6, r4, #25
 80048d0:	e7f5      	b.n	80048be <_printf_i+0x222>
 80048d2:	bf00      	nop
 80048d4:	08006d3a 	.word	0x08006d3a
 80048d8:	08006d4b 	.word	0x08006d4b

080048dc <std>:
 80048dc:	2300      	movs	r3, #0
 80048de:	b510      	push	{r4, lr}
 80048e0:	4604      	mov	r4, r0
 80048e2:	e9c0 3300 	strd	r3, r3, [r0]
 80048e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80048ea:	6083      	str	r3, [r0, #8]
 80048ec:	8181      	strh	r1, [r0, #12]
 80048ee:	6643      	str	r3, [r0, #100]	@ 0x64
 80048f0:	81c2      	strh	r2, [r0, #14]
 80048f2:	6183      	str	r3, [r0, #24]
 80048f4:	4619      	mov	r1, r3
 80048f6:	2208      	movs	r2, #8
 80048f8:	305c      	adds	r0, #92	@ 0x5c
 80048fa:	f000 f928 	bl	8004b4e <memset>
 80048fe:	4b0d      	ldr	r3, [pc, #52]	@ (8004934 <std+0x58>)
 8004900:	6263      	str	r3, [r4, #36]	@ 0x24
 8004902:	4b0d      	ldr	r3, [pc, #52]	@ (8004938 <std+0x5c>)
 8004904:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004906:	4b0d      	ldr	r3, [pc, #52]	@ (800493c <std+0x60>)
 8004908:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800490a:	4b0d      	ldr	r3, [pc, #52]	@ (8004940 <std+0x64>)
 800490c:	6323      	str	r3, [r4, #48]	@ 0x30
 800490e:	4b0d      	ldr	r3, [pc, #52]	@ (8004944 <std+0x68>)
 8004910:	6224      	str	r4, [r4, #32]
 8004912:	429c      	cmp	r4, r3
 8004914:	d006      	beq.n	8004924 <std+0x48>
 8004916:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800491a:	4294      	cmp	r4, r2
 800491c:	d002      	beq.n	8004924 <std+0x48>
 800491e:	33d0      	adds	r3, #208	@ 0xd0
 8004920:	429c      	cmp	r4, r3
 8004922:	d105      	bne.n	8004930 <std+0x54>
 8004924:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004928:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800492c:	f000 b98c 	b.w	8004c48 <__retarget_lock_init_recursive>
 8004930:	bd10      	pop	{r4, pc}
 8004932:	bf00      	nop
 8004934:	08004ac9 	.word	0x08004ac9
 8004938:	08004aeb 	.word	0x08004aeb
 800493c:	08004b23 	.word	0x08004b23
 8004940:	08004b47 	.word	0x08004b47
 8004944:	2000030c 	.word	0x2000030c

08004948 <stdio_exit_handler>:
 8004948:	4a02      	ldr	r2, [pc, #8]	@ (8004954 <stdio_exit_handler+0xc>)
 800494a:	4903      	ldr	r1, [pc, #12]	@ (8004958 <stdio_exit_handler+0x10>)
 800494c:	4803      	ldr	r0, [pc, #12]	@ (800495c <stdio_exit_handler+0x14>)
 800494e:	f000 b869 	b.w	8004a24 <_fwalk_sglue>
 8004952:	bf00      	nop
 8004954:	20000034 	.word	0x20000034
 8004958:	080065a5 	.word	0x080065a5
 800495c:	20000044 	.word	0x20000044

08004960 <cleanup_stdio>:
 8004960:	6841      	ldr	r1, [r0, #4]
 8004962:	4b0c      	ldr	r3, [pc, #48]	@ (8004994 <cleanup_stdio+0x34>)
 8004964:	4299      	cmp	r1, r3
 8004966:	b510      	push	{r4, lr}
 8004968:	4604      	mov	r4, r0
 800496a:	d001      	beq.n	8004970 <cleanup_stdio+0x10>
 800496c:	f001 fe1a 	bl	80065a4 <_fflush_r>
 8004970:	68a1      	ldr	r1, [r4, #8]
 8004972:	4b09      	ldr	r3, [pc, #36]	@ (8004998 <cleanup_stdio+0x38>)
 8004974:	4299      	cmp	r1, r3
 8004976:	d002      	beq.n	800497e <cleanup_stdio+0x1e>
 8004978:	4620      	mov	r0, r4
 800497a:	f001 fe13 	bl	80065a4 <_fflush_r>
 800497e:	68e1      	ldr	r1, [r4, #12]
 8004980:	4b06      	ldr	r3, [pc, #24]	@ (800499c <cleanup_stdio+0x3c>)
 8004982:	4299      	cmp	r1, r3
 8004984:	d004      	beq.n	8004990 <cleanup_stdio+0x30>
 8004986:	4620      	mov	r0, r4
 8004988:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800498c:	f001 be0a 	b.w	80065a4 <_fflush_r>
 8004990:	bd10      	pop	{r4, pc}
 8004992:	bf00      	nop
 8004994:	2000030c 	.word	0x2000030c
 8004998:	20000374 	.word	0x20000374
 800499c:	200003dc 	.word	0x200003dc

080049a0 <global_stdio_init.part.0>:
 80049a0:	b510      	push	{r4, lr}
 80049a2:	4b0b      	ldr	r3, [pc, #44]	@ (80049d0 <global_stdio_init.part.0+0x30>)
 80049a4:	4c0b      	ldr	r4, [pc, #44]	@ (80049d4 <global_stdio_init.part.0+0x34>)
 80049a6:	4a0c      	ldr	r2, [pc, #48]	@ (80049d8 <global_stdio_init.part.0+0x38>)
 80049a8:	601a      	str	r2, [r3, #0]
 80049aa:	4620      	mov	r0, r4
 80049ac:	2200      	movs	r2, #0
 80049ae:	2104      	movs	r1, #4
 80049b0:	f7ff ff94 	bl	80048dc <std>
 80049b4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80049b8:	2201      	movs	r2, #1
 80049ba:	2109      	movs	r1, #9
 80049bc:	f7ff ff8e 	bl	80048dc <std>
 80049c0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80049c4:	2202      	movs	r2, #2
 80049c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80049ca:	2112      	movs	r1, #18
 80049cc:	f7ff bf86 	b.w	80048dc <std>
 80049d0:	20000444 	.word	0x20000444
 80049d4:	2000030c 	.word	0x2000030c
 80049d8:	08004949 	.word	0x08004949

080049dc <__sfp_lock_acquire>:
 80049dc:	4801      	ldr	r0, [pc, #4]	@ (80049e4 <__sfp_lock_acquire+0x8>)
 80049de:	f000 b934 	b.w	8004c4a <__retarget_lock_acquire_recursive>
 80049e2:	bf00      	nop
 80049e4:	2000044d 	.word	0x2000044d

080049e8 <__sfp_lock_release>:
 80049e8:	4801      	ldr	r0, [pc, #4]	@ (80049f0 <__sfp_lock_release+0x8>)
 80049ea:	f000 b92f 	b.w	8004c4c <__retarget_lock_release_recursive>
 80049ee:	bf00      	nop
 80049f0:	2000044d 	.word	0x2000044d

080049f4 <__sinit>:
 80049f4:	b510      	push	{r4, lr}
 80049f6:	4604      	mov	r4, r0
 80049f8:	f7ff fff0 	bl	80049dc <__sfp_lock_acquire>
 80049fc:	6a23      	ldr	r3, [r4, #32]
 80049fe:	b11b      	cbz	r3, 8004a08 <__sinit+0x14>
 8004a00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004a04:	f7ff bff0 	b.w	80049e8 <__sfp_lock_release>
 8004a08:	4b04      	ldr	r3, [pc, #16]	@ (8004a1c <__sinit+0x28>)
 8004a0a:	6223      	str	r3, [r4, #32]
 8004a0c:	4b04      	ldr	r3, [pc, #16]	@ (8004a20 <__sinit+0x2c>)
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d1f5      	bne.n	8004a00 <__sinit+0xc>
 8004a14:	f7ff ffc4 	bl	80049a0 <global_stdio_init.part.0>
 8004a18:	e7f2      	b.n	8004a00 <__sinit+0xc>
 8004a1a:	bf00      	nop
 8004a1c:	08004961 	.word	0x08004961
 8004a20:	20000444 	.word	0x20000444

08004a24 <_fwalk_sglue>:
 8004a24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004a28:	4607      	mov	r7, r0
 8004a2a:	4688      	mov	r8, r1
 8004a2c:	4614      	mov	r4, r2
 8004a2e:	2600      	movs	r6, #0
 8004a30:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004a34:	f1b9 0901 	subs.w	r9, r9, #1
 8004a38:	d505      	bpl.n	8004a46 <_fwalk_sglue+0x22>
 8004a3a:	6824      	ldr	r4, [r4, #0]
 8004a3c:	2c00      	cmp	r4, #0
 8004a3e:	d1f7      	bne.n	8004a30 <_fwalk_sglue+0xc>
 8004a40:	4630      	mov	r0, r6
 8004a42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004a46:	89ab      	ldrh	r3, [r5, #12]
 8004a48:	2b01      	cmp	r3, #1
 8004a4a:	d907      	bls.n	8004a5c <_fwalk_sglue+0x38>
 8004a4c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004a50:	3301      	adds	r3, #1
 8004a52:	d003      	beq.n	8004a5c <_fwalk_sglue+0x38>
 8004a54:	4629      	mov	r1, r5
 8004a56:	4638      	mov	r0, r7
 8004a58:	47c0      	blx	r8
 8004a5a:	4306      	orrs	r6, r0
 8004a5c:	3568      	adds	r5, #104	@ 0x68
 8004a5e:	e7e9      	b.n	8004a34 <_fwalk_sglue+0x10>

08004a60 <sniprintf>:
 8004a60:	b40c      	push	{r2, r3}
 8004a62:	b530      	push	{r4, r5, lr}
 8004a64:	4b17      	ldr	r3, [pc, #92]	@ (8004ac4 <sniprintf+0x64>)
 8004a66:	1e0c      	subs	r4, r1, #0
 8004a68:	681d      	ldr	r5, [r3, #0]
 8004a6a:	b09d      	sub	sp, #116	@ 0x74
 8004a6c:	da08      	bge.n	8004a80 <sniprintf+0x20>
 8004a6e:	238b      	movs	r3, #139	@ 0x8b
 8004a70:	602b      	str	r3, [r5, #0]
 8004a72:	f04f 30ff 	mov.w	r0, #4294967295
 8004a76:	b01d      	add	sp, #116	@ 0x74
 8004a78:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004a7c:	b002      	add	sp, #8
 8004a7e:	4770      	bx	lr
 8004a80:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8004a84:	f8ad 3014 	strh.w	r3, [sp, #20]
 8004a88:	bf14      	ite	ne
 8004a8a:	f104 33ff 	addne.w	r3, r4, #4294967295
 8004a8e:	4623      	moveq	r3, r4
 8004a90:	9304      	str	r3, [sp, #16]
 8004a92:	9307      	str	r3, [sp, #28]
 8004a94:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004a98:	9002      	str	r0, [sp, #8]
 8004a9a:	9006      	str	r0, [sp, #24]
 8004a9c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8004aa0:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8004aa2:	ab21      	add	r3, sp, #132	@ 0x84
 8004aa4:	a902      	add	r1, sp, #8
 8004aa6:	4628      	mov	r0, r5
 8004aa8:	9301      	str	r3, [sp, #4]
 8004aaa:	f001 fbfb 	bl	80062a4 <_svfiprintf_r>
 8004aae:	1c43      	adds	r3, r0, #1
 8004ab0:	bfbc      	itt	lt
 8004ab2:	238b      	movlt	r3, #139	@ 0x8b
 8004ab4:	602b      	strlt	r3, [r5, #0]
 8004ab6:	2c00      	cmp	r4, #0
 8004ab8:	d0dd      	beq.n	8004a76 <sniprintf+0x16>
 8004aba:	9b02      	ldr	r3, [sp, #8]
 8004abc:	2200      	movs	r2, #0
 8004abe:	701a      	strb	r2, [r3, #0]
 8004ac0:	e7d9      	b.n	8004a76 <sniprintf+0x16>
 8004ac2:	bf00      	nop
 8004ac4:	20000040 	.word	0x20000040

08004ac8 <__sread>:
 8004ac8:	b510      	push	{r4, lr}
 8004aca:	460c      	mov	r4, r1
 8004acc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ad0:	f000 f86c 	bl	8004bac <_read_r>
 8004ad4:	2800      	cmp	r0, #0
 8004ad6:	bfab      	itete	ge
 8004ad8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004ada:	89a3      	ldrhlt	r3, [r4, #12]
 8004adc:	181b      	addge	r3, r3, r0
 8004ade:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004ae2:	bfac      	ite	ge
 8004ae4:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004ae6:	81a3      	strhlt	r3, [r4, #12]
 8004ae8:	bd10      	pop	{r4, pc}

08004aea <__swrite>:
 8004aea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004aee:	461f      	mov	r7, r3
 8004af0:	898b      	ldrh	r3, [r1, #12]
 8004af2:	05db      	lsls	r3, r3, #23
 8004af4:	4605      	mov	r5, r0
 8004af6:	460c      	mov	r4, r1
 8004af8:	4616      	mov	r6, r2
 8004afa:	d505      	bpl.n	8004b08 <__swrite+0x1e>
 8004afc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b00:	2302      	movs	r3, #2
 8004b02:	2200      	movs	r2, #0
 8004b04:	f000 f840 	bl	8004b88 <_lseek_r>
 8004b08:	89a3      	ldrh	r3, [r4, #12]
 8004b0a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004b0e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004b12:	81a3      	strh	r3, [r4, #12]
 8004b14:	4632      	mov	r2, r6
 8004b16:	463b      	mov	r3, r7
 8004b18:	4628      	mov	r0, r5
 8004b1a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004b1e:	f000 b857 	b.w	8004bd0 <_write_r>

08004b22 <__sseek>:
 8004b22:	b510      	push	{r4, lr}
 8004b24:	460c      	mov	r4, r1
 8004b26:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b2a:	f000 f82d 	bl	8004b88 <_lseek_r>
 8004b2e:	1c43      	adds	r3, r0, #1
 8004b30:	89a3      	ldrh	r3, [r4, #12]
 8004b32:	bf15      	itete	ne
 8004b34:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004b36:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004b3a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004b3e:	81a3      	strheq	r3, [r4, #12]
 8004b40:	bf18      	it	ne
 8004b42:	81a3      	strhne	r3, [r4, #12]
 8004b44:	bd10      	pop	{r4, pc}

08004b46 <__sclose>:
 8004b46:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b4a:	f000 b80d 	b.w	8004b68 <_close_r>

08004b4e <memset>:
 8004b4e:	4402      	add	r2, r0
 8004b50:	4603      	mov	r3, r0
 8004b52:	4293      	cmp	r3, r2
 8004b54:	d100      	bne.n	8004b58 <memset+0xa>
 8004b56:	4770      	bx	lr
 8004b58:	f803 1b01 	strb.w	r1, [r3], #1
 8004b5c:	e7f9      	b.n	8004b52 <memset+0x4>
	...

08004b60 <_localeconv_r>:
 8004b60:	4800      	ldr	r0, [pc, #0]	@ (8004b64 <_localeconv_r+0x4>)
 8004b62:	4770      	bx	lr
 8004b64:	20000180 	.word	0x20000180

08004b68 <_close_r>:
 8004b68:	b538      	push	{r3, r4, r5, lr}
 8004b6a:	4d06      	ldr	r5, [pc, #24]	@ (8004b84 <_close_r+0x1c>)
 8004b6c:	2300      	movs	r3, #0
 8004b6e:	4604      	mov	r4, r0
 8004b70:	4608      	mov	r0, r1
 8004b72:	602b      	str	r3, [r5, #0]
 8004b74:	f7fc ffb0 	bl	8001ad8 <_close>
 8004b78:	1c43      	adds	r3, r0, #1
 8004b7a:	d102      	bne.n	8004b82 <_close_r+0x1a>
 8004b7c:	682b      	ldr	r3, [r5, #0]
 8004b7e:	b103      	cbz	r3, 8004b82 <_close_r+0x1a>
 8004b80:	6023      	str	r3, [r4, #0]
 8004b82:	bd38      	pop	{r3, r4, r5, pc}
 8004b84:	20000448 	.word	0x20000448

08004b88 <_lseek_r>:
 8004b88:	b538      	push	{r3, r4, r5, lr}
 8004b8a:	4d07      	ldr	r5, [pc, #28]	@ (8004ba8 <_lseek_r+0x20>)
 8004b8c:	4604      	mov	r4, r0
 8004b8e:	4608      	mov	r0, r1
 8004b90:	4611      	mov	r1, r2
 8004b92:	2200      	movs	r2, #0
 8004b94:	602a      	str	r2, [r5, #0]
 8004b96:	461a      	mov	r2, r3
 8004b98:	f7fc ffc5 	bl	8001b26 <_lseek>
 8004b9c:	1c43      	adds	r3, r0, #1
 8004b9e:	d102      	bne.n	8004ba6 <_lseek_r+0x1e>
 8004ba0:	682b      	ldr	r3, [r5, #0]
 8004ba2:	b103      	cbz	r3, 8004ba6 <_lseek_r+0x1e>
 8004ba4:	6023      	str	r3, [r4, #0]
 8004ba6:	bd38      	pop	{r3, r4, r5, pc}
 8004ba8:	20000448 	.word	0x20000448

08004bac <_read_r>:
 8004bac:	b538      	push	{r3, r4, r5, lr}
 8004bae:	4d07      	ldr	r5, [pc, #28]	@ (8004bcc <_read_r+0x20>)
 8004bb0:	4604      	mov	r4, r0
 8004bb2:	4608      	mov	r0, r1
 8004bb4:	4611      	mov	r1, r2
 8004bb6:	2200      	movs	r2, #0
 8004bb8:	602a      	str	r2, [r5, #0]
 8004bba:	461a      	mov	r2, r3
 8004bbc:	f7fc ff53 	bl	8001a66 <_read>
 8004bc0:	1c43      	adds	r3, r0, #1
 8004bc2:	d102      	bne.n	8004bca <_read_r+0x1e>
 8004bc4:	682b      	ldr	r3, [r5, #0]
 8004bc6:	b103      	cbz	r3, 8004bca <_read_r+0x1e>
 8004bc8:	6023      	str	r3, [r4, #0]
 8004bca:	bd38      	pop	{r3, r4, r5, pc}
 8004bcc:	20000448 	.word	0x20000448

08004bd0 <_write_r>:
 8004bd0:	b538      	push	{r3, r4, r5, lr}
 8004bd2:	4d07      	ldr	r5, [pc, #28]	@ (8004bf0 <_write_r+0x20>)
 8004bd4:	4604      	mov	r4, r0
 8004bd6:	4608      	mov	r0, r1
 8004bd8:	4611      	mov	r1, r2
 8004bda:	2200      	movs	r2, #0
 8004bdc:	602a      	str	r2, [r5, #0]
 8004bde:	461a      	mov	r2, r3
 8004be0:	f7fc ff5e 	bl	8001aa0 <_write>
 8004be4:	1c43      	adds	r3, r0, #1
 8004be6:	d102      	bne.n	8004bee <_write_r+0x1e>
 8004be8:	682b      	ldr	r3, [r5, #0]
 8004bea:	b103      	cbz	r3, 8004bee <_write_r+0x1e>
 8004bec:	6023      	str	r3, [r4, #0]
 8004bee:	bd38      	pop	{r3, r4, r5, pc}
 8004bf0:	20000448 	.word	0x20000448

08004bf4 <__errno>:
 8004bf4:	4b01      	ldr	r3, [pc, #4]	@ (8004bfc <__errno+0x8>)
 8004bf6:	6818      	ldr	r0, [r3, #0]
 8004bf8:	4770      	bx	lr
 8004bfa:	bf00      	nop
 8004bfc:	20000040 	.word	0x20000040

08004c00 <__libc_init_array>:
 8004c00:	b570      	push	{r4, r5, r6, lr}
 8004c02:	4d0d      	ldr	r5, [pc, #52]	@ (8004c38 <__libc_init_array+0x38>)
 8004c04:	4c0d      	ldr	r4, [pc, #52]	@ (8004c3c <__libc_init_array+0x3c>)
 8004c06:	1b64      	subs	r4, r4, r5
 8004c08:	10a4      	asrs	r4, r4, #2
 8004c0a:	2600      	movs	r6, #0
 8004c0c:	42a6      	cmp	r6, r4
 8004c0e:	d109      	bne.n	8004c24 <__libc_init_array+0x24>
 8004c10:	4d0b      	ldr	r5, [pc, #44]	@ (8004c40 <__libc_init_array+0x40>)
 8004c12:	4c0c      	ldr	r4, [pc, #48]	@ (8004c44 <__libc_init_array+0x44>)
 8004c14:	f002 f864 	bl	8006ce0 <_init>
 8004c18:	1b64      	subs	r4, r4, r5
 8004c1a:	10a4      	asrs	r4, r4, #2
 8004c1c:	2600      	movs	r6, #0
 8004c1e:	42a6      	cmp	r6, r4
 8004c20:	d105      	bne.n	8004c2e <__libc_init_array+0x2e>
 8004c22:	bd70      	pop	{r4, r5, r6, pc}
 8004c24:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c28:	4798      	blx	r3
 8004c2a:	3601      	adds	r6, #1
 8004c2c:	e7ee      	b.n	8004c0c <__libc_init_array+0xc>
 8004c2e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c32:	4798      	blx	r3
 8004c34:	3601      	adds	r6, #1
 8004c36:	e7f2      	b.n	8004c1e <__libc_init_array+0x1e>
 8004c38:	080070a0 	.word	0x080070a0
 8004c3c:	080070a0 	.word	0x080070a0
 8004c40:	080070a0 	.word	0x080070a0
 8004c44:	080070a4 	.word	0x080070a4

08004c48 <__retarget_lock_init_recursive>:
 8004c48:	4770      	bx	lr

08004c4a <__retarget_lock_acquire_recursive>:
 8004c4a:	4770      	bx	lr

08004c4c <__retarget_lock_release_recursive>:
 8004c4c:	4770      	bx	lr

08004c4e <quorem>:
 8004c4e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c52:	6903      	ldr	r3, [r0, #16]
 8004c54:	690c      	ldr	r4, [r1, #16]
 8004c56:	42a3      	cmp	r3, r4
 8004c58:	4607      	mov	r7, r0
 8004c5a:	db7e      	blt.n	8004d5a <quorem+0x10c>
 8004c5c:	3c01      	subs	r4, #1
 8004c5e:	f101 0814 	add.w	r8, r1, #20
 8004c62:	00a3      	lsls	r3, r4, #2
 8004c64:	f100 0514 	add.w	r5, r0, #20
 8004c68:	9300      	str	r3, [sp, #0]
 8004c6a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004c6e:	9301      	str	r3, [sp, #4]
 8004c70:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004c74:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004c78:	3301      	adds	r3, #1
 8004c7a:	429a      	cmp	r2, r3
 8004c7c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004c80:	fbb2 f6f3 	udiv	r6, r2, r3
 8004c84:	d32e      	bcc.n	8004ce4 <quorem+0x96>
 8004c86:	f04f 0a00 	mov.w	sl, #0
 8004c8a:	46c4      	mov	ip, r8
 8004c8c:	46ae      	mov	lr, r5
 8004c8e:	46d3      	mov	fp, sl
 8004c90:	f85c 3b04 	ldr.w	r3, [ip], #4
 8004c94:	b298      	uxth	r0, r3
 8004c96:	fb06 a000 	mla	r0, r6, r0, sl
 8004c9a:	0c02      	lsrs	r2, r0, #16
 8004c9c:	0c1b      	lsrs	r3, r3, #16
 8004c9e:	fb06 2303 	mla	r3, r6, r3, r2
 8004ca2:	f8de 2000 	ldr.w	r2, [lr]
 8004ca6:	b280      	uxth	r0, r0
 8004ca8:	b292      	uxth	r2, r2
 8004caa:	1a12      	subs	r2, r2, r0
 8004cac:	445a      	add	r2, fp
 8004cae:	f8de 0000 	ldr.w	r0, [lr]
 8004cb2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004cb6:	b29b      	uxth	r3, r3
 8004cb8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8004cbc:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8004cc0:	b292      	uxth	r2, r2
 8004cc2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8004cc6:	45e1      	cmp	r9, ip
 8004cc8:	f84e 2b04 	str.w	r2, [lr], #4
 8004ccc:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8004cd0:	d2de      	bcs.n	8004c90 <quorem+0x42>
 8004cd2:	9b00      	ldr	r3, [sp, #0]
 8004cd4:	58eb      	ldr	r3, [r5, r3]
 8004cd6:	b92b      	cbnz	r3, 8004ce4 <quorem+0x96>
 8004cd8:	9b01      	ldr	r3, [sp, #4]
 8004cda:	3b04      	subs	r3, #4
 8004cdc:	429d      	cmp	r5, r3
 8004cde:	461a      	mov	r2, r3
 8004ce0:	d32f      	bcc.n	8004d42 <quorem+0xf4>
 8004ce2:	613c      	str	r4, [r7, #16]
 8004ce4:	4638      	mov	r0, r7
 8004ce6:	f001 f979 	bl	8005fdc <__mcmp>
 8004cea:	2800      	cmp	r0, #0
 8004cec:	db25      	blt.n	8004d3a <quorem+0xec>
 8004cee:	4629      	mov	r1, r5
 8004cf0:	2000      	movs	r0, #0
 8004cf2:	f858 2b04 	ldr.w	r2, [r8], #4
 8004cf6:	f8d1 c000 	ldr.w	ip, [r1]
 8004cfa:	fa1f fe82 	uxth.w	lr, r2
 8004cfe:	fa1f f38c 	uxth.w	r3, ip
 8004d02:	eba3 030e 	sub.w	r3, r3, lr
 8004d06:	4403      	add	r3, r0
 8004d08:	0c12      	lsrs	r2, r2, #16
 8004d0a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8004d0e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8004d12:	b29b      	uxth	r3, r3
 8004d14:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004d18:	45c1      	cmp	r9, r8
 8004d1a:	f841 3b04 	str.w	r3, [r1], #4
 8004d1e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8004d22:	d2e6      	bcs.n	8004cf2 <quorem+0xa4>
 8004d24:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004d28:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004d2c:	b922      	cbnz	r2, 8004d38 <quorem+0xea>
 8004d2e:	3b04      	subs	r3, #4
 8004d30:	429d      	cmp	r5, r3
 8004d32:	461a      	mov	r2, r3
 8004d34:	d30b      	bcc.n	8004d4e <quorem+0x100>
 8004d36:	613c      	str	r4, [r7, #16]
 8004d38:	3601      	adds	r6, #1
 8004d3a:	4630      	mov	r0, r6
 8004d3c:	b003      	add	sp, #12
 8004d3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d42:	6812      	ldr	r2, [r2, #0]
 8004d44:	3b04      	subs	r3, #4
 8004d46:	2a00      	cmp	r2, #0
 8004d48:	d1cb      	bne.n	8004ce2 <quorem+0x94>
 8004d4a:	3c01      	subs	r4, #1
 8004d4c:	e7c6      	b.n	8004cdc <quorem+0x8e>
 8004d4e:	6812      	ldr	r2, [r2, #0]
 8004d50:	3b04      	subs	r3, #4
 8004d52:	2a00      	cmp	r2, #0
 8004d54:	d1ef      	bne.n	8004d36 <quorem+0xe8>
 8004d56:	3c01      	subs	r4, #1
 8004d58:	e7ea      	b.n	8004d30 <quorem+0xe2>
 8004d5a:	2000      	movs	r0, #0
 8004d5c:	e7ee      	b.n	8004d3c <quorem+0xee>
	...

08004d60 <_dtoa_r>:
 8004d60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d64:	69c7      	ldr	r7, [r0, #28]
 8004d66:	b099      	sub	sp, #100	@ 0x64
 8004d68:	ed8d 0b02 	vstr	d0, [sp, #8]
 8004d6c:	ec55 4b10 	vmov	r4, r5, d0
 8004d70:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8004d72:	9109      	str	r1, [sp, #36]	@ 0x24
 8004d74:	4683      	mov	fp, r0
 8004d76:	920e      	str	r2, [sp, #56]	@ 0x38
 8004d78:	9313      	str	r3, [sp, #76]	@ 0x4c
 8004d7a:	b97f      	cbnz	r7, 8004d9c <_dtoa_r+0x3c>
 8004d7c:	2010      	movs	r0, #16
 8004d7e:	f000 fdfd 	bl	800597c <malloc>
 8004d82:	4602      	mov	r2, r0
 8004d84:	f8cb 001c 	str.w	r0, [fp, #28]
 8004d88:	b920      	cbnz	r0, 8004d94 <_dtoa_r+0x34>
 8004d8a:	4ba7      	ldr	r3, [pc, #668]	@ (8005028 <_dtoa_r+0x2c8>)
 8004d8c:	21ef      	movs	r1, #239	@ 0xef
 8004d8e:	48a7      	ldr	r0, [pc, #668]	@ (800502c <_dtoa_r+0x2cc>)
 8004d90:	f001 fc68 	bl	8006664 <__assert_func>
 8004d94:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8004d98:	6007      	str	r7, [r0, #0]
 8004d9a:	60c7      	str	r7, [r0, #12]
 8004d9c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004da0:	6819      	ldr	r1, [r3, #0]
 8004da2:	b159      	cbz	r1, 8004dbc <_dtoa_r+0x5c>
 8004da4:	685a      	ldr	r2, [r3, #4]
 8004da6:	604a      	str	r2, [r1, #4]
 8004da8:	2301      	movs	r3, #1
 8004daa:	4093      	lsls	r3, r2
 8004dac:	608b      	str	r3, [r1, #8]
 8004dae:	4658      	mov	r0, fp
 8004db0:	f000 feda 	bl	8005b68 <_Bfree>
 8004db4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004db8:	2200      	movs	r2, #0
 8004dba:	601a      	str	r2, [r3, #0]
 8004dbc:	1e2b      	subs	r3, r5, #0
 8004dbe:	bfb9      	ittee	lt
 8004dc0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8004dc4:	9303      	strlt	r3, [sp, #12]
 8004dc6:	2300      	movge	r3, #0
 8004dc8:	6033      	strge	r3, [r6, #0]
 8004dca:	9f03      	ldr	r7, [sp, #12]
 8004dcc:	4b98      	ldr	r3, [pc, #608]	@ (8005030 <_dtoa_r+0x2d0>)
 8004dce:	bfbc      	itt	lt
 8004dd0:	2201      	movlt	r2, #1
 8004dd2:	6032      	strlt	r2, [r6, #0]
 8004dd4:	43bb      	bics	r3, r7
 8004dd6:	d112      	bne.n	8004dfe <_dtoa_r+0x9e>
 8004dd8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8004dda:	f242 730f 	movw	r3, #9999	@ 0x270f
 8004dde:	6013      	str	r3, [r2, #0]
 8004de0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8004de4:	4323      	orrs	r3, r4
 8004de6:	f000 854d 	beq.w	8005884 <_dtoa_r+0xb24>
 8004dea:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8004dec:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8005044 <_dtoa_r+0x2e4>
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	f000 854f 	beq.w	8005894 <_dtoa_r+0xb34>
 8004df6:	f10a 0303 	add.w	r3, sl, #3
 8004dfa:	f000 bd49 	b.w	8005890 <_dtoa_r+0xb30>
 8004dfe:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004e02:	2200      	movs	r2, #0
 8004e04:	ec51 0b17 	vmov	r0, r1, d7
 8004e08:	2300      	movs	r3, #0
 8004e0a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8004e0e:	f7fb fe63 	bl	8000ad8 <__aeabi_dcmpeq>
 8004e12:	4680      	mov	r8, r0
 8004e14:	b158      	cbz	r0, 8004e2e <_dtoa_r+0xce>
 8004e16:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8004e18:	2301      	movs	r3, #1
 8004e1a:	6013      	str	r3, [r2, #0]
 8004e1c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8004e1e:	b113      	cbz	r3, 8004e26 <_dtoa_r+0xc6>
 8004e20:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8004e22:	4b84      	ldr	r3, [pc, #528]	@ (8005034 <_dtoa_r+0x2d4>)
 8004e24:	6013      	str	r3, [r2, #0]
 8004e26:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8005048 <_dtoa_r+0x2e8>
 8004e2a:	f000 bd33 	b.w	8005894 <_dtoa_r+0xb34>
 8004e2e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8004e32:	aa16      	add	r2, sp, #88	@ 0x58
 8004e34:	a917      	add	r1, sp, #92	@ 0x5c
 8004e36:	4658      	mov	r0, fp
 8004e38:	f001 f980 	bl	800613c <__d2b>
 8004e3c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8004e40:	4681      	mov	r9, r0
 8004e42:	2e00      	cmp	r6, #0
 8004e44:	d077      	beq.n	8004f36 <_dtoa_r+0x1d6>
 8004e46:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004e48:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8004e4c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004e50:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004e54:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8004e58:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8004e5c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8004e60:	4619      	mov	r1, r3
 8004e62:	2200      	movs	r2, #0
 8004e64:	4b74      	ldr	r3, [pc, #464]	@ (8005038 <_dtoa_r+0x2d8>)
 8004e66:	f7fb fa17 	bl	8000298 <__aeabi_dsub>
 8004e6a:	a369      	add	r3, pc, #420	@ (adr r3, 8005010 <_dtoa_r+0x2b0>)
 8004e6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e70:	f7fb fbca 	bl	8000608 <__aeabi_dmul>
 8004e74:	a368      	add	r3, pc, #416	@ (adr r3, 8005018 <_dtoa_r+0x2b8>)
 8004e76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e7a:	f7fb fa0f 	bl	800029c <__adddf3>
 8004e7e:	4604      	mov	r4, r0
 8004e80:	4630      	mov	r0, r6
 8004e82:	460d      	mov	r5, r1
 8004e84:	f7fb fb56 	bl	8000534 <__aeabi_i2d>
 8004e88:	a365      	add	r3, pc, #404	@ (adr r3, 8005020 <_dtoa_r+0x2c0>)
 8004e8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e8e:	f7fb fbbb 	bl	8000608 <__aeabi_dmul>
 8004e92:	4602      	mov	r2, r0
 8004e94:	460b      	mov	r3, r1
 8004e96:	4620      	mov	r0, r4
 8004e98:	4629      	mov	r1, r5
 8004e9a:	f7fb f9ff 	bl	800029c <__adddf3>
 8004e9e:	4604      	mov	r4, r0
 8004ea0:	460d      	mov	r5, r1
 8004ea2:	f7fb fe61 	bl	8000b68 <__aeabi_d2iz>
 8004ea6:	2200      	movs	r2, #0
 8004ea8:	4607      	mov	r7, r0
 8004eaa:	2300      	movs	r3, #0
 8004eac:	4620      	mov	r0, r4
 8004eae:	4629      	mov	r1, r5
 8004eb0:	f7fb fe1c 	bl	8000aec <__aeabi_dcmplt>
 8004eb4:	b140      	cbz	r0, 8004ec8 <_dtoa_r+0x168>
 8004eb6:	4638      	mov	r0, r7
 8004eb8:	f7fb fb3c 	bl	8000534 <__aeabi_i2d>
 8004ebc:	4622      	mov	r2, r4
 8004ebe:	462b      	mov	r3, r5
 8004ec0:	f7fb fe0a 	bl	8000ad8 <__aeabi_dcmpeq>
 8004ec4:	b900      	cbnz	r0, 8004ec8 <_dtoa_r+0x168>
 8004ec6:	3f01      	subs	r7, #1
 8004ec8:	2f16      	cmp	r7, #22
 8004eca:	d851      	bhi.n	8004f70 <_dtoa_r+0x210>
 8004ecc:	4b5b      	ldr	r3, [pc, #364]	@ (800503c <_dtoa_r+0x2dc>)
 8004ece:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004ed2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ed6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004eda:	f7fb fe07 	bl	8000aec <__aeabi_dcmplt>
 8004ede:	2800      	cmp	r0, #0
 8004ee0:	d048      	beq.n	8004f74 <_dtoa_r+0x214>
 8004ee2:	3f01      	subs	r7, #1
 8004ee4:	2300      	movs	r3, #0
 8004ee6:	9312      	str	r3, [sp, #72]	@ 0x48
 8004ee8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8004eea:	1b9b      	subs	r3, r3, r6
 8004eec:	1e5a      	subs	r2, r3, #1
 8004eee:	bf44      	itt	mi
 8004ef0:	f1c3 0801 	rsbmi	r8, r3, #1
 8004ef4:	2300      	movmi	r3, #0
 8004ef6:	9208      	str	r2, [sp, #32]
 8004ef8:	bf54      	ite	pl
 8004efa:	f04f 0800 	movpl.w	r8, #0
 8004efe:	9308      	strmi	r3, [sp, #32]
 8004f00:	2f00      	cmp	r7, #0
 8004f02:	db39      	blt.n	8004f78 <_dtoa_r+0x218>
 8004f04:	9b08      	ldr	r3, [sp, #32]
 8004f06:	970f      	str	r7, [sp, #60]	@ 0x3c
 8004f08:	443b      	add	r3, r7
 8004f0a:	9308      	str	r3, [sp, #32]
 8004f0c:	2300      	movs	r3, #0
 8004f0e:	930a      	str	r3, [sp, #40]	@ 0x28
 8004f10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004f12:	2b09      	cmp	r3, #9
 8004f14:	d864      	bhi.n	8004fe0 <_dtoa_r+0x280>
 8004f16:	2b05      	cmp	r3, #5
 8004f18:	bfc4      	itt	gt
 8004f1a:	3b04      	subgt	r3, #4
 8004f1c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8004f1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004f20:	f1a3 0302 	sub.w	r3, r3, #2
 8004f24:	bfcc      	ite	gt
 8004f26:	2400      	movgt	r4, #0
 8004f28:	2401      	movle	r4, #1
 8004f2a:	2b03      	cmp	r3, #3
 8004f2c:	d863      	bhi.n	8004ff6 <_dtoa_r+0x296>
 8004f2e:	e8df f003 	tbb	[pc, r3]
 8004f32:	372a      	.short	0x372a
 8004f34:	5535      	.short	0x5535
 8004f36:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8004f3a:	441e      	add	r6, r3
 8004f3c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8004f40:	2b20      	cmp	r3, #32
 8004f42:	bfc1      	itttt	gt
 8004f44:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8004f48:	409f      	lslgt	r7, r3
 8004f4a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8004f4e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8004f52:	bfd6      	itet	le
 8004f54:	f1c3 0320 	rsble	r3, r3, #32
 8004f58:	ea47 0003 	orrgt.w	r0, r7, r3
 8004f5c:	fa04 f003 	lslle.w	r0, r4, r3
 8004f60:	f7fb fad8 	bl	8000514 <__aeabi_ui2d>
 8004f64:	2201      	movs	r2, #1
 8004f66:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8004f6a:	3e01      	subs	r6, #1
 8004f6c:	9214      	str	r2, [sp, #80]	@ 0x50
 8004f6e:	e777      	b.n	8004e60 <_dtoa_r+0x100>
 8004f70:	2301      	movs	r3, #1
 8004f72:	e7b8      	b.n	8004ee6 <_dtoa_r+0x186>
 8004f74:	9012      	str	r0, [sp, #72]	@ 0x48
 8004f76:	e7b7      	b.n	8004ee8 <_dtoa_r+0x188>
 8004f78:	427b      	negs	r3, r7
 8004f7a:	930a      	str	r3, [sp, #40]	@ 0x28
 8004f7c:	2300      	movs	r3, #0
 8004f7e:	eba8 0807 	sub.w	r8, r8, r7
 8004f82:	930f      	str	r3, [sp, #60]	@ 0x3c
 8004f84:	e7c4      	b.n	8004f10 <_dtoa_r+0x1b0>
 8004f86:	2300      	movs	r3, #0
 8004f88:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004f8a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	dc35      	bgt.n	8004ffc <_dtoa_r+0x29c>
 8004f90:	2301      	movs	r3, #1
 8004f92:	9300      	str	r3, [sp, #0]
 8004f94:	9307      	str	r3, [sp, #28]
 8004f96:	461a      	mov	r2, r3
 8004f98:	920e      	str	r2, [sp, #56]	@ 0x38
 8004f9a:	e00b      	b.n	8004fb4 <_dtoa_r+0x254>
 8004f9c:	2301      	movs	r3, #1
 8004f9e:	e7f3      	b.n	8004f88 <_dtoa_r+0x228>
 8004fa0:	2300      	movs	r3, #0
 8004fa2:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004fa4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004fa6:	18fb      	adds	r3, r7, r3
 8004fa8:	9300      	str	r3, [sp, #0]
 8004faa:	3301      	adds	r3, #1
 8004fac:	2b01      	cmp	r3, #1
 8004fae:	9307      	str	r3, [sp, #28]
 8004fb0:	bfb8      	it	lt
 8004fb2:	2301      	movlt	r3, #1
 8004fb4:	f8db 001c 	ldr.w	r0, [fp, #28]
 8004fb8:	2100      	movs	r1, #0
 8004fba:	2204      	movs	r2, #4
 8004fbc:	f102 0514 	add.w	r5, r2, #20
 8004fc0:	429d      	cmp	r5, r3
 8004fc2:	d91f      	bls.n	8005004 <_dtoa_r+0x2a4>
 8004fc4:	6041      	str	r1, [r0, #4]
 8004fc6:	4658      	mov	r0, fp
 8004fc8:	f000 fd8e 	bl	8005ae8 <_Balloc>
 8004fcc:	4682      	mov	sl, r0
 8004fce:	2800      	cmp	r0, #0
 8004fd0:	d13c      	bne.n	800504c <_dtoa_r+0x2ec>
 8004fd2:	4b1b      	ldr	r3, [pc, #108]	@ (8005040 <_dtoa_r+0x2e0>)
 8004fd4:	4602      	mov	r2, r0
 8004fd6:	f240 11af 	movw	r1, #431	@ 0x1af
 8004fda:	e6d8      	b.n	8004d8e <_dtoa_r+0x2e>
 8004fdc:	2301      	movs	r3, #1
 8004fde:	e7e0      	b.n	8004fa2 <_dtoa_r+0x242>
 8004fe0:	2401      	movs	r4, #1
 8004fe2:	2300      	movs	r3, #0
 8004fe4:	9309      	str	r3, [sp, #36]	@ 0x24
 8004fe6:	940b      	str	r4, [sp, #44]	@ 0x2c
 8004fe8:	f04f 33ff 	mov.w	r3, #4294967295
 8004fec:	9300      	str	r3, [sp, #0]
 8004fee:	9307      	str	r3, [sp, #28]
 8004ff0:	2200      	movs	r2, #0
 8004ff2:	2312      	movs	r3, #18
 8004ff4:	e7d0      	b.n	8004f98 <_dtoa_r+0x238>
 8004ff6:	2301      	movs	r3, #1
 8004ff8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004ffa:	e7f5      	b.n	8004fe8 <_dtoa_r+0x288>
 8004ffc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004ffe:	9300      	str	r3, [sp, #0]
 8005000:	9307      	str	r3, [sp, #28]
 8005002:	e7d7      	b.n	8004fb4 <_dtoa_r+0x254>
 8005004:	3101      	adds	r1, #1
 8005006:	0052      	lsls	r2, r2, #1
 8005008:	e7d8      	b.n	8004fbc <_dtoa_r+0x25c>
 800500a:	bf00      	nop
 800500c:	f3af 8000 	nop.w
 8005010:	636f4361 	.word	0x636f4361
 8005014:	3fd287a7 	.word	0x3fd287a7
 8005018:	8b60c8b3 	.word	0x8b60c8b3
 800501c:	3fc68a28 	.word	0x3fc68a28
 8005020:	509f79fb 	.word	0x509f79fb
 8005024:	3fd34413 	.word	0x3fd34413
 8005028:	08006d69 	.word	0x08006d69
 800502c:	08006d80 	.word	0x08006d80
 8005030:	7ff00000 	.word	0x7ff00000
 8005034:	08006d39 	.word	0x08006d39
 8005038:	3ff80000 	.word	0x3ff80000
 800503c:	08006e78 	.word	0x08006e78
 8005040:	08006dd8 	.word	0x08006dd8
 8005044:	08006d65 	.word	0x08006d65
 8005048:	08006d38 	.word	0x08006d38
 800504c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005050:	6018      	str	r0, [r3, #0]
 8005052:	9b07      	ldr	r3, [sp, #28]
 8005054:	2b0e      	cmp	r3, #14
 8005056:	f200 80a4 	bhi.w	80051a2 <_dtoa_r+0x442>
 800505a:	2c00      	cmp	r4, #0
 800505c:	f000 80a1 	beq.w	80051a2 <_dtoa_r+0x442>
 8005060:	2f00      	cmp	r7, #0
 8005062:	dd33      	ble.n	80050cc <_dtoa_r+0x36c>
 8005064:	4bad      	ldr	r3, [pc, #692]	@ (800531c <_dtoa_r+0x5bc>)
 8005066:	f007 020f 	and.w	r2, r7, #15
 800506a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800506e:	ed93 7b00 	vldr	d7, [r3]
 8005072:	05f8      	lsls	r0, r7, #23
 8005074:	ed8d 7b04 	vstr	d7, [sp, #16]
 8005078:	ea4f 1427 	mov.w	r4, r7, asr #4
 800507c:	d516      	bpl.n	80050ac <_dtoa_r+0x34c>
 800507e:	4ba8      	ldr	r3, [pc, #672]	@ (8005320 <_dtoa_r+0x5c0>)
 8005080:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005084:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005088:	f7fb fbe8 	bl	800085c <__aeabi_ddiv>
 800508c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005090:	f004 040f 	and.w	r4, r4, #15
 8005094:	2603      	movs	r6, #3
 8005096:	4da2      	ldr	r5, [pc, #648]	@ (8005320 <_dtoa_r+0x5c0>)
 8005098:	b954      	cbnz	r4, 80050b0 <_dtoa_r+0x350>
 800509a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800509e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80050a2:	f7fb fbdb 	bl	800085c <__aeabi_ddiv>
 80050a6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80050aa:	e028      	b.n	80050fe <_dtoa_r+0x39e>
 80050ac:	2602      	movs	r6, #2
 80050ae:	e7f2      	b.n	8005096 <_dtoa_r+0x336>
 80050b0:	07e1      	lsls	r1, r4, #31
 80050b2:	d508      	bpl.n	80050c6 <_dtoa_r+0x366>
 80050b4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80050b8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80050bc:	f7fb faa4 	bl	8000608 <__aeabi_dmul>
 80050c0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80050c4:	3601      	adds	r6, #1
 80050c6:	1064      	asrs	r4, r4, #1
 80050c8:	3508      	adds	r5, #8
 80050ca:	e7e5      	b.n	8005098 <_dtoa_r+0x338>
 80050cc:	f000 80d2 	beq.w	8005274 <_dtoa_r+0x514>
 80050d0:	427c      	negs	r4, r7
 80050d2:	4b92      	ldr	r3, [pc, #584]	@ (800531c <_dtoa_r+0x5bc>)
 80050d4:	4d92      	ldr	r5, [pc, #584]	@ (8005320 <_dtoa_r+0x5c0>)
 80050d6:	f004 020f 	and.w	r2, r4, #15
 80050da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80050de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050e2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80050e6:	f7fb fa8f 	bl	8000608 <__aeabi_dmul>
 80050ea:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80050ee:	1124      	asrs	r4, r4, #4
 80050f0:	2300      	movs	r3, #0
 80050f2:	2602      	movs	r6, #2
 80050f4:	2c00      	cmp	r4, #0
 80050f6:	f040 80b2 	bne.w	800525e <_dtoa_r+0x4fe>
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d1d3      	bne.n	80050a6 <_dtoa_r+0x346>
 80050fe:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005100:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005104:	2b00      	cmp	r3, #0
 8005106:	f000 80b7 	beq.w	8005278 <_dtoa_r+0x518>
 800510a:	4b86      	ldr	r3, [pc, #536]	@ (8005324 <_dtoa_r+0x5c4>)
 800510c:	2200      	movs	r2, #0
 800510e:	4620      	mov	r0, r4
 8005110:	4629      	mov	r1, r5
 8005112:	f7fb fceb 	bl	8000aec <__aeabi_dcmplt>
 8005116:	2800      	cmp	r0, #0
 8005118:	f000 80ae 	beq.w	8005278 <_dtoa_r+0x518>
 800511c:	9b07      	ldr	r3, [sp, #28]
 800511e:	2b00      	cmp	r3, #0
 8005120:	f000 80aa 	beq.w	8005278 <_dtoa_r+0x518>
 8005124:	9b00      	ldr	r3, [sp, #0]
 8005126:	2b00      	cmp	r3, #0
 8005128:	dd37      	ble.n	800519a <_dtoa_r+0x43a>
 800512a:	1e7b      	subs	r3, r7, #1
 800512c:	9304      	str	r3, [sp, #16]
 800512e:	4620      	mov	r0, r4
 8005130:	4b7d      	ldr	r3, [pc, #500]	@ (8005328 <_dtoa_r+0x5c8>)
 8005132:	2200      	movs	r2, #0
 8005134:	4629      	mov	r1, r5
 8005136:	f7fb fa67 	bl	8000608 <__aeabi_dmul>
 800513a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800513e:	9c00      	ldr	r4, [sp, #0]
 8005140:	3601      	adds	r6, #1
 8005142:	4630      	mov	r0, r6
 8005144:	f7fb f9f6 	bl	8000534 <__aeabi_i2d>
 8005148:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800514c:	f7fb fa5c 	bl	8000608 <__aeabi_dmul>
 8005150:	4b76      	ldr	r3, [pc, #472]	@ (800532c <_dtoa_r+0x5cc>)
 8005152:	2200      	movs	r2, #0
 8005154:	f7fb f8a2 	bl	800029c <__adddf3>
 8005158:	4605      	mov	r5, r0
 800515a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800515e:	2c00      	cmp	r4, #0
 8005160:	f040 808d 	bne.w	800527e <_dtoa_r+0x51e>
 8005164:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005168:	4b71      	ldr	r3, [pc, #452]	@ (8005330 <_dtoa_r+0x5d0>)
 800516a:	2200      	movs	r2, #0
 800516c:	f7fb f894 	bl	8000298 <__aeabi_dsub>
 8005170:	4602      	mov	r2, r0
 8005172:	460b      	mov	r3, r1
 8005174:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005178:	462a      	mov	r2, r5
 800517a:	4633      	mov	r3, r6
 800517c:	f7fb fcd4 	bl	8000b28 <__aeabi_dcmpgt>
 8005180:	2800      	cmp	r0, #0
 8005182:	f040 828b 	bne.w	800569c <_dtoa_r+0x93c>
 8005186:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800518a:	462a      	mov	r2, r5
 800518c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005190:	f7fb fcac 	bl	8000aec <__aeabi_dcmplt>
 8005194:	2800      	cmp	r0, #0
 8005196:	f040 8128 	bne.w	80053ea <_dtoa_r+0x68a>
 800519a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800519e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80051a2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	f2c0 815a 	blt.w	800545e <_dtoa_r+0x6fe>
 80051aa:	2f0e      	cmp	r7, #14
 80051ac:	f300 8157 	bgt.w	800545e <_dtoa_r+0x6fe>
 80051b0:	4b5a      	ldr	r3, [pc, #360]	@ (800531c <_dtoa_r+0x5bc>)
 80051b2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80051b6:	ed93 7b00 	vldr	d7, [r3]
 80051ba:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80051bc:	2b00      	cmp	r3, #0
 80051be:	ed8d 7b00 	vstr	d7, [sp]
 80051c2:	da03      	bge.n	80051cc <_dtoa_r+0x46c>
 80051c4:	9b07      	ldr	r3, [sp, #28]
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	f340 8101 	ble.w	80053ce <_dtoa_r+0x66e>
 80051cc:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80051d0:	4656      	mov	r6, sl
 80051d2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80051d6:	4620      	mov	r0, r4
 80051d8:	4629      	mov	r1, r5
 80051da:	f7fb fb3f 	bl	800085c <__aeabi_ddiv>
 80051de:	f7fb fcc3 	bl	8000b68 <__aeabi_d2iz>
 80051e2:	4680      	mov	r8, r0
 80051e4:	f7fb f9a6 	bl	8000534 <__aeabi_i2d>
 80051e8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80051ec:	f7fb fa0c 	bl	8000608 <__aeabi_dmul>
 80051f0:	4602      	mov	r2, r0
 80051f2:	460b      	mov	r3, r1
 80051f4:	4620      	mov	r0, r4
 80051f6:	4629      	mov	r1, r5
 80051f8:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80051fc:	f7fb f84c 	bl	8000298 <__aeabi_dsub>
 8005200:	f806 4b01 	strb.w	r4, [r6], #1
 8005204:	9d07      	ldr	r5, [sp, #28]
 8005206:	eba6 040a 	sub.w	r4, r6, sl
 800520a:	42a5      	cmp	r5, r4
 800520c:	4602      	mov	r2, r0
 800520e:	460b      	mov	r3, r1
 8005210:	f040 8117 	bne.w	8005442 <_dtoa_r+0x6e2>
 8005214:	f7fb f842 	bl	800029c <__adddf3>
 8005218:	e9dd 2300 	ldrd	r2, r3, [sp]
 800521c:	4604      	mov	r4, r0
 800521e:	460d      	mov	r5, r1
 8005220:	f7fb fc82 	bl	8000b28 <__aeabi_dcmpgt>
 8005224:	2800      	cmp	r0, #0
 8005226:	f040 80f9 	bne.w	800541c <_dtoa_r+0x6bc>
 800522a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800522e:	4620      	mov	r0, r4
 8005230:	4629      	mov	r1, r5
 8005232:	f7fb fc51 	bl	8000ad8 <__aeabi_dcmpeq>
 8005236:	b118      	cbz	r0, 8005240 <_dtoa_r+0x4e0>
 8005238:	f018 0f01 	tst.w	r8, #1
 800523c:	f040 80ee 	bne.w	800541c <_dtoa_r+0x6bc>
 8005240:	4649      	mov	r1, r9
 8005242:	4658      	mov	r0, fp
 8005244:	f000 fc90 	bl	8005b68 <_Bfree>
 8005248:	2300      	movs	r3, #0
 800524a:	7033      	strb	r3, [r6, #0]
 800524c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800524e:	3701      	adds	r7, #1
 8005250:	601f      	str	r7, [r3, #0]
 8005252:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005254:	2b00      	cmp	r3, #0
 8005256:	f000 831d 	beq.w	8005894 <_dtoa_r+0xb34>
 800525a:	601e      	str	r6, [r3, #0]
 800525c:	e31a      	b.n	8005894 <_dtoa_r+0xb34>
 800525e:	07e2      	lsls	r2, r4, #31
 8005260:	d505      	bpl.n	800526e <_dtoa_r+0x50e>
 8005262:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005266:	f7fb f9cf 	bl	8000608 <__aeabi_dmul>
 800526a:	3601      	adds	r6, #1
 800526c:	2301      	movs	r3, #1
 800526e:	1064      	asrs	r4, r4, #1
 8005270:	3508      	adds	r5, #8
 8005272:	e73f      	b.n	80050f4 <_dtoa_r+0x394>
 8005274:	2602      	movs	r6, #2
 8005276:	e742      	b.n	80050fe <_dtoa_r+0x39e>
 8005278:	9c07      	ldr	r4, [sp, #28]
 800527a:	9704      	str	r7, [sp, #16]
 800527c:	e761      	b.n	8005142 <_dtoa_r+0x3e2>
 800527e:	4b27      	ldr	r3, [pc, #156]	@ (800531c <_dtoa_r+0x5bc>)
 8005280:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005282:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005286:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800528a:	4454      	add	r4, sl
 800528c:	2900      	cmp	r1, #0
 800528e:	d053      	beq.n	8005338 <_dtoa_r+0x5d8>
 8005290:	4928      	ldr	r1, [pc, #160]	@ (8005334 <_dtoa_r+0x5d4>)
 8005292:	2000      	movs	r0, #0
 8005294:	f7fb fae2 	bl	800085c <__aeabi_ddiv>
 8005298:	4633      	mov	r3, r6
 800529a:	462a      	mov	r2, r5
 800529c:	f7fa fffc 	bl	8000298 <__aeabi_dsub>
 80052a0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80052a4:	4656      	mov	r6, sl
 80052a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80052aa:	f7fb fc5d 	bl	8000b68 <__aeabi_d2iz>
 80052ae:	4605      	mov	r5, r0
 80052b0:	f7fb f940 	bl	8000534 <__aeabi_i2d>
 80052b4:	4602      	mov	r2, r0
 80052b6:	460b      	mov	r3, r1
 80052b8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80052bc:	f7fa ffec 	bl	8000298 <__aeabi_dsub>
 80052c0:	3530      	adds	r5, #48	@ 0x30
 80052c2:	4602      	mov	r2, r0
 80052c4:	460b      	mov	r3, r1
 80052c6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80052ca:	f806 5b01 	strb.w	r5, [r6], #1
 80052ce:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80052d2:	f7fb fc0b 	bl	8000aec <__aeabi_dcmplt>
 80052d6:	2800      	cmp	r0, #0
 80052d8:	d171      	bne.n	80053be <_dtoa_r+0x65e>
 80052da:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80052de:	4911      	ldr	r1, [pc, #68]	@ (8005324 <_dtoa_r+0x5c4>)
 80052e0:	2000      	movs	r0, #0
 80052e2:	f7fa ffd9 	bl	8000298 <__aeabi_dsub>
 80052e6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80052ea:	f7fb fbff 	bl	8000aec <__aeabi_dcmplt>
 80052ee:	2800      	cmp	r0, #0
 80052f0:	f040 8095 	bne.w	800541e <_dtoa_r+0x6be>
 80052f4:	42a6      	cmp	r6, r4
 80052f6:	f43f af50 	beq.w	800519a <_dtoa_r+0x43a>
 80052fa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80052fe:	4b0a      	ldr	r3, [pc, #40]	@ (8005328 <_dtoa_r+0x5c8>)
 8005300:	2200      	movs	r2, #0
 8005302:	f7fb f981 	bl	8000608 <__aeabi_dmul>
 8005306:	4b08      	ldr	r3, [pc, #32]	@ (8005328 <_dtoa_r+0x5c8>)
 8005308:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800530c:	2200      	movs	r2, #0
 800530e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005312:	f7fb f979 	bl	8000608 <__aeabi_dmul>
 8005316:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800531a:	e7c4      	b.n	80052a6 <_dtoa_r+0x546>
 800531c:	08006e78 	.word	0x08006e78
 8005320:	08006e50 	.word	0x08006e50
 8005324:	3ff00000 	.word	0x3ff00000
 8005328:	40240000 	.word	0x40240000
 800532c:	401c0000 	.word	0x401c0000
 8005330:	40140000 	.word	0x40140000
 8005334:	3fe00000 	.word	0x3fe00000
 8005338:	4631      	mov	r1, r6
 800533a:	4628      	mov	r0, r5
 800533c:	f7fb f964 	bl	8000608 <__aeabi_dmul>
 8005340:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005344:	9415      	str	r4, [sp, #84]	@ 0x54
 8005346:	4656      	mov	r6, sl
 8005348:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800534c:	f7fb fc0c 	bl	8000b68 <__aeabi_d2iz>
 8005350:	4605      	mov	r5, r0
 8005352:	f7fb f8ef 	bl	8000534 <__aeabi_i2d>
 8005356:	4602      	mov	r2, r0
 8005358:	460b      	mov	r3, r1
 800535a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800535e:	f7fa ff9b 	bl	8000298 <__aeabi_dsub>
 8005362:	3530      	adds	r5, #48	@ 0x30
 8005364:	f806 5b01 	strb.w	r5, [r6], #1
 8005368:	4602      	mov	r2, r0
 800536a:	460b      	mov	r3, r1
 800536c:	42a6      	cmp	r6, r4
 800536e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005372:	f04f 0200 	mov.w	r2, #0
 8005376:	d124      	bne.n	80053c2 <_dtoa_r+0x662>
 8005378:	4bac      	ldr	r3, [pc, #688]	@ (800562c <_dtoa_r+0x8cc>)
 800537a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800537e:	f7fa ff8d 	bl	800029c <__adddf3>
 8005382:	4602      	mov	r2, r0
 8005384:	460b      	mov	r3, r1
 8005386:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800538a:	f7fb fbcd 	bl	8000b28 <__aeabi_dcmpgt>
 800538e:	2800      	cmp	r0, #0
 8005390:	d145      	bne.n	800541e <_dtoa_r+0x6be>
 8005392:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005396:	49a5      	ldr	r1, [pc, #660]	@ (800562c <_dtoa_r+0x8cc>)
 8005398:	2000      	movs	r0, #0
 800539a:	f7fa ff7d 	bl	8000298 <__aeabi_dsub>
 800539e:	4602      	mov	r2, r0
 80053a0:	460b      	mov	r3, r1
 80053a2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80053a6:	f7fb fba1 	bl	8000aec <__aeabi_dcmplt>
 80053aa:	2800      	cmp	r0, #0
 80053ac:	f43f aef5 	beq.w	800519a <_dtoa_r+0x43a>
 80053b0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 80053b2:	1e73      	subs	r3, r6, #1
 80053b4:	9315      	str	r3, [sp, #84]	@ 0x54
 80053b6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80053ba:	2b30      	cmp	r3, #48	@ 0x30
 80053bc:	d0f8      	beq.n	80053b0 <_dtoa_r+0x650>
 80053be:	9f04      	ldr	r7, [sp, #16]
 80053c0:	e73e      	b.n	8005240 <_dtoa_r+0x4e0>
 80053c2:	4b9b      	ldr	r3, [pc, #620]	@ (8005630 <_dtoa_r+0x8d0>)
 80053c4:	f7fb f920 	bl	8000608 <__aeabi_dmul>
 80053c8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80053cc:	e7bc      	b.n	8005348 <_dtoa_r+0x5e8>
 80053ce:	d10c      	bne.n	80053ea <_dtoa_r+0x68a>
 80053d0:	4b98      	ldr	r3, [pc, #608]	@ (8005634 <_dtoa_r+0x8d4>)
 80053d2:	2200      	movs	r2, #0
 80053d4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80053d8:	f7fb f916 	bl	8000608 <__aeabi_dmul>
 80053dc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80053e0:	f7fb fb98 	bl	8000b14 <__aeabi_dcmpge>
 80053e4:	2800      	cmp	r0, #0
 80053e6:	f000 8157 	beq.w	8005698 <_dtoa_r+0x938>
 80053ea:	2400      	movs	r4, #0
 80053ec:	4625      	mov	r5, r4
 80053ee:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80053f0:	43db      	mvns	r3, r3
 80053f2:	9304      	str	r3, [sp, #16]
 80053f4:	4656      	mov	r6, sl
 80053f6:	2700      	movs	r7, #0
 80053f8:	4621      	mov	r1, r4
 80053fa:	4658      	mov	r0, fp
 80053fc:	f000 fbb4 	bl	8005b68 <_Bfree>
 8005400:	2d00      	cmp	r5, #0
 8005402:	d0dc      	beq.n	80053be <_dtoa_r+0x65e>
 8005404:	b12f      	cbz	r7, 8005412 <_dtoa_r+0x6b2>
 8005406:	42af      	cmp	r7, r5
 8005408:	d003      	beq.n	8005412 <_dtoa_r+0x6b2>
 800540a:	4639      	mov	r1, r7
 800540c:	4658      	mov	r0, fp
 800540e:	f000 fbab 	bl	8005b68 <_Bfree>
 8005412:	4629      	mov	r1, r5
 8005414:	4658      	mov	r0, fp
 8005416:	f000 fba7 	bl	8005b68 <_Bfree>
 800541a:	e7d0      	b.n	80053be <_dtoa_r+0x65e>
 800541c:	9704      	str	r7, [sp, #16]
 800541e:	4633      	mov	r3, r6
 8005420:	461e      	mov	r6, r3
 8005422:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005426:	2a39      	cmp	r2, #57	@ 0x39
 8005428:	d107      	bne.n	800543a <_dtoa_r+0x6da>
 800542a:	459a      	cmp	sl, r3
 800542c:	d1f8      	bne.n	8005420 <_dtoa_r+0x6c0>
 800542e:	9a04      	ldr	r2, [sp, #16]
 8005430:	3201      	adds	r2, #1
 8005432:	9204      	str	r2, [sp, #16]
 8005434:	2230      	movs	r2, #48	@ 0x30
 8005436:	f88a 2000 	strb.w	r2, [sl]
 800543a:	781a      	ldrb	r2, [r3, #0]
 800543c:	3201      	adds	r2, #1
 800543e:	701a      	strb	r2, [r3, #0]
 8005440:	e7bd      	b.n	80053be <_dtoa_r+0x65e>
 8005442:	4b7b      	ldr	r3, [pc, #492]	@ (8005630 <_dtoa_r+0x8d0>)
 8005444:	2200      	movs	r2, #0
 8005446:	f7fb f8df 	bl	8000608 <__aeabi_dmul>
 800544a:	2200      	movs	r2, #0
 800544c:	2300      	movs	r3, #0
 800544e:	4604      	mov	r4, r0
 8005450:	460d      	mov	r5, r1
 8005452:	f7fb fb41 	bl	8000ad8 <__aeabi_dcmpeq>
 8005456:	2800      	cmp	r0, #0
 8005458:	f43f aebb 	beq.w	80051d2 <_dtoa_r+0x472>
 800545c:	e6f0      	b.n	8005240 <_dtoa_r+0x4e0>
 800545e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005460:	2a00      	cmp	r2, #0
 8005462:	f000 80db 	beq.w	800561c <_dtoa_r+0x8bc>
 8005466:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005468:	2a01      	cmp	r2, #1
 800546a:	f300 80bf 	bgt.w	80055ec <_dtoa_r+0x88c>
 800546e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8005470:	2a00      	cmp	r2, #0
 8005472:	f000 80b7 	beq.w	80055e4 <_dtoa_r+0x884>
 8005476:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800547a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800547c:	4646      	mov	r6, r8
 800547e:	9a08      	ldr	r2, [sp, #32]
 8005480:	2101      	movs	r1, #1
 8005482:	441a      	add	r2, r3
 8005484:	4658      	mov	r0, fp
 8005486:	4498      	add	r8, r3
 8005488:	9208      	str	r2, [sp, #32]
 800548a:	f000 fc21 	bl	8005cd0 <__i2b>
 800548e:	4605      	mov	r5, r0
 8005490:	b15e      	cbz	r6, 80054aa <_dtoa_r+0x74a>
 8005492:	9b08      	ldr	r3, [sp, #32]
 8005494:	2b00      	cmp	r3, #0
 8005496:	dd08      	ble.n	80054aa <_dtoa_r+0x74a>
 8005498:	42b3      	cmp	r3, r6
 800549a:	9a08      	ldr	r2, [sp, #32]
 800549c:	bfa8      	it	ge
 800549e:	4633      	movge	r3, r6
 80054a0:	eba8 0803 	sub.w	r8, r8, r3
 80054a4:	1af6      	subs	r6, r6, r3
 80054a6:	1ad3      	subs	r3, r2, r3
 80054a8:	9308      	str	r3, [sp, #32]
 80054aa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80054ac:	b1f3      	cbz	r3, 80054ec <_dtoa_r+0x78c>
 80054ae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	f000 80b7 	beq.w	8005624 <_dtoa_r+0x8c4>
 80054b6:	b18c      	cbz	r4, 80054dc <_dtoa_r+0x77c>
 80054b8:	4629      	mov	r1, r5
 80054ba:	4622      	mov	r2, r4
 80054bc:	4658      	mov	r0, fp
 80054be:	f000 fcc7 	bl	8005e50 <__pow5mult>
 80054c2:	464a      	mov	r2, r9
 80054c4:	4601      	mov	r1, r0
 80054c6:	4605      	mov	r5, r0
 80054c8:	4658      	mov	r0, fp
 80054ca:	f000 fc17 	bl	8005cfc <__multiply>
 80054ce:	4649      	mov	r1, r9
 80054d0:	9004      	str	r0, [sp, #16]
 80054d2:	4658      	mov	r0, fp
 80054d4:	f000 fb48 	bl	8005b68 <_Bfree>
 80054d8:	9b04      	ldr	r3, [sp, #16]
 80054da:	4699      	mov	r9, r3
 80054dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80054de:	1b1a      	subs	r2, r3, r4
 80054e0:	d004      	beq.n	80054ec <_dtoa_r+0x78c>
 80054e2:	4649      	mov	r1, r9
 80054e4:	4658      	mov	r0, fp
 80054e6:	f000 fcb3 	bl	8005e50 <__pow5mult>
 80054ea:	4681      	mov	r9, r0
 80054ec:	2101      	movs	r1, #1
 80054ee:	4658      	mov	r0, fp
 80054f0:	f000 fbee 	bl	8005cd0 <__i2b>
 80054f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80054f6:	4604      	mov	r4, r0
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	f000 81cf 	beq.w	800589c <_dtoa_r+0xb3c>
 80054fe:	461a      	mov	r2, r3
 8005500:	4601      	mov	r1, r0
 8005502:	4658      	mov	r0, fp
 8005504:	f000 fca4 	bl	8005e50 <__pow5mult>
 8005508:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800550a:	2b01      	cmp	r3, #1
 800550c:	4604      	mov	r4, r0
 800550e:	f300 8095 	bgt.w	800563c <_dtoa_r+0x8dc>
 8005512:	9b02      	ldr	r3, [sp, #8]
 8005514:	2b00      	cmp	r3, #0
 8005516:	f040 8087 	bne.w	8005628 <_dtoa_r+0x8c8>
 800551a:	9b03      	ldr	r3, [sp, #12]
 800551c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005520:	2b00      	cmp	r3, #0
 8005522:	f040 8089 	bne.w	8005638 <_dtoa_r+0x8d8>
 8005526:	9b03      	ldr	r3, [sp, #12]
 8005528:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800552c:	0d1b      	lsrs	r3, r3, #20
 800552e:	051b      	lsls	r3, r3, #20
 8005530:	b12b      	cbz	r3, 800553e <_dtoa_r+0x7de>
 8005532:	9b08      	ldr	r3, [sp, #32]
 8005534:	3301      	adds	r3, #1
 8005536:	9308      	str	r3, [sp, #32]
 8005538:	f108 0801 	add.w	r8, r8, #1
 800553c:	2301      	movs	r3, #1
 800553e:	930a      	str	r3, [sp, #40]	@ 0x28
 8005540:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005542:	2b00      	cmp	r3, #0
 8005544:	f000 81b0 	beq.w	80058a8 <_dtoa_r+0xb48>
 8005548:	6923      	ldr	r3, [r4, #16]
 800554a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800554e:	6918      	ldr	r0, [r3, #16]
 8005550:	f000 fb72 	bl	8005c38 <__hi0bits>
 8005554:	f1c0 0020 	rsb	r0, r0, #32
 8005558:	9b08      	ldr	r3, [sp, #32]
 800555a:	4418      	add	r0, r3
 800555c:	f010 001f 	ands.w	r0, r0, #31
 8005560:	d077      	beq.n	8005652 <_dtoa_r+0x8f2>
 8005562:	f1c0 0320 	rsb	r3, r0, #32
 8005566:	2b04      	cmp	r3, #4
 8005568:	dd6b      	ble.n	8005642 <_dtoa_r+0x8e2>
 800556a:	9b08      	ldr	r3, [sp, #32]
 800556c:	f1c0 001c 	rsb	r0, r0, #28
 8005570:	4403      	add	r3, r0
 8005572:	4480      	add	r8, r0
 8005574:	4406      	add	r6, r0
 8005576:	9308      	str	r3, [sp, #32]
 8005578:	f1b8 0f00 	cmp.w	r8, #0
 800557c:	dd05      	ble.n	800558a <_dtoa_r+0x82a>
 800557e:	4649      	mov	r1, r9
 8005580:	4642      	mov	r2, r8
 8005582:	4658      	mov	r0, fp
 8005584:	f000 fcbe 	bl	8005f04 <__lshift>
 8005588:	4681      	mov	r9, r0
 800558a:	9b08      	ldr	r3, [sp, #32]
 800558c:	2b00      	cmp	r3, #0
 800558e:	dd05      	ble.n	800559c <_dtoa_r+0x83c>
 8005590:	4621      	mov	r1, r4
 8005592:	461a      	mov	r2, r3
 8005594:	4658      	mov	r0, fp
 8005596:	f000 fcb5 	bl	8005f04 <__lshift>
 800559a:	4604      	mov	r4, r0
 800559c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d059      	beq.n	8005656 <_dtoa_r+0x8f6>
 80055a2:	4621      	mov	r1, r4
 80055a4:	4648      	mov	r0, r9
 80055a6:	f000 fd19 	bl	8005fdc <__mcmp>
 80055aa:	2800      	cmp	r0, #0
 80055ac:	da53      	bge.n	8005656 <_dtoa_r+0x8f6>
 80055ae:	1e7b      	subs	r3, r7, #1
 80055b0:	9304      	str	r3, [sp, #16]
 80055b2:	4649      	mov	r1, r9
 80055b4:	2300      	movs	r3, #0
 80055b6:	220a      	movs	r2, #10
 80055b8:	4658      	mov	r0, fp
 80055ba:	f000 faf7 	bl	8005bac <__multadd>
 80055be:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80055c0:	4681      	mov	r9, r0
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	f000 8172 	beq.w	80058ac <_dtoa_r+0xb4c>
 80055c8:	2300      	movs	r3, #0
 80055ca:	4629      	mov	r1, r5
 80055cc:	220a      	movs	r2, #10
 80055ce:	4658      	mov	r0, fp
 80055d0:	f000 faec 	bl	8005bac <__multadd>
 80055d4:	9b00      	ldr	r3, [sp, #0]
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	4605      	mov	r5, r0
 80055da:	dc67      	bgt.n	80056ac <_dtoa_r+0x94c>
 80055dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80055de:	2b02      	cmp	r3, #2
 80055e0:	dc41      	bgt.n	8005666 <_dtoa_r+0x906>
 80055e2:	e063      	b.n	80056ac <_dtoa_r+0x94c>
 80055e4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80055e6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80055ea:	e746      	b.n	800547a <_dtoa_r+0x71a>
 80055ec:	9b07      	ldr	r3, [sp, #28]
 80055ee:	1e5c      	subs	r4, r3, #1
 80055f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80055f2:	42a3      	cmp	r3, r4
 80055f4:	bfbf      	itttt	lt
 80055f6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80055f8:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 80055fa:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80055fc:	1ae3      	sublt	r3, r4, r3
 80055fe:	bfb4      	ite	lt
 8005600:	18d2      	addlt	r2, r2, r3
 8005602:	1b1c      	subge	r4, r3, r4
 8005604:	9b07      	ldr	r3, [sp, #28]
 8005606:	bfbc      	itt	lt
 8005608:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800560a:	2400      	movlt	r4, #0
 800560c:	2b00      	cmp	r3, #0
 800560e:	bfb5      	itete	lt
 8005610:	eba8 0603 	sublt.w	r6, r8, r3
 8005614:	9b07      	ldrge	r3, [sp, #28]
 8005616:	2300      	movlt	r3, #0
 8005618:	4646      	movge	r6, r8
 800561a:	e730      	b.n	800547e <_dtoa_r+0x71e>
 800561c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800561e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8005620:	4646      	mov	r6, r8
 8005622:	e735      	b.n	8005490 <_dtoa_r+0x730>
 8005624:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005626:	e75c      	b.n	80054e2 <_dtoa_r+0x782>
 8005628:	2300      	movs	r3, #0
 800562a:	e788      	b.n	800553e <_dtoa_r+0x7de>
 800562c:	3fe00000 	.word	0x3fe00000
 8005630:	40240000 	.word	0x40240000
 8005634:	40140000 	.word	0x40140000
 8005638:	9b02      	ldr	r3, [sp, #8]
 800563a:	e780      	b.n	800553e <_dtoa_r+0x7de>
 800563c:	2300      	movs	r3, #0
 800563e:	930a      	str	r3, [sp, #40]	@ 0x28
 8005640:	e782      	b.n	8005548 <_dtoa_r+0x7e8>
 8005642:	d099      	beq.n	8005578 <_dtoa_r+0x818>
 8005644:	9a08      	ldr	r2, [sp, #32]
 8005646:	331c      	adds	r3, #28
 8005648:	441a      	add	r2, r3
 800564a:	4498      	add	r8, r3
 800564c:	441e      	add	r6, r3
 800564e:	9208      	str	r2, [sp, #32]
 8005650:	e792      	b.n	8005578 <_dtoa_r+0x818>
 8005652:	4603      	mov	r3, r0
 8005654:	e7f6      	b.n	8005644 <_dtoa_r+0x8e4>
 8005656:	9b07      	ldr	r3, [sp, #28]
 8005658:	9704      	str	r7, [sp, #16]
 800565a:	2b00      	cmp	r3, #0
 800565c:	dc20      	bgt.n	80056a0 <_dtoa_r+0x940>
 800565e:	9300      	str	r3, [sp, #0]
 8005660:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005662:	2b02      	cmp	r3, #2
 8005664:	dd1e      	ble.n	80056a4 <_dtoa_r+0x944>
 8005666:	9b00      	ldr	r3, [sp, #0]
 8005668:	2b00      	cmp	r3, #0
 800566a:	f47f aec0 	bne.w	80053ee <_dtoa_r+0x68e>
 800566e:	4621      	mov	r1, r4
 8005670:	2205      	movs	r2, #5
 8005672:	4658      	mov	r0, fp
 8005674:	f000 fa9a 	bl	8005bac <__multadd>
 8005678:	4601      	mov	r1, r0
 800567a:	4604      	mov	r4, r0
 800567c:	4648      	mov	r0, r9
 800567e:	f000 fcad 	bl	8005fdc <__mcmp>
 8005682:	2800      	cmp	r0, #0
 8005684:	f77f aeb3 	ble.w	80053ee <_dtoa_r+0x68e>
 8005688:	4656      	mov	r6, sl
 800568a:	2331      	movs	r3, #49	@ 0x31
 800568c:	f806 3b01 	strb.w	r3, [r6], #1
 8005690:	9b04      	ldr	r3, [sp, #16]
 8005692:	3301      	adds	r3, #1
 8005694:	9304      	str	r3, [sp, #16]
 8005696:	e6ae      	b.n	80053f6 <_dtoa_r+0x696>
 8005698:	9c07      	ldr	r4, [sp, #28]
 800569a:	9704      	str	r7, [sp, #16]
 800569c:	4625      	mov	r5, r4
 800569e:	e7f3      	b.n	8005688 <_dtoa_r+0x928>
 80056a0:	9b07      	ldr	r3, [sp, #28]
 80056a2:	9300      	str	r3, [sp, #0]
 80056a4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	f000 8104 	beq.w	80058b4 <_dtoa_r+0xb54>
 80056ac:	2e00      	cmp	r6, #0
 80056ae:	dd05      	ble.n	80056bc <_dtoa_r+0x95c>
 80056b0:	4629      	mov	r1, r5
 80056b2:	4632      	mov	r2, r6
 80056b4:	4658      	mov	r0, fp
 80056b6:	f000 fc25 	bl	8005f04 <__lshift>
 80056ba:	4605      	mov	r5, r0
 80056bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d05a      	beq.n	8005778 <_dtoa_r+0xa18>
 80056c2:	6869      	ldr	r1, [r5, #4]
 80056c4:	4658      	mov	r0, fp
 80056c6:	f000 fa0f 	bl	8005ae8 <_Balloc>
 80056ca:	4606      	mov	r6, r0
 80056cc:	b928      	cbnz	r0, 80056da <_dtoa_r+0x97a>
 80056ce:	4b84      	ldr	r3, [pc, #528]	@ (80058e0 <_dtoa_r+0xb80>)
 80056d0:	4602      	mov	r2, r0
 80056d2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80056d6:	f7ff bb5a 	b.w	8004d8e <_dtoa_r+0x2e>
 80056da:	692a      	ldr	r2, [r5, #16]
 80056dc:	3202      	adds	r2, #2
 80056de:	0092      	lsls	r2, r2, #2
 80056e0:	f105 010c 	add.w	r1, r5, #12
 80056e4:	300c      	adds	r0, #12
 80056e6:	f000 ffaf 	bl	8006648 <memcpy>
 80056ea:	2201      	movs	r2, #1
 80056ec:	4631      	mov	r1, r6
 80056ee:	4658      	mov	r0, fp
 80056f0:	f000 fc08 	bl	8005f04 <__lshift>
 80056f4:	f10a 0301 	add.w	r3, sl, #1
 80056f8:	9307      	str	r3, [sp, #28]
 80056fa:	9b00      	ldr	r3, [sp, #0]
 80056fc:	4453      	add	r3, sl
 80056fe:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005700:	9b02      	ldr	r3, [sp, #8]
 8005702:	f003 0301 	and.w	r3, r3, #1
 8005706:	462f      	mov	r7, r5
 8005708:	930a      	str	r3, [sp, #40]	@ 0x28
 800570a:	4605      	mov	r5, r0
 800570c:	9b07      	ldr	r3, [sp, #28]
 800570e:	4621      	mov	r1, r4
 8005710:	3b01      	subs	r3, #1
 8005712:	4648      	mov	r0, r9
 8005714:	9300      	str	r3, [sp, #0]
 8005716:	f7ff fa9a 	bl	8004c4e <quorem>
 800571a:	4639      	mov	r1, r7
 800571c:	9002      	str	r0, [sp, #8]
 800571e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005722:	4648      	mov	r0, r9
 8005724:	f000 fc5a 	bl	8005fdc <__mcmp>
 8005728:	462a      	mov	r2, r5
 800572a:	9008      	str	r0, [sp, #32]
 800572c:	4621      	mov	r1, r4
 800572e:	4658      	mov	r0, fp
 8005730:	f000 fc70 	bl	8006014 <__mdiff>
 8005734:	68c2      	ldr	r2, [r0, #12]
 8005736:	4606      	mov	r6, r0
 8005738:	bb02      	cbnz	r2, 800577c <_dtoa_r+0xa1c>
 800573a:	4601      	mov	r1, r0
 800573c:	4648      	mov	r0, r9
 800573e:	f000 fc4d 	bl	8005fdc <__mcmp>
 8005742:	4602      	mov	r2, r0
 8005744:	4631      	mov	r1, r6
 8005746:	4658      	mov	r0, fp
 8005748:	920e      	str	r2, [sp, #56]	@ 0x38
 800574a:	f000 fa0d 	bl	8005b68 <_Bfree>
 800574e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005750:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005752:	9e07      	ldr	r6, [sp, #28]
 8005754:	ea43 0102 	orr.w	r1, r3, r2
 8005758:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800575a:	4319      	orrs	r1, r3
 800575c:	d110      	bne.n	8005780 <_dtoa_r+0xa20>
 800575e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005762:	d029      	beq.n	80057b8 <_dtoa_r+0xa58>
 8005764:	9b08      	ldr	r3, [sp, #32]
 8005766:	2b00      	cmp	r3, #0
 8005768:	dd02      	ble.n	8005770 <_dtoa_r+0xa10>
 800576a:	9b02      	ldr	r3, [sp, #8]
 800576c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8005770:	9b00      	ldr	r3, [sp, #0]
 8005772:	f883 8000 	strb.w	r8, [r3]
 8005776:	e63f      	b.n	80053f8 <_dtoa_r+0x698>
 8005778:	4628      	mov	r0, r5
 800577a:	e7bb      	b.n	80056f4 <_dtoa_r+0x994>
 800577c:	2201      	movs	r2, #1
 800577e:	e7e1      	b.n	8005744 <_dtoa_r+0x9e4>
 8005780:	9b08      	ldr	r3, [sp, #32]
 8005782:	2b00      	cmp	r3, #0
 8005784:	db04      	blt.n	8005790 <_dtoa_r+0xa30>
 8005786:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005788:	430b      	orrs	r3, r1
 800578a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800578c:	430b      	orrs	r3, r1
 800578e:	d120      	bne.n	80057d2 <_dtoa_r+0xa72>
 8005790:	2a00      	cmp	r2, #0
 8005792:	dded      	ble.n	8005770 <_dtoa_r+0xa10>
 8005794:	4649      	mov	r1, r9
 8005796:	2201      	movs	r2, #1
 8005798:	4658      	mov	r0, fp
 800579a:	f000 fbb3 	bl	8005f04 <__lshift>
 800579e:	4621      	mov	r1, r4
 80057a0:	4681      	mov	r9, r0
 80057a2:	f000 fc1b 	bl	8005fdc <__mcmp>
 80057a6:	2800      	cmp	r0, #0
 80057a8:	dc03      	bgt.n	80057b2 <_dtoa_r+0xa52>
 80057aa:	d1e1      	bne.n	8005770 <_dtoa_r+0xa10>
 80057ac:	f018 0f01 	tst.w	r8, #1
 80057b0:	d0de      	beq.n	8005770 <_dtoa_r+0xa10>
 80057b2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80057b6:	d1d8      	bne.n	800576a <_dtoa_r+0xa0a>
 80057b8:	9a00      	ldr	r2, [sp, #0]
 80057ba:	2339      	movs	r3, #57	@ 0x39
 80057bc:	7013      	strb	r3, [r2, #0]
 80057be:	4633      	mov	r3, r6
 80057c0:	461e      	mov	r6, r3
 80057c2:	3b01      	subs	r3, #1
 80057c4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80057c8:	2a39      	cmp	r2, #57	@ 0x39
 80057ca:	d052      	beq.n	8005872 <_dtoa_r+0xb12>
 80057cc:	3201      	adds	r2, #1
 80057ce:	701a      	strb	r2, [r3, #0]
 80057d0:	e612      	b.n	80053f8 <_dtoa_r+0x698>
 80057d2:	2a00      	cmp	r2, #0
 80057d4:	dd07      	ble.n	80057e6 <_dtoa_r+0xa86>
 80057d6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80057da:	d0ed      	beq.n	80057b8 <_dtoa_r+0xa58>
 80057dc:	9a00      	ldr	r2, [sp, #0]
 80057de:	f108 0301 	add.w	r3, r8, #1
 80057e2:	7013      	strb	r3, [r2, #0]
 80057e4:	e608      	b.n	80053f8 <_dtoa_r+0x698>
 80057e6:	9b07      	ldr	r3, [sp, #28]
 80057e8:	9a07      	ldr	r2, [sp, #28]
 80057ea:	f803 8c01 	strb.w	r8, [r3, #-1]
 80057ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80057f0:	4293      	cmp	r3, r2
 80057f2:	d028      	beq.n	8005846 <_dtoa_r+0xae6>
 80057f4:	4649      	mov	r1, r9
 80057f6:	2300      	movs	r3, #0
 80057f8:	220a      	movs	r2, #10
 80057fa:	4658      	mov	r0, fp
 80057fc:	f000 f9d6 	bl	8005bac <__multadd>
 8005800:	42af      	cmp	r7, r5
 8005802:	4681      	mov	r9, r0
 8005804:	f04f 0300 	mov.w	r3, #0
 8005808:	f04f 020a 	mov.w	r2, #10
 800580c:	4639      	mov	r1, r7
 800580e:	4658      	mov	r0, fp
 8005810:	d107      	bne.n	8005822 <_dtoa_r+0xac2>
 8005812:	f000 f9cb 	bl	8005bac <__multadd>
 8005816:	4607      	mov	r7, r0
 8005818:	4605      	mov	r5, r0
 800581a:	9b07      	ldr	r3, [sp, #28]
 800581c:	3301      	adds	r3, #1
 800581e:	9307      	str	r3, [sp, #28]
 8005820:	e774      	b.n	800570c <_dtoa_r+0x9ac>
 8005822:	f000 f9c3 	bl	8005bac <__multadd>
 8005826:	4629      	mov	r1, r5
 8005828:	4607      	mov	r7, r0
 800582a:	2300      	movs	r3, #0
 800582c:	220a      	movs	r2, #10
 800582e:	4658      	mov	r0, fp
 8005830:	f000 f9bc 	bl	8005bac <__multadd>
 8005834:	4605      	mov	r5, r0
 8005836:	e7f0      	b.n	800581a <_dtoa_r+0xaba>
 8005838:	9b00      	ldr	r3, [sp, #0]
 800583a:	2b00      	cmp	r3, #0
 800583c:	bfcc      	ite	gt
 800583e:	461e      	movgt	r6, r3
 8005840:	2601      	movle	r6, #1
 8005842:	4456      	add	r6, sl
 8005844:	2700      	movs	r7, #0
 8005846:	4649      	mov	r1, r9
 8005848:	2201      	movs	r2, #1
 800584a:	4658      	mov	r0, fp
 800584c:	f000 fb5a 	bl	8005f04 <__lshift>
 8005850:	4621      	mov	r1, r4
 8005852:	4681      	mov	r9, r0
 8005854:	f000 fbc2 	bl	8005fdc <__mcmp>
 8005858:	2800      	cmp	r0, #0
 800585a:	dcb0      	bgt.n	80057be <_dtoa_r+0xa5e>
 800585c:	d102      	bne.n	8005864 <_dtoa_r+0xb04>
 800585e:	f018 0f01 	tst.w	r8, #1
 8005862:	d1ac      	bne.n	80057be <_dtoa_r+0xa5e>
 8005864:	4633      	mov	r3, r6
 8005866:	461e      	mov	r6, r3
 8005868:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800586c:	2a30      	cmp	r2, #48	@ 0x30
 800586e:	d0fa      	beq.n	8005866 <_dtoa_r+0xb06>
 8005870:	e5c2      	b.n	80053f8 <_dtoa_r+0x698>
 8005872:	459a      	cmp	sl, r3
 8005874:	d1a4      	bne.n	80057c0 <_dtoa_r+0xa60>
 8005876:	9b04      	ldr	r3, [sp, #16]
 8005878:	3301      	adds	r3, #1
 800587a:	9304      	str	r3, [sp, #16]
 800587c:	2331      	movs	r3, #49	@ 0x31
 800587e:	f88a 3000 	strb.w	r3, [sl]
 8005882:	e5b9      	b.n	80053f8 <_dtoa_r+0x698>
 8005884:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005886:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80058e4 <_dtoa_r+0xb84>
 800588a:	b11b      	cbz	r3, 8005894 <_dtoa_r+0xb34>
 800588c:	f10a 0308 	add.w	r3, sl, #8
 8005890:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8005892:	6013      	str	r3, [r2, #0]
 8005894:	4650      	mov	r0, sl
 8005896:	b019      	add	sp, #100	@ 0x64
 8005898:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800589c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800589e:	2b01      	cmp	r3, #1
 80058a0:	f77f ae37 	ble.w	8005512 <_dtoa_r+0x7b2>
 80058a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80058a6:	930a      	str	r3, [sp, #40]	@ 0x28
 80058a8:	2001      	movs	r0, #1
 80058aa:	e655      	b.n	8005558 <_dtoa_r+0x7f8>
 80058ac:	9b00      	ldr	r3, [sp, #0]
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	f77f aed6 	ble.w	8005660 <_dtoa_r+0x900>
 80058b4:	4656      	mov	r6, sl
 80058b6:	4621      	mov	r1, r4
 80058b8:	4648      	mov	r0, r9
 80058ba:	f7ff f9c8 	bl	8004c4e <quorem>
 80058be:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80058c2:	f806 8b01 	strb.w	r8, [r6], #1
 80058c6:	9b00      	ldr	r3, [sp, #0]
 80058c8:	eba6 020a 	sub.w	r2, r6, sl
 80058cc:	4293      	cmp	r3, r2
 80058ce:	ddb3      	ble.n	8005838 <_dtoa_r+0xad8>
 80058d0:	4649      	mov	r1, r9
 80058d2:	2300      	movs	r3, #0
 80058d4:	220a      	movs	r2, #10
 80058d6:	4658      	mov	r0, fp
 80058d8:	f000 f968 	bl	8005bac <__multadd>
 80058dc:	4681      	mov	r9, r0
 80058de:	e7ea      	b.n	80058b6 <_dtoa_r+0xb56>
 80058e0:	08006dd8 	.word	0x08006dd8
 80058e4:	08006d5c 	.word	0x08006d5c

080058e8 <_free_r>:
 80058e8:	b538      	push	{r3, r4, r5, lr}
 80058ea:	4605      	mov	r5, r0
 80058ec:	2900      	cmp	r1, #0
 80058ee:	d041      	beq.n	8005974 <_free_r+0x8c>
 80058f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80058f4:	1f0c      	subs	r4, r1, #4
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	bfb8      	it	lt
 80058fa:	18e4      	addlt	r4, r4, r3
 80058fc:	f000 f8e8 	bl	8005ad0 <__malloc_lock>
 8005900:	4a1d      	ldr	r2, [pc, #116]	@ (8005978 <_free_r+0x90>)
 8005902:	6813      	ldr	r3, [r2, #0]
 8005904:	b933      	cbnz	r3, 8005914 <_free_r+0x2c>
 8005906:	6063      	str	r3, [r4, #4]
 8005908:	6014      	str	r4, [r2, #0]
 800590a:	4628      	mov	r0, r5
 800590c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005910:	f000 b8e4 	b.w	8005adc <__malloc_unlock>
 8005914:	42a3      	cmp	r3, r4
 8005916:	d908      	bls.n	800592a <_free_r+0x42>
 8005918:	6820      	ldr	r0, [r4, #0]
 800591a:	1821      	adds	r1, r4, r0
 800591c:	428b      	cmp	r3, r1
 800591e:	bf01      	itttt	eq
 8005920:	6819      	ldreq	r1, [r3, #0]
 8005922:	685b      	ldreq	r3, [r3, #4]
 8005924:	1809      	addeq	r1, r1, r0
 8005926:	6021      	streq	r1, [r4, #0]
 8005928:	e7ed      	b.n	8005906 <_free_r+0x1e>
 800592a:	461a      	mov	r2, r3
 800592c:	685b      	ldr	r3, [r3, #4]
 800592e:	b10b      	cbz	r3, 8005934 <_free_r+0x4c>
 8005930:	42a3      	cmp	r3, r4
 8005932:	d9fa      	bls.n	800592a <_free_r+0x42>
 8005934:	6811      	ldr	r1, [r2, #0]
 8005936:	1850      	adds	r0, r2, r1
 8005938:	42a0      	cmp	r0, r4
 800593a:	d10b      	bne.n	8005954 <_free_r+0x6c>
 800593c:	6820      	ldr	r0, [r4, #0]
 800593e:	4401      	add	r1, r0
 8005940:	1850      	adds	r0, r2, r1
 8005942:	4283      	cmp	r3, r0
 8005944:	6011      	str	r1, [r2, #0]
 8005946:	d1e0      	bne.n	800590a <_free_r+0x22>
 8005948:	6818      	ldr	r0, [r3, #0]
 800594a:	685b      	ldr	r3, [r3, #4]
 800594c:	6053      	str	r3, [r2, #4]
 800594e:	4408      	add	r0, r1
 8005950:	6010      	str	r0, [r2, #0]
 8005952:	e7da      	b.n	800590a <_free_r+0x22>
 8005954:	d902      	bls.n	800595c <_free_r+0x74>
 8005956:	230c      	movs	r3, #12
 8005958:	602b      	str	r3, [r5, #0]
 800595a:	e7d6      	b.n	800590a <_free_r+0x22>
 800595c:	6820      	ldr	r0, [r4, #0]
 800595e:	1821      	adds	r1, r4, r0
 8005960:	428b      	cmp	r3, r1
 8005962:	bf04      	itt	eq
 8005964:	6819      	ldreq	r1, [r3, #0]
 8005966:	685b      	ldreq	r3, [r3, #4]
 8005968:	6063      	str	r3, [r4, #4]
 800596a:	bf04      	itt	eq
 800596c:	1809      	addeq	r1, r1, r0
 800596e:	6021      	streq	r1, [r4, #0]
 8005970:	6054      	str	r4, [r2, #4]
 8005972:	e7ca      	b.n	800590a <_free_r+0x22>
 8005974:	bd38      	pop	{r3, r4, r5, pc}
 8005976:	bf00      	nop
 8005978:	20000454 	.word	0x20000454

0800597c <malloc>:
 800597c:	4b02      	ldr	r3, [pc, #8]	@ (8005988 <malloc+0xc>)
 800597e:	4601      	mov	r1, r0
 8005980:	6818      	ldr	r0, [r3, #0]
 8005982:	f000 b825 	b.w	80059d0 <_malloc_r>
 8005986:	bf00      	nop
 8005988:	20000040 	.word	0x20000040

0800598c <sbrk_aligned>:
 800598c:	b570      	push	{r4, r5, r6, lr}
 800598e:	4e0f      	ldr	r6, [pc, #60]	@ (80059cc <sbrk_aligned+0x40>)
 8005990:	460c      	mov	r4, r1
 8005992:	6831      	ldr	r1, [r6, #0]
 8005994:	4605      	mov	r5, r0
 8005996:	b911      	cbnz	r1, 800599e <sbrk_aligned+0x12>
 8005998:	f000 fe46 	bl	8006628 <_sbrk_r>
 800599c:	6030      	str	r0, [r6, #0]
 800599e:	4621      	mov	r1, r4
 80059a0:	4628      	mov	r0, r5
 80059a2:	f000 fe41 	bl	8006628 <_sbrk_r>
 80059a6:	1c43      	adds	r3, r0, #1
 80059a8:	d103      	bne.n	80059b2 <sbrk_aligned+0x26>
 80059aa:	f04f 34ff 	mov.w	r4, #4294967295
 80059ae:	4620      	mov	r0, r4
 80059b0:	bd70      	pop	{r4, r5, r6, pc}
 80059b2:	1cc4      	adds	r4, r0, #3
 80059b4:	f024 0403 	bic.w	r4, r4, #3
 80059b8:	42a0      	cmp	r0, r4
 80059ba:	d0f8      	beq.n	80059ae <sbrk_aligned+0x22>
 80059bc:	1a21      	subs	r1, r4, r0
 80059be:	4628      	mov	r0, r5
 80059c0:	f000 fe32 	bl	8006628 <_sbrk_r>
 80059c4:	3001      	adds	r0, #1
 80059c6:	d1f2      	bne.n	80059ae <sbrk_aligned+0x22>
 80059c8:	e7ef      	b.n	80059aa <sbrk_aligned+0x1e>
 80059ca:	bf00      	nop
 80059cc:	20000450 	.word	0x20000450

080059d0 <_malloc_r>:
 80059d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80059d4:	1ccd      	adds	r5, r1, #3
 80059d6:	f025 0503 	bic.w	r5, r5, #3
 80059da:	3508      	adds	r5, #8
 80059dc:	2d0c      	cmp	r5, #12
 80059de:	bf38      	it	cc
 80059e0:	250c      	movcc	r5, #12
 80059e2:	2d00      	cmp	r5, #0
 80059e4:	4606      	mov	r6, r0
 80059e6:	db01      	blt.n	80059ec <_malloc_r+0x1c>
 80059e8:	42a9      	cmp	r1, r5
 80059ea:	d904      	bls.n	80059f6 <_malloc_r+0x26>
 80059ec:	230c      	movs	r3, #12
 80059ee:	6033      	str	r3, [r6, #0]
 80059f0:	2000      	movs	r0, #0
 80059f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80059f6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005acc <_malloc_r+0xfc>
 80059fa:	f000 f869 	bl	8005ad0 <__malloc_lock>
 80059fe:	f8d8 3000 	ldr.w	r3, [r8]
 8005a02:	461c      	mov	r4, r3
 8005a04:	bb44      	cbnz	r4, 8005a58 <_malloc_r+0x88>
 8005a06:	4629      	mov	r1, r5
 8005a08:	4630      	mov	r0, r6
 8005a0a:	f7ff ffbf 	bl	800598c <sbrk_aligned>
 8005a0e:	1c43      	adds	r3, r0, #1
 8005a10:	4604      	mov	r4, r0
 8005a12:	d158      	bne.n	8005ac6 <_malloc_r+0xf6>
 8005a14:	f8d8 4000 	ldr.w	r4, [r8]
 8005a18:	4627      	mov	r7, r4
 8005a1a:	2f00      	cmp	r7, #0
 8005a1c:	d143      	bne.n	8005aa6 <_malloc_r+0xd6>
 8005a1e:	2c00      	cmp	r4, #0
 8005a20:	d04b      	beq.n	8005aba <_malloc_r+0xea>
 8005a22:	6823      	ldr	r3, [r4, #0]
 8005a24:	4639      	mov	r1, r7
 8005a26:	4630      	mov	r0, r6
 8005a28:	eb04 0903 	add.w	r9, r4, r3
 8005a2c:	f000 fdfc 	bl	8006628 <_sbrk_r>
 8005a30:	4581      	cmp	r9, r0
 8005a32:	d142      	bne.n	8005aba <_malloc_r+0xea>
 8005a34:	6821      	ldr	r1, [r4, #0]
 8005a36:	1a6d      	subs	r5, r5, r1
 8005a38:	4629      	mov	r1, r5
 8005a3a:	4630      	mov	r0, r6
 8005a3c:	f7ff ffa6 	bl	800598c <sbrk_aligned>
 8005a40:	3001      	adds	r0, #1
 8005a42:	d03a      	beq.n	8005aba <_malloc_r+0xea>
 8005a44:	6823      	ldr	r3, [r4, #0]
 8005a46:	442b      	add	r3, r5
 8005a48:	6023      	str	r3, [r4, #0]
 8005a4a:	f8d8 3000 	ldr.w	r3, [r8]
 8005a4e:	685a      	ldr	r2, [r3, #4]
 8005a50:	bb62      	cbnz	r2, 8005aac <_malloc_r+0xdc>
 8005a52:	f8c8 7000 	str.w	r7, [r8]
 8005a56:	e00f      	b.n	8005a78 <_malloc_r+0xa8>
 8005a58:	6822      	ldr	r2, [r4, #0]
 8005a5a:	1b52      	subs	r2, r2, r5
 8005a5c:	d420      	bmi.n	8005aa0 <_malloc_r+0xd0>
 8005a5e:	2a0b      	cmp	r2, #11
 8005a60:	d917      	bls.n	8005a92 <_malloc_r+0xc2>
 8005a62:	1961      	adds	r1, r4, r5
 8005a64:	42a3      	cmp	r3, r4
 8005a66:	6025      	str	r5, [r4, #0]
 8005a68:	bf18      	it	ne
 8005a6a:	6059      	strne	r1, [r3, #4]
 8005a6c:	6863      	ldr	r3, [r4, #4]
 8005a6e:	bf08      	it	eq
 8005a70:	f8c8 1000 	streq.w	r1, [r8]
 8005a74:	5162      	str	r2, [r4, r5]
 8005a76:	604b      	str	r3, [r1, #4]
 8005a78:	4630      	mov	r0, r6
 8005a7a:	f000 f82f 	bl	8005adc <__malloc_unlock>
 8005a7e:	f104 000b 	add.w	r0, r4, #11
 8005a82:	1d23      	adds	r3, r4, #4
 8005a84:	f020 0007 	bic.w	r0, r0, #7
 8005a88:	1ac2      	subs	r2, r0, r3
 8005a8a:	bf1c      	itt	ne
 8005a8c:	1a1b      	subne	r3, r3, r0
 8005a8e:	50a3      	strne	r3, [r4, r2]
 8005a90:	e7af      	b.n	80059f2 <_malloc_r+0x22>
 8005a92:	6862      	ldr	r2, [r4, #4]
 8005a94:	42a3      	cmp	r3, r4
 8005a96:	bf0c      	ite	eq
 8005a98:	f8c8 2000 	streq.w	r2, [r8]
 8005a9c:	605a      	strne	r2, [r3, #4]
 8005a9e:	e7eb      	b.n	8005a78 <_malloc_r+0xa8>
 8005aa0:	4623      	mov	r3, r4
 8005aa2:	6864      	ldr	r4, [r4, #4]
 8005aa4:	e7ae      	b.n	8005a04 <_malloc_r+0x34>
 8005aa6:	463c      	mov	r4, r7
 8005aa8:	687f      	ldr	r7, [r7, #4]
 8005aaa:	e7b6      	b.n	8005a1a <_malloc_r+0x4a>
 8005aac:	461a      	mov	r2, r3
 8005aae:	685b      	ldr	r3, [r3, #4]
 8005ab0:	42a3      	cmp	r3, r4
 8005ab2:	d1fb      	bne.n	8005aac <_malloc_r+0xdc>
 8005ab4:	2300      	movs	r3, #0
 8005ab6:	6053      	str	r3, [r2, #4]
 8005ab8:	e7de      	b.n	8005a78 <_malloc_r+0xa8>
 8005aba:	230c      	movs	r3, #12
 8005abc:	6033      	str	r3, [r6, #0]
 8005abe:	4630      	mov	r0, r6
 8005ac0:	f000 f80c 	bl	8005adc <__malloc_unlock>
 8005ac4:	e794      	b.n	80059f0 <_malloc_r+0x20>
 8005ac6:	6005      	str	r5, [r0, #0]
 8005ac8:	e7d6      	b.n	8005a78 <_malloc_r+0xa8>
 8005aca:	bf00      	nop
 8005acc:	20000454 	.word	0x20000454

08005ad0 <__malloc_lock>:
 8005ad0:	4801      	ldr	r0, [pc, #4]	@ (8005ad8 <__malloc_lock+0x8>)
 8005ad2:	f7ff b8ba 	b.w	8004c4a <__retarget_lock_acquire_recursive>
 8005ad6:	bf00      	nop
 8005ad8:	2000044c 	.word	0x2000044c

08005adc <__malloc_unlock>:
 8005adc:	4801      	ldr	r0, [pc, #4]	@ (8005ae4 <__malloc_unlock+0x8>)
 8005ade:	f7ff b8b5 	b.w	8004c4c <__retarget_lock_release_recursive>
 8005ae2:	bf00      	nop
 8005ae4:	2000044c 	.word	0x2000044c

08005ae8 <_Balloc>:
 8005ae8:	b570      	push	{r4, r5, r6, lr}
 8005aea:	69c6      	ldr	r6, [r0, #28]
 8005aec:	4604      	mov	r4, r0
 8005aee:	460d      	mov	r5, r1
 8005af0:	b976      	cbnz	r6, 8005b10 <_Balloc+0x28>
 8005af2:	2010      	movs	r0, #16
 8005af4:	f7ff ff42 	bl	800597c <malloc>
 8005af8:	4602      	mov	r2, r0
 8005afa:	61e0      	str	r0, [r4, #28]
 8005afc:	b920      	cbnz	r0, 8005b08 <_Balloc+0x20>
 8005afe:	4b18      	ldr	r3, [pc, #96]	@ (8005b60 <_Balloc+0x78>)
 8005b00:	4818      	ldr	r0, [pc, #96]	@ (8005b64 <_Balloc+0x7c>)
 8005b02:	216b      	movs	r1, #107	@ 0x6b
 8005b04:	f000 fdae 	bl	8006664 <__assert_func>
 8005b08:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005b0c:	6006      	str	r6, [r0, #0]
 8005b0e:	60c6      	str	r6, [r0, #12]
 8005b10:	69e6      	ldr	r6, [r4, #28]
 8005b12:	68f3      	ldr	r3, [r6, #12]
 8005b14:	b183      	cbz	r3, 8005b38 <_Balloc+0x50>
 8005b16:	69e3      	ldr	r3, [r4, #28]
 8005b18:	68db      	ldr	r3, [r3, #12]
 8005b1a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005b1e:	b9b8      	cbnz	r0, 8005b50 <_Balloc+0x68>
 8005b20:	2101      	movs	r1, #1
 8005b22:	fa01 f605 	lsl.w	r6, r1, r5
 8005b26:	1d72      	adds	r2, r6, #5
 8005b28:	0092      	lsls	r2, r2, #2
 8005b2a:	4620      	mov	r0, r4
 8005b2c:	f000 fdb8 	bl	80066a0 <_calloc_r>
 8005b30:	b160      	cbz	r0, 8005b4c <_Balloc+0x64>
 8005b32:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005b36:	e00e      	b.n	8005b56 <_Balloc+0x6e>
 8005b38:	2221      	movs	r2, #33	@ 0x21
 8005b3a:	2104      	movs	r1, #4
 8005b3c:	4620      	mov	r0, r4
 8005b3e:	f000 fdaf 	bl	80066a0 <_calloc_r>
 8005b42:	69e3      	ldr	r3, [r4, #28]
 8005b44:	60f0      	str	r0, [r6, #12]
 8005b46:	68db      	ldr	r3, [r3, #12]
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d1e4      	bne.n	8005b16 <_Balloc+0x2e>
 8005b4c:	2000      	movs	r0, #0
 8005b4e:	bd70      	pop	{r4, r5, r6, pc}
 8005b50:	6802      	ldr	r2, [r0, #0]
 8005b52:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005b56:	2300      	movs	r3, #0
 8005b58:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005b5c:	e7f7      	b.n	8005b4e <_Balloc+0x66>
 8005b5e:	bf00      	nop
 8005b60:	08006d69 	.word	0x08006d69
 8005b64:	08006de9 	.word	0x08006de9

08005b68 <_Bfree>:
 8005b68:	b570      	push	{r4, r5, r6, lr}
 8005b6a:	69c6      	ldr	r6, [r0, #28]
 8005b6c:	4605      	mov	r5, r0
 8005b6e:	460c      	mov	r4, r1
 8005b70:	b976      	cbnz	r6, 8005b90 <_Bfree+0x28>
 8005b72:	2010      	movs	r0, #16
 8005b74:	f7ff ff02 	bl	800597c <malloc>
 8005b78:	4602      	mov	r2, r0
 8005b7a:	61e8      	str	r0, [r5, #28]
 8005b7c:	b920      	cbnz	r0, 8005b88 <_Bfree+0x20>
 8005b7e:	4b09      	ldr	r3, [pc, #36]	@ (8005ba4 <_Bfree+0x3c>)
 8005b80:	4809      	ldr	r0, [pc, #36]	@ (8005ba8 <_Bfree+0x40>)
 8005b82:	218f      	movs	r1, #143	@ 0x8f
 8005b84:	f000 fd6e 	bl	8006664 <__assert_func>
 8005b88:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005b8c:	6006      	str	r6, [r0, #0]
 8005b8e:	60c6      	str	r6, [r0, #12]
 8005b90:	b13c      	cbz	r4, 8005ba2 <_Bfree+0x3a>
 8005b92:	69eb      	ldr	r3, [r5, #28]
 8005b94:	6862      	ldr	r2, [r4, #4]
 8005b96:	68db      	ldr	r3, [r3, #12]
 8005b98:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005b9c:	6021      	str	r1, [r4, #0]
 8005b9e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005ba2:	bd70      	pop	{r4, r5, r6, pc}
 8005ba4:	08006d69 	.word	0x08006d69
 8005ba8:	08006de9 	.word	0x08006de9

08005bac <__multadd>:
 8005bac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005bb0:	690d      	ldr	r5, [r1, #16]
 8005bb2:	4607      	mov	r7, r0
 8005bb4:	460c      	mov	r4, r1
 8005bb6:	461e      	mov	r6, r3
 8005bb8:	f101 0c14 	add.w	ip, r1, #20
 8005bbc:	2000      	movs	r0, #0
 8005bbe:	f8dc 3000 	ldr.w	r3, [ip]
 8005bc2:	b299      	uxth	r1, r3
 8005bc4:	fb02 6101 	mla	r1, r2, r1, r6
 8005bc8:	0c1e      	lsrs	r6, r3, #16
 8005bca:	0c0b      	lsrs	r3, r1, #16
 8005bcc:	fb02 3306 	mla	r3, r2, r6, r3
 8005bd0:	b289      	uxth	r1, r1
 8005bd2:	3001      	adds	r0, #1
 8005bd4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005bd8:	4285      	cmp	r5, r0
 8005bda:	f84c 1b04 	str.w	r1, [ip], #4
 8005bde:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005be2:	dcec      	bgt.n	8005bbe <__multadd+0x12>
 8005be4:	b30e      	cbz	r6, 8005c2a <__multadd+0x7e>
 8005be6:	68a3      	ldr	r3, [r4, #8]
 8005be8:	42ab      	cmp	r3, r5
 8005bea:	dc19      	bgt.n	8005c20 <__multadd+0x74>
 8005bec:	6861      	ldr	r1, [r4, #4]
 8005bee:	4638      	mov	r0, r7
 8005bf0:	3101      	adds	r1, #1
 8005bf2:	f7ff ff79 	bl	8005ae8 <_Balloc>
 8005bf6:	4680      	mov	r8, r0
 8005bf8:	b928      	cbnz	r0, 8005c06 <__multadd+0x5a>
 8005bfa:	4602      	mov	r2, r0
 8005bfc:	4b0c      	ldr	r3, [pc, #48]	@ (8005c30 <__multadd+0x84>)
 8005bfe:	480d      	ldr	r0, [pc, #52]	@ (8005c34 <__multadd+0x88>)
 8005c00:	21ba      	movs	r1, #186	@ 0xba
 8005c02:	f000 fd2f 	bl	8006664 <__assert_func>
 8005c06:	6922      	ldr	r2, [r4, #16]
 8005c08:	3202      	adds	r2, #2
 8005c0a:	f104 010c 	add.w	r1, r4, #12
 8005c0e:	0092      	lsls	r2, r2, #2
 8005c10:	300c      	adds	r0, #12
 8005c12:	f000 fd19 	bl	8006648 <memcpy>
 8005c16:	4621      	mov	r1, r4
 8005c18:	4638      	mov	r0, r7
 8005c1a:	f7ff ffa5 	bl	8005b68 <_Bfree>
 8005c1e:	4644      	mov	r4, r8
 8005c20:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005c24:	3501      	adds	r5, #1
 8005c26:	615e      	str	r6, [r3, #20]
 8005c28:	6125      	str	r5, [r4, #16]
 8005c2a:	4620      	mov	r0, r4
 8005c2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005c30:	08006dd8 	.word	0x08006dd8
 8005c34:	08006de9 	.word	0x08006de9

08005c38 <__hi0bits>:
 8005c38:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8005c3c:	4603      	mov	r3, r0
 8005c3e:	bf36      	itet	cc
 8005c40:	0403      	lslcc	r3, r0, #16
 8005c42:	2000      	movcs	r0, #0
 8005c44:	2010      	movcc	r0, #16
 8005c46:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005c4a:	bf3c      	itt	cc
 8005c4c:	021b      	lslcc	r3, r3, #8
 8005c4e:	3008      	addcc	r0, #8
 8005c50:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005c54:	bf3c      	itt	cc
 8005c56:	011b      	lslcc	r3, r3, #4
 8005c58:	3004      	addcc	r0, #4
 8005c5a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c5e:	bf3c      	itt	cc
 8005c60:	009b      	lslcc	r3, r3, #2
 8005c62:	3002      	addcc	r0, #2
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	db05      	blt.n	8005c74 <__hi0bits+0x3c>
 8005c68:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8005c6c:	f100 0001 	add.w	r0, r0, #1
 8005c70:	bf08      	it	eq
 8005c72:	2020      	moveq	r0, #32
 8005c74:	4770      	bx	lr

08005c76 <__lo0bits>:
 8005c76:	6803      	ldr	r3, [r0, #0]
 8005c78:	4602      	mov	r2, r0
 8005c7a:	f013 0007 	ands.w	r0, r3, #7
 8005c7e:	d00b      	beq.n	8005c98 <__lo0bits+0x22>
 8005c80:	07d9      	lsls	r1, r3, #31
 8005c82:	d421      	bmi.n	8005cc8 <__lo0bits+0x52>
 8005c84:	0798      	lsls	r0, r3, #30
 8005c86:	bf49      	itett	mi
 8005c88:	085b      	lsrmi	r3, r3, #1
 8005c8a:	089b      	lsrpl	r3, r3, #2
 8005c8c:	2001      	movmi	r0, #1
 8005c8e:	6013      	strmi	r3, [r2, #0]
 8005c90:	bf5c      	itt	pl
 8005c92:	6013      	strpl	r3, [r2, #0]
 8005c94:	2002      	movpl	r0, #2
 8005c96:	4770      	bx	lr
 8005c98:	b299      	uxth	r1, r3
 8005c9a:	b909      	cbnz	r1, 8005ca0 <__lo0bits+0x2a>
 8005c9c:	0c1b      	lsrs	r3, r3, #16
 8005c9e:	2010      	movs	r0, #16
 8005ca0:	b2d9      	uxtb	r1, r3
 8005ca2:	b909      	cbnz	r1, 8005ca8 <__lo0bits+0x32>
 8005ca4:	3008      	adds	r0, #8
 8005ca6:	0a1b      	lsrs	r3, r3, #8
 8005ca8:	0719      	lsls	r1, r3, #28
 8005caa:	bf04      	itt	eq
 8005cac:	091b      	lsreq	r3, r3, #4
 8005cae:	3004      	addeq	r0, #4
 8005cb0:	0799      	lsls	r1, r3, #30
 8005cb2:	bf04      	itt	eq
 8005cb4:	089b      	lsreq	r3, r3, #2
 8005cb6:	3002      	addeq	r0, #2
 8005cb8:	07d9      	lsls	r1, r3, #31
 8005cba:	d403      	bmi.n	8005cc4 <__lo0bits+0x4e>
 8005cbc:	085b      	lsrs	r3, r3, #1
 8005cbe:	f100 0001 	add.w	r0, r0, #1
 8005cc2:	d003      	beq.n	8005ccc <__lo0bits+0x56>
 8005cc4:	6013      	str	r3, [r2, #0]
 8005cc6:	4770      	bx	lr
 8005cc8:	2000      	movs	r0, #0
 8005cca:	4770      	bx	lr
 8005ccc:	2020      	movs	r0, #32
 8005cce:	4770      	bx	lr

08005cd0 <__i2b>:
 8005cd0:	b510      	push	{r4, lr}
 8005cd2:	460c      	mov	r4, r1
 8005cd4:	2101      	movs	r1, #1
 8005cd6:	f7ff ff07 	bl	8005ae8 <_Balloc>
 8005cda:	4602      	mov	r2, r0
 8005cdc:	b928      	cbnz	r0, 8005cea <__i2b+0x1a>
 8005cde:	4b05      	ldr	r3, [pc, #20]	@ (8005cf4 <__i2b+0x24>)
 8005ce0:	4805      	ldr	r0, [pc, #20]	@ (8005cf8 <__i2b+0x28>)
 8005ce2:	f240 1145 	movw	r1, #325	@ 0x145
 8005ce6:	f000 fcbd 	bl	8006664 <__assert_func>
 8005cea:	2301      	movs	r3, #1
 8005cec:	6144      	str	r4, [r0, #20]
 8005cee:	6103      	str	r3, [r0, #16]
 8005cf0:	bd10      	pop	{r4, pc}
 8005cf2:	bf00      	nop
 8005cf4:	08006dd8 	.word	0x08006dd8
 8005cf8:	08006de9 	.word	0x08006de9

08005cfc <__multiply>:
 8005cfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d00:	4614      	mov	r4, r2
 8005d02:	690a      	ldr	r2, [r1, #16]
 8005d04:	6923      	ldr	r3, [r4, #16]
 8005d06:	429a      	cmp	r2, r3
 8005d08:	bfa8      	it	ge
 8005d0a:	4623      	movge	r3, r4
 8005d0c:	460f      	mov	r7, r1
 8005d0e:	bfa4      	itt	ge
 8005d10:	460c      	movge	r4, r1
 8005d12:	461f      	movge	r7, r3
 8005d14:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8005d18:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8005d1c:	68a3      	ldr	r3, [r4, #8]
 8005d1e:	6861      	ldr	r1, [r4, #4]
 8005d20:	eb0a 0609 	add.w	r6, sl, r9
 8005d24:	42b3      	cmp	r3, r6
 8005d26:	b085      	sub	sp, #20
 8005d28:	bfb8      	it	lt
 8005d2a:	3101      	addlt	r1, #1
 8005d2c:	f7ff fedc 	bl	8005ae8 <_Balloc>
 8005d30:	b930      	cbnz	r0, 8005d40 <__multiply+0x44>
 8005d32:	4602      	mov	r2, r0
 8005d34:	4b44      	ldr	r3, [pc, #272]	@ (8005e48 <__multiply+0x14c>)
 8005d36:	4845      	ldr	r0, [pc, #276]	@ (8005e4c <__multiply+0x150>)
 8005d38:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8005d3c:	f000 fc92 	bl	8006664 <__assert_func>
 8005d40:	f100 0514 	add.w	r5, r0, #20
 8005d44:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005d48:	462b      	mov	r3, r5
 8005d4a:	2200      	movs	r2, #0
 8005d4c:	4543      	cmp	r3, r8
 8005d4e:	d321      	bcc.n	8005d94 <__multiply+0x98>
 8005d50:	f107 0114 	add.w	r1, r7, #20
 8005d54:	f104 0214 	add.w	r2, r4, #20
 8005d58:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8005d5c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8005d60:	9302      	str	r3, [sp, #8]
 8005d62:	1b13      	subs	r3, r2, r4
 8005d64:	3b15      	subs	r3, #21
 8005d66:	f023 0303 	bic.w	r3, r3, #3
 8005d6a:	3304      	adds	r3, #4
 8005d6c:	f104 0715 	add.w	r7, r4, #21
 8005d70:	42ba      	cmp	r2, r7
 8005d72:	bf38      	it	cc
 8005d74:	2304      	movcc	r3, #4
 8005d76:	9301      	str	r3, [sp, #4]
 8005d78:	9b02      	ldr	r3, [sp, #8]
 8005d7a:	9103      	str	r1, [sp, #12]
 8005d7c:	428b      	cmp	r3, r1
 8005d7e:	d80c      	bhi.n	8005d9a <__multiply+0x9e>
 8005d80:	2e00      	cmp	r6, #0
 8005d82:	dd03      	ble.n	8005d8c <__multiply+0x90>
 8005d84:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d05b      	beq.n	8005e44 <__multiply+0x148>
 8005d8c:	6106      	str	r6, [r0, #16]
 8005d8e:	b005      	add	sp, #20
 8005d90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d94:	f843 2b04 	str.w	r2, [r3], #4
 8005d98:	e7d8      	b.n	8005d4c <__multiply+0x50>
 8005d9a:	f8b1 a000 	ldrh.w	sl, [r1]
 8005d9e:	f1ba 0f00 	cmp.w	sl, #0
 8005da2:	d024      	beq.n	8005dee <__multiply+0xf2>
 8005da4:	f104 0e14 	add.w	lr, r4, #20
 8005da8:	46a9      	mov	r9, r5
 8005daa:	f04f 0c00 	mov.w	ip, #0
 8005dae:	f85e 7b04 	ldr.w	r7, [lr], #4
 8005db2:	f8d9 3000 	ldr.w	r3, [r9]
 8005db6:	fa1f fb87 	uxth.w	fp, r7
 8005dba:	b29b      	uxth	r3, r3
 8005dbc:	fb0a 330b 	mla	r3, sl, fp, r3
 8005dc0:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8005dc4:	f8d9 7000 	ldr.w	r7, [r9]
 8005dc8:	4463      	add	r3, ip
 8005dca:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8005dce:	fb0a c70b 	mla	r7, sl, fp, ip
 8005dd2:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8005dd6:	b29b      	uxth	r3, r3
 8005dd8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8005ddc:	4572      	cmp	r2, lr
 8005dde:	f849 3b04 	str.w	r3, [r9], #4
 8005de2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8005de6:	d8e2      	bhi.n	8005dae <__multiply+0xb2>
 8005de8:	9b01      	ldr	r3, [sp, #4]
 8005dea:	f845 c003 	str.w	ip, [r5, r3]
 8005dee:	9b03      	ldr	r3, [sp, #12]
 8005df0:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8005df4:	3104      	adds	r1, #4
 8005df6:	f1b9 0f00 	cmp.w	r9, #0
 8005dfa:	d021      	beq.n	8005e40 <__multiply+0x144>
 8005dfc:	682b      	ldr	r3, [r5, #0]
 8005dfe:	f104 0c14 	add.w	ip, r4, #20
 8005e02:	46ae      	mov	lr, r5
 8005e04:	f04f 0a00 	mov.w	sl, #0
 8005e08:	f8bc b000 	ldrh.w	fp, [ip]
 8005e0c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8005e10:	fb09 770b 	mla	r7, r9, fp, r7
 8005e14:	4457      	add	r7, sl
 8005e16:	b29b      	uxth	r3, r3
 8005e18:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8005e1c:	f84e 3b04 	str.w	r3, [lr], #4
 8005e20:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005e24:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005e28:	f8be 3000 	ldrh.w	r3, [lr]
 8005e2c:	fb09 330a 	mla	r3, r9, sl, r3
 8005e30:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8005e34:	4562      	cmp	r2, ip
 8005e36:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005e3a:	d8e5      	bhi.n	8005e08 <__multiply+0x10c>
 8005e3c:	9f01      	ldr	r7, [sp, #4]
 8005e3e:	51eb      	str	r3, [r5, r7]
 8005e40:	3504      	adds	r5, #4
 8005e42:	e799      	b.n	8005d78 <__multiply+0x7c>
 8005e44:	3e01      	subs	r6, #1
 8005e46:	e79b      	b.n	8005d80 <__multiply+0x84>
 8005e48:	08006dd8 	.word	0x08006dd8
 8005e4c:	08006de9 	.word	0x08006de9

08005e50 <__pow5mult>:
 8005e50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005e54:	4615      	mov	r5, r2
 8005e56:	f012 0203 	ands.w	r2, r2, #3
 8005e5a:	4607      	mov	r7, r0
 8005e5c:	460e      	mov	r6, r1
 8005e5e:	d007      	beq.n	8005e70 <__pow5mult+0x20>
 8005e60:	4c25      	ldr	r4, [pc, #148]	@ (8005ef8 <__pow5mult+0xa8>)
 8005e62:	3a01      	subs	r2, #1
 8005e64:	2300      	movs	r3, #0
 8005e66:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005e6a:	f7ff fe9f 	bl	8005bac <__multadd>
 8005e6e:	4606      	mov	r6, r0
 8005e70:	10ad      	asrs	r5, r5, #2
 8005e72:	d03d      	beq.n	8005ef0 <__pow5mult+0xa0>
 8005e74:	69fc      	ldr	r4, [r7, #28]
 8005e76:	b97c      	cbnz	r4, 8005e98 <__pow5mult+0x48>
 8005e78:	2010      	movs	r0, #16
 8005e7a:	f7ff fd7f 	bl	800597c <malloc>
 8005e7e:	4602      	mov	r2, r0
 8005e80:	61f8      	str	r0, [r7, #28]
 8005e82:	b928      	cbnz	r0, 8005e90 <__pow5mult+0x40>
 8005e84:	4b1d      	ldr	r3, [pc, #116]	@ (8005efc <__pow5mult+0xac>)
 8005e86:	481e      	ldr	r0, [pc, #120]	@ (8005f00 <__pow5mult+0xb0>)
 8005e88:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8005e8c:	f000 fbea 	bl	8006664 <__assert_func>
 8005e90:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005e94:	6004      	str	r4, [r0, #0]
 8005e96:	60c4      	str	r4, [r0, #12]
 8005e98:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8005e9c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005ea0:	b94c      	cbnz	r4, 8005eb6 <__pow5mult+0x66>
 8005ea2:	f240 2171 	movw	r1, #625	@ 0x271
 8005ea6:	4638      	mov	r0, r7
 8005ea8:	f7ff ff12 	bl	8005cd0 <__i2b>
 8005eac:	2300      	movs	r3, #0
 8005eae:	f8c8 0008 	str.w	r0, [r8, #8]
 8005eb2:	4604      	mov	r4, r0
 8005eb4:	6003      	str	r3, [r0, #0]
 8005eb6:	f04f 0900 	mov.w	r9, #0
 8005eba:	07eb      	lsls	r3, r5, #31
 8005ebc:	d50a      	bpl.n	8005ed4 <__pow5mult+0x84>
 8005ebe:	4631      	mov	r1, r6
 8005ec0:	4622      	mov	r2, r4
 8005ec2:	4638      	mov	r0, r7
 8005ec4:	f7ff ff1a 	bl	8005cfc <__multiply>
 8005ec8:	4631      	mov	r1, r6
 8005eca:	4680      	mov	r8, r0
 8005ecc:	4638      	mov	r0, r7
 8005ece:	f7ff fe4b 	bl	8005b68 <_Bfree>
 8005ed2:	4646      	mov	r6, r8
 8005ed4:	106d      	asrs	r5, r5, #1
 8005ed6:	d00b      	beq.n	8005ef0 <__pow5mult+0xa0>
 8005ed8:	6820      	ldr	r0, [r4, #0]
 8005eda:	b938      	cbnz	r0, 8005eec <__pow5mult+0x9c>
 8005edc:	4622      	mov	r2, r4
 8005ede:	4621      	mov	r1, r4
 8005ee0:	4638      	mov	r0, r7
 8005ee2:	f7ff ff0b 	bl	8005cfc <__multiply>
 8005ee6:	6020      	str	r0, [r4, #0]
 8005ee8:	f8c0 9000 	str.w	r9, [r0]
 8005eec:	4604      	mov	r4, r0
 8005eee:	e7e4      	b.n	8005eba <__pow5mult+0x6a>
 8005ef0:	4630      	mov	r0, r6
 8005ef2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005ef6:	bf00      	nop
 8005ef8:	08006e44 	.word	0x08006e44
 8005efc:	08006d69 	.word	0x08006d69
 8005f00:	08006de9 	.word	0x08006de9

08005f04 <__lshift>:
 8005f04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f08:	460c      	mov	r4, r1
 8005f0a:	6849      	ldr	r1, [r1, #4]
 8005f0c:	6923      	ldr	r3, [r4, #16]
 8005f0e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005f12:	68a3      	ldr	r3, [r4, #8]
 8005f14:	4607      	mov	r7, r0
 8005f16:	4691      	mov	r9, r2
 8005f18:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005f1c:	f108 0601 	add.w	r6, r8, #1
 8005f20:	42b3      	cmp	r3, r6
 8005f22:	db0b      	blt.n	8005f3c <__lshift+0x38>
 8005f24:	4638      	mov	r0, r7
 8005f26:	f7ff fddf 	bl	8005ae8 <_Balloc>
 8005f2a:	4605      	mov	r5, r0
 8005f2c:	b948      	cbnz	r0, 8005f42 <__lshift+0x3e>
 8005f2e:	4602      	mov	r2, r0
 8005f30:	4b28      	ldr	r3, [pc, #160]	@ (8005fd4 <__lshift+0xd0>)
 8005f32:	4829      	ldr	r0, [pc, #164]	@ (8005fd8 <__lshift+0xd4>)
 8005f34:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8005f38:	f000 fb94 	bl	8006664 <__assert_func>
 8005f3c:	3101      	adds	r1, #1
 8005f3e:	005b      	lsls	r3, r3, #1
 8005f40:	e7ee      	b.n	8005f20 <__lshift+0x1c>
 8005f42:	2300      	movs	r3, #0
 8005f44:	f100 0114 	add.w	r1, r0, #20
 8005f48:	f100 0210 	add.w	r2, r0, #16
 8005f4c:	4618      	mov	r0, r3
 8005f4e:	4553      	cmp	r3, sl
 8005f50:	db33      	blt.n	8005fba <__lshift+0xb6>
 8005f52:	6920      	ldr	r0, [r4, #16]
 8005f54:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005f58:	f104 0314 	add.w	r3, r4, #20
 8005f5c:	f019 091f 	ands.w	r9, r9, #31
 8005f60:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005f64:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005f68:	d02b      	beq.n	8005fc2 <__lshift+0xbe>
 8005f6a:	f1c9 0e20 	rsb	lr, r9, #32
 8005f6e:	468a      	mov	sl, r1
 8005f70:	2200      	movs	r2, #0
 8005f72:	6818      	ldr	r0, [r3, #0]
 8005f74:	fa00 f009 	lsl.w	r0, r0, r9
 8005f78:	4310      	orrs	r0, r2
 8005f7a:	f84a 0b04 	str.w	r0, [sl], #4
 8005f7e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005f82:	459c      	cmp	ip, r3
 8005f84:	fa22 f20e 	lsr.w	r2, r2, lr
 8005f88:	d8f3      	bhi.n	8005f72 <__lshift+0x6e>
 8005f8a:	ebac 0304 	sub.w	r3, ip, r4
 8005f8e:	3b15      	subs	r3, #21
 8005f90:	f023 0303 	bic.w	r3, r3, #3
 8005f94:	3304      	adds	r3, #4
 8005f96:	f104 0015 	add.w	r0, r4, #21
 8005f9a:	4584      	cmp	ip, r0
 8005f9c:	bf38      	it	cc
 8005f9e:	2304      	movcc	r3, #4
 8005fa0:	50ca      	str	r2, [r1, r3]
 8005fa2:	b10a      	cbz	r2, 8005fa8 <__lshift+0xa4>
 8005fa4:	f108 0602 	add.w	r6, r8, #2
 8005fa8:	3e01      	subs	r6, #1
 8005faa:	4638      	mov	r0, r7
 8005fac:	612e      	str	r6, [r5, #16]
 8005fae:	4621      	mov	r1, r4
 8005fb0:	f7ff fdda 	bl	8005b68 <_Bfree>
 8005fb4:	4628      	mov	r0, r5
 8005fb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005fba:	f842 0f04 	str.w	r0, [r2, #4]!
 8005fbe:	3301      	adds	r3, #1
 8005fc0:	e7c5      	b.n	8005f4e <__lshift+0x4a>
 8005fc2:	3904      	subs	r1, #4
 8005fc4:	f853 2b04 	ldr.w	r2, [r3], #4
 8005fc8:	f841 2f04 	str.w	r2, [r1, #4]!
 8005fcc:	459c      	cmp	ip, r3
 8005fce:	d8f9      	bhi.n	8005fc4 <__lshift+0xc0>
 8005fd0:	e7ea      	b.n	8005fa8 <__lshift+0xa4>
 8005fd2:	bf00      	nop
 8005fd4:	08006dd8 	.word	0x08006dd8
 8005fd8:	08006de9 	.word	0x08006de9

08005fdc <__mcmp>:
 8005fdc:	690a      	ldr	r2, [r1, #16]
 8005fde:	4603      	mov	r3, r0
 8005fe0:	6900      	ldr	r0, [r0, #16]
 8005fe2:	1a80      	subs	r0, r0, r2
 8005fe4:	b530      	push	{r4, r5, lr}
 8005fe6:	d10e      	bne.n	8006006 <__mcmp+0x2a>
 8005fe8:	3314      	adds	r3, #20
 8005fea:	3114      	adds	r1, #20
 8005fec:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005ff0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8005ff4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005ff8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005ffc:	4295      	cmp	r5, r2
 8005ffe:	d003      	beq.n	8006008 <__mcmp+0x2c>
 8006000:	d205      	bcs.n	800600e <__mcmp+0x32>
 8006002:	f04f 30ff 	mov.w	r0, #4294967295
 8006006:	bd30      	pop	{r4, r5, pc}
 8006008:	42a3      	cmp	r3, r4
 800600a:	d3f3      	bcc.n	8005ff4 <__mcmp+0x18>
 800600c:	e7fb      	b.n	8006006 <__mcmp+0x2a>
 800600e:	2001      	movs	r0, #1
 8006010:	e7f9      	b.n	8006006 <__mcmp+0x2a>
	...

08006014 <__mdiff>:
 8006014:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006018:	4689      	mov	r9, r1
 800601a:	4606      	mov	r6, r0
 800601c:	4611      	mov	r1, r2
 800601e:	4648      	mov	r0, r9
 8006020:	4614      	mov	r4, r2
 8006022:	f7ff ffdb 	bl	8005fdc <__mcmp>
 8006026:	1e05      	subs	r5, r0, #0
 8006028:	d112      	bne.n	8006050 <__mdiff+0x3c>
 800602a:	4629      	mov	r1, r5
 800602c:	4630      	mov	r0, r6
 800602e:	f7ff fd5b 	bl	8005ae8 <_Balloc>
 8006032:	4602      	mov	r2, r0
 8006034:	b928      	cbnz	r0, 8006042 <__mdiff+0x2e>
 8006036:	4b3f      	ldr	r3, [pc, #252]	@ (8006134 <__mdiff+0x120>)
 8006038:	f240 2137 	movw	r1, #567	@ 0x237
 800603c:	483e      	ldr	r0, [pc, #248]	@ (8006138 <__mdiff+0x124>)
 800603e:	f000 fb11 	bl	8006664 <__assert_func>
 8006042:	2301      	movs	r3, #1
 8006044:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006048:	4610      	mov	r0, r2
 800604a:	b003      	add	sp, #12
 800604c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006050:	bfbc      	itt	lt
 8006052:	464b      	movlt	r3, r9
 8006054:	46a1      	movlt	r9, r4
 8006056:	4630      	mov	r0, r6
 8006058:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800605c:	bfba      	itte	lt
 800605e:	461c      	movlt	r4, r3
 8006060:	2501      	movlt	r5, #1
 8006062:	2500      	movge	r5, #0
 8006064:	f7ff fd40 	bl	8005ae8 <_Balloc>
 8006068:	4602      	mov	r2, r0
 800606a:	b918      	cbnz	r0, 8006074 <__mdiff+0x60>
 800606c:	4b31      	ldr	r3, [pc, #196]	@ (8006134 <__mdiff+0x120>)
 800606e:	f240 2145 	movw	r1, #581	@ 0x245
 8006072:	e7e3      	b.n	800603c <__mdiff+0x28>
 8006074:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006078:	6926      	ldr	r6, [r4, #16]
 800607a:	60c5      	str	r5, [r0, #12]
 800607c:	f109 0310 	add.w	r3, r9, #16
 8006080:	f109 0514 	add.w	r5, r9, #20
 8006084:	f104 0e14 	add.w	lr, r4, #20
 8006088:	f100 0b14 	add.w	fp, r0, #20
 800608c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006090:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006094:	9301      	str	r3, [sp, #4]
 8006096:	46d9      	mov	r9, fp
 8006098:	f04f 0c00 	mov.w	ip, #0
 800609c:	9b01      	ldr	r3, [sp, #4]
 800609e:	f85e 0b04 	ldr.w	r0, [lr], #4
 80060a2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80060a6:	9301      	str	r3, [sp, #4]
 80060a8:	fa1f f38a 	uxth.w	r3, sl
 80060ac:	4619      	mov	r1, r3
 80060ae:	b283      	uxth	r3, r0
 80060b0:	1acb      	subs	r3, r1, r3
 80060b2:	0c00      	lsrs	r0, r0, #16
 80060b4:	4463      	add	r3, ip
 80060b6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80060ba:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80060be:	b29b      	uxth	r3, r3
 80060c0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80060c4:	4576      	cmp	r6, lr
 80060c6:	f849 3b04 	str.w	r3, [r9], #4
 80060ca:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80060ce:	d8e5      	bhi.n	800609c <__mdiff+0x88>
 80060d0:	1b33      	subs	r3, r6, r4
 80060d2:	3b15      	subs	r3, #21
 80060d4:	f023 0303 	bic.w	r3, r3, #3
 80060d8:	3415      	adds	r4, #21
 80060da:	3304      	adds	r3, #4
 80060dc:	42a6      	cmp	r6, r4
 80060de:	bf38      	it	cc
 80060e0:	2304      	movcc	r3, #4
 80060e2:	441d      	add	r5, r3
 80060e4:	445b      	add	r3, fp
 80060e6:	461e      	mov	r6, r3
 80060e8:	462c      	mov	r4, r5
 80060ea:	4544      	cmp	r4, r8
 80060ec:	d30e      	bcc.n	800610c <__mdiff+0xf8>
 80060ee:	f108 0103 	add.w	r1, r8, #3
 80060f2:	1b49      	subs	r1, r1, r5
 80060f4:	f021 0103 	bic.w	r1, r1, #3
 80060f8:	3d03      	subs	r5, #3
 80060fa:	45a8      	cmp	r8, r5
 80060fc:	bf38      	it	cc
 80060fe:	2100      	movcc	r1, #0
 8006100:	440b      	add	r3, r1
 8006102:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006106:	b191      	cbz	r1, 800612e <__mdiff+0x11a>
 8006108:	6117      	str	r7, [r2, #16]
 800610a:	e79d      	b.n	8006048 <__mdiff+0x34>
 800610c:	f854 1b04 	ldr.w	r1, [r4], #4
 8006110:	46e6      	mov	lr, ip
 8006112:	0c08      	lsrs	r0, r1, #16
 8006114:	fa1c fc81 	uxtah	ip, ip, r1
 8006118:	4471      	add	r1, lr
 800611a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800611e:	b289      	uxth	r1, r1
 8006120:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006124:	f846 1b04 	str.w	r1, [r6], #4
 8006128:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800612c:	e7dd      	b.n	80060ea <__mdiff+0xd6>
 800612e:	3f01      	subs	r7, #1
 8006130:	e7e7      	b.n	8006102 <__mdiff+0xee>
 8006132:	bf00      	nop
 8006134:	08006dd8 	.word	0x08006dd8
 8006138:	08006de9 	.word	0x08006de9

0800613c <__d2b>:
 800613c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006140:	460f      	mov	r7, r1
 8006142:	2101      	movs	r1, #1
 8006144:	ec59 8b10 	vmov	r8, r9, d0
 8006148:	4616      	mov	r6, r2
 800614a:	f7ff fccd 	bl	8005ae8 <_Balloc>
 800614e:	4604      	mov	r4, r0
 8006150:	b930      	cbnz	r0, 8006160 <__d2b+0x24>
 8006152:	4602      	mov	r2, r0
 8006154:	4b23      	ldr	r3, [pc, #140]	@ (80061e4 <__d2b+0xa8>)
 8006156:	4824      	ldr	r0, [pc, #144]	@ (80061e8 <__d2b+0xac>)
 8006158:	f240 310f 	movw	r1, #783	@ 0x30f
 800615c:	f000 fa82 	bl	8006664 <__assert_func>
 8006160:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006164:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006168:	b10d      	cbz	r5, 800616e <__d2b+0x32>
 800616a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800616e:	9301      	str	r3, [sp, #4]
 8006170:	f1b8 0300 	subs.w	r3, r8, #0
 8006174:	d023      	beq.n	80061be <__d2b+0x82>
 8006176:	4668      	mov	r0, sp
 8006178:	9300      	str	r3, [sp, #0]
 800617a:	f7ff fd7c 	bl	8005c76 <__lo0bits>
 800617e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006182:	b1d0      	cbz	r0, 80061ba <__d2b+0x7e>
 8006184:	f1c0 0320 	rsb	r3, r0, #32
 8006188:	fa02 f303 	lsl.w	r3, r2, r3
 800618c:	430b      	orrs	r3, r1
 800618e:	40c2      	lsrs	r2, r0
 8006190:	6163      	str	r3, [r4, #20]
 8006192:	9201      	str	r2, [sp, #4]
 8006194:	9b01      	ldr	r3, [sp, #4]
 8006196:	61a3      	str	r3, [r4, #24]
 8006198:	2b00      	cmp	r3, #0
 800619a:	bf0c      	ite	eq
 800619c:	2201      	moveq	r2, #1
 800619e:	2202      	movne	r2, #2
 80061a0:	6122      	str	r2, [r4, #16]
 80061a2:	b1a5      	cbz	r5, 80061ce <__d2b+0x92>
 80061a4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80061a8:	4405      	add	r5, r0
 80061aa:	603d      	str	r5, [r7, #0]
 80061ac:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80061b0:	6030      	str	r0, [r6, #0]
 80061b2:	4620      	mov	r0, r4
 80061b4:	b003      	add	sp, #12
 80061b6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80061ba:	6161      	str	r1, [r4, #20]
 80061bc:	e7ea      	b.n	8006194 <__d2b+0x58>
 80061be:	a801      	add	r0, sp, #4
 80061c0:	f7ff fd59 	bl	8005c76 <__lo0bits>
 80061c4:	9b01      	ldr	r3, [sp, #4]
 80061c6:	6163      	str	r3, [r4, #20]
 80061c8:	3020      	adds	r0, #32
 80061ca:	2201      	movs	r2, #1
 80061cc:	e7e8      	b.n	80061a0 <__d2b+0x64>
 80061ce:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80061d2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80061d6:	6038      	str	r0, [r7, #0]
 80061d8:	6918      	ldr	r0, [r3, #16]
 80061da:	f7ff fd2d 	bl	8005c38 <__hi0bits>
 80061de:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80061e2:	e7e5      	b.n	80061b0 <__d2b+0x74>
 80061e4:	08006dd8 	.word	0x08006dd8
 80061e8:	08006de9 	.word	0x08006de9

080061ec <__ssputs_r>:
 80061ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80061f0:	688e      	ldr	r6, [r1, #8]
 80061f2:	461f      	mov	r7, r3
 80061f4:	42be      	cmp	r6, r7
 80061f6:	680b      	ldr	r3, [r1, #0]
 80061f8:	4682      	mov	sl, r0
 80061fa:	460c      	mov	r4, r1
 80061fc:	4690      	mov	r8, r2
 80061fe:	d82d      	bhi.n	800625c <__ssputs_r+0x70>
 8006200:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006204:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006208:	d026      	beq.n	8006258 <__ssputs_r+0x6c>
 800620a:	6965      	ldr	r5, [r4, #20]
 800620c:	6909      	ldr	r1, [r1, #16]
 800620e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006212:	eba3 0901 	sub.w	r9, r3, r1
 8006216:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800621a:	1c7b      	adds	r3, r7, #1
 800621c:	444b      	add	r3, r9
 800621e:	106d      	asrs	r5, r5, #1
 8006220:	429d      	cmp	r5, r3
 8006222:	bf38      	it	cc
 8006224:	461d      	movcc	r5, r3
 8006226:	0553      	lsls	r3, r2, #21
 8006228:	d527      	bpl.n	800627a <__ssputs_r+0x8e>
 800622a:	4629      	mov	r1, r5
 800622c:	f7ff fbd0 	bl	80059d0 <_malloc_r>
 8006230:	4606      	mov	r6, r0
 8006232:	b360      	cbz	r0, 800628e <__ssputs_r+0xa2>
 8006234:	6921      	ldr	r1, [r4, #16]
 8006236:	464a      	mov	r2, r9
 8006238:	f000 fa06 	bl	8006648 <memcpy>
 800623c:	89a3      	ldrh	r3, [r4, #12]
 800623e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006242:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006246:	81a3      	strh	r3, [r4, #12]
 8006248:	6126      	str	r6, [r4, #16]
 800624a:	6165      	str	r5, [r4, #20]
 800624c:	444e      	add	r6, r9
 800624e:	eba5 0509 	sub.w	r5, r5, r9
 8006252:	6026      	str	r6, [r4, #0]
 8006254:	60a5      	str	r5, [r4, #8]
 8006256:	463e      	mov	r6, r7
 8006258:	42be      	cmp	r6, r7
 800625a:	d900      	bls.n	800625e <__ssputs_r+0x72>
 800625c:	463e      	mov	r6, r7
 800625e:	6820      	ldr	r0, [r4, #0]
 8006260:	4632      	mov	r2, r6
 8006262:	4641      	mov	r1, r8
 8006264:	f000 f9c6 	bl	80065f4 <memmove>
 8006268:	68a3      	ldr	r3, [r4, #8]
 800626a:	1b9b      	subs	r3, r3, r6
 800626c:	60a3      	str	r3, [r4, #8]
 800626e:	6823      	ldr	r3, [r4, #0]
 8006270:	4433      	add	r3, r6
 8006272:	6023      	str	r3, [r4, #0]
 8006274:	2000      	movs	r0, #0
 8006276:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800627a:	462a      	mov	r2, r5
 800627c:	f000 fa36 	bl	80066ec <_realloc_r>
 8006280:	4606      	mov	r6, r0
 8006282:	2800      	cmp	r0, #0
 8006284:	d1e0      	bne.n	8006248 <__ssputs_r+0x5c>
 8006286:	6921      	ldr	r1, [r4, #16]
 8006288:	4650      	mov	r0, sl
 800628a:	f7ff fb2d 	bl	80058e8 <_free_r>
 800628e:	230c      	movs	r3, #12
 8006290:	f8ca 3000 	str.w	r3, [sl]
 8006294:	89a3      	ldrh	r3, [r4, #12]
 8006296:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800629a:	81a3      	strh	r3, [r4, #12]
 800629c:	f04f 30ff 	mov.w	r0, #4294967295
 80062a0:	e7e9      	b.n	8006276 <__ssputs_r+0x8a>
	...

080062a4 <_svfiprintf_r>:
 80062a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062a8:	4698      	mov	r8, r3
 80062aa:	898b      	ldrh	r3, [r1, #12]
 80062ac:	061b      	lsls	r3, r3, #24
 80062ae:	b09d      	sub	sp, #116	@ 0x74
 80062b0:	4607      	mov	r7, r0
 80062b2:	460d      	mov	r5, r1
 80062b4:	4614      	mov	r4, r2
 80062b6:	d510      	bpl.n	80062da <_svfiprintf_r+0x36>
 80062b8:	690b      	ldr	r3, [r1, #16]
 80062ba:	b973      	cbnz	r3, 80062da <_svfiprintf_r+0x36>
 80062bc:	2140      	movs	r1, #64	@ 0x40
 80062be:	f7ff fb87 	bl	80059d0 <_malloc_r>
 80062c2:	6028      	str	r0, [r5, #0]
 80062c4:	6128      	str	r0, [r5, #16]
 80062c6:	b930      	cbnz	r0, 80062d6 <_svfiprintf_r+0x32>
 80062c8:	230c      	movs	r3, #12
 80062ca:	603b      	str	r3, [r7, #0]
 80062cc:	f04f 30ff 	mov.w	r0, #4294967295
 80062d0:	b01d      	add	sp, #116	@ 0x74
 80062d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062d6:	2340      	movs	r3, #64	@ 0x40
 80062d8:	616b      	str	r3, [r5, #20]
 80062da:	2300      	movs	r3, #0
 80062dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80062de:	2320      	movs	r3, #32
 80062e0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80062e4:	f8cd 800c 	str.w	r8, [sp, #12]
 80062e8:	2330      	movs	r3, #48	@ 0x30
 80062ea:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006488 <_svfiprintf_r+0x1e4>
 80062ee:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80062f2:	f04f 0901 	mov.w	r9, #1
 80062f6:	4623      	mov	r3, r4
 80062f8:	469a      	mov	sl, r3
 80062fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80062fe:	b10a      	cbz	r2, 8006304 <_svfiprintf_r+0x60>
 8006300:	2a25      	cmp	r2, #37	@ 0x25
 8006302:	d1f9      	bne.n	80062f8 <_svfiprintf_r+0x54>
 8006304:	ebba 0b04 	subs.w	fp, sl, r4
 8006308:	d00b      	beq.n	8006322 <_svfiprintf_r+0x7e>
 800630a:	465b      	mov	r3, fp
 800630c:	4622      	mov	r2, r4
 800630e:	4629      	mov	r1, r5
 8006310:	4638      	mov	r0, r7
 8006312:	f7ff ff6b 	bl	80061ec <__ssputs_r>
 8006316:	3001      	adds	r0, #1
 8006318:	f000 80a7 	beq.w	800646a <_svfiprintf_r+0x1c6>
 800631c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800631e:	445a      	add	r2, fp
 8006320:	9209      	str	r2, [sp, #36]	@ 0x24
 8006322:	f89a 3000 	ldrb.w	r3, [sl]
 8006326:	2b00      	cmp	r3, #0
 8006328:	f000 809f 	beq.w	800646a <_svfiprintf_r+0x1c6>
 800632c:	2300      	movs	r3, #0
 800632e:	f04f 32ff 	mov.w	r2, #4294967295
 8006332:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006336:	f10a 0a01 	add.w	sl, sl, #1
 800633a:	9304      	str	r3, [sp, #16]
 800633c:	9307      	str	r3, [sp, #28]
 800633e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006342:	931a      	str	r3, [sp, #104]	@ 0x68
 8006344:	4654      	mov	r4, sl
 8006346:	2205      	movs	r2, #5
 8006348:	f814 1b01 	ldrb.w	r1, [r4], #1
 800634c:	484e      	ldr	r0, [pc, #312]	@ (8006488 <_svfiprintf_r+0x1e4>)
 800634e:	f7f9 ff47 	bl	80001e0 <memchr>
 8006352:	9a04      	ldr	r2, [sp, #16]
 8006354:	b9d8      	cbnz	r0, 800638e <_svfiprintf_r+0xea>
 8006356:	06d0      	lsls	r0, r2, #27
 8006358:	bf44      	itt	mi
 800635a:	2320      	movmi	r3, #32
 800635c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006360:	0711      	lsls	r1, r2, #28
 8006362:	bf44      	itt	mi
 8006364:	232b      	movmi	r3, #43	@ 0x2b
 8006366:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800636a:	f89a 3000 	ldrb.w	r3, [sl]
 800636e:	2b2a      	cmp	r3, #42	@ 0x2a
 8006370:	d015      	beq.n	800639e <_svfiprintf_r+0xfa>
 8006372:	9a07      	ldr	r2, [sp, #28]
 8006374:	4654      	mov	r4, sl
 8006376:	2000      	movs	r0, #0
 8006378:	f04f 0c0a 	mov.w	ip, #10
 800637c:	4621      	mov	r1, r4
 800637e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006382:	3b30      	subs	r3, #48	@ 0x30
 8006384:	2b09      	cmp	r3, #9
 8006386:	d94b      	bls.n	8006420 <_svfiprintf_r+0x17c>
 8006388:	b1b0      	cbz	r0, 80063b8 <_svfiprintf_r+0x114>
 800638a:	9207      	str	r2, [sp, #28]
 800638c:	e014      	b.n	80063b8 <_svfiprintf_r+0x114>
 800638e:	eba0 0308 	sub.w	r3, r0, r8
 8006392:	fa09 f303 	lsl.w	r3, r9, r3
 8006396:	4313      	orrs	r3, r2
 8006398:	9304      	str	r3, [sp, #16]
 800639a:	46a2      	mov	sl, r4
 800639c:	e7d2      	b.n	8006344 <_svfiprintf_r+0xa0>
 800639e:	9b03      	ldr	r3, [sp, #12]
 80063a0:	1d19      	adds	r1, r3, #4
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	9103      	str	r1, [sp, #12]
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	bfbb      	ittet	lt
 80063aa:	425b      	neglt	r3, r3
 80063ac:	f042 0202 	orrlt.w	r2, r2, #2
 80063b0:	9307      	strge	r3, [sp, #28]
 80063b2:	9307      	strlt	r3, [sp, #28]
 80063b4:	bfb8      	it	lt
 80063b6:	9204      	strlt	r2, [sp, #16]
 80063b8:	7823      	ldrb	r3, [r4, #0]
 80063ba:	2b2e      	cmp	r3, #46	@ 0x2e
 80063bc:	d10a      	bne.n	80063d4 <_svfiprintf_r+0x130>
 80063be:	7863      	ldrb	r3, [r4, #1]
 80063c0:	2b2a      	cmp	r3, #42	@ 0x2a
 80063c2:	d132      	bne.n	800642a <_svfiprintf_r+0x186>
 80063c4:	9b03      	ldr	r3, [sp, #12]
 80063c6:	1d1a      	adds	r2, r3, #4
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	9203      	str	r2, [sp, #12]
 80063cc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80063d0:	3402      	adds	r4, #2
 80063d2:	9305      	str	r3, [sp, #20]
 80063d4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006498 <_svfiprintf_r+0x1f4>
 80063d8:	7821      	ldrb	r1, [r4, #0]
 80063da:	2203      	movs	r2, #3
 80063dc:	4650      	mov	r0, sl
 80063de:	f7f9 feff 	bl	80001e0 <memchr>
 80063e2:	b138      	cbz	r0, 80063f4 <_svfiprintf_r+0x150>
 80063e4:	9b04      	ldr	r3, [sp, #16]
 80063e6:	eba0 000a 	sub.w	r0, r0, sl
 80063ea:	2240      	movs	r2, #64	@ 0x40
 80063ec:	4082      	lsls	r2, r0
 80063ee:	4313      	orrs	r3, r2
 80063f0:	3401      	adds	r4, #1
 80063f2:	9304      	str	r3, [sp, #16]
 80063f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80063f8:	4824      	ldr	r0, [pc, #144]	@ (800648c <_svfiprintf_r+0x1e8>)
 80063fa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80063fe:	2206      	movs	r2, #6
 8006400:	f7f9 feee 	bl	80001e0 <memchr>
 8006404:	2800      	cmp	r0, #0
 8006406:	d036      	beq.n	8006476 <_svfiprintf_r+0x1d2>
 8006408:	4b21      	ldr	r3, [pc, #132]	@ (8006490 <_svfiprintf_r+0x1ec>)
 800640a:	bb1b      	cbnz	r3, 8006454 <_svfiprintf_r+0x1b0>
 800640c:	9b03      	ldr	r3, [sp, #12]
 800640e:	3307      	adds	r3, #7
 8006410:	f023 0307 	bic.w	r3, r3, #7
 8006414:	3308      	adds	r3, #8
 8006416:	9303      	str	r3, [sp, #12]
 8006418:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800641a:	4433      	add	r3, r6
 800641c:	9309      	str	r3, [sp, #36]	@ 0x24
 800641e:	e76a      	b.n	80062f6 <_svfiprintf_r+0x52>
 8006420:	fb0c 3202 	mla	r2, ip, r2, r3
 8006424:	460c      	mov	r4, r1
 8006426:	2001      	movs	r0, #1
 8006428:	e7a8      	b.n	800637c <_svfiprintf_r+0xd8>
 800642a:	2300      	movs	r3, #0
 800642c:	3401      	adds	r4, #1
 800642e:	9305      	str	r3, [sp, #20]
 8006430:	4619      	mov	r1, r3
 8006432:	f04f 0c0a 	mov.w	ip, #10
 8006436:	4620      	mov	r0, r4
 8006438:	f810 2b01 	ldrb.w	r2, [r0], #1
 800643c:	3a30      	subs	r2, #48	@ 0x30
 800643e:	2a09      	cmp	r2, #9
 8006440:	d903      	bls.n	800644a <_svfiprintf_r+0x1a6>
 8006442:	2b00      	cmp	r3, #0
 8006444:	d0c6      	beq.n	80063d4 <_svfiprintf_r+0x130>
 8006446:	9105      	str	r1, [sp, #20]
 8006448:	e7c4      	b.n	80063d4 <_svfiprintf_r+0x130>
 800644a:	fb0c 2101 	mla	r1, ip, r1, r2
 800644e:	4604      	mov	r4, r0
 8006450:	2301      	movs	r3, #1
 8006452:	e7f0      	b.n	8006436 <_svfiprintf_r+0x192>
 8006454:	ab03      	add	r3, sp, #12
 8006456:	9300      	str	r3, [sp, #0]
 8006458:	462a      	mov	r2, r5
 800645a:	4b0e      	ldr	r3, [pc, #56]	@ (8006494 <_svfiprintf_r+0x1f0>)
 800645c:	a904      	add	r1, sp, #16
 800645e:	4638      	mov	r0, r7
 8006460:	f7fd fe84 	bl	800416c <_printf_float>
 8006464:	1c42      	adds	r2, r0, #1
 8006466:	4606      	mov	r6, r0
 8006468:	d1d6      	bne.n	8006418 <_svfiprintf_r+0x174>
 800646a:	89ab      	ldrh	r3, [r5, #12]
 800646c:	065b      	lsls	r3, r3, #25
 800646e:	f53f af2d 	bmi.w	80062cc <_svfiprintf_r+0x28>
 8006472:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006474:	e72c      	b.n	80062d0 <_svfiprintf_r+0x2c>
 8006476:	ab03      	add	r3, sp, #12
 8006478:	9300      	str	r3, [sp, #0]
 800647a:	462a      	mov	r2, r5
 800647c:	4b05      	ldr	r3, [pc, #20]	@ (8006494 <_svfiprintf_r+0x1f0>)
 800647e:	a904      	add	r1, sp, #16
 8006480:	4638      	mov	r0, r7
 8006482:	f7fe f90b 	bl	800469c <_printf_i>
 8006486:	e7ed      	b.n	8006464 <_svfiprintf_r+0x1c0>
 8006488:	08006f40 	.word	0x08006f40
 800648c:	08006f4a 	.word	0x08006f4a
 8006490:	0800416d 	.word	0x0800416d
 8006494:	080061ed 	.word	0x080061ed
 8006498:	08006f46 	.word	0x08006f46

0800649c <__sflush_r>:
 800649c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80064a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80064a4:	0716      	lsls	r6, r2, #28
 80064a6:	4605      	mov	r5, r0
 80064a8:	460c      	mov	r4, r1
 80064aa:	d454      	bmi.n	8006556 <__sflush_r+0xba>
 80064ac:	684b      	ldr	r3, [r1, #4]
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	dc02      	bgt.n	80064b8 <__sflush_r+0x1c>
 80064b2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	dd48      	ble.n	800654a <__sflush_r+0xae>
 80064b8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80064ba:	2e00      	cmp	r6, #0
 80064bc:	d045      	beq.n	800654a <__sflush_r+0xae>
 80064be:	2300      	movs	r3, #0
 80064c0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80064c4:	682f      	ldr	r7, [r5, #0]
 80064c6:	6a21      	ldr	r1, [r4, #32]
 80064c8:	602b      	str	r3, [r5, #0]
 80064ca:	d030      	beq.n	800652e <__sflush_r+0x92>
 80064cc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80064ce:	89a3      	ldrh	r3, [r4, #12]
 80064d0:	0759      	lsls	r1, r3, #29
 80064d2:	d505      	bpl.n	80064e0 <__sflush_r+0x44>
 80064d4:	6863      	ldr	r3, [r4, #4]
 80064d6:	1ad2      	subs	r2, r2, r3
 80064d8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80064da:	b10b      	cbz	r3, 80064e0 <__sflush_r+0x44>
 80064dc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80064de:	1ad2      	subs	r2, r2, r3
 80064e0:	2300      	movs	r3, #0
 80064e2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80064e4:	6a21      	ldr	r1, [r4, #32]
 80064e6:	4628      	mov	r0, r5
 80064e8:	47b0      	blx	r6
 80064ea:	1c43      	adds	r3, r0, #1
 80064ec:	89a3      	ldrh	r3, [r4, #12]
 80064ee:	d106      	bne.n	80064fe <__sflush_r+0x62>
 80064f0:	6829      	ldr	r1, [r5, #0]
 80064f2:	291d      	cmp	r1, #29
 80064f4:	d82b      	bhi.n	800654e <__sflush_r+0xb2>
 80064f6:	4a2a      	ldr	r2, [pc, #168]	@ (80065a0 <__sflush_r+0x104>)
 80064f8:	410a      	asrs	r2, r1
 80064fa:	07d6      	lsls	r6, r2, #31
 80064fc:	d427      	bmi.n	800654e <__sflush_r+0xb2>
 80064fe:	2200      	movs	r2, #0
 8006500:	6062      	str	r2, [r4, #4]
 8006502:	04d9      	lsls	r1, r3, #19
 8006504:	6922      	ldr	r2, [r4, #16]
 8006506:	6022      	str	r2, [r4, #0]
 8006508:	d504      	bpl.n	8006514 <__sflush_r+0x78>
 800650a:	1c42      	adds	r2, r0, #1
 800650c:	d101      	bne.n	8006512 <__sflush_r+0x76>
 800650e:	682b      	ldr	r3, [r5, #0]
 8006510:	b903      	cbnz	r3, 8006514 <__sflush_r+0x78>
 8006512:	6560      	str	r0, [r4, #84]	@ 0x54
 8006514:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006516:	602f      	str	r7, [r5, #0]
 8006518:	b1b9      	cbz	r1, 800654a <__sflush_r+0xae>
 800651a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800651e:	4299      	cmp	r1, r3
 8006520:	d002      	beq.n	8006528 <__sflush_r+0x8c>
 8006522:	4628      	mov	r0, r5
 8006524:	f7ff f9e0 	bl	80058e8 <_free_r>
 8006528:	2300      	movs	r3, #0
 800652a:	6363      	str	r3, [r4, #52]	@ 0x34
 800652c:	e00d      	b.n	800654a <__sflush_r+0xae>
 800652e:	2301      	movs	r3, #1
 8006530:	4628      	mov	r0, r5
 8006532:	47b0      	blx	r6
 8006534:	4602      	mov	r2, r0
 8006536:	1c50      	adds	r0, r2, #1
 8006538:	d1c9      	bne.n	80064ce <__sflush_r+0x32>
 800653a:	682b      	ldr	r3, [r5, #0]
 800653c:	2b00      	cmp	r3, #0
 800653e:	d0c6      	beq.n	80064ce <__sflush_r+0x32>
 8006540:	2b1d      	cmp	r3, #29
 8006542:	d001      	beq.n	8006548 <__sflush_r+0xac>
 8006544:	2b16      	cmp	r3, #22
 8006546:	d11e      	bne.n	8006586 <__sflush_r+0xea>
 8006548:	602f      	str	r7, [r5, #0]
 800654a:	2000      	movs	r0, #0
 800654c:	e022      	b.n	8006594 <__sflush_r+0xf8>
 800654e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006552:	b21b      	sxth	r3, r3
 8006554:	e01b      	b.n	800658e <__sflush_r+0xf2>
 8006556:	690f      	ldr	r7, [r1, #16]
 8006558:	2f00      	cmp	r7, #0
 800655a:	d0f6      	beq.n	800654a <__sflush_r+0xae>
 800655c:	0793      	lsls	r3, r2, #30
 800655e:	680e      	ldr	r6, [r1, #0]
 8006560:	bf08      	it	eq
 8006562:	694b      	ldreq	r3, [r1, #20]
 8006564:	600f      	str	r7, [r1, #0]
 8006566:	bf18      	it	ne
 8006568:	2300      	movne	r3, #0
 800656a:	eba6 0807 	sub.w	r8, r6, r7
 800656e:	608b      	str	r3, [r1, #8]
 8006570:	f1b8 0f00 	cmp.w	r8, #0
 8006574:	dde9      	ble.n	800654a <__sflush_r+0xae>
 8006576:	6a21      	ldr	r1, [r4, #32]
 8006578:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800657a:	4643      	mov	r3, r8
 800657c:	463a      	mov	r2, r7
 800657e:	4628      	mov	r0, r5
 8006580:	47b0      	blx	r6
 8006582:	2800      	cmp	r0, #0
 8006584:	dc08      	bgt.n	8006598 <__sflush_r+0xfc>
 8006586:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800658a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800658e:	81a3      	strh	r3, [r4, #12]
 8006590:	f04f 30ff 	mov.w	r0, #4294967295
 8006594:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006598:	4407      	add	r7, r0
 800659a:	eba8 0800 	sub.w	r8, r8, r0
 800659e:	e7e7      	b.n	8006570 <__sflush_r+0xd4>
 80065a0:	dfbffffe 	.word	0xdfbffffe

080065a4 <_fflush_r>:
 80065a4:	b538      	push	{r3, r4, r5, lr}
 80065a6:	690b      	ldr	r3, [r1, #16]
 80065a8:	4605      	mov	r5, r0
 80065aa:	460c      	mov	r4, r1
 80065ac:	b913      	cbnz	r3, 80065b4 <_fflush_r+0x10>
 80065ae:	2500      	movs	r5, #0
 80065b0:	4628      	mov	r0, r5
 80065b2:	bd38      	pop	{r3, r4, r5, pc}
 80065b4:	b118      	cbz	r0, 80065be <_fflush_r+0x1a>
 80065b6:	6a03      	ldr	r3, [r0, #32]
 80065b8:	b90b      	cbnz	r3, 80065be <_fflush_r+0x1a>
 80065ba:	f7fe fa1b 	bl	80049f4 <__sinit>
 80065be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d0f3      	beq.n	80065ae <_fflush_r+0xa>
 80065c6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80065c8:	07d0      	lsls	r0, r2, #31
 80065ca:	d404      	bmi.n	80065d6 <_fflush_r+0x32>
 80065cc:	0599      	lsls	r1, r3, #22
 80065ce:	d402      	bmi.n	80065d6 <_fflush_r+0x32>
 80065d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80065d2:	f7fe fb3a 	bl	8004c4a <__retarget_lock_acquire_recursive>
 80065d6:	4628      	mov	r0, r5
 80065d8:	4621      	mov	r1, r4
 80065da:	f7ff ff5f 	bl	800649c <__sflush_r>
 80065de:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80065e0:	07da      	lsls	r2, r3, #31
 80065e2:	4605      	mov	r5, r0
 80065e4:	d4e4      	bmi.n	80065b0 <_fflush_r+0xc>
 80065e6:	89a3      	ldrh	r3, [r4, #12]
 80065e8:	059b      	lsls	r3, r3, #22
 80065ea:	d4e1      	bmi.n	80065b0 <_fflush_r+0xc>
 80065ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80065ee:	f7fe fb2d 	bl	8004c4c <__retarget_lock_release_recursive>
 80065f2:	e7dd      	b.n	80065b0 <_fflush_r+0xc>

080065f4 <memmove>:
 80065f4:	4288      	cmp	r0, r1
 80065f6:	b510      	push	{r4, lr}
 80065f8:	eb01 0402 	add.w	r4, r1, r2
 80065fc:	d902      	bls.n	8006604 <memmove+0x10>
 80065fe:	4284      	cmp	r4, r0
 8006600:	4623      	mov	r3, r4
 8006602:	d807      	bhi.n	8006614 <memmove+0x20>
 8006604:	1e43      	subs	r3, r0, #1
 8006606:	42a1      	cmp	r1, r4
 8006608:	d008      	beq.n	800661c <memmove+0x28>
 800660a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800660e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006612:	e7f8      	b.n	8006606 <memmove+0x12>
 8006614:	4402      	add	r2, r0
 8006616:	4601      	mov	r1, r0
 8006618:	428a      	cmp	r2, r1
 800661a:	d100      	bne.n	800661e <memmove+0x2a>
 800661c:	bd10      	pop	{r4, pc}
 800661e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006622:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006626:	e7f7      	b.n	8006618 <memmove+0x24>

08006628 <_sbrk_r>:
 8006628:	b538      	push	{r3, r4, r5, lr}
 800662a:	4d06      	ldr	r5, [pc, #24]	@ (8006644 <_sbrk_r+0x1c>)
 800662c:	2300      	movs	r3, #0
 800662e:	4604      	mov	r4, r0
 8006630:	4608      	mov	r0, r1
 8006632:	602b      	str	r3, [r5, #0]
 8006634:	f7fb fa84 	bl	8001b40 <_sbrk>
 8006638:	1c43      	adds	r3, r0, #1
 800663a:	d102      	bne.n	8006642 <_sbrk_r+0x1a>
 800663c:	682b      	ldr	r3, [r5, #0]
 800663e:	b103      	cbz	r3, 8006642 <_sbrk_r+0x1a>
 8006640:	6023      	str	r3, [r4, #0]
 8006642:	bd38      	pop	{r3, r4, r5, pc}
 8006644:	20000448 	.word	0x20000448

08006648 <memcpy>:
 8006648:	440a      	add	r2, r1
 800664a:	4291      	cmp	r1, r2
 800664c:	f100 33ff 	add.w	r3, r0, #4294967295
 8006650:	d100      	bne.n	8006654 <memcpy+0xc>
 8006652:	4770      	bx	lr
 8006654:	b510      	push	{r4, lr}
 8006656:	f811 4b01 	ldrb.w	r4, [r1], #1
 800665a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800665e:	4291      	cmp	r1, r2
 8006660:	d1f9      	bne.n	8006656 <memcpy+0xe>
 8006662:	bd10      	pop	{r4, pc}

08006664 <__assert_func>:
 8006664:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006666:	4614      	mov	r4, r2
 8006668:	461a      	mov	r2, r3
 800666a:	4b09      	ldr	r3, [pc, #36]	@ (8006690 <__assert_func+0x2c>)
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	4605      	mov	r5, r0
 8006670:	68d8      	ldr	r0, [r3, #12]
 8006672:	b954      	cbnz	r4, 800668a <__assert_func+0x26>
 8006674:	4b07      	ldr	r3, [pc, #28]	@ (8006694 <__assert_func+0x30>)
 8006676:	461c      	mov	r4, r3
 8006678:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800667c:	9100      	str	r1, [sp, #0]
 800667e:	462b      	mov	r3, r5
 8006680:	4905      	ldr	r1, [pc, #20]	@ (8006698 <__assert_func+0x34>)
 8006682:	f000 f86f 	bl	8006764 <fiprintf>
 8006686:	f000 f87f 	bl	8006788 <abort>
 800668a:	4b04      	ldr	r3, [pc, #16]	@ (800669c <__assert_func+0x38>)
 800668c:	e7f4      	b.n	8006678 <__assert_func+0x14>
 800668e:	bf00      	nop
 8006690:	20000040 	.word	0x20000040
 8006694:	08006f96 	.word	0x08006f96
 8006698:	08006f68 	.word	0x08006f68
 800669c:	08006f5b 	.word	0x08006f5b

080066a0 <_calloc_r>:
 80066a0:	b570      	push	{r4, r5, r6, lr}
 80066a2:	fba1 5402 	umull	r5, r4, r1, r2
 80066a6:	b93c      	cbnz	r4, 80066b8 <_calloc_r+0x18>
 80066a8:	4629      	mov	r1, r5
 80066aa:	f7ff f991 	bl	80059d0 <_malloc_r>
 80066ae:	4606      	mov	r6, r0
 80066b0:	b928      	cbnz	r0, 80066be <_calloc_r+0x1e>
 80066b2:	2600      	movs	r6, #0
 80066b4:	4630      	mov	r0, r6
 80066b6:	bd70      	pop	{r4, r5, r6, pc}
 80066b8:	220c      	movs	r2, #12
 80066ba:	6002      	str	r2, [r0, #0]
 80066bc:	e7f9      	b.n	80066b2 <_calloc_r+0x12>
 80066be:	462a      	mov	r2, r5
 80066c0:	4621      	mov	r1, r4
 80066c2:	f7fe fa44 	bl	8004b4e <memset>
 80066c6:	e7f5      	b.n	80066b4 <_calloc_r+0x14>

080066c8 <__ascii_mbtowc>:
 80066c8:	b082      	sub	sp, #8
 80066ca:	b901      	cbnz	r1, 80066ce <__ascii_mbtowc+0x6>
 80066cc:	a901      	add	r1, sp, #4
 80066ce:	b142      	cbz	r2, 80066e2 <__ascii_mbtowc+0x1a>
 80066d0:	b14b      	cbz	r3, 80066e6 <__ascii_mbtowc+0x1e>
 80066d2:	7813      	ldrb	r3, [r2, #0]
 80066d4:	600b      	str	r3, [r1, #0]
 80066d6:	7812      	ldrb	r2, [r2, #0]
 80066d8:	1e10      	subs	r0, r2, #0
 80066da:	bf18      	it	ne
 80066dc:	2001      	movne	r0, #1
 80066de:	b002      	add	sp, #8
 80066e0:	4770      	bx	lr
 80066e2:	4610      	mov	r0, r2
 80066e4:	e7fb      	b.n	80066de <__ascii_mbtowc+0x16>
 80066e6:	f06f 0001 	mvn.w	r0, #1
 80066ea:	e7f8      	b.n	80066de <__ascii_mbtowc+0x16>

080066ec <_realloc_r>:
 80066ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80066f0:	4680      	mov	r8, r0
 80066f2:	4615      	mov	r5, r2
 80066f4:	460c      	mov	r4, r1
 80066f6:	b921      	cbnz	r1, 8006702 <_realloc_r+0x16>
 80066f8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80066fc:	4611      	mov	r1, r2
 80066fe:	f7ff b967 	b.w	80059d0 <_malloc_r>
 8006702:	b92a      	cbnz	r2, 8006710 <_realloc_r+0x24>
 8006704:	f7ff f8f0 	bl	80058e8 <_free_r>
 8006708:	2400      	movs	r4, #0
 800670a:	4620      	mov	r0, r4
 800670c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006710:	f000 f841 	bl	8006796 <_malloc_usable_size_r>
 8006714:	4285      	cmp	r5, r0
 8006716:	4606      	mov	r6, r0
 8006718:	d802      	bhi.n	8006720 <_realloc_r+0x34>
 800671a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800671e:	d8f4      	bhi.n	800670a <_realloc_r+0x1e>
 8006720:	4629      	mov	r1, r5
 8006722:	4640      	mov	r0, r8
 8006724:	f7ff f954 	bl	80059d0 <_malloc_r>
 8006728:	4607      	mov	r7, r0
 800672a:	2800      	cmp	r0, #0
 800672c:	d0ec      	beq.n	8006708 <_realloc_r+0x1c>
 800672e:	42b5      	cmp	r5, r6
 8006730:	462a      	mov	r2, r5
 8006732:	4621      	mov	r1, r4
 8006734:	bf28      	it	cs
 8006736:	4632      	movcs	r2, r6
 8006738:	f7ff ff86 	bl	8006648 <memcpy>
 800673c:	4621      	mov	r1, r4
 800673e:	4640      	mov	r0, r8
 8006740:	f7ff f8d2 	bl	80058e8 <_free_r>
 8006744:	463c      	mov	r4, r7
 8006746:	e7e0      	b.n	800670a <_realloc_r+0x1e>

08006748 <__ascii_wctomb>:
 8006748:	4603      	mov	r3, r0
 800674a:	4608      	mov	r0, r1
 800674c:	b141      	cbz	r1, 8006760 <__ascii_wctomb+0x18>
 800674e:	2aff      	cmp	r2, #255	@ 0xff
 8006750:	d904      	bls.n	800675c <__ascii_wctomb+0x14>
 8006752:	228a      	movs	r2, #138	@ 0x8a
 8006754:	601a      	str	r2, [r3, #0]
 8006756:	f04f 30ff 	mov.w	r0, #4294967295
 800675a:	4770      	bx	lr
 800675c:	700a      	strb	r2, [r1, #0]
 800675e:	2001      	movs	r0, #1
 8006760:	4770      	bx	lr
	...

08006764 <fiprintf>:
 8006764:	b40e      	push	{r1, r2, r3}
 8006766:	b503      	push	{r0, r1, lr}
 8006768:	4601      	mov	r1, r0
 800676a:	ab03      	add	r3, sp, #12
 800676c:	4805      	ldr	r0, [pc, #20]	@ (8006784 <fiprintf+0x20>)
 800676e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006772:	6800      	ldr	r0, [r0, #0]
 8006774:	9301      	str	r3, [sp, #4]
 8006776:	f000 f83f 	bl	80067f8 <_vfiprintf_r>
 800677a:	b002      	add	sp, #8
 800677c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006780:	b003      	add	sp, #12
 8006782:	4770      	bx	lr
 8006784:	20000040 	.word	0x20000040

08006788 <abort>:
 8006788:	b508      	push	{r3, lr}
 800678a:	2006      	movs	r0, #6
 800678c:	f000 fa08 	bl	8006ba0 <raise>
 8006790:	2001      	movs	r0, #1
 8006792:	f7fb f95d 	bl	8001a50 <_exit>

08006796 <_malloc_usable_size_r>:
 8006796:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800679a:	1f18      	subs	r0, r3, #4
 800679c:	2b00      	cmp	r3, #0
 800679e:	bfbc      	itt	lt
 80067a0:	580b      	ldrlt	r3, [r1, r0]
 80067a2:	18c0      	addlt	r0, r0, r3
 80067a4:	4770      	bx	lr

080067a6 <__sfputc_r>:
 80067a6:	6893      	ldr	r3, [r2, #8]
 80067a8:	3b01      	subs	r3, #1
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	b410      	push	{r4}
 80067ae:	6093      	str	r3, [r2, #8]
 80067b0:	da08      	bge.n	80067c4 <__sfputc_r+0x1e>
 80067b2:	6994      	ldr	r4, [r2, #24]
 80067b4:	42a3      	cmp	r3, r4
 80067b6:	db01      	blt.n	80067bc <__sfputc_r+0x16>
 80067b8:	290a      	cmp	r1, #10
 80067ba:	d103      	bne.n	80067c4 <__sfputc_r+0x1e>
 80067bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80067c0:	f000 b932 	b.w	8006a28 <__swbuf_r>
 80067c4:	6813      	ldr	r3, [r2, #0]
 80067c6:	1c58      	adds	r0, r3, #1
 80067c8:	6010      	str	r0, [r2, #0]
 80067ca:	7019      	strb	r1, [r3, #0]
 80067cc:	4608      	mov	r0, r1
 80067ce:	f85d 4b04 	ldr.w	r4, [sp], #4
 80067d2:	4770      	bx	lr

080067d4 <__sfputs_r>:
 80067d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067d6:	4606      	mov	r6, r0
 80067d8:	460f      	mov	r7, r1
 80067da:	4614      	mov	r4, r2
 80067dc:	18d5      	adds	r5, r2, r3
 80067de:	42ac      	cmp	r4, r5
 80067e0:	d101      	bne.n	80067e6 <__sfputs_r+0x12>
 80067e2:	2000      	movs	r0, #0
 80067e4:	e007      	b.n	80067f6 <__sfputs_r+0x22>
 80067e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80067ea:	463a      	mov	r2, r7
 80067ec:	4630      	mov	r0, r6
 80067ee:	f7ff ffda 	bl	80067a6 <__sfputc_r>
 80067f2:	1c43      	adds	r3, r0, #1
 80067f4:	d1f3      	bne.n	80067de <__sfputs_r+0xa>
 80067f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080067f8 <_vfiprintf_r>:
 80067f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067fc:	460d      	mov	r5, r1
 80067fe:	b09d      	sub	sp, #116	@ 0x74
 8006800:	4614      	mov	r4, r2
 8006802:	4698      	mov	r8, r3
 8006804:	4606      	mov	r6, r0
 8006806:	b118      	cbz	r0, 8006810 <_vfiprintf_r+0x18>
 8006808:	6a03      	ldr	r3, [r0, #32]
 800680a:	b90b      	cbnz	r3, 8006810 <_vfiprintf_r+0x18>
 800680c:	f7fe f8f2 	bl	80049f4 <__sinit>
 8006810:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006812:	07d9      	lsls	r1, r3, #31
 8006814:	d405      	bmi.n	8006822 <_vfiprintf_r+0x2a>
 8006816:	89ab      	ldrh	r3, [r5, #12]
 8006818:	059a      	lsls	r2, r3, #22
 800681a:	d402      	bmi.n	8006822 <_vfiprintf_r+0x2a>
 800681c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800681e:	f7fe fa14 	bl	8004c4a <__retarget_lock_acquire_recursive>
 8006822:	89ab      	ldrh	r3, [r5, #12]
 8006824:	071b      	lsls	r3, r3, #28
 8006826:	d501      	bpl.n	800682c <_vfiprintf_r+0x34>
 8006828:	692b      	ldr	r3, [r5, #16]
 800682a:	b99b      	cbnz	r3, 8006854 <_vfiprintf_r+0x5c>
 800682c:	4629      	mov	r1, r5
 800682e:	4630      	mov	r0, r6
 8006830:	f000 f938 	bl	8006aa4 <__swsetup_r>
 8006834:	b170      	cbz	r0, 8006854 <_vfiprintf_r+0x5c>
 8006836:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006838:	07dc      	lsls	r4, r3, #31
 800683a:	d504      	bpl.n	8006846 <_vfiprintf_r+0x4e>
 800683c:	f04f 30ff 	mov.w	r0, #4294967295
 8006840:	b01d      	add	sp, #116	@ 0x74
 8006842:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006846:	89ab      	ldrh	r3, [r5, #12]
 8006848:	0598      	lsls	r0, r3, #22
 800684a:	d4f7      	bmi.n	800683c <_vfiprintf_r+0x44>
 800684c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800684e:	f7fe f9fd 	bl	8004c4c <__retarget_lock_release_recursive>
 8006852:	e7f3      	b.n	800683c <_vfiprintf_r+0x44>
 8006854:	2300      	movs	r3, #0
 8006856:	9309      	str	r3, [sp, #36]	@ 0x24
 8006858:	2320      	movs	r3, #32
 800685a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800685e:	f8cd 800c 	str.w	r8, [sp, #12]
 8006862:	2330      	movs	r3, #48	@ 0x30
 8006864:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006a14 <_vfiprintf_r+0x21c>
 8006868:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800686c:	f04f 0901 	mov.w	r9, #1
 8006870:	4623      	mov	r3, r4
 8006872:	469a      	mov	sl, r3
 8006874:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006878:	b10a      	cbz	r2, 800687e <_vfiprintf_r+0x86>
 800687a:	2a25      	cmp	r2, #37	@ 0x25
 800687c:	d1f9      	bne.n	8006872 <_vfiprintf_r+0x7a>
 800687e:	ebba 0b04 	subs.w	fp, sl, r4
 8006882:	d00b      	beq.n	800689c <_vfiprintf_r+0xa4>
 8006884:	465b      	mov	r3, fp
 8006886:	4622      	mov	r2, r4
 8006888:	4629      	mov	r1, r5
 800688a:	4630      	mov	r0, r6
 800688c:	f7ff ffa2 	bl	80067d4 <__sfputs_r>
 8006890:	3001      	adds	r0, #1
 8006892:	f000 80a7 	beq.w	80069e4 <_vfiprintf_r+0x1ec>
 8006896:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006898:	445a      	add	r2, fp
 800689a:	9209      	str	r2, [sp, #36]	@ 0x24
 800689c:	f89a 3000 	ldrb.w	r3, [sl]
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	f000 809f 	beq.w	80069e4 <_vfiprintf_r+0x1ec>
 80068a6:	2300      	movs	r3, #0
 80068a8:	f04f 32ff 	mov.w	r2, #4294967295
 80068ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80068b0:	f10a 0a01 	add.w	sl, sl, #1
 80068b4:	9304      	str	r3, [sp, #16]
 80068b6:	9307      	str	r3, [sp, #28]
 80068b8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80068bc:	931a      	str	r3, [sp, #104]	@ 0x68
 80068be:	4654      	mov	r4, sl
 80068c0:	2205      	movs	r2, #5
 80068c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80068c6:	4853      	ldr	r0, [pc, #332]	@ (8006a14 <_vfiprintf_r+0x21c>)
 80068c8:	f7f9 fc8a 	bl	80001e0 <memchr>
 80068cc:	9a04      	ldr	r2, [sp, #16]
 80068ce:	b9d8      	cbnz	r0, 8006908 <_vfiprintf_r+0x110>
 80068d0:	06d1      	lsls	r1, r2, #27
 80068d2:	bf44      	itt	mi
 80068d4:	2320      	movmi	r3, #32
 80068d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80068da:	0713      	lsls	r3, r2, #28
 80068dc:	bf44      	itt	mi
 80068de:	232b      	movmi	r3, #43	@ 0x2b
 80068e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80068e4:	f89a 3000 	ldrb.w	r3, [sl]
 80068e8:	2b2a      	cmp	r3, #42	@ 0x2a
 80068ea:	d015      	beq.n	8006918 <_vfiprintf_r+0x120>
 80068ec:	9a07      	ldr	r2, [sp, #28]
 80068ee:	4654      	mov	r4, sl
 80068f0:	2000      	movs	r0, #0
 80068f2:	f04f 0c0a 	mov.w	ip, #10
 80068f6:	4621      	mov	r1, r4
 80068f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80068fc:	3b30      	subs	r3, #48	@ 0x30
 80068fe:	2b09      	cmp	r3, #9
 8006900:	d94b      	bls.n	800699a <_vfiprintf_r+0x1a2>
 8006902:	b1b0      	cbz	r0, 8006932 <_vfiprintf_r+0x13a>
 8006904:	9207      	str	r2, [sp, #28]
 8006906:	e014      	b.n	8006932 <_vfiprintf_r+0x13a>
 8006908:	eba0 0308 	sub.w	r3, r0, r8
 800690c:	fa09 f303 	lsl.w	r3, r9, r3
 8006910:	4313      	orrs	r3, r2
 8006912:	9304      	str	r3, [sp, #16]
 8006914:	46a2      	mov	sl, r4
 8006916:	e7d2      	b.n	80068be <_vfiprintf_r+0xc6>
 8006918:	9b03      	ldr	r3, [sp, #12]
 800691a:	1d19      	adds	r1, r3, #4
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	9103      	str	r1, [sp, #12]
 8006920:	2b00      	cmp	r3, #0
 8006922:	bfbb      	ittet	lt
 8006924:	425b      	neglt	r3, r3
 8006926:	f042 0202 	orrlt.w	r2, r2, #2
 800692a:	9307      	strge	r3, [sp, #28]
 800692c:	9307      	strlt	r3, [sp, #28]
 800692e:	bfb8      	it	lt
 8006930:	9204      	strlt	r2, [sp, #16]
 8006932:	7823      	ldrb	r3, [r4, #0]
 8006934:	2b2e      	cmp	r3, #46	@ 0x2e
 8006936:	d10a      	bne.n	800694e <_vfiprintf_r+0x156>
 8006938:	7863      	ldrb	r3, [r4, #1]
 800693a:	2b2a      	cmp	r3, #42	@ 0x2a
 800693c:	d132      	bne.n	80069a4 <_vfiprintf_r+0x1ac>
 800693e:	9b03      	ldr	r3, [sp, #12]
 8006940:	1d1a      	adds	r2, r3, #4
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	9203      	str	r2, [sp, #12]
 8006946:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800694a:	3402      	adds	r4, #2
 800694c:	9305      	str	r3, [sp, #20]
 800694e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006a24 <_vfiprintf_r+0x22c>
 8006952:	7821      	ldrb	r1, [r4, #0]
 8006954:	2203      	movs	r2, #3
 8006956:	4650      	mov	r0, sl
 8006958:	f7f9 fc42 	bl	80001e0 <memchr>
 800695c:	b138      	cbz	r0, 800696e <_vfiprintf_r+0x176>
 800695e:	9b04      	ldr	r3, [sp, #16]
 8006960:	eba0 000a 	sub.w	r0, r0, sl
 8006964:	2240      	movs	r2, #64	@ 0x40
 8006966:	4082      	lsls	r2, r0
 8006968:	4313      	orrs	r3, r2
 800696a:	3401      	adds	r4, #1
 800696c:	9304      	str	r3, [sp, #16]
 800696e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006972:	4829      	ldr	r0, [pc, #164]	@ (8006a18 <_vfiprintf_r+0x220>)
 8006974:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006978:	2206      	movs	r2, #6
 800697a:	f7f9 fc31 	bl	80001e0 <memchr>
 800697e:	2800      	cmp	r0, #0
 8006980:	d03f      	beq.n	8006a02 <_vfiprintf_r+0x20a>
 8006982:	4b26      	ldr	r3, [pc, #152]	@ (8006a1c <_vfiprintf_r+0x224>)
 8006984:	bb1b      	cbnz	r3, 80069ce <_vfiprintf_r+0x1d6>
 8006986:	9b03      	ldr	r3, [sp, #12]
 8006988:	3307      	adds	r3, #7
 800698a:	f023 0307 	bic.w	r3, r3, #7
 800698e:	3308      	adds	r3, #8
 8006990:	9303      	str	r3, [sp, #12]
 8006992:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006994:	443b      	add	r3, r7
 8006996:	9309      	str	r3, [sp, #36]	@ 0x24
 8006998:	e76a      	b.n	8006870 <_vfiprintf_r+0x78>
 800699a:	fb0c 3202 	mla	r2, ip, r2, r3
 800699e:	460c      	mov	r4, r1
 80069a0:	2001      	movs	r0, #1
 80069a2:	e7a8      	b.n	80068f6 <_vfiprintf_r+0xfe>
 80069a4:	2300      	movs	r3, #0
 80069a6:	3401      	adds	r4, #1
 80069a8:	9305      	str	r3, [sp, #20]
 80069aa:	4619      	mov	r1, r3
 80069ac:	f04f 0c0a 	mov.w	ip, #10
 80069b0:	4620      	mov	r0, r4
 80069b2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80069b6:	3a30      	subs	r2, #48	@ 0x30
 80069b8:	2a09      	cmp	r2, #9
 80069ba:	d903      	bls.n	80069c4 <_vfiprintf_r+0x1cc>
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d0c6      	beq.n	800694e <_vfiprintf_r+0x156>
 80069c0:	9105      	str	r1, [sp, #20]
 80069c2:	e7c4      	b.n	800694e <_vfiprintf_r+0x156>
 80069c4:	fb0c 2101 	mla	r1, ip, r1, r2
 80069c8:	4604      	mov	r4, r0
 80069ca:	2301      	movs	r3, #1
 80069cc:	e7f0      	b.n	80069b0 <_vfiprintf_r+0x1b8>
 80069ce:	ab03      	add	r3, sp, #12
 80069d0:	9300      	str	r3, [sp, #0]
 80069d2:	462a      	mov	r2, r5
 80069d4:	4b12      	ldr	r3, [pc, #72]	@ (8006a20 <_vfiprintf_r+0x228>)
 80069d6:	a904      	add	r1, sp, #16
 80069d8:	4630      	mov	r0, r6
 80069da:	f7fd fbc7 	bl	800416c <_printf_float>
 80069de:	4607      	mov	r7, r0
 80069e0:	1c78      	adds	r0, r7, #1
 80069e2:	d1d6      	bne.n	8006992 <_vfiprintf_r+0x19a>
 80069e4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80069e6:	07d9      	lsls	r1, r3, #31
 80069e8:	d405      	bmi.n	80069f6 <_vfiprintf_r+0x1fe>
 80069ea:	89ab      	ldrh	r3, [r5, #12]
 80069ec:	059a      	lsls	r2, r3, #22
 80069ee:	d402      	bmi.n	80069f6 <_vfiprintf_r+0x1fe>
 80069f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80069f2:	f7fe f92b 	bl	8004c4c <__retarget_lock_release_recursive>
 80069f6:	89ab      	ldrh	r3, [r5, #12]
 80069f8:	065b      	lsls	r3, r3, #25
 80069fa:	f53f af1f 	bmi.w	800683c <_vfiprintf_r+0x44>
 80069fe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006a00:	e71e      	b.n	8006840 <_vfiprintf_r+0x48>
 8006a02:	ab03      	add	r3, sp, #12
 8006a04:	9300      	str	r3, [sp, #0]
 8006a06:	462a      	mov	r2, r5
 8006a08:	4b05      	ldr	r3, [pc, #20]	@ (8006a20 <_vfiprintf_r+0x228>)
 8006a0a:	a904      	add	r1, sp, #16
 8006a0c:	4630      	mov	r0, r6
 8006a0e:	f7fd fe45 	bl	800469c <_printf_i>
 8006a12:	e7e4      	b.n	80069de <_vfiprintf_r+0x1e6>
 8006a14:	08006f40 	.word	0x08006f40
 8006a18:	08006f4a 	.word	0x08006f4a
 8006a1c:	0800416d 	.word	0x0800416d
 8006a20:	080067d5 	.word	0x080067d5
 8006a24:	08006f46 	.word	0x08006f46

08006a28 <__swbuf_r>:
 8006a28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a2a:	460e      	mov	r6, r1
 8006a2c:	4614      	mov	r4, r2
 8006a2e:	4605      	mov	r5, r0
 8006a30:	b118      	cbz	r0, 8006a3a <__swbuf_r+0x12>
 8006a32:	6a03      	ldr	r3, [r0, #32]
 8006a34:	b90b      	cbnz	r3, 8006a3a <__swbuf_r+0x12>
 8006a36:	f7fd ffdd 	bl	80049f4 <__sinit>
 8006a3a:	69a3      	ldr	r3, [r4, #24]
 8006a3c:	60a3      	str	r3, [r4, #8]
 8006a3e:	89a3      	ldrh	r3, [r4, #12]
 8006a40:	071a      	lsls	r2, r3, #28
 8006a42:	d501      	bpl.n	8006a48 <__swbuf_r+0x20>
 8006a44:	6923      	ldr	r3, [r4, #16]
 8006a46:	b943      	cbnz	r3, 8006a5a <__swbuf_r+0x32>
 8006a48:	4621      	mov	r1, r4
 8006a4a:	4628      	mov	r0, r5
 8006a4c:	f000 f82a 	bl	8006aa4 <__swsetup_r>
 8006a50:	b118      	cbz	r0, 8006a5a <__swbuf_r+0x32>
 8006a52:	f04f 37ff 	mov.w	r7, #4294967295
 8006a56:	4638      	mov	r0, r7
 8006a58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006a5a:	6823      	ldr	r3, [r4, #0]
 8006a5c:	6922      	ldr	r2, [r4, #16]
 8006a5e:	1a98      	subs	r0, r3, r2
 8006a60:	6963      	ldr	r3, [r4, #20]
 8006a62:	b2f6      	uxtb	r6, r6
 8006a64:	4283      	cmp	r3, r0
 8006a66:	4637      	mov	r7, r6
 8006a68:	dc05      	bgt.n	8006a76 <__swbuf_r+0x4e>
 8006a6a:	4621      	mov	r1, r4
 8006a6c:	4628      	mov	r0, r5
 8006a6e:	f7ff fd99 	bl	80065a4 <_fflush_r>
 8006a72:	2800      	cmp	r0, #0
 8006a74:	d1ed      	bne.n	8006a52 <__swbuf_r+0x2a>
 8006a76:	68a3      	ldr	r3, [r4, #8]
 8006a78:	3b01      	subs	r3, #1
 8006a7a:	60a3      	str	r3, [r4, #8]
 8006a7c:	6823      	ldr	r3, [r4, #0]
 8006a7e:	1c5a      	adds	r2, r3, #1
 8006a80:	6022      	str	r2, [r4, #0]
 8006a82:	701e      	strb	r6, [r3, #0]
 8006a84:	6962      	ldr	r2, [r4, #20]
 8006a86:	1c43      	adds	r3, r0, #1
 8006a88:	429a      	cmp	r2, r3
 8006a8a:	d004      	beq.n	8006a96 <__swbuf_r+0x6e>
 8006a8c:	89a3      	ldrh	r3, [r4, #12]
 8006a8e:	07db      	lsls	r3, r3, #31
 8006a90:	d5e1      	bpl.n	8006a56 <__swbuf_r+0x2e>
 8006a92:	2e0a      	cmp	r6, #10
 8006a94:	d1df      	bne.n	8006a56 <__swbuf_r+0x2e>
 8006a96:	4621      	mov	r1, r4
 8006a98:	4628      	mov	r0, r5
 8006a9a:	f7ff fd83 	bl	80065a4 <_fflush_r>
 8006a9e:	2800      	cmp	r0, #0
 8006aa0:	d0d9      	beq.n	8006a56 <__swbuf_r+0x2e>
 8006aa2:	e7d6      	b.n	8006a52 <__swbuf_r+0x2a>

08006aa4 <__swsetup_r>:
 8006aa4:	b538      	push	{r3, r4, r5, lr}
 8006aa6:	4b29      	ldr	r3, [pc, #164]	@ (8006b4c <__swsetup_r+0xa8>)
 8006aa8:	4605      	mov	r5, r0
 8006aaa:	6818      	ldr	r0, [r3, #0]
 8006aac:	460c      	mov	r4, r1
 8006aae:	b118      	cbz	r0, 8006ab8 <__swsetup_r+0x14>
 8006ab0:	6a03      	ldr	r3, [r0, #32]
 8006ab2:	b90b      	cbnz	r3, 8006ab8 <__swsetup_r+0x14>
 8006ab4:	f7fd ff9e 	bl	80049f4 <__sinit>
 8006ab8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006abc:	0719      	lsls	r1, r3, #28
 8006abe:	d422      	bmi.n	8006b06 <__swsetup_r+0x62>
 8006ac0:	06da      	lsls	r2, r3, #27
 8006ac2:	d407      	bmi.n	8006ad4 <__swsetup_r+0x30>
 8006ac4:	2209      	movs	r2, #9
 8006ac6:	602a      	str	r2, [r5, #0]
 8006ac8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006acc:	81a3      	strh	r3, [r4, #12]
 8006ace:	f04f 30ff 	mov.w	r0, #4294967295
 8006ad2:	e033      	b.n	8006b3c <__swsetup_r+0x98>
 8006ad4:	0758      	lsls	r0, r3, #29
 8006ad6:	d512      	bpl.n	8006afe <__swsetup_r+0x5a>
 8006ad8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006ada:	b141      	cbz	r1, 8006aee <__swsetup_r+0x4a>
 8006adc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006ae0:	4299      	cmp	r1, r3
 8006ae2:	d002      	beq.n	8006aea <__swsetup_r+0x46>
 8006ae4:	4628      	mov	r0, r5
 8006ae6:	f7fe feff 	bl	80058e8 <_free_r>
 8006aea:	2300      	movs	r3, #0
 8006aec:	6363      	str	r3, [r4, #52]	@ 0x34
 8006aee:	89a3      	ldrh	r3, [r4, #12]
 8006af0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006af4:	81a3      	strh	r3, [r4, #12]
 8006af6:	2300      	movs	r3, #0
 8006af8:	6063      	str	r3, [r4, #4]
 8006afa:	6923      	ldr	r3, [r4, #16]
 8006afc:	6023      	str	r3, [r4, #0]
 8006afe:	89a3      	ldrh	r3, [r4, #12]
 8006b00:	f043 0308 	orr.w	r3, r3, #8
 8006b04:	81a3      	strh	r3, [r4, #12]
 8006b06:	6923      	ldr	r3, [r4, #16]
 8006b08:	b94b      	cbnz	r3, 8006b1e <__swsetup_r+0x7a>
 8006b0a:	89a3      	ldrh	r3, [r4, #12]
 8006b0c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006b10:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006b14:	d003      	beq.n	8006b1e <__swsetup_r+0x7a>
 8006b16:	4621      	mov	r1, r4
 8006b18:	4628      	mov	r0, r5
 8006b1a:	f000 f883 	bl	8006c24 <__smakebuf_r>
 8006b1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b22:	f013 0201 	ands.w	r2, r3, #1
 8006b26:	d00a      	beq.n	8006b3e <__swsetup_r+0x9a>
 8006b28:	2200      	movs	r2, #0
 8006b2a:	60a2      	str	r2, [r4, #8]
 8006b2c:	6962      	ldr	r2, [r4, #20]
 8006b2e:	4252      	negs	r2, r2
 8006b30:	61a2      	str	r2, [r4, #24]
 8006b32:	6922      	ldr	r2, [r4, #16]
 8006b34:	b942      	cbnz	r2, 8006b48 <__swsetup_r+0xa4>
 8006b36:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006b3a:	d1c5      	bne.n	8006ac8 <__swsetup_r+0x24>
 8006b3c:	bd38      	pop	{r3, r4, r5, pc}
 8006b3e:	0799      	lsls	r1, r3, #30
 8006b40:	bf58      	it	pl
 8006b42:	6962      	ldrpl	r2, [r4, #20]
 8006b44:	60a2      	str	r2, [r4, #8]
 8006b46:	e7f4      	b.n	8006b32 <__swsetup_r+0x8e>
 8006b48:	2000      	movs	r0, #0
 8006b4a:	e7f7      	b.n	8006b3c <__swsetup_r+0x98>
 8006b4c:	20000040 	.word	0x20000040

08006b50 <_raise_r>:
 8006b50:	291f      	cmp	r1, #31
 8006b52:	b538      	push	{r3, r4, r5, lr}
 8006b54:	4605      	mov	r5, r0
 8006b56:	460c      	mov	r4, r1
 8006b58:	d904      	bls.n	8006b64 <_raise_r+0x14>
 8006b5a:	2316      	movs	r3, #22
 8006b5c:	6003      	str	r3, [r0, #0]
 8006b5e:	f04f 30ff 	mov.w	r0, #4294967295
 8006b62:	bd38      	pop	{r3, r4, r5, pc}
 8006b64:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8006b66:	b112      	cbz	r2, 8006b6e <_raise_r+0x1e>
 8006b68:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006b6c:	b94b      	cbnz	r3, 8006b82 <_raise_r+0x32>
 8006b6e:	4628      	mov	r0, r5
 8006b70:	f000 f830 	bl	8006bd4 <_getpid_r>
 8006b74:	4622      	mov	r2, r4
 8006b76:	4601      	mov	r1, r0
 8006b78:	4628      	mov	r0, r5
 8006b7a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006b7e:	f000 b817 	b.w	8006bb0 <_kill_r>
 8006b82:	2b01      	cmp	r3, #1
 8006b84:	d00a      	beq.n	8006b9c <_raise_r+0x4c>
 8006b86:	1c59      	adds	r1, r3, #1
 8006b88:	d103      	bne.n	8006b92 <_raise_r+0x42>
 8006b8a:	2316      	movs	r3, #22
 8006b8c:	6003      	str	r3, [r0, #0]
 8006b8e:	2001      	movs	r0, #1
 8006b90:	e7e7      	b.n	8006b62 <_raise_r+0x12>
 8006b92:	2100      	movs	r1, #0
 8006b94:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006b98:	4620      	mov	r0, r4
 8006b9a:	4798      	blx	r3
 8006b9c:	2000      	movs	r0, #0
 8006b9e:	e7e0      	b.n	8006b62 <_raise_r+0x12>

08006ba0 <raise>:
 8006ba0:	4b02      	ldr	r3, [pc, #8]	@ (8006bac <raise+0xc>)
 8006ba2:	4601      	mov	r1, r0
 8006ba4:	6818      	ldr	r0, [r3, #0]
 8006ba6:	f7ff bfd3 	b.w	8006b50 <_raise_r>
 8006baa:	bf00      	nop
 8006bac:	20000040 	.word	0x20000040

08006bb0 <_kill_r>:
 8006bb0:	b538      	push	{r3, r4, r5, lr}
 8006bb2:	4d07      	ldr	r5, [pc, #28]	@ (8006bd0 <_kill_r+0x20>)
 8006bb4:	2300      	movs	r3, #0
 8006bb6:	4604      	mov	r4, r0
 8006bb8:	4608      	mov	r0, r1
 8006bba:	4611      	mov	r1, r2
 8006bbc:	602b      	str	r3, [r5, #0]
 8006bbe:	f7fa ff37 	bl	8001a30 <_kill>
 8006bc2:	1c43      	adds	r3, r0, #1
 8006bc4:	d102      	bne.n	8006bcc <_kill_r+0x1c>
 8006bc6:	682b      	ldr	r3, [r5, #0]
 8006bc8:	b103      	cbz	r3, 8006bcc <_kill_r+0x1c>
 8006bca:	6023      	str	r3, [r4, #0]
 8006bcc:	bd38      	pop	{r3, r4, r5, pc}
 8006bce:	bf00      	nop
 8006bd0:	20000448 	.word	0x20000448

08006bd4 <_getpid_r>:
 8006bd4:	f7fa bf24 	b.w	8001a20 <_getpid>

08006bd8 <__swhatbuf_r>:
 8006bd8:	b570      	push	{r4, r5, r6, lr}
 8006bda:	460c      	mov	r4, r1
 8006bdc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006be0:	2900      	cmp	r1, #0
 8006be2:	b096      	sub	sp, #88	@ 0x58
 8006be4:	4615      	mov	r5, r2
 8006be6:	461e      	mov	r6, r3
 8006be8:	da0d      	bge.n	8006c06 <__swhatbuf_r+0x2e>
 8006bea:	89a3      	ldrh	r3, [r4, #12]
 8006bec:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006bf0:	f04f 0100 	mov.w	r1, #0
 8006bf4:	bf14      	ite	ne
 8006bf6:	2340      	movne	r3, #64	@ 0x40
 8006bf8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006bfc:	2000      	movs	r0, #0
 8006bfe:	6031      	str	r1, [r6, #0]
 8006c00:	602b      	str	r3, [r5, #0]
 8006c02:	b016      	add	sp, #88	@ 0x58
 8006c04:	bd70      	pop	{r4, r5, r6, pc}
 8006c06:	466a      	mov	r2, sp
 8006c08:	f000 f848 	bl	8006c9c <_fstat_r>
 8006c0c:	2800      	cmp	r0, #0
 8006c0e:	dbec      	blt.n	8006bea <__swhatbuf_r+0x12>
 8006c10:	9901      	ldr	r1, [sp, #4]
 8006c12:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006c16:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006c1a:	4259      	negs	r1, r3
 8006c1c:	4159      	adcs	r1, r3
 8006c1e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006c22:	e7eb      	b.n	8006bfc <__swhatbuf_r+0x24>

08006c24 <__smakebuf_r>:
 8006c24:	898b      	ldrh	r3, [r1, #12]
 8006c26:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006c28:	079d      	lsls	r5, r3, #30
 8006c2a:	4606      	mov	r6, r0
 8006c2c:	460c      	mov	r4, r1
 8006c2e:	d507      	bpl.n	8006c40 <__smakebuf_r+0x1c>
 8006c30:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006c34:	6023      	str	r3, [r4, #0]
 8006c36:	6123      	str	r3, [r4, #16]
 8006c38:	2301      	movs	r3, #1
 8006c3a:	6163      	str	r3, [r4, #20]
 8006c3c:	b003      	add	sp, #12
 8006c3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006c40:	ab01      	add	r3, sp, #4
 8006c42:	466a      	mov	r2, sp
 8006c44:	f7ff ffc8 	bl	8006bd8 <__swhatbuf_r>
 8006c48:	9f00      	ldr	r7, [sp, #0]
 8006c4a:	4605      	mov	r5, r0
 8006c4c:	4639      	mov	r1, r7
 8006c4e:	4630      	mov	r0, r6
 8006c50:	f7fe febe 	bl	80059d0 <_malloc_r>
 8006c54:	b948      	cbnz	r0, 8006c6a <__smakebuf_r+0x46>
 8006c56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c5a:	059a      	lsls	r2, r3, #22
 8006c5c:	d4ee      	bmi.n	8006c3c <__smakebuf_r+0x18>
 8006c5e:	f023 0303 	bic.w	r3, r3, #3
 8006c62:	f043 0302 	orr.w	r3, r3, #2
 8006c66:	81a3      	strh	r3, [r4, #12]
 8006c68:	e7e2      	b.n	8006c30 <__smakebuf_r+0xc>
 8006c6a:	89a3      	ldrh	r3, [r4, #12]
 8006c6c:	6020      	str	r0, [r4, #0]
 8006c6e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006c72:	81a3      	strh	r3, [r4, #12]
 8006c74:	9b01      	ldr	r3, [sp, #4]
 8006c76:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006c7a:	b15b      	cbz	r3, 8006c94 <__smakebuf_r+0x70>
 8006c7c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006c80:	4630      	mov	r0, r6
 8006c82:	f000 f81d 	bl	8006cc0 <_isatty_r>
 8006c86:	b128      	cbz	r0, 8006c94 <__smakebuf_r+0x70>
 8006c88:	89a3      	ldrh	r3, [r4, #12]
 8006c8a:	f023 0303 	bic.w	r3, r3, #3
 8006c8e:	f043 0301 	orr.w	r3, r3, #1
 8006c92:	81a3      	strh	r3, [r4, #12]
 8006c94:	89a3      	ldrh	r3, [r4, #12]
 8006c96:	431d      	orrs	r5, r3
 8006c98:	81a5      	strh	r5, [r4, #12]
 8006c9a:	e7cf      	b.n	8006c3c <__smakebuf_r+0x18>

08006c9c <_fstat_r>:
 8006c9c:	b538      	push	{r3, r4, r5, lr}
 8006c9e:	4d07      	ldr	r5, [pc, #28]	@ (8006cbc <_fstat_r+0x20>)
 8006ca0:	2300      	movs	r3, #0
 8006ca2:	4604      	mov	r4, r0
 8006ca4:	4608      	mov	r0, r1
 8006ca6:	4611      	mov	r1, r2
 8006ca8:	602b      	str	r3, [r5, #0]
 8006caa:	f7fa ff21 	bl	8001af0 <_fstat>
 8006cae:	1c43      	adds	r3, r0, #1
 8006cb0:	d102      	bne.n	8006cb8 <_fstat_r+0x1c>
 8006cb2:	682b      	ldr	r3, [r5, #0]
 8006cb4:	b103      	cbz	r3, 8006cb8 <_fstat_r+0x1c>
 8006cb6:	6023      	str	r3, [r4, #0]
 8006cb8:	bd38      	pop	{r3, r4, r5, pc}
 8006cba:	bf00      	nop
 8006cbc:	20000448 	.word	0x20000448

08006cc0 <_isatty_r>:
 8006cc0:	b538      	push	{r3, r4, r5, lr}
 8006cc2:	4d06      	ldr	r5, [pc, #24]	@ (8006cdc <_isatty_r+0x1c>)
 8006cc4:	2300      	movs	r3, #0
 8006cc6:	4604      	mov	r4, r0
 8006cc8:	4608      	mov	r0, r1
 8006cca:	602b      	str	r3, [r5, #0]
 8006ccc:	f7fa ff20 	bl	8001b10 <_isatty>
 8006cd0:	1c43      	adds	r3, r0, #1
 8006cd2:	d102      	bne.n	8006cda <_isatty_r+0x1a>
 8006cd4:	682b      	ldr	r3, [r5, #0]
 8006cd6:	b103      	cbz	r3, 8006cda <_isatty_r+0x1a>
 8006cd8:	6023      	str	r3, [r4, #0]
 8006cda:	bd38      	pop	{r3, r4, r5, pc}
 8006cdc:	20000448 	.word	0x20000448

08006ce0 <_init>:
 8006ce0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ce2:	bf00      	nop
 8006ce4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006ce6:	bc08      	pop	{r3}
 8006ce8:	469e      	mov	lr, r3
 8006cea:	4770      	bx	lr

08006cec <_fini>:
 8006cec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006cee:	bf00      	nop
 8006cf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006cf2:	bc08      	pop	{r3}
 8006cf4:	469e      	mov	lr, r3
 8006cf6:	4770      	bx	lr
