{"Source Block": ["hdl/library/util_mii_to_rmii/phy_mac_link.v@52:62@HdlIdDef", "\n  wire              clk_phase_res;\n  wire              data_valid_w;\n  wire              dibit_sample;\n  wire              eopack_w;\n  wire    [9:0]     mii_rx_dv_10mbps_w;\n  wire    [3:0]     num_w;\n  wire    [3:0]     reg_count_w;\n  wire              sopack_w;\n\n  reg               mii_rx_clk_10_100_r = 1'b0;\n"], "Clone Blocks": [["hdl/library/util_mii_to_rmii/phy_mac_link.v@53:63", "  wire              clk_phase_res;\n  wire              data_valid_w;\n  wire              dibit_sample;\n  wire              eopack_w;\n  wire    [9:0]     mii_rx_dv_10mbps_w;\n  wire    [3:0]     num_w;\n  wire    [3:0]     reg_count_w;\n  wire              sopack_w;\n\n  reg               mii_rx_clk_10_100_r = 1'b0;\n  reg     [3:0]     num_r = 4'b0;\n"], ["hdl/library/util_mii_to_rmii/phy_mac_link.v@51:61", "  );\n\n  wire              clk_phase_res;\n  wire              data_valid_w;\n  wire              dibit_sample;\n  wire              eopack_w;\n  wire    [9:0]     mii_rx_dv_10mbps_w;\n  wire    [3:0]     num_w;\n  wire    [3:0]     reg_count_w;\n  wire              sopack_w;\n\n"], ["hdl/library/util_mii_to_rmii/phy_mac_link.v@49:59", "  output            mii_col,\n  output            mii_rx_clk\n  );\n\n  wire              clk_phase_res;\n  wire              data_valid_w;\n  wire              dibit_sample;\n  wire              eopack_w;\n  wire    [9:0]     mii_rx_dv_10mbps_w;\n  wire    [3:0]     num_w;\n  wire    [3:0]     reg_count_w;\n"], ["hdl/library/util_mii_to_rmii/phy_mac_link.v@54:64", "  wire              data_valid_w;\n  wire              dibit_sample;\n  wire              eopack_w;\n  wire    [9:0]     mii_rx_dv_10mbps_w;\n  wire    [3:0]     num_w;\n  wire    [3:0]     reg_count_w;\n  wire              sopack_w;\n\n  reg               mii_rx_clk_10_100_r = 1'b0;\n  reg     [3:0]     num_r = 4'b0;\n  reg     [3:0]     reg_count = 4'b0;\n"], ["hdl/library/util_mii_to_rmii/phy_mac_link.v@50:60", "  output            mii_rx_clk\n  );\n\n  wire              clk_phase_res;\n  wire              data_valid_w;\n  wire              dibit_sample;\n  wire              eopack_w;\n  wire    [9:0]     mii_rx_dv_10mbps_w;\n  wire    [3:0]     num_w;\n  wire    [3:0]     reg_count_w;\n  wire              sopack_w;\n"], ["hdl/library/util_mii_to_rmii/phy_mac_link.v@55:65", "  wire              dibit_sample;\n  wire              eopack_w;\n  wire    [9:0]     mii_rx_dv_10mbps_w;\n  wire    [3:0]     num_w;\n  wire    [3:0]     reg_count_w;\n  wire              sopack_w;\n\n  reg               mii_rx_clk_10_100_r = 1'b0;\n  reg     [3:0]     num_r = 4'b0;\n  reg     [3:0]     reg_count = 4'b0;\n\n"]], "Diff Content": {"Delete": [[57, "  wire    [9:0]     mii_rx_dv_10mbps_w;\n"]], "Add": []}}