Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Dec 18 13:04:51 2019
| Host         : DESKTOP-7LO5JPI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file init_timing_summary_routed.rpt -pb init_timing_summary_routed.pb -rpx init_timing_summary_routed.rpx -warn_on_violation
| Design       : init
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.350        0.000                      0                  994        0.184        0.000                      0                  994        3.750        0.000                       0                   248  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.350        0.000                      0                  994        0.184        0.000                      0                  994        3.750        0.000                       0                   248  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.350ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.350ns  (required time - arrival time)
  Source:                 start/fetchreg/regfile_reg_r2_0_7_0_5/RAMA/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start/newreg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.608ns  (logic 2.971ns (64.473%)  route 1.637ns (35.527%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns = ( 10.308 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.705    10.308    start/fetchreg/regfile_reg_r2_0_7_0_5/WCLK
    SLICE_X2Y75          RAMD32                                       r  start/fetchreg/regfile_reg_r2_0_7_0_5/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.350    11.658 r  start/fetchreg/regfile_reg_r2_0_7_0_5/RAMA/O
                         net (fo=3, routed)           0.708    12.366    start/fetchreg/SR1OUT[0]
    SLICE_X1Y75          LUT2 (Prop_lut2_I1_O)        0.328    12.694 r  start/fetchreg/newreg0_carry_i_4/O
                         net (fo=1, routed)           0.000    12.694    start/fetchreg_n_43
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.226 r  start/newreg0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.226    start/newreg0_carry_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.560 r  start/newreg0_carry__0/O[1]
                         net (fo=1, routed)           0.354    13.914    start/fetchreg/data0[5]
    SLICE_X0Y76          LUT5 (Prop_lut5_I0_O)        0.303    14.217 r  start/fetchreg/newreg[5]_i_2/O
                         net (fo=1, routed)           0.575    14.792    start/fetchreg/newreg[5]_i_2_n_0
    SLICE_X1Y73          LUT5 (Prop_lut5_I4_O)        0.124    14.916 r  start/fetchreg/newreg[5]_i_1/O
                         net (fo=1, routed)           0.000    14.916    start/fetchreg_n_27
    SLICE_X1Y73          FDRE                                         r  start/newreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.590    15.013    start/CLK_IBUF_BUFG
    SLICE_X1Y73          FDRE                                         r  start/newreg_reg[5]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X1Y73          FDRE (Setup_fdre_C_D)        0.029    15.265    start/newreg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.265    
                         arrival time                         -14.916    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.421ns  (required time - arrival time)
  Source:                 start/fetchreg/regfile_reg_r2_0_7_0_5/RAMA/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start/newreg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.552ns  (logic 3.067ns (67.370%)  route 1.485ns (32.630%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns = ( 10.308 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.705    10.308    start/fetchreg/regfile_reg_r2_0_7_0_5/WCLK
    SLICE_X2Y75          RAMD32                                       r  start/fetchreg/regfile_reg_r2_0_7_0_5/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.350    11.658 r  start/fetchreg/regfile_reg_r2_0_7_0_5/RAMA/O
                         net (fo=3, routed)           0.708    12.366    start/fetchreg/SR1OUT[0]
    SLICE_X1Y75          LUT2 (Prop_lut2_I1_O)        0.328    12.694 r  start/fetchreg/newreg0_carry_i_4/O
                         net (fo=1, routed)           0.000    12.694    start/fetchreg_n_43
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.226 r  start/newreg0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.226    start/newreg0_carry_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.340 r  start/newreg0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.340    start/newreg0_carry__0_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.653 r  start/newreg0_carry__1/O[3]
                         net (fo=1, routed)           0.351    14.003    start/fetchreg/data0[11]
    SLICE_X0Y77          LUT5 (Prop_lut5_I0_O)        0.306    14.309 r  start/fetchreg/newreg[11]_i_2/O
                         net (fo=1, routed)           0.427    14.736    start/fetchreg/newreg[11]_i_2_n_0
    SLICE_X3Y76          LUT5 (Prop_lut5_I4_O)        0.124    14.860 r  start/fetchreg/newreg[11]_i_1/O
                         net (fo=1, routed)           0.000    14.860    start/fetchreg_n_21
    SLICE_X3Y76          FDRE                                         r  start/newreg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.590    15.013    start/CLK_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  start/newreg_reg[11]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X3Y76          FDRE (Setup_fdre_C_D)        0.029    15.281    start/newreg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                         -14.860    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.442ns  (required time - arrival time)
  Source:                 start/fetchreg/regfile_reg_r2_0_7_0_5/RAMA/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start/newreg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.517ns  (logic 3.085ns (68.299%)  route 1.432ns (31.701%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns = ( 10.308 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.705    10.308    start/fetchreg/regfile_reg_r2_0_7_0_5/WCLK
    SLICE_X2Y75          RAMD32                                       r  start/fetchreg/regfile_reg_r2_0_7_0_5/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.350    11.658 r  start/fetchreg/regfile_reg_r2_0_7_0_5/RAMA/O
                         net (fo=3, routed)           0.708    12.366    start/fetchreg/SR1OUT[0]
    SLICE_X1Y75          LUT2 (Prop_lut2_I1_O)        0.328    12.694 r  start/fetchreg/newreg0_carry_i_4/O
                         net (fo=1, routed)           0.000    12.694    start/fetchreg_n_43
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.226 r  start/newreg0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.226    start/newreg0_carry_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.340 r  start/newreg0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.340    start/newreg0_carry__0_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.674 r  start/newreg0_carry__1/O[1]
                         net (fo=1, routed)           0.429    14.102    start/fetchreg/data0[9]
    SLICE_X3Y77          LUT5 (Prop_lut5_I0_O)        0.303    14.405 r  start/fetchreg/newreg[9]_i_2/O
                         net (fo=1, routed)           0.295    14.701    start/fetchreg/newreg[9]_i_2_n_0
    SLICE_X5Y77          LUT5 (Prop_lut5_I4_O)        0.124    14.825 r  start/fetchreg/newreg[9]_i_1/O
                         net (fo=1, routed)           0.000    14.825    start/fetchreg_n_23
    SLICE_X5Y77          FDRE                                         r  start/newreg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.589    15.012    start/CLK_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  start/newreg_reg[9]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.235    
    SLICE_X5Y77          FDRE (Setup_fdre_C_D)        0.031    15.266    start/newreg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.266    
                         arrival time                         -14.825    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.455ns  (required time - arrival time)
  Source:                 start/fetchreg/regfile_reg_r1_0_7_0_5/RAMA/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start/GateMAR_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.565ns  (logic 2.881ns (63.114%)  route 1.684ns (36.886%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns = ( 10.307 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.704    10.307    start/fetchreg/regfile_reg_r1_0_7_0_5/WCLK
    SLICE_X6Y74          RAMD32                                       r  start/fetchreg/regfile_reg_r1_0_7_0_5/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.350    11.657 r  start/fetchreg/regfile_reg_r1_0_7_0_5/RAMA/O
                         net (fo=6, routed)           0.610    12.267    start/fetchreg/LDREG_reg[0]
    SLICE_X6Y72          LUT2 (Prop_lut2_I0_O)        0.328    12.595 r  start/fetchreg/i__carry_i_4/O
                         net (fo=1, routed)           0.000    12.595    start/fetchreg_n_55
    SLICE_X6Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.108 r  start/GateMAR0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.108    start/GateMAR0_inferred__0/i__carry_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.347 r  start/GateMAR0_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.426    13.773    start/GateMAR0_inferred__0/i__carry__0_n_5
    SLICE_X4Y73          LUT6 (Prop_lut6_I1_O)        0.301    14.074 r  start/GateMAR[6]_i_3/O
                         net (fo=1, routed)           0.648    14.721    start/GateMAR[6]_i_3_n_0
    SLICE_X4Y73          LUT3 (Prop_lut3_I2_O)        0.150    14.871 r  start/GateMAR[6]_i_2/O
                         net (fo=1, routed)           0.000    14.871    start/GateMAR[6]_i_2_n_0
    SLICE_X4Y73          FDRE                                         r  start/GateMAR_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.588    15.011    start/CLK_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  start/GateMAR_reg[6]/C
                         clock pessimism              0.276    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X4Y73          FDRE (Setup_fdre_C_D)        0.075    15.326    start/GateMAR_reg[6]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                         -14.871    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.467ns  (required time - arrival time)
  Source:                 start/fetchreg/regfile_reg_r2_0_7_0_5/RAMA/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start/newreg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.494ns  (logic 3.181ns (70.783%)  route 1.313ns (29.217%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns = ( 10.308 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.705    10.308    start/fetchreg/regfile_reg_r2_0_7_0_5/WCLK
    SLICE_X2Y75          RAMD32                                       r  start/fetchreg/regfile_reg_r2_0_7_0_5/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.350    11.658 r  start/fetchreg/regfile_reg_r2_0_7_0_5/RAMA/O
                         net (fo=3, routed)           0.708    12.366    start/fetchreg/SR1OUT[0]
    SLICE_X1Y75          LUT2 (Prop_lut2_I1_O)        0.328    12.694 r  start/fetchreg/newreg0_carry_i_4/O
                         net (fo=1, routed)           0.000    12.694    start/fetchreg_n_43
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.226 r  start/newreg0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.226    start/newreg0_carry_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.340 r  start/newreg0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.340    start/newreg0_carry__0_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.454 r  start/newreg0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.454    start/newreg0_carry__1_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.767 r  start/newreg0_carry__2/O[3]
                         net (fo=1, routed)           0.314    14.081    start/fetchreg/data0[15]
    SLICE_X4Y78          LUT5 (Prop_lut5_I0_O)        0.306    14.387 r  start/fetchreg/newreg[15]_i_5/O
                         net (fo=1, routed)           0.291    14.678    start/fetchreg/newreg[15]_i_5_n_0
    SLICE_X5Y78          LUT5 (Prop_lut5_I4_O)        0.124    14.802 r  start/fetchreg/newreg[15]_i_2/O
                         net (fo=1, routed)           0.000    14.802    start/fetchreg_n_17
    SLICE_X5Y78          FDRE                                         r  start/newreg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.591    15.014    start/CLK_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  start/newreg_reg[15]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X5Y78          FDRE (Setup_fdre_C_D)        0.031    15.268    start/newreg_reg[15]
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                         -14.802    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.470ns  (required time - arrival time)
  Source:                 start/fetchreg/regfile_reg_r2_0_7_0_5/RAMA/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start/newreg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.506ns  (logic 2.989ns (66.339%)  route 1.517ns (33.661%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns = ( 10.308 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.705    10.308    start/fetchreg/regfile_reg_r2_0_7_0_5/WCLK
    SLICE_X2Y75          RAMD32                                       r  start/fetchreg/regfile_reg_r2_0_7_0_5/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.350    11.658 r  start/fetchreg/regfile_reg_r2_0_7_0_5/RAMA/O
                         net (fo=3, routed)           0.708    12.366    start/fetchreg/SR1OUT[0]
    SLICE_X1Y75          LUT2 (Prop_lut2_I1_O)        0.328    12.694 r  start/fetchreg/newreg0_carry_i_4/O
                         net (fo=1, routed)           0.000    12.694    start/fetchreg_n_43
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.226 r  start/newreg0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.226    start/newreg0_carry_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.340 r  start/newreg0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.340    start/newreg0_carry__0_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.579 r  start/newreg0_carry__1/O[2]
                         net (fo=1, routed)           0.509    14.088    start/fetchreg/data0[10]
    SLICE_X0Y77          LUT5 (Prop_lut5_I0_O)        0.302    14.390 r  start/fetchreg/newreg[10]_i_2/O
                         net (fo=1, routed)           0.300    14.689    start/fetchreg/newreg[10]_i_2_n_0
    SLICE_X0Y76          LUT5 (Prop_lut5_I4_O)        0.124    14.813 r  start/fetchreg/newreg[10]_i_1/O
                         net (fo=1, routed)           0.000    14.813    start/fetchreg_n_22
    SLICE_X0Y76          FDRE                                         r  start/newreg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.590    15.013    start/CLK_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  start/newreg_reg[10]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y76          FDRE (Setup_fdre_C_D)        0.031    15.283    start/newreg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                         -14.813    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.473ns  (required time - arrival time)
  Source:                 start/fetchreg/regfile_reg_r2_0_7_0_5/RAMA/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start/newreg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.488ns  (logic 3.199ns (71.282%)  route 1.289ns (28.718%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns = ( 10.308 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.705    10.308    start/fetchreg/regfile_reg_r2_0_7_0_5/WCLK
    SLICE_X2Y75          RAMD32                                       r  start/fetchreg/regfile_reg_r2_0_7_0_5/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.350    11.658 r  start/fetchreg/regfile_reg_r2_0_7_0_5/RAMA/O
                         net (fo=3, routed)           0.708    12.366    start/fetchreg/SR1OUT[0]
    SLICE_X1Y75          LUT2 (Prop_lut2_I1_O)        0.328    12.694 r  start/fetchreg/newreg0_carry_i_4/O
                         net (fo=1, routed)           0.000    12.694    start/fetchreg_n_43
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.226 r  start/newreg0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.226    start/newreg0_carry_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.340 r  start/newreg0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.340    start/newreg0_carry__0_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.454 r  start/newreg0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.454    start/newreg0_carry__1_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.788 r  start/newreg0_carry__2/O[1]
                         net (fo=1, routed)           0.432    14.220    start/fetchreg/data0[13]
    SLICE_X7Y78          LUT5 (Prop_lut5_I0_O)        0.303    14.523 r  start/fetchreg/newreg[13]_i_2/O
                         net (fo=1, routed)           0.149    14.672    start/fetchreg/newreg[13]_i_2_n_0
    SLICE_X7Y78          LUT5 (Prop_lut5_I4_O)        0.124    14.796 r  start/fetchreg/newreg[13]_i_1/O
                         net (fo=1, routed)           0.000    14.796    start/fetchreg_n_19
    SLICE_X7Y78          FDRE                                         r  start/newreg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.591    15.014    start/CLK_IBUF_BUFG
    SLICE_X7Y78          FDRE                                         r  start/newreg_reg[13]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X7Y78          FDRE (Setup_fdre_C_D)        0.031    15.268    start/newreg_reg[13]
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                         -14.796    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.486ns  (required time - arrival time)
  Source:                 start/fetchreg/regfile_reg_r2_0_7_0_5/RAMA/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start/newreg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.472ns  (logic 2.969ns (66.397%)  route 1.503ns (33.603%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns = ( 10.308 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.705    10.308    start/fetchreg/regfile_reg_r2_0_7_0_5/WCLK
    SLICE_X2Y75          RAMD32                                       r  start/fetchreg/regfile_reg_r2_0_7_0_5/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.350    11.658 r  start/fetchreg/regfile_reg_r2_0_7_0_5/RAMA/O
                         net (fo=3, routed)           0.708    12.366    start/fetchreg/SR1OUT[0]
    SLICE_X1Y75          LUT2 (Prop_lut2_I1_O)        0.328    12.694 r  start/fetchreg/newreg0_carry_i_4/O
                         net (fo=1, routed)           0.000    12.694    start/fetchreg_n_43
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.226 r  start/newreg0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.226    start/newreg0_carry_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.340 r  start/newreg0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.340    start/newreg0_carry__0_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.562 r  start/newreg0_carry__1/O[0]
                         net (fo=1, routed)           0.351    13.912    start/fetchreg/data0[8]
    SLICE_X0Y77          LUT5 (Prop_lut5_I0_O)        0.299    14.211 r  start/fetchreg/newreg[8]_i_2/O
                         net (fo=1, routed)           0.444    14.655    start/fetchreg/newreg[8]_i_2_n_0
    SLICE_X4Y76          LUT5 (Prop_lut5_I4_O)        0.124    14.779 r  start/fetchreg/newreg[8]_i_1/O
                         net (fo=1, routed)           0.000    14.779    start/fetchreg_n_24
    SLICE_X4Y76          FDRE                                         r  start/newreg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.588    15.011    start/CLK_IBUF_BUFG
    SLICE_X4Y76          FDRE                                         r  start/newreg_reg[8]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X4Y76          FDRE (Setup_fdre_C_D)        0.031    15.265    start/newreg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.265    
                         arrival time                         -14.779    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 start/fetchreg/regfile_reg_r2_0_7_0_5/RAMA/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start/newreg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.485ns  (logic 3.083ns (68.741%)  route 1.402ns (31.259%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns = ( 10.308 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.705    10.308    start/fetchreg/regfile_reg_r2_0_7_0_5/WCLK
    SLICE_X2Y75          RAMD32                                       r  start/fetchreg/regfile_reg_r2_0_7_0_5/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.350    11.658 r  start/fetchreg/regfile_reg_r2_0_7_0_5/RAMA/O
                         net (fo=3, routed)           0.708    12.366    start/fetchreg/SR1OUT[0]
    SLICE_X1Y75          LUT2 (Prop_lut2_I1_O)        0.328    12.694 r  start/fetchreg/newreg0_carry_i_4/O
                         net (fo=1, routed)           0.000    12.694    start/fetchreg_n_43
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.226 r  start/newreg0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.226    start/newreg0_carry_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.340 r  start/newreg0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.340    start/newreg0_carry__0_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.454 r  start/newreg0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.454    start/newreg0_carry__1_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.676 r  start/newreg0_carry__2/O[0]
                         net (fo=1, routed)           0.403    14.078    start/fetchreg/data0[12]
    SLICE_X3Y78          LUT5 (Prop_lut5_I0_O)        0.299    14.377 r  start/fetchreg/newreg[12]_i_2/O
                         net (fo=1, routed)           0.291    14.669    start/fetchreg/newreg[12]_i_2_n_0
    SLICE_X0Y78          LUT5 (Prop_lut5_I4_O)        0.124    14.793 r  start/fetchreg/newreg[12]_i_1/O
                         net (fo=1, routed)           0.000    14.793    start/fetchreg_n_20
    SLICE_X0Y78          FDRE                                         r  start/newreg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.593    15.016    start/CLK_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  start/newreg_reg[12]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X0Y78          FDRE (Setup_fdre_C_D)        0.031    15.286    start/newreg_reg[12]
  -------------------------------------------------------------------
                         required time                         15.286    
                         arrival time                         -14.793    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.506ns  (required time - arrival time)
  Source:                 start/fetchreg/regfile_reg_r2_0_7_0_5/RAMA/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start/newreg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.454ns  (logic 2.875ns (64.554%)  route 1.579ns (35.446%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns = ( 10.308 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.705    10.308    start/fetchreg/regfile_reg_r2_0_7_0_5/WCLK
    SLICE_X2Y75          RAMD32                                       r  start/fetchreg/regfile_reg_r2_0_7_0_5/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.350    11.658 r  start/fetchreg/regfile_reg_r2_0_7_0_5/RAMA/O
                         net (fo=3, routed)           0.708    12.366    start/fetchreg/SR1OUT[0]
    SLICE_X1Y75          LUT2 (Prop_lut2_I1_O)        0.328    12.694 r  start/fetchreg/newreg0_carry_i_4/O
                         net (fo=1, routed)           0.000    12.694    start/fetchreg_n_43
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.226 r  start/newreg0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.226    start/newreg0_carry_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.465 r  start/newreg0_carry__0/O[2]
                         net (fo=1, routed)           0.287    13.751    start/fetchreg/data0[6]
    SLICE_X3Y76          LUT5 (Prop_lut5_I0_O)        0.302    14.053 r  start/fetchreg/newreg[6]_i_2/O
                         net (fo=1, routed)           0.584    14.637    start/fetchreg/newreg[6]_i_2_n_0
    SLICE_X3Y73          LUT5 (Prop_lut5_I4_O)        0.124    14.761 r  start/fetchreg/newreg[6]_i_1/O
                         net (fo=1, routed)           0.000    14.761    start/fetchreg_n_26
    SLICE_X3Y73          FDRE                                         r  start/newreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.590    15.013    start/CLK_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  start/newreg_reg[6]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X3Y73          FDRE (Setup_fdre_C_D)        0.031    15.267    start/newreg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.267    
                         arrival time                         -14.761    
  -------------------------------------------------------------------
                         slack                                  0.506    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 start/IR_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start/DR_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.801%)  route 0.131ns (48.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.591     1.510    start/CLK_IBUF_BUFG
    SLICE_X7Y76          FDRE                                         r  start/IR_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  start/IR_reg[11]/Q
                         net (fo=8, routed)           0.131     1.783    start/IR_reg_n_0_[11]
    SLICE_X4Y76          FDRE                                         r  start/DR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.859     2.024    start/CLK_IBUF_BUFG
    SLICE_X4Y76          FDRE                                         r  start/DR_reg[2]/C
                         clock pessimism             -0.500     1.523    
    SLICE_X4Y76          FDRE (Hold_fdre_C_D)         0.075     1.598    start/DR_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 start/fetchreg/p_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start/fetchreg/ANout_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.327ns  (logic 0.194ns (59.247%)  route 0.133ns (40.753%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 7.037 - 5.000 ) 
    Source Clock Delay      (SCD):    1.519ns = ( 6.519 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.600     6.519    start/fetchreg/ANout_reg[3]_1
    SLICE_X1Y85          FDRE                                         r  start/fetchreg/p_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.146     6.665 f  start/fetchreg/p_reg[0]/Q
                         net (fo=14, routed)          0.133     6.799    start/fetchreg/p[0]
    SLICE_X0Y85          LUT2 (Prop_lut2_I1_O)        0.048     6.847 r  start/fetchreg/ANout[1]_i_1/O
                         net (fo=1, routed)           0.000     6.847    start/fetchreg/ANout[1]
    SLICE_X0Y85          FDRE                                         r  start/fetchreg/ANout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.872     7.037    start/fetchreg/ANout_reg[3]_1
    SLICE_X0Y85          FDRE                                         r  start/fetchreg/ANout_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.504     6.532    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)         0.114     6.646    start/fetchreg/ANout_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.646    
                         arrival time                           6.847    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 start/fetchreg/p_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start/fetchreg/ANout_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.329ns  (logic 0.195ns (59.191%)  route 0.134ns (40.809%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 7.037 - 5.000 ) 
    Source Clock Delay      (SCD):    1.519ns = ( 6.519 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.600     6.519    start/fetchreg/ANout_reg[3]_1
    SLICE_X1Y85          FDRE                                         r  start/fetchreg/p_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.146     6.665 f  start/fetchreg/p_reg[0]/Q
                         net (fo=14, routed)          0.134     6.800    start/fetchreg/p[0]
    SLICE_X0Y85          LUT2 (Prop_lut2_I1_O)        0.049     6.849 r  start/fetchreg/ANout[3]_i_1/O
                         net (fo=1, routed)           0.000     6.849    start/fetchreg/ANout[3]
    SLICE_X0Y85          FDRE                                         r  start/fetchreg/ANout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.872     7.037    start/fetchreg/ANout_reg[3]_1
    SLICE_X0Y85          FDRE                                         r  start/fetchreg/ANout_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.504     6.532    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)         0.114     6.646    start/fetchreg/ANout_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.646    
                         arrival time                           6.849    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 start/IR_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start/SR1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.991%)  route 0.152ns (45.009%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.563     1.482    start/CLK_IBUF_BUFG
    SLICE_X9Y76          FDRE                                         r  start/IR_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.141     1.623 r  start/IR_reg[10]/Q
                         net (fo=8, routed)           0.152     1.776    start/p_2_in_0
    SLICE_X8Y76          LUT5 (Prop_lut5_I0_O)        0.045     1.821 r  start/SR1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.821    start/SR1[1]_i_1_n_0
    SLICE_X8Y76          FDRE                                         r  start/SR1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.831     1.996    start/CLK_IBUF_BUFG
    SLICE_X8Y76          FDRE                                         r  start/SR1_reg[1]/C
                         clock pessimism             -0.500     1.495    
    SLICE_X8Y76          FDRE (Hold_fdre_C_D)         0.120     1.615    start/SR1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 start/IR_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start/SR2MUX_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.027%)  route 0.129ns (40.973%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.591     1.510    start/CLK_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  start/IR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  start/IR_reg[5]/Q
                         net (fo=24, routed)          0.129     1.780    start/IR_reg_n_0_[5]
    SLICE_X3Y75          LUT4 (Prop_lut4_I2_O)        0.045     1.825 r  start/_inferred__0/SR2MUX[4]_i_1/O
                         net (fo=1, routed)           0.000     1.825    start/p_1_in__0[4]
    SLICE_X3Y75          FDRE                                         r  start/SR2MUX_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.861     2.026    start/CLK_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  start/SR2MUX_reg[4]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X3Y75          FDRE (Hold_fdre_C_D)         0.091     1.614    start/SR2MUX_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 start/fetchreg/p_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start/fetchreg/ANout_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.324ns  (logic 0.191ns (58.871%)  route 0.133ns (41.130%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 7.037 - 5.000 ) 
    Source Clock Delay      (SCD):    1.519ns = ( 6.519 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.600     6.519    start/fetchreg/ANout_reg[3]_1
    SLICE_X1Y85          FDRE                                         r  start/fetchreg/p_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.146     6.665 r  start/fetchreg/p_reg[0]/Q
                         net (fo=14, routed)          0.133     6.799    start/fetchreg/p[0]
    SLICE_X0Y85          LUT2 (Prop_lut2_I1_O)        0.045     6.844 r  start/fetchreg/ANout[0]_i_1/O
                         net (fo=1, routed)           0.000     6.844    start/fetchreg/ANout[0]
    SLICE_X0Y85          FDRE                                         r  start/fetchreg/ANout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.872     7.037    start/fetchreg/ANout_reg[3]_1
    SLICE_X0Y85          FDRE                                         r  start/fetchreg/ANout_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.504     6.532    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)         0.098     6.630    start/fetchreg/ANout_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.630    
                         arrival time                           6.844    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 start/fetchreg/p_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start/fetchreg/ANout_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.325ns  (logic 0.191ns (58.690%)  route 0.134ns (41.310%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 7.037 - 5.000 ) 
    Source Clock Delay      (SCD):    1.519ns = ( 6.519 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.600     6.519    start/fetchreg/ANout_reg[3]_1
    SLICE_X1Y85          FDRE                                         r  start/fetchreg/p_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.146     6.665 r  start/fetchreg/p_reg[0]/Q
                         net (fo=14, routed)          0.134     6.800    start/fetchreg/p[0]
    SLICE_X0Y85          LUT2 (Prop_lut2_I0_O)        0.045     6.845 r  start/fetchreg/ANout[2]_i_1/O
                         net (fo=1, routed)           0.000     6.845    start/fetchreg/ANout[2]
    SLICE_X0Y85          FDRE                                         r  start/fetchreg/ANout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.872     7.037    start/fetchreg/ANout_reg[3]_1
    SLICE_X0Y85          FDRE                                         r  start/fetchreg/ANout_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.504     6.532    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)         0.099     6.631    start/fetchreg/ANout_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.631    
                         arrival time                           6.845    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 start/SEXTPC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start/pc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.272ns (76.814%)  route 0.082ns (23.186%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.593     1.512    start/CLK_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  start/SEXTPC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.164     1.676 r  start/SEXTPC_reg[3]/Q
                         net (fo=1, routed)           0.082     1.758    start/SEXTPC_reg_n_0_[3]
    SLICE_X7Y72          LUT3 (Prop_lut3_I1_O)        0.045     1.803 r  start/pc[0]_i_3/O
                         net (fo=1, routed)           0.000     1.803    start/pc[0]_i_3_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.866 r  start/pc_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.866    start/pc_reg[0]_i_2_n_4
    SLICE_X7Y72          FDRE                                         r  start/pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.861     2.026    start/CLK_IBUF_BUFG
    SLICE_X7Y72          FDRE                                         r  start/pc_reg[3]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X7Y72          FDRE (Hold_fdre_C_D)         0.105     1.630    start/pc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 start/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start/pc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.591     1.510    start/CLK_IBUF_BUFG
    SLICE_X7Y73          FDRE                                         r  start/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  start/pc_reg[4]/Q
                         net (fo=8, routed)           0.079     1.731    start/pc_reg[4]
    SLICE_X7Y73          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.855 r  start/pc_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.855    start/pc_reg[4]_i_1_n_6
    SLICE_X7Y73          FDRE                                         r  start/pc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.859     2.024    start/CLK_IBUF_BUFG
    SLICE_X7Y73          FDRE                                         r  start/pc_reg[5]/C
                         clock pessimism             -0.513     1.510    
    SLICE_X7Y73          FDRE (Hold_fdre_C_D)         0.105     1.615    start/pc_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 start/pc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start/pc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.590     1.509    start/CLK_IBUF_BUFG
    SLICE_X7Y74          FDRE                                         r  start/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  start/pc_reg[8]/Q
                         net (fo=5, routed)           0.079     1.730    start/pc_reg[8]
    SLICE_X7Y74          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.854 r  start/pc_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.854    start/pc_reg[8]_i_1_n_6
    SLICE_X7Y74          FDRE                                         r  start/pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.858     2.023    start/CLK_IBUF_BUFG
    SLICE_X7Y74          FDRE                                         r  start/pc_reg[9]/C
                         clock pessimism             -0.513     1.509    
    SLICE_X7Y74          FDRE (Hold_fdre_C_D)         0.105     1.614    start/pc_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y80     clearbutton/button_r1_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y80     clearbutton/button_r2_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X5Y73     start/DR_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X5Y73     start/DR_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y76     start/DR_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y79     start/GateMDR_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y79     start/GateMDR_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y79     start/GateMDR_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y75     start/GateMDR_reg[1]/C
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X2Y79     start/fetchreg/regfile_reg_r1_0_7_12_15/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X2Y79     start/fetchreg/regfile_reg_r1_0_7_12_15/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X2Y79     start/fetchreg/regfile_reg_r1_0_7_12_15/RAMD_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X2Y79     start/fetchreg/regfile_reg_r1_0_7_12_15/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y77     start/fetchreg/regfile_reg_r1_0_7_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y77     start/fetchreg/regfile_reg_r1_0_7_6_11/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y77     start/fetchreg/regfile_reg_r1_0_7_6_11/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y77     start/fetchreg/regfile_reg_r1_0_7_6_11/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y77     start/fetchreg/regfile_reg_r1_0_7_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X2Y78     start/fetchreg/regfile_reg_r2_0_7_12_15/RAMA/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     start/run/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_6_6/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     start/run/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_6_6/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     start/run/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_7_7/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     start/run/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_7_7/LOW/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X2Y73     start/fetchreg/regfile_reg_r3_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X2Y73     start/fetchreg/regfile_reg_r3_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X2Y73     start/fetchreg/regfile_reg_r3_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X2Y73     start/fetchreg/regfile_reg_r3_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X2Y73     start/fetchreg/regfile_reg_r3_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X2Y73     start/fetchreg/regfile_reg_r3_0_7_0_5/RAMD_D1/CLK



