// Seed: 1884185586
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    output id_1,
    input id_2,
    output logic id_3,
    output id_4,
    input id_5,
    input id_6,
    input id_7,
    output id_8,
    output logic id_9,
    input id_10,
    input id_11,
    input id_12,
    input logic id_13,
    input logic id_14,
    output id_15,
    output id_16,
    output id_17,
    output id_18,
    output id_19,
    input logic id_20,
    input id_21,
    input logic id_22,
    input id_23,
    input id_24
);
  assign id_9 = 1;
  logic id_25;
  logic id_26;
  logic id_27;
  specify
    (id_28 => id_29) = 1;
  endspecify
endmodule
