Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 22:23:30 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/am_shift_t/post_route_timing.rpt
| Design       : am_shift_t
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
sub_a_e[5]                     a_m_shift[4]                   inf           
sub_a_e[0]                     a_m_shift[19]                  inf           
sub_a_e[0]                     a_m_shift[11]                  inf           
sub_a_e[0]                     a_m_shift[3]                   inf           
sub_a_e[0]                     a_m_shift[5]                   inf           
sub_a_e[0]                     a_m_shift[13]                  inf           
sub_a_e[5]                     a_m_shift[20]                  inf           
sub_a_e[0]                     a_m_shift[10]                  inf           
sub_a_e[0]                     a_m_shift[1]                   inf           
a_m[0]                         a_m_shift[7]                   inf           
sub_a_e[0]                     a_m_shift[17]                  inf           
sub_a_e[0]                     a_m_shift[2]                   inf           
sub_a_e[0]                     a_m_shift[9]                   inf           
sub_a_e[5]                     a_m_shift[0]                   inf           
sub_a_e[5]                     a_m_shift[16]                  inf           
sub_a_e[0]                     a_m_shift[12]                  inf           
sub_a_e[5]                     a_m_shift[6]                   inf           
sub_a_e[0]                     a_m_shift[14]                  inf           
sub_a_e[0]                     a_m_shift[15]                  inf           
sub_a_e[5]                     a_m_shift[8]                   inf           
sub_a_e[0]                     a_m_shift[21]                  inf           
sub_a_e[5]                     a_m_shift[24]                  inf           
sub_a_e[0]                     a_m_shift[23]                  inf           
sub_a_e[5]                     a_m_shift[22]                  inf           
sub_a_e[5]                     a_m_shift[18]                  inf           
sub_a_e[3]                     a_m_shift[27]                  inf           
a_m[15]                        a_m_shift[26]                  inf           
sub_a_e[5]                     a_m_shift[25]                  inf           



