
---------- Begin Simulation Statistics ----------
final_tick                               117841378000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 422284                       # Simulator instruction rate (inst/s)
host_mem_usage                                 663504                       # Number of bytes of host memory used
host_op_rate                                   426941                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   236.81                       # Real time elapsed on the host
host_tick_rate                              497625518                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101102842                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.117841                       # Number of seconds simulated
sim_ticks                                117841378000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101102842                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.178414                       # CPI: cycles per instruction
system.cpu.discardedOps                        973341                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         2243542                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.848598                       # IPC: instructions per cycle
system.cpu.numCycles                        117841378                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55116018     54.51%     54.51% # Class of committed instruction
system.cpu.op_class_0::IntMult                 167845      0.17%     54.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    376      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    466      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    378      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            267609      0.26%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            259630      0.26%     55.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            161456      0.16%     55.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54308      0.05%     55.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           483616      0.48%     55.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            33524      0.03%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         11115      0.01%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::MemRead               38167367     37.75%     93.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6379081      6.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101102842                       # Class of committed instruction
system.cpu.tickCycles                       115597836                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          716                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2718                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1277                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           95                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        24421                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          450                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        49316                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            545                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 6503080                       # Number of BP lookups
system.cpu.branchPred.condPredicted           5095082                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            349128                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4085597                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 4078089                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.816232                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  312589                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          675698                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             102890                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           572808                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        37442                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     43877108                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43877108                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43885815                       # number of overall hits
system.cpu.dcache.overall_hits::total        43885815                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        20683                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          20683                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        20728                       # number of overall misses
system.cpu.dcache.overall_misses::total         20728                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    735949000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    735949000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    735949000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    735949000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43897791                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43897791                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43906543                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43906543                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000471                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000471                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000472                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000472                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 35582.313978                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 35582.313978                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 35505.065612                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 35505.065612                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        17720                       # number of writebacks
system.cpu.dcache.writebacks::total             17720                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1676                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1676                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1676                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1676                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        19007                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        19007                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        19031                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        19031                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    593998000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    593998000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    596916000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    596916000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000433                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000433                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000433                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000433                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 31251.538907                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31251.538907                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 31365.456361                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31365.456361                       # average overall mshr miss latency
system.cpu.dcache.replacements                  18775                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37572488                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37572488                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4537                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4537                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    155242000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    155242000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37577025                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37577025                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000121                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000121                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 34216.883403                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34216.883403                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           82                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           82                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4455                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4455                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    142052000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    142052000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 31885.970819                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31885.970819                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6304620                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6304620                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        16146                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        16146                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    580707000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    580707000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6320766                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6320766                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002554                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002554                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 35965.997770                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 35965.997770                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1594                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1594                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        14552                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        14552                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    451946000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    451946000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002302                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002302                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 31057.311710                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 31057.311710                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8707                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8707                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           45                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           45                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8752                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8752                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.005142                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.005142                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           24                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           24                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2918000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2918000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.002742                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.002742                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 121583.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 121583.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 117841378000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           254.948197                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43905178                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             19031                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           2307.034733                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            258000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   254.948197                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995891                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995891                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          125                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          101                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         175646531                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        175646531                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 117841378000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 117841378000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 117841378000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            48927256                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           40583119                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           6266734                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     14265652                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14265652                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     14265652                       # number of overall hits
system.cpu.icache.overall_hits::total        14265652                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5875                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5875                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5875                       # number of overall misses
system.cpu.icache.overall_misses::total          5875                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    233355000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    233355000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    233355000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    233355000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     14271527                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14271527                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     14271527                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14271527                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000412                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000412                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000412                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000412                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        39720                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        39720                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        39720                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        39720                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         5635                       # number of writebacks
system.cpu.icache.writebacks::total              5635                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         5875                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5875                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5875                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5875                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    221605000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    221605000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    221605000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    221605000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000412                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000412                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000412                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000412                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        37720                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        37720                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        37720                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        37720                       # average overall mshr miss latency
system.cpu.icache.replacements                   5635                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     14265652                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14265652                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5875                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5875                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    233355000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    233355000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     14271527                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14271527                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000412                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000412                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        39720                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        39720                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5875                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5875                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    221605000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    221605000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000412                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000412                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        37720                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        37720                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 117841378000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           239.822178                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14271527                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5875                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2429.196085                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   239.822178                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.936805                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.936805                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          240                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          234                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          14277402                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         14277402                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 117841378000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 117841378000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 117841378000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 117841378000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  101102842                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                 5184                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                17567                       # number of demand (read+write) hits
system.l2.demand_hits::total                    22751                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                5184                       # number of overall hits
system.l2.overall_hits::.cpu.data               17567                       # number of overall hits
system.l2.overall_hits::total                   22751                       # number of overall hits
system.l2.demand_misses::.cpu.inst                691                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1464                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2155                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               691                       # number of overall misses
system.l2.overall_misses::.cpu.data              1464                       # number of overall misses
system.l2.overall_misses::total                  2155                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     80608000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    166933000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        247541000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     80608000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    166933000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       247541000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             5875                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            19031                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                24906                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            5875                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           19031                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               24906                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.117617                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.076927                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.086525                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.117617                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.076927                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.086525                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 116654.124457                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 114025.273224                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 114868.213457                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 116654.124457                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 114025.273224                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 114868.213457                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 186                       # number of writebacks
system.l2.writebacks::total                       186                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst              25                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  32                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst             25                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 32                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           666                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1457                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2123                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          666                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1457                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2123                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     64117000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    136824000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    200941000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     64117000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    136824000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    200941000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.113362                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.076559                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.085241                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.113362                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.076559                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.085241                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 96271.771772                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 93908.030199                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94649.552520                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 96271.771772                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 93908.030199                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94649.552520                       # average overall mshr miss latency
system.l2.replacements                           1054                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        17720                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            17720                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        17720                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        17720                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         4958                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             4958                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         4958                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         4958                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           86                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            86                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             13437                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 13437                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1115                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1115                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    125585000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     125585000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         14552                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             14552                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.076622                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.076622                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 112632.286996                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 112632.286996                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1115                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1115                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    103285000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    103285000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.076622                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.076622                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 92632.286996                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92632.286996                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           5184                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               5184                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          691                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              691                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     80608000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     80608000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         5875                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           5875                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.117617                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.117617                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 116654.124457                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 116654.124457                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           25                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            25                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          666                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          666                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     64117000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     64117000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.113362                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.113362                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 96271.771772                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 96271.771772                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          4130                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4130                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          349                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             349                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     41348000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     41348000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         4479                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          4479                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.077919                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.077919                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 118475.644699                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 118475.644699                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          342                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          342                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     33539000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     33539000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.076356                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.076356                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 98067.251462                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 98067.251462                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 117841378000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1246.093943                       # Cycle average of tags in use
system.l2.tags.total_refs                       47921                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2339                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     20.487815                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      39.207172                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       219.041349                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       987.845423                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.019144                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.106954                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.482346                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.608444                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1285                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1276                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.627441                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     50378                       # Number of tag accesses
system.l2.tags.data_accesses                    50378                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 117841378000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples       292.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2664.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5184.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.083823434500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           13                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           13                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               40224                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                248                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2123                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        186                       # Number of write requests accepted
system.mem_ctrls.readBursts                      8492                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      744                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    644                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   452                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       3.97                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.25                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8492                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  744                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1889                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1884                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1888                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1892                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      67                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           13                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean            595                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    175.575127                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1262.791880                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255             7     53.85%     53.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            3     23.08%     76.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            2     15.38%     92.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      7.69%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            13                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           13                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      20.076923                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     20.028180                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.382120                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1      7.69%      7.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      7.69%     15.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5     38.46%     53.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6     46.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            13                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   41216                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  543488                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                47616                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      4.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  117269695000                       # Total gap between requests
system.mem_ctrls.avgGap                   50788087.92                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       170496                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       331776                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        16704                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 1446826.258260489907                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 2815445.691750142258                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 141749.869897142577                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2664                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         5828                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks          744                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     99189250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    214131250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2313614348750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     37233.20                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     36741.81                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 3109696705.31                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       170496                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       372992                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        543488                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       170496                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       170496                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        47616                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        47616                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          666                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         1457                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           2123                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks          186                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total           186                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      1446826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      3165204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          4612030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      1446826                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1446826                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks       404069                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total          404069                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks       404069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      1446826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      3165204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         5016099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 7848                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                 261                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          356                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          360                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          308                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          480                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          484                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          404                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          424                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          460                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1255                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          800                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          565                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          348                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          328                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          404                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          508                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          364                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            8                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          118                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9           78                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10           53                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               166170500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              39240000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          313320500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                21173.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           39923.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                6815                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                232                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            86.84                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           88.89                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1062                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   488.677966                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   408.388790                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   303.651606                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127            7      0.66%      0.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255            3      0.28%      0.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          581     54.71%     55.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511            1      0.09%     55.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          170     16.01%     71.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          101      9.51%     81.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          199     18.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1062                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                502272                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              16704                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                4.262272                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                0.141750                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.03                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               86.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 117841378000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         3248700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         1726725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       23390640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy         41760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 9301961760.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2172823470                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  43421343360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   54924536415                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   466.088715                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 112864725500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3934840000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1041812500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         4333980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         2303565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       32644080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       1320660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 9301961760.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2318202540                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  43298918880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   54959685465                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   466.386989                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 112544084750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3934840000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1362453250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 117841378000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1008                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          186                       # Transaction distribution
system.membus.trans_dist::CleanEvict              409                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1115                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1115                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1008                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         4841                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   4841                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       591104                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  591104                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2123                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2123    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2123                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 117841378000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             5694000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           36855000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             10354                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        17906                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5635                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1923                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            14552                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           14552                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          5875                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         4479                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        17385                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        56837                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 74222                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2946560                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      9408256                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               12354816                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            1054                       # Total snoops (count)
system.tol2bus.snoopTraffic                     47616                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            25960                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.074268                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.275816                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  24127     92.94%     92.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1738      6.69%     99.63% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     95      0.37%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              25960                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 117841378000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          236156000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          52899975                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         171300978                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
