{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1675115977365 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cpu_design EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"cpu_design\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1675115977611 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1675115977667 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1675115977669 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1675115977669 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1675115988772 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1675115994578 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1675115994578 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1675115994578 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1675115994578 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1675115995857 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1675115995857 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1675115995857 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1675115995857 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1675115995857 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1675115995857 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1675115995876 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "67 67 " "No exact pin location assignment(s) for 67 pins of 67 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_out\[31\] " "Pin reg_out\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_out[31] } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 264 672 848 280 "reg_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_out[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 6 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_out\[30\] " "Pin reg_out\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_out[30] } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 264 672 848 280 "reg_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_out[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_out\[29\] " "Pin reg_out\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_out[29] } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 264 672 848 280 "reg_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_out[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_out\[28\] " "Pin reg_out\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_out[28] } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 264 672 848 280 "reg_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_out[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_out\[27\] " "Pin reg_out\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_out[27] } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 264 672 848 280 "reg_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_out[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_out\[26\] " "Pin reg_out\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_out[26] } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 264 672 848 280 "reg_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_out[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_out\[25\] " "Pin reg_out\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_out[25] } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 264 672 848 280 "reg_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_out[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_out\[24\] " "Pin reg_out\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_out[24] } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 264 672 848 280 "reg_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_out[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_out\[23\] " "Pin reg_out\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_out[23] } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 264 672 848 280 "reg_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_out[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_out\[22\] " "Pin reg_out\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_out[22] } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 264 672 848 280 "reg_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_out[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_out\[21\] " "Pin reg_out\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_out[21] } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 264 672 848 280 "reg_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_out[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_out\[20\] " "Pin reg_out\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_out[20] } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 264 672 848 280 "reg_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_out[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_out\[19\] " "Pin reg_out\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_out[19] } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 264 672 848 280 "reg_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_out[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_out\[18\] " "Pin reg_out\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_out[18] } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 264 672 848 280 "reg_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_out[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_out\[17\] " "Pin reg_out\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_out[17] } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 264 672 848 280 "reg_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_out[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_out\[16\] " "Pin reg_out\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_out[16] } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 264 672 848 280 "reg_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_out[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_out\[15\] " "Pin reg_out\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_out[15] } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 264 672 848 280 "reg_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_out\[14\] " "Pin reg_out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_out[14] } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 264 672 848 280 "reg_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_out\[13\] " "Pin reg_out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_out[13] } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 264 672 848 280 "reg_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_out\[12\] " "Pin reg_out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_out[12] } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 264 672 848 280 "reg_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_out\[11\] " "Pin reg_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_out[11] } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 264 672 848 280 "reg_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_out\[10\] " "Pin reg_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_out[10] } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 264 672 848 280 "reg_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_out\[9\] " "Pin reg_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_out[9] } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 264 672 848 280 "reg_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_out\[8\] " "Pin reg_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_out[8] } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 264 672 848 280 "reg_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_out\[7\] " "Pin reg_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_out[7] } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 264 672 848 280 "reg_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_out\[6\] " "Pin reg_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_out[6] } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 264 672 848 280 "reg_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_out\[5\] " "Pin reg_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_out[5] } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 264 672 848 280 "reg_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_out\[4\] " "Pin reg_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_out[4] } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 264 672 848 280 "reg_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_out\[3\] " "Pin reg_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_out[3] } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 264 672 848 280 "reg_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_out\[2\] " "Pin reg_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_out[2] } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 264 672 848 280 "reg_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_out\[1\] " "Pin reg_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_out[1] } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 264 672 848 280 "reg_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_out\[0\] " "Pin reg_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_out[0] } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 264 672 848 280 "reg_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writeEnable " "Pin writeEnable not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { writeEnable } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 312 288 456 328 "writeEnable" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { writeEnable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_input\[31\] " "Pin reg_input\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_input[31] } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 264 280 456 280 "reg_input" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_input[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 280 288 456 296 "clk" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clear " "Pin clear not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clear } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 296 288 456 312 "clear" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clear } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_input\[30\] " "Pin reg_input\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_input[30] } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 264 280 456 280 "reg_input" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_input[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_input\[29\] " "Pin reg_input\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_input[29] } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 264 280 456 280 "reg_input" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_input[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_input\[28\] " "Pin reg_input\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_input[28] } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 264 280 456 280 "reg_input" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_input[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_input\[27\] " "Pin reg_input\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_input[27] } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 264 280 456 280 "reg_input" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_input[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_input\[26\] " "Pin reg_input\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_input[26] } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 264 280 456 280 "reg_input" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_input[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_input\[25\] " "Pin reg_input\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_input[25] } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 264 280 456 280 "reg_input" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_input[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_input\[24\] " "Pin reg_input\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_input[24] } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 264 280 456 280 "reg_input" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_input[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_input\[23\] " "Pin reg_input\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_input[23] } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 264 280 456 280 "reg_input" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_input[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_input\[22\] " "Pin reg_input\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_input[22] } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 264 280 456 280 "reg_input" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_input[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_input\[21\] " "Pin reg_input\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_input[21] } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 264 280 456 280 "reg_input" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_input[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_input\[20\] " "Pin reg_input\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_input[20] } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 264 280 456 280 "reg_input" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_input[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_input\[19\] " "Pin reg_input\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_input[19] } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 264 280 456 280 "reg_input" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_input[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_input\[18\] " "Pin reg_input\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_input[18] } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 264 280 456 280 "reg_input" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_input[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_input\[17\] " "Pin reg_input\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_input[17] } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 264 280 456 280 "reg_input" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_input[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_input\[16\] " "Pin reg_input\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_input[16] } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 264 280 456 280 "reg_input" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_input[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_input\[15\] " "Pin reg_input\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_input[15] } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 264 280 456 280 "reg_input" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_input[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_input\[14\] " "Pin reg_input\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_input[14] } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 264 280 456 280 "reg_input" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_input[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_input\[13\] " "Pin reg_input\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_input[13] } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 264 280 456 280 "reg_input" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_input[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_input\[12\] " "Pin reg_input\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_input[12] } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 264 280 456 280 "reg_input" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_input[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_input\[11\] " "Pin reg_input\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_input[11] } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 264 280 456 280 "reg_input" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_input[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_input\[10\] " "Pin reg_input\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_input[10] } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 264 280 456 280 "reg_input" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_input[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_input\[9\] " "Pin reg_input\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_input[9] } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 264 280 456 280 "reg_input" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_input[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_input\[8\] " "Pin reg_input\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_input[8] } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 264 280 456 280 "reg_input" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_input[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_input\[7\] " "Pin reg_input\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_input[7] } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 264 280 456 280 "reg_input" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_input[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_input\[6\] " "Pin reg_input\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_input[6] } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 264 280 456 280 "reg_input" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_input[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_input\[5\] " "Pin reg_input\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_input[5] } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 264 280 456 280 "reg_input" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_input[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_input\[4\] " "Pin reg_input\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_input[4] } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 264 280 456 280 "reg_input" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_input[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_input\[3\] " "Pin reg_input\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_input[3] } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 264 280 456 280 "reg_input" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_input[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_input\[2\] " "Pin reg_input\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_input[2] } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 264 280 456 280 "reg_input" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_input[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_input\[1\] " "Pin reg_input\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_input[1] } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 264 280 456 280 "reg_input" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_input[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_input\[0\] " "Pin reg_input\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_input[0] } } } { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 264 280 456 280 "reg_input" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_input[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675116000358 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1675116000358 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cpu_design.sdc " "Synopsys Design Constraints File file not found: 'cpu_design.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1675116005473 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1675116005527 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1675116005530 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1675116005531 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1675116005531 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node clk~input (placed in PIN G2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1675116005547 ""}  } { { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 280 288 456 296 "clk" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1675116005547 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1675116008194 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1675116008195 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1675116008195 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1675116008196 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1675116008196 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1675116008198 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1675116008198 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1675116008198 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1675116008209 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1675116008209 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1675116008209 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "66 unused 2.5V 34 32 0 " "Number of I/O pins in group: 66 (unused VREF, 2.5V VCCIO, 34 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1675116008221 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1675116008221 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1675116008221 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 28 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1675116008222 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1675116008222 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1675116008222 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1675116008222 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1675116008222 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1675116008222 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1675116008222 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1675116008222 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1675116008222 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1675116008222 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1675116008678 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1675116015982 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1675116016576 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1675116016813 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1675116017198 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1675116017198 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1675116017451 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X31_Y0 X41_Y9 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X31_Y0 to location X41_Y9" {  } { { "loc" "" { Generic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X31_Y0 to location X41_Y9"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X31_Y0 to location X41_Y9"} 31 0 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1675116017970 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1675116017970 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1675116018010 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1675116018012 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1675116018012 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1675116018012 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.16 " "Total time spent on timing analysis during the Fitter is 0.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1675116018057 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1675116018204 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1675116020725 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1675116020755 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1675116022933 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1675116023243 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/output_files/cpu_design.fit.smsg " "Generated suppressed messages file C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/output_files/cpu_design.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1675116025190 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5314 " "Peak virtual memory: 5314 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1675116025998 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 30 17:00:25 2023 " "Processing ended: Mon Jan 30 17:00:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1675116025998 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1675116025998 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1675116025998 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1675116025998 ""}
