// Seed: 3711590049
module module_0 (
    input  tri  id_0,
    output tri0 id_1,
    output tri0 id_2,
    output tri0 id_3
);
  logic id_5;
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd18
) (
    input  uwire id_0,
    input  wire  id_1,
    output wand  _id_2,
    output tri0  id_3,
    output wand  id_4
);
  wire id_6[-1 : id_2  -  -1];
  ;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_3,
      id_4
  );
  assign id_4 = -1;
  logic ["" : 1] id_7, id_8;
endmodule
module module_2 #(
    parameter id_1  = 32'd28,
    parameter id_16 = 32'd25
) (
    input wor id_0,
    output supply0 _id_1,
    output wor id_2,
    input tri0 id_3,
    output supply0 id_4,
    input tri1 id_5,
    output uwire id_6,
    input wire id_7,
    output uwire id_8,
    output tri id_9,
    input supply1 id_10,
    output tri id_11,
    input tri0 id_12,
    input uwire id_13,
    output wor id_14,
    input tri id_15,
    input supply0 _id_16,
    output tri1 id_17,
    input tri1 id_18,
    output wor id_19,
    inout supply1 id_20,
    output wor id_21,
    input wire id_22,
    output uwire id_23,
    output supply0 id_24,
    output tri0 id_25,
    input tri0 id_26,
    output wire id_27,
    output wand id_28,
    input wire id_29,
    input tri0 id_30,
    input wand id_31
);
  logic [id_16 : id_1] id_33 = 1;
  module_0 modCall_1 (
      id_20,
      id_28,
      id_14,
      id_17
  );
  assign modCall_1.id_1 = 0;
endmodule
