strict digraph "compose( ,  )" {
	node [label="\N"];
	"17:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f176970ebd0>",
		clk_sens=False,
		fillcolor=gold,
		label="17:AL",
		sens="[]",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['present_state', 'in']"];
	"18:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f1769771450>",
		fillcolor=turquoise,
		label="18:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"17:AL" -> "18:BL"	[cond="[]",
		lineno=None];
	"24:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f1769766090>",
		fillcolor=lightcyan,
		label="24:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"24:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f1769766290>",
		fillcolor=turquoise,
		label="24:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"24:CA" -> "24:BL"	[cond="[]",
		lineno=None];
	"20:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f176977d6d0>",
		fillcolor=turquoise,
		label="20:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"21:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f1769766950>",
		fillcolor=springgreen,
		label="21:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"20:BL" -> "21:IF"	[cond="[]",
		lineno=None];
	"19:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f1769766f50>",
		fillcolor=linen,
		label="19:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"18:BL" -> "19:CS"	[cond="[]",
		lineno=None];
	"26:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f17697e0e50>",
		fillcolor=firebrick,
		label="26:NS
next_state <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f17697e0e50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_17:AL"	[def_var="['next_state']",
		label="Leaf_17:AL"];
	"26:NS" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"22:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1769766350>",
		fillcolor=firebrick,
		label="22:NS
next_state <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1769766350>]",
		style=filled,
		typ=NonblockingSubstitution];
	"21:IF" -> "22:NS"	[cond="['in']",
		label="!(in)",
		lineno=21];
	"21:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1769766850>",
		fillcolor=firebrick,
		label="21:NS
next_state <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1769766850>]",
		style=filled,
		typ=NonblockingSubstitution];
	"21:IF" -> "21:NS"	[cond="['in']",
		label=in,
		lineno=21];
	"22:NS" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"25:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f17697e0450>",
		fillcolor=firebrick,
		label="25:NS
next_state <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f17697e0450>]",
		style=filled,
		typ=NonblockingSubstitution];
	"25:NS" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"14:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f17697634d0>",
		fillcolor=firebrick,
		label="14:NS
present_state <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f17697634d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_12:AL"	[def_var="['present_state']",
		label="Leaf_12:AL"];
	"14:NS" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"25:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f17697e0f90>",
		fillcolor=springgreen,
		label="25:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"24:BL" -> "25:IF"	[cond="[]",
		lineno=None];
	"25:IF" -> "26:NS"	[cond="['in']",
		label="!(in)",
		lineno=25];
	"25:IF" -> "25:NS"	[cond="['in']",
		label=in,
		lineno=25];
	"15:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f176970e290>",
		fillcolor=firebrick,
		label="15:NS
present_state <= next_state;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f176970e290>]",
		style=filled,
		typ=NonblockingSubstitution];
	"15:NS" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"20:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f1769771150>",
		fillcolor=lightcyan,
		label="20:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"20:CA" -> "20:BL"	[cond="[]",
		lineno=None];
	"12:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f1769716910>",
		clk_sens=False,
		fillcolor=gold,
		label="12:AL",
		sens="['next_state']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'next_state']"];
	"13:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f1769716bd0>",
		fillcolor=turquoise,
		label="13:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"12:AL" -> "13:BL"	[cond="[]",
		lineno=None];
	"Leaf_12:AL" -> "17:AL";
	"30:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f17693d83d0>",
		def_var="['out']",
		fillcolor=deepskyblue,
		label="30:AS
out = (present_state == 0)? 1 : 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['present_state']"];
	"Leaf_12:AL" -> "30:AS";
	"14:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f1769763210>",
		fillcolor=springgreen,
		label="14:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"13:BL" -> "14:IF"	[cond="[]",
		lineno=None];
	"14:IF" -> "14:NS"	[cond="['reset']",
		label=reset,
		lineno=14];
	"14:IF" -> "15:NS"	[cond="['reset']",
		label="!(reset)",
		lineno=14];
	"19:CS" -> "24:CA"	[cond="['present_state']",
		label=present_state,
		lineno=19];
	"19:CS" -> "20:CA"	[cond="['present_state']",
		label=present_state,
		lineno=19];
	"Leaf_17:AL" -> "12:AL";
	"21:NS" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
}
