# DIGITAL SYSTEM DESIGN
## LAB 2
### OVERVIEW
In this lab RTL code in Systemverilog is written to implement a circuit design.
The circuit was implemnted on *FPGA* using *VIVADO*.