<annotationInfo>
<annotationInfo>
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="103" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="100" name="exitcond_i_i_i" contextFuncName="AXIS2GrayArray&lt;512, 512&gt;" moduleName="AXIS2GrayArray76" rtlName="exitcond_i_i_i_fu_347_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="105" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="100" name="yi" contextFuncName="AXIS2GrayArray&lt;512, 512&gt;" moduleName="AXIS2GrayArray76" rtlName="yi_fu_353_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="114" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="102" name="tmp_72_i_i_i" contextFuncName="AXIS2GrayArray&lt;512, 512&gt;" moduleName="AXIS2GrayArray76" rtlName="tmp_72_i_i_i_fu_359_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="116" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="102" name="xi" contextFuncName="AXIS2GrayArray&lt;512, 512&gt;" moduleName="AXIS2GrayArray76" rtlName="xi_fu_365_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="122" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="107" name="brmerge_i_i_i" contextFuncName="AXIS2GrayArray&lt;512, 512&gt;" moduleName="AXIS2GrayArray76" rtlName="brmerge_i_i_i_fu_374_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="132" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="123" name="ret_V" contextFuncName="AXIS2GrayArray&lt;512, 512&gt;" moduleName="AXIS2GrayArray76" rtlName="ret_V_fu_380_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="133" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="123" name="ret_V_cast_cast_i_i_s" contextFuncName="AXIS2GrayArray&lt;512, 512&gt;" moduleName="AXIS2GrayArray76" rtlName="p_i_i_i_fu_444_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="134" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="125" name="p_i_i_i" contextFuncName="AXIS2GrayArray&lt;512, 512&gt;" moduleName="AXIS2GrayArray76" rtlName="canny_edge_detectbkb_U5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="135" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="124" name="p_1_cast_i_i_i" contextFuncName="AXIS2GrayArray&lt;512, 512&gt;" moduleName="AXIS2GrayArray76" rtlName="p_1_cast_i_i_i_reg_515" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="136" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="124" name="tmp_73_cast_cast_i_i" contextFuncName="AXIS2GrayArray&lt;512, 512&gt;" moduleName="AXIS2GrayArray76" rtlName="grp_fu_450_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="137" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="124" name="phitmp_i_i_i" contextFuncName="AXIS2GrayArray&lt;512, 512&gt;" moduleName="AXIS2GrayArray76" rtlName="canny_edge_detectcud_U6" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="138" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="125" name="tmp_19_i" contextFuncName="AXIS2GrayArray&lt;512, 512&gt;" moduleName="AXIS2GrayArray76" rtlName="tmp_19_i_reg_520" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="139" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="125" name="tmp_i" contextFuncName="AXIS2GrayArray&lt;512, 512&gt;" moduleName="AXIS2GrayArray76" rtlName="grp_fu_460_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="140" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="125" name="phitmp1_cast_i_i_i" contextFuncName="AXIS2GrayArray&lt;512, 512&gt;" moduleName="AXIS2GrayArray76" rtlName="canny_edge_detectdEe_U7" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="141" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="125" name="tmp_75_i_i_i" contextFuncName="AXIS2GrayArray&lt;512, 512&gt;" moduleName="AXIS2GrayArray76" rtlName="canny_edge_detectdEe_U7" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="142" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="125" name="tmp_75_cast_i_i_i" contextFuncName="AXIS2GrayArray&lt;512, 512&gt;" moduleName="AXIS2GrayArray76" rtlName="grp_fu_450_p20" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="143" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="125" name="pix_gray" contextFuncName="AXIS2GrayArray&lt;512, 512&gt;" moduleName="AXIS2GrayArray76" rtlName="canny_edge_detectcud_U6" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="144" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="133" name="tmp" contextFuncName="AXIS2GrayArray&lt;512, 512&gt;" moduleName="AXIS2GrayArray76" rtlName="tmp_reg_530" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="145" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="125" name="tmp_77_i_i_i" contextFuncName="AXIS2GrayArray&lt;512, 512&gt;" moduleName="AXIS2GrayArray76" rtlName="tmp_77_i_i_i_reg_535" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="146" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="133" name="phitmp2_i_i_i" contextFuncName="AXIS2GrayArray&lt;512, 512&gt;" moduleName="AXIS2GrayArray76" rtlName="fifo1_din" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="25" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="190" name="line_buf" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="line_buf_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="29" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="202" name="tmp_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp_i_fu_245_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="31" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="202" name="yi" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="yi_fu_251_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="52" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="203" name="tmp_66_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp_66_i_fu_257_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="54" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="203" name="xi" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="xi_fu_263_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="64" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="212" name="tmp_67_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp_67_i_fu_269_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="67" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="212" name="window_buf_0_4" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="window_buf_0_4_reg_1341" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="68" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="212" name="window_buf_1_4" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="window_buf_1_4_fu_338_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="69" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="212" name="window_buf_2_4" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="window_buf_2_4_fu_348_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="70" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="212" name="window_buf_3_4" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="window_buf_3_4_fu_358_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="72" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="216" name="tmp_35_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp_35_i_fu_368_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="73" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="216" name="tmp_36_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="line_buf_d1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="75" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp_109_0_cast_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp_109_0_cast_i_fu_387_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="76" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp_110_0_1_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp_110_0_1_i_fu_391_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="77" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp_110_0_1_cast_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp_110_0_1_cast_i_fu_399_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="78" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="pix_gauss_2_0_1_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="pix_gauss_2_0_1_i_fu_403_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="79" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="pix_gauss_2_0_1_cast" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="pix_gauss_2_0_1_cast_fu_409_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="80" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="p_shl2_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="p_shl2_i_fu_413_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="81" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="p_shl2_cast_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="p_shl2_cast_i_fu_421_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="82" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="p_shl3_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="p_shl3_i_fu_425_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="83" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="p_shl3_cast_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="p_shl3_cast_i_fu_433_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="84" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp_110_0_2_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp_110_0_2_i_fu_437_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="85" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp_110_0_2_cast_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp_110_0_2_cast_i_fu_443_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="86" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="pix_gauss_2_0_2_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="pix_gauss_2_0_2_i_fu_447_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="87" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="pix_gauss_2_0_2_cast" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="pix_gauss_2_0_2_cast_fu_771_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="88" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp_110_0_3_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp_110_0_3_i_fu_774_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="89" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp_110_0_3_cast_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp_110_0_3_cast_i_fu_781_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="90" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp_109_0_4_cast_i_c" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp_109_0_4_cast_i_c_fu_785_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="91" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp_110_1_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp_110_1_i_fu_788_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="92" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp_110_1_cast_i_cas" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp_110_1_cast_i_cas_fu_796_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="93" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp_fu_800_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="94" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp1" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp1_fu_806_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="95" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp1_cast" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp1_cast_fu_812_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="96" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="pix_gauss_2_1_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="pix_gauss_2_1_i_fu_816_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="97" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="pix_gauss_2_1_cast_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="pix_gauss_2_1_cast_i_fu_822_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="98" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp_110_1_1_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp_110_1_1_i_fu_826_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="99" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp_110_1_1_cast_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp_110_1_1_cast_i_fu_833_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="100" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="pix_gauss_2_1_1_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="pix_gauss_2_1_1_i_fu_837_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="22" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="101" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="pix_gauss_2_1_1_cast" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="pix_gauss_2_1_1_cast_fu_1110_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="102" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="p_shl4_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="p_shl4_i_fu_843_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="103" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="p_shl4_cast_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="p_shl4_cast_i_fu_850_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="104" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="p_shl5_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="p_shl5_i_fu_854_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="105" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="p_shl5_cast_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="p_shl5_cast_i_fu_861_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="106" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp_110_1_2_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp_110_1_2_i_fu_865_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="107" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp_110_1_2_cast_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp_110_1_2_cast_i_fu_1113_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="108" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp_110_1_3_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp_110_1_3_i_fu_453_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="109" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp_110_1_3_cast_i_c" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp_110_1_3_cast_i_c_fu_461_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="110" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp_110_1_4_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp_110_1_4_i_fu_465_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="111" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp_110_1_4_cast_i_c" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp_110_1_4_cast_i_c_fu_473_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="112" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="p_shl6_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="p_shl6_i_fu_871_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="113" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="p_shl6_cast_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="p_shl6_cast_i_fu_879_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="114" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="p_shl7_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="p_shl7_i_fu_883_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="115" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="p_shl7_cast_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="p_shl7_cast_i_fu_891_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="116" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp_110_2_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp_110_2_i_fu_895_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="117" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp_110_2_cast_i_cas" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp_110_2_cast_i_cas_fu_901_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="118" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="p_shl8_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="p_shl8_i_fu_905_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="119" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="p_shl8_cast_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="p_shl8_cast_i_fu_912_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="120" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="p_shl9_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="p_shl9_i_fu_916_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="121" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="p_shl9_cast_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="p_shl9_cast_i_fu_923_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="122" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp_110_2_1_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp_110_2_1_i_fu_927_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="123" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp_110_2_1_cast_i_c" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp_110_2_1_cast_i_c_fu_933_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="124" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="p_shl17_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="p_shl17_i_fu_937_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="125" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="p_shl17_cast_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="p_shl17_cast_i_fu_944_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="126" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="p_shl18_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="p_shl18_i_fu_948_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="127" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="p_shl18_cast_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="p_shl18_cast_i_fu_955_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="128" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp_110_2_2_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp_110_2_2_i_fu_959_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="129" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp_110_2_2_cast_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp_110_2_2_cast_i_fu_965_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="130" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="p_shl15_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="p_shl15_i_fu_969_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="131" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="p_shl15_cast_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="p_shl15_cast_i_fu_976_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="132" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="p_shl16_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="p_shl16_i_fu_980_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="133" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="p_shl16_cast_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="p_shl16_cast_i_fu_987_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="134" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp_110_2_3_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp_110_2_3_i_fu_991_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="135" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp_110_2_3_cast_i_c" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp_110_2_3_cast_i_c_fu_997_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="136" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="p_shl13_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="p_shl13_i_fu_477_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="137" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="p_shl13_cast_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="p_shl13_cast_i_fu_485_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="138" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="p_shl14_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="p_shl14_i_fu_489_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="139" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="p_shl14_cast_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="p_shl14_cast_i_fu_497_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="140" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp_110_2_4_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp_110_2_4_i_fu_501_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="141" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp_110_2_4_cast_i_c" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp_110_2_4_cast_i_c_fu_507_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="142" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp_110_3_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp_110_3_i_fu_511_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="143" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp_110_3_cast_i_cas" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp_110_3_cast_i_cas_fu_519_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="144" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp_110_3_1_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp_110_3_1_i_fu_523_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="145" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp_110_3_1_cast_i_c" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp_110_3_1_cast_i_c_fu_531_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="146" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="p_shl11_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="p_shl11_i_fu_1001_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="147" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="p_shl11_cast_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="p_shl11_cast_i_fu_1008_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="148" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="p_shl12_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="p_shl12_i_fu_1012_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="149" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="p_shl12_cast_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="p_shl12_cast_i_fu_1019_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="150" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp_110_3_2_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp_110_3_2_i_fu_1023_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="151" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp_110_3_2_cast_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp_110_3_2_cast_i_fu_1029_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="152" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp_110_3_3_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp_110_3_3_i_fu_535_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="153" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp_110_3_3_cast_i_c" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp_110_3_3_cast_i_c_fu_543_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="154" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp_110_3_4_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp_110_3_4_i_fu_547_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="155" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp_110_3_4_cast_i_c" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp_110_3_4_cast_i_c_fu_555_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="156" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp_109_4_cast_i_cas" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp_109_4_cast_i_cas_fu_559_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="157" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp_110_4_1_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp_110_4_1_i_fu_563_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="158" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp_110_4_1_cast_i_c" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp_110_4_1_cast_i_c_fu_571_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="159" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="p_shl_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="p_shl_i_fu_575_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="160" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="p_shl_cast_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="p_shl_cast_i_fu_583_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="161" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="p_shl10_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="p_shl10_i_fu_587_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="162" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="p_shl10_cast_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="p_shl10_cast_i_fu_595_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="163" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp_110_4_2_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp_110_4_2_i_fu_599_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="164" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp_110_4_2_cast_i_c" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp_110_4_2_cast_i_c_fu_605_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="165" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp_110_4_3_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp_110_4_3_i_fu_609_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="166" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp_110_4_3_cast_i_c" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp_110_4_3_cast_i_c_fu_617_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="167" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp_109_4_4_cast_i_c" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp_109_4_4_cast_i_c_fu_621_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="168" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp4" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp4_fu_1116_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="169" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp5" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp5_fu_1033_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="22" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="170" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp5_cast" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp5_cast_fu_1122_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="171" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp3" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp3_fu_1125_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="172" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp7" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp7_fu_1039_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="173" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp9" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp9_fu_625_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="174" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp9_cast" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp9_cast_fu_1045_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="175" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp8" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp8_fu_1048_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="176" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp8_cast" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp8_cast_fu_1054_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="177" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp6" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp6_fu_1058_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="178" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp2" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp2_fu_1131_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="179" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp12" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp12_fu_631_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="180" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp12_cast" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp12_cast_fu_1064_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="181" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp14" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp14_fu_637_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="182" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp14_cast" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp14_cast_fu_643_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="183" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp13" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp13_fu_647_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="184" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp13_cast" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp13_cast_fu_1067_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="185" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp11" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp11_fu_1070_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="186" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp11_cast" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp11_cast_fu_1076_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="187" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp16" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp16_fu_653_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="188" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp16_cast" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp16_cast_fu_1080_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="189" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp18" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp18_fu_659_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="190" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp18_cast" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp18_cast_fu_665_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="191" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp17" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp17_fu_669_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="192" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp17_cast" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp17_cast_fu_1083_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="193" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp15" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp15_fu_1086_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="194" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp15_cast" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp15_cast_fu_1092_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="195" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp10" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp10_fu_1096_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="22" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="196" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="tmp10_cast" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp10_cast_fu_1136_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="197" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="234" name="pix_gauss_2_4_4_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="pix_gauss_2_4_4_i_fu_1139_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="198" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="242" name="tmp_71_i" contextFuncName="GaussianBlur&lt;512, 512&gt;" moduleName="GaussianBlur" rtlName="tmp_71_i_reg_1401" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="13" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="251" name="line_buf" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="line_buf_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="17" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="272" name="tmp_i" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="tmp_i_fu_272_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="19" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="272" name="yi" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="yi_fu_278_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="22" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="351" name="tmp_2" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="tmp_2_fu_284_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="23" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="351" name="icmp" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="icmp_fu_294_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="24" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="351" name="tmp_2_i" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="tmp_2_i_fu_300_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="25" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="351" name="tmp3" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="tmp3_fu_306_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="32" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="273" name="tmp_3_i" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="tmp_3_i_fu_312_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="34" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="273" name="xi" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="xi_fu_318_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="42" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="283" name="tmp_4_i" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="tmp_4_i_fu_324_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="45" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="283" name="window_buf_0_2" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="window_buf_0_2_fu_377_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="46" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="283" name="window_buf_1_2" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="window_buf_1_2_reg_984" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="48" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="286" name="tmp_8_i" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="tmp_8_i_fu_397_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="49" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="286" name="tmp_9_i" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="line_buf_d1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="52" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="306" name="tmp_23_0_2_cast9_i_c" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="tmp_23_0_2_cast9_i_c_fu_420_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="53" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="306" name="pix_h_sobel_2_0_2_i" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="pix_h_sobel_2_0_2_i_fu_424_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="54" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="306" name="pix_h_sobel_2_0_2_ca" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="pix_h_sobel_2_0_2_ca_fu_430_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="55" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="306" name="tmp_24_1_i" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="tmp_24_1_i_fu_434_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="56" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="306" name="tmp_24_1_cast_i" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="tmp_24_1_cast_i_fu_442_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="57" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="306" name="pix_h_sobel_2_1_1_i" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="pix_h_sobel_2_1_1_i_fu_446_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="58" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="306" name="p_shl1_i" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="p_shl1_i_fu_508_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="59" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="306" name="p_shl1_cast_i" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="p_shl1_cast_i_fu_515_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="60" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="306" name="pix_h_sobel_2_1_2_i" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="pix_h_sobel_2_1_2_i_fu_519_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="61" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="306" name="tmp_23_2_cast_i" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="tmp_23_2_cast_i_fu_524_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="62" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="306" name="pix_h_sobel_2_2_1_i" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="pix_h_sobel_2_2_1_i_fu_528_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="63" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="306" name="tmp_23_2_2_cast_i" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="tmp_23_2_2_cast_i_fu_534_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="64" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="306" name="pix_h_sobel_2_2_2_i" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="pix_h_sobel_2_2_2_i_fu_537_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="65" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="313" name="pix_h_sobel_2_2_2_ca" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="pix_h_sobel_2_2_2_ca_fu_585_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="66" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="313" name="tmp_30_0_1_i" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="tmp_30_0_1_i_fu_452_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="67" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="313" name="tmp_30_0_1_cast_i" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="tmp_30_0_1_cast_i_fu_460_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="68" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="313" name="tmp" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="tmp_fu_464_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="69" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="313" name="tmp_cast" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="tmp_cast_fu_470_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="70" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="313" name="pix_v_sobel_2_1_2_i" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="pix_v_sobel_2_1_2_i_fu_474_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="71" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="313" name="pix_v_sobel_2_1_2_ca" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="pix_v_sobel_2_1_2_ca_fu_543_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="72" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="313" name="pix_v_sobel_2_2_i" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="pix_v_sobel_2_2_i_fu_546_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="73" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="313" name="p_shl_i" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="p_shl_i_fu_552_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="74" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="313" name="p_shl_cast_i" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="p_shl_cast_i_fu_559_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="75" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="313" name="pix_v_sobel_2_2_1_i" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="pix_v_sobel_2_2_1_i_fu_563_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="76" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="313" name="pix_v_sobel_2_2_2_i" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="pix_v_sobel_2_2_2_i_fu_569_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="77" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="317" name="pix_v_sobel_2_2_2_ca" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="pix_v_sobel_2_2_2_ca_fu_608_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="78" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="317" name="tmp_10_i" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="canny_edge_detectjbC_U25" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="79" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="317" name="tmp_11_i" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="canny_edge_detectkbM_U26" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="80" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="317" name="tmp_12_i" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="canny_edge_detectkbM_U26" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="81" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="317" name="x_assign9" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="grp_fu_264_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="82" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="317" name="x_assign" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="canny_edge_detectg8j_U22" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="83" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp" linenumber="6" name="x_assign_2" contextFuncName="sqrt" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="canny_edge_detecthbi_U23" latency="11" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="84" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h" linenumber="310" name="p_Val2_s" contextFuncName="fp_struct" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="p_Val2_s_fu_615_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="85" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h" linenumber="310" name="p_Result_s" contextFuncName="fp_struct" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="p_Result_s_reg_1055" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="86" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h" linenumber="317" name="tmp_V" contextFuncName="fp_struct" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="tmp_V_fu_626_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="87" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h" linenumber="318" name="tmp_V_1" contextFuncName="fp_struct" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="tmp_V_1_fu_636_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="88" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="14" name="mantissa_V" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="mantissa_V_fu_640_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="89" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="14" name="mantissa_V_1_i_i_i_c" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="mantissa_V_1_i_i_i_c_fu_650_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="90" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h" linenumber="339" name="tmp_i_i_i_i_cast_i" contextFuncName="expv" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="tmp_i_i_i_i_cast_i_fu_654_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="91" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h" linenumber="339" name="sh_assign" contextFuncName="expv" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="sh_assign_fu_658_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="92" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="17" name="isNeg" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="isNeg_fu_664_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="93" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="17" name="tmp_i_i_i_i" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="tmp_i_i_i_i_fu_672_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="94" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="17" name="tmp_i_i_i_cast_i" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="tmp_i_i_i_cast_i_fu_678_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="95" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="17" name="ush" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="ush_fu_682_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="96" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="17" name="sh_assign_2_i_i_i_ca" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="sh_assign_2_i_i_i_ca_fu_690_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="97" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="17" name="sh_assign_2_i_i_i_ca_1" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="sh_assign_2_i_i_i_ca_1_fu_694_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="98" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="17" name="tmp_i_i_i_i_96" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="tmp_i_i_i_i_96_fu_698_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="99" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="17" name="r_V" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="r_V_fu_702_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="73" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="100" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="17" name="r_V_1" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="r_V_1_fu_708_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="243" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="101" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="20" name="tmp_8" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="tmp_8_fu_714_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="102" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="20" name="tmp_4" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="tmp_4_fu_722_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="103" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="20" name="tmp_5" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="tmp_5_fu_726_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="104" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="17" name="p_Val2_5" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="p_Val2_5_fu_736_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="105" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="58" name="result_V_1" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="result_V_1_fu_744_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="106" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="58" name="p_Val2_6" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="p_Val2_6_fu_749_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="107" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="320" name="tmp_9" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="tmp_9_fu_755_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="108" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="320" name="icmp5" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="icmp5_fu_765_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="109" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="326" name="tmp_16_i" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="tmp_16_i_fu_575_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="112" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="327" name="tmp_25_tr_i" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="tmp_25_tr_i_fu_588_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="113" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="327" name="tmp_25_tr_cast_i" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="grp_fu_602_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="115" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="327" name="tmp_18_i" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="canny_edge_detectibs_U24" latency="23" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="116" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="327" name="t_int" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="t_int_fu_783_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="120" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="334" name="tmp_19_i" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="tmp_19_i_fu_787_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="121" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="334" name="tmp_20_i" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="tmp_20_i_fu_793_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="122" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="334" name="or_cond_i" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="or_cond_i_fu_799_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="123" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="338" name="tmp_21_i" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="tmp_21_i_fu_805_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="124" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="338" name="tmp_22_i" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="tmp_22_i_fu_811_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="125" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="342" name="tmp_23_i" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="tmp_23_i_fu_817_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="126" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="342" name="tmp_24_i" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="tmp_24_i_fu_823_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="127" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="342" name="or_cond9_i" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="or_cond9_i_fu_829_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="128" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="342" name="grad_sobel_i" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="grad_sobel_i_fu_835_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="129" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="334" name="sel_tmp1_demorgan" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="sel_tmp1_demorgan_fu_843_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="130" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="334" name="sel_tmp1" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="sel_tmp1_fu_849_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="131" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="338" name="tmp1" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="tmp1_fu_855_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="132" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="338" name="sel_tmp2" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="sel_tmp2_fu_861_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="133" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="342" name="not_sel_tmp2" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="not_sel_tmp2_fu_867_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="134" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="342" name="sel_tmp_cast" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="sel_tmp_cast_fu_873_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="135" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="342" name="tmp_1" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="tmp_1_fu_881_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="136" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="342" name="grad_sobel_2_i" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="fifo3_grad_din" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="137" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="351" name="tmp_10" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="tmp_10_fu_329_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="138" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="351" name="icmp8" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="icmp8_fu_339_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="139" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="351" name="tmp_26_i" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="tmp_26_i_fu_345_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="140" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="351" name="tmp2" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="tmp2_fu_351_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="141" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="351" name="or_cond3_i" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="or_cond3_i_fu_357_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="148" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="353" name="tmp_11" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="tmp_11_fu_771_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="149" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="353" name="tmp_28_i" contextFuncName="Sobel&lt;512, 512&gt;" moduleName="Sobel&lt;512u, 512u&gt;" rtlName="tmp_28_i_fu_775_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="14" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="368" name="line_buf_value" contextFuncName="NonMaxSuppression&lt;512, 512&gt;" moduleName="NonMaxSuppression" rtlName="line_buf_value_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="15" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="368" name="line_buf_grad" contextFuncName="NonMaxSuppression&lt;512, 512&gt;" moduleName="NonMaxSuppression" rtlName="line_buf_grad_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="19" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="375" name="tmp_i" contextFuncName="NonMaxSuppression&lt;512, 512&gt;" moduleName="NonMaxSuppression" rtlName="tmp_i_fu_233_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="21" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="375" name="yi" contextFuncName="NonMaxSuppression&lt;512, 512&gt;" moduleName="NonMaxSuppression" rtlName="yi_fu_239_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="24" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="434" name="tmp_12" contextFuncName="NonMaxSuppression&lt;512, 512&gt;" moduleName="NonMaxSuppression" rtlName="tmp_12_fu_245_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="25" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="434" name="icmp" contextFuncName="NonMaxSuppression&lt;512, 512&gt;" moduleName="NonMaxSuppression" rtlName="icmp_fu_255_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="26" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="434" name="tmp_30_i" contextFuncName="NonMaxSuppression&lt;512, 512&gt;" moduleName="NonMaxSuppression" rtlName="tmp_30_i_fu_261_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="27" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="434" name="tmp1" contextFuncName="NonMaxSuppression&lt;512, 512&gt;" moduleName="NonMaxSuppression" rtlName="tmp1_fu_267_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="34" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="376" name="tmp_31_i" contextFuncName="NonMaxSuppression&lt;512, 512&gt;" moduleName="NonMaxSuppression" rtlName="tmp_31_i_fu_273_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="36" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="376" name="xi" contextFuncName="NonMaxSuppression&lt;512, 512&gt;" moduleName="NonMaxSuppression" rtlName="xi_fu_279_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="45" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="386" name="tmp_32_i" contextFuncName="NonMaxSuppression&lt;512, 512&gt;" moduleName="NonMaxSuppression" rtlName="tmp_32_i_fu_285_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="48" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="386" name="window_buf_0_2_val" contextFuncName="NonMaxSuppression&lt;512, 512&gt;" moduleName="NonMaxSuppression" rtlName="window_buf_0_2_val_fu_334_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="51" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="386" name="window_buf_1_2_val" contextFuncName="NonMaxSuppression&lt;512, 512&gt;" moduleName="NonMaxSuppression" rtlName="window_buf_1_2_val_fu_344_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="52" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="386" name="window_buf_1_2_gra" contextFuncName="NonMaxSuppression&lt;512, 512&gt;" moduleName="NonMaxSuppression" rtlName="grad_nms_fu_148" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="54" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="389" name="tmp_21_i" contextFuncName="NonMaxSuppression&lt;512, 512&gt;" moduleName="NonMaxSuppression" rtlName="tmp_21_i_fu_364_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="55" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="389" name="tmp_22_i" contextFuncName="NonMaxSuppression&lt;512, 512&gt;" moduleName="NonMaxSuppression" rtlName="line_buf_value_d1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="58" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="389" name="tmp_23_i" contextFuncName="NonMaxSuppression&lt;512, 512&gt;" moduleName="NonMaxSuppression" rtlName="tmp_23_i_fu_383_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="59" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="389" name="tmp_24_i" contextFuncName="NonMaxSuppression&lt;512, 512&gt;" moduleName="NonMaxSuppression" rtlName="line_buf_grad_d1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="61" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="405" name="tmp_35_i" contextFuncName="NonMaxSuppression&lt;512, 512&gt;" moduleName="NonMaxSuppression" rtlName="tmp_35_i_fu_402_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="62" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="406" name="tmp_36_i" contextFuncName="NonMaxSuppression&lt;512, 512&gt;" moduleName="NonMaxSuppression" rtlName="tmp_36_i_fu_408_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="63" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="406" name="tmp_38_i" contextFuncName="NonMaxSuppression&lt;512, 512&gt;" moduleName="NonMaxSuppression" rtlName="tmp_38_i_fu_414_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="64" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="406" name="or_cond" contextFuncName="NonMaxSuppression&lt;512, 512&gt;" moduleName="NonMaxSuppression" rtlName="or_cond_fu_420_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="65" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="406" name="p_window_buf_1_1_va" contextFuncName="NonMaxSuppression&lt;512, 512&gt;" moduleName="NonMaxSuppression" rtlName="p_window_buf_1_1_va_fu_426_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="66" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="412" name="tmp_37_i" contextFuncName="NonMaxSuppression&lt;512, 512&gt;" moduleName="NonMaxSuppression" rtlName="tmp_37_i_fu_434_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="67" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="413" name="tmp_39_i" contextFuncName="NonMaxSuppression&lt;512, 512&gt;" moduleName="NonMaxSuppression" rtlName="tmp_39_i_fu_440_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="68" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="413" name="tmp_41_i" contextFuncName="NonMaxSuppression&lt;512, 512&gt;" moduleName="NonMaxSuppression" rtlName="tmp_41_i_fu_446_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="69" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="413" name="or_cond1" contextFuncName="NonMaxSuppression&lt;512, 512&gt;" moduleName="NonMaxSuppression" rtlName="or_cond1_fu_583_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="70" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="413" name="p_window_buf_1_1_va_1" contextFuncName="NonMaxSuppression&lt;512, 512&gt;" moduleName="NonMaxSuppression" rtlName="p_window_buf_1_1_va_1_fu_587_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="71" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="419" name="tmp_40_i" contextFuncName="NonMaxSuppression&lt;512, 512&gt;" moduleName="NonMaxSuppression" rtlName="tmp_40_i_fu_452_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="72" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="420" name="tmp_42_i" contextFuncName="NonMaxSuppression&lt;512, 512&gt;" moduleName="NonMaxSuppression" rtlName="tmp_42_i_fu_458_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="73" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="420" name="tmp_43_i" contextFuncName="NonMaxSuppression&lt;512, 512&gt;" moduleName="NonMaxSuppression" rtlName="tmp_43_i_fu_464_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="74" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="420" name="or_cond1_i" contextFuncName="NonMaxSuppression&lt;512, 512&gt;" moduleName="NonMaxSuppression" rtlName="or_cond1_i_fu_470_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="75" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="420" name="p_window_buf_value_lo" contextFuncName="NonMaxSuppression&lt;512, 512&gt;" moduleName="NonMaxSuppression" rtlName="p_window_buf_value_lo_fu_476_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="76" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="426" name="tmp_44_i" contextFuncName="NonMaxSuppression&lt;512, 512&gt;" moduleName="NonMaxSuppression" rtlName="tmp_44_i_fu_484_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="77" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="427" name="tmp_45_i" contextFuncName="NonMaxSuppression&lt;512, 512&gt;" moduleName="NonMaxSuppression" rtlName="tmp_45_i_fu_490_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="78" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="427" name="or_cond2" contextFuncName="NonMaxSuppression&lt;512, 512&gt;" moduleName="NonMaxSuppression" rtlName="or_cond2_fu_594_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="79" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="427" name="p_window_buf_1_1_va_2" contextFuncName="NonMaxSuppression&lt;512, 512&gt;" moduleName="NonMaxSuppression" rtlName="p_window_buf_1_1_va_2_fu_598_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="80" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="412" name="sel_tmp2_demorgan" contextFuncName="NonMaxSuppression&lt;512, 512&gt;" moduleName="NonMaxSuppression" rtlName="sel_tmp2_demorgan_fu_496_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="81" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="412" name="sel_tmp2" contextFuncName="NonMaxSuppression&lt;512, 512&gt;" moduleName="NonMaxSuppression" rtlName="sel_tmp2_fu_502_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="82" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="419" name="sel_tmp3" contextFuncName="NonMaxSuppression&lt;512, 512&gt;" moduleName="NonMaxSuppression" rtlName="sel_tmp3_fu_508_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="83" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="419" name="sel_tmp4" contextFuncName="NonMaxSuppression&lt;512, 512&gt;" moduleName="NonMaxSuppression" rtlName="sel_tmp4_fu_514_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="84" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="405" name="sel_tmp5" contextFuncName="NonMaxSuppression&lt;512, 512&gt;" moduleName="NonMaxSuppression" rtlName="sel_tmp5_fu_522_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="85" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="405" name="sel_tmp6" contextFuncName="NonMaxSuppression&lt;512, 512&gt;" moduleName="NonMaxSuppression" rtlName="sel_tmp6_fu_605_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="86" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="412" name="sel_tmp7" contextFuncName="NonMaxSuppression&lt;512, 512&gt;" moduleName="NonMaxSuppression" rtlName="sel_tmp7_fu_610_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="87" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="412" name="sel_tmp8" contextFuncName="NonMaxSuppression&lt;512, 512&gt;" moduleName="NonMaxSuppression" rtlName="sel_tmp8_fu_615_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="88" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="419" name="sel_tmp13_demorgan" contextFuncName="NonMaxSuppression&lt;512, 512&gt;" moduleName="NonMaxSuppression" rtlName="sel_tmp13_demorgan_fu_530_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="89" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="419" name="sel_tmp" contextFuncName="NonMaxSuppression&lt;512, 512&gt;" moduleName="NonMaxSuppression" rtlName="sel_tmp_fu_536_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="90" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="426" name="sel_tmp1" contextFuncName="NonMaxSuppression&lt;512, 512&gt;" moduleName="NonMaxSuppression" rtlName="sel_tmp1_fu_542_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="91" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="426" name="value_nms_7_i" contextFuncName="NonMaxSuppression&lt;512, 512&gt;" moduleName="NonMaxSuppression" rtlName="value_nms_7_i_fu_622_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="92" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="434" name="tmp_13" contextFuncName="NonMaxSuppression&lt;512, 512&gt;" moduleName="NonMaxSuppression" rtlName="tmp_13_fu_291_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="93" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="434" name="icmp3" contextFuncName="NonMaxSuppression&lt;512, 512&gt;" moduleName="NonMaxSuppression" rtlName="icmp3_fu_301_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="94" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="434" name="tmp_48_i" contextFuncName="NonMaxSuppression&lt;512, 512&gt;" moduleName="NonMaxSuppression" rtlName="tmp_48_i_fu_307_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="95" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="434" name="tmp" contextFuncName="NonMaxSuppression&lt;512, 512&gt;" moduleName="NonMaxSuppression" rtlName="tmp_fu_629_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="96" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="434" name="or_cond5_i" contextFuncName="NonMaxSuppression&lt;512, 512&gt;" moduleName="NonMaxSuppression" rtlName="or_cond5_i_fu_633_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="97" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="434" name="storemerge_i" contextFuncName="NonMaxSuppression&lt;512, 512&gt;" moduleName="NonMaxSuppression" rtlName="fifo4_din" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="8" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="529" name="tmp_i" contextFuncName="ZeroPadding&lt;512, 512&gt;" moduleName="ZeroPadding" rtlName="tmp_i_fu_105_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="10" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="529" name="yi" contextFuncName="ZeroPadding&lt;512, 512&gt;" moduleName="ZeroPadding" rtlName="yi_fu_111_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="13" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="536" name="tmp_2_i" contextFuncName="ZeroPadding&lt;512, 512&gt;" moduleName="ZeroPadding" rtlName="tmp_2_i_fu_117_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="14" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="536" name="tmp_3_i" contextFuncName="ZeroPadding&lt;512, 512&gt;" moduleName="ZeroPadding" rtlName="tmp_3_i_fu_123_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="15" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="536" name="tmp1" contextFuncName="ZeroPadding&lt;512, 512&gt;" moduleName="ZeroPadding" rtlName="tmp1_fu_129_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="19" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="530" name="tmp_4_i" contextFuncName="ZeroPadding&lt;512, 512&gt;" moduleName="ZeroPadding" rtlName="tmp_4_i_fu_135_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="21" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="530" name="xi" contextFuncName="ZeroPadding&lt;512, 512&gt;" moduleName="ZeroPadding" rtlName="xi_fu_141_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="27" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="536" name="tmp_8_i" contextFuncName="ZeroPadding&lt;512, 512&gt;" moduleName="ZeroPadding" rtlName="tmp_8_i_fu_147_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="28" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="536" name="tmp_9_i" contextFuncName="ZeroPadding&lt;512, 512&gt;" moduleName="ZeroPadding" rtlName="tmp_9_i_fu_153_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="29" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="536" name="tmp" contextFuncName="ZeroPadding&lt;512, 512&gt;" moduleName="ZeroPadding" rtlName="tmp_fu_159_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="30" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="536" name="or_cond4_i" contextFuncName="ZeroPadding&lt;512, 512&gt;" moduleName="ZeroPadding" rtlName="or_cond4_i_fu_163_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="31" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="536" name="pix_1" contextFuncName="ZeroPadding&lt;512, 512&gt;" moduleName="ZeroPadding" rtlName="pix_1_fu_168_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="14" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="448" name="tmp_i_i_i" contextFuncName="HystThreshold&lt;512, 512&gt;" moduleName="HystThreshold" rtlName="tmp_i_i_i_fu_147_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="16" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="448" name="yi" contextFuncName="HystThreshold&lt;512, 512&gt;" moduleName="HystThreshold" rtlName="yi_fu_153_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="22" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="449" name="tmp_54_i_i_i" contextFuncName="HystThreshold&lt;512, 512&gt;" moduleName="HystThreshold" rtlName="tmp_54_i_i_i_fu_159_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="24" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="449" name="xi" contextFuncName="HystThreshold&lt;512, 512&gt;" moduleName="HystThreshold" rtlName="xi_fu_165_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="30" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="456" name="tmp_57_i_i_i" contextFuncName="HystThreshold&lt;512, 512&gt;" moduleName="HystThreshold" rtlName="tmp_57_i_i_i_fu_171_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="31" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="459" name="tmp_58_i_i_i" contextFuncName="HystThreshold&lt;512, 512&gt;" moduleName="HystThreshold" rtlName="tmp_58_i_i_i_fu_176_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="32" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="459" name="not_tmp_57_i_i_i" contextFuncName="HystThreshold&lt;512, 512&gt;" moduleName="HystThreshold" rtlName="not_tmp_57_i_i_i_fu_181_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="33" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="459" name="pix_hyst_i_i_i_cast" contextFuncName="HystThreshold&lt;512, 512&gt;" moduleName="HystThreshold" rtlName="pix_hyst_i_i_i_cast_fu_186_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="34" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="459" name="tmp" contextFuncName="HystThreshold&lt;512, 512&gt;" moduleName="HystThreshold" rtlName="tmp_fu_194_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="35" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="459" name="pix_hyst_1_i_i_i" contextFuncName="HystThreshold&lt;512, 512&gt;" moduleName="HystThreshold" rtlName="pix_hyst_1_i_i_i_fu_198_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="36" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="467" name="pix_hyst_1_cast_i_i_s" contextFuncName="HystThreshold&lt;512, 512&gt;" moduleName="HystThreshold" rtlName="fifo6_din" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="11" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="476" name="line_buf" contextFuncName="HystThresholdComp&lt;512, 512&gt;" moduleName="HystThresholdComp" rtlName="line_buf_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="15" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="483" name="tmp_i" contextFuncName="HystThresholdComp&lt;512, 512&gt;" moduleName="HystThresholdComp" rtlName="tmp_i_fu_163_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="17" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="483" name="yi" contextFuncName="HystThresholdComp&lt;512, 512&gt;" moduleName="HystThresholdComp" rtlName="yi_fu_169_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="26" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="484" name="tmp_49_i" contextFuncName="HystThresholdComp&lt;512, 512&gt;" moduleName="HystThresholdComp" rtlName="tmp_49_i_fu_175_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="28" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="484" name="xi" contextFuncName="HystThresholdComp&lt;512, 512&gt;" moduleName="HystThresholdComp" rtlName="xi_fu_181_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="36" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="493" name="tmp_50_i" contextFuncName="HystThresholdComp&lt;512, 512&gt;" moduleName="HystThresholdComp" rtlName="tmp_50_i_fu_187_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="39" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="493" name="window_buf_0_2" contextFuncName="HystThresholdComp&lt;512, 512&gt;" moduleName="HystThresholdComp" rtlName="window_buf_0_2_fu_210_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="40" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="493" name="window_buf_1_2" contextFuncName="HystThresholdComp&lt;512, 512&gt;" moduleName="HystThresholdComp" rtlName="window_buf_1_2_fu_220_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="42" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="496" name="tmp_26_i" contextFuncName="HystThresholdComp&lt;512, 512&gt;" moduleName="HystThresholdComp" rtlName="tmp_26_i_fu_230_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="43" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="496" name="tmp_27_i" contextFuncName="HystThresholdComp&lt;512, 512&gt;" moduleName="HystThresholdComp" rtlName="line_buf_d1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="45" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="513" name="tmp_78_0_i" contextFuncName="HystThresholdComp&lt;512, 512&gt;" moduleName="HystThresholdComp" rtlName="tmp_78_0_i_fu_249_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="46" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="512" name="not_tmp_53_i" contextFuncName="HystThresholdComp&lt;512, 512&gt;" moduleName="HystThresholdComp" rtlName="not_tmp_53_i_fu_255_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="47" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="513" name="tmp_78_0_1_i" contextFuncName="HystThresholdComp&lt;512, 512&gt;" moduleName="HystThresholdComp" rtlName="tmp_78_0_1_i_fu_261_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="48" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="513" name="tmp_78_0_2_i" contextFuncName="HystThresholdComp&lt;512, 512&gt;" moduleName="HystThresholdComp" rtlName="tmp_78_0_2_i_fu_267_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="49" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="513" name="tmp_78_1_i" contextFuncName="HystThresholdComp&lt;512, 512&gt;" moduleName="HystThresholdComp" rtlName="tmp_78_1_i_fu_273_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="50" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="513" name="tmp" contextFuncName="HystThresholdComp&lt;512, 512&gt;" moduleName="HystThresholdComp" rtlName="tmp_fu_279_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="51" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="513" name="tmp4" contextFuncName="HystThresholdComp&lt;512, 512&gt;" moduleName="HystThresholdComp" rtlName="tmp4_fu_285_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="52" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="513" name="pix_hyst_3_0_2_i3" contextFuncName="HystThresholdComp&lt;512, 512&gt;" moduleName="HystThresholdComp" rtlName="pix_hyst_3_0_2_i3_fu_291_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="53" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="513" name="pix_hyst_3_1_i" contextFuncName="HystThresholdComp&lt;512, 512&gt;" moduleName="HystThresholdComp" rtlName="pix_hyst_3_1_i_fu_297_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="54" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="513" name="tmp_78_1_1_i" contextFuncName="HystThresholdComp&lt;512, 512&gt;" moduleName="HystThresholdComp" rtlName="tmp_78_1_1_i_fu_303_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="55" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="513" name="tmp_78_1_2_i" contextFuncName="HystThresholdComp&lt;512, 512&gt;" moduleName="HystThresholdComp" rtlName="tmp_78_1_2_i_fu_309_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="56" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="513" name="p_pix_hyst_1_1_2_i" contextFuncName="HystThresholdComp&lt;512, 512&gt;" moduleName="HystThresholdComp" rtlName="p_pix_hyst_1_1_2_i_fu_315_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="57" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="513" name="tmp_78_2_i" contextFuncName="HystThresholdComp&lt;512, 512&gt;" moduleName="HystThresholdComp" rtlName="tmp_78_2_i_fu_321_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="58" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="513" name="tmp_78_2_1_i" contextFuncName="HystThresholdComp&lt;512, 512&gt;" moduleName="HystThresholdComp" rtlName="tmp_78_2_1_i_fu_327_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="59" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="513" name="tmp_78_2_2_i" contextFuncName="HystThresholdComp&lt;512, 512&gt;" moduleName="HystThresholdComp" rtlName="tmp_78_2_2_i_fu_333_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="60" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="513" name="tmp6" contextFuncName="HystThresholdComp&lt;512, 512&gt;" moduleName="HystThresholdComp" rtlName="tmp6_fu_339_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="61" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="513" name="tmp5" contextFuncName="HystThresholdComp&lt;512, 512&gt;" moduleName="HystThresholdComp" rtlName="tmp5_fu_345_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="62" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="513" name="p_pix_hyst_1_2_1_i9" contextFuncName="HystThresholdComp&lt;512, 512&gt;" moduleName="HystThresholdComp" rtlName="p_pix_hyst_1_2_1_i9_fu_381_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="63" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="513" name="tmp2" contextFuncName="HystThresholdComp&lt;512, 512&gt;" moduleName="HystThresholdComp" rtlName="tmp2_fu_385_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="64" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="513" name="tmp7" contextFuncName="HystThresholdComp&lt;512, 512&gt;" moduleName="HystThresholdComp" rtlName="tmp7_fu_390_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="65" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="513" name="pix_hyst_3_2_2_i" contextFuncName="HystThresholdComp&lt;512, 512&gt;" moduleName="HystThresholdComp" rtlName="pix_hyst_3_2_2_i_fu_395_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="66" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="521" name="pix_hyst_3_2_2_cast_s" contextFuncName="HystThresholdComp&lt;512, 512&gt;" moduleName="HystThresholdComp" rtlName="fifo7_din" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="10" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="157" name="tmp" contextFuncName="GrayArray2AXIS&lt;512, 512&gt;" moduleName="GrayArray2AXIS" rtlName="tmp_fu_107_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="11" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="157" name="tmp_i" contextFuncName="GrayArray2AXIS&lt;512, 512&gt;" moduleName="GrayArray2AXIS" rtlName="tmp_i_fu_111_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="13" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="157" name="yi" contextFuncName="GrayArray2AXIS&lt;512, 512&gt;" moduleName="GrayArray2AXIS" rtlName="yi_fu_117_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="19" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="158" name="tmp_14" contextFuncName="GrayArray2AXIS&lt;512, 512&gt;" moduleName="GrayArray2AXIS" rtlName="tmp_14_fu_123_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="20" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="158" name="tmp_59_i" contextFuncName="GrayArray2AXIS&lt;512, 512&gt;" moduleName="GrayArray2AXIS" rtlName="tmp_59_i_fu_127_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="22" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="158" name="xi" contextFuncName="GrayArray2AXIS&lt;512, 512&gt;" moduleName="GrayArray2AXIS" rtlName="xi_fu_133_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="28" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="163" name="axis_writer_data_V" contextFuncName="GrayArray2AXIS&lt;512, 512&gt;" moduleName="GrayArray2AXIS" rtlName="axis_writer_data_V_fu_156_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="29" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="166" name="tmp_63_i" contextFuncName="GrayArray2AXIS&lt;512, 512&gt;" moduleName="GrayArray2AXIS" rtlName="tmp_63_i_fu_139_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="30" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="166" name="tmp_user_V" contextFuncName="GrayArray2AXIS&lt;512, 512&gt;" moduleName="GrayArray2AXIS" rtlName="tmp_user_V_fu_144_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
<item  id="31" filename="HLS-canny-edge-detection-master/src/HlsImProc.hpp" linenumber="173" name="tmp_last_V" contextFuncName="GrayArray2AXIS&lt;512, 512&gt;" moduleName="GrayArray2AXIS" rtlName="tmp_last_V_fu_150_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\Projects\Verilog\HLS"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="17" filename="HLS-canny-edge-detection-master/src/canny_edge_detection.cpp" linenumber="40" name="hist_lthr_c2" contextFuncName="canny_edge_detection" moduleName="canny_edge_detection" rtlName="hist_lthr_c2_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"><\/item>
<item  id="18" filename="HLS-canny-edge-detection-master/src/canny_edge_detection.cpp" linenumber="40" name="hist_hthr_c1" contextFuncName="canny_edge_detection" moduleName="canny_edge_detection" rtlName="hist_hthr_c1_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"><\/item>
<item  id="35" filename="HLS-canny-edge-detection-master/src/canny_edge_detection.cpp" linenumber="40" name="hist_lthr_c" contextFuncName="canny_edge_detection" moduleName="canny_edge_detection" rtlName="hist_lthr_c_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"><\/item>
<item  id="36" filename="HLS-canny-edge-detection-master/src/canny_edge_detection.cpp" linenumber="40" name="hist_hthr_c" contextFuncName="canny_edge_detection" moduleName="canny_edge_detection" rtlName="hist_hthr_c_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"><\/item>
<item  id="60" filename="HLS-canny-edge-detection-master/src/canny_edge_detection.cpp" linenumber="40" name="" contextFuncName="canny_edge_detection" moduleName="canny_edge_detection" rtlName="canny_edge_detection_1_1_U0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"><\/item>
<item  id="61" filename="HLS-canny-edge-detection-master/src/canny_edge_detection.cpp" linenumber="40" name="" contextFuncName="canny_edge_detection" moduleName="canny_edge_detection" rtlName="AXIS2GrayArray76_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"><\/item>
<item  id="62" filename="HLS-canny-edge-detection-master/src/canny_edge_detection.cpp" linenumber="62" name="" contextFuncName="canny_edge_detection" moduleName="canny_edge_detection" rtlName="GaussianBlur_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"><\/item>
<item  id="63" filename="HLS-canny-edge-detection-master/src/canny_edge_detection.cpp" linenumber="65" name="" contextFuncName="canny_edge_detection" moduleName="canny_edge_detection" rtlName="Sobel_512u_512u_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"><\/item>
<item  id="64" filename="HLS-canny-edge-detection-master/src/canny_edge_detection.cpp" linenumber="68" name="" contextFuncName="canny_edge_detection" moduleName="canny_edge_detection" rtlName="NonMaxSuppression_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"><\/item>
<item  id="65" filename="HLS-canny-edge-detection-master/src/canny_edge_detection.cpp" linenumber="72" name="" contextFuncName="canny_edge_detection" moduleName="canny_edge_detection" rtlName="ZeroPadding_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"><\/item>
<item  id="66" filename="HLS-canny-edge-detection-master/src/canny_edge_detection.cpp" linenumber="40" name="" contextFuncName="canny_edge_detection" moduleName="canny_edge_detection" rtlName="HystThreshold_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"><\/item>
<item  id="67" filename="HLS-canny-edge-detection-master/src/canny_edge_detection.cpp" linenumber="78" name="" contextFuncName="canny_edge_detection" moduleName="canny_edge_detection" rtlName="HystThresholdComp_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"><\/item>
<item  id="68" filename="HLS-canny-edge-detection-master/src/canny_edge_detection.cpp" linenumber="81" name="" contextFuncName="canny_edge_detection" moduleName="canny_edge_detection" rtlName="GrayArray2AXIS_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Projects\Verilog\HLS"><\/item>
<\/annotationInfo>
</annotationInfo>
