
*** Running vivado
    with args -log v1.rds -m64 -mode batch -messageDb vivado.pb -source v1.tcl


****** Vivado v2013.4 (64-bit)
  **** SW Build 353583 on Mon Dec  9 17:49:19 MST 2013
  **** IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from C:/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source v1.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# set_msg_config -id {Labtools 27-147} -limit 4294967295
# create_project -in_memory -part xc7z020clg484-1
# set_property target_language Verilog [current_project]
# set_property board em.avnet.com:zynq:zed:d [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# read_vhdl {
#   {D:/Profiles/Administrator/Desktop/v2/3430 project v2/v2/project_1/project_1.srcs/sources_1/new/debounce.vhd}
#   {D:/Profiles/Administrator/Desktop/v2/3430 project v2/v2/project_1/project_1.srcs/sources_1/new/v2.vhd}
# }
# read_xdc {{D:/Profiles/Administrator/Desktop/v2/3430 project v2/v2/project_1/project_1.srcs/constrs_1/new/v2xdc.xdc}}
# set_property used_in_implementation false [get_files {{D:/Profiles/Administrator/Desktop/v2/3430 project v2/v2/project_1/project_1.srcs/constrs_1/new/v2xdc.xdc}}]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir {D:/Profiles/Administrator/Desktop/v2/3430 project v2/v2/project_1/project_1.data/wt} [current_project]
# set_property parent.project_dir {D:/Profiles/Administrator/Desktop/v2/3430 project v2/v2/project_1} [current_project]
# synth_design -top v1 -part xc7z020clg484-1
Command: synth_design -top v1 -part xc7z020clg484-1

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 234.672 ; gain = 86.336
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'v1' [D:/Profiles/Administrator/Desktop/v2/3430 project v2/v2/project_1/project_1.srcs/sources_1/new/v2.vhd:54]
INFO: [Synth 8-3491] module 'clock_divider_1Hz' declared at 'D:/Profiles/Administrator/Desktop/v2/3430 project v2/v2/project_1/project_1.srcs/sources_1/new/debounce.vhd:4' bound to instance 'G1' of component 'clock_divider_1Hz' [D:/Profiles/Administrator/Desktop/v2/3430 project v2/v2/project_1/project_1.srcs/sources_1/new/v2.vhd:85]
INFO: [Synth 8-638] synthesizing module 'clock_divider_1Hz' [D:/Profiles/Administrator/Desktop/v2/3430 project v2/v2/project_1/project_1.srcs/sources_1/new/debounce.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'clock_divider_1Hz' (1#1) [D:/Profiles/Administrator/Desktop/v2/3430 project v2/v2/project_1/project_1.srcs/sources_1/new/debounce.vhd:10]
WARNING: [Synth 8-614] signal 'digit' is read in the process but is not in the sensitivity list [D:/Profiles/Administrator/Desktop/v2/3430 project v2/v2/project_1/project_1.srcs/sources_1/new/v2.vhd:331]
WARNING: [Synth 8-614] signal 'ms_pulse' is read in the process but is not in the sensitivity list [D:/Profiles/Administrator/Desktop/v2/3430 project v2/v2/project_1/project_1.srcs/sources_1/new/v2.vhd:331]
INFO: [Synth 8-256] done synthesizing module 'v1' (2#1) [D:/Profiles/Administrator/Desktop/v2/3430 project v2/v2/project_1/project_1.srcs/sources_1/new/v2.vhd:54]
WARNING: [Synth 8-3917] design v1 has port five_out2 driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 267.797 ; gain = 119.461
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
Loading clock regions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from C:/Xilinx/Vivado/2013.4/data\./parts/xilinx/zynq/IOStandards.xml

Processing XDC Constraints
Parsing XDC File [D:/Profiles/Administrator/Desktop/v2/3430 project v2/v2/project_1/project_1.srcs/constrs_1/new/v2xdc.xdc]
Finished Parsing XDC File [D:/Profiles/Administrator/Desktop/v2/3430 project v2/v2/project_1/project_1.srcs/constrs_1/new/v2xdc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Profiles/Administrator/Desktop/v2/3430 project v2/v2/project_1/project_1.srcs/constrs_1/new/v2xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [D:/Profiles/Administrator/Desktop/v2/3430 project v2/v2/project_1/project_1.runs/synth_1/.Xil/v1_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [D:/Profiles/Administrator/Desktop/v2/3430 project v2/v2/project_1/project_1.runs/synth_1/.Xil/v1_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.


---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 488.977 ; gain = 340.641
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 488.977 ; gain = 340.641
---------------------------------------------------------------------------------

INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'v1'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'v1'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 557.219 ; gain = 408.883
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     12 Bit        Muxes := 5     
	   2 Input     12 Bit        Muxes := 29    
	  11 Input     12 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 3     

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module v1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 29    
	  11 Input     12 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 5     
	  12 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	  12 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	  12 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 8     
Module clock_divider_1Hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     

---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design v1 has port five_out2 driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 566.914 ; gain = 418.578
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\FSM_onehot_state_reg[11] )
WARNING: [Synth 8-3332] Sequential element (\FSM_onehot_state_reg[11] ) is unused and will be removed from module v1.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 590.164 ; gain = 441.828
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 590.164 ; gain = 441.828
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 590.164 ; gain = 441.828
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 590.164 ; gain = 441.828
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
Gated Clock Conversion mode: off
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 590.164 ; gain = 441.828
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 590.164 ; gain = 441.828
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 590.164 ; gain = 441.828
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    16|
|3     |LUT1   |    44|
|4     |LUT2   |    30|
|5     |LUT3   |    12|
|6     |LUT4   |    10|
|7     |LUT5   |    18|
|8     |LUT6   |    38|
|9     |FDCE   |    43|
|10    |FDPE   |     1|
|11    |FDRE   |    33|
|12    |IBUF   |     8|
|13    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+------------------+------+
|      |Instance |Module            |Cells |
+------+---------+------------------+------+
|1     |top      |                  |   270|
|2     |  G1     |clock_divider_1Hz |    83|
+------+---------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 590.164 ; gain = 441.828
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 590.164 ; gain = 441.828
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 978.512 ; gain = 791.207
# write_checkpoint v1.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
# report_utilization -file v1_utilization_synth.rpt -pb v1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 978.512 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Apr 16 20:00:11 2018...
