
synthesis -f "LedTest_impl1_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.10.3.144

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Fri Dec 21 21:36:23 2018


Command Line:  synthesis -f LedTest_impl1_lattice.synproj -gui -msgset /home/tallen/Projects/LatticeLedTest/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is MachXO3LF.
The -s option is 5.
The -t option is CABGA256.
The -d option is LCMXO3LF-6900C.
Using package CABGA256.
Using performance grade 5.
                                                          

##########################################################

### Lattice Family : MachXO3LF

### Device  : LCMXO3LF-6900C

### Package : CABGA256

### Speed   : 5

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Balanced
Top-level module name = test.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/tallen/Projects/LatticeLedTest (searchpath added)
-p /usr/local/diamond/3.10_x64/ispfpga/xo3c00f/data (searchpath added)
-p /home/tallen/Projects/LatticeLedTest/impl1 (searchpath added)
-p /home/tallen/Projects/LatticeLedTest (searchpath added)
Verilog design file = /home/tallen/Projects/LatticeLedTest/source/test.v
NGD file = LedTest_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo3l.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file /home/tallen/Projects/LatticeLedTest/source/test.v. VERI-1482
Analyzing Verilog file /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo3l.v. VERI-1482
Top module name (Verilog): test
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/tallen/Projects/LatticeLedTest/source/test.v(1): " arg1="test" arg2="/home/tallen/Projects/LatticeLedTest/source/test.v" arg3="1"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="/home/tallen/Projects/LatticeLedTest/source/test.v(21): " arg1="32" arg2="22" arg3="/home/tallen/Projects/LatticeLedTest/source/test.v" arg4="21"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="/home/tallen/Projects/LatticeLedTest/source/test.v(24): " arg1="32" arg2="5" arg3="/home/tallen/Projects/LatticeLedTest/source/test.v" arg4="24"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo3l.v(1759): " arg1="OSCH(NOM_FREQ=&quot;12.09&quot;)" arg2="/usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo3l.v" arg3="1759"  />
Last elaborated design is test()
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo3c6900.nph' in environment: /usr/local/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.16.
Top-level module name = test.
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LEDc[15]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LEDc[14]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LEDc[13]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LEDc[12]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LEDc[11]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LEDc[10]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LEDc[9]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LEDc[8]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LEDc[7]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LEDc[6]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LEDc[5]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LEDc[4]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LEDc[3]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LEDc[2]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LEDc[1]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LEDc[0]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LEDd[15]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LEDd[14]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LEDd[13]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LEDd[12]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LEDd[11]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LEDd[10]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LEDd[9]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LEDd[8]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LEDd[7]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LEDd[6]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LEDd[5]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LEDd[4]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LEDd[3]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LEDd[2]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LEDd[1]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LEDd[0]"  />
######## Missing driver on net LEDc[15]. Patching with GND.
######## Missing driver on net LEDc[14]. Patching with GND.
######## Missing driver on net LEDc[13]. Patching with GND.
######## Missing driver on net LEDc[12]. Patching with GND.
######## Missing driver on net LEDc[11]. Patching with GND.
######## Missing driver on net LEDc[10]. Patching with GND.
######## Missing driver on net LEDc[9]. Patching with GND.
######## Missing driver on net LEDc[8]. Patching with GND.
######## Missing driver on net LEDc[7]. Patching with GND.
######## Missing driver on net LEDc[6]. Patching with GND.
######## Missing driver on net LEDc[5]. Patching with GND.
######## Missing driver on net LEDc[4]. Patching with GND.
######## Missing driver on net LEDc[3]. Patching with GND.
######## Missing driver on net LEDc[2]. Patching with GND.
######## Missing driver on net LEDc[1]. Patching with GND.
######## Missing driver on net LEDc[0]. Patching with GND.
######## Missing driver on net LEDd[15]. Patching with GND.
######## Missing driver on net LEDd[14]. Patching with GND.
######## Missing driver on net LEDd[13]. Patching with GND.
######## Missing driver on net LEDd[12]. Patching with GND.
######## Missing driver on net LEDd[11]. Patching with GND.
######## Missing driver on net LEDd[10]. Patching with GND.
######## Missing driver on net LEDd[9]. Patching with GND.
######## Missing driver on net LEDd[8]. Patching with GND.
######## Missing driver on net LEDd[7]. Patching with GND.
######## Missing driver on net LEDd[6]. Patching with GND.
######## Missing driver on net LEDd[5]. Patching with GND.
######## Missing driver on net LEDd[4]. Patching with GND.
######## Missing driver on net LEDd[3]. Patching with GND.
######## Missing driver on net LEDd[2]. Patching with GND.
######## Missing driver on net LEDd[1]. Patching with GND.
######## Missing driver on net LEDd[0]. Patching with GND.




 PMux Accepted with new tuning LEDa_15__I_0
 PMux Accepted with new tuning LEDb_15__I_0
 PMux Accepted with new tuning char_c_15__I_0GSR will not be inferred because no asynchronous signal was found in the netlist.
Duplicate register/latch removal. char_d_i0_i5 is a one-to-one match with char_d_i0_i3.
Duplicate register/latch removal. char_d_i0_i2 is a one-to-one match with char_d_i0_i0.
Duplicate register/latch removal. char_d_i0_i15 is a one-to-one match with char_d_i0_i14.
Duplicate register/latch removal. char_c_i0_i15 is a one-to-one match with char_c_i0_i14.
Duplicate register/latch removal. char_c_i0_i0 is a one-to-one match with char_c_i0_i2.
Duplicate register/latch removal. char_c_i0_i5 is a one-to-one match with char_c_i0_i3.
Duplicate register/latch removal. char_b_i0_i16 is a one-to-one match with char_b_i0_i15.
Duplicate register/latch removal. char_b_i0_i1 is a one-to-one match with char_b_i0_i3.
Duplicate register/latch removal. char_b_i0_i6 is a one-to-one match with char_b_i0_i4.
Duplicate register/latch removal. char_a_i0_i16 is a one-to-one match with char_a_i0_i15.
Duplicate register/latch removal. char_a_i0_i6 is a one-to-one match with char_a_i0_i4.
Duplicate register/latch removal. char_a_i0_i3 is a one-to-one match with char_a_i0_i1.
Applying 200.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in test_drc.log.
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

DRC complete with no errors or warnings

Design Results:
    308 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file LedTest_impl1.ngd.

################### Begin Area Report (test)######################
Number of register bits => 79 of 7485 (1 % )
CCU2D => 12
FD1P3AX => 55
FD1P3JX => 1
FD1S3AX => 23
GSR => 1
L6MUX21 => 1
LUT4 => 140
OB => 64
OSCH => 1
PFUMX => 7
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk, loads : 79
Clock Enable Nets
Number of Clock Enables: 4
Top 4 highest fanout Clock Enables:
  Net : clk_enable_47, loads : 26
  Net : clk_enable_52, loads : 14
  Net : clk_enable_40, loads : 13
  Net : clk_enable_56, loads : 8
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : step_1, loads : 39
  Net : step_0, loads : 36
  Net : step_2, loads : 30
  Net : step_3, loads : 29
  Net : step_4, loads : 26
  Net : clk_enable_47, loads : 26
  Net : clk_enable_52, loads : 14
  Net : clk_enable_40, loads : 13
  Net : n73216, loads : 13
  Net : n76623, loads : 12
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk]                     |  200.000 MHz|   51.351 MHz|    14 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 1369.961  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 44.192  secs
--------------------------------------------------------------
