module wideexpr_00571(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (({s6,{(($signed(s7))<<(($signed(s6))<<($signed(1'sb0))))<<<(u5)}})&((~&(((ctrl[1]?5'sb01011:4'sb1001))>>>(3'sb010)))<=(u6)))<<(-(+(({u2,(ctrl[6]?(s4)-(s2):(ctrl[4]?$signed(3'sb101):+(4'sb0010)))})!=($unsigned({!(!(6'sb001011))})))));
  assign y1 = (&($unsigned($signed(-((-(u5))>>>((2'sb00)<<<(s4)))))))^(u7);
  assign y2 = s2;
  assign y3 = ((($signed($unsigned(2'sb10)))^(+((ctrl[0]?u2:4'b0101))))-(2'sb11))==(+((ctrl[1]?(ctrl[4]?s2:(s0)<<<(s4)):((ctrl[4]?3'sb011:1'sb0))-($signed(2'sb01)))));
  assign y4 = (s7)>>>({3{((-((((s2)>>>(s1))>=(5'sb11001))+(1'b0)))>>((ctrl[2]?+(((3'sb001)<<(3'sb010))<<((s5)^~(3'sb011))):s7)))<<<(s3)}});
  assign y5 = $signed({3{((+((5'sb10001)<<(s4)))<<<(4'b0101))>>>((-((s1)&(1'sb1)))!=(4'sb0110))}});
  assign y6 = 2'sb01;
  assign y7 = $signed($signed(3'sb110));
endmodule
