#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001dd30d6a930 .scope module, "Counter4" "Counter4" 2 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /INPUT 1 "Rst";
    .port_info 2 /OUTPUT 4 "F";
L_000001dd30d433f0 .functor AND 1, L_000001dd30dc4d70, L_000001dd30dc4050, C4<1>, C4<1>;
L_000001dd30d43830 .functor AND 1, L_000001dd30d433f0, L_000001dd30dc5950, C4<1>, C4<1>;
o000001dd30d78f78 .functor BUFZ 1, C4<z>; HiZ drive
v000001dd30d6c5e0_0 .net "Clk", 0 0, o000001dd30d78f78;  0 drivers
v000001dd30d6cae0_0 .net "F", 3 0, L_000001dd30dc5c70;  1 drivers
v000001dd30d6cb80_0 .net "Qp", 3 0, L_000001dd30dc5ef0;  1 drivers
o000001dd30d79008 .functor BUFZ 1, C4<z>; HiZ drive
v000001dd30dc5770_0 .net "Rst", 0 0, o000001dd30d79008;  0 drivers
v000001dd30dc5a90_0 .net *"_ivl_2", 0 0, L_000001dd30dc4d70;  1 drivers
v000001dd30dc44b0_0 .net *"_ivl_4", 0 0, L_000001dd30dc4050;  1 drivers
v000001dd30dc4230_0 .net *"_ivl_7", 0 0, L_000001dd30dc5950;  1 drivers
v000001dd30dc54f0_0 .net "w1", 0 0, L_000001dd30d433f0;  1 drivers
v000001dd30dc4eb0_0 .net "w2", 0 0, L_000001dd30d43830;  1 drivers
L_000001dd30dc4d70 .part L_000001dd30dc5c70, 0, 1;
L_000001dd30dc4050 .part L_000001dd30dc5c70, 1, 1;
L_000001dd30dc5950 .part L_000001dd30dc5c70, 2, 1;
L_000001dd30dc5590 .part L_000001dd30dc5c70, 0, 1;
L_000001dd30dc5c70 .concat8 [ 1 1 1 1], v000001dd30d6c720_0, v000001dd30d6cc20_0, v000001dd30d6c9a0_0, v000001dd30d6c040_0;
L_000001dd30dc5ef0 .concat8 [ 1 1 1 1], L_000001dd30d6ac30, L_000001dd30d6a6f0, L_000001dd30d43610, L_000001dd30d6bcd0;
S_000001dd30d2c430 .scope module, "U0" "Flip_Flop_T" 2 15, 3 1 0, S_000001dd30d6a930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /INPUT 1 "Rst";
    .port_info 2 /INPUT 1 "T";
    .port_info 3 /OUTPUT 1 "Q";
    .port_info 4 /OUTPUT 1 "Qp";
L_000001dd30d6ac30 .functor NOT 1, v000001dd30d6c720_0, C4<0>, C4<0>, C4<0>;
v000001dd30d6ccc0_0 .net "Clk", 0 0, o000001dd30d78f78;  alias, 0 drivers
v000001dd30d6c720_0 .var "Q", 0 0;
v000001dd30d6bdc0_0 .net "Qp", 0 0, L_000001dd30d6ac30;  1 drivers
v000001dd30d6c220_0 .net "Rst", 0 0, o000001dd30d79008;  alias, 0 drivers
L_000001dd30dc6018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001dd30d6be60_0 .net "T", 0 0, L_000001dd30dc6018;  1 drivers
E_000001dd30d6d850/0 .event negedge, v000001dd30d6c220_0;
E_000001dd30d6d850/1 .event posedge, v000001dd30d6ccc0_0;
E_000001dd30d6d850 .event/or E_000001dd30d6d850/0, E_000001dd30d6d850/1;
S_000001dd30d74f80 .scope module, "U1" "Flip_Flop_T" 2 16, 3 1 0, S_000001dd30d6a930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /INPUT 1 "Rst";
    .port_info 2 /INPUT 1 "T";
    .port_info 3 /OUTPUT 1 "Q";
    .port_info 4 /OUTPUT 1 "Qp";
L_000001dd30d6a6f0 .functor NOT 1, v000001dd30d6cc20_0, C4<0>, C4<0>, C4<0>;
v000001dd30d6c900_0 .net "Clk", 0 0, o000001dd30d78f78;  alias, 0 drivers
v000001dd30d6cc20_0 .var "Q", 0 0;
v000001dd30d6bf00_0 .net "Qp", 0 0, L_000001dd30d6a6f0;  1 drivers
v000001dd30d6c860_0 .net "Rst", 0 0, o000001dd30d79008;  alias, 0 drivers
v000001dd30d6c7c0_0 .net "T", 0 0, L_000001dd30dc5590;  1 drivers
S_000001dd30d2c5c0 .scope module, "U2" "Flip_Flop_T" 2 17, 3 1 0, S_000001dd30d6a930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /INPUT 1 "Rst";
    .port_info 2 /INPUT 1 "T";
    .port_info 3 /OUTPUT 1 "Q";
    .port_info 4 /OUTPUT 1 "Qp";
L_000001dd30d43610 .functor NOT 1, v000001dd30d6c9a0_0, C4<0>, C4<0>, C4<0>;
v000001dd30d6c180_0 .net "Clk", 0 0, o000001dd30d78f78;  alias, 0 drivers
v000001dd30d6c9a0_0 .var "Q", 0 0;
v000001dd30d6c2c0_0 .net "Qp", 0 0, L_000001dd30d43610;  1 drivers
v000001dd30d6ca40_0 .net "Rst", 0 0, o000001dd30d79008;  alias, 0 drivers
v000001dd30d6c0e0_0 .net "T", 0 0, L_000001dd30d433f0;  alias, 1 drivers
S_000001dd30d2c750 .scope module, "U3" "Flip_Flop_T" 2 18, 3 1 0, S_000001dd30d6a930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /INPUT 1 "Rst";
    .port_info 2 /INPUT 1 "T";
    .port_info 3 /OUTPUT 1 "Q";
    .port_info 4 /OUTPUT 1 "Qp";
L_000001dd30d6bcd0 .functor NOT 1, v000001dd30d6c040_0, C4<0>, C4<0>, C4<0>;
v000001dd30d6bfa0_0 .net "Clk", 0 0, o000001dd30d78f78;  alias, 0 drivers
v000001dd30d6c040_0 .var "Q", 0 0;
v000001dd30d6c360_0 .net "Qp", 0 0, L_000001dd30d6bcd0;  1 drivers
v000001dd30d6c4a0_0 .net "Rst", 0 0, o000001dd30d79008;  alias, 0 drivers
v000001dd30d6c540_0 .net "T", 0 0, L_000001dd30d43830;  alias, 1 drivers
    .scope S_000001dd30d2c430;
T_0 ;
    %wait E_000001dd30d6d850;
    %load/vec4 v000001dd30d6c220_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd30d6c720_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001dd30d6be60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v000001dd30d6c720_0;
    %store/vec4 v000001dd30d6c720_0, 0, 1;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001dd30d6be60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v000001dd30d6c720_0;
    %inv;
    %store/vec4 v000001dd30d6c720_0, 0, 1;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001dd30d74f80;
T_1 ;
    %wait E_000001dd30d6d850;
    %load/vec4 v000001dd30d6c860_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd30d6cc20_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001dd30d6c7c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v000001dd30d6cc20_0;
    %store/vec4 v000001dd30d6cc20_0, 0, 1;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000001dd30d6c7c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v000001dd30d6cc20_0;
    %inv;
    %store/vec4 v000001dd30d6cc20_0, 0, 1;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001dd30d2c5c0;
T_2 ;
    %wait E_000001dd30d6d850;
    %load/vec4 v000001dd30d6ca40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd30d6c9a0_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001dd30d6c0e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v000001dd30d6c9a0_0;
    %store/vec4 v000001dd30d6c9a0_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001dd30d6c0e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v000001dd30d6c9a0_0;
    %inv;
    %store/vec4 v000001dd30d6c9a0_0, 0, 1;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001dd30d2c750;
T_3 ;
    %wait E_000001dd30d6d850;
    %load/vec4 v000001dd30d6c4a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd30d6c040_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001dd30d6c540_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v000001dd30d6c040_0;
    %store/vec4 v000001dd30d6c040_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000001dd30d6c540_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v000001dd30d6c040_0;
    %inv;
    %store/vec4 v000001dd30d6c040_0, 0, 1;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Counter4.v";
    "./Flip_Flop_T.v";
