V 51
K 63420944590 ofd_33
Y 0
D 0 0 1100 850
Z 10
i 37
N 34
J 450 430 3
J 500 430 2
J 450 380 2
S 3 1
S 1 2
I 36 virtex2p:VCC 1 420 560 0 1 '
C 32 3 2 0
N 28
J 690 500 2
J 620 500 2
S 2 1
L 630 500 10 0 3 0 1 0 Q_OUT
N 22
J 500 460 2
J 270 460 1
S 2 1
L 280 460 10 0 3 0 1 0 C
N 26
J 270 500 1
J 500 500 2
S 1 2
L 280 500 10 0 3 0 1 0 D
N 27
J 850 500 1
J 760 500 2
S 2 1
L 830 500 10 0 3 0 1 0 Q
I 15 virtex2p:FDCE 1 500 420 0 1 '
A 530 400 10 0 3 1 IOB=TRUE
C 28 2 4 0
C 26 2 1 0
C 34 2 6 0
C 32 1 2 0
C 22 1 3 0
N 32
J 500 480 2
J 440 480 3
J 440 560 2
S 2 1
S 2 3
T 990 120 30 0 3 JRG
Q 14 0 0
T 710 50 10 0 3 17th December 1993
T 950 30 10 0 3 A
T 950 50 10 0 3 1
T 30 30 10 0 3 Copyright (c) 1993, Xilinx Inc.
T 30 40 10 0 3 drawn by KS
T 750 100 10 0 3 VIRTEX Family OFD Macro
I 29 virtex2p:OBUF 1 690 490 0 1 '
A 720 505 5 0 3 3 IOSTANDARD=LVCMOS33
C 27 2 1 0
C 28 1 2 0
I 31 virtex2p:GND 1 430 340 0 1 '
C 34 3 4 0
I 6 virtex2p:ASHEETL 1 660 0 0 1 '
T 750 80 10 0 3 Output D Flip-Flop, LVCMOS33
E
