INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mauli/OneDrive/Desktop/DD Lab/Projects/Lab_07/Lab_07_shift_register.srcs/sources_1/new/shiftRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mauli/OneDrive/Desktop/DD Lab/Projects/Lab_07/Lab_07_shift_register.srcs/sim_2/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
