

================================================================
== Vivado HLS Report for 'FFT'
================================================================
* Date:           Wed Dec 10 22:44:40 2014

* Version:        2013.2 (build date: Thu Jun 13 16:07:59 PM 2013)
* Project:        hls.prj
* Solution:       solution2
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.75|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------+-------+-------+-------+-------+-------+---------+
        |                  |       |    Latency    |    Interval   | Pipeline|
        |     Instance     | Module|  min  |  max  |  min  |  max  |   Type  |
        +------------------+-------+-------+-------+-------+-------+---------+
        |grp_bitrp_fu_242  |bitrp  |  12289|  14337|  12289|  14337|   none  |
        +------------------+-------+-------+-------+-------+-------+---------+

        * Loop: 
        +-----------------+------+-------------+-----------------+-----------+-----------+----------------+----------+
        |                 |       Latency      |    Iteration    |  Initiation Interval  |      Trip      |          |
        |    Loop Name    |  min |     max     |     Latency     |  achieved |   target  |      Count     | Pipelined|
        +-----------------+------+-------------+-----------------+-----------+-----------+----------------+----------+
        |- Loop 1         |  1533|         1533|                3|          -|          -|             511|    no    |
        |- Loop 2         |     ?|            ?|                ?|          -|          -|              10|    no    |
        | + Loop 2.1      |     ?|            ?| 8 ~ 46170898397 |          -|          -|               ?|    no    |
        |  ++ Loop 2.1.1  |     0|  46170898389|               43|          -|          -| 0 ~ 1073741823 |    no    |
        +-----------------+------+-------------+-----------------+-----------+-----------+----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    742|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     20|    2145|   2077|
|Memory           |        2|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    272|
|Register         |        -|      -|     634|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|     20|    2779|   3091|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      9|       2|      5|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+-------------------------+---------+-------+------+------+
    |           Instance          |          Module         | BRAM_18K| DSP48E|  FF  |  LUT |
    +-----------------------------+-------------------------+---------+-------+------+------+
    |grp_bitrp_fu_242             |bitrp                    |        0|      0|   208|   236|
    |top_mul_32s_32s_32_6_U11     |top_mul_32s_32s_32_6     |        0|      4|    45|    21|
    |top_mul_32s_32s_38_6_U13     |top_mul_32s_32s_38_6     |        0|      4|    45|    21|
    |top_mul_32s_32s_38_6_U14     |top_mul_32s_32s_38_6     |        0|      4|    45|    21|
    |top_mul_32s_32s_38_6_U15     |top_mul_32s_32s_38_6     |        0|      4|    45|    21|
    |top_mul_32s_32s_38_6_U16     |top_mul_32s_32s_38_6     |        0|      4|    45|    21|
    |top_sdiv_32ns_32s_32_35_U12  |top_sdiv_32ns_32s_32_35  |        0|      0|  1712|  1736|
    +-----------------------------+-------------------------+---------+-------+------+------+
    |Total                        |                         |        0|     20|  2145|  2077|
    +-----------------------------+-------------------------+---------+-------+------+------+

    * Memory: 
    +-----------+-------------+---------+------+-----+------+-------------+
    |   Memory  |    Module   | BRAM_18K| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-------------+---------+------+-----+------+-------------+
    |wreal_V_U  |FFT_wreal_V  |        1|   512|   32|     1|        16384|
    |wimag_V_U  |FFT_wreal_V  |        1|   512|   32|     1|        16384|
    +-----------+-------------+---------+------+-----+------+-------------+
    |Total      |             |        2|  1024|   64|     2|        32768|
    +-----------+-------------+---------+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |index1_fu_462_p2         |     +    |      0|  0|  32|          32|          32|
    |index2_fu_457_p2         |     +    |      0|  0|  32|          32|          32|
    |indvar_next2_fu_371_p2   |     +    |      0|  0|   4|           4|           1|
    |indvar_next_fu_421_p2    |     +    |      0|  0|  32|          32|           1|
    |j_5_fu_472_p2            |     +    |      0|  0|  30|          30|           1|
    |j_fu_250_p2              |     +    |      0|  0|   9|           9|           1|
    |r_V_137_fu_348_p2        |     +    |      0|  0|  38|          38|          38|
    |r_V_139_fu_568_p2        |     +    |      0|  0|  38|          38|          38|
    |r_V_8_fu_589_p2          |     +    |      0|  0|  32|          32|          32|
    |r_V_s_fu_582_p2          |     +    |      0|  0|  32|          32|          32|
    |tmp7_fu_449_p2           |     +    |      0|  0|  32|          32|          32|
    |lhs_V9_cast_fu_290_p2    |     -    |      0|  0|  38|          38|          38|
    |r_V_10_fu_602_p2         |     -    |      0|  0|  32|          32|          32|
    |r_V_135_fu_300_p2        |     -    |      0|  0|  38|          38|          38|
    |r_V_136_fu_332_p2        |     -    |      0|  0|  33|           1|          33|
    |r_V_138_fu_554_p2        |     -    |      0|  0|  38|          38|          38|
    |r_V_9_fu_596_p2          |     -    |      0|  0|  32|          32|          32|
    |r_V_fu_271_p2            |     -    |      0|  0|  33|           1|          33|
    |rhs_V_cast_99_fu_342_p2  |     -    |      0|  0|  38|          38|          38|
    |smax4_fu_407_p3          |  Select  |      0|  0|  30|           1|          30|
    |exitcond3_fu_467_p2      |   icmp   |      0|  0|  38|          30|          30|
    |exitcond4_fu_365_p2      |   icmp   |      0|  0|   4|           4|           4|
    |exitcond5_fu_256_p2      |   icmp   |      0|  0|  10|           9|           2|
    |icmp_fu_437_p2           |   icmp   |      0|  0|  28|          22|           1|
    |tmp3_fu_401_p2           |   icmp   |      0|  0|  39|          31|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 742|         626|         590|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |indvar3_reg_184   |   9|          2|    9|         18|
    |indvar4_reg_195   |   4|          2|    4|          8|
    |indvar_reg_218    |  32|          2|   32|         64|
    |j_1_reg_230       |  30|          2|   30|         60|
    |m_reg_206         |  31|          2|   31|         62|
    |wimag_V_address0  |   9|          4|    9|         36|
    |wimag_V_d0        |  32|          2|   32|         64|
    |wreal_V_address0  |   9|          4|    9|         36|
    |wreal_V_d0        |  32|          2|   32|         64|
    |ximag_V_address0  |  10|          3|   10|         30|
    |ximag_V_d0        |  32|          3|   32|         96|
    |xreal_V_address0  |  10|          3|   10|         30|
    |xreal_V_d0        |  32|          3|   32|         96|
    +------------------+----+-----------+-----+-----------+
    |Total             | 272|         34|  272|        664|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+-----+-----------+
    |                  Name                  | FF | Bits| Const Bits|
    +----------------------------------------+----+-----+-----------+
    |ap_CS_fsm                               |   6|    6|          0|
    |grp_bitrp_fu_242_ap_start_ap_start_reg  |   1|    1|          0|
    |indvar3_reg_184                         |   9|    9|          0|
    |indvar4_reg_195                         |   4|    4|          0|
    |indvar_next2_reg_644                    |   4|    4|          0|
    |indvar_next_reg_659                     |  32|   32|          0|
    |indvar_reg_218                          |  32|   32|          0|
    |j_1_reg_230                             |  30|   30|          0|
    |j_5_reg_686                             |  30|   30|          0|
    |j_reg_608                               |   9|    9|          0|
    |k_reg_664                               |  32|   32|          0|
    |lhs_V_2_cast_reg_750                    |  38|   38|          0|
    |lhs_V_3_cast_reg_760                    |  38|   38|          0|
    |m_reg_206                               |  31|   32|          1|
    |r_V_10_reg_775                          |  32|   32|          0|
    |r_V_9_reg_770                           |  32|   32|          0|
    |rhs_V_4_cast_reg_755                    |  38|   38|          0|
    |rhs_V_5_cast_reg_765                    |  38|   38|          0|
    |smax4_reg_654                           |  30|   30|          0|
    |tmp7_reg_678                            |  32|   32|          0|
    |tmp_43_reg_649                          |  32|   32|          0|
    |wimag_V_load_reg_627                    |  32|   32|          0|
    |wreal_V_load_reg_634                    |  32|   32|          0|
    |ximag_V_addr_3_reg_711                  |  10|   10|          0|
    |ximag_V_addr_reg_696                    |  10|   10|          0|
    |xreal_V_addr_3_reg_706                  |  10|   10|          0|
    |xreal_V_addr_reg_701                    |  10|   10|          0|
    +----------------------------------------+----+-----+-----------+
    |Total                                   | 634|  635|          1|
    +----------------------------------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+-----------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol | Source Object|    C Type    |
+------------------+-----+-----+-----------+--------------+--------------+
|ap_clk            |  in |    1|          -|      FFT     | return value |
|ap_rst            |  in |    1|          -|      FFT     | return value |
|ap_start          |  in |    1|          -|      FFT     | return value |
|ap_done           | out |    1|          -|      FFT     | return value |
|ap_idle           | out |    1|          -|      FFT     | return value |
|ap_ready          | out |    1|          -|      FFT     | return value |
|xreal_V_address0  | out |   10| ap_memory |    xreal_V   |     array    |
|xreal_V_ce0       | out |    1| ap_memory |    xreal_V   |     array    |
|xreal_V_we0       | out |    1| ap_memory |    xreal_V   |     array    |
|xreal_V_d0        | out |   32| ap_memory |    xreal_V   |     array    |
|xreal_V_q0        |  in |   32| ap_memory |    xreal_V   |     array    |
|xreal_V_address1  | out |   10| ap_memory |    xreal_V   |     array    |
|xreal_V_ce1       | out |    1| ap_memory |    xreal_V   |     array    |
|xreal_V_q1        |  in |   32| ap_memory |    xreal_V   |     array    |
|ximag_V_address0  | out |   10| ap_memory |    ximag_V   |     array    |
|ximag_V_ce0       | out |    1| ap_memory |    ximag_V   |     array    |
|ximag_V_we0       | out |    1| ap_memory |    ximag_V   |     array    |
|ximag_V_d0        | out |   32| ap_memory |    ximag_V   |     array    |
|ximag_V_q0        |  in |   32| ap_memory |    ximag_V   |     array    |
|ximag_V_address1  | out |   10| ap_memory |    ximag_V   |     array    |
|ximag_V_ce1       | out |    1| ap_memory |    ximag_V   |     array    |
|ximag_V_q1        |  in |   32| ap_memory |    ximag_V   |     array    |
+------------------+-----+-----+-----------+--------------+--------------+

